<profile>
    <ReportVersion>
        <Version>2023.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>virtexuplus</ProductFamily>
        <Part>xcu200-fsgd2104-2-e</Part>
        <TopModelName>kernel_doitgen</TopModelName>
        <TargetClockPeriod>4.00</TargetClockPeriod>
        <ClockUncertainty>1.08</ClockUncertainty>
        <FlowTarget>vitis</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>3.247</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>52098323</Best-caseLatency>
            <Average-caseLatency>52098323</Average-caseLatency>
            <Worst-caseLatency>52098323</Worst-caseLatency>
            <Best-caseRealTimeLatency>0.208 sec</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>0.208 sec</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>0.208 sec</Worst-caseRealTimeLatency>
            <Interval-min>52098324</Interval-min>
            <Interval-max>52098324</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <merlinL8_merlinL7>
                <Slack>2.92</Slack>
                <TripCount>2000</TripCount>
                <Latency>51858000</Latency>
                <AbsoluteTimeLatency>207432000</AbsoluteTimeLatency>
                <IterationLatency>25929</IterationLatency>
                <InstanceList/>
                <merlinL6>
                    <Slack>2.92</Slack>
                    <TripCount>60</TripCount>
                    <Latency>25920</Latency>
                    <AbsoluteTimeLatency>103680</AbsoluteTimeLatency>
                    <IterationLatency>432</IterationLatency>
                    <InstanceList/>
                </merlinL6>
            </merlinL8_merlinL7>
        </SummaryOfLoopLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/doitgen_MEDIUM_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_doitgen.c:87</SourceLocation>
            <SummaryOfLoopViolations>
                <merlinL8_merlinL7>
                    <Name>merlinL8_merlinL7</Name>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/doitgen_MEDIUM_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_doitgen.c:109</SourceLocation>
                    <merlinL6>
                        <Name>merlinL6</Name>
                        <IssueType>-</IssueType>
                        <ViolationType>-</ViolationType>
                        <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/doitgen_MEDIUM_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_doitgen.c:113</SourceLocation>
                    </merlinL6>
                </merlinL8_merlinL7>
            </SummaryOfLoopViolations>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>330</BRAM_18K>
            <DSP>5</DSP>
            <FF>29254</FF>
            <LUT>25562</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>4320</BRAM_18K>
            <DSP>6840</DSP>
            <FF>2364480</FF>
            <LUT>1182240</LUT>
            <URAM>960</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_control_AWVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>6</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WSTRB</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>6</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>kernel_doitgen</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>kernel_doitgen</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>kernel_doitgen</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_doitgen_32_A_AWVALID</name>
            <Object>merlin_gmem_kernel_doitgen_32_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_doitgen_32_A_AWREADY</name>
            <Object>merlin_gmem_kernel_doitgen_32_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_doitgen_32_A_AWADDR</name>
            <Object>merlin_gmem_kernel_doitgen_32_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_doitgen_32_A_AWID</name>
            <Object>merlin_gmem_kernel_doitgen_32_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_doitgen_32_A_AWLEN</name>
            <Object>merlin_gmem_kernel_doitgen_32_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_doitgen_32_A_AWSIZE</name>
            <Object>merlin_gmem_kernel_doitgen_32_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_doitgen_32_A_AWBURST</name>
            <Object>merlin_gmem_kernel_doitgen_32_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_doitgen_32_A_AWLOCK</name>
            <Object>merlin_gmem_kernel_doitgen_32_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_doitgen_32_A_AWCACHE</name>
            <Object>merlin_gmem_kernel_doitgen_32_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_doitgen_32_A_AWPROT</name>
            <Object>merlin_gmem_kernel_doitgen_32_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_doitgen_32_A_AWQOS</name>
            <Object>merlin_gmem_kernel_doitgen_32_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_doitgen_32_A_AWREGION</name>
            <Object>merlin_gmem_kernel_doitgen_32_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_doitgen_32_A_AWUSER</name>
            <Object>merlin_gmem_kernel_doitgen_32_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_doitgen_32_A_WVALID</name>
            <Object>merlin_gmem_kernel_doitgen_32_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_doitgen_32_A_WREADY</name>
            <Object>merlin_gmem_kernel_doitgen_32_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_doitgen_32_A_WDATA</name>
            <Object>merlin_gmem_kernel_doitgen_32_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_doitgen_32_A_WSTRB</name>
            <Object>merlin_gmem_kernel_doitgen_32_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_doitgen_32_A_WLAST</name>
            <Object>merlin_gmem_kernel_doitgen_32_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_doitgen_32_A_WID</name>
            <Object>merlin_gmem_kernel_doitgen_32_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_doitgen_32_A_WUSER</name>
            <Object>merlin_gmem_kernel_doitgen_32_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_doitgen_32_A_ARVALID</name>
            <Object>merlin_gmem_kernel_doitgen_32_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_doitgen_32_A_ARREADY</name>
            <Object>merlin_gmem_kernel_doitgen_32_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_doitgen_32_A_ARADDR</name>
            <Object>merlin_gmem_kernel_doitgen_32_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_doitgen_32_A_ARID</name>
            <Object>merlin_gmem_kernel_doitgen_32_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_doitgen_32_A_ARLEN</name>
            <Object>merlin_gmem_kernel_doitgen_32_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_doitgen_32_A_ARSIZE</name>
            <Object>merlin_gmem_kernel_doitgen_32_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_doitgen_32_A_ARBURST</name>
            <Object>merlin_gmem_kernel_doitgen_32_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_doitgen_32_A_ARLOCK</name>
            <Object>merlin_gmem_kernel_doitgen_32_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_doitgen_32_A_ARCACHE</name>
            <Object>merlin_gmem_kernel_doitgen_32_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_doitgen_32_A_ARPROT</name>
            <Object>merlin_gmem_kernel_doitgen_32_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_doitgen_32_A_ARQOS</name>
            <Object>merlin_gmem_kernel_doitgen_32_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_doitgen_32_A_ARREGION</name>
            <Object>merlin_gmem_kernel_doitgen_32_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_doitgen_32_A_ARUSER</name>
            <Object>merlin_gmem_kernel_doitgen_32_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_doitgen_32_A_RVALID</name>
            <Object>merlin_gmem_kernel_doitgen_32_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_doitgen_32_A_RREADY</name>
            <Object>merlin_gmem_kernel_doitgen_32_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_doitgen_32_A_RDATA</name>
            <Object>merlin_gmem_kernel_doitgen_32_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_doitgen_32_A_RLAST</name>
            <Object>merlin_gmem_kernel_doitgen_32_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_doitgen_32_A_RID</name>
            <Object>merlin_gmem_kernel_doitgen_32_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_doitgen_32_A_RUSER</name>
            <Object>merlin_gmem_kernel_doitgen_32_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_doitgen_32_A_RRESP</name>
            <Object>merlin_gmem_kernel_doitgen_32_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_doitgen_32_A_BVALID</name>
            <Object>merlin_gmem_kernel_doitgen_32_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_doitgen_32_A_BREADY</name>
            <Object>merlin_gmem_kernel_doitgen_32_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_doitgen_32_A_BRESP</name>
            <Object>merlin_gmem_kernel_doitgen_32_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_doitgen_32_A_BID</name>
            <Object>merlin_gmem_kernel_doitgen_32_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_doitgen_32_A_BUSER</name>
            <Object>merlin_gmem_kernel_doitgen_32_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_doitgen_128_0_AWVALID</name>
            <Object>merlin_gmem_kernel_doitgen_128_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_doitgen_128_0_AWREADY</name>
            <Object>merlin_gmem_kernel_doitgen_128_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_doitgen_128_0_AWADDR</name>
            <Object>merlin_gmem_kernel_doitgen_128_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_doitgen_128_0_AWID</name>
            <Object>merlin_gmem_kernel_doitgen_128_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_doitgen_128_0_AWLEN</name>
            <Object>merlin_gmem_kernel_doitgen_128_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_doitgen_128_0_AWSIZE</name>
            <Object>merlin_gmem_kernel_doitgen_128_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_doitgen_128_0_AWBURST</name>
            <Object>merlin_gmem_kernel_doitgen_128_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_doitgen_128_0_AWLOCK</name>
            <Object>merlin_gmem_kernel_doitgen_128_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_doitgen_128_0_AWCACHE</name>
            <Object>merlin_gmem_kernel_doitgen_128_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_doitgen_128_0_AWPROT</name>
            <Object>merlin_gmem_kernel_doitgen_128_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_doitgen_128_0_AWQOS</name>
            <Object>merlin_gmem_kernel_doitgen_128_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_doitgen_128_0_AWREGION</name>
            <Object>merlin_gmem_kernel_doitgen_128_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_doitgen_128_0_AWUSER</name>
            <Object>merlin_gmem_kernel_doitgen_128_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_doitgen_128_0_WVALID</name>
            <Object>merlin_gmem_kernel_doitgen_128_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_doitgen_128_0_WREADY</name>
            <Object>merlin_gmem_kernel_doitgen_128_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_doitgen_128_0_WDATA</name>
            <Object>merlin_gmem_kernel_doitgen_128_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_doitgen_128_0_WSTRB</name>
            <Object>merlin_gmem_kernel_doitgen_128_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_doitgen_128_0_WLAST</name>
            <Object>merlin_gmem_kernel_doitgen_128_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_doitgen_128_0_WID</name>
            <Object>merlin_gmem_kernel_doitgen_128_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_doitgen_128_0_WUSER</name>
            <Object>merlin_gmem_kernel_doitgen_128_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_doitgen_128_0_ARVALID</name>
            <Object>merlin_gmem_kernel_doitgen_128_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_doitgen_128_0_ARREADY</name>
            <Object>merlin_gmem_kernel_doitgen_128_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_doitgen_128_0_ARADDR</name>
            <Object>merlin_gmem_kernel_doitgen_128_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_doitgen_128_0_ARID</name>
            <Object>merlin_gmem_kernel_doitgen_128_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_doitgen_128_0_ARLEN</name>
            <Object>merlin_gmem_kernel_doitgen_128_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_doitgen_128_0_ARSIZE</name>
            <Object>merlin_gmem_kernel_doitgen_128_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_doitgen_128_0_ARBURST</name>
            <Object>merlin_gmem_kernel_doitgen_128_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_doitgen_128_0_ARLOCK</name>
            <Object>merlin_gmem_kernel_doitgen_128_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_doitgen_128_0_ARCACHE</name>
            <Object>merlin_gmem_kernel_doitgen_128_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_doitgen_128_0_ARPROT</name>
            <Object>merlin_gmem_kernel_doitgen_128_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_doitgen_128_0_ARQOS</name>
            <Object>merlin_gmem_kernel_doitgen_128_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_doitgen_128_0_ARREGION</name>
            <Object>merlin_gmem_kernel_doitgen_128_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_doitgen_128_0_ARUSER</name>
            <Object>merlin_gmem_kernel_doitgen_128_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_doitgen_128_0_RVALID</name>
            <Object>merlin_gmem_kernel_doitgen_128_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_doitgen_128_0_RREADY</name>
            <Object>merlin_gmem_kernel_doitgen_128_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_doitgen_128_0_RDATA</name>
            <Object>merlin_gmem_kernel_doitgen_128_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_doitgen_128_0_RLAST</name>
            <Object>merlin_gmem_kernel_doitgen_128_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_doitgen_128_0_RID</name>
            <Object>merlin_gmem_kernel_doitgen_128_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_doitgen_128_0_RUSER</name>
            <Object>merlin_gmem_kernel_doitgen_128_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_doitgen_128_0_RRESP</name>
            <Object>merlin_gmem_kernel_doitgen_128_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_doitgen_128_0_BVALID</name>
            <Object>merlin_gmem_kernel_doitgen_128_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_doitgen_128_0_BREADY</name>
            <Object>merlin_gmem_kernel_doitgen_128_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_doitgen_128_0_BRESP</name>
            <Object>merlin_gmem_kernel_doitgen_128_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_doitgen_128_0_BID</name>
            <Object>merlin_gmem_kernel_doitgen_128_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_doitgen_128_0_BUSER</name>
            <Object>merlin_gmem_kernel_doitgen_128_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_doitgen_512_sum_AWVALID</name>
            <Object>merlin_gmem_kernel_doitgen_512_sum</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_doitgen_512_sum_AWREADY</name>
            <Object>merlin_gmem_kernel_doitgen_512_sum</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_doitgen_512_sum_AWADDR</name>
            <Object>merlin_gmem_kernel_doitgen_512_sum</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_doitgen_512_sum_AWID</name>
            <Object>merlin_gmem_kernel_doitgen_512_sum</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_doitgen_512_sum_AWLEN</name>
            <Object>merlin_gmem_kernel_doitgen_512_sum</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_doitgen_512_sum_AWSIZE</name>
            <Object>merlin_gmem_kernel_doitgen_512_sum</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_doitgen_512_sum_AWBURST</name>
            <Object>merlin_gmem_kernel_doitgen_512_sum</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_doitgen_512_sum_AWLOCK</name>
            <Object>merlin_gmem_kernel_doitgen_512_sum</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_doitgen_512_sum_AWCACHE</name>
            <Object>merlin_gmem_kernel_doitgen_512_sum</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_doitgen_512_sum_AWPROT</name>
            <Object>merlin_gmem_kernel_doitgen_512_sum</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_doitgen_512_sum_AWQOS</name>
            <Object>merlin_gmem_kernel_doitgen_512_sum</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_doitgen_512_sum_AWREGION</name>
            <Object>merlin_gmem_kernel_doitgen_512_sum</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_doitgen_512_sum_AWUSER</name>
            <Object>merlin_gmem_kernel_doitgen_512_sum</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_doitgen_512_sum_WVALID</name>
            <Object>merlin_gmem_kernel_doitgen_512_sum</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_doitgen_512_sum_WREADY</name>
            <Object>merlin_gmem_kernel_doitgen_512_sum</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_doitgen_512_sum_WDATA</name>
            <Object>merlin_gmem_kernel_doitgen_512_sum</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_doitgen_512_sum_WSTRB</name>
            <Object>merlin_gmem_kernel_doitgen_512_sum</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_doitgen_512_sum_WLAST</name>
            <Object>merlin_gmem_kernel_doitgen_512_sum</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_doitgen_512_sum_WID</name>
            <Object>merlin_gmem_kernel_doitgen_512_sum</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_doitgen_512_sum_WUSER</name>
            <Object>merlin_gmem_kernel_doitgen_512_sum</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_doitgen_512_sum_ARVALID</name>
            <Object>merlin_gmem_kernel_doitgen_512_sum</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_doitgen_512_sum_ARREADY</name>
            <Object>merlin_gmem_kernel_doitgen_512_sum</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_doitgen_512_sum_ARADDR</name>
            <Object>merlin_gmem_kernel_doitgen_512_sum</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_doitgen_512_sum_ARID</name>
            <Object>merlin_gmem_kernel_doitgen_512_sum</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_doitgen_512_sum_ARLEN</name>
            <Object>merlin_gmem_kernel_doitgen_512_sum</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_doitgen_512_sum_ARSIZE</name>
            <Object>merlin_gmem_kernel_doitgen_512_sum</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_doitgen_512_sum_ARBURST</name>
            <Object>merlin_gmem_kernel_doitgen_512_sum</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_doitgen_512_sum_ARLOCK</name>
            <Object>merlin_gmem_kernel_doitgen_512_sum</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_doitgen_512_sum_ARCACHE</name>
            <Object>merlin_gmem_kernel_doitgen_512_sum</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_doitgen_512_sum_ARPROT</name>
            <Object>merlin_gmem_kernel_doitgen_512_sum</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_doitgen_512_sum_ARQOS</name>
            <Object>merlin_gmem_kernel_doitgen_512_sum</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_doitgen_512_sum_ARREGION</name>
            <Object>merlin_gmem_kernel_doitgen_512_sum</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_doitgen_512_sum_ARUSER</name>
            <Object>merlin_gmem_kernel_doitgen_512_sum</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_doitgen_512_sum_RVALID</name>
            <Object>merlin_gmem_kernel_doitgen_512_sum</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_doitgen_512_sum_RREADY</name>
            <Object>merlin_gmem_kernel_doitgen_512_sum</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_doitgen_512_sum_RDATA</name>
            <Object>merlin_gmem_kernel_doitgen_512_sum</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_doitgen_512_sum_RLAST</name>
            <Object>merlin_gmem_kernel_doitgen_512_sum</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_doitgen_512_sum_RID</name>
            <Object>merlin_gmem_kernel_doitgen_512_sum</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_doitgen_512_sum_RUSER</name>
            <Object>merlin_gmem_kernel_doitgen_512_sum</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_doitgen_512_sum_RRESP</name>
            <Object>merlin_gmem_kernel_doitgen_512_sum</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_doitgen_512_sum_BVALID</name>
            <Object>merlin_gmem_kernel_doitgen_512_sum</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_doitgen_512_sum_BREADY</name>
            <Object>merlin_gmem_kernel_doitgen_512_sum</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_doitgen_512_sum_BRESP</name>
            <Object>merlin_gmem_kernel_doitgen_512_sum</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_doitgen_512_sum_BID</name>
            <Object>merlin_gmem_kernel_doitgen_512_sum</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_doitgen_512_sum_BUSER</name>
            <Object>merlin_gmem_kernel_doitgen_512_sum</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="4">
            <ModuleName>kernel_doitgen</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_merlin_memcpy_0_1_fu_22324</InstName>
                    <ModuleName>merlin_memcpy_0_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>22324</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_merlin_memcpy_0_1_Pipeline_merlinL0_fu_79</InstName>
                            <ModuleName>merlin_memcpy_0_1_Pipeline_merlinL0</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>79</ID>
                            <BindInstances>i_4_fu_439_p2 add_ln37_1_fu_572_p2 add_ln37_2_fu_458_p2 add_ln37_3_fu_588_p2 add_ln28_fu_484_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>grp_kernel_doitgen_Pipeline_L2_fu_22346</InstName>
                    <ModuleName>kernel_doitgen_Pipeline_L2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>22346</ID>
                    <BindInstances>i_9_fu_1173_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_kernel_doitgen_Pipeline_L23_fu_22473</InstName>
                    <ModuleName>kernel_doitgen_Pipeline_L23</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>22473</ID>
                    <BindInstances>i_7_fu_1088_p2 index3_1_fu_1402_p2 index2_5_fu_1141_p2 index1_4_fu_1155_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_kernel_doitgen_Pipeline_merlinL3_fu_22540</InstName>
                    <ModuleName>kernel_doitgen_Pipeline_merlinL3</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>22540</ID>
                    <BindInstances>add_ln140_fu_845_p2 add_ln161_14_fu_855_p2 empty_42_fu_882_p2 add_ln161_fu_888_p2 add_ln161_1_fu_894_p2 add_ln161_2_fu_900_p2 add_ln161_3_fu_906_p2 add_ln161_4_fu_912_p2 add_ln161_5_fu_918_p2 add_ln161_6_fu_924_p2 add_ln161_7_fu_930_p2 add_ln161_8_fu_936_p2 add_ln161_9_fu_942_p2 add_ln161_10_fu_948_p2 add_ln161_11_fu_954_p2 add_ln161_12_fu_960_p2 add_ln161_13_fu_966_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_kernel_doitgen_Pipeline_merlinL5_fu_22624</InstName>
                    <ModuleName>kernel_doitgen_Pipeline_merlinL5</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>22624</ID>
                    <BindInstances>add_ln116_fu_1268_p2 add_ln135_1_fu_1366_p2 fmul_32ns_32ns_32_4_max_dsp_1_U222 fadd_32ns_32ns_32_7_full_dsp_1_U221 fmul_32ns_32ns_32_4_max_dsp_1_U222 fadd_32ns_32ns_32_7_full_dsp_1_U221 fmul_32ns_32ns_32_4_max_dsp_1_U222 fadd_32ns_32ns_32_7_full_dsp_1_U221 fmul_32ns_32ns_32_4_max_dsp_1_U222 fadd_32ns_32ns_32_7_full_dsp_1_U221 fmul_32ns_32ns_32_4_max_dsp_1_U222 fadd_32ns_32ns_32_7_full_dsp_1_U221 fmul_32ns_32ns_32_4_max_dsp_1_U222 fadd_32ns_32ns_32_7_full_dsp_1_U221 fmul_32ns_32ns_32_4_max_dsp_1_U222 fadd_32ns_32ns_32_7_full_dsp_1_U221 fmul_32ns_32ns_32_4_max_dsp_1_U222 fadd_32ns_32ns_32_7_full_dsp_1_U221 fmul_32ns_32ns_32_4_max_dsp_1_U222 fadd_32ns_32ns_32_7_full_dsp_1_U221 fmul_32ns_32ns_32_4_max_dsp_1_U222 fadd_32ns_32ns_32_7_full_dsp_1_U221 fmul_32ns_32ns_32_4_max_dsp_1_U222 fadd_32ns_32ns_32_7_full_dsp_1_U221 fmul_32ns_32ns_32_4_max_dsp_1_U222 fadd_32ns_32ns_32_7_full_dsp_1_U221 fmul_32ns_32ns_32_4_max_dsp_1_U222 fadd_32ns_32ns_32_7_full_dsp_1_U221 fmul_32ns_32ns_32_4_max_dsp_1_U222 fadd_32ns_32ns_32_7_full_dsp_1_U221 fmul_32ns_32ns_32_4_max_dsp_1_U222 fadd_32ns_32ns_32_7_full_dsp_1_U221</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_kernel_doitgen_Pipeline_L3_fu_22707</InstName>
                    <ModuleName>kernel_doitgen_Pipeline_L3</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>22707</ID>
                    <BindInstances>i_6_fu_474_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_merlin_memcpy_1_1_fu_22762</InstName>
                    <ModuleName>merlin_memcpy_1_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>22762</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_merlin_memcpy_1_1_Pipeline_merlinL1_fu_82</InstName>
                            <ModuleName>merlin_memcpy_1_1_Pipeline_merlinL1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>82</ID>
                            <BindInstances>i_2_fu_444_p2 add_ln56_1_fu_501_p2 add_ln56_2_fu_457_p2 add_ln56_3_fu_517_p2 add_ln47_fu_679_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
            </InstancesList>
            <BindInstances>C4_8_0_buf_U C4_8_0_buf_60_U C4_8_0_buf_61_U C4_8_0_buf_62_U C4_8_0_buf_63_U C4_8_0_buf_64_U C4_8_0_buf_65_U C4_8_0_buf_66_U C4_8_0_buf_67_U C4_8_0_buf_68_U C4_8_0_buf_69_U C4_8_0_buf_70_U C4_8_0_buf_71_U C4_8_0_buf_72_U C4_8_0_buf_73_U C4_8_0_buf_74_U C4_8_0_buf_75_U C4_8_0_buf_76_U C4_8_0_buf_77_U C4_8_0_buf_78_U C4_8_0_buf_79_U C4_8_0_buf_80_U C4_8_0_buf_81_U C4_8_0_buf_82_U C4_8_0_buf_83_U C4_8_0_buf_84_U C4_8_0_buf_85_U C4_8_0_buf_86_U C4_8_0_buf_87_U C4_8_0_buf_88_U C4_8_0_buf_89_U C4_8_0_buf_90_U C4_8_0_buf_91_U C4_8_0_buf_92_U C4_8_0_buf_93_U C4_8_0_buf_94_U C4_8_0_buf_95_U C4_8_0_buf_96_U C4_8_0_buf_97_U C4_8_0_buf_98_U C4_8_0_buf_99_U C4_8_0_buf_100_U C4_8_0_buf_101_U C4_8_0_buf_102_U C4_8_0_buf_103_U C4_8_0_buf_104_U C4_8_0_buf_105_U C4_8_0_buf_106_U C4_8_0_buf_107_U C4_8_0_buf_108_U C4_8_0_buf_109_U C4_8_0_buf_110_U C4_8_0_buf_111_U C4_8_0_buf_112_U C4_8_0_buf_113_U C4_8_0_buf_114_U C4_8_0_buf_115_U C4_8_0_buf_116_U C4_8_0_buf_117_U C4_8_0_buf_118_U A_buf_U A_buf_1_U A_buf_2_U A_buf_3_U A_buf_4_U A_buf_5_U A_buf_6_U A_buf_7_U A_buf_8_U A_buf_9_U A_buf_10_U A_buf_11_U A_buf_12_U A_buf_13_U A_buf_14_U add_ln109_1_fu_26448_p2 add_ln109_fu_26460_p2 add_ln113_fu_26569_p2 add_ln111_fu_26923_p2 add_ln95_fu_26532_p2 control_s_axi_U merlin_gmem_kernel_doitgen_128_0_m_axi_U merlin_gmem_kernel_doitgen_32_A_m_axi_U merlin_gmem_kernel_doitgen_512_sum_m_axi_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>merlin_memcpy_0_1_Pipeline_merlinL0</Name>
            <Loops>
                <merlinL0/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>120016</Best-caseLatency>
                    <Average-caseLatency>120016</Average-caseLatency>
                    <Worst-caseLatency>120016</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.480 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.480 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.480 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>120016</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <merlinL0>
                        <Name>merlinL0</Name>
                        <Slack>2.92</Slack>
                        <TripCount>120000</TripCount>
                        <Latency>120014</Latency>
                        <AbsoluteTimeLatency>0.480 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>16</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </merlinL0>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/doitgen_MEDIUM_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_doitgen.c:28</SourceLocation>
                    <SummaryOfLoopViolations>
                        <merlinL0>
                            <Name>merlinL0</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/doitgen_MEDIUM_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_doitgen.c:37</SourceLocation>
                        </merlinL0>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1710</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>728</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL0" OPTYPE="add" PRAGMA="" RTLNAME="i_4_fu_439_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/doitgen_MEDIUM_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_doitgen.c:32" STORAGESUBTYPE="" URAM="0" VARIABLE="i_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln37_1_fu_572_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/doitgen_MEDIUM_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_doitgen.c:37" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln37_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln37_2_fu_458_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/doitgen_MEDIUM_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_doitgen.c:37" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln37_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln37_3_fu_588_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/doitgen_MEDIUM_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_doitgen.c:37" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln37_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln28_fu_484_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/doitgen_MEDIUM_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_doitgen.c:28" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln28"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>merlin_memcpy_0_1</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>120088</Best-caseLatency>
                    <Average-caseLatency>120088</Average-caseLatency>
                    <Worst-caseLatency>120088</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.480 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.480 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.480 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>120088</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/doitgen_MEDIUM_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_doitgen.c:32</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1842</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1207</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>kernel_doitgen_Pipeline_L2</Name>
            <Loops>
                <L2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>7</Best-caseLatency>
                    <Average-caseLatency>7</Average-caseLatency>
                    <Worst-caseLatency>7</Worst-caseLatency>
                    <Best-caseRealTimeLatency>28.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>28.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>28.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>7</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <L2>
                        <Name>L2</Name>
                        <Slack>2.92</Slack>
                        <TripCount>4</TripCount>
                        <Latency>5</Latency>
                        <AbsoluteTimeLatency>20.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </L2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/doitgen_MEDIUM_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/mars_wide_bus.h:3401~/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/doitgen_MEDIUM_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_doitgen.c:104</SourceLocation>
                    <SummaryOfLoopViolations>
                        <L2>
                            <Name>L2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/doitgen_MEDIUM_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/mars_wide_bus.h:3435~/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/doitgen_MEDIUM_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_doitgen.c:104</SourceLocation>
                        </L2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>526</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>627</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L2" OPTYPE="add" PRAGMA="" RTLNAME="i_9_fu_1173_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/doitgen_MEDIUM_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/mars_wide_bus.h:3421" STORAGESUBTYPE="" URAM="0" VARIABLE="i_9"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_doitgen_Pipeline_L23</Name>
            <Loops>
                <L2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>903</Best-caseLatency>
                    <Average-caseLatency>903</Average-caseLatency>
                    <Worst-caseLatency>903</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.612 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.612 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.612 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>903</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <L2>
                        <Name>L2</Name>
                        <Slack>2.92</Slack>
                        <TripCount>900</TripCount>
                        <Latency>901</Latency>
                        <AbsoluteTimeLatency>3.604 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </L2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/doitgen_MEDIUM_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/mars_wide_bus_3d.h:1664~/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/doitgen_MEDIUM_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_doitgen.c:106</SourceLocation>
                    <SummaryOfLoopViolations>
                        <L2>
                            <Name>L2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/doitgen_MEDIUM_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/mars_wide_bus_3d.h:1705~/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/doitgen_MEDIUM_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_doitgen.c:106</SourceLocation>
                        </L2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1061</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>670</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L2" OPTYPE="add" PRAGMA="" RTLNAME="i_7_fu_1088_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/doitgen_MEDIUM_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/mars_wide_bus_3d.h:1705" STORAGESUBTYPE="" URAM="0" VARIABLE="i_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L2" OPTYPE="add" PRAGMA="" RTLNAME="index3_1_fu_1402_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/doitgen_MEDIUM_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/mars_wide_bus_3d.h:1723" STORAGESUBTYPE="" URAM="0" VARIABLE="index3_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L2" OPTYPE="add" PRAGMA="" RTLNAME="index2_5_fu_1141_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/doitgen_MEDIUM_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/mars_wide_bus_3d.h:1723" STORAGESUBTYPE="" URAM="0" VARIABLE="index2_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L2" OPTYPE="add" PRAGMA="" RTLNAME="index1_4_fu_1155_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/doitgen_MEDIUM_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/mars_wide_bus_3d.h:1723" STORAGESUBTYPE="" URAM="0" VARIABLE="index1_4"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_doitgen_Pipeline_merlinL5</Name>
            <Loops>
                <merlinL5/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.729</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>427</Best-caseLatency>
                    <Average-caseLatency>427</Average-caseLatency>
                    <Worst-caseLatency>427</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.708 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.708 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.708 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>427</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <merlinL5>
                        <Name>merlinL5</Name>
                        <Slack>2.92</Slack>
                        <TripCount>4</TripCount>
                        <Latency>425</Latency>
                        <AbsoluteTimeLatency>1.700 us</AbsoluteTimeLatency>
                        <PipelineII>105</PipelineII>
                        <PipelineDepth>111</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </merlinL5>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/doitgen_MEDIUM_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_doitgen.c:89</SourceLocation>
                    <SummaryOfLoopViolations>
                        <merlinL5>
                            <Name>merlinL5</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/doitgen_MEDIUM_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_doitgen.c:116</SourceLocation>
                        </merlinL5>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>5</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2013</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1444</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_fu_1268_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/doitgen_MEDIUM_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_doitgen.c:116" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln116"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln135_1_fu_1366_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/doitgen_MEDIUM_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_doitgen.c:135" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln135_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U222" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/doitgen_MEDIUM_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_doitgen.c:135" STORAGESUBTYPE="" URAM="0" VARIABLE="mul"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U221" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/doitgen_MEDIUM_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_doitgen.c:135" STORAGESUBTYPE="" URAM="0" VARIABLE="add"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U222" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/doitgen_MEDIUM_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_doitgen.c:135" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U221" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/doitgen_MEDIUM_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_doitgen.c:135" STORAGESUBTYPE="" URAM="0" VARIABLE="add_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U222" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/doitgen_MEDIUM_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_doitgen.c:135" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U221" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/doitgen_MEDIUM_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_doitgen.c:135" STORAGESUBTYPE="" URAM="0" VARIABLE="add_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U222" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/doitgen_MEDIUM_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_doitgen.c:135" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U221" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/doitgen_MEDIUM_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_doitgen.c:135" STORAGESUBTYPE="" URAM="0" VARIABLE="add_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U222" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/doitgen_MEDIUM_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_doitgen.c:135" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U221" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/doitgen_MEDIUM_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_doitgen.c:135" STORAGESUBTYPE="" URAM="0" VARIABLE="add_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U222" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/doitgen_MEDIUM_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_doitgen.c:135" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U221" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/doitgen_MEDIUM_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_doitgen.c:135" STORAGESUBTYPE="" URAM="0" VARIABLE="add_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U222" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/doitgen_MEDIUM_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_doitgen.c:135" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U221" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/doitgen_MEDIUM_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_doitgen.c:135" STORAGESUBTYPE="" URAM="0" VARIABLE="add_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U222" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/doitgen_MEDIUM_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_doitgen.c:135" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U221" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/doitgen_MEDIUM_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_doitgen.c:135" STORAGESUBTYPE="" URAM="0" VARIABLE="add_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U222" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/doitgen_MEDIUM_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_doitgen.c:135" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U221" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/doitgen_MEDIUM_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_doitgen.c:135" STORAGESUBTYPE="" URAM="0" VARIABLE="add_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U222" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/doitgen_MEDIUM_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_doitgen.c:135" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U221" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/doitgen_MEDIUM_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_doitgen.c:135" STORAGESUBTYPE="" URAM="0" VARIABLE="add_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U222" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/doitgen_MEDIUM_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_doitgen.c:135" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U221" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/doitgen_MEDIUM_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_doitgen.c:135" STORAGESUBTYPE="" URAM="0" VARIABLE="add_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U222" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/doitgen_MEDIUM_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_doitgen.c:135" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U221" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/doitgen_MEDIUM_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_doitgen.c:135" STORAGESUBTYPE="" URAM="0" VARIABLE="add_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U222" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/doitgen_MEDIUM_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_doitgen.c:135" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U221" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/doitgen_MEDIUM_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_doitgen.c:135" STORAGESUBTYPE="" URAM="0" VARIABLE="add_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U222" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/doitgen_MEDIUM_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_doitgen.c:135" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U221" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/doitgen_MEDIUM_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_doitgen.c:135" STORAGESUBTYPE="" URAM="0" VARIABLE="add_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U222" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/doitgen_MEDIUM_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_doitgen.c:135" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U221" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/doitgen_MEDIUM_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_doitgen.c:135" STORAGESUBTYPE="" URAM="0" VARIABLE="add_13"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_doitgen_Pipeline_merlinL3</Name>
            <Loops>
                <merlinL3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>3.247</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>6</Best-caseLatency>
                    <Average-caseLatency>6</Average-caseLatency>
                    <Worst-caseLatency>6</Worst-caseLatency>
                    <Best-caseRealTimeLatency>24.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>24.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>24.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>6</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <merlinL3>
                        <Name>merlinL3</Name>
                        <Slack>2.92</Slack>
                        <TripCount>4</TripCount>
                        <Latency>4</Latency>
                        <AbsoluteTimeLatency>16.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </merlinL3>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/doitgen_MEDIUM_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_doitgen.c:88</SourceLocation>
                    <SummaryOfLoopViolations>
                        <merlinL3>
                            <Name>merlinL3</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/doitgen_MEDIUM_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_doitgen.c:140</SourceLocation>
                        </merlinL3>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>467</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1775</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln140_fu_845_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/doitgen_MEDIUM_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_doitgen.c:140" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln140"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln161_14_fu_855_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/doitgen_MEDIUM_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_doitgen.c:161" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln161_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL3" OPTYPE="sub" PRAGMA="" RTLNAME="empty_42_fu_882_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/doitgen_MEDIUM_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_doitgen.c:140" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln161_fu_888_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/doitgen_MEDIUM_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_doitgen.c:161" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln161"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln161_1_fu_894_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/doitgen_MEDIUM_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_doitgen.c:161" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln161_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln161_2_fu_900_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/doitgen_MEDIUM_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_doitgen.c:161" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln161_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln161_3_fu_906_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/doitgen_MEDIUM_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_doitgen.c:161" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln161_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln161_4_fu_912_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/doitgen_MEDIUM_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_doitgen.c:161" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln161_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln161_5_fu_918_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/doitgen_MEDIUM_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_doitgen.c:161" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln161_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln161_6_fu_924_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/doitgen_MEDIUM_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_doitgen.c:161" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln161_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln161_7_fu_930_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/doitgen_MEDIUM_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_doitgen.c:161" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln161_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln161_8_fu_936_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/doitgen_MEDIUM_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_doitgen.c:161" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln161_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln161_9_fu_942_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/doitgen_MEDIUM_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_doitgen.c:161" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln161_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln161_10_fu_948_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/doitgen_MEDIUM_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_doitgen.c:161" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln161_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln161_11_fu_954_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/doitgen_MEDIUM_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_doitgen.c:161" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln161_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln161_12_fu_960_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/doitgen_MEDIUM_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_doitgen.c:161" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln161_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln161_13_fu_966_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/doitgen_MEDIUM_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_doitgen.c:161" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln161_13"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_doitgen_Pipeline_L3</Name>
            <Loops>
                <L3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>5</Best-caseLatency>
                    <Average-caseLatency>5</Average-caseLatency>
                    <Worst-caseLatency>5</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>20.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>20.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>5</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <L3>
                        <Name>L3</Name>
                        <Slack>2.92</Slack>
                        <TripCount>3</TripCount>
                        <Latency>3</Latency>
                        <AbsoluteTimeLatency>12.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </L3>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/doitgen_MEDIUM_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/mars_wide_bus.h:3637~/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/doitgen_MEDIUM_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_doitgen.c:167</SourceLocation>
                    <SummaryOfLoopViolations>
                        <L3>
                            <Name>L3</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/doitgen_MEDIUM_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/mars_wide_bus.h:3672~/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/doitgen_MEDIUM_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_doitgen.c:167</SourceLocation>
                        </L3>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>517</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1109</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L3" OPTYPE="add" PRAGMA="" RTLNAME="i_6_fu_474_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/doitgen_MEDIUM_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/mars_wide_bus.h:3672" STORAGESUBTYPE="" URAM="0" VARIABLE="i_6"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>merlin_memcpy_1_1_Pipeline_merlinL1</Name>
            <Loops>
                <merlinL1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>120018</Best-caseLatency>
                    <Average-caseLatency>120018</Average-caseLatency>
                    <Worst-caseLatency>120018</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.480 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.480 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.480 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>120018</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <merlinL1>
                        <Name>merlinL1</Name>
                        <Slack>2.92</Slack>
                        <TripCount>120000</TripCount>
                        <Latency>120016</Latency>
                        <AbsoluteTimeLatency>0.480 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>18</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </merlinL1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/doitgen_MEDIUM_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_doitgen.c:47</SourceLocation>
                    <SummaryOfLoopViolations>
                        <merlinL1>
                            <Name>merlinL1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/doitgen_MEDIUM_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_doitgen.c:51</SourceLocation>
                        </merlinL1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1101</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1121</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL1" OPTYPE="add" PRAGMA="" RTLNAME="i_2_fu_444_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/doitgen_MEDIUM_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_doitgen.c:51" STORAGESUBTYPE="" URAM="0" VARIABLE="i_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_1_fu_501_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/doitgen_MEDIUM_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_doitgen.c:56" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln56_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_2_fu_457_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/doitgen_MEDIUM_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_doitgen.c:56" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln56_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_3_fu_517_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/doitgen_MEDIUM_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_doitgen.c:56" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln56_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln47_fu_679_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/doitgen_MEDIUM_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_doitgen.c:47" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln47"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>merlin_memcpy_1_1</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>120088</Best-caseLatency>
                    <Average-caseLatency>120088</Average-caseLatency>
                    <Worst-caseLatency>120088</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.480 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.480 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.480 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>120088</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/doitgen_MEDIUM_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_doitgen.c:51</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1231</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1610</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>kernel_doitgen</Name>
            <Loops>
                <merlinL8_merlinL7>
                    <merlinL6/>
                </merlinL8_merlinL7>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>3.247</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>52098323</Best-caseLatency>
                    <Average-caseLatency>52098323</Average-caseLatency>
                    <Worst-caseLatency>52098323</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.208 sec</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.208 sec</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.208 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>52098324</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <merlinL8_merlinL7>
                        <Name>merlinL8_merlinL7</Name>
                        <Slack>2.92</Slack>
                        <TripCount>2000</TripCount>
                        <Latency>51858000</Latency>
                        <AbsoluteTimeLatency>0.207 sec</AbsoluteTimeLatency>
                        <IterationLatency>25929</IterationLatency>
                        <PipelineDepth>25929</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_kernel_doitgen_Pipeline_merlinL3_fu_22540</Instance>
                        </InstanceList>
                        <merlinL6>
                            <Name>merlinL6</Name>
                            <Slack>2.92</Slack>
                            <TripCount>60</TripCount>
                            <Latency>25920</Latency>
                            <AbsoluteTimeLatency>0.104 ms</AbsoluteTimeLatency>
                            <IterationLatency>432</IterationLatency>
                            <PipelineDepth>432</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList>
                                <Instance>grp_kernel_doitgen_Pipeline_merlinL5_fu_22624</Instance>
                            </InstanceList>
                        </merlinL6>
                    </merlinL8_merlinL7>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/doitgen_MEDIUM_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_doitgen.c:87</SourceLocation>
                    <SummaryOfLoopViolations>
                        <merlinL8_merlinL7>
                            <Name>merlinL8_merlinL7</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/doitgen_MEDIUM_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_doitgen.c:109</SourceLocation>
                            <merlinL6>
                                <Name>merlinL6</Name>
                                <IssueType>-</IssueType>
                                <ViolationType>-</ViolationType>
                                <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/doitgen_MEDIUM_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_doitgen.c:113</SourceLocation>
                            </merlinL6>
                        </merlinL8_merlinL7>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>330</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>7</UTIL_BRAM>
                    <DSP>5</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>29254</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>25562</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C4_8_0_buf_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/doitgen_MEDIUM_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_doitgen.c:91" STORAGESIZE="32 60 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C4_8_0_buf"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C4_8_0_buf_60_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/doitgen_MEDIUM_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_doitgen.c:91" STORAGESIZE="32 60 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C4_8_0_buf_60"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C4_8_0_buf_61_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/doitgen_MEDIUM_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_doitgen.c:91" STORAGESIZE="32 60 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C4_8_0_buf_61"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C4_8_0_buf_62_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/doitgen_MEDIUM_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_doitgen.c:91" STORAGESIZE="32 60 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C4_8_0_buf_62"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C4_8_0_buf_63_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/doitgen_MEDIUM_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_doitgen.c:91" STORAGESIZE="32 60 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C4_8_0_buf_63"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C4_8_0_buf_64_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/doitgen_MEDIUM_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_doitgen.c:91" STORAGESIZE="32 60 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C4_8_0_buf_64"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C4_8_0_buf_65_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/doitgen_MEDIUM_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_doitgen.c:91" STORAGESIZE="32 60 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C4_8_0_buf_65"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C4_8_0_buf_66_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/doitgen_MEDIUM_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_doitgen.c:91" STORAGESIZE="32 60 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C4_8_0_buf_66"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C4_8_0_buf_67_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/doitgen_MEDIUM_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_doitgen.c:91" STORAGESIZE="32 60 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C4_8_0_buf_67"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C4_8_0_buf_68_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/doitgen_MEDIUM_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_doitgen.c:91" STORAGESIZE="32 60 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C4_8_0_buf_68"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C4_8_0_buf_69_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/doitgen_MEDIUM_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_doitgen.c:91" STORAGESIZE="32 60 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C4_8_0_buf_69"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C4_8_0_buf_70_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/doitgen_MEDIUM_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_doitgen.c:91" STORAGESIZE="32 60 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C4_8_0_buf_70"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C4_8_0_buf_71_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/doitgen_MEDIUM_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_doitgen.c:91" STORAGESIZE="32 60 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C4_8_0_buf_71"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C4_8_0_buf_72_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/doitgen_MEDIUM_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_doitgen.c:91" STORAGESIZE="32 60 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C4_8_0_buf_72"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C4_8_0_buf_73_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/doitgen_MEDIUM_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_doitgen.c:91" STORAGESIZE="32 60 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C4_8_0_buf_73"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C4_8_0_buf_74_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/doitgen_MEDIUM_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_doitgen.c:91" STORAGESIZE="32 60 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C4_8_0_buf_74"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C4_8_0_buf_75_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/doitgen_MEDIUM_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_doitgen.c:91" STORAGESIZE="32 60 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C4_8_0_buf_75"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C4_8_0_buf_76_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/doitgen_MEDIUM_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_doitgen.c:91" STORAGESIZE="32 60 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C4_8_0_buf_76"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C4_8_0_buf_77_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/doitgen_MEDIUM_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_doitgen.c:91" STORAGESIZE="32 60 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C4_8_0_buf_77"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C4_8_0_buf_78_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/doitgen_MEDIUM_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_doitgen.c:91" STORAGESIZE="32 60 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C4_8_0_buf_78"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C4_8_0_buf_79_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/doitgen_MEDIUM_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_doitgen.c:91" STORAGESIZE="32 60 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C4_8_0_buf_79"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C4_8_0_buf_80_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/doitgen_MEDIUM_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_doitgen.c:91" STORAGESIZE="32 60 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C4_8_0_buf_80"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C4_8_0_buf_81_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/doitgen_MEDIUM_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_doitgen.c:91" STORAGESIZE="32 60 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C4_8_0_buf_81"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C4_8_0_buf_82_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/doitgen_MEDIUM_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_doitgen.c:91" STORAGESIZE="32 60 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C4_8_0_buf_82"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C4_8_0_buf_83_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/doitgen_MEDIUM_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_doitgen.c:91" STORAGESIZE="32 60 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C4_8_0_buf_83"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C4_8_0_buf_84_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/doitgen_MEDIUM_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_doitgen.c:91" STORAGESIZE="32 60 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C4_8_0_buf_84"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C4_8_0_buf_85_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/doitgen_MEDIUM_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_doitgen.c:91" STORAGESIZE="32 60 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C4_8_0_buf_85"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C4_8_0_buf_86_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/doitgen_MEDIUM_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_doitgen.c:91" STORAGESIZE="32 60 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C4_8_0_buf_86"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C4_8_0_buf_87_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/doitgen_MEDIUM_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_doitgen.c:91" STORAGESIZE="32 60 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C4_8_0_buf_87"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C4_8_0_buf_88_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/doitgen_MEDIUM_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_doitgen.c:91" STORAGESIZE="32 60 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C4_8_0_buf_88"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C4_8_0_buf_89_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/doitgen_MEDIUM_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_doitgen.c:91" STORAGESIZE="32 60 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C4_8_0_buf_89"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C4_8_0_buf_90_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/doitgen_MEDIUM_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_doitgen.c:91" STORAGESIZE="32 60 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C4_8_0_buf_90"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C4_8_0_buf_91_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/doitgen_MEDIUM_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_doitgen.c:91" STORAGESIZE="32 60 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C4_8_0_buf_91"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C4_8_0_buf_92_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/doitgen_MEDIUM_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_doitgen.c:91" STORAGESIZE="32 60 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C4_8_0_buf_92"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C4_8_0_buf_93_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/doitgen_MEDIUM_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_doitgen.c:91" STORAGESIZE="32 60 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C4_8_0_buf_93"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C4_8_0_buf_94_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/doitgen_MEDIUM_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_doitgen.c:91" STORAGESIZE="32 60 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C4_8_0_buf_94"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C4_8_0_buf_95_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/doitgen_MEDIUM_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_doitgen.c:91" STORAGESIZE="32 60 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C4_8_0_buf_95"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C4_8_0_buf_96_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/doitgen_MEDIUM_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_doitgen.c:91" STORAGESIZE="32 60 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C4_8_0_buf_96"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C4_8_0_buf_97_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/doitgen_MEDIUM_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_doitgen.c:91" STORAGESIZE="32 60 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C4_8_0_buf_97"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C4_8_0_buf_98_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/doitgen_MEDIUM_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_doitgen.c:91" STORAGESIZE="32 60 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C4_8_0_buf_98"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C4_8_0_buf_99_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/doitgen_MEDIUM_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_doitgen.c:91" STORAGESIZE="32 60 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C4_8_0_buf_99"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C4_8_0_buf_100_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/doitgen_MEDIUM_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_doitgen.c:91" STORAGESIZE="32 60 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C4_8_0_buf_100"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C4_8_0_buf_101_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/doitgen_MEDIUM_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_doitgen.c:91" STORAGESIZE="32 60 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C4_8_0_buf_101"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C4_8_0_buf_102_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/doitgen_MEDIUM_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_doitgen.c:91" STORAGESIZE="32 60 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C4_8_0_buf_102"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C4_8_0_buf_103_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/doitgen_MEDIUM_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_doitgen.c:91" STORAGESIZE="32 60 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C4_8_0_buf_103"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C4_8_0_buf_104_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/doitgen_MEDIUM_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_doitgen.c:91" STORAGESIZE="32 60 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C4_8_0_buf_104"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C4_8_0_buf_105_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/doitgen_MEDIUM_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_doitgen.c:91" STORAGESIZE="32 60 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C4_8_0_buf_105"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C4_8_0_buf_106_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/doitgen_MEDIUM_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_doitgen.c:91" STORAGESIZE="32 60 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C4_8_0_buf_106"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C4_8_0_buf_107_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/doitgen_MEDIUM_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_doitgen.c:91" STORAGESIZE="32 60 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C4_8_0_buf_107"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C4_8_0_buf_108_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/doitgen_MEDIUM_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_doitgen.c:91" STORAGESIZE="32 60 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C4_8_0_buf_108"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C4_8_0_buf_109_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/doitgen_MEDIUM_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_doitgen.c:91" STORAGESIZE="32 60 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C4_8_0_buf_109"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C4_8_0_buf_110_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/doitgen_MEDIUM_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_doitgen.c:91" STORAGESIZE="32 60 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C4_8_0_buf_110"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C4_8_0_buf_111_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/doitgen_MEDIUM_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_doitgen.c:91" STORAGESIZE="32 60 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C4_8_0_buf_111"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C4_8_0_buf_112_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/doitgen_MEDIUM_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_doitgen.c:91" STORAGESIZE="32 60 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C4_8_0_buf_112"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C4_8_0_buf_113_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/doitgen_MEDIUM_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_doitgen.c:91" STORAGESIZE="32 60 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C4_8_0_buf_113"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C4_8_0_buf_114_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/doitgen_MEDIUM_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_doitgen.c:91" STORAGESIZE="32 60 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C4_8_0_buf_114"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C4_8_0_buf_115_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/doitgen_MEDIUM_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_doitgen.c:91" STORAGESIZE="32 60 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C4_8_0_buf_115"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C4_8_0_buf_116_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/doitgen_MEDIUM_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_doitgen.c:91" STORAGESIZE="32 60 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C4_8_0_buf_116"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C4_8_0_buf_117_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/doitgen_MEDIUM_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_doitgen.c:91" STORAGESIZE="32 60 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C4_8_0_buf_117"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C4_8_0_buf_118_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/doitgen_MEDIUM_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_doitgen.c:91" STORAGESIZE="32 60 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C4_8_0_buf_118"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_buf_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/doitgen_MEDIUM_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_doitgen.c:99" STORAGESIZE="32 8000 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_buf"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_buf_1_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/doitgen_MEDIUM_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_doitgen.c:99" STORAGESIZE="32 8000 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_buf_1"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_buf_2_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/doitgen_MEDIUM_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_doitgen.c:99" STORAGESIZE="32 8000 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_buf_2"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_buf_3_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/doitgen_MEDIUM_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_doitgen.c:99" STORAGESIZE="32 8000 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_buf_3"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_buf_4_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/doitgen_MEDIUM_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_doitgen.c:99" STORAGESIZE="32 8000 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_buf_4"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_buf_5_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/doitgen_MEDIUM_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_doitgen.c:99" STORAGESIZE="32 8000 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_buf_5"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_buf_6_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/doitgen_MEDIUM_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_doitgen.c:99" STORAGESIZE="32 8000 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_buf_6"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_buf_7_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/doitgen_MEDIUM_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_doitgen.c:99" STORAGESIZE="32 8000 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_buf_7"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_buf_8_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/doitgen_MEDIUM_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_doitgen.c:99" STORAGESIZE="32 8000 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_buf_8"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_buf_9_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/doitgen_MEDIUM_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_doitgen.c:99" STORAGESIZE="32 8000 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_buf_9"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_buf_10_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/doitgen_MEDIUM_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_doitgen.c:99" STORAGESIZE="32 8000 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_buf_10"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_buf_11_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/doitgen_MEDIUM_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_doitgen.c:99" STORAGESIZE="32 8000 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_buf_11"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_buf_12_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/doitgen_MEDIUM_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_doitgen.c:99" STORAGESIZE="32 8000 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_buf_12"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_buf_13_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/doitgen_MEDIUM_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_doitgen.c:99" STORAGESIZE="32 8000 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_buf_13"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_buf_14_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/doitgen_MEDIUM_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_doitgen.c:99" STORAGESIZE="32 8000 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_buf_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL8_merlinL7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln109_1_fu_26448_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/doitgen_MEDIUM_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_doitgen.c:109" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln109_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL8_merlinL7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln109_fu_26460_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/doitgen_MEDIUM_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_doitgen.c:109" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln109"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln113_fu_26569_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/doitgen_MEDIUM_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_doitgen.c:113" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln113"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL8_merlinL7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln111_fu_26923_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/doitgen_MEDIUM_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_doitgen.c:111" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln111"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln95_fu_26532_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/doitgen_MEDIUM_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/memcpy_512.h:95" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln95"/>
                <BindNode BINDTYPE="adapter" BRAM="0" BUNDLEDNAME="control" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="control_s_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="s_axilite" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="30" BUNDLEDNAME="merlin_gmem_kernel_doitgen_128_0" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="merlin_gmem_kernel_doitgen_128_0_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="30" BUNDLEDNAME="merlin_gmem_kernel_doitgen_32_A" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="merlin_gmem_kernel_doitgen_32_A_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="30" BUNDLEDNAME="merlin_gmem_kernel_doitgen_512_sum" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="merlin_gmem_kernel_doitgen_512_sum_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands>
        <config_export format="xo" ipname="kernel_doitgen"/>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="A" index="0" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_merlin_gmem_kernel_doitgen_32_A" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="A_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="A_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="C4" index="1" direction="in" srcType="merlin_uint_128*" srcSize="128">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_merlin_gmem_kernel_doitgen_128_0" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="C4_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="C4_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="sum" index="2" direction="inout" srcType="merlin_uint_512*" srcSize="512">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_merlin_gmem_kernel_doitgen_512_sum" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="sum_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="sum_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_control" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="6" portPrefix="s_axi_control_" paramPrefix="C_S_AXI_CONTROL_">
            <ports>
                <port>s_axi_control_ARADDR</port>
                <port>s_axi_control_ARREADY</port>
                <port>s_axi_control_ARVALID</port>
                <port>s_axi_control_AWADDR</port>
                <port>s_axi_control_AWREADY</port>
                <port>s_axi_control_AWVALID</port>
                <port>s_axi_control_BREADY</port>
                <port>s_axi_control_BRESP</port>
                <port>s_axi_control_BVALID</port>
                <port>s_axi_control_RDATA</port>
                <port>s_axi_control_RREADY</port>
                <port>s_axi_control_RRESP</port>
                <port>s_axi_control_RVALID</port>
                <port>s_axi_control_WDATA</port>
                <port>s_axi_control_WREADY</port>
                <port>s_axi_control_WSTRB</port>
                <port>s_axi_control_WVALID</port>
            </ports>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="1" name="AP_CONTINUE" access="R" description="Control signal Register for 'ap_continue'."/>
                        <field offset="5" width="2" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="INTERRUPT" access="R" description="Control signal Register for 'interrupt'."/>
                        <field offset="10" width="22" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="RTOW" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="RTOW" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x10" name="A_1" access="W" description="Data signal of A" range="32">
                    <fields>
                        <field offset="0" width="32" name="A" access="W" description="Bit 31 to 0 of A"/>
                    </fields>
                </register>
                <register offset="0x14" name="A_2" access="W" description="Data signal of A" range="32">
                    <fields>
                        <field offset="0" width="32" name="A" access="W" description="Bit 63 to 32 of A"/>
                    </fields>
                </register>
                <register offset="0x1c" name="C4_1" access="W" description="Data signal of C4" range="32">
                    <fields>
                        <field offset="0" width="32" name="C4" access="W" description="Bit 31 to 0 of C4"/>
                    </fields>
                </register>
                <register offset="0x20" name="C4_2" access="W" description="Data signal of C4" range="32">
                    <fields>
                        <field offset="0" width="32" name="C4" access="W" description="Bit 63 to 32 of C4"/>
                    </fields>
                </register>
                <register offset="0x28" name="sum_1" access="W" description="Data signal of sum" range="32">
                    <fields>
                        <field offset="0" width="32" name="sum" access="W" description="Bit 31 to 0 of sum"/>
                    </fields>
                </register>
                <register offset="0x2c" name="sum_2" access="W" description="Data signal of sum" range="32">
                    <fields>
                        <field offset="0" width="32" name="sum" access="W" description="Bit 63 to 32 of sum"/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="A"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="28" argName="C4"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="40" argName="sum"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_control:m_axi_merlin_gmem_kernel_doitgen_32_A:m_axi_merlin_gmem_kernel_doitgen_128_0:m_axi_merlin_gmem_kernel_doitgen_512_sum</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
        <Interface InterfaceName="m_axi_merlin_gmem_kernel_doitgen_32_A" type="axi4full" busTypeName="aximm" mode="master" dataWidth="512" addrWidth="64" portPrefix="m_axi_merlin_gmem_kernel_doitgen_32_A_" paramPrefix="C_M_AXI_MERLIN_GMEM_KERNEL_DOITGEN_32_A_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_WRITE</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_merlin_gmem_kernel_doitgen_32_A_ARADDR</port>
                <port>m_axi_merlin_gmem_kernel_doitgen_32_A_ARBURST</port>
                <port>m_axi_merlin_gmem_kernel_doitgen_32_A_ARCACHE</port>
                <port>m_axi_merlin_gmem_kernel_doitgen_32_A_ARID</port>
                <port>m_axi_merlin_gmem_kernel_doitgen_32_A_ARLEN</port>
                <port>m_axi_merlin_gmem_kernel_doitgen_32_A_ARLOCK</port>
                <port>m_axi_merlin_gmem_kernel_doitgen_32_A_ARPROT</port>
                <port>m_axi_merlin_gmem_kernel_doitgen_32_A_ARQOS</port>
                <port>m_axi_merlin_gmem_kernel_doitgen_32_A_ARREADY</port>
                <port>m_axi_merlin_gmem_kernel_doitgen_32_A_ARREGION</port>
                <port>m_axi_merlin_gmem_kernel_doitgen_32_A_ARSIZE</port>
                <port>m_axi_merlin_gmem_kernel_doitgen_32_A_ARUSER</port>
                <port>m_axi_merlin_gmem_kernel_doitgen_32_A_ARVALID</port>
                <port>m_axi_merlin_gmem_kernel_doitgen_32_A_AWADDR</port>
                <port>m_axi_merlin_gmem_kernel_doitgen_32_A_AWBURST</port>
                <port>m_axi_merlin_gmem_kernel_doitgen_32_A_AWCACHE</port>
                <port>m_axi_merlin_gmem_kernel_doitgen_32_A_AWID</port>
                <port>m_axi_merlin_gmem_kernel_doitgen_32_A_AWLEN</port>
                <port>m_axi_merlin_gmem_kernel_doitgen_32_A_AWLOCK</port>
                <port>m_axi_merlin_gmem_kernel_doitgen_32_A_AWPROT</port>
                <port>m_axi_merlin_gmem_kernel_doitgen_32_A_AWQOS</port>
                <port>m_axi_merlin_gmem_kernel_doitgen_32_A_AWREADY</port>
                <port>m_axi_merlin_gmem_kernel_doitgen_32_A_AWREGION</port>
                <port>m_axi_merlin_gmem_kernel_doitgen_32_A_AWSIZE</port>
                <port>m_axi_merlin_gmem_kernel_doitgen_32_A_AWUSER</port>
                <port>m_axi_merlin_gmem_kernel_doitgen_32_A_AWVALID</port>
                <port>m_axi_merlin_gmem_kernel_doitgen_32_A_BID</port>
                <port>m_axi_merlin_gmem_kernel_doitgen_32_A_BREADY</port>
                <port>m_axi_merlin_gmem_kernel_doitgen_32_A_BRESP</port>
                <port>m_axi_merlin_gmem_kernel_doitgen_32_A_BUSER</port>
                <port>m_axi_merlin_gmem_kernel_doitgen_32_A_BVALID</port>
                <port>m_axi_merlin_gmem_kernel_doitgen_32_A_RDATA</port>
                <port>m_axi_merlin_gmem_kernel_doitgen_32_A_RID</port>
                <port>m_axi_merlin_gmem_kernel_doitgen_32_A_RLAST</port>
                <port>m_axi_merlin_gmem_kernel_doitgen_32_A_RREADY</port>
                <port>m_axi_merlin_gmem_kernel_doitgen_32_A_RRESP</port>
                <port>m_axi_merlin_gmem_kernel_doitgen_32_A_RUSER</port>
                <port>m_axi_merlin_gmem_kernel_doitgen_32_A_RVALID</port>
                <port>m_axi_merlin_gmem_kernel_doitgen_32_A_WDATA</port>
                <port>m_axi_merlin_gmem_kernel_doitgen_32_A_WID</port>
                <port>m_axi_merlin_gmem_kernel_doitgen_32_A_WLAST</port>
                <port>m_axi_merlin_gmem_kernel_doitgen_32_A_WREADY</port>
                <port>m_axi_merlin_gmem_kernel_doitgen_32_A_WSTRB</port>
                <port>m_axi_merlin_gmem_kernel_doitgen_32_A_WUSER</port>
                <port>m_axi_merlin_gmem_kernel_doitgen_32_A_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" argName="A"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="512" argName="A"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_merlin_gmem_kernel_doitgen_128_0" type="axi4full" busTypeName="aximm" mode="master" dataWidth="512" addrWidth="64" portPrefix="m_axi_merlin_gmem_kernel_doitgen_128_0_" paramPrefix="C_M_AXI_MERLIN_GMEM_KERNEL_DOITGEN_128_0_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_merlin_gmem_kernel_doitgen_128_0_ARADDR</port>
                <port>m_axi_merlin_gmem_kernel_doitgen_128_0_ARBURST</port>
                <port>m_axi_merlin_gmem_kernel_doitgen_128_0_ARCACHE</port>
                <port>m_axi_merlin_gmem_kernel_doitgen_128_0_ARID</port>
                <port>m_axi_merlin_gmem_kernel_doitgen_128_0_ARLEN</port>
                <port>m_axi_merlin_gmem_kernel_doitgen_128_0_ARLOCK</port>
                <port>m_axi_merlin_gmem_kernel_doitgen_128_0_ARPROT</port>
                <port>m_axi_merlin_gmem_kernel_doitgen_128_0_ARQOS</port>
                <port>m_axi_merlin_gmem_kernel_doitgen_128_0_ARREADY</port>
                <port>m_axi_merlin_gmem_kernel_doitgen_128_0_ARREGION</port>
                <port>m_axi_merlin_gmem_kernel_doitgen_128_0_ARSIZE</port>
                <port>m_axi_merlin_gmem_kernel_doitgen_128_0_ARUSER</port>
                <port>m_axi_merlin_gmem_kernel_doitgen_128_0_ARVALID</port>
                <port>m_axi_merlin_gmem_kernel_doitgen_128_0_AWADDR</port>
                <port>m_axi_merlin_gmem_kernel_doitgen_128_0_AWBURST</port>
                <port>m_axi_merlin_gmem_kernel_doitgen_128_0_AWCACHE</port>
                <port>m_axi_merlin_gmem_kernel_doitgen_128_0_AWID</port>
                <port>m_axi_merlin_gmem_kernel_doitgen_128_0_AWLEN</port>
                <port>m_axi_merlin_gmem_kernel_doitgen_128_0_AWLOCK</port>
                <port>m_axi_merlin_gmem_kernel_doitgen_128_0_AWPROT</port>
                <port>m_axi_merlin_gmem_kernel_doitgen_128_0_AWQOS</port>
                <port>m_axi_merlin_gmem_kernel_doitgen_128_0_AWREADY</port>
                <port>m_axi_merlin_gmem_kernel_doitgen_128_0_AWREGION</port>
                <port>m_axi_merlin_gmem_kernel_doitgen_128_0_AWSIZE</port>
                <port>m_axi_merlin_gmem_kernel_doitgen_128_0_AWUSER</port>
                <port>m_axi_merlin_gmem_kernel_doitgen_128_0_AWVALID</port>
                <port>m_axi_merlin_gmem_kernel_doitgen_128_0_BID</port>
                <port>m_axi_merlin_gmem_kernel_doitgen_128_0_BREADY</port>
                <port>m_axi_merlin_gmem_kernel_doitgen_128_0_BRESP</port>
                <port>m_axi_merlin_gmem_kernel_doitgen_128_0_BUSER</port>
                <port>m_axi_merlin_gmem_kernel_doitgen_128_0_BVALID</port>
                <port>m_axi_merlin_gmem_kernel_doitgen_128_0_RDATA</port>
                <port>m_axi_merlin_gmem_kernel_doitgen_128_0_RID</port>
                <port>m_axi_merlin_gmem_kernel_doitgen_128_0_RLAST</port>
                <port>m_axi_merlin_gmem_kernel_doitgen_128_0_RREADY</port>
                <port>m_axi_merlin_gmem_kernel_doitgen_128_0_RRESP</port>
                <port>m_axi_merlin_gmem_kernel_doitgen_128_0_RUSER</port>
                <port>m_axi_merlin_gmem_kernel_doitgen_128_0_RVALID</port>
                <port>m_axi_merlin_gmem_kernel_doitgen_128_0_WDATA</port>
                <port>m_axi_merlin_gmem_kernel_doitgen_128_0_WID</port>
                <port>m_axi_merlin_gmem_kernel_doitgen_128_0_WLAST</port>
                <port>m_axi_merlin_gmem_kernel_doitgen_128_0_WREADY</port>
                <port>m_axi_merlin_gmem_kernel_doitgen_128_0_WSTRB</port>
                <port>m_axi_merlin_gmem_kernel_doitgen_128_0_WUSER</port>
                <port>m_axi_merlin_gmem_kernel_doitgen_128_0_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" argName="C4"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="128" final_bitwidth="512" argName="C4"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_merlin_gmem_kernel_doitgen_512_sum" type="axi4full" busTypeName="aximm" mode="master" dataWidth="512" addrWidth="64" portPrefix="m_axi_merlin_gmem_kernel_doitgen_512_sum_" paramPrefix="C_M_AXI_MERLIN_GMEM_KERNEL_DOITGEN_512_SUM_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_WRITE</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_merlin_gmem_kernel_doitgen_512_sum_ARADDR</port>
                <port>m_axi_merlin_gmem_kernel_doitgen_512_sum_ARBURST</port>
                <port>m_axi_merlin_gmem_kernel_doitgen_512_sum_ARCACHE</port>
                <port>m_axi_merlin_gmem_kernel_doitgen_512_sum_ARID</port>
                <port>m_axi_merlin_gmem_kernel_doitgen_512_sum_ARLEN</port>
                <port>m_axi_merlin_gmem_kernel_doitgen_512_sum_ARLOCK</port>
                <port>m_axi_merlin_gmem_kernel_doitgen_512_sum_ARPROT</port>
                <port>m_axi_merlin_gmem_kernel_doitgen_512_sum_ARQOS</port>
                <port>m_axi_merlin_gmem_kernel_doitgen_512_sum_ARREADY</port>
                <port>m_axi_merlin_gmem_kernel_doitgen_512_sum_ARREGION</port>
                <port>m_axi_merlin_gmem_kernel_doitgen_512_sum_ARSIZE</port>
                <port>m_axi_merlin_gmem_kernel_doitgen_512_sum_ARUSER</port>
                <port>m_axi_merlin_gmem_kernel_doitgen_512_sum_ARVALID</port>
                <port>m_axi_merlin_gmem_kernel_doitgen_512_sum_AWADDR</port>
                <port>m_axi_merlin_gmem_kernel_doitgen_512_sum_AWBURST</port>
                <port>m_axi_merlin_gmem_kernel_doitgen_512_sum_AWCACHE</port>
                <port>m_axi_merlin_gmem_kernel_doitgen_512_sum_AWID</port>
                <port>m_axi_merlin_gmem_kernel_doitgen_512_sum_AWLEN</port>
                <port>m_axi_merlin_gmem_kernel_doitgen_512_sum_AWLOCK</port>
                <port>m_axi_merlin_gmem_kernel_doitgen_512_sum_AWPROT</port>
                <port>m_axi_merlin_gmem_kernel_doitgen_512_sum_AWQOS</port>
                <port>m_axi_merlin_gmem_kernel_doitgen_512_sum_AWREADY</port>
                <port>m_axi_merlin_gmem_kernel_doitgen_512_sum_AWREGION</port>
                <port>m_axi_merlin_gmem_kernel_doitgen_512_sum_AWSIZE</port>
                <port>m_axi_merlin_gmem_kernel_doitgen_512_sum_AWUSER</port>
                <port>m_axi_merlin_gmem_kernel_doitgen_512_sum_AWVALID</port>
                <port>m_axi_merlin_gmem_kernel_doitgen_512_sum_BID</port>
                <port>m_axi_merlin_gmem_kernel_doitgen_512_sum_BREADY</port>
                <port>m_axi_merlin_gmem_kernel_doitgen_512_sum_BRESP</port>
                <port>m_axi_merlin_gmem_kernel_doitgen_512_sum_BUSER</port>
                <port>m_axi_merlin_gmem_kernel_doitgen_512_sum_BVALID</port>
                <port>m_axi_merlin_gmem_kernel_doitgen_512_sum_RDATA</port>
                <port>m_axi_merlin_gmem_kernel_doitgen_512_sum_RID</port>
                <port>m_axi_merlin_gmem_kernel_doitgen_512_sum_RLAST</port>
                <port>m_axi_merlin_gmem_kernel_doitgen_512_sum_RREADY</port>
                <port>m_axi_merlin_gmem_kernel_doitgen_512_sum_RRESP</port>
                <port>m_axi_merlin_gmem_kernel_doitgen_512_sum_RUSER</port>
                <port>m_axi_merlin_gmem_kernel_doitgen_512_sum_RVALID</port>
                <port>m_axi_merlin_gmem_kernel_doitgen_512_sum_WDATA</port>
                <port>m_axi_merlin_gmem_kernel_doitgen_512_sum_WID</port>
                <port>m_axi_merlin_gmem_kernel_doitgen_512_sum_WLAST</port>
                <port>m_axi_merlin_gmem_kernel_doitgen_512_sum_WREADY</port>
                <port>m_axi_merlin_gmem_kernel_doitgen_512_sum_WSTRB</port>
                <port>m_axi_merlin_gmem_kernel_doitgen_512_sum_WUSER</port>
                <port>m_axi_merlin_gmem_kernel_doitgen_512_sum_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" argName="sum"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="512" final_bitwidth="512" argName="sum"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="M_AXI">
                <table>
                    <keys size="12">Interface, Data Width (SW-&gt;HW), Address Width, Latency, Offset, Register, Max Widen Bitwidth, Max Read Burst Length, Max Write Burst Length, Num Read Outstanding, Num Write Outstanding, Resource Estimate</keys>
                    <column name="m_axi_merlin_gmem_kernel_doitgen_128_0">128 -&gt; 512, 64, 64, slave, 0, 512, 16, 16, 16, 16, BRAM=30</column>
                    <column name="m_axi_merlin_gmem_kernel_doitgen_32_A">32 -&gt; 512, 64, 64, slave, 0, 512, 16, 16, 16, 16, BRAM=30</column>
                    <column name="m_axi_merlin_gmem_kernel_doitgen_512_sum">512 -&gt; 512, 64, 64, slave, 0, 512, 16, 16, 16, 16, BRAM=30</column>
                </table>
            </item>
            <item name="S_AXILITE Interfaces">
                <table>
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_control">32, 6, 16, 0</column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table>
                    <keys size="7">Interface, Register, Offset, Width, Access, Description, Bit Fields</keys>
                    <column name="s_axi_control">CTRL, 0x00, 32, RW, Control signals, 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 4=AP_CONTINUE 7=AUTO_RESTART 9=INTERRUPT</column>
                    <column name="s_axi_control">GIER, 0x04, 32, RW, Global Interrupt Enable Register, 0=Enable</column>
                    <column name="s_axi_control">IP_IER, 0x08, 32, RW, IP Interrupt Enable Register, 0=CHAN0_INT_EN 1=CHAN1_INT_EN</column>
                    <column name="s_axi_control">IP_ISR, 0x0c, 32, RW, IP Interrupt Status Register, 0=CHAN0_INT_ST 1=CHAN1_INT_ST</column>
                    <column name="s_axi_control">A_1, 0x10, 32, W, Data signal of A, </column>
                    <column name="s_axi_control">A_2, 0x14, 32, W, Data signal of A, </column>
                    <column name="s_axi_control">C4_1, 0x1c, 32, W, Data signal of C4, </column>
                    <column name="s_axi_control">C4_2, 0x20, 32, W, Data signal of C4, </column>
                    <column name="s_axi_control">sum_1, 0x28, 32, W, Data signal of sum, </column>
                    <column name="s_axi_control">sum_2, 0x2c, 32, W, Data signal of sum, </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst_n">reset, ap_rst_n</column>
                    <column name="interrupt">interrupt, interrupt</column>
                    <column name="ap_ctrl">ap_ctrl_chain, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="A">inout, float*</column>
                    <column name="C4">in, merlin_uint_128*</column>
                    <column name="sum">inout, merlin_uint_512*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="5">Argument, HW Interface, HW Type, HW Usage, HW Info</keys>
                    <column name="A">m_axi_merlin_gmem_kernel_doitgen_32_A, interface, , </column>
                    <column name="A">s_axi_control, register, offset, name=A_1 offset=0x10 range=32</column>
                    <column name="A">s_axi_control, register, offset, name=A_2 offset=0x14 range=32</column>
                    <column name="C4">m_axi_merlin_gmem_kernel_doitgen_128_0, interface, , </column>
                    <column name="C4">s_axi_control, register, offset, name=C4_1 offset=0x1c range=32</column>
                    <column name="C4">s_axi_control, register, offset, name=C4_2 offset=0x20 range=32</column>
                    <column name="sum">m_axi_merlin_gmem_kernel_doitgen_512_sum, interface, , </column>
                    <column name="sum">s_axi_control, register, offset, name=sum_1 offset=0x28 range=32</column>
                    <column name="sum">s_axi_control, register, offset, name=sum_2 offset=0x2c range=32</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.">
            <item name="Inferred Burst Summary">
                <table>
                    <keys size="6">HW Interface, Direction, Length, Width, Loop, Loop Location</keys>
                    <column name="m_axi_merlin_gmem_kernel_doitgen_128_0">read, 225, 512, , </column>
                    <column name="m_axi_merlin_gmem_kernel_doitgen_32_A">read, 7500, 512, , </column>
                    <column name="m_axi_merlin_gmem_kernel_doitgen_32_A">write, 7500, 512, , </column>
                    <column name="m_axi_merlin_gmem_kernel_doitgen_512_sum">read, 4, 512, L2, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/doitgen_MEDIUM_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/mars_wide_bus.h:3421:3</column>
                    <column name="m_axi_merlin_gmem_kernel_doitgen_512_sum">write, 3, 512, L3, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/doitgen_MEDIUM_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/mars_wide_bus.h:3672:3</column>
                </table>
            </item>
            <item name="All M_AXI Variable Accesses">
                <table>
                    <keys size="10">HW Interface, Variable, Access Location, Direction, Burst Status, Length, Loop, Loop Location, Resolution, Problem</keys>
                    <column name="m_axi_merlin_gmem_kernel_doitgen_128_0">C4, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/doitgen_MEDIUM_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/memcpy_128.h:56:14, read, Widened, 225, L2, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/doitgen_MEDIUM_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/mars_wide_bus_3d.h:1705:3, , </column>
                    <column name="m_axi_merlin_gmem_kernel_doitgen_128_0">C4, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/doitgen_MEDIUM_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/memcpy_128.h:56:14, read, Inferred, 900, L2, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/doitgen_MEDIUM_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/mars_wide_bus_3d.h:1705:3, , </column>
                    <column name="m_axi_merlin_gmem_kernel_doitgen_32_A">src, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/doitgen_MEDIUM_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_doitgen.c:37:134, read, Widened, 7500, merlinL0, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/doitgen_MEDIUM_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_doitgen.c:32:3, , </column>
                    <column name="m_axi_merlin_gmem_kernel_doitgen_32_A">src, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/doitgen_MEDIUM_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_doitgen.c:37:134, read, Inferred, 120000, merlinL0, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/doitgen_MEDIUM_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_doitgen.c:32:3, , </column>
                    <column name="m_axi_merlin_gmem_kernel_doitgen_32_A">dst, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/doitgen_MEDIUM_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_doitgen.c:56:25, write, Widened, 7500, merlinL1, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/doitgen_MEDIUM_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_doitgen.c:51:3, , </column>
                    <column name="m_axi_merlin_gmem_kernel_doitgen_32_A">dst, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/doitgen_MEDIUM_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_doitgen.c:56:25, write, Inferred, 120000, merlinL1, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/doitgen_MEDIUM_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_doitgen.c:51:3, , </column>
                    <column name="m_axi_merlin_gmem_kernel_doitgen_512_sum">sum, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/doitgen_MEDIUM_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/memcpy_512.h:56:14, read, Widen Fail, , L2, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/doitgen_MEDIUM_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/mars_wide_bus.h:3421:3, 214-353, Could not widen since type i512 size is greater than or equal to the max_widen_bitwidth threshold of 512</column>
                    <column name="m_axi_merlin_gmem_kernel_doitgen_512_sum">sum, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/doitgen_MEDIUM_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/memcpy_512.h:56:14, read, Inferred, 4, L2, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/doitgen_MEDIUM_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/mars_wide_bus.h:3421:3, , </column>
                    <column name="m_axi_merlin_gmem_kernel_doitgen_512_sum">sum, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/doitgen_MEDIUM_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/memcpy_512.h:95:23, write, Widen Fail, , L3, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/doitgen_MEDIUM_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/mars_wide_bus.h:3672:3, 214-353, Could not widen since type i512 size is greater than or equal to the max_widen_bitwidth threshold of 512</column>
                    <column name="m_axi_merlin_gmem_kernel_doitgen_512_sum">sum, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/doitgen_MEDIUM_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/memcpy_512.h:95:23, write, Inferred, 3, L3, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/doitgen_MEDIUM_evaluation/only_nlp10/.merlin_prj/run/implement/exec/hls/mars_wide_bus.h:3672:3, , </column>
                </table>
            </item>
        </section>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="inline" location="../../../__merlinkernel_kernel_doitgen.c:25" status="valid" parentFunction="merlin_memcpy_0" variable="" isDirective="0" options="off"/>
        <Pragma type="function_instantiate" location="../../../__merlinkernel_kernel_doitgen.c:27" status="valid" parentFunction="merlin_memcpy_0" variable="dst_idx_0,dst_idx_1,dst_idx_2,dst_idx_3,src_idx_0" isDirective="0" options="variable=dst_idx_0,dst_idx_1,dst_idx_2,dst_idx_3,src_idx_0"/>
        <Pragma type="pipeline" location="../../../__merlinkernel_kernel_doitgen.c:34" status="valid" parentFunction="merlin_memcpy_0" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_tripcount" location="../../../__merlinkernel_kernel_doitgen.c:36" status="valid" parentFunction="merlin_memcpy_0" variable="" isDirective="0" options="max=120000"/>
        <Pragma type="inline" location="../../../__merlinkernel_kernel_doitgen.c:44" status="valid" parentFunction="merlin_memcpy_1" variable="" isDirective="0" options="off"/>
        <Pragma type="function_instantiate" location="../../../__merlinkernel_kernel_doitgen.c:46" status="valid" parentFunction="merlin_memcpy_1" variable="dst_idx_0,src_idx_0,src_idx_1,src_idx_2,src_idx_3" isDirective="0" options="variable=dst_idx_0,src_idx_0,src_idx_1,src_idx_2,src_idx_3"/>
        <Pragma type="pipeline" location="../../../__merlinkernel_kernel_doitgen.c:53" status="valid" parentFunction="merlin_memcpy_1" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_tripcount" location="../../../__merlinkernel_kernel_doitgen.c:55" status="valid" parentFunction="merlin_memcpy_1" variable="" isDirective="0" options="max=120000"/>
        <Pragma type="interface" location="../../../__merlinkernel_kernel_doitgen.c:63" status="valid" parentFunction="kernel_doitgen" variable="A" isDirective="0" options="m_axi port=A offset=slave depth=120000 bundle=merlin_gmem_kernel_doitgen_32_A"/>
        <Pragma type="interface" location="../../../__merlinkernel_kernel_doitgen.c:65" status="valid" parentFunction="kernel_doitgen" variable="C4" isDirective="0" options="m_axi port=C4 offset=slave depth=900 bundle=merlin_gmem_kernel_doitgen_128_0"/>
        <Pragma type="interface" location="../../../__merlinkernel_kernel_doitgen.c:67" status="valid" parentFunction="kernel_doitgen" variable="sum" isDirective="0" options="m_axi port=sum offset=slave depth=4 bundle=merlin_gmem_kernel_doitgen_512_sum"/>
        <Pragma type="interface" location="../../../__merlinkernel_kernel_doitgen.c:69" status="valid" parentFunction="kernel_doitgen" variable="A" isDirective="0" options="s_axilite port=A bundle=control"/>
        <Pragma type="interface" location="../../../__merlinkernel_kernel_doitgen.c:71" status="valid" parentFunction="kernel_doitgen" variable="C4" isDirective="0" options="s_axilite port=C4 bundle=control"/>
        <Pragma type="interface" location="../../../__merlinkernel_kernel_doitgen.c:73" status="valid" parentFunction="kernel_doitgen" variable="sum" isDirective="0" options="s_axilite port=sum bundle=control"/>
        <Pragma type="interface" location="../../../__merlinkernel_kernel_doitgen.c:75" status="valid" parentFunction="kernel_doitgen" variable="return" isDirective="0" options="s_axilite port=return bundle=control"/>
        <Pragma type="data_pack" location="../../../__merlinkernel_kernel_doitgen.c:77" status="invalid" parentFunction="kernel_doitgen" variable="" isDirective="0" options="VARIABLE">
            <Msg msg_id="207-5514" msg_severity="WARNING" msg_body="the pragma is not supported and will be ignored"/>
        </Pragma>
        <Pragma type="data_pack" location="../../../__merlinkernel_kernel_doitgen.c:79" status="invalid" parentFunction="kernel_doitgen" variable="" isDirective="0" options="VARIABLE">
            <Msg msg_id="207-5514" msg_severity="WARNING" msg_body="the pragma is not supported and will be ignored"/>
        </Pragma>
        <Pragma type="array_partition" location="../../../__merlinkernel_kernel_doitgen.c:93" status="valid" parentFunction="kernel_doitgen" variable="C4_8_0_buf" isDirective="0" options="variable=C4_8_0_buf cyclic factor=4 dim=3"/>
        <Pragma type="array_partition" location="../../../__merlinkernel_kernel_doitgen.c:95" status="valid" parentFunction="kernel_doitgen" variable="C4_8_0_buf" isDirective="0" options="variable=C4_8_0_buf complete dim=2"/>
        <Pragma type="array_partition" location="../../../__merlinkernel_kernel_doitgen.c:98" status="valid" parentFunction="kernel_doitgen" variable="sum_buf" isDirective="0" options="variable=sum_buf cyclic factor=16 dim=1"/>
        <Pragma type="array_partition" location="../../../__merlinkernel_kernel_doitgen.c:101" status="valid" parentFunction="kernel_doitgen" variable="A_buf" isDirective="0" options="variable=A_buf complete dim=4"/>
        <Pragma type="pipeline" location="../../../__merlinkernel_kernel_doitgen.c:124" status="valid" parentFunction="kernel_doitgen" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../__merlinkernel_kernel_doitgen.c:134" status="valid" parentFunction="kernel_doitgen" variable="" isDirective="0" options=""/>
        <Pragma type="dependence" location="../../../__merlinkernel_kernel_doitgen.c:148" status="valid" parentFunction="kernel_doitgen" variable="A_buf" isDirective="0" options="variable=A_buf array inter false"/>
        <Pragma type="pipeline" location="../../../__merlinkernel_kernel_doitgen.c:150" status="valid" parentFunction="kernel_doitgen" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../__merlinkernel_kernel_doitgen.c:160" status="valid" parentFunction="kernel_doitgen" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:50" status="valid" parentFunction="memcpy_wide_bus_single_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:64" status="valid" parentFunction="memcpy_wide_bus_single_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:78" status="valid" parentFunction="memcpy_wide_bus_single_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:92" status="valid" parentFunction="memcpy_wide_bus_single_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:105" status="valid" parentFunction="memcpy_wide_bus_single_read_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:119" status="valid" parentFunction="memcpy_wide_bus_single_write_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:132" status="valid" parentFunction="memcpy_wide_bus_single_read_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:146" status="valid" parentFunction="memcpy_wide_bus_single_write_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:160" status="valid" parentFunction="memcpy_wide_bus_single_read_long_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:175" status="valid" parentFunction="memcpy_wide_bus_single_write_long_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:189" status="valid" parentFunction="memcpy_wide_bus_single_read_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:205" status="valid" parentFunction="memcpy_wide_bus_single_write_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:221" status="valid" parentFunction="memcpy_wide_bus_single_read_double_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:238" status="valid" parentFunction="memcpy_wide_bus_single_write_double_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:255" status="valid" parentFunction="memcpy_wide_bus_read_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:276" status="valid" parentFunction="memcpy_wide_bus_read_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus.h:286" status="invalid" parentFunction="memcpy_wide_bus_read_long_512" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus.h:290" status="valid" parentFunction="memcpy_wide_bus_read_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:295" status="valid" parentFunction="memcpy_wide_bus_read_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:305" status="valid" parentFunction="memcpy_wide_bus_read_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:317" status="valid" parentFunction="memcpy_wide_bus_read_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:329" status="valid" parentFunction="memcpy_wide_bus_read_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:341" status="valid" parentFunction="memcpy_wide_bus_read_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:353" status="valid" parentFunction="memcpy_wide_bus_read_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:365" status="valid" parentFunction="memcpy_wide_bus_read_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:377" status="valid" parentFunction="memcpy_wide_bus_read_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:389" status="valid" parentFunction="memcpy_wide_bus_read_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:401" status="valid" parentFunction="memcpy_wide_bus_read_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:413" status="valid" parentFunction="memcpy_wide_bus_read_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:425" status="valid" parentFunction="memcpy_wide_bus_read_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:437" status="valid" parentFunction="memcpy_wide_bus_read_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:449" status="valid" parentFunction="memcpy_wide_bus_read_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:461" status="valid" parentFunction="memcpy_wide_bus_read_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:473" status="valid" parentFunction="memcpy_wide_bus_read_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:489" status="valid" parentFunction="memcpy_wide_bus_write_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:507" status="valid" parentFunction="memcpy_wide_bus_write_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:518" status="valid" parentFunction="memcpy_wide_bus_write_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus.h:533" status="invalid" parentFunction="memcpy_wide_bus_write_long_512" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus.h:537" status="valid" parentFunction="memcpy_wide_bus_write_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:542" status="valid" parentFunction="memcpy_wide_bus_write_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:551" status="valid" parentFunction="memcpy_wide_bus_write_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:559" status="valid" parentFunction="memcpy_wide_bus_write_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:567" status="valid" parentFunction="memcpy_wide_bus_write_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:575" status="valid" parentFunction="memcpy_wide_bus_write_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:583" status="valid" parentFunction="memcpy_wide_bus_write_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:591" status="valid" parentFunction="memcpy_wide_bus_write_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:599" status="valid" parentFunction="memcpy_wide_bus_write_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:607" status="valid" parentFunction="memcpy_wide_bus_write_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:615" status="valid" parentFunction="memcpy_wide_bus_write_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:623" status="valid" parentFunction="memcpy_wide_bus_write_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:631" status="valid" parentFunction="memcpy_wide_bus_write_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:639" status="valid" parentFunction="memcpy_wide_bus_write_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:647" status="valid" parentFunction="memcpy_wide_bus_write_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:655" status="valid" parentFunction="memcpy_wide_bus_write_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:663" status="valid" parentFunction="memcpy_wide_bus_write_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:673" status="valid" parentFunction="memcpy_wide_bus_write_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:685" status="valid" parentFunction="memcpy_wide_bus_read_long_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:706" status="valid" parentFunction="memcpy_wide_bus_read_long_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus.h:716" status="invalid" parentFunction="memcpy_wide_bus_read_long_long_512" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus.h:720" status="valid" parentFunction="memcpy_wide_bus_read_long_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:725" status="valid" parentFunction="memcpy_wide_bus_read_long_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:735" status="valid" parentFunction="memcpy_wide_bus_read_long_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:747" status="valid" parentFunction="memcpy_wide_bus_read_long_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:759" status="valid" parentFunction="memcpy_wide_bus_read_long_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:771" status="valid" parentFunction="memcpy_wide_bus_read_long_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:783" status="valid" parentFunction="memcpy_wide_bus_read_long_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:795" status="valid" parentFunction="memcpy_wide_bus_read_long_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:807" status="valid" parentFunction="memcpy_wide_bus_read_long_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:823" status="valid" parentFunction="memcpy_wide_bus_write_long_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:841" status="valid" parentFunction="memcpy_wide_bus_write_long_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:852" status="valid" parentFunction="memcpy_wide_bus_write_long_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus.h:867" status="invalid" parentFunction="memcpy_wide_bus_write_long_long_512" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus.h:871" status="valid" parentFunction="memcpy_wide_bus_write_long_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:876" status="valid" parentFunction="memcpy_wide_bus_write_long_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:885" status="valid" parentFunction="memcpy_wide_bus_write_long_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:893" status="valid" parentFunction="memcpy_wide_bus_write_long_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:901" status="valid" parentFunction="memcpy_wide_bus_write_long_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:909" status="valid" parentFunction="memcpy_wide_bus_write_long_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:917" status="valid" parentFunction="memcpy_wide_bus_write_long_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:925" status="valid" parentFunction="memcpy_wide_bus_write_long_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:933" status="valid" parentFunction="memcpy_wide_bus_write_long_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:943" status="valid" parentFunction="memcpy_wide_bus_write_long_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:955" status="valid" parentFunction="memcpy_wide_bus_read_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:976" status="valid" parentFunction="memcpy_wide_bus_read_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus.h:986" status="invalid" parentFunction="memcpy_wide_bus_read_int_512" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus.h:990" status="valid" parentFunction="memcpy_wide_bus_read_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:995" status="valid" parentFunction="memcpy_wide_bus_read_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1005" status="valid" parentFunction="memcpy_wide_bus_read_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1017" status="valid" parentFunction="memcpy_wide_bus_read_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1029" status="valid" parentFunction="memcpy_wide_bus_read_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1041" status="valid" parentFunction="memcpy_wide_bus_read_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1053" status="valid" parentFunction="memcpy_wide_bus_read_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1065" status="valid" parentFunction="memcpy_wide_bus_read_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1077" status="valid" parentFunction="memcpy_wide_bus_read_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1089" status="valid" parentFunction="memcpy_wide_bus_read_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1101" status="valid" parentFunction="memcpy_wide_bus_read_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1113" status="valid" parentFunction="memcpy_wide_bus_read_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1125" status="valid" parentFunction="memcpy_wide_bus_read_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1137" status="valid" parentFunction="memcpy_wide_bus_read_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1149" status="valid" parentFunction="memcpy_wide_bus_read_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1161" status="valid" parentFunction="memcpy_wide_bus_read_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1173" status="valid" parentFunction="memcpy_wide_bus_read_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:1189" status="valid" parentFunction="memcpy_wide_bus_write_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1207" status="valid" parentFunction="memcpy_wide_bus_write_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1218" status="valid" parentFunction="memcpy_wide_bus_write_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus.h:1233" status="invalid" parentFunction="memcpy_wide_bus_write_int_512" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus.h:1237" status="valid" parentFunction="memcpy_wide_bus_write_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1242" status="valid" parentFunction="memcpy_wide_bus_write_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1251" status="valid" parentFunction="memcpy_wide_bus_write_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1259" status="valid" parentFunction="memcpy_wide_bus_write_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1267" status="valid" parentFunction="memcpy_wide_bus_write_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1275" status="valid" parentFunction="memcpy_wide_bus_write_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1283" status="valid" parentFunction="memcpy_wide_bus_write_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1291" status="valid" parentFunction="memcpy_wide_bus_write_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1299" status="valid" parentFunction="memcpy_wide_bus_write_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1307" status="valid" parentFunction="memcpy_wide_bus_write_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1315" status="valid" parentFunction="memcpy_wide_bus_write_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1323" status="valid" parentFunction="memcpy_wide_bus_write_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1331" status="valid" parentFunction="memcpy_wide_bus_write_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1339" status="valid" parentFunction="memcpy_wide_bus_write_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1347" status="valid" parentFunction="memcpy_wide_bus_write_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1355" status="valid" parentFunction="memcpy_wide_bus_write_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1363" status="valid" parentFunction="memcpy_wide_bus_write_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1373" status="valid" parentFunction="memcpy_wide_bus_write_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:1385" status="valid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1406" status="valid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus.h:1416" status="invalid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus.h:1420" status="valid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1425" status="valid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1435" status="valid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1447" status="valid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1459" status="valid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1471" status="valid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1483" status="valid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1495" status="valid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1507" status="valid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1519" status="valid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1531" status="valid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1543" status="valid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1555" status="valid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1567" status="valid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1579" status="valid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1591" status="valid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1601" status="valid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1611" status="valid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1621" status="valid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1631" status="valid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1641" status="valid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1651" status="valid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1661" status="valid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1671" status="valid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1681" status="valid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1691" status="valid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1701" status="valid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1711" status="valid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1721" status="valid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1731" status="valid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1741" status="valid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1751" status="valid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1761" status="valid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:1777" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1795" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1806" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus.h:1821" status="invalid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus.h:1825" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1830" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1837" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1845" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1853" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1861" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1869" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1877" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1885" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1893" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1901" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1909" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1917" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1925" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1933" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1941" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1949" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1957" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1965" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1973" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1981" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1989" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1997" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2005" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2013" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2021" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2029" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2037" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2045" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2053" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2061" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2069" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2077" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2087" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:2099" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2120" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus.h:2130" status="invalid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus.h:2134" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2139" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2149" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2161" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2173" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2185" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2197" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2209" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2221" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2233" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2245" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2257" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2269" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2281" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2293" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2305" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2315" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2325" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2335" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2345" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2355" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2365" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2375" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2385" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2395" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2405" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2415" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2425" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2435" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2445" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2455" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2465" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2475" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2485" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2495" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2505" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2515" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2525" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2535" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2545" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2555" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2565" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2575" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2585" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2595" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2605" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2615" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2625" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2635" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2645" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2655" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2665" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2675" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2685" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2695" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2705" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2715" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2725" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2735" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2745" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2755" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2765" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2775" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2785" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2795" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:2811" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2829" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2840" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus.h:2855" status="invalid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus.h:2859" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2864" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2871" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2879" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2887" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2895" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2903" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2911" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2919" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2927" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2935" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2943" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2951" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2959" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2967" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2975" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2983" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2991" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2999" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3007" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3015" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3023" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3031" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3039" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3047" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3055" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3063" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3071" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3079" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3087" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3095" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3103" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3111" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3119" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3127" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3135" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3143" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3151" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3159" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3167" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3175" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3183" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3191" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3199" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3207" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3215" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3223" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3231" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3239" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3247" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3255" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3263" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3271" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3279" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3287" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3295" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3303" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3311" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3319" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3327" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3335" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3343" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3351" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3359" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3367" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3377" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:3389" status="valid" parentFunction="memcpy_wide_bus_read_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3411" status="valid" parentFunction="memcpy_wide_bus_read_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus.h:3422" status="invalid" parentFunction="memcpy_wide_bus_read_float_512" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus.h:3426" status="valid" parentFunction="memcpy_wide_bus_read_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3431" status="valid" parentFunction="memcpy_wide_bus_read_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3441" status="valid" parentFunction="memcpy_wide_bus_read_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3453" status="valid" parentFunction="memcpy_wide_bus_read_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3465" status="valid" parentFunction="memcpy_wide_bus_read_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3477" status="valid" parentFunction="memcpy_wide_bus_read_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3489" status="valid" parentFunction="memcpy_wide_bus_read_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3501" status="valid" parentFunction="memcpy_wide_bus_read_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3513" status="valid" parentFunction="memcpy_wide_bus_read_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3525" status="valid" parentFunction="memcpy_wide_bus_read_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3537" status="valid" parentFunction="memcpy_wide_bus_read_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3549" status="valid" parentFunction="memcpy_wide_bus_read_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3561" status="valid" parentFunction="memcpy_wide_bus_read_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3573" status="valid" parentFunction="memcpy_wide_bus_read_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3585" status="valid" parentFunction="memcpy_wide_bus_read_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3597" status="valid" parentFunction="memcpy_wide_bus_read_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3609" status="valid" parentFunction="memcpy_wide_bus_read_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:3625" status="valid" parentFunction="memcpy_wide_bus_write_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3642" status="valid" parentFunction="memcpy_wide_bus_write_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3656" status="valid" parentFunction="memcpy_wide_bus_write_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus.h:3673" status="invalid" parentFunction="memcpy_wide_bus_write_float_512" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus.h:3677" status="valid" parentFunction="memcpy_wide_bus_write_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3682" status="valid" parentFunction="memcpy_wide_bus_write_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3692" status="valid" parentFunction="memcpy_wide_bus_write_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3701" status="valid" parentFunction="memcpy_wide_bus_write_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3710" status="valid" parentFunction="memcpy_wide_bus_write_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3719" status="valid" parentFunction="memcpy_wide_bus_write_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3728" status="valid" parentFunction="memcpy_wide_bus_write_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3737" status="valid" parentFunction="memcpy_wide_bus_write_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3746" status="valid" parentFunction="memcpy_wide_bus_write_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3755" status="valid" parentFunction="memcpy_wide_bus_write_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3764" status="valid" parentFunction="memcpy_wide_bus_write_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3773" status="valid" parentFunction="memcpy_wide_bus_write_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3782" status="valid" parentFunction="memcpy_wide_bus_write_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3791" status="valid" parentFunction="memcpy_wide_bus_write_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3800" status="valid" parentFunction="memcpy_wide_bus_write_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3809" status="valid" parentFunction="memcpy_wide_bus_write_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3818" status="valid" parentFunction="memcpy_wide_bus_write_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3829" status="valid" parentFunction="memcpy_wide_bus_write_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:3843" status="valid" parentFunction="memcpy_wide_bus_read_double_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3864" status="valid" parentFunction="memcpy_wide_bus_read_double_512" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus.h:3875" status="invalid" parentFunction="memcpy_wide_bus_read_double_512" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus.h:3879" status="valid" parentFunction="memcpy_wide_bus_read_double_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3884" status="valid" parentFunction="memcpy_wide_bus_read_double_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3894" status="valid" parentFunction="memcpy_wide_bus_read_double_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3906" status="valid" parentFunction="memcpy_wide_bus_read_double_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3918" status="valid" parentFunction="memcpy_wide_bus_read_double_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3930" status="valid" parentFunction="memcpy_wide_bus_read_double_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3942" status="valid" parentFunction="memcpy_wide_bus_read_double_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3954" status="valid" parentFunction="memcpy_wide_bus_read_double_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3966" status="valid" parentFunction="memcpy_wide_bus_read_double_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:3982" status="valid" parentFunction="memcpy_wide_bus_write_double_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3999" status="valid" parentFunction="memcpy_wide_bus_write_double_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:4013" status="valid" parentFunction="memcpy_wide_bus_write_double_512" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus.h:4030" status="invalid" parentFunction="memcpy_wide_bus_write_double_512" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus.h:4034" status="valid" parentFunction="memcpy_wide_bus_write_double_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:4039" status="valid" parentFunction="memcpy_wide_bus_write_double_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:4049" status="valid" parentFunction="memcpy_wide_bus_write_double_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:4058" status="valid" parentFunction="memcpy_wide_bus_write_double_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:4067" status="valid" parentFunction="memcpy_wide_bus_write_double_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:4076" status="valid" parentFunction="memcpy_wide_bus_write_double_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:4085" status="valid" parentFunction="memcpy_wide_bus_write_double_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:4094" status="valid" parentFunction="memcpy_wide_bus_write_double_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:4103" status="valid" parentFunction="memcpy_wide_bus_write_double_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:4114" status="valid" parentFunction="memcpy_wide_bus_write_double_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus_3d.h:346" status="valid" parentFunction="memcpy_wide_bus_read_char_3d_15_60_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:388" status="valid" parentFunction="memcpy_wide_bus_read_char_3d_15_60_128" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus_3d.h:400" status="invalid" parentFunction="memcpy_wide_bus_read_char_3d_15_60_128" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus_3d.h:404" status="valid" parentFunction="memcpy_wide_bus_read_char_3d_15_60_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:410" status="valid" parentFunction="memcpy_wide_bus_read_char_3d_15_60_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:421" status="valid" parentFunction="memcpy_wide_bus_read_char_3d_15_60_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:434" status="valid" parentFunction="memcpy_wide_bus_read_char_3d_15_60_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:449" status="valid" parentFunction="memcpy_wide_bus_read_char_3d_15_60_128" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus_3d.h:467" status="valid" parentFunction="memcpy_wide_bus_write_char_3d_15_60_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:488" status="valid" parentFunction="memcpy_wide_bus_write_char_3d_15_60_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:502" status="valid" parentFunction="memcpy_wide_bus_write_char_3d_15_60_128" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus_3d.h:538" status="invalid" parentFunction="memcpy_wide_bus_write_char_3d_15_60_128" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus_3d.h:542" status="valid" parentFunction="memcpy_wide_bus_write_char_3d_15_60_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:548" status="valid" parentFunction="memcpy_wide_bus_write_char_3d_15_60_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:556" status="valid" parentFunction="memcpy_wide_bus_write_char_3d_15_60_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:579" status="valid" parentFunction="memcpy_wide_bus_write_char_3d_15_60_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:592" status="valid" parentFunction="memcpy_wide_bus_write_char_3d_15_60_128" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus_3d.h:607" status="valid" parentFunction="memcpy_wide_bus_read_short_3d_15_60_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:649" status="valid" parentFunction="memcpy_wide_bus_read_short_3d_15_60_128" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus_3d.h:661" status="invalid" parentFunction="memcpy_wide_bus_read_short_3d_15_60_128" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus_3d.h:665" status="valid" parentFunction="memcpy_wide_bus_read_short_3d_15_60_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:671" status="valid" parentFunction="memcpy_wide_bus_read_short_3d_15_60_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:682" status="valid" parentFunction="memcpy_wide_bus_read_short_3d_15_60_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:695" status="valid" parentFunction="memcpy_wide_bus_read_short_3d_15_60_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:710" status="valid" parentFunction="memcpy_wide_bus_read_short_3d_15_60_128" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus_3d.h:728" status="valid" parentFunction="memcpy_wide_bus_write_short_3d_15_60_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:749" status="valid" parentFunction="memcpy_wide_bus_write_short_3d_15_60_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:763" status="valid" parentFunction="memcpy_wide_bus_write_short_3d_15_60_128" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus_3d.h:799" status="invalid" parentFunction="memcpy_wide_bus_write_short_3d_15_60_128" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus_3d.h:803" status="valid" parentFunction="memcpy_wide_bus_write_short_3d_15_60_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:809" status="valid" parentFunction="memcpy_wide_bus_write_short_3d_15_60_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:817" status="valid" parentFunction="memcpy_wide_bus_write_short_3d_15_60_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:840" status="valid" parentFunction="memcpy_wide_bus_write_short_3d_15_60_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:853" status="valid" parentFunction="memcpy_wide_bus_write_short_3d_15_60_128" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus_3d.h:868" status="valid" parentFunction="memcpy_wide_bus_read_int_3d_15_60_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:911" status="valid" parentFunction="memcpy_wide_bus_read_int_3d_15_60_128" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus_3d.h:923" status="invalid" parentFunction="memcpy_wide_bus_read_int_3d_15_60_128" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus_3d.h:927" status="valid" parentFunction="memcpy_wide_bus_read_int_3d_15_60_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:933" status="valid" parentFunction="memcpy_wide_bus_read_int_3d_15_60_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:944" status="valid" parentFunction="memcpy_wide_bus_read_int_3d_15_60_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:971" status="valid" parentFunction="memcpy_wide_bus_read_int_3d_15_60_128" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus_3d.h:989" status="valid" parentFunction="memcpy_wide_bus_write_int_3d_15_60_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:1010" status="valid" parentFunction="memcpy_wide_bus_write_int_3d_15_60_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:1024" status="valid" parentFunction="memcpy_wide_bus_write_int_3d_15_60_128" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus_3d.h:1060" status="invalid" parentFunction="memcpy_wide_bus_write_int_3d_15_60_128" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus_3d.h:1064" status="valid" parentFunction="memcpy_wide_bus_write_int_3d_15_60_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:1070" status="valid" parentFunction="memcpy_wide_bus_write_int_3d_15_60_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:1078" status="valid" parentFunction="memcpy_wide_bus_write_int_3d_15_60_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:1101" status="valid" parentFunction="memcpy_wide_bus_write_int_3d_15_60_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:1114" status="valid" parentFunction="memcpy_wide_bus_write_int_3d_15_60_128" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus_3d.h:1129" status="valid" parentFunction="memcpy_wide_bus_read_long_3d_15_60_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:1172" status="valid" parentFunction="memcpy_wide_bus_read_long_3d_15_60_128" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus_3d.h:1184" status="invalid" parentFunction="memcpy_wide_bus_read_long_3d_15_60_128" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus_3d.h:1188" status="valid" parentFunction="memcpy_wide_bus_read_long_3d_15_60_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:1194" status="valid" parentFunction="memcpy_wide_bus_read_long_3d_15_60_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:1205" status="valid" parentFunction="memcpy_wide_bus_read_long_3d_15_60_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:1232" status="valid" parentFunction="memcpy_wide_bus_read_long_3d_15_60_128" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus_3d.h:1250" status="valid" parentFunction="memcpy_wide_bus_write_long_3d_15_60_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:1271" status="valid" parentFunction="memcpy_wide_bus_write_long_3d_15_60_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:1285" status="valid" parentFunction="memcpy_wide_bus_write_long_3d_15_60_128" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus_3d.h:1321" status="invalid" parentFunction="memcpy_wide_bus_write_long_3d_15_60_128" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus_3d.h:1325" status="valid" parentFunction="memcpy_wide_bus_write_long_3d_15_60_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:1331" status="valid" parentFunction="memcpy_wide_bus_write_long_3d_15_60_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:1339" status="valid" parentFunction="memcpy_wide_bus_write_long_3d_15_60_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:1362" status="valid" parentFunction="memcpy_wide_bus_write_long_3d_15_60_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:1375" status="valid" parentFunction="memcpy_wide_bus_write_long_3d_15_60_128" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus_3d.h:1390" status="valid" parentFunction="memcpy_wide_bus_read_long_long_3d_15_60_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:1433" status="valid" parentFunction="memcpy_wide_bus_read_long_long_3d_15_60_128" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus_3d.h:1445" status="invalid" parentFunction="memcpy_wide_bus_read_long_long_3d_15_60_128" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus_3d.h:1449" status="valid" parentFunction="memcpy_wide_bus_read_long_long_3d_15_60_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:1455" status="valid" parentFunction="memcpy_wide_bus_read_long_long_3d_15_60_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:1466" status="valid" parentFunction="memcpy_wide_bus_read_long_long_3d_15_60_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:1493" status="valid" parentFunction="memcpy_wide_bus_read_long_long_3d_15_60_128" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus_3d.h:1511" status="valid" parentFunction="memcpy_wide_bus_write_long_long_3d_15_60_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:1532" status="valid" parentFunction="memcpy_wide_bus_write_long_long_3d_15_60_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:1546" status="valid" parentFunction="memcpy_wide_bus_write_long_long_3d_15_60_128" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus_3d.h:1582" status="invalid" parentFunction="memcpy_wide_bus_write_long_long_3d_15_60_128" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus_3d.h:1586" status="valid" parentFunction="memcpy_wide_bus_write_long_long_3d_15_60_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:1592" status="valid" parentFunction="memcpy_wide_bus_write_long_long_3d_15_60_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:1600" status="valid" parentFunction="memcpy_wide_bus_write_long_long_3d_15_60_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:1624" status="valid" parentFunction="memcpy_wide_bus_write_long_long_3d_15_60_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:1637" status="valid" parentFunction="memcpy_wide_bus_write_long_long_3d_15_60_128" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus_3d.h:1652" status="valid" parentFunction="memcpy_wide_bus_read_float_3d_15_60_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:1694" status="valid" parentFunction="memcpy_wide_bus_read_float_3d_15_60_128" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus_3d.h:1706" status="invalid" parentFunction="memcpy_wide_bus_read_float_3d_15_60_128" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus_3d.h:1710" status="valid" parentFunction="memcpy_wide_bus_read_float_3d_15_60_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:1716" status="valid" parentFunction="memcpy_wide_bus_read_float_3d_15_60_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:1727" status="valid" parentFunction="memcpy_wide_bus_read_float_3d_15_60_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:1755" status="valid" parentFunction="memcpy_wide_bus_read_float_3d_15_60_128" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus_3d.h:1773" status="valid" parentFunction="memcpy_wide_bus_write_float_3d_15_60_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:1793" status="valid" parentFunction="memcpy_wide_bus_write_float_3d_15_60_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:1809" status="valid" parentFunction="memcpy_wide_bus_write_float_3d_15_60_128" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus_3d.h:1846" status="invalid" parentFunction="memcpy_wide_bus_write_float_3d_15_60_128" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus_3d.h:1850" status="valid" parentFunction="memcpy_wide_bus_write_float_3d_15_60_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:1856" status="valid" parentFunction="memcpy_wide_bus_write_float_3d_15_60_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:1866" status="valid" parentFunction="memcpy_wide_bus_write_float_3d_15_60_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:1892" status="valid" parentFunction="memcpy_wide_bus_write_float_3d_15_60_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:1907" status="valid" parentFunction="memcpy_wide_bus_write_float_3d_15_60_128" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus_3d.h:1923" status="valid" parentFunction="memcpy_wide_bus_read_double_3d_15_60_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:1965" status="valid" parentFunction="memcpy_wide_bus_read_double_3d_15_60_128" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus_3d.h:1978" status="invalid" parentFunction="memcpy_wide_bus_read_double_3d_15_60_128" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus_3d.h:1982" status="valid" parentFunction="memcpy_wide_bus_read_double_3d_15_60_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:1988" status="valid" parentFunction="memcpy_wide_bus_read_double_3d_15_60_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:1999" status="valid" parentFunction="memcpy_wide_bus_read_double_3d_15_60_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:2028" status="valid" parentFunction="memcpy_wide_bus_read_double_3d_15_60_128" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus_3d.h:2046" status="valid" parentFunction="memcpy_wide_bus_write_double_3d_15_60_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:2084" status="valid" parentFunction="memcpy_wide_bus_write_double_3d_15_60_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:2101" status="valid" parentFunction="memcpy_wide_bus_write_double_3d_15_60_128" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus_3d.h:2121" status="invalid" parentFunction="memcpy_wide_bus_write_double_3d_15_60_128" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus_3d.h:2125" status="valid" parentFunction="memcpy_wide_bus_write_double_3d_15_60_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:2131" status="valid" parentFunction="memcpy_wide_bus_write_double_3d_15_60_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:2141" status="valid" parentFunction="memcpy_wide_bus_write_double_3d_15_60_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:2167" status="valid" parentFunction="memcpy_wide_bus_write_double_3d_15_60_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:2182" status="valid" parentFunction="memcpy_wide_bus_write_double_3d_15_60_128" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../memcpy_128.h:33" status="warning" parentFunction="merlin_get_range_128" variable="" isDirective="0" options="SELF">
            <Msg msg_id="207-5516" msg_severity="WARNING" msg_body="the 'self/all' option to 'Inline' pragma is not supported and will be ignored"/>
        </Pragma>
        <Pragma type="unroll" location="../../../memcpy_128.h:40" status="valid" parentFunction="merlin_get_range_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../memcpy_128.h:47" status="valid" parentFunction="merlin_get_range_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../memcpy_128.h:54" status="valid" parentFunction="merlin_get_range_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../memcpy_128.h:61" status="valid" parentFunction="merlin_get_range_128" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../memcpy_128.h:74" status="warning" parentFunction="merlin_set_range_128" variable="" isDirective="0" options="SELF">
            <Msg msg_id="207-5516" msg_severity="WARNING" msg_body="the 'self/all' option to 'Inline' pragma is not supported and will be ignored"/>
        </Pragma>
        <Pragma type="unroll" location="../../../memcpy_128.h:80" status="valid" parentFunction="merlin_set_range_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../memcpy_128.h:87" status="valid" parentFunction="merlin_set_range_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../memcpy_128.h:94" status="valid" parentFunction="merlin_set_range_128" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../memcpy_128.h:101" status="valid" parentFunction="merlin_set_range_128" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../memcpy_512.h:33" status="warning" parentFunction="merlin_get_range_512" variable="" isDirective="0" options="SELF">
            <Msg msg_id="207-5516" msg_severity="WARNING" msg_body="the 'self/all' option to 'Inline' pragma is not supported and will be ignored"/>
        </Pragma>
        <Pragma type="unroll" location="../../../memcpy_512.h:40" status="valid" parentFunction="merlin_get_range_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../memcpy_512.h:47" status="valid" parentFunction="merlin_get_range_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../memcpy_512.h:54" status="valid" parentFunction="merlin_get_range_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../memcpy_512.h:61" status="valid" parentFunction="merlin_get_range_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../memcpy_512.h:74" status="warning" parentFunction="merlin_set_range_512" variable="" isDirective="0" options="SELF">
            <Msg msg_id="207-5516" msg_severity="WARNING" msg_body="the 'self/all' option to 'Inline' pragma is not supported and will be ignored"/>
        </Pragma>
        <Pragma type="unroll" location="../../../memcpy_512.h:80" status="valid" parentFunction="merlin_set_range_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../memcpy_512.h:87" status="valid" parentFunction="merlin_set_range_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../memcpy_512.h:94" status="valid" parentFunction="merlin_set_range_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../memcpy_512.h:101" status="valid" parentFunction="merlin_set_range_512" variable="" isDirective="0" options=""/>
    </PragmaReport>
</profile>

