# Project a Central Processing Unit (CPU) in VHDL

## Project of a 16 bit Central Processing Unit (CPU) management control unit, capable of performing some instructions in the programming language VHDL.

### Project description

   Instruction |       Meaning       |   Description  
 ------------- | ------------------- | ---------------:
 Mov Ri, Rj    | Ri <- Rj            | Move 
 Mov Ri, Imed  | Ri <- Imed          | Move Immediate
 XCHG Ri, Rj   | Ri <- Rj e Rj <- Ri | Exchange
 ADD Ri, Rj    | Ri <- Ri + Rj       | Add
 ADDI Ri, Imed | Ri <- Ri + Imed     | Add Immediate
 SUB Ri, Rj    | Ri <- Ri - Rj       | Subtract
 SUBI Ri, Rj   | Ri <- Ri - Imed     | Subtract Immediate
 AND Ri, Rj    | Ri <- Ri & Rj       | And
 AND Ri, Imed  | Ri <- Ri & Imed     | And Immediate
 OR Ri, Rj     | Ri <- Ri | Rj       | Or
 ORI Ri, Imed  | Ri <- Ri | Imed     | Or Immediate
 
### Developers
* Murilo de Paula Araujo.
* Christopher de Oliveira Souza.
* Beatriz Morelatto Lorente.
* Leonardo Sanavio.
