// Seed: 4261557794
module module_0 #(
    parameter id_3 = 32'd97,
    parameter id_4 = 32'd5
) (
    output supply1 id_0,
    output wire id_1
);
  supply1 _id_3 = -1'b0, _id_4[1 : id_3];
  wire [-1 : id_4] id_5[1 : id_3];
  logic id_6;
  assign id_3 = id_6;
  wire [-1 : -1] id_7, id_8, id_9;
  assign id_6 = id_4;
endmodule
module module_1 (
    input supply0 id_0,
    output logic id_1,
    output logic id_2,
    input uwire id_3,
    input supply0 id_4,
    output tri1 id_5,
    output supply0 id_6
);
  always id_1 <= id_3;
  module_0 modCall_1 (
      id_6,
      id_5
  );
  initial id_2 <= id_3;
endmodule
