Report for group default
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: currentstate_reg[0]/Q
    (Clocked by sysclk R)
Endpoint: temp_output_signals_reg[4]/D
    (Clocked by sysclk R)
Path Group: default
Data required time: 959.3
    (Clock shift: 1000.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Setup time: 40.7)
Data arrival time: 431.6
Slack: 527.7
Logic depth: 11
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
clk                      {create_clock}           r      0.0      0.0      0.0                        0.0      0.0      9     0,   37                       
currentstate_reg[0]/CK->Q
                         DFF_X2#*                rr    153.8    153.8    153.8      0.0      0.0      4.5     63.0      7    36,   36  /PD_TOP        (1.10)
i_0_0_65/A->ZN           INV_X8                  rf    164.9     11.1     11.0      0.1     15.3      2.6     18.4      4    36,   36  /PD_TOP        (1.10)
i_0_0_49/A2->ZN          NOR2_X4*                fr    223.1     58.2     58.2      0.0      5.1      1.4     30.8      2    36,   36  /PD_TOP        (1.10)
i_0_0_48/A->ZN           INV_X8                  rf    230.1      7.0      7.0      0.0     15.3      0.6      4.6      1    36,   36  /PD_TOP        (1.10)
i_0_0_47/A->ZN           OAI21_X4                fr    250.7     20.6     20.6      0.0      3.5      1.5      9.6      2    36,   36  /PD_TOP        (1.10)
i_0_0_31/B2->ZN          AOI22_X4                rf    275.4     24.7     24.7      0.0     24.5      0.8      4.8      1    36,   36  /PD_TOP        (1.10)
i_0_0_26/B1->ZN          OAI21_X4                fr    331.4     56.0     56.0      0.0     12.5      0.6     26.1      1    36,   36  /PD_TOP        (1.10)
i_0_0_25/A->ZN           INV_X8                  rf    338.3      6.9      6.9      0.0     43.7      0.6      4.7      1    36,   36  /PD_TOP        (1.10)
i_0_0_24/B1->ZN          AOI21_X4*               fr    398.1     59.8     59.8      0.0      3.5      2.6     37.0      4    36,   36  /PD_TOP        (1.10)
i_0_1/i_1/A->ZN          INV_X8                  rf    406.4      8.3      8.3      0.0     15.3      1.2      9.0      2    36,   36  /PD_TOP        (1.10)
i_0_1/i_3/A2->ZN         NAND2_X4                fr    423.9     17.5     17.5      0.0      4.0      1.2      9.7      2    36,   36  /PD_TOP        (1.10)
i_0_1/i_11/A1->ZN        NOR2_X2                 rf    431.6      7.7      7.7      0.0     12.3      0.7      1.8      1    36,   36  /PD_TOP        (1.10)
temp_output_signals_reg[4]/D
                         DFF_X2#                  f    431.6      0.0               0.0      4.8                             36,   36  /PD_TOP        (1.10)
------------------------------------------------------------------------------------------------------------------------------------------------------------
Report for group I2R
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: sensors[3]
    (Clocked by rtDefaultClock R)
Endpoint: temp_output_signals_reg[4]/D
    (Clocked by sysclk R)
Path Group: I2R
Data required time: 959.3
    (Clock shift: 1000.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Setup time: 40.7)
Data arrival time: 957.3
Slack: 2.0
Logic depth: 10
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
sensors[3]               {set_input_delay}        f    700.0    700.0    700.0                        5.9     36.5      3    37,    0                       
i_0_0_59/A->ZN           INV_X8                  fr    744.0     43.6     43.6      0.0    100.0      3.5     23.3      5    36,   36  /PD_TOP        (1.10)
i_0_0_39/B1->ZN          AOI21_X4*               rf    773.0     29.0     28.9      0.1     10.0      1.3     30.9      2    36,   36  /PD_TOP        (1.10)
i_0_0_38/A->ZN           INV_X8                  fr    787.9     14.9     14.9      0.0     15.3      1.4      9.9      2    36,   36  /PD_TOP        (1.10)
i_0_0_31/A1->ZN          AOI22_X4                rf    801.1     13.2     13.2      0.0      6.7      0.8      4.8      1    36,   36  /PD_TOP        (1.10)
i_0_0_26/B1->ZN          OAI21_X4                fr    857.1     56.0     56.0      0.0     12.5      0.6     26.1      1    36,   36  /PD_TOP        (1.10)
i_0_0_25/A->ZN           INV_X8                  rf    864.0      6.9      6.9      0.0     43.7      0.6      4.7      1    36,   36  /PD_TOP        (1.10)
i_0_0_24/B1->ZN          AOI21_X4*               fr    923.8     59.8     59.8      0.0      3.5      2.6     37.0      4    36,   36  /PD_TOP        (1.10)
i_0_1/i_1/A->ZN          INV_X8                  rf    932.1      8.7      8.3      0.4     15.3      1.2      9.0      2    36,   36  /PD_TOP        (1.10)
i_0_1/i_3/A2->ZN         NAND2_X4                fr    949.6     17.5     17.5      0.0      4.0      1.2      9.7      2    36,   36  /PD_TOP        (1.10)
i_0_1/i_11/A1->ZN        NOR2_X2                 rf    957.3      7.7      7.7      0.0     12.3      0.7      1.8      1    36,   36  /PD_TOP        (1.10)
temp_output_signals_reg[4]/D
                         DFF_X2#                  f    957.3      0.0               0.0      4.8                             36,   36  /PD_TOP        (1.10)
------------------------------------------------------------------------------------------------------------------------------------------------------------
Report for group I2O
Report for group R2O
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: currentstate_reg[2]/Q
    (Clocked by sysclk R)
Endpoint: display[2]
    (Clocked by vsysclk R)
Path Group: R2O
Data required time: 700.0
    (Clock shift: 1000.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Out delay: 300.0)
Data arrival time: 167.8
Slack: 532.2
Logic depth: 0
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
clk                      {create_clock}           r      0.0      0.0      0.0                        0.0      0.0      9     0,   37                       
currentstate_reg[2]/CK->Q
                         DFF_X1*                 rr    167.4    167.4    167.4      0.0      0.0     10.0     93.1      9    36,   36  /PD_TOP        (1.10)
display[2]                                        r    167.8      0.4               0.4     15.3                              0,   35                       
------------------------------------------------------------------------------------------------------------------------------------------------------------
