// Seed: 1428849273
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_5;
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    input supply1 id_0,
    output logic id_1,
    output tri1 id_2,
    input tri id_3,
    input supply1 id_4
    , id_6
);
  localparam id_7 = 1;
  for (id_8 = 1 == 1; 'd0; id_1 = 1'b0) assign id_2 = id_0;
  always begin : LABEL_0
    if (!-1) id_6 <= -1 - {-1{1 == id_3}} / id_8;
    wait (1);
  end
  module_0 modCall_1 (
      id_8,
      id_7,
      id_7,
      id_8
  );
  wire id_9;
  assign id_6 = id_8 ? id_7 : id_8;
  wire id_10;
  assign id_1 = 1;
  logic id_11;
endmodule
