ARM GAS  /tmp/ccrBSWeh.s 			page 1


   1              		.cpu cortex-m0
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 0
  10              		.eabi_attribute 18, 4
  11              		.file	"stm32f0xx_it.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.NMI_Handler,"ax",%progbits
  16              		.align	1
  17              		.global	NMI_Handler
  18              		.arch armv6s-m
  19              		.syntax unified
  20              		.code	16
  21              		.thumb_func
  22              		.fpu softvfp
  24              	NMI_Handler:
  25              	.LFB37:
  26              		.file 1 "Src/stm32f0xx_it.c"
   1:Src/stm32f0xx_it.c **** /**
   2:Src/stm32f0xx_it.c ****   ******************************************************************************
   3:Src/stm32f0xx_it.c ****   * @file    stm32f0xx_it.c
   4:Src/stm32f0xx_it.c ****   * @brief   Interrupt Service Routines.
   5:Src/stm32f0xx_it.c ****   ******************************************************************************
   6:Src/stm32f0xx_it.c ****   *
   7:Src/stm32f0xx_it.c ****   * COPYRIGHT(c) 2018 STMicroelectronics
   8:Src/stm32f0xx_it.c ****   *
   9:Src/stm32f0xx_it.c ****   * Redistribution and use in source and binary forms, with or without modification,
  10:Src/stm32f0xx_it.c ****   * are permitted provided that the following conditions are met:
  11:Src/stm32f0xx_it.c ****   *   1. Redistributions of source code must retain the above copyright notice,
  12:Src/stm32f0xx_it.c ****   *      this list of conditions and the following disclaimer.
  13:Src/stm32f0xx_it.c ****   *   2. Redistributions in binary form must reproduce the above copyright notice,
  14:Src/stm32f0xx_it.c ****   *      this list of conditions and the following disclaimer in the documentation
  15:Src/stm32f0xx_it.c ****   *      and/or other materials provided with the distribution.
  16:Src/stm32f0xx_it.c ****   *   3. Neither the name of STMicroelectronics nor the names of its contributors
  17:Src/stm32f0xx_it.c ****   *      may be used to endorse or promote products derived from this software
  18:Src/stm32f0xx_it.c ****   *      without specific prior written permission.
  19:Src/stm32f0xx_it.c ****   *
  20:Src/stm32f0xx_it.c ****   * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  21:Src/stm32f0xx_it.c ****   * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  22:Src/stm32f0xx_it.c ****   * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
  23:Src/stm32f0xx_it.c ****   * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
  24:Src/stm32f0xx_it.c ****   * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  25:Src/stm32f0xx_it.c ****   * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
  26:Src/stm32f0xx_it.c ****   * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
  27:Src/stm32f0xx_it.c ****   * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
  28:Src/stm32f0xx_it.c ****   * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  29:Src/stm32f0xx_it.c ****   * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  30:Src/stm32f0xx_it.c ****   *
  31:Src/stm32f0xx_it.c ****   ******************************************************************************
  32:Src/stm32f0xx_it.c ****   */
ARM GAS  /tmp/ccrBSWeh.s 			page 2


  33:Src/stm32f0xx_it.c **** /* Includes ------------------------------------------------------------------*/
  34:Src/stm32f0xx_it.c **** #include "stm32f0xx_hal.h"
  35:Src/stm32f0xx_it.c **** #include "stm32f0xx.h"
  36:Src/stm32f0xx_it.c **** #include "stm32f0xx_it.h"
  37:Src/stm32f0xx_it.c **** 
  38:Src/stm32f0xx_it.c **** /* USER CODE BEGIN 0 */
  39:Src/stm32f0xx_it.c **** 
  40:Src/stm32f0xx_it.c **** /* USER CODE END 0 */
  41:Src/stm32f0xx_it.c **** 
  42:Src/stm32f0xx_it.c **** /* External variables --------------------------------------------------------*/
  43:Src/stm32f0xx_it.c **** extern PCD_HandleTypeDef hpcd_USB_FS;
  44:Src/stm32f0xx_it.c **** extern TIM_HandleTypeDef htim14;
  45:Src/stm32f0xx_it.c **** extern TIM_HandleTypeDef htim15;
  46:Src/stm32f0xx_it.c **** extern TIM_HandleTypeDef htim2;
  47:Src/stm32f0xx_it.c **** extern TIM_HandleTypeDef htim1;
  48:Src/stm32f0xx_it.c **** 
  49:Src/stm32f0xx_it.c **** extern DMA_HandleTypeDef hdma_adc;
  50:Src/stm32f0xx_it.c **** /*extern DMA_HandleTypeDef hdma_usart1_rx;
  51:Src/stm32f0xx_it.c **** extern DMA_HandleTypeDef hdma_usart2_rx;
  52:Src/stm32f0xx_it.c **** extern UART_HandleTypeDef huart1;
  53:Src/stm32f0xx_it.c **** extern UART_HandleTypeDef huart2;*/
  54:Src/stm32f0xx_it.c **** 
  55:Src/stm32f0xx_it.c **** /******************************************************************************/
  56:Src/stm32f0xx_it.c **** /*            Cortex-M0 Processor Interruption and Exception Handlers         */
  57:Src/stm32f0xx_it.c **** /******************************************************************************/
  58:Src/stm32f0xx_it.c **** 
  59:Src/stm32f0xx_it.c **** /**
  60:Src/stm32f0xx_it.c **** * @brief This function handles Non maskable interrupt.
  61:Src/stm32f0xx_it.c **** */
  62:Src/stm32f0xx_it.c **** void NMI_Handler(void)
  63:Src/stm32f0xx_it.c **** {
  27              		.loc 1 63 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 0
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31              		@ link register save eliminated.
  64:Src/stm32f0xx_it.c ****   /* USER CODE BEGIN NonMaskableInt_IRQn 0 */
  65:Src/stm32f0xx_it.c **** 
  66:Src/stm32f0xx_it.c ****   /* USER CODE END NonMaskableInt_IRQn 0 */
  67:Src/stm32f0xx_it.c ****   /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  68:Src/stm32f0xx_it.c **** 
  69:Src/stm32f0xx_it.c ****   /* USER CODE END NonMaskableInt_IRQn 1 */
  70:Src/stm32f0xx_it.c **** }
  32              		.loc 1 70 1 view .LVU1
  33              		@ sp needed
  34 0000 7047     		bx	lr
  35              		.cfi_endproc
  36              	.LFE37:
  38              		.section	.text.DMA1_Channel1_IRQHandler,"ax",%progbits
  39              		.align	1
  40              		.global	DMA1_Channel1_IRQHandler
  41              		.syntax unified
  42              		.code	16
  43              		.thumb_func
  44              		.fpu softvfp
  46              	DMA1_Channel1_IRQHandler:
  47              	.LFB38:
ARM GAS  /tmp/ccrBSWeh.s 			page 3


  71:Src/stm32f0xx_it.c **** 
  72:Src/stm32f0xx_it.c **** 
  73:Src/stm32f0xx_it.c **** /**
  74:Src/stm32f0xx_it.c ****   * @brief This function handles DMA1 channel 1 global interrupt.
  75:Src/stm32f0xx_it.c ****   */
  76:Src/stm32f0xx_it.c **** void DMA1_Channel1_IRQHandler(void)
  77:Src/stm32f0xx_it.c **** {
  48              		.loc 1 77 1 view -0
  49              		.cfi_startproc
  50              		@ args = 0, pretend = 0, frame = 0
  51              		@ frame_needed = 0, uses_anonymous_args = 0
  52 0000 10B5     		push	{r4, lr}
  53              	.LCFI0:
  54              		.cfi_def_cfa_offset 8
  55              		.cfi_offset 4, -8
  56              		.cfi_offset 14, -4
  78:Src/stm32f0xx_it.c ****   /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */
  79:Src/stm32f0xx_it.c **** 
  80:Src/stm32f0xx_it.c ****   /* USER CODE END DMA1_Channel1_IRQn 0 */
  81:Src/stm32f0xx_it.c ****   HAL_DMA_IRQHandler(&hdma_adc);
  57              		.loc 1 81 3 view .LVU3
  58 0002 0248     		ldr	r0, .L3
  59 0004 FFF7FEFF 		bl	HAL_DMA_IRQHandler
  60              	.LVL0:
  82:Src/stm32f0xx_it.c ****   /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */
  83:Src/stm32f0xx_it.c **** 
  84:Src/stm32f0xx_it.c ****   /* USER CODE END DMA1_Channel1_IRQn 1 */
  85:Src/stm32f0xx_it.c **** }
  61              		.loc 1 85 1 is_stmt 0 view .LVU4
  62              		@ sp needed
  63 0008 10BD     		pop	{r4, pc}
  64              	.L4:
  65 000a C046     		.align	2
  66              	.L3:
  67 000c 00000000 		.word	hdma_adc
  68              		.cfi_endproc
  69              	.LFE38:
  71              		.section	.text.HardFault_Handler,"ax",%progbits
  72              		.align	1
  73              		.global	HardFault_Handler
  74              		.syntax unified
  75              		.code	16
  76              		.thumb_func
  77              		.fpu softvfp
  79              	HardFault_Handler:
  80              	.LFB39:
  86:Src/stm32f0xx_it.c **** 
  87:Src/stm32f0xx_it.c **** /**
  88:Src/stm32f0xx_it.c **** * @brief This function handles Hard fault interrupt.
  89:Src/stm32f0xx_it.c **** */
  90:Src/stm32f0xx_it.c **** void HardFault_Handler(void)
  91:Src/stm32f0xx_it.c **** {
  81              		.loc 1 91 1 is_stmt 1 view -0
  82              		.cfi_startproc
  83              		@ Volatile: function does not return.
  84              		@ args = 0, pretend = 0, frame = 0
  85              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  /tmp/ccrBSWeh.s 			page 4


  86              		@ link register save eliminated.
  87              	.L6:
  92:Src/stm32f0xx_it.c ****   /* USER CODE BEGIN HardFault_IRQn 0 */
  93:Src/stm32f0xx_it.c **** 
  94:Src/stm32f0xx_it.c ****   /* USER CODE END HardFault_IRQn 0 */
  95:Src/stm32f0xx_it.c ****   while (1)
  88              		.loc 1 95 3 discriminator 1 view .LVU6
  96:Src/stm32f0xx_it.c ****   {
  97:Src/stm32f0xx_it.c ****     /* USER CODE BEGIN W1_HardFault_IRQn 0 */
  98:Src/stm32f0xx_it.c ****     /* USER CODE END W1_HardFault_IRQn 0 */
  99:Src/stm32f0xx_it.c ****   }
  89              		.loc 1 99 3 discriminator 1 view .LVU7
  90 0000 FEE7     		b	.L6
  91              		.cfi_endproc
  92              	.LFE39:
  94              		.section	.text.SVC_Handler,"ax",%progbits
  95              		.align	1
  96              		.global	SVC_Handler
  97              		.syntax unified
  98              		.code	16
  99              		.thumb_func
 100              		.fpu softvfp
 102              	SVC_Handler:
 103              	.LFB40:
 100:Src/stm32f0xx_it.c ****   /* USER CODE BEGIN HardFault_IRQn 1 */
 101:Src/stm32f0xx_it.c **** 
 102:Src/stm32f0xx_it.c ****   /* USER CODE END HardFault_IRQn 1 */
 103:Src/stm32f0xx_it.c **** }
 104:Src/stm32f0xx_it.c **** 
 105:Src/stm32f0xx_it.c **** /**
 106:Src/stm32f0xx_it.c **** * @brief This function handles System service call via SWI instruction.
 107:Src/stm32f0xx_it.c **** */
 108:Src/stm32f0xx_it.c **** void SVC_Handler(void)
 109:Src/stm32f0xx_it.c **** {
 104              		.loc 1 109 1 view -0
 105              		.cfi_startproc
 106              		@ args = 0, pretend = 0, frame = 0
 107              		@ frame_needed = 0, uses_anonymous_args = 0
 108              		@ link register save eliminated.
 110:Src/stm32f0xx_it.c ****   /* USER CODE BEGIN SVC_IRQn 0 */
 111:Src/stm32f0xx_it.c **** 
 112:Src/stm32f0xx_it.c ****   /* USER CODE END SVC_IRQn 0 */
 113:Src/stm32f0xx_it.c ****   /* USER CODE BEGIN SVC_IRQn 1 */
 114:Src/stm32f0xx_it.c **** 
 115:Src/stm32f0xx_it.c ****   /* USER CODE END SVC_IRQn 1 */
 116:Src/stm32f0xx_it.c **** }
 109              		.loc 1 116 1 view .LVU9
 110              		@ sp needed
 111 0000 7047     		bx	lr
 112              		.cfi_endproc
 113              	.LFE40:
 115              		.section	.text.PendSV_Handler,"ax",%progbits
 116              		.align	1
 117              		.global	PendSV_Handler
 118              		.syntax unified
 119              		.code	16
 120              		.thumb_func
ARM GAS  /tmp/ccrBSWeh.s 			page 5


 121              		.fpu softvfp
 123              	PendSV_Handler:
 124              	.LFB41:
 117:Src/stm32f0xx_it.c **** 
 118:Src/stm32f0xx_it.c **** /**
 119:Src/stm32f0xx_it.c **** * @brief This function handles Pendable request for system service.
 120:Src/stm32f0xx_it.c **** */
 121:Src/stm32f0xx_it.c **** void PendSV_Handler(void)
 122:Src/stm32f0xx_it.c **** {
 125              		.loc 1 122 1 view -0
 126              		.cfi_startproc
 127              		@ args = 0, pretend = 0, frame = 0
 128              		@ frame_needed = 0, uses_anonymous_args = 0
 129              		@ link register save eliminated.
 123:Src/stm32f0xx_it.c ****   /* USER CODE BEGIN PendSV_IRQn 0 */
 124:Src/stm32f0xx_it.c **** 
 125:Src/stm32f0xx_it.c ****   /* USER CODE END PendSV_IRQn 0 */
 126:Src/stm32f0xx_it.c ****   /* USER CODE BEGIN PendSV_IRQn 1 */
 127:Src/stm32f0xx_it.c **** 
 128:Src/stm32f0xx_it.c ****   /* USER CODE END PendSV_IRQn 1 */
 129:Src/stm32f0xx_it.c **** }
 130              		.loc 1 129 1 view .LVU11
 131              		@ sp needed
 132 0000 7047     		bx	lr
 133              		.cfi_endproc
 134              	.LFE41:
 136              		.section	.text.SysTick_Handler,"ax",%progbits
 137              		.align	1
 138              		.global	SysTick_Handler
 139              		.syntax unified
 140              		.code	16
 141              		.thumb_func
 142              		.fpu softvfp
 144              	SysTick_Handler:
 145              	.LFB42:
 130:Src/stm32f0xx_it.c **** 
 131:Src/stm32f0xx_it.c **** /**
 132:Src/stm32f0xx_it.c **** * @brief This function handles System tick timer.
 133:Src/stm32f0xx_it.c **** */
 134:Src/stm32f0xx_it.c **** void SysTick_Handler(void)
 135:Src/stm32f0xx_it.c **** {
 146              		.loc 1 135 1 view -0
 147              		.cfi_startproc
 148              		@ args = 0, pretend = 0, frame = 0
 149              		@ frame_needed = 0, uses_anonymous_args = 0
 150 0000 10B5     		push	{r4, lr}
 151              	.LCFI1:
 152              		.cfi_def_cfa_offset 8
 153              		.cfi_offset 4, -8
 154              		.cfi_offset 14, -4
 136:Src/stm32f0xx_it.c ****   /* USER CODE BEGIN SysTick_IRQn 0 */
 137:Src/stm32f0xx_it.c **** 
 138:Src/stm32f0xx_it.c ****   /* USER CODE END SysTick_IRQn 0 */
 139:Src/stm32f0xx_it.c ****   HAL_IncTick();
 155              		.loc 1 139 3 view .LVU13
 156 0002 FFF7FEFF 		bl	HAL_IncTick
 157              	.LVL1:
ARM GAS  /tmp/ccrBSWeh.s 			page 6


 140:Src/stm32f0xx_it.c ****   HAL_SYSTICK_IRQHandler();
 158              		.loc 1 140 3 view .LVU14
 159 0006 FFF7FEFF 		bl	HAL_SYSTICK_IRQHandler
 160              	.LVL2:
 141:Src/stm32f0xx_it.c ****   /* USER CODE BEGIN SysTick_IRQn 1 */
 142:Src/stm32f0xx_it.c **** 
 143:Src/stm32f0xx_it.c ****   /* USER CODE END SysTick_IRQn 1 */
 144:Src/stm32f0xx_it.c **** }
 161              		.loc 1 144 1 is_stmt 0 view .LVU15
 162              		@ sp needed
 163 000a 10BD     		pop	{r4, pc}
 164              		.cfi_endproc
 165              	.LFE42:
 167              		.section	.text.TIM14_IRQHandler,"ax",%progbits
 168              		.align	1
 169              		.global	TIM14_IRQHandler
 170              		.syntax unified
 171              		.code	16
 172              		.thumb_func
 173              		.fpu softvfp
 175              	TIM14_IRQHandler:
 176              	.LFB43:
 145:Src/stm32f0xx_it.c **** 
 146:Src/stm32f0xx_it.c **** /******************************************************************************/
 147:Src/stm32f0xx_it.c **** /* STM32F0xx Peripheral Interrupt Handlers                                    */
 148:Src/stm32f0xx_it.c **** /* Add here the Interrupt Handlers for the used peripherals.                  */
 149:Src/stm32f0xx_it.c **** /* For the available peripheral interrupt handler names,                      */
 150:Src/stm32f0xx_it.c **** /* please refer to the startup file (startup_stm32f0xx.s).                    */
 151:Src/stm32f0xx_it.c **** /******************************************************************************/
 152:Src/stm32f0xx_it.c **** 
 153:Src/stm32f0xx_it.c **** 
 154:Src/stm32f0xx_it.c **** void TIM14_IRQHandler(void)
 155:Src/stm32f0xx_it.c **** {
 177              		.loc 1 155 1 is_stmt 1 view -0
 178              		.cfi_startproc
 179              		@ args = 0, pretend = 0, frame = 0
 180              		@ frame_needed = 0, uses_anonymous_args = 0
 181 0000 10B5     		push	{r4, lr}
 182              	.LCFI2:
 183              		.cfi_def_cfa_offset 8
 184              		.cfi_offset 4, -8
 185              		.cfi_offset 14, -4
 156:Src/stm32f0xx_it.c ****   /* USER CODE BEGIN TIM17_IRQn 0 */
 157:Src/stm32f0xx_it.c **** 
 158:Src/stm32f0xx_it.c ****   /* USER CODE END TIM17_IRQn 0 */
 159:Src/stm32f0xx_it.c ****   HAL_TIM_IRQHandler(&htim14);
 186              		.loc 1 159 3 view .LVU17
 187 0002 0248     		ldr	r0, .L11
 188 0004 FFF7FEFF 		bl	HAL_TIM_IRQHandler
 189              	.LVL3:
 160:Src/stm32f0xx_it.c ****   /* USER CODE BEGIN TIM17_IRQn 1 */
 161:Src/stm32f0xx_it.c **** 
 162:Src/stm32f0xx_it.c ****   /* USER CODE END TIM17_IRQn 1 */
 163:Src/stm32f0xx_it.c **** }
 190              		.loc 1 163 1 is_stmt 0 view .LVU18
 191              		@ sp needed
 192 0008 10BD     		pop	{r4, pc}
ARM GAS  /tmp/ccrBSWeh.s 			page 7


 193              	.L12:
 194 000a C046     		.align	2
 195              	.L11:
 196 000c 00000000 		.word	htim14
 197              		.cfi_endproc
 198              	.LFE43:
 200              		.section	.text.TIM15_IRQHandler,"ax",%progbits
 201              		.align	1
 202              		.global	TIM15_IRQHandler
 203              		.syntax unified
 204              		.code	16
 205              		.thumb_func
 206              		.fpu softvfp
 208              	TIM15_IRQHandler:
 209              	.LFB44:
 164:Src/stm32f0xx_it.c **** 
 165:Src/stm32f0xx_it.c **** void TIM15_IRQHandler(void)
 166:Src/stm32f0xx_it.c **** {
 210              		.loc 1 166 1 is_stmt 1 view -0
 211              		.cfi_startproc
 212              		@ args = 0, pretend = 0, frame = 0
 213              		@ frame_needed = 0, uses_anonymous_args = 0
 214 0000 10B5     		push	{r4, lr}
 215              	.LCFI3:
 216              		.cfi_def_cfa_offset 8
 217              		.cfi_offset 4, -8
 218              		.cfi_offset 14, -4
 167:Src/stm32f0xx_it.c ****   /* USER CODE BEGIN TIM17_IRQn 0 */
 168:Src/stm32f0xx_it.c **** 
 169:Src/stm32f0xx_it.c ****   /* USER CODE END TIM17_IRQn 0 */
 170:Src/stm32f0xx_it.c ****   HAL_TIM_IRQHandler(&htim15);
 219              		.loc 1 170 3 view .LVU20
 220 0002 0248     		ldr	r0, .L14
 221 0004 FFF7FEFF 		bl	HAL_TIM_IRQHandler
 222              	.LVL4:
 171:Src/stm32f0xx_it.c ****   /* USER CODE BEGIN TIM17_IRQn 1 */
 172:Src/stm32f0xx_it.c **** 
 173:Src/stm32f0xx_it.c ****   /* USER CODE END TIM17_IRQn 1 */
 174:Src/stm32f0xx_it.c **** }
 223              		.loc 1 174 1 is_stmt 0 view .LVU21
 224              		@ sp needed
 225 0008 10BD     		pop	{r4, pc}
 226              	.L15:
 227 000a C046     		.align	2
 228              	.L14:
 229 000c 00000000 		.word	htim15
 230              		.cfi_endproc
 231              	.LFE44:
 233              		.section	.text.TIM2_IRQHandler,"ax",%progbits
 234              		.align	1
 235              		.global	TIM2_IRQHandler
 236              		.syntax unified
 237              		.code	16
 238              		.thumb_func
 239              		.fpu softvfp
 241              	TIM2_IRQHandler:
 242              	.LFB45:
ARM GAS  /tmp/ccrBSWeh.s 			page 8


 175:Src/stm32f0xx_it.c **** 
 176:Src/stm32f0xx_it.c **** 
 177:Src/stm32f0xx_it.c **** void TIM2_IRQHandler(void)
 178:Src/stm32f0xx_it.c **** {
 243              		.loc 1 178 1 is_stmt 1 view -0
 244              		.cfi_startproc
 245              		@ args = 0, pretend = 0, frame = 0
 246              		@ frame_needed = 0, uses_anonymous_args = 0
 247 0000 10B5     		push	{r4, lr}
 248              	.LCFI4:
 249              		.cfi_def_cfa_offset 8
 250              		.cfi_offset 4, -8
 251              		.cfi_offset 14, -4
 179:Src/stm32f0xx_it.c ****   /* USER CODE BEGIN TIM17_IRQn 0 */
 180:Src/stm32f0xx_it.c **** 
 181:Src/stm32f0xx_it.c ****   /* USER CODE END TIM17_IRQn 0 */
 182:Src/stm32f0xx_it.c ****   HAL_TIM_IRQHandler(&htim2);
 252              		.loc 1 182 3 view .LVU23
 253 0002 0248     		ldr	r0, .L17
 254 0004 FFF7FEFF 		bl	HAL_TIM_IRQHandler
 255              	.LVL5:
 183:Src/stm32f0xx_it.c ****   /* USER CODE BEGIN TIM17_IRQn 1 */
 184:Src/stm32f0xx_it.c **** 
 185:Src/stm32f0xx_it.c ****   /* USER CODE END TIM17_IRQn 1 */
 186:Src/stm32f0xx_it.c **** }
 256              		.loc 1 186 1 is_stmt 0 view .LVU24
 257              		@ sp needed
 258 0008 10BD     		pop	{r4, pc}
 259              	.L18:
 260 000a C046     		.align	2
 261              	.L17:
 262 000c 00000000 		.word	htim2
 263              		.cfi_endproc
 264              	.LFE45:
 266              		.section	.text.USB_IRQHandler,"ax",%progbits
 267              		.align	1
 268              		.global	USB_IRQHandler
 269              		.syntax unified
 270              		.code	16
 271              		.thumb_func
 272              		.fpu softvfp
 274              	USB_IRQHandler:
 275              	.LFB46:
 187:Src/stm32f0xx_it.c **** 
 188:Src/stm32f0xx_it.c **** 
 189:Src/stm32f0xx_it.c **** /**
 190:Src/stm32f0xx_it.c **** * @brief This function handles USB global Interrupt / USB wake-up interrupt through EXTI line 18.
 191:Src/stm32f0xx_it.c **** */
 192:Src/stm32f0xx_it.c **** void USB_IRQHandler(void)
 193:Src/stm32f0xx_it.c **** {
 276              		.loc 1 193 1 is_stmt 1 view -0
 277              		.cfi_startproc
 278              		@ args = 0, pretend = 0, frame = 0
 279              		@ frame_needed = 0, uses_anonymous_args = 0
 280 0000 10B5     		push	{r4, lr}
 281              	.LCFI5:
 282              		.cfi_def_cfa_offset 8
ARM GAS  /tmp/ccrBSWeh.s 			page 9


 283              		.cfi_offset 4, -8
 284              		.cfi_offset 14, -4
 194:Src/stm32f0xx_it.c ****   /* USER CODE BEGIN USB_IRQn 0 */
 195:Src/stm32f0xx_it.c **** 
 196:Src/stm32f0xx_it.c ****   /* USER CODE END USB_IRQn 0 */
 197:Src/stm32f0xx_it.c ****   HAL_PCD_IRQHandler(&hpcd_USB_FS);
 285              		.loc 1 197 3 view .LVU26
 286 0002 0248     		ldr	r0, .L20
 287 0004 FFF7FEFF 		bl	HAL_PCD_IRQHandler
 288              	.LVL6:
 198:Src/stm32f0xx_it.c ****   /* USER CODE BEGIN USB_IRQn 1 */
 199:Src/stm32f0xx_it.c **** 
 200:Src/stm32f0xx_it.c ****   /* USER CODE END USB_IRQn 1 */
 201:Src/stm32f0xx_it.c **** }
 289              		.loc 1 201 1 is_stmt 0 view .LVU27
 290              		@ sp needed
 291 0008 10BD     		pop	{r4, pc}
 292              	.L21:
 293 000a C046     		.align	2
 294              	.L20:
 295 000c 00000000 		.word	hpcd_USB_FS
 296              		.cfi_endproc
 297              	.LFE46:
 299              		.text
 300              	.Letext0:
 301              		.file 2 "/usr/arm-none-eabi/include/machine/_default_types.h"
 302              		.file 3 "/usr/arm-none-eabi/include/sys/_stdint.h"
 303              		.file 4 "Drivers/CMSIS/Device/ST/STM32F0xx/Include/system_stm32f0xx.h"
 304              		.file 5 "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f072xb.h"
 305              		.file 6 "/usr/arm-none-eabi/include/sys/lock.h"
 306              		.file 7 "/usr/arm-none-eabi/include/sys/_types.h"
 307              		.file 8 "/usr/lib/gcc/arm-none-eabi/8.3.0/include/stddef.h"
 308              		.file 9 "/usr/arm-none-eabi/include/sys/reent.h"
 309              		.file 10 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_def.h"
 310              		.file 11 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_dma.h"
 311              		.file 12 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_pcd.h"
 312              		.file 13 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_tim.h"
 313              		.file 14 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal.h"
 314              		.file 15 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_cortex.h"
ARM GAS  /tmp/ccrBSWeh.s 			page 10


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f0xx_it.c
     /tmp/ccrBSWeh.s:16     .text.NMI_Handler:0000000000000000 $t
     /tmp/ccrBSWeh.s:24     .text.NMI_Handler:0000000000000000 NMI_Handler
     /tmp/ccrBSWeh.s:39     .text.DMA1_Channel1_IRQHandler:0000000000000000 $t
     /tmp/ccrBSWeh.s:46     .text.DMA1_Channel1_IRQHandler:0000000000000000 DMA1_Channel1_IRQHandler
     /tmp/ccrBSWeh.s:67     .text.DMA1_Channel1_IRQHandler:000000000000000c $d
     /tmp/ccrBSWeh.s:72     .text.HardFault_Handler:0000000000000000 $t
     /tmp/ccrBSWeh.s:79     .text.HardFault_Handler:0000000000000000 HardFault_Handler
     /tmp/ccrBSWeh.s:95     .text.SVC_Handler:0000000000000000 $t
     /tmp/ccrBSWeh.s:102    .text.SVC_Handler:0000000000000000 SVC_Handler
     /tmp/ccrBSWeh.s:116    .text.PendSV_Handler:0000000000000000 $t
     /tmp/ccrBSWeh.s:123    .text.PendSV_Handler:0000000000000000 PendSV_Handler
     /tmp/ccrBSWeh.s:137    .text.SysTick_Handler:0000000000000000 $t
     /tmp/ccrBSWeh.s:144    .text.SysTick_Handler:0000000000000000 SysTick_Handler
     /tmp/ccrBSWeh.s:168    .text.TIM14_IRQHandler:0000000000000000 $t
     /tmp/ccrBSWeh.s:175    .text.TIM14_IRQHandler:0000000000000000 TIM14_IRQHandler
     /tmp/ccrBSWeh.s:196    .text.TIM14_IRQHandler:000000000000000c $d
     /tmp/ccrBSWeh.s:201    .text.TIM15_IRQHandler:0000000000000000 $t
     /tmp/ccrBSWeh.s:208    .text.TIM15_IRQHandler:0000000000000000 TIM15_IRQHandler
     /tmp/ccrBSWeh.s:229    .text.TIM15_IRQHandler:000000000000000c $d
     /tmp/ccrBSWeh.s:234    .text.TIM2_IRQHandler:0000000000000000 $t
     /tmp/ccrBSWeh.s:241    .text.TIM2_IRQHandler:0000000000000000 TIM2_IRQHandler
     /tmp/ccrBSWeh.s:262    .text.TIM2_IRQHandler:000000000000000c $d
     /tmp/ccrBSWeh.s:267    .text.USB_IRQHandler:0000000000000000 $t
     /tmp/ccrBSWeh.s:274    .text.USB_IRQHandler:0000000000000000 USB_IRQHandler
     /tmp/ccrBSWeh.s:295    .text.USB_IRQHandler:000000000000000c $d

UNDEFINED SYMBOLS
HAL_DMA_IRQHandler
hdma_adc
HAL_IncTick
HAL_SYSTICK_IRQHandler
HAL_TIM_IRQHandler
htim14
htim15
htim2
HAL_PCD_IRQHandler
hpcd_USB_FS
