Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3.1 (win64) Build 2489853 Tue Mar 26 04:20:25 MDT 2019
| Date         : Wed Mar 20 13:31:08 2024
| Host         : BA3155WS03 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    26 |
| Unused register locations in slices containing registers |    79 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            4 |
|      3 |            1 |
|      4 |            3 |
|      5 |            3 |
|      8 |            5 |
|     10 |            1 |
|     12 |            1 |
|     13 |            1 |
|     15 |            1 |
|    16+ |            6 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              36 |           20 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              86 |           23 |
| Yes          | No                    | No                     |              82 |           29 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              37 |           11 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+----------------------------------------+---------------------------------------+------------------+----------------+
|  Clock Signal  |              Enable Signal             |            Set/Reset Signal           | Slice Load Count | Bel Load Count |
+----------------+----------------------------------------+---------------------------------------+------------------+----------------+
|  clk_IBUF_BUFG | uut/oled_vbat_i_1_n_0                  | uut/oled_vbat0                        |                1 |              1 |
|  clk_IBUF_BUFG | uut/oled_vdd_i_2_n_0                   | uut/oled_vdd0                         |                1 |              1 |
|  clk_IBUF_BUFG | uut/oled_res_i_1_n_0                   |                                       |                1 |              1 |
|  clk_IBUF_BUFG | uut/oled_dc_i_1_n_0                    |                                       |                1 |              1 |
|  clk_IBUF_BUFG | uut/write_byte_count[2]_i_2_n_0        | uut/write_byte_count0                 |                1 |              3 |
|  clk_IBUF_BUFG | uut/startup_count[3]_i_1_n_0           |                                       |                1 |              4 |
|  clk_IBUF_BUFG | uut/write_base_addr                    |                                       |                2 |              4 |
|  clk_IBUF_BUFG | uut/SPI_CTRL/shift_counter[3]_i_2_n_0  | uut/SPI_CTRL/shift_counter[3]_i_1_n_0 |                1 |              4 |
|  clk_IBUF_BUFG |                                        | uut/SPI_CTRL/counter[4]_i_1_n_0       |                2 |              5 |
|  clk_IBUF_BUFG | uut/after_state[5]_i_1_n_0             |                                       |                3 |              5 |
|  clk_IBUF_BUFG | uut/temp_page[1]_i_1_n_0               |                                       |                3 |              5 |
|  clk_IBUF_BUFG | uut/temp_delay_ms[7]_i_2_n_0           | uut/oled_vbat0                        |                2 |              8 |
|  clk_IBUF_BUFG | uut/temp_spi_data[7]_i_2_n_0           | uut/temp_spi_data0                    |                2 |              8 |
|  clk_IBUF_BUFG | uut/SPI_CTRL/shift_register[7]_i_1_n_0 |                                       |                1 |              8 |
|  clk_IBUF_BUFG | uut/MS_DELAY/E[0]                      |                                       |                5 |              8 |
|  clk_IBUF_BUFG | uut/MS_DELAY/stop_time_0               |                                       |                3 |              8 |
|  clk_IBUF_BUFG | uut/temp_index[6]_i_1_n_0              |                                       |                3 |             10 |
|  clk_IBUF_BUFG | uut/MS_DELAY/ms_counter__0             | uut/MS_DELAY/ms_counter               |                3 |             12 |
|  clk_IBUF_BUFG | uut/temp_write_ascii[6]_i_1_n_0        |                                       |                3 |             13 |
|  clk_IBUF_BUFG | uut/iop_data[7]_i_1_n_0                |                                       |                3 |             15 |
|  clk_IBUF_BUFG |                                        | get_dBtnC/count[0]_i_1_n_0            |                4 |             16 |
|  clk_IBUF_BUFG |                                        | get_dBtnD/count[0]_i_1__1_n_0         |                4 |             16 |
|  clk_IBUF_BUFG |                                        | get_dBtnU/count[0]_i_1__0_n_0         |                4 |             16 |
|  clk_IBUF_BUFG |                                        | get_rstn/count[0]_i_1__2_n_0          |                4 |             16 |
|  clk_IBUF_BUFG |                                        | uut/MS_DELAY/clk_counter              |                5 |             17 |
|  clk_IBUF_BUFG |                                        |                                       |               20 |             36 |
+----------------+----------------------------------------+---------------------------------------+------------------+----------------+


