// This program was cloned from: https://github.com/rsnikhil/RISCV_Piccolo_v1
// License: MIT License

//
// Generated by Bluespec Compiler, version 2016.03.beta1 (build 34761, 2016-03-16)
//
// On Sat Jul  9 18:53:10 EDT 2016
//
//
// Ports:
// Name                         I/O  size props
// RDY_server_reset_request_put   O     1 reg
// RDY_server_reset_response_get  O     1 reg
// RDY_v_from_initiators_0_request_put  O     1 reg
// v_from_initiators_0_response_get  O    39 reg
// RDY_v_from_initiators_0_response_get  O     1 reg
// RDY_v_from_initiators_1_request_put  O     1 reg
// v_from_initiators_1_response_get  O    39 reg
// RDY_v_from_initiators_1_response_get  O     1 reg
// RDY_v_from_initiators_2_request_put  O     1 reg
// v_from_initiators_2_response_get  O    39 reg
// RDY_v_from_initiators_2_response_get  O     1 reg
// v_to_targets_0_request_get     O    70 reg
// RDY_v_to_targets_0_request_get  O     1 reg
// RDY_v_to_targets_0_response_put  O     1 reg
// v_to_targets_1_request_get     O    70 reg
// RDY_v_to_targets_1_request_get  O     1 reg
// RDY_v_to_targets_1_response_put  O     1 reg
// v_to_targets_2_request_get     O    70 reg
// RDY_v_to_targets_2_request_get  O     1 reg
// RDY_v_to_targets_2_response_put  O     1 reg
// CLK                            I     1 clock
// RST_N                          I     1 reset
// v_from_initiators_0_request_put  I    70 reg
// v_from_initiators_1_request_put  I    70 reg
// v_from_initiators_2_request_put  I    70 reg
// v_to_targets_0_response_put    I    39 reg
// v_to_targets_1_response_put    I    39 reg
// v_to_targets_2_response_put    I    39 reg
// EN_server_reset_request_put    I     1
// EN_server_reset_response_get   I     1
// EN_v_from_initiators_0_request_put  I     1
// EN_v_from_initiators_1_request_put  I     1
// EN_v_from_initiators_2_request_put  I     1
// EN_v_to_targets_0_response_put  I     1
// EN_v_to_targets_1_response_put  I     1
// EN_v_to_targets_2_response_put  I     1
// EN_v_from_initiators_0_response_get  I     1
// EN_v_from_initiators_1_response_get  I     1
// EN_v_from_initiators_2_response_get  I     1
// EN_v_to_targets_0_request_get  I     1
// EN_v_to_targets_1_request_get  I     1
// EN_v_to_targets_2_request_get  I     1
//
// No combinational paths from inputs to outputs
//
//

`ifdef BSV_ASSIGNMENT_DELAY
`else
  `define BSV_ASSIGNMENT_DELAY
`endif

`ifdef BSV_POSITIVE_RESET
  `define BSV_RESET_VALUE 1'b1
  `define BSV_RESET_EDGE posedge
`else
  `define BSV_RESET_VALUE 1'b0
  `define BSV_RESET_EDGE negedge
`endif

module mkFabric(CLK,
		RST_N,

		EN_server_reset_request_put,
		RDY_server_reset_request_put,

		EN_server_reset_response_get,
		RDY_server_reset_response_get,

		v_from_initiators_0_request_put,
		EN_v_from_initiators_0_request_put,
		RDY_v_from_initiators_0_request_put,

		EN_v_from_initiators_0_response_get,
		v_from_initiators_0_response_get,
		RDY_v_from_initiators_0_response_get,

		v_from_initiators_1_request_put,
		EN_v_from_initiators_1_request_put,
		RDY_v_from_initiators_1_request_put,

		EN_v_from_initiators_1_response_get,
		v_from_initiators_1_response_get,
		RDY_v_from_initiators_1_response_get,

		v_from_initiators_2_request_put,
		EN_v_from_initiators_2_request_put,
		RDY_v_from_initiators_2_request_put,

		EN_v_from_initiators_2_response_get,
		v_from_initiators_2_response_get,
		RDY_v_from_initiators_2_response_get,

		EN_v_to_targets_0_request_get,
		v_to_targets_0_request_get,
		RDY_v_to_targets_0_request_get,

		v_to_targets_0_response_put,
		EN_v_to_targets_0_response_put,
		RDY_v_to_targets_0_response_put,

		EN_v_to_targets_1_request_get,
		v_to_targets_1_request_get,
		RDY_v_to_targets_1_request_get,

		v_to_targets_1_response_put,
		EN_v_to_targets_1_response_put,
		RDY_v_to_targets_1_response_put,

		EN_v_to_targets_2_request_get,
		v_to_targets_2_request_get,
		RDY_v_to_targets_2_request_get,

		v_to_targets_2_response_put,
		EN_v_to_targets_2_response_put,
		RDY_v_to_targets_2_response_put);
  input  CLK;
  input  RST_N;

  // action method server_reset_request_put
  input  EN_server_reset_request_put;
  output RDY_server_reset_request_put;

  // action method server_reset_response_get
  input  EN_server_reset_response_get;
  output RDY_server_reset_response_get;

  // action method v_from_initiators_0_request_put
  input  [69 : 0] v_from_initiators_0_request_put;
  input  EN_v_from_initiators_0_request_put;
  output RDY_v_from_initiators_0_request_put;

  // actionvalue method v_from_initiators_0_response_get
  input  EN_v_from_initiators_0_response_get;
  output [38 : 0] v_from_initiators_0_response_get;
  output RDY_v_from_initiators_0_response_get;

  // action method v_from_initiators_1_request_put
  input  [69 : 0] v_from_initiators_1_request_put;
  input  EN_v_from_initiators_1_request_put;
  output RDY_v_from_initiators_1_request_put;

  // actionvalue method v_from_initiators_1_response_get
  input  EN_v_from_initiators_1_response_get;
  output [38 : 0] v_from_initiators_1_response_get;
  output RDY_v_from_initiators_1_response_get;

  // action method v_from_initiators_2_request_put
  input  [69 : 0] v_from_initiators_2_request_put;
  input  EN_v_from_initiators_2_request_put;
  output RDY_v_from_initiators_2_request_put;

  // actionvalue method v_from_initiators_2_response_get
  input  EN_v_from_initiators_2_response_get;
  output [38 : 0] v_from_initiators_2_response_get;
  output RDY_v_from_initiators_2_response_get;

  // actionvalue method v_to_targets_0_request_get
  input  EN_v_to_targets_0_request_get;
  output [69 : 0] v_to_targets_0_request_get;
  output RDY_v_to_targets_0_request_get;

  // action method v_to_targets_0_response_put
  input  [38 : 0] v_to_targets_0_response_put;
  input  EN_v_to_targets_0_response_put;
  output RDY_v_to_targets_0_response_put;

  // actionvalue method v_to_targets_1_request_get
  input  EN_v_to_targets_1_request_get;
  output [69 : 0] v_to_targets_1_request_get;
  output RDY_v_to_targets_1_request_get;

  // action method v_to_targets_1_response_put
  input  [38 : 0] v_to_targets_1_response_put;
  input  EN_v_to_targets_1_response_put;
  output RDY_v_to_targets_1_response_put;

  // actionvalue method v_to_targets_2_request_get
  input  EN_v_to_targets_2_request_get;
  output [69 : 0] v_to_targets_2_request_get;
  output RDY_v_to_targets_2_request_get;

  // action method v_to_targets_2_response_put
  input  [38 : 0] v_to_targets_2_response_put;
  input  EN_v_to_targets_2_response_put;
  output RDY_v_to_targets_2_response_put;

  // signals for module outputs
  wire [69 : 0] v_to_targets_0_request_get,
		v_to_targets_1_request_get,
		v_to_targets_2_request_get;
  wire [38 : 0] v_from_initiators_0_response_get,
		v_from_initiators_1_response_get,
		v_from_initiators_2_response_get;
  wire RDY_server_reset_request_put,
       RDY_server_reset_response_get,
       RDY_v_from_initiators_0_request_put,
       RDY_v_from_initiators_0_response_get,
       RDY_v_from_initiators_1_request_put,
       RDY_v_from_initiators_1_response_get,
       RDY_v_from_initiators_2_request_put,
       RDY_v_from_initiators_2_response_get,
       RDY_v_to_targets_0_request_get,
       RDY_v_to_targets_0_response_put,
       RDY_v_to_targets_1_request_get,
       RDY_v_to_targets_1_response_put,
       RDY_v_to_targets_2_request_get,
       RDY_v_to_targets_2_response_put;

  // register cfg_verbosity
  reg [31 : 0] cfg_verbosity;
  wire [31 : 0] cfg_verbosity$D_IN;
  wire cfg_verbosity$EN;

  // ports of submodule f_reset_reqs
  wire f_reset_reqs$CLR,
       f_reset_reqs$DEQ,
       f_reset_reqs$EMPTY_N,
       f_reset_reqs$ENQ,
       f_reset_reqs$FULL_N;

  // ports of submodule f_reset_rsps
  wire f_reset_rsps$CLR,
       f_reset_rsps$DEQ,
       f_reset_rsps$EMPTY_N,
       f_reset_rsps$ENQ,
       f_reset_rsps$FULL_N;

  // ports of submodule vf_i_reqs_0
  wire [69 : 0] vf_i_reqs_0$D_IN, vf_i_reqs_0$D_OUT;
  wire vf_i_reqs_0$CLR,
       vf_i_reqs_0$DEQ,
       vf_i_reqs_0$EMPTY_N,
       vf_i_reqs_0$ENQ,
       vf_i_reqs_0$FULL_N;

  // ports of submodule vf_i_reqs_1
  wire [69 : 0] vf_i_reqs_1$D_IN, vf_i_reqs_1$D_OUT;
  wire vf_i_reqs_1$CLR,
       vf_i_reqs_1$DEQ,
       vf_i_reqs_1$EMPTY_N,
       vf_i_reqs_1$ENQ,
       vf_i_reqs_1$FULL_N;

  // ports of submodule vf_i_reqs_2
  wire [69 : 0] vf_i_reqs_2$D_IN, vf_i_reqs_2$D_OUT;
  wire vf_i_reqs_2$CLR,
       vf_i_reqs_2$DEQ,
       vf_i_reqs_2$EMPTY_N,
       vf_i_reqs_2$ENQ,
       vf_i_reqs_2$FULL_N;

  // ports of submodule vf_i_rsps_0
  reg [38 : 0] vf_i_rsps_0$D_IN;
  wire [38 : 0] vf_i_rsps_0$D_OUT;
  wire vf_i_rsps_0$CLR,
       vf_i_rsps_0$DEQ,
       vf_i_rsps_0$EMPTY_N,
       vf_i_rsps_0$ENQ,
       vf_i_rsps_0$FULL_N;

  // ports of submodule vf_i_rsps_1
  reg [38 : 0] vf_i_rsps_1$D_IN;
  wire [38 : 0] vf_i_rsps_1$D_OUT;
  wire vf_i_rsps_1$CLR,
       vf_i_rsps_1$DEQ,
       vf_i_rsps_1$EMPTY_N,
       vf_i_rsps_1$ENQ,
       vf_i_rsps_1$FULL_N;

  // ports of submodule vf_i_rsps_2
  reg [38 : 0] vf_i_rsps_2$D_IN;
  wire [38 : 0] vf_i_rsps_2$D_OUT;
  wire vf_i_rsps_2$CLR,
       vf_i_rsps_2$DEQ,
       vf_i_rsps_2$EMPTY_N,
       vf_i_rsps_2$ENQ,
       vf_i_rsps_2$FULL_N;

  // ports of submodule vf_t_reqs_0
  reg [69 : 0] vf_t_reqs_0$D_IN;
  wire [69 : 0] vf_t_reqs_0$D_OUT;
  wire vf_t_reqs_0$CLR,
       vf_t_reqs_0$DEQ,
       vf_t_reqs_0$EMPTY_N,
       vf_t_reqs_0$ENQ,
       vf_t_reqs_0$FULL_N;

  // ports of submodule vf_t_reqs_1
  reg [69 : 0] vf_t_reqs_1$D_IN;
  wire [69 : 0] vf_t_reqs_1$D_OUT;
  wire vf_t_reqs_1$CLR,
       vf_t_reqs_1$DEQ,
       vf_t_reqs_1$EMPTY_N,
       vf_t_reqs_1$ENQ,
       vf_t_reqs_1$FULL_N;

  // ports of submodule vf_t_reqs_2
  reg [69 : 0] vf_t_reqs_2$D_IN;
  wire [69 : 0] vf_t_reqs_2$D_OUT;
  wire vf_t_reqs_2$CLR,
       vf_t_reqs_2$DEQ,
       vf_t_reqs_2$EMPTY_N,
       vf_t_reqs_2$ENQ,
       vf_t_reqs_2$FULL_N;

  // ports of submodule vf_t_reqs_3
  reg [69 : 0] vf_t_reqs_3$D_IN;
  wire [69 : 0] vf_t_reqs_3$D_OUT;
  wire vf_t_reqs_3$CLR,
       vf_t_reqs_3$DEQ,
       vf_t_reqs_3$EMPTY_N,
       vf_t_reqs_3$ENQ,
       vf_t_reqs_3$FULL_N;

  // ports of submodule vf_t_rsps_0
  wire [38 : 0] vf_t_rsps_0$D_IN, vf_t_rsps_0$D_OUT;
  wire vf_t_rsps_0$CLR,
       vf_t_rsps_0$DEQ,
       vf_t_rsps_0$EMPTY_N,
       vf_t_rsps_0$ENQ,
       vf_t_rsps_0$FULL_N;

  // ports of submodule vf_t_rsps_1
  wire [38 : 0] vf_t_rsps_1$D_IN, vf_t_rsps_1$D_OUT;
  wire vf_t_rsps_1$CLR,
       vf_t_rsps_1$DEQ,
       vf_t_rsps_1$EMPTY_N,
       vf_t_rsps_1$ENQ,
       vf_t_rsps_1$FULL_N;

  // ports of submodule vf_t_rsps_2
  wire [38 : 0] vf_t_rsps_2$D_IN, vf_t_rsps_2$D_OUT;
  wire vf_t_rsps_2$CLR,
       vf_t_rsps_2$DEQ,
       vf_t_rsps_2$EMPTY_N,
       vf_t_rsps_2$ENQ,
       vf_t_rsps_2$FULL_N;

  // ports of submodule vf_t_rsps_3
  wire [38 : 0] vf_t_rsps_3$D_IN, vf_t_rsps_3$D_OUT;
  wire vf_t_rsps_3$CLR,
       vf_t_rsps_3$DEQ,
       vf_t_rsps_3$EMPTY_N,
       vf_t_rsps_3$ENQ,
       vf_t_rsps_3$FULL_N;

  // rule scheduling signals
  wire CAN_FIRE_RL_rl_initiators_to_targets,
       CAN_FIRE_RL_rl_initiators_to_targets_1,
       CAN_FIRE_RL_rl_initiators_to_targets_2,
       CAN_FIRE_RL_rl_process_config_reqs,
       CAN_FIRE_RL_rl_reset,
       CAN_FIRE_RL_rl_targets_to_initiators,
       CAN_FIRE_RL_rl_targets_to_initiators_1,
       CAN_FIRE_RL_rl_targets_to_initiators_2,
       CAN_FIRE_RL_rl_targets_to_initiators_3,
       CAN_FIRE_server_reset_request_put,
       CAN_FIRE_server_reset_response_get,
       CAN_FIRE_v_from_initiators_0_request_put,
       CAN_FIRE_v_from_initiators_0_response_get,
       CAN_FIRE_v_from_initiators_1_request_put,
       CAN_FIRE_v_from_initiators_1_response_get,
       CAN_FIRE_v_from_initiators_2_request_put,
       CAN_FIRE_v_from_initiators_2_response_get,
       CAN_FIRE_v_to_targets_0_request_get,
       CAN_FIRE_v_to_targets_0_response_put,
       CAN_FIRE_v_to_targets_1_request_get,
       CAN_FIRE_v_to_targets_1_response_put,
       CAN_FIRE_v_to_targets_2_request_get,
       CAN_FIRE_v_to_targets_2_response_put,
       WILL_FIRE_RL_rl_initiators_to_targets,
       WILL_FIRE_RL_rl_initiators_to_targets_1,
       WILL_FIRE_RL_rl_initiators_to_targets_2,
       WILL_FIRE_RL_rl_process_config_reqs,
       WILL_FIRE_RL_rl_reset,
       WILL_FIRE_RL_rl_targets_to_initiators,
       WILL_FIRE_RL_rl_targets_to_initiators_1,
       WILL_FIRE_RL_rl_targets_to_initiators_2,
       WILL_FIRE_RL_rl_targets_to_initiators_3,
       WILL_FIRE_server_reset_request_put,
       WILL_FIRE_server_reset_response_get,
       WILL_FIRE_v_from_initiators_0_request_put,
       WILL_FIRE_v_from_initiators_0_response_get,
       WILL_FIRE_v_from_initiators_1_request_put,
       WILL_FIRE_v_from_initiators_1_response_get,
       WILL_FIRE_v_from_initiators_2_request_put,
       WILL_FIRE_v_from_initiators_2_response_get,
       WILL_FIRE_v_to_targets_0_request_get,
       WILL_FIRE_v_to_targets_0_response_put,
       WILL_FIRE_v_to_targets_1_request_get,
       WILL_FIRE_v_to_targets_1_response_put,
       WILL_FIRE_v_to_targets_2_request_get,
       WILL_FIRE_v_to_targets_2_response_put;

  // inputs to muxes for submodule ports
  wire MUX_vf_i_rsps_0$enq_1__SEL_1,
       MUX_vf_i_rsps_0$enq_1__SEL_2,
       MUX_vf_i_rsps_0$enq_1__SEL_3,
       MUX_vf_i_rsps_0$enq_1__SEL_4,
       MUX_vf_i_rsps_1$enq_1__SEL_1,
       MUX_vf_i_rsps_1$enq_1__SEL_2,
       MUX_vf_i_rsps_1$enq_1__SEL_3,
       MUX_vf_i_rsps_1$enq_1__SEL_4,
       MUX_vf_i_rsps_2$enq_1__SEL_1,
       MUX_vf_i_rsps_2$enq_1__SEL_2,
       MUX_vf_i_rsps_2$enq_1__SEL_3,
       MUX_vf_i_rsps_2$enq_1__SEL_4,
       MUX_vf_t_reqs_0$enq_1__SEL_1,
       MUX_vf_t_reqs_0$enq_1__SEL_2,
       MUX_vf_t_reqs_0$enq_1__SEL_3,
       MUX_vf_t_reqs_1$enq_1__SEL_1,
       MUX_vf_t_reqs_1$enq_1__SEL_2,
       MUX_vf_t_reqs_1$enq_1__SEL_3,
       MUX_vf_t_reqs_2$enq_1__SEL_1,
       MUX_vf_t_reqs_2$enq_1__SEL_2,
       MUX_vf_t_reqs_2$enq_1__SEL_3,
       MUX_vf_t_reqs_3$enq_1__SEL_1,
       MUX_vf_t_reqs_3$enq_1__SEL_2,
       MUX_vf_t_reqs_3$enq_1__SEL_3;

  // remaining internal signals
  reg [31 : 0] v__h3260,
	       v__h3266,
	       v__h3429,
	       v__h3435,
	       v__h3861,
	       v__h3867,
	       v__h4112,
	       v__h4118,
	       v__h4444,
	       v__h4450,
	       v__h4697,
	       v__h4703,
	       v__h5029,
	       v__h5035,
	       v__h5302,
	       v__h5308,
	       v__h5580,
	       v__h5586,
	       v__h5827,
	       v__h5833,
	       v__h6099,
	       v__h6105,
	       v__h6348,
	       v__h6354,
	       v__h6620,
	       v__h6626,
	       v__h6871,
	       v__h6877,
	       v__h7143,
	       v__h7149,
	       v__h7542,
	       v__h7548,
	       v__h7725,
	       v__h7731,
	       v__h7848,
	       v__h7854;
  reg CASE_IF_vf_i_reqs_0_first__0_BITS_63_TO_32_1_U_ETC___d33,
      CASE_IF_vf_i_reqs_1_first__6_BITS_63_TO_32_7_U_ETC___d115,
      CASE_IF_vf_i_reqs_2_first__76_BITS_63_TO_32_77_ETC___d195,
      CASE_vf_t_rsps_0D_OUT_BITS_38_TO_37_0_vf_i_rs_ETC__q1,
      CASE_vf_t_rsps_1D_OUT_BITS_38_TO_37_0_vf_i_rs_ETC__q2,
      CASE_vf_t_rsps_2D_OUT_BITS_38_TO_37_0_vf_i_rs_ETC__q3,
      CASE_vf_t_rsps_3D_OUT_BITS_38_TO_37_0_vf_i_rs_ETC__q4;
  wire [31 : 0] fabric_rsp_word__h7997,
		y_avValue_snd__h7816,
		y_avValue_snd__h7968;
  wire [1 : 0] IF_NOT_vf_i_reqs_0_first__0_BITS_63_TO_32_1_UL_ETC___d27,
	       IF_NOT_vf_i_reqs_1_first__6_BITS_63_TO_32_7_UL_ETC___d113,
	       IF_NOT_vf_i_reqs_2_first__76_BITS_63_TO_32_77__ETC___d193,
	       target_id__h3387,
	       target_id__h4070,
	       target_id__h4655;
  wire NOT_cfg_verbosity_read_SLE_1_7_8_AND_vf_i_reqs_ETC___d151,
       NOT_cfg_verbosity_read_SLE_1_7_8_AND_vf_i_reqs_ETC___d231,
       NOT_cfg_verbosity_read_SLE_1_7_8_AND_vf_i_reqs_ETC___d71,
       NOT_cfg_verbosity_read_SLE_1_7___d68,
       NOT_vf_i_reqs_0_first__0_BITS_63_TO_32_1_ULE_2_ETC___d76,
       NOT_vf_i_reqs_0_first__0_BITS_63_TO_32_1_ULE_2_ETC___d81,
       NOT_vf_i_reqs_0_first__0_BITS_63_TO_32_1_ULE_2_ETC___d86,
       NOT_vf_i_reqs_1_first__6_BITS_63_TO_32_7_ULE_2_ETC___d156,
       NOT_vf_i_reqs_1_first__6_BITS_63_TO_32_7_ULE_2_ETC___d161,
       NOT_vf_i_reqs_1_first__6_BITS_63_TO_32_7_ULE_2_ETC___d166,
       NOT_vf_i_reqs_2_first__76_BITS_63_TO_32_77_ULE_ETC___d236,
       NOT_vf_i_reqs_2_first__76_BITS_63_TO_32_77_ULE_ETC___d241,
       NOT_vf_i_reqs_2_first__76_BITS_63_TO_32_77_ULE_ETC___d246,
       NOT_vf_t_reqs_3_first__89_BITS_63_TO_32_90_ULT_ETC___d504,
       NOT_vf_t_reqs_3_first__89_BITS_63_TO_32_90_ULT_ETC___d516,
       vf_i_reqs_0_first__0_BITS_63_TO_32_1_ULE_2097151___d12,
       vf_i_reqs_0_first__0_BITS_63_TO_32_1_ULE_32212_ETC___d15,
       vf_i_reqs_0_first__0_BITS_63_TO_32_1_ULE_32212_ETC___d24,
       vf_i_reqs_0_first__0_BITS_63_TO_32_1_ULE_32306_ETC___d20,
       vf_i_reqs_0_first__0_BITS_63_TO_32_1_ULT_0xC00_ETC___d13,
       vf_i_reqs_0_first__0_BITS_63_TO_32_1_ULT_0xC00_ETC___d22,
       vf_i_reqs_0_first__0_BITS_63_TO_32_1_ULT_0xC09_ETC___d18,
       vf_i_reqs_1_first__6_BITS_63_TO_32_7_ULE_2097151___d98,
       vf_i_reqs_1_first__6_BITS_63_TO_32_7_ULE_32212_ETC___d101,
       vf_i_reqs_1_first__6_BITS_63_TO_32_7_ULE_32212_ETC___d110,
       vf_i_reqs_1_first__6_BITS_63_TO_32_7_ULE_32306_ETC___d106,
       vf_i_reqs_1_first__6_BITS_63_TO_32_7_ULT_0xC00_ETC___d108,
       vf_i_reqs_1_first__6_BITS_63_TO_32_7_ULT_0xC00_ETC___d99,
       vf_i_reqs_1_first__6_BITS_63_TO_32_7_ULT_0xC09_ETC___d104,
       vf_i_reqs_2_first__76_BITS_63_TO_32_77_ULE_209_ETC___d178,
       vf_i_reqs_2_first__76_BITS_63_TO_32_77_ULE_322_ETC___d181,
       vf_i_reqs_2_first__76_BITS_63_TO_32_77_ULE_322_ETC___d190,
       vf_i_reqs_2_first__76_BITS_63_TO_32_77_ULE_323_ETC___d186,
       vf_i_reqs_2_first__76_BITS_63_TO_32_77_ULT_0xC_ETC___d179,
       vf_i_reqs_2_first__76_BITS_63_TO_32_77_ULT_0xC_ETC___d184,
       vf_i_reqs_2_first__76_BITS_63_TO_32_77_ULT_0xC_ETC___d188,
       vf_t_reqs_3_first__89_BITS_63_TO_32_90_ULE_322_ETC___d493,
       vf_t_reqs_3_first__89_BITS_63_TO_32_90_ULT_0xC_ETC___d491,
       vf_t_reqs_3_first__89_BITS_63_TO_32_90_ULT_0xC_ETC___d546;

  // action method server_reset_request_put
  assign RDY_server_reset_request_put = f_reset_reqs$FULL_N ;
  assign CAN_FIRE_server_reset_request_put = f_reset_reqs$FULL_N ;
  assign WILL_FIRE_server_reset_request_put = EN_server_reset_request_put ;

  // action method server_reset_response_get
  assign RDY_server_reset_response_get = f_reset_rsps$EMPTY_N ;
  assign CAN_FIRE_server_reset_response_get = f_reset_rsps$EMPTY_N ;
  assign WILL_FIRE_server_reset_response_get = EN_server_reset_response_get ;

  // action method v_from_initiators_0_request_put
  assign RDY_v_from_initiators_0_request_put = vf_i_reqs_0$FULL_N ;
  assign CAN_FIRE_v_from_initiators_0_request_put = vf_i_reqs_0$FULL_N ;
  assign WILL_FIRE_v_from_initiators_0_request_put =
	     EN_v_from_initiators_0_request_put ;

  // actionvalue method v_from_initiators_0_response_get
  assign v_from_initiators_0_response_get = vf_i_rsps_0$D_OUT ;
  assign RDY_v_from_initiators_0_response_get = vf_i_rsps_0$EMPTY_N ;
  assign CAN_FIRE_v_from_initiators_0_response_get = vf_i_rsps_0$EMPTY_N ;
  assign WILL_FIRE_v_from_initiators_0_response_get =
	     EN_v_from_initiators_0_response_get ;

  // action method v_from_initiators_1_request_put
  assign RDY_v_from_initiators_1_request_put = vf_i_reqs_1$FULL_N ;
  assign CAN_FIRE_v_from_initiators_1_request_put = vf_i_reqs_1$FULL_N ;
  assign WILL_FIRE_v_from_initiators_1_request_put =
	     EN_v_from_initiators_1_request_put ;

  // actionvalue method v_from_initiators_1_response_get
  assign v_from_initiators_1_response_get = vf_i_rsps_1$D_OUT ;
  assign RDY_v_from_initiators_1_response_get = vf_i_rsps_1$EMPTY_N ;
  assign CAN_FIRE_v_from_initiators_1_response_get = vf_i_rsps_1$EMPTY_N ;
  assign WILL_FIRE_v_from_initiators_1_response_get =
	     EN_v_from_initiators_1_response_get ;

  // action method v_from_initiators_2_request_put
  assign RDY_v_from_initiators_2_request_put = vf_i_reqs_2$FULL_N ;
  assign CAN_FIRE_v_from_initiators_2_request_put = vf_i_reqs_2$FULL_N ;
  assign WILL_FIRE_v_from_initiators_2_request_put =
	     EN_v_from_initiators_2_request_put ;

  // actionvalue method v_from_initiators_2_response_get
  assign v_from_initiators_2_response_get = vf_i_rsps_2$D_OUT ;
  assign RDY_v_from_initiators_2_response_get = vf_i_rsps_2$EMPTY_N ;
  assign CAN_FIRE_v_from_initiators_2_response_get = vf_i_rsps_2$EMPTY_N ;
  assign WILL_FIRE_v_from_initiators_2_response_get =
	     EN_v_from_initiators_2_response_get ;

  // actionvalue method v_to_targets_0_request_get
  assign v_to_targets_0_request_get = vf_t_reqs_0$D_OUT ;
  assign RDY_v_to_targets_0_request_get = vf_t_reqs_0$EMPTY_N ;
  assign CAN_FIRE_v_to_targets_0_request_get = vf_t_reqs_0$EMPTY_N ;
  assign WILL_FIRE_v_to_targets_0_request_get =
	     EN_v_to_targets_0_request_get ;

  // action method v_to_targets_0_response_put
  assign RDY_v_to_targets_0_response_put = vf_t_rsps_0$FULL_N ;
  assign CAN_FIRE_v_to_targets_0_response_put = vf_t_rsps_0$FULL_N ;
  assign WILL_FIRE_v_to_targets_0_response_put =
	     EN_v_to_targets_0_response_put ;

  // actionvalue method v_to_targets_1_request_get
  assign v_to_targets_1_request_get = vf_t_reqs_1$D_OUT ;
  assign RDY_v_to_targets_1_request_get = vf_t_reqs_1$EMPTY_N ;
  assign CAN_FIRE_v_to_targets_1_request_get = vf_t_reqs_1$EMPTY_N ;
  assign WILL_FIRE_v_to_targets_1_request_get =
	     EN_v_to_targets_1_request_get ;

  // action method v_to_targets_1_response_put
  assign RDY_v_to_targets_1_response_put = vf_t_rsps_1$FULL_N ;
  assign CAN_FIRE_v_to_targets_1_response_put = vf_t_rsps_1$FULL_N ;
  assign WILL_FIRE_v_to_targets_1_response_put =
	     EN_v_to_targets_1_response_put ;

  // actionvalue method v_to_targets_2_request_get
  assign v_to_targets_2_request_get = vf_t_reqs_2$D_OUT ;
  assign RDY_v_to_targets_2_request_get = vf_t_reqs_2$EMPTY_N ;
  assign CAN_FIRE_v_to_targets_2_request_get = vf_t_reqs_2$EMPTY_N ;
  assign WILL_FIRE_v_to_targets_2_request_get =
	     EN_v_to_targets_2_request_get ;

  // action method v_to_targets_2_response_put
  assign RDY_v_to_targets_2_response_put = vf_t_rsps_2$FULL_N ;
  assign CAN_FIRE_v_to_targets_2_response_put = vf_t_rsps_2$FULL_N ;
  assign WILL_FIRE_v_to_targets_2_response_put =
	     EN_v_to_targets_2_response_put ;

  // submodule f_reset_reqs
  FIFO20 #(.guarded(32'd1)) f_reset_reqs(.RST(RST_N),
					 .CLK(CLK),
					 .ENQ(f_reset_reqs$ENQ),
					 .DEQ(f_reset_reqs$DEQ),
					 .CLR(f_reset_reqs$CLR),
					 .FULL_N(f_reset_reqs$FULL_N),
					 .EMPTY_N(f_reset_reqs$EMPTY_N));

  // submodule f_reset_rsps
  FIFO20 #(.guarded(32'd1)) f_reset_rsps(.RST(RST_N),
					 .CLK(CLK),
					 .ENQ(f_reset_rsps$ENQ),
					 .DEQ(f_reset_rsps$DEQ),
					 .CLR(f_reset_rsps$CLR),
					 .FULL_N(f_reset_rsps$FULL_N),
					 .EMPTY_N(f_reset_rsps$EMPTY_N));

  // submodule vf_i_reqs_0
  FIFO2 #(.width(32'd70), .guarded(32'd1)) vf_i_reqs_0(.RST(RST_N),
						       .CLK(CLK),
						       .D_IN(vf_i_reqs_0$D_IN),
						       .ENQ(vf_i_reqs_0$ENQ),
						       .DEQ(vf_i_reqs_0$DEQ),
						       .CLR(vf_i_reqs_0$CLR),
						       .D_OUT(vf_i_reqs_0$D_OUT),
						       .FULL_N(vf_i_reqs_0$FULL_N),
						       .EMPTY_N(vf_i_reqs_0$EMPTY_N));

  // submodule vf_i_reqs_1
  FIFO2 #(.width(32'd70), .guarded(32'd1)) vf_i_reqs_1(.RST(RST_N),
						       .CLK(CLK),
						       .D_IN(vf_i_reqs_1$D_IN),
						       .ENQ(vf_i_reqs_1$ENQ),
						       .DEQ(vf_i_reqs_1$DEQ),
						       .CLR(vf_i_reqs_1$CLR),
						       .D_OUT(vf_i_reqs_1$D_OUT),
						       .FULL_N(vf_i_reqs_1$FULL_N),
						       .EMPTY_N(vf_i_reqs_1$EMPTY_N));

  // submodule vf_i_reqs_2
  FIFO2 #(.width(32'd70), .guarded(32'd1)) vf_i_reqs_2(.RST(RST_N),
						       .CLK(CLK),
						       .D_IN(vf_i_reqs_2$D_IN),
						       .ENQ(vf_i_reqs_2$ENQ),
						       .DEQ(vf_i_reqs_2$DEQ),
						       .CLR(vf_i_reqs_2$CLR),
						       .D_OUT(vf_i_reqs_2$D_OUT),
						       .FULL_N(vf_i_reqs_2$FULL_N),
						       .EMPTY_N(vf_i_reqs_2$EMPTY_N));

  // submodule vf_i_rsps_0
  FIFO2 #(.width(32'd39), .guarded(32'd1)) vf_i_rsps_0(.RST(RST_N),
						       .CLK(CLK),
						       .D_IN(vf_i_rsps_0$D_IN),
						       .ENQ(vf_i_rsps_0$ENQ),
						       .DEQ(vf_i_rsps_0$DEQ),
						       .CLR(vf_i_rsps_0$CLR),
						       .D_OUT(vf_i_rsps_0$D_OUT),
						       .FULL_N(vf_i_rsps_0$FULL_N),
						       .EMPTY_N(vf_i_rsps_0$EMPTY_N));

  // submodule vf_i_rsps_1
  FIFO2 #(.width(32'd39), .guarded(32'd1)) vf_i_rsps_1(.RST(RST_N),
						       .CLK(CLK),
						       .D_IN(vf_i_rsps_1$D_IN),
						       .ENQ(vf_i_rsps_1$ENQ),
						       .DEQ(vf_i_rsps_1$DEQ),
						       .CLR(vf_i_rsps_1$CLR),
						       .D_OUT(vf_i_rsps_1$D_OUT),
						       .FULL_N(vf_i_rsps_1$FULL_N),
						       .EMPTY_N(vf_i_rsps_1$EMPTY_N));

  // submodule vf_i_rsps_2
  FIFO2 #(.width(32'd39), .guarded(32'd1)) vf_i_rsps_2(.RST(RST_N),
						       .CLK(CLK),
						       .D_IN(vf_i_rsps_2$D_IN),
						       .ENQ(vf_i_rsps_2$ENQ),
						       .DEQ(vf_i_rsps_2$DEQ),
						       .CLR(vf_i_rsps_2$CLR),
						       .D_OUT(vf_i_rsps_2$D_OUT),
						       .FULL_N(vf_i_rsps_2$FULL_N),
						       .EMPTY_N(vf_i_rsps_2$EMPTY_N));

  // submodule vf_t_reqs_0
  FIFO2 #(.width(32'd70), .guarded(32'd1)) vf_t_reqs_0(.RST(RST_N),
						       .CLK(CLK),
						       .D_IN(vf_t_reqs_0$D_IN),
						       .ENQ(vf_t_reqs_0$ENQ),
						       .DEQ(vf_t_reqs_0$DEQ),
						       .CLR(vf_t_reqs_0$CLR),
						       .D_OUT(vf_t_reqs_0$D_OUT),
						       .FULL_N(vf_t_reqs_0$FULL_N),
						       .EMPTY_N(vf_t_reqs_0$EMPTY_N));

  // submodule vf_t_reqs_1
  FIFO2 #(.width(32'd70), .guarded(32'd1)) vf_t_reqs_1(.RST(RST_N),
						       .CLK(CLK),
						       .D_IN(vf_t_reqs_1$D_IN),
						       .ENQ(vf_t_reqs_1$ENQ),
						       .DEQ(vf_t_reqs_1$DEQ),
						       .CLR(vf_t_reqs_1$CLR),
						       .D_OUT(vf_t_reqs_1$D_OUT),
						       .FULL_N(vf_t_reqs_1$FULL_N),
						       .EMPTY_N(vf_t_reqs_1$EMPTY_N));

  // submodule vf_t_reqs_2
  FIFO2 #(.width(32'd70), .guarded(32'd1)) vf_t_reqs_2(.RST(RST_N),
						       .CLK(CLK),
						       .D_IN(vf_t_reqs_2$D_IN),
						       .ENQ(vf_t_reqs_2$ENQ),
						       .DEQ(vf_t_reqs_2$DEQ),
						       .CLR(vf_t_reqs_2$CLR),
						       .D_OUT(vf_t_reqs_2$D_OUT),
						       .FULL_N(vf_t_reqs_2$FULL_N),
						       .EMPTY_N(vf_t_reqs_2$EMPTY_N));

  // submodule vf_t_reqs_3
  FIFO2 #(.width(32'd70), .guarded(32'd1)) vf_t_reqs_3(.RST(RST_N),
						       .CLK(CLK),
						       .D_IN(vf_t_reqs_3$D_IN),
						       .ENQ(vf_t_reqs_3$ENQ),
						       .DEQ(vf_t_reqs_3$DEQ),
						       .CLR(vf_t_reqs_3$CLR),
						       .D_OUT(vf_t_reqs_3$D_OUT),
						       .FULL_N(vf_t_reqs_3$FULL_N),
						       .EMPTY_N(vf_t_reqs_3$EMPTY_N));

  // submodule vf_t_rsps_0
  FIFO2 #(.width(32'd39), .guarded(32'd1)) vf_t_rsps_0(.RST(RST_N),
						       .CLK(CLK),
						       .D_IN(vf_t_rsps_0$D_IN),
						       .ENQ(vf_t_rsps_0$ENQ),
						       .DEQ(vf_t_rsps_0$DEQ),
						       .CLR(vf_t_rsps_0$CLR),
						       .D_OUT(vf_t_rsps_0$D_OUT),
						       .FULL_N(vf_t_rsps_0$FULL_N),
						       .EMPTY_N(vf_t_rsps_0$EMPTY_N));

  // submodule vf_t_rsps_1
  FIFO2 #(.width(32'd39), .guarded(32'd1)) vf_t_rsps_1(.RST(RST_N),
						       .CLK(CLK),
						       .D_IN(vf_t_rsps_1$D_IN),
						       .ENQ(vf_t_rsps_1$ENQ),
						       .DEQ(vf_t_rsps_1$DEQ),
						       .CLR(vf_t_rsps_1$CLR),
						       .D_OUT(vf_t_rsps_1$D_OUT),
						       .FULL_N(vf_t_rsps_1$FULL_N),
						       .EMPTY_N(vf_t_rsps_1$EMPTY_N));

  // submodule vf_t_rsps_2
  FIFO2 #(.width(32'd39), .guarded(32'd1)) vf_t_rsps_2(.RST(RST_N),
						       .CLK(CLK),
						       .D_IN(vf_t_rsps_2$D_IN),
						       .ENQ(vf_t_rsps_2$ENQ),
						       .DEQ(vf_t_rsps_2$DEQ),
						       .CLR(vf_t_rsps_2$CLR),
						       .D_OUT(vf_t_rsps_2$D_OUT),
						       .FULL_N(vf_t_rsps_2$FULL_N),
						       .EMPTY_N(vf_t_rsps_2$EMPTY_N));

  // submodule vf_t_rsps_3
  FIFO2 #(.width(32'd39), .guarded(32'd1)) vf_t_rsps_3(.RST(RST_N),
						       .CLK(CLK),
						       .D_IN(vf_t_rsps_3$D_IN),
						       .ENQ(vf_t_rsps_3$ENQ),
						       .DEQ(vf_t_rsps_3$DEQ),
						       .CLR(vf_t_rsps_3$CLR),
						       .D_OUT(vf_t_rsps_3$D_OUT),
						       .FULL_N(vf_t_rsps_3$FULL_N),
						       .EMPTY_N(vf_t_rsps_3$EMPTY_N));

  // rule RL_rl_initiators_to_targets
  assign CAN_FIRE_RL_rl_initiators_to_targets =
	     vf_i_reqs_0$EMPTY_N &&
	     CASE_IF_vf_i_reqs_0_first__0_BITS_63_TO_32_1_U_ETC___d33 ;
  assign WILL_FIRE_RL_rl_initiators_to_targets =
	     CAN_FIRE_RL_rl_initiators_to_targets ;

  // rule RL_rl_initiators_to_targets_1
  assign CAN_FIRE_RL_rl_initiators_to_targets_1 =
	     vf_i_reqs_1$EMPTY_N &&
	     CASE_IF_vf_i_reqs_1_first__6_BITS_63_TO_32_7_U_ETC___d115 ;
  assign WILL_FIRE_RL_rl_initiators_to_targets_1 =
	     CAN_FIRE_RL_rl_initiators_to_targets_1 &&
	     !WILL_FIRE_RL_rl_initiators_to_targets ;

  // rule RL_rl_initiators_to_targets_2
  assign CAN_FIRE_RL_rl_initiators_to_targets_2 =
	     vf_i_reqs_2$EMPTY_N &&
	     CASE_IF_vf_i_reqs_2_first__76_BITS_63_TO_32_77_ETC___d195 ;
  assign WILL_FIRE_RL_rl_initiators_to_targets_2 =
	     CAN_FIRE_RL_rl_initiators_to_targets_2 &&
	     !WILL_FIRE_RL_rl_initiators_to_targets_1 &&
	     !WILL_FIRE_RL_rl_initiators_to_targets ;

  // rule RL_rl_targets_to_initiators
  assign CAN_FIRE_RL_rl_targets_to_initiators =
	     vf_t_rsps_0$EMPTY_N &&
	     CASE_vf_t_rsps_0D_OUT_BITS_38_TO_37_0_vf_i_rs_ETC__q1 ;
  assign WILL_FIRE_RL_rl_targets_to_initiators =
	     CAN_FIRE_RL_rl_targets_to_initiators ;

  // rule RL_rl_targets_to_initiators_1
  assign CAN_FIRE_RL_rl_targets_to_initiators_1 =
	     vf_t_rsps_1$EMPTY_N &&
	     CASE_vf_t_rsps_1D_OUT_BITS_38_TO_37_0_vf_i_rs_ETC__q2 ;
  assign WILL_FIRE_RL_rl_targets_to_initiators_1 =
	     CAN_FIRE_RL_rl_targets_to_initiators_1 &&
	     !WILL_FIRE_RL_rl_targets_to_initiators ;

  // rule RL_rl_targets_to_initiators_2
  assign CAN_FIRE_RL_rl_targets_to_initiators_2 =
	     vf_t_rsps_2$EMPTY_N &&
	     CASE_vf_t_rsps_2D_OUT_BITS_38_TO_37_0_vf_i_rs_ETC__q3 ;
  assign WILL_FIRE_RL_rl_targets_to_initiators_2 =
	     CAN_FIRE_RL_rl_targets_to_initiators_2 &&
	     !WILL_FIRE_RL_rl_targets_to_initiators_1 &&
	     !WILL_FIRE_RL_rl_targets_to_initiators ;

  // rule RL_rl_targets_to_initiators_3
  assign CAN_FIRE_RL_rl_targets_to_initiators_3 =
	     vf_t_rsps_3$EMPTY_N &&
	     CASE_vf_t_rsps_3D_OUT_BITS_38_TO_37_0_vf_i_rs_ETC__q4 ;
  assign WILL_FIRE_RL_rl_targets_to_initiators_3 =
	     CAN_FIRE_RL_rl_targets_to_initiators_3 &&
	     !WILL_FIRE_RL_rl_targets_to_initiators_2 &&
	     !WILL_FIRE_RL_rl_targets_to_initiators_1 &&
	     !WILL_FIRE_RL_rl_targets_to_initiators ;

  // rule RL_rl_process_config_reqs
  assign CAN_FIRE_RL_rl_process_config_reqs =
	     vf_t_reqs_3$EMPTY_N && vf_t_rsps_3$FULL_N ;
  assign WILL_FIRE_RL_rl_process_config_reqs =
	     CAN_FIRE_RL_rl_process_config_reqs ;

  // rule RL_rl_reset
  assign CAN_FIRE_RL_rl_reset = f_reset_reqs$EMPTY_N && f_reset_rsps$FULL_N ;
  assign WILL_FIRE_RL_rl_reset = CAN_FIRE_RL_rl_reset ;

  // inputs to muxes for submodule ports
  assign MUX_vf_i_rsps_0$enq_1__SEL_1 =
	     WILL_FIRE_RL_rl_targets_to_initiators &&
	     vf_t_rsps_0$D_OUT[38:37] == 2'd0 ;
  assign MUX_vf_i_rsps_0$enq_1__SEL_2 =
	     WILL_FIRE_RL_rl_targets_to_initiators_1 &&
	     vf_t_rsps_1$D_OUT[38:37] == 2'd0 ;
  assign MUX_vf_i_rsps_0$enq_1__SEL_3 =
	     WILL_FIRE_RL_rl_targets_to_initiators_2 &&
	     vf_t_rsps_2$D_OUT[38:37] == 2'd0 ;
  assign MUX_vf_i_rsps_0$enq_1__SEL_4 =
	     WILL_FIRE_RL_rl_targets_to_initiators_3 &&
	     vf_t_rsps_3$D_OUT[38:37] == 2'd0 ;
  assign MUX_vf_i_rsps_1$enq_1__SEL_1 =
	     WILL_FIRE_RL_rl_targets_to_initiators &&
	     vf_t_rsps_0$D_OUT[38:37] == 2'd1 ;
  assign MUX_vf_i_rsps_1$enq_1__SEL_2 =
	     WILL_FIRE_RL_rl_targets_to_initiators_1 &&
	     vf_t_rsps_1$D_OUT[38:37] == 2'd1 ;
  assign MUX_vf_i_rsps_1$enq_1__SEL_3 =
	     WILL_FIRE_RL_rl_targets_to_initiators_2 &&
	     vf_t_rsps_2$D_OUT[38:37] == 2'd1 ;
  assign MUX_vf_i_rsps_1$enq_1__SEL_4 =
	     WILL_FIRE_RL_rl_targets_to_initiators_3 &&
	     vf_t_rsps_3$D_OUT[38:37] == 2'd1 ;
  assign MUX_vf_i_rsps_2$enq_1__SEL_1 =
	     WILL_FIRE_RL_rl_targets_to_initiators &&
	     vf_t_rsps_0$D_OUT[38:37] == 2'd2 ;
  assign MUX_vf_i_rsps_2$enq_1__SEL_2 =
	     WILL_FIRE_RL_rl_targets_to_initiators_1 &&
	     vf_t_rsps_1$D_OUT[38:37] == 2'd2 ;
  assign MUX_vf_i_rsps_2$enq_1__SEL_3 =
	     WILL_FIRE_RL_rl_targets_to_initiators_2 &&
	     vf_t_rsps_2$D_OUT[38:37] == 2'd2 ;
  assign MUX_vf_i_rsps_2$enq_1__SEL_4 =
	     WILL_FIRE_RL_rl_targets_to_initiators_3 &&
	     vf_t_rsps_3$D_OUT[38:37] == 2'd2 ;
  assign MUX_vf_t_reqs_0$enq_1__SEL_1 =
	     WILL_FIRE_RL_rl_initiators_to_targets &&
	     target_id__h3387 == 2'd0 ;
  assign MUX_vf_t_reqs_0$enq_1__SEL_2 =
	     WILL_FIRE_RL_rl_initiators_to_targets_1 &&
	     target_id__h4070 == 2'd0 ;
  assign MUX_vf_t_reqs_0$enq_1__SEL_3 =
	     WILL_FIRE_RL_rl_initiators_to_targets_2 &&
	     target_id__h4655 == 2'd0 ;
  assign MUX_vf_t_reqs_1$enq_1__SEL_1 =
	     WILL_FIRE_RL_rl_initiators_to_targets &&
	     target_id__h3387 == 2'd1 ;
  assign MUX_vf_t_reqs_1$enq_1__SEL_2 =
	     WILL_FIRE_RL_rl_initiators_to_targets_1 &&
	     target_id__h4070 == 2'd1 ;
  assign MUX_vf_t_reqs_1$enq_1__SEL_3 =
	     WILL_FIRE_RL_rl_initiators_to_targets_2 &&
	     target_id__h4655 == 2'd1 ;
  assign MUX_vf_t_reqs_2$enq_1__SEL_1 =
	     WILL_FIRE_RL_rl_initiators_to_targets &&
	     target_id__h3387 == 2'd2 ;
  assign MUX_vf_t_reqs_2$enq_1__SEL_2 =
	     WILL_FIRE_RL_rl_initiators_to_targets_1 &&
	     target_id__h4070 == 2'd2 ;
  assign MUX_vf_t_reqs_2$enq_1__SEL_3 =
	     WILL_FIRE_RL_rl_initiators_to_targets_2 &&
	     target_id__h4655 == 2'd2 ;
  assign MUX_vf_t_reqs_3$enq_1__SEL_1 =
	     WILL_FIRE_RL_rl_initiators_to_targets &&
	     target_id__h3387 == 2'd3 ;
  assign MUX_vf_t_reqs_3$enq_1__SEL_2 =
	     WILL_FIRE_RL_rl_initiators_to_targets_1 &&
	     target_id__h4070 == 2'd3 ;
  assign MUX_vf_t_reqs_3$enq_1__SEL_3 =
	     WILL_FIRE_RL_rl_initiators_to_targets_2 &&
	     target_id__h4655 == 2'd3 ;

  // register cfg_verbosity
  assign cfg_verbosity$D_IN = vf_t_reqs_3$D_OUT[31:0] ;
  assign cfg_verbosity$EN =
	     WILL_FIRE_RL_rl_process_config_reqs &&
	     !vf_t_reqs_3_first__89_BITS_63_TO_32_90_ULT_0xC_ETC___d491 &&
	     vf_t_reqs_3_first__89_BITS_63_TO_32_90_ULE_322_ETC___d493 &&
	     vf_t_reqs_3$D_OUT[67] &&
	     vf_t_reqs_3$D_OUT[66:64] == 3'd2 &&
	     vf_t_reqs_3$D_OUT[39:32] == 8'h01 ;

  // submodule f_reset_reqs
  assign f_reset_reqs$ENQ = EN_server_reset_request_put ;
  assign f_reset_reqs$DEQ = CAN_FIRE_RL_rl_reset ;
  assign f_reset_reqs$CLR = 1'b0 ;

  // submodule f_reset_rsps
  assign f_reset_rsps$ENQ = CAN_FIRE_RL_rl_reset ;
  assign f_reset_rsps$DEQ = EN_server_reset_response_get ;
  assign f_reset_rsps$CLR = 1'b0 ;

  // submodule vf_i_reqs_0
  assign vf_i_reqs_0$D_IN = v_from_initiators_0_request_put ;
  assign vf_i_reqs_0$ENQ = EN_v_from_initiators_0_request_put ;
  assign vf_i_reqs_0$DEQ = CAN_FIRE_RL_rl_initiators_to_targets ;
  assign vf_i_reqs_0$CLR = CAN_FIRE_RL_rl_reset ;

  // submodule vf_i_reqs_1
  assign vf_i_reqs_1$D_IN = v_from_initiators_1_request_put ;
  assign vf_i_reqs_1$ENQ = EN_v_from_initiators_1_request_put ;
  assign vf_i_reqs_1$DEQ = WILL_FIRE_RL_rl_initiators_to_targets_1 ;
  assign vf_i_reqs_1$CLR = CAN_FIRE_RL_rl_reset ;

  // submodule vf_i_reqs_2
  assign vf_i_reqs_2$D_IN = v_from_initiators_2_request_put ;
  assign vf_i_reqs_2$ENQ = EN_v_from_initiators_2_request_put ;
  assign vf_i_reqs_2$DEQ = WILL_FIRE_RL_rl_initiators_to_targets_2 ;
  assign vf_i_reqs_2$CLR = CAN_FIRE_RL_rl_reset ;

  // submodule vf_i_rsps_0
  always@(MUX_vf_i_rsps_0$enq_1__SEL_1 or
	  vf_t_rsps_0$D_OUT or
	  MUX_vf_i_rsps_0$enq_1__SEL_2 or
	  vf_t_rsps_1$D_OUT or
	  MUX_vf_i_rsps_0$enq_1__SEL_3 or
	  vf_t_rsps_2$D_OUT or
	  MUX_vf_i_rsps_0$enq_1__SEL_4 or vf_t_rsps_3$D_OUT)
  begin
    case (1'b1) // synopsys parallel_case
      MUX_vf_i_rsps_0$enq_1__SEL_1: vf_i_rsps_0$D_IN = vf_t_rsps_0$D_OUT;
      MUX_vf_i_rsps_0$enq_1__SEL_2: vf_i_rsps_0$D_IN = vf_t_rsps_1$D_OUT;
      MUX_vf_i_rsps_0$enq_1__SEL_3: vf_i_rsps_0$D_IN = vf_t_rsps_2$D_OUT;
      MUX_vf_i_rsps_0$enq_1__SEL_4: vf_i_rsps_0$D_IN = vf_t_rsps_3$D_OUT;
      default: vf_i_rsps_0$D_IN = 39'h2AAAAAAAAA /* unspecified value */ ;
    endcase
  end
  assign vf_i_rsps_0$ENQ =
	     WILL_FIRE_RL_rl_targets_to_initiators &&
	     vf_t_rsps_0$D_OUT[38:37] == 2'd0 ||
	     WILL_FIRE_RL_rl_targets_to_initiators_1 &&
	     vf_t_rsps_1$D_OUT[38:37] == 2'd0 ||
	     WILL_FIRE_RL_rl_targets_to_initiators_2 &&
	     vf_t_rsps_2$D_OUT[38:37] == 2'd0 ||
	     WILL_FIRE_RL_rl_targets_to_initiators_3 &&
	     vf_t_rsps_3$D_OUT[38:37] == 2'd0 ;
  assign vf_i_rsps_0$DEQ = EN_v_from_initiators_0_response_get ;
  assign vf_i_rsps_0$CLR = CAN_FIRE_RL_rl_reset ;

  // submodule vf_i_rsps_1
  always@(MUX_vf_i_rsps_1$enq_1__SEL_1 or
	  vf_t_rsps_0$D_OUT or
	  MUX_vf_i_rsps_1$enq_1__SEL_2 or
	  vf_t_rsps_1$D_OUT or
	  MUX_vf_i_rsps_1$enq_1__SEL_3 or
	  vf_t_rsps_2$D_OUT or
	  MUX_vf_i_rsps_1$enq_1__SEL_4 or vf_t_rsps_3$D_OUT)
  begin
    case (1'b1) // synopsys parallel_case
      MUX_vf_i_rsps_1$enq_1__SEL_1: vf_i_rsps_1$D_IN = vf_t_rsps_0$D_OUT;
      MUX_vf_i_rsps_1$enq_1__SEL_2: vf_i_rsps_1$D_IN = vf_t_rsps_1$D_OUT;
      MUX_vf_i_rsps_1$enq_1__SEL_3: vf_i_rsps_1$D_IN = vf_t_rsps_2$D_OUT;
      MUX_vf_i_rsps_1$enq_1__SEL_4: vf_i_rsps_1$D_IN = vf_t_rsps_3$D_OUT;
      default: vf_i_rsps_1$D_IN = 39'h2AAAAAAAAA /* unspecified value */ ;
    endcase
  end
  assign vf_i_rsps_1$ENQ =
	     WILL_FIRE_RL_rl_targets_to_initiators &&
	     vf_t_rsps_0$D_OUT[38:37] == 2'd1 ||
	     WILL_FIRE_RL_rl_targets_to_initiators_1 &&
	     vf_t_rsps_1$D_OUT[38:37] == 2'd1 ||
	     WILL_FIRE_RL_rl_targets_to_initiators_2 &&
	     vf_t_rsps_2$D_OUT[38:37] == 2'd1 ||
	     WILL_FIRE_RL_rl_targets_to_initiators_3 &&
	     vf_t_rsps_3$D_OUT[38:37] == 2'd1 ;
  assign vf_i_rsps_1$DEQ = EN_v_from_initiators_1_response_get ;
  assign vf_i_rsps_1$CLR = CAN_FIRE_RL_rl_reset ;

  // submodule vf_i_rsps_2
  always@(MUX_vf_i_rsps_2$enq_1__SEL_1 or
	  vf_t_rsps_0$D_OUT or
	  MUX_vf_i_rsps_2$enq_1__SEL_2 or
	  vf_t_rsps_1$D_OUT or
	  MUX_vf_i_rsps_2$enq_1__SEL_3 or
	  vf_t_rsps_2$D_OUT or
	  MUX_vf_i_rsps_2$enq_1__SEL_4 or vf_t_rsps_3$D_OUT)
  begin
    case (1'b1) // synopsys parallel_case
      MUX_vf_i_rsps_2$enq_1__SEL_1: vf_i_rsps_2$D_IN = vf_t_rsps_0$D_OUT;
      MUX_vf_i_rsps_2$enq_1__SEL_2: vf_i_rsps_2$D_IN = vf_t_rsps_1$D_OUT;
      MUX_vf_i_rsps_2$enq_1__SEL_3: vf_i_rsps_2$D_IN = vf_t_rsps_2$D_OUT;
      MUX_vf_i_rsps_2$enq_1__SEL_4: vf_i_rsps_2$D_IN = vf_t_rsps_3$D_OUT;
      default: vf_i_rsps_2$D_IN = 39'h2AAAAAAAAA /* unspecified value */ ;
    endcase
  end
  assign vf_i_rsps_2$ENQ =
	     WILL_FIRE_RL_rl_targets_to_initiators &&
	     vf_t_rsps_0$D_OUT[38:37] == 2'd2 ||
	     WILL_FIRE_RL_rl_targets_to_initiators_1 &&
	     vf_t_rsps_1$D_OUT[38:37] == 2'd2 ||
	     WILL_FIRE_RL_rl_targets_to_initiators_2 &&
	     vf_t_rsps_2$D_OUT[38:37] == 2'd2 ||
	     WILL_FIRE_RL_rl_targets_to_initiators_3 &&
	     vf_t_rsps_3$D_OUT[38:37] == 2'd2 ;
  assign vf_i_rsps_2$DEQ = EN_v_from_initiators_2_response_get ;
  assign vf_i_rsps_2$CLR = CAN_FIRE_RL_rl_reset ;

  // submodule vf_t_reqs_0
  always@(MUX_vf_t_reqs_0$enq_1__SEL_1 or
	  vf_i_reqs_0$D_OUT or
	  MUX_vf_t_reqs_0$enq_1__SEL_2 or
	  vf_i_reqs_1$D_OUT or
	  MUX_vf_t_reqs_0$enq_1__SEL_3 or vf_i_reqs_2$D_OUT)
  begin
    case (1'b1) // synopsys parallel_case
      MUX_vf_t_reqs_0$enq_1__SEL_1: vf_t_reqs_0$D_IN = vf_i_reqs_0$D_OUT;
      MUX_vf_t_reqs_0$enq_1__SEL_2: vf_t_reqs_0$D_IN = vf_i_reqs_1$D_OUT;
      MUX_vf_t_reqs_0$enq_1__SEL_3: vf_t_reqs_0$D_IN = vf_i_reqs_2$D_OUT;
      default: vf_t_reqs_0$D_IN =
		   70'h2AAAAAAAAAAAAAAAAA /* unspecified value */ ;
    endcase
  end
  assign vf_t_reqs_0$ENQ =
	     WILL_FIRE_RL_rl_initiators_to_targets &&
	     target_id__h3387 == 2'd0 ||
	     WILL_FIRE_RL_rl_initiators_to_targets_1 &&
	     target_id__h4070 == 2'd0 ||
	     WILL_FIRE_RL_rl_initiators_to_targets_2 &&
	     target_id__h4655 == 2'd0 ;
  assign vf_t_reqs_0$DEQ = EN_v_to_targets_0_request_get ;
  assign vf_t_reqs_0$CLR = CAN_FIRE_RL_rl_reset ;

  // submodule vf_t_reqs_1
  always@(MUX_vf_t_reqs_1$enq_1__SEL_1 or
	  vf_i_reqs_0$D_OUT or
	  MUX_vf_t_reqs_1$enq_1__SEL_2 or
	  vf_i_reqs_1$D_OUT or
	  MUX_vf_t_reqs_1$enq_1__SEL_3 or vf_i_reqs_2$D_OUT)
  begin
    case (1'b1) // synopsys parallel_case
      MUX_vf_t_reqs_1$enq_1__SEL_1: vf_t_reqs_1$D_IN = vf_i_reqs_0$D_OUT;
      MUX_vf_t_reqs_1$enq_1__SEL_2: vf_t_reqs_1$D_IN = vf_i_reqs_1$D_OUT;
      MUX_vf_t_reqs_1$enq_1__SEL_3: vf_t_reqs_1$D_IN = vf_i_reqs_2$D_OUT;
      default: vf_t_reqs_1$D_IN =
		   70'h2AAAAAAAAAAAAAAAAA /* unspecified value */ ;
    endcase
  end
  assign vf_t_reqs_1$ENQ =
	     WILL_FIRE_RL_rl_initiators_to_targets &&
	     target_id__h3387 == 2'd1 ||
	     WILL_FIRE_RL_rl_initiators_to_targets_1 &&
	     target_id__h4070 == 2'd1 ||
	     WILL_FIRE_RL_rl_initiators_to_targets_2 &&
	     target_id__h4655 == 2'd1 ;
  assign vf_t_reqs_1$DEQ = EN_v_to_targets_1_request_get ;
  assign vf_t_reqs_1$CLR = CAN_FIRE_RL_rl_reset ;

  // submodule vf_t_reqs_2
  always@(MUX_vf_t_reqs_2$enq_1__SEL_1 or
	  vf_i_reqs_0$D_OUT or
	  MUX_vf_t_reqs_2$enq_1__SEL_2 or
	  vf_i_reqs_1$D_OUT or
	  MUX_vf_t_reqs_2$enq_1__SEL_3 or vf_i_reqs_2$D_OUT)
  begin
    case (1'b1) // synopsys parallel_case
      MUX_vf_t_reqs_2$enq_1__SEL_1: vf_t_reqs_2$D_IN = vf_i_reqs_0$D_OUT;
      MUX_vf_t_reqs_2$enq_1__SEL_2: vf_t_reqs_2$D_IN = vf_i_reqs_1$D_OUT;
      MUX_vf_t_reqs_2$enq_1__SEL_3: vf_t_reqs_2$D_IN = vf_i_reqs_2$D_OUT;
      default: vf_t_reqs_2$D_IN =
		   70'h2AAAAAAAAAAAAAAAAA /* unspecified value */ ;
    endcase
  end
  assign vf_t_reqs_2$ENQ =
	     WILL_FIRE_RL_rl_initiators_to_targets &&
	     target_id__h3387 == 2'd2 ||
	     WILL_FIRE_RL_rl_initiators_to_targets_1 &&
	     target_id__h4070 == 2'd2 ||
	     WILL_FIRE_RL_rl_initiators_to_targets_2 &&
	     target_id__h4655 == 2'd2 ;
  assign vf_t_reqs_2$DEQ = EN_v_to_targets_2_request_get ;
  assign vf_t_reqs_2$CLR = CAN_FIRE_RL_rl_reset ;

  // submodule vf_t_reqs_3
  always@(MUX_vf_t_reqs_3$enq_1__SEL_1 or
	  vf_i_reqs_0$D_OUT or
	  MUX_vf_t_reqs_3$enq_1__SEL_2 or
	  vf_i_reqs_1$D_OUT or
	  MUX_vf_t_reqs_3$enq_1__SEL_3 or vf_i_reqs_2$D_OUT)
  begin
    case (1'b1) // synopsys parallel_case
      MUX_vf_t_reqs_3$enq_1__SEL_1: vf_t_reqs_3$D_IN = vf_i_reqs_0$D_OUT;
      MUX_vf_t_reqs_3$enq_1__SEL_2: vf_t_reqs_3$D_IN = vf_i_reqs_1$D_OUT;
      MUX_vf_t_reqs_3$enq_1__SEL_3: vf_t_reqs_3$D_IN = vf_i_reqs_2$D_OUT;
      default: vf_t_reqs_3$D_IN =
		   70'h2AAAAAAAAAAAAAAAAA /* unspecified value */ ;
    endcase
  end
  assign vf_t_reqs_3$ENQ =
	     WILL_FIRE_RL_rl_initiators_to_targets &&
	     target_id__h3387 == 2'd3 ||
	     WILL_FIRE_RL_rl_initiators_to_targets_1 &&
	     target_id__h4070 == 2'd3 ||
	     WILL_FIRE_RL_rl_initiators_to_targets_2 &&
	     target_id__h4655 == 2'd3 ;
  assign vf_t_reqs_3$DEQ = CAN_FIRE_RL_rl_process_config_reqs ;
  assign vf_t_reqs_3$CLR = CAN_FIRE_RL_rl_reset ;

  // submodule vf_t_rsps_0
  assign vf_t_rsps_0$D_IN = v_to_targets_0_response_put ;
  assign vf_t_rsps_0$ENQ = EN_v_to_targets_0_response_put ;
  assign vf_t_rsps_0$DEQ = CAN_FIRE_RL_rl_targets_to_initiators ;
  assign vf_t_rsps_0$CLR = CAN_FIRE_RL_rl_reset ;

  // submodule vf_t_rsps_1
  assign vf_t_rsps_1$D_IN = v_to_targets_1_response_put ;
  assign vf_t_rsps_1$ENQ = EN_v_to_targets_1_response_put ;
  assign vf_t_rsps_1$DEQ = WILL_FIRE_RL_rl_targets_to_initiators_1 ;
  assign vf_t_rsps_1$CLR = CAN_FIRE_RL_rl_reset ;

  // submodule vf_t_rsps_2
  assign vf_t_rsps_2$D_IN = v_to_targets_2_response_put ;
  assign vf_t_rsps_2$ENQ = EN_v_to_targets_2_response_put ;
  assign vf_t_rsps_2$DEQ = WILL_FIRE_RL_rl_targets_to_initiators_2 ;
  assign vf_t_rsps_2$CLR = CAN_FIRE_RL_rl_reset ;

  // submodule vf_t_rsps_3
  assign vf_t_rsps_3$D_IN =
	     { vf_t_reqs_3$D_OUT[69:64],
	       vf_t_reqs_3_first__89_BITS_63_TO_32_90_ULT_0xC_ETC___d546,
	       fabric_rsp_word__h7997 } ;
  assign vf_t_rsps_3$ENQ = CAN_FIRE_RL_rl_process_config_reqs ;
  assign vf_t_rsps_3$DEQ = WILL_FIRE_RL_rl_targets_to_initiators_3 ;
  assign vf_t_rsps_3$CLR = CAN_FIRE_RL_rl_reset ;

  // remaining internal signals
  assign IF_NOT_vf_i_reqs_0_first__0_BITS_63_TO_32_1_UL_ETC___d27 =
	     (!vf_i_reqs_0_first__0_BITS_63_TO_32_1_ULT_0xC09_ETC___d18 &&
	      vf_i_reqs_0_first__0_BITS_63_TO_32_1_ULE_32306_ETC___d20) ?
	       2'd1 :
	       ((!vf_i_reqs_0_first__0_BITS_63_TO_32_1_ULT_0xC00_ETC___d22 &&
		 vf_i_reqs_0_first__0_BITS_63_TO_32_1_ULE_32212_ETC___d24) ?
		  2'd2 :
		  2'd3) ;
  assign IF_NOT_vf_i_reqs_1_first__6_BITS_63_TO_32_7_UL_ETC___d113 =
	     (!vf_i_reqs_1_first__6_BITS_63_TO_32_7_ULT_0xC09_ETC___d104 &&
	      vf_i_reqs_1_first__6_BITS_63_TO_32_7_ULE_32306_ETC___d106) ?
	       2'd1 :
	       ((!vf_i_reqs_1_first__6_BITS_63_TO_32_7_ULT_0xC00_ETC___d108 &&
		 vf_i_reqs_1_first__6_BITS_63_TO_32_7_ULE_32212_ETC___d110) ?
		  2'd2 :
		  2'd3) ;
  assign IF_NOT_vf_i_reqs_2_first__76_BITS_63_TO_32_77__ETC___d193 =
	     (!vf_i_reqs_2_first__76_BITS_63_TO_32_77_ULT_0xC_ETC___d184 &&
	      vf_i_reqs_2_first__76_BITS_63_TO_32_77_ULE_323_ETC___d186) ?
	       2'd1 :
	       ((!vf_i_reqs_2_first__76_BITS_63_TO_32_77_ULT_0xC_ETC___d188 &&
		 vf_i_reqs_2_first__76_BITS_63_TO_32_77_ULE_322_ETC___d190) ?
		  2'd2 :
		  2'd3) ;
  assign NOT_cfg_verbosity_read_SLE_1_7_8_AND_vf_i_reqs_ETC___d151 =
	     NOT_cfg_verbosity_read_SLE_1_7___d68 &&
	     (vf_i_reqs_1_first__6_BITS_63_TO_32_7_ULE_2097151___d98 ||
	      !vf_i_reqs_1_first__6_BITS_63_TO_32_7_ULT_0xC00_ETC___d99 &&
	      vf_i_reqs_1_first__6_BITS_63_TO_32_7_ULE_32212_ETC___d101) ;
  assign NOT_cfg_verbosity_read_SLE_1_7_8_AND_vf_i_reqs_ETC___d231 =
	     NOT_cfg_verbosity_read_SLE_1_7___d68 &&
	     (vf_i_reqs_2_first__76_BITS_63_TO_32_77_ULE_209_ETC___d178 ||
	      !vf_i_reqs_2_first__76_BITS_63_TO_32_77_ULT_0xC_ETC___d179 &&
	      vf_i_reqs_2_first__76_BITS_63_TO_32_77_ULE_322_ETC___d181) ;
  assign NOT_cfg_verbosity_read_SLE_1_7_8_AND_vf_i_reqs_ETC___d71 =
	     NOT_cfg_verbosity_read_SLE_1_7___d68 &&
	     (vf_i_reqs_0_first__0_BITS_63_TO_32_1_ULE_2097151___d12 ||
	      !vf_i_reqs_0_first__0_BITS_63_TO_32_1_ULT_0xC00_ETC___d13 &&
	      vf_i_reqs_0_first__0_BITS_63_TO_32_1_ULE_32212_ETC___d15) ;
  assign NOT_cfg_verbosity_read_SLE_1_7___d68 =
	     (cfg_verbosity ^ 32'h80000000) > 32'h80000001 ;
  assign NOT_vf_i_reqs_0_first__0_BITS_63_TO_32_1_ULE_2_ETC___d76 =
	     !vf_i_reqs_0_first__0_BITS_63_TO_32_1_ULE_2097151___d12 &&
	     (vf_i_reqs_0_first__0_BITS_63_TO_32_1_ULT_0xC00_ETC___d13 ||
	      !vf_i_reqs_0_first__0_BITS_63_TO_32_1_ULE_32212_ETC___d15) &&
	     !vf_i_reqs_0_first__0_BITS_63_TO_32_1_ULT_0xC09_ETC___d18 &&
	     vf_i_reqs_0_first__0_BITS_63_TO_32_1_ULE_32306_ETC___d20 ;
  assign NOT_vf_i_reqs_0_first__0_BITS_63_TO_32_1_ULE_2_ETC___d81 =
	     !vf_i_reqs_0_first__0_BITS_63_TO_32_1_ULE_2097151___d12 &&
	     (vf_i_reqs_0_first__0_BITS_63_TO_32_1_ULT_0xC00_ETC___d13 ||
	      !vf_i_reqs_0_first__0_BITS_63_TO_32_1_ULE_32212_ETC___d15) &&
	     (vf_i_reqs_0_first__0_BITS_63_TO_32_1_ULT_0xC09_ETC___d18 ||
	      !vf_i_reqs_0_first__0_BITS_63_TO_32_1_ULE_32306_ETC___d20) &&
	     !vf_i_reqs_0_first__0_BITS_63_TO_32_1_ULT_0xC00_ETC___d22 &&
	     vf_i_reqs_0_first__0_BITS_63_TO_32_1_ULE_32212_ETC___d24 ;
  assign NOT_vf_i_reqs_0_first__0_BITS_63_TO_32_1_ULE_2_ETC___d86 =
	     !vf_i_reqs_0_first__0_BITS_63_TO_32_1_ULE_2097151___d12 &&
	     (vf_i_reqs_0_first__0_BITS_63_TO_32_1_ULT_0xC00_ETC___d13 ||
	      !vf_i_reqs_0_first__0_BITS_63_TO_32_1_ULE_32212_ETC___d15) &&
	     (vf_i_reqs_0_first__0_BITS_63_TO_32_1_ULT_0xC09_ETC___d18 ||
	      !vf_i_reqs_0_first__0_BITS_63_TO_32_1_ULE_32306_ETC___d20) &&
	     (vf_i_reqs_0_first__0_BITS_63_TO_32_1_ULT_0xC00_ETC___d22 ||
	      !vf_i_reqs_0_first__0_BITS_63_TO_32_1_ULE_32212_ETC___d24) ;
  assign NOT_vf_i_reqs_1_first__6_BITS_63_TO_32_7_ULE_2_ETC___d156 =
	     !vf_i_reqs_1_first__6_BITS_63_TO_32_7_ULE_2097151___d98 &&
	     (vf_i_reqs_1_first__6_BITS_63_TO_32_7_ULT_0xC00_ETC___d99 ||
	      !vf_i_reqs_1_first__6_BITS_63_TO_32_7_ULE_32212_ETC___d101) &&
	     !vf_i_reqs_1_first__6_BITS_63_TO_32_7_ULT_0xC09_ETC___d104 &&
	     vf_i_reqs_1_first__6_BITS_63_TO_32_7_ULE_32306_ETC___d106 ;
  assign NOT_vf_i_reqs_1_first__6_BITS_63_TO_32_7_ULE_2_ETC___d161 =
	     !vf_i_reqs_1_first__6_BITS_63_TO_32_7_ULE_2097151___d98 &&
	     (vf_i_reqs_1_first__6_BITS_63_TO_32_7_ULT_0xC00_ETC___d99 ||
	      !vf_i_reqs_1_first__6_BITS_63_TO_32_7_ULE_32212_ETC___d101) &&
	     (vf_i_reqs_1_first__6_BITS_63_TO_32_7_ULT_0xC09_ETC___d104 ||
	      !vf_i_reqs_1_first__6_BITS_63_TO_32_7_ULE_32306_ETC___d106) &&
	     !vf_i_reqs_1_first__6_BITS_63_TO_32_7_ULT_0xC00_ETC___d108 &&
	     vf_i_reqs_1_first__6_BITS_63_TO_32_7_ULE_32212_ETC___d110 ;
  assign NOT_vf_i_reqs_1_first__6_BITS_63_TO_32_7_ULE_2_ETC___d166 =
	     !vf_i_reqs_1_first__6_BITS_63_TO_32_7_ULE_2097151___d98 &&
	     (vf_i_reqs_1_first__6_BITS_63_TO_32_7_ULT_0xC00_ETC___d99 ||
	      !vf_i_reqs_1_first__6_BITS_63_TO_32_7_ULE_32212_ETC___d101) &&
	     (vf_i_reqs_1_first__6_BITS_63_TO_32_7_ULT_0xC09_ETC___d104 ||
	      !vf_i_reqs_1_first__6_BITS_63_TO_32_7_ULE_32306_ETC___d106) &&
	     (vf_i_reqs_1_first__6_BITS_63_TO_32_7_ULT_0xC00_ETC___d108 ||
	      !vf_i_reqs_1_first__6_BITS_63_TO_32_7_ULE_32212_ETC___d110) ;
  assign NOT_vf_i_reqs_2_first__76_BITS_63_TO_32_77_ULE_ETC___d236 =
	     !vf_i_reqs_2_first__76_BITS_63_TO_32_77_ULE_209_ETC___d178 &&
	     (vf_i_reqs_2_first__76_BITS_63_TO_32_77_ULT_0xC_ETC___d179 ||
	      !vf_i_reqs_2_first__76_BITS_63_TO_32_77_ULE_322_ETC___d181) &&
	     !vf_i_reqs_2_first__76_BITS_63_TO_32_77_ULT_0xC_ETC___d184 &&
	     vf_i_reqs_2_first__76_BITS_63_TO_32_77_ULE_323_ETC___d186 ;
  assign NOT_vf_i_reqs_2_first__76_BITS_63_TO_32_77_ULE_ETC___d241 =
	     !vf_i_reqs_2_first__76_BITS_63_TO_32_77_ULE_209_ETC___d178 &&
	     (vf_i_reqs_2_first__76_BITS_63_TO_32_77_ULT_0xC_ETC___d179 ||
	      !vf_i_reqs_2_first__76_BITS_63_TO_32_77_ULE_322_ETC___d181) &&
	     (vf_i_reqs_2_first__76_BITS_63_TO_32_77_ULT_0xC_ETC___d184 ||
	      !vf_i_reqs_2_first__76_BITS_63_TO_32_77_ULE_323_ETC___d186) &&
	     !vf_i_reqs_2_first__76_BITS_63_TO_32_77_ULT_0xC_ETC___d188 &&
	     vf_i_reqs_2_first__76_BITS_63_TO_32_77_ULE_322_ETC___d190 ;
  assign NOT_vf_i_reqs_2_first__76_BITS_63_TO_32_77_ULE_ETC___d246 =
	     !vf_i_reqs_2_first__76_BITS_63_TO_32_77_ULE_209_ETC___d178 &&
	     (vf_i_reqs_2_first__76_BITS_63_TO_32_77_ULT_0xC_ETC___d179 ||
	      !vf_i_reqs_2_first__76_BITS_63_TO_32_77_ULE_322_ETC___d181) &&
	     (vf_i_reqs_2_first__76_BITS_63_TO_32_77_ULT_0xC_ETC___d184 ||
	      !vf_i_reqs_2_first__76_BITS_63_TO_32_77_ULE_323_ETC___d186) &&
	     (vf_i_reqs_2_first__76_BITS_63_TO_32_77_ULT_0xC_ETC___d188 ||
	      !vf_i_reqs_2_first__76_BITS_63_TO_32_77_ULE_322_ETC___d190) ;
  assign NOT_vf_t_reqs_3_first__89_BITS_63_TO_32_90_ULT_ETC___d504 =
	     !vf_t_reqs_3_first__89_BITS_63_TO_32_90_ULT_0xC_ETC___d491 &&
	     vf_t_reqs_3_first__89_BITS_63_TO_32_90_ULE_322_ETC___d493 &&
	     !vf_t_reqs_3$D_OUT[67] &&
	     vf_t_reqs_3$D_OUT[66:64] == 3'd2 &&
	     vf_t_reqs_3$D_OUT[39:32] == 8'h01 &&
	     cfg_verbosity != 32'd0 ;
  assign NOT_vf_t_reqs_3_first__89_BITS_63_TO_32_90_ULT_ETC___d516 =
	     !vf_t_reqs_3_first__89_BITS_63_TO_32_90_ULT_0xC_ETC___d491 &&
	     vf_t_reqs_3_first__89_BITS_63_TO_32_90_ULE_322_ETC___d493 &&
	     vf_t_reqs_3$D_OUT[67] &&
	     vf_t_reqs_3$D_OUT[66:64] == 3'd2 &&
	     vf_t_reqs_3$D_OUT[39:32] == 8'h01 &&
	     vf_t_reqs_3$D_OUT[31:0] != 32'd0 ;
  assign fabric_rsp_word__h7997 =
	     (!vf_t_reqs_3_first__89_BITS_63_TO_32_90_ULT_0xC_ETC___d491 &&
	      vf_t_reqs_3_first__89_BITS_63_TO_32_90_ULE_322_ETC___d493) ?
	       y_avValue_snd__h7968 :
	       vf_t_reqs_3$D_OUT[63:32] ;
  assign target_id__h3387 =
	     (vf_i_reqs_0_first__0_BITS_63_TO_32_1_ULE_2097151___d12 ||
	      !vf_i_reqs_0_first__0_BITS_63_TO_32_1_ULT_0xC00_ETC___d13 &&
	      vf_i_reqs_0_first__0_BITS_63_TO_32_1_ULE_32212_ETC___d15) ?
	       2'd0 :
	       IF_NOT_vf_i_reqs_0_first__0_BITS_63_TO_32_1_UL_ETC___d27 ;
  assign target_id__h4070 =
	     (vf_i_reqs_1_first__6_BITS_63_TO_32_7_ULE_2097151___d98 ||
	      !vf_i_reqs_1_first__6_BITS_63_TO_32_7_ULT_0xC00_ETC___d99 &&
	      vf_i_reqs_1_first__6_BITS_63_TO_32_7_ULE_32212_ETC___d101) ?
	       2'd0 :
	       IF_NOT_vf_i_reqs_1_first__6_BITS_63_TO_32_7_UL_ETC___d113 ;
  assign target_id__h4655 =
	     (vf_i_reqs_2_first__76_BITS_63_TO_32_77_ULE_209_ETC___d178 ||
	      !vf_i_reqs_2_first__76_BITS_63_TO_32_77_ULT_0xC_ETC___d179 &&
	      vf_i_reqs_2_first__76_BITS_63_TO_32_77_ULE_322_ETC___d181) ?
	       2'd0 :
	       IF_NOT_vf_i_reqs_2_first__76_BITS_63_TO_32_77__ETC___d193 ;
  assign vf_i_reqs_0_first__0_BITS_63_TO_32_1_ULE_2097151___d12 =
	     vf_i_reqs_0$D_OUT[63:32] <= 32'd2097151 ;
  assign vf_i_reqs_0_first__0_BITS_63_TO_32_1_ULE_32212_ETC___d15 =
	     vf_i_reqs_0$D_OUT[63:32] <= 32'hC00001FF ;
  assign vf_i_reqs_0_first__0_BITS_63_TO_32_1_ULE_32212_ETC___d24 =
	     vf_i_reqs_0$D_OUT[63:32] <= 32'hC000007F ;
  assign vf_i_reqs_0_first__0_BITS_63_TO_32_1_ULE_32306_ETC___d20 =
	     vf_i_reqs_0$D_OUT[63:32] <= 32'hC09000FF ;
  assign vf_i_reqs_0_first__0_BITS_63_TO_32_1_ULT_0xC00_ETC___d13 =
	     vf_i_reqs_0$D_OUT[63:32] < 32'hC0000100 ;
  assign vf_i_reqs_0_first__0_BITS_63_TO_32_1_ULT_0xC00_ETC___d22 =
	     vf_i_reqs_0$D_OUT[63:32] < 32'hC0000000 ;
  assign vf_i_reqs_0_first__0_BITS_63_TO_32_1_ULT_0xC09_ETC___d18 =
	     vf_i_reqs_0$D_OUT[63:32] < 32'hC0900000 ;
  assign vf_i_reqs_1_first__6_BITS_63_TO_32_7_ULE_2097151___d98 =
	     vf_i_reqs_1$D_OUT[63:32] <= 32'd2097151 ;
  assign vf_i_reqs_1_first__6_BITS_63_TO_32_7_ULE_32212_ETC___d101 =
	     vf_i_reqs_1$D_OUT[63:32] <= 32'hC00001FF ;
  assign vf_i_reqs_1_first__6_BITS_63_TO_32_7_ULE_32212_ETC___d110 =
	     vf_i_reqs_1$D_OUT[63:32] <= 32'hC000007F ;
  assign vf_i_reqs_1_first__6_BITS_63_TO_32_7_ULE_32306_ETC___d106 =
	     vf_i_reqs_1$D_OUT[63:32] <= 32'hC09000FF ;
  assign vf_i_reqs_1_first__6_BITS_63_TO_32_7_ULT_0xC00_ETC___d108 =
	     vf_i_reqs_1$D_OUT[63:32] < 32'hC0000000 ;
  assign vf_i_reqs_1_first__6_BITS_63_TO_32_7_ULT_0xC00_ETC___d99 =
	     vf_i_reqs_1$D_OUT[63:32] < 32'hC0000100 ;
  assign vf_i_reqs_1_first__6_BITS_63_TO_32_7_ULT_0xC09_ETC___d104 =
	     vf_i_reqs_1$D_OUT[63:32] < 32'hC0900000 ;
  assign vf_i_reqs_2_first__76_BITS_63_TO_32_77_ULE_209_ETC___d178 =
	     vf_i_reqs_2$D_OUT[63:32] <= 32'd2097151 ;
  assign vf_i_reqs_2_first__76_BITS_63_TO_32_77_ULE_322_ETC___d181 =
	     vf_i_reqs_2$D_OUT[63:32] <= 32'hC00001FF ;
  assign vf_i_reqs_2_first__76_BITS_63_TO_32_77_ULE_322_ETC___d190 =
	     vf_i_reqs_2$D_OUT[63:32] <= 32'hC000007F ;
  assign vf_i_reqs_2_first__76_BITS_63_TO_32_77_ULE_323_ETC___d186 =
	     vf_i_reqs_2$D_OUT[63:32] <= 32'hC09000FF ;
  assign vf_i_reqs_2_first__76_BITS_63_TO_32_77_ULT_0xC_ETC___d179 =
	     vf_i_reqs_2$D_OUT[63:32] < 32'hC0000100 ;
  assign vf_i_reqs_2_first__76_BITS_63_TO_32_77_ULT_0xC_ETC___d184 =
	     vf_i_reqs_2$D_OUT[63:32] < 32'hC0900000 ;
  assign vf_i_reqs_2_first__76_BITS_63_TO_32_77_ULT_0xC_ETC___d188 =
	     vf_i_reqs_2$D_OUT[63:32] < 32'hC0000000 ;
  assign vf_t_reqs_3_first__89_BITS_63_TO_32_90_ULE_322_ETC___d493 =
	     vf_t_reqs_3$D_OUT[63:32] <= 32'hC00002FF ;
  assign vf_t_reqs_3_first__89_BITS_63_TO_32_90_ULT_0xC_ETC___d491 =
	     vf_t_reqs_3$D_OUT[63:32] < 32'hC0000200 ;
  assign vf_t_reqs_3_first__89_BITS_63_TO_32_90_ULT_0xC_ETC___d546 =
	     vf_t_reqs_3_first__89_BITS_63_TO_32_90_ULT_0xC_ETC___d491 ||
	     !vf_t_reqs_3_first__89_BITS_63_TO_32_90_ULE_322_ETC___d493 ||
	     ((!vf_t_reqs_3$D_OUT[67] && vf_t_reqs_3$D_OUT[66:64] == 3'd2) ?
		vf_t_reqs_3$D_OUT[39:32] != 8'h01 :
		!vf_t_reqs_3$D_OUT[67] || vf_t_reqs_3$D_OUT[66:64] != 3'd2 ||
		vf_t_reqs_3$D_OUT[39:32] != 8'h01) ;
  assign y_avValue_snd__h7816 =
	     (vf_t_reqs_3$D_OUT[39:32] == 8'h01) ?
	       cfg_verbosity :
	       vf_t_reqs_3$D_OUT[63:32] ;
  assign y_avValue_snd__h7968 =
	     (!vf_t_reqs_3$D_OUT[67] && vf_t_reqs_3$D_OUT[66:64] == 3'd2) ?
	       y_avValue_snd__h7816 :
	       vf_t_reqs_3$D_OUT[63:32] ;
  always@(target_id__h3387 or
	  vf_t_reqs_0$FULL_N or
	  vf_t_reqs_1$FULL_N or vf_t_reqs_2$FULL_N or vf_t_reqs_3$FULL_N)
  begin
    case (target_id__h3387)
      2'd0:
	  CASE_IF_vf_i_reqs_0_first__0_BITS_63_TO_32_1_U_ETC___d33 =
	      vf_t_reqs_0$FULL_N;
      2'd1:
	  CASE_IF_vf_i_reqs_0_first__0_BITS_63_TO_32_1_U_ETC___d33 =
	      vf_t_reqs_1$FULL_N;
      2'd2:
	  CASE_IF_vf_i_reqs_0_first__0_BITS_63_TO_32_1_U_ETC___d33 =
	      vf_t_reqs_2$FULL_N;
      2'd3:
	  CASE_IF_vf_i_reqs_0_first__0_BITS_63_TO_32_1_U_ETC___d33 =
	      vf_t_reqs_3$FULL_N;
    endcase
  end
  always@(target_id__h4655 or
	  vf_t_reqs_0$FULL_N or
	  vf_t_reqs_1$FULL_N or vf_t_reqs_2$FULL_N or vf_t_reqs_3$FULL_N)
  begin
    case (target_id__h4655)
      2'd0:
	  CASE_IF_vf_i_reqs_2_first__76_BITS_63_TO_32_77_ETC___d195 =
	      vf_t_reqs_0$FULL_N;
      2'd1:
	  CASE_IF_vf_i_reqs_2_first__76_BITS_63_TO_32_77_ETC___d195 =
	      vf_t_reqs_1$FULL_N;
      2'd2:
	  CASE_IF_vf_i_reqs_2_first__76_BITS_63_TO_32_77_ETC___d195 =
	      vf_t_reqs_2$FULL_N;
      2'd3:
	  CASE_IF_vf_i_reqs_2_first__76_BITS_63_TO_32_77_ETC___d195 =
	      vf_t_reqs_3$FULL_N;
    endcase
  end
  always@(target_id__h4070 or
	  vf_t_reqs_0$FULL_N or
	  vf_t_reqs_1$FULL_N or vf_t_reqs_2$FULL_N or vf_t_reqs_3$FULL_N)
  begin
    case (target_id__h4070)
      2'd0:
	  CASE_IF_vf_i_reqs_1_first__6_BITS_63_TO_32_7_U_ETC___d115 =
	      vf_t_reqs_0$FULL_N;
      2'd1:
	  CASE_IF_vf_i_reqs_1_first__6_BITS_63_TO_32_7_U_ETC___d115 =
	      vf_t_reqs_1$FULL_N;
      2'd2:
	  CASE_IF_vf_i_reqs_1_first__6_BITS_63_TO_32_7_U_ETC___d115 =
	      vf_t_reqs_2$FULL_N;
      2'd3:
	  CASE_IF_vf_i_reqs_1_first__6_BITS_63_TO_32_7_U_ETC___d115 =
	      vf_t_reqs_3$FULL_N;
    endcase
  end
  always@(vf_t_rsps_0$D_OUT or
	  vf_i_rsps_0$FULL_N or vf_i_rsps_1$FULL_N or vf_i_rsps_2$FULL_N)
  begin
    case (vf_t_rsps_0$D_OUT[38:37])
      2'd0:
	  CASE_vf_t_rsps_0D_OUT_BITS_38_TO_37_0_vf_i_rs_ETC__q1 =
	      vf_i_rsps_0$FULL_N;
      2'd1:
	  CASE_vf_t_rsps_0D_OUT_BITS_38_TO_37_0_vf_i_rs_ETC__q1 =
	      vf_i_rsps_1$FULL_N;
      2'd2:
	  CASE_vf_t_rsps_0D_OUT_BITS_38_TO_37_0_vf_i_rs_ETC__q1 =
	      vf_i_rsps_2$FULL_N;
      2'd3: CASE_vf_t_rsps_0D_OUT_BITS_38_TO_37_0_vf_i_rs_ETC__q1 = 1'd1;
    endcase
  end
  always@(vf_t_rsps_1$D_OUT or
	  vf_i_rsps_0$FULL_N or vf_i_rsps_1$FULL_N or vf_i_rsps_2$FULL_N)
  begin
    case (vf_t_rsps_1$D_OUT[38:37])
      2'd0:
	  CASE_vf_t_rsps_1D_OUT_BITS_38_TO_37_0_vf_i_rs_ETC__q2 =
	      vf_i_rsps_0$FULL_N;
      2'd1:
	  CASE_vf_t_rsps_1D_OUT_BITS_38_TO_37_0_vf_i_rs_ETC__q2 =
	      vf_i_rsps_1$FULL_N;
      2'd2:
	  CASE_vf_t_rsps_1D_OUT_BITS_38_TO_37_0_vf_i_rs_ETC__q2 =
	      vf_i_rsps_2$FULL_N;
      2'd3: CASE_vf_t_rsps_1D_OUT_BITS_38_TO_37_0_vf_i_rs_ETC__q2 = 1'd1;
    endcase
  end
  always@(vf_t_rsps_2$D_OUT or
	  vf_i_rsps_0$FULL_N or vf_i_rsps_1$FULL_N or vf_i_rsps_2$FULL_N)
  begin
    case (vf_t_rsps_2$D_OUT[38:37])
      2'd0:
	  CASE_vf_t_rsps_2D_OUT_BITS_38_TO_37_0_vf_i_rs_ETC__q3 =
	      vf_i_rsps_0$FULL_N;
      2'd1:
	  CASE_vf_t_rsps_2D_OUT_BITS_38_TO_37_0_vf_i_rs_ETC__q3 =
	      vf_i_rsps_1$FULL_N;
      2'd2:
	  CASE_vf_t_rsps_2D_OUT_BITS_38_TO_37_0_vf_i_rs_ETC__q3 =
	      vf_i_rsps_2$FULL_N;
      2'd3: CASE_vf_t_rsps_2D_OUT_BITS_38_TO_37_0_vf_i_rs_ETC__q3 = 1'd1;
    endcase
  end
  always@(vf_t_rsps_3$D_OUT or
	  vf_i_rsps_0$FULL_N or vf_i_rsps_1$FULL_N or vf_i_rsps_2$FULL_N)
  begin
    case (vf_t_rsps_3$D_OUT[38:37])
      2'd0:
	  CASE_vf_t_rsps_3D_OUT_BITS_38_TO_37_0_vf_i_rs_ETC__q4 =
	      vf_i_rsps_0$FULL_N;
      2'd1:
	  CASE_vf_t_rsps_3D_OUT_BITS_38_TO_37_0_vf_i_rs_ETC__q4 =
	      vf_i_rsps_1$FULL_N;
      2'd2:
	  CASE_vf_t_rsps_3D_OUT_BITS_38_TO_37_0_vf_i_rs_ETC__q4 =
	      vf_i_rsps_2$FULL_N;
      2'd3: CASE_vf_t_rsps_3D_OUT_BITS_38_TO_37_0_vf_i_rs_ETC__q4 = 1'd1;
    endcase
  end

  // handling of inlined registers

  always@(posedge CLK)
  begin
    if (RST_N == `BSV_RESET_VALUE)
      begin
        cfg_verbosity <= `BSV_ASSIGNMENT_DELAY 32'd0;
      end
    else
      begin
        if (cfg_verbosity$EN)
	  cfg_verbosity <= `BSV_ASSIGNMENT_DELAY cfg_verbosity$D_IN;
      end
  end

  // synopsys translate_off
  `ifdef BSV_NO_INITIAL_BLOCKS
  `else // not BSV_NO_INITIAL_BLOCKS
  initial
  begin
    cfg_verbosity = 32'hAAAAAAAA;
  end
  `endif // BSV_NO_INITIAL_BLOCKS
  // synopsys translate_on

  // handling of system tasks

  // synopsys translate_off
  always@(negedge CLK)
  begin
    #0;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_initiators_to_targets &&
	  vf_i_reqs_0$D_OUT[69:68] != 2'd0)
	begin
	  v__h3435 = $stime;
	  #0;
	end
    v__h3429 = v__h3435 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_initiators_to_targets &&
	  vf_i_reqs_0$D_OUT[69:68] != 2'd0)
	$write("%0d: Fabric: initiator id %0d mismatch: ",
	       v__h3429,
	       $signed(32'd0));
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_initiators_to_targets &&
	  vf_i_reqs_0$D_OUT[69:68] != 2'd0)
	$write("Fabric_Req { ", "initiator_id: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_initiators_to_targets &&
	  vf_i_reqs_0$D_OUT[69:68] != 2'd0)
	$write("'h%h", vf_i_reqs_0$D_OUT[69:68]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_initiators_to_targets &&
	  vf_i_reqs_0$D_OUT[69:68] != 2'd0)
	$write(", ", "op: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_initiators_to_targets &&
	  vf_i_reqs_0$D_OUT[69:68] != 2'd0 &&
	  vf_i_reqs_0$D_OUT[67])
	$write("FABRIC_REQ_WR");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_initiators_to_targets &&
	  vf_i_reqs_0$D_OUT[69:68] != 2'd0 &&
	  !vf_i_reqs_0$D_OUT[67])
	$write("FABRIC_REQ_RD");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_initiators_to_targets &&
	  vf_i_reqs_0$D_OUT[69:68] != 2'd0)
	$write(", ", "size: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_initiators_to_targets &&
	  vf_i_reqs_0$D_OUT[69:68] != 2'd0 &&
	  vf_i_reqs_0$D_OUT[66:64] == 3'd0)
	$write("FABRIC_REQ_8b");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_initiators_to_targets &&
	  vf_i_reqs_0$D_OUT[69:68] != 2'd0 &&
	  vf_i_reqs_0$D_OUT[66:64] == 3'd1)
	$write("FABRIC_REQ_16b");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_initiators_to_targets &&
	  vf_i_reqs_0$D_OUT[69:68] != 2'd0 &&
	  vf_i_reqs_0$D_OUT[66:64] == 3'd2)
	$write("FABRIC_REQ_32b");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_initiators_to_targets &&
	  vf_i_reqs_0$D_OUT[69:68] != 2'd0 &&
	  vf_i_reqs_0$D_OUT[66:64] == 3'd3)
	$write("FABRIC_REQ_64b");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_initiators_to_targets &&
	  vf_i_reqs_0$D_OUT[69:68] != 2'd0 &&
	  vf_i_reqs_0$D_OUT[66:64] != 3'd0 &&
	  vf_i_reqs_0$D_OUT[66:64] != 3'd1 &&
	  vf_i_reqs_0$D_OUT[66:64] != 3'd2 &&
	  vf_i_reqs_0$D_OUT[66:64] != 3'd3)
	$write("FABRIC_REQ_BURST");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_initiators_to_targets &&
	  vf_i_reqs_0$D_OUT[69:68] != 2'd0)
	$write(", ", "addr: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_initiators_to_targets &&
	  vf_i_reqs_0$D_OUT[69:68] != 2'd0)
	$write("'h%h", vf_i_reqs_0$D_OUT[63:32]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_initiators_to_targets &&
	  vf_i_reqs_0$D_OUT[69:68] != 2'd0)
	$write(", ", "word: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_initiators_to_targets &&
	  vf_i_reqs_0$D_OUT[69:68] != 2'd0)
	$write("'h%h", vf_i_reqs_0$D_OUT[31:0], " }");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_initiators_to_targets &&
	  vf_i_reqs_0$D_OUT[69:68] != 2'd0)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_initiators_to_targets &&
	  vf_i_reqs_0$D_OUT[69:68] != 2'd0)
	$finish(32'd1);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_initiators_to_targets &&
	  NOT_cfg_verbosity_read_SLE_1_7___d68)
	begin
	  v__h3867 = $stime;
	  #0;
	end
    v__h3861 = v__h3867 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_initiators_to_targets &&
	  NOT_cfg_verbosity_read_SLE_1_7___d68)
	$write("%0d: Fabric: ", v__h3861);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_initiators_to_targets &&
	  NOT_cfg_verbosity_read_SLE_1_7___d68)
	$write("Controller(i%0d)", 2'd0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_initiators_to_targets &&
	  NOT_cfg_verbosity_read_SLE_1_7___d68)
	$write(" => ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_initiators_to_targets &&
	  NOT_cfg_verbosity_read_SLE_1_7_8_AND_vf_i_reqs_ETC___d71)
	$write("MemController(t%0d)", target_id__h3387);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_initiators_to_targets &&
	  NOT_cfg_verbosity_read_SLE_1_7___d68 &&
	  NOT_vf_i_reqs_0_first__0_BITS_63_TO_32_1_ULE_2_ETC___d76)
	$write("CPU(t%0d)", target_id__h3387);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_initiators_to_targets &&
	  NOT_cfg_verbosity_read_SLE_1_7___d68 &&
	  NOT_vf_i_reqs_0_first__0_BITS_63_TO_32_1_ULE_2_ETC___d81)
	$write("UART(t%0d)", target_id__h3387);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_initiators_to_targets &&
	  NOT_cfg_verbosity_read_SLE_1_7___d68 &&
	  NOT_vf_i_reqs_0_first__0_BITS_63_TO_32_1_ULE_2_ETC___d86)
	$write("Fabric_config(t%0d)", target_id__h3387);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_initiators_to_targets &&
	  NOT_cfg_verbosity_read_SLE_1_7___d68)
	$write(" : ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_initiators_to_targets &&
	  NOT_cfg_verbosity_read_SLE_1_7___d68)
	$write("Fabric_Req { ", "initiator_id: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_initiators_to_targets &&
	  NOT_cfg_verbosity_read_SLE_1_7___d68)
	$write("'h%h", vf_i_reqs_0$D_OUT[69:68]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_initiators_to_targets &&
	  NOT_cfg_verbosity_read_SLE_1_7___d68)
	$write(", ", "op: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_initiators_to_targets &&
	  NOT_cfg_verbosity_read_SLE_1_7___d68 &&
	  vf_i_reqs_0$D_OUT[67])
	$write("FABRIC_REQ_WR");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_initiators_to_targets &&
	  NOT_cfg_verbosity_read_SLE_1_7___d68 &&
	  !vf_i_reqs_0$D_OUT[67])
	$write("FABRIC_REQ_RD");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_initiators_to_targets &&
	  NOT_cfg_verbosity_read_SLE_1_7___d68)
	$write(", ", "size: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_initiators_to_targets &&
	  NOT_cfg_verbosity_read_SLE_1_7___d68 &&
	  vf_i_reqs_0$D_OUT[66:64] == 3'd0)
	$write("FABRIC_REQ_8b");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_initiators_to_targets &&
	  NOT_cfg_verbosity_read_SLE_1_7___d68 &&
	  vf_i_reqs_0$D_OUT[66:64] == 3'd1)
	$write("FABRIC_REQ_16b");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_initiators_to_targets &&
	  NOT_cfg_verbosity_read_SLE_1_7___d68 &&
	  vf_i_reqs_0$D_OUT[66:64] == 3'd2)
	$write("FABRIC_REQ_32b");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_initiators_to_targets &&
	  NOT_cfg_verbosity_read_SLE_1_7___d68 &&
	  vf_i_reqs_0$D_OUT[66:64] == 3'd3)
	$write("FABRIC_REQ_64b");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_initiators_to_targets &&
	  NOT_cfg_verbosity_read_SLE_1_7___d68 &&
	  vf_i_reqs_0$D_OUT[66:64] != 3'd0 &&
	  vf_i_reqs_0$D_OUT[66:64] != 3'd1 &&
	  vf_i_reqs_0$D_OUT[66:64] != 3'd2 &&
	  vf_i_reqs_0$D_OUT[66:64] != 3'd3)
	$write("FABRIC_REQ_BURST");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_initiators_to_targets &&
	  NOT_cfg_verbosity_read_SLE_1_7___d68)
	$write(", ", "addr: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_initiators_to_targets &&
	  NOT_cfg_verbosity_read_SLE_1_7___d68)
	$write("'h%h", vf_i_reqs_0$D_OUT[63:32]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_initiators_to_targets &&
	  NOT_cfg_verbosity_read_SLE_1_7___d68)
	$write(", ", "word: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_initiators_to_targets &&
	  NOT_cfg_verbosity_read_SLE_1_7___d68)
	$write("'h%h", vf_i_reqs_0$D_OUT[31:0], " }");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_initiators_to_targets &&
	  NOT_cfg_verbosity_read_SLE_1_7___d68)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_initiators_to_targets_1 &&
	  vf_i_reqs_1$D_OUT[69:68] != 2'd1)
	begin
	  v__h4118 = $stime;
	  #0;
	end
    v__h4112 = v__h4118 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_initiators_to_targets_1 &&
	  vf_i_reqs_1$D_OUT[69:68] != 2'd1)
	$write("%0d: Fabric: initiator id %0d mismatch: ",
	       v__h4112,
	       $signed(32'd1));
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_initiators_to_targets_1 &&
	  vf_i_reqs_1$D_OUT[69:68] != 2'd1)
	$write("Fabric_Req { ", "initiator_id: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_initiators_to_targets_1 &&
	  vf_i_reqs_1$D_OUT[69:68] != 2'd1)
	$write("'h%h", vf_i_reqs_1$D_OUT[69:68]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_initiators_to_targets_1 &&
	  vf_i_reqs_1$D_OUT[69:68] != 2'd1)
	$write(", ", "op: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_initiators_to_targets_1 &&
	  vf_i_reqs_1$D_OUT[69:68] != 2'd1 &&
	  vf_i_reqs_1$D_OUT[67])
	$write("FABRIC_REQ_WR");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_initiators_to_targets_1 &&
	  vf_i_reqs_1$D_OUT[69:68] != 2'd1 &&
	  !vf_i_reqs_1$D_OUT[67])
	$write("FABRIC_REQ_RD");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_initiators_to_targets_1 &&
	  vf_i_reqs_1$D_OUT[69:68] != 2'd1)
	$write(", ", "size: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_initiators_to_targets_1 &&
	  vf_i_reqs_1$D_OUT[69:68] != 2'd1 &&
	  vf_i_reqs_1$D_OUT[66:64] == 3'd0)
	$write("FABRIC_REQ_8b");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_initiators_to_targets_1 &&
	  vf_i_reqs_1$D_OUT[69:68] != 2'd1 &&
	  vf_i_reqs_1$D_OUT[66:64] == 3'd1)
	$write("FABRIC_REQ_16b");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_initiators_to_targets_1 &&
	  vf_i_reqs_1$D_OUT[69:68] != 2'd1 &&
	  vf_i_reqs_1$D_OUT[66:64] == 3'd2)
	$write("FABRIC_REQ_32b");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_initiators_to_targets_1 &&
	  vf_i_reqs_1$D_OUT[69:68] != 2'd1 &&
	  vf_i_reqs_1$D_OUT[66:64] == 3'd3)
	$write("FABRIC_REQ_64b");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_initiators_to_targets_1 &&
	  vf_i_reqs_1$D_OUT[69:68] != 2'd1 &&
	  vf_i_reqs_1$D_OUT[66:64] != 3'd0 &&
	  vf_i_reqs_1$D_OUT[66:64] != 3'd1 &&
	  vf_i_reqs_1$D_OUT[66:64] != 3'd2 &&
	  vf_i_reqs_1$D_OUT[66:64] != 3'd3)
	$write("FABRIC_REQ_BURST");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_initiators_to_targets_1 &&
	  vf_i_reqs_1$D_OUT[69:68] != 2'd1)
	$write(", ", "addr: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_initiators_to_targets_1 &&
	  vf_i_reqs_1$D_OUT[69:68] != 2'd1)
	$write("'h%h", vf_i_reqs_1$D_OUT[63:32]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_initiators_to_targets_1 &&
	  vf_i_reqs_1$D_OUT[69:68] != 2'd1)
	$write(", ", "word: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_initiators_to_targets_1 &&
	  vf_i_reqs_1$D_OUT[69:68] != 2'd1)
	$write("'h%h", vf_i_reqs_1$D_OUT[31:0], " }");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_initiators_to_targets_1 &&
	  vf_i_reqs_1$D_OUT[69:68] != 2'd1)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_initiators_to_targets_1 &&
	  vf_i_reqs_1$D_OUT[69:68] != 2'd1)
	$finish(32'd1);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_initiators_to_targets_1 &&
	  NOT_cfg_verbosity_read_SLE_1_7___d68)
	begin
	  v__h4450 = $stime;
	  #0;
	end
    v__h4444 = v__h4450 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_initiators_to_targets_1 &&
	  NOT_cfg_verbosity_read_SLE_1_7___d68)
	$write("%0d: Fabric: ", v__h4444);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_initiators_to_targets_1 &&
	  NOT_cfg_verbosity_read_SLE_1_7___d68)
	$write("IMem(i%0d)", 2'd1);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_initiators_to_targets_1 &&
	  NOT_cfg_verbosity_read_SLE_1_7___d68)
	$write(" => ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_initiators_to_targets_1 &&
	  NOT_cfg_verbosity_read_SLE_1_7_8_AND_vf_i_reqs_ETC___d151)
	$write("MemController(t%0d)", target_id__h4070);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_initiators_to_targets_1 &&
	  NOT_cfg_verbosity_read_SLE_1_7___d68 &&
	  NOT_vf_i_reqs_1_first__6_BITS_63_TO_32_7_ULE_2_ETC___d156)
	$write("CPU(t%0d)", target_id__h4070);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_initiators_to_targets_1 &&
	  NOT_cfg_verbosity_read_SLE_1_7___d68 &&
	  NOT_vf_i_reqs_1_first__6_BITS_63_TO_32_7_ULE_2_ETC___d161)
	$write("UART(t%0d)", target_id__h4070);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_initiators_to_targets_1 &&
	  NOT_cfg_verbosity_read_SLE_1_7___d68 &&
	  NOT_vf_i_reqs_1_first__6_BITS_63_TO_32_7_ULE_2_ETC___d166)
	$write("Fabric_config(t%0d)", target_id__h4070);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_initiators_to_targets_1 &&
	  NOT_cfg_verbosity_read_SLE_1_7___d68)
	$write(" : ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_initiators_to_targets_1 &&
	  NOT_cfg_verbosity_read_SLE_1_7___d68)
	$write("Fabric_Req { ", "initiator_id: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_initiators_to_targets_1 &&
	  NOT_cfg_verbosity_read_SLE_1_7___d68)
	$write("'h%h", vf_i_reqs_1$D_OUT[69:68]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_initiators_to_targets_1 &&
	  NOT_cfg_verbosity_read_SLE_1_7___d68)
	$write(", ", "op: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_initiators_to_targets_1 &&
	  NOT_cfg_verbosity_read_SLE_1_7___d68 &&
	  vf_i_reqs_1$D_OUT[67])
	$write("FABRIC_REQ_WR");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_initiators_to_targets_1 &&
	  NOT_cfg_verbosity_read_SLE_1_7___d68 &&
	  !vf_i_reqs_1$D_OUT[67])
	$write("FABRIC_REQ_RD");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_initiators_to_targets_1 &&
	  NOT_cfg_verbosity_read_SLE_1_7___d68)
	$write(", ", "size: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_initiators_to_targets_1 &&
	  NOT_cfg_verbosity_read_SLE_1_7___d68 &&
	  vf_i_reqs_1$D_OUT[66:64] == 3'd0)
	$write("FABRIC_REQ_8b");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_initiators_to_targets_1 &&
	  NOT_cfg_verbosity_read_SLE_1_7___d68 &&
	  vf_i_reqs_1$D_OUT[66:64] == 3'd1)
	$write("FABRIC_REQ_16b");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_initiators_to_targets_1 &&
	  NOT_cfg_verbosity_read_SLE_1_7___d68 &&
	  vf_i_reqs_1$D_OUT[66:64] == 3'd2)
	$write("FABRIC_REQ_32b");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_initiators_to_targets_1 &&
	  NOT_cfg_verbosity_read_SLE_1_7___d68 &&
	  vf_i_reqs_1$D_OUT[66:64] == 3'd3)
	$write("FABRIC_REQ_64b");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_initiators_to_targets_1 &&
	  NOT_cfg_verbosity_read_SLE_1_7___d68 &&
	  vf_i_reqs_1$D_OUT[66:64] != 3'd0 &&
	  vf_i_reqs_1$D_OUT[66:64] != 3'd1 &&
	  vf_i_reqs_1$D_OUT[66:64] != 3'd2 &&
	  vf_i_reqs_1$D_OUT[66:64] != 3'd3)
	$write("FABRIC_REQ_BURST");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_initiators_to_targets_1 &&
	  NOT_cfg_verbosity_read_SLE_1_7___d68)
	$write(", ", "addr: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_initiators_to_targets_1 &&
	  NOT_cfg_verbosity_read_SLE_1_7___d68)
	$write("'h%h", vf_i_reqs_1$D_OUT[63:32]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_initiators_to_targets_1 &&
	  NOT_cfg_verbosity_read_SLE_1_7___d68)
	$write(", ", "word: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_initiators_to_targets_1 &&
	  NOT_cfg_verbosity_read_SLE_1_7___d68)
	$write("'h%h", vf_i_reqs_1$D_OUT[31:0], " }");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_initiators_to_targets_1 &&
	  NOT_cfg_verbosity_read_SLE_1_7___d68)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_initiators_to_targets_2 &&
	  vf_i_reqs_2$D_OUT[69:68] != 2'd2)
	begin
	  v__h4703 = $stime;
	  #0;
	end
    v__h4697 = v__h4703 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_initiators_to_targets_2 &&
	  vf_i_reqs_2$D_OUT[69:68] != 2'd2)
	$write("%0d: Fabric: initiator id %0d mismatch: ",
	       v__h4697,
	       $signed(32'd2));
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_initiators_to_targets_2 &&
	  vf_i_reqs_2$D_OUT[69:68] != 2'd2)
	$write("Fabric_Req { ", "initiator_id: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_initiators_to_targets_2 &&
	  vf_i_reqs_2$D_OUT[69:68] != 2'd2)
	$write("'h%h", vf_i_reqs_2$D_OUT[69:68]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_initiators_to_targets_2 &&
	  vf_i_reqs_2$D_OUT[69:68] != 2'd2)
	$write(", ", "op: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_initiators_to_targets_2 &&
	  vf_i_reqs_2$D_OUT[69:68] != 2'd2 &&
	  vf_i_reqs_2$D_OUT[67])
	$write("FABRIC_REQ_WR");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_initiators_to_targets_2 &&
	  vf_i_reqs_2$D_OUT[69:68] != 2'd2 &&
	  !vf_i_reqs_2$D_OUT[67])
	$write("FABRIC_REQ_RD");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_initiators_to_targets_2 &&
	  vf_i_reqs_2$D_OUT[69:68] != 2'd2)
	$write(", ", "size: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_initiators_to_targets_2 &&
	  vf_i_reqs_2$D_OUT[69:68] != 2'd2 &&
	  vf_i_reqs_2$D_OUT[66:64] == 3'd0)
	$write("FABRIC_REQ_8b");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_initiators_to_targets_2 &&
	  vf_i_reqs_2$D_OUT[69:68] != 2'd2 &&
	  vf_i_reqs_2$D_OUT[66:64] == 3'd1)
	$write("FABRIC_REQ_16b");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_initiators_to_targets_2 &&
	  vf_i_reqs_2$D_OUT[69:68] != 2'd2 &&
	  vf_i_reqs_2$D_OUT[66:64] == 3'd2)
	$write("FABRIC_REQ_32b");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_initiators_to_targets_2 &&
	  vf_i_reqs_2$D_OUT[69:68] != 2'd2 &&
	  vf_i_reqs_2$D_OUT[66:64] == 3'd3)
	$write("FABRIC_REQ_64b");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_initiators_to_targets_2 &&
	  vf_i_reqs_2$D_OUT[69:68] != 2'd2 &&
	  vf_i_reqs_2$D_OUT[66:64] != 3'd0 &&
	  vf_i_reqs_2$D_OUT[66:64] != 3'd1 &&
	  vf_i_reqs_2$D_OUT[66:64] != 3'd2 &&
	  vf_i_reqs_2$D_OUT[66:64] != 3'd3)
	$write("FABRIC_REQ_BURST");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_initiators_to_targets_2 &&
	  vf_i_reqs_2$D_OUT[69:68] != 2'd2)
	$write(", ", "addr: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_initiators_to_targets_2 &&
	  vf_i_reqs_2$D_OUT[69:68] != 2'd2)
	$write("'h%h", vf_i_reqs_2$D_OUT[63:32]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_initiators_to_targets_2 &&
	  vf_i_reqs_2$D_OUT[69:68] != 2'd2)
	$write(", ", "word: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_initiators_to_targets_2 &&
	  vf_i_reqs_2$D_OUT[69:68] != 2'd2)
	$write("'h%h", vf_i_reqs_2$D_OUT[31:0], " }");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_initiators_to_targets_2 &&
	  vf_i_reqs_2$D_OUT[69:68] != 2'd2)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_initiators_to_targets_2 &&
	  vf_i_reqs_2$D_OUT[69:68] != 2'd2)
	$finish(32'd1);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_initiators_to_targets_2 &&
	  NOT_cfg_verbosity_read_SLE_1_7___d68)
	begin
	  v__h5035 = $stime;
	  #0;
	end
    v__h5029 = v__h5035 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_initiators_to_targets_2 &&
	  NOT_cfg_verbosity_read_SLE_1_7___d68)
	$write("%0d: Fabric: ", v__h5029);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_initiators_to_targets_2 &&
	  NOT_cfg_verbosity_read_SLE_1_7___d68)
	$write("DMem(i%0d)", 2'd2);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_initiators_to_targets_2 &&
	  NOT_cfg_verbosity_read_SLE_1_7___d68)
	$write(" => ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_initiators_to_targets_2 &&
	  NOT_cfg_verbosity_read_SLE_1_7_8_AND_vf_i_reqs_ETC___d231)
	$write("MemController(t%0d)", target_id__h4655);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_initiators_to_targets_2 &&
	  NOT_cfg_verbosity_read_SLE_1_7___d68 &&
	  NOT_vf_i_reqs_2_first__76_BITS_63_TO_32_77_ULE_ETC___d236)
	$write("CPU(t%0d)", target_id__h4655);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_initiators_to_targets_2 &&
	  NOT_cfg_verbosity_read_SLE_1_7___d68 &&
	  NOT_vf_i_reqs_2_first__76_BITS_63_TO_32_77_ULE_ETC___d241)
	$write("UART(t%0d)", target_id__h4655);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_initiators_to_targets_2 &&
	  NOT_cfg_verbosity_read_SLE_1_7___d68 &&
	  NOT_vf_i_reqs_2_first__76_BITS_63_TO_32_77_ULE_ETC___d246)
	$write("Fabric_config(t%0d)", target_id__h4655);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_initiators_to_targets_2 &&
	  NOT_cfg_verbosity_read_SLE_1_7___d68)
	$write(" : ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_initiators_to_targets_2 &&
	  NOT_cfg_verbosity_read_SLE_1_7___d68)
	$write("Fabric_Req { ", "initiator_id: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_initiators_to_targets_2 &&
	  NOT_cfg_verbosity_read_SLE_1_7___d68)
	$write("'h%h", vf_i_reqs_2$D_OUT[69:68]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_initiators_to_targets_2 &&
	  NOT_cfg_verbosity_read_SLE_1_7___d68)
	$write(", ", "op: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_initiators_to_targets_2 &&
	  NOT_cfg_verbosity_read_SLE_1_7___d68 &&
	  vf_i_reqs_2$D_OUT[67])
	$write("FABRIC_REQ_WR");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_initiators_to_targets_2 &&
	  NOT_cfg_verbosity_read_SLE_1_7___d68 &&
	  !vf_i_reqs_2$D_OUT[67])
	$write("FABRIC_REQ_RD");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_initiators_to_targets_2 &&
	  NOT_cfg_verbosity_read_SLE_1_7___d68)
	$write(", ", "size: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_initiators_to_targets_2 &&
	  NOT_cfg_verbosity_read_SLE_1_7___d68 &&
	  vf_i_reqs_2$D_OUT[66:64] == 3'd0)
	$write("FABRIC_REQ_8b");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_initiators_to_targets_2 &&
	  NOT_cfg_verbosity_read_SLE_1_7___d68 &&
	  vf_i_reqs_2$D_OUT[66:64] == 3'd1)
	$write("FABRIC_REQ_16b");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_initiators_to_targets_2 &&
	  NOT_cfg_verbosity_read_SLE_1_7___d68 &&
	  vf_i_reqs_2$D_OUT[66:64] == 3'd2)
	$write("FABRIC_REQ_32b");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_initiators_to_targets_2 &&
	  NOT_cfg_verbosity_read_SLE_1_7___d68 &&
	  vf_i_reqs_2$D_OUT[66:64] == 3'd3)
	$write("FABRIC_REQ_64b");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_initiators_to_targets_2 &&
	  NOT_cfg_verbosity_read_SLE_1_7___d68 &&
	  vf_i_reqs_2$D_OUT[66:64] != 3'd0 &&
	  vf_i_reqs_2$D_OUT[66:64] != 3'd1 &&
	  vf_i_reqs_2$D_OUT[66:64] != 3'd2 &&
	  vf_i_reqs_2$D_OUT[66:64] != 3'd3)
	$write("FABRIC_REQ_BURST");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_initiators_to_targets_2 &&
	  NOT_cfg_verbosity_read_SLE_1_7___d68)
	$write(", ", "addr: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_initiators_to_targets_2 &&
	  NOT_cfg_verbosity_read_SLE_1_7___d68)
	$write("'h%h", vf_i_reqs_2$D_OUT[63:32]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_initiators_to_targets_2 &&
	  NOT_cfg_verbosity_read_SLE_1_7___d68)
	$write(", ", "word: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_initiators_to_targets_2 &&
	  NOT_cfg_verbosity_read_SLE_1_7___d68)
	$write("'h%h", vf_i_reqs_2$D_OUT[31:0], " }");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_initiators_to_targets_2 &&
	  NOT_cfg_verbosity_read_SLE_1_7___d68)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_targets_to_initiators &&
	  vf_t_rsps_0$D_OUT[38:37] == 2'd3)
	begin
	  v__h5308 = $stime;
	  #0;
	end
    v__h5302 = v__h5308 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_targets_to_initiators &&
	  vf_t_rsps_0$D_OUT[38:37] == 2'd3)
	$write("%0d: Fabric: rsp: no such initiator id ", v__h5302);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_targets_to_initiators &&
	  vf_t_rsps_0$D_OUT[38:37] == 2'd3)
	$write("Fabric_Rsp { ", "initiator_id: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_targets_to_initiators &&
	  vf_t_rsps_0$D_OUT[38:37] == 2'd3)
	$write("'h%h", vf_t_rsps_0$D_OUT[38:37]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_targets_to_initiators &&
	  vf_t_rsps_0$D_OUT[38:37] == 2'd3)
	$write(", ", "op: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_targets_to_initiators &&
	  vf_t_rsps_0$D_OUT[38:37] == 2'd3 &&
	  vf_t_rsps_0$D_OUT[36])
	$write("FABRIC_REQ_WR");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_targets_to_initiators &&
	  vf_t_rsps_0$D_OUT[38:37] == 2'd3 &&
	  !vf_t_rsps_0$D_OUT[36])
	$write("FABRIC_REQ_RD");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_targets_to_initiators &&
	  vf_t_rsps_0$D_OUT[38:37] == 2'd3)
	$write(", ", "size: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_targets_to_initiators &&
	  vf_t_rsps_0$D_OUT[38:37] == 2'd3 &&
	  vf_t_rsps_0$D_OUT[35:33] == 3'd0)
	$write("FABRIC_REQ_8b");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_targets_to_initiators &&
	  vf_t_rsps_0$D_OUT[38:37] == 2'd3 &&
	  vf_t_rsps_0$D_OUT[35:33] == 3'd1)
	$write("FABRIC_REQ_16b");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_targets_to_initiators &&
	  vf_t_rsps_0$D_OUT[38:37] == 2'd3 &&
	  vf_t_rsps_0$D_OUT[35:33] == 3'd2)
	$write("FABRIC_REQ_32b");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_targets_to_initiators &&
	  vf_t_rsps_0$D_OUT[38:37] == 2'd3 &&
	  vf_t_rsps_0$D_OUT[35:33] == 3'd3)
	$write("FABRIC_REQ_64b");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_targets_to_initiators &&
	  vf_t_rsps_0$D_OUT[38:37] == 2'd3 &&
	  vf_t_rsps_0$D_OUT[35:33] != 3'd0 &&
	  vf_t_rsps_0$D_OUT[35:33] != 3'd1 &&
	  vf_t_rsps_0$D_OUT[35:33] != 3'd2 &&
	  vf_t_rsps_0$D_OUT[35:33] != 3'd3)
	$write("FABRIC_REQ_BURST");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_targets_to_initiators &&
	  vf_t_rsps_0$D_OUT[38:37] == 2'd3)
	$write(", ", "status: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_targets_to_initiators &&
	  vf_t_rsps_0$D_OUT[38:37] == 2'd3 &&
	  vf_t_rsps_0$D_OUT[32])
	$write("FABRIC_RSP_ERR");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_targets_to_initiators &&
	  vf_t_rsps_0$D_OUT[38:37] == 2'd3 &&
	  !vf_t_rsps_0$D_OUT[32])
	$write("FABRIC_RSP_OK");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_targets_to_initiators &&
	  vf_t_rsps_0$D_OUT[38:37] == 2'd3)
	$write(", ", "word: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_targets_to_initiators &&
	  vf_t_rsps_0$D_OUT[38:37] == 2'd3)
	$write("'h%h", vf_t_rsps_0$D_OUT[31:0], " }");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_targets_to_initiators &&
	  vf_t_rsps_0$D_OUT[38:37] == 2'd3)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_targets_to_initiators &&
	  vf_t_rsps_0$D_OUT[38:37] == 2'd3)
	$finish(32'd1);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_targets_to_initiators &&
	  NOT_cfg_verbosity_read_SLE_1_7___d68)
	begin
	  v__h5586 = $stime;
	  #0;
	end
    v__h5580 = v__h5586 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_targets_to_initiators &&
	  NOT_cfg_verbosity_read_SLE_1_7___d68)
	$write("%0d: Fabric: ", v__h5580);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_targets_to_initiators &&
	  NOT_cfg_verbosity_read_SLE_1_7___d68 &&
	  vf_t_rsps_0$D_OUT[38:37] == 2'd0)
	$write("Controller(i%0d)", vf_t_rsps_0$D_OUT[38:37]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_targets_to_initiators &&
	  NOT_cfg_verbosity_read_SLE_1_7___d68 &&
	  vf_t_rsps_0$D_OUT[38:37] == 2'd1)
	$write("IMem(i%0d)", vf_t_rsps_0$D_OUT[38:37]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_targets_to_initiators &&
	  NOT_cfg_verbosity_read_SLE_1_7___d68 &&
	  vf_t_rsps_0$D_OUT[38:37] == 2'd2)
	$write("DMem(i%0d)", vf_t_rsps_0$D_OUT[38:37]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_targets_to_initiators &&
	  NOT_cfg_verbosity_read_SLE_1_7___d68 &&
	  vf_t_rsps_0$D_OUT[38:37] != 2'd0 &&
	  vf_t_rsps_0$D_OUT[38:37] != 2'd1 &&
	  vf_t_rsps_0$D_OUT[38:37] != 2'd2)
	$write("(i%0d)", vf_t_rsps_0$D_OUT[38:37]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_targets_to_initiators &&
	  NOT_cfg_verbosity_read_SLE_1_7___d68)
	$write(" <= ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_targets_to_initiators &&
	  NOT_cfg_verbosity_read_SLE_1_7___d68)
	$write("MemController(t%0d)", 2'd0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_targets_to_initiators &&
	  NOT_cfg_verbosity_read_SLE_1_7___d68)
	$write(": ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_targets_to_initiators &&
	  NOT_cfg_verbosity_read_SLE_1_7___d68)
	$write("Fabric_Rsp { ", "initiator_id: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_targets_to_initiators &&
	  NOT_cfg_verbosity_read_SLE_1_7___d68)
	$write("'h%h", vf_t_rsps_0$D_OUT[38:37]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_targets_to_initiators &&
	  NOT_cfg_verbosity_read_SLE_1_7___d68)
	$write(", ", "op: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_targets_to_initiators &&
	  NOT_cfg_verbosity_read_SLE_1_7___d68 &&
	  vf_t_rsps_0$D_OUT[36])
	$write("FABRIC_REQ_WR");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_targets_to_initiators &&
	  NOT_cfg_verbosity_read_SLE_1_7___d68 &&
	  !vf_t_rsps_0$D_OUT[36])
	$write("FABRIC_REQ_RD");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_targets_to_initiators &&
	  NOT_cfg_verbosity_read_SLE_1_7___d68)
	$write(", ", "size: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_targets_to_initiators &&
	  NOT_cfg_verbosity_read_SLE_1_7___d68 &&
	  vf_t_rsps_0$D_OUT[35:33] == 3'd0)
	$write("FABRIC_REQ_8b");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_targets_to_initiators &&
	  NOT_cfg_verbosity_read_SLE_1_7___d68 &&
	  vf_t_rsps_0$D_OUT[35:33] == 3'd1)
	$write("FABRIC_REQ_16b");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_targets_to_initiators &&
	  NOT_cfg_verbosity_read_SLE_1_7___d68 &&
	  vf_t_rsps_0$D_OUT[35:33] == 3'd2)
	$write("FABRIC_REQ_32b");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_targets_to_initiators &&
	  NOT_cfg_verbosity_read_SLE_1_7___d68 &&
	  vf_t_rsps_0$D_OUT[35:33] == 3'd3)
	$write("FABRIC_REQ_64b");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_targets_to_initiators &&
	  NOT_cfg_verbosity_read_SLE_1_7___d68 &&
	  vf_t_rsps_0$D_OUT[35:33] != 3'd0 &&
	  vf_t_rsps_0$D_OUT[35:33] != 3'd1 &&
	  vf_t_rsps_0$D_OUT[35:33] != 3'd2 &&
	  vf_t_rsps_0$D_OUT[35:33] != 3'd3)
	$write("FABRIC_REQ_BURST");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_targets_to_initiators &&
	  NOT_cfg_verbosity_read_SLE_1_7___d68)
	$write(", ", "status: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_targets_to_initiators &&
	  NOT_cfg_verbosity_read_SLE_1_7___d68 &&
	  vf_t_rsps_0$D_OUT[32])
	$write("FABRIC_RSP_ERR");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_targets_to_initiators &&
	  NOT_cfg_verbosity_read_SLE_1_7___d68 &&
	  !vf_t_rsps_0$D_OUT[32])
	$write("FABRIC_RSP_OK");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_targets_to_initiators &&
	  NOT_cfg_verbosity_read_SLE_1_7___d68)
	$write(", ", "word: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_targets_to_initiators &&
	  NOT_cfg_verbosity_read_SLE_1_7___d68)
	$write("'h%h", vf_t_rsps_0$D_OUT[31:0], " }");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_targets_to_initiators &&
	  NOT_cfg_verbosity_read_SLE_1_7___d68)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_targets_to_initiators_1 &&
	  vf_t_rsps_1$D_OUT[38:37] == 2'd3)
	begin
	  v__h5833 = $stime;
	  #0;
	end
    v__h5827 = v__h5833 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_targets_to_initiators_1 &&
	  vf_t_rsps_1$D_OUT[38:37] == 2'd3)
	$write("%0d: Fabric: rsp: no such initiator id ", v__h5827);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_targets_to_initiators_1 &&
	  vf_t_rsps_1$D_OUT[38:37] == 2'd3)
	$write("Fabric_Rsp { ", "initiator_id: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_targets_to_initiators_1 &&
	  vf_t_rsps_1$D_OUT[38:37] == 2'd3)
	$write("'h%h", vf_t_rsps_1$D_OUT[38:37]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_targets_to_initiators_1 &&
	  vf_t_rsps_1$D_OUT[38:37] == 2'd3)
	$write(", ", "op: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_targets_to_initiators_1 &&
	  vf_t_rsps_1$D_OUT[38:37] == 2'd3 &&
	  vf_t_rsps_1$D_OUT[36])
	$write("FABRIC_REQ_WR");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_targets_to_initiators_1 &&
	  vf_t_rsps_1$D_OUT[38:37] == 2'd3 &&
	  !vf_t_rsps_1$D_OUT[36])
	$write("FABRIC_REQ_RD");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_targets_to_initiators_1 &&
	  vf_t_rsps_1$D_OUT[38:37] == 2'd3)
	$write(", ", "size: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_targets_to_initiators_1 &&
	  vf_t_rsps_1$D_OUT[38:37] == 2'd3 &&
	  vf_t_rsps_1$D_OUT[35:33] == 3'd0)
	$write("FABRIC_REQ_8b");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_targets_to_initiators_1 &&
	  vf_t_rsps_1$D_OUT[38:37] == 2'd3 &&
	  vf_t_rsps_1$D_OUT[35:33] == 3'd1)
	$write("FABRIC_REQ_16b");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_targets_to_initiators_1 &&
	  vf_t_rsps_1$D_OUT[38:37] == 2'd3 &&
	  vf_t_rsps_1$D_OUT[35:33] == 3'd2)
	$write("FABRIC_REQ_32b");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_targets_to_initiators_1 &&
	  vf_t_rsps_1$D_OUT[38:37] == 2'd3 &&
	  vf_t_rsps_1$D_OUT[35:33] == 3'd3)
	$write("FABRIC_REQ_64b");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_targets_to_initiators_1 &&
	  vf_t_rsps_1$D_OUT[38:37] == 2'd3 &&
	  vf_t_rsps_1$D_OUT[35:33] != 3'd0 &&
	  vf_t_rsps_1$D_OUT[35:33] != 3'd1 &&
	  vf_t_rsps_1$D_OUT[35:33] != 3'd2 &&
	  vf_t_rsps_1$D_OUT[35:33] != 3'd3)
	$write("FABRIC_REQ_BURST");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_targets_to_initiators_1 &&
	  vf_t_rsps_1$D_OUT[38:37] == 2'd3)
	$write(", ", "status: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_targets_to_initiators_1 &&
	  vf_t_rsps_1$D_OUT[38:37] == 2'd3 &&
	  vf_t_rsps_1$D_OUT[32])
	$write("FABRIC_RSP_ERR");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_targets_to_initiators_1 &&
	  vf_t_rsps_1$D_OUT[38:37] == 2'd3 &&
	  !vf_t_rsps_1$D_OUT[32])
	$write("FABRIC_RSP_OK");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_targets_to_initiators_1 &&
	  vf_t_rsps_1$D_OUT[38:37] == 2'd3)
	$write(", ", "word: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_targets_to_initiators_1 &&
	  vf_t_rsps_1$D_OUT[38:37] == 2'd3)
	$write("'h%h", vf_t_rsps_1$D_OUT[31:0], " }");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_targets_to_initiators_1 &&
	  vf_t_rsps_1$D_OUT[38:37] == 2'd3)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_targets_to_initiators_1 &&
	  vf_t_rsps_1$D_OUT[38:37] == 2'd3)
	$finish(32'd1);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_targets_to_initiators_1 &&
	  NOT_cfg_verbosity_read_SLE_1_7___d68)
	begin
	  v__h6105 = $stime;
	  #0;
	end
    v__h6099 = v__h6105 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_targets_to_initiators_1 &&
	  NOT_cfg_verbosity_read_SLE_1_7___d68)
	$write("%0d: Fabric: ", v__h6099);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_targets_to_initiators_1 &&
	  NOT_cfg_verbosity_read_SLE_1_7___d68 &&
	  vf_t_rsps_1$D_OUT[38:37] == 2'd0)
	$write("Controller(i%0d)", vf_t_rsps_1$D_OUT[38:37]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_targets_to_initiators_1 &&
	  NOT_cfg_verbosity_read_SLE_1_7___d68 &&
	  vf_t_rsps_1$D_OUT[38:37] == 2'd1)
	$write("IMem(i%0d)", vf_t_rsps_1$D_OUT[38:37]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_targets_to_initiators_1 &&
	  NOT_cfg_verbosity_read_SLE_1_7___d68 &&
	  vf_t_rsps_1$D_OUT[38:37] == 2'd2)
	$write("DMem(i%0d)", vf_t_rsps_1$D_OUT[38:37]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_targets_to_initiators_1 &&
	  NOT_cfg_verbosity_read_SLE_1_7___d68 &&
	  vf_t_rsps_1$D_OUT[38:37] != 2'd0 &&
	  vf_t_rsps_1$D_OUT[38:37] != 2'd1 &&
	  vf_t_rsps_1$D_OUT[38:37] != 2'd2)
	$write("(i%0d)", vf_t_rsps_1$D_OUT[38:37]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_targets_to_initiators_1 &&
	  NOT_cfg_verbosity_read_SLE_1_7___d68)
	$write(" <= ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_targets_to_initiators_1 &&
	  NOT_cfg_verbosity_read_SLE_1_7___d68)
	$write("CPU(t%0d)", 2'd1);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_targets_to_initiators_1 &&
	  NOT_cfg_verbosity_read_SLE_1_7___d68)
	$write(": ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_targets_to_initiators_1 &&
	  NOT_cfg_verbosity_read_SLE_1_7___d68)
	$write("Fabric_Rsp { ", "initiator_id: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_targets_to_initiators_1 &&
	  NOT_cfg_verbosity_read_SLE_1_7___d68)
	$write("'h%h", vf_t_rsps_1$D_OUT[38:37]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_targets_to_initiators_1 &&
	  NOT_cfg_verbosity_read_SLE_1_7___d68)
	$write(", ", "op: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_targets_to_initiators_1 &&
	  NOT_cfg_verbosity_read_SLE_1_7___d68 &&
	  vf_t_rsps_1$D_OUT[36])
	$write("FABRIC_REQ_WR");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_targets_to_initiators_1 &&
	  NOT_cfg_verbosity_read_SLE_1_7___d68 &&
	  !vf_t_rsps_1$D_OUT[36])
	$write("FABRIC_REQ_RD");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_targets_to_initiators_1 &&
	  NOT_cfg_verbosity_read_SLE_1_7___d68)
	$write(", ", "size: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_targets_to_initiators_1 &&
	  NOT_cfg_verbosity_read_SLE_1_7___d68 &&
	  vf_t_rsps_1$D_OUT[35:33] == 3'd0)
	$write("FABRIC_REQ_8b");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_targets_to_initiators_1 &&
	  NOT_cfg_verbosity_read_SLE_1_7___d68 &&
	  vf_t_rsps_1$D_OUT[35:33] == 3'd1)
	$write("FABRIC_REQ_16b");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_targets_to_initiators_1 &&
	  NOT_cfg_verbosity_read_SLE_1_7___d68 &&
	  vf_t_rsps_1$D_OUT[35:33] == 3'd2)
	$write("FABRIC_REQ_32b");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_targets_to_initiators_1 &&
	  NOT_cfg_verbosity_read_SLE_1_7___d68 &&
	  vf_t_rsps_1$D_OUT[35:33] == 3'd3)
	$write("FABRIC_REQ_64b");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_targets_to_initiators_1 &&
	  NOT_cfg_verbosity_read_SLE_1_7___d68 &&
	  vf_t_rsps_1$D_OUT[35:33] != 3'd0 &&
	  vf_t_rsps_1$D_OUT[35:33] != 3'd1 &&
	  vf_t_rsps_1$D_OUT[35:33] != 3'd2 &&
	  vf_t_rsps_1$D_OUT[35:33] != 3'd3)
	$write("FABRIC_REQ_BURST");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_targets_to_initiators_1 &&
	  NOT_cfg_verbosity_read_SLE_1_7___d68)
	$write(", ", "status: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_targets_to_initiators_1 &&
	  NOT_cfg_verbosity_read_SLE_1_7___d68 &&
	  vf_t_rsps_1$D_OUT[32])
	$write("FABRIC_RSP_ERR");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_targets_to_initiators_1 &&
	  NOT_cfg_verbosity_read_SLE_1_7___d68 &&
	  !vf_t_rsps_1$D_OUT[32])
	$write("FABRIC_RSP_OK");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_targets_to_initiators_1 &&
	  NOT_cfg_verbosity_read_SLE_1_7___d68)
	$write(", ", "word: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_targets_to_initiators_1 &&
	  NOT_cfg_verbosity_read_SLE_1_7___d68)
	$write("'h%h", vf_t_rsps_1$D_OUT[31:0], " }");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_targets_to_initiators_1 &&
	  NOT_cfg_verbosity_read_SLE_1_7___d68)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_targets_to_initiators_2 &&
	  vf_t_rsps_2$D_OUT[38:37] == 2'd3)
	begin
	  v__h6354 = $stime;
	  #0;
	end
    v__h6348 = v__h6354 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_targets_to_initiators_2 &&
	  vf_t_rsps_2$D_OUT[38:37] == 2'd3)
	$write("%0d: Fabric: rsp: no such initiator id ", v__h6348);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_targets_to_initiators_2 &&
	  vf_t_rsps_2$D_OUT[38:37] == 2'd3)
	$write("Fabric_Rsp { ", "initiator_id: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_targets_to_initiators_2 &&
	  vf_t_rsps_2$D_OUT[38:37] == 2'd3)
	$write("'h%h", vf_t_rsps_2$D_OUT[38:37]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_targets_to_initiators_2 &&
	  vf_t_rsps_2$D_OUT[38:37] == 2'd3)
	$write(", ", "op: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_targets_to_initiators_2 &&
	  vf_t_rsps_2$D_OUT[38:37] == 2'd3 &&
	  vf_t_rsps_2$D_OUT[36])
	$write("FABRIC_REQ_WR");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_targets_to_initiators_2 &&
	  vf_t_rsps_2$D_OUT[38:37] == 2'd3 &&
	  !vf_t_rsps_2$D_OUT[36])
	$write("FABRIC_REQ_RD");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_targets_to_initiators_2 &&
	  vf_t_rsps_2$D_OUT[38:37] == 2'd3)
	$write(", ", "size: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_targets_to_initiators_2 &&
	  vf_t_rsps_2$D_OUT[38:37] == 2'd3 &&
	  vf_t_rsps_2$D_OUT[35:33] == 3'd0)
	$write("FABRIC_REQ_8b");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_targets_to_initiators_2 &&
	  vf_t_rsps_2$D_OUT[38:37] == 2'd3 &&
	  vf_t_rsps_2$D_OUT[35:33] == 3'd1)
	$write("FABRIC_REQ_16b");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_targets_to_initiators_2 &&
	  vf_t_rsps_2$D_OUT[38:37] == 2'd3 &&
	  vf_t_rsps_2$D_OUT[35:33] == 3'd2)
	$write("FABRIC_REQ_32b");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_targets_to_initiators_2 &&
	  vf_t_rsps_2$D_OUT[38:37] == 2'd3 &&
	  vf_t_rsps_2$D_OUT[35:33] == 3'd3)
	$write("FABRIC_REQ_64b");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_targets_to_initiators_2 &&
	  vf_t_rsps_2$D_OUT[38:37] == 2'd3 &&
	  vf_t_rsps_2$D_OUT[35:33] != 3'd0 &&
	  vf_t_rsps_2$D_OUT[35:33] != 3'd1 &&
	  vf_t_rsps_2$D_OUT[35:33] != 3'd2 &&
	  vf_t_rsps_2$D_OUT[35:33] != 3'd3)
	$write("FABRIC_REQ_BURST");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_targets_to_initiators_2 &&
	  vf_t_rsps_2$D_OUT[38:37] == 2'd3)
	$write(", ", "status: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_targets_to_initiators_2 &&
	  vf_t_rsps_2$D_OUT[38:37] == 2'd3 &&
	  vf_t_rsps_2$D_OUT[32])
	$write("FABRIC_RSP_ERR");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_targets_to_initiators_2 &&
	  vf_t_rsps_2$D_OUT[38:37] == 2'd3 &&
	  !vf_t_rsps_2$D_OUT[32])
	$write("FABRIC_RSP_OK");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_targets_to_initiators_2 &&
	  vf_t_rsps_2$D_OUT[38:37] == 2'd3)
	$write(", ", "word: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_targets_to_initiators_2 &&
	  vf_t_rsps_2$D_OUT[38:37] == 2'd3)
	$write("'h%h", vf_t_rsps_2$D_OUT[31:0], " }");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_targets_to_initiators_2 &&
	  vf_t_rsps_2$D_OUT[38:37] == 2'd3)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_targets_to_initiators_2 &&
	  vf_t_rsps_2$D_OUT[38:37] == 2'd3)
	$finish(32'd1);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_targets_to_initiators_2 &&
	  NOT_cfg_verbosity_read_SLE_1_7___d68)
	begin
	  v__h6626 = $stime;
	  #0;
	end
    v__h6620 = v__h6626 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_targets_to_initiators_2 &&
	  NOT_cfg_verbosity_read_SLE_1_7___d68)
	$write("%0d: Fabric: ", v__h6620);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_targets_to_initiators_2 &&
	  NOT_cfg_verbosity_read_SLE_1_7___d68 &&
	  vf_t_rsps_2$D_OUT[38:37] == 2'd0)
	$write("Controller(i%0d)", vf_t_rsps_2$D_OUT[38:37]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_targets_to_initiators_2 &&
	  NOT_cfg_verbosity_read_SLE_1_7___d68 &&
	  vf_t_rsps_2$D_OUT[38:37] == 2'd1)
	$write("IMem(i%0d)", vf_t_rsps_2$D_OUT[38:37]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_targets_to_initiators_2 &&
	  NOT_cfg_verbosity_read_SLE_1_7___d68 &&
	  vf_t_rsps_2$D_OUT[38:37] == 2'd2)
	$write("DMem(i%0d)", vf_t_rsps_2$D_OUT[38:37]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_targets_to_initiators_2 &&
	  NOT_cfg_verbosity_read_SLE_1_7___d68 &&
	  vf_t_rsps_2$D_OUT[38:37] != 2'd0 &&
	  vf_t_rsps_2$D_OUT[38:37] != 2'd1 &&
	  vf_t_rsps_2$D_OUT[38:37] != 2'd2)
	$write("(i%0d)", vf_t_rsps_2$D_OUT[38:37]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_targets_to_initiators_2 &&
	  NOT_cfg_verbosity_read_SLE_1_7___d68)
	$write(" <= ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_targets_to_initiators_2 &&
	  NOT_cfg_verbosity_read_SLE_1_7___d68)
	$write("UART(t%0d)", 2'd2);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_targets_to_initiators_2 &&
	  NOT_cfg_verbosity_read_SLE_1_7___d68)
	$write(": ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_targets_to_initiators_2 &&
	  NOT_cfg_verbosity_read_SLE_1_7___d68)
	$write("Fabric_Rsp { ", "initiator_id: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_targets_to_initiators_2 &&
	  NOT_cfg_verbosity_read_SLE_1_7___d68)
	$write("'h%h", vf_t_rsps_2$D_OUT[38:37]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_targets_to_initiators_2 &&
	  NOT_cfg_verbosity_read_SLE_1_7___d68)
	$write(", ", "op: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_targets_to_initiators_2 &&
	  NOT_cfg_verbosity_read_SLE_1_7___d68 &&
	  vf_t_rsps_2$D_OUT[36])
	$write("FABRIC_REQ_WR");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_targets_to_initiators_2 &&
	  NOT_cfg_verbosity_read_SLE_1_7___d68 &&
	  !vf_t_rsps_2$D_OUT[36])
	$write("FABRIC_REQ_RD");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_targets_to_initiators_2 &&
	  NOT_cfg_verbosity_read_SLE_1_7___d68)
	$write(", ", "size: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_targets_to_initiators_2 &&
	  NOT_cfg_verbosity_read_SLE_1_7___d68 &&
	  vf_t_rsps_2$D_OUT[35:33] == 3'd0)
	$write("FABRIC_REQ_8b");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_targets_to_initiators_2 &&
	  NOT_cfg_verbosity_read_SLE_1_7___d68 &&
	  vf_t_rsps_2$D_OUT[35:33] == 3'd1)
	$write("FABRIC_REQ_16b");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_targets_to_initiators_2 &&
	  NOT_cfg_verbosity_read_SLE_1_7___d68 &&
	  vf_t_rsps_2$D_OUT[35:33] == 3'd2)
	$write("FABRIC_REQ_32b");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_targets_to_initiators_2 &&
	  NOT_cfg_verbosity_read_SLE_1_7___d68 &&
	  vf_t_rsps_2$D_OUT[35:33] == 3'd3)
	$write("FABRIC_REQ_64b");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_targets_to_initiators_2 &&
	  NOT_cfg_verbosity_read_SLE_1_7___d68 &&
	  vf_t_rsps_2$D_OUT[35:33] != 3'd0 &&
	  vf_t_rsps_2$D_OUT[35:33] != 3'd1 &&
	  vf_t_rsps_2$D_OUT[35:33] != 3'd2 &&
	  vf_t_rsps_2$D_OUT[35:33] != 3'd3)
	$write("FABRIC_REQ_BURST");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_targets_to_initiators_2 &&
	  NOT_cfg_verbosity_read_SLE_1_7___d68)
	$write(", ", "status: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_targets_to_initiators_2 &&
	  NOT_cfg_verbosity_read_SLE_1_7___d68 &&
	  vf_t_rsps_2$D_OUT[32])
	$write("FABRIC_RSP_ERR");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_targets_to_initiators_2 &&
	  NOT_cfg_verbosity_read_SLE_1_7___d68 &&
	  !vf_t_rsps_2$D_OUT[32])
	$write("FABRIC_RSP_OK");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_targets_to_initiators_2 &&
	  NOT_cfg_verbosity_read_SLE_1_7___d68)
	$write(", ", "word: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_targets_to_initiators_2 &&
	  NOT_cfg_verbosity_read_SLE_1_7___d68)
	$write("'h%h", vf_t_rsps_2$D_OUT[31:0], " }");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_targets_to_initiators_2 &&
	  NOT_cfg_verbosity_read_SLE_1_7___d68)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_targets_to_initiators_3 &&
	  vf_t_rsps_3$D_OUT[38:37] == 2'd3)
	begin
	  v__h6877 = $stime;
	  #0;
	end
    v__h6871 = v__h6877 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_targets_to_initiators_3 &&
	  vf_t_rsps_3$D_OUT[38:37] == 2'd3)
	$write("%0d: Fabric: rsp: no such initiator id ", v__h6871);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_targets_to_initiators_3 &&
	  vf_t_rsps_3$D_OUT[38:37] == 2'd3)
	$write("Fabric_Rsp { ", "initiator_id: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_targets_to_initiators_3 &&
	  vf_t_rsps_3$D_OUT[38:37] == 2'd3)
	$write("'h%h", vf_t_rsps_3$D_OUT[38:37]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_targets_to_initiators_3 &&
	  vf_t_rsps_3$D_OUT[38:37] == 2'd3)
	$write(", ", "op: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_targets_to_initiators_3 &&
	  vf_t_rsps_3$D_OUT[38:37] == 2'd3 &&
	  vf_t_rsps_3$D_OUT[36])
	$write("FABRIC_REQ_WR");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_targets_to_initiators_3 &&
	  vf_t_rsps_3$D_OUT[38:37] == 2'd3 &&
	  !vf_t_rsps_3$D_OUT[36])
	$write("FABRIC_REQ_RD");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_targets_to_initiators_3 &&
	  vf_t_rsps_3$D_OUT[38:37] == 2'd3)
	$write(", ", "size: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_targets_to_initiators_3 &&
	  vf_t_rsps_3$D_OUT[38:37] == 2'd3 &&
	  vf_t_rsps_3$D_OUT[35:33] == 3'd0)
	$write("FABRIC_REQ_8b");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_targets_to_initiators_3 &&
	  vf_t_rsps_3$D_OUT[38:37] == 2'd3 &&
	  vf_t_rsps_3$D_OUT[35:33] == 3'd1)
	$write("FABRIC_REQ_16b");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_targets_to_initiators_3 &&
	  vf_t_rsps_3$D_OUT[38:37] == 2'd3 &&
	  vf_t_rsps_3$D_OUT[35:33] == 3'd2)
	$write("FABRIC_REQ_32b");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_targets_to_initiators_3 &&
	  vf_t_rsps_3$D_OUT[38:37] == 2'd3 &&
	  vf_t_rsps_3$D_OUT[35:33] == 3'd3)
	$write("FABRIC_REQ_64b");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_targets_to_initiators_3 &&
	  vf_t_rsps_3$D_OUT[38:37] == 2'd3 &&
	  vf_t_rsps_3$D_OUT[35:33] != 3'd0 &&
	  vf_t_rsps_3$D_OUT[35:33] != 3'd1 &&
	  vf_t_rsps_3$D_OUT[35:33] != 3'd2 &&
	  vf_t_rsps_3$D_OUT[35:33] != 3'd3)
	$write("FABRIC_REQ_BURST");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_targets_to_initiators_3 &&
	  vf_t_rsps_3$D_OUT[38:37] == 2'd3)
	$write(", ", "status: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_targets_to_initiators_3 &&
	  vf_t_rsps_3$D_OUT[38:37] == 2'd3 &&
	  vf_t_rsps_3$D_OUT[32])
	$write("FABRIC_RSP_ERR");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_targets_to_initiators_3 &&
	  vf_t_rsps_3$D_OUT[38:37] == 2'd3 &&
	  !vf_t_rsps_3$D_OUT[32])
	$write("FABRIC_RSP_OK");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_targets_to_initiators_3 &&
	  vf_t_rsps_3$D_OUT[38:37] == 2'd3)
	$write(", ", "word: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_targets_to_initiators_3 &&
	  vf_t_rsps_3$D_OUT[38:37] == 2'd3)
	$write("'h%h", vf_t_rsps_3$D_OUT[31:0], " }");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_targets_to_initiators_3 &&
	  vf_t_rsps_3$D_OUT[38:37] == 2'd3)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_targets_to_initiators_3 &&
	  vf_t_rsps_3$D_OUT[38:37] == 2'd3)
	$finish(32'd1);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_targets_to_initiators_3 &&
	  NOT_cfg_verbosity_read_SLE_1_7___d68)
	begin
	  v__h7149 = $stime;
	  #0;
	end
    v__h7143 = v__h7149 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_targets_to_initiators_3 &&
	  NOT_cfg_verbosity_read_SLE_1_7___d68)
	$write("%0d: Fabric: ", v__h7143);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_targets_to_initiators_3 &&
	  NOT_cfg_verbosity_read_SLE_1_7___d68 &&
	  vf_t_rsps_3$D_OUT[38:37] == 2'd0)
	$write("Controller(i%0d)", vf_t_rsps_3$D_OUT[38:37]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_targets_to_initiators_3 &&
	  NOT_cfg_verbosity_read_SLE_1_7___d68 &&
	  vf_t_rsps_3$D_OUT[38:37] == 2'd1)
	$write("IMem(i%0d)", vf_t_rsps_3$D_OUT[38:37]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_targets_to_initiators_3 &&
	  NOT_cfg_verbosity_read_SLE_1_7___d68 &&
	  vf_t_rsps_3$D_OUT[38:37] == 2'd2)
	$write("DMem(i%0d)", vf_t_rsps_3$D_OUT[38:37]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_targets_to_initiators_3 &&
	  NOT_cfg_verbosity_read_SLE_1_7___d68 &&
	  vf_t_rsps_3$D_OUT[38:37] != 2'd0 &&
	  vf_t_rsps_3$D_OUT[38:37] != 2'd1 &&
	  vf_t_rsps_3$D_OUT[38:37] != 2'd2)
	$write("(i%0d)", vf_t_rsps_3$D_OUT[38:37]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_targets_to_initiators_3 &&
	  NOT_cfg_verbosity_read_SLE_1_7___d68)
	$write(" <= ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_targets_to_initiators_3 &&
	  NOT_cfg_verbosity_read_SLE_1_7___d68)
	$write("Fabric_config(t%0d)", 2'd3);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_targets_to_initiators_3 &&
	  NOT_cfg_verbosity_read_SLE_1_7___d68)
	$write(": ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_targets_to_initiators_3 &&
	  NOT_cfg_verbosity_read_SLE_1_7___d68)
	$write("Fabric_Rsp { ", "initiator_id: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_targets_to_initiators_3 &&
	  NOT_cfg_verbosity_read_SLE_1_7___d68)
	$write("'h%h", vf_t_rsps_3$D_OUT[38:37]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_targets_to_initiators_3 &&
	  NOT_cfg_verbosity_read_SLE_1_7___d68)
	$write(", ", "op: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_targets_to_initiators_3 &&
	  NOT_cfg_verbosity_read_SLE_1_7___d68 &&
	  vf_t_rsps_3$D_OUT[36])
	$write("FABRIC_REQ_WR");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_targets_to_initiators_3 &&
	  NOT_cfg_verbosity_read_SLE_1_7___d68 &&
	  !vf_t_rsps_3$D_OUT[36])
	$write("FABRIC_REQ_RD");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_targets_to_initiators_3 &&
	  NOT_cfg_verbosity_read_SLE_1_7___d68)
	$write(", ", "size: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_targets_to_initiators_3 &&
	  NOT_cfg_verbosity_read_SLE_1_7___d68 &&
	  vf_t_rsps_3$D_OUT[35:33] == 3'd0)
	$write("FABRIC_REQ_8b");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_targets_to_initiators_3 &&
	  NOT_cfg_verbosity_read_SLE_1_7___d68 &&
	  vf_t_rsps_3$D_OUT[35:33] == 3'd1)
	$write("FABRIC_REQ_16b");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_targets_to_initiators_3 &&
	  NOT_cfg_verbosity_read_SLE_1_7___d68 &&
	  vf_t_rsps_3$D_OUT[35:33] == 3'd2)
	$write("FABRIC_REQ_32b");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_targets_to_initiators_3 &&
	  NOT_cfg_verbosity_read_SLE_1_7___d68 &&
	  vf_t_rsps_3$D_OUT[35:33] == 3'd3)
	$write("FABRIC_REQ_64b");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_targets_to_initiators_3 &&
	  NOT_cfg_verbosity_read_SLE_1_7___d68 &&
	  vf_t_rsps_3$D_OUT[35:33] != 3'd0 &&
	  vf_t_rsps_3$D_OUT[35:33] != 3'd1 &&
	  vf_t_rsps_3$D_OUT[35:33] != 3'd2 &&
	  vf_t_rsps_3$D_OUT[35:33] != 3'd3)
	$write("FABRIC_REQ_BURST");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_targets_to_initiators_3 &&
	  NOT_cfg_verbosity_read_SLE_1_7___d68)
	$write(", ", "status: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_targets_to_initiators_3 &&
	  NOT_cfg_verbosity_read_SLE_1_7___d68 &&
	  vf_t_rsps_3$D_OUT[32])
	$write("FABRIC_RSP_ERR");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_targets_to_initiators_3 &&
	  NOT_cfg_verbosity_read_SLE_1_7___d68 &&
	  !vf_t_rsps_3$D_OUT[32])
	$write("FABRIC_RSP_OK");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_targets_to_initiators_3 &&
	  NOT_cfg_verbosity_read_SLE_1_7___d68)
	$write(", ", "word: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_targets_to_initiators_3 &&
	  NOT_cfg_verbosity_read_SLE_1_7___d68)
	$write("'h%h", vf_t_rsps_3$D_OUT[31:0], " }");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_targets_to_initiators_3 &&
	  NOT_cfg_verbosity_read_SLE_1_7___d68)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_config_reqs &&
	  NOT_vf_t_reqs_3_first__89_BITS_63_TO_32_90_ULT_ETC___d504)
	begin
	  v__h7548 = $stime;
	  #0;
	end
    v__h7542 = v__h7548 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_config_reqs &&
	  NOT_vf_t_reqs_3_first__89_BITS_63_TO_32_90_ULT_ETC___d504)
	$display("%0d: Fabric.rl_process_config_reqs: read verbosity => %0d",
		 v__h7542,
		 $signed(cfg_verbosity));
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_config_reqs &&
	  NOT_vf_t_reqs_3_first__89_BITS_63_TO_32_90_ULT_ETC___d516)
	begin
	  v__h7731 = $stime;
	  #0;
	end
    v__h7725 = v__h7731 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_config_reqs &&
	  NOT_vf_t_reqs_3_first__89_BITS_63_TO_32_90_ULT_ETC___d516)
	$display("%0d: Fabric.rl_process_config_reqs: setting verbosity to %0d",
		 v__h7725,
		 vf_t_reqs_3$D_OUT[31:0]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_config_reqs &&
	  (vf_t_reqs_3_first__89_BITS_63_TO_32_90_ULT_0xC_ETC___d491 ||
	   !vf_t_reqs_3_first__89_BITS_63_TO_32_90_ULE_322_ETC___d493))
	begin
	  v__h7854 = $stime;
	  #0;
	end
    v__h7848 = v__h7854 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_config_reqs &&
	  (vf_t_reqs_3_first__89_BITS_63_TO_32_90_ULT_0xC_ETC___d491 ||
	   !vf_t_reqs_3_first__89_BITS_63_TO_32_90_ULE_322_ETC___d493))
	$display("%0d: Fabric.rl_process_config_reqs: unrecognized address; returning error response",
		 v__h7848);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_config_reqs &&
	  (vf_t_reqs_3_first__89_BITS_63_TO_32_90_ULT_0xC_ETC___d491 ||
	   !vf_t_reqs_3_first__89_BITS_63_TO_32_90_ULE_322_ETC___d493))
	$write("    ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_config_reqs &&
	  (vf_t_reqs_3_first__89_BITS_63_TO_32_90_ULT_0xC_ETC___d491 ||
	   !vf_t_reqs_3_first__89_BITS_63_TO_32_90_ULE_322_ETC___d493))
	$write("Fabric_Req { ", "initiator_id: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_config_reqs &&
	  (vf_t_reqs_3_first__89_BITS_63_TO_32_90_ULT_0xC_ETC___d491 ||
	   !vf_t_reqs_3_first__89_BITS_63_TO_32_90_ULE_322_ETC___d493))
	$write("'h%h", vf_t_reqs_3$D_OUT[69:68]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_config_reqs &&
	  (vf_t_reqs_3_first__89_BITS_63_TO_32_90_ULT_0xC_ETC___d491 ||
	   !vf_t_reqs_3_first__89_BITS_63_TO_32_90_ULE_322_ETC___d493))
	$write(", ", "op: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_config_reqs &&
	  (vf_t_reqs_3_first__89_BITS_63_TO_32_90_ULT_0xC_ETC___d491 ||
	   !vf_t_reqs_3_first__89_BITS_63_TO_32_90_ULE_322_ETC___d493) &&
	  vf_t_reqs_3$D_OUT[67])
	$write("FABRIC_REQ_WR");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_config_reqs &&
	  (vf_t_reqs_3_first__89_BITS_63_TO_32_90_ULT_0xC_ETC___d491 ||
	   !vf_t_reqs_3_first__89_BITS_63_TO_32_90_ULE_322_ETC___d493) &&
	  !vf_t_reqs_3$D_OUT[67])
	$write("FABRIC_REQ_RD");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_config_reqs &&
	  (vf_t_reqs_3_first__89_BITS_63_TO_32_90_ULT_0xC_ETC___d491 ||
	   !vf_t_reqs_3_first__89_BITS_63_TO_32_90_ULE_322_ETC___d493))
	$write(", ", "size: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_config_reqs &&
	  (vf_t_reqs_3_first__89_BITS_63_TO_32_90_ULT_0xC_ETC___d491 ||
	   !vf_t_reqs_3_first__89_BITS_63_TO_32_90_ULE_322_ETC___d493) &&
	  vf_t_reqs_3$D_OUT[66:64] == 3'd0)
	$write("FABRIC_REQ_8b");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_config_reqs &&
	  (vf_t_reqs_3_first__89_BITS_63_TO_32_90_ULT_0xC_ETC___d491 ||
	   !vf_t_reqs_3_first__89_BITS_63_TO_32_90_ULE_322_ETC___d493) &&
	  vf_t_reqs_3$D_OUT[66:64] == 3'd1)
	$write("FABRIC_REQ_16b");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_config_reqs &&
	  (vf_t_reqs_3_first__89_BITS_63_TO_32_90_ULT_0xC_ETC___d491 ||
	   !vf_t_reqs_3_first__89_BITS_63_TO_32_90_ULE_322_ETC___d493) &&
	  vf_t_reqs_3$D_OUT[66:64] == 3'd2)
	$write("FABRIC_REQ_32b");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_config_reqs &&
	  (vf_t_reqs_3_first__89_BITS_63_TO_32_90_ULT_0xC_ETC___d491 ||
	   !vf_t_reqs_3_first__89_BITS_63_TO_32_90_ULE_322_ETC___d493) &&
	  vf_t_reqs_3$D_OUT[66:64] == 3'd3)
	$write("FABRIC_REQ_64b");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_config_reqs &&
	  (vf_t_reqs_3_first__89_BITS_63_TO_32_90_ULT_0xC_ETC___d491 ||
	   !vf_t_reqs_3_first__89_BITS_63_TO_32_90_ULE_322_ETC___d493) &&
	  vf_t_reqs_3$D_OUT[66:64] != 3'd0 &&
	  vf_t_reqs_3$D_OUT[66:64] != 3'd1 &&
	  vf_t_reqs_3$D_OUT[66:64] != 3'd2 &&
	  vf_t_reqs_3$D_OUT[66:64] != 3'd3)
	$write("FABRIC_REQ_BURST");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_config_reqs &&
	  (vf_t_reqs_3_first__89_BITS_63_TO_32_90_ULT_0xC_ETC___d491 ||
	   !vf_t_reqs_3_first__89_BITS_63_TO_32_90_ULE_322_ETC___d493))
	$write(", ", "addr: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_config_reqs &&
	  (vf_t_reqs_3_first__89_BITS_63_TO_32_90_ULT_0xC_ETC___d491 ||
	   !vf_t_reqs_3_first__89_BITS_63_TO_32_90_ULE_322_ETC___d493))
	$write("'h%h", vf_t_reqs_3$D_OUT[63:32]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_config_reqs &&
	  (vf_t_reqs_3_first__89_BITS_63_TO_32_90_ULT_0xC_ETC___d491 ||
	   !vf_t_reqs_3_first__89_BITS_63_TO_32_90_ULE_322_ETC___d493))
	$write(", ", "word: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_config_reqs &&
	  (vf_t_reqs_3_first__89_BITS_63_TO_32_90_ULT_0xC_ETC___d491 ||
	   !vf_t_reqs_3_first__89_BITS_63_TO_32_90_ULE_322_ETC___d493))
	$write("'h%h", vf_t_reqs_3$D_OUT[31:0], " }");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_process_config_reqs &&
	  (vf_t_reqs_3_first__89_BITS_63_TO_32_90_ULT_0xC_ETC___d491 ||
	   !vf_t_reqs_3_first__89_BITS_63_TO_32_90_ULE_322_ETC___d493))
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_reset && cfg_verbosity != 32'd0)
	begin
	  v__h3266 = $stime;
	  #0;
	end
    v__h3260 = v__h3266 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_reset && cfg_verbosity != 32'd0)
	$display("%0d: Fabric.rl_handle_control_req: reset", v__h3260);
  end
  // synopsys translate_on
endmodule  // mkFabric

