#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu Jun 13 00:59:53 2024
# Process ID: 30215
# Current directory: /home/dcs/git/mopshub/Vivado/mopshub_v3TMR/mopshub_board_v3TMR/mopshub_board_v3TMR.runs/mopshub_board_v3TMR_mopshub_top_board_16_0_0_synth_1
# Command line: vivado -log mopshub_board_v3TMR_mopshub_top_board_16_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source mopshub_board_v3TMR_mopshub_top_board_16_0_0.tcl
# Log file: /home/dcs/git/mopshub/Vivado/mopshub_v3TMR/mopshub_board_v3TMR/mopshub_board_v3TMR.runs/mopshub_board_v3TMR_mopshub_top_board_16_0_0_synth_1/mopshub_board_v3TMR_mopshub_top_board_16_0_0.vds
# Journal file: /home/dcs/git/mopshub/Vivado/mopshub_v3TMR/mopshub_board_v3TMR/mopshub_board_v3TMR.runs/mopshub_board_v3TMR_mopshub_top_board_16_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source mopshub_board_v3TMR_mopshub_top_board_16_0_0.tcl -notrace
Command: synth_design -top mopshub_board_v3TMR_mopshub_top_board_16_0_0 -part xc7a200tfbg484-2 -mode out_of_context
Starting synth_design
WARNING: [IP_Flow 19-3571] IP 'mopshub_board_v3TMR_mopshub_top_board_16_0_0' is restricted:
* Module reference is stale and needs refreshing.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Device 21-403] Loading part xc7a200tfbg484-2
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 30669
WARNING: [Synth 8-2507] parameter declaration becomes local in debug_uart_receiverTMR with formal parameter declaration list [/home/dcs/git/mopshub/mopshub_triplicated/triple_clock_triple_reset/tmr/debug_uart_receiverTMR.v:35]
WARNING: [Synth 8-2507] parameter declaration becomes local in debug_uart_receiverTMR with formal parameter declaration list [/home/dcs/git/mopshub/mopshub_triplicated/triple_clock_triple_reset/tmr/debug_uart_receiverTMR.v:36]
WARNING: [Synth 8-2507] parameter declaration becomes local in debug_uart_receiverTMR with formal parameter declaration list [/home/dcs/git/mopshub/mopshub_triplicated/triple_clock_triple_reset/tmr/debug_uart_receiverTMR.v:37]
WARNING: [Synth 8-2507] parameter declaration becomes local in debug_uart_receiverTMR with formal parameter declaration list [/home/dcs/git/mopshub/mopshub_triplicated/triple_clock_triple_reset/tmr/debug_uart_receiverTMR.v:38]
WARNING: [Synth 8-2507] parameter declaration becomes local in elink_data_gen_smTMR with formal parameter declaration list [/home/dcs/git/mopshub/mopshub_triplicated/triple_clock_triple_reset/tmr/elink_data_gen_sm_fsmTMR.v:48]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2458.328 ; gain = 0.000 ; free physical = 7468 ; free virtual = 21217
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mopshub_board_v3TMR_mopshub_top_board_16_0_0' [/home/dcs/git/mopshub/Vivado/mopshub_v3TMR/mopshub_board_v3TMR/mopshub_board_v3TMR.gen/sources_1/bd/mopshub_board_v3TMR/ip/mopshub_board_v3TMR_mopshub_top_board_16_0_0/synth/mopshub_board_v3TMR_mopshub_top_board_16_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'mopshub_top_board_16busTMR' [/home/dcs/git/mopshub/mopshub_triplicated/triple_clock_triple_reset/tmr/mopshub_top_board_16bus_structTMR.v:25]
INFO: [Synth 8-6157] synthesizing module 'demux1_16_1bitTMR' [/home/dcs/git/mopshub/mopshub_triplicated/triple_clock_triple_reset/tmr/demux1_16_1bitTMR.v:25]
INFO: [Synth 8-6155] done synthesizing module 'demux1_16_1bitTMR' (1#1) [/home/dcs/git/mopshub/mopshub_triplicated/triple_clock_triple_reset/tmr/demux1_16_1bitTMR.v:25]
INFO: [Synth 8-6157] synthesizing module 'elink_data_gen_smTMR' [/home/dcs/git/mopshub/mopshub_triplicated/triple_clock_triple_reset/tmr/elink_data_gen_sm_fsmTMR.v:23]
	Parameter Kchar_eop bound to: 8'b11011100 
	Parameter Kchar_sop bound to: 8'b00111100 
	Parameter Kchar_comma bound to: 8'b10111100 
	Parameter ST_Reset bound to: 6'b000000 
	Parameter ST_WAIT bound to: 6'b000001 
	Parameter ST_Done_Wait bound to: 6'b000010 
	Parameter ST_Loop_cnt bound to: 6'b000011 
	Parameter ST_Rst_Cnt2 bound to: 6'b000100 
	Parameter ST_counter_Wait1 bound to: 6'b000101 
	Parameter ST_En_Buffer1 bound to: 6'b000110 
	Parameter ST_End_Read1 bound to: 6'b000111 
	Parameter ST_Bus_cnt2 bound to: 6'b001000 
	Parameter ST_start_test bound to: 6'b001001 
	Parameter ST_End_Read2 bound to: 6'b001010 
	Parameter choose_test bound to: 6'b001011 
	Parameter ST_Done_Wait1 bound to: 6'b001100 
	Parameter s1 bound to: 6'b001101 
	Parameter ST_SOP bound to: 6'b001110 
	Parameter ST_EOP1 bound to: 6'b001111 
	Parameter ST_Set_DATA1 bound to: 6'b010000 
	Parameter ST_DATA1 bound to: 6'b010001 
	Parameter ST_DATA3 bound to: 6'b010010 
	Parameter ST_Set_DATA3 bound to: 6'b010011 
	Parameter ST_Set_DATA2 bound to: 6'b010100 
	Parameter ST_DATA2 bound to: 6'b010101 
	Parameter ST_Set_DATA4 bound to: 6'b010110 
	Parameter ST_Set_DATA5 bound to: 6'b010111 
	Parameter ST_irq_sig bound to: 6'b011000 
	Parameter ST_DATA4 bound to: 6'b011001 
	Parameter ST_DATA5 bound to: 6'b011010 
	Parameter ST_EOP bound to: 6'b011011 
	Parameter ST_Set_DATA6 bound to: 6'b011100 
	Parameter ST_SET_EOP bound to: 6'b011101 
	Parameter ST_DATA8 bound to: 6'b011110 
	Parameter ST_DATA6 bound to: 6'b011111 
	Parameter ST_Set_DATA7 bound to: 6'b100000 
	Parameter ST_DATA7 bound to: 6'b100001 
	Parameter ST_Set_DATA8 bound to: 6'b100010 
INFO: [Synth 8-155] case statement is not full and has no default [/home/dcs/git/mopshub/mopshub_triplicated/triple_clock_triple_reset/tmr/elink_data_gen_sm_fsmTMR.v:329]
INFO: [Synth 8-6157] synthesizing module 'majorityVoter' [/home/dcs/git/mopshub/mopshub_triplicated/triple_clock_triple_reset/tmr/mopshub_top_board_16bus_structTMR.v:439]
	Parameter WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'majorityVoter' (2#1) [/home/dcs/git/mopshub/mopshub_triplicated/triple_clock_triple_reset/tmr/mopshub_top_board_16bus_structTMR.v:439]
INFO: [Synth 8-6157] synthesizing module 'majorityVoter__parameterized0' [/home/dcs/git/mopshub/mopshub_triplicated/triple_clock_triple_reset/tmr/mopshub_top_board_16bus_structTMR.v:439]
	Parameter WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'majorityVoter__parameterized0' (2#1) [/home/dcs/git/mopshub/mopshub_triplicated/triple_clock_triple_reset/tmr/mopshub_top_board_16bus_structTMR.v:439]
INFO: [Synth 8-6157] synthesizing module 'fanout' [/home/dcs/git/mopshub/mopshub_triplicated/triple_clock_triple_reset/tmr/mopshub_top_board_16bus_structTMR.v:453]
	Parameter WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fanout' (3#1) [/home/dcs/git/mopshub/mopshub_triplicated/triple_clock_triple_reset/tmr/mopshub_top_board_16bus_structTMR.v:453]
INFO: [Synth 8-6157] synthesizing module 'fanout__parameterized0' [/home/dcs/git/mopshub/mopshub_triplicated/triple_clock_triple_reset/tmr/mopshub_top_board_16bus_structTMR.v:453]
	Parameter WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fanout__parameterized0' (3#1) [/home/dcs/git/mopshub/mopshub_triplicated/triple_clock_triple_reset/tmr/mopshub_top_board_16bus_structTMR.v:453]
INFO: [Synth 8-6155] done synthesizing module 'elink_data_gen_smTMR' (4#1) [/home/dcs/git/mopshub/mopshub_triplicated/triple_clock_triple_reset/tmr/elink_data_gen_sm_fsmTMR.v:23]
INFO: [Synth 8-6157] synthesizing module 'mopshub_top_16busTMR' [/home/dcs/git/mopshub/mopshub_triplicated/triple_clock_triple_reset/tmr/mopshub_top_16bus_structTMR.v:23]
	Parameter CLKS_PER_HALF_BITS bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'bridge_controllerTMR' [/home/dcs/git/mopshub/mopshub_triplicated/triple_clock_triple_reset/tmr/bridge_controller_structTMR.v:25]
INFO: [Synth 8-6157] synthesizing module 'buffer_rec_dataTMR' [/home/dcs/git/mopshub/mopshub_triplicated/triple_clock_triple_reset/tmr/rec_mes_bufTMR.v:25]
INFO: [Synth 8-6157] synthesizing module 'majorityVoter__parameterized1' [/home/dcs/git/mopshub/mopshub_triplicated/triple_clock_triple_reset/tmr/mopshub_top_board_16bus_structTMR.v:439]
	Parameter WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'majorityVoter__parameterized1' (4#1) [/home/dcs/git/mopshub/mopshub_triplicated/triple_clock_triple_reset/tmr/mopshub_top_board_16bus_structTMR.v:439]
INFO: [Synth 8-6157] synthesizing module 'majorityVoter__parameterized2' [/home/dcs/git/mopshub/mopshub_triplicated/triple_clock_triple_reset/tmr/mopshub_top_board_16bus_structTMR.v:439]
	Parameter WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'majorityVoter__parameterized2' (4#1) [/home/dcs/git/mopshub/mopshub_triplicated/triple_clock_triple_reset/tmr/mopshub_top_board_16bus_structTMR.v:439]
INFO: [Synth 8-6157] synthesizing module 'fanout__parameterized1' [/home/dcs/git/mopshub/mopshub_triplicated/triple_clock_triple_reset/tmr/mopshub_top_board_16bus_structTMR.v:453]
	Parameter WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fanout__parameterized1' (4#1) [/home/dcs/git/mopshub/mopshub_triplicated/triple_clock_triple_reset/tmr/mopshub_top_board_16bus_structTMR.v:453]
INFO: [Synth 8-6157] synthesizing module 'fanout__parameterized2' [/home/dcs/git/mopshub/mopshub_triplicated/triple_clock_triple_reset/tmr/mopshub_top_board_16bus_structTMR.v:453]
	Parameter WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fanout__parameterized2' (4#1) [/home/dcs/git/mopshub/mopshub_triplicated/triple_clock_triple_reset/tmr/mopshub_top_board_16bus_structTMR.v:453]
INFO: [Synth 8-6157] synthesizing module 'fanout__parameterized3' [/home/dcs/git/mopshub/mopshub_triplicated/triple_clock_triple_reset/tmr/mopshub_top_board_16bus_structTMR.v:453]
	Parameter WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fanout__parameterized3' (4#1) [/home/dcs/git/mopshub/mopshub_triplicated/triple_clock_triple_reset/tmr/mopshub_top_board_16bus_structTMR.v:453]
INFO: [Synth 8-6157] synthesizing module 'fanout__parameterized4' [/home/dcs/git/mopshub/mopshub_triplicated/triple_clock_triple_reset/tmr/mopshub_top_board_16bus_structTMR.v:453]
	Parameter WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fanout__parameterized4' (4#1) [/home/dcs/git/mopshub/mopshub_triplicated/triple_clock_triple_reset/tmr/mopshub_top_board_16bus_structTMR.v:453]
INFO: [Synth 8-6157] synthesizing module 'fanout__parameterized5' [/home/dcs/git/mopshub/mopshub_triplicated/triple_clock_triple_reset/tmr/mopshub_top_board_16bus_structTMR.v:453]
	Parameter WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fanout__parameterized5' (4#1) [/home/dcs/git/mopshub/mopshub_triplicated/triple_clock_triple_reset/tmr/mopshub_top_board_16bus_structTMR.v:453]
INFO: [Synth 8-6155] done synthesizing module 'buffer_rec_dataTMR' (5#1) [/home/dcs/git/mopshub/mopshub_triplicated/triple_clock_triple_reset/tmr/rec_mes_bufTMR.v:25]
INFO: [Synth 8-6157] synthesizing module 'buffer_tra_dataTMR' [/home/dcs/git/mopshub/mopshub_triplicated/triple_clock_triple_reset/tmr/tra_mes_bufTMR.v:25]
INFO: [Synth 8-6157] synthesizing module 'majorityVoter__parameterized3' [/home/dcs/git/mopshub/mopshub_triplicated/triple_clock_triple_reset/tmr/mopshub_top_board_16bus_structTMR.v:439]
	Parameter WIDTH bound to: 76 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'majorityVoter__parameterized3' (5#1) [/home/dcs/git/mopshub/mopshub_triplicated/triple_clock_triple_reset/tmr/mopshub_top_board_16bus_structTMR.v:439]
INFO: [Synth 8-6157] synthesizing module 'majorityVoter__parameterized4' [/home/dcs/git/mopshub/mopshub_triplicated/triple_clock_triple_reset/tmr/mopshub_top_board_16bus_structTMR.v:439]
	Parameter WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'majorityVoter__parameterized4' (5#1) [/home/dcs/git/mopshub/mopshub_triplicated/triple_clock_triple_reset/tmr/mopshub_top_board_16bus_structTMR.v:439]
INFO: [Synth 8-6157] synthesizing module 'fanout__parameterized6' [/home/dcs/git/mopshub/mopshub_triplicated/triple_clock_triple_reset/tmr/mopshub_top_board_16bus_structTMR.v:453]
	Parameter WIDTH bound to: 76 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fanout__parameterized6' (5#1) [/home/dcs/git/mopshub/mopshub_triplicated/triple_clock_triple_reset/tmr/mopshub_top_board_16bus_structTMR.v:453]
INFO: [Synth 8-6155] done synthesizing module 'buffer_tra_dataTMR' (6#1) [/home/dcs/git/mopshub/mopshub_triplicated/triple_clock_triple_reset/tmr/tra_mes_bufTMR.v:25]
INFO: [Synth 8-6157] synthesizing module 'can_elink_bridge_smTMR' [/home/dcs/git/mopshub/mopshub_triplicated/triple_clock_triple_reset/tmr/can_elink_bridge_sm_fsmTMR.v:25]
	Parameter ST_reset bound to: 5'b00000 
	Parameter ST_Init_CAN bound to: 5'b00001 
	Parameter ST_IDLE bound to: 5'b00010 
	Parameter ST_Endwait bound to: 5'b00011 
	Parameter ST_SignIn bound to: 5'b00100 
	Parameter ST_Rst_all_CAN bound to: 5'b00101 
	Parameter ST_Init_Trim bound to: 5'b00110 
	Parameter ST_start_read_elink bound to: 5'b00111 
	Parameter ST_write_can bound to: 5'b01000 
	Parameter ST_send_can bound to: 5'b01001 
	Parameter ST_rst_can_tra bound to: 5'b01010 
	Parameter ST_end_read_can bound to: 5'b01011 
	Parameter ST_rst_can_rec bound to: 5'b01100 
	Parameter ST_write_elink bound to: 5'b01101 
	Parameter ST_start_read_can bound to: 5'b01110 
	Parameter ST_read_can bound to: 5'b01111 
	Parameter ST_Init_Mon bound to: 5'b10000 
	Parameter ST_Wait_can_sm bound to: 5'b10001 
	Parameter ST_end_read_elink bound to: 5'b10010 
	Parameter ST_end_write_elink bound to: 5'b10011 
INFO: [Synth 8-155] case statement is not full and has no default [/home/dcs/git/mopshub/mopshub_triplicated/triple_clock_triple_reset/tmr/can_elink_bridge_sm_fsmTMR.v:356]
INFO: [Synth 8-6157] synthesizing module 'majorityVoter__parameterized5' [/home/dcs/git/mopshub/mopshub_triplicated/triple_clock_triple_reset/tmr/mopshub_top_board_16bus_structTMR.v:439]
	Parameter WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'majorityVoter__parameterized5' (6#1) [/home/dcs/git/mopshub/mopshub_triplicated/triple_clock_triple_reset/tmr/mopshub_top_board_16bus_structTMR.v:439]
INFO: [Synth 8-6157] synthesizing module 'majorityVoter__parameterized6' [/home/dcs/git/mopshub/mopshub_triplicated/triple_clock_triple_reset/tmr/mopshub_top_board_16bus_structTMR.v:439]
	Parameter WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'majorityVoter__parameterized6' (6#1) [/home/dcs/git/mopshub/mopshub_triplicated/triple_clock_triple_reset/tmr/mopshub_top_board_16bus_structTMR.v:439]
INFO: [Synth 8-6157] synthesizing module 'fanout__parameterized7' [/home/dcs/git/mopshub/mopshub_triplicated/triple_clock_triple_reset/tmr/mopshub_top_board_16bus_structTMR.v:453]
	Parameter WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fanout__parameterized7' (6#1) [/home/dcs/git/mopshub/mopshub_triplicated/triple_clock_triple_reset/tmr/mopshub_top_board_16bus_structTMR.v:453]
INFO: [Synth 8-6155] done synthesizing module 'can_elink_bridge_smTMR' (7#1) [/home/dcs/git/mopshub/mopshub_triplicated/triple_clock_triple_reset/tmr/can_elink_bridge_sm_fsmTMR.v:25]
INFO: [Synth 8-6157] synthesizing module 'canakari_interface_mopshubTMR' [/home/dcs/git/mopshub/mopshub_triplicated/triple_clock_triple_reset/tmr/canakari_interface_mopshub_structTMR.v:25]
INFO: [Synth 8-6157] synthesizing module 'buffer_tristate_busidTMR' [/home/dcs/git/mopshub/mopshub_triplicated/triple_clock_triple_reset/tmr/buffer_tristate_busidTMR.v:25]
INFO: [Synth 8-6155] done synthesizing module 'buffer_tristate_busidTMR' (8#1) [/home/dcs/git/mopshub/mopshub_triplicated/triple_clock_triple_reset/tmr/buffer_tristate_busidTMR.v:25]
INFO: [Synth 8-6157] synthesizing module 'can_interfaceTMR' [/home/dcs/git/mopshub/mopshub_triplicated/triple_clock_triple_reset/tmr/caninterfaceTMR.v:25]
INFO: [Synth 8-6157] synthesizing module 'majorityVoter__parameterized7' [/home/dcs/git/mopshub/mopshub_triplicated/triple_clock_triple_reset/tmr/mopshub_top_board_16bus_structTMR.v:439]
	Parameter WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'majorityVoter__parameterized7' (8#1) [/home/dcs/git/mopshub/mopshub_triplicated/triple_clock_triple_reset/tmr/mopshub_top_board_16bus_structTMR.v:439]
INFO: [Synth 8-6157] synthesizing module 'fanout__parameterized8' [/home/dcs/git/mopshub/mopshub_triplicated/triple_clock_triple_reset/tmr/mopshub_top_board_16bus_structTMR.v:453]
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fanout__parameterized8' (8#1) [/home/dcs/git/mopshub/mopshub_triplicated/triple_clock_triple_reset/tmr/mopshub_top_board_16bus_structTMR.v:453]
INFO: [Synth 8-6155] done synthesizing module 'can_interfaceTMR' (9#1) [/home/dcs/git/mopshub/mopshub_triplicated/triple_clock_triple_reset/tmr/caninterfaceTMR.v:25]
INFO: [Synth 8-6157] synthesizing module 'can_interface_smTMR' [/home/dcs/git/mopshub/mopshub_triplicated/triple_clock_triple_reset/tmr/can_interface_sm_fsmTMR.v:25]
	Parameter ST_IDLE bound to: 7'b0000000 
	Parameter ST_reset bound to: 7'b0000001 
	Parameter ST_prescalar bound to: 7'b0000010 
	Parameter ST_general bound to: 7'b0000011 
	Parameter ST_encom bound to: 7'b0000100 
	Parameter ST_accmask_cs bound to: 7'b0000101 
	Parameter accmask1 bound to: 7'b0000110 
	Parameter ST_idr3_cs bound to: 7'b0000111 
	Parameter ST_idr41_cs bound to: 7'b0001000 
	Parameter ST_endinit bound to: 7'b0001001 
	Parameter ST_start_init bound to: 7'b0001010 
	Parameter ST_wait_can bound to: 7'b0001011 
	Parameter RB1 bound to: 7'b0001100 
	Parameter store_RB1 bound to: 7'b0001101 
	Parameter store_idr1 bound to: 7'b0001110 
	Parameter idr1 bound to: 7'b0001111 
	Parameter RB2 bound to: 7'b0010000 
	Parameter store_RB2 bound to: 7'b0010001 
	Parameter RB3 bound to: 7'b0010010 
	Parameter RB4 bound to: 7'b0010011 
	Parameter store_RB3 bound to: 7'b0010100 
	Parameter end_readst bound to: 7'b0010101 
	Parameter store_RB4 bound to: 7'b0010110 
	Parameter set_d3 bound to: 7'b0010111 
	Parameter set_d1 bound to: 7'b0011000 
	Parameter set_gen bound to: 7'b0011001 
	Parameter ST_rstirq bound to: 7'b0011010 
	Parameter ST_general1 bound to: 7'b0011011 
	Parameter ST_rstirq_n bound to: 7'b0011100 
	Parameter ST_general_cs_n bound to: 7'b0011101 
	Parameter ST_start bound to: 7'b0011110 
	Parameter ST_countrst_n bound to: 7'b0011111 
	Parameter ST_loop_rst bound to: 7'b0100000 
	Parameter ST_start_cnt bound to: 7'b0100001 
	Parameter ST_finish_trim bound to: 7'b0100010 
	Parameter ST_start_trim bound to: 7'b0100011 
	Parameter ST_general_t bound to: 7'b0100100 
	Parameter ST_id_t bound to: 7'b0100101 
	Parameter ST_data1_t bound to: 7'b0100110 
	Parameter ST_data2_t bound to: 7'b0100111 
	Parameter d7 bound to: 7'b0101000 
	Parameter d8 bound to: 7'b0101001 
	Parameter tc1 bound to: 7'b0101010 
	Parameter set_id1 bound to: 7'b0101011 
	Parameter set_tc bound to: 7'b0101100 
	Parameter set_d4 bound to: 7'b0101101 
	Parameter set_d2 bound to: 7'b0101110 
	Parameter Set_bus_Id2 bound to: 7'b0101111 
	Parameter Wait_bits bound to: 7'b0110000 
	Parameter ST_prescal_CS bound to: 7'b0110001 
	Parameter ST_general_cs bound to: 7'b0110010 
	Parameter ST_encom_cs bound to: 7'b0110011 
	Parameter ST_idr3 bound to: 7'b0110100 
	Parameter ST_idr4 bound to: 7'b0110101 
	Parameter ST_accmask bound to: 7'b0110110 
	Parameter ST_accmaskcs bound to: 7'b0110111 
	Parameter ST_general1_cs bound to: 7'b0111000 
	Parameter ST_rstirq_cs bound to: 7'b0111001 
	Parameter set_gen1 bound to: 7'b0111010 
	Parameter set_id2 bound to: 7'b0111011 
	Parameter set_tc1 bound to: 7'b0111100 
	Parameter set_d5 bound to: 7'b0111101 
	Parameter set_d6 bound to: 7'b0111110 
	Parameter set_d7 bound to: 7'b0111111 
	Parameter set_d8 bound to: 7'b1000000 
	Parameter ST_general_n bound to: 7'b1000001 
	Parameter ST_rstirq_cs_n bound to: 7'b1000010 
	Parameter ST_general_cs_t bound to: 7'b1000011 
	Parameter ST_id_cs_t bound to: 7'b1000100 
	Parameter ST_data1_cs_t bound to: 7'b1000101 
	Parameter d10 bound to: 7'b1000110 
	Parameter d11 bound to: 7'b1000111 
	Parameter d12 bound to: 7'b1001000 
	Parameter tc2 bound to: 7'b1001001 
INFO: [Synth 8-155] case statement is not full and has no default [/home/dcs/git/mopshub/mopshub_triplicated/triple_clock_triple_reset/tmr/can_interface_sm_fsmTMR.v:492]
INFO: [Synth 8-155] case statement is not full and has no default [/home/dcs/git/mopshub/mopshub_triplicated/triple_clock_triple_reset/tmr/can_interface_sm_fsmTMR.v:946]
INFO: [Synth 8-155] case statement is not full and has no default [/home/dcs/git/mopshub/mopshub_triplicated/triple_clock_triple_reset/tmr/can_interface_sm_fsmTMR.v:997]
INFO: [Synth 8-155] case statement is not full and has no default [/home/dcs/git/mopshub/mopshub_triplicated/triple_clock_triple_reset/tmr/can_interface_sm_fsmTMR.v:1048]
INFO: [Synth 8-6157] synthesizing module 'majorityVoter__parameterized8' [/home/dcs/git/mopshub/mopshub_triplicated/triple_clock_triple_reset/tmr/mopshub_top_board_16bus_structTMR.v:439]
	Parameter WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'majorityVoter__parameterized8' (9#1) [/home/dcs/git/mopshub/mopshub_triplicated/triple_clock_triple_reset/tmr/mopshub_top_board_16bus_structTMR.v:439]
INFO: [Synth 8-6157] synthesizing module 'fanout__parameterized9' [/home/dcs/git/mopshub/mopshub_triplicated/triple_clock_triple_reset/tmr/mopshub_top_board_16bus_structTMR.v:453]
	Parameter WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fanout__parameterized9' (9#1) [/home/dcs/git/mopshub/mopshub_triplicated/triple_clock_triple_reset/tmr/mopshub_top_board_16bus_structTMR.v:453]
INFO: [Synth 8-6155] done synthesizing module 'can_interface_smTMR' (10#1) [/home/dcs/git/mopshub/mopshub_triplicated/triple_clock_triple_reset/tmr/can_interface_sm_fsmTMR.v:25]
INFO: [Synth 8-6155] done synthesizing module 'canakari_interface_mopshubTMR' (11#1) [/home/dcs/git/mopshub/mopshub_triplicated/triple_clock_triple_reset/tmr/canakari_interface_mopshub_structTMR.v:25]
INFO: [Synth 8-6157] synthesizing module 'osc_trim_smTMR' [/home/dcs/git/mopshub/mopshub_triplicated/triple_clock_triple_reset/tmr/osc_trim_sm_fsmTMR.v:25]
	Parameter ST_waittoact bound to: 6'b000000 
	Parameter ST_reset bound to: 6'b000001 
	Parameter ST_Start_Cnt bound to: 6'b000010 
	Parameter ST_Break_Loop bound to: 6'b000011 
	Parameter ST_End_Trim_bus bound to: 6'b000100 
	Parameter ST_Check_Trim_Option bound to: 6'b000101 
	Parameter ST_Done_Trim_bus bound to: 6'b000110 
	Parameter ST_En_power1 bound to: 6'b000111 
	Parameter ST_Decide_Trim bound to: 6'b001000 
	Parameter ST_MOPS_dbg bound to: 6'b001001 
	Parameter ST_Bus_enable bound to: 6'b001010 
	Parameter ST_Bus_enable0 bound to: 6'b001011 
	Parameter Read_Resp bound to: 6'b001100 
	Parameter pass_to_elink bound to: 6'b001101 
	Parameter Wait_Resp bound to: 6'b001110 
	Parameter rst_rec_irq_can bound to: 6'b001111 
	Parameter finish_proc1 bound to: 6'b010000 
	Parameter rst_tra_irq_can bound to: 6'b010001 
	Parameter Trim_ack bound to: 6'b010010 
	Parameter Start_write_trim bound to: 6'b010011 
	Parameter pass_mes_to_can bound to: 6'b010100 
	Parameter send_ack1 bound to: 6'b010101 
	Parameter Wait_foR_sm bound to: 6'b010110 
	Parameter ST_Check_Trim_Single_Option bound to: 6'b010111 
	Parameter ST_End_Trim_Single_Bus bound to: 6'b011000 
	Parameter ST_Done_Trim_Single_Bus bound to: 6'b011001 
	Parameter ST_En_power_single bound to: 6'b011010 
	Parameter Read_Resp1 bound to: 6'b011011 
	Parameter pass_to_elink1 bound to: 6'b011100 
	Parameter Wait_Resp1 bound to: 6'b011101 
	Parameter rst_rec_irq_can1 bound to: 6'b011110 
	Parameter finish_proc2 bound to: 6'b011111 
	Parameter rst_tra_irq_can1 bound to: 6'b100000 
	Parameter Trim_ack1 bound to: 6'b100001 
	Parameter Start_write_trim1 bound to: 6'b100010 
	Parameter pass_mes_to_can1 bound to: 6'b100011 
	Parameter send_ack2 bound to: 6'b100100 
	Parameter ST_Skip_bus bound to: 6'b100101 
	Parameter ST_rst_irq_can bound to: 6'b100110 
INFO: [Synth 8-155] case statement is not full and has no default [/home/dcs/git/mopshub/mopshub_triplicated/triple_clock_triple_reset/tmr/osc_trim_sm_fsmTMR.v:395]
INFO: [Synth 8-155] case statement is not full and has no default [/home/dcs/git/mopshub/mopshub_triplicated/triple_clock_triple_reset/tmr/osc_trim_sm_fsmTMR.v:557]
INFO: [Synth 8-155] case statement is not full and has no default [/home/dcs/git/mopshub/mopshub_triplicated/triple_clock_triple_reset/tmr/osc_trim_sm_fsmTMR.v:602]
INFO: [Synth 8-155] case statement is not full and has no default [/home/dcs/git/mopshub/mopshub_triplicated/triple_clock_triple_reset/tmr/osc_trim_sm_fsmTMR.v:647]
INFO: [Synth 8-6155] done synthesizing module 'osc_trim_smTMR' (12#1) [/home/dcs/git/mopshub/mopshub_triplicated/triple_clock_triple_reset/tmr/osc_trim_sm_fsmTMR.v:25]
INFO: [Synth 8-6157] synthesizing module 'timeout_rst_moduleTMR' [/home/dcs/git/mopshub/mopshub_triplicated/triple_clock_triple_reset/tmr/timeoutrst_moduleTMR.v:25]
INFO: [Synth 8-6157] synthesizing module 'majorityVoter__parameterized9' [/home/dcs/git/mopshub/mopshub_triplicated/triple_clock_triple_reset/tmr/mopshub_top_board_16bus_structTMR.v:439]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'majorityVoter__parameterized9' (12#1) [/home/dcs/git/mopshub/mopshub_triplicated/triple_clock_triple_reset/tmr/mopshub_top_board_16bus_structTMR.v:439]
INFO: [Synth 8-6157] synthesizing module 'fanout__parameterized10' [/home/dcs/git/mopshub/mopshub_triplicated/triple_clock_triple_reset/tmr/mopshub_top_board_16bus_structTMR.v:453]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fanout__parameterized10' (12#1) [/home/dcs/git/mopshub/mopshub_triplicated/triple_clock_triple_reset/tmr/mopshub_top_board_16bus_structTMR.v:453]
INFO: [Synth 8-6155] done synthesizing module 'timeout_rst_moduleTMR' (13#1) [/home/dcs/git/mopshub/mopshub_triplicated/triple_clock_triple_reset/tmr/timeoutrst_moduleTMR.v:25]
INFO: [Synth 8-6155] done synthesizing module 'bridge_controllerTMR' (14#1) [/home/dcs/git/mopshub/mopshub_triplicated/triple_clock_triple_reset/tmr/bridge_controller_structTMR.v:25]
INFO: [Synth 8-6157] synthesizing module 'canakari_top_16busTMR' [/home/dcs/git/mopshub/mopshub_triplicated/triple_clock_triple_reset/tmr/canakari_top_16bus_structTMR.v:25]
INFO: [Synth 8-6157] synthesizing module 'canakari_0_7TMR' [/home/dcs/git/mopshub/mopshub_triplicated/triple_clock_triple_reset/tmr/canakari_0_7_structTMR.v:25]
INFO: [Synth 8-6157] synthesizing module 'canTMR' [/home/dcs/git/mopshub/mopshub_triplicated/triple_clock_triple_reset/tmr/can_structTMR.v:25]
INFO: [Synth 8-6157] synthesizing module 'can2TMR' [/home/dcs/git/mopshub/mopshub-canakari/triple_clock_triple_reset/tmr/can2_VTRTMR.v:23]
	Parameter system_id bound to: 16'b1100101000000101 
INFO: [Synth 8-6157] synthesizing module 'resetgen2TMR' [/home/dcs/git/mopshub/mopshub-canakari/triple_clock_triple_reset/tmr/resetgen2_VTRTMR.v:23]
INFO: [Synth 8-6157] synthesizing module 'majorityVoter__parameterized10' [/home/dcs/git/mopshub/mopshub_triplicated/triple_clock_triple_reset/tmr/mopshub_top_board_16bus_structTMR.v:439]
	Parameter WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'majorityVoter__parameterized10' (14#1) [/home/dcs/git/mopshub/mopshub_triplicated/triple_clock_triple_reset/tmr/mopshub_top_board_16bus_structTMR.v:439]
INFO: [Synth 8-6157] synthesizing module 'fanout__parameterized11' [/home/dcs/git/mopshub/mopshub_triplicated/triple_clock_triple_reset/tmr/mopshub_top_board_16bus_structTMR.v:453]
	Parameter WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fanout__parameterized11' (14#1) [/home/dcs/git/mopshub/mopshub_triplicated/triple_clock_triple_reset/tmr/mopshub_top_board_16bus_structTMR.v:453]
INFO: [Synth 8-6155] done synthesizing module 'resetgen2TMR' (15#1) [/home/dcs/git/mopshub/mopshub-canakari/triple_clock_triple_reset/tmr/resetgen2_VTRTMR.v:23]
INFO: [Synth 8-6157] synthesizing module 'mac2TMR' [/home/dcs/git/mopshub/mopshub-canakari/triple_clock_triple_reset/tmr/mac2_VTRTMR.v:23]
INFO: [Synth 8-6157] synthesizing module 'reset_mac2TMR' [/home/dcs/git/mopshub/mopshub-canakari/triple_clock_triple_reset/tmr/reset_mac2_VTRTMR.v:23]
INFO: [Synth 8-6155] done synthesizing module 'reset_mac2TMR' (16#1) [/home/dcs/git/mopshub/mopshub-canakari/triple_clock_triple_reset/tmr/reset_mac2_VTRTMR.v:23]
INFO: [Synth 8-6157] synthesizing module 'macfsm2TMR' [/home/dcs/git/mopshub/mopshub-canakari/triple_clock_triple_reset/tmr/macfsm2_VTRTMR.v:23]
	Parameter sync_start bound to: 8'b00000000 
	Parameter sync_sample bound to: 8'b00000001 
	Parameter sync_sum bound to: 8'b00000010 
	Parameter sync_end bound to: 8'b00000011 
	Parameter inter_sample bound to: 8'b00000100 
	Parameter inter_check bound to: 8'b00000101 
	Parameter inter_goregtran bound to: 8'b00000110 
	Parameter inter_react bound to: 8'b00000111 
	Parameter bus_idle_chk bound to: 8'b00001000 
	Parameter bus_idle_sample bound to: 8'b00001001 
	Parameter inter_transhift bound to: 8'b00001010 
	Parameter inter_regtrancnt bound to: 8'b00001011 
	Parameter inter_preprec bound to: 8'b00001100 
	Parameter inter_incsigres bound to: 8'b00001101 
	Parameter tra_arbit_tactrsftn bound to: 8'b00001110 
	Parameter tra_arbit_tactrsftsr bound to: 8'b00001111 
	Parameter tra_arbit_tactrsfte bound to: 8'b00010000 
	Parameter tra_arbit_tactrsfter bound to: 8'b00010001 
	Parameter tra_arbit_tnactrnsft bound to: 8'b00010010 
	Parameter tra_arbit_tsftrsmpl bound to: 8'b00010011 
	Parameter tra_arbit_tnsftrsmpl bound to: 8'b00010100 
	Parameter tra_arbit_goreceive bound to: 8'b00010101 
	Parameter tra_data_activatecrc bound to: 8'b00010110 
	Parameter tra_data_activatncrc bound to: 8'b00010111 
	Parameter tra_data_shifting bound to: 8'b00011000 
	Parameter tra_data_noshift bound to: 8'b00011001 
	Parameter tra_data_lastshift bound to: 8'b00011010 
	Parameter tra_data_loadcrc bound to: 8'b00011011 
	Parameter tra_crc_activatedec bound to: 8'b00011100 
	Parameter tra_crc_activatndec bound to: 8'b00011101 
	Parameter tra_crc_shifting bound to: 8'b00011110 
	Parameter tra_crc_noshift bound to: 8'b00011111 
	Parameter tra_crc_delshft bound to: 8'b00100000 
	Parameter tra_ack_sendack bound to: 8'b00100001 
	Parameter tra_ack_shifting bound to: 8'b00100010 
	Parameter tra_ack_stopack bound to: 8'b00100011 
	Parameter tra_edof_sendrecb bound to: 8'b00100100 
	Parameter tra_edof_shifting bound to: 8'b00100101 
	Parameter rec_flglen_sample bound to: 8'b00100110 
	Parameter rec_flglen_shiftstdrtr bound to: 8'b00100111 
	Parameter rec_flglen_shiftextnor bound to: 8'b00101000 
	Parameter rec_flglen_shiftdlc64 bound to: 8'b00101001 
	Parameter rec_flglen_shiftdlc32 bound to: 8'b00101010 
	Parameter rec_flglen_shiftdlc16 bound to: 8'b00101011 
	Parameter rec_flglen_shiftdlc8 bound to: 8'b00101100 
	Parameter rec_flglen_shiftextrtr bound to: 8'b00101101 
	Parameter rec_flglen_shifting bound to: 8'b00101110 
	Parameter rec_flglen_noshift bound to: 8'b00101111 
	Parameter rec_acptdat_sample bound to: 8'b00110000 
	Parameter rec_acptdat_shifting bound to: 8'b00110001 
	Parameter rec_acptdat_noshift bound to: 8'b00110010 
	Parameter rec_crc_rescnt bound to: 8'b00110011 
	Parameter rec_crc_sample bound to: 8'b00110100 
	Parameter rec_crc_shifting bound to: 8'b00110101 
	Parameter rec_crc_noshift bound to: 8'b00110110 
	Parameter rec_ack_recdelim bound to: 8'b00110111 
	Parameter rec_ack_prepgiveack bound to: 8'b00111000 
	Parameter rec_ack_prepnoack bound to: 8'b00111001 
	Parameter rec_ack_noack bound to: 8'b00111010 
	Parameter rec_ack_giveack bound to: 8'b00111011 
	Parameter rec_ack_checkack bound to: 8'b00111100 
	Parameter rec_ack_stopack bound to: 8'b00111101 
	Parameter rec_edof_sample bound to: 8'b00111110 
	Parameter rec_edof_check bound to: 8'b00111111 
	Parameter rec_edof_endrec bound to: 8'b01000000 
	Parameter rec_flglen_setdlc bound to: 8'b01000001 
	Parameter rec_acptdat_lastshift bound to: 8'b01000010 
	Parameter over_firstdom bound to: 8'b01000011 
	Parameter over_senddomb bound to: 8'b01000100 
	Parameter over_check1 bound to: 8'b01000101 
	Parameter over_preprecb bound to: 8'b01000110 
	Parameter over_wtonrecb bound to: 8'b01000111 
	Parameter over_increccounter bound to: 8'b01001000 
	Parameter over_inctracounter bound to: 8'b01001001 
	Parameter over_check2 bound to: 8'b01001010 
	Parameter over_sendrecb bound to: 8'b01001011 
	Parameter over_check3 bound to: 8'b01001100 
	Parameter over_waitoclk bound to: 8'b01001101 
	Parameter over_prepsend bound to: 8'b01001110 
	Parameter erroractiv_firstdom bound to: 8'b01001111 
	Parameter erroractiv_inceinsrec bound to: 8'b01010000 
	Parameter erroractiv_incachtrec bound to: 8'b01010001 
	Parameter erroractiv_incachttra bound to: 8'b01010010 
	Parameter erroractiv_senddomb bound to: 8'b01010011 
	Parameter erroractiv_check1 bound to: 8'b01010100 
	Parameter erroractiv_preprecb bound to: 8'b01010101 
	Parameter erroractiv_wtonrecb bound to: 8'b01010110 
	Parameter erroractiv_dombitdct bound to: 8'b01010111 
	Parameter erroractiv_egtdombt bound to: 8'b01011000 
	Parameter erroractiv_egtdombr bound to: 8'b01011001 
	Parameter erroractiv_check2 bound to: 8'b01011010 
	Parameter erroractiv_sendrecb bound to: 8'b01011011 
	Parameter erroractiv_check3 bound to: 8'b01011100 
	Parameter erroractiv_waitoclk bound to: 8'b01011101 
	Parameter erroractiv_prepsend bound to: 8'b01011110 
	Parameter errorpassiv_firstrec bound to: 8'b01011111 
	Parameter errorpassiv_inceinsrec bound to: 8'b01100000 
	Parameter errorpassiv_incachtrec bound to: 8'b01100001 
	Parameter errorpassiv_fillpuffer bound to: 8'b01100010 
	Parameter errorpassiv_incachttra bound to: 8'b01100011 
	Parameter errorpassiv_incsrecb bound to: 8'b01100100 
	Parameter errorpassiv_zersrecbi bound to: 8'b01100101 
	Parameter errorpassiv_pufferrec bound to: 8'b01100110 
	Parameter errorpassiv_zersrecbz bound to: 8'b01100111 
	Parameter errorpassiv_zersrecbo bound to: 8'b01101000 
	Parameter errorpassiv_check1 bound to: 8'b01101001 
	Parameter errorpassiv_pufferdom bound to: 8'b01101010 
	Parameter errorpassiv_wtonrecb bound to: 8'b01101011 
	Parameter errorpassiv_dombitdct bound to: 8'b01101100 
	Parameter errorpassiv_egtdombt bound to: 8'b01101101 
	Parameter errorpassiv_pufferdomi bound to: 8'b01101110 
	Parameter errorpassiv_egtdombr bound to: 8'b01101111 
	Parameter errorpassiv_check2 bound to: 8'b01110000 
	Parameter errorpassiv_sendrecb bound to: 8'b01110001 
	Parameter errorpassiv_check3 bound to: 8'b01110010 
	Parameter errorpassiv_waitoclk bound to: 8'b01110011 
	Parameter errorpassiv_prepsend bound to: 8'b01110100 
	Parameter errorpassiv_preprecb bound to: 8'b01110101 
	Parameter errorpassiv_newcount bound to: 8'b01110110 
	Parameter errorpassiv_prepcount bound to: 8'b01110111 
	Parameter busoff_first bound to: 8'b01111000 
	Parameter busoff_sample bound to: 8'b01111001 
	Parameter busoff_setzer bound to: 8'b01111010 
	Parameter busoff_increm bound to: 8'b01111011 
	Parameter busoff_deccnt bound to: 8'b01111100 
	Parameter rec_edof_lastbit bound to: 8'b01111101 
	Parameter rec_edof_inter bound to: 8'b01111110 
	Parameter tra_edof_dectra bound to: 8'b01111111 
	Parameter inter_preprec_shifting bound to: 8'b10000000 
	Parameter inter_arbit_tsftrsmpl bound to: 8'b10000001 
INFO: [Synth 8-6155] done synthesizing module 'macfsm2TMR' (17#1) [/home/dcs/git/mopshub/mopshub-canakari/triple_clock_triple_reset/tmr/macfsm2_VTRTMR.v:23]
INFO: [Synth 8-6157] synthesizing module 'biterrordetect2TMR' [/home/dcs/git/mopshub/mopshub-canakari/triple_clock_triple_reset/tmr/biterrordetect2_VTRTMR.v:23]
INFO: [Synth 8-6155] done synthesizing module 'biterrordetect2TMR' (18#1) [/home/dcs/git/mopshub/mopshub-canakari/triple_clock_triple_reset/tmr/biterrordetect2_VTRTMR.v:23]
INFO: [Synth 8-6157] synthesizing module 'counter2TMR' [/home/dcs/git/mopshub/mopshub-canakari/triple_clock_triple_reset/tmr/counter2_VTRTMR.v:23]
INFO: [Synth 8-6155] done synthesizing module 'counter2TMR' (19#1) [/home/dcs/git/mopshub/mopshub-canakari/triple_clock_triple_reset/tmr/counter2_VTRTMR.v:23]
INFO: [Synth 8-6157] synthesizing module 'decapsulation2TMR' [/home/dcs/git/mopshub/mopshub-canakari/triple_clock_triple_reset/tmr/decapsulation2_VTRTMR.v:23]
INFO: [Synth 8-6155] done synthesizing module 'decapsulation2TMR' (20#1) [/home/dcs/git/mopshub/mopshub-canakari/triple_clock_triple_reset/tmr/decapsulation2_VTRTMR.v:23]
INFO: [Synth 8-6157] synthesizing module 'destuffing2TMR' [/home/dcs/git/mopshub/mopshub-canakari/triple_clock_triple_reset/tmr/destuffing2_VTRTMR.v:23]
INFO: [Synth 8-6157] synthesizing module 'majorityVoter__parameterized11' [/home/dcs/git/mopshub/mopshub_triplicated/triple_clock_triple_reset/tmr/mopshub_top_board_16bus_structTMR.v:439]
	Parameter WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'majorityVoter__parameterized11' (20#1) [/home/dcs/git/mopshub/mopshub_triplicated/triple_clock_triple_reset/tmr/mopshub_top_board_16bus_structTMR.v:439]
INFO: [Synth 8-6157] synthesizing module 'majorityVoter__parameterized12' [/home/dcs/git/mopshub/mopshub_triplicated/triple_clock_triple_reset/tmr/mopshub_top_board_16bus_structTMR.v:439]
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'majorityVoter__parameterized12' (20#1) [/home/dcs/git/mopshub/mopshub_triplicated/triple_clock_triple_reset/tmr/mopshub_top_board_16bus_structTMR.v:439]
INFO: [Synth 8-6157] synthesizing module 'fanout__parameterized12' [/home/dcs/git/mopshub/mopshub_triplicated/triple_clock_triple_reset/tmr/mopshub_top_board_16bus_structTMR.v:453]
	Parameter WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fanout__parameterized12' (20#1) [/home/dcs/git/mopshub/mopshub_triplicated/triple_clock_triple_reset/tmr/mopshub_top_board_16bus_structTMR.v:453]
INFO: [Synth 8-6155] done synthesizing module 'destuffing2TMR' (21#1) [/home/dcs/git/mopshub/mopshub-canakari/triple_clock_triple_reset/tmr/destuffing2_VTRTMR.v:23]
INFO: [Synth 8-6157] synthesizing module 'encapsulation2TMR' [/home/dcs/git/mopshub/mopshub-canakari/triple_clock_triple_reset/tmr/encapsulation2_VTRTMR.v:23]
INFO: [Synth 8-6155] done synthesizing module 'encapsulation2TMR' (22#1) [/home/dcs/git/mopshub/mopshub-canakari/triple_clock_triple_reset/tmr/encapsulation2_VTRTMR.v:23]
INFO: [Synth 8-6157] synthesizing module 'rcrc2TMR' [/home/dcs/git/mopshub/mopshub-canakari/triple_clock_triple_reset/tmr/rcrc_top2_VTRTMR.v:23]
INFO: [Synth 8-6157] synthesizing module 'rcrc_cell2TMR' [/home/dcs/git/mopshub/mopshub-canakari/triple_clock_triple_reset/tmr/rcrc_cell2_VTRTMR.v:23]
INFO: [Synth 8-6155] done synthesizing module 'rcrc_cell2TMR' (23#1) [/home/dcs/git/mopshub/mopshub-canakari/triple_clock_triple_reset/tmr/rcrc_cell2_VTRTMR.v:23]
INFO: [Synth 8-6155] done synthesizing module 'rcrc2TMR' (24#1) [/home/dcs/git/mopshub/mopshub-canakari/triple_clock_triple_reset/tmr/rcrc_top2_VTRTMR.v:23]
INFO: [Synth 8-6157] synthesizing module 'recmeslen2TMR' [/home/dcs/git/mopshub/mopshub-canakari/triple_clock_triple_reset/tmr/recmeslen2_VTRTMR.v:23]
INFO: [Synth 8-6155] done synthesizing module 'recmeslen2TMR' (25#1) [/home/dcs/git/mopshub/mopshub-canakari/triple_clock_triple_reset/tmr/recmeslen2_VTRTMR.v:23]
INFO: [Synth 8-6157] synthesizing module 'rshiftreg2TMR' [/home/dcs/git/mopshub/mopshub-canakari/triple_clock_triple_reset/tmr/rshift_top2_VTRTMR.v:23]
INFO: [Synth 8-6157] synthesizing module 'rshift_cell2TMR' [/home/dcs/git/mopshub/mopshub-canakari/triple_clock_triple_reset/tmr/rshift_cell2_VTRTMR.v:23]
INFO: [Synth 8-6155] done synthesizing module 'rshift_cell2TMR' (26#1) [/home/dcs/git/mopshub/mopshub-canakari/triple_clock_triple_reset/tmr/rshift_cell2_VTRTMR.v:23]
INFO: [Synth 8-6155] done synthesizing module 'rshiftreg2TMR' (27#1) [/home/dcs/git/mopshub/mopshub-canakari/triple_clock_triple_reset/tmr/rshift_top2_VTRTMR.v:23]
INFO: [Synth 8-6157] synthesizing module 'stuffing2TMR' [/home/dcs/git/mopshub/mopshub-canakari/triple_clock_triple_reset/tmr/stuffing2_VTRTMR.v:23]
INFO: [Synth 8-6155] done synthesizing module 'stuffing2TMR' (28#1) [/home/dcs/git/mopshub/mopshub-canakari/triple_clock_triple_reset/tmr/stuffing2_VTRTMR.v:23]
INFO: [Synth 8-6157] synthesizing module 'tcrc2TMR' [/home/dcs/git/mopshub/mopshub-canakari/triple_clock_triple_reset/tmr/tcrc_top2_VTRTMR.v:23]
INFO: [Synth 8-6157] synthesizing module 'tcrc_cell2TMR' [/home/dcs/git/mopshub/mopshub-canakari/triple_clock_triple_reset/tmr/tcrc_cell2_VTRTMR.v:23]
INFO: [Synth 8-6155] done synthesizing module 'tcrc_cell2TMR' (29#1) [/home/dcs/git/mopshub/mopshub-canakari/triple_clock_triple_reset/tmr/tcrc_cell2_VTRTMR.v:23]
INFO: [Synth 8-6155] done synthesizing module 'tcrc2TMR' (30#1) [/home/dcs/git/mopshub/mopshub-canakari/triple_clock_triple_reset/tmr/tcrc_top2_VTRTMR.v:23]
INFO: [Synth 8-6157] synthesizing module 'tshiftreg2TMR' [/home/dcs/git/mopshub/mopshub-canakari/triple_clock_triple_reset/tmr/tshift_top2_VTRTMR.v:23]
INFO: [Synth 8-6157] synthesizing module 'tshift_cell2TMR' [/home/dcs/git/mopshub/mopshub-canakari/triple_clock_triple_reset/tmr/tshift_cell2_VTRTMR.v:23]
INFO: [Synth 8-6155] done synthesizing module 'tshift_cell2TMR' (31#1) [/home/dcs/git/mopshub/mopshub-canakari/triple_clock_triple_reset/tmr/tshift_cell2_VTRTMR.v:23]
INFO: [Synth 8-6155] done synthesizing module 'tshiftreg2TMR' (32#1) [/home/dcs/git/mopshub/mopshub-canakari/triple_clock_triple_reset/tmr/tshift_top2_VTRTMR.v:23]
INFO: [Synth 8-6157] synthesizing module 'fsm_register2TMR' [/home/dcs/git/mopshub/mopshub-canakari/triple_clock_triple_reset/tmr/fsm_register2_VTRTMR.v:23]
INFO: [Synth 8-6155] done synthesizing module 'fsm_register2TMR' (33#1) [/home/dcs/git/mopshub/mopshub-canakari/triple_clock_triple_reset/tmr/fsm_register2_VTRTMR.v:23]
INFO: [Synth 8-6157] synthesizing module 'fastshift2TMR' [/home/dcs/git/mopshub/mopshub-canakari/triple_clock_triple_reset/tmr/fastshift2_VTRTMR.v:23]
INFO: [Synth 8-6155] done synthesizing module 'fastshift2TMR' (34#1) [/home/dcs/git/mopshub/mopshub-canakari/triple_clock_triple_reset/tmr/fastshift2_VTRTMR.v:23]
INFO: [Synth 8-6157] synthesizing module 'meslencompare2TMR' [/home/dcs/git/mopshub/mopshub-canakari/triple_clock_triple_reset/tmr/meslencompare2_VTRTMR.v:23]
INFO: [Synth 8-6155] done synthesizing module 'meslencompare2TMR' (35#1) [/home/dcs/git/mopshub/mopshub-canakari/triple_clock_triple_reset/tmr/meslencompare2_VTRTMR.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mac2TMR' (36#1) [/home/dcs/git/mopshub/mopshub-canakari/triple_clock_triple_reset/tmr/mac2_VTRTMR.v:23]
INFO: [Synth 8-6157] synthesizing module 'llc2TMR' [/home/dcs/git/mopshub/mopshub-canakari/triple_clock_triple_reset/tmr/llc2_VTRTMR.v:23]
INFO: [Synth 8-6157] synthesizing module 'llc_fsm2TMR' [/home/dcs/git/mopshub/mopshub-canakari/triple_clock_triple_reset/tmr/llc_fsm2_VTRTMR.v:23]
	Parameter waitoact bound to: 4'b0000 
	Parameter tradrvdat bound to: 4'b0001 
	Parameter traruncap bound to: 4'b0010 
	Parameter tralodsft bound to: 4'b0011 
	Parameter trawtosuc bound to: 4'b0100 
	Parameter trasetvall bound to: 4'b0101 
	Parameter trareset bound to: 4'b0110 
	Parameter trasetvalh bound to: 4'b0111 
	Parameter recwrtmesll bound to: 4'b1000 
	Parameter recwrtmeslh bound to: 4'b1001 
	Parameter recwrtmeshl bound to: 4'b1010 
	Parameter recwrtmeshh bound to: 4'b1011 
	Parameter resetste bound to: 4'b1100 
INFO: [Synth 8-6155] done synthesizing module 'llc_fsm2TMR' (37#1) [/home/dcs/git/mopshub/mopshub-canakari/triple_clock_triple_reset/tmr/llc_fsm2_VTRTMR.v:23]
INFO: [Synth 8-6157] synthesizing module 'equal_id2TMR' [/home/dcs/git/mopshub/mopshub-canakari/triple_clock_triple_reset/tmr/equal_id2_VTRTMR.v:23]
INFO: [Synth 8-6155] done synthesizing module 'equal_id2TMR' (38#1) [/home/dcs/git/mopshub/mopshub-canakari/triple_clock_triple_reset/tmr/equal_id2_VTRTMR.v:23]
INFO: [Synth 8-6155] done synthesizing module 'llc2TMR' (39#1) [/home/dcs/git/mopshub/mopshub-canakari/triple_clock_triple_reset/tmr/llc2_VTRTMR.v:23]
INFO: [Synth 8-6157] synthesizing module 'bittiming2TMR' [/home/dcs/git/mopshub/mopshub-canakari/triple_clock_triple_reset/tmr/bittiming2_VTRTMR.v:23]
INFO: [Synth 8-6157] synthesizing module 'Control_SysTMR' [/home/dcs/git/mopshub/mopshub-canakari/triple_clock_triple_reset/tmr/Control_Sys_VTRTMR.v:23]
INFO: [Synth 8-6157] synthesizing module 'PID_ReglerTMR' [/home/dcs/git/mopshub/mopshub-canakari/triple_clock_triple_reset/tmr/PID_Regler_VTRTMR.v:24]
INFO: [Synth 8-6157] synthesizing module 'Ftrim_EnTMR' [/home/dcs/git/mopshub/mopshub-canakari/triple_clock_triple_reset/tmr/Ftrim_En_VTRTMR.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Ftrim_EnTMR' (40#1) [/home/dcs/git/mopshub/mopshub-canakari/triple_clock_triple_reset/tmr/Ftrim_En_VTRTMR.v:23]
INFO: [Synth 8-6157] synthesizing module 'DiffTMR' [/home/dcs/git/mopshub/mopshub-canakari/triple_clock_triple_reset/tmr/Diff_VTRTMR.v:23]
	Parameter Width bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DiffTMR' (41#1) [/home/dcs/git/mopshub/mopshub-canakari/triple_clock_triple_reset/tmr/Diff_VTRTMR.v:23]
INFO: [Synth 8-6157] synthesizing module 'MultiTMR' [/home/dcs/git/mopshub/mopshub-canakari/triple_clock_triple_reset/tmr/Multi_VTRTMR.v:23]
	Parameter WidthA bound to: 8 - type: integer 
	Parameter WidthB bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'MultiTMR' (42#1) [/home/dcs/git/mopshub/mopshub-canakari/triple_clock_triple_reset/tmr/Multi_VTRTMR.v:23]
INFO: [Synth 8-6157] synthesizing module 'Multi_iTMR' [/home/dcs/git/mopshub/mopshub-canakari/triple_clock_triple_reset/tmr/Multi_i_VTRTMR.v:23]
	Parameter WidthA bound to: 9 - type: integer 
	Parameter WidthB bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Multi_iTMR' (43#1) [/home/dcs/git/mopshub/mopshub-canakari/triple_clock_triple_reset/tmr/Multi_i_VTRTMR.v:23]
INFO: [Synth 8-6157] synthesizing module 'AccumulatorTMR' [/home/dcs/git/mopshub/mopshub-canakari/triple_clock_triple_reset/tmr/Accumulator_VTRTMR.v:23]
	Parameter WidthA bound to: 8 - type: integer 
	Parameter WidthAcc bound to: 9 - type: integer 
	Parameter Max bound to: 255 - type: integer 
	Parameter Min bound to: -256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'AccumulatorTMR' (44#1) [/home/dcs/git/mopshub/mopshub-canakari/triple_clock_triple_reset/tmr/Accumulator_VTRTMR.v:23]
INFO: [Synth 8-6157] synthesizing module 'Add_PIDTMR' [/home/dcs/git/mopshub/mopshub-canakari/triple_clock_triple_reset/tmr/Add_PID_VTRTMR.v:23]
	Parameter WidthA bound to: 16 - type: integer 
	Parameter WidthB bound to: 17 - type: integer 
	Parameter WidthC bound to: 16 - type: integer 
	Parameter WidthD bound to: 18 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Add_PIDTMR' (45#1) [/home/dcs/git/mopshub/mopshub-canakari/triple_clock_triple_reset/tmr/Add_PID_VTRTMR.v:23]
INFO: [Synth 8-6157] synthesizing module 'Output_ScalingTMR' [/home/dcs/git/mopshub/mopshub-canakari/triple_clock_triple_reset/tmr/Output_Scaling_VTRTMR.v:23]
	Parameter WidthA bound to: 18 - type: integer 
	Parameter WidthB bound to: 6 - type: integer 
	Parameter Max bound to: 63 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fanout__parameterized13' [/home/dcs/git/mopshub/mopshub_triplicated/triple_clock_triple_reset/tmr/mopshub_top_board_16bus_structTMR.v:453]
	Parameter WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fanout__parameterized13' (45#1) [/home/dcs/git/mopshub/mopshub_triplicated/triple_clock_triple_reset/tmr/mopshub_top_board_16bus_structTMR.v:453]
INFO: [Synth 8-6155] done synthesizing module 'Output_ScalingTMR' (46#1) [/home/dcs/git/mopshub/mopshub-canakari/triple_clock_triple_reset/tmr/Output_Scaling_VTRTMR.v:23]
INFO: [Synth 8-6155] done synthesizing module 'PID_ReglerTMR' (47#1) [/home/dcs/git/mopshub/mopshub-canakari/triple_clock_triple_reset/tmr/PID_Regler_VTRTMR.v:24]
INFO: [Synth 8-6157] synthesizing module 'CLK_CounterTMR' [/home/dcs/git/mopshub/mopshub-canakari/triple_clock_triple_reset/tmr/CLK_Counter_VTRTMR.v:23]
INFO: [Synth 8-6155] done synthesizing module 'CLK_CounterTMR' (48#1) [/home/dcs/git/mopshub/mopshub-canakari/triple_clock_triple_reset/tmr/CLK_Counter_VTRTMR.v:23]
INFO: [Synth 8-6157] synthesizing module 'Control_FSMTMR' [/home/dcs/git/mopshub/mopshub-canakari/triple_clock_triple_reset/tmr/Control_FSM_VTRTMR.v:23]
	Parameter Normal bound to: 3'b000 
	Parameter ResetZ bound to: 3'b001 
	Parameter NegPhasFehler bound to: 3'b010 
	Parameter PosPhasFehler bound to: 3'b011 
	Parameter Synchronisation bound to: 3'b100 
	Parameter Idle bound to: 3'b101 
INFO: [Synth 8-6155] done synthesizing module 'Control_FSMTMR' (49#1) [/home/dcs/git/mopshub/mopshub-canakari/triple_clock_triple_reset/tmr/Control_FSM_VTRTMR.v:23]
INFO: [Synth 8-6157] synthesizing module 'Phasenfehler_RegTMR' [/home/dcs/git/mopshub/mopshub-canakari/triple_clock_triple_reset/tmr/Phasenfehler_Reg_VTRTMR.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Phasenfehler_RegTMR' (50#1) [/home/dcs/git/mopshub/mopshub-canakari/triple_clock_triple_reset/tmr/Phasenfehler_Reg_VTRTMR.v:23]
INFO: [Synth 8-6157] synthesizing module 'ready_counterTMR' [/home/dcs/git/mopshub/mopshub-canakari/triple_clock_triple_reset/tmr/ready_counter_VTRTMR.v:25]
INFO: [Synth 8-6157] synthesizing module 'majorityVoter__parameterized13' [/home/dcs/git/mopshub/mopshub_triplicated/triple_clock_triple_reset/tmr/mopshub_top_board_16bus_structTMR.v:439]
	Parameter WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'majorityVoter__parameterized13' (50#1) [/home/dcs/git/mopshub/mopshub_triplicated/triple_clock_triple_reset/tmr/mopshub_top_board_16bus_structTMR.v:439]
INFO: [Synth 8-6157] synthesizing module 'fanout__parameterized14' [/home/dcs/git/mopshub/mopshub_triplicated/triple_clock_triple_reset/tmr/mopshub_top_board_16bus_structTMR.v:453]
	Parameter WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fanout__parameterized14' (50#1) [/home/dcs/git/mopshub/mopshub_triplicated/triple_clock_triple_reset/tmr/mopshub_top_board_16bus_structTMR.v:453]
INFO: [Synth 8-6155] done synthesizing module 'ready_counterTMR' (51#1) [/home/dcs/git/mopshub/mopshub-canakari/triple_clock_triple_reset/tmr/ready_counter_VTRTMR.v:25]
INFO: [Synth 8-6155] done synthesizing module 'Control_SysTMR' (52#1) [/home/dcs/git/mopshub/mopshub-canakari/triple_clock_triple_reset/tmr/Control_Sys_VTRTMR.v:23]
INFO: [Synth 8-6157] synthesizing module 'bittime2TMR' [/home/dcs/git/mopshub/mopshub-canakari/triple_clock_triple_reset/tmr/bittime2_VTRTMR.v:23]
	Parameter normal bound to: 4'b0000 
	Parameter hardset bound to: 4'b0001 
	Parameter stretchok bound to: 4'b0010 
	Parameter stretchnok bound to: 4'b0011 
	Parameter slimok bound to: 4'b0100 
	Parameter slimnok bound to: 4'b0101 
	Parameter sndprescnt bound to: 4'b0110 
	Parameter samplepoint bound to: 4'b0111 
	Parameter resetstate bound to: 4'b1000 
INFO: [Synth 8-6155] done synthesizing module 'bittime2TMR' (53#1) [/home/dcs/git/mopshub/mopshub-canakari/triple_clock_triple_reset/tmr/bittime2_VTRTMR.v:23]
INFO: [Synth 8-6157] synthesizing module 'sum2TMR' [/home/dcs/git/mopshub/mopshub-canakari/triple_clock_triple_reset/tmr/sum2_VTRTMR.v:23]
INFO: [Synth 8-6155] done synthesizing module 'sum2TMR' (54#1) [/home/dcs/git/mopshub/mopshub-canakari/triple_clock_triple_reset/tmr/sum2_VTRTMR.v:23]
INFO: [Synth 8-6157] synthesizing module 'timecount2TMR' [/home/dcs/git/mopshub/mopshub-canakari/triple_clock_triple_reset/tmr/timecount2_VTRTMR.v:23]
INFO: [Synth 8-6155] done synthesizing module 'timecount2TMR' (55#1) [/home/dcs/git/mopshub/mopshub-canakari/triple_clock_triple_reset/tmr/timecount2_VTRTMR.v:23]
INFO: [Synth 8-6157] synthesizing module 'edgepuffer2TMR' [/home/dcs/git/mopshub/mopshub-canakari/triple_clock_triple_reset/tmr/edgepuffer2_VTRTMR.v:23]
INFO: [Synth 8-6155] done synthesizing module 'edgepuffer2TMR' (56#1) [/home/dcs/git/mopshub/mopshub-canakari/triple_clock_triple_reset/tmr/edgepuffer2_VTRTMR.v:23]
INFO: [Synth 8-6157] synthesizing module 'smpldbit_reg2TMR' [/home/dcs/git/mopshub/mopshub-canakari/triple_clock_triple_reset/tmr/smpldbit_reg2_VTRTMR.v:23]
INFO: [Synth 8-6155] done synthesizing module 'smpldbit_reg2TMR' (57#1) [/home/dcs/git/mopshub/mopshub-canakari/triple_clock_triple_reset/tmr/smpldbit_reg2_VTRTMR.v:23]
INFO: [Synth 8-6157] synthesizing module 'tseg_reg2TMR' [/home/dcs/git/mopshub/mopshub-canakari/triple_clock_triple_reset/tmr/tseg_reg2_VTRTMR.v:23]
INFO: [Synth 8-6155] done synthesizing module 'tseg_reg2TMR' (58#1) [/home/dcs/git/mopshub/mopshub-canakari/triple_clock_triple_reset/tmr/tseg_reg2_VTRTMR.v:23]
INFO: [Synth 8-6155] done synthesizing module 'bittiming2TMR' (59#1) [/home/dcs/git/mopshub/mopshub-canakari/triple_clock_triple_reset/tmr/bittiming2_VTRTMR.v:23]
INFO: [Synth 8-6157] synthesizing module 'fce2TMR' [/home/dcs/git/mopshub/mopshub-canakari/triple_clock_triple_reset/tmr/fce2_VTRTMR.v:23]
INFO: [Synth 8-6157] synthesizing module 'faultfsm2TMR' [/home/dcs/git/mopshub/mopshub-canakari/triple_clock_triple_reset/tmr/faultfsm2_VTRTMR.v:23]
	Parameter erroractiv bound to: 3'b000 
	Parameter errorpassiv bound to: 3'b001 
	Parameter busof bound to: 3'b010 
	Parameter resetstate bound to: 3'b011 
	Parameter warning bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'faultfsm2TMR' (60#1) [/home/dcs/git/mopshub/mopshub-canakari/triple_clock_triple_reset/tmr/faultfsm2_VTRTMR.v:23]
INFO: [Synth 8-6157] synthesizing module 'rec2TMR' [/home/dcs/git/mopshub/mopshub-canakari/triple_clock_triple_reset/tmr/rec2_VTRTMR.v:23]
INFO: [Synth 8-6155] done synthesizing module 'rec2TMR' (61#1) [/home/dcs/git/mopshub/mopshub-canakari/triple_clock_triple_reset/tmr/rec2_VTRTMR.v:23]
INFO: [Synth 8-6157] synthesizing module 'tec2TMR' [/home/dcs/git/mopshub/mopshub-canakari/triple_clock_triple_reset/tmr/tec2_VTRTMR.v:23]
INFO: [Synth 8-6155] done synthesizing module 'tec2TMR' (62#1) [/home/dcs/git/mopshub/mopshub-canakari/triple_clock_triple_reset/tmr/tec2_VTRTMR.v:23]
INFO: [Synth 8-6157] synthesizing module 'erbcount2TMR' [/home/dcs/git/mopshub/mopshub-canakari/triple_clock_triple_reset/tmr/erbcount2_VTRTMR.v:23]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'erbcount2TMR' (63#1) [/home/dcs/git/mopshub/mopshub-canakari/triple_clock_triple_reset/tmr/erbcount2_VTRTMR.v:23]
INFO: [Synth 8-6155] done synthesizing module 'fce2TMR' (64#1) [/home/dcs/git/mopshub/mopshub-canakari/triple_clock_triple_reset/tmr/fce2_VTRTMR.v:23]
	Parameter waitoact bound to: 2'b00 
	Parameter recind bound to: 2'b01 
	Parameter traind bound to: 2'b10 
	Parameter statind bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [/home/dcs/git/mopshub/mopshub-canakari/triple_clock_triple_reset/tmr/interruptunit2_VTRTMR.v:80]
INFO: [Synth 8-6155] done synthesizing module 'interruptunit2TMR' (65#1) [/home/dcs/git/mopshub/mopshub-canakari/triple_clock_triple_reset/tmr/interruptunit2_VTRTMR.v:23]
	Parameter system_id bound to: 16'b1100101000000101 
	Parameter system_id bound to: 16'b1100101000000101 
	Parameter system_id bound to: 16'b1100101000000101 
INFO: [Synth 8-6155] done synthesizing module 'read_mux2TMR' (66#1) [/home/dcs/git/mopshub/mopshub-canakari/triple_clock_triple_reset/tmr/read_mux2_VTRTMR.v:23]
INFO: [Synth 8-6155] done synthesizing module 'write_demux2TMR' (67#1) [/home/dcs/git/mopshub/mopshub-canakari/triple_clock_triple_reset/tmr/write_demux2_VTRTMR.v:23]
INFO: [Synth 8-6155] done synthesizing module 'multiplexer2TMR' (68#1) [/home/dcs/git/mopshub/mopshub-canakari/triple_clock_triple_reset/tmr/multiplexeravalon2_VTRTMR.v:23]
INFO: [Synth 8-6155] done synthesizing module 'generalregister2TMR' (69#1) [/home/dcs/git/mopshub/mopshub-canakari/triple_clock_triple_reset/tmr/generalregister2_VTRTMR.v:23]
INFO: [Synth 8-6155] done synthesizing module 'recmescontrolreg2TMR' (70#1) [/home/dcs/git/mopshub/mopshub-canakari/triple_clock_triple_reset/tmr/recmescontrolreg2_VTRTMR.v:23]
INFO: [Synth 8-6155] done synthesizing module 'recarbitreg2TMR' (71#1) [/home/dcs/git/mopshub/mopshub-canakari/triple_clock_triple_reset/tmr/recarbitreg2_VTRTMR.v:23]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter ST_bus_loop bound to: 7'b0000000 
	Parameter ST_reset_loop bound to: 7'b0000001 
	Parameter ST_reset bound to: 7'b0000010 
	Parameter ST_Done bound to: 7'b0000011 
	Parameter ST_waittoact bound to: 7'b0000100 
	Parameter ST_read_irq bound to: 7'b0000101 
	Parameter canbus1 bound to: 7'b0000110 
	Parameter donebus1 bound to: 7'b0000111 
	Parameter canbus2 bound to: 7'b0001000 
	Parameter donebus2 bound to: 7'b0001001 
	Parameter canbus3 bound to: 7'b0001010 
	Parameter donebus32 bound to: 7'b0001011 
	Parameter canbus4 bound to: 7'b0001100 
	Parameter donebus4 bound to: 7'b0001101 
	Parameter canbus5 bound to: 7'b0001110 
	Parameter donebus5 bound to: 7'b0001111 
	Parameter canbus6 bound to: 7'b0010000 
	Parameter donebus6 bound to: 7'b0010001 
	Parameter canbus7 bound to: 7'b0010010 
	Parameter donebus7 bound to: 7'b0010011 
	Parameter canbus8 bound to: 7'b0010100 
	Parameter donebus8 bound to: 7'b0010101 
	Parameter canbus9 bound to: 7'b0010110 
	Parameter donebus9 bound to: 7'b0010111 
	Parameter canbus10 bound to: 7'b0011000 
	Parameter donebus10 bound to: 7'b0011001 
	Parameter canbus11 bound to: 7'b0011010 
	Parameter donebus11 bound to: 7'b0011011 
	Parameter canbus12 bound to: 7'b0011100 
	Parameter donebus12 bound to: 7'b0011101 
	Parameter canbus13 bound to: 7'b0011110 
	Parameter donebus13 bound to: 7'b0011111 
	Parameter canbus14 bound to: 7'b0100000 
	Parameter donebus14 bound to: 7'b0100001 
	Parameter canbus15 bound to: 7'b0100010 
	Parameter donebus15 bound to: 7'b0100011 
	Parameter canbus0 bound to: 7'b0100100 
	Parameter donebus0 bound to: 7'b0100101 
	Parameter canbus16 bound to: 7'b0100110 
	Parameter donebus16 bound to: 7'b0100111 
	Parameter canbus17 bound to: 7'b0101000 
	Parameter donebus17 bound to: 7'b0101001 
	Parameter canbus18 bound to: 7'b0101010 
	Parameter donebus18 bound to: 7'b0101011 
	Parameter canbus19 bound to: 7'b0101100 
	Parameter donebus19 bound to: 7'b0101101 
	Parameter canbus20 bound to: 7'b0101110 
	Parameter donebus20 bound to: 7'b0101111 
	Parameter canbus21 bound to: 7'b0110000 
	Parameter donebus21 bound to: 7'b0110001 
	Parameter canbus22 bound to: 7'b0110010 
	Parameter donebus22 bound to: 7'b0110011 
	Parameter canbus23 bound to: 7'b0110100 
	Parameter donebus23 bound to: 7'b0110101 
	Parameter canbus24 bound to: 7'b0110110 
	Parameter donebus24 bound to: 7'b0110111 
	Parameter canbus25 bound to: 7'b0111000 
	Parameter donebus25 bound to: 7'b0111001 
	Parameter canbus26 bound to: 7'b0111010 
	Parameter donebus26 bound to: 7'b0111011 
	Parameter canbus27 bound to: 7'b0111100 
	Parameter donebus27 bound to: 7'b0111101 
	Parameter canbus28 bound to: 7'b0111110 
	Parameter donebus28 bound to: 7'b0111111 
	Parameter canbus29 bound to: 7'b1000000 
	Parameter donebus29 bound to: 7'b1000001 
	Parameter canbus30 bound to: 7'b1000010 
	Parameter donebus30 bound to: 7'b1000011 
	Parameter canbus31 bound to: 7'b1000100 
	Parameter donebus31 bound to: 7'b1000101 
INFO: [Synth 8-155] case statement is not full and has no default [/home/dcs/git/mopshub/mopshub_triplicated/triple_clock_triple_reset/tmr/bus_rec_sm_fsmTMR.v:564]
INFO: [Synth 8-226] default block is never used [/home/dcs/git/mopshub/mopshub_triplicated/triple_clock_triple_reset/tmr/dec1_1_32bitTMR.v:74]
INFO: [Synth 8-226] default block is never used [/home/dcs/git/mopshub/mopshub_triplicated/triple_clock_triple_reset/tmr/dec1_1_32bitTMR.v:122]
INFO: [Synth 8-226] default block is never used [/home/dcs/git/mopshub/mopshub_triplicated/triple_clock_triple_reset/tmr/dec1_1_32bitTMR.v:170]
	Parameter CLKS_PER_BIT bound to: 100 - type: integer 
	Parameter CLKS_PER_BIT bound to: 100 - type: integer 
	Parameter s_IDLE bound to: 3'b000 
	Parameter s_RX_START_BIT bound to: 3'b001 
	Parameter s_RX_DATA_BITS bound to: 3'b010 
	Parameter s_RX_STOP_BIT bound to: 3'b011 
	Parameter s_CLEANUP bound to: 3'b100 
	Parameter ST_IDLE bound to: 3'b000 
	Parameter ST_SEL_SM bound to: 3'b001 
	Parameter ST_write_fifo bound to: 3'b010 
	Parameter ST_read_fifo bound to: 3'b011 
	Parameter ST_write_uart bound to: 3'b100 
	Parameter ST_write_done bound to: 3'b101 
	Parameter ST_wait bound to: 3'b110 
	Parameter ST_rst_uart bound to: 3'b111 
INFO: [Synth 8-226] default block is never used [/home/dcs/git/mopshub/mopshub_triplicated/triple_clock_triple_reset/tmr/debug_uart_sm_fsmTMR.v:70]
INFO: [Synth 8-155] case statement is not full and has no default [/home/dcs/git/mopshub/mopshub_triplicated/triple_clock_triple_reset/tmr/debug_uart_sm_fsmTMR.v:132]
	Parameter CLKS_PER_BIT bound to: 100 - type: integer 
	Parameter s_IDLE bound to: 3'b000 
	Parameter s_TX_START_BIT bound to: 3'b001 
	Parameter s_TX_DATA_BITS bound to: 3'b010 
	Parameter s_TX_STOP_BIT bound to: 3'b011 
	Parameter s_CLEANUP bound to: 3'b100 
	Parameter DSIZE bound to: 8 - type: integer 
	Parameter ASIZE bound to: 7 - type: integer 
	Parameter FALLTHROUGH bound to: False - type: string 
	Parameter ASIZE bound to: 7 - type: integer 
	Parameter ASIZE bound to: 7 - type: integer 
	Parameter ADDRSIZE bound to: 7 - type: integer 
	Parameter DATASIZE bound to: 8 - type: integer 
	Parameter ADDRSIZE bound to: 7 - type: integer 
	Parameter FALLTHROUGH bound to: False - type: string 
	Parameter DEPTH bound to: 128 - type: integer 
	Parameter ADDRSIZE bound to: 7 - type: integer 
	Parameter ST_waittoact bound to: 6'b000000 
	Parameter ST_reset bound to: 6'b000001 
	Parameter store_RB2 bound to: 6'b000010 
	Parameter store_RB3 bound to: 6'b000011 
	Parameter store_RB4 bound to: 6'b000100 
	Parameter store_RB0 bound to: 6'b000101 
	Parameter RB1 bound to: 6'b000110 
	Parameter store_RB5 bound to: 6'b000111 
	Parameter store_RB6 bound to: 6'b001000 
	Parameter store_RB7 bound to: 6'b001001 
	Parameter store_RB8 bound to: 6'b001010 
	Parameter store_RB9 bound to: 6'b001011 
	Parameter ST_wait_eop bound to: 6'b001100 
	Parameter ST_end_read_en bound to: 6'b001101 
	Parameter ST_Wait bound to: 6'b001110 
	Parameter ST_en_buffer bound to: 6'b001111 
	Parameter ST_wait_sop bound to: 6'b010000 
	Parameter RB0 bound to: 6'b010001 
	Parameter store_SPI0 bound to: 6'b010010 
	Parameter store_SPI1 bound to: 6'b010011 
	Parameter store_SPI2 bound to: 6'b010100 
	Parameter ST_end_read_en1 bound to: 6'b010101 
	Parameter ST_en_buffer1 bound to: 6'b010110 
	Parameter ST_GOToWait1 bound to: 6'b010111 
	Parameter store_SPI3 bound to: 6'b011000 
	Parameter ST_wait_eop1 bound to: 6'b011001 
	Parameter store_SPI4 bound to: 6'b011010 
	Parameter store_SPI5 bound to: 6'b011011 
	Parameter store_SPI6 bound to: 6'b011100 
	Parameter ST_end_read_en4 bound to: 6'b011101 
	Parameter ST_en_buffer4 bound to: 6'b011110 
	Parameter ST_GOToWait4 bound to: 6'b011111 
	Parameter store_SPI7 bound to: 6'b100000 
	Parameter ST_wait_eop4 bound to: 6'b100001 
	Parameter ST_eth_buffer bound to: 6'b100010 
	Parameter wait_irq bound to: 6'b100011 
	Parameter irq_eth bound to: 6'b100100 
	Parameter store_RB20 bound to: 6'b100101 
	Parameter store_RB21 bound to: 6'b100110 
	Parameter store_RB22 bound to: 6'b100111 
	Parameter store_RB23 bound to: 6'b101000 
	Parameter store_RB24 bound to: 6'b101001 
	Parameter store_RB25 bound to: 6'b101010 
	Parameter ST_endwait bound to: 6'b101011 
	Parameter store_SPI8 bound to: 6'b101100 
	Parameter store_SPI9 bound to: 6'b101101 
	Parameter store_SPI10 bound to: 6'b101110 
	Parameter ST_end_read_en5 bound to: 6'b101111 
	Parameter ST_en_buffer5 bound to: 6'b110000 
	Parameter ST_GOToWait5 bound to: 6'b110001 
	Parameter store_SPI11 bound to: 6'b110010 
	Parameter ST_wait_eop5 bound to: 6'b110011 
INFO: [Synth 8-155] case statement is not full and has no default [/home/dcs/git/mopshub/mopshub_triplicated/triple_clock_triple_reset/tmr/elink_interface_rec_sm_fsmTMR.v:449]
	Parameter ST_waittoact bound to: 6'b000000 
	Parameter ST_reset bound to: 6'b000001 
	Parameter store_WB0 bound to: 6'b000010 
	Parameter ST_wait_can_rq bound to: 6'b000011 
	Parameter store_SOP bound to: 6'b000100 
	Parameter store_Eop bound to: 6'b000101 
	Parameter WB0 bound to: 6'b000110 
	Parameter W_SOP bound to: 6'b000111 
	Parameter W_Eop bound to: 6'b001000 
	Parameter store_SPI0 bound to: 6'b001001 
	Parameter ST_wait_can_rq_SPI bound to: 6'b001010 
	Parameter store_SOP_SPI bound to: 6'b001011 
	Parameter store_Eop_spi bound to: 6'b001100 
	Parameter w_SPI0 bound to: 6'b001101 
	Parameter W_SOP_SPI bound to: 6'b001110 
	Parameter W_Eop_spi bound to: 6'b001111 
	Parameter ST_end_write_en_DBG bound to: 6'b010000 
	Parameter store_WB0_DBG bound to: 6'b010001 
	Parameter ST_wait_can_rq_DBG bound to: 6'b010010 
	Parameter st_write_data_DBG bound to: 6'b010011 
	Parameter store_SOP_DBG bound to: 6'b010100 
	Parameter Store_Eop_DBG bound to: 6'b010101 
	Parameter WB0_DBG bound to: 6'b010110 
	Parameter W_SOP_DBG bound to: 6'b010111 
	Parameter W_Eop_DBG bound to: 6'b011000 
	Parameter Store_Comma_DBG bound to: 6'b011001 
	Parameter store_WB0_rst bound to: 6'b011010 
	Parameter store_SOP_rst bound to: 6'b011011 
	Parameter store_Eop_rst bound to: 6'b011100 
	Parameter WB0_rst bound to: 6'b011101 
	Parameter W_SOP_rst bound to: 6'b011110 
	Parameter W_Eop_rst bound to: 6'b011111 
	Parameter ST_endwait bound to: 6'b100000 
	Parameter W_Comma_DBG bound to: 6'b100001 
	Parameter end_Write_rst1 bound to: 6'b100010 
	Parameter end_Write_rst bound to: 6'b100011 
	Parameter end_Write_rst2 bound to: 6'b100100 
	Parameter ST_wait_rq_rst bound to: 6'b100101 
	Parameter store_Comma_rst1 bound to: 6'b100110 
	Parameter W_Comma_rst2 bound to: 6'b100111 
	Parameter store_Comma_rst2 bound to: 6'b101000 
	Parameter W_Comma_rst3 bound to: 6'b101001 
	Parameter W_Comma_rst1 bound to: 6'b101010 
	Parameter store_Comma_rst bound to: 6'b101011 
	Parameter store_Comma_rst4 bound to: 6'b101100 
	Parameter W_Comma_rst5 bound to: 6'b101101 
	Parameter store_Comma_rst3 bound to: 6'b101110 
	Parameter W_Comma_rst4 bound to: 6'b101111 
	Parameter store_Comma_rst5 bound to: 6'b110000 
	Parameter W_Comma_rst6 bound to: 6'b110001 
INFO: [Synth 8-155] case statement is not full and has no default [/home/dcs/git/mopshub/mopshub_triplicated/triple_clock_triple_reset/tmr/elink_interface_tra_sm_fsmTMR.v:403]
INFO: [Synth 8-155] case statement is not full and has no default [/home/dcs/git/mopshub/mopshub_triplicated/triple_clock_triple_reset/tmr/elink_interface_tra_sm_fsmTMR.v:661]
INFO: [Synth 8-155] case statement is not full and has no default [/home/dcs/git/mopshub/mopshub_triplicated/triple_clock_triple_reset/tmr/elink_interface_tra_sm_fsmTMR.v:850]
INFO: [Synth 8-155] case statement is not full and has no default [/home/dcs/git/mopshub/mopshub_triplicated/triple_clock_triple_reset/tmr/elink_interface_tra_sm_fsmTMR.v:1039]
INFO: [Synth 8-226] default block is never used [/home/dcs/git/mopshub/mopshub_triplicated/triple_clock_triple_reset/tmr/sync_detector_structTMR.v:187]
INFO: [Synth 8-226] default block is never used [/home/dcs/git/mopshub/mopshub_triplicated/triple_clock_triple_reset/tmr/sync_detector_structTMR.v:202]
INFO: [Synth 8-226] default block is never used [/home/dcs/git/mopshub/mopshub_triplicated/triple_clock_triple_reset/tmr/sync_detector_structTMR.v:217]
	Parameter DSIZE bound to: 10 - type: integer 
	Parameter ASIZE bound to: 7 - type: integer 
	Parameter FALLTHROUGH bound to: False - type: string 
	Parameter DATASIZE bound to: 10 - type: integer 
	Parameter ADDRSIZE bound to: 7 - type: integer 
	Parameter FALLTHROUGH bound to: False - type: string 
	Parameter DEPTH bound to: 128 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/dcs/git/mopshub/mopshub_triplicated/triple_clock_triple_reset/tmr/mux8_NbitTMR.v:89]
INFO: [Synth 8-226] default block is never used [/home/dcs/git/mopshub/mopshub_triplicated/triple_clock_triple_reset/tmr/mux8_NbitTMR.v:107]
INFO: [Synth 8-226] default block is never used [/home/dcs/git/mopshub/mopshub_triplicated/triple_clock_triple_reset/tmr/mux8_NbitTMR.v:125]
	Parameter CLKS_PER_HALF_BITS bound to: 2 - type: integer 
	Parameter ST_waittoact bound to: 9'b000000000 
	Parameter ST_reset bound to: 9'b000000001 
	Parameter start bound to: 9'b000000010 
	Parameter endinit1 bound to: 9'b000000011 
	Parameter start1 bound to: 9'b000000100 
	Parameter st_GPIOA bound to: 9'b000000101 
	Parameter st_GPIOA1 bound to: 9'b000000110 
	Parameter st_GPIOA2 bound to: 9'b000000111 
	Parameter End_Select bound to: 9'b000001000 
	Parameter ST_read_elink bound to: 9'b000001001 
	Parameter Done bound to: 9'b000001010 
	Parameter write_elink bound to: 9'b000001011 
	Parameter Offset_cal0 bound to: 9'b000001100 
	Parameter Offset__cal1 bound to: 9'b000001101 
	Parameter Offset__cal2 bound to: 9'b000001110 
	Parameter Offset__cal3 bound to: 9'b000001111 
	Parameter Gain_cal0 bound to: 9'b000010000 
	Parameter Gain_cal1 bound to: 9'b000010001 
	Parameter Gain_cal2 bound to: 9'b000010010 
	Parameter Gain_cal3 bound to: 9'b000010011 
	Parameter write_csrs7 bound to: 9'b000010100 
	Parameter write_csrs6 bound to: 9'b000010101 
	Parameter write_csrs5 bound to: 9'b000010110 
	Parameter write_csrs4 bound to: 9'b000010111 
	Parameter write_csrs0 bound to: 9'b000011000 
	Parameter write_csrs1 bound to: 9'b000011001 
	Parameter write_csrs2 bound to: 9'b000011010 
	Parameter ST_Config4 bound to: 9'b000011011 
	Parameter ST_Config3 bound to: 9'b000011100 
	Parameter ST_Config1 bound to: 9'b000011101 
	Parameter ST_Config2 bound to: 9'b000011110 
	Parameter ST_Rest_2 bound to: 9'b000011111 
	Parameter ST_Rest_4 bound to: 9'b000100000 
	Parameter ST_Rest_1 bound to: 9'b000100001 
	Parameter St_wait bound to: 9'b000100010 
	Parameter ST_Rest_RS_1 bound to: 9'b000100011 
	Parameter ST_Rest_RS_2 bound to: 9'b000100100 
	Parameter st_GPIOA9 bound to: 9'b000100101 
	Parameter st_GPIOA10 bound to: 9'b000100110 
	Parameter st_GPIOA11 bound to: 9'b000100111 
	Parameter w_busy15 bound to: 9'b000101000 
	Parameter w_busy16 bound to: 9'b000101001 
	Parameter w_busy17 bound to: 9'b000101010 
	Parameter ST_IODIRA0 bound to: 9'b000101011 
	Parameter w_busy0 bound to: 9'b000101100 
	Parameter ST_IODIRA1 bound to: 9'b000101101 
	Parameter w_busy1 bound to: 9'b000101110 
	Parameter ST_IODIRA2 bound to: 9'b000101111 
	Parameter w_busy2 bound to: 9'b000110000 
	Parameter w_busy5 bound to: 9'b000110001 
	Parameter st_IODIRB1 bound to: 9'b000110010 
	Parameter st_IODIRB2 bound to: 9'b000110011 
	Parameter st_IODIRB bound to: 9'b000110100 
	Parameter w_busy3 bound to: 9'b000110101 
	Parameter w_busy4 bound to: 9'b000110110 
	Parameter w_busy7 bound to: 9'b000110111 
	Parameter st_GPIOB2 bound to: 9'b000111000 
	Parameter st_GPIOB1 bound to: 9'b000111001 
	Parameter w_busy8 bound to: 9'b000111010 
	Parameter w_busy6 bound to: 9'b000111011 
	Parameter st_GPIOB0 bound to: 9'b000111100 
	Parameter st_GPPUA bound to: 9'b000111101 
	Parameter w_busy11 bound to: 9'b000111110 
	Parameter w_busy9 bound to: 9'b000111111 
	Parameter st_GPPUA2 bound to: 9'b001000000 
	Parameter st_GPPUA1 bound to: 9'b001000001 
	Parameter w_busy10 bound to: 9'b001000010 
	Parameter st_GPPUB1 bound to: 9'b001000011 
	Parameter w_busy13 bound to: 9'b001000100 
	Parameter w_busy12 bound to: 9'b001000101 
	Parameter st_GPPUB2 bound to: 9'b001000110 
	Parameter w_busy14 bound to: 9'b001000111 
	Parameter st_GPPUB bound to: 9'b001001000 
	Parameter CS_high0 bound to: 9'b001001001 
	Parameter CS_high1 bound to: 9'b001001010 
	Parameter CS_high2 bound to: 9'b001001011 
	Parameter CS_high3 bound to: 9'b001001100 
	Parameter CS_high4 bound to: 9'b001001101 
	Parameter CS_high5 bound to: 9'b001001110 
	Parameter w_busy26 bound to: 9'b001001111 
	Parameter w_busy27 bound to: 9'b001010000 
	Parameter w_busy28 bound to: 9'b001010001 
	Parameter w_busy29 bound to: 9'b001010010 
	Parameter w_busy30 bound to: 9'b001010011 
	Parameter w_busy31 bound to: 9'b001010100 
	Parameter ST_Init_0 bound to: 9'b001010101 
	Parameter ST_wait_0 bound to: 9'b001010110 
	Parameter ST_Init_1 bound to: 9'b001010111 
	Parameter ST_wait_1 bound to: 9'b001011000 
	Parameter ST_Init_incr bound to: 9'b001011001 
	Parameter st_Init_2 bound to: 9'b001011010 
	Parameter ST_wait_15 bound to: 9'b001011011 
	Parameter ST_Rest_sw bound to: 9'b001011100 
	Parameter ST_Rest_RS_3 bound to: 9'b001011101 
	Parameter St_wait1 bound to: 9'b001011110 
	Parameter St_wait6 bound to: 9'b001011111 
	Parameter St_wait7 bound to: 9'b001100000 
	Parameter St_Reset_Rs_sw bound to: 9'b001100001 
	Parameter St_wait17 bound to: 9'b001100010 
	Parameter St_wait18 bound to: 9'b001100011 
	Parameter St_wait19 bound to: 9'b001100100 
	Parameter St_wait20 bound to: 9'b001100101 
	Parameter St_wait32 bound to: 9'b001100110 
	Parameter St_wait33 bound to: 9'b001100111 
	Parameter St_wait34 bound to: 9'b001101000 
	Parameter ST_Config5 bound to: 9'b001101001 
	Parameter ST_Config6 bound to: 9'b001101010 
	Parameter St_wait35 bound to: 9'b001101011 
	Parameter ST_Config7 bound to: 9'b001101100 
	Parameter St_wait36 bound to: 9'b001101101 
	Parameter ST_Config8 bound to: 9'b001101110 
	Parameter St_wait37 bound to: 9'b001101111 
	Parameter ST_Config9 bound to: 9'b001110000 
	Parameter St_wait38 bound to: 9'b001110001 
	Parameter ST_Config10 bound to: 9'b001110010 
	Parameter St_wait39 bound to: 9'b001110011 
	Parameter St_wait40 bound to: 9'b001110100 
	Parameter ST_Config11 bound to: 9'b001110101 
	Parameter St_wait41 bound to: 9'b001110110 
	Parameter ST_Config12 bound to: 9'b001110111 
	Parameter St_wait42 bound to: 9'b001111000 
	Parameter ST_Config13 bound to: 9'b001111001 
	Parameter St_wait43 bound to: 9'b001111010 
	Parameter St_wait44 bound to: 9'b001111011 
	Parameter ST_Config14 bound to: 9'b001111100 
	Parameter St_wait45 bound to: 9'b001111101 
	Parameter ST_Config15 bound to: 9'b001111110 
	Parameter St_wait46 bound to: 9'b001111111 
	Parameter ST_Config16 bound to: 9'b010000000 
	Parameter St_wait47 bound to: 9'b010000001 
	Parameter St_wait25 bound to: 9'b010000010 
	Parameter St_wait26 bound to: 9'b010000011 
	Parameter St_wait27 bound to: 9'b010000100 
	Parameter St_wait28 bound to: 9'b010000101 
	Parameter St_wait29 bound to: 9'b010000110 
	Parameter St_wait30 bound to: 9'b010000111 
	Parameter St_wait31 bound to: 9'b010001000 
	Parameter ST_Config17 bound to: 9'b010001001 
	Parameter St_wait48 bound to: 9'b010001010 
	Parameter ST_Config18 bound to: 9'b010001011 
	Parameter St_wait49 bound to: 9'b010001100 
	Parameter St_wait50 bound to: 9'b010001101 
	Parameter St_wait51 bound to: 9'b010001110 
	Parameter ST_Config19 bound to: 9'b010001111 
	Parameter St_wait52 bound to: 9'b010010000 
	Parameter ST_Config20 bound to: 9'b010010001 
	Parameter St_wait53 bound to: 9'b010010010 
	Parameter St_wait54 bound to: 9'b010010011 
	Parameter ST_Config21 bound to: 9'b010010100 
	Parameter St_wait55 bound to: 9'b010010101 
	Parameter ST_Config22 bound to: 9'b010010110 
	Parameter St_wait56 bound to: 9'b010010111 
	Parameter St_wait57 bound to: 9'b010011000 
	Parameter ST_Config23 bound to: 9'b010011001 
	Parameter St_wait58 bound to: 9'b010011010 
	Parameter ST_Config24 bound to: 9'b010011011 
	Parameter St_wait59 bound to: 9'b010011100 
	Parameter Break_Loop bound to: 9'b010011101 
	Parameter ST_CountRst bound to: 9'b010011110 
	Parameter ST_Start_Cnt bound to: 9'b010011111 
	Parameter CS_high16 bound to: 9'b010100000 
	Parameter w_busy43 bound to: 9'b010100001 
	Parameter st_GPIOA15 bound to: 9'b010100010 
	Parameter st_GPIOA16 bound to: 9'b010100011 
	Parameter st_GPIOA17 bound to: 9'b010100100 
	Parameter w_busy40 bound to: 9'b010100101 
	Parameter w_busy41 bound to: 9'b010100110 
	Parameter w_busy42 bound to: 9'b010100111 
	Parameter st_GPIOA12 bound to: 9'b010101000 
	Parameter st_GPIOA13 bound to: 9'b010101001 
	Parameter st_GPIOA14 bound to: 9'b010101010 
	Parameter w_busy18 bound to: 9'b010101011 
	Parameter w_busy19 bound to: 9'b010101100 
	Parameter w_busy20 bound to: 9'b010101101 
	Parameter st_GPIOA18 bound to: 9'b010101110 
	Parameter st_GPIOA19 bound to: 9'b010101111 
	Parameter st_GPIOA20 bound to: 9'b010110000 
	Parameter w_busy45 bound to: 9'b010110001 
	Parameter w_busy46 bound to: 9'b010110010 
	Parameter w_busy47 bound to: 9'b010110011 
	Parameter CS_high11 bound to: 9'b010110100 
	Parameter w_busy49 bound to: 9'b010110101 
	Parameter CS_high18 bound to: 9'b010110110 
	Parameter w_busy53 bound to: 9'b010110111 
	Parameter st_GPIOA21 bound to: 9'b010111000 
	Parameter st_GPIOA22 bound to: 9'b010111001 
	Parameter st_GPIOA23 bound to: 9'b010111010 
	Parameter w_busy21 bound to: 9'b010111011 
	Parameter w_busy22 bound to: 9'b010111100 
	Parameter w_busy23 bound to: 9'b010111101 
	Parameter st_GPIOA24 bound to: 9'b010111110 
	Parameter st_GPIOA25 bound to: 9'b010111111 
	Parameter st_GPIOA26 bound to: 9'b011000000 
	Parameter w_busy50 bound to: 9'b011000001 
	Parameter w_busy51 bound to: 9'b011000010 
	Parameter w_busy52 bound to: 9'b011000011 
	Parameter s0 bound to: 9'b011000100 
	Parameter s1 bound to: 9'b011000101 
	Parameter End_Select1 bound to: 9'b011000110 
	Parameter ST_Read_reg3 bound to: 9'b011000111 
	Parameter Start_reading bound to: 9'b011001000 
	Parameter St_wait64 bound to: 9'b011001001 
	Parameter ST_Rest_RS_16 bound to: 9'b011001010 
	Parameter s2 bound to: 9'b011001011 
	Parameter s3 bound to: 9'b011001100 
	Parameter s4 bound to: 9'b011001101 
	Parameter s5 bound to: 9'b011001110 
	Parameter s6 bound to: 9'b011001111 
	Parameter s7 bound to: 9'b011010000 
	Parameter Break_Loop1 bound to: 9'b011010001 
	Parameter St_wait66 bound to: 9'b011010010 
	Parameter St_wait67 bound to: 9'b011010011 
	Parameter St_wait2 bound to: 9'b011010100 
	Parameter End_Conf bound to: 9'b011010101 
	Parameter Offset_cal1 bound to: 9'b011010110 
	Parameter Offset__cal4 bound to: 9'b011010111 
	Parameter Offset__cal5 bound to: 9'b011011000 
	Parameter Offset__cal6 bound to: 9'b011011001 
	Parameter St_wait60 bound to: 9'b011011010 
	Parameter St_wait61 bound to: 9'b011011011 
	Parameter St_wait62 bound to: 9'b011011100 
	Parameter ST_Config25 bound to: 9'b011011101 
	Parameter ST_Config26 bound to: 9'b011011110 
	Parameter St_wait63 bound to: 9'b011011111 
	Parameter ST_Config27 bound to: 9'b011100000 
	Parameter St_wait65 bound to: 9'b011100001 
	Parameter ST_Config28 bound to: 9'b011100010 
	Parameter St_wait68 bound to: 9'b011100011 
	Parameter ST_Config29 bound to: 9'b011100100 
	Parameter St_wait69 bound to: 9'b011100101 
	Parameter ST_Config30 bound to: 9'b011100110 
	Parameter St_wait70 bound to: 9'b011100111 
	Parameter St_wait71 bound to: 9'b011101000 
	Parameter ST_Config31 bound to: 9'b011101001 
	Parameter St_wait72 bound to: 9'b011101010 
	Parameter ST_Config32 bound to: 9'b011101011 
	Parameter St_wait73 bound to: 9'b011101100 
	Parameter ST_Config33 bound to: 9'b011101101 
	Parameter St_wait74 bound to: 9'b011101110 
	Parameter St_wait75 bound to: 9'b011101111 
	Parameter ST_Config34 bound to: 9'b011110000 
	Parameter St_wait76 bound to: 9'b011110001 
	Parameter ST_Config35 bound to: 9'b011110010 
	Parameter St_wait77 bound to: 9'b011110011 
	Parameter ST_Config36 bound to: 9'b011110100 
	Parameter St_wait78 bound to: 9'b011110101 
	Parameter s8 bound to: 9'b011110110 
	Parameter s9 bound to: 9'b011110111 
	Parameter s10 bound to: 9'b011111000 
	Parameter Gain_cal4 bound to: 9'b011111001 
	Parameter Gain_cal5 bound to: 9'b011111010 
	Parameter Gain_cal6 bound to: 9'b011111011 
	Parameter Gain_cal7 bound to: 9'b011111100 
	Parameter ST_Config37 bound to: 9'b011111101 
	Parameter St_wait79 bound to: 9'b011111110 
	Parameter ST_Config38 bound to: 9'b011111111 
	Parameter St_wait80 bound to: 9'b100000000 
	Parameter St_wait81 bound to: 9'b100000001 
	Parameter St_wait82 bound to: 9'b100000010 
	Parameter ST_Config39 bound to: 9'b100000011 
	Parameter St_wait83 bound to: 9'b100000100 
	Parameter ST_Config40 bound to: 9'b100000101 
	Parameter St_wait84 bound to: 9'b100000110 
	Parameter St_wait85 bound to: 9'b100000111 
	Parameter ST_Config41 bound to: 9'b100001000 
	Parameter St_wait86 bound to: 9'b100001001 
	Parameter ST_Config42 bound to: 9'b100001010 
	Parameter St_wait87 bound to: 9'b100001011 
	Parameter St_wait88 bound to: 9'b100001100 
	Parameter ST_Config43 bound to: 9'b100001101 
	Parameter St_wait89 bound to: 9'b100001110 
	Parameter ST_Config44 bound to: 9'b100001111 
	Parameter St_wait90 bound to: 9'b100010000 
	Parameter s11 bound to: 9'b100010001 
	Parameter s12 bound to: 9'b100010010 
	Parameter s13 bound to: 9'b100010011 
	Parameter write_csrs8 bound to: 9'b100010100 
	Parameter write_csrs9 bound to: 9'b100010101 
	Parameter write_csrs10 bound to: 9'b100010110 
	Parameter write_csrs11 bound to: 9'b100010111 
	Parameter write_csrs3 bound to: 9'b100011000 
	Parameter write_csrs12 bound to: 9'b100011001 
	Parameter write_csrs13 bound to: 9'b100011010 
	Parameter St_wait91 bound to: 9'b100011011 
	Parameter St_wait92 bound to: 9'b100011100 
	Parameter St_wait93 bound to: 9'b100011101 
	Parameter St_wait94 bound to: 9'b100011110 
	Parameter St_wait95 bound to: 9'b100011111 
	Parameter St_wait96 bound to: 9'b100100000 
	Parameter St_wait97 bound to: 9'b100100001 
	Parameter ST_Config45 bound to: 9'b100100010 
	Parameter ST_Config46 bound to: 9'b100100011 
	Parameter ST_Config47 bound to: 9'b100100100 
	Parameter ST_Config48 bound to: 9'b100100101 
	Parameter St_wait21 bound to: 9'b100100110 
	Parameter St_wait22 bound to: 9'b100100111 
	Parameter St_wait23 bound to: 9'b100101000 
	Parameter St_wait24 bound to: 9'b100101001 
	Parameter ST_Rest_3 bound to: 9'b100101010 
	Parameter ST_Rest_6 bound to: 9'b100101011 
	Parameter St_wait3 bound to: 9'b100101100 
	Parameter ST_Rest_RS_4 bound to: 9'b100101101 
	Parameter ST_Rest_RS_5 bound to: 9'b100101110 
	Parameter ST_Rest_sw1 bound to: 9'b100101111 
	Parameter ST_Rest_RS_6 bound to: 9'b100110000 
	Parameter St_wait4 bound to: 9'b100110001 
	Parameter St_wait9 bound to: 9'b100110010 
	Parameter St_Reset_Rs_sw1 bound to: 9'b100110011 
	Parameter St_wait5 bound to: 9'b100110100 
	Parameter ST_Init_2 bound to: 9'b100110101 
	Parameter ST_wait_2 bound to: 9'b100110110 
	Parameter ST_Init_3 bound to: 9'b100110111 
	Parameter ST_wait_3 bound to: 9'b100111000 
	Parameter ST_Init_incr1 bound to: 9'b100111001 
	Parameter st_Init_3 bound to: 9'b100111010 
	Parameter ST_wait_16 bound to: 9'b100111011 
	Parameter Done1 bound to: 9'b100111100 
	Parameter write_elink1 bound to: 9'b100111101 
	Parameter ST_Read_reg4 bound to: 9'b100111110 
	Parameter Start_reading1 bound to: 9'b100111111 
	Parameter St_wait98 bound to: 9'b101000000 
	Parameter ST_Rest_RS_17 bound to: 9'b101000001 
	Parameter Break_Loop3 bound to: 9'b101000010 
	Parameter St_wait99 bound to: 9'b101000011 
	Parameter St_wait100 bound to: 9'b101000100 
	Parameter ST_read_elink1 bound to: 9'b101000101 
	Parameter Done2 bound to: 9'b101000110 
	Parameter write_elink2 bound to: 9'b101000111 
	Parameter ST_Read_reg5 bound to: 9'b101001000 
	Parameter Start_reading2 bound to: 9'b101001001 
	Parameter St_wait101 bound to: 9'b101001010 
	Parameter ST_Rest_RS_18 bound to: 9'b101001011 
	Parameter Break_Loop4 bound to: 9'b101001100 
	Parameter St_wait102 bound to: 9'b101001101 
	Parameter St_wait103 bound to: 9'b101001110 
	Parameter Rst_cnt bound to: 9'b101001111 
	Parameter Increment_cnt bound to: 9'b101010000 
	Parameter Done3 bound to: 9'b101010001 
	Parameter write_elink3 bound to: 9'b101010010 
	Parameter ST_Read_reg6 bound to: 9'b101010011 
	Parameter Start_reading3 bound to: 9'b101010100 
	Parameter St_wait104 bound to: 9'b101010101 
	Parameter ST_Rest_RS_19 bound to: 9'b101010110 
	Parameter Break_Loop5 bound to: 9'b101010111 
	Parameter St_wait105 bound to: 9'b101011000 
	Parameter St_wait106 bound to: 9'b101011001 
	Parameter Offset_cal2 bound to: 9'b101011010 
	Parameter St_wait107 bound to: 9'b101011011 
	Parameter ST_Config49 bound to: 9'b101011100 
	Parameter St_wait110 bound to: 9'b101011101 
	Parameter ST_Config_sw bound to: 9'b101011110 
	Parameter s14 bound to: 9'b101011111 
	Parameter Offset_cal3 bound to: 9'b101100000 
	Parameter St_wait108 bound to: 9'b101100001 
	Parameter ST_Config50 bound to: 9'b101100010 
	Parameter St_wait111 bound to: 9'b101100011 
	Parameter ST_Config_sw1 bound to: 9'b101100100 
	Parameter Offset_cal4 bound to: 9'b101100101 
	Parameter St_wait109 bound to: 9'b101100110 
	Parameter ST_Config51 bound to: 9'b101100111 
	Parameter St_wait112 bound to: 9'b101101000 
	Parameter ST_Config_sw2 bound to: 9'b101101001 
	Parameter s15 bound to: 9'b101101010 
	Parameter Offset_cal5 bound to: 9'b101101011 
	Parameter St_wait113 bound to: 9'b101101100 
	Parameter ST_Config52 bound to: 9'b101101101 
	Parameter St_wait114 bound to: 9'b101101110 
	Parameter ST_Config_sw3 bound to: 9'b101101111 
	Parameter s16 bound to: 9'b101110000 
	Parameter St_wait115 bound to: 9'b101110001 
	Parameter St_wait116 bound to: 9'b101110010 
	Parameter Offset_cal6 bound to: 9'b101110011 
	Parameter ST_Config_sw4 bound to: 9'b101110100 
	Parameter ST_Config53 bound to: 9'b101110101 
	Parameter s17 bound to: 9'b101110110 
	Parameter Offset_cal7 bound to: 9'b101110111 
	Parameter St_wait117 bound to: 9'b101111000 
	Parameter ST_Config_sw5 bound to: 9'b101111001 
	Parameter ST_Config54 bound to: 9'b101111010 
	Parameter St_wait118 bound to: 9'b101111011 
	Parameter s18 bound to: 9'b101111100 
	Parameter ST_Config55 bound to: 9'b101111101 
	Parameter St_wait119 bound to: 9'b101111110 
	Parameter St_wait120 bound to: 9'b101111111 
	Parameter ST_Config_sw6 bound to: 9'b110000000 
	Parameter Offset_cal8 bound to: 9'b110000001 
	Parameter s19 bound to: 9'b110000010 
	Parameter St_wait121 bound to: 9'b110000011 
	Parameter St_wait122 bound to: 9'b110000100 
	Parameter Offset_cal9 bound to: 9'b110000101 
	Parameter ST_Config_sw7 bound to: 9'b110000110 
	Parameter ST_Config56 bound to: 9'b110000111 
	Parameter Offset_cal10 bound to: 9'b110001000 
	Parameter St_wait123 bound to: 9'b110001001 
	Parameter ST_Config57 bound to: 9'b110001010 
	Parameter ST_Config_sw8 bound to: 9'b110001011 
	Parameter St_wait124 bound to: 9'b110001100 
	Parameter s20 bound to: 9'b110001101 
	Parameter ST_Config_sw9 bound to: 9'b110001110 
	Parameter St_wait125 bound to: 9'b110001111 
	Parameter St_wait126 bound to: 9'b110010000 
	Parameter Offset_cal11 bound to: 9'b110010001 
	Parameter ST_Config58 bound to: 9'b110010010 
	Parameter s21 bound to: 9'b110010011 
	Parameter Offset_cal12 bound to: 9'b110010100 
	Parameter ST_Config_sw10 bound to: 9'b110010101 
	Parameter St_wait127 bound to: 9'b110010110 
	Parameter ST_Config59 bound to: 9'b110010111 
	Parameter St_wait128 bound to: 9'b110011000 
	Parameter s22 bound to: 9'b110011001 
	Parameter St_wait129 bound to: 9'b110011010 
	Parameter ST_Config_sw11 bound to: 9'b110011011 
	Parameter St_wait130 bound to: 9'b110011100 
	Parameter Offset_cal13 bound to: 9'b110011101 
	Parameter ST_Config60 bound to: 9'b110011110 
	Parameter s23 bound to: 9'b110011111 
	Parameter s25 bound to: 9'b110100000 
	Parameter s24 bound to: 9'b110100001 
	Parameter CS_high17 bound to: 9'b110100010 
	Parameter w_busy44 bound to: 9'b110100011 
	Parameter CS_high19 bound to: 9'b110100100 
	Parameter w_busy48 bound to: 9'b110100101 
	Parameter CS_high6 bound to: 9'b110100110 
	Parameter w_busy33 bound to: 9'b110100111 
	Parameter st_GPIOA3 bound to: 9'b110101000 
	Parameter st_GPIOA4 bound to: 9'b110101001 
	Parameter st_GPIOA5 bound to: 9'b110101010 
	Parameter w_busy24 bound to: 9'b110101011 
	Parameter w_busy25 bound to: 9'b110101100 
	Parameter w_busy32 bound to: 9'b110101101 
	Parameter Wait_Oscillator bound to: 9'b110101110 
	Parameter ST_Rest_RS_7 bound to: 9'b110101111 
INFO: [Synth 8-155] case statement is not full and has no default [/home/dcs/git/mopshub/mopshub_triplicated/triple_clock_triple_reset/tmr/spi_control_sm_fsmTMR.v:2762]
INFO: [Synth 8-155] case statement is not full and has no default [/home/dcs/git/mopshub/mopshub_triplicated/triple_clock_triple_reset/tmr/spi_control_sm_fsmTMR.v:4998]
INFO: [Synth 8-155] case statement is not full and has no default [/home/dcs/git/mopshub/mopshub_triplicated/triple_clock_triple_reset/tmr/spi_control_sm_fsmTMR.v:5328]
INFO: [Synth 8-155] case statement is not full and has no default [/home/dcs/git/mopshub/mopshub_triplicated/triple_clock_triple_reset/tmr/spi_control_sm_fsmTMR.v:5658]
WARNING: [Synth 8-689] width (8) of port connection 'statedeb' does not match port width (9) of module 'spi_control_smTMR' [/home/dcs/git/mopshub/mopshub_triplicated/triple_clock_triple_reset/tmr/spi_core_structTMR.v:124]
	Parameter CLKS_PER_HALF_BITS bound to: 2 - type: integer 
	Parameter CLKS_PER_HALF_BIT bound to: 2 - type: integer 
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
	Parameter ST_RESET bound to: 2'b00 
	Parameter ST_WAIT_0 bound to: 2'b01 
	Parameter ST_WAIT_1 bound to: 2'b10 
INFO: [Synth 8-155] case statement is not full and has no default [/home/dcs/git/mopshub/mopshub_triplicated/triple_clock_triple_reset/tmr/top_led_enable_sm_fsmTMR.v:105]
	Parameter WIDTH bound to: 22 - type: integer 
	Parameter WIDTH bound to: 22 - type: integer 
	Parameter LENGTH bound to: 3000 - type: integer 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter LENGTH bound to: 3000 - type: integer 
	Parameter LENGTH bound to: 3000 - type: integer 
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 2919.727 ; gain = 461.398 ; free physical = 7051 ; free virtual = 20825
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 2934.566 ; gain = 476.238 ; free physical = 7129 ; free virtual = 20899
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 2934.566 ; gain = 476.238 ; free physical = 7129 ; free virtual = 20899
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3034.820 ; gain = 0.000 ; free physical = 6711 ; free virtual = 20480
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
WARNING: [Netlist 29-432] The IBUFG primitive 'inst/seu_shift_combined0/clkbuf' has been retargeted to an IBUF primitive only. No BUFG will be added. If a global buffer is intended, please instantiate an available global clock primitive from the current architecture.
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.18 . Memory (MB): peak = 3492.410 ; gain = 0.000 ; free physical = 6261 ; free virtual = 20031
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IBUFG => IBUF: 1 instance 
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3572.223 ; gain = 79.812 ; free physical = 6186 ; free virtual = 19956
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:07 ; elapsed = 00:01:03 . Memory (MB): peak = 3572.223 ; gain = 1113.895 ; free physical = 6799 ; free virtual = 20570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tfbg484-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:07 ; elapsed = 00:01:03 . Memory (MB): peak = 3572.223 ; gain = 1113.895 ; free physical = 6800 ; free virtual = 20570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:07 ; elapsed = 00:01:03 . Memory (MB): peak = 3572.223 ; gain = 1113.895 ; free physical = 6797 ; free virtual = 20568
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:59 ; elapsed = 00:02:07 . Memory (MB): peak = 3572.223 ; gain = 1113.895 ; free physical = 2619 ; free virtual = 16424
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'canTMR:/canakari_main/MediumAccessControl/fsm/current_stateVoterA' (majorityVoter__parameterized1) to 'canTMR:/canakari_main/MediumAccessControl/fsm/current_stateVoterB'
INFO: [Synth 8-223] decloning instance 'canTMR:/canakari_main/MediumAccessControl/fsm/current_stateVoterA' (majorityVoter__parameterized1) to 'canTMR:/canakari_main/MediumAccessControl/fsm/current_stateVoterC'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 12    
	   2 Input   24 Bit       Adders := 1     
	   2 Input   22 Bit       Adders := 9     
	   4 Input   18 Bit       Adders := 16    
	   2 Input   10 Bit       Adders := 48    
	   2 Input    9 Bit       Adders := 162   
	   2 Input    8 Bit       Adders := 182   
	   3 Input    8 Bit       Adders := 16    
	   2 Input    7 Bit       Adders := 48    
	   2 Input    6 Bit       Adders := 2     
	   3 Input    5 Bit       Adders := 64    
	   2 Input    5 Bit       Adders := 72    
	   2 Input    4 Bit       Adders := 257   
	   2 Input    3 Bit       Adders := 133   
	   2 Input    2 Bit       Adders := 102   
+---XORs : 
	   2 Input     29 Bit         XORs := 16    
	   2 Input     11 Bit         XORs := 16    
	   2 Input      8 Bit         XORs := 16    
	   2 Input      1 Bit         XORs := 265   
+---Registers : 
	             3000 Bit    Registers := 2     
	               76 Bit    Registers := 3     
	               32 Bit    Registers := 117   
	               24 Bit    Registers := 3     
	               22 Bit    Registers := 27    
	               16 Bit    Registers := 918   
	               12 Bit    Registers := 7     
	               10 Bit    Registers := 849   
	                9 Bit    Registers := 153   
	                8 Bit    Registers := 1308  
	                7 Bit    Registers := 54    
	                6 Bit    Registers := 66    
	                5 Bit    Registers := 84    
	                4 Bit    Registers := 531   
	                3 Bit    Registers := 222   
	                2 Bit    Registers := 186   
	                1 Bit    Registers := 14334 
+---Muxes : 
	   2 Input   76 Bit        Muxes := 3     
	  29 Input   75 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 235   
	   2 Input   31 Bit        Muxes := 16    
	   2 Input   29 Bit        Muxes := 16    
	  17 Input   24 Bit        Muxes := 1     
	   2 Input   22 Bit        Muxes := 27    
	   2 Input   16 Bit        Muxes := 1241  
	   3 Input   16 Bit        Muxes := 48    
	  16 Input   16 Bit        Muxes := 16    
	   8 Input   16 Bit        Muxes := 9     
	   2 Input   15 Bit        Muxes := 16    
	  16 Input   15 Bit        Muxes := 16    
	   2 Input   12 Bit        Muxes := 48    
	   2 Input   11 Bit        Muxes := 6     
	   6 Input   11 Bit        Muxes := 3     
	   2 Input   10 Bit        Muxes := 971   
	   8 Input   10 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 367   
	   8 Input    9 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 1595  
	 131 Input    8 Bit        Muxes := 48    
	   6 Input    8 Bit        Muxes := 60    
	   5 Input    8 Bit        Muxes := 6     
	  11 Input    8 Bit        Muxes := 90    
	 402 Input    8 Bit        Muxes := 1     
	  27 Input    8 Bit        Muxes := 1     
	   8 Input    7 Bit        Muxes := 48    
	   4 Input    7 Bit        Muxes := 384   
	   3 Input    7 Bit        Muxes := 384   
	   2 Input    7 Bit        Muxes := 2057  
	   6 Input    7 Bit        Muxes := 336   
	  16 Input    7 Bit        Muxes := 48    
	   5 Input    7 Bit        Muxes := 240   
	   7 Input    7 Bit        Muxes := 49    
	  32 Input    7 Bit        Muxes := 1     
	  71 Input    7 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 967   
	   3 Input    6 Bit        Muxes := 96    
	   4 Input    6 Bit        Muxes := 48    
	   5 Input    6 Bit        Muxes := 7     
	   6 Input    6 Bit        Muxes := 1     
	   3 Input    5 Bit        Muxes := 244   
	   7 Input    5 Bit        Muxes := 48    
	   4 Input    5 Bit        Muxes := 99    
	   2 Input    5 Bit        Muxes := 348   
	   6 Input    5 Bit        Muxes := 3     
	   5 Input    5 Bit        Muxes := 1     
	  76 Input    5 Bit        Muxes := 3     
	   2 Input    4 Bit        Muxes := 989   
	   5 Input    4 Bit        Muxes := 96    
	   4 Input    4 Bit        Muxes := 96    
	   7 Input    4 Bit        Muxes := 16    
	   8 Input    4 Bit        Muxes := 16    
	   3 Input    4 Bit        Muxes := 113   
	  52 Input    4 Bit        Muxes := 1     
	 131 Input    3 Bit        Muxes := 48    
	   2 Input    3 Bit        Muxes := 668   
	   5 Input    3 Bit        Muxes := 54    
	   7 Input    3 Bit        Muxes := 32    
	  11 Input    3 Bit        Muxes := 16    
	   3 Input    3 Bit        Muxes := 32    
	  41 Input    3 Bit        Muxes := 3     
	   8 Input    3 Bit        Muxes := 6     
	  29 Input    3 Bit        Muxes := 2     
	   3 Input    2 Bit        Muxes := 204   
	 131 Input    2 Bit        Muxes := 336   
	   4 Input    2 Bit        Muxes := 48    
	  10 Input    2 Bit        Muxes := 32    
	   2 Input    2 Bit        Muxes := 86    
	   6 Input    2 Bit        Muxes := 28    
	   2 Input    1 Bit        Muxes := 17777 
	 131 Input    1 Bit        Muxes := 1056  
	   5 Input    1 Bit        Muxes := 195   
	   4 Input    1 Bit        Muxes := 139   
	  14 Input    1 Bit        Muxes := 192   
	   7 Input    1 Bit        Muxes := 28    
	  10 Input    1 Bit        Muxes := 80    
	   3 Input    1 Bit        Muxes := 63    
	   6 Input    1 Bit        Muxes := 127   
	  71 Input    1 Bit        Muxes := 5     
	  16 Input    1 Bit        Muxes := 96    
	   8 Input    1 Bit        Muxes := 4     
	  11 Input    1 Bit        Muxes := 90    
	  52 Input    1 Bit        Muxes := 12    
	  50 Input    1 Bit        Muxes := 12    
	  41 Input    1 Bit        Muxes := 3     
	   9 Input    1 Bit        Muxes := 3     
	  20 Input    1 Bit        Muxes := 17    
	  21 Input    1 Bit        Muxes := 1     
	  67 Input    1 Bit        Muxes := 14    
	  75 Input    1 Bit        Muxes := 4     
	  32 Input    1 Bit        Muxes := 17    
	  40 Input    1 Bit        Muxes := 2     
	 402 Input    1 Bit        Muxes := 11    
	  76 Input    1 Bit        Muxes := 9     
	 433 Input    1 Bit        Muxes := 4     
	  29 Input    1 Bit        Muxes := 7     
	  36 Input    1 Bit        Muxes := 15    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7129] Port tmrErr in module majorityVoter__parameterized7__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tmrErr in module majorityVoter__parameterized7__13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tmrErr in module majorityVoter__parameterized7__12 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tmrErr in module majorityVoter__parameterized7__11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tmrErr in module majorityVoter__parameterized7__10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tmrErr in module majorityVoter__parameterized7__9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reginp[15] in module prescalereg2TMR is either unconnected or has no load
WARNING: [Synth 8-7129] Port reginp[14] in module prescalereg2TMR is either unconnected or has no load
WARNING: [Synth 8-7129] Port reginp[13] in module prescalereg2TMR is either unconnected or has no load
WARNING: [Synth 8-7129] Port reginp[12] in module prescalereg2TMR is either unconnected or has no load
WARNING: [Synth 8-7129] Port reginp[11] in module prescalereg2TMR is either unconnected or has no load
WARNING: [Synth 8-7129] Port reginp[10] in module prescalereg2TMR is either unconnected or has no load
WARNING: [Synth 8-7129] Port reginp[9] in module prescalereg2TMR is either unconnected or has no load
WARNING: [Synth 8-7129] Port reginp[8] in module prescalereg2TMR is either unconnected or has no load
WARNING: [Synth 8-7129] Port tmrErr in module majorityVoter__parameterized7__6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tmrErr in module majorityVoter__parameterized7__17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tmrErr in module majorityVoter__parameterized1__6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tmrErr in module majorityVoter__parameterized1__5 is either unconnected or has no load
INFO: [Synth 8-3886] merging instance 'canakari_main/MediumAccessControl/receivecrc/genblk1[2].reg_i/edge_varB_reg' (FDR) to 'canakari_main/MediumAccessControl/receivecrc/genblk1[14].reg_i/edge_varB_reg'
INFO: [Synth 8-3886] merging instance 'canakari_main/MediumAccessControl/receivecrc/genblk1[2].reg_i/edge_varC_reg' (FDR) to 'canakari_main/MediumAccessControl/receivecrc/genblk1[14].reg_i/edge_varC_reg'
INFO: [Synth 8-3886] merging instance 'canakari_main/MediumAccessControl/receivecrc/genblk1[2].reg_i/edge_varA_reg' (FDR) to 'canakari_main/MediumAccessControl/receivecrc/genblk1[14].reg_i/edge_varA_reg'
INFO: [Synth 8-3886] merging instance 'canakari_main/MediumAccessControl/receivecrc/genblk1[12].reg_i/edge_varB_reg' (FDR) to 'canakari_main/MediumAccessControl/receivecrc/genblk1[14].reg_i/edge_varB_reg'
INFO: [Synth 8-3886] merging instance 'canakari_main/MediumAccessControl/receivecrc/genblk1[12].reg_i/edge_varC_reg' (FDR) to 'canakari_main/MediumAccessControl/receivecrc/genblk1[14].reg_i/edge_varC_reg'
INFO: [Synth 8-3886] merging instance 'canakari_main/MediumAccessControl/receivecrc/genblk1[12].reg_i/edge_varA_reg' (FDR) to 'canakari_main/MediumAccessControl/receivecrc/genblk1[14].reg_i/edge_varA_reg'
INFO: [Synth 8-3886] merging instance 'canakari_main/MediumAccessControl/receivecrc/genblk1[6].reg_i/edge_varB_reg' (FDR) to 'canakari_main/MediumAccessControl/receivecrc/genblk1[14].reg_i/edge_varB_reg'
INFO: [Synth 8-3886] merging instance 'canakari_main/MediumAccessControl/receivecrc/genblk1[6].reg_i/edge_varC_reg' (FDR) to 'canakari_main/MediumAccessControl/receivecrc/genblk1[14].reg_i/edge_varC_reg'
INFO: [Synth 8-3886] merging instance 'canakari_main/MediumAccessControl/receivecrc/genblk1[6].reg_i/edge_varA_reg' (FDR) to 'canakari_main/MediumAccessControl/receivecrc/genblk1[14].reg_i/edge_varA_reg'
INFO: [Synth 8-3886] merging instance 'canakari_main/MediumAccessControl/receivecrc/genblk1[10].reg_i/edge_varB_reg' (FDR) to 'canakari_main/MediumAccessControl/receivecrc/genblk1[14].reg_i/edge_varB_reg'
INFO: [Synth 8-3886] merging instance 'canakari_main/MediumAccessControl/receivecrc/genblk1[10].reg_i/edge_varC_reg' (FDR) to 'canakari_main/MediumAccessControl/receivecrc/genblk1[14].reg_i/edge_varC_reg'
INFO: [Synth 8-3886] merging instance 'canakari_main/MediumAccessControl/receivecrc/genblk1[10].reg_i/edge_varA_reg' (FDR) to 'canakari_main/MediumAccessControl/receivecrc/genblk1[14].reg_i/edge_varA_reg'
INFO: [Synth 8-3886] merging instance 'canakari_main/MediumAccessControl/receivecrc/genblk1[14].reg_i/edge_varA_reg' (FDR) to 'canakari_main/MediumAccessControl/receivecrc/genblk1[13].reg_i/edge_varA_reg'
INFO: [Synth 8-3886] merging instance 'canakari_main/MediumAccessControl/receivecrc/genblk1[14].reg_i/edge_varC_reg' (FDR) to 'canakari_main/MediumAccessControl/receivecrc/genblk1[13].reg_i/edge_varC_reg'
INFO: [Synth 8-3886] merging instance 'canakari_main/MediumAccessControl/receivecrc/genblk1[14].reg_i/edge_varB_reg' (FDR) to 'canakari_main/MediumAccessControl/receivecrc/genblk1[13].reg_i/edge_varB_reg'
INFO: [Synth 8-3886] merging instance 'canakari_main/MediumAccessControl/receivecrc/genblk1[3].reg_i/edge_varB_reg' (FDR) to 'canakari_main/MediumAccessControl/receivecrc/genblk1[13].reg_i/edge_varB_reg'
INFO: [Synth 8-3886] merging instance 'canakari_main/MediumAccessControl/receivecrc/genblk1[3].reg_i/edge_varC_reg' (FDR) to 'canakari_main/MediumAccessControl/receivecrc/genblk1[13].reg_i/edge_varC_reg'
INFO: [Synth 8-3886] merging instance 'canakari_main/MediumAccessControl/receivecrc/genblk1[3].reg_i/edge_varA_reg' (FDR) to 'canakari_main/MediumAccessControl/receivecrc/genblk1[13].reg_i/edge_varA_reg'
INFO: [Synth 8-3886] merging instance 'canakari_main/MediumAccessControl/receivecrc/genblk1[1].reg_i/edge_varB_reg' (FDR) to 'canakari_main/MediumAccessControl/receivecrc/genblk1[13].reg_i/edge_varB_reg'
INFO: [Synth 8-3886] merging instance 'canakari_main/MediumAccessControl/receivecrc/genblk1[1].reg_i/edge_varC_reg' (FDR) to 'canakari_main/MediumAccessControl/receivecrc/genblk1[13].reg_i/edge_varC_reg'
INFO: [Synth 8-3886] merging instance 'canakari_main/MediumAccessControl/receivecrc/genblk1[1].reg_i/edge_varA_reg' (FDR) to 'canakari_main/MediumAccessControl/receivecrc/genblk1[13].reg_i/edge_varA_reg'
INFO: [Synth 8-3886] merging instance 'canakari_main/MediumAccessControl/receivecrc/genblk1[8].reg_i/edge_varB_reg' (FDR) to 'canakari_main/MediumAccessControl/receivecrc/genblk1[13].reg_i/edge_varB_reg'
INFO: [Synth 8-3886] merging instance 'canakari_main/MediumAccessControl/receivecrc/genblk1[8].reg_i/edge_varC_reg' (FDR) to 'canakari_main/MediumAccessControl/receivecrc/genblk1[13].reg_i/edge_varC_reg'
INFO: [Synth 8-3886] merging instance 'canakari_main/MediumAccessControl/receivecrc/genblk1[8].reg_i/edge_varA_reg' (FDR) to 'canakari_main/MediumAccessControl/receivecrc/genblk1[13].reg_i/edge_varA_reg'
INFO: [Synth 8-3886] merging instance 'canakari_main/MediumAccessControl/receivecrc/genblk1[11].reg_i/edge_varB_reg' (FDR) to 'canakari_main/MediumAccessControl/receivecrc/genblk1[13].reg_i/edge_varB_reg'
INFO: [Synth 8-3886] merging instance 'canakari_main/MediumAccessControl/receivecrc/genblk1[11].reg_i/edge_varC_reg' (FDR) to 'canakari_main/MediumAccessControl/receivecrc/genblk1[13].reg_i/edge_varC_reg'
INFO: [Synth 8-3886] merging instance 'canakari_main/MediumAccessControl/receivecrc/genblk1[11].reg_i/edge_varA_reg' (FDR) to 'canakari_main/MediumAccessControl/receivecrc/genblk1[13].reg_i/edge_varA_reg'
INFO: [Synth 8-3886] merging instance 'canakari_main/MediumAccessControl/receivecrc/genblk1[13].reg_i/edge_varB_reg' (FDR) to 'canakari_main/MediumAccessControl/receivecrc/genblk1[9].reg_i/edge_varB_reg'
INFO: [Synth 8-3886] merging instance 'canakari_main/MediumAccessControl/receivecrc/genblk1[13].reg_i/edge_varC_reg' (FDR) to 'canakari_main/MediumAccessControl/receivecrc/genblk1[9].reg_i/edge_varC_reg'
INFO: [Synth 8-3886] merging instance 'canakari_main/MediumAccessControl/receivecrc/genblk1[13].reg_i/edge_varA_reg' (FDR) to 'canakari_main/MediumAccessControl/receivecrc/genblk1[9].reg_i/edge_varA_reg'
INFO: [Synth 8-3886] merging instance 'canakari_main/MediumAccessControl/receivecrc/genblk1[5].reg_i/edge_varB_reg' (FDR) to 'canakari_main/MediumAccessControl/receivecrc/genblk1[9].reg_i/edge_varB_reg'
INFO: [Synth 8-3886] merging instance 'canakari_main/MediumAccessControl/receivecrc/genblk1[5].reg_i/edge_varC_reg' (FDR) to 'canakari_main/MediumAccessControl/receivecrc/genblk1[9].reg_i/edge_varC_reg'
INFO: [Synth 8-3886] merging instance 'canakari_main/MediumAccessControl/receivecrc/genblk1[5].reg_i/edge_varA_reg' (FDR) to 'canakari_main/MediumAccessControl/receivecrc/genblk1[9].reg_i/edge_varA_reg'
INFO: [Synth 8-3886] merging instance 'canakari_main/MediumAccessControl/receivecrc/genblk1[7].reg_i/edge_varB_reg' (FDR) to 'canakari_main/MediumAccessControl/receivecrc/genblk1[9].reg_i/edge_varB_reg'
INFO: [Synth 8-3886] merging instance 'canakari_main/MediumAccessControl/receivecrc/genblk1[7].reg_i/edge_varC_reg' (FDR) to 'canakari_main/MediumAccessControl/receivecrc/genblk1[9].reg_i/edge_varC_reg'
INFO: [Synth 8-3886] merging instance 'canakari_main/MediumAccessControl/receivecrc/genblk1[7].reg_i/edge_varA_reg' (FDR) to 'canakari_main/MediumAccessControl/receivecrc/genblk1[9].reg_i/edge_varA_reg'
INFO: [Synth 8-3886] merging instance 'canakari_main/MediumAccessControl/receivecrc/genblk1[4].reg_i/edge_varB_reg' (FDR) to 'canakari_main/MediumAccessControl/receivecrc/genblk1[9].reg_i/edge_varB_reg'
INFO: [Synth 8-3886] merging instance 'canakari_main/MediumAccessControl/receivecrc/genblk1[4].reg_i/edge_varC_reg' (FDR) to 'canakari_main/MediumAccessControl/receivecrc/genblk1[9].reg_i/edge_varC_reg'
INFO: [Synth 8-3886] merging instance 'canakari_main/MediumAccessControl/receivecrc/genblk1[4].reg_i/edge_varA_reg' (FDR) to 'canakari_main/MediumAccessControl/receivecrc/genblk1[9].reg_i/edge_varA_reg'
WARNING: [Synth 8-7129] Port tmrErr in module majorityVoter__parameterized9__35 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tmrErr in module majorityVoter__parameterized9__34 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tmrErr in module majorityVoter__parameterized9__33 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tmrErr in module majorityVoter__parameterized9__32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tmrErr in module majorityVoter__parameterized9__31 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tmrErr in module majorityVoter__parameterized9__30 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tmrErr in module majorityVoter__parameterized9__29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tmrErr in module majorityVoter__parameterized9__28 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tmrErr in module majorityVoter__parameterized9__27 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tmrErr in module majorityVoter__parameterized9__26 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tmrErr in module majorityVoter__parameterized9__25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tmrErr in module majorityVoter__parameterized9__24 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tmrErr in module majorityVoter__parameterized9__23 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tmrErr in module majorityVoter__parameterized9__22 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tmrErr in module majorityVoter__parameterized9__21 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tmrErr in module majorityVoter__parameterized9__20 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tmrErr in module majorityVoter__parameterized9__19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tmrErr in module majorityVoter__parameterized9__18 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tmrErr in module majorityVoter__parameterized9__17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tmrErr in module majorityVoter__parameterized9__16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tmrErr in module majorityVoter__parameterized9__15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tmrErr in module majorityVoter__parameterized9__14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tmrErr in module majorityVoter__parameterized9__13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tmrErr in module majorityVoter__parameterized9__12 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tmrErr in module majorityVoter__parameterized9__11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tmrErr in module majorityVoter__parameterized9__10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tmrErr in module majorityVoter__parameterized9__9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tmrErr in module majorityVoter__parameterized9__8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tmrErr in module majorityVoter__parameterized9__7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tmrErr in module majorityVoter__parameterized9__6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tmrErr in module majorityVoter__parameterized9__5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tmrErr in module majorityVoter__parameterized9__4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tmrErr in module majorityVoter__parameterized9__3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tmrErr in module majorityVoter__parameterized0__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tmrErr in module majorityVoter__parameterized9__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rstA in module dec1_1_32bitTMR is either unconnected or has no load
WARNING: [Synth 8-7129] Port rstB in module dec1_1_32bitTMR is either unconnected or has no load
WARNING: [Synth 8-7129] Port rstC in module dec1_1_32bitTMR is either unconnected or has no load
INFO: [Synth 8-3886] merging instance 'node_rec_mux_160/dec16_1_16bit_irq/output_bus_regB_reg[30]' (FDR) to 'node_rec_mux_160/dec16_1_16bit_irq/output_bus_regB_reg[31]'
INFO: [Synth 8-3886] merging instance 'node_rec_mux_160/dec16_1_16bit_irq/output_bus_regA_reg[30]' (FDR) to 'node_rec_mux_160/dec16_1_16bit_irq/output_bus_regA_reg[16]'
INFO: [Synth 8-3886] merging instance 'node_rec_mux_160/dec16_1_16bit_irq/output_bus_regC_reg[30]' (FDR) to 'node_rec_mux_160/dec16_1_16bit_irq/output_bus_regC_reg[31]'
INFO: [Synth 8-3886] merging instance 'node_rec_mux_160/dec16_1_16bit_irq/output_bus_regB_reg[31]' (FDR) to 'node_rec_mux_160/dec16_1_16bit_irq/output_bus_regB_reg[29]'
INFO: [Synth 8-3886] merging instance 'node_rec_mux_160/dec16_1_16bit_irq/output_bus_regA_reg[31]' (FDR) to 'node_rec_mux_160/dec16_1_16bit_irq/output_bus_regA_reg[16]'
INFO: [Synth 8-3886] merging instance 'node_rec_mux_160/dec16_1_16bit_irq/output_bus_regC_reg[31]' (FDR) to 'node_rec_mux_160/dec16_1_16bit_irq/output_bus_regC_reg[29]'
INFO: [Synth 8-3886] merging instance 'node_rec_mux_160/dec16_1_16bit_irq/output_bus_regB_reg[29]' (FDR) to 'node_rec_mux_160/dec16_1_16bit_irq/output_bus_regB_reg[28]'
INFO: [Synth 8-3886] merging instance 'node_rec_mux_160/dec16_1_16bit_irq/output_bus_regA_reg[29]' (FDR) to 'node_rec_mux_160/dec16_1_16bit_irq/output_bus_regA_reg[16]'
INFO: [Synth 8-3886] merging instance 'node_rec_mux_160/dec16_1_16bit_irq/output_bus_regC_reg[29]' (FDR) to 'node_rec_mux_160/dec16_1_16bit_irq/output_bus_regC_reg[28]'
INFO: [Synth 8-3886] merging instance 'node_rec_mux_160/dec16_1_16bit_irq/output_bus_regB_reg[28]' (FDR) to 'node_rec_mux_160/dec16_1_16bit_irq/output_bus_regB_reg[27]'
INFO: [Synth 8-3886] merging instance 'node_rec_mux_160/dec16_1_16bit_irq/output_bus_regA_reg[28]' (FDR) to 'node_rec_mux_160/dec16_1_16bit_irq/output_bus_regA_reg[16]'
INFO: [Synth 8-3886] merging instance 'node_rec_mux_160/dec16_1_16bit_irq/output_bus_regC_reg[28]' (FDR) to 'node_rec_mux_160/dec16_1_16bit_irq/output_bus_regC_reg[27]'
INFO: [Synth 8-3886] merging instance 'node_rec_mux_160/dec16_1_16bit_irq/output_bus_regB_reg[27]' (FDR) to 'node_rec_mux_160/dec16_1_16bit_irq/output_bus_regB_reg[26]'
INFO: [Synth 8-3886] merging instance 'node_rec_mux_160/dec16_1_16bit_irq/output_bus_regA_reg[27]' (FDR) to 'node_rec_mux_160/dec16_1_16bit_irq/output_bus_regA_reg[16]'
INFO: [Synth 8-3886] merging instance 'node_rec_mux_160/dec16_1_16bit_irq/output_bus_regC_reg[27]' (FDR) to 'node_rec_mux_160/dec16_1_16bit_irq/output_bus_regC_reg[26]'
INFO: [Synth 8-3886] merging instance 'node_rec_mux_160/dec16_1_16bit_irq/output_bus_regB_reg[26]' (FDR) to 'node_rec_mux_160/dec16_1_16bit_irq/output_bus_regB_reg[25]'
INFO: [Synth 8-3886] merging instance 'node_rec_mux_160/dec16_1_16bit_irq/output_bus_regA_reg[26]' (FDR) to 'node_rec_mux_160/dec16_1_16bit_irq/output_bus_regA_reg[16]'
INFO: [Synth 8-3886] merging instance 'node_rec_mux_160/dec16_1_16bit_irq/output_bus_regC_reg[26]' (FDR) to 'node_rec_mux_160/dec16_1_16bit_irq/output_bus_regC_reg[25]'
INFO: [Synth 8-3886] merging instance 'node_rec_mux_160/dec16_1_16bit_irq/output_bus_regB_reg[25]' (FDR) to 'node_rec_mux_160/dec16_1_16bit_irq/output_bus_regB_reg[24]'
INFO: [Synth 8-3886] merging instance 'node_rec_mux_160/dec16_1_16bit_irq/output_bus_regA_reg[25]' (FDR) to 'node_rec_mux_160/dec16_1_16bit_irq/output_bus_regA_reg[16]'
INFO: [Synth 8-3886] merging instance 'node_rec_mux_160/dec16_1_16bit_irq/output_bus_regC_reg[25]' (FDR) to 'node_rec_mux_160/dec16_1_16bit_irq/output_bus_regC_reg[24]'
INFO: [Synth 8-3886] merging instance 'node_rec_mux_160/dec16_1_16bit_irq/output_bus_regB_reg[24]' (FDR) to 'node_rec_mux_160/dec16_1_16bit_irq/output_bus_regB_reg[23]'
INFO: [Synth 8-3886] merging instance 'node_rec_mux_160/dec16_1_16bit_irq/output_bus_regA_reg[24]' (FDR) to 'node_rec_mux_160/dec16_1_16bit_irq/output_bus_regA_reg[16]'
INFO: [Synth 8-3886] merging instance 'node_rec_mux_160/dec16_1_16bit_irq/output_bus_regC_reg[24]' (FDR) to 'node_rec_mux_160/dec16_1_16bit_irq/output_bus_regC_reg[23]'
INFO: [Synth 8-3886] merging instance 'node_rec_mux_160/dec16_1_16bit_irq/output_bus_regB_reg[23]' (FDR) to 'node_rec_mux_160/dec16_1_16bit_irq/output_bus_regB_reg[22]'
INFO: [Synth 8-3886] merging instance 'node_rec_mux_160/dec16_1_16bit_irq/output_bus_regA_reg[23]' (FDR) to 'node_rec_mux_160/dec16_1_16bit_irq/output_bus_regA_reg[16]'
INFO: [Synth 8-3886] merging instance 'node_rec_mux_160/dec16_1_16bit_irq/output_bus_regC_reg[23]' (FDR) to 'node_rec_mux_160/dec16_1_16bit_irq/output_bus_regC_reg[22]'
INFO: [Synth 8-3886] merging instance 'node_rec_mux_160/dec16_1_16bit_irq/output_bus_regB_reg[22]' (FDR) to 'node_rec_mux_160/dec16_1_16bit_irq/output_bus_regB_reg[21]'
INFO: [Synth 8-3886] merging instance 'node_rec_mux_160/dec16_1_16bit_irq/output_bus_regA_reg[22]' (FDR) to 'node_rec_mux_160/dec16_1_16bit_irq/output_bus_regA_reg[16]'
INFO: [Synth 8-3886] merging instance 'node_rec_mux_160/dec16_1_16bit_irq/output_bus_regC_reg[22]' (FDR) to 'node_rec_mux_160/dec16_1_16bit_irq/output_bus_regC_reg[21]'
INFO: [Synth 8-3886] merging instance 'node_rec_mux_160/dec16_1_16bit_irq/output_bus_regB_reg[21]' (FDR) to 'node_rec_mux_160/dec16_1_16bit_irq/output_bus_regB_reg[20]'
INFO: [Synth 8-3886] merging instance 'node_rec_mux_160/dec16_1_16bit_irq/output_bus_regA_reg[21]' (FDR) to 'node_rec_mux_160/dec16_1_16bit_irq/output_bus_regA_reg[16]'
INFO: [Synth 8-3886] merging instance 'node_rec_mux_160/dec16_1_16bit_irq/output_bus_regC_reg[21]' (FDR) to 'node_rec_mux_160/dec16_1_16bit_irq/output_bus_regC_reg[20]'
INFO: [Synth 8-3886] merging instance 'node_rec_mux_160/dec16_1_16bit_irq/output_bus_regB_reg[20]' (FDR) to 'node_rec_mux_160/dec16_1_16bit_irq/output_bus_regB_reg[19]'
INFO: [Synth 8-3886] merging instance 'node_rec_mux_160/dec16_1_16bit_irq/output_bus_regA_reg[20]' (FDR) to 'node_rec_mux_160/dec16_1_16bit_irq/output_bus_regA_reg[16]'
INFO: [Synth 8-3886] merging instance 'node_rec_mux_160/dec16_1_16bit_irq/output_bus_regC_reg[20]' (FDR) to 'node_rec_mux_160/dec16_1_16bit_irq/output_bus_regC_reg[19]'
INFO: [Synth 8-3886] merging instance 'node_rec_mux_160/dec16_1_16bit_irq/output_bus_regB_reg[19]' (FDR) to 'node_rec_mux_160/dec16_1_16bit_irq/output_bus_regB_reg[18]'
INFO: [Synth 8-3886] merging instance 'node_rec_mux_160/dec16_1_16bit_irq/output_bus_regA_reg[19]' (FDR) to 'node_rec_mux_160/dec16_1_16bit_irq/output_bus_regA_reg[16]'
INFO: [Synth 8-3886] merging instance 'node_rec_mux_160/dec16_1_16bit_irq/output_bus_regC_reg[19]' (FDR) to 'node_rec_mux_160/dec16_1_16bit_irq/output_bus_regC_reg[18]'
INFO: [Synth 8-3886] merging instance 'node_rec_mux_160/dec16_1_16bit_irq/output_bus_regB_reg[18]' (FDR) to 'node_rec_mux_160/dec16_1_16bit_irq/output_bus_regB_reg[17]'
INFO: [Synth 8-3886] merging instance 'node_rec_mux_160/dec16_1_16bit_irq/output_bus_regA_reg[18]' (FDR) to 'node_rec_mux_160/dec16_1_16bit_irq/output_bus_regA_reg[16]'
INFO: [Synth 8-3886] merging instance 'node_rec_mux_160/dec16_1_16bit_irq/output_bus_regC_reg[18]' (FDR) to 'node_rec_mux_160/dec16_1_16bit_irq/output_bus_regC_reg[17]'
INFO: [Synth 8-3886] merging instance 'node_rec_mux_160/dec16_1_16bit_irq/output_bus_regB_reg[17]' (FDR) to 'node_rec_mux_160/dec16_1_16bit_irq/output_bus_regB_reg[16]'
INFO: [Synth 8-3886] merging instance 'node_rec_mux_160/dec16_1_16bit_irq/output_bus_regA_reg[17]' (FDR) to 'node_rec_mux_160/dec16_1_16bit_irq/output_bus_regA_reg[16]'
INFO: [Synth 8-3886] merging instance 'node_rec_mux_160/dec16_1_16bit_irq/output_bus_regC_reg[17]' (FDR) to 'node_rec_mux_160/dec16_1_16bit_irq/output_bus_regC_reg[16]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (node_rec_mux_160/dec16_1_16bit_irq/\output_bus_regB_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (node_rec_mux_160/dec16_1_16bit_irq/\output_bus_regA_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (node_rec_mux_160/dec16_1_16bit_irq/\output_bus_regC_reg[16] )
WARNING: [Synth 8-7129] Port tmrErr in module majorityVoter__parameterized1__108 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tmrErr in module majorityVoter__parameterized1__107 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tmrErr in module majorityVoter__parameterized1__106 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tmrErr in module majorityVoter__parameterized1__105 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tmrErr in module majorityVoter__parameterized1__104 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tmrErr in module majorityVoter__parameterized1__103 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tmrErr in module majorityVoter__parameterized1__102 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tmrErr in module majorityVoter__parameterized1__101 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tmrErr in module majorityVoter__parameterized1__100 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tmrErr in module majorityVoter__parameterized1__99 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tmrErr in module majorityVoter__parameterized1__98 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tmrErr in module majorityVoter__parameterized1__97 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tmrErr in module majorityVoter__parameterized1__96 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tmrErr in module majorityVoter__parameterized1__95 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tmrErr in module majorityVoter__parameterized1__94 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tmrErr in module majorityVoter__parameterized1__93 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tmrErr in module majorityVoter__parameterized1__92 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tmrErr in module majorityVoter__parameterized1__91 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tmrErr in module majorityVoter__parameterized1__90 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tmrErr in module majorityVoter__parameterized1__89 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tmrErr in module majorityVoter__parameterized1__88 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tmrErr in module majorityVoter__parameterized1__87 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tmrErr in module majorityVoter__parameterized1__86 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tmrErr in module majorityVoter__parameterized1__85 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tmrErr in module majorityVoter__parameterized1__84 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tmrErr in module majorityVoter__parameterized1__83 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tmrErr in module majorityVoter__parameterized1__82 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tmrErr in module majorityVoter__parameterized1__81 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tmrErr in module majorityVoter__parameterized1__80 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tmrErr in module majorityVoter__parameterized1__79 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tmrErr in module majorityVoter__parameterized1__78 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tmrErr in module majorityVoter__parameterized1__77 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tmrErr in module majorityVoter__parameterized1__76 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tmrErr in module majorityVoter__parameterized1__75 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tmrErr in module majorityVoter__parameterized1__74 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tmrErr in module majorityVoter__parameterized1__73 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tmrErr in module majorityVoter__parameterized1__72 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tmrErr in module majorityVoter__parameterized1__71 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tmrErr in module majorityVoter__parameterized1__70 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tmrErr in module majorityVoter__parameterized1__69 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tmrErr in module majorityVoter__parameterized1__68 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tmrErr in module majorityVoter__parameterized1__67 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tmrErr in module majorityVoter__parameterized1__66 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tmrErr in module majorityVoter__parameterized1__65 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5546] ROM "can_interface0/write_can_regA" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "can_interface0/write_can_regA" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "can_interface0/write_can_regA" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "addr_write_cldA" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "can_bus_reg_cldA" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "error_count_regA" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:03:12 ; elapsed = 00:03:27 . Memory (MB): peak = 3572.223 ; gain = 1113.895 ; free physical = 1844 ; free virtual = 15793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping	Report
+--------------------------+------------------+---------------+----------------+
|Module Name               | RTL Object       | Depth x Width | Implemented As | 
+--------------------------+------------------+---------------+----------------+
|can_elink_bridge_smTMR    | read_can_mode    | 32x1          | LUT            | 
|can_interface_smTMR       | addr             | 128x5         | LUT            | 
|can_interface_smTMR       | cs_can           | 128x1         | LUT            | 
|can_interface_smTMR       | write            | 128x1         | LUT            | 
|macfsm2TMR                | transmitter_setA | 256x2         | LUT            | 
|macfsm2TMR                | transmitter_setB | 256x2         | LUT            | 
|macfsm2TMR                | transmitter_setC | 256x2         | LUT            | 
|macfsm2TMR                | receiver_setA    | 256x2         | LUT            | 
|macfsm2TMR                | receiver_setB    | 256x2         | LUT            | 
|macfsm2TMR                | receiver_setC    | 256x2         | LUT            | 
|macfsm2TMR                | actvtstfA        | 256x1         | LUT            | 
|macfsm2TMR                | actvtstfB        | 256x1         | LUT            | 
|macfsm2TMR                | actvtstfC        | 256x1         | LUT            | 
|macfsm2TMR                | setbrecA         | 256x1         | LUT            | 
|macfsm2TMR                | setbrecB         | 256x1         | LUT            | 
|macfsm2TMR                | setbrecC         | 256x1         | LUT            | 
|macfsm2TMR                | inccountA        | 256x1         | LUT            | 
|macfsm2TMR                | inccountB        | 256x1         | LUT            | 
|macfsm2TMR                | inccountC        | 256x1         | LUT            | 
|macfsm2TMR                | rescountA        | 256x1         | LUT            | 
|macfsm2TMR                | rescountB        | 256x1         | LUT            | 
|macfsm2TMR                | rescountC        | 256x1         | LUT            | 
|bus_rec_smTMR             | bus_rec_select   | 128x5         | LUT            | 
|bus_rec_smTMR             | irq_can_rec      | 128x1         | LUT            | 
|bus_rec_smTMR             | end_choose_bus   | 128x1         | LUT            | 
|elink_interface_rec_smTMR | cs_eread         | 64x1          | LUT            | 
|elink_interface_rec_smTMR | spi_tra_mode     | 64x1          | LUT            | 
|elink_interface_tra_smTMR | cs_ewrite        | 64x1          | LUT            | 
|spi_control_smTMR         | cs_m             | 512x1         | LUT            | 
|spi_control_smTMR         | transcieve_m     | 512x1         | LUT            | 
+--------------------------+------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:20 ; elapsed = 00:03:35 . Memory (MB): peak = 3572.223 ; gain = 1113.895 ; free physical = 1623 ; free virtual = 15619
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:38 ; elapsed = 00:03:53 . Memory (MB): peak = 3572.223 ; gain = 1113.895 ; free physical = 1509 ; free virtual = 15505
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:49 ; elapsed = 00:04:06 . Memory (MB): peak = 3572.223 ; gain = 1113.895 ; free physical = 1326 ; free virtual = 15327
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:04:02 ; elapsed = 00:04:19 . Memory (MB): peak = 3572.223 ; gain = 1113.895 ; free physical = 1286 ; free virtual = 15390
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:04:02 ; elapsed = 00:04:20 . Memory (MB): peak = 3572.223 ; gain = 1113.895 ; free physical = 1279 ; free virtual = 15382
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:04:08 ; elapsed = 00:04:26 . Memory (MB): peak = 3572.223 ; gain = 1113.895 ; free physical = 1315 ; free virtual = 15398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:04:09 ; elapsed = 00:04:27 . Memory (MB): peak = 3572.223 ; gain = 1113.895 ; free physical = 1322 ; free virtual = 15406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:04:13 ; elapsed = 00:04:31 . Memory (MB): peak = 3572.223 ; gain = 1113.895 ; free physical = 1248 ; free virtual = 15401
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:04:13 ; elapsed = 00:04:31 . Memory (MB): peak = 3572.223 ; gain = 1113.895 ; free physical = 1248 ; free virtual = 15402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+---------------------------------------------+------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name                                  | RTL Name                                                   | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+---------------------------------------------+------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|mopshub_board_v3TMR_mopshub_top_board_16_0_0 | inst/seu_shift_combined0/seu_shift_reg0/shiftreg_reg[2999] | 3000   | 1     | NO           | NO                 | YES               | 0      | 94      | 
+---------------------------------------------+------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |   320|
|2     |LUT1    |   221|
|3     |LUT2    |  2129|
|4     |LUT3    |  5939|
|5     |LUT4    |  3068|
|6     |LUT5    |  5677|
|7     |LUT6    | 20353|
|8     |MUXF7   |  1820|
|9     |MUXF8   |   402|
|10    |ODDR    |     1|
|11    |SRLC32E |    94|
|12    |FDCE    |   685|
|13    |FDPE    |   111|
|14    |FDRE    | 19243|
|15    |FDSE    |   175|
|16    |LDC     |    15|
|17    |IBUFG   |     1|
|18    |OBUFDS  |     1|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:04:14 ; elapsed = 00:04:31 . Memory (MB): peak = 3572.223 ; gain = 1113.895 ; free physical = 1245 ; free virtual = 15399
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 356 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:03:39 ; elapsed = 00:04:05 . Memory (MB): peak = 3572.223 ; gain = 476.238 ; free physical = 5685 ; free virtual = 19841
Synthesis Optimization Complete : Time (s): cpu = 00:04:18 ; elapsed = 00:04:35 . Memory (MB): peak = 3572.223 ; gain = 1113.895 ; free physical = 5748 ; free virtual = 19856
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.96 ; elapsed = 00:00:00.99 . Memory (MB): peak = 3572.223 ; gain = 0.000 ; free physical = 5615 ; free virtual = 19744
INFO: [Netlist 29-17] Analyzing 2560 Unisim elements for replacement
WARNING: [Netlist 29-432] The IBUFG primitive 'inst/seu_shift_combined0/clkbuf' has been retargeted to an IBUF primitive only. No BUFG will be added. If a global buffer is intended, please instantiate an available global clock primitive from the current architecture.
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 94 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3596.234 ; gain = 0.000 ; free physical = 6540 ; free virtual = 20635
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 17 instances were transformed.
  IBUFG => IBUF: 1 instance 
  LDC => LDCE: 15 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 1 instance 

INFO: [Common 17-83] Releasing license: Synthesis
350 Infos, 109 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:04:34 ; elapsed = 00:05:10 . Memory (MB): peak = 3596.234 ; gain = 1144.074 ; free physical = 6645 ; free virtual = 20741
INFO: [Common 17-1381] The checkpoint '/home/dcs/git/mopshub/Vivado/mopshub_v3TMR/mopshub_board_v3TMR/mopshub_board_v3TMR.runs/mopshub_board_v3TMR_mopshub_top_board_16_0_0_synth_1/mopshub_board_v3TMR_mopshub_top_board_16_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 3628.254 ; gain = 32.020 ; free physical = 6720 ; free virtual = 20845
write_vhdl: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3628.254 ; gain = 0.000 ; free physical = 6481 ; free virtual = 20664
INFO: [Coretcl 2-1174] Renamed 4882 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/dcs/git/mopshub/Vivado/mopshub_v3TMR/mopshub_board_v3TMR/mopshub_board_v3TMR.runs/mopshub_board_v3TMR_mopshub_top_board_16_0_0_synth_1/mopshub_board_v3TMR_mopshub_top_board_16_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 3628.254 ; gain = 0.000 ; free physical = 6196 ; free virtual = 20379
INFO: [runtcl-4] Executing : report_utilization -file mopshub_board_v3TMR_mopshub_top_board_16_0_0_utilization_synth.rpt -pb mopshub_board_v3TMR_mopshub_top_board_16_0_0_utilization_synth.pb
write_vhdl: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3628.254 ; gain = 0.000 ; free physical = 5883 ; free virtual = 20160
INFO: [Common 17-206] Exiting Vivado at Thu Jun 13 01:06:11 2024...
