{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "Aggressive Area logic area reduced timing performance " "Aggressive Area optimization mode selected -- logic area will be prioritized at the potential cost of reduced timing performance" { { "Info" "IQCU_OPT_MODE_OVERRIDE" "Perform Physical Synthesis for Combinational Logic for Fitting On " "Mode behavior is affected by advanced setting Perform Physical Synthesis for Combinational Logic for Fitting (default for this mode is On)" {  } {  } 0 16304 "Mode behavior is affected by advanced setting %1!s! (default for this mode is %2!s!)" 0 0 "Design Software" 0 -1 1576151735970 ""}  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Fitter" 0 -1 1576151735970 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1576151736017 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Cyclone5_ARANANET_MIST_AGA 5CEFA2F23I7 " "Selected device 5CEFA2F23I7 for design \"Cyclone5_ARANANET_MIST_AGA\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1576151736423 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1576151736548 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1576151736548 ""}
{ "Info" "IFITCC_FITCC_INFO_FAST_FIT_COMPILATION_ON" "" "Fitter is performing a Fast Fit compilation, which decreases Fitter effort to reduce compilation time" {  } {  } 0 171001 "Fitter is performing a Fast Fit compilation, which decreases Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1576151737954 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1576151738001 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1576151739345 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1576151740220 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1576151753126 ""}
{ "Warning" "WCCLK_MISSING_PLL_COMPENSATED_CLOCK" "FRACTIONALPLL_X0_Y1_N0 " "PLL(s) placed in location FRACTIONALPLL_X0_Y1_N0 do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" { { "Info" "ICCLK_PLL_NAME" "amiga_clk:amiga_clk\|amiga_clk_altera:amiga_clk_i\|altpll:altpll_component\|amiga_clk_altera_altpll1:auto_generated\|generic_pll1~FRACTIONAL_PLL " "PLL amiga_clk:amiga_clk\|amiga_clk_altera:amiga_clk_i\|altpll:altpll_component\|amiga_clk_altera_altpll1:auto_generated\|generic_pll1~FRACTIONAL_PLL" {  } {  } 0 177008 "PLL %1!s!" 0 0 "Design Software" 0 -1 1576151754001 ""}  } {  } 0 177007 "PLL(s) placed in location %1!s! do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" 0 0 "Fitter" 0 -1 1576151754001 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "4 s (4 global) " "Promoted 4 clocks (4 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "amiga_clk:amiga_clk\|amiga_clk_altera:amiga_clk_i\|altpll:altpll_component\|amiga_clk_altera_altpll1:auto_generated\|wire_generic_pll1_outclk~CLKENA0 1825 global CLKCTRL_G2 " "amiga_clk:amiga_clk\|amiga_clk_altera:amiga_clk_i\|altpll:altpll_component\|amiga_clk_altera_altpll1:auto_generated\|wire_generic_pll1_outclk~CLKENA0 with 1825 fanout uses global clock CLKCTRL_G2" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1576151754688 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "amiga_clk:amiga_clk\|amiga_clk_altera:amiga_clk_i\|altpll:altpll_component\|amiga_clk_altera_altpll1:auto_generated\|wire_generic_pll2_outclk~CLKENA0 7775 global CLKCTRL_G3 " "amiga_clk:amiga_clk\|amiga_clk_altera:amiga_clk_i\|altpll:altpll_component\|amiga_clk_altera_altpll1:auto_generated\|wire_generic_pll2_outclk~CLKENA0 with 7775 fanout uses global clock CLKCTRL_G3" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1576151754688 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "amiga_clk:amiga_clk\|amiga_clk_altera:amiga_clk_i\|altpll:altpll_component\|amiga_clk_altera_altpll1:auto_generated\|wire_generic_pll3_outclk~CLKENA0 1 global CLKCTRL_G5 " "amiga_clk:amiga_clk\|amiga_clk_altera:amiga_clk_i\|altpll:altpll_component\|amiga_clk_altera_altpll1:auto_generated\|wire_generic_pll3_outclk~CLKENA0 with 1 fanout uses global clock CLKCTRL_G5" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1576151754688 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "amiga_clk:amiga_clk\|amiga_clk_altera:amiga_clk_i\|altpll:altpll_component\|amiga_clk_altera_altpll1:auto_generated\|wire_generic_pll4_outclk~CLKENA0 1393 global CLKCTRL_G0 " "amiga_clk:amiga_clk\|amiga_clk_altera:amiga_clk_i\|altpll:altpll_component\|amiga_clk_altera_altpll1:auto_generated\|wire_generic_pll4_outclk~CLKENA0 with 1393 fanout uses global clock CLKCTRL_G0" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1576151754688 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1576151754688 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:01 " "Fitter periphery placement operations ending: elapsed time is 00:00:01" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1576151754688 ""}
{ "Info" "ISTA_SDC_FOUND" "Constraints.sdc " "Reading SDC File: 'Constraints.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1576151758860 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{amiga_clk\|amiga_clk_i\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|refclkin\} -divide_by 7 -multiply_by 64 -duty_cycle 50.00 -name \{amiga_clk\|amiga_clk_i\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\} \{amiga_clk\|amiga_clk_i\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{amiga_clk\|amiga_clk_i\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|refclkin\} -divide_by 7 -multiply_by 64 -duty_cycle 50.00 -name \{amiga_clk\|amiga_clk_i\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\} \{amiga_clk\|amiga_clk_i\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1576151759063 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{amiga_clk\|amiga_clk_i\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 4 -duty_cycle 50.00 -name \{amiga_clk\|amiga_clk_i\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\} \{amiga_clk\|amiga_clk_i\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{amiga_clk\|amiga_clk_i\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 4 -duty_cycle 50.00 -name \{amiga_clk\|amiga_clk_i\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\} \{amiga_clk\|amiga_clk_i\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1576151759063 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{amiga_clk\|amiga_clk_i\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 16 -duty_cycle 50.00 -name \{amiga_clk\|amiga_clk_i\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\} \{amiga_clk\|amiga_clk_i\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{amiga_clk\|amiga_clk_i\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 16 -duty_cycle 50.00 -name \{amiga_clk\|amiga_clk_i\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\} \{amiga_clk\|amiga_clk_i\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1576151759063 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{amiga_clk\|amiga_clk_i\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 4 -phase 213.78 -duty_cycle 50.00 -name \{amiga_clk\|amiga_clk_i\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\} \{amiga_clk\|amiga_clk_i\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{amiga_clk\|amiga_clk_i\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 4 -phase 213.78 -duty_cycle 50.00 -name \{amiga_clk\|amiga_clk_i\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\} \{amiga_clk\|amiga_clk_i\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1576151759063 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{amiga_clk\|amiga_clk_i\|altpll_component\|auto_generated\|generic_pll4~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 9 -duty_cycle 50.00 -name \{amiga_clk\|amiga_clk_i\|altpll_component\|auto_generated\|generic_pll4~PLL_OUTPUT_COUNTER\|divclk\} \{amiga_clk\|amiga_clk_i\|altpll_component\|auto_generated\|generic_pll4~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{amiga_clk\|amiga_clk_i\|altpll_component\|auto_generated\|generic_pll4~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 9 -duty_cycle 50.00 -name \{amiga_clk\|amiga_clk_i\|altpll_component\|auto_generated\|generic_pll4~PLL_OUTPUT_COUNTER\|divclk\} \{amiga_clk\|amiga_clk_i\|altpll_component\|auto_generated\|generic_pll4~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1576151759063 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1576151759063 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Constraints.sdc 54 amiga_clk:amiga_clk\|amiga_clk_altera:amiga_clk_i\|altpll:altpll_component\|amiga_clk_altera_altpll:auto_generated\|pll1\|clk\[2\] pin " "Ignored filter at Constraints.sdc(54): amiga_clk:amiga_clk\|amiga_clk_altera:amiga_clk_i\|altpll:altpll_component\|amiga_clk_altera_altpll:auto_generated\|pll1\|clk\[2\] could not be matched with a pin" {  } { { "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/fpga/Cyclone5/Constraints.sdc" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/fpga/Cyclone5/Constraints.sdc" 54 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1576151759063 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock Constraints.sdc 54 Argument -source is an empty collection " "Ignored create_generated_clock at Constraints.sdc(54): Argument -source is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name sd1clk_pin -source \[get_pins \{amiga_clk:amiga_clk\|amiga_clk_altera:amiga_clk_i\|altpll:altpll_component\|amiga_clk_altera_altpll:auto_generated\|pll1\|clk\[2\]\}\] \[get_ports \{SDRAM_CLK\}\] " "create_generated_clock -name sd1clk_pin -source \[get_pins \{amiga_clk:amiga_clk\|amiga_clk_altera:amiga_clk_i\|altpll:altpll_component\|amiga_clk_altera_altpll:auto_generated\|pll1\|clk\[2\]\}\] \[get_ports \{SDRAM_CLK\}\]" {  } { { "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/fpga/Cyclone5/Constraints.sdc" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/fpga/Cyclone5/Constraints.sdc" 54 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576151759063 ""}  } { { "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/fpga/Cyclone5/Constraints.sdc" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/fpga/Cyclone5/Constraints.sdc" 54 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576151759063 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Constraints.sdc 55 amiga_clk:amiga_clk\|amiga_clk_altera:amiga_clk_i\|altpll:altpll_component\|amiga_clk_altera_altpll:auto_generated\|pll1\|clk\[0\] pin " "Ignored filter at Constraints.sdc(55): amiga_clk:amiga_clk\|amiga_clk_altera:amiga_clk_i\|altpll:altpll_component\|amiga_clk_altera_altpll:auto_generated\|pll1\|clk\[0\] could not be matched with a pin" {  } { { "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/fpga/Cyclone5/Constraints.sdc" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/fpga/Cyclone5/Constraints.sdc" 55 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1576151759063 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock Constraints.sdc 55 Argument -source is an empty collection " "Ignored create_generated_clock at Constraints.sdc(55): Argument -source is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name sysclock   -source \[get_pins \{amiga_clk:amiga_clk\|amiga_clk_altera:amiga_clk_i\|altpll:altpll_component\|amiga_clk_altera_altpll:auto_generated\|pll1\|clk\[0\]\}\] " "create_generated_clock -name sysclock   -source \[get_pins \{amiga_clk:amiga_clk\|amiga_clk_altera:amiga_clk_i\|altpll:altpll_component\|amiga_clk_altera_altpll:auto_generated\|pll1\|clk\[0\]\}\]" {  } { { "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/fpga/Cyclone5/Constraints.sdc" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/fpga/Cyclone5/Constraints.sdc" 55 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576151759063 ""}  } { { "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/fpga/Cyclone5/Constraints.sdc" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/fpga/Cyclone5/Constraints.sdc" 55 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576151759063 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1576151759063 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Constraints.sdc 73 sd1clk_pin clock " "Ignored filter at Constraints.sdc(73): sd1clk_pin could not be matched with a clock" {  } { { "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/fpga/Cyclone5/Constraints.sdc" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/fpga/Cyclone5/Constraints.sdc" 73 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1576151759063 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Constraints.sdc 73 Argument -clock is not an object ID " "Ignored set_input_delay at Constraints.sdc(73): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock sd1clk_pin -max 5.8 \[get_ports SDRAM_DQ\[*\]\] " "set_input_delay -clock sd1clk_pin -max 5.8 \[get_ports SDRAM_DQ\[*\]\]" {  } { { "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/fpga/Cyclone5/Constraints.sdc" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/fpga/Cyclone5/Constraints.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576151759063 ""}  } { { "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/fpga/Cyclone5/Constraints.sdc" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/fpga/Cyclone5/Constraints.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576151759063 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Constraints.sdc 74 Argument -clock is not an object ID " "Ignored set_input_delay at Constraints.sdc(74): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock sd1clk_pin -min 3.2 \[get_ports SDRAM_DQ\[*\]\] " "set_input_delay -clock sd1clk_pin -min 3.2 \[get_ports SDRAM_DQ\[*\]\]" {  } { { "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/fpga/Cyclone5/Constraints.sdc" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/fpga/Cyclone5/Constraints.sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576151759079 ""}  } { { "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/fpga/Cyclone5/Constraints.sdc" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/fpga/Cyclone5/Constraints.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576151759079 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Constraints.sdc 76 sysclock clock " "Ignored filter at Constraints.sdc(76): sysclock could not be matched with a clock" {  } { { "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/fpga/Cyclone5/Constraints.sdc" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/fpga/Cyclone5/Constraints.sdc" 76 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1576151759079 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Constraints.sdc 76 Argument -clock is not an object ID " "Ignored set_input_delay at Constraints.sdc(76): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock sysclock -min 0.5 \[get_ports SD_MISO\] " "set_input_delay -clock sysclock -min 0.5 \[get_ports SD_MISO\]" {  } { { "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/fpga/Cyclone5/Constraints.sdc" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/fpga/Cyclone5/Constraints.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576151759079 ""}  } { { "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/fpga/Cyclone5/Constraints.sdc" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/fpga/Cyclone5/Constraints.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576151759079 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Constraints.sdc 77 Argument -clock is not an object ID " "Ignored set_input_delay at Constraints.sdc(77): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock sysclock -max 1.0 \[get_ports SD_MISO\] " "set_input_delay -clock sysclock -max 1.0 \[get_ports SD_MISO\]" {  } { { "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/fpga/Cyclone5/Constraints.sdc" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/fpga/Cyclone5/Constraints.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576151759079 ""}  } { { "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/fpga/Cyclone5/Constraints.sdc" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/fpga/Cyclone5/Constraints.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576151759079 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Constraints.sdc 83 Argument -clock is not an object ID " "Ignored set_output_delay at Constraints.sdc(83): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock sysclock -max 1.5 \[get_ports SDRAM_*\] " "set_output_delay -clock sysclock -max 1.5 \[get_ports SDRAM_*\]" {  } { { "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/fpga/Cyclone5/Constraints.sdc" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/fpga/Cyclone5/Constraints.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576151759079 ""}  } { { "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/fpga/Cyclone5/Constraints.sdc" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/fpga/Cyclone5/Constraints.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576151759079 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Constraints.sdc 84 Argument -clock is not an object ID " "Ignored set_output_delay at Constraints.sdc(84): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock sysclock -min -0.8 \[get_ports SDRAM_*\] " "set_output_delay -clock sysclock -min -0.8 \[get_ports SDRAM_*\]" {  } { { "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/fpga/Cyclone5/Constraints.sdc" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/fpga/Cyclone5/Constraints.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576151759079 ""}  } { { "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/fpga/Cyclone5/Constraints.sdc" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/fpga/Cyclone5/Constraints.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576151759079 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Constraints.sdc 85 Argument -clock is not an object ID " "Ignored set_output_delay at Constraints.sdc(85): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock sd1clk_pin -max 0.5 \[get_ports SDRAM_CLK\] " "set_output_delay -clock sd1clk_pin -max 0.5 \[get_ports SDRAM_CLK\]" {  } { { "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/fpga/Cyclone5/Constraints.sdc" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/fpga/Cyclone5/Constraints.sdc" 85 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576151759079 ""}  } { { "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/fpga/Cyclone5/Constraints.sdc" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/fpga/Cyclone5/Constraints.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576151759079 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Constraints.sdc 86 Argument -clock is not an object ID " "Ignored set_output_delay at Constraints.sdc(86): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock sd1clk_pin -min 0.5 \[get_ports SDRAM_CLK\] " "set_output_delay -clock sd1clk_pin -min 0.5 \[get_ports SDRAM_CLK\]" {  } { { "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/fpga/Cyclone5/Constraints.sdc" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/fpga/Cyclone5/Constraints.sdc" 86 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576151759079 ""}  } { { "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/fpga/Cyclone5/Constraints.sdc" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/fpga/Cyclone5/Constraints.sdc" 86 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576151759079 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Constraints.sdc 88 Argument -clock is not an object ID " "Ignored set_output_delay at Constraints.sdc(88): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock sysclock -min 0.5 \[get_ports VGA_*\] " "set_output_delay -clock sysclock -min 0.5 \[get_ports VGA_*\]" {  } { { "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/fpga/Cyclone5/Constraints.sdc" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/fpga/Cyclone5/Constraints.sdc" 88 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576151759079 ""}  } { { "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/fpga/Cyclone5/Constraints.sdc" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/fpga/Cyclone5/Constraints.sdc" 88 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576151759079 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Constraints.sdc 89 Argument -clock is not an object ID " "Ignored set_output_delay at Constraints.sdc(89): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock sysclock -max 1.0 \[get_ports VGA_*\] " "set_output_delay -clock sysclock -max 1.0 \[get_ports VGA_*\]" {  } { { "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/fpga/Cyclone5/Constraints.sdc" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/fpga/Cyclone5/Constraints.sdc" 89 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576151759079 ""}  } { { "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/fpga/Cyclone5/Constraints.sdc" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/fpga/Cyclone5/Constraints.sdc" 89 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576151759079 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Constraints.sdc 91 Argument -clock is not an object ID " "Ignored set_output_delay at Constraints.sdc(91): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock sysclock -min 0.5 \[get_ports SD_*\] " "set_output_delay -clock sysclock -min 0.5 \[get_ports SD_*\]" {  } { { "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/fpga/Cyclone5/Constraints.sdc" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/fpga/Cyclone5/Constraints.sdc" 91 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576151759079 ""}  } { { "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/fpga/Cyclone5/Constraints.sdc" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/fpga/Cyclone5/Constraints.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576151759079 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Constraints.sdc 92 Argument -clock is not an object ID " "Ignored set_output_delay at Constraints.sdc(92): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock sysclock -max 1.0 \[get_ports SD_*\] " "set_output_delay -clock sysclock -max 1.0 \[get_ports SD_*\]" {  } { { "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/fpga/Cyclone5/Constraints.sdc" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/fpga/Cyclone5/Constraints.sdc" 92 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576151759079 ""}  } { { "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/fpga/Cyclone5/Constraints.sdc" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/fpga/Cyclone5/Constraints.sdc" 92 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576151759079 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Constraints.sdc 105 btn_n_i\[*\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at Constraints.sdc(105): btn_n_i\[*\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/fpga/Cyclone5/Constraints.sdc" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/fpga/Cyclone5/Constraints.sdc" 105 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1576151759079 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Constraints.sdc 105 Argument <from> is not an object ID " "Ignored set_false_path at Constraints.sdc(105): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{btn_n_i\[*\]\} " "set_false_path -from \{btn_n_i\[*\]\}" {  } { { "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/fpga/Cyclone5/Constraints.sdc" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/fpga/Cyclone5/Constraints.sdc" 105 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576151759079 ""}  } { { "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/fpga/Cyclone5/Constraints.sdc" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/fpga/Cyclone5/Constraints.sdc" 105 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576151759079 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Constraints.sdc 107 stm_tx_i clock or keeper or register or port or pin or cell or partition " "Ignored filter at Constraints.sdc(107): stm_tx_i could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/fpga/Cyclone5/Constraints.sdc" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/fpga/Cyclone5/Constraints.sdc" 107 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1576151759079 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Constraints.sdc 107 Argument <from> is not an object ID " "Ignored set_false_path at Constraints.sdc(107): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{stm_tx_i\} " "set_false_path -from \{stm_tx_i\}" {  } { { "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/fpga/Cyclone5/Constraints.sdc" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/fpga/Cyclone5/Constraints.sdc" 107 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576151759079 ""}  } { { "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/fpga/Cyclone5/Constraints.sdc" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/fpga/Cyclone5/Constraints.sdc" 107 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576151759079 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Constraints.sdc 109 Argument <to> is not an object ID " "Ignored set_false_path at Constraints.sdc(109): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \{btn_n_i\[*\]\} " "set_false_path -to \{btn_n_i\[*\]\}" {  } { { "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/fpga/Cyclone5/Constraints.sdc" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/fpga/Cyclone5/Constraints.sdc" 109 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576151759079 ""}  } { { "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/fpga/Cyclone5/Constraints.sdc" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/fpga/Cyclone5/Constraints.sdc" 109 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576151759079 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Constraints.sdc 111 stm_rx_o clock or keeper or register or port or pin or cell or partition " "Ignored filter at Constraints.sdc(111): stm_rx_o could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/fpga/Cyclone5/Constraints.sdc" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/fpga/Cyclone5/Constraints.sdc" 111 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1576151759079 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Constraints.sdc 111 Argument <to> is not an object ID " "Ignored set_false_path at Constraints.sdc(111): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \{stm_rx_o\} " "set_false_path -to \{stm_rx_o\}" {  } { { "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/fpga/Cyclone5/Constraints.sdc" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/fpga/Cyclone5/Constraints.sdc" 111 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576151759079 ""}  } { { "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/fpga/Cyclone5/Constraints.sdc" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/fpga/Cyclone5/Constraints.sdc" 111 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576151759079 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Constraints.sdc 119 amiga_clk:amiga_clk\|amiga_clk_altera:amiga_clk_i\|altpll:altpll_component\|amiga_clk_altera_altpll:auto_generated\|pll1\|clk\[1\] clock " "Ignored filter at Constraints.sdc(119): amiga_clk:amiga_clk\|amiga_clk_altera:amiga_clk_i\|altpll:altpll_component\|amiga_clk_altera_altpll:auto_generated\|pll1\|clk\[1\] could not be matched with a clock" {  } { { "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/fpga/Cyclone5/Constraints.sdc" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/fpga/Cyclone5/Constraints.sdc" 119 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1576151759079 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path Constraints.sdc 119 Argument <from> is an empty collection " "Ignored set_multicycle_path at Constraints.sdc(119): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -from \[get_clocks \{sd1clk_pin\}\] -to \[get_clocks \{amiga_clk:amiga_clk\|amiga_clk_altera:amiga_clk_i\|altpll:altpll_component\|amiga_clk_altera_altpll:auto_generated\|pll1\|clk\[1\]\}\] -setup -end 2 " "set_multicycle_path -from \[get_clocks \{sd1clk_pin\}\] -to \[get_clocks \{amiga_clk:amiga_clk\|amiga_clk_altera:amiga_clk_i\|altpll:altpll_component\|amiga_clk_altera_altpll:auto_generated\|pll1\|clk\[1\]\}\] -setup -end 2" {  } { { "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/fpga/Cyclone5/Constraints.sdc" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/fpga/Cyclone5/Constraints.sdc" 119 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1576151759079 ""}  } { { "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/fpga/Cyclone5/Constraints.sdc" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/fpga/Cyclone5/Constraints.sdc" 119 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576151759079 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path Constraints.sdc 119 Argument <to> is an empty collection " "Ignored set_multicycle_path at Constraints.sdc(119): Argument <to> is an empty collection" {  } { { "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/fpga/Cyclone5/Constraints.sdc" "" { Text "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/fpga/Cyclone5/Constraints.sdc" 119 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1576151759079 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: amiga_clk\|amiga_clk_i\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: amiga_clk\|amiga_clk_i\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1576151759360 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: amiga_clk\|amiga_clk_i\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: amiga_clk\|amiga_clk_i\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1576151759360 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: amiga_clk\|amiga_clk_i\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: amiga_clk\|amiga_clk_i\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1576151759360 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: amiga_clk\|amiga_clk_i\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: amiga_clk\|amiga_clk_i\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1576151759360 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: amiga_clk\|amiga_clk_i\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: amiga_clk\|amiga_clk_i\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1576151759360 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: amiga_clk\|amiga_clk_i\|altpll_component\|auto_generated\|generic_pll4~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: amiga_clk\|amiga_clk_i\|altpll_component\|auto_generated\|generic_pll4~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1576151759360 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1576151759360 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1576151759751 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1576151759767 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 9 clocks " "Found 9 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1576151759767 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1576151759767 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 amiga_clk:amiga_clk\|clk7_cnt\[1\] " "  20.000 amiga_clk:amiga_clk\|clk7_cnt\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1576151759767 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.187 amiga_clk\|amiga_clk_i\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] " "   2.187 amiga_clk\|amiga_clk_i\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1576151759767 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.750 amiga_clk\|amiga_clk_i\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " "   8.750 amiga_clk\|amiga_clk_i\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1576151759767 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  35.000 amiga_clk\|amiga_clk_i\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk " "  35.000 amiga_clk\|amiga_clk_i\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1576151759767 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.750 amiga_clk\|amiga_clk_i\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk " "   8.750 amiga_clk\|amiga_clk_i\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1576151759767 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  19.687 amiga_clk\|amiga_clk_i\|altpll_component\|auto_generated\|generic_pll4~PLL_OUTPUT_COUNTER\|divclk " "  19.687 amiga_clk\|amiga_clk_i\|altpll_component\|auto_generated\|generic_pll4~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1576151759767 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000       clk_50 " "  20.000       clk_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1576151759767 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 ctrl_top:ctrl_top\|ctrl_regs:ctrl_regs\|spi_cnt\[0\] " "  20.000 ctrl_top:ctrl_top\|ctrl_regs:ctrl_regs\|spi_cnt\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1576151759767 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000       SD_CLK " "  20.000       SD_CLK" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1576151759767 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1576151759767 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1576151761032 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1576151761110 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1576151761267 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1576151761423 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1576151761626 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1576151761704 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1576151767407 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "32 DSP block " "Packed 32 registers into blocks of type DSP block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1576151767501 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1576151767501 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:31 " "Fitter preparation operations ending: elapsed time is 00:00:31" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1576151769095 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1576151777142 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1576151786345 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:03:31 " "Fitter placement preparation operations ending: elapsed time is 00:03:31" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1576151988029 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1576153425423 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1576153589794 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:02:46 " "Fitter placement operations ending: elapsed time is 00:02:46" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1576153589794 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1576153609305 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "1e+03 ns 1.2% " "1e+03 ns of routing delay (approximately 1.2% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1576153801433 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "22 " "Router estimated average interconnect usage is 22% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "50 X33_Y23 X43_Y33 " "Router estimated peak interconnect usage is 50% of the available device resources in the region that extends from location X33_Y23 to location X43_Y33" {  } { { "loc" "" { Generic "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/fpga/Cyclone5/" { { 1 { 0 "Router estimated peak interconnect usage is 50% of the available device resources in the region that extends from location X33_Y23 to location X43_Y33"} { { 12 { 0 ""} 33 23 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1576153822076 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1576153822076 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:04:50 " "Fitter routing operations ending: elapsed time is 00:04:50" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1576153914220 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 313.43 " "Total time spent on timing analysis during the Fitter is 313.43 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1576154010291 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1576154011496 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1576154113018 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1576154113134 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1576154217260 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:05:15 " "Fitter post-fit operations ending: elapsed time is 00:05:15" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1576154325973 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/fpga/Cyclone5/out/Cyclone5_ARANANET_MIST_AGA.fit.smsg " "Generated suppressed messages file F:/UnAmiga/UnAmigaFinal_src_v2090429 - cyclone5/fpga/Cyclone5/out/Cyclone5_ARANANET_MIST_AGA.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1576154339287 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 31 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 31 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2144 " "Peak virtual memory: 2144 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1576154366157 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 12 13:39:26 2019 " "Processing ended: Thu Dec 12 13:39:26 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1576154366157 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:43:53 " "Elapsed time: 00:43:53" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1576154366157 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:31:06 " "Total CPU time (on all processors): 00:31:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1576154366157 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1576154366157 ""}
