

================================================================
== Vivado HLS Report for 'kernel_mmult'
================================================================
* Date:           Sun Nov 21 23:27:37 2021

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        dmm_64x4096
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu28dr-ffvg1517-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.419 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      280|      280| 2.800 us | 2.800 us |  280|  280|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- L1      |      278|      278|       264|          1|          1|    16|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 264


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 266
* Pipeline : 1
  Pipeline-0 : II = 1, D = 264, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 266 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 131 
131 --> 132 
132 --> 133 
133 --> 134 
134 --> 135 
135 --> 136 
136 --> 137 
137 --> 138 
138 --> 139 
139 --> 140 
140 --> 141 
141 --> 142 
142 --> 143 
143 --> 144 
144 --> 145 
145 --> 146 
146 --> 147 
147 --> 148 
148 --> 149 
149 --> 150 
150 --> 151 
151 --> 152 
152 --> 153 
153 --> 154 
154 --> 155 
155 --> 156 
156 --> 157 
157 --> 158 
158 --> 159 
159 --> 160 
160 --> 161 
161 --> 162 
162 --> 163 
163 --> 164 
164 --> 165 
165 --> 166 
166 --> 167 
167 --> 168 
168 --> 169 
169 --> 170 
170 --> 171 
171 --> 172 
172 --> 173 
173 --> 174 
174 --> 175 
175 --> 176 
176 --> 177 
177 --> 178 
178 --> 179 
179 --> 180 
180 --> 181 
181 --> 182 
182 --> 183 
183 --> 184 
184 --> 185 
185 --> 186 
186 --> 187 
187 --> 188 
188 --> 189 
189 --> 190 
190 --> 191 
191 --> 192 
192 --> 193 
193 --> 194 
194 --> 195 
195 --> 196 
196 --> 197 
197 --> 198 
198 --> 199 
199 --> 200 
200 --> 201 
201 --> 202 
202 --> 203 
203 --> 204 
204 --> 205 
205 --> 206 
206 --> 207 
207 --> 208 
208 --> 209 
209 --> 210 
210 --> 211 
211 --> 212 
212 --> 213 
213 --> 214 
214 --> 215 
215 --> 216 
216 --> 217 
217 --> 218 
218 --> 219 
219 --> 220 
220 --> 221 
221 --> 222 
222 --> 223 
223 --> 224 
224 --> 225 
225 --> 226 
226 --> 227 
227 --> 228 
228 --> 229 
229 --> 230 
230 --> 231 
231 --> 232 
232 --> 233 
233 --> 234 
234 --> 235 
235 --> 236 
236 --> 237 
237 --> 238 
238 --> 239 
239 --> 240 
240 --> 241 
241 --> 242 
242 --> 243 
243 --> 244 
244 --> 245 
245 --> 246 
246 --> 247 
247 --> 248 
248 --> 249 
249 --> 250 
250 --> 251 
251 --> 252 
252 --> 253 
253 --> 254 
254 --> 255 
255 --> 256 
256 --> 257 
257 --> 258 
258 --> 259 
259 --> 260 
260 --> 261 
261 --> 262 
262 --> 263 
263 --> 264 
264 --> 265 
265 --> 2 
266 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.65>
ST_1 : Operation 267 [1/1] (0.00ns)   --->   "%out_M_imag13816_032 = alloca float"   --->   Operation 267 'alloca' 'out_M_imag13816_032' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 268 [1/1] (0.00ns)   --->   "%write_flag_0 = alloca i1"   --->   Operation 268 'alloca' 'write_flag_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 269 [1/1] (0.00ns)   --->   "%write_flag95_0 = alloca i1"   --->   Operation 269 'alloca' 'write_flag95_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 270 [1/1] (0.00ns)   --->   "%out_M_imag138_033 = alloca float"   --->   Operation 270 'alloca' 'out_M_imag138_033' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 271 [1/1] (0.00ns)   --->   "%out_M_real_034 = alloca float"   --->   Operation 271 'alloca' 'out_M_real_034' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 272 [1/1] (0.00ns)   --->   "%write_flag92_0 = alloca i1"   --->   Operation 272 'alloca' 'write_flag92_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 273 [1/1] (0.00ns)   --->   "%out_M_imag13715_035 = alloca float"   --->   Operation 273 'alloca' 'out_M_imag13715_035' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 274 [1/1] (0.00ns)   --->   "%write_flag4_0 = alloca i1"   --->   Operation 274 'alloca' 'write_flag4_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 275 [1/1] (0.00ns)   --->   "%write_flag89_0 = alloca i1"   --->   Operation 275 'alloca' 'write_flag89_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 276 [1/1] (0.00ns)   --->   "%out_M_imag137_036 = alloca float"   --->   Operation 276 'alloca' 'out_M_imag137_036' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 277 [1/1] (0.00ns)   --->   "%out_M_real16_037 = alloca float"   --->   Operation 277 'alloca' 'out_M_real16_037' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 278 [1/1] (0.00ns)   --->   "%write_flag86_0 = alloca i1"   --->   Operation 278 'alloca' 'write_flag86_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 279 [1/1] (0.00ns)   --->   "%out_M_imag13614_038 = alloca float"   --->   Operation 279 'alloca' 'out_M_imag13614_038' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 280 [1/1] (0.00ns)   --->   "%write_flag8_0 = alloca i1"   --->   Operation 280 'alloca' 'write_flag8_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 281 [1/1] (0.00ns)   --->   "%write_flag83_0 = alloca i1"   --->   Operation 281 'alloca' 'write_flag83_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 282 [1/1] (0.00ns)   --->   "%out_M_imag136_039 = alloca float"   --->   Operation 282 'alloca' 'out_M_imag136_039' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 283 [1/1] (0.00ns)   --->   "%out_M_real125_040 = alloca float"   --->   Operation 283 'alloca' 'out_M_real125_040' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 284 [1/1] (0.00ns)   --->   "%write_flag80_0 = alloca i1"   --->   Operation 284 'alloca' 'write_flag80_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 285 [1/1] (0.00ns)   --->   "%out_M_imag13513_041 = alloca float"   --->   Operation 285 'alloca' 'out_M_imag13513_041' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 286 [1/1] (0.00ns)   --->   "%write_flag11_0 = alloca i1"   --->   Operation 286 'alloca' 'write_flag11_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 287 [1/1] (0.00ns)   --->   "%write_flag77_0 = alloca i1"   --->   Operation 287 'alloca' 'write_flag77_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 288 [1/1] (0.00ns)   --->   "%out_M_imag135_042 = alloca float"   --->   Operation 288 'alloca' 'out_M_imag135_042' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 289 [1/1] (0.00ns)   --->   "%out_M_real1252_043 = alloca float"   --->   Operation 289 'alloca' 'out_M_real1252_043' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 290 [1/1] (0.00ns)   --->   "%write_flag74_0 = alloca i1"   --->   Operation 290 'alloca' 'write_flag74_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 291 [1/1] (0.00ns)   --->   "%out_M_imag13412_044 = alloca float"   --->   Operation 291 'alloca' 'out_M_imag13412_044' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 292 [1/1] (0.00ns)   --->   "%write_flag14_0 = alloca i1"   --->   Operation 292 'alloca' 'write_flag14_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 293 [1/1] (0.00ns)   --->   "%write_flag71_0 = alloca i1"   --->   Operation 293 'alloca' 'write_flag71_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 294 [1/1] (0.00ns)   --->   "%out_M_imag134_045 = alloca float"   --->   Operation 294 'alloca' 'out_M_imag134_045' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 295 [1/1] (0.00ns)   --->   "%out_M_real126_046 = alloca float"   --->   Operation 295 'alloca' 'out_M_real126_046' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 296 [1/1] (0.00ns)   --->   "%write_flag68_0 = alloca i1"   --->   Operation 296 'alloca' 'write_flag68_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 297 [1/1] (0.00ns)   --->   "%out_M_imag13311_047 = alloca float"   --->   Operation 297 'alloca' 'out_M_imag13311_047' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 298 [1/1] (0.00ns)   --->   "%write_flag17_0 = alloca i1"   --->   Operation 298 'alloca' 'write_flag17_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 299 [1/1] (0.00ns)   --->   "%write_flag65_0 = alloca i1"   --->   Operation 299 'alloca' 'write_flag65_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 300 [1/1] (0.00ns)   --->   "%out_M_imag133_048 = alloca float"   --->   Operation 300 'alloca' 'out_M_imag133_048' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 301 [1/1] (0.00ns)   --->   "%out_M_real1263_049 = alloca float"   --->   Operation 301 'alloca' 'out_M_real1263_049' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 302 [1/1] (0.00ns)   --->   "%write_flag62_0 = alloca i1"   --->   Operation 302 'alloca' 'write_flag62_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 303 [1/1] (0.00ns)   --->   "%out_M_imag13210_050 = alloca float"   --->   Operation 303 'alloca' 'out_M_imag13210_050' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 304 [1/1] (0.00ns)   --->   "%write_flag20_0 = alloca i1"   --->   Operation 304 'alloca' 'write_flag20_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 305 [1/1] (0.00ns)   --->   "%write_flag59_0 = alloca i1"   --->   Operation 305 'alloca' 'write_flag59_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 306 [1/1] (0.00ns)   --->   "%out_M_imag132_051 = alloca float"   --->   Operation 306 'alloca' 'out_M_imag132_051' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 307 [1/1] (0.00ns)   --->   "%out_M_real127_052 = alloca float"   --->   Operation 307 'alloca' 'out_M_real127_052' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 308 [1/1] (0.00ns)   --->   "%write_flag56_0 = alloca i1"   --->   Operation 308 'alloca' 'write_flag56_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 309 [1/1] (0.00ns)   --->   "%out_M_imag9_053 = alloca float"   --->   Operation 309 'alloca' 'out_M_imag9_053' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 310 [1/1] (0.00ns)   --->   "%write_flag23_0 = alloca i1"   --->   Operation 310 'alloca' 'write_flag23_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 311 [1/1] (0.00ns)   --->   "%write_flag53_0 = alloca i1"   --->   Operation 311 'alloca' 'write_flag53_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 312 [1/1] (0.00ns)   --->   "%out_M_imag_054 = alloca float"   --->   Operation 312 'alloca' 'out_M_imag_054' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 313 [1/1] (0.00ns)   --->   "%out_M_real1274_055 = alloca float"   --->   Operation 313 'alloca' 'out_M_real1274_055' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 314 [1/1] (0.00ns)   --->   "%write_flag50_0 = alloca i1"   --->   Operation 314 'alloca' 'write_flag50_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 315 [1/1] (0.00ns)   --->   "%out_M_real1318_056 = alloca float"   --->   Operation 315 'alloca' 'out_M_real1318_056' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 316 [1/1] (0.00ns)   --->   "%write_flag26_0 = alloca i1"   --->   Operation 316 'alloca' 'write_flag26_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 317 [1/1] (0.00ns)   --->   "%write_flag47_0 = alloca i1"   --->   Operation 317 'alloca' 'write_flag47_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 318 [1/1] (0.00ns)   --->   "%out_M_real131_057 = alloca float"   --->   Operation 318 'alloca' 'out_M_real131_057' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 319 [1/1] (0.00ns)   --->   "%out_M_real128_058 = alloca float"   --->   Operation 319 'alloca' 'out_M_real128_058' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 320 [1/1] (0.00ns)   --->   "%write_flag44_0 = alloca i1"   --->   Operation 320 'alloca' 'write_flag44_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 321 [1/1] (0.00ns)   --->   "%out_M_real1307_059 = alloca float"   --->   Operation 321 'alloca' 'out_M_real1307_059' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 322 [1/1] (0.00ns)   --->   "%write_flag29_0 = alloca i1"   --->   Operation 322 'alloca' 'write_flag29_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 323 [1/1] (0.00ns)   --->   "%write_flag41_0 = alloca i1"   --->   Operation 323 'alloca' 'write_flag41_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 324 [1/1] (0.00ns)   --->   "%out_M_real130_060 = alloca float"   --->   Operation 324 'alloca' 'out_M_real130_060' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 325 [1/1] (0.00ns)   --->   "%out_M_real1285_061 = alloca float"   --->   Operation 325 'alloca' 'out_M_real1285_061' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 326 [1/1] (0.00ns)   --->   "%write_flag38_0 = alloca i1"   --->   Operation 326 'alloca' 'write_flag38_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 327 [1/1] (0.00ns)   --->   "%out_M_real1296_062 = alloca float"   --->   Operation 327 'alloca' 'out_M_real1296_062' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 328 [1/1] (0.00ns)   --->   "%write_flag32_0 = alloca i1"   --->   Operation 328 'alloca' 'write_flag32_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 329 [1/1] (0.00ns)   --->   "%write_flag35_0 = alloca i1"   --->   Operation 329 'alloca' 'write_flag35_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 330 [1/1] (0.00ns)   --->   "%out_M_real129_063 = alloca float"   --->   Operation 330 'alloca' 'out_M_real129_063' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 331 [1/1] (0.00ns)   --->   "%out_M_imag_7_1_re = call float @_ssdm_op_Read.ap_auto.float(float %out_M_imag_7_1_read)" [dmm_64x4096/matmult_top.cpp:38]   --->   Operation 331 'read' 'out_M_imag_7_1_re' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 332 [1/1] (0.00ns)   --->   "%out_M_imag_7_0_re = call float @_ssdm_op_Read.ap_auto.float(float %out_M_imag_7_0_read)" [dmm_64x4096/matmult_top.cpp:38]   --->   Operation 332 'read' 'out_M_imag_7_0_re' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 333 [1/1] (0.00ns)   --->   "%out_M_imag_6_1_re = call float @_ssdm_op_Read.ap_auto.float(float %out_M_imag_6_1_read)" [dmm_64x4096/matmult_top.cpp:38]   --->   Operation 333 'read' 'out_M_imag_6_1_re' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 334 [1/1] (0.00ns)   --->   "%out_M_imag_6_0_re = call float @_ssdm_op_Read.ap_auto.float(float %out_M_imag_6_0_read)" [dmm_64x4096/matmult_top.cpp:38]   --->   Operation 334 'read' 'out_M_imag_6_0_re' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 335 [1/1] (0.00ns)   --->   "%out_M_imag_5_1_re = call float @_ssdm_op_Read.ap_auto.float(float %out_M_imag_5_1_read)" [dmm_64x4096/matmult_top.cpp:38]   --->   Operation 335 'read' 'out_M_imag_5_1_re' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 336 [1/1] (0.00ns)   --->   "%out_M_imag_5_0_re = call float @_ssdm_op_Read.ap_auto.float(float %out_M_imag_5_0_read)" [dmm_64x4096/matmult_top.cpp:38]   --->   Operation 336 'read' 'out_M_imag_5_0_re' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 337 [1/1] (0.00ns)   --->   "%out_M_imag_4_1_re = call float @_ssdm_op_Read.ap_auto.float(float %out_M_imag_4_1_read)" [dmm_64x4096/matmult_top.cpp:38]   --->   Operation 337 'read' 'out_M_imag_4_1_re' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 338 [1/1] (0.00ns)   --->   "%out_M_imag_4_0_re = call float @_ssdm_op_Read.ap_auto.float(float %out_M_imag_4_0_read)" [dmm_64x4096/matmult_top.cpp:38]   --->   Operation 338 'read' 'out_M_imag_4_0_re' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 339 [1/1] (0.00ns)   --->   "%out_M_imag_3_1_re = call float @_ssdm_op_Read.ap_auto.float(float %out_M_imag_3_1_read)" [dmm_64x4096/matmult_top.cpp:38]   --->   Operation 339 'read' 'out_M_imag_3_1_re' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 340 [1/1] (0.00ns)   --->   "%out_M_imag_3_0_re = call float @_ssdm_op_Read.ap_auto.float(float %out_M_imag_3_0_read)" [dmm_64x4096/matmult_top.cpp:38]   --->   Operation 340 'read' 'out_M_imag_3_0_re' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 341 [1/1] (0.00ns)   --->   "%out_M_imag_2_1_re = call float @_ssdm_op_Read.ap_auto.float(float %out_M_imag_2_1_read)" [dmm_64x4096/matmult_top.cpp:38]   --->   Operation 341 'read' 'out_M_imag_2_1_re' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 342 [1/1] (0.00ns)   --->   "%out_M_imag_2_0_re = call float @_ssdm_op_Read.ap_auto.float(float %out_M_imag_2_0_read)" [dmm_64x4096/matmult_top.cpp:38]   --->   Operation 342 'read' 'out_M_imag_2_0_re' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 343 [1/1] (0.00ns)   --->   "%out_M_imag_1_1_re = call float @_ssdm_op_Read.ap_auto.float(float %out_M_imag_1_1_read)" [dmm_64x4096/matmult_top.cpp:38]   --->   Operation 343 'read' 'out_M_imag_1_1_re' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 344 [1/1] (0.00ns)   --->   "%out_M_imag_1_0_re = call float @_ssdm_op_Read.ap_auto.float(float %out_M_imag_1_0_read)" [dmm_64x4096/matmult_top.cpp:38]   --->   Operation 344 'read' 'out_M_imag_1_0_re' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 345 [1/1] (0.00ns)   --->   "%out_M_imag_0_1_re = call float @_ssdm_op_Read.ap_auto.float(float %out_M_imag_0_1_read)" [dmm_64x4096/matmult_top.cpp:38]   --->   Operation 345 'read' 'out_M_imag_0_1_re' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 346 [1/1] (0.00ns)   --->   "%out_M_imag_0_0_re = call float @_ssdm_op_Read.ap_auto.float(float %out_M_imag_0_0_read)" [dmm_64x4096/matmult_top.cpp:38]   --->   Operation 346 'read' 'out_M_imag_0_0_re' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 347 [1/1] (0.00ns)   --->   "%out_M_real_7_1_re = call float @_ssdm_op_Read.ap_auto.float(float %out_M_real_7_1_read)" [dmm_64x4096/matmult_top.cpp:38]   --->   Operation 347 'read' 'out_M_real_7_1_re' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 348 [1/1] (0.00ns)   --->   "%out_M_real_7_0_re = call float @_ssdm_op_Read.ap_auto.float(float %out_M_real_7_0_read)" [dmm_64x4096/matmult_top.cpp:38]   --->   Operation 348 'read' 'out_M_real_7_0_re' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 349 [1/1] (0.00ns)   --->   "%out_M_real_6_1_re = call float @_ssdm_op_Read.ap_auto.float(float %out_M_real_6_1_read)" [dmm_64x4096/matmult_top.cpp:38]   --->   Operation 349 'read' 'out_M_real_6_1_re' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 350 [1/1] (0.00ns)   --->   "%out_M_real_6_0_re = call float @_ssdm_op_Read.ap_auto.float(float %out_M_real_6_0_read)" [dmm_64x4096/matmult_top.cpp:38]   --->   Operation 350 'read' 'out_M_real_6_0_re' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 351 [1/1] (0.00ns)   --->   "%out_M_real_5_1_re = call float @_ssdm_op_Read.ap_auto.float(float %out_M_real_5_1_read)" [dmm_64x4096/matmult_top.cpp:38]   --->   Operation 351 'read' 'out_M_real_5_1_re' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 352 [1/1] (0.00ns)   --->   "%out_M_real_5_0_re = call float @_ssdm_op_Read.ap_auto.float(float %out_M_real_5_0_read)" [dmm_64x4096/matmult_top.cpp:38]   --->   Operation 352 'read' 'out_M_real_5_0_re' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 353 [1/1] (0.00ns)   --->   "%out_M_real_4_1_re = call float @_ssdm_op_Read.ap_auto.float(float %out_M_real_4_1_read)" [dmm_64x4096/matmult_top.cpp:38]   --->   Operation 353 'read' 'out_M_real_4_1_re' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 354 [1/1] (0.00ns)   --->   "%out_M_real_4_0_re = call float @_ssdm_op_Read.ap_auto.float(float %out_M_real_4_0_read)" [dmm_64x4096/matmult_top.cpp:38]   --->   Operation 354 'read' 'out_M_real_4_0_re' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 355 [1/1] (0.00ns)   --->   "%out_M_real_3_1_re = call float @_ssdm_op_Read.ap_auto.float(float %out_M_real_3_1_read)" [dmm_64x4096/matmult_top.cpp:38]   --->   Operation 355 'read' 'out_M_real_3_1_re' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 356 [1/1] (0.00ns)   --->   "%out_M_real_3_0_re = call float @_ssdm_op_Read.ap_auto.float(float %out_M_real_3_0_read)" [dmm_64x4096/matmult_top.cpp:38]   --->   Operation 356 'read' 'out_M_real_3_0_re' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 357 [1/1] (0.00ns)   --->   "%out_M_real_2_1_re = call float @_ssdm_op_Read.ap_auto.float(float %out_M_real_2_1_read)" [dmm_64x4096/matmult_top.cpp:38]   --->   Operation 357 'read' 'out_M_real_2_1_re' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 358 [1/1] (0.00ns)   --->   "%out_M_real_2_0_re = call float @_ssdm_op_Read.ap_auto.float(float %out_M_real_2_0_read)" [dmm_64x4096/matmult_top.cpp:38]   --->   Operation 358 'read' 'out_M_real_2_0_re' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 359 [1/1] (0.00ns)   --->   "%out_M_real_1_1_re = call float @_ssdm_op_Read.ap_auto.float(float %out_M_real_1_1_read)" [dmm_64x4096/matmult_top.cpp:38]   --->   Operation 359 'read' 'out_M_real_1_1_re' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 360 [1/1] (0.00ns)   --->   "%out_M_real_1_0_re = call float @_ssdm_op_Read.ap_auto.float(float %out_M_real_1_0_read)" [dmm_64x4096/matmult_top.cpp:38]   --->   Operation 360 'read' 'out_M_real_1_0_re' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 361 [1/1] (0.00ns)   --->   "%out_M_real_0_1_re = call float @_ssdm_op_Read.ap_auto.float(float %out_M_real_0_1_read)" [dmm_64x4096/matmult_top.cpp:38]   --->   Operation 361 'read' 'out_M_real_0_1_re' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 362 [1/1] (0.00ns)   --->   "%out_M_real_0_0_re = call float @_ssdm_op_Read.ap_auto.float(float %out_M_real_0_0_read)" [dmm_64x4096/matmult_top.cpp:38]   --->   Operation 362 'read' 'out_M_real_0_0_re' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 363 [1/1] (0.65ns)   --->   "store i1 false, i1* %write_flag35_0" [dmm_64x4096/matmult_top.cpp:40]   --->   Operation 363 'store' <Predicate = true> <Delay = 0.65>
ST_1 : Operation 364 [1/1] (0.65ns)   --->   "store i1 false, i1* %write_flag32_0" [dmm_64x4096/matmult_top.cpp:40]   --->   Operation 364 'store' <Predicate = true> <Delay = 0.65>
ST_1 : Operation 365 [1/1] (0.65ns)   --->   "store i1 false, i1* %write_flag38_0" [dmm_64x4096/matmult_top.cpp:40]   --->   Operation 365 'store' <Predicate = true> <Delay = 0.65>
ST_1 : Operation 366 [1/1] (0.65ns)   --->   "store i1 false, i1* %write_flag41_0" [dmm_64x4096/matmult_top.cpp:40]   --->   Operation 366 'store' <Predicate = true> <Delay = 0.65>
ST_1 : Operation 367 [1/1] (0.65ns)   --->   "store i1 false, i1* %write_flag29_0" [dmm_64x4096/matmult_top.cpp:40]   --->   Operation 367 'store' <Predicate = true> <Delay = 0.65>
ST_1 : Operation 368 [1/1] (0.65ns)   --->   "store i1 false, i1* %write_flag44_0" [dmm_64x4096/matmult_top.cpp:40]   --->   Operation 368 'store' <Predicate = true> <Delay = 0.65>
ST_1 : Operation 369 [1/1] (0.65ns)   --->   "store i1 false, i1* %write_flag47_0" [dmm_64x4096/matmult_top.cpp:40]   --->   Operation 369 'store' <Predicate = true> <Delay = 0.65>
ST_1 : Operation 370 [1/1] (0.65ns)   --->   "store i1 false, i1* %write_flag26_0" [dmm_64x4096/matmult_top.cpp:40]   --->   Operation 370 'store' <Predicate = true> <Delay = 0.65>
ST_1 : Operation 371 [1/1] (0.65ns)   --->   "store i1 false, i1* %write_flag50_0" [dmm_64x4096/matmult_top.cpp:40]   --->   Operation 371 'store' <Predicate = true> <Delay = 0.65>
ST_1 : Operation 372 [1/1] (0.65ns)   --->   "store i1 false, i1* %write_flag53_0" [dmm_64x4096/matmult_top.cpp:40]   --->   Operation 372 'store' <Predicate = true> <Delay = 0.65>
ST_1 : Operation 373 [1/1] (0.65ns)   --->   "store i1 false, i1* %write_flag23_0" [dmm_64x4096/matmult_top.cpp:40]   --->   Operation 373 'store' <Predicate = true> <Delay = 0.65>
ST_1 : Operation 374 [1/1] (0.65ns)   --->   "store i1 false, i1* %write_flag56_0" [dmm_64x4096/matmult_top.cpp:40]   --->   Operation 374 'store' <Predicate = true> <Delay = 0.65>
ST_1 : Operation 375 [1/1] (0.65ns)   --->   "store i1 false, i1* %write_flag59_0" [dmm_64x4096/matmult_top.cpp:40]   --->   Operation 375 'store' <Predicate = true> <Delay = 0.65>
ST_1 : Operation 376 [1/1] (0.65ns)   --->   "store i1 false, i1* %write_flag20_0" [dmm_64x4096/matmult_top.cpp:40]   --->   Operation 376 'store' <Predicate = true> <Delay = 0.65>
ST_1 : Operation 377 [1/1] (0.65ns)   --->   "store i1 false, i1* %write_flag62_0" [dmm_64x4096/matmult_top.cpp:40]   --->   Operation 377 'store' <Predicate = true> <Delay = 0.65>
ST_1 : Operation 378 [1/1] (0.65ns)   --->   "store i1 false, i1* %write_flag65_0" [dmm_64x4096/matmult_top.cpp:40]   --->   Operation 378 'store' <Predicate = true> <Delay = 0.65>
ST_1 : Operation 379 [1/1] (0.65ns)   --->   "store i1 false, i1* %write_flag17_0" [dmm_64x4096/matmult_top.cpp:40]   --->   Operation 379 'store' <Predicate = true> <Delay = 0.65>
ST_1 : Operation 380 [1/1] (0.65ns)   --->   "store i1 false, i1* %write_flag68_0" [dmm_64x4096/matmult_top.cpp:40]   --->   Operation 380 'store' <Predicate = true> <Delay = 0.65>
ST_1 : Operation 381 [1/1] (0.65ns)   --->   "store i1 false, i1* %write_flag71_0" [dmm_64x4096/matmult_top.cpp:40]   --->   Operation 381 'store' <Predicate = true> <Delay = 0.65>
ST_1 : Operation 382 [1/1] (0.65ns)   --->   "store i1 false, i1* %write_flag14_0" [dmm_64x4096/matmult_top.cpp:40]   --->   Operation 382 'store' <Predicate = true> <Delay = 0.65>
ST_1 : Operation 383 [1/1] (0.65ns)   --->   "store i1 false, i1* %write_flag74_0" [dmm_64x4096/matmult_top.cpp:40]   --->   Operation 383 'store' <Predicate = true> <Delay = 0.65>
ST_1 : Operation 384 [1/1] (0.65ns)   --->   "store i1 false, i1* %write_flag77_0" [dmm_64x4096/matmult_top.cpp:40]   --->   Operation 384 'store' <Predicate = true> <Delay = 0.65>
ST_1 : Operation 385 [1/1] (0.65ns)   --->   "store i1 false, i1* %write_flag11_0" [dmm_64x4096/matmult_top.cpp:40]   --->   Operation 385 'store' <Predicate = true> <Delay = 0.65>
ST_1 : Operation 386 [1/1] (0.65ns)   --->   "store i1 false, i1* %write_flag80_0" [dmm_64x4096/matmult_top.cpp:40]   --->   Operation 386 'store' <Predicate = true> <Delay = 0.65>
ST_1 : Operation 387 [1/1] (0.65ns)   --->   "store i1 false, i1* %write_flag83_0" [dmm_64x4096/matmult_top.cpp:40]   --->   Operation 387 'store' <Predicate = true> <Delay = 0.65>
ST_1 : Operation 388 [1/1] (0.65ns)   --->   "store i1 false, i1* %write_flag8_0" [dmm_64x4096/matmult_top.cpp:40]   --->   Operation 388 'store' <Predicate = true> <Delay = 0.65>
ST_1 : Operation 389 [1/1] (0.65ns)   --->   "store i1 false, i1* %write_flag86_0" [dmm_64x4096/matmult_top.cpp:40]   --->   Operation 389 'store' <Predicate = true> <Delay = 0.65>
ST_1 : Operation 390 [1/1] (0.65ns)   --->   "store i1 false, i1* %write_flag89_0" [dmm_64x4096/matmult_top.cpp:40]   --->   Operation 390 'store' <Predicate = true> <Delay = 0.65>
ST_1 : Operation 391 [1/1] (0.65ns)   --->   "store i1 false, i1* %write_flag4_0" [dmm_64x4096/matmult_top.cpp:40]   --->   Operation 391 'store' <Predicate = true> <Delay = 0.65>
ST_1 : Operation 392 [1/1] (0.65ns)   --->   "store i1 false, i1* %write_flag92_0" [dmm_64x4096/matmult_top.cpp:40]   --->   Operation 392 'store' <Predicate = true> <Delay = 0.65>
ST_1 : Operation 393 [1/1] (0.65ns)   --->   "store i1 false, i1* %write_flag95_0" [dmm_64x4096/matmult_top.cpp:40]   --->   Operation 393 'store' <Predicate = true> <Delay = 0.65>
ST_1 : Operation 394 [1/1] (0.65ns)   --->   "store i1 false, i1* %write_flag_0" [dmm_64x4096/matmult_top.cpp:40]   --->   Operation 394 'store' <Predicate = true> <Delay = 0.65>
ST_1 : Operation 395 [1/1] (0.65ns)   --->   "br label %1" [dmm_64x4096/matmult_top.cpp:40]   --->   Operation 395 'br' <Predicate = true> <Delay = 0.65>

State 2 <SV = 1> <Delay = 1.23>
ST_2 : Operation 396 [1/1] (0.00ns)   --->   "%m_0 = phi i5 [ 0, %0 ], [ %m, %L1_end ]"   --->   Operation 396 'phi' 'm_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 397 [1/1] (0.75ns)   --->   "%icmp_ln40 = icmp eq i5 %m_0, -16" [dmm_64x4096/matmult_top.cpp:40]   --->   Operation 397 'icmp' 'icmp_ln40' <Predicate = true> <Delay = 0.75> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 398 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 398 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 399 [1/1] (0.78ns)   --->   "%m = add i5 %m_0, 1" [dmm_64x4096/matmult_top.cpp:40]   --->   Operation 399 'add' 'm' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 400 [1/1] (0.00ns)   --->   "br i1 %icmp_ln40, label %2, label %L1_begin" [dmm_64x4096/matmult_top.cpp:40]   --->   Operation 400 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 401 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([3 x i8]* @p_str7)" [dmm_64x4096/matmult_top.cpp:40]   --->   Operation 401 'specregionbegin' 'tmp' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 402 [1/1] (0.00ns)   --->   "%zext_ln45 = zext i5 %m_0 to i64" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 402 'zext' 'zext_ln45' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 403 [1/1] (0.00ns)   --->   "%tmp_1 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %m_0, i1 false)" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 403 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 404 [1/1] (0.00ns)   --->   "%zext_ln45_1 = zext i6 %tmp_1 to i64" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 404 'zext' 'zext_ln45_1' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 405 [1/1] (0.00ns)   --->   "%a_M_real_addr = getelementptr [32 x float]* %a_M_real, i64 0, i64 %zext_ln45_1" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 405 'getelementptr' 'a_M_real_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 406 [1/1] (0.00ns)   --->   "%or_ln45 = or i6 %tmp_1, 1" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 406 'or' 'or_ln45' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 407 [1/1] (0.00ns)   --->   "%a_M_imag_addr = getelementptr [32 x float]* %a_M_imag, i64 0, i64 %zext_ln45_1" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 407 'getelementptr' 'a_M_imag_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 408 [1/1] (0.00ns)   --->   "%b_M_real_0_addr = getelementptr [32 x float]* %b_M_real_0, i64 0, i64 %zext_ln45" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 408 'getelementptr' 'b_M_real_0_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 409 [1/1] (0.19ns)   --->   "%xor_ln45 = xor i5 %m_0, -16" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 409 'xor' 'xor_ln45' <Predicate = (!icmp_ln40)> <Delay = 0.19> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 410 [1/1] (0.00ns)   --->   "%b_M_imag_0_addr = getelementptr [32 x float]* %b_M_imag_0, i64 0, i64 %zext_ln45" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 410 'getelementptr' 'b_M_imag_0_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 411 [2/2] (1.23ns)   --->   "%a_M_real_load = load float* %a_M_real_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 411 'load' 'a_M_real_load' <Predicate = (!icmp_ln40)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 412 [2/2] (1.23ns)   --->   "%a_M_imag_load = load float* %a_M_imag_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 412 'load' 'a_M_imag_load' <Predicate = (!icmp_ln40)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 413 [2/2] (1.23ns)   --->   "%b_M_real_0_load = load float* %b_M_real_0_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 413 'load' 'b_M_real_0_load' <Predicate = (!icmp_ln40)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 414 [2/2] (1.23ns)   --->   "%b_M_imag_0_load = load float* %b_M_imag_0_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 414 'load' 'b_M_imag_0_load' <Predicate = (!icmp_ln40)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 415 [1/1] (0.00ns)   --->   "%trunc_ln49_1 = call i4 @_ssdm_op_PartSelect.i4.i5.i32.i32(i5 %m_0, i32 1, i32 4)" [dmm_64x4096/matmult_top.cpp:49]   --->   Operation 415 'partselect' 'trunc_ln49_1' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 416 [1/1] (0.00ns)   --->   "%trunc_ln49 = trunc i5 %m_0 to i1" [dmm_64x4096/matmult_top.cpp:49]   --->   Operation 416 'trunc' 'trunc_ln49' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 417 [1/1] (0.00ns)   --->   "br label %branch019" [dmm_64x4096/matmult_top.cpp:49]   --->   Operation 417 'br' <Predicate = (!icmp_ln40 & trunc_ln49_1 == 6)> <Delay = 0.00>
ST_2 : Operation 418 [1/1] (0.00ns)   --->   "br label %branch019" [dmm_64x4096/matmult_top.cpp:49]   --->   Operation 418 'br' <Predicate = (!icmp_ln40 & trunc_ln49_1 == 5)> <Delay = 0.00>
ST_2 : Operation 419 [1/1] (0.00ns)   --->   "br label %branch019" [dmm_64x4096/matmult_top.cpp:49]   --->   Operation 419 'br' <Predicate = (!icmp_ln40 & trunc_ln49_1 == 4)> <Delay = 0.00>
ST_2 : Operation 420 [1/1] (0.00ns)   --->   "br label %branch019" [dmm_64x4096/matmult_top.cpp:49]   --->   Operation 420 'br' <Predicate = (!icmp_ln40 & trunc_ln49_1 == 3)> <Delay = 0.00>
ST_2 : Operation 421 [1/1] (0.00ns)   --->   "br label %branch019" [dmm_64x4096/matmult_top.cpp:49]   --->   Operation 421 'br' <Predicate = (!icmp_ln40 & trunc_ln49_1 == 2)> <Delay = 0.00>
ST_2 : Operation 422 [1/1] (0.00ns)   --->   "br label %branch019" [dmm_64x4096/matmult_top.cpp:49]   --->   Operation 422 'br' <Predicate = (!icmp_ln40 & trunc_ln49_1 == 1)> <Delay = 0.00>
ST_2 : Operation 423 [1/1] (0.00ns)   --->   "br label %branch019" [dmm_64x4096/matmult_top.cpp:49]   --->   Operation 423 'br' <Predicate = (!icmp_ln40 & trunc_ln49_1 == 0)> <Delay = 0.00>
ST_2 : Operation 424 [1/1] (0.00ns)   --->   "br label %branch019" [dmm_64x4096/matmult_top.cpp:49]   --->   Operation 424 'br' <Predicate = (!icmp_ln40 & trunc_ln49_1 != 0 & trunc_ln49_1 != 1 & trunc_ln49_1 != 2 & trunc_ln49_1 != 3 & trunc_ln49_1 != 4 & trunc_ln49_1 != 5 & trunc_ln49_1 != 6)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.23>
ST_3 : Operation 425 [1/2] (1.23ns)   --->   "%a_M_real_load = load float* %a_M_real_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 425 'load' 'a_M_real_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 426 [1/2] (1.23ns)   --->   "%a_M_imag_load = load float* %a_M_imag_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 426 'load' 'a_M_imag_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 427 [1/2] (1.23ns)   --->   "%b_M_real_0_load = load float* %b_M_real_0_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 427 'load' 'b_M_real_0_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 428 [1/2] (1.23ns)   --->   "%b_M_imag_0_load = load float* %b_M_imag_0_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 428 'load' 'b_M_imag_0_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 429 [1/1] (0.75ns)   --->   "switch i4 %trunc_ln49_1, label %branch7 [
    i4 0, label %branch0
    i4 1, label %branch1
    i4 2, label %branch2
    i4 3, label %branch3
    i4 4, label %branch4
    i4 5, label %branch5
    i4 6, label %branch6
  ]" [dmm_64x4096/matmult_top.cpp:49]   --->   Operation 429 'switch' <Predicate = true> <Delay = 0.75>
ST_3 : Operation 430 [1/1] (0.75ns)   --->   "switch i4 %trunc_ln49_1, label %branch15 [
    i4 0, label %branch8
    i4 1, label %branch9
    i4 2, label %branch10
    i4 3, label %branch11
    i4 4, label %branch12
    i4 5, label %branch13
    i4 6, label %branch14
  ]" [dmm_64x4096/matmult_top.cpp:49]   --->   Operation 430 'switch' <Predicate = true> <Delay = 0.75>

State 4 <SV = 3> <Delay = 8.41>
ST_4 : Operation 431 [2/2] (8.41ns)   --->   "%ac = fmul float %a_M_real_load, %a_M_imag_load" [dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 431 'fmul' 'ac' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 432 [2/2] (8.41ns)   --->   "%ad = fmul float %a_M_real_load, %b_M_imag_0_load" [dmm_64x4096/matmult_top.cpp:18->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 432 'fmul' 'ad' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 433 [2/2] (8.41ns)   --->   "%bd = fmul float %a_M_imag_load, %b_M_imag_0_load" [dmm_64x4096/matmult_top.cpp:20->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 433 'fmul' 'bd' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 434 [2/2] (8.41ns)   --->   "%bc = fmul float %a_M_imag_load, %b_M_real_0_load" [dmm_64x4096/matmult_top.cpp:21->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 434 'fmul' 'bc' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 8.41>
ST_5 : Operation 435 [1/2] (8.41ns)   --->   "%ac = fmul float %a_M_real_load, %a_M_imag_load" [dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 435 'fmul' 'ac' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 436 [1/2] (8.41ns)   --->   "%ad = fmul float %a_M_real_load, %b_M_imag_0_load" [dmm_64x4096/matmult_top.cpp:18->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 436 'fmul' 'ad' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 437 [1/2] (8.41ns)   --->   "%bd = fmul float %a_M_imag_load, %b_M_imag_0_load" [dmm_64x4096/matmult_top.cpp:20->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 437 'fmul' 'bd' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 438 [1/2] (8.41ns)   --->   "%bc = fmul float %a_M_imag_load, %b_M_real_0_load" [dmm_64x4096/matmult_top.cpp:21->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 438 'fmul' 'bc' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.43>
ST_6 : Operation 439 [1/1] (0.00ns)   --->   "%tmp_2 = call i64 @_ssdm_op_BitConcatenate.i64.i58.i6(i58 0, i6 %or_ln45)" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 439 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 440 [1/1] (0.00ns)   --->   "%a_M_real_addr_1 = getelementptr [32 x float]* %a_M_real, i64 0, i64 %tmp_2" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 440 'getelementptr' 'a_M_real_addr_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 441 [1/1] (0.00ns)   --->   "%a_M_imag_addr_1 = getelementptr [32 x float]* %a_M_imag, i64 0, i64 %tmp_2" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 441 'getelementptr' 'a_M_imag_addr_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 442 [1/1] (0.00ns)   --->   "%zext_ln45_2 = zext i5 %xor_ln45 to i64" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 442 'zext' 'zext_ln45_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 443 [1/1] (0.00ns)   --->   "%b_M_real_0_addr_1 = getelementptr [32 x float]* %b_M_real_0, i64 0, i64 %zext_ln45_2" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 443 'getelementptr' 'b_M_real_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 444 [1/1] (0.00ns)   --->   "%b_M_imag_0_addr_1 = getelementptr [32 x float]* %b_M_imag_0, i64 0, i64 %zext_ln45_2" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 444 'getelementptr' 'b_M_imag_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 445 [4/4] (6.43ns)   --->   "%p_val_assign = fsub float %ac, %bd" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 445 'fsub' 'p_val_assign' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 446 [4/4] (6.43ns)   --->   "%p_val_assign_1 = fadd float %bc, %ad" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 446 'fadd' 'p_val_assign_1' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 447 [2/2] (1.23ns)   --->   "%a_M_real_load_1 = load float* %a_M_real_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 447 'load' 'a_M_real_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_6 : Operation 448 [2/2] (1.23ns)   --->   "%a_M_imag_load_1 = load float* %a_M_imag_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 448 'load' 'a_M_imag_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_6 : Operation 449 [2/2] (1.23ns)   --->   "%b_M_real_0_load_1 = load float* %b_M_real_0_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 449 'load' 'b_M_real_0_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_6 : Operation 450 [2/2] (1.23ns)   --->   "%b_M_imag_0_load_1 = load float* %b_M_imag_0_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 450 'load' 'b_M_imag_0_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 7 <SV = 6> <Delay = 6.43>
ST_7 : Operation 451 [3/4] (6.43ns)   --->   "%p_val_assign = fsub float %ac, %bd" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 451 'fsub' 'p_val_assign' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 452 [3/4] (6.43ns)   --->   "%p_val_assign_1 = fadd float %bc, %ad" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 452 'fadd' 'p_val_assign_1' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 453 [1/2] (1.23ns)   --->   "%a_M_real_load_1 = load float* %a_M_real_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 453 'load' 'a_M_real_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_7 : Operation 454 [1/2] (1.23ns)   --->   "%a_M_imag_load_1 = load float* %a_M_imag_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 454 'load' 'a_M_imag_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_7 : Operation 455 [1/2] (1.23ns)   --->   "%b_M_real_0_load_1 = load float* %b_M_real_0_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 455 'load' 'b_M_real_0_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_7 : Operation 456 [1/2] (1.23ns)   --->   "%b_M_imag_0_load_1 = load float* %b_M_imag_0_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 456 'load' 'b_M_imag_0_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 8 <SV = 7> <Delay = 8.41>
ST_8 : Operation 457 [2/4] (6.43ns)   --->   "%p_val_assign = fsub float %ac, %bd" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 457 'fsub' 'p_val_assign' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 458 [2/4] (6.43ns)   --->   "%p_val_assign_1 = fadd float %bc, %ad" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 458 'fadd' 'p_val_assign_1' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 459 [2/2] (8.41ns)   --->   "%ac_1 = fmul float %a_M_real_load_1, %a_M_imag_load_1" [dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 459 'fmul' 'ac_1' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 460 [2/2] (8.41ns)   --->   "%ad_1 = fmul float %a_M_real_load_1, %b_M_imag_0_load_1" [dmm_64x4096/matmult_top.cpp:18->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 460 'fmul' 'ad_1' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 461 [2/2] (8.41ns)   --->   "%bd_1 = fmul float %a_M_imag_load_1, %b_M_imag_0_load_1" [dmm_64x4096/matmult_top.cpp:20->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 461 'fmul' 'bd_1' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 462 [2/2] (8.41ns)   --->   "%bc_1 = fmul float %a_M_imag_load_1, %b_M_real_0_load_1" [dmm_64x4096/matmult_top.cpp:21->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 462 'fmul' 'bc_1' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 8.41>
ST_9 : Operation 463 [1/4] (6.43ns)   --->   "%p_val_assign = fsub float %ac, %bd" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 463 'fsub' 'p_val_assign' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 464 [1/4] (6.43ns)   --->   "%p_val_assign_1 = fadd float %bc, %ad" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 464 'fadd' 'p_val_assign_1' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 465 [1/2] (8.41ns)   --->   "%ac_1 = fmul float %a_M_real_load_1, %a_M_imag_load_1" [dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 465 'fmul' 'ac_1' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 466 [1/2] (8.41ns)   --->   "%ad_1 = fmul float %a_M_real_load_1, %b_M_imag_0_load_1" [dmm_64x4096/matmult_top.cpp:18->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 466 'fmul' 'ad_1' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 467 [1/2] (8.41ns)   --->   "%bd_1 = fmul float %a_M_imag_load_1, %b_M_imag_0_load_1" [dmm_64x4096/matmult_top.cpp:20->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 467 'fmul' 'bd_1' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 468 [1/2] (8.41ns)   --->   "%bc_1 = fmul float %a_M_imag_load_1, %b_M_real_0_load_1" [dmm_64x4096/matmult_top.cpp:21->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 468 'fmul' 'bc_1' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.43>
ST_10 : Operation 469 [1/1] (0.00ns)   --->   "%a_M_real1_addr = getelementptr [32 x float]* %a_M_real1, i64 0, i64 %zext_ln45_1" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 469 'getelementptr' 'a_M_real1_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 470 [1/1] (0.00ns)   --->   "%a_M_imag32_addr = getelementptr [32 x float]* %a_M_imag32, i64 0, i64 %zext_ln45_1" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 470 'getelementptr' 'a_M_imag32_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 471 [1/1] (0.00ns)   --->   "%b_M_real_1_addr = getelementptr [32 x float]* %b_M_real_1, i64 0, i64 %zext_ln45" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 471 'getelementptr' 'b_M_real_1_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 472 [1/1] (0.00ns)   --->   "%b_M_imag_1_addr = getelementptr [32 x float]* %b_M_imag_1, i64 0, i64 %zext_ln45" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 472 'getelementptr' 'b_M_imag_1_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 473 [4/4] (6.43ns)   --->   "%p_val_assign_2 = fadd float %p_val_assign, 0.000000e+00" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 473 'fadd' 'p_val_assign_2' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 474 [4/4] (6.43ns)   --->   "%p_val_assign_3 = fadd float %p_val_assign_1, 0.000000e+00" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 474 'fadd' 'p_val_assign_3' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 475 [4/4] (6.43ns)   --->   "%p_val_assign_4 = fsub float %ac_1, %bd_1" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 475 'fsub' 'p_val_assign_4' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 476 [4/4] (6.43ns)   --->   "%p_val_assign_5 = fadd float %bc_1, %ad_1" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 476 'fadd' 'p_val_assign_5' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 477 [2/2] (1.23ns)   --->   "%a_M_real1_load = load float* %a_M_real1_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 477 'load' 'a_M_real1_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_10 : Operation 478 [2/2] (1.23ns)   --->   "%a_M_imag32_load = load float* %a_M_imag32_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 478 'load' 'a_M_imag32_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_10 : Operation 479 [2/2] (1.23ns)   --->   "%b_M_real_1_load = load float* %b_M_real_1_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 479 'load' 'b_M_real_1_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_10 : Operation 480 [2/2] (1.23ns)   --->   "%b_M_imag_1_load = load float* %b_M_imag_1_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 480 'load' 'b_M_imag_1_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 11 <SV = 10> <Delay = 6.43>
ST_11 : Operation 481 [3/4] (6.43ns)   --->   "%p_val_assign_2 = fadd float %p_val_assign, 0.000000e+00" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 481 'fadd' 'p_val_assign_2' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 482 [3/4] (6.43ns)   --->   "%p_val_assign_3 = fadd float %p_val_assign_1, 0.000000e+00" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 482 'fadd' 'p_val_assign_3' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 483 [3/4] (6.43ns)   --->   "%p_val_assign_4 = fsub float %ac_1, %bd_1" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 483 'fsub' 'p_val_assign_4' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 484 [3/4] (6.43ns)   --->   "%p_val_assign_5 = fadd float %bc_1, %ad_1" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 484 'fadd' 'p_val_assign_5' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 485 [1/2] (1.23ns)   --->   "%a_M_real1_load = load float* %a_M_real1_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 485 'load' 'a_M_real1_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_11 : Operation 486 [1/2] (1.23ns)   --->   "%a_M_imag32_load = load float* %a_M_imag32_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 486 'load' 'a_M_imag32_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_11 : Operation 487 [1/2] (1.23ns)   --->   "%b_M_real_1_load = load float* %b_M_real_1_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 487 'load' 'b_M_real_1_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_11 : Operation 488 [1/2] (1.23ns)   --->   "%b_M_imag_1_load = load float* %b_M_imag_1_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 488 'load' 'b_M_imag_1_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 12 <SV = 11> <Delay = 8.41>
ST_12 : Operation 489 [2/4] (6.43ns)   --->   "%p_val_assign_2 = fadd float %p_val_assign, 0.000000e+00" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 489 'fadd' 'p_val_assign_2' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 490 [2/4] (6.43ns)   --->   "%p_val_assign_3 = fadd float %p_val_assign_1, 0.000000e+00" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 490 'fadd' 'p_val_assign_3' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 491 [2/4] (6.43ns)   --->   "%p_val_assign_4 = fsub float %ac_1, %bd_1" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 491 'fsub' 'p_val_assign_4' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 492 [2/4] (6.43ns)   --->   "%p_val_assign_5 = fadd float %bc_1, %ad_1" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 492 'fadd' 'p_val_assign_5' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 493 [2/2] (8.41ns)   --->   "%ac_2 = fmul float %a_M_real1_load, %a_M_imag32_load" [dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 493 'fmul' 'ac_2' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 494 [2/2] (8.41ns)   --->   "%ad_2 = fmul float %a_M_real1_load, %b_M_imag_1_load" [dmm_64x4096/matmult_top.cpp:18->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 494 'fmul' 'ad_2' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 495 [2/2] (8.41ns)   --->   "%bd_2 = fmul float %a_M_imag32_load, %b_M_imag_1_load" [dmm_64x4096/matmult_top.cpp:20->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 495 'fmul' 'bd_2' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 496 [2/2] (8.41ns)   --->   "%bc_2 = fmul float %a_M_imag32_load, %b_M_real_1_load" [dmm_64x4096/matmult_top.cpp:21->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 496 'fmul' 'bc_2' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 8.41>
ST_13 : Operation 497 [1/4] (6.43ns)   --->   "%p_val_assign_2 = fadd float %p_val_assign, 0.000000e+00" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 497 'fadd' 'p_val_assign_2' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 498 [1/4] (6.43ns)   --->   "%p_val_assign_3 = fadd float %p_val_assign_1, 0.000000e+00" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 498 'fadd' 'p_val_assign_3' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 499 [1/4] (6.43ns)   --->   "%p_val_assign_4 = fsub float %ac_1, %bd_1" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 499 'fsub' 'p_val_assign_4' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 500 [1/4] (6.43ns)   --->   "%p_val_assign_5 = fadd float %bc_1, %ad_1" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 500 'fadd' 'p_val_assign_5' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 501 [1/2] (8.41ns)   --->   "%ac_2 = fmul float %a_M_real1_load, %a_M_imag32_load" [dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 501 'fmul' 'ac_2' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 502 [1/2] (8.41ns)   --->   "%ad_2 = fmul float %a_M_real1_load, %b_M_imag_1_load" [dmm_64x4096/matmult_top.cpp:18->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 502 'fmul' 'ad_2' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 503 [1/2] (8.41ns)   --->   "%bd_2 = fmul float %a_M_imag32_load, %b_M_imag_1_load" [dmm_64x4096/matmult_top.cpp:20->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 503 'fmul' 'bd_2' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 504 [1/2] (8.41ns)   --->   "%bc_2 = fmul float %a_M_imag32_load, %b_M_real_1_load" [dmm_64x4096/matmult_top.cpp:21->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 504 'fmul' 'bc_2' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.43>
ST_14 : Operation 505 [1/1] (0.00ns)   --->   "%a_M_real1_addr_1 = getelementptr [32 x float]* %a_M_real1, i64 0, i64 %tmp_2" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 505 'getelementptr' 'a_M_real1_addr_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 506 [1/1] (0.00ns)   --->   "%a_M_imag32_addr_1 = getelementptr [32 x float]* %a_M_imag32, i64 0, i64 %tmp_2" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 506 'getelementptr' 'a_M_imag32_addr_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 507 [1/1] (0.00ns)   --->   "%b_M_real_1_addr_1 = getelementptr [32 x float]* %b_M_real_1, i64 0, i64 %zext_ln45_2" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 507 'getelementptr' 'b_M_real_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 508 [1/1] (0.00ns)   --->   "%b_M_imag_1_addr_1 = getelementptr [32 x float]* %b_M_imag_1, i64 0, i64 %zext_ln45_2" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 508 'getelementptr' 'b_M_imag_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 509 [4/4] (6.43ns)   --->   "%p_val_assign_6 = fadd float %p_val_assign_4, %p_val_assign_2" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 509 'fadd' 'p_val_assign_6' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 510 [4/4] (6.43ns)   --->   "%p_val_assign_7 = fadd float %p_val_assign_5, %p_val_assign_3" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 510 'fadd' 'p_val_assign_7' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 511 [4/4] (6.43ns)   --->   "%p_val_assign_8 = fsub float %ac_2, %bd_2" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 511 'fsub' 'p_val_assign_8' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 512 [4/4] (6.43ns)   --->   "%p_val_assign_9 = fadd float %bc_2, %ad_2" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 512 'fadd' 'p_val_assign_9' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 513 [2/2] (1.23ns)   --->   "%a_M_real1_load_1 = load float* %a_M_real1_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 513 'load' 'a_M_real1_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_14 : Operation 514 [2/2] (1.23ns)   --->   "%a_M_imag32_load_1 = load float* %a_M_imag32_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 514 'load' 'a_M_imag32_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_14 : Operation 515 [2/2] (1.23ns)   --->   "%b_M_real_1_load_1 = load float* %b_M_real_1_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 515 'load' 'b_M_real_1_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_14 : Operation 516 [2/2] (1.23ns)   --->   "%b_M_imag_1_load_1 = load float* %b_M_imag_1_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 516 'load' 'b_M_imag_1_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 15 <SV = 14> <Delay = 6.43>
ST_15 : Operation 517 [3/4] (6.43ns)   --->   "%p_val_assign_6 = fadd float %p_val_assign_4, %p_val_assign_2" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 517 'fadd' 'p_val_assign_6' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 518 [3/4] (6.43ns)   --->   "%p_val_assign_7 = fadd float %p_val_assign_5, %p_val_assign_3" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 518 'fadd' 'p_val_assign_7' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 519 [3/4] (6.43ns)   --->   "%p_val_assign_8 = fsub float %ac_2, %bd_2" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 519 'fsub' 'p_val_assign_8' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 520 [3/4] (6.43ns)   --->   "%p_val_assign_9 = fadd float %bc_2, %ad_2" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 520 'fadd' 'p_val_assign_9' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 521 [1/2] (1.23ns)   --->   "%a_M_real1_load_1 = load float* %a_M_real1_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 521 'load' 'a_M_real1_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_15 : Operation 522 [1/2] (1.23ns)   --->   "%a_M_imag32_load_1 = load float* %a_M_imag32_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 522 'load' 'a_M_imag32_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_15 : Operation 523 [1/2] (1.23ns)   --->   "%b_M_real_1_load_1 = load float* %b_M_real_1_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 523 'load' 'b_M_real_1_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_15 : Operation 524 [1/2] (1.23ns)   --->   "%b_M_imag_1_load_1 = load float* %b_M_imag_1_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 524 'load' 'b_M_imag_1_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 16 <SV = 15> <Delay = 8.41>
ST_16 : Operation 525 [2/4] (6.43ns)   --->   "%p_val_assign_6 = fadd float %p_val_assign_4, %p_val_assign_2" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 525 'fadd' 'p_val_assign_6' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 526 [2/4] (6.43ns)   --->   "%p_val_assign_7 = fadd float %p_val_assign_5, %p_val_assign_3" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 526 'fadd' 'p_val_assign_7' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 527 [2/4] (6.43ns)   --->   "%p_val_assign_8 = fsub float %ac_2, %bd_2" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 527 'fsub' 'p_val_assign_8' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 528 [2/4] (6.43ns)   --->   "%p_val_assign_9 = fadd float %bc_2, %ad_2" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 528 'fadd' 'p_val_assign_9' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 529 [2/2] (8.41ns)   --->   "%ac_3 = fmul float %a_M_real1_load_1, %a_M_imag32_load_1" [dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 529 'fmul' 'ac_3' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 530 [2/2] (8.41ns)   --->   "%ad_3 = fmul float %a_M_real1_load_1, %b_M_imag_1_load_1" [dmm_64x4096/matmult_top.cpp:18->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 530 'fmul' 'ad_3' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 531 [2/2] (8.41ns)   --->   "%bd_3 = fmul float %a_M_imag32_load_1, %b_M_imag_1_load_1" [dmm_64x4096/matmult_top.cpp:20->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 531 'fmul' 'bd_3' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 532 [2/2] (8.41ns)   --->   "%bc_3 = fmul float %a_M_imag32_load_1, %b_M_real_1_load_1" [dmm_64x4096/matmult_top.cpp:21->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 532 'fmul' 'bc_3' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 8.41>
ST_17 : Operation 533 [1/4] (6.43ns)   --->   "%p_val_assign_6 = fadd float %p_val_assign_4, %p_val_assign_2" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 533 'fadd' 'p_val_assign_6' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 534 [1/4] (6.43ns)   --->   "%p_val_assign_7 = fadd float %p_val_assign_5, %p_val_assign_3" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 534 'fadd' 'p_val_assign_7' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 535 [1/4] (6.43ns)   --->   "%p_val_assign_8 = fsub float %ac_2, %bd_2" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 535 'fsub' 'p_val_assign_8' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 536 [1/4] (6.43ns)   --->   "%p_val_assign_9 = fadd float %bc_2, %ad_2" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 536 'fadd' 'p_val_assign_9' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 537 [1/2] (8.41ns)   --->   "%ac_3 = fmul float %a_M_real1_load_1, %a_M_imag32_load_1" [dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 537 'fmul' 'ac_3' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 538 [1/2] (8.41ns)   --->   "%ad_3 = fmul float %a_M_real1_load_1, %b_M_imag_1_load_1" [dmm_64x4096/matmult_top.cpp:18->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 538 'fmul' 'ad_3' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 539 [1/2] (8.41ns)   --->   "%bd_3 = fmul float %a_M_imag32_load_1, %b_M_imag_1_load_1" [dmm_64x4096/matmult_top.cpp:20->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 539 'fmul' 'bd_3' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 540 [1/2] (8.41ns)   --->   "%bc_3 = fmul float %a_M_imag32_load_1, %b_M_real_1_load_1" [dmm_64x4096/matmult_top.cpp:21->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 540 'fmul' 'bc_3' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 6.43>
ST_18 : Operation 541 [1/1] (0.00ns)   --->   "%a_M_real2_addr = getelementptr [32 x float]* %a_M_real2, i64 0, i64 %zext_ln45_1" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 541 'getelementptr' 'a_M_real2_addr' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 542 [1/1] (0.00ns)   --->   "%a_M_imag33_addr = getelementptr [32 x float]* %a_M_imag33, i64 0, i64 %zext_ln45_1" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 542 'getelementptr' 'a_M_imag33_addr' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 543 [1/1] (0.00ns)   --->   "%b_M_real_2_addr = getelementptr [32 x float]* %b_M_real_2, i64 0, i64 %zext_ln45" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 543 'getelementptr' 'b_M_real_2_addr' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 544 [1/1] (0.00ns)   --->   "%b_M_imag_2_addr = getelementptr [32 x float]* %b_M_imag_2, i64 0, i64 %zext_ln45" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 544 'getelementptr' 'b_M_imag_2_addr' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 545 [4/4] (6.43ns)   --->   "%p_val_assign_s = fadd float %p_val_assign_8, %p_val_assign_6" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 545 'fadd' 'p_val_assign_s' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 546 [4/4] (6.43ns)   --->   "%p_val_assign_10 = fadd float %p_val_assign_9, %p_val_assign_7" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 546 'fadd' 'p_val_assign_10' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 547 [4/4] (6.43ns)   --->   "%p_val_assign_11 = fsub float %ac_3, %bd_3" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 547 'fsub' 'p_val_assign_11' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 548 [4/4] (6.43ns)   --->   "%p_val_assign_12 = fadd float %bc_3, %ad_3" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 548 'fadd' 'p_val_assign_12' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 549 [2/2] (1.23ns)   --->   "%a_M_real2_load = load float* %a_M_real2_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 549 'load' 'a_M_real2_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_18 : Operation 550 [2/2] (1.23ns)   --->   "%a_M_imag33_load = load float* %a_M_imag33_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 550 'load' 'a_M_imag33_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_18 : Operation 551 [2/2] (1.23ns)   --->   "%b_M_real_2_load = load float* %b_M_real_2_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 551 'load' 'b_M_real_2_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_18 : Operation 552 [2/2] (1.23ns)   --->   "%b_M_imag_2_load = load float* %b_M_imag_2_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 552 'load' 'b_M_imag_2_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 19 <SV = 18> <Delay = 6.43>
ST_19 : Operation 553 [3/4] (6.43ns)   --->   "%p_val_assign_s = fadd float %p_val_assign_8, %p_val_assign_6" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 553 'fadd' 'p_val_assign_s' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 554 [3/4] (6.43ns)   --->   "%p_val_assign_10 = fadd float %p_val_assign_9, %p_val_assign_7" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 554 'fadd' 'p_val_assign_10' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 555 [3/4] (6.43ns)   --->   "%p_val_assign_11 = fsub float %ac_3, %bd_3" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 555 'fsub' 'p_val_assign_11' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 556 [3/4] (6.43ns)   --->   "%p_val_assign_12 = fadd float %bc_3, %ad_3" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 556 'fadd' 'p_val_assign_12' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 557 [1/2] (1.23ns)   --->   "%a_M_real2_load = load float* %a_M_real2_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 557 'load' 'a_M_real2_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_19 : Operation 558 [1/2] (1.23ns)   --->   "%a_M_imag33_load = load float* %a_M_imag33_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 558 'load' 'a_M_imag33_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_19 : Operation 559 [1/2] (1.23ns)   --->   "%b_M_real_2_load = load float* %b_M_real_2_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 559 'load' 'b_M_real_2_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_19 : Operation 560 [1/2] (1.23ns)   --->   "%b_M_imag_2_load = load float* %b_M_imag_2_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 560 'load' 'b_M_imag_2_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 20 <SV = 19> <Delay = 8.41>
ST_20 : Operation 561 [2/4] (6.43ns)   --->   "%p_val_assign_s = fadd float %p_val_assign_8, %p_val_assign_6" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 561 'fadd' 'p_val_assign_s' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 562 [2/4] (6.43ns)   --->   "%p_val_assign_10 = fadd float %p_val_assign_9, %p_val_assign_7" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 562 'fadd' 'p_val_assign_10' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 563 [2/4] (6.43ns)   --->   "%p_val_assign_11 = fsub float %ac_3, %bd_3" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 563 'fsub' 'p_val_assign_11' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 564 [2/4] (6.43ns)   --->   "%p_val_assign_12 = fadd float %bc_3, %ad_3" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 564 'fadd' 'p_val_assign_12' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 565 [2/2] (8.41ns)   --->   "%ac_4 = fmul float %a_M_real2_load, %a_M_imag33_load" [dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 565 'fmul' 'ac_4' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 566 [2/2] (8.41ns)   --->   "%ad_4 = fmul float %a_M_real2_load, %b_M_imag_2_load" [dmm_64x4096/matmult_top.cpp:18->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 566 'fmul' 'ad_4' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 567 [2/2] (8.41ns)   --->   "%bd_4 = fmul float %a_M_imag33_load, %b_M_imag_2_load" [dmm_64x4096/matmult_top.cpp:20->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 567 'fmul' 'bd_4' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 568 [2/2] (8.41ns)   --->   "%bc_4 = fmul float %a_M_imag33_load, %b_M_real_2_load" [dmm_64x4096/matmult_top.cpp:21->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 568 'fmul' 'bc_4' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 8.41>
ST_21 : Operation 569 [1/4] (6.43ns)   --->   "%p_val_assign_s = fadd float %p_val_assign_8, %p_val_assign_6" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 569 'fadd' 'p_val_assign_s' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 570 [1/4] (6.43ns)   --->   "%p_val_assign_10 = fadd float %p_val_assign_9, %p_val_assign_7" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 570 'fadd' 'p_val_assign_10' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 571 [1/4] (6.43ns)   --->   "%p_val_assign_11 = fsub float %ac_3, %bd_3" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 571 'fsub' 'p_val_assign_11' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 572 [1/4] (6.43ns)   --->   "%p_val_assign_12 = fadd float %bc_3, %ad_3" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 572 'fadd' 'p_val_assign_12' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 573 [1/2] (8.41ns)   --->   "%ac_4 = fmul float %a_M_real2_load, %a_M_imag33_load" [dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 573 'fmul' 'ac_4' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 574 [1/2] (8.41ns)   --->   "%ad_4 = fmul float %a_M_real2_load, %b_M_imag_2_load" [dmm_64x4096/matmult_top.cpp:18->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 574 'fmul' 'ad_4' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 575 [1/2] (8.41ns)   --->   "%bd_4 = fmul float %a_M_imag33_load, %b_M_imag_2_load" [dmm_64x4096/matmult_top.cpp:20->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 575 'fmul' 'bd_4' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 576 [1/2] (8.41ns)   --->   "%bc_4 = fmul float %a_M_imag33_load, %b_M_real_2_load" [dmm_64x4096/matmult_top.cpp:21->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 576 'fmul' 'bc_4' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 6.43>
ST_22 : Operation 577 [1/1] (0.00ns)   --->   "%a_M_real2_addr_1 = getelementptr [32 x float]* %a_M_real2, i64 0, i64 %tmp_2" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 577 'getelementptr' 'a_M_real2_addr_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 578 [1/1] (0.00ns)   --->   "%a_M_imag33_addr_1 = getelementptr [32 x float]* %a_M_imag33, i64 0, i64 %tmp_2" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 578 'getelementptr' 'a_M_imag33_addr_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 579 [1/1] (0.00ns)   --->   "%b_M_real_2_addr_1 = getelementptr [32 x float]* %b_M_real_2, i64 0, i64 %zext_ln45_2" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 579 'getelementptr' 'b_M_real_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 580 [1/1] (0.00ns)   --->   "%b_M_imag_2_addr_1 = getelementptr [32 x float]* %b_M_imag_2, i64 0, i64 %zext_ln45_2" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 580 'getelementptr' 'b_M_imag_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 581 [4/4] (6.43ns)   --->   "%p_val_assign_13 = fadd float %p_val_assign_11, %p_val_assign_s" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 581 'fadd' 'p_val_assign_13' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 582 [4/4] (6.43ns)   --->   "%p_val_assign_14 = fadd float %p_val_assign_12, %p_val_assign_10" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 582 'fadd' 'p_val_assign_14' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 583 [4/4] (6.43ns)   --->   "%p_val_assign_15 = fsub float %ac_4, %bd_4" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 583 'fsub' 'p_val_assign_15' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 584 [4/4] (6.43ns)   --->   "%p_val_assign_16 = fadd float %bc_4, %ad_4" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 584 'fadd' 'p_val_assign_16' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 585 [2/2] (1.23ns)   --->   "%a_M_real2_load_1 = load float* %a_M_real2_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 585 'load' 'a_M_real2_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_22 : Operation 586 [2/2] (1.23ns)   --->   "%a_M_imag33_load_1 = load float* %a_M_imag33_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 586 'load' 'a_M_imag33_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_22 : Operation 587 [2/2] (1.23ns)   --->   "%b_M_real_2_load_1 = load float* %b_M_real_2_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 587 'load' 'b_M_real_2_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_22 : Operation 588 [2/2] (1.23ns)   --->   "%b_M_imag_2_load_1 = load float* %b_M_imag_2_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 588 'load' 'b_M_imag_2_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 23 <SV = 22> <Delay = 6.43>
ST_23 : Operation 589 [3/4] (6.43ns)   --->   "%p_val_assign_13 = fadd float %p_val_assign_11, %p_val_assign_s" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 589 'fadd' 'p_val_assign_13' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 590 [3/4] (6.43ns)   --->   "%p_val_assign_14 = fadd float %p_val_assign_12, %p_val_assign_10" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 590 'fadd' 'p_val_assign_14' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 591 [3/4] (6.43ns)   --->   "%p_val_assign_15 = fsub float %ac_4, %bd_4" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 591 'fsub' 'p_val_assign_15' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 592 [3/4] (6.43ns)   --->   "%p_val_assign_16 = fadd float %bc_4, %ad_4" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 592 'fadd' 'p_val_assign_16' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 593 [1/2] (1.23ns)   --->   "%a_M_real2_load_1 = load float* %a_M_real2_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 593 'load' 'a_M_real2_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_23 : Operation 594 [1/2] (1.23ns)   --->   "%a_M_imag33_load_1 = load float* %a_M_imag33_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 594 'load' 'a_M_imag33_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_23 : Operation 595 [1/2] (1.23ns)   --->   "%b_M_real_2_load_1 = load float* %b_M_real_2_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 595 'load' 'b_M_real_2_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_23 : Operation 596 [1/2] (1.23ns)   --->   "%b_M_imag_2_load_1 = load float* %b_M_imag_2_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 596 'load' 'b_M_imag_2_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 24 <SV = 23> <Delay = 8.41>
ST_24 : Operation 597 [2/4] (6.43ns)   --->   "%p_val_assign_13 = fadd float %p_val_assign_11, %p_val_assign_s" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 597 'fadd' 'p_val_assign_13' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 598 [2/4] (6.43ns)   --->   "%p_val_assign_14 = fadd float %p_val_assign_12, %p_val_assign_10" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 598 'fadd' 'p_val_assign_14' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 599 [2/4] (6.43ns)   --->   "%p_val_assign_15 = fsub float %ac_4, %bd_4" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 599 'fsub' 'p_val_assign_15' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 600 [2/4] (6.43ns)   --->   "%p_val_assign_16 = fadd float %bc_4, %ad_4" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 600 'fadd' 'p_val_assign_16' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 601 [2/2] (8.41ns)   --->   "%ac_5 = fmul float %a_M_real2_load_1, %a_M_imag33_load_1" [dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 601 'fmul' 'ac_5' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 602 [2/2] (8.41ns)   --->   "%ad_5 = fmul float %a_M_real2_load_1, %b_M_imag_2_load_1" [dmm_64x4096/matmult_top.cpp:18->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 602 'fmul' 'ad_5' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 603 [2/2] (8.41ns)   --->   "%bd_5 = fmul float %a_M_imag33_load_1, %b_M_imag_2_load_1" [dmm_64x4096/matmult_top.cpp:20->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 603 'fmul' 'bd_5' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 604 [2/2] (8.41ns)   --->   "%bc_5 = fmul float %a_M_imag33_load_1, %b_M_real_2_load_1" [dmm_64x4096/matmult_top.cpp:21->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 604 'fmul' 'bc_5' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 8.41>
ST_25 : Operation 605 [1/4] (6.43ns)   --->   "%p_val_assign_13 = fadd float %p_val_assign_11, %p_val_assign_s" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 605 'fadd' 'p_val_assign_13' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 606 [1/4] (6.43ns)   --->   "%p_val_assign_14 = fadd float %p_val_assign_12, %p_val_assign_10" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 606 'fadd' 'p_val_assign_14' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 607 [1/4] (6.43ns)   --->   "%p_val_assign_15 = fsub float %ac_4, %bd_4" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 607 'fsub' 'p_val_assign_15' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 608 [1/4] (6.43ns)   --->   "%p_val_assign_16 = fadd float %bc_4, %ad_4" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 608 'fadd' 'p_val_assign_16' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 609 [1/2] (8.41ns)   --->   "%ac_5 = fmul float %a_M_real2_load_1, %a_M_imag33_load_1" [dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 609 'fmul' 'ac_5' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 610 [1/2] (8.41ns)   --->   "%ad_5 = fmul float %a_M_real2_load_1, %b_M_imag_2_load_1" [dmm_64x4096/matmult_top.cpp:18->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 610 'fmul' 'ad_5' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 611 [1/2] (8.41ns)   --->   "%bd_5 = fmul float %a_M_imag33_load_1, %b_M_imag_2_load_1" [dmm_64x4096/matmult_top.cpp:20->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 611 'fmul' 'bd_5' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 612 [1/2] (8.41ns)   --->   "%bc_5 = fmul float %a_M_imag33_load_1, %b_M_real_2_load_1" [dmm_64x4096/matmult_top.cpp:21->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 612 'fmul' 'bc_5' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 6.43>
ST_26 : Operation 613 [1/1] (0.00ns)   --->   "%a_M_real3_addr = getelementptr [32 x float]* %a_M_real3, i64 0, i64 %zext_ln45_1" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 613 'getelementptr' 'a_M_real3_addr' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 614 [1/1] (0.00ns)   --->   "%a_M_imag34_addr = getelementptr [32 x float]* %a_M_imag34, i64 0, i64 %zext_ln45_1" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 614 'getelementptr' 'a_M_imag34_addr' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 615 [1/1] (0.00ns)   --->   "%b_M_real_3_addr = getelementptr [32 x float]* %b_M_real_3, i64 0, i64 %zext_ln45" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 615 'getelementptr' 'b_M_real_3_addr' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 616 [1/1] (0.00ns)   --->   "%b_M_imag_3_addr = getelementptr [32 x float]* %b_M_imag_3, i64 0, i64 %zext_ln45" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 616 'getelementptr' 'b_M_imag_3_addr' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 617 [4/4] (6.43ns)   --->   "%p_val_assign_17 = fadd float %p_val_assign_15, %p_val_assign_13" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 617 'fadd' 'p_val_assign_17' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 618 [4/4] (6.43ns)   --->   "%p_val_assign_18 = fadd float %p_val_assign_16, %p_val_assign_14" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 618 'fadd' 'p_val_assign_18' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 619 [4/4] (6.43ns)   --->   "%p_val_assign_19 = fsub float %ac_5, %bd_5" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 619 'fsub' 'p_val_assign_19' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 620 [4/4] (6.43ns)   --->   "%p_val_assign_20 = fadd float %bc_5, %ad_5" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 620 'fadd' 'p_val_assign_20' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 621 [2/2] (1.23ns)   --->   "%a_M_real3_load = load float* %a_M_real3_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 621 'load' 'a_M_real3_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_26 : Operation 622 [2/2] (1.23ns)   --->   "%a_M_imag34_load = load float* %a_M_imag34_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 622 'load' 'a_M_imag34_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_26 : Operation 623 [2/2] (1.23ns)   --->   "%b_M_real_3_load = load float* %b_M_real_3_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 623 'load' 'b_M_real_3_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_26 : Operation 624 [2/2] (1.23ns)   --->   "%b_M_imag_3_load = load float* %b_M_imag_3_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 624 'load' 'b_M_imag_3_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 27 <SV = 26> <Delay = 6.43>
ST_27 : Operation 625 [3/4] (6.43ns)   --->   "%p_val_assign_17 = fadd float %p_val_assign_15, %p_val_assign_13" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 625 'fadd' 'p_val_assign_17' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 626 [3/4] (6.43ns)   --->   "%p_val_assign_18 = fadd float %p_val_assign_16, %p_val_assign_14" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 626 'fadd' 'p_val_assign_18' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 627 [3/4] (6.43ns)   --->   "%p_val_assign_19 = fsub float %ac_5, %bd_5" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 627 'fsub' 'p_val_assign_19' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 628 [3/4] (6.43ns)   --->   "%p_val_assign_20 = fadd float %bc_5, %ad_5" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 628 'fadd' 'p_val_assign_20' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 629 [1/2] (1.23ns)   --->   "%a_M_real3_load = load float* %a_M_real3_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 629 'load' 'a_M_real3_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_27 : Operation 630 [1/2] (1.23ns)   --->   "%a_M_imag34_load = load float* %a_M_imag34_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 630 'load' 'a_M_imag34_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_27 : Operation 631 [1/2] (1.23ns)   --->   "%b_M_real_3_load = load float* %b_M_real_3_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 631 'load' 'b_M_real_3_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_27 : Operation 632 [1/2] (1.23ns)   --->   "%b_M_imag_3_load = load float* %b_M_imag_3_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 632 'load' 'b_M_imag_3_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 28 <SV = 27> <Delay = 8.41>
ST_28 : Operation 633 [2/4] (6.43ns)   --->   "%p_val_assign_17 = fadd float %p_val_assign_15, %p_val_assign_13" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 633 'fadd' 'p_val_assign_17' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 634 [2/4] (6.43ns)   --->   "%p_val_assign_18 = fadd float %p_val_assign_16, %p_val_assign_14" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 634 'fadd' 'p_val_assign_18' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 635 [2/4] (6.43ns)   --->   "%p_val_assign_19 = fsub float %ac_5, %bd_5" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 635 'fsub' 'p_val_assign_19' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 636 [2/4] (6.43ns)   --->   "%p_val_assign_20 = fadd float %bc_5, %ad_5" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 636 'fadd' 'p_val_assign_20' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 637 [2/2] (8.41ns)   --->   "%ac_6 = fmul float %a_M_real3_load, %a_M_imag34_load" [dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 637 'fmul' 'ac_6' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 638 [2/2] (8.41ns)   --->   "%ad_6 = fmul float %a_M_real3_load, %b_M_imag_3_load" [dmm_64x4096/matmult_top.cpp:18->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 638 'fmul' 'ad_6' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 639 [2/2] (8.41ns)   --->   "%bd_6 = fmul float %a_M_imag34_load, %b_M_imag_3_load" [dmm_64x4096/matmult_top.cpp:20->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 639 'fmul' 'bd_6' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 640 [2/2] (8.41ns)   --->   "%bc_6 = fmul float %a_M_imag34_load, %b_M_real_3_load" [dmm_64x4096/matmult_top.cpp:21->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 640 'fmul' 'bc_6' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 8.41>
ST_29 : Operation 641 [1/4] (6.43ns)   --->   "%p_val_assign_17 = fadd float %p_val_assign_15, %p_val_assign_13" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 641 'fadd' 'p_val_assign_17' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 642 [1/4] (6.43ns)   --->   "%p_val_assign_18 = fadd float %p_val_assign_16, %p_val_assign_14" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 642 'fadd' 'p_val_assign_18' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 643 [1/4] (6.43ns)   --->   "%p_val_assign_19 = fsub float %ac_5, %bd_5" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 643 'fsub' 'p_val_assign_19' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 644 [1/4] (6.43ns)   --->   "%p_val_assign_20 = fadd float %bc_5, %ad_5" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 644 'fadd' 'p_val_assign_20' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 645 [1/2] (8.41ns)   --->   "%ac_6 = fmul float %a_M_real3_load, %a_M_imag34_load" [dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 645 'fmul' 'ac_6' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 646 [1/2] (8.41ns)   --->   "%ad_6 = fmul float %a_M_real3_load, %b_M_imag_3_load" [dmm_64x4096/matmult_top.cpp:18->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 646 'fmul' 'ad_6' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 647 [1/2] (8.41ns)   --->   "%bd_6 = fmul float %a_M_imag34_load, %b_M_imag_3_load" [dmm_64x4096/matmult_top.cpp:20->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 647 'fmul' 'bd_6' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 648 [1/2] (8.41ns)   --->   "%bc_6 = fmul float %a_M_imag34_load, %b_M_real_3_load" [dmm_64x4096/matmult_top.cpp:21->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 648 'fmul' 'bc_6' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 6.43>
ST_30 : Operation 649 [1/1] (0.00ns)   --->   "%a_M_real3_addr_1 = getelementptr [32 x float]* %a_M_real3, i64 0, i64 %tmp_2" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 649 'getelementptr' 'a_M_real3_addr_1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 650 [1/1] (0.00ns)   --->   "%a_M_imag34_addr_1 = getelementptr [32 x float]* %a_M_imag34, i64 0, i64 %tmp_2" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 650 'getelementptr' 'a_M_imag34_addr_1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 651 [1/1] (0.00ns)   --->   "%b_M_real_3_addr_1 = getelementptr [32 x float]* %b_M_real_3, i64 0, i64 %zext_ln45_2" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 651 'getelementptr' 'b_M_real_3_addr_1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 652 [1/1] (0.00ns)   --->   "%b_M_imag_3_addr_1 = getelementptr [32 x float]* %b_M_imag_3, i64 0, i64 %zext_ln45_2" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 652 'getelementptr' 'b_M_imag_3_addr_1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 653 [4/4] (6.43ns)   --->   "%p_val_assign_21 = fadd float %p_val_assign_19, %p_val_assign_17" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 653 'fadd' 'p_val_assign_21' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 654 [4/4] (6.43ns)   --->   "%p_val_assign_22 = fadd float %p_val_assign_20, %p_val_assign_18" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 654 'fadd' 'p_val_assign_22' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 655 [4/4] (6.43ns)   --->   "%p_val_assign_23 = fsub float %ac_6, %bd_6" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 655 'fsub' 'p_val_assign_23' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 656 [4/4] (6.43ns)   --->   "%p_val_assign_24 = fadd float %bc_6, %ad_6" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 656 'fadd' 'p_val_assign_24' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 657 [2/2] (1.23ns)   --->   "%a_M_real3_load_1 = load float* %a_M_real3_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 657 'load' 'a_M_real3_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_30 : Operation 658 [2/2] (1.23ns)   --->   "%a_M_imag34_load_1 = load float* %a_M_imag34_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 658 'load' 'a_M_imag34_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_30 : Operation 659 [2/2] (1.23ns)   --->   "%b_M_real_3_load_1 = load float* %b_M_real_3_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 659 'load' 'b_M_real_3_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_30 : Operation 660 [2/2] (1.23ns)   --->   "%b_M_imag_3_load_1 = load float* %b_M_imag_3_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 660 'load' 'b_M_imag_3_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 31 <SV = 30> <Delay = 6.43>
ST_31 : Operation 661 [3/4] (6.43ns)   --->   "%p_val_assign_21 = fadd float %p_val_assign_19, %p_val_assign_17" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 661 'fadd' 'p_val_assign_21' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 662 [3/4] (6.43ns)   --->   "%p_val_assign_22 = fadd float %p_val_assign_20, %p_val_assign_18" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 662 'fadd' 'p_val_assign_22' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 663 [3/4] (6.43ns)   --->   "%p_val_assign_23 = fsub float %ac_6, %bd_6" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 663 'fsub' 'p_val_assign_23' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 664 [3/4] (6.43ns)   --->   "%p_val_assign_24 = fadd float %bc_6, %ad_6" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 664 'fadd' 'p_val_assign_24' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 665 [1/2] (1.23ns)   --->   "%a_M_real3_load_1 = load float* %a_M_real3_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 665 'load' 'a_M_real3_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_31 : Operation 666 [1/2] (1.23ns)   --->   "%a_M_imag34_load_1 = load float* %a_M_imag34_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 666 'load' 'a_M_imag34_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_31 : Operation 667 [1/2] (1.23ns)   --->   "%b_M_real_3_load_1 = load float* %b_M_real_3_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 667 'load' 'b_M_real_3_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_31 : Operation 668 [1/2] (1.23ns)   --->   "%b_M_imag_3_load_1 = load float* %b_M_imag_3_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 668 'load' 'b_M_imag_3_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 32 <SV = 31> <Delay = 8.41>
ST_32 : Operation 669 [2/4] (6.43ns)   --->   "%p_val_assign_21 = fadd float %p_val_assign_19, %p_val_assign_17" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 669 'fadd' 'p_val_assign_21' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 670 [2/4] (6.43ns)   --->   "%p_val_assign_22 = fadd float %p_val_assign_20, %p_val_assign_18" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 670 'fadd' 'p_val_assign_22' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 671 [2/4] (6.43ns)   --->   "%p_val_assign_23 = fsub float %ac_6, %bd_6" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 671 'fsub' 'p_val_assign_23' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 672 [2/4] (6.43ns)   --->   "%p_val_assign_24 = fadd float %bc_6, %ad_6" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 672 'fadd' 'p_val_assign_24' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 673 [2/2] (8.41ns)   --->   "%ac_7 = fmul float %a_M_real3_load_1, %a_M_imag34_load_1" [dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 673 'fmul' 'ac_7' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 674 [2/2] (8.41ns)   --->   "%ad_7 = fmul float %a_M_real3_load_1, %b_M_imag_3_load_1" [dmm_64x4096/matmult_top.cpp:18->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 674 'fmul' 'ad_7' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 675 [2/2] (8.41ns)   --->   "%bd_7 = fmul float %a_M_imag34_load_1, %b_M_imag_3_load_1" [dmm_64x4096/matmult_top.cpp:20->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 675 'fmul' 'bd_7' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 676 [2/2] (8.41ns)   --->   "%bc_7 = fmul float %a_M_imag34_load_1, %b_M_real_3_load_1" [dmm_64x4096/matmult_top.cpp:21->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 676 'fmul' 'bc_7' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 8.41>
ST_33 : Operation 677 [1/4] (6.43ns)   --->   "%p_val_assign_21 = fadd float %p_val_assign_19, %p_val_assign_17" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 677 'fadd' 'p_val_assign_21' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 678 [1/4] (6.43ns)   --->   "%p_val_assign_22 = fadd float %p_val_assign_20, %p_val_assign_18" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 678 'fadd' 'p_val_assign_22' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 679 [1/4] (6.43ns)   --->   "%p_val_assign_23 = fsub float %ac_6, %bd_6" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 679 'fsub' 'p_val_assign_23' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 680 [1/4] (6.43ns)   --->   "%p_val_assign_24 = fadd float %bc_6, %ad_6" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 680 'fadd' 'p_val_assign_24' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 681 [1/2] (8.41ns)   --->   "%ac_7 = fmul float %a_M_real3_load_1, %a_M_imag34_load_1" [dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 681 'fmul' 'ac_7' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 682 [1/2] (8.41ns)   --->   "%ad_7 = fmul float %a_M_real3_load_1, %b_M_imag_3_load_1" [dmm_64x4096/matmult_top.cpp:18->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 682 'fmul' 'ad_7' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 683 [1/2] (8.41ns)   --->   "%bd_7 = fmul float %a_M_imag34_load_1, %b_M_imag_3_load_1" [dmm_64x4096/matmult_top.cpp:20->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 683 'fmul' 'bd_7' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 684 [1/2] (8.41ns)   --->   "%bc_7 = fmul float %a_M_imag34_load_1, %b_M_real_3_load_1" [dmm_64x4096/matmult_top.cpp:21->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 684 'fmul' 'bc_7' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 6.43>
ST_34 : Operation 685 [1/1] (0.00ns)   --->   "%a_M_real4_addr = getelementptr [32 x float]* %a_M_real4, i64 0, i64 %zext_ln45_1" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 685 'getelementptr' 'a_M_real4_addr' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 686 [1/1] (0.00ns)   --->   "%a_M_imag35_addr = getelementptr [32 x float]* %a_M_imag35, i64 0, i64 %zext_ln45_1" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 686 'getelementptr' 'a_M_imag35_addr' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 687 [1/1] (0.00ns)   --->   "%b_M_real_4_addr = getelementptr [32 x float]* %b_M_real_4, i64 0, i64 %zext_ln45" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 687 'getelementptr' 'b_M_real_4_addr' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 688 [1/1] (0.00ns)   --->   "%b_M_imag_4_addr = getelementptr [32 x float]* %b_M_imag_4, i64 0, i64 %zext_ln45" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 688 'getelementptr' 'b_M_imag_4_addr' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 689 [4/4] (6.43ns)   --->   "%p_val_assign_25 = fadd float %p_val_assign_23, %p_val_assign_21" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 689 'fadd' 'p_val_assign_25' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 690 [4/4] (6.43ns)   --->   "%p_val_assign_26 = fadd float %p_val_assign_24, %p_val_assign_22" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 690 'fadd' 'p_val_assign_26' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 691 [4/4] (6.43ns)   --->   "%p_val_assign_27 = fsub float %ac_7, %bd_7" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 691 'fsub' 'p_val_assign_27' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 692 [4/4] (6.43ns)   --->   "%p_val_assign_28 = fadd float %bc_7, %ad_7" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 692 'fadd' 'p_val_assign_28' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 693 [2/2] (1.23ns)   --->   "%a_M_real4_load = load float* %a_M_real4_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 693 'load' 'a_M_real4_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_34 : Operation 694 [2/2] (1.23ns)   --->   "%a_M_imag35_load = load float* %a_M_imag35_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 694 'load' 'a_M_imag35_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_34 : Operation 695 [2/2] (1.23ns)   --->   "%b_M_real_4_load = load float* %b_M_real_4_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 695 'load' 'b_M_real_4_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_34 : Operation 696 [2/2] (1.23ns)   --->   "%b_M_imag_4_load = load float* %b_M_imag_4_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 696 'load' 'b_M_imag_4_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 35 <SV = 34> <Delay = 6.43>
ST_35 : Operation 697 [3/4] (6.43ns)   --->   "%p_val_assign_25 = fadd float %p_val_assign_23, %p_val_assign_21" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 697 'fadd' 'p_val_assign_25' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 698 [3/4] (6.43ns)   --->   "%p_val_assign_26 = fadd float %p_val_assign_24, %p_val_assign_22" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 698 'fadd' 'p_val_assign_26' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 699 [3/4] (6.43ns)   --->   "%p_val_assign_27 = fsub float %ac_7, %bd_7" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 699 'fsub' 'p_val_assign_27' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 700 [3/4] (6.43ns)   --->   "%p_val_assign_28 = fadd float %bc_7, %ad_7" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 700 'fadd' 'p_val_assign_28' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 701 [1/2] (1.23ns)   --->   "%a_M_real4_load = load float* %a_M_real4_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 701 'load' 'a_M_real4_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_35 : Operation 702 [1/2] (1.23ns)   --->   "%a_M_imag35_load = load float* %a_M_imag35_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 702 'load' 'a_M_imag35_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_35 : Operation 703 [1/2] (1.23ns)   --->   "%b_M_real_4_load = load float* %b_M_real_4_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 703 'load' 'b_M_real_4_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_35 : Operation 704 [1/2] (1.23ns)   --->   "%b_M_imag_4_load = load float* %b_M_imag_4_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 704 'load' 'b_M_imag_4_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 36 <SV = 35> <Delay = 8.41>
ST_36 : Operation 705 [2/4] (6.43ns)   --->   "%p_val_assign_25 = fadd float %p_val_assign_23, %p_val_assign_21" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 705 'fadd' 'p_val_assign_25' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 706 [2/4] (6.43ns)   --->   "%p_val_assign_26 = fadd float %p_val_assign_24, %p_val_assign_22" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 706 'fadd' 'p_val_assign_26' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 707 [2/4] (6.43ns)   --->   "%p_val_assign_27 = fsub float %ac_7, %bd_7" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 707 'fsub' 'p_val_assign_27' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 708 [2/4] (6.43ns)   --->   "%p_val_assign_28 = fadd float %bc_7, %ad_7" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 708 'fadd' 'p_val_assign_28' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 709 [2/2] (8.41ns)   --->   "%ac_8 = fmul float %a_M_real4_load, %a_M_imag35_load" [dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 709 'fmul' 'ac_8' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 710 [2/2] (8.41ns)   --->   "%ad_8 = fmul float %a_M_real4_load, %b_M_imag_4_load" [dmm_64x4096/matmult_top.cpp:18->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 710 'fmul' 'ad_8' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 711 [2/2] (8.41ns)   --->   "%bd_8 = fmul float %a_M_imag35_load, %b_M_imag_4_load" [dmm_64x4096/matmult_top.cpp:20->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 711 'fmul' 'bd_8' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 712 [2/2] (8.41ns)   --->   "%bc_8 = fmul float %a_M_imag35_load, %b_M_real_4_load" [dmm_64x4096/matmult_top.cpp:21->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 712 'fmul' 'bc_8' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 8.41>
ST_37 : Operation 713 [1/4] (6.43ns)   --->   "%p_val_assign_25 = fadd float %p_val_assign_23, %p_val_assign_21" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 713 'fadd' 'p_val_assign_25' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 714 [1/4] (6.43ns)   --->   "%p_val_assign_26 = fadd float %p_val_assign_24, %p_val_assign_22" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 714 'fadd' 'p_val_assign_26' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 715 [1/4] (6.43ns)   --->   "%p_val_assign_27 = fsub float %ac_7, %bd_7" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 715 'fsub' 'p_val_assign_27' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 716 [1/4] (6.43ns)   --->   "%p_val_assign_28 = fadd float %bc_7, %ad_7" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 716 'fadd' 'p_val_assign_28' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 717 [1/2] (8.41ns)   --->   "%ac_8 = fmul float %a_M_real4_load, %a_M_imag35_load" [dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 717 'fmul' 'ac_8' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 718 [1/2] (8.41ns)   --->   "%ad_8 = fmul float %a_M_real4_load, %b_M_imag_4_load" [dmm_64x4096/matmult_top.cpp:18->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 718 'fmul' 'ad_8' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 719 [1/2] (8.41ns)   --->   "%bd_8 = fmul float %a_M_imag35_load, %b_M_imag_4_load" [dmm_64x4096/matmult_top.cpp:20->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 719 'fmul' 'bd_8' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 720 [1/2] (8.41ns)   --->   "%bc_8 = fmul float %a_M_imag35_load, %b_M_real_4_load" [dmm_64x4096/matmult_top.cpp:21->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 720 'fmul' 'bc_8' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 6.43>
ST_38 : Operation 721 [1/1] (0.00ns)   --->   "%a_M_real4_addr_1 = getelementptr [32 x float]* %a_M_real4, i64 0, i64 %tmp_2" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 721 'getelementptr' 'a_M_real4_addr_1' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 722 [1/1] (0.00ns)   --->   "%a_M_imag35_addr_1 = getelementptr [32 x float]* %a_M_imag35, i64 0, i64 %tmp_2" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 722 'getelementptr' 'a_M_imag35_addr_1' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 723 [1/1] (0.00ns)   --->   "%b_M_real_4_addr_1 = getelementptr [32 x float]* %b_M_real_4, i64 0, i64 %zext_ln45_2" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 723 'getelementptr' 'b_M_real_4_addr_1' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 724 [1/1] (0.00ns)   --->   "%b_M_imag_4_addr_1 = getelementptr [32 x float]* %b_M_imag_4, i64 0, i64 %zext_ln45_2" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 724 'getelementptr' 'b_M_imag_4_addr_1' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 725 [4/4] (6.43ns)   --->   "%p_val_assign_29 = fadd float %p_val_assign_27, %p_val_assign_25" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 725 'fadd' 'p_val_assign_29' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 726 [4/4] (6.43ns)   --->   "%p_val_assign_30 = fadd float %p_val_assign_28, %p_val_assign_26" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 726 'fadd' 'p_val_assign_30' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 727 [4/4] (6.43ns)   --->   "%p_val_assign_31 = fsub float %ac_8, %bd_8" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 727 'fsub' 'p_val_assign_31' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 728 [4/4] (6.43ns)   --->   "%p_val_assign_32 = fadd float %bc_8, %ad_8" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 728 'fadd' 'p_val_assign_32' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 729 [2/2] (1.23ns)   --->   "%a_M_real4_load_1 = load float* %a_M_real4_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 729 'load' 'a_M_real4_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_38 : Operation 730 [2/2] (1.23ns)   --->   "%a_M_imag35_load_1 = load float* %a_M_imag35_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 730 'load' 'a_M_imag35_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_38 : Operation 731 [2/2] (1.23ns)   --->   "%b_M_real_4_load_1 = load float* %b_M_real_4_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 731 'load' 'b_M_real_4_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_38 : Operation 732 [2/2] (1.23ns)   --->   "%b_M_imag_4_load_1 = load float* %b_M_imag_4_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 732 'load' 'b_M_imag_4_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 39 <SV = 38> <Delay = 6.43>
ST_39 : Operation 733 [3/4] (6.43ns)   --->   "%p_val_assign_29 = fadd float %p_val_assign_27, %p_val_assign_25" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 733 'fadd' 'p_val_assign_29' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 734 [3/4] (6.43ns)   --->   "%p_val_assign_30 = fadd float %p_val_assign_28, %p_val_assign_26" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 734 'fadd' 'p_val_assign_30' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 735 [3/4] (6.43ns)   --->   "%p_val_assign_31 = fsub float %ac_8, %bd_8" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 735 'fsub' 'p_val_assign_31' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 736 [3/4] (6.43ns)   --->   "%p_val_assign_32 = fadd float %bc_8, %ad_8" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 736 'fadd' 'p_val_assign_32' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 737 [1/2] (1.23ns)   --->   "%a_M_real4_load_1 = load float* %a_M_real4_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 737 'load' 'a_M_real4_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_39 : Operation 738 [1/2] (1.23ns)   --->   "%a_M_imag35_load_1 = load float* %a_M_imag35_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 738 'load' 'a_M_imag35_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_39 : Operation 739 [1/2] (1.23ns)   --->   "%b_M_real_4_load_1 = load float* %b_M_real_4_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 739 'load' 'b_M_real_4_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_39 : Operation 740 [1/2] (1.23ns)   --->   "%b_M_imag_4_load_1 = load float* %b_M_imag_4_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 740 'load' 'b_M_imag_4_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 40 <SV = 39> <Delay = 8.41>
ST_40 : Operation 741 [2/4] (6.43ns)   --->   "%p_val_assign_29 = fadd float %p_val_assign_27, %p_val_assign_25" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 741 'fadd' 'p_val_assign_29' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 742 [2/4] (6.43ns)   --->   "%p_val_assign_30 = fadd float %p_val_assign_28, %p_val_assign_26" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 742 'fadd' 'p_val_assign_30' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 743 [2/4] (6.43ns)   --->   "%p_val_assign_31 = fsub float %ac_8, %bd_8" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 743 'fsub' 'p_val_assign_31' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 744 [2/4] (6.43ns)   --->   "%p_val_assign_32 = fadd float %bc_8, %ad_8" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 744 'fadd' 'p_val_assign_32' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 745 [2/2] (8.41ns)   --->   "%ac_9 = fmul float %a_M_real4_load_1, %a_M_imag35_load_1" [dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 745 'fmul' 'ac_9' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 746 [2/2] (8.41ns)   --->   "%ad_9 = fmul float %a_M_real4_load_1, %b_M_imag_4_load_1" [dmm_64x4096/matmult_top.cpp:18->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 746 'fmul' 'ad_9' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 747 [2/2] (8.41ns)   --->   "%bd_9 = fmul float %a_M_imag35_load_1, %b_M_imag_4_load_1" [dmm_64x4096/matmult_top.cpp:20->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 747 'fmul' 'bd_9' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 748 [2/2] (8.41ns)   --->   "%bc_9 = fmul float %a_M_imag35_load_1, %b_M_real_4_load_1" [dmm_64x4096/matmult_top.cpp:21->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 748 'fmul' 'bc_9' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 8.41>
ST_41 : Operation 749 [1/4] (6.43ns)   --->   "%p_val_assign_29 = fadd float %p_val_assign_27, %p_val_assign_25" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 749 'fadd' 'p_val_assign_29' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 750 [1/4] (6.43ns)   --->   "%p_val_assign_30 = fadd float %p_val_assign_28, %p_val_assign_26" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 750 'fadd' 'p_val_assign_30' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 751 [1/4] (6.43ns)   --->   "%p_val_assign_31 = fsub float %ac_8, %bd_8" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 751 'fsub' 'p_val_assign_31' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 752 [1/4] (6.43ns)   --->   "%p_val_assign_32 = fadd float %bc_8, %ad_8" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 752 'fadd' 'p_val_assign_32' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 753 [1/2] (8.41ns)   --->   "%ac_9 = fmul float %a_M_real4_load_1, %a_M_imag35_load_1" [dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 753 'fmul' 'ac_9' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 754 [1/2] (8.41ns)   --->   "%ad_9 = fmul float %a_M_real4_load_1, %b_M_imag_4_load_1" [dmm_64x4096/matmult_top.cpp:18->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 754 'fmul' 'ad_9' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 755 [1/2] (8.41ns)   --->   "%bd_9 = fmul float %a_M_imag35_load_1, %b_M_imag_4_load_1" [dmm_64x4096/matmult_top.cpp:20->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 755 'fmul' 'bd_9' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 756 [1/2] (8.41ns)   --->   "%bc_9 = fmul float %a_M_imag35_load_1, %b_M_real_4_load_1" [dmm_64x4096/matmult_top.cpp:21->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 756 'fmul' 'bc_9' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 6.43>
ST_42 : Operation 757 [1/1] (0.00ns)   --->   "%a_M_real5_addr = getelementptr [32 x float]* %a_M_real5, i64 0, i64 %zext_ln45_1" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 757 'getelementptr' 'a_M_real5_addr' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 758 [1/1] (0.00ns)   --->   "%a_M_imag36_addr = getelementptr [32 x float]* %a_M_imag36, i64 0, i64 %zext_ln45_1" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 758 'getelementptr' 'a_M_imag36_addr' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 759 [1/1] (0.00ns)   --->   "%b_M_real_5_addr = getelementptr [32 x float]* %b_M_real_5, i64 0, i64 %zext_ln45" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 759 'getelementptr' 'b_M_real_5_addr' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 760 [1/1] (0.00ns)   --->   "%b_M_imag_5_addr = getelementptr [32 x float]* %b_M_imag_5, i64 0, i64 %zext_ln45" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 760 'getelementptr' 'b_M_imag_5_addr' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 761 [4/4] (6.43ns)   --->   "%p_val_assign_33 = fadd float %p_val_assign_31, %p_val_assign_29" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 761 'fadd' 'p_val_assign_33' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 762 [4/4] (6.43ns)   --->   "%p_val_assign_34 = fadd float %p_val_assign_32, %p_val_assign_30" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 762 'fadd' 'p_val_assign_34' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 763 [4/4] (6.43ns)   --->   "%p_val_assign_35 = fsub float %ac_9, %bd_9" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 763 'fsub' 'p_val_assign_35' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 764 [4/4] (6.43ns)   --->   "%p_val_assign_36 = fadd float %bc_9, %ad_9" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 764 'fadd' 'p_val_assign_36' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 765 [2/2] (1.23ns)   --->   "%a_M_real5_load = load float* %a_M_real5_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 765 'load' 'a_M_real5_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_42 : Operation 766 [2/2] (1.23ns)   --->   "%a_M_imag36_load = load float* %a_M_imag36_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 766 'load' 'a_M_imag36_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_42 : Operation 767 [2/2] (1.23ns)   --->   "%b_M_real_5_load = load float* %b_M_real_5_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 767 'load' 'b_M_real_5_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_42 : Operation 768 [2/2] (1.23ns)   --->   "%b_M_imag_5_load = load float* %b_M_imag_5_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 768 'load' 'b_M_imag_5_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 43 <SV = 42> <Delay = 6.43>
ST_43 : Operation 769 [3/4] (6.43ns)   --->   "%p_val_assign_33 = fadd float %p_val_assign_31, %p_val_assign_29" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 769 'fadd' 'p_val_assign_33' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 770 [3/4] (6.43ns)   --->   "%p_val_assign_34 = fadd float %p_val_assign_32, %p_val_assign_30" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 770 'fadd' 'p_val_assign_34' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 771 [3/4] (6.43ns)   --->   "%p_val_assign_35 = fsub float %ac_9, %bd_9" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 771 'fsub' 'p_val_assign_35' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 772 [3/4] (6.43ns)   --->   "%p_val_assign_36 = fadd float %bc_9, %ad_9" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 772 'fadd' 'p_val_assign_36' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 773 [1/2] (1.23ns)   --->   "%a_M_real5_load = load float* %a_M_real5_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 773 'load' 'a_M_real5_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_43 : Operation 774 [1/2] (1.23ns)   --->   "%a_M_imag36_load = load float* %a_M_imag36_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 774 'load' 'a_M_imag36_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_43 : Operation 775 [1/2] (1.23ns)   --->   "%b_M_real_5_load = load float* %b_M_real_5_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 775 'load' 'b_M_real_5_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_43 : Operation 776 [1/2] (1.23ns)   --->   "%b_M_imag_5_load = load float* %b_M_imag_5_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 776 'load' 'b_M_imag_5_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 44 <SV = 43> <Delay = 8.41>
ST_44 : Operation 777 [2/4] (6.43ns)   --->   "%p_val_assign_33 = fadd float %p_val_assign_31, %p_val_assign_29" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 777 'fadd' 'p_val_assign_33' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 778 [2/4] (6.43ns)   --->   "%p_val_assign_34 = fadd float %p_val_assign_32, %p_val_assign_30" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 778 'fadd' 'p_val_assign_34' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 779 [2/4] (6.43ns)   --->   "%p_val_assign_35 = fsub float %ac_9, %bd_9" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 779 'fsub' 'p_val_assign_35' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 780 [2/4] (6.43ns)   --->   "%p_val_assign_36 = fadd float %bc_9, %ad_9" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 780 'fadd' 'p_val_assign_36' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 781 [2/2] (8.41ns)   --->   "%ac_s = fmul float %a_M_real5_load, %a_M_imag36_load" [dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 781 'fmul' 'ac_s' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 782 [2/2] (8.41ns)   --->   "%ad_s = fmul float %a_M_real5_load, %b_M_imag_5_load" [dmm_64x4096/matmult_top.cpp:18->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 782 'fmul' 'ad_s' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 783 [2/2] (8.41ns)   --->   "%bd_s = fmul float %a_M_imag36_load, %b_M_imag_5_load" [dmm_64x4096/matmult_top.cpp:20->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 783 'fmul' 'bd_s' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 784 [2/2] (8.41ns)   --->   "%bc_s = fmul float %a_M_imag36_load, %b_M_real_5_load" [dmm_64x4096/matmult_top.cpp:21->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 784 'fmul' 'bc_s' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 8.41>
ST_45 : Operation 785 [1/4] (6.43ns)   --->   "%p_val_assign_33 = fadd float %p_val_assign_31, %p_val_assign_29" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 785 'fadd' 'p_val_assign_33' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 786 [1/4] (6.43ns)   --->   "%p_val_assign_34 = fadd float %p_val_assign_32, %p_val_assign_30" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 786 'fadd' 'p_val_assign_34' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 787 [1/4] (6.43ns)   --->   "%p_val_assign_35 = fsub float %ac_9, %bd_9" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 787 'fsub' 'p_val_assign_35' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 788 [1/4] (6.43ns)   --->   "%p_val_assign_36 = fadd float %bc_9, %ad_9" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 788 'fadd' 'p_val_assign_36' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 789 [1/2] (8.41ns)   --->   "%ac_s = fmul float %a_M_real5_load, %a_M_imag36_load" [dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 789 'fmul' 'ac_s' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 790 [1/2] (8.41ns)   --->   "%ad_s = fmul float %a_M_real5_load, %b_M_imag_5_load" [dmm_64x4096/matmult_top.cpp:18->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 790 'fmul' 'ad_s' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 791 [1/2] (8.41ns)   --->   "%bd_s = fmul float %a_M_imag36_load, %b_M_imag_5_load" [dmm_64x4096/matmult_top.cpp:20->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 791 'fmul' 'bd_s' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 792 [1/2] (8.41ns)   --->   "%bc_s = fmul float %a_M_imag36_load, %b_M_real_5_load" [dmm_64x4096/matmult_top.cpp:21->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 792 'fmul' 'bc_s' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 6.43>
ST_46 : Operation 793 [1/1] (0.00ns)   --->   "%a_M_real5_addr_1 = getelementptr [32 x float]* %a_M_real5, i64 0, i64 %tmp_2" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 793 'getelementptr' 'a_M_real5_addr_1' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 794 [1/1] (0.00ns)   --->   "%a_M_imag36_addr_1 = getelementptr [32 x float]* %a_M_imag36, i64 0, i64 %tmp_2" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 794 'getelementptr' 'a_M_imag36_addr_1' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 795 [1/1] (0.00ns)   --->   "%b_M_real_5_addr_1 = getelementptr [32 x float]* %b_M_real_5, i64 0, i64 %zext_ln45_2" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 795 'getelementptr' 'b_M_real_5_addr_1' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 796 [1/1] (0.00ns)   --->   "%b_M_imag_5_addr_1 = getelementptr [32 x float]* %b_M_imag_5, i64 0, i64 %zext_ln45_2" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 796 'getelementptr' 'b_M_imag_5_addr_1' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 797 [4/4] (6.43ns)   --->   "%p_val_assign_37 = fadd float %p_val_assign_35, %p_val_assign_33" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 797 'fadd' 'p_val_assign_37' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 798 [4/4] (6.43ns)   --->   "%p_val_assign_38 = fadd float %p_val_assign_36, %p_val_assign_34" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 798 'fadd' 'p_val_assign_38' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 799 [4/4] (6.43ns)   --->   "%p_val_assign_39 = fsub float %ac_s, %bd_s" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 799 'fsub' 'p_val_assign_39' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 800 [4/4] (6.43ns)   --->   "%p_val_assign_40 = fadd float %bc_s, %ad_s" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 800 'fadd' 'p_val_assign_40' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 801 [2/2] (1.23ns)   --->   "%a_M_real5_load_1 = load float* %a_M_real5_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 801 'load' 'a_M_real5_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_46 : Operation 802 [2/2] (1.23ns)   --->   "%a_M_imag36_load_1 = load float* %a_M_imag36_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 802 'load' 'a_M_imag36_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_46 : Operation 803 [2/2] (1.23ns)   --->   "%b_M_real_5_load_1 = load float* %b_M_real_5_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 803 'load' 'b_M_real_5_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_46 : Operation 804 [2/2] (1.23ns)   --->   "%b_M_imag_5_load_1 = load float* %b_M_imag_5_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 804 'load' 'b_M_imag_5_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 47 <SV = 46> <Delay = 6.43>
ST_47 : Operation 805 [3/4] (6.43ns)   --->   "%p_val_assign_37 = fadd float %p_val_assign_35, %p_val_assign_33" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 805 'fadd' 'p_val_assign_37' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 806 [3/4] (6.43ns)   --->   "%p_val_assign_38 = fadd float %p_val_assign_36, %p_val_assign_34" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 806 'fadd' 'p_val_assign_38' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 807 [3/4] (6.43ns)   --->   "%p_val_assign_39 = fsub float %ac_s, %bd_s" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 807 'fsub' 'p_val_assign_39' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 808 [3/4] (6.43ns)   --->   "%p_val_assign_40 = fadd float %bc_s, %ad_s" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 808 'fadd' 'p_val_assign_40' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 809 [1/2] (1.23ns)   --->   "%a_M_real5_load_1 = load float* %a_M_real5_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 809 'load' 'a_M_real5_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_47 : Operation 810 [1/2] (1.23ns)   --->   "%a_M_imag36_load_1 = load float* %a_M_imag36_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 810 'load' 'a_M_imag36_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_47 : Operation 811 [1/2] (1.23ns)   --->   "%b_M_real_5_load_1 = load float* %b_M_real_5_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 811 'load' 'b_M_real_5_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_47 : Operation 812 [1/2] (1.23ns)   --->   "%b_M_imag_5_load_1 = load float* %b_M_imag_5_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 812 'load' 'b_M_imag_5_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 48 <SV = 47> <Delay = 8.41>
ST_48 : Operation 813 [2/4] (6.43ns)   --->   "%p_val_assign_37 = fadd float %p_val_assign_35, %p_val_assign_33" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 813 'fadd' 'p_val_assign_37' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 814 [2/4] (6.43ns)   --->   "%p_val_assign_38 = fadd float %p_val_assign_36, %p_val_assign_34" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 814 'fadd' 'p_val_assign_38' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 815 [2/4] (6.43ns)   --->   "%p_val_assign_39 = fsub float %ac_s, %bd_s" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 815 'fsub' 'p_val_assign_39' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 816 [2/4] (6.43ns)   --->   "%p_val_assign_40 = fadd float %bc_s, %ad_s" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 816 'fadd' 'p_val_assign_40' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 817 [2/2] (8.41ns)   --->   "%ac_10 = fmul float %a_M_real5_load_1, %a_M_imag36_load_1" [dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 817 'fmul' 'ac_10' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 818 [2/2] (8.41ns)   --->   "%ad_10 = fmul float %a_M_real5_load_1, %b_M_imag_5_load_1" [dmm_64x4096/matmult_top.cpp:18->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 818 'fmul' 'ad_10' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 819 [2/2] (8.41ns)   --->   "%bd_10 = fmul float %a_M_imag36_load_1, %b_M_imag_5_load_1" [dmm_64x4096/matmult_top.cpp:20->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 819 'fmul' 'bd_10' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 820 [2/2] (8.41ns)   --->   "%bc_10 = fmul float %a_M_imag36_load_1, %b_M_real_5_load_1" [dmm_64x4096/matmult_top.cpp:21->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 820 'fmul' 'bc_10' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 8.41>
ST_49 : Operation 821 [1/4] (6.43ns)   --->   "%p_val_assign_37 = fadd float %p_val_assign_35, %p_val_assign_33" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 821 'fadd' 'p_val_assign_37' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 822 [1/4] (6.43ns)   --->   "%p_val_assign_38 = fadd float %p_val_assign_36, %p_val_assign_34" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 822 'fadd' 'p_val_assign_38' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 823 [1/4] (6.43ns)   --->   "%p_val_assign_39 = fsub float %ac_s, %bd_s" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 823 'fsub' 'p_val_assign_39' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 824 [1/4] (6.43ns)   --->   "%p_val_assign_40 = fadd float %bc_s, %ad_s" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 824 'fadd' 'p_val_assign_40' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 825 [1/2] (8.41ns)   --->   "%ac_10 = fmul float %a_M_real5_load_1, %a_M_imag36_load_1" [dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 825 'fmul' 'ac_10' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 826 [1/2] (8.41ns)   --->   "%ad_10 = fmul float %a_M_real5_load_1, %b_M_imag_5_load_1" [dmm_64x4096/matmult_top.cpp:18->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 826 'fmul' 'ad_10' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 827 [1/2] (8.41ns)   --->   "%bd_10 = fmul float %a_M_imag36_load_1, %b_M_imag_5_load_1" [dmm_64x4096/matmult_top.cpp:20->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 827 'fmul' 'bd_10' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 828 [1/2] (8.41ns)   --->   "%bc_10 = fmul float %a_M_imag36_load_1, %b_M_real_5_load_1" [dmm_64x4096/matmult_top.cpp:21->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 828 'fmul' 'bc_10' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 6.43>
ST_50 : Operation 829 [1/1] (0.00ns)   --->   "%a_M_real6_addr = getelementptr [32 x float]* %a_M_real6, i64 0, i64 %zext_ln45_1" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 829 'getelementptr' 'a_M_real6_addr' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 830 [1/1] (0.00ns)   --->   "%a_M_imag37_addr = getelementptr [32 x float]* %a_M_imag37, i64 0, i64 %zext_ln45_1" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 830 'getelementptr' 'a_M_imag37_addr' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 831 [1/1] (0.00ns)   --->   "%b_M_real_6_addr = getelementptr [32 x float]* %b_M_real_6, i64 0, i64 %zext_ln45" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 831 'getelementptr' 'b_M_real_6_addr' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 832 [1/1] (0.00ns)   --->   "%b_M_imag_6_addr = getelementptr [32 x float]* %b_M_imag_6, i64 0, i64 %zext_ln45" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 832 'getelementptr' 'b_M_imag_6_addr' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 833 [4/4] (6.43ns)   --->   "%p_val_assign_41 = fadd float %p_val_assign_39, %p_val_assign_37" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 833 'fadd' 'p_val_assign_41' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 834 [4/4] (6.43ns)   --->   "%p_val_assign_42 = fadd float %p_val_assign_40, %p_val_assign_38" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 834 'fadd' 'p_val_assign_42' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 835 [4/4] (6.43ns)   --->   "%p_val_assign_43 = fsub float %ac_10, %bd_10" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 835 'fsub' 'p_val_assign_43' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 836 [4/4] (6.43ns)   --->   "%p_val_assign_44 = fadd float %bc_10, %ad_10" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 836 'fadd' 'p_val_assign_44' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 837 [2/2] (1.23ns)   --->   "%a_M_real6_load = load float* %a_M_real6_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 837 'load' 'a_M_real6_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_50 : Operation 838 [2/2] (1.23ns)   --->   "%a_M_imag37_load = load float* %a_M_imag37_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 838 'load' 'a_M_imag37_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_50 : Operation 839 [2/2] (1.23ns)   --->   "%b_M_real_6_load = load float* %b_M_real_6_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 839 'load' 'b_M_real_6_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_50 : Operation 840 [2/2] (1.23ns)   --->   "%b_M_imag_6_load = load float* %b_M_imag_6_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 840 'load' 'b_M_imag_6_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 51 <SV = 50> <Delay = 6.43>
ST_51 : Operation 841 [3/4] (6.43ns)   --->   "%p_val_assign_41 = fadd float %p_val_assign_39, %p_val_assign_37" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 841 'fadd' 'p_val_assign_41' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 842 [3/4] (6.43ns)   --->   "%p_val_assign_42 = fadd float %p_val_assign_40, %p_val_assign_38" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 842 'fadd' 'p_val_assign_42' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 843 [3/4] (6.43ns)   --->   "%p_val_assign_43 = fsub float %ac_10, %bd_10" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 843 'fsub' 'p_val_assign_43' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 844 [3/4] (6.43ns)   --->   "%p_val_assign_44 = fadd float %bc_10, %ad_10" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 844 'fadd' 'p_val_assign_44' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 845 [1/2] (1.23ns)   --->   "%a_M_real6_load = load float* %a_M_real6_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 845 'load' 'a_M_real6_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_51 : Operation 846 [1/2] (1.23ns)   --->   "%a_M_imag37_load = load float* %a_M_imag37_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 846 'load' 'a_M_imag37_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_51 : Operation 847 [1/2] (1.23ns)   --->   "%b_M_real_6_load = load float* %b_M_real_6_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 847 'load' 'b_M_real_6_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_51 : Operation 848 [1/2] (1.23ns)   --->   "%b_M_imag_6_load = load float* %b_M_imag_6_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 848 'load' 'b_M_imag_6_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 52 <SV = 51> <Delay = 8.41>
ST_52 : Operation 849 [2/4] (6.43ns)   --->   "%p_val_assign_41 = fadd float %p_val_assign_39, %p_val_assign_37" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 849 'fadd' 'p_val_assign_41' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 850 [2/4] (6.43ns)   --->   "%p_val_assign_42 = fadd float %p_val_assign_40, %p_val_assign_38" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 850 'fadd' 'p_val_assign_42' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 851 [2/4] (6.43ns)   --->   "%p_val_assign_43 = fsub float %ac_10, %bd_10" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 851 'fsub' 'p_val_assign_43' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 852 [2/4] (6.43ns)   --->   "%p_val_assign_44 = fadd float %bc_10, %ad_10" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 852 'fadd' 'p_val_assign_44' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 853 [2/2] (8.41ns)   --->   "%ac_11 = fmul float %a_M_real6_load, %a_M_imag37_load" [dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 853 'fmul' 'ac_11' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 854 [2/2] (8.41ns)   --->   "%ad_11 = fmul float %a_M_real6_load, %b_M_imag_6_load" [dmm_64x4096/matmult_top.cpp:18->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 854 'fmul' 'ad_11' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 855 [2/2] (8.41ns)   --->   "%bd_11 = fmul float %a_M_imag37_load, %b_M_imag_6_load" [dmm_64x4096/matmult_top.cpp:20->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 855 'fmul' 'bd_11' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 856 [2/2] (8.41ns)   --->   "%bc_11 = fmul float %a_M_imag37_load, %b_M_real_6_load" [dmm_64x4096/matmult_top.cpp:21->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 856 'fmul' 'bc_11' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 8.41>
ST_53 : Operation 857 [1/4] (6.43ns)   --->   "%p_val_assign_41 = fadd float %p_val_assign_39, %p_val_assign_37" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 857 'fadd' 'p_val_assign_41' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 858 [1/4] (6.43ns)   --->   "%p_val_assign_42 = fadd float %p_val_assign_40, %p_val_assign_38" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 858 'fadd' 'p_val_assign_42' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 859 [1/4] (6.43ns)   --->   "%p_val_assign_43 = fsub float %ac_10, %bd_10" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 859 'fsub' 'p_val_assign_43' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 860 [1/4] (6.43ns)   --->   "%p_val_assign_44 = fadd float %bc_10, %ad_10" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 860 'fadd' 'p_val_assign_44' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 861 [1/2] (8.41ns)   --->   "%ac_11 = fmul float %a_M_real6_load, %a_M_imag37_load" [dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 861 'fmul' 'ac_11' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 862 [1/2] (8.41ns)   --->   "%ad_11 = fmul float %a_M_real6_load, %b_M_imag_6_load" [dmm_64x4096/matmult_top.cpp:18->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 862 'fmul' 'ad_11' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 863 [1/2] (8.41ns)   --->   "%bd_11 = fmul float %a_M_imag37_load, %b_M_imag_6_load" [dmm_64x4096/matmult_top.cpp:20->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 863 'fmul' 'bd_11' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 864 [1/2] (8.41ns)   --->   "%bc_11 = fmul float %a_M_imag37_load, %b_M_real_6_load" [dmm_64x4096/matmult_top.cpp:21->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 864 'fmul' 'bc_11' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 6.43>
ST_54 : Operation 865 [1/1] (0.00ns)   --->   "%a_M_real6_addr_1 = getelementptr [32 x float]* %a_M_real6, i64 0, i64 %tmp_2" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 865 'getelementptr' 'a_M_real6_addr_1' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 866 [1/1] (0.00ns)   --->   "%a_M_imag37_addr_1 = getelementptr [32 x float]* %a_M_imag37, i64 0, i64 %tmp_2" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 866 'getelementptr' 'a_M_imag37_addr_1' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 867 [1/1] (0.00ns)   --->   "%b_M_real_6_addr_1 = getelementptr [32 x float]* %b_M_real_6, i64 0, i64 %zext_ln45_2" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 867 'getelementptr' 'b_M_real_6_addr_1' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 868 [1/1] (0.00ns)   --->   "%b_M_imag_6_addr_1 = getelementptr [32 x float]* %b_M_imag_6, i64 0, i64 %zext_ln45_2" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 868 'getelementptr' 'b_M_imag_6_addr_1' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 869 [4/4] (6.43ns)   --->   "%p_val_assign_45 = fadd float %p_val_assign_43, %p_val_assign_41" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 869 'fadd' 'p_val_assign_45' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 870 [4/4] (6.43ns)   --->   "%p_val_assign_46 = fadd float %p_val_assign_44, %p_val_assign_42" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 870 'fadd' 'p_val_assign_46' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 871 [4/4] (6.43ns)   --->   "%p_val_assign_47 = fsub float %ac_11, %bd_11" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 871 'fsub' 'p_val_assign_47' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 872 [4/4] (6.43ns)   --->   "%p_val_assign_48 = fadd float %bc_11, %ad_11" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 872 'fadd' 'p_val_assign_48' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 873 [2/2] (1.23ns)   --->   "%a_M_real6_load_1 = load float* %a_M_real6_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 873 'load' 'a_M_real6_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_54 : Operation 874 [2/2] (1.23ns)   --->   "%a_M_imag37_load_1 = load float* %a_M_imag37_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 874 'load' 'a_M_imag37_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_54 : Operation 875 [2/2] (1.23ns)   --->   "%b_M_real_6_load_1 = load float* %b_M_real_6_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 875 'load' 'b_M_real_6_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_54 : Operation 876 [2/2] (1.23ns)   --->   "%b_M_imag_6_load_1 = load float* %b_M_imag_6_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 876 'load' 'b_M_imag_6_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 55 <SV = 54> <Delay = 6.43>
ST_55 : Operation 877 [3/4] (6.43ns)   --->   "%p_val_assign_45 = fadd float %p_val_assign_43, %p_val_assign_41" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 877 'fadd' 'p_val_assign_45' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 878 [3/4] (6.43ns)   --->   "%p_val_assign_46 = fadd float %p_val_assign_44, %p_val_assign_42" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 878 'fadd' 'p_val_assign_46' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 879 [3/4] (6.43ns)   --->   "%p_val_assign_47 = fsub float %ac_11, %bd_11" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 879 'fsub' 'p_val_assign_47' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 880 [3/4] (6.43ns)   --->   "%p_val_assign_48 = fadd float %bc_11, %ad_11" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 880 'fadd' 'p_val_assign_48' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 881 [1/2] (1.23ns)   --->   "%a_M_real6_load_1 = load float* %a_M_real6_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 881 'load' 'a_M_real6_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_55 : Operation 882 [1/2] (1.23ns)   --->   "%a_M_imag37_load_1 = load float* %a_M_imag37_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 882 'load' 'a_M_imag37_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_55 : Operation 883 [1/2] (1.23ns)   --->   "%b_M_real_6_load_1 = load float* %b_M_real_6_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 883 'load' 'b_M_real_6_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_55 : Operation 884 [1/2] (1.23ns)   --->   "%b_M_imag_6_load_1 = load float* %b_M_imag_6_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 884 'load' 'b_M_imag_6_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 56 <SV = 55> <Delay = 8.41>
ST_56 : Operation 885 [2/4] (6.43ns)   --->   "%p_val_assign_45 = fadd float %p_val_assign_43, %p_val_assign_41" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 885 'fadd' 'p_val_assign_45' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 886 [2/4] (6.43ns)   --->   "%p_val_assign_46 = fadd float %p_val_assign_44, %p_val_assign_42" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 886 'fadd' 'p_val_assign_46' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 887 [2/4] (6.43ns)   --->   "%p_val_assign_47 = fsub float %ac_11, %bd_11" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 887 'fsub' 'p_val_assign_47' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 888 [2/4] (6.43ns)   --->   "%p_val_assign_48 = fadd float %bc_11, %ad_11" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 888 'fadd' 'p_val_assign_48' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 889 [2/2] (8.41ns)   --->   "%ac_12 = fmul float %a_M_real6_load_1, %a_M_imag37_load_1" [dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 889 'fmul' 'ac_12' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 890 [2/2] (8.41ns)   --->   "%ad_12 = fmul float %a_M_real6_load_1, %b_M_imag_6_load_1" [dmm_64x4096/matmult_top.cpp:18->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 890 'fmul' 'ad_12' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 891 [2/2] (8.41ns)   --->   "%bd_12 = fmul float %a_M_imag37_load_1, %b_M_imag_6_load_1" [dmm_64x4096/matmult_top.cpp:20->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 891 'fmul' 'bd_12' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 892 [2/2] (8.41ns)   --->   "%bc_12 = fmul float %a_M_imag37_load_1, %b_M_real_6_load_1" [dmm_64x4096/matmult_top.cpp:21->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 892 'fmul' 'bc_12' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 8.41>
ST_57 : Operation 893 [1/4] (6.43ns)   --->   "%p_val_assign_45 = fadd float %p_val_assign_43, %p_val_assign_41" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 893 'fadd' 'p_val_assign_45' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 894 [1/4] (6.43ns)   --->   "%p_val_assign_46 = fadd float %p_val_assign_44, %p_val_assign_42" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 894 'fadd' 'p_val_assign_46' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 895 [1/4] (6.43ns)   --->   "%p_val_assign_47 = fsub float %ac_11, %bd_11" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 895 'fsub' 'p_val_assign_47' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 896 [1/4] (6.43ns)   --->   "%p_val_assign_48 = fadd float %bc_11, %ad_11" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 896 'fadd' 'p_val_assign_48' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 897 [1/2] (8.41ns)   --->   "%ac_12 = fmul float %a_M_real6_load_1, %a_M_imag37_load_1" [dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 897 'fmul' 'ac_12' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 898 [1/2] (8.41ns)   --->   "%ad_12 = fmul float %a_M_real6_load_1, %b_M_imag_6_load_1" [dmm_64x4096/matmult_top.cpp:18->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 898 'fmul' 'ad_12' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 899 [1/2] (8.41ns)   --->   "%bd_12 = fmul float %a_M_imag37_load_1, %b_M_imag_6_load_1" [dmm_64x4096/matmult_top.cpp:20->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 899 'fmul' 'bd_12' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 900 [1/2] (8.41ns)   --->   "%bc_12 = fmul float %a_M_imag37_load_1, %b_M_real_6_load_1" [dmm_64x4096/matmult_top.cpp:21->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 900 'fmul' 'bc_12' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 6.43>
ST_58 : Operation 901 [1/1] (0.00ns)   --->   "%a_M_real7_addr = getelementptr [32 x float]* %a_M_real7, i64 0, i64 %zext_ln45_1" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 901 'getelementptr' 'a_M_real7_addr' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 902 [1/1] (0.00ns)   --->   "%a_M_imag38_addr = getelementptr [32 x float]* %a_M_imag38, i64 0, i64 %zext_ln45_1" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 902 'getelementptr' 'a_M_imag38_addr' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 903 [1/1] (0.00ns)   --->   "%b_M_real_7_addr = getelementptr [32 x float]* %b_M_real_7, i64 0, i64 %zext_ln45" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 903 'getelementptr' 'b_M_real_7_addr' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 904 [1/1] (0.00ns)   --->   "%b_M_imag_7_addr = getelementptr [32 x float]* %b_M_imag_7, i64 0, i64 %zext_ln45" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 904 'getelementptr' 'b_M_imag_7_addr' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 905 [4/4] (6.43ns)   --->   "%p_val_assign_49 = fadd float %p_val_assign_47, %p_val_assign_45" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 905 'fadd' 'p_val_assign_49' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 906 [4/4] (6.43ns)   --->   "%p_val_assign_50 = fadd float %p_val_assign_48, %p_val_assign_46" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 906 'fadd' 'p_val_assign_50' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 907 [4/4] (6.43ns)   --->   "%p_val_assign_51 = fsub float %ac_12, %bd_12" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 907 'fsub' 'p_val_assign_51' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 908 [4/4] (6.43ns)   --->   "%p_val_assign_52 = fadd float %bc_12, %ad_12" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 908 'fadd' 'p_val_assign_52' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 909 [2/2] (1.23ns)   --->   "%a_M_real7_load = load float* %a_M_real7_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 909 'load' 'a_M_real7_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_58 : Operation 910 [2/2] (1.23ns)   --->   "%a_M_imag38_load = load float* %a_M_imag38_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 910 'load' 'a_M_imag38_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_58 : Operation 911 [2/2] (1.23ns)   --->   "%b_M_real_7_load = load float* %b_M_real_7_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 911 'load' 'b_M_real_7_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_58 : Operation 912 [2/2] (1.23ns)   --->   "%b_M_imag_7_load = load float* %b_M_imag_7_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 912 'load' 'b_M_imag_7_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 59 <SV = 58> <Delay = 6.43>
ST_59 : Operation 913 [3/4] (6.43ns)   --->   "%p_val_assign_49 = fadd float %p_val_assign_47, %p_val_assign_45" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 913 'fadd' 'p_val_assign_49' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 914 [3/4] (6.43ns)   --->   "%p_val_assign_50 = fadd float %p_val_assign_48, %p_val_assign_46" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 914 'fadd' 'p_val_assign_50' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 915 [3/4] (6.43ns)   --->   "%p_val_assign_51 = fsub float %ac_12, %bd_12" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 915 'fsub' 'p_val_assign_51' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 916 [3/4] (6.43ns)   --->   "%p_val_assign_52 = fadd float %bc_12, %ad_12" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 916 'fadd' 'p_val_assign_52' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 917 [1/2] (1.23ns)   --->   "%a_M_real7_load = load float* %a_M_real7_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 917 'load' 'a_M_real7_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_59 : Operation 918 [1/2] (1.23ns)   --->   "%a_M_imag38_load = load float* %a_M_imag38_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 918 'load' 'a_M_imag38_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_59 : Operation 919 [1/2] (1.23ns)   --->   "%b_M_real_7_load = load float* %b_M_real_7_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 919 'load' 'b_M_real_7_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_59 : Operation 920 [1/2] (1.23ns)   --->   "%b_M_imag_7_load = load float* %b_M_imag_7_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 920 'load' 'b_M_imag_7_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 60 <SV = 59> <Delay = 8.41>
ST_60 : Operation 921 [2/4] (6.43ns)   --->   "%p_val_assign_49 = fadd float %p_val_assign_47, %p_val_assign_45" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 921 'fadd' 'p_val_assign_49' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 922 [2/4] (6.43ns)   --->   "%p_val_assign_50 = fadd float %p_val_assign_48, %p_val_assign_46" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 922 'fadd' 'p_val_assign_50' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 923 [2/4] (6.43ns)   --->   "%p_val_assign_51 = fsub float %ac_12, %bd_12" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 923 'fsub' 'p_val_assign_51' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 924 [2/4] (6.43ns)   --->   "%p_val_assign_52 = fadd float %bc_12, %ad_12" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 924 'fadd' 'p_val_assign_52' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 925 [2/2] (8.41ns)   --->   "%ac_13 = fmul float %a_M_real7_load, %a_M_imag38_load" [dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 925 'fmul' 'ac_13' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 926 [2/2] (8.41ns)   --->   "%ad_13 = fmul float %a_M_real7_load, %b_M_imag_7_load" [dmm_64x4096/matmult_top.cpp:18->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 926 'fmul' 'ad_13' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 927 [2/2] (8.41ns)   --->   "%bd_13 = fmul float %a_M_imag38_load, %b_M_imag_7_load" [dmm_64x4096/matmult_top.cpp:20->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 927 'fmul' 'bd_13' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 928 [2/2] (8.41ns)   --->   "%bc_13 = fmul float %a_M_imag38_load, %b_M_real_7_load" [dmm_64x4096/matmult_top.cpp:21->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 928 'fmul' 'bc_13' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 8.41>
ST_61 : Operation 929 [1/4] (6.43ns)   --->   "%p_val_assign_49 = fadd float %p_val_assign_47, %p_val_assign_45" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 929 'fadd' 'p_val_assign_49' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 930 [1/4] (6.43ns)   --->   "%p_val_assign_50 = fadd float %p_val_assign_48, %p_val_assign_46" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 930 'fadd' 'p_val_assign_50' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 931 [1/4] (6.43ns)   --->   "%p_val_assign_51 = fsub float %ac_12, %bd_12" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 931 'fsub' 'p_val_assign_51' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 932 [1/4] (6.43ns)   --->   "%p_val_assign_52 = fadd float %bc_12, %ad_12" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 932 'fadd' 'p_val_assign_52' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 933 [1/2] (8.41ns)   --->   "%ac_13 = fmul float %a_M_real7_load, %a_M_imag38_load" [dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 933 'fmul' 'ac_13' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 934 [1/2] (8.41ns)   --->   "%ad_13 = fmul float %a_M_real7_load, %b_M_imag_7_load" [dmm_64x4096/matmult_top.cpp:18->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 934 'fmul' 'ad_13' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 935 [1/2] (8.41ns)   --->   "%bd_13 = fmul float %a_M_imag38_load, %b_M_imag_7_load" [dmm_64x4096/matmult_top.cpp:20->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 935 'fmul' 'bd_13' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 936 [1/2] (8.41ns)   --->   "%bc_13 = fmul float %a_M_imag38_load, %b_M_real_7_load" [dmm_64x4096/matmult_top.cpp:21->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 936 'fmul' 'bc_13' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 6.43>
ST_62 : Operation 937 [1/1] (0.00ns)   --->   "%a_M_real7_addr_1 = getelementptr [32 x float]* %a_M_real7, i64 0, i64 %tmp_2" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 937 'getelementptr' 'a_M_real7_addr_1' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 938 [1/1] (0.00ns)   --->   "%a_M_imag38_addr_1 = getelementptr [32 x float]* %a_M_imag38, i64 0, i64 %tmp_2" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 938 'getelementptr' 'a_M_imag38_addr_1' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 939 [1/1] (0.00ns)   --->   "%b_M_real_7_addr_1 = getelementptr [32 x float]* %b_M_real_7, i64 0, i64 %zext_ln45_2" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 939 'getelementptr' 'b_M_real_7_addr_1' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 940 [1/1] (0.00ns)   --->   "%b_M_imag_7_addr_1 = getelementptr [32 x float]* %b_M_imag_7, i64 0, i64 %zext_ln45_2" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 940 'getelementptr' 'b_M_imag_7_addr_1' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 941 [4/4] (6.43ns)   --->   "%p_val_assign_53 = fadd float %p_val_assign_51, %p_val_assign_49" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 941 'fadd' 'p_val_assign_53' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 942 [4/4] (6.43ns)   --->   "%p_val_assign_54 = fadd float %p_val_assign_52, %p_val_assign_50" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 942 'fadd' 'p_val_assign_54' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 943 [4/4] (6.43ns)   --->   "%p_val_assign_55 = fsub float %ac_13, %bd_13" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 943 'fsub' 'p_val_assign_55' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 944 [4/4] (6.43ns)   --->   "%p_val_assign_56 = fadd float %bc_13, %ad_13" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 944 'fadd' 'p_val_assign_56' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 945 [2/2] (1.23ns)   --->   "%a_M_real7_load_1 = load float* %a_M_real7_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 945 'load' 'a_M_real7_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_62 : Operation 946 [2/2] (1.23ns)   --->   "%a_M_imag38_load_1 = load float* %a_M_imag38_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 946 'load' 'a_M_imag38_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_62 : Operation 947 [2/2] (1.23ns)   --->   "%b_M_real_7_load_1 = load float* %b_M_real_7_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 947 'load' 'b_M_real_7_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_62 : Operation 948 [2/2] (1.23ns)   --->   "%b_M_imag_7_load_1 = load float* %b_M_imag_7_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 948 'load' 'b_M_imag_7_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 63 <SV = 62> <Delay = 6.43>
ST_63 : Operation 949 [3/4] (6.43ns)   --->   "%p_val_assign_53 = fadd float %p_val_assign_51, %p_val_assign_49" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 949 'fadd' 'p_val_assign_53' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 950 [3/4] (6.43ns)   --->   "%p_val_assign_54 = fadd float %p_val_assign_52, %p_val_assign_50" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 950 'fadd' 'p_val_assign_54' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 951 [3/4] (6.43ns)   --->   "%p_val_assign_55 = fsub float %ac_13, %bd_13" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 951 'fsub' 'p_val_assign_55' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 952 [3/4] (6.43ns)   --->   "%p_val_assign_56 = fadd float %bc_13, %ad_13" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 952 'fadd' 'p_val_assign_56' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 953 [1/2] (1.23ns)   --->   "%a_M_real7_load_1 = load float* %a_M_real7_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 953 'load' 'a_M_real7_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_63 : Operation 954 [1/2] (1.23ns)   --->   "%a_M_imag38_load_1 = load float* %a_M_imag38_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 954 'load' 'a_M_imag38_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_63 : Operation 955 [1/2] (1.23ns)   --->   "%b_M_real_7_load_1 = load float* %b_M_real_7_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 955 'load' 'b_M_real_7_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_63 : Operation 956 [1/2] (1.23ns)   --->   "%b_M_imag_7_load_1 = load float* %b_M_imag_7_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 956 'load' 'b_M_imag_7_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 64 <SV = 63> <Delay = 8.41>
ST_64 : Operation 957 [2/4] (6.43ns)   --->   "%p_val_assign_53 = fadd float %p_val_assign_51, %p_val_assign_49" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 957 'fadd' 'p_val_assign_53' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 958 [2/4] (6.43ns)   --->   "%p_val_assign_54 = fadd float %p_val_assign_52, %p_val_assign_50" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 958 'fadd' 'p_val_assign_54' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 959 [2/4] (6.43ns)   --->   "%p_val_assign_55 = fsub float %ac_13, %bd_13" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 959 'fsub' 'p_val_assign_55' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 960 [2/4] (6.43ns)   --->   "%p_val_assign_56 = fadd float %bc_13, %ad_13" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 960 'fadd' 'p_val_assign_56' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 961 [2/2] (8.41ns)   --->   "%ac_14 = fmul float %a_M_real7_load_1, %a_M_imag38_load_1" [dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 961 'fmul' 'ac_14' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 962 [2/2] (8.41ns)   --->   "%ad_14 = fmul float %a_M_real7_load_1, %b_M_imag_7_load_1" [dmm_64x4096/matmult_top.cpp:18->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 962 'fmul' 'ad_14' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 963 [2/2] (8.41ns)   --->   "%bd_14 = fmul float %a_M_imag38_load_1, %b_M_imag_7_load_1" [dmm_64x4096/matmult_top.cpp:20->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 963 'fmul' 'bd_14' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 964 [2/2] (8.41ns)   --->   "%bc_14 = fmul float %a_M_imag38_load_1, %b_M_real_7_load_1" [dmm_64x4096/matmult_top.cpp:21->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 964 'fmul' 'bc_14' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 8.41>
ST_65 : Operation 965 [1/4] (6.43ns)   --->   "%p_val_assign_53 = fadd float %p_val_assign_51, %p_val_assign_49" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 965 'fadd' 'p_val_assign_53' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 966 [1/4] (6.43ns)   --->   "%p_val_assign_54 = fadd float %p_val_assign_52, %p_val_assign_50" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 966 'fadd' 'p_val_assign_54' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 967 [1/4] (6.43ns)   --->   "%p_val_assign_55 = fsub float %ac_13, %bd_13" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 967 'fsub' 'p_val_assign_55' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 968 [1/4] (6.43ns)   --->   "%p_val_assign_56 = fadd float %bc_13, %ad_13" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 968 'fadd' 'p_val_assign_56' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 969 [1/2] (8.41ns)   --->   "%ac_14 = fmul float %a_M_real7_load_1, %a_M_imag38_load_1" [dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 969 'fmul' 'ac_14' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 970 [1/2] (8.41ns)   --->   "%ad_14 = fmul float %a_M_real7_load_1, %b_M_imag_7_load_1" [dmm_64x4096/matmult_top.cpp:18->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 970 'fmul' 'ad_14' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 971 [1/2] (8.41ns)   --->   "%bd_14 = fmul float %a_M_imag38_load_1, %b_M_imag_7_load_1" [dmm_64x4096/matmult_top.cpp:20->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 971 'fmul' 'bd_14' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 972 [1/2] (8.41ns)   --->   "%bc_14 = fmul float %a_M_imag38_load_1, %b_M_real_7_load_1" [dmm_64x4096/matmult_top.cpp:21->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 972 'fmul' 'bc_14' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 6.43>
ST_66 : Operation 973 [1/1] (0.00ns)   --->   "%a_M_real8_addr = getelementptr [32 x float]* %a_M_real8, i64 0, i64 %zext_ln45_1" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 973 'getelementptr' 'a_M_real8_addr' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 974 [1/1] (0.00ns)   --->   "%a_M_imag39_addr = getelementptr [32 x float]* %a_M_imag39, i64 0, i64 %zext_ln45_1" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 974 'getelementptr' 'a_M_imag39_addr' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 975 [1/1] (0.00ns)   --->   "%b_M_real_8_addr = getelementptr [32 x float]* %b_M_real_8, i64 0, i64 %zext_ln45" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 975 'getelementptr' 'b_M_real_8_addr' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 976 [1/1] (0.00ns)   --->   "%b_M_imag_8_addr = getelementptr [32 x float]* %b_M_imag_8, i64 0, i64 %zext_ln45" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 976 'getelementptr' 'b_M_imag_8_addr' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 977 [4/4] (6.43ns)   --->   "%p_val_assign_57 = fadd float %p_val_assign_55, %p_val_assign_53" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 977 'fadd' 'p_val_assign_57' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 978 [4/4] (6.43ns)   --->   "%p_val_assign_58 = fadd float %p_val_assign_56, %p_val_assign_54" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 978 'fadd' 'p_val_assign_58' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 979 [4/4] (6.43ns)   --->   "%p_val_assign_59 = fsub float %ac_14, %bd_14" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 979 'fsub' 'p_val_assign_59' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 980 [4/4] (6.43ns)   --->   "%p_val_assign_60 = fadd float %bc_14, %ad_14" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 980 'fadd' 'p_val_assign_60' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 981 [2/2] (1.23ns)   --->   "%a_M_real8_load = load float* %a_M_real8_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 981 'load' 'a_M_real8_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_66 : Operation 982 [2/2] (1.23ns)   --->   "%a_M_imag39_load = load float* %a_M_imag39_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 982 'load' 'a_M_imag39_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_66 : Operation 983 [2/2] (1.23ns)   --->   "%b_M_real_8_load = load float* %b_M_real_8_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 983 'load' 'b_M_real_8_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_66 : Operation 984 [2/2] (1.23ns)   --->   "%b_M_imag_8_load = load float* %b_M_imag_8_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 984 'load' 'b_M_imag_8_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 67 <SV = 66> <Delay = 6.43>
ST_67 : Operation 985 [3/4] (6.43ns)   --->   "%p_val_assign_57 = fadd float %p_val_assign_55, %p_val_assign_53" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 985 'fadd' 'p_val_assign_57' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 986 [3/4] (6.43ns)   --->   "%p_val_assign_58 = fadd float %p_val_assign_56, %p_val_assign_54" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 986 'fadd' 'p_val_assign_58' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 987 [3/4] (6.43ns)   --->   "%p_val_assign_59 = fsub float %ac_14, %bd_14" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 987 'fsub' 'p_val_assign_59' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 988 [3/4] (6.43ns)   --->   "%p_val_assign_60 = fadd float %bc_14, %ad_14" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 988 'fadd' 'p_val_assign_60' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 989 [1/2] (1.23ns)   --->   "%a_M_real8_load = load float* %a_M_real8_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 989 'load' 'a_M_real8_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_67 : Operation 990 [1/2] (1.23ns)   --->   "%a_M_imag39_load = load float* %a_M_imag39_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 990 'load' 'a_M_imag39_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_67 : Operation 991 [1/2] (1.23ns)   --->   "%b_M_real_8_load = load float* %b_M_real_8_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 991 'load' 'b_M_real_8_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_67 : Operation 992 [1/2] (1.23ns)   --->   "%b_M_imag_8_load = load float* %b_M_imag_8_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 992 'load' 'b_M_imag_8_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 68 <SV = 67> <Delay = 8.41>
ST_68 : Operation 993 [2/4] (6.43ns)   --->   "%p_val_assign_57 = fadd float %p_val_assign_55, %p_val_assign_53" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 993 'fadd' 'p_val_assign_57' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 994 [2/4] (6.43ns)   --->   "%p_val_assign_58 = fadd float %p_val_assign_56, %p_val_assign_54" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 994 'fadd' 'p_val_assign_58' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 995 [2/4] (6.43ns)   --->   "%p_val_assign_59 = fsub float %ac_14, %bd_14" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 995 'fsub' 'p_val_assign_59' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 996 [2/4] (6.43ns)   --->   "%p_val_assign_60 = fadd float %bc_14, %ad_14" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 996 'fadd' 'p_val_assign_60' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 997 [2/2] (8.41ns)   --->   "%ac_15 = fmul float %a_M_real8_load, %a_M_imag39_load" [dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 997 'fmul' 'ac_15' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 998 [2/2] (8.41ns)   --->   "%ad_15 = fmul float %a_M_real8_load, %b_M_imag_8_load" [dmm_64x4096/matmult_top.cpp:18->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 998 'fmul' 'ad_15' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 999 [2/2] (8.41ns)   --->   "%bd_15 = fmul float %a_M_imag39_load, %b_M_imag_8_load" [dmm_64x4096/matmult_top.cpp:20->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 999 'fmul' 'bd_15' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1000 [2/2] (8.41ns)   --->   "%bc_15 = fmul float %a_M_imag39_load, %b_M_real_8_load" [dmm_64x4096/matmult_top.cpp:21->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1000 'fmul' 'bc_15' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 8.41>
ST_69 : Operation 1001 [1/4] (6.43ns)   --->   "%p_val_assign_57 = fadd float %p_val_assign_55, %p_val_assign_53" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 1001 'fadd' 'p_val_assign_57' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1002 [1/4] (6.43ns)   --->   "%p_val_assign_58 = fadd float %p_val_assign_56, %p_val_assign_54" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 1002 'fadd' 'p_val_assign_58' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1003 [1/4] (6.43ns)   --->   "%p_val_assign_59 = fsub float %ac_14, %bd_14" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1003 'fsub' 'p_val_assign_59' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1004 [1/4] (6.43ns)   --->   "%p_val_assign_60 = fadd float %bc_14, %ad_14" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1004 'fadd' 'p_val_assign_60' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1005 [1/2] (8.41ns)   --->   "%ac_15 = fmul float %a_M_real8_load, %a_M_imag39_load" [dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1005 'fmul' 'ac_15' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1006 [1/2] (8.41ns)   --->   "%ad_15 = fmul float %a_M_real8_load, %b_M_imag_8_load" [dmm_64x4096/matmult_top.cpp:18->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1006 'fmul' 'ad_15' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1007 [1/2] (8.41ns)   --->   "%bd_15 = fmul float %a_M_imag39_load, %b_M_imag_8_load" [dmm_64x4096/matmult_top.cpp:20->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1007 'fmul' 'bd_15' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1008 [1/2] (8.41ns)   --->   "%bc_15 = fmul float %a_M_imag39_load, %b_M_real_8_load" [dmm_64x4096/matmult_top.cpp:21->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1008 'fmul' 'bc_15' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 6.43>
ST_70 : Operation 1009 [1/1] (0.00ns)   --->   "%a_M_real8_addr_1 = getelementptr [32 x float]* %a_M_real8, i64 0, i64 %tmp_2" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1009 'getelementptr' 'a_M_real8_addr_1' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1010 [1/1] (0.00ns)   --->   "%a_M_imag39_addr_1 = getelementptr [32 x float]* %a_M_imag39, i64 0, i64 %tmp_2" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1010 'getelementptr' 'a_M_imag39_addr_1' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1011 [1/1] (0.00ns)   --->   "%b_M_real_8_addr_1 = getelementptr [32 x float]* %b_M_real_8, i64 0, i64 %zext_ln45_2" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1011 'getelementptr' 'b_M_real_8_addr_1' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1012 [1/1] (0.00ns)   --->   "%b_M_imag_8_addr_1 = getelementptr [32 x float]* %b_M_imag_8, i64 0, i64 %zext_ln45_2" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1012 'getelementptr' 'b_M_imag_8_addr_1' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1013 [4/4] (6.43ns)   --->   "%p_val_assign_61 = fadd float %p_val_assign_59, %p_val_assign_57" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 1013 'fadd' 'p_val_assign_61' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 1014 [4/4] (6.43ns)   --->   "%p_val_assign_62 = fadd float %p_val_assign_60, %p_val_assign_58" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 1014 'fadd' 'p_val_assign_62' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 1015 [4/4] (6.43ns)   --->   "%p_val_assign_63 = fsub float %ac_15, %bd_15" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1015 'fsub' 'p_val_assign_63' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 1016 [4/4] (6.43ns)   --->   "%p_val_assign_64 = fadd float %bc_15, %ad_15" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1016 'fadd' 'p_val_assign_64' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 1017 [2/2] (1.23ns)   --->   "%a_M_real8_load_1 = load float* %a_M_real8_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1017 'load' 'a_M_real8_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_70 : Operation 1018 [2/2] (1.23ns)   --->   "%a_M_imag39_load_1 = load float* %a_M_imag39_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1018 'load' 'a_M_imag39_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_70 : Operation 1019 [2/2] (1.23ns)   --->   "%b_M_real_8_load_1 = load float* %b_M_real_8_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1019 'load' 'b_M_real_8_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_70 : Operation 1020 [2/2] (1.23ns)   --->   "%b_M_imag_8_load_1 = load float* %b_M_imag_8_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1020 'load' 'b_M_imag_8_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 71 <SV = 70> <Delay = 6.43>
ST_71 : Operation 1021 [3/4] (6.43ns)   --->   "%p_val_assign_61 = fadd float %p_val_assign_59, %p_val_assign_57" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 1021 'fadd' 'p_val_assign_61' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 1022 [3/4] (6.43ns)   --->   "%p_val_assign_62 = fadd float %p_val_assign_60, %p_val_assign_58" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 1022 'fadd' 'p_val_assign_62' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 1023 [3/4] (6.43ns)   --->   "%p_val_assign_63 = fsub float %ac_15, %bd_15" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1023 'fsub' 'p_val_assign_63' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 1024 [3/4] (6.43ns)   --->   "%p_val_assign_64 = fadd float %bc_15, %ad_15" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1024 'fadd' 'p_val_assign_64' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 1025 [1/2] (1.23ns)   --->   "%a_M_real8_load_1 = load float* %a_M_real8_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1025 'load' 'a_M_real8_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_71 : Operation 1026 [1/2] (1.23ns)   --->   "%a_M_imag39_load_1 = load float* %a_M_imag39_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1026 'load' 'a_M_imag39_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_71 : Operation 1027 [1/2] (1.23ns)   --->   "%b_M_real_8_load_1 = load float* %b_M_real_8_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1027 'load' 'b_M_real_8_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_71 : Operation 1028 [1/2] (1.23ns)   --->   "%b_M_imag_8_load_1 = load float* %b_M_imag_8_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1028 'load' 'b_M_imag_8_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 72 <SV = 71> <Delay = 8.41>
ST_72 : Operation 1029 [2/4] (6.43ns)   --->   "%p_val_assign_61 = fadd float %p_val_assign_59, %p_val_assign_57" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 1029 'fadd' 'p_val_assign_61' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 1030 [2/4] (6.43ns)   --->   "%p_val_assign_62 = fadd float %p_val_assign_60, %p_val_assign_58" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 1030 'fadd' 'p_val_assign_62' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 1031 [2/4] (6.43ns)   --->   "%p_val_assign_63 = fsub float %ac_15, %bd_15" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1031 'fsub' 'p_val_assign_63' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 1032 [2/4] (6.43ns)   --->   "%p_val_assign_64 = fadd float %bc_15, %ad_15" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1032 'fadd' 'p_val_assign_64' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 1033 [2/2] (8.41ns)   --->   "%ac_16 = fmul float %a_M_real8_load_1, %a_M_imag39_load_1" [dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1033 'fmul' 'ac_16' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 1034 [2/2] (8.41ns)   --->   "%ad_16 = fmul float %a_M_real8_load_1, %b_M_imag_8_load_1" [dmm_64x4096/matmult_top.cpp:18->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1034 'fmul' 'ad_16' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 1035 [2/2] (8.41ns)   --->   "%bd_16 = fmul float %a_M_imag39_load_1, %b_M_imag_8_load_1" [dmm_64x4096/matmult_top.cpp:20->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1035 'fmul' 'bd_16' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 1036 [2/2] (8.41ns)   --->   "%bc_16 = fmul float %a_M_imag39_load_1, %b_M_real_8_load_1" [dmm_64x4096/matmult_top.cpp:21->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1036 'fmul' 'bc_16' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 72> <Delay = 8.41>
ST_73 : Operation 1037 [1/4] (6.43ns)   --->   "%p_val_assign_61 = fadd float %p_val_assign_59, %p_val_assign_57" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 1037 'fadd' 'p_val_assign_61' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1038 [1/4] (6.43ns)   --->   "%p_val_assign_62 = fadd float %p_val_assign_60, %p_val_assign_58" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 1038 'fadd' 'p_val_assign_62' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1039 [1/4] (6.43ns)   --->   "%p_val_assign_63 = fsub float %ac_15, %bd_15" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1039 'fsub' 'p_val_assign_63' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1040 [1/4] (6.43ns)   --->   "%p_val_assign_64 = fadd float %bc_15, %ad_15" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1040 'fadd' 'p_val_assign_64' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1041 [1/2] (8.41ns)   --->   "%ac_16 = fmul float %a_M_real8_load_1, %a_M_imag39_load_1" [dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1041 'fmul' 'ac_16' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1042 [1/2] (8.41ns)   --->   "%ad_16 = fmul float %a_M_real8_load_1, %b_M_imag_8_load_1" [dmm_64x4096/matmult_top.cpp:18->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1042 'fmul' 'ad_16' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1043 [1/2] (8.41ns)   --->   "%bd_16 = fmul float %a_M_imag39_load_1, %b_M_imag_8_load_1" [dmm_64x4096/matmult_top.cpp:20->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1043 'fmul' 'bd_16' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1044 [1/2] (8.41ns)   --->   "%bc_16 = fmul float %a_M_imag39_load_1, %b_M_real_8_load_1" [dmm_64x4096/matmult_top.cpp:21->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1044 'fmul' 'bc_16' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 73> <Delay = 6.43>
ST_74 : Operation 1045 [1/1] (0.00ns)   --->   "%a_M_real9_addr = getelementptr [32 x float]* %a_M_real9, i64 0, i64 %zext_ln45_1" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1045 'getelementptr' 'a_M_real9_addr' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 1046 [1/1] (0.00ns)   --->   "%a_M_imag40_addr = getelementptr [32 x float]* %a_M_imag40, i64 0, i64 %zext_ln45_1" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1046 'getelementptr' 'a_M_imag40_addr' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 1047 [1/1] (0.00ns)   --->   "%b_M_real_9_addr = getelementptr [32 x float]* %b_M_real_9, i64 0, i64 %zext_ln45" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1047 'getelementptr' 'b_M_real_9_addr' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 1048 [1/1] (0.00ns)   --->   "%b_M_imag_9_addr = getelementptr [32 x float]* %b_M_imag_9, i64 0, i64 %zext_ln45" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1048 'getelementptr' 'b_M_imag_9_addr' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 1049 [4/4] (6.43ns)   --->   "%p_val_assign_65 = fadd float %p_val_assign_63, %p_val_assign_61" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 1049 'fadd' 'p_val_assign_65' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 1050 [4/4] (6.43ns)   --->   "%p_val_assign_66 = fadd float %p_val_assign_64, %p_val_assign_62" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 1050 'fadd' 'p_val_assign_66' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 1051 [4/4] (6.43ns)   --->   "%p_val_assign_67 = fsub float %ac_16, %bd_16" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1051 'fsub' 'p_val_assign_67' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 1052 [4/4] (6.43ns)   --->   "%p_val_assign_68 = fadd float %bc_16, %ad_16" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1052 'fadd' 'p_val_assign_68' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 1053 [2/2] (1.23ns)   --->   "%a_M_real9_load = load float* %a_M_real9_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1053 'load' 'a_M_real9_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_74 : Operation 1054 [2/2] (1.23ns)   --->   "%a_M_imag40_load = load float* %a_M_imag40_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1054 'load' 'a_M_imag40_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_74 : Operation 1055 [2/2] (1.23ns)   --->   "%b_M_real_9_load = load float* %b_M_real_9_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1055 'load' 'b_M_real_9_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_74 : Operation 1056 [2/2] (1.23ns)   --->   "%b_M_imag_9_load = load float* %b_M_imag_9_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1056 'load' 'b_M_imag_9_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 75 <SV = 74> <Delay = 6.43>
ST_75 : Operation 1057 [3/4] (6.43ns)   --->   "%p_val_assign_65 = fadd float %p_val_assign_63, %p_val_assign_61" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 1057 'fadd' 'p_val_assign_65' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 1058 [3/4] (6.43ns)   --->   "%p_val_assign_66 = fadd float %p_val_assign_64, %p_val_assign_62" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 1058 'fadd' 'p_val_assign_66' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 1059 [3/4] (6.43ns)   --->   "%p_val_assign_67 = fsub float %ac_16, %bd_16" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1059 'fsub' 'p_val_assign_67' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 1060 [3/4] (6.43ns)   --->   "%p_val_assign_68 = fadd float %bc_16, %ad_16" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1060 'fadd' 'p_val_assign_68' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 1061 [1/2] (1.23ns)   --->   "%a_M_real9_load = load float* %a_M_real9_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1061 'load' 'a_M_real9_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_75 : Operation 1062 [1/2] (1.23ns)   --->   "%a_M_imag40_load = load float* %a_M_imag40_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1062 'load' 'a_M_imag40_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_75 : Operation 1063 [1/2] (1.23ns)   --->   "%b_M_real_9_load = load float* %b_M_real_9_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1063 'load' 'b_M_real_9_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_75 : Operation 1064 [1/2] (1.23ns)   --->   "%b_M_imag_9_load = load float* %b_M_imag_9_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1064 'load' 'b_M_imag_9_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 76 <SV = 75> <Delay = 8.41>
ST_76 : Operation 1065 [2/4] (6.43ns)   --->   "%p_val_assign_65 = fadd float %p_val_assign_63, %p_val_assign_61" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 1065 'fadd' 'p_val_assign_65' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 1066 [2/4] (6.43ns)   --->   "%p_val_assign_66 = fadd float %p_val_assign_64, %p_val_assign_62" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 1066 'fadd' 'p_val_assign_66' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 1067 [2/4] (6.43ns)   --->   "%p_val_assign_67 = fsub float %ac_16, %bd_16" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1067 'fsub' 'p_val_assign_67' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 1068 [2/4] (6.43ns)   --->   "%p_val_assign_68 = fadd float %bc_16, %ad_16" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1068 'fadd' 'p_val_assign_68' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 1069 [2/2] (8.41ns)   --->   "%ac_17 = fmul float %a_M_real9_load, %a_M_imag40_load" [dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1069 'fmul' 'ac_17' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 1070 [2/2] (8.41ns)   --->   "%ad_17 = fmul float %a_M_real9_load, %b_M_imag_9_load" [dmm_64x4096/matmult_top.cpp:18->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1070 'fmul' 'ad_17' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 1071 [2/2] (8.41ns)   --->   "%bd_17 = fmul float %a_M_imag40_load, %b_M_imag_9_load" [dmm_64x4096/matmult_top.cpp:20->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1071 'fmul' 'bd_17' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 1072 [2/2] (8.41ns)   --->   "%bc_17 = fmul float %a_M_imag40_load, %b_M_real_9_load" [dmm_64x4096/matmult_top.cpp:21->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1072 'fmul' 'bc_17' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 76> <Delay = 8.41>
ST_77 : Operation 1073 [1/4] (6.43ns)   --->   "%p_val_assign_65 = fadd float %p_val_assign_63, %p_val_assign_61" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 1073 'fadd' 'p_val_assign_65' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 1074 [1/4] (6.43ns)   --->   "%p_val_assign_66 = fadd float %p_val_assign_64, %p_val_assign_62" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 1074 'fadd' 'p_val_assign_66' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 1075 [1/4] (6.43ns)   --->   "%p_val_assign_67 = fsub float %ac_16, %bd_16" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1075 'fsub' 'p_val_assign_67' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 1076 [1/4] (6.43ns)   --->   "%p_val_assign_68 = fadd float %bc_16, %ad_16" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1076 'fadd' 'p_val_assign_68' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 1077 [1/2] (8.41ns)   --->   "%ac_17 = fmul float %a_M_real9_load, %a_M_imag40_load" [dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1077 'fmul' 'ac_17' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 1078 [1/2] (8.41ns)   --->   "%ad_17 = fmul float %a_M_real9_load, %b_M_imag_9_load" [dmm_64x4096/matmult_top.cpp:18->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1078 'fmul' 'ad_17' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 1079 [1/2] (8.41ns)   --->   "%bd_17 = fmul float %a_M_imag40_load, %b_M_imag_9_load" [dmm_64x4096/matmult_top.cpp:20->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1079 'fmul' 'bd_17' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 1080 [1/2] (8.41ns)   --->   "%bc_17 = fmul float %a_M_imag40_load, %b_M_real_9_load" [dmm_64x4096/matmult_top.cpp:21->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1080 'fmul' 'bc_17' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 77> <Delay = 6.43>
ST_78 : Operation 1081 [1/1] (0.00ns)   --->   "%a_M_real9_addr_1 = getelementptr [32 x float]* %a_M_real9, i64 0, i64 %tmp_2" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1081 'getelementptr' 'a_M_real9_addr_1' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 1082 [1/1] (0.00ns)   --->   "%a_M_imag40_addr_1 = getelementptr [32 x float]* %a_M_imag40, i64 0, i64 %tmp_2" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1082 'getelementptr' 'a_M_imag40_addr_1' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 1083 [1/1] (0.00ns)   --->   "%b_M_real_9_addr_1 = getelementptr [32 x float]* %b_M_real_9, i64 0, i64 %zext_ln45_2" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1083 'getelementptr' 'b_M_real_9_addr_1' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 1084 [1/1] (0.00ns)   --->   "%b_M_imag_9_addr_1 = getelementptr [32 x float]* %b_M_imag_9, i64 0, i64 %zext_ln45_2" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1084 'getelementptr' 'b_M_imag_9_addr_1' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 1085 [4/4] (6.43ns)   --->   "%p_val_assign_69 = fadd float %p_val_assign_67, %p_val_assign_65" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 1085 'fadd' 'p_val_assign_69' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 1086 [4/4] (6.43ns)   --->   "%p_val_assign_70 = fadd float %p_val_assign_68, %p_val_assign_66" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 1086 'fadd' 'p_val_assign_70' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 1087 [4/4] (6.43ns)   --->   "%p_val_assign_71 = fsub float %ac_17, %bd_17" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1087 'fsub' 'p_val_assign_71' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 1088 [4/4] (6.43ns)   --->   "%p_val_assign_72 = fadd float %bc_17, %ad_17" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1088 'fadd' 'p_val_assign_72' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 1089 [2/2] (1.23ns)   --->   "%a_M_real9_load_1 = load float* %a_M_real9_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1089 'load' 'a_M_real9_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_78 : Operation 1090 [2/2] (1.23ns)   --->   "%a_M_imag40_load_1 = load float* %a_M_imag40_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1090 'load' 'a_M_imag40_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_78 : Operation 1091 [2/2] (1.23ns)   --->   "%b_M_real_9_load_1 = load float* %b_M_real_9_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1091 'load' 'b_M_real_9_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_78 : Operation 1092 [2/2] (1.23ns)   --->   "%b_M_imag_9_load_1 = load float* %b_M_imag_9_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1092 'load' 'b_M_imag_9_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 79 <SV = 78> <Delay = 6.43>
ST_79 : Operation 1093 [3/4] (6.43ns)   --->   "%p_val_assign_69 = fadd float %p_val_assign_67, %p_val_assign_65" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 1093 'fadd' 'p_val_assign_69' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 1094 [3/4] (6.43ns)   --->   "%p_val_assign_70 = fadd float %p_val_assign_68, %p_val_assign_66" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 1094 'fadd' 'p_val_assign_70' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 1095 [3/4] (6.43ns)   --->   "%p_val_assign_71 = fsub float %ac_17, %bd_17" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1095 'fsub' 'p_val_assign_71' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 1096 [3/4] (6.43ns)   --->   "%p_val_assign_72 = fadd float %bc_17, %ad_17" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1096 'fadd' 'p_val_assign_72' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 1097 [1/2] (1.23ns)   --->   "%a_M_real9_load_1 = load float* %a_M_real9_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1097 'load' 'a_M_real9_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_79 : Operation 1098 [1/2] (1.23ns)   --->   "%a_M_imag40_load_1 = load float* %a_M_imag40_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1098 'load' 'a_M_imag40_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_79 : Operation 1099 [1/2] (1.23ns)   --->   "%b_M_real_9_load_1 = load float* %b_M_real_9_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1099 'load' 'b_M_real_9_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_79 : Operation 1100 [1/2] (1.23ns)   --->   "%b_M_imag_9_load_1 = load float* %b_M_imag_9_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1100 'load' 'b_M_imag_9_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 80 <SV = 79> <Delay = 8.41>
ST_80 : Operation 1101 [2/4] (6.43ns)   --->   "%p_val_assign_69 = fadd float %p_val_assign_67, %p_val_assign_65" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 1101 'fadd' 'p_val_assign_69' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 1102 [2/4] (6.43ns)   --->   "%p_val_assign_70 = fadd float %p_val_assign_68, %p_val_assign_66" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 1102 'fadd' 'p_val_assign_70' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 1103 [2/4] (6.43ns)   --->   "%p_val_assign_71 = fsub float %ac_17, %bd_17" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1103 'fsub' 'p_val_assign_71' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 1104 [2/4] (6.43ns)   --->   "%p_val_assign_72 = fadd float %bc_17, %ad_17" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1104 'fadd' 'p_val_assign_72' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 1105 [2/2] (8.41ns)   --->   "%ac_18 = fmul float %a_M_real9_load_1, %a_M_imag40_load_1" [dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1105 'fmul' 'ac_18' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 1106 [2/2] (8.41ns)   --->   "%ad_18 = fmul float %a_M_real9_load_1, %b_M_imag_9_load_1" [dmm_64x4096/matmult_top.cpp:18->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1106 'fmul' 'ad_18' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 1107 [2/2] (8.41ns)   --->   "%bd_18 = fmul float %a_M_imag40_load_1, %b_M_imag_9_load_1" [dmm_64x4096/matmult_top.cpp:20->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1107 'fmul' 'bd_18' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 1108 [2/2] (8.41ns)   --->   "%bc_18 = fmul float %a_M_imag40_load_1, %b_M_real_9_load_1" [dmm_64x4096/matmult_top.cpp:21->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1108 'fmul' 'bc_18' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 80> <Delay = 8.41>
ST_81 : Operation 1109 [1/4] (6.43ns)   --->   "%p_val_assign_69 = fadd float %p_val_assign_67, %p_val_assign_65" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 1109 'fadd' 'p_val_assign_69' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 1110 [1/4] (6.43ns)   --->   "%p_val_assign_70 = fadd float %p_val_assign_68, %p_val_assign_66" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 1110 'fadd' 'p_val_assign_70' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 1111 [1/4] (6.43ns)   --->   "%p_val_assign_71 = fsub float %ac_17, %bd_17" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1111 'fsub' 'p_val_assign_71' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 1112 [1/4] (6.43ns)   --->   "%p_val_assign_72 = fadd float %bc_17, %ad_17" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1112 'fadd' 'p_val_assign_72' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 1113 [1/2] (8.41ns)   --->   "%ac_18 = fmul float %a_M_real9_load_1, %a_M_imag40_load_1" [dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1113 'fmul' 'ac_18' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 1114 [1/2] (8.41ns)   --->   "%ad_18 = fmul float %a_M_real9_load_1, %b_M_imag_9_load_1" [dmm_64x4096/matmult_top.cpp:18->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1114 'fmul' 'ad_18' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 1115 [1/2] (8.41ns)   --->   "%bd_18 = fmul float %a_M_imag40_load_1, %b_M_imag_9_load_1" [dmm_64x4096/matmult_top.cpp:20->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1115 'fmul' 'bd_18' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 1116 [1/2] (8.41ns)   --->   "%bc_18 = fmul float %a_M_imag40_load_1, %b_M_real_9_load_1" [dmm_64x4096/matmult_top.cpp:21->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1116 'fmul' 'bc_18' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 81> <Delay = 6.43>
ST_82 : Operation 1117 [1/1] (0.00ns)   --->   "%a_M_real10_addr = getelementptr [32 x float]* %a_M_real10, i64 0, i64 %zext_ln45_1" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1117 'getelementptr' 'a_M_real10_addr' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 1118 [1/1] (0.00ns)   --->   "%a_M_imag41_addr = getelementptr [32 x float]* %a_M_imag41, i64 0, i64 %zext_ln45_1" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1118 'getelementptr' 'a_M_imag41_addr' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 1119 [1/1] (0.00ns)   --->   "%b_M_real_10_addr = getelementptr [32 x float]* %b_M_real_10, i64 0, i64 %zext_ln45" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1119 'getelementptr' 'b_M_real_10_addr' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 1120 [1/1] (0.00ns)   --->   "%b_M_imag_10_addr = getelementptr [32 x float]* %b_M_imag_10, i64 0, i64 %zext_ln45" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1120 'getelementptr' 'b_M_imag_10_addr' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 1121 [4/4] (6.43ns)   --->   "%p_val_assign_73 = fadd float %p_val_assign_71, %p_val_assign_69" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 1121 'fadd' 'p_val_assign_73' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 1122 [4/4] (6.43ns)   --->   "%p_val_assign_74 = fadd float %p_val_assign_72, %p_val_assign_70" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 1122 'fadd' 'p_val_assign_74' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 1123 [4/4] (6.43ns)   --->   "%p_val_assign_75 = fsub float %ac_18, %bd_18" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1123 'fsub' 'p_val_assign_75' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 1124 [4/4] (6.43ns)   --->   "%p_val_assign_76 = fadd float %bc_18, %ad_18" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1124 'fadd' 'p_val_assign_76' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 1125 [2/2] (1.23ns)   --->   "%a_M_real10_load = load float* %a_M_real10_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1125 'load' 'a_M_real10_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_82 : Operation 1126 [2/2] (1.23ns)   --->   "%a_M_imag41_load = load float* %a_M_imag41_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1126 'load' 'a_M_imag41_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_82 : Operation 1127 [2/2] (1.23ns)   --->   "%b_M_real_10_load = load float* %b_M_real_10_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1127 'load' 'b_M_real_10_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_82 : Operation 1128 [2/2] (1.23ns)   --->   "%b_M_imag_10_load = load float* %b_M_imag_10_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1128 'load' 'b_M_imag_10_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 83 <SV = 82> <Delay = 6.43>
ST_83 : Operation 1129 [3/4] (6.43ns)   --->   "%p_val_assign_73 = fadd float %p_val_assign_71, %p_val_assign_69" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 1129 'fadd' 'p_val_assign_73' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 1130 [3/4] (6.43ns)   --->   "%p_val_assign_74 = fadd float %p_val_assign_72, %p_val_assign_70" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 1130 'fadd' 'p_val_assign_74' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 1131 [3/4] (6.43ns)   --->   "%p_val_assign_75 = fsub float %ac_18, %bd_18" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1131 'fsub' 'p_val_assign_75' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 1132 [3/4] (6.43ns)   --->   "%p_val_assign_76 = fadd float %bc_18, %ad_18" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1132 'fadd' 'p_val_assign_76' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 1133 [1/2] (1.23ns)   --->   "%a_M_real10_load = load float* %a_M_real10_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1133 'load' 'a_M_real10_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_83 : Operation 1134 [1/2] (1.23ns)   --->   "%a_M_imag41_load = load float* %a_M_imag41_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1134 'load' 'a_M_imag41_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_83 : Operation 1135 [1/2] (1.23ns)   --->   "%b_M_real_10_load = load float* %b_M_real_10_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1135 'load' 'b_M_real_10_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_83 : Operation 1136 [1/2] (1.23ns)   --->   "%b_M_imag_10_load = load float* %b_M_imag_10_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1136 'load' 'b_M_imag_10_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 84 <SV = 83> <Delay = 8.41>
ST_84 : Operation 1137 [2/4] (6.43ns)   --->   "%p_val_assign_73 = fadd float %p_val_assign_71, %p_val_assign_69" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 1137 'fadd' 'p_val_assign_73' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 1138 [2/4] (6.43ns)   --->   "%p_val_assign_74 = fadd float %p_val_assign_72, %p_val_assign_70" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 1138 'fadd' 'p_val_assign_74' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 1139 [2/4] (6.43ns)   --->   "%p_val_assign_75 = fsub float %ac_18, %bd_18" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1139 'fsub' 'p_val_assign_75' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 1140 [2/4] (6.43ns)   --->   "%p_val_assign_76 = fadd float %bc_18, %ad_18" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1140 'fadd' 'p_val_assign_76' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 1141 [2/2] (8.41ns)   --->   "%ac_19 = fmul float %a_M_real10_load, %a_M_imag41_load" [dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1141 'fmul' 'ac_19' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 1142 [2/2] (8.41ns)   --->   "%ad_19 = fmul float %a_M_real10_load, %b_M_imag_10_load" [dmm_64x4096/matmult_top.cpp:18->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1142 'fmul' 'ad_19' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 1143 [2/2] (8.41ns)   --->   "%bd_19 = fmul float %a_M_imag41_load, %b_M_imag_10_load" [dmm_64x4096/matmult_top.cpp:20->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1143 'fmul' 'bd_19' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 1144 [2/2] (8.41ns)   --->   "%bc_19 = fmul float %a_M_imag41_load, %b_M_real_10_load" [dmm_64x4096/matmult_top.cpp:21->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1144 'fmul' 'bc_19' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 84> <Delay = 8.41>
ST_85 : Operation 1145 [1/4] (6.43ns)   --->   "%p_val_assign_73 = fadd float %p_val_assign_71, %p_val_assign_69" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 1145 'fadd' 'p_val_assign_73' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 1146 [1/4] (6.43ns)   --->   "%p_val_assign_74 = fadd float %p_val_assign_72, %p_val_assign_70" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 1146 'fadd' 'p_val_assign_74' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 1147 [1/4] (6.43ns)   --->   "%p_val_assign_75 = fsub float %ac_18, %bd_18" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1147 'fsub' 'p_val_assign_75' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 1148 [1/4] (6.43ns)   --->   "%p_val_assign_76 = fadd float %bc_18, %ad_18" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1148 'fadd' 'p_val_assign_76' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 1149 [1/2] (8.41ns)   --->   "%ac_19 = fmul float %a_M_real10_load, %a_M_imag41_load" [dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1149 'fmul' 'ac_19' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 1150 [1/2] (8.41ns)   --->   "%ad_19 = fmul float %a_M_real10_load, %b_M_imag_10_load" [dmm_64x4096/matmult_top.cpp:18->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1150 'fmul' 'ad_19' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 1151 [1/2] (8.41ns)   --->   "%bd_19 = fmul float %a_M_imag41_load, %b_M_imag_10_load" [dmm_64x4096/matmult_top.cpp:20->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1151 'fmul' 'bd_19' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 1152 [1/2] (8.41ns)   --->   "%bc_19 = fmul float %a_M_imag41_load, %b_M_real_10_load" [dmm_64x4096/matmult_top.cpp:21->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1152 'fmul' 'bc_19' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 85> <Delay = 6.43>
ST_86 : Operation 1153 [1/1] (0.00ns)   --->   "%a_M_real10_addr_1 = getelementptr [32 x float]* %a_M_real10, i64 0, i64 %tmp_2" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1153 'getelementptr' 'a_M_real10_addr_1' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 1154 [1/1] (0.00ns)   --->   "%a_M_imag41_addr_1 = getelementptr [32 x float]* %a_M_imag41, i64 0, i64 %tmp_2" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1154 'getelementptr' 'a_M_imag41_addr_1' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 1155 [1/1] (0.00ns)   --->   "%b_M_real_10_addr_1 = getelementptr [32 x float]* %b_M_real_10, i64 0, i64 %zext_ln45_2" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1155 'getelementptr' 'b_M_real_10_addr_1' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 1156 [1/1] (0.00ns)   --->   "%b_M_imag_10_addr_1 = getelementptr [32 x float]* %b_M_imag_10, i64 0, i64 %zext_ln45_2" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1156 'getelementptr' 'b_M_imag_10_addr_1' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 1157 [4/4] (6.43ns)   --->   "%p_val_assign_77 = fadd float %p_val_assign_75, %p_val_assign_73" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 1157 'fadd' 'p_val_assign_77' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 1158 [4/4] (6.43ns)   --->   "%p_val_assign_78 = fadd float %p_val_assign_76, %p_val_assign_74" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 1158 'fadd' 'p_val_assign_78' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 1159 [4/4] (6.43ns)   --->   "%p_val_assign_79 = fsub float %ac_19, %bd_19" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1159 'fsub' 'p_val_assign_79' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 1160 [4/4] (6.43ns)   --->   "%p_val_assign_80 = fadd float %bc_19, %ad_19" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1160 'fadd' 'p_val_assign_80' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 1161 [2/2] (1.23ns)   --->   "%a_M_real10_load_1 = load float* %a_M_real10_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1161 'load' 'a_M_real10_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_86 : Operation 1162 [2/2] (1.23ns)   --->   "%a_M_imag41_load_1 = load float* %a_M_imag41_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1162 'load' 'a_M_imag41_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_86 : Operation 1163 [2/2] (1.23ns)   --->   "%b_M_real_10_load_1 = load float* %b_M_real_10_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1163 'load' 'b_M_real_10_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_86 : Operation 1164 [2/2] (1.23ns)   --->   "%b_M_imag_10_load_1 = load float* %b_M_imag_10_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1164 'load' 'b_M_imag_10_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 87 <SV = 86> <Delay = 6.43>
ST_87 : Operation 1165 [3/4] (6.43ns)   --->   "%p_val_assign_77 = fadd float %p_val_assign_75, %p_val_assign_73" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 1165 'fadd' 'p_val_assign_77' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 1166 [3/4] (6.43ns)   --->   "%p_val_assign_78 = fadd float %p_val_assign_76, %p_val_assign_74" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 1166 'fadd' 'p_val_assign_78' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 1167 [3/4] (6.43ns)   --->   "%p_val_assign_79 = fsub float %ac_19, %bd_19" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1167 'fsub' 'p_val_assign_79' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 1168 [3/4] (6.43ns)   --->   "%p_val_assign_80 = fadd float %bc_19, %ad_19" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1168 'fadd' 'p_val_assign_80' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 1169 [1/2] (1.23ns)   --->   "%a_M_real10_load_1 = load float* %a_M_real10_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1169 'load' 'a_M_real10_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_87 : Operation 1170 [1/2] (1.23ns)   --->   "%a_M_imag41_load_1 = load float* %a_M_imag41_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1170 'load' 'a_M_imag41_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_87 : Operation 1171 [1/2] (1.23ns)   --->   "%b_M_real_10_load_1 = load float* %b_M_real_10_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1171 'load' 'b_M_real_10_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_87 : Operation 1172 [1/2] (1.23ns)   --->   "%b_M_imag_10_load_1 = load float* %b_M_imag_10_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1172 'load' 'b_M_imag_10_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 88 <SV = 87> <Delay = 8.41>
ST_88 : Operation 1173 [2/4] (6.43ns)   --->   "%p_val_assign_77 = fadd float %p_val_assign_75, %p_val_assign_73" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 1173 'fadd' 'p_val_assign_77' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 1174 [2/4] (6.43ns)   --->   "%p_val_assign_78 = fadd float %p_val_assign_76, %p_val_assign_74" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 1174 'fadd' 'p_val_assign_78' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 1175 [2/4] (6.43ns)   --->   "%p_val_assign_79 = fsub float %ac_19, %bd_19" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1175 'fsub' 'p_val_assign_79' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 1176 [2/4] (6.43ns)   --->   "%p_val_assign_80 = fadd float %bc_19, %ad_19" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1176 'fadd' 'p_val_assign_80' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 1177 [2/2] (8.41ns)   --->   "%ac_20 = fmul float %a_M_real10_load_1, %a_M_imag41_load_1" [dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1177 'fmul' 'ac_20' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 1178 [2/2] (8.41ns)   --->   "%ad_20 = fmul float %a_M_real10_load_1, %b_M_imag_10_load_1" [dmm_64x4096/matmult_top.cpp:18->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1178 'fmul' 'ad_20' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 1179 [2/2] (8.41ns)   --->   "%bd_20 = fmul float %a_M_imag41_load_1, %b_M_imag_10_load_1" [dmm_64x4096/matmult_top.cpp:20->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1179 'fmul' 'bd_20' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 1180 [2/2] (8.41ns)   --->   "%bc_20 = fmul float %a_M_imag41_load_1, %b_M_real_10_load_1" [dmm_64x4096/matmult_top.cpp:21->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1180 'fmul' 'bc_20' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 88> <Delay = 8.41>
ST_89 : Operation 1181 [1/4] (6.43ns)   --->   "%p_val_assign_77 = fadd float %p_val_assign_75, %p_val_assign_73" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 1181 'fadd' 'p_val_assign_77' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 1182 [1/4] (6.43ns)   --->   "%p_val_assign_78 = fadd float %p_val_assign_76, %p_val_assign_74" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 1182 'fadd' 'p_val_assign_78' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 1183 [1/4] (6.43ns)   --->   "%p_val_assign_79 = fsub float %ac_19, %bd_19" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1183 'fsub' 'p_val_assign_79' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 1184 [1/4] (6.43ns)   --->   "%p_val_assign_80 = fadd float %bc_19, %ad_19" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1184 'fadd' 'p_val_assign_80' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 1185 [1/2] (8.41ns)   --->   "%ac_20 = fmul float %a_M_real10_load_1, %a_M_imag41_load_1" [dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1185 'fmul' 'ac_20' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 1186 [1/2] (8.41ns)   --->   "%ad_20 = fmul float %a_M_real10_load_1, %b_M_imag_10_load_1" [dmm_64x4096/matmult_top.cpp:18->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1186 'fmul' 'ad_20' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 1187 [1/2] (8.41ns)   --->   "%bd_20 = fmul float %a_M_imag41_load_1, %b_M_imag_10_load_1" [dmm_64x4096/matmult_top.cpp:20->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1187 'fmul' 'bd_20' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 1188 [1/2] (8.41ns)   --->   "%bc_20 = fmul float %a_M_imag41_load_1, %b_M_real_10_load_1" [dmm_64x4096/matmult_top.cpp:21->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1188 'fmul' 'bc_20' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 89> <Delay = 6.43>
ST_90 : Operation 1189 [1/1] (0.00ns)   --->   "%a_M_real11_addr = getelementptr [32 x float]* %a_M_real11, i64 0, i64 %zext_ln45_1" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1189 'getelementptr' 'a_M_real11_addr' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 1190 [1/1] (0.00ns)   --->   "%a_M_imag42_addr = getelementptr [32 x float]* %a_M_imag42, i64 0, i64 %zext_ln45_1" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1190 'getelementptr' 'a_M_imag42_addr' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 1191 [1/1] (0.00ns)   --->   "%b_M_real_11_addr = getelementptr [32 x float]* %b_M_real_11, i64 0, i64 %zext_ln45" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1191 'getelementptr' 'b_M_real_11_addr' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 1192 [1/1] (0.00ns)   --->   "%b_M_imag_11_addr = getelementptr [32 x float]* %b_M_imag_11, i64 0, i64 %zext_ln45" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1192 'getelementptr' 'b_M_imag_11_addr' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 1193 [4/4] (6.43ns)   --->   "%p_val_assign_81 = fadd float %p_val_assign_79, %p_val_assign_77" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 1193 'fadd' 'p_val_assign_81' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1194 [4/4] (6.43ns)   --->   "%p_val_assign_82 = fadd float %p_val_assign_80, %p_val_assign_78" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 1194 'fadd' 'p_val_assign_82' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1195 [4/4] (6.43ns)   --->   "%p_val_assign_83 = fsub float %ac_20, %bd_20" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1195 'fsub' 'p_val_assign_83' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1196 [4/4] (6.43ns)   --->   "%p_val_assign_84 = fadd float %bc_20, %ad_20" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1196 'fadd' 'p_val_assign_84' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1197 [2/2] (1.23ns)   --->   "%a_M_real11_load = load float* %a_M_real11_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1197 'load' 'a_M_real11_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_90 : Operation 1198 [2/2] (1.23ns)   --->   "%a_M_imag42_load = load float* %a_M_imag42_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1198 'load' 'a_M_imag42_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_90 : Operation 1199 [2/2] (1.23ns)   --->   "%b_M_real_11_load = load float* %b_M_real_11_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1199 'load' 'b_M_real_11_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_90 : Operation 1200 [2/2] (1.23ns)   --->   "%b_M_imag_11_load = load float* %b_M_imag_11_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1200 'load' 'b_M_imag_11_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 91 <SV = 90> <Delay = 6.43>
ST_91 : Operation 1201 [3/4] (6.43ns)   --->   "%p_val_assign_81 = fadd float %p_val_assign_79, %p_val_assign_77" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 1201 'fadd' 'p_val_assign_81' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 1202 [3/4] (6.43ns)   --->   "%p_val_assign_82 = fadd float %p_val_assign_80, %p_val_assign_78" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 1202 'fadd' 'p_val_assign_82' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 1203 [3/4] (6.43ns)   --->   "%p_val_assign_83 = fsub float %ac_20, %bd_20" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1203 'fsub' 'p_val_assign_83' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 1204 [3/4] (6.43ns)   --->   "%p_val_assign_84 = fadd float %bc_20, %ad_20" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1204 'fadd' 'p_val_assign_84' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 1205 [1/2] (1.23ns)   --->   "%a_M_real11_load = load float* %a_M_real11_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1205 'load' 'a_M_real11_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_91 : Operation 1206 [1/2] (1.23ns)   --->   "%a_M_imag42_load = load float* %a_M_imag42_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1206 'load' 'a_M_imag42_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_91 : Operation 1207 [1/2] (1.23ns)   --->   "%b_M_real_11_load = load float* %b_M_real_11_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1207 'load' 'b_M_real_11_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_91 : Operation 1208 [1/2] (1.23ns)   --->   "%b_M_imag_11_load = load float* %b_M_imag_11_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1208 'load' 'b_M_imag_11_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 92 <SV = 91> <Delay = 8.41>
ST_92 : Operation 1209 [2/4] (6.43ns)   --->   "%p_val_assign_81 = fadd float %p_val_assign_79, %p_val_assign_77" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 1209 'fadd' 'p_val_assign_81' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 1210 [2/4] (6.43ns)   --->   "%p_val_assign_82 = fadd float %p_val_assign_80, %p_val_assign_78" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 1210 'fadd' 'p_val_assign_82' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 1211 [2/4] (6.43ns)   --->   "%p_val_assign_83 = fsub float %ac_20, %bd_20" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1211 'fsub' 'p_val_assign_83' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 1212 [2/4] (6.43ns)   --->   "%p_val_assign_84 = fadd float %bc_20, %ad_20" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1212 'fadd' 'p_val_assign_84' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 1213 [2/2] (8.41ns)   --->   "%ac_21 = fmul float %a_M_real11_load, %a_M_imag42_load" [dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1213 'fmul' 'ac_21' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 1214 [2/2] (8.41ns)   --->   "%ad_21 = fmul float %a_M_real11_load, %b_M_imag_11_load" [dmm_64x4096/matmult_top.cpp:18->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1214 'fmul' 'ad_21' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 1215 [2/2] (8.41ns)   --->   "%bd_21 = fmul float %a_M_imag42_load, %b_M_imag_11_load" [dmm_64x4096/matmult_top.cpp:20->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1215 'fmul' 'bd_21' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 1216 [2/2] (8.41ns)   --->   "%bc_21 = fmul float %a_M_imag42_load, %b_M_real_11_load" [dmm_64x4096/matmult_top.cpp:21->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1216 'fmul' 'bc_21' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 92> <Delay = 8.41>
ST_93 : Operation 1217 [1/4] (6.43ns)   --->   "%p_val_assign_81 = fadd float %p_val_assign_79, %p_val_assign_77" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 1217 'fadd' 'p_val_assign_81' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 1218 [1/4] (6.43ns)   --->   "%p_val_assign_82 = fadd float %p_val_assign_80, %p_val_assign_78" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 1218 'fadd' 'p_val_assign_82' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 1219 [1/4] (6.43ns)   --->   "%p_val_assign_83 = fsub float %ac_20, %bd_20" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1219 'fsub' 'p_val_assign_83' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 1220 [1/4] (6.43ns)   --->   "%p_val_assign_84 = fadd float %bc_20, %ad_20" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1220 'fadd' 'p_val_assign_84' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 1221 [1/2] (8.41ns)   --->   "%ac_21 = fmul float %a_M_real11_load, %a_M_imag42_load" [dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1221 'fmul' 'ac_21' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 1222 [1/2] (8.41ns)   --->   "%ad_21 = fmul float %a_M_real11_load, %b_M_imag_11_load" [dmm_64x4096/matmult_top.cpp:18->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1222 'fmul' 'ad_21' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 1223 [1/2] (8.41ns)   --->   "%bd_21 = fmul float %a_M_imag42_load, %b_M_imag_11_load" [dmm_64x4096/matmult_top.cpp:20->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1223 'fmul' 'bd_21' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 1224 [1/2] (8.41ns)   --->   "%bc_21 = fmul float %a_M_imag42_load, %b_M_real_11_load" [dmm_64x4096/matmult_top.cpp:21->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1224 'fmul' 'bc_21' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 93> <Delay = 6.43>
ST_94 : Operation 1225 [1/1] (0.00ns)   --->   "%a_M_real11_addr_1 = getelementptr [32 x float]* %a_M_real11, i64 0, i64 %tmp_2" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1225 'getelementptr' 'a_M_real11_addr_1' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 1226 [1/1] (0.00ns)   --->   "%a_M_imag42_addr_1 = getelementptr [32 x float]* %a_M_imag42, i64 0, i64 %tmp_2" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1226 'getelementptr' 'a_M_imag42_addr_1' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 1227 [1/1] (0.00ns)   --->   "%b_M_real_11_addr_1 = getelementptr [32 x float]* %b_M_real_11, i64 0, i64 %zext_ln45_2" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1227 'getelementptr' 'b_M_real_11_addr_1' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 1228 [1/1] (0.00ns)   --->   "%b_M_imag_11_addr_1 = getelementptr [32 x float]* %b_M_imag_11, i64 0, i64 %zext_ln45_2" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1228 'getelementptr' 'b_M_imag_11_addr_1' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 1229 [4/4] (6.43ns)   --->   "%p_val_assign_85 = fadd float %p_val_assign_83, %p_val_assign_81" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 1229 'fadd' 'p_val_assign_85' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 1230 [4/4] (6.43ns)   --->   "%p_val_assign_86 = fadd float %p_val_assign_84, %p_val_assign_82" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 1230 'fadd' 'p_val_assign_86' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 1231 [4/4] (6.43ns)   --->   "%p_val_assign_87 = fsub float %ac_21, %bd_21" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1231 'fsub' 'p_val_assign_87' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 1232 [4/4] (6.43ns)   --->   "%p_val_assign_88 = fadd float %bc_21, %ad_21" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1232 'fadd' 'p_val_assign_88' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 1233 [2/2] (1.23ns)   --->   "%a_M_real11_load_1 = load float* %a_M_real11_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1233 'load' 'a_M_real11_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_94 : Operation 1234 [2/2] (1.23ns)   --->   "%a_M_imag42_load_1 = load float* %a_M_imag42_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1234 'load' 'a_M_imag42_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_94 : Operation 1235 [2/2] (1.23ns)   --->   "%b_M_real_11_load_1 = load float* %b_M_real_11_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1235 'load' 'b_M_real_11_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_94 : Operation 1236 [2/2] (1.23ns)   --->   "%b_M_imag_11_load_1 = load float* %b_M_imag_11_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1236 'load' 'b_M_imag_11_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 95 <SV = 94> <Delay = 6.43>
ST_95 : Operation 1237 [3/4] (6.43ns)   --->   "%p_val_assign_85 = fadd float %p_val_assign_83, %p_val_assign_81" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 1237 'fadd' 'p_val_assign_85' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 1238 [3/4] (6.43ns)   --->   "%p_val_assign_86 = fadd float %p_val_assign_84, %p_val_assign_82" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 1238 'fadd' 'p_val_assign_86' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 1239 [3/4] (6.43ns)   --->   "%p_val_assign_87 = fsub float %ac_21, %bd_21" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1239 'fsub' 'p_val_assign_87' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 1240 [3/4] (6.43ns)   --->   "%p_val_assign_88 = fadd float %bc_21, %ad_21" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1240 'fadd' 'p_val_assign_88' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 1241 [1/2] (1.23ns)   --->   "%a_M_real11_load_1 = load float* %a_M_real11_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1241 'load' 'a_M_real11_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_95 : Operation 1242 [1/2] (1.23ns)   --->   "%a_M_imag42_load_1 = load float* %a_M_imag42_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1242 'load' 'a_M_imag42_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_95 : Operation 1243 [1/2] (1.23ns)   --->   "%b_M_real_11_load_1 = load float* %b_M_real_11_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1243 'load' 'b_M_real_11_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_95 : Operation 1244 [1/2] (1.23ns)   --->   "%b_M_imag_11_load_1 = load float* %b_M_imag_11_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1244 'load' 'b_M_imag_11_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 96 <SV = 95> <Delay = 8.41>
ST_96 : Operation 1245 [2/4] (6.43ns)   --->   "%p_val_assign_85 = fadd float %p_val_assign_83, %p_val_assign_81" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 1245 'fadd' 'p_val_assign_85' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 1246 [2/4] (6.43ns)   --->   "%p_val_assign_86 = fadd float %p_val_assign_84, %p_val_assign_82" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 1246 'fadd' 'p_val_assign_86' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 1247 [2/4] (6.43ns)   --->   "%p_val_assign_87 = fsub float %ac_21, %bd_21" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1247 'fsub' 'p_val_assign_87' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 1248 [2/4] (6.43ns)   --->   "%p_val_assign_88 = fadd float %bc_21, %ad_21" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1248 'fadd' 'p_val_assign_88' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 1249 [2/2] (8.41ns)   --->   "%ac_22 = fmul float %a_M_real11_load_1, %a_M_imag42_load_1" [dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1249 'fmul' 'ac_22' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 1250 [2/2] (8.41ns)   --->   "%ad_22 = fmul float %a_M_real11_load_1, %b_M_imag_11_load_1" [dmm_64x4096/matmult_top.cpp:18->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1250 'fmul' 'ad_22' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 1251 [2/2] (8.41ns)   --->   "%bd_22 = fmul float %a_M_imag42_load_1, %b_M_imag_11_load_1" [dmm_64x4096/matmult_top.cpp:20->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1251 'fmul' 'bd_22' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 1252 [2/2] (8.41ns)   --->   "%bc_22 = fmul float %a_M_imag42_load_1, %b_M_real_11_load_1" [dmm_64x4096/matmult_top.cpp:21->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1252 'fmul' 'bc_22' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 96> <Delay = 8.41>
ST_97 : Operation 1253 [1/4] (6.43ns)   --->   "%p_val_assign_85 = fadd float %p_val_assign_83, %p_val_assign_81" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 1253 'fadd' 'p_val_assign_85' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 1254 [1/4] (6.43ns)   --->   "%p_val_assign_86 = fadd float %p_val_assign_84, %p_val_assign_82" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 1254 'fadd' 'p_val_assign_86' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 1255 [1/4] (6.43ns)   --->   "%p_val_assign_87 = fsub float %ac_21, %bd_21" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1255 'fsub' 'p_val_assign_87' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 1256 [1/4] (6.43ns)   --->   "%p_val_assign_88 = fadd float %bc_21, %ad_21" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1256 'fadd' 'p_val_assign_88' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 1257 [1/2] (8.41ns)   --->   "%ac_22 = fmul float %a_M_real11_load_1, %a_M_imag42_load_1" [dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1257 'fmul' 'ac_22' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 1258 [1/2] (8.41ns)   --->   "%ad_22 = fmul float %a_M_real11_load_1, %b_M_imag_11_load_1" [dmm_64x4096/matmult_top.cpp:18->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1258 'fmul' 'ad_22' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 1259 [1/2] (8.41ns)   --->   "%bd_22 = fmul float %a_M_imag42_load_1, %b_M_imag_11_load_1" [dmm_64x4096/matmult_top.cpp:20->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1259 'fmul' 'bd_22' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 1260 [1/2] (8.41ns)   --->   "%bc_22 = fmul float %a_M_imag42_load_1, %b_M_real_11_load_1" [dmm_64x4096/matmult_top.cpp:21->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1260 'fmul' 'bc_22' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 97> <Delay = 6.43>
ST_98 : Operation 1261 [1/1] (0.00ns)   --->   "%a_M_real12_addr = getelementptr [32 x float]* %a_M_real12, i64 0, i64 %zext_ln45_1" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1261 'getelementptr' 'a_M_real12_addr' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 1262 [1/1] (0.00ns)   --->   "%a_M_imag43_addr = getelementptr [32 x float]* %a_M_imag43, i64 0, i64 %zext_ln45_1" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1262 'getelementptr' 'a_M_imag43_addr' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 1263 [1/1] (0.00ns)   --->   "%b_M_real_12_addr = getelementptr [32 x float]* %b_M_real_12, i64 0, i64 %zext_ln45" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1263 'getelementptr' 'b_M_real_12_addr' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 1264 [1/1] (0.00ns)   --->   "%b_M_imag_12_addr = getelementptr [32 x float]* %b_M_imag_12, i64 0, i64 %zext_ln45" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1264 'getelementptr' 'b_M_imag_12_addr' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 1265 [4/4] (6.43ns)   --->   "%p_val_assign_89 = fadd float %p_val_assign_87, %p_val_assign_85" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 1265 'fadd' 'p_val_assign_89' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 1266 [4/4] (6.43ns)   --->   "%p_val_assign_90 = fadd float %p_val_assign_88, %p_val_assign_86" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 1266 'fadd' 'p_val_assign_90' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 1267 [4/4] (6.43ns)   --->   "%p_val_assign_91 = fsub float %ac_22, %bd_22" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1267 'fsub' 'p_val_assign_91' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 1268 [4/4] (6.43ns)   --->   "%p_val_assign_92 = fadd float %bc_22, %ad_22" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1268 'fadd' 'p_val_assign_92' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 1269 [2/2] (1.23ns)   --->   "%a_M_real12_load = load float* %a_M_real12_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1269 'load' 'a_M_real12_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_98 : Operation 1270 [2/2] (1.23ns)   --->   "%a_M_imag43_load = load float* %a_M_imag43_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1270 'load' 'a_M_imag43_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_98 : Operation 1271 [2/2] (1.23ns)   --->   "%b_M_real_12_load = load float* %b_M_real_12_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1271 'load' 'b_M_real_12_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_98 : Operation 1272 [2/2] (1.23ns)   --->   "%b_M_imag_12_load = load float* %b_M_imag_12_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1272 'load' 'b_M_imag_12_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 99 <SV = 98> <Delay = 6.43>
ST_99 : Operation 1273 [3/4] (6.43ns)   --->   "%p_val_assign_89 = fadd float %p_val_assign_87, %p_val_assign_85" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 1273 'fadd' 'p_val_assign_89' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 1274 [3/4] (6.43ns)   --->   "%p_val_assign_90 = fadd float %p_val_assign_88, %p_val_assign_86" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 1274 'fadd' 'p_val_assign_90' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 1275 [3/4] (6.43ns)   --->   "%p_val_assign_91 = fsub float %ac_22, %bd_22" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1275 'fsub' 'p_val_assign_91' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 1276 [3/4] (6.43ns)   --->   "%p_val_assign_92 = fadd float %bc_22, %ad_22" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1276 'fadd' 'p_val_assign_92' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 1277 [1/2] (1.23ns)   --->   "%a_M_real12_load = load float* %a_M_real12_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1277 'load' 'a_M_real12_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_99 : Operation 1278 [1/2] (1.23ns)   --->   "%a_M_imag43_load = load float* %a_M_imag43_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1278 'load' 'a_M_imag43_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_99 : Operation 1279 [1/2] (1.23ns)   --->   "%b_M_real_12_load = load float* %b_M_real_12_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1279 'load' 'b_M_real_12_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_99 : Operation 1280 [1/2] (1.23ns)   --->   "%b_M_imag_12_load = load float* %b_M_imag_12_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1280 'load' 'b_M_imag_12_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 100 <SV = 99> <Delay = 8.41>
ST_100 : Operation 1281 [2/4] (6.43ns)   --->   "%p_val_assign_89 = fadd float %p_val_assign_87, %p_val_assign_85" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 1281 'fadd' 'p_val_assign_89' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 1282 [2/4] (6.43ns)   --->   "%p_val_assign_90 = fadd float %p_val_assign_88, %p_val_assign_86" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 1282 'fadd' 'p_val_assign_90' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 1283 [2/4] (6.43ns)   --->   "%p_val_assign_91 = fsub float %ac_22, %bd_22" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1283 'fsub' 'p_val_assign_91' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 1284 [2/4] (6.43ns)   --->   "%p_val_assign_92 = fadd float %bc_22, %ad_22" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1284 'fadd' 'p_val_assign_92' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 1285 [2/2] (8.41ns)   --->   "%ac_23 = fmul float %a_M_real12_load, %a_M_imag43_load" [dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1285 'fmul' 'ac_23' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 1286 [2/2] (8.41ns)   --->   "%ad_23 = fmul float %a_M_real12_load, %b_M_imag_12_load" [dmm_64x4096/matmult_top.cpp:18->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1286 'fmul' 'ad_23' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 1287 [2/2] (8.41ns)   --->   "%bd_23 = fmul float %a_M_imag43_load, %b_M_imag_12_load" [dmm_64x4096/matmult_top.cpp:20->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1287 'fmul' 'bd_23' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 1288 [2/2] (8.41ns)   --->   "%bc_23 = fmul float %a_M_imag43_load, %b_M_real_12_load" [dmm_64x4096/matmult_top.cpp:21->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1288 'fmul' 'bc_23' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 100> <Delay = 8.41>
ST_101 : Operation 1289 [1/4] (6.43ns)   --->   "%p_val_assign_89 = fadd float %p_val_assign_87, %p_val_assign_85" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 1289 'fadd' 'p_val_assign_89' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 1290 [1/4] (6.43ns)   --->   "%p_val_assign_90 = fadd float %p_val_assign_88, %p_val_assign_86" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 1290 'fadd' 'p_val_assign_90' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 1291 [1/4] (6.43ns)   --->   "%p_val_assign_91 = fsub float %ac_22, %bd_22" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1291 'fsub' 'p_val_assign_91' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 1292 [1/4] (6.43ns)   --->   "%p_val_assign_92 = fadd float %bc_22, %ad_22" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1292 'fadd' 'p_val_assign_92' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 1293 [1/2] (8.41ns)   --->   "%ac_23 = fmul float %a_M_real12_load, %a_M_imag43_load" [dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1293 'fmul' 'ac_23' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 1294 [1/2] (8.41ns)   --->   "%ad_23 = fmul float %a_M_real12_load, %b_M_imag_12_load" [dmm_64x4096/matmult_top.cpp:18->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1294 'fmul' 'ad_23' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 1295 [1/2] (8.41ns)   --->   "%bd_23 = fmul float %a_M_imag43_load, %b_M_imag_12_load" [dmm_64x4096/matmult_top.cpp:20->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1295 'fmul' 'bd_23' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 1296 [1/2] (8.41ns)   --->   "%bc_23 = fmul float %a_M_imag43_load, %b_M_real_12_load" [dmm_64x4096/matmult_top.cpp:21->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1296 'fmul' 'bc_23' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 101> <Delay = 6.43>
ST_102 : Operation 1297 [1/1] (0.00ns)   --->   "%a_M_real12_addr_1 = getelementptr [32 x float]* %a_M_real12, i64 0, i64 %tmp_2" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1297 'getelementptr' 'a_M_real12_addr_1' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 1298 [1/1] (0.00ns)   --->   "%a_M_imag43_addr_1 = getelementptr [32 x float]* %a_M_imag43, i64 0, i64 %tmp_2" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1298 'getelementptr' 'a_M_imag43_addr_1' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 1299 [1/1] (0.00ns)   --->   "%b_M_real_12_addr_1 = getelementptr [32 x float]* %b_M_real_12, i64 0, i64 %zext_ln45_2" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1299 'getelementptr' 'b_M_real_12_addr_1' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 1300 [1/1] (0.00ns)   --->   "%b_M_imag_12_addr_1 = getelementptr [32 x float]* %b_M_imag_12, i64 0, i64 %zext_ln45_2" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1300 'getelementptr' 'b_M_imag_12_addr_1' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 1301 [4/4] (6.43ns)   --->   "%p_val_assign_93 = fadd float %p_val_assign_91, %p_val_assign_89" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 1301 'fadd' 'p_val_assign_93' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 1302 [4/4] (6.43ns)   --->   "%p_val_assign_94 = fadd float %p_val_assign_92, %p_val_assign_90" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 1302 'fadd' 'p_val_assign_94' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 1303 [4/4] (6.43ns)   --->   "%p_val_assign_95 = fsub float %ac_23, %bd_23" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1303 'fsub' 'p_val_assign_95' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 1304 [4/4] (6.43ns)   --->   "%p_val_assign_96 = fadd float %bc_23, %ad_23" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1304 'fadd' 'p_val_assign_96' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 1305 [2/2] (1.23ns)   --->   "%a_M_real12_load_1 = load float* %a_M_real12_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1305 'load' 'a_M_real12_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_102 : Operation 1306 [2/2] (1.23ns)   --->   "%a_M_imag43_load_1 = load float* %a_M_imag43_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1306 'load' 'a_M_imag43_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_102 : Operation 1307 [2/2] (1.23ns)   --->   "%b_M_real_12_load_1 = load float* %b_M_real_12_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1307 'load' 'b_M_real_12_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_102 : Operation 1308 [2/2] (1.23ns)   --->   "%b_M_imag_12_load_1 = load float* %b_M_imag_12_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1308 'load' 'b_M_imag_12_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 103 <SV = 102> <Delay = 6.43>
ST_103 : Operation 1309 [3/4] (6.43ns)   --->   "%p_val_assign_93 = fadd float %p_val_assign_91, %p_val_assign_89" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 1309 'fadd' 'p_val_assign_93' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 1310 [3/4] (6.43ns)   --->   "%p_val_assign_94 = fadd float %p_val_assign_92, %p_val_assign_90" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 1310 'fadd' 'p_val_assign_94' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 1311 [3/4] (6.43ns)   --->   "%p_val_assign_95 = fsub float %ac_23, %bd_23" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1311 'fsub' 'p_val_assign_95' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 1312 [3/4] (6.43ns)   --->   "%p_val_assign_96 = fadd float %bc_23, %ad_23" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1312 'fadd' 'p_val_assign_96' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 1313 [1/2] (1.23ns)   --->   "%a_M_real12_load_1 = load float* %a_M_real12_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1313 'load' 'a_M_real12_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_103 : Operation 1314 [1/2] (1.23ns)   --->   "%a_M_imag43_load_1 = load float* %a_M_imag43_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1314 'load' 'a_M_imag43_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_103 : Operation 1315 [1/2] (1.23ns)   --->   "%b_M_real_12_load_1 = load float* %b_M_real_12_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1315 'load' 'b_M_real_12_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_103 : Operation 1316 [1/2] (1.23ns)   --->   "%b_M_imag_12_load_1 = load float* %b_M_imag_12_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1316 'load' 'b_M_imag_12_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 104 <SV = 103> <Delay = 8.41>
ST_104 : Operation 1317 [2/4] (6.43ns)   --->   "%p_val_assign_93 = fadd float %p_val_assign_91, %p_val_assign_89" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 1317 'fadd' 'p_val_assign_93' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 1318 [2/4] (6.43ns)   --->   "%p_val_assign_94 = fadd float %p_val_assign_92, %p_val_assign_90" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 1318 'fadd' 'p_val_assign_94' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 1319 [2/4] (6.43ns)   --->   "%p_val_assign_95 = fsub float %ac_23, %bd_23" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1319 'fsub' 'p_val_assign_95' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 1320 [2/4] (6.43ns)   --->   "%p_val_assign_96 = fadd float %bc_23, %ad_23" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1320 'fadd' 'p_val_assign_96' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 1321 [2/2] (8.41ns)   --->   "%ac_24 = fmul float %a_M_real12_load_1, %a_M_imag43_load_1" [dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1321 'fmul' 'ac_24' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 1322 [2/2] (8.41ns)   --->   "%ad_24 = fmul float %a_M_real12_load_1, %b_M_imag_12_load_1" [dmm_64x4096/matmult_top.cpp:18->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1322 'fmul' 'ad_24' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 1323 [2/2] (8.41ns)   --->   "%bd_24 = fmul float %a_M_imag43_load_1, %b_M_imag_12_load_1" [dmm_64x4096/matmult_top.cpp:20->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1323 'fmul' 'bd_24' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 1324 [2/2] (8.41ns)   --->   "%bc_24 = fmul float %a_M_imag43_load_1, %b_M_real_12_load_1" [dmm_64x4096/matmult_top.cpp:21->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1324 'fmul' 'bc_24' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 104> <Delay = 8.41>
ST_105 : Operation 1325 [1/4] (6.43ns)   --->   "%p_val_assign_93 = fadd float %p_val_assign_91, %p_val_assign_89" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 1325 'fadd' 'p_val_assign_93' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 1326 [1/4] (6.43ns)   --->   "%p_val_assign_94 = fadd float %p_val_assign_92, %p_val_assign_90" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 1326 'fadd' 'p_val_assign_94' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 1327 [1/4] (6.43ns)   --->   "%p_val_assign_95 = fsub float %ac_23, %bd_23" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1327 'fsub' 'p_val_assign_95' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 1328 [1/4] (6.43ns)   --->   "%p_val_assign_96 = fadd float %bc_23, %ad_23" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1328 'fadd' 'p_val_assign_96' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 1329 [1/2] (8.41ns)   --->   "%ac_24 = fmul float %a_M_real12_load_1, %a_M_imag43_load_1" [dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1329 'fmul' 'ac_24' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 1330 [1/2] (8.41ns)   --->   "%ad_24 = fmul float %a_M_real12_load_1, %b_M_imag_12_load_1" [dmm_64x4096/matmult_top.cpp:18->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1330 'fmul' 'ad_24' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 1331 [1/2] (8.41ns)   --->   "%bd_24 = fmul float %a_M_imag43_load_1, %b_M_imag_12_load_1" [dmm_64x4096/matmult_top.cpp:20->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1331 'fmul' 'bd_24' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 1332 [1/2] (8.41ns)   --->   "%bc_24 = fmul float %a_M_imag43_load_1, %b_M_real_12_load_1" [dmm_64x4096/matmult_top.cpp:21->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1332 'fmul' 'bc_24' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 106 <SV = 105> <Delay = 6.43>
ST_106 : Operation 1333 [1/1] (0.00ns)   --->   "%a_M_real13_addr = getelementptr [32 x float]* %a_M_real13, i64 0, i64 %zext_ln45_1" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1333 'getelementptr' 'a_M_real13_addr' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 1334 [1/1] (0.00ns)   --->   "%a_M_imag44_addr = getelementptr [32 x float]* %a_M_imag44, i64 0, i64 %zext_ln45_1" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1334 'getelementptr' 'a_M_imag44_addr' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 1335 [1/1] (0.00ns)   --->   "%b_M_real_13_addr = getelementptr [32 x float]* %b_M_real_13, i64 0, i64 %zext_ln45" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1335 'getelementptr' 'b_M_real_13_addr' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 1336 [1/1] (0.00ns)   --->   "%b_M_imag_13_addr = getelementptr [32 x float]* %b_M_imag_13, i64 0, i64 %zext_ln45" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1336 'getelementptr' 'b_M_imag_13_addr' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 1337 [4/4] (6.43ns)   --->   "%p_val_assign_97 = fadd float %p_val_assign_95, %p_val_assign_93" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 1337 'fadd' 'p_val_assign_97' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 1338 [4/4] (6.43ns)   --->   "%p_val_assign_98 = fadd float %p_val_assign_96, %p_val_assign_94" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 1338 'fadd' 'p_val_assign_98' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 1339 [4/4] (6.43ns)   --->   "%p_val_assign_99 = fsub float %ac_24, %bd_24" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1339 'fsub' 'p_val_assign_99' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 1340 [4/4] (6.43ns)   --->   "%p_val_assign_100 = fadd float %bc_24, %ad_24" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1340 'fadd' 'p_val_assign_100' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 1341 [2/2] (1.23ns)   --->   "%a_M_real13_load = load float* %a_M_real13_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1341 'load' 'a_M_real13_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_106 : Operation 1342 [2/2] (1.23ns)   --->   "%a_M_imag44_load = load float* %a_M_imag44_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1342 'load' 'a_M_imag44_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_106 : Operation 1343 [2/2] (1.23ns)   --->   "%b_M_real_13_load = load float* %b_M_real_13_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1343 'load' 'b_M_real_13_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_106 : Operation 1344 [2/2] (1.23ns)   --->   "%b_M_imag_13_load = load float* %b_M_imag_13_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1344 'load' 'b_M_imag_13_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 107 <SV = 106> <Delay = 6.43>
ST_107 : Operation 1345 [3/4] (6.43ns)   --->   "%p_val_assign_97 = fadd float %p_val_assign_95, %p_val_assign_93" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 1345 'fadd' 'p_val_assign_97' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 1346 [3/4] (6.43ns)   --->   "%p_val_assign_98 = fadd float %p_val_assign_96, %p_val_assign_94" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 1346 'fadd' 'p_val_assign_98' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 1347 [3/4] (6.43ns)   --->   "%p_val_assign_99 = fsub float %ac_24, %bd_24" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1347 'fsub' 'p_val_assign_99' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 1348 [3/4] (6.43ns)   --->   "%p_val_assign_100 = fadd float %bc_24, %ad_24" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1348 'fadd' 'p_val_assign_100' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 1349 [1/2] (1.23ns)   --->   "%a_M_real13_load = load float* %a_M_real13_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1349 'load' 'a_M_real13_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_107 : Operation 1350 [1/2] (1.23ns)   --->   "%a_M_imag44_load = load float* %a_M_imag44_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1350 'load' 'a_M_imag44_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_107 : Operation 1351 [1/2] (1.23ns)   --->   "%b_M_real_13_load = load float* %b_M_real_13_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1351 'load' 'b_M_real_13_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_107 : Operation 1352 [1/2] (1.23ns)   --->   "%b_M_imag_13_load = load float* %b_M_imag_13_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1352 'load' 'b_M_imag_13_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 108 <SV = 107> <Delay = 8.41>
ST_108 : Operation 1353 [2/4] (6.43ns)   --->   "%p_val_assign_97 = fadd float %p_val_assign_95, %p_val_assign_93" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 1353 'fadd' 'p_val_assign_97' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 1354 [2/4] (6.43ns)   --->   "%p_val_assign_98 = fadd float %p_val_assign_96, %p_val_assign_94" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 1354 'fadd' 'p_val_assign_98' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 1355 [2/4] (6.43ns)   --->   "%p_val_assign_99 = fsub float %ac_24, %bd_24" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1355 'fsub' 'p_val_assign_99' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 1356 [2/4] (6.43ns)   --->   "%p_val_assign_100 = fadd float %bc_24, %ad_24" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1356 'fadd' 'p_val_assign_100' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 1357 [2/2] (8.41ns)   --->   "%ac_25 = fmul float %a_M_real13_load, %a_M_imag44_load" [dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1357 'fmul' 'ac_25' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 1358 [2/2] (8.41ns)   --->   "%ad_25 = fmul float %a_M_real13_load, %b_M_imag_13_load" [dmm_64x4096/matmult_top.cpp:18->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1358 'fmul' 'ad_25' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 1359 [2/2] (8.41ns)   --->   "%bd_25 = fmul float %a_M_imag44_load, %b_M_imag_13_load" [dmm_64x4096/matmult_top.cpp:20->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1359 'fmul' 'bd_25' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 1360 [2/2] (8.41ns)   --->   "%bc_25 = fmul float %a_M_imag44_load, %b_M_real_13_load" [dmm_64x4096/matmult_top.cpp:21->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1360 'fmul' 'bc_25' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 109 <SV = 108> <Delay = 8.41>
ST_109 : Operation 1361 [1/4] (6.43ns)   --->   "%p_val_assign_97 = fadd float %p_val_assign_95, %p_val_assign_93" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 1361 'fadd' 'p_val_assign_97' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 1362 [1/4] (6.43ns)   --->   "%p_val_assign_98 = fadd float %p_val_assign_96, %p_val_assign_94" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 1362 'fadd' 'p_val_assign_98' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 1363 [1/4] (6.43ns)   --->   "%p_val_assign_99 = fsub float %ac_24, %bd_24" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1363 'fsub' 'p_val_assign_99' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 1364 [1/4] (6.43ns)   --->   "%p_val_assign_100 = fadd float %bc_24, %ad_24" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1364 'fadd' 'p_val_assign_100' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 1365 [1/2] (8.41ns)   --->   "%ac_25 = fmul float %a_M_real13_load, %a_M_imag44_load" [dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1365 'fmul' 'ac_25' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 1366 [1/2] (8.41ns)   --->   "%ad_25 = fmul float %a_M_real13_load, %b_M_imag_13_load" [dmm_64x4096/matmult_top.cpp:18->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1366 'fmul' 'ad_25' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 1367 [1/2] (8.41ns)   --->   "%bd_25 = fmul float %a_M_imag44_load, %b_M_imag_13_load" [dmm_64x4096/matmult_top.cpp:20->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1367 'fmul' 'bd_25' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 1368 [1/2] (8.41ns)   --->   "%bc_25 = fmul float %a_M_imag44_load, %b_M_real_13_load" [dmm_64x4096/matmult_top.cpp:21->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1368 'fmul' 'bc_25' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 110 <SV = 109> <Delay = 6.43>
ST_110 : Operation 1369 [1/1] (0.00ns)   --->   "%a_M_real13_addr_1 = getelementptr [32 x float]* %a_M_real13, i64 0, i64 %tmp_2" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1369 'getelementptr' 'a_M_real13_addr_1' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 1370 [1/1] (0.00ns)   --->   "%a_M_imag44_addr_1 = getelementptr [32 x float]* %a_M_imag44, i64 0, i64 %tmp_2" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1370 'getelementptr' 'a_M_imag44_addr_1' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 1371 [1/1] (0.00ns)   --->   "%b_M_real_13_addr_1 = getelementptr [32 x float]* %b_M_real_13, i64 0, i64 %zext_ln45_2" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1371 'getelementptr' 'b_M_real_13_addr_1' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 1372 [1/1] (0.00ns)   --->   "%b_M_imag_13_addr_1 = getelementptr [32 x float]* %b_M_imag_13, i64 0, i64 %zext_ln45_2" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1372 'getelementptr' 'b_M_imag_13_addr_1' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 1373 [4/4] (6.43ns)   --->   "%p_val_assign_101 = fadd float %p_val_assign_99, %p_val_assign_97" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 1373 'fadd' 'p_val_assign_101' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 1374 [4/4] (6.43ns)   --->   "%p_val_assign_102 = fadd float %p_val_assign_100, %p_val_assign_98" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 1374 'fadd' 'p_val_assign_102' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 1375 [4/4] (6.43ns)   --->   "%p_val_assign_103 = fsub float %ac_25, %bd_25" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1375 'fsub' 'p_val_assign_103' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 1376 [4/4] (6.43ns)   --->   "%p_val_assign_104 = fadd float %bc_25, %ad_25" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1376 'fadd' 'p_val_assign_104' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 1377 [2/2] (1.23ns)   --->   "%a_M_real13_load_1 = load float* %a_M_real13_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1377 'load' 'a_M_real13_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_110 : Operation 1378 [2/2] (1.23ns)   --->   "%a_M_imag44_load_1 = load float* %a_M_imag44_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1378 'load' 'a_M_imag44_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_110 : Operation 1379 [2/2] (1.23ns)   --->   "%b_M_real_13_load_1 = load float* %b_M_real_13_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1379 'load' 'b_M_real_13_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_110 : Operation 1380 [2/2] (1.23ns)   --->   "%b_M_imag_13_load_1 = load float* %b_M_imag_13_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1380 'load' 'b_M_imag_13_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 111 <SV = 110> <Delay = 6.43>
ST_111 : Operation 1381 [3/4] (6.43ns)   --->   "%p_val_assign_101 = fadd float %p_val_assign_99, %p_val_assign_97" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 1381 'fadd' 'p_val_assign_101' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 1382 [3/4] (6.43ns)   --->   "%p_val_assign_102 = fadd float %p_val_assign_100, %p_val_assign_98" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 1382 'fadd' 'p_val_assign_102' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 1383 [3/4] (6.43ns)   --->   "%p_val_assign_103 = fsub float %ac_25, %bd_25" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1383 'fsub' 'p_val_assign_103' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 1384 [3/4] (6.43ns)   --->   "%p_val_assign_104 = fadd float %bc_25, %ad_25" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1384 'fadd' 'p_val_assign_104' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 1385 [1/2] (1.23ns)   --->   "%a_M_real13_load_1 = load float* %a_M_real13_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1385 'load' 'a_M_real13_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_111 : Operation 1386 [1/2] (1.23ns)   --->   "%a_M_imag44_load_1 = load float* %a_M_imag44_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1386 'load' 'a_M_imag44_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_111 : Operation 1387 [1/2] (1.23ns)   --->   "%b_M_real_13_load_1 = load float* %b_M_real_13_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1387 'load' 'b_M_real_13_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_111 : Operation 1388 [1/2] (1.23ns)   --->   "%b_M_imag_13_load_1 = load float* %b_M_imag_13_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1388 'load' 'b_M_imag_13_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 112 <SV = 111> <Delay = 8.41>
ST_112 : Operation 1389 [2/4] (6.43ns)   --->   "%p_val_assign_101 = fadd float %p_val_assign_99, %p_val_assign_97" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 1389 'fadd' 'p_val_assign_101' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 1390 [2/4] (6.43ns)   --->   "%p_val_assign_102 = fadd float %p_val_assign_100, %p_val_assign_98" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 1390 'fadd' 'p_val_assign_102' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 1391 [2/4] (6.43ns)   --->   "%p_val_assign_103 = fsub float %ac_25, %bd_25" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1391 'fsub' 'p_val_assign_103' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 1392 [2/4] (6.43ns)   --->   "%p_val_assign_104 = fadd float %bc_25, %ad_25" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1392 'fadd' 'p_val_assign_104' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 1393 [2/2] (8.41ns)   --->   "%ac_26 = fmul float %a_M_real13_load_1, %a_M_imag44_load_1" [dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1393 'fmul' 'ac_26' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 1394 [2/2] (8.41ns)   --->   "%ad_26 = fmul float %a_M_real13_load_1, %b_M_imag_13_load_1" [dmm_64x4096/matmult_top.cpp:18->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1394 'fmul' 'ad_26' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 1395 [2/2] (8.41ns)   --->   "%bd_26 = fmul float %a_M_imag44_load_1, %b_M_imag_13_load_1" [dmm_64x4096/matmult_top.cpp:20->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1395 'fmul' 'bd_26' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 1396 [2/2] (8.41ns)   --->   "%bc_26 = fmul float %a_M_imag44_load_1, %b_M_real_13_load_1" [dmm_64x4096/matmult_top.cpp:21->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1396 'fmul' 'bc_26' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 113 <SV = 112> <Delay = 8.41>
ST_113 : Operation 1397 [1/4] (6.43ns)   --->   "%p_val_assign_101 = fadd float %p_val_assign_99, %p_val_assign_97" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 1397 'fadd' 'p_val_assign_101' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 1398 [1/4] (6.43ns)   --->   "%p_val_assign_102 = fadd float %p_val_assign_100, %p_val_assign_98" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 1398 'fadd' 'p_val_assign_102' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 1399 [1/4] (6.43ns)   --->   "%p_val_assign_103 = fsub float %ac_25, %bd_25" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1399 'fsub' 'p_val_assign_103' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 1400 [1/4] (6.43ns)   --->   "%p_val_assign_104 = fadd float %bc_25, %ad_25" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1400 'fadd' 'p_val_assign_104' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 1401 [1/2] (8.41ns)   --->   "%ac_26 = fmul float %a_M_real13_load_1, %a_M_imag44_load_1" [dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1401 'fmul' 'ac_26' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 1402 [1/2] (8.41ns)   --->   "%ad_26 = fmul float %a_M_real13_load_1, %b_M_imag_13_load_1" [dmm_64x4096/matmult_top.cpp:18->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1402 'fmul' 'ad_26' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 1403 [1/2] (8.41ns)   --->   "%bd_26 = fmul float %a_M_imag44_load_1, %b_M_imag_13_load_1" [dmm_64x4096/matmult_top.cpp:20->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1403 'fmul' 'bd_26' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 1404 [1/2] (8.41ns)   --->   "%bc_26 = fmul float %a_M_imag44_load_1, %b_M_real_13_load_1" [dmm_64x4096/matmult_top.cpp:21->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1404 'fmul' 'bc_26' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 114 <SV = 113> <Delay = 6.43>
ST_114 : Operation 1405 [1/1] (0.00ns)   --->   "%a_M_real14_addr = getelementptr [32 x float]* %a_M_real14, i64 0, i64 %zext_ln45_1" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1405 'getelementptr' 'a_M_real14_addr' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 1406 [1/1] (0.00ns)   --->   "%a_M_imag45_addr = getelementptr [32 x float]* %a_M_imag45, i64 0, i64 %zext_ln45_1" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1406 'getelementptr' 'a_M_imag45_addr' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 1407 [1/1] (0.00ns)   --->   "%b_M_real_14_addr = getelementptr [32 x float]* %b_M_real_14, i64 0, i64 %zext_ln45" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1407 'getelementptr' 'b_M_real_14_addr' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 1408 [1/1] (0.00ns)   --->   "%b_M_imag_14_addr = getelementptr [32 x float]* %b_M_imag_14, i64 0, i64 %zext_ln45" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1408 'getelementptr' 'b_M_imag_14_addr' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 1409 [4/4] (6.43ns)   --->   "%p_val_assign_105 = fadd float %p_val_assign_103, %p_val_assign_101" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 1409 'fadd' 'p_val_assign_105' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 1410 [4/4] (6.43ns)   --->   "%p_val_assign_106 = fadd float %p_val_assign_104, %p_val_assign_102" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 1410 'fadd' 'p_val_assign_106' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 1411 [4/4] (6.43ns)   --->   "%p_val_assign_107 = fsub float %ac_26, %bd_26" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1411 'fsub' 'p_val_assign_107' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 1412 [4/4] (6.43ns)   --->   "%p_val_assign_108 = fadd float %bc_26, %ad_26" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1412 'fadd' 'p_val_assign_108' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 1413 [2/2] (1.23ns)   --->   "%a_M_real14_load = load float* %a_M_real14_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1413 'load' 'a_M_real14_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_114 : Operation 1414 [2/2] (1.23ns)   --->   "%a_M_imag45_load = load float* %a_M_imag45_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1414 'load' 'a_M_imag45_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_114 : Operation 1415 [2/2] (1.23ns)   --->   "%b_M_real_14_load = load float* %b_M_real_14_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1415 'load' 'b_M_real_14_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_114 : Operation 1416 [2/2] (1.23ns)   --->   "%b_M_imag_14_load = load float* %b_M_imag_14_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1416 'load' 'b_M_imag_14_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 115 <SV = 114> <Delay = 6.43>
ST_115 : Operation 1417 [3/4] (6.43ns)   --->   "%p_val_assign_105 = fadd float %p_val_assign_103, %p_val_assign_101" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 1417 'fadd' 'p_val_assign_105' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 1418 [3/4] (6.43ns)   --->   "%p_val_assign_106 = fadd float %p_val_assign_104, %p_val_assign_102" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 1418 'fadd' 'p_val_assign_106' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 1419 [3/4] (6.43ns)   --->   "%p_val_assign_107 = fsub float %ac_26, %bd_26" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1419 'fsub' 'p_val_assign_107' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 1420 [3/4] (6.43ns)   --->   "%p_val_assign_108 = fadd float %bc_26, %ad_26" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1420 'fadd' 'p_val_assign_108' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 1421 [1/2] (1.23ns)   --->   "%a_M_real14_load = load float* %a_M_real14_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1421 'load' 'a_M_real14_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_115 : Operation 1422 [1/2] (1.23ns)   --->   "%a_M_imag45_load = load float* %a_M_imag45_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1422 'load' 'a_M_imag45_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_115 : Operation 1423 [1/2] (1.23ns)   --->   "%b_M_real_14_load = load float* %b_M_real_14_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1423 'load' 'b_M_real_14_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_115 : Operation 1424 [1/2] (1.23ns)   --->   "%b_M_imag_14_load = load float* %b_M_imag_14_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1424 'load' 'b_M_imag_14_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 116 <SV = 115> <Delay = 8.41>
ST_116 : Operation 1425 [2/4] (6.43ns)   --->   "%p_val_assign_105 = fadd float %p_val_assign_103, %p_val_assign_101" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 1425 'fadd' 'p_val_assign_105' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 1426 [2/4] (6.43ns)   --->   "%p_val_assign_106 = fadd float %p_val_assign_104, %p_val_assign_102" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 1426 'fadd' 'p_val_assign_106' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 1427 [2/4] (6.43ns)   --->   "%p_val_assign_107 = fsub float %ac_26, %bd_26" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1427 'fsub' 'p_val_assign_107' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 1428 [2/4] (6.43ns)   --->   "%p_val_assign_108 = fadd float %bc_26, %ad_26" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1428 'fadd' 'p_val_assign_108' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 1429 [2/2] (8.41ns)   --->   "%ac_27 = fmul float %a_M_real14_load, %a_M_imag45_load" [dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1429 'fmul' 'ac_27' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 1430 [2/2] (8.41ns)   --->   "%ad_27 = fmul float %a_M_real14_load, %b_M_imag_14_load" [dmm_64x4096/matmult_top.cpp:18->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1430 'fmul' 'ad_27' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 1431 [2/2] (8.41ns)   --->   "%bd_27 = fmul float %a_M_imag45_load, %b_M_imag_14_load" [dmm_64x4096/matmult_top.cpp:20->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1431 'fmul' 'bd_27' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 1432 [2/2] (8.41ns)   --->   "%bc_27 = fmul float %a_M_imag45_load, %b_M_real_14_load" [dmm_64x4096/matmult_top.cpp:21->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1432 'fmul' 'bc_27' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 117 <SV = 116> <Delay = 8.41>
ST_117 : Operation 1433 [1/4] (6.43ns)   --->   "%p_val_assign_105 = fadd float %p_val_assign_103, %p_val_assign_101" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 1433 'fadd' 'p_val_assign_105' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 1434 [1/4] (6.43ns)   --->   "%p_val_assign_106 = fadd float %p_val_assign_104, %p_val_assign_102" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 1434 'fadd' 'p_val_assign_106' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 1435 [1/4] (6.43ns)   --->   "%p_val_assign_107 = fsub float %ac_26, %bd_26" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1435 'fsub' 'p_val_assign_107' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 1436 [1/4] (6.43ns)   --->   "%p_val_assign_108 = fadd float %bc_26, %ad_26" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1436 'fadd' 'p_val_assign_108' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 1437 [1/2] (8.41ns)   --->   "%ac_27 = fmul float %a_M_real14_load, %a_M_imag45_load" [dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1437 'fmul' 'ac_27' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 1438 [1/2] (8.41ns)   --->   "%ad_27 = fmul float %a_M_real14_load, %b_M_imag_14_load" [dmm_64x4096/matmult_top.cpp:18->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1438 'fmul' 'ad_27' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 1439 [1/2] (8.41ns)   --->   "%bd_27 = fmul float %a_M_imag45_load, %b_M_imag_14_load" [dmm_64x4096/matmult_top.cpp:20->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1439 'fmul' 'bd_27' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 1440 [1/2] (8.41ns)   --->   "%bc_27 = fmul float %a_M_imag45_load, %b_M_real_14_load" [dmm_64x4096/matmult_top.cpp:21->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1440 'fmul' 'bc_27' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 118 <SV = 117> <Delay = 6.43>
ST_118 : Operation 1441 [1/1] (0.00ns)   --->   "%a_M_real14_addr_1 = getelementptr [32 x float]* %a_M_real14, i64 0, i64 %tmp_2" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1441 'getelementptr' 'a_M_real14_addr_1' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 1442 [1/1] (0.00ns)   --->   "%a_M_imag45_addr_1 = getelementptr [32 x float]* %a_M_imag45, i64 0, i64 %tmp_2" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1442 'getelementptr' 'a_M_imag45_addr_1' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 1443 [1/1] (0.00ns)   --->   "%b_M_real_14_addr_1 = getelementptr [32 x float]* %b_M_real_14, i64 0, i64 %zext_ln45_2" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1443 'getelementptr' 'b_M_real_14_addr_1' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 1444 [1/1] (0.00ns)   --->   "%b_M_imag_14_addr_1 = getelementptr [32 x float]* %b_M_imag_14, i64 0, i64 %zext_ln45_2" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1444 'getelementptr' 'b_M_imag_14_addr_1' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 1445 [4/4] (6.43ns)   --->   "%p_val_assign_109 = fadd float %p_val_assign_107, %p_val_assign_105" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 1445 'fadd' 'p_val_assign_109' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 1446 [4/4] (6.43ns)   --->   "%p_val_assign_110 = fadd float %p_val_assign_108, %p_val_assign_106" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 1446 'fadd' 'p_val_assign_110' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 1447 [4/4] (6.43ns)   --->   "%p_val_assign_111 = fsub float %ac_27, %bd_27" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1447 'fsub' 'p_val_assign_111' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 1448 [4/4] (6.43ns)   --->   "%p_val_assign_112 = fadd float %bc_27, %ad_27" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1448 'fadd' 'p_val_assign_112' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 1449 [2/2] (1.23ns)   --->   "%a_M_real14_load_1 = load float* %a_M_real14_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1449 'load' 'a_M_real14_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_118 : Operation 1450 [2/2] (1.23ns)   --->   "%a_M_imag45_load_1 = load float* %a_M_imag45_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1450 'load' 'a_M_imag45_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_118 : Operation 1451 [2/2] (1.23ns)   --->   "%b_M_real_14_load_1 = load float* %b_M_real_14_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1451 'load' 'b_M_real_14_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_118 : Operation 1452 [2/2] (1.23ns)   --->   "%b_M_imag_14_load_1 = load float* %b_M_imag_14_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1452 'load' 'b_M_imag_14_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 119 <SV = 118> <Delay = 6.43>
ST_119 : Operation 1453 [3/4] (6.43ns)   --->   "%p_val_assign_109 = fadd float %p_val_assign_107, %p_val_assign_105" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 1453 'fadd' 'p_val_assign_109' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 1454 [3/4] (6.43ns)   --->   "%p_val_assign_110 = fadd float %p_val_assign_108, %p_val_assign_106" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 1454 'fadd' 'p_val_assign_110' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 1455 [3/4] (6.43ns)   --->   "%p_val_assign_111 = fsub float %ac_27, %bd_27" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1455 'fsub' 'p_val_assign_111' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 1456 [3/4] (6.43ns)   --->   "%p_val_assign_112 = fadd float %bc_27, %ad_27" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1456 'fadd' 'p_val_assign_112' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 1457 [1/2] (1.23ns)   --->   "%a_M_real14_load_1 = load float* %a_M_real14_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1457 'load' 'a_M_real14_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_119 : Operation 1458 [1/2] (1.23ns)   --->   "%a_M_imag45_load_1 = load float* %a_M_imag45_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1458 'load' 'a_M_imag45_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_119 : Operation 1459 [1/2] (1.23ns)   --->   "%b_M_real_14_load_1 = load float* %b_M_real_14_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1459 'load' 'b_M_real_14_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_119 : Operation 1460 [1/2] (1.23ns)   --->   "%b_M_imag_14_load_1 = load float* %b_M_imag_14_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1460 'load' 'b_M_imag_14_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 120 <SV = 119> <Delay = 8.41>
ST_120 : Operation 1461 [2/4] (6.43ns)   --->   "%p_val_assign_109 = fadd float %p_val_assign_107, %p_val_assign_105" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 1461 'fadd' 'p_val_assign_109' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 1462 [2/4] (6.43ns)   --->   "%p_val_assign_110 = fadd float %p_val_assign_108, %p_val_assign_106" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 1462 'fadd' 'p_val_assign_110' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 1463 [2/4] (6.43ns)   --->   "%p_val_assign_111 = fsub float %ac_27, %bd_27" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1463 'fsub' 'p_val_assign_111' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 1464 [2/4] (6.43ns)   --->   "%p_val_assign_112 = fadd float %bc_27, %ad_27" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1464 'fadd' 'p_val_assign_112' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 1465 [2/2] (8.41ns)   --->   "%ac_28 = fmul float %a_M_real14_load_1, %a_M_imag45_load_1" [dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1465 'fmul' 'ac_28' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 1466 [2/2] (8.41ns)   --->   "%ad_28 = fmul float %a_M_real14_load_1, %b_M_imag_14_load_1" [dmm_64x4096/matmult_top.cpp:18->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1466 'fmul' 'ad_28' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 1467 [2/2] (8.41ns)   --->   "%bd_28 = fmul float %a_M_imag45_load_1, %b_M_imag_14_load_1" [dmm_64x4096/matmult_top.cpp:20->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1467 'fmul' 'bd_28' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 1468 [2/2] (8.41ns)   --->   "%bc_28 = fmul float %a_M_imag45_load_1, %b_M_real_14_load_1" [dmm_64x4096/matmult_top.cpp:21->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1468 'fmul' 'bc_28' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 121 <SV = 120> <Delay = 8.41>
ST_121 : Operation 1469 [1/4] (6.43ns)   --->   "%p_val_assign_109 = fadd float %p_val_assign_107, %p_val_assign_105" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 1469 'fadd' 'p_val_assign_109' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 1470 [1/4] (6.43ns)   --->   "%p_val_assign_110 = fadd float %p_val_assign_108, %p_val_assign_106" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 1470 'fadd' 'p_val_assign_110' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 1471 [1/4] (6.43ns)   --->   "%p_val_assign_111 = fsub float %ac_27, %bd_27" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1471 'fsub' 'p_val_assign_111' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 1472 [1/4] (6.43ns)   --->   "%p_val_assign_112 = fadd float %bc_27, %ad_27" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1472 'fadd' 'p_val_assign_112' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 1473 [1/2] (8.41ns)   --->   "%ac_28 = fmul float %a_M_real14_load_1, %a_M_imag45_load_1" [dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1473 'fmul' 'ac_28' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 1474 [1/2] (8.41ns)   --->   "%ad_28 = fmul float %a_M_real14_load_1, %b_M_imag_14_load_1" [dmm_64x4096/matmult_top.cpp:18->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1474 'fmul' 'ad_28' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 1475 [1/2] (8.41ns)   --->   "%bd_28 = fmul float %a_M_imag45_load_1, %b_M_imag_14_load_1" [dmm_64x4096/matmult_top.cpp:20->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1475 'fmul' 'bd_28' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 1476 [1/2] (8.41ns)   --->   "%bc_28 = fmul float %a_M_imag45_load_1, %b_M_real_14_load_1" [dmm_64x4096/matmult_top.cpp:21->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1476 'fmul' 'bc_28' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 122 <SV = 121> <Delay = 6.43>
ST_122 : Operation 1477 [1/1] (0.00ns)   --->   "%a_M_real15_addr = getelementptr [32 x float]* %a_M_real15, i64 0, i64 %zext_ln45_1" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1477 'getelementptr' 'a_M_real15_addr' <Predicate = true> <Delay = 0.00>
ST_122 : Operation 1478 [1/1] (0.00ns)   --->   "%a_M_imag46_addr = getelementptr [32 x float]* %a_M_imag46, i64 0, i64 %zext_ln45_1" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1478 'getelementptr' 'a_M_imag46_addr' <Predicate = true> <Delay = 0.00>
ST_122 : Operation 1479 [1/1] (0.00ns)   --->   "%b_M_real_15_addr = getelementptr [32 x float]* %b_M_real_15, i64 0, i64 %zext_ln45" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1479 'getelementptr' 'b_M_real_15_addr' <Predicate = true> <Delay = 0.00>
ST_122 : Operation 1480 [1/1] (0.00ns)   --->   "%b_M_imag_15_addr = getelementptr [32 x float]* %b_M_imag_15, i64 0, i64 %zext_ln45" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1480 'getelementptr' 'b_M_imag_15_addr' <Predicate = true> <Delay = 0.00>
ST_122 : Operation 1481 [4/4] (6.43ns)   --->   "%p_val_assign_113 = fadd float %p_val_assign_111, %p_val_assign_109" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 1481 'fadd' 'p_val_assign_113' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 1482 [4/4] (6.43ns)   --->   "%p_val_assign_114 = fadd float %p_val_assign_112, %p_val_assign_110" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 1482 'fadd' 'p_val_assign_114' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 1483 [4/4] (6.43ns)   --->   "%p_val_assign_115 = fsub float %ac_28, %bd_28" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1483 'fsub' 'p_val_assign_115' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 1484 [4/4] (6.43ns)   --->   "%p_val_assign_116 = fadd float %bc_28, %ad_28" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1484 'fadd' 'p_val_assign_116' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 1485 [2/2] (1.23ns)   --->   "%a_M_real15_load = load float* %a_M_real15_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1485 'load' 'a_M_real15_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_122 : Operation 1486 [2/2] (1.23ns)   --->   "%a_M_imag46_load = load float* %a_M_imag46_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1486 'load' 'a_M_imag46_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_122 : Operation 1487 [2/2] (1.23ns)   --->   "%b_M_real_15_load = load float* %b_M_real_15_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1487 'load' 'b_M_real_15_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_122 : Operation 1488 [2/2] (1.23ns)   --->   "%b_M_imag_15_load = load float* %b_M_imag_15_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1488 'load' 'b_M_imag_15_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 123 <SV = 122> <Delay = 6.43>
ST_123 : Operation 1489 [3/4] (6.43ns)   --->   "%p_val_assign_113 = fadd float %p_val_assign_111, %p_val_assign_109" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 1489 'fadd' 'p_val_assign_113' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 1490 [3/4] (6.43ns)   --->   "%p_val_assign_114 = fadd float %p_val_assign_112, %p_val_assign_110" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 1490 'fadd' 'p_val_assign_114' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 1491 [3/4] (6.43ns)   --->   "%p_val_assign_115 = fsub float %ac_28, %bd_28" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1491 'fsub' 'p_val_assign_115' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 1492 [3/4] (6.43ns)   --->   "%p_val_assign_116 = fadd float %bc_28, %ad_28" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1492 'fadd' 'p_val_assign_116' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 1493 [1/2] (1.23ns)   --->   "%a_M_real15_load = load float* %a_M_real15_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1493 'load' 'a_M_real15_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_123 : Operation 1494 [1/2] (1.23ns)   --->   "%a_M_imag46_load = load float* %a_M_imag46_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1494 'load' 'a_M_imag46_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_123 : Operation 1495 [1/2] (1.23ns)   --->   "%b_M_real_15_load = load float* %b_M_real_15_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1495 'load' 'b_M_real_15_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_123 : Operation 1496 [1/2] (1.23ns)   --->   "%b_M_imag_15_load = load float* %b_M_imag_15_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1496 'load' 'b_M_imag_15_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 124 <SV = 123> <Delay = 8.41>
ST_124 : Operation 1497 [2/4] (6.43ns)   --->   "%p_val_assign_113 = fadd float %p_val_assign_111, %p_val_assign_109" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 1497 'fadd' 'p_val_assign_113' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 1498 [2/4] (6.43ns)   --->   "%p_val_assign_114 = fadd float %p_val_assign_112, %p_val_assign_110" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 1498 'fadd' 'p_val_assign_114' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 1499 [2/4] (6.43ns)   --->   "%p_val_assign_115 = fsub float %ac_28, %bd_28" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1499 'fsub' 'p_val_assign_115' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 1500 [2/4] (6.43ns)   --->   "%p_val_assign_116 = fadd float %bc_28, %ad_28" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1500 'fadd' 'p_val_assign_116' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 1501 [2/2] (8.41ns)   --->   "%ac_29 = fmul float %a_M_real15_load, %a_M_imag46_load" [dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1501 'fmul' 'ac_29' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 1502 [2/2] (8.41ns)   --->   "%ad_29 = fmul float %a_M_real15_load, %b_M_imag_15_load" [dmm_64x4096/matmult_top.cpp:18->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1502 'fmul' 'ad_29' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 1503 [2/2] (8.41ns)   --->   "%bd_29 = fmul float %a_M_imag46_load, %b_M_imag_15_load" [dmm_64x4096/matmult_top.cpp:20->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1503 'fmul' 'bd_29' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 1504 [2/2] (8.41ns)   --->   "%bc_29 = fmul float %a_M_imag46_load, %b_M_real_15_load" [dmm_64x4096/matmult_top.cpp:21->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1504 'fmul' 'bc_29' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 125 <SV = 124> <Delay = 8.41>
ST_125 : Operation 1505 [1/4] (6.43ns)   --->   "%p_val_assign_113 = fadd float %p_val_assign_111, %p_val_assign_109" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 1505 'fadd' 'p_val_assign_113' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 1506 [1/4] (6.43ns)   --->   "%p_val_assign_114 = fadd float %p_val_assign_112, %p_val_assign_110" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 1506 'fadd' 'p_val_assign_114' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 1507 [1/4] (6.43ns)   --->   "%p_val_assign_115 = fsub float %ac_28, %bd_28" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1507 'fsub' 'p_val_assign_115' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 1508 [1/4] (6.43ns)   --->   "%p_val_assign_116 = fadd float %bc_28, %ad_28" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1508 'fadd' 'p_val_assign_116' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 1509 [1/2] (8.41ns)   --->   "%ac_29 = fmul float %a_M_real15_load, %a_M_imag46_load" [dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1509 'fmul' 'ac_29' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 1510 [1/2] (8.41ns)   --->   "%ad_29 = fmul float %a_M_real15_load, %b_M_imag_15_load" [dmm_64x4096/matmult_top.cpp:18->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1510 'fmul' 'ad_29' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 1511 [1/2] (8.41ns)   --->   "%bd_29 = fmul float %a_M_imag46_load, %b_M_imag_15_load" [dmm_64x4096/matmult_top.cpp:20->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1511 'fmul' 'bd_29' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 1512 [1/2] (8.41ns)   --->   "%bc_29 = fmul float %a_M_imag46_load, %b_M_real_15_load" [dmm_64x4096/matmult_top.cpp:21->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1512 'fmul' 'bc_29' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 126 <SV = 125> <Delay = 6.43>
ST_126 : Operation 1513 [1/1] (0.00ns)   --->   "%a_M_real15_addr_1 = getelementptr [32 x float]* %a_M_real15, i64 0, i64 %tmp_2" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1513 'getelementptr' 'a_M_real15_addr_1' <Predicate = true> <Delay = 0.00>
ST_126 : Operation 1514 [1/1] (0.00ns)   --->   "%a_M_imag46_addr_1 = getelementptr [32 x float]* %a_M_imag46, i64 0, i64 %tmp_2" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1514 'getelementptr' 'a_M_imag46_addr_1' <Predicate = true> <Delay = 0.00>
ST_126 : Operation 1515 [1/1] (0.00ns)   --->   "%b_M_real_15_addr_1 = getelementptr [32 x float]* %b_M_real_15, i64 0, i64 %zext_ln45_2" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1515 'getelementptr' 'b_M_real_15_addr_1' <Predicate = true> <Delay = 0.00>
ST_126 : Operation 1516 [1/1] (0.00ns)   --->   "%b_M_imag_15_addr_1 = getelementptr [32 x float]* %b_M_imag_15, i64 0, i64 %zext_ln45_2" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1516 'getelementptr' 'b_M_imag_15_addr_1' <Predicate = true> <Delay = 0.00>
ST_126 : Operation 1517 [4/4] (6.43ns)   --->   "%p_val_assign_117 = fadd float %p_val_assign_115, %p_val_assign_113" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 1517 'fadd' 'p_val_assign_117' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 1518 [4/4] (6.43ns)   --->   "%p_val_assign_118 = fadd float %p_val_assign_116, %p_val_assign_114" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 1518 'fadd' 'p_val_assign_118' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 1519 [4/4] (6.43ns)   --->   "%p_val_assign_119 = fsub float %ac_29, %bd_29" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1519 'fsub' 'p_val_assign_119' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 1520 [4/4] (6.43ns)   --->   "%p_val_assign_120 = fadd float %bc_29, %ad_29" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1520 'fadd' 'p_val_assign_120' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 1521 [2/2] (1.23ns)   --->   "%a_M_real15_load_1 = load float* %a_M_real15_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1521 'load' 'a_M_real15_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_126 : Operation 1522 [2/2] (1.23ns)   --->   "%a_M_imag46_load_1 = load float* %a_M_imag46_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1522 'load' 'a_M_imag46_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_126 : Operation 1523 [2/2] (1.23ns)   --->   "%b_M_real_15_load_1 = load float* %b_M_real_15_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1523 'load' 'b_M_real_15_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_126 : Operation 1524 [2/2] (1.23ns)   --->   "%b_M_imag_15_load_1 = load float* %b_M_imag_15_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1524 'load' 'b_M_imag_15_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 127 <SV = 126> <Delay = 6.43>
ST_127 : Operation 1525 [3/4] (6.43ns)   --->   "%p_val_assign_117 = fadd float %p_val_assign_115, %p_val_assign_113" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 1525 'fadd' 'p_val_assign_117' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 1526 [3/4] (6.43ns)   --->   "%p_val_assign_118 = fadd float %p_val_assign_116, %p_val_assign_114" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 1526 'fadd' 'p_val_assign_118' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 1527 [3/4] (6.43ns)   --->   "%p_val_assign_119 = fsub float %ac_29, %bd_29" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1527 'fsub' 'p_val_assign_119' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 1528 [3/4] (6.43ns)   --->   "%p_val_assign_120 = fadd float %bc_29, %ad_29" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1528 'fadd' 'p_val_assign_120' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 1529 [1/2] (1.23ns)   --->   "%a_M_real15_load_1 = load float* %a_M_real15_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1529 'load' 'a_M_real15_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_127 : Operation 1530 [1/2] (1.23ns)   --->   "%a_M_imag46_load_1 = load float* %a_M_imag46_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1530 'load' 'a_M_imag46_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_127 : Operation 1531 [1/2] (1.23ns)   --->   "%b_M_real_15_load_1 = load float* %b_M_real_15_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1531 'load' 'b_M_real_15_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_127 : Operation 1532 [1/2] (1.23ns)   --->   "%b_M_imag_15_load_1 = load float* %b_M_imag_15_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1532 'load' 'b_M_imag_15_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 128 <SV = 127> <Delay = 8.41>
ST_128 : Operation 1533 [2/4] (6.43ns)   --->   "%p_val_assign_117 = fadd float %p_val_assign_115, %p_val_assign_113" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 1533 'fadd' 'p_val_assign_117' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 1534 [2/4] (6.43ns)   --->   "%p_val_assign_118 = fadd float %p_val_assign_116, %p_val_assign_114" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 1534 'fadd' 'p_val_assign_118' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 1535 [2/4] (6.43ns)   --->   "%p_val_assign_119 = fsub float %ac_29, %bd_29" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1535 'fsub' 'p_val_assign_119' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 1536 [2/4] (6.43ns)   --->   "%p_val_assign_120 = fadd float %bc_29, %ad_29" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1536 'fadd' 'p_val_assign_120' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 1537 [2/2] (8.41ns)   --->   "%ac_30 = fmul float %a_M_real15_load_1, %a_M_imag46_load_1" [dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1537 'fmul' 'ac_30' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 1538 [2/2] (8.41ns)   --->   "%ad_30 = fmul float %a_M_real15_load_1, %b_M_imag_15_load_1" [dmm_64x4096/matmult_top.cpp:18->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1538 'fmul' 'ad_30' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 1539 [2/2] (8.41ns)   --->   "%bd_30 = fmul float %a_M_imag46_load_1, %b_M_imag_15_load_1" [dmm_64x4096/matmult_top.cpp:20->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1539 'fmul' 'bd_30' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 1540 [2/2] (8.41ns)   --->   "%bc_30 = fmul float %a_M_imag46_load_1, %b_M_real_15_load_1" [dmm_64x4096/matmult_top.cpp:21->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1540 'fmul' 'bc_30' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 129 <SV = 128> <Delay = 8.41>
ST_129 : Operation 1541 [1/4] (6.43ns)   --->   "%p_val_assign_117 = fadd float %p_val_assign_115, %p_val_assign_113" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 1541 'fadd' 'p_val_assign_117' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 1542 [1/4] (6.43ns)   --->   "%p_val_assign_118 = fadd float %p_val_assign_116, %p_val_assign_114" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 1542 'fadd' 'p_val_assign_118' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 1543 [1/4] (6.43ns)   --->   "%p_val_assign_119 = fsub float %ac_29, %bd_29" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1543 'fsub' 'p_val_assign_119' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 1544 [1/4] (6.43ns)   --->   "%p_val_assign_120 = fadd float %bc_29, %ad_29" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1544 'fadd' 'p_val_assign_120' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 1545 [1/2] (8.41ns)   --->   "%ac_30 = fmul float %a_M_real15_load_1, %a_M_imag46_load_1" [dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1545 'fmul' 'ac_30' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 1546 [1/2] (8.41ns)   --->   "%ad_30 = fmul float %a_M_real15_load_1, %b_M_imag_15_load_1" [dmm_64x4096/matmult_top.cpp:18->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1546 'fmul' 'ad_30' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 1547 [1/2] (8.41ns)   --->   "%bd_30 = fmul float %a_M_imag46_load_1, %b_M_imag_15_load_1" [dmm_64x4096/matmult_top.cpp:20->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1547 'fmul' 'bd_30' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 1548 [1/2] (8.41ns)   --->   "%bc_30 = fmul float %a_M_imag46_load_1, %b_M_real_15_load_1" [dmm_64x4096/matmult_top.cpp:21->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1548 'fmul' 'bc_30' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 130 <SV = 129> <Delay = 6.43>
ST_130 : Operation 1549 [1/1] (0.00ns)   --->   "%a_M_real16_addr = getelementptr [32 x float]* %a_M_real16, i64 0, i64 %zext_ln45_1" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1549 'getelementptr' 'a_M_real16_addr' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 1550 [1/1] (0.00ns)   --->   "%a_M_imag47_addr = getelementptr [32 x float]* %a_M_imag47, i64 0, i64 %zext_ln45_1" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1550 'getelementptr' 'a_M_imag47_addr' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 1551 [1/1] (0.00ns)   --->   "%b_M_real_16_addr = getelementptr [32 x float]* %b_M_real_16, i64 0, i64 %zext_ln45" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1551 'getelementptr' 'b_M_real_16_addr' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 1552 [1/1] (0.00ns)   --->   "%b_M_imag_16_addr = getelementptr [32 x float]* %b_M_imag_16, i64 0, i64 %zext_ln45" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1552 'getelementptr' 'b_M_imag_16_addr' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 1553 [4/4] (6.43ns)   --->   "%p_val_assign_121 = fadd float %p_val_assign_119, %p_val_assign_117" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 1553 'fadd' 'p_val_assign_121' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 1554 [4/4] (6.43ns)   --->   "%p_val_assign_122 = fadd float %p_val_assign_120, %p_val_assign_118" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 1554 'fadd' 'p_val_assign_122' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 1555 [4/4] (6.43ns)   --->   "%p_val_assign_123 = fsub float %ac_30, %bd_30" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1555 'fsub' 'p_val_assign_123' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 1556 [4/4] (6.43ns)   --->   "%p_val_assign_124 = fadd float %bc_30, %ad_30" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1556 'fadd' 'p_val_assign_124' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 1557 [2/2] (1.23ns)   --->   "%a_M_real16_load = load float* %a_M_real16_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1557 'load' 'a_M_real16_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_130 : Operation 1558 [2/2] (1.23ns)   --->   "%a_M_imag47_load = load float* %a_M_imag47_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1558 'load' 'a_M_imag47_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_130 : Operation 1559 [2/2] (1.23ns)   --->   "%b_M_real_16_load = load float* %b_M_real_16_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1559 'load' 'b_M_real_16_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_130 : Operation 1560 [2/2] (1.23ns)   --->   "%b_M_imag_16_load = load float* %b_M_imag_16_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1560 'load' 'b_M_imag_16_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 131 <SV = 130> <Delay = 6.43>
ST_131 : Operation 1561 [3/4] (6.43ns)   --->   "%p_val_assign_121 = fadd float %p_val_assign_119, %p_val_assign_117" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 1561 'fadd' 'p_val_assign_121' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 1562 [3/4] (6.43ns)   --->   "%p_val_assign_122 = fadd float %p_val_assign_120, %p_val_assign_118" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 1562 'fadd' 'p_val_assign_122' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 1563 [3/4] (6.43ns)   --->   "%p_val_assign_123 = fsub float %ac_30, %bd_30" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1563 'fsub' 'p_val_assign_123' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 1564 [3/4] (6.43ns)   --->   "%p_val_assign_124 = fadd float %bc_30, %ad_30" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1564 'fadd' 'p_val_assign_124' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 1565 [1/2] (1.23ns)   --->   "%a_M_real16_load = load float* %a_M_real16_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1565 'load' 'a_M_real16_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_131 : Operation 1566 [1/2] (1.23ns)   --->   "%a_M_imag47_load = load float* %a_M_imag47_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1566 'load' 'a_M_imag47_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_131 : Operation 1567 [1/2] (1.23ns)   --->   "%b_M_real_16_load = load float* %b_M_real_16_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1567 'load' 'b_M_real_16_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_131 : Operation 1568 [1/2] (1.23ns)   --->   "%b_M_imag_16_load = load float* %b_M_imag_16_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1568 'load' 'b_M_imag_16_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 132 <SV = 131> <Delay = 8.41>
ST_132 : Operation 1569 [2/4] (6.43ns)   --->   "%p_val_assign_121 = fadd float %p_val_assign_119, %p_val_assign_117" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 1569 'fadd' 'p_val_assign_121' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 1570 [2/4] (6.43ns)   --->   "%p_val_assign_122 = fadd float %p_val_assign_120, %p_val_assign_118" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 1570 'fadd' 'p_val_assign_122' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 1571 [2/4] (6.43ns)   --->   "%p_val_assign_123 = fsub float %ac_30, %bd_30" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1571 'fsub' 'p_val_assign_123' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 1572 [2/4] (6.43ns)   --->   "%p_val_assign_124 = fadd float %bc_30, %ad_30" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1572 'fadd' 'p_val_assign_124' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 1573 [2/2] (8.41ns)   --->   "%ac_31 = fmul float %a_M_real16_load, %a_M_imag47_load" [dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1573 'fmul' 'ac_31' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 1574 [2/2] (8.41ns)   --->   "%ad_31 = fmul float %a_M_real16_load, %b_M_imag_16_load" [dmm_64x4096/matmult_top.cpp:18->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1574 'fmul' 'ad_31' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 1575 [2/2] (8.41ns)   --->   "%bd_31 = fmul float %a_M_imag47_load, %b_M_imag_16_load" [dmm_64x4096/matmult_top.cpp:20->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1575 'fmul' 'bd_31' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 1576 [2/2] (8.41ns)   --->   "%bc_31 = fmul float %a_M_imag47_load, %b_M_real_16_load" [dmm_64x4096/matmult_top.cpp:21->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1576 'fmul' 'bc_31' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 133 <SV = 132> <Delay = 8.41>
ST_133 : Operation 1577 [1/4] (6.43ns)   --->   "%p_val_assign_121 = fadd float %p_val_assign_119, %p_val_assign_117" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 1577 'fadd' 'p_val_assign_121' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 1578 [1/4] (6.43ns)   --->   "%p_val_assign_122 = fadd float %p_val_assign_120, %p_val_assign_118" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 1578 'fadd' 'p_val_assign_122' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 1579 [1/4] (6.43ns)   --->   "%p_val_assign_123 = fsub float %ac_30, %bd_30" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1579 'fsub' 'p_val_assign_123' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 1580 [1/4] (6.43ns)   --->   "%p_val_assign_124 = fadd float %bc_30, %ad_30" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1580 'fadd' 'p_val_assign_124' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 1581 [1/2] (8.41ns)   --->   "%ac_31 = fmul float %a_M_real16_load, %a_M_imag47_load" [dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1581 'fmul' 'ac_31' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 1582 [1/2] (8.41ns)   --->   "%ad_31 = fmul float %a_M_real16_load, %b_M_imag_16_load" [dmm_64x4096/matmult_top.cpp:18->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1582 'fmul' 'ad_31' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 1583 [1/2] (8.41ns)   --->   "%bd_31 = fmul float %a_M_imag47_load, %b_M_imag_16_load" [dmm_64x4096/matmult_top.cpp:20->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1583 'fmul' 'bd_31' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 1584 [1/2] (8.41ns)   --->   "%bc_31 = fmul float %a_M_imag47_load, %b_M_real_16_load" [dmm_64x4096/matmult_top.cpp:21->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1584 'fmul' 'bc_31' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 134 <SV = 133> <Delay = 6.43>
ST_134 : Operation 1585 [1/1] (0.00ns)   --->   "%a_M_real16_addr_1 = getelementptr [32 x float]* %a_M_real16, i64 0, i64 %tmp_2" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1585 'getelementptr' 'a_M_real16_addr_1' <Predicate = true> <Delay = 0.00>
ST_134 : Operation 1586 [1/1] (0.00ns)   --->   "%a_M_imag47_addr_1 = getelementptr [32 x float]* %a_M_imag47, i64 0, i64 %tmp_2" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1586 'getelementptr' 'a_M_imag47_addr_1' <Predicate = true> <Delay = 0.00>
ST_134 : Operation 1587 [1/1] (0.00ns)   --->   "%b_M_real_16_addr_1 = getelementptr [32 x float]* %b_M_real_16, i64 0, i64 %zext_ln45_2" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1587 'getelementptr' 'b_M_real_16_addr_1' <Predicate = true> <Delay = 0.00>
ST_134 : Operation 1588 [1/1] (0.00ns)   --->   "%b_M_imag_16_addr_1 = getelementptr [32 x float]* %b_M_imag_16, i64 0, i64 %zext_ln45_2" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1588 'getelementptr' 'b_M_imag_16_addr_1' <Predicate = true> <Delay = 0.00>
ST_134 : Operation 1589 [4/4] (6.43ns)   --->   "%p_val_assign_125 = fadd float %p_val_assign_123, %p_val_assign_121" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 1589 'fadd' 'p_val_assign_125' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 1590 [4/4] (6.43ns)   --->   "%p_val_assign_126 = fadd float %p_val_assign_124, %p_val_assign_122" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 1590 'fadd' 'p_val_assign_126' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 1591 [4/4] (6.43ns)   --->   "%p_val_assign_127 = fsub float %ac_31, %bd_31" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1591 'fsub' 'p_val_assign_127' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 1592 [4/4] (6.43ns)   --->   "%p_val_assign_128 = fadd float %bc_31, %ad_31" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1592 'fadd' 'p_val_assign_128' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 1593 [2/2] (1.23ns)   --->   "%a_M_real16_load_1 = load float* %a_M_real16_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1593 'load' 'a_M_real16_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_134 : Operation 1594 [2/2] (1.23ns)   --->   "%a_M_imag47_load_1 = load float* %a_M_imag47_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1594 'load' 'a_M_imag47_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_134 : Operation 1595 [2/2] (1.23ns)   --->   "%b_M_real_16_load_1 = load float* %b_M_real_16_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1595 'load' 'b_M_real_16_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_134 : Operation 1596 [2/2] (1.23ns)   --->   "%b_M_imag_16_load_1 = load float* %b_M_imag_16_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1596 'load' 'b_M_imag_16_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 135 <SV = 134> <Delay = 6.43>
ST_135 : Operation 1597 [3/4] (6.43ns)   --->   "%p_val_assign_125 = fadd float %p_val_assign_123, %p_val_assign_121" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 1597 'fadd' 'p_val_assign_125' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 1598 [3/4] (6.43ns)   --->   "%p_val_assign_126 = fadd float %p_val_assign_124, %p_val_assign_122" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 1598 'fadd' 'p_val_assign_126' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 1599 [3/4] (6.43ns)   --->   "%p_val_assign_127 = fsub float %ac_31, %bd_31" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1599 'fsub' 'p_val_assign_127' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 1600 [3/4] (6.43ns)   --->   "%p_val_assign_128 = fadd float %bc_31, %ad_31" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1600 'fadd' 'p_val_assign_128' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 1601 [1/2] (1.23ns)   --->   "%a_M_real16_load_1 = load float* %a_M_real16_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1601 'load' 'a_M_real16_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_135 : Operation 1602 [1/2] (1.23ns)   --->   "%a_M_imag47_load_1 = load float* %a_M_imag47_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1602 'load' 'a_M_imag47_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_135 : Operation 1603 [1/2] (1.23ns)   --->   "%b_M_real_16_load_1 = load float* %b_M_real_16_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1603 'load' 'b_M_real_16_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_135 : Operation 1604 [1/2] (1.23ns)   --->   "%b_M_imag_16_load_1 = load float* %b_M_imag_16_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1604 'load' 'b_M_imag_16_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 136 <SV = 135> <Delay = 8.41>
ST_136 : Operation 1605 [2/4] (6.43ns)   --->   "%p_val_assign_125 = fadd float %p_val_assign_123, %p_val_assign_121" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 1605 'fadd' 'p_val_assign_125' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 1606 [2/4] (6.43ns)   --->   "%p_val_assign_126 = fadd float %p_val_assign_124, %p_val_assign_122" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 1606 'fadd' 'p_val_assign_126' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 1607 [2/4] (6.43ns)   --->   "%p_val_assign_127 = fsub float %ac_31, %bd_31" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1607 'fsub' 'p_val_assign_127' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 1608 [2/4] (6.43ns)   --->   "%p_val_assign_128 = fadd float %bc_31, %ad_31" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1608 'fadd' 'p_val_assign_128' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 1609 [2/2] (8.41ns)   --->   "%ac_32 = fmul float %a_M_real16_load_1, %a_M_imag47_load_1" [dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1609 'fmul' 'ac_32' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 1610 [2/2] (8.41ns)   --->   "%ad_32 = fmul float %a_M_real16_load_1, %b_M_imag_16_load_1" [dmm_64x4096/matmult_top.cpp:18->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1610 'fmul' 'ad_32' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 1611 [2/2] (8.41ns)   --->   "%bd_32 = fmul float %a_M_imag47_load_1, %b_M_imag_16_load_1" [dmm_64x4096/matmult_top.cpp:20->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1611 'fmul' 'bd_32' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 1612 [2/2] (8.41ns)   --->   "%bc_32 = fmul float %a_M_imag47_load_1, %b_M_real_16_load_1" [dmm_64x4096/matmult_top.cpp:21->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1612 'fmul' 'bc_32' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 137 <SV = 136> <Delay = 8.41>
ST_137 : Operation 1613 [1/4] (6.43ns)   --->   "%p_val_assign_125 = fadd float %p_val_assign_123, %p_val_assign_121" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 1613 'fadd' 'p_val_assign_125' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 1614 [1/4] (6.43ns)   --->   "%p_val_assign_126 = fadd float %p_val_assign_124, %p_val_assign_122" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 1614 'fadd' 'p_val_assign_126' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 1615 [1/4] (6.43ns)   --->   "%p_val_assign_127 = fsub float %ac_31, %bd_31" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1615 'fsub' 'p_val_assign_127' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 1616 [1/4] (6.43ns)   --->   "%p_val_assign_128 = fadd float %bc_31, %ad_31" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1616 'fadd' 'p_val_assign_128' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 1617 [1/2] (8.41ns)   --->   "%ac_32 = fmul float %a_M_real16_load_1, %a_M_imag47_load_1" [dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1617 'fmul' 'ac_32' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 1618 [1/2] (8.41ns)   --->   "%ad_32 = fmul float %a_M_real16_load_1, %b_M_imag_16_load_1" [dmm_64x4096/matmult_top.cpp:18->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1618 'fmul' 'ad_32' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 1619 [1/2] (8.41ns)   --->   "%bd_32 = fmul float %a_M_imag47_load_1, %b_M_imag_16_load_1" [dmm_64x4096/matmult_top.cpp:20->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1619 'fmul' 'bd_32' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 1620 [1/2] (8.41ns)   --->   "%bc_32 = fmul float %a_M_imag47_load_1, %b_M_real_16_load_1" [dmm_64x4096/matmult_top.cpp:21->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1620 'fmul' 'bc_32' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 138 <SV = 137> <Delay = 6.43>
ST_138 : Operation 1621 [1/1] (0.00ns)   --->   "%a_M_real17_addr = getelementptr [32 x float]* %a_M_real17, i64 0, i64 %zext_ln45_1" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1621 'getelementptr' 'a_M_real17_addr' <Predicate = true> <Delay = 0.00>
ST_138 : Operation 1622 [1/1] (0.00ns)   --->   "%a_M_imag48_addr = getelementptr [32 x float]* %a_M_imag48, i64 0, i64 %zext_ln45_1" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1622 'getelementptr' 'a_M_imag48_addr' <Predicate = true> <Delay = 0.00>
ST_138 : Operation 1623 [1/1] (0.00ns)   --->   "%b_M_real_17_addr = getelementptr [32 x float]* %b_M_real_17, i64 0, i64 %zext_ln45" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1623 'getelementptr' 'b_M_real_17_addr' <Predicate = true> <Delay = 0.00>
ST_138 : Operation 1624 [1/1] (0.00ns)   --->   "%b_M_imag_17_addr = getelementptr [32 x float]* %b_M_imag_17, i64 0, i64 %zext_ln45" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1624 'getelementptr' 'b_M_imag_17_addr' <Predicate = true> <Delay = 0.00>
ST_138 : Operation 1625 [4/4] (6.43ns)   --->   "%p_val_assign_129 = fadd float %p_val_assign_127, %p_val_assign_125" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 1625 'fadd' 'p_val_assign_129' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 1626 [4/4] (6.43ns)   --->   "%p_val_assign_130 = fadd float %p_val_assign_128, %p_val_assign_126" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 1626 'fadd' 'p_val_assign_130' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 1627 [4/4] (6.43ns)   --->   "%p_val_assign_131 = fsub float %ac_32, %bd_32" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1627 'fsub' 'p_val_assign_131' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 1628 [4/4] (6.43ns)   --->   "%p_val_assign_132 = fadd float %bc_32, %ad_32" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1628 'fadd' 'p_val_assign_132' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 1629 [2/2] (1.23ns)   --->   "%a_M_real17_load = load float* %a_M_real17_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1629 'load' 'a_M_real17_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_138 : Operation 1630 [2/2] (1.23ns)   --->   "%a_M_imag48_load = load float* %a_M_imag48_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1630 'load' 'a_M_imag48_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_138 : Operation 1631 [2/2] (1.23ns)   --->   "%b_M_real_17_load = load float* %b_M_real_17_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1631 'load' 'b_M_real_17_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_138 : Operation 1632 [2/2] (1.23ns)   --->   "%b_M_imag_17_load = load float* %b_M_imag_17_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1632 'load' 'b_M_imag_17_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 139 <SV = 138> <Delay = 6.43>
ST_139 : Operation 1633 [3/4] (6.43ns)   --->   "%p_val_assign_129 = fadd float %p_val_assign_127, %p_val_assign_125" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 1633 'fadd' 'p_val_assign_129' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 1634 [3/4] (6.43ns)   --->   "%p_val_assign_130 = fadd float %p_val_assign_128, %p_val_assign_126" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 1634 'fadd' 'p_val_assign_130' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 1635 [3/4] (6.43ns)   --->   "%p_val_assign_131 = fsub float %ac_32, %bd_32" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1635 'fsub' 'p_val_assign_131' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 1636 [3/4] (6.43ns)   --->   "%p_val_assign_132 = fadd float %bc_32, %ad_32" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1636 'fadd' 'p_val_assign_132' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 1637 [1/2] (1.23ns)   --->   "%a_M_real17_load = load float* %a_M_real17_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1637 'load' 'a_M_real17_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_139 : Operation 1638 [1/2] (1.23ns)   --->   "%a_M_imag48_load = load float* %a_M_imag48_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1638 'load' 'a_M_imag48_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_139 : Operation 1639 [1/2] (1.23ns)   --->   "%b_M_real_17_load = load float* %b_M_real_17_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1639 'load' 'b_M_real_17_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_139 : Operation 1640 [1/2] (1.23ns)   --->   "%b_M_imag_17_load = load float* %b_M_imag_17_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1640 'load' 'b_M_imag_17_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 140 <SV = 139> <Delay = 8.41>
ST_140 : Operation 1641 [2/4] (6.43ns)   --->   "%p_val_assign_129 = fadd float %p_val_assign_127, %p_val_assign_125" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 1641 'fadd' 'p_val_assign_129' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 1642 [2/4] (6.43ns)   --->   "%p_val_assign_130 = fadd float %p_val_assign_128, %p_val_assign_126" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 1642 'fadd' 'p_val_assign_130' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 1643 [2/4] (6.43ns)   --->   "%p_val_assign_131 = fsub float %ac_32, %bd_32" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1643 'fsub' 'p_val_assign_131' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 1644 [2/4] (6.43ns)   --->   "%p_val_assign_132 = fadd float %bc_32, %ad_32" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1644 'fadd' 'p_val_assign_132' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 1645 [2/2] (8.41ns)   --->   "%ac_33 = fmul float %a_M_real17_load, %a_M_imag48_load" [dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1645 'fmul' 'ac_33' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 1646 [2/2] (8.41ns)   --->   "%ad_33 = fmul float %a_M_real17_load, %b_M_imag_17_load" [dmm_64x4096/matmult_top.cpp:18->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1646 'fmul' 'ad_33' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 1647 [2/2] (8.41ns)   --->   "%bd_33 = fmul float %a_M_imag48_load, %b_M_imag_17_load" [dmm_64x4096/matmult_top.cpp:20->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1647 'fmul' 'bd_33' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 1648 [2/2] (8.41ns)   --->   "%bc_33 = fmul float %a_M_imag48_load, %b_M_real_17_load" [dmm_64x4096/matmult_top.cpp:21->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1648 'fmul' 'bc_33' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 141 <SV = 140> <Delay = 8.41>
ST_141 : Operation 1649 [1/4] (6.43ns)   --->   "%p_val_assign_129 = fadd float %p_val_assign_127, %p_val_assign_125" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 1649 'fadd' 'p_val_assign_129' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 1650 [1/4] (6.43ns)   --->   "%p_val_assign_130 = fadd float %p_val_assign_128, %p_val_assign_126" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 1650 'fadd' 'p_val_assign_130' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 1651 [1/4] (6.43ns)   --->   "%p_val_assign_131 = fsub float %ac_32, %bd_32" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1651 'fsub' 'p_val_assign_131' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 1652 [1/4] (6.43ns)   --->   "%p_val_assign_132 = fadd float %bc_32, %ad_32" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1652 'fadd' 'p_val_assign_132' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 1653 [1/2] (8.41ns)   --->   "%ac_33 = fmul float %a_M_real17_load, %a_M_imag48_load" [dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1653 'fmul' 'ac_33' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 1654 [1/2] (8.41ns)   --->   "%ad_33 = fmul float %a_M_real17_load, %b_M_imag_17_load" [dmm_64x4096/matmult_top.cpp:18->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1654 'fmul' 'ad_33' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 1655 [1/2] (8.41ns)   --->   "%bd_33 = fmul float %a_M_imag48_load, %b_M_imag_17_load" [dmm_64x4096/matmult_top.cpp:20->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1655 'fmul' 'bd_33' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 1656 [1/2] (8.41ns)   --->   "%bc_33 = fmul float %a_M_imag48_load, %b_M_real_17_load" [dmm_64x4096/matmult_top.cpp:21->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1656 'fmul' 'bc_33' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 142 <SV = 141> <Delay = 6.43>
ST_142 : Operation 1657 [1/1] (0.00ns)   --->   "%a_M_real17_addr_1 = getelementptr [32 x float]* %a_M_real17, i64 0, i64 %tmp_2" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1657 'getelementptr' 'a_M_real17_addr_1' <Predicate = true> <Delay = 0.00>
ST_142 : Operation 1658 [1/1] (0.00ns)   --->   "%a_M_imag48_addr_1 = getelementptr [32 x float]* %a_M_imag48, i64 0, i64 %tmp_2" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1658 'getelementptr' 'a_M_imag48_addr_1' <Predicate = true> <Delay = 0.00>
ST_142 : Operation 1659 [1/1] (0.00ns)   --->   "%b_M_real_17_addr_1 = getelementptr [32 x float]* %b_M_real_17, i64 0, i64 %zext_ln45_2" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1659 'getelementptr' 'b_M_real_17_addr_1' <Predicate = true> <Delay = 0.00>
ST_142 : Operation 1660 [1/1] (0.00ns)   --->   "%b_M_imag_17_addr_1 = getelementptr [32 x float]* %b_M_imag_17, i64 0, i64 %zext_ln45_2" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1660 'getelementptr' 'b_M_imag_17_addr_1' <Predicate = true> <Delay = 0.00>
ST_142 : Operation 1661 [4/4] (6.43ns)   --->   "%p_val_assign_133 = fadd float %p_val_assign_131, %p_val_assign_129" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 1661 'fadd' 'p_val_assign_133' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 1662 [4/4] (6.43ns)   --->   "%p_val_assign_134 = fadd float %p_val_assign_132, %p_val_assign_130" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 1662 'fadd' 'p_val_assign_134' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 1663 [4/4] (6.43ns)   --->   "%p_val_assign_135 = fsub float %ac_33, %bd_33" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1663 'fsub' 'p_val_assign_135' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 1664 [4/4] (6.43ns)   --->   "%p_val_assign_136 = fadd float %bc_33, %ad_33" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1664 'fadd' 'p_val_assign_136' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 1665 [2/2] (1.23ns)   --->   "%a_M_real17_load_1 = load float* %a_M_real17_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1665 'load' 'a_M_real17_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_142 : Operation 1666 [2/2] (1.23ns)   --->   "%a_M_imag48_load_1 = load float* %a_M_imag48_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1666 'load' 'a_M_imag48_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_142 : Operation 1667 [2/2] (1.23ns)   --->   "%b_M_real_17_load_1 = load float* %b_M_real_17_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1667 'load' 'b_M_real_17_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_142 : Operation 1668 [2/2] (1.23ns)   --->   "%b_M_imag_17_load_1 = load float* %b_M_imag_17_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1668 'load' 'b_M_imag_17_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 143 <SV = 142> <Delay = 6.43>
ST_143 : Operation 1669 [3/4] (6.43ns)   --->   "%p_val_assign_133 = fadd float %p_val_assign_131, %p_val_assign_129" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 1669 'fadd' 'p_val_assign_133' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 1670 [3/4] (6.43ns)   --->   "%p_val_assign_134 = fadd float %p_val_assign_132, %p_val_assign_130" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 1670 'fadd' 'p_val_assign_134' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 1671 [3/4] (6.43ns)   --->   "%p_val_assign_135 = fsub float %ac_33, %bd_33" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1671 'fsub' 'p_val_assign_135' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 1672 [3/4] (6.43ns)   --->   "%p_val_assign_136 = fadd float %bc_33, %ad_33" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1672 'fadd' 'p_val_assign_136' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 1673 [1/2] (1.23ns)   --->   "%a_M_real17_load_1 = load float* %a_M_real17_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1673 'load' 'a_M_real17_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_143 : Operation 1674 [1/2] (1.23ns)   --->   "%a_M_imag48_load_1 = load float* %a_M_imag48_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1674 'load' 'a_M_imag48_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_143 : Operation 1675 [1/2] (1.23ns)   --->   "%b_M_real_17_load_1 = load float* %b_M_real_17_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1675 'load' 'b_M_real_17_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_143 : Operation 1676 [1/2] (1.23ns)   --->   "%b_M_imag_17_load_1 = load float* %b_M_imag_17_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1676 'load' 'b_M_imag_17_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 144 <SV = 143> <Delay = 8.41>
ST_144 : Operation 1677 [2/4] (6.43ns)   --->   "%p_val_assign_133 = fadd float %p_val_assign_131, %p_val_assign_129" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 1677 'fadd' 'p_val_assign_133' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 1678 [2/4] (6.43ns)   --->   "%p_val_assign_134 = fadd float %p_val_assign_132, %p_val_assign_130" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 1678 'fadd' 'p_val_assign_134' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 1679 [2/4] (6.43ns)   --->   "%p_val_assign_135 = fsub float %ac_33, %bd_33" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1679 'fsub' 'p_val_assign_135' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 1680 [2/4] (6.43ns)   --->   "%p_val_assign_136 = fadd float %bc_33, %ad_33" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1680 'fadd' 'p_val_assign_136' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 1681 [2/2] (8.41ns)   --->   "%ac_34 = fmul float %a_M_real17_load_1, %a_M_imag48_load_1" [dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1681 'fmul' 'ac_34' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 1682 [2/2] (8.41ns)   --->   "%ad_34 = fmul float %a_M_real17_load_1, %b_M_imag_17_load_1" [dmm_64x4096/matmult_top.cpp:18->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1682 'fmul' 'ad_34' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 1683 [2/2] (8.41ns)   --->   "%bd_34 = fmul float %a_M_imag48_load_1, %b_M_imag_17_load_1" [dmm_64x4096/matmult_top.cpp:20->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1683 'fmul' 'bd_34' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 1684 [2/2] (8.41ns)   --->   "%bc_34 = fmul float %a_M_imag48_load_1, %b_M_real_17_load_1" [dmm_64x4096/matmult_top.cpp:21->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1684 'fmul' 'bc_34' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 145 <SV = 144> <Delay = 8.41>
ST_145 : Operation 1685 [1/4] (6.43ns)   --->   "%p_val_assign_133 = fadd float %p_val_assign_131, %p_val_assign_129" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 1685 'fadd' 'p_val_assign_133' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 1686 [1/4] (6.43ns)   --->   "%p_val_assign_134 = fadd float %p_val_assign_132, %p_val_assign_130" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 1686 'fadd' 'p_val_assign_134' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 1687 [1/4] (6.43ns)   --->   "%p_val_assign_135 = fsub float %ac_33, %bd_33" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1687 'fsub' 'p_val_assign_135' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 1688 [1/4] (6.43ns)   --->   "%p_val_assign_136 = fadd float %bc_33, %ad_33" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1688 'fadd' 'p_val_assign_136' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 1689 [1/2] (8.41ns)   --->   "%ac_34 = fmul float %a_M_real17_load_1, %a_M_imag48_load_1" [dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1689 'fmul' 'ac_34' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 1690 [1/2] (8.41ns)   --->   "%ad_34 = fmul float %a_M_real17_load_1, %b_M_imag_17_load_1" [dmm_64x4096/matmult_top.cpp:18->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1690 'fmul' 'ad_34' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 1691 [1/2] (8.41ns)   --->   "%bd_34 = fmul float %a_M_imag48_load_1, %b_M_imag_17_load_1" [dmm_64x4096/matmult_top.cpp:20->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1691 'fmul' 'bd_34' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 1692 [1/2] (8.41ns)   --->   "%bc_34 = fmul float %a_M_imag48_load_1, %b_M_real_17_load_1" [dmm_64x4096/matmult_top.cpp:21->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1692 'fmul' 'bc_34' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 146 <SV = 145> <Delay = 6.43>
ST_146 : Operation 1693 [1/1] (0.00ns)   --->   "%a_M_real18_addr = getelementptr [32 x float]* %a_M_real18, i64 0, i64 %zext_ln45_1" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1693 'getelementptr' 'a_M_real18_addr' <Predicate = true> <Delay = 0.00>
ST_146 : Operation 1694 [1/1] (0.00ns)   --->   "%a_M_imag49_addr = getelementptr [32 x float]* %a_M_imag49, i64 0, i64 %zext_ln45_1" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1694 'getelementptr' 'a_M_imag49_addr' <Predicate = true> <Delay = 0.00>
ST_146 : Operation 1695 [1/1] (0.00ns)   --->   "%b_M_real_18_addr = getelementptr [32 x float]* %b_M_real_18, i64 0, i64 %zext_ln45" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1695 'getelementptr' 'b_M_real_18_addr' <Predicate = true> <Delay = 0.00>
ST_146 : Operation 1696 [1/1] (0.00ns)   --->   "%b_M_imag_18_addr = getelementptr [32 x float]* %b_M_imag_18, i64 0, i64 %zext_ln45" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1696 'getelementptr' 'b_M_imag_18_addr' <Predicate = true> <Delay = 0.00>
ST_146 : Operation 1697 [4/4] (6.43ns)   --->   "%p_val_assign_137 = fadd float %p_val_assign_135, %p_val_assign_133" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 1697 'fadd' 'p_val_assign_137' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 1698 [4/4] (6.43ns)   --->   "%p_val_assign_138 = fadd float %p_val_assign_136, %p_val_assign_134" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 1698 'fadd' 'p_val_assign_138' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 1699 [4/4] (6.43ns)   --->   "%p_val_assign_139 = fsub float %ac_34, %bd_34" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1699 'fsub' 'p_val_assign_139' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 1700 [4/4] (6.43ns)   --->   "%p_val_assign_140 = fadd float %bc_34, %ad_34" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1700 'fadd' 'p_val_assign_140' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 1701 [2/2] (1.23ns)   --->   "%a_M_real18_load = load float* %a_M_real18_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1701 'load' 'a_M_real18_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_146 : Operation 1702 [2/2] (1.23ns)   --->   "%a_M_imag49_load = load float* %a_M_imag49_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1702 'load' 'a_M_imag49_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_146 : Operation 1703 [2/2] (1.23ns)   --->   "%b_M_real_18_load = load float* %b_M_real_18_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1703 'load' 'b_M_real_18_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_146 : Operation 1704 [2/2] (1.23ns)   --->   "%b_M_imag_18_load = load float* %b_M_imag_18_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1704 'load' 'b_M_imag_18_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 147 <SV = 146> <Delay = 6.43>
ST_147 : Operation 1705 [3/4] (6.43ns)   --->   "%p_val_assign_137 = fadd float %p_val_assign_135, %p_val_assign_133" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 1705 'fadd' 'p_val_assign_137' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 1706 [3/4] (6.43ns)   --->   "%p_val_assign_138 = fadd float %p_val_assign_136, %p_val_assign_134" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 1706 'fadd' 'p_val_assign_138' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 1707 [3/4] (6.43ns)   --->   "%p_val_assign_139 = fsub float %ac_34, %bd_34" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1707 'fsub' 'p_val_assign_139' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 1708 [3/4] (6.43ns)   --->   "%p_val_assign_140 = fadd float %bc_34, %ad_34" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1708 'fadd' 'p_val_assign_140' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 1709 [1/2] (1.23ns)   --->   "%a_M_real18_load = load float* %a_M_real18_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1709 'load' 'a_M_real18_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_147 : Operation 1710 [1/2] (1.23ns)   --->   "%a_M_imag49_load = load float* %a_M_imag49_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1710 'load' 'a_M_imag49_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_147 : Operation 1711 [1/2] (1.23ns)   --->   "%b_M_real_18_load = load float* %b_M_real_18_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1711 'load' 'b_M_real_18_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_147 : Operation 1712 [1/2] (1.23ns)   --->   "%b_M_imag_18_load = load float* %b_M_imag_18_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1712 'load' 'b_M_imag_18_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 148 <SV = 147> <Delay = 8.41>
ST_148 : Operation 1713 [2/4] (6.43ns)   --->   "%p_val_assign_137 = fadd float %p_val_assign_135, %p_val_assign_133" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 1713 'fadd' 'p_val_assign_137' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 1714 [2/4] (6.43ns)   --->   "%p_val_assign_138 = fadd float %p_val_assign_136, %p_val_assign_134" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 1714 'fadd' 'p_val_assign_138' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 1715 [2/4] (6.43ns)   --->   "%p_val_assign_139 = fsub float %ac_34, %bd_34" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1715 'fsub' 'p_val_assign_139' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 1716 [2/4] (6.43ns)   --->   "%p_val_assign_140 = fadd float %bc_34, %ad_34" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1716 'fadd' 'p_val_assign_140' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 1717 [2/2] (8.41ns)   --->   "%ac_35 = fmul float %a_M_real18_load, %a_M_imag49_load" [dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1717 'fmul' 'ac_35' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 1718 [2/2] (8.41ns)   --->   "%ad_35 = fmul float %a_M_real18_load, %b_M_imag_18_load" [dmm_64x4096/matmult_top.cpp:18->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1718 'fmul' 'ad_35' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 1719 [2/2] (8.41ns)   --->   "%bd_35 = fmul float %a_M_imag49_load, %b_M_imag_18_load" [dmm_64x4096/matmult_top.cpp:20->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1719 'fmul' 'bd_35' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 1720 [2/2] (8.41ns)   --->   "%bc_35 = fmul float %a_M_imag49_load, %b_M_real_18_load" [dmm_64x4096/matmult_top.cpp:21->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1720 'fmul' 'bc_35' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 149 <SV = 148> <Delay = 8.41>
ST_149 : Operation 1721 [1/4] (6.43ns)   --->   "%p_val_assign_137 = fadd float %p_val_assign_135, %p_val_assign_133" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 1721 'fadd' 'p_val_assign_137' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 1722 [1/4] (6.43ns)   --->   "%p_val_assign_138 = fadd float %p_val_assign_136, %p_val_assign_134" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 1722 'fadd' 'p_val_assign_138' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 1723 [1/4] (6.43ns)   --->   "%p_val_assign_139 = fsub float %ac_34, %bd_34" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1723 'fsub' 'p_val_assign_139' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 1724 [1/4] (6.43ns)   --->   "%p_val_assign_140 = fadd float %bc_34, %ad_34" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1724 'fadd' 'p_val_assign_140' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 1725 [1/2] (8.41ns)   --->   "%ac_35 = fmul float %a_M_real18_load, %a_M_imag49_load" [dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1725 'fmul' 'ac_35' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 1726 [1/2] (8.41ns)   --->   "%ad_35 = fmul float %a_M_real18_load, %b_M_imag_18_load" [dmm_64x4096/matmult_top.cpp:18->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1726 'fmul' 'ad_35' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 1727 [1/2] (8.41ns)   --->   "%bd_35 = fmul float %a_M_imag49_load, %b_M_imag_18_load" [dmm_64x4096/matmult_top.cpp:20->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1727 'fmul' 'bd_35' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 1728 [1/2] (8.41ns)   --->   "%bc_35 = fmul float %a_M_imag49_load, %b_M_real_18_load" [dmm_64x4096/matmult_top.cpp:21->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1728 'fmul' 'bc_35' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 150 <SV = 149> <Delay = 6.43>
ST_150 : Operation 1729 [1/1] (0.00ns)   --->   "%a_M_real18_addr_1 = getelementptr [32 x float]* %a_M_real18, i64 0, i64 %tmp_2" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1729 'getelementptr' 'a_M_real18_addr_1' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 1730 [1/1] (0.00ns)   --->   "%a_M_imag49_addr_1 = getelementptr [32 x float]* %a_M_imag49, i64 0, i64 %tmp_2" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1730 'getelementptr' 'a_M_imag49_addr_1' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 1731 [1/1] (0.00ns)   --->   "%b_M_real_18_addr_1 = getelementptr [32 x float]* %b_M_real_18, i64 0, i64 %zext_ln45_2" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1731 'getelementptr' 'b_M_real_18_addr_1' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 1732 [1/1] (0.00ns)   --->   "%b_M_imag_18_addr_1 = getelementptr [32 x float]* %b_M_imag_18, i64 0, i64 %zext_ln45_2" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1732 'getelementptr' 'b_M_imag_18_addr_1' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 1733 [4/4] (6.43ns)   --->   "%p_val_assign_141 = fadd float %p_val_assign_139, %p_val_assign_137" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 1733 'fadd' 'p_val_assign_141' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 1734 [4/4] (6.43ns)   --->   "%p_val_assign_142 = fadd float %p_val_assign_140, %p_val_assign_138" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 1734 'fadd' 'p_val_assign_142' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 1735 [4/4] (6.43ns)   --->   "%p_val_assign_143 = fsub float %ac_35, %bd_35" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1735 'fsub' 'p_val_assign_143' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 1736 [4/4] (6.43ns)   --->   "%p_val_assign_144 = fadd float %bc_35, %ad_35" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1736 'fadd' 'p_val_assign_144' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 1737 [2/2] (1.23ns)   --->   "%a_M_real18_load_1 = load float* %a_M_real18_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1737 'load' 'a_M_real18_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_150 : Operation 1738 [2/2] (1.23ns)   --->   "%a_M_imag49_load_1 = load float* %a_M_imag49_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1738 'load' 'a_M_imag49_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_150 : Operation 1739 [2/2] (1.23ns)   --->   "%b_M_real_18_load_1 = load float* %b_M_real_18_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1739 'load' 'b_M_real_18_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_150 : Operation 1740 [2/2] (1.23ns)   --->   "%b_M_imag_18_load_1 = load float* %b_M_imag_18_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1740 'load' 'b_M_imag_18_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 151 <SV = 150> <Delay = 6.43>
ST_151 : Operation 1741 [3/4] (6.43ns)   --->   "%p_val_assign_141 = fadd float %p_val_assign_139, %p_val_assign_137" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 1741 'fadd' 'p_val_assign_141' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_151 : Operation 1742 [3/4] (6.43ns)   --->   "%p_val_assign_142 = fadd float %p_val_assign_140, %p_val_assign_138" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 1742 'fadd' 'p_val_assign_142' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_151 : Operation 1743 [3/4] (6.43ns)   --->   "%p_val_assign_143 = fsub float %ac_35, %bd_35" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1743 'fsub' 'p_val_assign_143' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_151 : Operation 1744 [3/4] (6.43ns)   --->   "%p_val_assign_144 = fadd float %bc_35, %ad_35" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1744 'fadd' 'p_val_assign_144' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_151 : Operation 1745 [1/2] (1.23ns)   --->   "%a_M_real18_load_1 = load float* %a_M_real18_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1745 'load' 'a_M_real18_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_151 : Operation 1746 [1/2] (1.23ns)   --->   "%a_M_imag49_load_1 = load float* %a_M_imag49_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1746 'load' 'a_M_imag49_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_151 : Operation 1747 [1/2] (1.23ns)   --->   "%b_M_real_18_load_1 = load float* %b_M_real_18_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1747 'load' 'b_M_real_18_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_151 : Operation 1748 [1/2] (1.23ns)   --->   "%b_M_imag_18_load_1 = load float* %b_M_imag_18_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1748 'load' 'b_M_imag_18_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 152 <SV = 151> <Delay = 8.41>
ST_152 : Operation 1749 [2/4] (6.43ns)   --->   "%p_val_assign_141 = fadd float %p_val_assign_139, %p_val_assign_137" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 1749 'fadd' 'p_val_assign_141' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_152 : Operation 1750 [2/4] (6.43ns)   --->   "%p_val_assign_142 = fadd float %p_val_assign_140, %p_val_assign_138" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 1750 'fadd' 'p_val_assign_142' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_152 : Operation 1751 [2/4] (6.43ns)   --->   "%p_val_assign_143 = fsub float %ac_35, %bd_35" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1751 'fsub' 'p_val_assign_143' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_152 : Operation 1752 [2/4] (6.43ns)   --->   "%p_val_assign_144 = fadd float %bc_35, %ad_35" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1752 'fadd' 'p_val_assign_144' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_152 : Operation 1753 [2/2] (8.41ns)   --->   "%ac_36 = fmul float %a_M_real18_load_1, %a_M_imag49_load_1" [dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1753 'fmul' 'ac_36' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_152 : Operation 1754 [2/2] (8.41ns)   --->   "%ad_36 = fmul float %a_M_real18_load_1, %b_M_imag_18_load_1" [dmm_64x4096/matmult_top.cpp:18->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1754 'fmul' 'ad_36' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_152 : Operation 1755 [2/2] (8.41ns)   --->   "%bd_36 = fmul float %a_M_imag49_load_1, %b_M_imag_18_load_1" [dmm_64x4096/matmult_top.cpp:20->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1755 'fmul' 'bd_36' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_152 : Operation 1756 [2/2] (8.41ns)   --->   "%bc_36 = fmul float %a_M_imag49_load_1, %b_M_real_18_load_1" [dmm_64x4096/matmult_top.cpp:21->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1756 'fmul' 'bc_36' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 153 <SV = 152> <Delay = 8.41>
ST_153 : Operation 1757 [1/4] (6.43ns)   --->   "%p_val_assign_141 = fadd float %p_val_assign_139, %p_val_assign_137" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 1757 'fadd' 'p_val_assign_141' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_153 : Operation 1758 [1/4] (6.43ns)   --->   "%p_val_assign_142 = fadd float %p_val_assign_140, %p_val_assign_138" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 1758 'fadd' 'p_val_assign_142' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_153 : Operation 1759 [1/4] (6.43ns)   --->   "%p_val_assign_143 = fsub float %ac_35, %bd_35" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1759 'fsub' 'p_val_assign_143' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_153 : Operation 1760 [1/4] (6.43ns)   --->   "%p_val_assign_144 = fadd float %bc_35, %ad_35" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1760 'fadd' 'p_val_assign_144' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_153 : Operation 1761 [1/2] (8.41ns)   --->   "%ac_36 = fmul float %a_M_real18_load_1, %a_M_imag49_load_1" [dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1761 'fmul' 'ac_36' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_153 : Operation 1762 [1/2] (8.41ns)   --->   "%ad_36 = fmul float %a_M_real18_load_1, %b_M_imag_18_load_1" [dmm_64x4096/matmult_top.cpp:18->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1762 'fmul' 'ad_36' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_153 : Operation 1763 [1/2] (8.41ns)   --->   "%bd_36 = fmul float %a_M_imag49_load_1, %b_M_imag_18_load_1" [dmm_64x4096/matmult_top.cpp:20->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1763 'fmul' 'bd_36' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_153 : Operation 1764 [1/2] (8.41ns)   --->   "%bc_36 = fmul float %a_M_imag49_load_1, %b_M_real_18_load_1" [dmm_64x4096/matmult_top.cpp:21->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1764 'fmul' 'bc_36' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 154 <SV = 153> <Delay = 6.43>
ST_154 : Operation 1765 [1/1] (0.00ns)   --->   "%a_M_real19_addr = getelementptr [32 x float]* %a_M_real19, i64 0, i64 %zext_ln45_1" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1765 'getelementptr' 'a_M_real19_addr' <Predicate = true> <Delay = 0.00>
ST_154 : Operation 1766 [1/1] (0.00ns)   --->   "%a_M_imag50_addr = getelementptr [32 x float]* %a_M_imag50, i64 0, i64 %zext_ln45_1" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1766 'getelementptr' 'a_M_imag50_addr' <Predicate = true> <Delay = 0.00>
ST_154 : Operation 1767 [1/1] (0.00ns)   --->   "%b_M_real_19_addr = getelementptr [32 x float]* %b_M_real_19, i64 0, i64 %zext_ln45" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1767 'getelementptr' 'b_M_real_19_addr' <Predicate = true> <Delay = 0.00>
ST_154 : Operation 1768 [1/1] (0.00ns)   --->   "%b_M_imag_19_addr = getelementptr [32 x float]* %b_M_imag_19, i64 0, i64 %zext_ln45" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1768 'getelementptr' 'b_M_imag_19_addr' <Predicate = true> <Delay = 0.00>
ST_154 : Operation 1769 [4/4] (6.43ns)   --->   "%p_val_assign_145 = fadd float %p_val_assign_143, %p_val_assign_141" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 1769 'fadd' 'p_val_assign_145' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 1770 [4/4] (6.43ns)   --->   "%p_val_assign_146 = fadd float %p_val_assign_144, %p_val_assign_142" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 1770 'fadd' 'p_val_assign_146' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 1771 [4/4] (6.43ns)   --->   "%p_val_assign_147 = fsub float %ac_36, %bd_36" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1771 'fsub' 'p_val_assign_147' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 1772 [4/4] (6.43ns)   --->   "%p_val_assign_148 = fadd float %bc_36, %ad_36" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1772 'fadd' 'p_val_assign_148' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 1773 [2/2] (1.23ns)   --->   "%a_M_real19_load = load float* %a_M_real19_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1773 'load' 'a_M_real19_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_154 : Operation 1774 [2/2] (1.23ns)   --->   "%a_M_imag50_load = load float* %a_M_imag50_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1774 'load' 'a_M_imag50_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_154 : Operation 1775 [2/2] (1.23ns)   --->   "%b_M_real_19_load = load float* %b_M_real_19_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1775 'load' 'b_M_real_19_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_154 : Operation 1776 [2/2] (1.23ns)   --->   "%b_M_imag_19_load = load float* %b_M_imag_19_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1776 'load' 'b_M_imag_19_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 155 <SV = 154> <Delay = 6.43>
ST_155 : Operation 1777 [3/4] (6.43ns)   --->   "%p_val_assign_145 = fadd float %p_val_assign_143, %p_val_assign_141" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 1777 'fadd' 'p_val_assign_145' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 1778 [3/4] (6.43ns)   --->   "%p_val_assign_146 = fadd float %p_val_assign_144, %p_val_assign_142" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 1778 'fadd' 'p_val_assign_146' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 1779 [3/4] (6.43ns)   --->   "%p_val_assign_147 = fsub float %ac_36, %bd_36" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1779 'fsub' 'p_val_assign_147' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 1780 [3/4] (6.43ns)   --->   "%p_val_assign_148 = fadd float %bc_36, %ad_36" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1780 'fadd' 'p_val_assign_148' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 1781 [1/2] (1.23ns)   --->   "%a_M_real19_load = load float* %a_M_real19_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1781 'load' 'a_M_real19_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_155 : Operation 1782 [1/2] (1.23ns)   --->   "%a_M_imag50_load = load float* %a_M_imag50_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1782 'load' 'a_M_imag50_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_155 : Operation 1783 [1/2] (1.23ns)   --->   "%b_M_real_19_load = load float* %b_M_real_19_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1783 'load' 'b_M_real_19_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_155 : Operation 1784 [1/2] (1.23ns)   --->   "%b_M_imag_19_load = load float* %b_M_imag_19_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1784 'load' 'b_M_imag_19_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 156 <SV = 155> <Delay = 8.41>
ST_156 : Operation 1785 [2/4] (6.43ns)   --->   "%p_val_assign_145 = fadd float %p_val_assign_143, %p_val_assign_141" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 1785 'fadd' 'p_val_assign_145' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 1786 [2/4] (6.43ns)   --->   "%p_val_assign_146 = fadd float %p_val_assign_144, %p_val_assign_142" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 1786 'fadd' 'p_val_assign_146' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 1787 [2/4] (6.43ns)   --->   "%p_val_assign_147 = fsub float %ac_36, %bd_36" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1787 'fsub' 'p_val_assign_147' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 1788 [2/4] (6.43ns)   --->   "%p_val_assign_148 = fadd float %bc_36, %ad_36" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1788 'fadd' 'p_val_assign_148' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 1789 [2/2] (8.41ns)   --->   "%ac_37 = fmul float %a_M_real19_load, %a_M_imag50_load" [dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1789 'fmul' 'ac_37' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 1790 [2/2] (8.41ns)   --->   "%ad_37 = fmul float %a_M_real19_load, %b_M_imag_19_load" [dmm_64x4096/matmult_top.cpp:18->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1790 'fmul' 'ad_37' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 1791 [2/2] (8.41ns)   --->   "%bd_37 = fmul float %a_M_imag50_load, %b_M_imag_19_load" [dmm_64x4096/matmult_top.cpp:20->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1791 'fmul' 'bd_37' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 1792 [2/2] (8.41ns)   --->   "%bc_37 = fmul float %a_M_imag50_load, %b_M_real_19_load" [dmm_64x4096/matmult_top.cpp:21->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1792 'fmul' 'bc_37' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 157 <SV = 156> <Delay = 8.41>
ST_157 : Operation 1793 [1/4] (6.43ns)   --->   "%p_val_assign_145 = fadd float %p_val_assign_143, %p_val_assign_141" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 1793 'fadd' 'p_val_assign_145' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_157 : Operation 1794 [1/4] (6.43ns)   --->   "%p_val_assign_146 = fadd float %p_val_assign_144, %p_val_assign_142" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 1794 'fadd' 'p_val_assign_146' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_157 : Operation 1795 [1/4] (6.43ns)   --->   "%p_val_assign_147 = fsub float %ac_36, %bd_36" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1795 'fsub' 'p_val_assign_147' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_157 : Operation 1796 [1/4] (6.43ns)   --->   "%p_val_assign_148 = fadd float %bc_36, %ad_36" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1796 'fadd' 'p_val_assign_148' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_157 : Operation 1797 [1/2] (8.41ns)   --->   "%ac_37 = fmul float %a_M_real19_load, %a_M_imag50_load" [dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1797 'fmul' 'ac_37' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_157 : Operation 1798 [1/2] (8.41ns)   --->   "%ad_37 = fmul float %a_M_real19_load, %b_M_imag_19_load" [dmm_64x4096/matmult_top.cpp:18->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1798 'fmul' 'ad_37' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_157 : Operation 1799 [1/2] (8.41ns)   --->   "%bd_37 = fmul float %a_M_imag50_load, %b_M_imag_19_load" [dmm_64x4096/matmult_top.cpp:20->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1799 'fmul' 'bd_37' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_157 : Operation 1800 [1/2] (8.41ns)   --->   "%bc_37 = fmul float %a_M_imag50_load, %b_M_real_19_load" [dmm_64x4096/matmult_top.cpp:21->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1800 'fmul' 'bc_37' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 158 <SV = 157> <Delay = 6.43>
ST_158 : Operation 1801 [1/1] (0.00ns)   --->   "%a_M_real19_addr_1 = getelementptr [32 x float]* %a_M_real19, i64 0, i64 %tmp_2" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1801 'getelementptr' 'a_M_real19_addr_1' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 1802 [1/1] (0.00ns)   --->   "%a_M_imag50_addr_1 = getelementptr [32 x float]* %a_M_imag50, i64 0, i64 %tmp_2" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1802 'getelementptr' 'a_M_imag50_addr_1' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 1803 [1/1] (0.00ns)   --->   "%b_M_real_19_addr_1 = getelementptr [32 x float]* %b_M_real_19, i64 0, i64 %zext_ln45_2" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1803 'getelementptr' 'b_M_real_19_addr_1' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 1804 [1/1] (0.00ns)   --->   "%b_M_imag_19_addr_1 = getelementptr [32 x float]* %b_M_imag_19, i64 0, i64 %zext_ln45_2" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1804 'getelementptr' 'b_M_imag_19_addr_1' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 1805 [4/4] (6.43ns)   --->   "%p_val_assign_149 = fadd float %p_val_assign_147, %p_val_assign_145" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 1805 'fadd' 'p_val_assign_149' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 1806 [4/4] (6.43ns)   --->   "%p_val_assign_150 = fadd float %p_val_assign_148, %p_val_assign_146" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 1806 'fadd' 'p_val_assign_150' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 1807 [4/4] (6.43ns)   --->   "%p_val_assign_151 = fsub float %ac_37, %bd_37" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1807 'fsub' 'p_val_assign_151' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 1808 [4/4] (6.43ns)   --->   "%p_val_assign_152 = fadd float %bc_37, %ad_37" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1808 'fadd' 'p_val_assign_152' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 1809 [2/2] (1.23ns)   --->   "%a_M_real19_load_1 = load float* %a_M_real19_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1809 'load' 'a_M_real19_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_158 : Operation 1810 [2/2] (1.23ns)   --->   "%a_M_imag50_load_1 = load float* %a_M_imag50_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1810 'load' 'a_M_imag50_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_158 : Operation 1811 [2/2] (1.23ns)   --->   "%b_M_real_19_load_1 = load float* %b_M_real_19_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1811 'load' 'b_M_real_19_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_158 : Operation 1812 [2/2] (1.23ns)   --->   "%b_M_imag_19_load_1 = load float* %b_M_imag_19_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1812 'load' 'b_M_imag_19_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 159 <SV = 158> <Delay = 6.43>
ST_159 : Operation 1813 [3/4] (6.43ns)   --->   "%p_val_assign_149 = fadd float %p_val_assign_147, %p_val_assign_145" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 1813 'fadd' 'p_val_assign_149' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 1814 [3/4] (6.43ns)   --->   "%p_val_assign_150 = fadd float %p_val_assign_148, %p_val_assign_146" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 1814 'fadd' 'p_val_assign_150' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 1815 [3/4] (6.43ns)   --->   "%p_val_assign_151 = fsub float %ac_37, %bd_37" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1815 'fsub' 'p_val_assign_151' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 1816 [3/4] (6.43ns)   --->   "%p_val_assign_152 = fadd float %bc_37, %ad_37" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1816 'fadd' 'p_val_assign_152' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 1817 [1/2] (1.23ns)   --->   "%a_M_real19_load_1 = load float* %a_M_real19_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1817 'load' 'a_M_real19_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_159 : Operation 1818 [1/2] (1.23ns)   --->   "%a_M_imag50_load_1 = load float* %a_M_imag50_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1818 'load' 'a_M_imag50_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_159 : Operation 1819 [1/2] (1.23ns)   --->   "%b_M_real_19_load_1 = load float* %b_M_real_19_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1819 'load' 'b_M_real_19_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_159 : Operation 1820 [1/2] (1.23ns)   --->   "%b_M_imag_19_load_1 = load float* %b_M_imag_19_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1820 'load' 'b_M_imag_19_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 160 <SV = 159> <Delay = 8.41>
ST_160 : Operation 1821 [2/4] (6.43ns)   --->   "%p_val_assign_149 = fadd float %p_val_assign_147, %p_val_assign_145" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 1821 'fadd' 'p_val_assign_149' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_160 : Operation 1822 [2/4] (6.43ns)   --->   "%p_val_assign_150 = fadd float %p_val_assign_148, %p_val_assign_146" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 1822 'fadd' 'p_val_assign_150' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_160 : Operation 1823 [2/4] (6.43ns)   --->   "%p_val_assign_151 = fsub float %ac_37, %bd_37" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1823 'fsub' 'p_val_assign_151' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_160 : Operation 1824 [2/4] (6.43ns)   --->   "%p_val_assign_152 = fadd float %bc_37, %ad_37" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1824 'fadd' 'p_val_assign_152' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_160 : Operation 1825 [2/2] (8.41ns)   --->   "%ac_38 = fmul float %a_M_real19_load_1, %a_M_imag50_load_1" [dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1825 'fmul' 'ac_38' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_160 : Operation 1826 [2/2] (8.41ns)   --->   "%ad_38 = fmul float %a_M_real19_load_1, %b_M_imag_19_load_1" [dmm_64x4096/matmult_top.cpp:18->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1826 'fmul' 'ad_38' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_160 : Operation 1827 [2/2] (8.41ns)   --->   "%bd_38 = fmul float %a_M_imag50_load_1, %b_M_imag_19_load_1" [dmm_64x4096/matmult_top.cpp:20->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1827 'fmul' 'bd_38' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_160 : Operation 1828 [2/2] (8.41ns)   --->   "%bc_38 = fmul float %a_M_imag50_load_1, %b_M_real_19_load_1" [dmm_64x4096/matmult_top.cpp:21->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1828 'fmul' 'bc_38' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 161 <SV = 160> <Delay = 8.41>
ST_161 : Operation 1829 [1/4] (6.43ns)   --->   "%p_val_assign_149 = fadd float %p_val_assign_147, %p_val_assign_145" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 1829 'fadd' 'p_val_assign_149' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_161 : Operation 1830 [1/4] (6.43ns)   --->   "%p_val_assign_150 = fadd float %p_val_assign_148, %p_val_assign_146" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 1830 'fadd' 'p_val_assign_150' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_161 : Operation 1831 [1/4] (6.43ns)   --->   "%p_val_assign_151 = fsub float %ac_37, %bd_37" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1831 'fsub' 'p_val_assign_151' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_161 : Operation 1832 [1/4] (6.43ns)   --->   "%p_val_assign_152 = fadd float %bc_37, %ad_37" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1832 'fadd' 'p_val_assign_152' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_161 : Operation 1833 [1/2] (8.41ns)   --->   "%ac_38 = fmul float %a_M_real19_load_1, %a_M_imag50_load_1" [dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1833 'fmul' 'ac_38' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_161 : Operation 1834 [1/2] (8.41ns)   --->   "%ad_38 = fmul float %a_M_real19_load_1, %b_M_imag_19_load_1" [dmm_64x4096/matmult_top.cpp:18->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1834 'fmul' 'ad_38' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_161 : Operation 1835 [1/2] (8.41ns)   --->   "%bd_38 = fmul float %a_M_imag50_load_1, %b_M_imag_19_load_1" [dmm_64x4096/matmult_top.cpp:20->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1835 'fmul' 'bd_38' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_161 : Operation 1836 [1/2] (8.41ns)   --->   "%bc_38 = fmul float %a_M_imag50_load_1, %b_M_real_19_load_1" [dmm_64x4096/matmult_top.cpp:21->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1836 'fmul' 'bc_38' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 162 <SV = 161> <Delay = 6.43>
ST_162 : Operation 1837 [1/1] (0.00ns)   --->   "%a_M_real20_addr = getelementptr [32 x float]* %a_M_real20, i64 0, i64 %zext_ln45_1" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1837 'getelementptr' 'a_M_real20_addr' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 1838 [1/1] (0.00ns)   --->   "%a_M_imag51_addr = getelementptr [32 x float]* %a_M_imag51, i64 0, i64 %zext_ln45_1" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1838 'getelementptr' 'a_M_imag51_addr' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 1839 [1/1] (0.00ns)   --->   "%b_M_real_20_addr = getelementptr [32 x float]* %b_M_real_20, i64 0, i64 %zext_ln45" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1839 'getelementptr' 'b_M_real_20_addr' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 1840 [1/1] (0.00ns)   --->   "%b_M_imag_20_addr = getelementptr [32 x float]* %b_M_imag_20, i64 0, i64 %zext_ln45" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1840 'getelementptr' 'b_M_imag_20_addr' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 1841 [4/4] (6.43ns)   --->   "%p_val_assign_153 = fadd float %p_val_assign_151, %p_val_assign_149" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 1841 'fadd' 'p_val_assign_153' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 1842 [4/4] (6.43ns)   --->   "%p_val_assign_154 = fadd float %p_val_assign_152, %p_val_assign_150" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 1842 'fadd' 'p_val_assign_154' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 1843 [4/4] (6.43ns)   --->   "%p_val_assign_155 = fsub float %ac_38, %bd_38" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1843 'fsub' 'p_val_assign_155' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 1844 [4/4] (6.43ns)   --->   "%p_val_assign_156 = fadd float %bc_38, %ad_38" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1844 'fadd' 'p_val_assign_156' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 1845 [2/2] (1.23ns)   --->   "%a_M_real20_load = load float* %a_M_real20_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1845 'load' 'a_M_real20_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_162 : Operation 1846 [2/2] (1.23ns)   --->   "%a_M_imag51_load = load float* %a_M_imag51_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1846 'load' 'a_M_imag51_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_162 : Operation 1847 [2/2] (1.23ns)   --->   "%b_M_real_20_load = load float* %b_M_real_20_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1847 'load' 'b_M_real_20_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_162 : Operation 1848 [2/2] (1.23ns)   --->   "%b_M_imag_20_load = load float* %b_M_imag_20_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1848 'load' 'b_M_imag_20_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 163 <SV = 162> <Delay = 6.43>
ST_163 : Operation 1849 [3/4] (6.43ns)   --->   "%p_val_assign_153 = fadd float %p_val_assign_151, %p_val_assign_149" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 1849 'fadd' 'p_val_assign_153' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_163 : Operation 1850 [3/4] (6.43ns)   --->   "%p_val_assign_154 = fadd float %p_val_assign_152, %p_val_assign_150" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 1850 'fadd' 'p_val_assign_154' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_163 : Operation 1851 [3/4] (6.43ns)   --->   "%p_val_assign_155 = fsub float %ac_38, %bd_38" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1851 'fsub' 'p_val_assign_155' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_163 : Operation 1852 [3/4] (6.43ns)   --->   "%p_val_assign_156 = fadd float %bc_38, %ad_38" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1852 'fadd' 'p_val_assign_156' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_163 : Operation 1853 [1/2] (1.23ns)   --->   "%a_M_real20_load = load float* %a_M_real20_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1853 'load' 'a_M_real20_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_163 : Operation 1854 [1/2] (1.23ns)   --->   "%a_M_imag51_load = load float* %a_M_imag51_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1854 'load' 'a_M_imag51_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_163 : Operation 1855 [1/2] (1.23ns)   --->   "%b_M_real_20_load = load float* %b_M_real_20_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1855 'load' 'b_M_real_20_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_163 : Operation 1856 [1/2] (1.23ns)   --->   "%b_M_imag_20_load = load float* %b_M_imag_20_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1856 'load' 'b_M_imag_20_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 164 <SV = 163> <Delay = 8.41>
ST_164 : Operation 1857 [2/4] (6.43ns)   --->   "%p_val_assign_153 = fadd float %p_val_assign_151, %p_val_assign_149" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 1857 'fadd' 'p_val_assign_153' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_164 : Operation 1858 [2/4] (6.43ns)   --->   "%p_val_assign_154 = fadd float %p_val_assign_152, %p_val_assign_150" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 1858 'fadd' 'p_val_assign_154' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_164 : Operation 1859 [2/4] (6.43ns)   --->   "%p_val_assign_155 = fsub float %ac_38, %bd_38" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1859 'fsub' 'p_val_assign_155' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_164 : Operation 1860 [2/4] (6.43ns)   --->   "%p_val_assign_156 = fadd float %bc_38, %ad_38" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1860 'fadd' 'p_val_assign_156' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_164 : Operation 1861 [2/2] (8.41ns)   --->   "%ac_39 = fmul float %a_M_real20_load, %a_M_imag51_load" [dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1861 'fmul' 'ac_39' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_164 : Operation 1862 [2/2] (8.41ns)   --->   "%ad_39 = fmul float %a_M_real20_load, %b_M_imag_20_load" [dmm_64x4096/matmult_top.cpp:18->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1862 'fmul' 'ad_39' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_164 : Operation 1863 [2/2] (8.41ns)   --->   "%bd_39 = fmul float %a_M_imag51_load, %b_M_imag_20_load" [dmm_64x4096/matmult_top.cpp:20->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1863 'fmul' 'bd_39' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_164 : Operation 1864 [2/2] (8.41ns)   --->   "%bc_39 = fmul float %a_M_imag51_load, %b_M_real_20_load" [dmm_64x4096/matmult_top.cpp:21->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1864 'fmul' 'bc_39' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 165 <SV = 164> <Delay = 8.41>
ST_165 : Operation 1865 [1/4] (6.43ns)   --->   "%p_val_assign_153 = fadd float %p_val_assign_151, %p_val_assign_149" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 1865 'fadd' 'p_val_assign_153' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_165 : Operation 1866 [1/4] (6.43ns)   --->   "%p_val_assign_154 = fadd float %p_val_assign_152, %p_val_assign_150" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 1866 'fadd' 'p_val_assign_154' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_165 : Operation 1867 [1/4] (6.43ns)   --->   "%p_val_assign_155 = fsub float %ac_38, %bd_38" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1867 'fsub' 'p_val_assign_155' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_165 : Operation 1868 [1/4] (6.43ns)   --->   "%p_val_assign_156 = fadd float %bc_38, %ad_38" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1868 'fadd' 'p_val_assign_156' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_165 : Operation 1869 [1/2] (8.41ns)   --->   "%ac_39 = fmul float %a_M_real20_load, %a_M_imag51_load" [dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1869 'fmul' 'ac_39' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_165 : Operation 1870 [1/2] (8.41ns)   --->   "%ad_39 = fmul float %a_M_real20_load, %b_M_imag_20_load" [dmm_64x4096/matmult_top.cpp:18->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1870 'fmul' 'ad_39' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_165 : Operation 1871 [1/2] (8.41ns)   --->   "%bd_39 = fmul float %a_M_imag51_load, %b_M_imag_20_load" [dmm_64x4096/matmult_top.cpp:20->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1871 'fmul' 'bd_39' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_165 : Operation 1872 [1/2] (8.41ns)   --->   "%bc_39 = fmul float %a_M_imag51_load, %b_M_real_20_load" [dmm_64x4096/matmult_top.cpp:21->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1872 'fmul' 'bc_39' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 166 <SV = 165> <Delay = 6.43>
ST_166 : Operation 1873 [1/1] (0.00ns)   --->   "%a_M_real20_addr_1 = getelementptr [32 x float]* %a_M_real20, i64 0, i64 %tmp_2" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1873 'getelementptr' 'a_M_real20_addr_1' <Predicate = true> <Delay = 0.00>
ST_166 : Operation 1874 [1/1] (0.00ns)   --->   "%a_M_imag51_addr_1 = getelementptr [32 x float]* %a_M_imag51, i64 0, i64 %tmp_2" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1874 'getelementptr' 'a_M_imag51_addr_1' <Predicate = true> <Delay = 0.00>
ST_166 : Operation 1875 [1/1] (0.00ns)   --->   "%b_M_real_20_addr_1 = getelementptr [32 x float]* %b_M_real_20, i64 0, i64 %zext_ln45_2" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1875 'getelementptr' 'b_M_real_20_addr_1' <Predicate = true> <Delay = 0.00>
ST_166 : Operation 1876 [1/1] (0.00ns)   --->   "%b_M_imag_20_addr_1 = getelementptr [32 x float]* %b_M_imag_20, i64 0, i64 %zext_ln45_2" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1876 'getelementptr' 'b_M_imag_20_addr_1' <Predicate = true> <Delay = 0.00>
ST_166 : Operation 1877 [4/4] (6.43ns)   --->   "%p_val_assign_157 = fadd float %p_val_assign_155, %p_val_assign_153" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 1877 'fadd' 'p_val_assign_157' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_166 : Operation 1878 [4/4] (6.43ns)   --->   "%p_val_assign_158 = fadd float %p_val_assign_156, %p_val_assign_154" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 1878 'fadd' 'p_val_assign_158' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_166 : Operation 1879 [4/4] (6.43ns)   --->   "%p_val_assign_159 = fsub float %ac_39, %bd_39" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1879 'fsub' 'p_val_assign_159' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_166 : Operation 1880 [4/4] (6.43ns)   --->   "%p_val_assign_160 = fadd float %bc_39, %ad_39" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1880 'fadd' 'p_val_assign_160' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_166 : Operation 1881 [2/2] (1.23ns)   --->   "%a_M_real20_load_1 = load float* %a_M_real20_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1881 'load' 'a_M_real20_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_166 : Operation 1882 [2/2] (1.23ns)   --->   "%a_M_imag51_load_1 = load float* %a_M_imag51_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1882 'load' 'a_M_imag51_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_166 : Operation 1883 [2/2] (1.23ns)   --->   "%b_M_real_20_load_1 = load float* %b_M_real_20_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1883 'load' 'b_M_real_20_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_166 : Operation 1884 [2/2] (1.23ns)   --->   "%b_M_imag_20_load_1 = load float* %b_M_imag_20_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1884 'load' 'b_M_imag_20_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 167 <SV = 166> <Delay = 6.43>
ST_167 : Operation 1885 [3/4] (6.43ns)   --->   "%p_val_assign_157 = fadd float %p_val_assign_155, %p_val_assign_153" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 1885 'fadd' 'p_val_assign_157' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_167 : Operation 1886 [3/4] (6.43ns)   --->   "%p_val_assign_158 = fadd float %p_val_assign_156, %p_val_assign_154" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 1886 'fadd' 'p_val_assign_158' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_167 : Operation 1887 [3/4] (6.43ns)   --->   "%p_val_assign_159 = fsub float %ac_39, %bd_39" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1887 'fsub' 'p_val_assign_159' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_167 : Operation 1888 [3/4] (6.43ns)   --->   "%p_val_assign_160 = fadd float %bc_39, %ad_39" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1888 'fadd' 'p_val_assign_160' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_167 : Operation 1889 [1/2] (1.23ns)   --->   "%a_M_real20_load_1 = load float* %a_M_real20_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1889 'load' 'a_M_real20_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_167 : Operation 1890 [1/2] (1.23ns)   --->   "%a_M_imag51_load_1 = load float* %a_M_imag51_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1890 'load' 'a_M_imag51_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_167 : Operation 1891 [1/2] (1.23ns)   --->   "%b_M_real_20_load_1 = load float* %b_M_real_20_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1891 'load' 'b_M_real_20_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_167 : Operation 1892 [1/2] (1.23ns)   --->   "%b_M_imag_20_load_1 = load float* %b_M_imag_20_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1892 'load' 'b_M_imag_20_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 168 <SV = 167> <Delay = 8.41>
ST_168 : Operation 1893 [2/4] (6.43ns)   --->   "%p_val_assign_157 = fadd float %p_val_assign_155, %p_val_assign_153" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 1893 'fadd' 'p_val_assign_157' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_168 : Operation 1894 [2/4] (6.43ns)   --->   "%p_val_assign_158 = fadd float %p_val_assign_156, %p_val_assign_154" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 1894 'fadd' 'p_val_assign_158' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_168 : Operation 1895 [2/4] (6.43ns)   --->   "%p_val_assign_159 = fsub float %ac_39, %bd_39" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1895 'fsub' 'p_val_assign_159' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_168 : Operation 1896 [2/4] (6.43ns)   --->   "%p_val_assign_160 = fadd float %bc_39, %ad_39" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1896 'fadd' 'p_val_assign_160' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_168 : Operation 1897 [2/2] (8.41ns)   --->   "%ac_40 = fmul float %a_M_real20_load_1, %a_M_imag51_load_1" [dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1897 'fmul' 'ac_40' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_168 : Operation 1898 [2/2] (8.41ns)   --->   "%ad_40 = fmul float %a_M_real20_load_1, %b_M_imag_20_load_1" [dmm_64x4096/matmult_top.cpp:18->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1898 'fmul' 'ad_40' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_168 : Operation 1899 [2/2] (8.41ns)   --->   "%bd_40 = fmul float %a_M_imag51_load_1, %b_M_imag_20_load_1" [dmm_64x4096/matmult_top.cpp:20->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1899 'fmul' 'bd_40' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_168 : Operation 1900 [2/2] (8.41ns)   --->   "%bc_40 = fmul float %a_M_imag51_load_1, %b_M_real_20_load_1" [dmm_64x4096/matmult_top.cpp:21->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1900 'fmul' 'bc_40' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 169 <SV = 168> <Delay = 8.41>
ST_169 : Operation 1901 [1/4] (6.43ns)   --->   "%p_val_assign_157 = fadd float %p_val_assign_155, %p_val_assign_153" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 1901 'fadd' 'p_val_assign_157' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_169 : Operation 1902 [1/4] (6.43ns)   --->   "%p_val_assign_158 = fadd float %p_val_assign_156, %p_val_assign_154" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 1902 'fadd' 'p_val_assign_158' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_169 : Operation 1903 [1/4] (6.43ns)   --->   "%p_val_assign_159 = fsub float %ac_39, %bd_39" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1903 'fsub' 'p_val_assign_159' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_169 : Operation 1904 [1/4] (6.43ns)   --->   "%p_val_assign_160 = fadd float %bc_39, %ad_39" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1904 'fadd' 'p_val_assign_160' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_169 : Operation 1905 [1/2] (8.41ns)   --->   "%ac_40 = fmul float %a_M_real20_load_1, %a_M_imag51_load_1" [dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1905 'fmul' 'ac_40' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_169 : Operation 1906 [1/2] (8.41ns)   --->   "%ad_40 = fmul float %a_M_real20_load_1, %b_M_imag_20_load_1" [dmm_64x4096/matmult_top.cpp:18->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1906 'fmul' 'ad_40' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_169 : Operation 1907 [1/2] (8.41ns)   --->   "%bd_40 = fmul float %a_M_imag51_load_1, %b_M_imag_20_load_1" [dmm_64x4096/matmult_top.cpp:20->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1907 'fmul' 'bd_40' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_169 : Operation 1908 [1/2] (8.41ns)   --->   "%bc_40 = fmul float %a_M_imag51_load_1, %b_M_real_20_load_1" [dmm_64x4096/matmult_top.cpp:21->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1908 'fmul' 'bc_40' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 170 <SV = 169> <Delay = 6.43>
ST_170 : Operation 1909 [1/1] (0.00ns)   --->   "%a_M_real21_addr = getelementptr [32 x float]* %a_M_real21, i64 0, i64 %zext_ln45_1" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1909 'getelementptr' 'a_M_real21_addr' <Predicate = true> <Delay = 0.00>
ST_170 : Operation 1910 [1/1] (0.00ns)   --->   "%a_M_imag52_addr = getelementptr [32 x float]* %a_M_imag52, i64 0, i64 %zext_ln45_1" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1910 'getelementptr' 'a_M_imag52_addr' <Predicate = true> <Delay = 0.00>
ST_170 : Operation 1911 [1/1] (0.00ns)   --->   "%b_M_real_21_addr = getelementptr [32 x float]* %b_M_real_21, i64 0, i64 %zext_ln45" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1911 'getelementptr' 'b_M_real_21_addr' <Predicate = true> <Delay = 0.00>
ST_170 : Operation 1912 [1/1] (0.00ns)   --->   "%b_M_imag_21_addr = getelementptr [32 x float]* %b_M_imag_21, i64 0, i64 %zext_ln45" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1912 'getelementptr' 'b_M_imag_21_addr' <Predicate = true> <Delay = 0.00>
ST_170 : Operation 1913 [4/4] (6.43ns)   --->   "%p_val_assign_161 = fadd float %p_val_assign_159, %p_val_assign_157" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 1913 'fadd' 'p_val_assign_161' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_170 : Operation 1914 [4/4] (6.43ns)   --->   "%p_val_assign_162 = fadd float %p_val_assign_160, %p_val_assign_158" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 1914 'fadd' 'p_val_assign_162' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_170 : Operation 1915 [4/4] (6.43ns)   --->   "%p_val_assign_163 = fsub float %ac_40, %bd_40" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1915 'fsub' 'p_val_assign_163' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_170 : Operation 1916 [4/4] (6.43ns)   --->   "%p_val_assign_164 = fadd float %bc_40, %ad_40" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1916 'fadd' 'p_val_assign_164' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_170 : Operation 1917 [2/2] (1.23ns)   --->   "%a_M_real21_load = load float* %a_M_real21_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1917 'load' 'a_M_real21_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_170 : Operation 1918 [2/2] (1.23ns)   --->   "%a_M_imag52_load = load float* %a_M_imag52_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1918 'load' 'a_M_imag52_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_170 : Operation 1919 [2/2] (1.23ns)   --->   "%b_M_real_21_load = load float* %b_M_real_21_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1919 'load' 'b_M_real_21_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_170 : Operation 1920 [2/2] (1.23ns)   --->   "%b_M_imag_21_load = load float* %b_M_imag_21_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1920 'load' 'b_M_imag_21_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 171 <SV = 170> <Delay = 6.43>
ST_171 : Operation 1921 [3/4] (6.43ns)   --->   "%p_val_assign_161 = fadd float %p_val_assign_159, %p_val_assign_157" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 1921 'fadd' 'p_val_assign_161' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 1922 [3/4] (6.43ns)   --->   "%p_val_assign_162 = fadd float %p_val_assign_160, %p_val_assign_158" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 1922 'fadd' 'p_val_assign_162' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 1923 [3/4] (6.43ns)   --->   "%p_val_assign_163 = fsub float %ac_40, %bd_40" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1923 'fsub' 'p_val_assign_163' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 1924 [3/4] (6.43ns)   --->   "%p_val_assign_164 = fadd float %bc_40, %ad_40" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1924 'fadd' 'p_val_assign_164' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 1925 [1/2] (1.23ns)   --->   "%a_M_real21_load = load float* %a_M_real21_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1925 'load' 'a_M_real21_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_171 : Operation 1926 [1/2] (1.23ns)   --->   "%a_M_imag52_load = load float* %a_M_imag52_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1926 'load' 'a_M_imag52_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_171 : Operation 1927 [1/2] (1.23ns)   --->   "%b_M_real_21_load = load float* %b_M_real_21_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1927 'load' 'b_M_real_21_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_171 : Operation 1928 [1/2] (1.23ns)   --->   "%b_M_imag_21_load = load float* %b_M_imag_21_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1928 'load' 'b_M_imag_21_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 172 <SV = 171> <Delay = 8.41>
ST_172 : Operation 1929 [2/4] (6.43ns)   --->   "%p_val_assign_161 = fadd float %p_val_assign_159, %p_val_assign_157" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 1929 'fadd' 'p_val_assign_161' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_172 : Operation 1930 [2/4] (6.43ns)   --->   "%p_val_assign_162 = fadd float %p_val_assign_160, %p_val_assign_158" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 1930 'fadd' 'p_val_assign_162' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_172 : Operation 1931 [2/4] (6.43ns)   --->   "%p_val_assign_163 = fsub float %ac_40, %bd_40" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1931 'fsub' 'p_val_assign_163' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_172 : Operation 1932 [2/4] (6.43ns)   --->   "%p_val_assign_164 = fadd float %bc_40, %ad_40" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1932 'fadd' 'p_val_assign_164' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_172 : Operation 1933 [2/2] (8.41ns)   --->   "%ac_41 = fmul float %a_M_real21_load, %a_M_imag52_load" [dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1933 'fmul' 'ac_41' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_172 : Operation 1934 [2/2] (8.41ns)   --->   "%ad_41 = fmul float %a_M_real21_load, %b_M_imag_21_load" [dmm_64x4096/matmult_top.cpp:18->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1934 'fmul' 'ad_41' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_172 : Operation 1935 [2/2] (8.41ns)   --->   "%bd_41 = fmul float %a_M_imag52_load, %b_M_imag_21_load" [dmm_64x4096/matmult_top.cpp:20->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1935 'fmul' 'bd_41' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_172 : Operation 1936 [2/2] (8.41ns)   --->   "%bc_41 = fmul float %a_M_imag52_load, %b_M_real_21_load" [dmm_64x4096/matmult_top.cpp:21->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1936 'fmul' 'bc_41' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 173 <SV = 172> <Delay = 8.41>
ST_173 : Operation 1937 [1/4] (6.43ns)   --->   "%p_val_assign_161 = fadd float %p_val_assign_159, %p_val_assign_157" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 1937 'fadd' 'p_val_assign_161' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_173 : Operation 1938 [1/4] (6.43ns)   --->   "%p_val_assign_162 = fadd float %p_val_assign_160, %p_val_assign_158" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 1938 'fadd' 'p_val_assign_162' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_173 : Operation 1939 [1/4] (6.43ns)   --->   "%p_val_assign_163 = fsub float %ac_40, %bd_40" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1939 'fsub' 'p_val_assign_163' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_173 : Operation 1940 [1/4] (6.43ns)   --->   "%p_val_assign_164 = fadd float %bc_40, %ad_40" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1940 'fadd' 'p_val_assign_164' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_173 : Operation 1941 [1/2] (8.41ns)   --->   "%ac_41 = fmul float %a_M_real21_load, %a_M_imag52_load" [dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1941 'fmul' 'ac_41' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_173 : Operation 1942 [1/2] (8.41ns)   --->   "%ad_41 = fmul float %a_M_real21_load, %b_M_imag_21_load" [dmm_64x4096/matmult_top.cpp:18->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1942 'fmul' 'ad_41' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_173 : Operation 1943 [1/2] (8.41ns)   --->   "%bd_41 = fmul float %a_M_imag52_load, %b_M_imag_21_load" [dmm_64x4096/matmult_top.cpp:20->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1943 'fmul' 'bd_41' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_173 : Operation 1944 [1/2] (8.41ns)   --->   "%bc_41 = fmul float %a_M_imag52_load, %b_M_real_21_load" [dmm_64x4096/matmult_top.cpp:21->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1944 'fmul' 'bc_41' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 174 <SV = 173> <Delay = 6.43>
ST_174 : Operation 1945 [1/1] (0.00ns)   --->   "%a_M_real21_addr_1 = getelementptr [32 x float]* %a_M_real21, i64 0, i64 %tmp_2" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1945 'getelementptr' 'a_M_real21_addr_1' <Predicate = true> <Delay = 0.00>
ST_174 : Operation 1946 [1/1] (0.00ns)   --->   "%a_M_imag52_addr_1 = getelementptr [32 x float]* %a_M_imag52, i64 0, i64 %tmp_2" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1946 'getelementptr' 'a_M_imag52_addr_1' <Predicate = true> <Delay = 0.00>
ST_174 : Operation 1947 [1/1] (0.00ns)   --->   "%b_M_real_21_addr_1 = getelementptr [32 x float]* %b_M_real_21, i64 0, i64 %zext_ln45_2" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1947 'getelementptr' 'b_M_real_21_addr_1' <Predicate = true> <Delay = 0.00>
ST_174 : Operation 1948 [1/1] (0.00ns)   --->   "%b_M_imag_21_addr_1 = getelementptr [32 x float]* %b_M_imag_21, i64 0, i64 %zext_ln45_2" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1948 'getelementptr' 'b_M_imag_21_addr_1' <Predicate = true> <Delay = 0.00>
ST_174 : Operation 1949 [4/4] (6.43ns)   --->   "%p_val_assign_165 = fadd float %p_val_assign_163, %p_val_assign_161" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 1949 'fadd' 'p_val_assign_165' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_174 : Operation 1950 [4/4] (6.43ns)   --->   "%p_val_assign_166 = fadd float %p_val_assign_164, %p_val_assign_162" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 1950 'fadd' 'p_val_assign_166' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_174 : Operation 1951 [4/4] (6.43ns)   --->   "%p_val_assign_167 = fsub float %ac_41, %bd_41" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1951 'fsub' 'p_val_assign_167' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_174 : Operation 1952 [4/4] (6.43ns)   --->   "%p_val_assign_168 = fadd float %bc_41, %ad_41" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1952 'fadd' 'p_val_assign_168' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_174 : Operation 1953 [2/2] (1.23ns)   --->   "%a_M_real21_load_1 = load float* %a_M_real21_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1953 'load' 'a_M_real21_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_174 : Operation 1954 [2/2] (1.23ns)   --->   "%a_M_imag52_load_1 = load float* %a_M_imag52_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1954 'load' 'a_M_imag52_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_174 : Operation 1955 [2/2] (1.23ns)   --->   "%b_M_real_21_load_1 = load float* %b_M_real_21_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1955 'load' 'b_M_real_21_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_174 : Operation 1956 [2/2] (1.23ns)   --->   "%b_M_imag_21_load_1 = load float* %b_M_imag_21_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1956 'load' 'b_M_imag_21_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 175 <SV = 174> <Delay = 6.43>
ST_175 : Operation 1957 [3/4] (6.43ns)   --->   "%p_val_assign_165 = fadd float %p_val_assign_163, %p_val_assign_161" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 1957 'fadd' 'p_val_assign_165' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_175 : Operation 1958 [3/4] (6.43ns)   --->   "%p_val_assign_166 = fadd float %p_val_assign_164, %p_val_assign_162" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 1958 'fadd' 'p_val_assign_166' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_175 : Operation 1959 [3/4] (6.43ns)   --->   "%p_val_assign_167 = fsub float %ac_41, %bd_41" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1959 'fsub' 'p_val_assign_167' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_175 : Operation 1960 [3/4] (6.43ns)   --->   "%p_val_assign_168 = fadd float %bc_41, %ad_41" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1960 'fadd' 'p_val_assign_168' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_175 : Operation 1961 [1/2] (1.23ns)   --->   "%a_M_real21_load_1 = load float* %a_M_real21_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1961 'load' 'a_M_real21_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_175 : Operation 1962 [1/2] (1.23ns)   --->   "%a_M_imag52_load_1 = load float* %a_M_imag52_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1962 'load' 'a_M_imag52_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_175 : Operation 1963 [1/2] (1.23ns)   --->   "%b_M_real_21_load_1 = load float* %b_M_real_21_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1963 'load' 'b_M_real_21_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_175 : Operation 1964 [1/2] (1.23ns)   --->   "%b_M_imag_21_load_1 = load float* %b_M_imag_21_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1964 'load' 'b_M_imag_21_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 176 <SV = 175> <Delay = 8.41>
ST_176 : Operation 1965 [2/4] (6.43ns)   --->   "%p_val_assign_165 = fadd float %p_val_assign_163, %p_val_assign_161" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 1965 'fadd' 'p_val_assign_165' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_176 : Operation 1966 [2/4] (6.43ns)   --->   "%p_val_assign_166 = fadd float %p_val_assign_164, %p_val_assign_162" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 1966 'fadd' 'p_val_assign_166' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_176 : Operation 1967 [2/4] (6.43ns)   --->   "%p_val_assign_167 = fsub float %ac_41, %bd_41" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1967 'fsub' 'p_val_assign_167' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_176 : Operation 1968 [2/4] (6.43ns)   --->   "%p_val_assign_168 = fadd float %bc_41, %ad_41" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1968 'fadd' 'p_val_assign_168' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_176 : Operation 1969 [2/2] (8.41ns)   --->   "%ac_42 = fmul float %a_M_real21_load_1, %a_M_imag52_load_1" [dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1969 'fmul' 'ac_42' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_176 : Operation 1970 [2/2] (8.41ns)   --->   "%ad_42 = fmul float %a_M_real21_load_1, %b_M_imag_21_load_1" [dmm_64x4096/matmult_top.cpp:18->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1970 'fmul' 'ad_42' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_176 : Operation 1971 [2/2] (8.41ns)   --->   "%bd_42 = fmul float %a_M_imag52_load_1, %b_M_imag_21_load_1" [dmm_64x4096/matmult_top.cpp:20->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1971 'fmul' 'bd_42' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_176 : Operation 1972 [2/2] (8.41ns)   --->   "%bc_42 = fmul float %a_M_imag52_load_1, %b_M_real_21_load_1" [dmm_64x4096/matmult_top.cpp:21->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1972 'fmul' 'bc_42' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 177 <SV = 176> <Delay = 8.41>
ST_177 : Operation 1973 [1/4] (6.43ns)   --->   "%p_val_assign_165 = fadd float %p_val_assign_163, %p_val_assign_161" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 1973 'fadd' 'p_val_assign_165' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_177 : Operation 1974 [1/4] (6.43ns)   --->   "%p_val_assign_166 = fadd float %p_val_assign_164, %p_val_assign_162" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 1974 'fadd' 'p_val_assign_166' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_177 : Operation 1975 [1/4] (6.43ns)   --->   "%p_val_assign_167 = fsub float %ac_41, %bd_41" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1975 'fsub' 'p_val_assign_167' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_177 : Operation 1976 [1/4] (6.43ns)   --->   "%p_val_assign_168 = fadd float %bc_41, %ad_41" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1976 'fadd' 'p_val_assign_168' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_177 : Operation 1977 [1/2] (8.41ns)   --->   "%ac_42 = fmul float %a_M_real21_load_1, %a_M_imag52_load_1" [dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1977 'fmul' 'ac_42' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_177 : Operation 1978 [1/2] (8.41ns)   --->   "%ad_42 = fmul float %a_M_real21_load_1, %b_M_imag_21_load_1" [dmm_64x4096/matmult_top.cpp:18->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1978 'fmul' 'ad_42' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_177 : Operation 1979 [1/2] (8.41ns)   --->   "%bd_42 = fmul float %a_M_imag52_load_1, %b_M_imag_21_load_1" [dmm_64x4096/matmult_top.cpp:20->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1979 'fmul' 'bd_42' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_177 : Operation 1980 [1/2] (8.41ns)   --->   "%bc_42 = fmul float %a_M_imag52_load_1, %b_M_real_21_load_1" [dmm_64x4096/matmult_top.cpp:21->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1980 'fmul' 'bc_42' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 178 <SV = 177> <Delay = 6.43>
ST_178 : Operation 1981 [1/1] (0.00ns)   --->   "%a_M_real22_addr = getelementptr [32 x float]* %a_M_real22, i64 0, i64 %zext_ln45_1" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1981 'getelementptr' 'a_M_real22_addr' <Predicate = true> <Delay = 0.00>
ST_178 : Operation 1982 [1/1] (0.00ns)   --->   "%a_M_imag53_addr = getelementptr [32 x float]* %a_M_imag53, i64 0, i64 %zext_ln45_1" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1982 'getelementptr' 'a_M_imag53_addr' <Predicate = true> <Delay = 0.00>
ST_178 : Operation 1983 [1/1] (0.00ns)   --->   "%b_M_real_22_addr = getelementptr [32 x float]* %b_M_real_22, i64 0, i64 %zext_ln45" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1983 'getelementptr' 'b_M_real_22_addr' <Predicate = true> <Delay = 0.00>
ST_178 : Operation 1984 [1/1] (0.00ns)   --->   "%b_M_imag_22_addr = getelementptr [32 x float]* %b_M_imag_22, i64 0, i64 %zext_ln45" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1984 'getelementptr' 'b_M_imag_22_addr' <Predicate = true> <Delay = 0.00>
ST_178 : Operation 1985 [4/4] (6.43ns)   --->   "%p_val_assign_169 = fadd float %p_val_assign_167, %p_val_assign_165" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 1985 'fadd' 'p_val_assign_169' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_178 : Operation 1986 [4/4] (6.43ns)   --->   "%p_val_assign_170 = fadd float %p_val_assign_168, %p_val_assign_166" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 1986 'fadd' 'p_val_assign_170' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_178 : Operation 1987 [4/4] (6.43ns)   --->   "%p_val_assign_171 = fsub float %ac_42, %bd_42" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1987 'fsub' 'p_val_assign_171' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_178 : Operation 1988 [4/4] (6.43ns)   --->   "%p_val_assign_172 = fadd float %bc_42, %ad_42" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1988 'fadd' 'p_val_assign_172' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_178 : Operation 1989 [2/2] (1.23ns)   --->   "%a_M_real22_load = load float* %a_M_real22_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1989 'load' 'a_M_real22_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_178 : Operation 1990 [2/2] (1.23ns)   --->   "%a_M_imag53_load = load float* %a_M_imag53_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1990 'load' 'a_M_imag53_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_178 : Operation 1991 [2/2] (1.23ns)   --->   "%b_M_real_22_load = load float* %b_M_real_22_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1991 'load' 'b_M_real_22_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_178 : Operation 1992 [2/2] (1.23ns)   --->   "%b_M_imag_22_load = load float* %b_M_imag_22_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1992 'load' 'b_M_imag_22_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 179 <SV = 178> <Delay = 6.43>
ST_179 : Operation 1993 [3/4] (6.43ns)   --->   "%p_val_assign_169 = fadd float %p_val_assign_167, %p_val_assign_165" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 1993 'fadd' 'p_val_assign_169' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_179 : Operation 1994 [3/4] (6.43ns)   --->   "%p_val_assign_170 = fadd float %p_val_assign_168, %p_val_assign_166" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 1994 'fadd' 'p_val_assign_170' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_179 : Operation 1995 [3/4] (6.43ns)   --->   "%p_val_assign_171 = fsub float %ac_42, %bd_42" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1995 'fsub' 'p_val_assign_171' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_179 : Operation 1996 [3/4] (6.43ns)   --->   "%p_val_assign_172 = fadd float %bc_42, %ad_42" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1996 'fadd' 'p_val_assign_172' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_179 : Operation 1997 [1/2] (1.23ns)   --->   "%a_M_real22_load = load float* %a_M_real22_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1997 'load' 'a_M_real22_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_179 : Operation 1998 [1/2] (1.23ns)   --->   "%a_M_imag53_load = load float* %a_M_imag53_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1998 'load' 'a_M_imag53_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_179 : Operation 1999 [1/2] (1.23ns)   --->   "%b_M_real_22_load = load float* %b_M_real_22_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 1999 'load' 'b_M_real_22_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_179 : Operation 2000 [1/2] (1.23ns)   --->   "%b_M_imag_22_load = load float* %b_M_imag_22_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2000 'load' 'b_M_imag_22_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 180 <SV = 179> <Delay = 8.41>
ST_180 : Operation 2001 [2/4] (6.43ns)   --->   "%p_val_assign_169 = fadd float %p_val_assign_167, %p_val_assign_165" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 2001 'fadd' 'p_val_assign_169' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_180 : Operation 2002 [2/4] (6.43ns)   --->   "%p_val_assign_170 = fadd float %p_val_assign_168, %p_val_assign_166" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 2002 'fadd' 'p_val_assign_170' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_180 : Operation 2003 [2/4] (6.43ns)   --->   "%p_val_assign_171 = fsub float %ac_42, %bd_42" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2003 'fsub' 'p_val_assign_171' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_180 : Operation 2004 [2/4] (6.43ns)   --->   "%p_val_assign_172 = fadd float %bc_42, %ad_42" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2004 'fadd' 'p_val_assign_172' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_180 : Operation 2005 [2/2] (8.41ns)   --->   "%ac_43 = fmul float %a_M_real22_load, %a_M_imag53_load" [dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2005 'fmul' 'ac_43' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_180 : Operation 2006 [2/2] (8.41ns)   --->   "%ad_43 = fmul float %a_M_real22_load, %b_M_imag_22_load" [dmm_64x4096/matmult_top.cpp:18->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2006 'fmul' 'ad_43' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_180 : Operation 2007 [2/2] (8.41ns)   --->   "%bd_43 = fmul float %a_M_imag53_load, %b_M_imag_22_load" [dmm_64x4096/matmult_top.cpp:20->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2007 'fmul' 'bd_43' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_180 : Operation 2008 [2/2] (8.41ns)   --->   "%bc_43 = fmul float %a_M_imag53_load, %b_M_real_22_load" [dmm_64x4096/matmult_top.cpp:21->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2008 'fmul' 'bc_43' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 181 <SV = 180> <Delay = 8.41>
ST_181 : Operation 2009 [1/4] (6.43ns)   --->   "%p_val_assign_169 = fadd float %p_val_assign_167, %p_val_assign_165" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 2009 'fadd' 'p_val_assign_169' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_181 : Operation 2010 [1/4] (6.43ns)   --->   "%p_val_assign_170 = fadd float %p_val_assign_168, %p_val_assign_166" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 2010 'fadd' 'p_val_assign_170' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_181 : Operation 2011 [1/4] (6.43ns)   --->   "%p_val_assign_171 = fsub float %ac_42, %bd_42" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2011 'fsub' 'p_val_assign_171' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_181 : Operation 2012 [1/4] (6.43ns)   --->   "%p_val_assign_172 = fadd float %bc_42, %ad_42" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2012 'fadd' 'p_val_assign_172' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_181 : Operation 2013 [1/2] (8.41ns)   --->   "%ac_43 = fmul float %a_M_real22_load, %a_M_imag53_load" [dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2013 'fmul' 'ac_43' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_181 : Operation 2014 [1/2] (8.41ns)   --->   "%ad_43 = fmul float %a_M_real22_load, %b_M_imag_22_load" [dmm_64x4096/matmult_top.cpp:18->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2014 'fmul' 'ad_43' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_181 : Operation 2015 [1/2] (8.41ns)   --->   "%bd_43 = fmul float %a_M_imag53_load, %b_M_imag_22_load" [dmm_64x4096/matmult_top.cpp:20->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2015 'fmul' 'bd_43' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_181 : Operation 2016 [1/2] (8.41ns)   --->   "%bc_43 = fmul float %a_M_imag53_load, %b_M_real_22_load" [dmm_64x4096/matmult_top.cpp:21->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2016 'fmul' 'bc_43' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 182 <SV = 181> <Delay = 6.43>
ST_182 : Operation 2017 [1/1] (0.00ns)   --->   "%a_M_real22_addr_1 = getelementptr [32 x float]* %a_M_real22, i64 0, i64 %tmp_2" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2017 'getelementptr' 'a_M_real22_addr_1' <Predicate = true> <Delay = 0.00>
ST_182 : Operation 2018 [1/1] (0.00ns)   --->   "%a_M_imag53_addr_1 = getelementptr [32 x float]* %a_M_imag53, i64 0, i64 %tmp_2" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2018 'getelementptr' 'a_M_imag53_addr_1' <Predicate = true> <Delay = 0.00>
ST_182 : Operation 2019 [1/1] (0.00ns)   --->   "%b_M_real_22_addr_1 = getelementptr [32 x float]* %b_M_real_22, i64 0, i64 %zext_ln45_2" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2019 'getelementptr' 'b_M_real_22_addr_1' <Predicate = true> <Delay = 0.00>
ST_182 : Operation 2020 [1/1] (0.00ns)   --->   "%b_M_imag_22_addr_1 = getelementptr [32 x float]* %b_M_imag_22, i64 0, i64 %zext_ln45_2" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2020 'getelementptr' 'b_M_imag_22_addr_1' <Predicate = true> <Delay = 0.00>
ST_182 : Operation 2021 [4/4] (6.43ns)   --->   "%p_val_assign_173 = fadd float %p_val_assign_171, %p_val_assign_169" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 2021 'fadd' 'p_val_assign_173' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_182 : Operation 2022 [4/4] (6.43ns)   --->   "%p_val_assign_174 = fadd float %p_val_assign_172, %p_val_assign_170" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 2022 'fadd' 'p_val_assign_174' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_182 : Operation 2023 [4/4] (6.43ns)   --->   "%p_val_assign_175 = fsub float %ac_43, %bd_43" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2023 'fsub' 'p_val_assign_175' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_182 : Operation 2024 [4/4] (6.43ns)   --->   "%p_val_assign_176 = fadd float %bc_43, %ad_43" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2024 'fadd' 'p_val_assign_176' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_182 : Operation 2025 [2/2] (1.23ns)   --->   "%a_M_real22_load_1 = load float* %a_M_real22_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2025 'load' 'a_M_real22_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_182 : Operation 2026 [2/2] (1.23ns)   --->   "%a_M_imag53_load_1 = load float* %a_M_imag53_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2026 'load' 'a_M_imag53_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_182 : Operation 2027 [2/2] (1.23ns)   --->   "%b_M_real_22_load_1 = load float* %b_M_real_22_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2027 'load' 'b_M_real_22_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_182 : Operation 2028 [2/2] (1.23ns)   --->   "%b_M_imag_22_load_1 = load float* %b_M_imag_22_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2028 'load' 'b_M_imag_22_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 183 <SV = 182> <Delay = 6.43>
ST_183 : Operation 2029 [3/4] (6.43ns)   --->   "%p_val_assign_173 = fadd float %p_val_assign_171, %p_val_assign_169" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 2029 'fadd' 'p_val_assign_173' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_183 : Operation 2030 [3/4] (6.43ns)   --->   "%p_val_assign_174 = fadd float %p_val_assign_172, %p_val_assign_170" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 2030 'fadd' 'p_val_assign_174' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_183 : Operation 2031 [3/4] (6.43ns)   --->   "%p_val_assign_175 = fsub float %ac_43, %bd_43" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2031 'fsub' 'p_val_assign_175' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_183 : Operation 2032 [3/4] (6.43ns)   --->   "%p_val_assign_176 = fadd float %bc_43, %ad_43" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2032 'fadd' 'p_val_assign_176' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_183 : Operation 2033 [1/2] (1.23ns)   --->   "%a_M_real22_load_1 = load float* %a_M_real22_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2033 'load' 'a_M_real22_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_183 : Operation 2034 [1/2] (1.23ns)   --->   "%a_M_imag53_load_1 = load float* %a_M_imag53_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2034 'load' 'a_M_imag53_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_183 : Operation 2035 [1/2] (1.23ns)   --->   "%b_M_real_22_load_1 = load float* %b_M_real_22_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2035 'load' 'b_M_real_22_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_183 : Operation 2036 [1/2] (1.23ns)   --->   "%b_M_imag_22_load_1 = load float* %b_M_imag_22_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2036 'load' 'b_M_imag_22_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 184 <SV = 183> <Delay = 8.41>
ST_184 : Operation 2037 [2/4] (6.43ns)   --->   "%p_val_assign_173 = fadd float %p_val_assign_171, %p_val_assign_169" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 2037 'fadd' 'p_val_assign_173' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_184 : Operation 2038 [2/4] (6.43ns)   --->   "%p_val_assign_174 = fadd float %p_val_assign_172, %p_val_assign_170" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 2038 'fadd' 'p_val_assign_174' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_184 : Operation 2039 [2/4] (6.43ns)   --->   "%p_val_assign_175 = fsub float %ac_43, %bd_43" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2039 'fsub' 'p_val_assign_175' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_184 : Operation 2040 [2/4] (6.43ns)   --->   "%p_val_assign_176 = fadd float %bc_43, %ad_43" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2040 'fadd' 'p_val_assign_176' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_184 : Operation 2041 [2/2] (8.41ns)   --->   "%ac_44 = fmul float %a_M_real22_load_1, %a_M_imag53_load_1" [dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2041 'fmul' 'ac_44' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_184 : Operation 2042 [2/2] (8.41ns)   --->   "%ad_44 = fmul float %a_M_real22_load_1, %b_M_imag_22_load_1" [dmm_64x4096/matmult_top.cpp:18->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2042 'fmul' 'ad_44' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_184 : Operation 2043 [2/2] (8.41ns)   --->   "%bd_44 = fmul float %a_M_imag53_load_1, %b_M_imag_22_load_1" [dmm_64x4096/matmult_top.cpp:20->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2043 'fmul' 'bd_44' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_184 : Operation 2044 [2/2] (8.41ns)   --->   "%bc_44 = fmul float %a_M_imag53_load_1, %b_M_real_22_load_1" [dmm_64x4096/matmult_top.cpp:21->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2044 'fmul' 'bc_44' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 185 <SV = 184> <Delay = 8.41>
ST_185 : Operation 2045 [1/4] (6.43ns)   --->   "%p_val_assign_173 = fadd float %p_val_assign_171, %p_val_assign_169" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 2045 'fadd' 'p_val_assign_173' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_185 : Operation 2046 [1/4] (6.43ns)   --->   "%p_val_assign_174 = fadd float %p_val_assign_172, %p_val_assign_170" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 2046 'fadd' 'p_val_assign_174' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_185 : Operation 2047 [1/4] (6.43ns)   --->   "%p_val_assign_175 = fsub float %ac_43, %bd_43" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2047 'fsub' 'p_val_assign_175' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_185 : Operation 2048 [1/4] (6.43ns)   --->   "%p_val_assign_176 = fadd float %bc_43, %ad_43" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2048 'fadd' 'p_val_assign_176' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_185 : Operation 2049 [1/2] (8.41ns)   --->   "%ac_44 = fmul float %a_M_real22_load_1, %a_M_imag53_load_1" [dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2049 'fmul' 'ac_44' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_185 : Operation 2050 [1/2] (8.41ns)   --->   "%ad_44 = fmul float %a_M_real22_load_1, %b_M_imag_22_load_1" [dmm_64x4096/matmult_top.cpp:18->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2050 'fmul' 'ad_44' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_185 : Operation 2051 [1/2] (8.41ns)   --->   "%bd_44 = fmul float %a_M_imag53_load_1, %b_M_imag_22_load_1" [dmm_64x4096/matmult_top.cpp:20->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2051 'fmul' 'bd_44' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_185 : Operation 2052 [1/2] (8.41ns)   --->   "%bc_44 = fmul float %a_M_imag53_load_1, %b_M_real_22_load_1" [dmm_64x4096/matmult_top.cpp:21->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2052 'fmul' 'bc_44' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 186 <SV = 185> <Delay = 6.43>
ST_186 : Operation 2053 [1/1] (0.00ns)   --->   "%a_M_real23_addr = getelementptr [32 x float]* %a_M_real23, i64 0, i64 %zext_ln45_1" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2053 'getelementptr' 'a_M_real23_addr' <Predicate = true> <Delay = 0.00>
ST_186 : Operation 2054 [1/1] (0.00ns)   --->   "%a_M_imag54_addr = getelementptr [32 x float]* %a_M_imag54, i64 0, i64 %zext_ln45_1" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2054 'getelementptr' 'a_M_imag54_addr' <Predicate = true> <Delay = 0.00>
ST_186 : Operation 2055 [1/1] (0.00ns)   --->   "%b_M_real_23_addr = getelementptr [32 x float]* %b_M_real_23, i64 0, i64 %zext_ln45" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2055 'getelementptr' 'b_M_real_23_addr' <Predicate = true> <Delay = 0.00>
ST_186 : Operation 2056 [1/1] (0.00ns)   --->   "%b_M_imag_23_addr = getelementptr [32 x float]* %b_M_imag_23, i64 0, i64 %zext_ln45" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2056 'getelementptr' 'b_M_imag_23_addr' <Predicate = true> <Delay = 0.00>
ST_186 : Operation 2057 [4/4] (6.43ns)   --->   "%p_val_assign_177 = fadd float %p_val_assign_175, %p_val_assign_173" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 2057 'fadd' 'p_val_assign_177' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_186 : Operation 2058 [4/4] (6.43ns)   --->   "%p_val_assign_178 = fadd float %p_val_assign_176, %p_val_assign_174" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 2058 'fadd' 'p_val_assign_178' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_186 : Operation 2059 [4/4] (6.43ns)   --->   "%p_val_assign_179 = fsub float %ac_44, %bd_44" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2059 'fsub' 'p_val_assign_179' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_186 : Operation 2060 [4/4] (6.43ns)   --->   "%p_val_assign_180 = fadd float %bc_44, %ad_44" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2060 'fadd' 'p_val_assign_180' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_186 : Operation 2061 [2/2] (1.23ns)   --->   "%a_M_real23_load = load float* %a_M_real23_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2061 'load' 'a_M_real23_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_186 : Operation 2062 [2/2] (1.23ns)   --->   "%a_M_imag54_load = load float* %a_M_imag54_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2062 'load' 'a_M_imag54_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_186 : Operation 2063 [2/2] (1.23ns)   --->   "%b_M_real_23_load = load float* %b_M_real_23_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2063 'load' 'b_M_real_23_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_186 : Operation 2064 [2/2] (1.23ns)   --->   "%b_M_imag_23_load = load float* %b_M_imag_23_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2064 'load' 'b_M_imag_23_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 187 <SV = 186> <Delay = 6.43>
ST_187 : Operation 2065 [3/4] (6.43ns)   --->   "%p_val_assign_177 = fadd float %p_val_assign_175, %p_val_assign_173" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 2065 'fadd' 'p_val_assign_177' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_187 : Operation 2066 [3/4] (6.43ns)   --->   "%p_val_assign_178 = fadd float %p_val_assign_176, %p_val_assign_174" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 2066 'fadd' 'p_val_assign_178' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_187 : Operation 2067 [3/4] (6.43ns)   --->   "%p_val_assign_179 = fsub float %ac_44, %bd_44" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2067 'fsub' 'p_val_assign_179' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_187 : Operation 2068 [3/4] (6.43ns)   --->   "%p_val_assign_180 = fadd float %bc_44, %ad_44" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2068 'fadd' 'p_val_assign_180' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_187 : Operation 2069 [1/2] (1.23ns)   --->   "%a_M_real23_load = load float* %a_M_real23_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2069 'load' 'a_M_real23_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_187 : Operation 2070 [1/2] (1.23ns)   --->   "%a_M_imag54_load = load float* %a_M_imag54_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2070 'load' 'a_M_imag54_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_187 : Operation 2071 [1/2] (1.23ns)   --->   "%b_M_real_23_load = load float* %b_M_real_23_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2071 'load' 'b_M_real_23_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_187 : Operation 2072 [1/2] (1.23ns)   --->   "%b_M_imag_23_load = load float* %b_M_imag_23_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2072 'load' 'b_M_imag_23_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 188 <SV = 187> <Delay = 8.41>
ST_188 : Operation 2073 [2/4] (6.43ns)   --->   "%p_val_assign_177 = fadd float %p_val_assign_175, %p_val_assign_173" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 2073 'fadd' 'p_val_assign_177' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_188 : Operation 2074 [2/4] (6.43ns)   --->   "%p_val_assign_178 = fadd float %p_val_assign_176, %p_val_assign_174" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 2074 'fadd' 'p_val_assign_178' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_188 : Operation 2075 [2/4] (6.43ns)   --->   "%p_val_assign_179 = fsub float %ac_44, %bd_44" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2075 'fsub' 'p_val_assign_179' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_188 : Operation 2076 [2/4] (6.43ns)   --->   "%p_val_assign_180 = fadd float %bc_44, %ad_44" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2076 'fadd' 'p_val_assign_180' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_188 : Operation 2077 [2/2] (8.41ns)   --->   "%ac_45 = fmul float %a_M_real23_load, %a_M_imag54_load" [dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2077 'fmul' 'ac_45' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_188 : Operation 2078 [2/2] (8.41ns)   --->   "%ad_45 = fmul float %a_M_real23_load, %b_M_imag_23_load" [dmm_64x4096/matmult_top.cpp:18->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2078 'fmul' 'ad_45' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_188 : Operation 2079 [2/2] (8.41ns)   --->   "%bd_45 = fmul float %a_M_imag54_load, %b_M_imag_23_load" [dmm_64x4096/matmult_top.cpp:20->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2079 'fmul' 'bd_45' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_188 : Operation 2080 [2/2] (8.41ns)   --->   "%bc_45 = fmul float %a_M_imag54_load, %b_M_real_23_load" [dmm_64x4096/matmult_top.cpp:21->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2080 'fmul' 'bc_45' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 189 <SV = 188> <Delay = 8.41>
ST_189 : Operation 2081 [1/4] (6.43ns)   --->   "%p_val_assign_177 = fadd float %p_val_assign_175, %p_val_assign_173" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 2081 'fadd' 'p_val_assign_177' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_189 : Operation 2082 [1/4] (6.43ns)   --->   "%p_val_assign_178 = fadd float %p_val_assign_176, %p_val_assign_174" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 2082 'fadd' 'p_val_assign_178' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_189 : Operation 2083 [1/4] (6.43ns)   --->   "%p_val_assign_179 = fsub float %ac_44, %bd_44" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2083 'fsub' 'p_val_assign_179' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_189 : Operation 2084 [1/4] (6.43ns)   --->   "%p_val_assign_180 = fadd float %bc_44, %ad_44" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2084 'fadd' 'p_val_assign_180' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_189 : Operation 2085 [1/2] (8.41ns)   --->   "%ac_45 = fmul float %a_M_real23_load, %a_M_imag54_load" [dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2085 'fmul' 'ac_45' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_189 : Operation 2086 [1/2] (8.41ns)   --->   "%ad_45 = fmul float %a_M_real23_load, %b_M_imag_23_load" [dmm_64x4096/matmult_top.cpp:18->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2086 'fmul' 'ad_45' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_189 : Operation 2087 [1/2] (8.41ns)   --->   "%bd_45 = fmul float %a_M_imag54_load, %b_M_imag_23_load" [dmm_64x4096/matmult_top.cpp:20->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2087 'fmul' 'bd_45' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_189 : Operation 2088 [1/2] (8.41ns)   --->   "%bc_45 = fmul float %a_M_imag54_load, %b_M_real_23_load" [dmm_64x4096/matmult_top.cpp:21->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2088 'fmul' 'bc_45' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 190 <SV = 189> <Delay = 6.43>
ST_190 : Operation 2089 [1/1] (0.00ns)   --->   "%a_M_real23_addr_1 = getelementptr [32 x float]* %a_M_real23, i64 0, i64 %tmp_2" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2089 'getelementptr' 'a_M_real23_addr_1' <Predicate = true> <Delay = 0.00>
ST_190 : Operation 2090 [1/1] (0.00ns)   --->   "%a_M_imag54_addr_1 = getelementptr [32 x float]* %a_M_imag54, i64 0, i64 %tmp_2" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2090 'getelementptr' 'a_M_imag54_addr_1' <Predicate = true> <Delay = 0.00>
ST_190 : Operation 2091 [1/1] (0.00ns)   --->   "%b_M_real_23_addr_1 = getelementptr [32 x float]* %b_M_real_23, i64 0, i64 %zext_ln45_2" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2091 'getelementptr' 'b_M_real_23_addr_1' <Predicate = true> <Delay = 0.00>
ST_190 : Operation 2092 [1/1] (0.00ns)   --->   "%b_M_imag_23_addr_1 = getelementptr [32 x float]* %b_M_imag_23, i64 0, i64 %zext_ln45_2" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2092 'getelementptr' 'b_M_imag_23_addr_1' <Predicate = true> <Delay = 0.00>
ST_190 : Operation 2093 [4/4] (6.43ns)   --->   "%p_val_assign_181 = fadd float %p_val_assign_179, %p_val_assign_177" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 2093 'fadd' 'p_val_assign_181' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_190 : Operation 2094 [4/4] (6.43ns)   --->   "%p_val_assign_182 = fadd float %p_val_assign_180, %p_val_assign_178" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 2094 'fadd' 'p_val_assign_182' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_190 : Operation 2095 [4/4] (6.43ns)   --->   "%p_val_assign_183 = fsub float %ac_45, %bd_45" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2095 'fsub' 'p_val_assign_183' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_190 : Operation 2096 [4/4] (6.43ns)   --->   "%p_val_assign_184 = fadd float %bc_45, %ad_45" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2096 'fadd' 'p_val_assign_184' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_190 : Operation 2097 [2/2] (1.23ns)   --->   "%a_M_real23_load_1 = load float* %a_M_real23_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2097 'load' 'a_M_real23_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_190 : Operation 2098 [2/2] (1.23ns)   --->   "%a_M_imag54_load_1 = load float* %a_M_imag54_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2098 'load' 'a_M_imag54_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_190 : Operation 2099 [2/2] (1.23ns)   --->   "%b_M_real_23_load_1 = load float* %b_M_real_23_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2099 'load' 'b_M_real_23_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_190 : Operation 2100 [2/2] (1.23ns)   --->   "%b_M_imag_23_load_1 = load float* %b_M_imag_23_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2100 'load' 'b_M_imag_23_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 191 <SV = 190> <Delay = 6.43>
ST_191 : Operation 2101 [3/4] (6.43ns)   --->   "%p_val_assign_181 = fadd float %p_val_assign_179, %p_val_assign_177" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 2101 'fadd' 'p_val_assign_181' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_191 : Operation 2102 [3/4] (6.43ns)   --->   "%p_val_assign_182 = fadd float %p_val_assign_180, %p_val_assign_178" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 2102 'fadd' 'p_val_assign_182' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_191 : Operation 2103 [3/4] (6.43ns)   --->   "%p_val_assign_183 = fsub float %ac_45, %bd_45" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2103 'fsub' 'p_val_assign_183' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_191 : Operation 2104 [3/4] (6.43ns)   --->   "%p_val_assign_184 = fadd float %bc_45, %ad_45" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2104 'fadd' 'p_val_assign_184' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_191 : Operation 2105 [1/2] (1.23ns)   --->   "%a_M_real23_load_1 = load float* %a_M_real23_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2105 'load' 'a_M_real23_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_191 : Operation 2106 [1/2] (1.23ns)   --->   "%a_M_imag54_load_1 = load float* %a_M_imag54_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2106 'load' 'a_M_imag54_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_191 : Operation 2107 [1/2] (1.23ns)   --->   "%b_M_real_23_load_1 = load float* %b_M_real_23_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2107 'load' 'b_M_real_23_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_191 : Operation 2108 [1/2] (1.23ns)   --->   "%b_M_imag_23_load_1 = load float* %b_M_imag_23_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2108 'load' 'b_M_imag_23_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 192 <SV = 191> <Delay = 8.41>
ST_192 : Operation 2109 [2/4] (6.43ns)   --->   "%p_val_assign_181 = fadd float %p_val_assign_179, %p_val_assign_177" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 2109 'fadd' 'p_val_assign_181' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_192 : Operation 2110 [2/4] (6.43ns)   --->   "%p_val_assign_182 = fadd float %p_val_assign_180, %p_val_assign_178" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 2110 'fadd' 'p_val_assign_182' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_192 : Operation 2111 [2/4] (6.43ns)   --->   "%p_val_assign_183 = fsub float %ac_45, %bd_45" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2111 'fsub' 'p_val_assign_183' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_192 : Operation 2112 [2/4] (6.43ns)   --->   "%p_val_assign_184 = fadd float %bc_45, %ad_45" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2112 'fadd' 'p_val_assign_184' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_192 : Operation 2113 [2/2] (8.41ns)   --->   "%ac_46 = fmul float %a_M_real23_load_1, %a_M_imag54_load_1" [dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2113 'fmul' 'ac_46' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_192 : Operation 2114 [2/2] (8.41ns)   --->   "%ad_46 = fmul float %a_M_real23_load_1, %b_M_imag_23_load_1" [dmm_64x4096/matmult_top.cpp:18->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2114 'fmul' 'ad_46' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_192 : Operation 2115 [2/2] (8.41ns)   --->   "%bd_46 = fmul float %a_M_imag54_load_1, %b_M_imag_23_load_1" [dmm_64x4096/matmult_top.cpp:20->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2115 'fmul' 'bd_46' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_192 : Operation 2116 [2/2] (8.41ns)   --->   "%bc_46 = fmul float %a_M_imag54_load_1, %b_M_real_23_load_1" [dmm_64x4096/matmult_top.cpp:21->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2116 'fmul' 'bc_46' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 193 <SV = 192> <Delay = 8.41>
ST_193 : Operation 2117 [1/4] (6.43ns)   --->   "%p_val_assign_181 = fadd float %p_val_assign_179, %p_val_assign_177" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 2117 'fadd' 'p_val_assign_181' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_193 : Operation 2118 [1/4] (6.43ns)   --->   "%p_val_assign_182 = fadd float %p_val_assign_180, %p_val_assign_178" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 2118 'fadd' 'p_val_assign_182' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_193 : Operation 2119 [1/4] (6.43ns)   --->   "%p_val_assign_183 = fsub float %ac_45, %bd_45" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2119 'fsub' 'p_val_assign_183' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_193 : Operation 2120 [1/4] (6.43ns)   --->   "%p_val_assign_184 = fadd float %bc_45, %ad_45" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2120 'fadd' 'p_val_assign_184' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_193 : Operation 2121 [1/2] (8.41ns)   --->   "%ac_46 = fmul float %a_M_real23_load_1, %a_M_imag54_load_1" [dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2121 'fmul' 'ac_46' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_193 : Operation 2122 [1/2] (8.41ns)   --->   "%ad_46 = fmul float %a_M_real23_load_1, %b_M_imag_23_load_1" [dmm_64x4096/matmult_top.cpp:18->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2122 'fmul' 'ad_46' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_193 : Operation 2123 [1/2] (8.41ns)   --->   "%bd_46 = fmul float %a_M_imag54_load_1, %b_M_imag_23_load_1" [dmm_64x4096/matmult_top.cpp:20->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2123 'fmul' 'bd_46' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_193 : Operation 2124 [1/2] (8.41ns)   --->   "%bc_46 = fmul float %a_M_imag54_load_1, %b_M_real_23_load_1" [dmm_64x4096/matmult_top.cpp:21->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2124 'fmul' 'bc_46' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 194 <SV = 193> <Delay = 6.43>
ST_194 : Operation 2125 [1/1] (0.00ns)   --->   "%a_M_real24_addr = getelementptr [32 x float]* %a_M_real24, i64 0, i64 %zext_ln45_1" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2125 'getelementptr' 'a_M_real24_addr' <Predicate = true> <Delay = 0.00>
ST_194 : Operation 2126 [1/1] (0.00ns)   --->   "%a_M_imag55_addr = getelementptr [32 x float]* %a_M_imag55, i64 0, i64 %zext_ln45_1" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2126 'getelementptr' 'a_M_imag55_addr' <Predicate = true> <Delay = 0.00>
ST_194 : Operation 2127 [1/1] (0.00ns)   --->   "%b_M_real_24_addr = getelementptr [32 x float]* %b_M_real_24, i64 0, i64 %zext_ln45" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2127 'getelementptr' 'b_M_real_24_addr' <Predicate = true> <Delay = 0.00>
ST_194 : Operation 2128 [1/1] (0.00ns)   --->   "%b_M_imag_24_addr = getelementptr [32 x float]* %b_M_imag_24, i64 0, i64 %zext_ln45" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2128 'getelementptr' 'b_M_imag_24_addr' <Predicate = true> <Delay = 0.00>
ST_194 : Operation 2129 [4/4] (6.43ns)   --->   "%p_val_assign_185 = fadd float %p_val_assign_183, %p_val_assign_181" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 2129 'fadd' 'p_val_assign_185' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_194 : Operation 2130 [4/4] (6.43ns)   --->   "%p_val_assign_186 = fadd float %p_val_assign_184, %p_val_assign_182" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 2130 'fadd' 'p_val_assign_186' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_194 : Operation 2131 [4/4] (6.43ns)   --->   "%p_val_assign_187 = fsub float %ac_46, %bd_46" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2131 'fsub' 'p_val_assign_187' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_194 : Operation 2132 [4/4] (6.43ns)   --->   "%p_val_assign_188 = fadd float %bc_46, %ad_46" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2132 'fadd' 'p_val_assign_188' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_194 : Operation 2133 [2/2] (1.23ns)   --->   "%a_M_real24_load = load float* %a_M_real24_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2133 'load' 'a_M_real24_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_194 : Operation 2134 [2/2] (1.23ns)   --->   "%a_M_imag55_load = load float* %a_M_imag55_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2134 'load' 'a_M_imag55_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_194 : Operation 2135 [2/2] (1.23ns)   --->   "%b_M_real_24_load = load float* %b_M_real_24_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2135 'load' 'b_M_real_24_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_194 : Operation 2136 [2/2] (1.23ns)   --->   "%b_M_imag_24_load = load float* %b_M_imag_24_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2136 'load' 'b_M_imag_24_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 195 <SV = 194> <Delay = 6.43>
ST_195 : Operation 2137 [3/4] (6.43ns)   --->   "%p_val_assign_185 = fadd float %p_val_assign_183, %p_val_assign_181" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 2137 'fadd' 'p_val_assign_185' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_195 : Operation 2138 [3/4] (6.43ns)   --->   "%p_val_assign_186 = fadd float %p_val_assign_184, %p_val_assign_182" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 2138 'fadd' 'p_val_assign_186' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_195 : Operation 2139 [3/4] (6.43ns)   --->   "%p_val_assign_187 = fsub float %ac_46, %bd_46" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2139 'fsub' 'p_val_assign_187' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_195 : Operation 2140 [3/4] (6.43ns)   --->   "%p_val_assign_188 = fadd float %bc_46, %ad_46" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2140 'fadd' 'p_val_assign_188' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_195 : Operation 2141 [1/2] (1.23ns)   --->   "%a_M_real24_load = load float* %a_M_real24_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2141 'load' 'a_M_real24_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_195 : Operation 2142 [1/2] (1.23ns)   --->   "%a_M_imag55_load = load float* %a_M_imag55_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2142 'load' 'a_M_imag55_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_195 : Operation 2143 [1/2] (1.23ns)   --->   "%b_M_real_24_load = load float* %b_M_real_24_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2143 'load' 'b_M_real_24_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_195 : Operation 2144 [1/2] (1.23ns)   --->   "%b_M_imag_24_load = load float* %b_M_imag_24_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2144 'load' 'b_M_imag_24_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 196 <SV = 195> <Delay = 8.41>
ST_196 : Operation 2145 [2/4] (6.43ns)   --->   "%p_val_assign_185 = fadd float %p_val_assign_183, %p_val_assign_181" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 2145 'fadd' 'p_val_assign_185' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_196 : Operation 2146 [2/4] (6.43ns)   --->   "%p_val_assign_186 = fadd float %p_val_assign_184, %p_val_assign_182" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 2146 'fadd' 'p_val_assign_186' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_196 : Operation 2147 [2/4] (6.43ns)   --->   "%p_val_assign_187 = fsub float %ac_46, %bd_46" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2147 'fsub' 'p_val_assign_187' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_196 : Operation 2148 [2/4] (6.43ns)   --->   "%p_val_assign_188 = fadd float %bc_46, %ad_46" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2148 'fadd' 'p_val_assign_188' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_196 : Operation 2149 [2/2] (8.41ns)   --->   "%ac_47 = fmul float %a_M_real24_load, %a_M_imag55_load" [dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2149 'fmul' 'ac_47' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_196 : Operation 2150 [2/2] (8.41ns)   --->   "%ad_47 = fmul float %a_M_real24_load, %b_M_imag_24_load" [dmm_64x4096/matmult_top.cpp:18->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2150 'fmul' 'ad_47' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_196 : Operation 2151 [2/2] (8.41ns)   --->   "%bd_47 = fmul float %a_M_imag55_load, %b_M_imag_24_load" [dmm_64x4096/matmult_top.cpp:20->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2151 'fmul' 'bd_47' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_196 : Operation 2152 [2/2] (8.41ns)   --->   "%bc_47 = fmul float %a_M_imag55_load, %b_M_real_24_load" [dmm_64x4096/matmult_top.cpp:21->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2152 'fmul' 'bc_47' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 197 <SV = 196> <Delay = 8.41>
ST_197 : Operation 2153 [1/4] (6.43ns)   --->   "%p_val_assign_185 = fadd float %p_val_assign_183, %p_val_assign_181" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 2153 'fadd' 'p_val_assign_185' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_197 : Operation 2154 [1/4] (6.43ns)   --->   "%p_val_assign_186 = fadd float %p_val_assign_184, %p_val_assign_182" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 2154 'fadd' 'p_val_assign_186' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_197 : Operation 2155 [1/4] (6.43ns)   --->   "%p_val_assign_187 = fsub float %ac_46, %bd_46" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2155 'fsub' 'p_val_assign_187' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_197 : Operation 2156 [1/4] (6.43ns)   --->   "%p_val_assign_188 = fadd float %bc_46, %ad_46" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2156 'fadd' 'p_val_assign_188' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_197 : Operation 2157 [1/2] (8.41ns)   --->   "%ac_47 = fmul float %a_M_real24_load, %a_M_imag55_load" [dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2157 'fmul' 'ac_47' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_197 : Operation 2158 [1/2] (8.41ns)   --->   "%ad_47 = fmul float %a_M_real24_load, %b_M_imag_24_load" [dmm_64x4096/matmult_top.cpp:18->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2158 'fmul' 'ad_47' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_197 : Operation 2159 [1/2] (8.41ns)   --->   "%bd_47 = fmul float %a_M_imag55_load, %b_M_imag_24_load" [dmm_64x4096/matmult_top.cpp:20->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2159 'fmul' 'bd_47' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_197 : Operation 2160 [1/2] (8.41ns)   --->   "%bc_47 = fmul float %a_M_imag55_load, %b_M_real_24_load" [dmm_64x4096/matmult_top.cpp:21->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2160 'fmul' 'bc_47' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 198 <SV = 197> <Delay = 6.43>
ST_198 : Operation 2161 [1/1] (0.00ns)   --->   "%a_M_real24_addr_1 = getelementptr [32 x float]* %a_M_real24, i64 0, i64 %tmp_2" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2161 'getelementptr' 'a_M_real24_addr_1' <Predicate = true> <Delay = 0.00>
ST_198 : Operation 2162 [1/1] (0.00ns)   --->   "%a_M_imag55_addr_1 = getelementptr [32 x float]* %a_M_imag55, i64 0, i64 %tmp_2" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2162 'getelementptr' 'a_M_imag55_addr_1' <Predicate = true> <Delay = 0.00>
ST_198 : Operation 2163 [1/1] (0.00ns)   --->   "%b_M_real_24_addr_1 = getelementptr [32 x float]* %b_M_real_24, i64 0, i64 %zext_ln45_2" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2163 'getelementptr' 'b_M_real_24_addr_1' <Predicate = true> <Delay = 0.00>
ST_198 : Operation 2164 [1/1] (0.00ns)   --->   "%b_M_imag_24_addr_1 = getelementptr [32 x float]* %b_M_imag_24, i64 0, i64 %zext_ln45_2" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2164 'getelementptr' 'b_M_imag_24_addr_1' <Predicate = true> <Delay = 0.00>
ST_198 : Operation 2165 [4/4] (6.43ns)   --->   "%p_val_assign_189 = fadd float %p_val_assign_187, %p_val_assign_185" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 2165 'fadd' 'p_val_assign_189' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_198 : Operation 2166 [4/4] (6.43ns)   --->   "%p_val_assign_190 = fadd float %p_val_assign_188, %p_val_assign_186" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 2166 'fadd' 'p_val_assign_190' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_198 : Operation 2167 [4/4] (6.43ns)   --->   "%p_val_assign_191 = fsub float %ac_47, %bd_47" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2167 'fsub' 'p_val_assign_191' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_198 : Operation 2168 [4/4] (6.43ns)   --->   "%p_val_assign_192 = fadd float %bc_47, %ad_47" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2168 'fadd' 'p_val_assign_192' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_198 : Operation 2169 [2/2] (1.23ns)   --->   "%a_M_real24_load_1 = load float* %a_M_real24_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2169 'load' 'a_M_real24_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_198 : Operation 2170 [2/2] (1.23ns)   --->   "%a_M_imag55_load_1 = load float* %a_M_imag55_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2170 'load' 'a_M_imag55_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_198 : Operation 2171 [2/2] (1.23ns)   --->   "%b_M_real_24_load_1 = load float* %b_M_real_24_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2171 'load' 'b_M_real_24_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_198 : Operation 2172 [2/2] (1.23ns)   --->   "%b_M_imag_24_load_1 = load float* %b_M_imag_24_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2172 'load' 'b_M_imag_24_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 199 <SV = 198> <Delay = 6.43>
ST_199 : Operation 2173 [3/4] (6.43ns)   --->   "%p_val_assign_189 = fadd float %p_val_assign_187, %p_val_assign_185" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 2173 'fadd' 'p_val_assign_189' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_199 : Operation 2174 [3/4] (6.43ns)   --->   "%p_val_assign_190 = fadd float %p_val_assign_188, %p_val_assign_186" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 2174 'fadd' 'p_val_assign_190' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_199 : Operation 2175 [3/4] (6.43ns)   --->   "%p_val_assign_191 = fsub float %ac_47, %bd_47" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2175 'fsub' 'p_val_assign_191' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_199 : Operation 2176 [3/4] (6.43ns)   --->   "%p_val_assign_192 = fadd float %bc_47, %ad_47" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2176 'fadd' 'p_val_assign_192' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_199 : Operation 2177 [1/2] (1.23ns)   --->   "%a_M_real24_load_1 = load float* %a_M_real24_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2177 'load' 'a_M_real24_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_199 : Operation 2178 [1/2] (1.23ns)   --->   "%a_M_imag55_load_1 = load float* %a_M_imag55_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2178 'load' 'a_M_imag55_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_199 : Operation 2179 [1/2] (1.23ns)   --->   "%b_M_real_24_load_1 = load float* %b_M_real_24_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2179 'load' 'b_M_real_24_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_199 : Operation 2180 [1/2] (1.23ns)   --->   "%b_M_imag_24_load_1 = load float* %b_M_imag_24_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2180 'load' 'b_M_imag_24_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 200 <SV = 199> <Delay = 8.41>
ST_200 : Operation 2181 [2/4] (6.43ns)   --->   "%p_val_assign_189 = fadd float %p_val_assign_187, %p_val_assign_185" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 2181 'fadd' 'p_val_assign_189' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_200 : Operation 2182 [2/4] (6.43ns)   --->   "%p_val_assign_190 = fadd float %p_val_assign_188, %p_val_assign_186" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 2182 'fadd' 'p_val_assign_190' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_200 : Operation 2183 [2/4] (6.43ns)   --->   "%p_val_assign_191 = fsub float %ac_47, %bd_47" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2183 'fsub' 'p_val_assign_191' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_200 : Operation 2184 [2/4] (6.43ns)   --->   "%p_val_assign_192 = fadd float %bc_47, %ad_47" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2184 'fadd' 'p_val_assign_192' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_200 : Operation 2185 [2/2] (8.41ns)   --->   "%ac_48 = fmul float %a_M_real24_load_1, %a_M_imag55_load_1" [dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2185 'fmul' 'ac_48' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_200 : Operation 2186 [2/2] (8.41ns)   --->   "%ad_48 = fmul float %a_M_real24_load_1, %b_M_imag_24_load_1" [dmm_64x4096/matmult_top.cpp:18->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2186 'fmul' 'ad_48' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_200 : Operation 2187 [2/2] (8.41ns)   --->   "%bd_48 = fmul float %a_M_imag55_load_1, %b_M_imag_24_load_1" [dmm_64x4096/matmult_top.cpp:20->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2187 'fmul' 'bd_48' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_200 : Operation 2188 [2/2] (8.41ns)   --->   "%bc_48 = fmul float %a_M_imag55_load_1, %b_M_real_24_load_1" [dmm_64x4096/matmult_top.cpp:21->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2188 'fmul' 'bc_48' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 201 <SV = 200> <Delay = 8.41>
ST_201 : Operation 2189 [1/4] (6.43ns)   --->   "%p_val_assign_189 = fadd float %p_val_assign_187, %p_val_assign_185" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 2189 'fadd' 'p_val_assign_189' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_201 : Operation 2190 [1/4] (6.43ns)   --->   "%p_val_assign_190 = fadd float %p_val_assign_188, %p_val_assign_186" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 2190 'fadd' 'p_val_assign_190' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_201 : Operation 2191 [1/4] (6.43ns)   --->   "%p_val_assign_191 = fsub float %ac_47, %bd_47" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2191 'fsub' 'p_val_assign_191' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_201 : Operation 2192 [1/4] (6.43ns)   --->   "%p_val_assign_192 = fadd float %bc_47, %ad_47" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2192 'fadd' 'p_val_assign_192' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_201 : Operation 2193 [1/2] (8.41ns)   --->   "%ac_48 = fmul float %a_M_real24_load_1, %a_M_imag55_load_1" [dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2193 'fmul' 'ac_48' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_201 : Operation 2194 [1/2] (8.41ns)   --->   "%ad_48 = fmul float %a_M_real24_load_1, %b_M_imag_24_load_1" [dmm_64x4096/matmult_top.cpp:18->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2194 'fmul' 'ad_48' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_201 : Operation 2195 [1/2] (8.41ns)   --->   "%bd_48 = fmul float %a_M_imag55_load_1, %b_M_imag_24_load_1" [dmm_64x4096/matmult_top.cpp:20->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2195 'fmul' 'bd_48' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_201 : Operation 2196 [1/2] (8.41ns)   --->   "%bc_48 = fmul float %a_M_imag55_load_1, %b_M_real_24_load_1" [dmm_64x4096/matmult_top.cpp:21->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2196 'fmul' 'bc_48' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 202 <SV = 201> <Delay = 6.43>
ST_202 : Operation 2197 [1/1] (0.00ns)   --->   "%a_M_real25_addr = getelementptr [32 x float]* %a_M_real25, i64 0, i64 %zext_ln45_1" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2197 'getelementptr' 'a_M_real25_addr' <Predicate = true> <Delay = 0.00>
ST_202 : Operation 2198 [1/1] (0.00ns)   --->   "%a_M_imag56_addr = getelementptr [32 x float]* %a_M_imag56, i64 0, i64 %zext_ln45_1" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2198 'getelementptr' 'a_M_imag56_addr' <Predicate = true> <Delay = 0.00>
ST_202 : Operation 2199 [1/1] (0.00ns)   --->   "%b_M_real_25_addr = getelementptr [32 x float]* %b_M_real_25, i64 0, i64 %zext_ln45" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2199 'getelementptr' 'b_M_real_25_addr' <Predicate = true> <Delay = 0.00>
ST_202 : Operation 2200 [1/1] (0.00ns)   --->   "%b_M_imag_25_addr = getelementptr [32 x float]* %b_M_imag_25, i64 0, i64 %zext_ln45" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2200 'getelementptr' 'b_M_imag_25_addr' <Predicate = true> <Delay = 0.00>
ST_202 : Operation 2201 [4/4] (6.43ns)   --->   "%p_val_assign_193 = fadd float %p_val_assign_191, %p_val_assign_189" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 2201 'fadd' 'p_val_assign_193' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_202 : Operation 2202 [4/4] (6.43ns)   --->   "%p_val_assign_194 = fadd float %p_val_assign_192, %p_val_assign_190" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 2202 'fadd' 'p_val_assign_194' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_202 : Operation 2203 [4/4] (6.43ns)   --->   "%p_val_assign_195 = fsub float %ac_48, %bd_48" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2203 'fsub' 'p_val_assign_195' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_202 : Operation 2204 [4/4] (6.43ns)   --->   "%p_val_assign_196 = fadd float %bc_48, %ad_48" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2204 'fadd' 'p_val_assign_196' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_202 : Operation 2205 [2/2] (1.23ns)   --->   "%a_M_real25_load = load float* %a_M_real25_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2205 'load' 'a_M_real25_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_202 : Operation 2206 [2/2] (1.23ns)   --->   "%a_M_imag56_load = load float* %a_M_imag56_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2206 'load' 'a_M_imag56_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_202 : Operation 2207 [2/2] (1.23ns)   --->   "%b_M_real_25_load = load float* %b_M_real_25_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2207 'load' 'b_M_real_25_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_202 : Operation 2208 [2/2] (1.23ns)   --->   "%b_M_imag_25_load = load float* %b_M_imag_25_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2208 'load' 'b_M_imag_25_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 203 <SV = 202> <Delay = 6.43>
ST_203 : Operation 2209 [3/4] (6.43ns)   --->   "%p_val_assign_193 = fadd float %p_val_assign_191, %p_val_assign_189" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 2209 'fadd' 'p_val_assign_193' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_203 : Operation 2210 [3/4] (6.43ns)   --->   "%p_val_assign_194 = fadd float %p_val_assign_192, %p_val_assign_190" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 2210 'fadd' 'p_val_assign_194' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_203 : Operation 2211 [3/4] (6.43ns)   --->   "%p_val_assign_195 = fsub float %ac_48, %bd_48" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2211 'fsub' 'p_val_assign_195' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_203 : Operation 2212 [3/4] (6.43ns)   --->   "%p_val_assign_196 = fadd float %bc_48, %ad_48" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2212 'fadd' 'p_val_assign_196' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_203 : Operation 2213 [1/2] (1.23ns)   --->   "%a_M_real25_load = load float* %a_M_real25_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2213 'load' 'a_M_real25_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_203 : Operation 2214 [1/2] (1.23ns)   --->   "%a_M_imag56_load = load float* %a_M_imag56_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2214 'load' 'a_M_imag56_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_203 : Operation 2215 [1/2] (1.23ns)   --->   "%b_M_real_25_load = load float* %b_M_real_25_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2215 'load' 'b_M_real_25_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_203 : Operation 2216 [1/2] (1.23ns)   --->   "%b_M_imag_25_load = load float* %b_M_imag_25_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2216 'load' 'b_M_imag_25_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 204 <SV = 203> <Delay = 8.41>
ST_204 : Operation 2217 [2/4] (6.43ns)   --->   "%p_val_assign_193 = fadd float %p_val_assign_191, %p_val_assign_189" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 2217 'fadd' 'p_val_assign_193' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_204 : Operation 2218 [2/4] (6.43ns)   --->   "%p_val_assign_194 = fadd float %p_val_assign_192, %p_val_assign_190" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 2218 'fadd' 'p_val_assign_194' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_204 : Operation 2219 [2/4] (6.43ns)   --->   "%p_val_assign_195 = fsub float %ac_48, %bd_48" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2219 'fsub' 'p_val_assign_195' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_204 : Operation 2220 [2/4] (6.43ns)   --->   "%p_val_assign_196 = fadd float %bc_48, %ad_48" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2220 'fadd' 'p_val_assign_196' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_204 : Operation 2221 [2/2] (8.41ns)   --->   "%ac_49 = fmul float %a_M_real25_load, %a_M_imag56_load" [dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2221 'fmul' 'ac_49' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_204 : Operation 2222 [2/2] (8.41ns)   --->   "%ad_49 = fmul float %a_M_real25_load, %b_M_imag_25_load" [dmm_64x4096/matmult_top.cpp:18->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2222 'fmul' 'ad_49' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_204 : Operation 2223 [2/2] (8.41ns)   --->   "%bd_49 = fmul float %a_M_imag56_load, %b_M_imag_25_load" [dmm_64x4096/matmult_top.cpp:20->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2223 'fmul' 'bd_49' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_204 : Operation 2224 [2/2] (8.41ns)   --->   "%bc_49 = fmul float %a_M_imag56_load, %b_M_real_25_load" [dmm_64x4096/matmult_top.cpp:21->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2224 'fmul' 'bc_49' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 205 <SV = 204> <Delay = 8.41>
ST_205 : Operation 2225 [1/4] (6.43ns)   --->   "%p_val_assign_193 = fadd float %p_val_assign_191, %p_val_assign_189" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 2225 'fadd' 'p_val_assign_193' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_205 : Operation 2226 [1/4] (6.43ns)   --->   "%p_val_assign_194 = fadd float %p_val_assign_192, %p_val_assign_190" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 2226 'fadd' 'p_val_assign_194' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_205 : Operation 2227 [1/4] (6.43ns)   --->   "%p_val_assign_195 = fsub float %ac_48, %bd_48" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2227 'fsub' 'p_val_assign_195' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_205 : Operation 2228 [1/4] (6.43ns)   --->   "%p_val_assign_196 = fadd float %bc_48, %ad_48" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2228 'fadd' 'p_val_assign_196' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_205 : Operation 2229 [1/2] (8.41ns)   --->   "%ac_49 = fmul float %a_M_real25_load, %a_M_imag56_load" [dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2229 'fmul' 'ac_49' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_205 : Operation 2230 [1/2] (8.41ns)   --->   "%ad_49 = fmul float %a_M_real25_load, %b_M_imag_25_load" [dmm_64x4096/matmult_top.cpp:18->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2230 'fmul' 'ad_49' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_205 : Operation 2231 [1/2] (8.41ns)   --->   "%bd_49 = fmul float %a_M_imag56_load, %b_M_imag_25_load" [dmm_64x4096/matmult_top.cpp:20->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2231 'fmul' 'bd_49' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_205 : Operation 2232 [1/2] (8.41ns)   --->   "%bc_49 = fmul float %a_M_imag56_load, %b_M_real_25_load" [dmm_64x4096/matmult_top.cpp:21->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2232 'fmul' 'bc_49' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 206 <SV = 205> <Delay = 6.43>
ST_206 : Operation 2233 [1/1] (0.00ns)   --->   "%a_M_real25_addr_1 = getelementptr [32 x float]* %a_M_real25, i64 0, i64 %tmp_2" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2233 'getelementptr' 'a_M_real25_addr_1' <Predicate = true> <Delay = 0.00>
ST_206 : Operation 2234 [1/1] (0.00ns)   --->   "%a_M_imag56_addr_1 = getelementptr [32 x float]* %a_M_imag56, i64 0, i64 %tmp_2" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2234 'getelementptr' 'a_M_imag56_addr_1' <Predicate = true> <Delay = 0.00>
ST_206 : Operation 2235 [1/1] (0.00ns)   --->   "%b_M_real_25_addr_1 = getelementptr [32 x float]* %b_M_real_25, i64 0, i64 %zext_ln45_2" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2235 'getelementptr' 'b_M_real_25_addr_1' <Predicate = true> <Delay = 0.00>
ST_206 : Operation 2236 [1/1] (0.00ns)   --->   "%b_M_imag_25_addr_1 = getelementptr [32 x float]* %b_M_imag_25, i64 0, i64 %zext_ln45_2" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2236 'getelementptr' 'b_M_imag_25_addr_1' <Predicate = true> <Delay = 0.00>
ST_206 : Operation 2237 [4/4] (6.43ns)   --->   "%p_val_assign_197 = fadd float %p_val_assign_195, %p_val_assign_193" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 2237 'fadd' 'p_val_assign_197' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_206 : Operation 2238 [4/4] (6.43ns)   --->   "%p_val_assign_198 = fadd float %p_val_assign_196, %p_val_assign_194" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 2238 'fadd' 'p_val_assign_198' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_206 : Operation 2239 [4/4] (6.43ns)   --->   "%p_val_assign_199 = fsub float %ac_49, %bd_49" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2239 'fsub' 'p_val_assign_199' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_206 : Operation 2240 [4/4] (6.43ns)   --->   "%p_val_assign_200 = fadd float %bc_49, %ad_49" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2240 'fadd' 'p_val_assign_200' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_206 : Operation 2241 [2/2] (1.23ns)   --->   "%a_M_real25_load_1 = load float* %a_M_real25_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2241 'load' 'a_M_real25_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_206 : Operation 2242 [2/2] (1.23ns)   --->   "%a_M_imag56_load_1 = load float* %a_M_imag56_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2242 'load' 'a_M_imag56_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_206 : Operation 2243 [2/2] (1.23ns)   --->   "%b_M_real_25_load_1 = load float* %b_M_real_25_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2243 'load' 'b_M_real_25_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_206 : Operation 2244 [2/2] (1.23ns)   --->   "%b_M_imag_25_load_1 = load float* %b_M_imag_25_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2244 'load' 'b_M_imag_25_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 207 <SV = 206> <Delay = 6.43>
ST_207 : Operation 2245 [3/4] (6.43ns)   --->   "%p_val_assign_197 = fadd float %p_val_assign_195, %p_val_assign_193" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 2245 'fadd' 'p_val_assign_197' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_207 : Operation 2246 [3/4] (6.43ns)   --->   "%p_val_assign_198 = fadd float %p_val_assign_196, %p_val_assign_194" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 2246 'fadd' 'p_val_assign_198' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_207 : Operation 2247 [3/4] (6.43ns)   --->   "%p_val_assign_199 = fsub float %ac_49, %bd_49" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2247 'fsub' 'p_val_assign_199' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_207 : Operation 2248 [3/4] (6.43ns)   --->   "%p_val_assign_200 = fadd float %bc_49, %ad_49" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2248 'fadd' 'p_val_assign_200' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_207 : Operation 2249 [1/2] (1.23ns)   --->   "%a_M_real25_load_1 = load float* %a_M_real25_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2249 'load' 'a_M_real25_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_207 : Operation 2250 [1/2] (1.23ns)   --->   "%a_M_imag56_load_1 = load float* %a_M_imag56_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2250 'load' 'a_M_imag56_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_207 : Operation 2251 [1/2] (1.23ns)   --->   "%b_M_real_25_load_1 = load float* %b_M_real_25_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2251 'load' 'b_M_real_25_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_207 : Operation 2252 [1/2] (1.23ns)   --->   "%b_M_imag_25_load_1 = load float* %b_M_imag_25_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2252 'load' 'b_M_imag_25_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 208 <SV = 207> <Delay = 8.41>
ST_208 : Operation 2253 [2/4] (6.43ns)   --->   "%p_val_assign_197 = fadd float %p_val_assign_195, %p_val_assign_193" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 2253 'fadd' 'p_val_assign_197' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_208 : Operation 2254 [2/4] (6.43ns)   --->   "%p_val_assign_198 = fadd float %p_val_assign_196, %p_val_assign_194" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 2254 'fadd' 'p_val_assign_198' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_208 : Operation 2255 [2/4] (6.43ns)   --->   "%p_val_assign_199 = fsub float %ac_49, %bd_49" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2255 'fsub' 'p_val_assign_199' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_208 : Operation 2256 [2/4] (6.43ns)   --->   "%p_val_assign_200 = fadd float %bc_49, %ad_49" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2256 'fadd' 'p_val_assign_200' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_208 : Operation 2257 [2/2] (8.41ns)   --->   "%ac_50 = fmul float %a_M_real25_load_1, %a_M_imag56_load_1" [dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2257 'fmul' 'ac_50' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_208 : Operation 2258 [2/2] (8.41ns)   --->   "%ad_50 = fmul float %a_M_real25_load_1, %b_M_imag_25_load_1" [dmm_64x4096/matmult_top.cpp:18->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2258 'fmul' 'ad_50' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_208 : Operation 2259 [2/2] (8.41ns)   --->   "%bd_50 = fmul float %a_M_imag56_load_1, %b_M_imag_25_load_1" [dmm_64x4096/matmult_top.cpp:20->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2259 'fmul' 'bd_50' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_208 : Operation 2260 [2/2] (8.41ns)   --->   "%bc_50 = fmul float %a_M_imag56_load_1, %b_M_real_25_load_1" [dmm_64x4096/matmult_top.cpp:21->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2260 'fmul' 'bc_50' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 209 <SV = 208> <Delay = 8.41>
ST_209 : Operation 2261 [1/4] (6.43ns)   --->   "%p_val_assign_197 = fadd float %p_val_assign_195, %p_val_assign_193" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 2261 'fadd' 'p_val_assign_197' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_209 : Operation 2262 [1/4] (6.43ns)   --->   "%p_val_assign_198 = fadd float %p_val_assign_196, %p_val_assign_194" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 2262 'fadd' 'p_val_assign_198' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_209 : Operation 2263 [1/4] (6.43ns)   --->   "%p_val_assign_199 = fsub float %ac_49, %bd_49" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2263 'fsub' 'p_val_assign_199' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_209 : Operation 2264 [1/4] (6.43ns)   --->   "%p_val_assign_200 = fadd float %bc_49, %ad_49" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2264 'fadd' 'p_val_assign_200' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_209 : Operation 2265 [1/2] (8.41ns)   --->   "%ac_50 = fmul float %a_M_real25_load_1, %a_M_imag56_load_1" [dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2265 'fmul' 'ac_50' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_209 : Operation 2266 [1/2] (8.41ns)   --->   "%ad_50 = fmul float %a_M_real25_load_1, %b_M_imag_25_load_1" [dmm_64x4096/matmult_top.cpp:18->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2266 'fmul' 'ad_50' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_209 : Operation 2267 [1/2] (8.41ns)   --->   "%bd_50 = fmul float %a_M_imag56_load_1, %b_M_imag_25_load_1" [dmm_64x4096/matmult_top.cpp:20->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2267 'fmul' 'bd_50' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_209 : Operation 2268 [1/2] (8.41ns)   --->   "%bc_50 = fmul float %a_M_imag56_load_1, %b_M_real_25_load_1" [dmm_64x4096/matmult_top.cpp:21->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2268 'fmul' 'bc_50' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 210 <SV = 209> <Delay = 6.43>
ST_210 : Operation 2269 [1/1] (0.00ns)   --->   "%a_M_real26_addr = getelementptr [32 x float]* %a_M_real26, i64 0, i64 %zext_ln45_1" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2269 'getelementptr' 'a_M_real26_addr' <Predicate = true> <Delay = 0.00>
ST_210 : Operation 2270 [1/1] (0.00ns)   --->   "%a_M_imag57_addr = getelementptr [32 x float]* %a_M_imag57, i64 0, i64 %zext_ln45_1" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2270 'getelementptr' 'a_M_imag57_addr' <Predicate = true> <Delay = 0.00>
ST_210 : Operation 2271 [1/1] (0.00ns)   --->   "%b_M_real_26_addr = getelementptr [32 x float]* %b_M_real_26, i64 0, i64 %zext_ln45" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2271 'getelementptr' 'b_M_real_26_addr' <Predicate = true> <Delay = 0.00>
ST_210 : Operation 2272 [1/1] (0.00ns)   --->   "%b_M_imag_26_addr = getelementptr [32 x float]* %b_M_imag_26, i64 0, i64 %zext_ln45" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2272 'getelementptr' 'b_M_imag_26_addr' <Predicate = true> <Delay = 0.00>
ST_210 : Operation 2273 [4/4] (6.43ns)   --->   "%p_val_assign_201 = fadd float %p_val_assign_199, %p_val_assign_197" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 2273 'fadd' 'p_val_assign_201' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_210 : Operation 2274 [4/4] (6.43ns)   --->   "%p_val_assign_202 = fadd float %p_val_assign_200, %p_val_assign_198" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 2274 'fadd' 'p_val_assign_202' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_210 : Operation 2275 [4/4] (6.43ns)   --->   "%p_val_assign_203 = fsub float %ac_50, %bd_50" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2275 'fsub' 'p_val_assign_203' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_210 : Operation 2276 [4/4] (6.43ns)   --->   "%p_val_assign_204 = fadd float %bc_50, %ad_50" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2276 'fadd' 'p_val_assign_204' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_210 : Operation 2277 [2/2] (1.23ns)   --->   "%a_M_real26_load = load float* %a_M_real26_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2277 'load' 'a_M_real26_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_210 : Operation 2278 [2/2] (1.23ns)   --->   "%a_M_imag57_load = load float* %a_M_imag57_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2278 'load' 'a_M_imag57_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_210 : Operation 2279 [2/2] (1.23ns)   --->   "%b_M_real_26_load = load float* %b_M_real_26_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2279 'load' 'b_M_real_26_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_210 : Operation 2280 [2/2] (1.23ns)   --->   "%b_M_imag_26_load = load float* %b_M_imag_26_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2280 'load' 'b_M_imag_26_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 211 <SV = 210> <Delay = 6.43>
ST_211 : Operation 2281 [3/4] (6.43ns)   --->   "%p_val_assign_201 = fadd float %p_val_assign_199, %p_val_assign_197" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 2281 'fadd' 'p_val_assign_201' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_211 : Operation 2282 [3/4] (6.43ns)   --->   "%p_val_assign_202 = fadd float %p_val_assign_200, %p_val_assign_198" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 2282 'fadd' 'p_val_assign_202' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_211 : Operation 2283 [3/4] (6.43ns)   --->   "%p_val_assign_203 = fsub float %ac_50, %bd_50" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2283 'fsub' 'p_val_assign_203' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_211 : Operation 2284 [3/4] (6.43ns)   --->   "%p_val_assign_204 = fadd float %bc_50, %ad_50" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2284 'fadd' 'p_val_assign_204' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_211 : Operation 2285 [1/2] (1.23ns)   --->   "%a_M_real26_load = load float* %a_M_real26_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2285 'load' 'a_M_real26_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_211 : Operation 2286 [1/2] (1.23ns)   --->   "%a_M_imag57_load = load float* %a_M_imag57_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2286 'load' 'a_M_imag57_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_211 : Operation 2287 [1/2] (1.23ns)   --->   "%b_M_real_26_load = load float* %b_M_real_26_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2287 'load' 'b_M_real_26_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_211 : Operation 2288 [1/2] (1.23ns)   --->   "%b_M_imag_26_load = load float* %b_M_imag_26_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2288 'load' 'b_M_imag_26_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 212 <SV = 211> <Delay = 8.41>
ST_212 : Operation 2289 [2/4] (6.43ns)   --->   "%p_val_assign_201 = fadd float %p_val_assign_199, %p_val_assign_197" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 2289 'fadd' 'p_val_assign_201' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_212 : Operation 2290 [2/4] (6.43ns)   --->   "%p_val_assign_202 = fadd float %p_val_assign_200, %p_val_assign_198" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 2290 'fadd' 'p_val_assign_202' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_212 : Operation 2291 [2/4] (6.43ns)   --->   "%p_val_assign_203 = fsub float %ac_50, %bd_50" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2291 'fsub' 'p_val_assign_203' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_212 : Operation 2292 [2/4] (6.43ns)   --->   "%p_val_assign_204 = fadd float %bc_50, %ad_50" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2292 'fadd' 'p_val_assign_204' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_212 : Operation 2293 [2/2] (8.41ns)   --->   "%ac_51 = fmul float %a_M_real26_load, %a_M_imag57_load" [dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2293 'fmul' 'ac_51' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_212 : Operation 2294 [2/2] (8.41ns)   --->   "%ad_51 = fmul float %a_M_real26_load, %b_M_imag_26_load" [dmm_64x4096/matmult_top.cpp:18->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2294 'fmul' 'ad_51' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_212 : Operation 2295 [2/2] (8.41ns)   --->   "%bd_51 = fmul float %a_M_imag57_load, %b_M_imag_26_load" [dmm_64x4096/matmult_top.cpp:20->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2295 'fmul' 'bd_51' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_212 : Operation 2296 [2/2] (8.41ns)   --->   "%bc_51 = fmul float %a_M_imag57_load, %b_M_real_26_load" [dmm_64x4096/matmult_top.cpp:21->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2296 'fmul' 'bc_51' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 213 <SV = 212> <Delay = 8.41>
ST_213 : Operation 2297 [1/4] (6.43ns)   --->   "%p_val_assign_201 = fadd float %p_val_assign_199, %p_val_assign_197" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 2297 'fadd' 'p_val_assign_201' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_213 : Operation 2298 [1/4] (6.43ns)   --->   "%p_val_assign_202 = fadd float %p_val_assign_200, %p_val_assign_198" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 2298 'fadd' 'p_val_assign_202' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_213 : Operation 2299 [1/4] (6.43ns)   --->   "%p_val_assign_203 = fsub float %ac_50, %bd_50" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2299 'fsub' 'p_val_assign_203' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_213 : Operation 2300 [1/4] (6.43ns)   --->   "%p_val_assign_204 = fadd float %bc_50, %ad_50" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2300 'fadd' 'p_val_assign_204' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_213 : Operation 2301 [1/2] (8.41ns)   --->   "%ac_51 = fmul float %a_M_real26_load, %a_M_imag57_load" [dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2301 'fmul' 'ac_51' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_213 : Operation 2302 [1/2] (8.41ns)   --->   "%ad_51 = fmul float %a_M_real26_load, %b_M_imag_26_load" [dmm_64x4096/matmult_top.cpp:18->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2302 'fmul' 'ad_51' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_213 : Operation 2303 [1/2] (8.41ns)   --->   "%bd_51 = fmul float %a_M_imag57_load, %b_M_imag_26_load" [dmm_64x4096/matmult_top.cpp:20->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2303 'fmul' 'bd_51' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_213 : Operation 2304 [1/2] (8.41ns)   --->   "%bc_51 = fmul float %a_M_imag57_load, %b_M_real_26_load" [dmm_64x4096/matmult_top.cpp:21->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2304 'fmul' 'bc_51' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 214 <SV = 213> <Delay = 6.43>
ST_214 : Operation 2305 [1/1] (0.00ns)   --->   "%a_M_real26_addr_1 = getelementptr [32 x float]* %a_M_real26, i64 0, i64 %tmp_2" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2305 'getelementptr' 'a_M_real26_addr_1' <Predicate = true> <Delay = 0.00>
ST_214 : Operation 2306 [1/1] (0.00ns)   --->   "%a_M_imag57_addr_1 = getelementptr [32 x float]* %a_M_imag57, i64 0, i64 %tmp_2" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2306 'getelementptr' 'a_M_imag57_addr_1' <Predicate = true> <Delay = 0.00>
ST_214 : Operation 2307 [1/1] (0.00ns)   --->   "%b_M_real_26_addr_1 = getelementptr [32 x float]* %b_M_real_26, i64 0, i64 %zext_ln45_2" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2307 'getelementptr' 'b_M_real_26_addr_1' <Predicate = true> <Delay = 0.00>
ST_214 : Operation 2308 [1/1] (0.00ns)   --->   "%b_M_imag_26_addr_1 = getelementptr [32 x float]* %b_M_imag_26, i64 0, i64 %zext_ln45_2" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2308 'getelementptr' 'b_M_imag_26_addr_1' <Predicate = true> <Delay = 0.00>
ST_214 : Operation 2309 [4/4] (6.43ns)   --->   "%p_val_assign_205 = fadd float %p_val_assign_203, %p_val_assign_201" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 2309 'fadd' 'p_val_assign_205' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_214 : Operation 2310 [4/4] (6.43ns)   --->   "%p_val_assign_206 = fadd float %p_val_assign_204, %p_val_assign_202" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 2310 'fadd' 'p_val_assign_206' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_214 : Operation 2311 [4/4] (6.43ns)   --->   "%p_val_assign_207 = fsub float %ac_51, %bd_51" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2311 'fsub' 'p_val_assign_207' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_214 : Operation 2312 [4/4] (6.43ns)   --->   "%p_val_assign_208 = fadd float %bc_51, %ad_51" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2312 'fadd' 'p_val_assign_208' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_214 : Operation 2313 [2/2] (1.23ns)   --->   "%a_M_real26_load_1 = load float* %a_M_real26_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2313 'load' 'a_M_real26_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_214 : Operation 2314 [2/2] (1.23ns)   --->   "%a_M_imag57_load_1 = load float* %a_M_imag57_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2314 'load' 'a_M_imag57_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_214 : Operation 2315 [2/2] (1.23ns)   --->   "%b_M_real_26_load_1 = load float* %b_M_real_26_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2315 'load' 'b_M_real_26_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_214 : Operation 2316 [2/2] (1.23ns)   --->   "%b_M_imag_26_load_1 = load float* %b_M_imag_26_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2316 'load' 'b_M_imag_26_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 215 <SV = 214> <Delay = 6.43>
ST_215 : Operation 2317 [3/4] (6.43ns)   --->   "%p_val_assign_205 = fadd float %p_val_assign_203, %p_val_assign_201" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 2317 'fadd' 'p_val_assign_205' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_215 : Operation 2318 [3/4] (6.43ns)   --->   "%p_val_assign_206 = fadd float %p_val_assign_204, %p_val_assign_202" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 2318 'fadd' 'p_val_assign_206' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_215 : Operation 2319 [3/4] (6.43ns)   --->   "%p_val_assign_207 = fsub float %ac_51, %bd_51" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2319 'fsub' 'p_val_assign_207' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_215 : Operation 2320 [3/4] (6.43ns)   --->   "%p_val_assign_208 = fadd float %bc_51, %ad_51" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2320 'fadd' 'p_val_assign_208' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_215 : Operation 2321 [1/2] (1.23ns)   --->   "%a_M_real26_load_1 = load float* %a_M_real26_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2321 'load' 'a_M_real26_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_215 : Operation 2322 [1/2] (1.23ns)   --->   "%a_M_imag57_load_1 = load float* %a_M_imag57_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2322 'load' 'a_M_imag57_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_215 : Operation 2323 [1/2] (1.23ns)   --->   "%b_M_real_26_load_1 = load float* %b_M_real_26_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2323 'load' 'b_M_real_26_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_215 : Operation 2324 [1/2] (1.23ns)   --->   "%b_M_imag_26_load_1 = load float* %b_M_imag_26_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2324 'load' 'b_M_imag_26_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 216 <SV = 215> <Delay = 8.41>
ST_216 : Operation 2325 [2/4] (6.43ns)   --->   "%p_val_assign_205 = fadd float %p_val_assign_203, %p_val_assign_201" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 2325 'fadd' 'p_val_assign_205' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_216 : Operation 2326 [2/4] (6.43ns)   --->   "%p_val_assign_206 = fadd float %p_val_assign_204, %p_val_assign_202" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 2326 'fadd' 'p_val_assign_206' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_216 : Operation 2327 [2/4] (6.43ns)   --->   "%p_val_assign_207 = fsub float %ac_51, %bd_51" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2327 'fsub' 'p_val_assign_207' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_216 : Operation 2328 [2/4] (6.43ns)   --->   "%p_val_assign_208 = fadd float %bc_51, %ad_51" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2328 'fadd' 'p_val_assign_208' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_216 : Operation 2329 [2/2] (8.41ns)   --->   "%ac_52 = fmul float %a_M_real26_load_1, %a_M_imag57_load_1" [dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2329 'fmul' 'ac_52' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_216 : Operation 2330 [2/2] (8.41ns)   --->   "%ad_52 = fmul float %a_M_real26_load_1, %b_M_imag_26_load_1" [dmm_64x4096/matmult_top.cpp:18->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2330 'fmul' 'ad_52' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_216 : Operation 2331 [2/2] (8.41ns)   --->   "%bd_52 = fmul float %a_M_imag57_load_1, %b_M_imag_26_load_1" [dmm_64x4096/matmult_top.cpp:20->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2331 'fmul' 'bd_52' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_216 : Operation 2332 [2/2] (8.41ns)   --->   "%bc_52 = fmul float %a_M_imag57_load_1, %b_M_real_26_load_1" [dmm_64x4096/matmult_top.cpp:21->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2332 'fmul' 'bc_52' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 217 <SV = 216> <Delay = 8.41>
ST_217 : Operation 2333 [1/4] (6.43ns)   --->   "%p_val_assign_205 = fadd float %p_val_assign_203, %p_val_assign_201" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 2333 'fadd' 'p_val_assign_205' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_217 : Operation 2334 [1/4] (6.43ns)   --->   "%p_val_assign_206 = fadd float %p_val_assign_204, %p_val_assign_202" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 2334 'fadd' 'p_val_assign_206' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_217 : Operation 2335 [1/4] (6.43ns)   --->   "%p_val_assign_207 = fsub float %ac_51, %bd_51" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2335 'fsub' 'p_val_assign_207' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_217 : Operation 2336 [1/4] (6.43ns)   --->   "%p_val_assign_208 = fadd float %bc_51, %ad_51" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2336 'fadd' 'p_val_assign_208' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_217 : Operation 2337 [1/2] (8.41ns)   --->   "%ac_52 = fmul float %a_M_real26_load_1, %a_M_imag57_load_1" [dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2337 'fmul' 'ac_52' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_217 : Operation 2338 [1/2] (8.41ns)   --->   "%ad_52 = fmul float %a_M_real26_load_1, %b_M_imag_26_load_1" [dmm_64x4096/matmult_top.cpp:18->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2338 'fmul' 'ad_52' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_217 : Operation 2339 [1/2] (8.41ns)   --->   "%bd_52 = fmul float %a_M_imag57_load_1, %b_M_imag_26_load_1" [dmm_64x4096/matmult_top.cpp:20->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2339 'fmul' 'bd_52' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_217 : Operation 2340 [1/2] (8.41ns)   --->   "%bc_52 = fmul float %a_M_imag57_load_1, %b_M_real_26_load_1" [dmm_64x4096/matmult_top.cpp:21->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2340 'fmul' 'bc_52' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 218 <SV = 217> <Delay = 6.43>
ST_218 : Operation 2341 [1/1] (0.00ns)   --->   "%a_M_real27_addr = getelementptr [32 x float]* %a_M_real27, i64 0, i64 %zext_ln45_1" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2341 'getelementptr' 'a_M_real27_addr' <Predicate = true> <Delay = 0.00>
ST_218 : Operation 2342 [1/1] (0.00ns)   --->   "%a_M_imag58_addr = getelementptr [32 x float]* %a_M_imag58, i64 0, i64 %zext_ln45_1" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2342 'getelementptr' 'a_M_imag58_addr' <Predicate = true> <Delay = 0.00>
ST_218 : Operation 2343 [1/1] (0.00ns)   --->   "%b_M_real_27_addr = getelementptr [32 x float]* %b_M_real_27, i64 0, i64 %zext_ln45" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2343 'getelementptr' 'b_M_real_27_addr' <Predicate = true> <Delay = 0.00>
ST_218 : Operation 2344 [1/1] (0.00ns)   --->   "%b_M_imag_27_addr = getelementptr [32 x float]* %b_M_imag_27, i64 0, i64 %zext_ln45" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2344 'getelementptr' 'b_M_imag_27_addr' <Predicate = true> <Delay = 0.00>
ST_218 : Operation 2345 [4/4] (6.43ns)   --->   "%p_val_assign_209 = fadd float %p_val_assign_207, %p_val_assign_205" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 2345 'fadd' 'p_val_assign_209' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_218 : Operation 2346 [4/4] (6.43ns)   --->   "%p_val_assign_210 = fadd float %p_val_assign_208, %p_val_assign_206" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 2346 'fadd' 'p_val_assign_210' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_218 : Operation 2347 [4/4] (6.43ns)   --->   "%p_val_assign_211 = fsub float %ac_52, %bd_52" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2347 'fsub' 'p_val_assign_211' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_218 : Operation 2348 [4/4] (6.43ns)   --->   "%p_val_assign_212 = fadd float %bc_52, %ad_52" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2348 'fadd' 'p_val_assign_212' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_218 : Operation 2349 [2/2] (1.23ns)   --->   "%a_M_real27_load = load float* %a_M_real27_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2349 'load' 'a_M_real27_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_218 : Operation 2350 [2/2] (1.23ns)   --->   "%a_M_imag58_load = load float* %a_M_imag58_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2350 'load' 'a_M_imag58_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_218 : Operation 2351 [2/2] (1.23ns)   --->   "%b_M_real_27_load = load float* %b_M_real_27_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2351 'load' 'b_M_real_27_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_218 : Operation 2352 [2/2] (1.23ns)   --->   "%b_M_imag_27_load = load float* %b_M_imag_27_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2352 'load' 'b_M_imag_27_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 219 <SV = 218> <Delay = 6.43>
ST_219 : Operation 2353 [3/4] (6.43ns)   --->   "%p_val_assign_209 = fadd float %p_val_assign_207, %p_val_assign_205" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 2353 'fadd' 'p_val_assign_209' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_219 : Operation 2354 [3/4] (6.43ns)   --->   "%p_val_assign_210 = fadd float %p_val_assign_208, %p_val_assign_206" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 2354 'fadd' 'p_val_assign_210' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_219 : Operation 2355 [3/4] (6.43ns)   --->   "%p_val_assign_211 = fsub float %ac_52, %bd_52" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2355 'fsub' 'p_val_assign_211' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_219 : Operation 2356 [3/4] (6.43ns)   --->   "%p_val_assign_212 = fadd float %bc_52, %ad_52" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2356 'fadd' 'p_val_assign_212' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_219 : Operation 2357 [1/2] (1.23ns)   --->   "%a_M_real27_load = load float* %a_M_real27_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2357 'load' 'a_M_real27_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_219 : Operation 2358 [1/2] (1.23ns)   --->   "%a_M_imag58_load = load float* %a_M_imag58_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2358 'load' 'a_M_imag58_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_219 : Operation 2359 [1/2] (1.23ns)   --->   "%b_M_real_27_load = load float* %b_M_real_27_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2359 'load' 'b_M_real_27_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_219 : Operation 2360 [1/2] (1.23ns)   --->   "%b_M_imag_27_load = load float* %b_M_imag_27_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2360 'load' 'b_M_imag_27_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 220 <SV = 219> <Delay = 8.41>
ST_220 : Operation 2361 [2/4] (6.43ns)   --->   "%p_val_assign_209 = fadd float %p_val_assign_207, %p_val_assign_205" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 2361 'fadd' 'p_val_assign_209' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_220 : Operation 2362 [2/4] (6.43ns)   --->   "%p_val_assign_210 = fadd float %p_val_assign_208, %p_val_assign_206" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 2362 'fadd' 'p_val_assign_210' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_220 : Operation 2363 [2/4] (6.43ns)   --->   "%p_val_assign_211 = fsub float %ac_52, %bd_52" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2363 'fsub' 'p_val_assign_211' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_220 : Operation 2364 [2/4] (6.43ns)   --->   "%p_val_assign_212 = fadd float %bc_52, %ad_52" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2364 'fadd' 'p_val_assign_212' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_220 : Operation 2365 [2/2] (8.41ns)   --->   "%ac_53 = fmul float %a_M_real27_load, %a_M_imag58_load" [dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2365 'fmul' 'ac_53' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_220 : Operation 2366 [2/2] (8.41ns)   --->   "%ad_53 = fmul float %a_M_real27_load, %b_M_imag_27_load" [dmm_64x4096/matmult_top.cpp:18->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2366 'fmul' 'ad_53' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_220 : Operation 2367 [2/2] (8.41ns)   --->   "%bd_53 = fmul float %a_M_imag58_load, %b_M_imag_27_load" [dmm_64x4096/matmult_top.cpp:20->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2367 'fmul' 'bd_53' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_220 : Operation 2368 [2/2] (8.41ns)   --->   "%bc_53 = fmul float %a_M_imag58_load, %b_M_real_27_load" [dmm_64x4096/matmult_top.cpp:21->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2368 'fmul' 'bc_53' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 221 <SV = 220> <Delay = 8.41>
ST_221 : Operation 2369 [1/4] (6.43ns)   --->   "%p_val_assign_209 = fadd float %p_val_assign_207, %p_val_assign_205" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 2369 'fadd' 'p_val_assign_209' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_221 : Operation 2370 [1/4] (6.43ns)   --->   "%p_val_assign_210 = fadd float %p_val_assign_208, %p_val_assign_206" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 2370 'fadd' 'p_val_assign_210' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_221 : Operation 2371 [1/4] (6.43ns)   --->   "%p_val_assign_211 = fsub float %ac_52, %bd_52" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2371 'fsub' 'p_val_assign_211' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_221 : Operation 2372 [1/4] (6.43ns)   --->   "%p_val_assign_212 = fadd float %bc_52, %ad_52" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2372 'fadd' 'p_val_assign_212' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_221 : Operation 2373 [1/2] (8.41ns)   --->   "%ac_53 = fmul float %a_M_real27_load, %a_M_imag58_load" [dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2373 'fmul' 'ac_53' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_221 : Operation 2374 [1/2] (8.41ns)   --->   "%ad_53 = fmul float %a_M_real27_load, %b_M_imag_27_load" [dmm_64x4096/matmult_top.cpp:18->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2374 'fmul' 'ad_53' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_221 : Operation 2375 [1/2] (8.41ns)   --->   "%bd_53 = fmul float %a_M_imag58_load, %b_M_imag_27_load" [dmm_64x4096/matmult_top.cpp:20->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2375 'fmul' 'bd_53' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_221 : Operation 2376 [1/2] (8.41ns)   --->   "%bc_53 = fmul float %a_M_imag58_load, %b_M_real_27_load" [dmm_64x4096/matmult_top.cpp:21->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2376 'fmul' 'bc_53' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 222 <SV = 221> <Delay = 6.43>
ST_222 : Operation 2377 [1/1] (0.00ns)   --->   "%a_M_real27_addr_1 = getelementptr [32 x float]* %a_M_real27, i64 0, i64 %tmp_2" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2377 'getelementptr' 'a_M_real27_addr_1' <Predicate = true> <Delay = 0.00>
ST_222 : Operation 2378 [1/1] (0.00ns)   --->   "%a_M_imag58_addr_1 = getelementptr [32 x float]* %a_M_imag58, i64 0, i64 %tmp_2" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2378 'getelementptr' 'a_M_imag58_addr_1' <Predicate = true> <Delay = 0.00>
ST_222 : Operation 2379 [1/1] (0.00ns)   --->   "%b_M_real_27_addr_1 = getelementptr [32 x float]* %b_M_real_27, i64 0, i64 %zext_ln45_2" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2379 'getelementptr' 'b_M_real_27_addr_1' <Predicate = true> <Delay = 0.00>
ST_222 : Operation 2380 [1/1] (0.00ns)   --->   "%b_M_imag_27_addr_1 = getelementptr [32 x float]* %b_M_imag_27, i64 0, i64 %zext_ln45_2" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2380 'getelementptr' 'b_M_imag_27_addr_1' <Predicate = true> <Delay = 0.00>
ST_222 : Operation 2381 [4/4] (6.43ns)   --->   "%p_val_assign_213 = fadd float %p_val_assign_211, %p_val_assign_209" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 2381 'fadd' 'p_val_assign_213' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_222 : Operation 2382 [4/4] (6.43ns)   --->   "%p_val_assign_214 = fadd float %p_val_assign_212, %p_val_assign_210" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 2382 'fadd' 'p_val_assign_214' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_222 : Operation 2383 [4/4] (6.43ns)   --->   "%p_val_assign_215 = fsub float %ac_53, %bd_53" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2383 'fsub' 'p_val_assign_215' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_222 : Operation 2384 [4/4] (6.43ns)   --->   "%p_val_assign_216 = fadd float %bc_53, %ad_53" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2384 'fadd' 'p_val_assign_216' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_222 : Operation 2385 [2/2] (1.23ns)   --->   "%a_M_real27_load_1 = load float* %a_M_real27_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2385 'load' 'a_M_real27_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_222 : Operation 2386 [2/2] (1.23ns)   --->   "%a_M_imag58_load_1 = load float* %a_M_imag58_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2386 'load' 'a_M_imag58_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_222 : Operation 2387 [2/2] (1.23ns)   --->   "%b_M_real_27_load_1 = load float* %b_M_real_27_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2387 'load' 'b_M_real_27_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_222 : Operation 2388 [2/2] (1.23ns)   --->   "%b_M_imag_27_load_1 = load float* %b_M_imag_27_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2388 'load' 'b_M_imag_27_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 223 <SV = 222> <Delay = 6.43>
ST_223 : Operation 2389 [3/4] (6.43ns)   --->   "%p_val_assign_213 = fadd float %p_val_assign_211, %p_val_assign_209" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 2389 'fadd' 'p_val_assign_213' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_223 : Operation 2390 [3/4] (6.43ns)   --->   "%p_val_assign_214 = fadd float %p_val_assign_212, %p_val_assign_210" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 2390 'fadd' 'p_val_assign_214' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_223 : Operation 2391 [3/4] (6.43ns)   --->   "%p_val_assign_215 = fsub float %ac_53, %bd_53" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2391 'fsub' 'p_val_assign_215' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_223 : Operation 2392 [3/4] (6.43ns)   --->   "%p_val_assign_216 = fadd float %bc_53, %ad_53" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2392 'fadd' 'p_val_assign_216' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_223 : Operation 2393 [1/2] (1.23ns)   --->   "%a_M_real27_load_1 = load float* %a_M_real27_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2393 'load' 'a_M_real27_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_223 : Operation 2394 [1/2] (1.23ns)   --->   "%a_M_imag58_load_1 = load float* %a_M_imag58_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2394 'load' 'a_M_imag58_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_223 : Operation 2395 [1/2] (1.23ns)   --->   "%b_M_real_27_load_1 = load float* %b_M_real_27_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2395 'load' 'b_M_real_27_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_223 : Operation 2396 [1/2] (1.23ns)   --->   "%b_M_imag_27_load_1 = load float* %b_M_imag_27_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2396 'load' 'b_M_imag_27_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 224 <SV = 223> <Delay = 8.41>
ST_224 : Operation 2397 [2/4] (6.43ns)   --->   "%p_val_assign_213 = fadd float %p_val_assign_211, %p_val_assign_209" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 2397 'fadd' 'p_val_assign_213' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_224 : Operation 2398 [2/4] (6.43ns)   --->   "%p_val_assign_214 = fadd float %p_val_assign_212, %p_val_assign_210" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 2398 'fadd' 'p_val_assign_214' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_224 : Operation 2399 [2/4] (6.43ns)   --->   "%p_val_assign_215 = fsub float %ac_53, %bd_53" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2399 'fsub' 'p_val_assign_215' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_224 : Operation 2400 [2/4] (6.43ns)   --->   "%p_val_assign_216 = fadd float %bc_53, %ad_53" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2400 'fadd' 'p_val_assign_216' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_224 : Operation 2401 [2/2] (8.41ns)   --->   "%ac_54 = fmul float %a_M_real27_load_1, %a_M_imag58_load_1" [dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2401 'fmul' 'ac_54' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_224 : Operation 2402 [2/2] (8.41ns)   --->   "%ad_54 = fmul float %a_M_real27_load_1, %b_M_imag_27_load_1" [dmm_64x4096/matmult_top.cpp:18->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2402 'fmul' 'ad_54' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_224 : Operation 2403 [2/2] (8.41ns)   --->   "%bd_54 = fmul float %a_M_imag58_load_1, %b_M_imag_27_load_1" [dmm_64x4096/matmult_top.cpp:20->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2403 'fmul' 'bd_54' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_224 : Operation 2404 [2/2] (8.41ns)   --->   "%bc_54 = fmul float %a_M_imag58_load_1, %b_M_real_27_load_1" [dmm_64x4096/matmult_top.cpp:21->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2404 'fmul' 'bc_54' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 225 <SV = 224> <Delay = 8.41>
ST_225 : Operation 2405 [1/4] (6.43ns)   --->   "%p_val_assign_213 = fadd float %p_val_assign_211, %p_val_assign_209" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 2405 'fadd' 'p_val_assign_213' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_225 : Operation 2406 [1/4] (6.43ns)   --->   "%p_val_assign_214 = fadd float %p_val_assign_212, %p_val_assign_210" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 2406 'fadd' 'p_val_assign_214' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_225 : Operation 2407 [1/4] (6.43ns)   --->   "%p_val_assign_215 = fsub float %ac_53, %bd_53" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2407 'fsub' 'p_val_assign_215' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_225 : Operation 2408 [1/4] (6.43ns)   --->   "%p_val_assign_216 = fadd float %bc_53, %ad_53" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2408 'fadd' 'p_val_assign_216' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_225 : Operation 2409 [1/2] (8.41ns)   --->   "%ac_54 = fmul float %a_M_real27_load_1, %a_M_imag58_load_1" [dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2409 'fmul' 'ac_54' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_225 : Operation 2410 [1/2] (8.41ns)   --->   "%ad_54 = fmul float %a_M_real27_load_1, %b_M_imag_27_load_1" [dmm_64x4096/matmult_top.cpp:18->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2410 'fmul' 'ad_54' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_225 : Operation 2411 [1/2] (8.41ns)   --->   "%bd_54 = fmul float %a_M_imag58_load_1, %b_M_imag_27_load_1" [dmm_64x4096/matmult_top.cpp:20->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2411 'fmul' 'bd_54' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_225 : Operation 2412 [1/2] (8.41ns)   --->   "%bc_54 = fmul float %a_M_imag58_load_1, %b_M_real_27_load_1" [dmm_64x4096/matmult_top.cpp:21->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2412 'fmul' 'bc_54' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 226 <SV = 225> <Delay = 6.43>
ST_226 : Operation 2413 [1/1] (0.00ns)   --->   "%a_M_real28_addr = getelementptr [32 x float]* %a_M_real28, i64 0, i64 %zext_ln45_1" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2413 'getelementptr' 'a_M_real28_addr' <Predicate = true> <Delay = 0.00>
ST_226 : Operation 2414 [1/1] (0.00ns)   --->   "%a_M_imag59_addr = getelementptr [32 x float]* %a_M_imag59, i64 0, i64 %zext_ln45_1" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2414 'getelementptr' 'a_M_imag59_addr' <Predicate = true> <Delay = 0.00>
ST_226 : Operation 2415 [1/1] (0.00ns)   --->   "%b_M_real_28_addr = getelementptr [32 x float]* %b_M_real_28, i64 0, i64 %zext_ln45" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2415 'getelementptr' 'b_M_real_28_addr' <Predicate = true> <Delay = 0.00>
ST_226 : Operation 2416 [1/1] (0.00ns)   --->   "%b_M_imag_28_addr = getelementptr [32 x float]* %b_M_imag_28, i64 0, i64 %zext_ln45" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2416 'getelementptr' 'b_M_imag_28_addr' <Predicate = true> <Delay = 0.00>
ST_226 : Operation 2417 [4/4] (6.43ns)   --->   "%p_val_assign_217 = fadd float %p_val_assign_215, %p_val_assign_213" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 2417 'fadd' 'p_val_assign_217' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_226 : Operation 2418 [4/4] (6.43ns)   --->   "%p_val_assign_218 = fadd float %p_val_assign_216, %p_val_assign_214" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 2418 'fadd' 'p_val_assign_218' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_226 : Operation 2419 [4/4] (6.43ns)   --->   "%p_val_assign_219 = fsub float %ac_54, %bd_54" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2419 'fsub' 'p_val_assign_219' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_226 : Operation 2420 [4/4] (6.43ns)   --->   "%p_val_assign_220 = fadd float %bc_54, %ad_54" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2420 'fadd' 'p_val_assign_220' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_226 : Operation 2421 [2/2] (1.23ns)   --->   "%a_M_real28_load = load float* %a_M_real28_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2421 'load' 'a_M_real28_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_226 : Operation 2422 [2/2] (1.23ns)   --->   "%a_M_imag59_load = load float* %a_M_imag59_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2422 'load' 'a_M_imag59_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_226 : Operation 2423 [2/2] (1.23ns)   --->   "%b_M_real_28_load = load float* %b_M_real_28_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2423 'load' 'b_M_real_28_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_226 : Operation 2424 [2/2] (1.23ns)   --->   "%b_M_imag_28_load = load float* %b_M_imag_28_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2424 'load' 'b_M_imag_28_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 227 <SV = 226> <Delay = 6.43>
ST_227 : Operation 2425 [3/4] (6.43ns)   --->   "%p_val_assign_217 = fadd float %p_val_assign_215, %p_val_assign_213" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 2425 'fadd' 'p_val_assign_217' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_227 : Operation 2426 [3/4] (6.43ns)   --->   "%p_val_assign_218 = fadd float %p_val_assign_216, %p_val_assign_214" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 2426 'fadd' 'p_val_assign_218' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_227 : Operation 2427 [3/4] (6.43ns)   --->   "%p_val_assign_219 = fsub float %ac_54, %bd_54" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2427 'fsub' 'p_val_assign_219' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_227 : Operation 2428 [3/4] (6.43ns)   --->   "%p_val_assign_220 = fadd float %bc_54, %ad_54" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2428 'fadd' 'p_val_assign_220' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_227 : Operation 2429 [1/2] (1.23ns)   --->   "%a_M_real28_load = load float* %a_M_real28_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2429 'load' 'a_M_real28_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_227 : Operation 2430 [1/2] (1.23ns)   --->   "%a_M_imag59_load = load float* %a_M_imag59_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2430 'load' 'a_M_imag59_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_227 : Operation 2431 [1/2] (1.23ns)   --->   "%b_M_real_28_load = load float* %b_M_real_28_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2431 'load' 'b_M_real_28_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_227 : Operation 2432 [1/2] (1.23ns)   --->   "%b_M_imag_28_load = load float* %b_M_imag_28_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2432 'load' 'b_M_imag_28_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 228 <SV = 227> <Delay = 8.41>
ST_228 : Operation 2433 [2/4] (6.43ns)   --->   "%p_val_assign_217 = fadd float %p_val_assign_215, %p_val_assign_213" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 2433 'fadd' 'p_val_assign_217' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_228 : Operation 2434 [2/4] (6.43ns)   --->   "%p_val_assign_218 = fadd float %p_val_assign_216, %p_val_assign_214" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 2434 'fadd' 'p_val_assign_218' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_228 : Operation 2435 [2/4] (6.43ns)   --->   "%p_val_assign_219 = fsub float %ac_54, %bd_54" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2435 'fsub' 'p_val_assign_219' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_228 : Operation 2436 [2/4] (6.43ns)   --->   "%p_val_assign_220 = fadd float %bc_54, %ad_54" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2436 'fadd' 'p_val_assign_220' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_228 : Operation 2437 [2/2] (8.41ns)   --->   "%ac_55 = fmul float %a_M_real28_load, %a_M_imag59_load" [dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2437 'fmul' 'ac_55' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_228 : Operation 2438 [2/2] (8.41ns)   --->   "%ad_55 = fmul float %a_M_real28_load, %b_M_imag_28_load" [dmm_64x4096/matmult_top.cpp:18->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2438 'fmul' 'ad_55' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_228 : Operation 2439 [2/2] (8.41ns)   --->   "%bd_55 = fmul float %a_M_imag59_load, %b_M_imag_28_load" [dmm_64x4096/matmult_top.cpp:20->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2439 'fmul' 'bd_55' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_228 : Operation 2440 [2/2] (8.41ns)   --->   "%bc_55 = fmul float %a_M_imag59_load, %b_M_real_28_load" [dmm_64x4096/matmult_top.cpp:21->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2440 'fmul' 'bc_55' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 229 <SV = 228> <Delay = 8.41>
ST_229 : Operation 2441 [1/4] (6.43ns)   --->   "%p_val_assign_217 = fadd float %p_val_assign_215, %p_val_assign_213" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 2441 'fadd' 'p_val_assign_217' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_229 : Operation 2442 [1/4] (6.43ns)   --->   "%p_val_assign_218 = fadd float %p_val_assign_216, %p_val_assign_214" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 2442 'fadd' 'p_val_assign_218' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_229 : Operation 2443 [1/4] (6.43ns)   --->   "%p_val_assign_219 = fsub float %ac_54, %bd_54" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2443 'fsub' 'p_val_assign_219' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_229 : Operation 2444 [1/4] (6.43ns)   --->   "%p_val_assign_220 = fadd float %bc_54, %ad_54" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2444 'fadd' 'p_val_assign_220' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_229 : Operation 2445 [1/2] (8.41ns)   --->   "%ac_55 = fmul float %a_M_real28_load, %a_M_imag59_load" [dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2445 'fmul' 'ac_55' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_229 : Operation 2446 [1/2] (8.41ns)   --->   "%ad_55 = fmul float %a_M_real28_load, %b_M_imag_28_load" [dmm_64x4096/matmult_top.cpp:18->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2446 'fmul' 'ad_55' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_229 : Operation 2447 [1/2] (8.41ns)   --->   "%bd_55 = fmul float %a_M_imag59_load, %b_M_imag_28_load" [dmm_64x4096/matmult_top.cpp:20->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2447 'fmul' 'bd_55' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_229 : Operation 2448 [1/2] (8.41ns)   --->   "%bc_55 = fmul float %a_M_imag59_load, %b_M_real_28_load" [dmm_64x4096/matmult_top.cpp:21->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2448 'fmul' 'bc_55' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 230 <SV = 229> <Delay = 6.43>
ST_230 : Operation 2449 [1/1] (0.00ns)   --->   "%a_M_real28_addr_1 = getelementptr [32 x float]* %a_M_real28, i64 0, i64 %tmp_2" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2449 'getelementptr' 'a_M_real28_addr_1' <Predicate = true> <Delay = 0.00>
ST_230 : Operation 2450 [1/1] (0.00ns)   --->   "%a_M_imag59_addr_1 = getelementptr [32 x float]* %a_M_imag59, i64 0, i64 %tmp_2" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2450 'getelementptr' 'a_M_imag59_addr_1' <Predicate = true> <Delay = 0.00>
ST_230 : Operation 2451 [1/1] (0.00ns)   --->   "%b_M_real_28_addr_1 = getelementptr [32 x float]* %b_M_real_28, i64 0, i64 %zext_ln45_2" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2451 'getelementptr' 'b_M_real_28_addr_1' <Predicate = true> <Delay = 0.00>
ST_230 : Operation 2452 [1/1] (0.00ns)   --->   "%b_M_imag_28_addr_1 = getelementptr [32 x float]* %b_M_imag_28, i64 0, i64 %zext_ln45_2" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2452 'getelementptr' 'b_M_imag_28_addr_1' <Predicate = true> <Delay = 0.00>
ST_230 : Operation 2453 [4/4] (6.43ns)   --->   "%p_val_assign_221 = fadd float %p_val_assign_219, %p_val_assign_217" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 2453 'fadd' 'p_val_assign_221' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_230 : Operation 2454 [4/4] (6.43ns)   --->   "%p_val_assign_222 = fadd float %p_val_assign_220, %p_val_assign_218" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 2454 'fadd' 'p_val_assign_222' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_230 : Operation 2455 [4/4] (6.43ns)   --->   "%p_val_assign_223 = fsub float %ac_55, %bd_55" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2455 'fsub' 'p_val_assign_223' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_230 : Operation 2456 [4/4] (6.43ns)   --->   "%p_val_assign_224 = fadd float %bc_55, %ad_55" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2456 'fadd' 'p_val_assign_224' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_230 : Operation 2457 [2/2] (1.23ns)   --->   "%a_M_real28_load_1 = load float* %a_M_real28_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2457 'load' 'a_M_real28_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_230 : Operation 2458 [2/2] (1.23ns)   --->   "%a_M_imag59_load_1 = load float* %a_M_imag59_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2458 'load' 'a_M_imag59_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_230 : Operation 2459 [2/2] (1.23ns)   --->   "%b_M_real_28_load_1 = load float* %b_M_real_28_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2459 'load' 'b_M_real_28_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_230 : Operation 2460 [2/2] (1.23ns)   --->   "%b_M_imag_28_load_1 = load float* %b_M_imag_28_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2460 'load' 'b_M_imag_28_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 231 <SV = 230> <Delay = 6.43>
ST_231 : Operation 2461 [3/4] (6.43ns)   --->   "%p_val_assign_221 = fadd float %p_val_assign_219, %p_val_assign_217" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 2461 'fadd' 'p_val_assign_221' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_231 : Operation 2462 [3/4] (6.43ns)   --->   "%p_val_assign_222 = fadd float %p_val_assign_220, %p_val_assign_218" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 2462 'fadd' 'p_val_assign_222' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_231 : Operation 2463 [3/4] (6.43ns)   --->   "%p_val_assign_223 = fsub float %ac_55, %bd_55" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2463 'fsub' 'p_val_assign_223' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_231 : Operation 2464 [3/4] (6.43ns)   --->   "%p_val_assign_224 = fadd float %bc_55, %ad_55" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2464 'fadd' 'p_val_assign_224' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_231 : Operation 2465 [1/2] (1.23ns)   --->   "%a_M_real28_load_1 = load float* %a_M_real28_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2465 'load' 'a_M_real28_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_231 : Operation 2466 [1/2] (1.23ns)   --->   "%a_M_imag59_load_1 = load float* %a_M_imag59_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2466 'load' 'a_M_imag59_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_231 : Operation 2467 [1/2] (1.23ns)   --->   "%b_M_real_28_load_1 = load float* %b_M_real_28_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2467 'load' 'b_M_real_28_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_231 : Operation 2468 [1/2] (1.23ns)   --->   "%b_M_imag_28_load_1 = load float* %b_M_imag_28_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2468 'load' 'b_M_imag_28_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 232 <SV = 231> <Delay = 8.41>
ST_232 : Operation 2469 [2/4] (6.43ns)   --->   "%p_val_assign_221 = fadd float %p_val_assign_219, %p_val_assign_217" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 2469 'fadd' 'p_val_assign_221' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_232 : Operation 2470 [2/4] (6.43ns)   --->   "%p_val_assign_222 = fadd float %p_val_assign_220, %p_val_assign_218" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 2470 'fadd' 'p_val_assign_222' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_232 : Operation 2471 [2/4] (6.43ns)   --->   "%p_val_assign_223 = fsub float %ac_55, %bd_55" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2471 'fsub' 'p_val_assign_223' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_232 : Operation 2472 [2/4] (6.43ns)   --->   "%p_val_assign_224 = fadd float %bc_55, %ad_55" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2472 'fadd' 'p_val_assign_224' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_232 : Operation 2473 [2/2] (8.41ns)   --->   "%ac_56 = fmul float %a_M_real28_load_1, %a_M_imag59_load_1" [dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2473 'fmul' 'ac_56' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_232 : Operation 2474 [2/2] (8.41ns)   --->   "%ad_56 = fmul float %a_M_real28_load_1, %b_M_imag_28_load_1" [dmm_64x4096/matmult_top.cpp:18->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2474 'fmul' 'ad_56' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_232 : Operation 2475 [2/2] (8.41ns)   --->   "%bd_56 = fmul float %a_M_imag59_load_1, %b_M_imag_28_load_1" [dmm_64x4096/matmult_top.cpp:20->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2475 'fmul' 'bd_56' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_232 : Operation 2476 [2/2] (8.41ns)   --->   "%bc_56 = fmul float %a_M_imag59_load_1, %b_M_real_28_load_1" [dmm_64x4096/matmult_top.cpp:21->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2476 'fmul' 'bc_56' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 233 <SV = 232> <Delay = 8.41>
ST_233 : Operation 2477 [1/4] (6.43ns)   --->   "%p_val_assign_221 = fadd float %p_val_assign_219, %p_val_assign_217" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 2477 'fadd' 'p_val_assign_221' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_233 : Operation 2478 [1/4] (6.43ns)   --->   "%p_val_assign_222 = fadd float %p_val_assign_220, %p_val_assign_218" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 2478 'fadd' 'p_val_assign_222' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_233 : Operation 2479 [1/4] (6.43ns)   --->   "%p_val_assign_223 = fsub float %ac_55, %bd_55" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2479 'fsub' 'p_val_assign_223' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_233 : Operation 2480 [1/4] (6.43ns)   --->   "%p_val_assign_224 = fadd float %bc_55, %ad_55" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2480 'fadd' 'p_val_assign_224' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_233 : Operation 2481 [1/2] (8.41ns)   --->   "%ac_56 = fmul float %a_M_real28_load_1, %a_M_imag59_load_1" [dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2481 'fmul' 'ac_56' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_233 : Operation 2482 [1/2] (8.41ns)   --->   "%ad_56 = fmul float %a_M_real28_load_1, %b_M_imag_28_load_1" [dmm_64x4096/matmult_top.cpp:18->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2482 'fmul' 'ad_56' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_233 : Operation 2483 [1/2] (8.41ns)   --->   "%bd_56 = fmul float %a_M_imag59_load_1, %b_M_imag_28_load_1" [dmm_64x4096/matmult_top.cpp:20->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2483 'fmul' 'bd_56' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_233 : Operation 2484 [1/2] (8.41ns)   --->   "%bc_56 = fmul float %a_M_imag59_load_1, %b_M_real_28_load_1" [dmm_64x4096/matmult_top.cpp:21->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2484 'fmul' 'bc_56' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 234 <SV = 233> <Delay = 6.43>
ST_234 : Operation 2485 [1/1] (0.00ns)   --->   "%a_M_real29_addr = getelementptr [32 x float]* %a_M_real29, i64 0, i64 %zext_ln45_1" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2485 'getelementptr' 'a_M_real29_addr' <Predicate = true> <Delay = 0.00>
ST_234 : Operation 2486 [1/1] (0.00ns)   --->   "%a_M_imag60_addr = getelementptr [32 x float]* %a_M_imag60, i64 0, i64 %zext_ln45_1" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2486 'getelementptr' 'a_M_imag60_addr' <Predicate = true> <Delay = 0.00>
ST_234 : Operation 2487 [1/1] (0.00ns)   --->   "%b_M_real_29_addr = getelementptr [32 x float]* %b_M_real_29, i64 0, i64 %zext_ln45" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2487 'getelementptr' 'b_M_real_29_addr' <Predicate = true> <Delay = 0.00>
ST_234 : Operation 2488 [1/1] (0.00ns)   --->   "%b_M_imag_29_addr = getelementptr [32 x float]* %b_M_imag_29, i64 0, i64 %zext_ln45" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2488 'getelementptr' 'b_M_imag_29_addr' <Predicate = true> <Delay = 0.00>
ST_234 : Operation 2489 [4/4] (6.43ns)   --->   "%p_val_assign_225 = fadd float %p_val_assign_223, %p_val_assign_221" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 2489 'fadd' 'p_val_assign_225' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_234 : Operation 2490 [4/4] (6.43ns)   --->   "%p_val_assign_226 = fadd float %p_val_assign_224, %p_val_assign_222" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 2490 'fadd' 'p_val_assign_226' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_234 : Operation 2491 [4/4] (6.43ns)   --->   "%p_val_assign_227 = fsub float %ac_56, %bd_56" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2491 'fsub' 'p_val_assign_227' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_234 : Operation 2492 [4/4] (6.43ns)   --->   "%p_val_assign_228 = fadd float %bc_56, %ad_56" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2492 'fadd' 'p_val_assign_228' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_234 : Operation 2493 [2/2] (1.23ns)   --->   "%a_M_real29_load = load float* %a_M_real29_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2493 'load' 'a_M_real29_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_234 : Operation 2494 [2/2] (1.23ns)   --->   "%a_M_imag60_load = load float* %a_M_imag60_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2494 'load' 'a_M_imag60_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_234 : Operation 2495 [2/2] (1.23ns)   --->   "%b_M_real_29_load = load float* %b_M_real_29_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2495 'load' 'b_M_real_29_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_234 : Operation 2496 [2/2] (1.23ns)   --->   "%b_M_imag_29_load = load float* %b_M_imag_29_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2496 'load' 'b_M_imag_29_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 235 <SV = 234> <Delay = 6.43>
ST_235 : Operation 2497 [3/4] (6.43ns)   --->   "%p_val_assign_225 = fadd float %p_val_assign_223, %p_val_assign_221" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 2497 'fadd' 'p_val_assign_225' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_235 : Operation 2498 [3/4] (6.43ns)   --->   "%p_val_assign_226 = fadd float %p_val_assign_224, %p_val_assign_222" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 2498 'fadd' 'p_val_assign_226' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_235 : Operation 2499 [3/4] (6.43ns)   --->   "%p_val_assign_227 = fsub float %ac_56, %bd_56" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2499 'fsub' 'p_val_assign_227' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_235 : Operation 2500 [3/4] (6.43ns)   --->   "%p_val_assign_228 = fadd float %bc_56, %ad_56" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2500 'fadd' 'p_val_assign_228' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_235 : Operation 2501 [1/2] (1.23ns)   --->   "%a_M_real29_load = load float* %a_M_real29_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2501 'load' 'a_M_real29_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_235 : Operation 2502 [1/2] (1.23ns)   --->   "%a_M_imag60_load = load float* %a_M_imag60_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2502 'load' 'a_M_imag60_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_235 : Operation 2503 [1/2] (1.23ns)   --->   "%b_M_real_29_load = load float* %b_M_real_29_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2503 'load' 'b_M_real_29_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_235 : Operation 2504 [1/2] (1.23ns)   --->   "%b_M_imag_29_load = load float* %b_M_imag_29_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2504 'load' 'b_M_imag_29_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 236 <SV = 235> <Delay = 8.41>
ST_236 : Operation 2505 [2/4] (6.43ns)   --->   "%p_val_assign_225 = fadd float %p_val_assign_223, %p_val_assign_221" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 2505 'fadd' 'p_val_assign_225' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_236 : Operation 2506 [2/4] (6.43ns)   --->   "%p_val_assign_226 = fadd float %p_val_assign_224, %p_val_assign_222" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 2506 'fadd' 'p_val_assign_226' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_236 : Operation 2507 [2/4] (6.43ns)   --->   "%p_val_assign_227 = fsub float %ac_56, %bd_56" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2507 'fsub' 'p_val_assign_227' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_236 : Operation 2508 [2/4] (6.43ns)   --->   "%p_val_assign_228 = fadd float %bc_56, %ad_56" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2508 'fadd' 'p_val_assign_228' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_236 : Operation 2509 [2/2] (8.41ns)   --->   "%ac_57 = fmul float %a_M_real29_load, %a_M_imag60_load" [dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2509 'fmul' 'ac_57' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_236 : Operation 2510 [2/2] (8.41ns)   --->   "%ad_57 = fmul float %a_M_real29_load, %b_M_imag_29_load" [dmm_64x4096/matmult_top.cpp:18->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2510 'fmul' 'ad_57' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_236 : Operation 2511 [2/2] (8.41ns)   --->   "%bd_57 = fmul float %a_M_imag60_load, %b_M_imag_29_load" [dmm_64x4096/matmult_top.cpp:20->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2511 'fmul' 'bd_57' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_236 : Operation 2512 [2/2] (8.41ns)   --->   "%bc_57 = fmul float %a_M_imag60_load, %b_M_real_29_load" [dmm_64x4096/matmult_top.cpp:21->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2512 'fmul' 'bc_57' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 237 <SV = 236> <Delay = 8.41>
ST_237 : Operation 2513 [1/4] (6.43ns)   --->   "%p_val_assign_225 = fadd float %p_val_assign_223, %p_val_assign_221" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 2513 'fadd' 'p_val_assign_225' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_237 : Operation 2514 [1/4] (6.43ns)   --->   "%p_val_assign_226 = fadd float %p_val_assign_224, %p_val_assign_222" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 2514 'fadd' 'p_val_assign_226' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_237 : Operation 2515 [1/4] (6.43ns)   --->   "%p_val_assign_227 = fsub float %ac_56, %bd_56" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2515 'fsub' 'p_val_assign_227' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_237 : Operation 2516 [1/4] (6.43ns)   --->   "%p_val_assign_228 = fadd float %bc_56, %ad_56" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2516 'fadd' 'p_val_assign_228' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_237 : Operation 2517 [1/2] (8.41ns)   --->   "%ac_57 = fmul float %a_M_real29_load, %a_M_imag60_load" [dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2517 'fmul' 'ac_57' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_237 : Operation 2518 [1/2] (8.41ns)   --->   "%ad_57 = fmul float %a_M_real29_load, %b_M_imag_29_load" [dmm_64x4096/matmult_top.cpp:18->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2518 'fmul' 'ad_57' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_237 : Operation 2519 [1/2] (8.41ns)   --->   "%bd_57 = fmul float %a_M_imag60_load, %b_M_imag_29_load" [dmm_64x4096/matmult_top.cpp:20->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2519 'fmul' 'bd_57' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_237 : Operation 2520 [1/2] (8.41ns)   --->   "%bc_57 = fmul float %a_M_imag60_load, %b_M_real_29_load" [dmm_64x4096/matmult_top.cpp:21->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2520 'fmul' 'bc_57' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 238 <SV = 237> <Delay = 6.43>
ST_238 : Operation 2521 [1/1] (0.00ns)   --->   "%a_M_real29_addr_1 = getelementptr [32 x float]* %a_M_real29, i64 0, i64 %tmp_2" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2521 'getelementptr' 'a_M_real29_addr_1' <Predicate = true> <Delay = 0.00>
ST_238 : Operation 2522 [1/1] (0.00ns)   --->   "%a_M_imag60_addr_1 = getelementptr [32 x float]* %a_M_imag60, i64 0, i64 %tmp_2" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2522 'getelementptr' 'a_M_imag60_addr_1' <Predicate = true> <Delay = 0.00>
ST_238 : Operation 2523 [1/1] (0.00ns)   --->   "%b_M_real_29_addr_1 = getelementptr [32 x float]* %b_M_real_29, i64 0, i64 %zext_ln45_2" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2523 'getelementptr' 'b_M_real_29_addr_1' <Predicate = true> <Delay = 0.00>
ST_238 : Operation 2524 [1/1] (0.00ns)   --->   "%b_M_imag_29_addr_1 = getelementptr [32 x float]* %b_M_imag_29, i64 0, i64 %zext_ln45_2" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2524 'getelementptr' 'b_M_imag_29_addr_1' <Predicate = true> <Delay = 0.00>
ST_238 : Operation 2525 [4/4] (6.43ns)   --->   "%p_val_assign_229 = fadd float %p_val_assign_227, %p_val_assign_225" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 2525 'fadd' 'p_val_assign_229' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_238 : Operation 2526 [4/4] (6.43ns)   --->   "%p_val_assign_230 = fadd float %p_val_assign_228, %p_val_assign_226" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 2526 'fadd' 'p_val_assign_230' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_238 : Operation 2527 [4/4] (6.43ns)   --->   "%p_val_assign_231 = fsub float %ac_57, %bd_57" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2527 'fsub' 'p_val_assign_231' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_238 : Operation 2528 [4/4] (6.43ns)   --->   "%p_val_assign_232 = fadd float %bc_57, %ad_57" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2528 'fadd' 'p_val_assign_232' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_238 : Operation 2529 [2/2] (1.23ns)   --->   "%a_M_real29_load_1 = load float* %a_M_real29_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2529 'load' 'a_M_real29_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_238 : Operation 2530 [2/2] (1.23ns)   --->   "%a_M_imag60_load_1 = load float* %a_M_imag60_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2530 'load' 'a_M_imag60_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_238 : Operation 2531 [2/2] (1.23ns)   --->   "%b_M_real_29_load_1 = load float* %b_M_real_29_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2531 'load' 'b_M_real_29_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_238 : Operation 2532 [2/2] (1.23ns)   --->   "%b_M_imag_29_load_1 = load float* %b_M_imag_29_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2532 'load' 'b_M_imag_29_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 239 <SV = 238> <Delay = 6.43>
ST_239 : Operation 2533 [3/4] (6.43ns)   --->   "%p_val_assign_229 = fadd float %p_val_assign_227, %p_val_assign_225" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 2533 'fadd' 'p_val_assign_229' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_239 : Operation 2534 [3/4] (6.43ns)   --->   "%p_val_assign_230 = fadd float %p_val_assign_228, %p_val_assign_226" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 2534 'fadd' 'p_val_assign_230' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_239 : Operation 2535 [3/4] (6.43ns)   --->   "%p_val_assign_231 = fsub float %ac_57, %bd_57" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2535 'fsub' 'p_val_assign_231' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_239 : Operation 2536 [3/4] (6.43ns)   --->   "%p_val_assign_232 = fadd float %bc_57, %ad_57" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2536 'fadd' 'p_val_assign_232' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_239 : Operation 2537 [1/2] (1.23ns)   --->   "%a_M_real29_load_1 = load float* %a_M_real29_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2537 'load' 'a_M_real29_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_239 : Operation 2538 [1/2] (1.23ns)   --->   "%a_M_imag60_load_1 = load float* %a_M_imag60_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2538 'load' 'a_M_imag60_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_239 : Operation 2539 [1/2] (1.23ns)   --->   "%b_M_real_29_load_1 = load float* %b_M_real_29_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2539 'load' 'b_M_real_29_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_239 : Operation 2540 [1/2] (1.23ns)   --->   "%b_M_imag_29_load_1 = load float* %b_M_imag_29_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2540 'load' 'b_M_imag_29_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 240 <SV = 239> <Delay = 8.41>
ST_240 : Operation 2541 [2/4] (6.43ns)   --->   "%p_val_assign_229 = fadd float %p_val_assign_227, %p_val_assign_225" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 2541 'fadd' 'p_val_assign_229' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_240 : Operation 2542 [2/4] (6.43ns)   --->   "%p_val_assign_230 = fadd float %p_val_assign_228, %p_val_assign_226" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 2542 'fadd' 'p_val_assign_230' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_240 : Operation 2543 [2/4] (6.43ns)   --->   "%p_val_assign_231 = fsub float %ac_57, %bd_57" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2543 'fsub' 'p_val_assign_231' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_240 : Operation 2544 [2/4] (6.43ns)   --->   "%p_val_assign_232 = fadd float %bc_57, %ad_57" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2544 'fadd' 'p_val_assign_232' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_240 : Operation 2545 [2/2] (8.41ns)   --->   "%ac_58 = fmul float %a_M_real29_load_1, %a_M_imag60_load_1" [dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2545 'fmul' 'ac_58' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_240 : Operation 2546 [2/2] (8.41ns)   --->   "%ad_58 = fmul float %a_M_real29_load_1, %b_M_imag_29_load_1" [dmm_64x4096/matmult_top.cpp:18->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2546 'fmul' 'ad_58' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_240 : Operation 2547 [2/2] (8.41ns)   --->   "%bd_58 = fmul float %a_M_imag60_load_1, %b_M_imag_29_load_1" [dmm_64x4096/matmult_top.cpp:20->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2547 'fmul' 'bd_58' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_240 : Operation 2548 [2/2] (8.41ns)   --->   "%bc_58 = fmul float %a_M_imag60_load_1, %b_M_real_29_load_1" [dmm_64x4096/matmult_top.cpp:21->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2548 'fmul' 'bc_58' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 241 <SV = 240> <Delay = 8.41>
ST_241 : Operation 2549 [1/4] (6.43ns)   --->   "%p_val_assign_229 = fadd float %p_val_assign_227, %p_val_assign_225" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 2549 'fadd' 'p_val_assign_229' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_241 : Operation 2550 [1/4] (6.43ns)   --->   "%p_val_assign_230 = fadd float %p_val_assign_228, %p_val_assign_226" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 2550 'fadd' 'p_val_assign_230' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_241 : Operation 2551 [1/4] (6.43ns)   --->   "%p_val_assign_231 = fsub float %ac_57, %bd_57" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2551 'fsub' 'p_val_assign_231' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_241 : Operation 2552 [1/4] (6.43ns)   --->   "%p_val_assign_232 = fadd float %bc_57, %ad_57" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2552 'fadd' 'p_val_assign_232' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_241 : Operation 2553 [1/2] (8.41ns)   --->   "%ac_58 = fmul float %a_M_real29_load_1, %a_M_imag60_load_1" [dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2553 'fmul' 'ac_58' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_241 : Operation 2554 [1/2] (8.41ns)   --->   "%ad_58 = fmul float %a_M_real29_load_1, %b_M_imag_29_load_1" [dmm_64x4096/matmult_top.cpp:18->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2554 'fmul' 'ad_58' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_241 : Operation 2555 [1/2] (8.41ns)   --->   "%bd_58 = fmul float %a_M_imag60_load_1, %b_M_imag_29_load_1" [dmm_64x4096/matmult_top.cpp:20->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2555 'fmul' 'bd_58' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_241 : Operation 2556 [1/2] (8.41ns)   --->   "%bc_58 = fmul float %a_M_imag60_load_1, %b_M_real_29_load_1" [dmm_64x4096/matmult_top.cpp:21->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2556 'fmul' 'bc_58' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 242 <SV = 241> <Delay = 6.43>
ST_242 : Operation 2557 [1/1] (0.00ns)   --->   "%a_M_real30_addr = getelementptr [32 x float]* %a_M_real30, i64 0, i64 %zext_ln45_1" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2557 'getelementptr' 'a_M_real30_addr' <Predicate = true> <Delay = 0.00>
ST_242 : Operation 2558 [1/1] (0.00ns)   --->   "%a_M_imag61_addr = getelementptr [32 x float]* %a_M_imag61, i64 0, i64 %zext_ln45_1" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2558 'getelementptr' 'a_M_imag61_addr' <Predicate = true> <Delay = 0.00>
ST_242 : Operation 2559 [1/1] (0.00ns)   --->   "%b_M_real_30_addr = getelementptr [32 x float]* %b_M_real_30, i64 0, i64 %zext_ln45" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2559 'getelementptr' 'b_M_real_30_addr' <Predicate = true> <Delay = 0.00>
ST_242 : Operation 2560 [1/1] (0.00ns)   --->   "%b_M_imag_30_addr = getelementptr [32 x float]* %b_M_imag_30, i64 0, i64 %zext_ln45" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2560 'getelementptr' 'b_M_imag_30_addr' <Predicate = true> <Delay = 0.00>
ST_242 : Operation 2561 [4/4] (6.43ns)   --->   "%p_val_assign_233 = fadd float %p_val_assign_231, %p_val_assign_229" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 2561 'fadd' 'p_val_assign_233' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_242 : Operation 2562 [4/4] (6.43ns)   --->   "%p_val_assign_234 = fadd float %p_val_assign_232, %p_val_assign_230" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 2562 'fadd' 'p_val_assign_234' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_242 : Operation 2563 [4/4] (6.43ns)   --->   "%p_val_assign_235 = fsub float %ac_58, %bd_58" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2563 'fsub' 'p_val_assign_235' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_242 : Operation 2564 [4/4] (6.43ns)   --->   "%p_val_assign_236 = fadd float %bc_58, %ad_58" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2564 'fadd' 'p_val_assign_236' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_242 : Operation 2565 [2/2] (1.23ns)   --->   "%a_M_real30_load = load float* %a_M_real30_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2565 'load' 'a_M_real30_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_242 : Operation 2566 [2/2] (1.23ns)   --->   "%a_M_imag61_load = load float* %a_M_imag61_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2566 'load' 'a_M_imag61_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_242 : Operation 2567 [2/2] (1.23ns)   --->   "%b_M_real_30_load = load float* %b_M_real_30_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2567 'load' 'b_M_real_30_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_242 : Operation 2568 [2/2] (1.23ns)   --->   "%b_M_imag_30_load = load float* %b_M_imag_30_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2568 'load' 'b_M_imag_30_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 243 <SV = 242> <Delay = 6.43>
ST_243 : Operation 2569 [3/4] (6.43ns)   --->   "%p_val_assign_233 = fadd float %p_val_assign_231, %p_val_assign_229" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 2569 'fadd' 'p_val_assign_233' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_243 : Operation 2570 [3/4] (6.43ns)   --->   "%p_val_assign_234 = fadd float %p_val_assign_232, %p_val_assign_230" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 2570 'fadd' 'p_val_assign_234' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_243 : Operation 2571 [3/4] (6.43ns)   --->   "%p_val_assign_235 = fsub float %ac_58, %bd_58" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2571 'fsub' 'p_val_assign_235' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_243 : Operation 2572 [3/4] (6.43ns)   --->   "%p_val_assign_236 = fadd float %bc_58, %ad_58" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2572 'fadd' 'p_val_assign_236' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_243 : Operation 2573 [1/2] (1.23ns)   --->   "%a_M_real30_load = load float* %a_M_real30_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2573 'load' 'a_M_real30_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_243 : Operation 2574 [1/2] (1.23ns)   --->   "%a_M_imag61_load = load float* %a_M_imag61_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2574 'load' 'a_M_imag61_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_243 : Operation 2575 [1/2] (1.23ns)   --->   "%b_M_real_30_load = load float* %b_M_real_30_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2575 'load' 'b_M_real_30_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_243 : Operation 2576 [1/2] (1.23ns)   --->   "%b_M_imag_30_load = load float* %b_M_imag_30_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2576 'load' 'b_M_imag_30_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 244 <SV = 243> <Delay = 8.41>
ST_244 : Operation 2577 [2/4] (6.43ns)   --->   "%p_val_assign_233 = fadd float %p_val_assign_231, %p_val_assign_229" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 2577 'fadd' 'p_val_assign_233' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_244 : Operation 2578 [2/4] (6.43ns)   --->   "%p_val_assign_234 = fadd float %p_val_assign_232, %p_val_assign_230" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 2578 'fadd' 'p_val_assign_234' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_244 : Operation 2579 [2/4] (6.43ns)   --->   "%p_val_assign_235 = fsub float %ac_58, %bd_58" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2579 'fsub' 'p_val_assign_235' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_244 : Operation 2580 [2/4] (6.43ns)   --->   "%p_val_assign_236 = fadd float %bc_58, %ad_58" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2580 'fadd' 'p_val_assign_236' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_244 : Operation 2581 [2/2] (8.41ns)   --->   "%ac_59 = fmul float %a_M_real30_load, %a_M_imag61_load" [dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2581 'fmul' 'ac_59' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_244 : Operation 2582 [2/2] (8.41ns)   --->   "%ad_59 = fmul float %a_M_real30_load, %b_M_imag_30_load" [dmm_64x4096/matmult_top.cpp:18->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2582 'fmul' 'ad_59' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_244 : Operation 2583 [2/2] (8.41ns)   --->   "%bd_59 = fmul float %a_M_imag61_load, %b_M_imag_30_load" [dmm_64x4096/matmult_top.cpp:20->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2583 'fmul' 'bd_59' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_244 : Operation 2584 [2/2] (8.41ns)   --->   "%bc_59 = fmul float %a_M_imag61_load, %b_M_real_30_load" [dmm_64x4096/matmult_top.cpp:21->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2584 'fmul' 'bc_59' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 245 <SV = 244> <Delay = 8.41>
ST_245 : Operation 2585 [1/4] (6.43ns)   --->   "%p_val_assign_233 = fadd float %p_val_assign_231, %p_val_assign_229" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 2585 'fadd' 'p_val_assign_233' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_245 : Operation 2586 [1/4] (6.43ns)   --->   "%p_val_assign_234 = fadd float %p_val_assign_232, %p_val_assign_230" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 2586 'fadd' 'p_val_assign_234' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_245 : Operation 2587 [1/4] (6.43ns)   --->   "%p_val_assign_235 = fsub float %ac_58, %bd_58" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2587 'fsub' 'p_val_assign_235' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_245 : Operation 2588 [1/4] (6.43ns)   --->   "%p_val_assign_236 = fadd float %bc_58, %ad_58" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2588 'fadd' 'p_val_assign_236' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_245 : Operation 2589 [1/2] (8.41ns)   --->   "%ac_59 = fmul float %a_M_real30_load, %a_M_imag61_load" [dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2589 'fmul' 'ac_59' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_245 : Operation 2590 [1/2] (8.41ns)   --->   "%ad_59 = fmul float %a_M_real30_load, %b_M_imag_30_load" [dmm_64x4096/matmult_top.cpp:18->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2590 'fmul' 'ad_59' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_245 : Operation 2591 [1/2] (8.41ns)   --->   "%bd_59 = fmul float %a_M_imag61_load, %b_M_imag_30_load" [dmm_64x4096/matmult_top.cpp:20->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2591 'fmul' 'bd_59' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_245 : Operation 2592 [1/2] (8.41ns)   --->   "%bc_59 = fmul float %a_M_imag61_load, %b_M_real_30_load" [dmm_64x4096/matmult_top.cpp:21->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2592 'fmul' 'bc_59' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 246 <SV = 245> <Delay = 6.43>
ST_246 : Operation 2593 [1/1] (0.00ns)   --->   "%a_M_real30_addr_1 = getelementptr [32 x float]* %a_M_real30, i64 0, i64 %tmp_2" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2593 'getelementptr' 'a_M_real30_addr_1' <Predicate = true> <Delay = 0.00>
ST_246 : Operation 2594 [1/1] (0.00ns)   --->   "%a_M_imag61_addr_1 = getelementptr [32 x float]* %a_M_imag61, i64 0, i64 %tmp_2" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2594 'getelementptr' 'a_M_imag61_addr_1' <Predicate = true> <Delay = 0.00>
ST_246 : Operation 2595 [1/1] (0.00ns)   --->   "%b_M_real_30_addr_1 = getelementptr [32 x float]* %b_M_real_30, i64 0, i64 %zext_ln45_2" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2595 'getelementptr' 'b_M_real_30_addr_1' <Predicate = true> <Delay = 0.00>
ST_246 : Operation 2596 [1/1] (0.00ns)   --->   "%b_M_imag_30_addr_1 = getelementptr [32 x float]* %b_M_imag_30, i64 0, i64 %zext_ln45_2" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2596 'getelementptr' 'b_M_imag_30_addr_1' <Predicate = true> <Delay = 0.00>
ST_246 : Operation 2597 [4/4] (6.43ns)   --->   "%p_val_assign_237 = fadd float %p_val_assign_235, %p_val_assign_233" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 2597 'fadd' 'p_val_assign_237' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_246 : Operation 2598 [4/4] (6.43ns)   --->   "%p_val_assign_238 = fadd float %p_val_assign_236, %p_val_assign_234" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 2598 'fadd' 'p_val_assign_238' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_246 : Operation 2599 [4/4] (6.43ns)   --->   "%p_val_assign_239 = fsub float %ac_59, %bd_59" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2599 'fsub' 'p_val_assign_239' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_246 : Operation 2600 [4/4] (6.43ns)   --->   "%p_val_assign_240 = fadd float %bc_59, %ad_59" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2600 'fadd' 'p_val_assign_240' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_246 : Operation 2601 [2/2] (1.23ns)   --->   "%a_M_real30_load_1 = load float* %a_M_real30_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2601 'load' 'a_M_real30_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_246 : Operation 2602 [2/2] (1.23ns)   --->   "%a_M_imag61_load_1 = load float* %a_M_imag61_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2602 'load' 'a_M_imag61_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_246 : Operation 2603 [2/2] (1.23ns)   --->   "%b_M_real_30_load_1 = load float* %b_M_real_30_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2603 'load' 'b_M_real_30_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_246 : Operation 2604 [2/2] (1.23ns)   --->   "%b_M_imag_30_load_1 = load float* %b_M_imag_30_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2604 'load' 'b_M_imag_30_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 247 <SV = 246> <Delay = 6.43>
ST_247 : Operation 2605 [3/4] (6.43ns)   --->   "%p_val_assign_237 = fadd float %p_val_assign_235, %p_val_assign_233" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 2605 'fadd' 'p_val_assign_237' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_247 : Operation 2606 [3/4] (6.43ns)   --->   "%p_val_assign_238 = fadd float %p_val_assign_236, %p_val_assign_234" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 2606 'fadd' 'p_val_assign_238' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_247 : Operation 2607 [3/4] (6.43ns)   --->   "%p_val_assign_239 = fsub float %ac_59, %bd_59" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2607 'fsub' 'p_val_assign_239' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_247 : Operation 2608 [3/4] (6.43ns)   --->   "%p_val_assign_240 = fadd float %bc_59, %ad_59" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2608 'fadd' 'p_val_assign_240' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_247 : Operation 2609 [1/2] (1.23ns)   --->   "%a_M_real30_load_1 = load float* %a_M_real30_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2609 'load' 'a_M_real30_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_247 : Operation 2610 [1/2] (1.23ns)   --->   "%a_M_imag61_load_1 = load float* %a_M_imag61_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2610 'load' 'a_M_imag61_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_247 : Operation 2611 [1/2] (1.23ns)   --->   "%b_M_real_30_load_1 = load float* %b_M_real_30_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2611 'load' 'b_M_real_30_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_247 : Operation 2612 [1/2] (1.23ns)   --->   "%b_M_imag_30_load_1 = load float* %b_M_imag_30_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2612 'load' 'b_M_imag_30_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 248 <SV = 247> <Delay = 8.41>
ST_248 : Operation 2613 [2/4] (6.43ns)   --->   "%p_val_assign_237 = fadd float %p_val_assign_235, %p_val_assign_233" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 2613 'fadd' 'p_val_assign_237' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_248 : Operation 2614 [2/4] (6.43ns)   --->   "%p_val_assign_238 = fadd float %p_val_assign_236, %p_val_assign_234" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 2614 'fadd' 'p_val_assign_238' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_248 : Operation 2615 [2/4] (6.43ns)   --->   "%p_val_assign_239 = fsub float %ac_59, %bd_59" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2615 'fsub' 'p_val_assign_239' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_248 : Operation 2616 [2/4] (6.43ns)   --->   "%p_val_assign_240 = fadd float %bc_59, %ad_59" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2616 'fadd' 'p_val_assign_240' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_248 : Operation 2617 [2/2] (8.41ns)   --->   "%ac_60 = fmul float %a_M_real30_load_1, %a_M_imag61_load_1" [dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2617 'fmul' 'ac_60' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_248 : Operation 2618 [2/2] (8.41ns)   --->   "%ad_60 = fmul float %a_M_real30_load_1, %b_M_imag_30_load_1" [dmm_64x4096/matmult_top.cpp:18->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2618 'fmul' 'ad_60' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_248 : Operation 2619 [2/2] (8.41ns)   --->   "%bd_60 = fmul float %a_M_imag61_load_1, %b_M_imag_30_load_1" [dmm_64x4096/matmult_top.cpp:20->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2619 'fmul' 'bd_60' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_248 : Operation 2620 [2/2] (8.41ns)   --->   "%bc_60 = fmul float %a_M_imag61_load_1, %b_M_real_30_load_1" [dmm_64x4096/matmult_top.cpp:21->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2620 'fmul' 'bc_60' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 249 <SV = 248> <Delay = 8.41>
ST_249 : Operation 2621 [1/4] (6.43ns)   --->   "%p_val_assign_237 = fadd float %p_val_assign_235, %p_val_assign_233" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 2621 'fadd' 'p_val_assign_237' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_249 : Operation 2622 [1/4] (6.43ns)   --->   "%p_val_assign_238 = fadd float %p_val_assign_236, %p_val_assign_234" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 2622 'fadd' 'p_val_assign_238' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_249 : Operation 2623 [1/4] (6.43ns)   --->   "%p_val_assign_239 = fsub float %ac_59, %bd_59" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2623 'fsub' 'p_val_assign_239' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_249 : Operation 2624 [1/4] (6.43ns)   --->   "%p_val_assign_240 = fadd float %bc_59, %ad_59" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2624 'fadd' 'p_val_assign_240' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_249 : Operation 2625 [1/2] (8.41ns)   --->   "%ac_60 = fmul float %a_M_real30_load_1, %a_M_imag61_load_1" [dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2625 'fmul' 'ac_60' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_249 : Operation 2626 [1/2] (8.41ns)   --->   "%ad_60 = fmul float %a_M_real30_load_1, %b_M_imag_30_load_1" [dmm_64x4096/matmult_top.cpp:18->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2626 'fmul' 'ad_60' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_249 : Operation 2627 [1/2] (8.41ns)   --->   "%bd_60 = fmul float %a_M_imag61_load_1, %b_M_imag_30_load_1" [dmm_64x4096/matmult_top.cpp:20->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2627 'fmul' 'bd_60' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_249 : Operation 2628 [1/2] (8.41ns)   --->   "%bc_60 = fmul float %a_M_imag61_load_1, %b_M_real_30_load_1" [dmm_64x4096/matmult_top.cpp:21->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2628 'fmul' 'bc_60' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 250 <SV = 249> <Delay = 6.43>
ST_250 : Operation 2629 [1/1] (0.00ns)   --->   "%a_M_real31_addr = getelementptr [32 x float]* %a_M_real31, i64 0, i64 %zext_ln45_1" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2629 'getelementptr' 'a_M_real31_addr' <Predicate = true> <Delay = 0.00>
ST_250 : Operation 2630 [1/1] (0.00ns)   --->   "%a_M_imag62_addr = getelementptr [32 x float]* %a_M_imag62, i64 0, i64 %zext_ln45_1" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2630 'getelementptr' 'a_M_imag62_addr' <Predicate = true> <Delay = 0.00>
ST_250 : Operation 2631 [1/1] (0.00ns)   --->   "%b_M_real_31_addr = getelementptr [32 x float]* %b_M_real_31, i64 0, i64 %zext_ln45" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2631 'getelementptr' 'b_M_real_31_addr' <Predicate = true> <Delay = 0.00>
ST_250 : Operation 2632 [1/1] (0.00ns)   --->   "%b_M_imag_31_addr = getelementptr [32 x float]* %b_M_imag_31, i64 0, i64 %zext_ln45" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2632 'getelementptr' 'b_M_imag_31_addr' <Predicate = true> <Delay = 0.00>
ST_250 : Operation 2633 [4/4] (6.43ns)   --->   "%p_val_assign_241 = fadd float %p_val_assign_239, %p_val_assign_237" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 2633 'fadd' 'p_val_assign_241' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_250 : Operation 2634 [4/4] (6.43ns)   --->   "%p_val_assign_242 = fadd float %p_val_assign_240, %p_val_assign_238" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 2634 'fadd' 'p_val_assign_242' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_250 : Operation 2635 [4/4] (6.43ns)   --->   "%p_val_assign_243 = fsub float %ac_60, %bd_60" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2635 'fsub' 'p_val_assign_243' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_250 : Operation 2636 [4/4] (6.43ns)   --->   "%p_val_assign_244 = fadd float %bc_60, %ad_60" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2636 'fadd' 'p_val_assign_244' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_250 : Operation 2637 [2/2] (1.23ns)   --->   "%a_M_real31_load = load float* %a_M_real31_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2637 'load' 'a_M_real31_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_250 : Operation 2638 [2/2] (1.23ns)   --->   "%a_M_imag62_load = load float* %a_M_imag62_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2638 'load' 'a_M_imag62_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_250 : Operation 2639 [2/2] (1.23ns)   --->   "%b_M_real_31_load = load float* %b_M_real_31_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2639 'load' 'b_M_real_31_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_250 : Operation 2640 [2/2] (1.23ns)   --->   "%b_M_imag_31_load = load float* %b_M_imag_31_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2640 'load' 'b_M_imag_31_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 251 <SV = 250> <Delay = 6.43>
ST_251 : Operation 2641 [3/4] (6.43ns)   --->   "%p_val_assign_241 = fadd float %p_val_assign_239, %p_val_assign_237" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 2641 'fadd' 'p_val_assign_241' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_251 : Operation 2642 [3/4] (6.43ns)   --->   "%p_val_assign_242 = fadd float %p_val_assign_240, %p_val_assign_238" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 2642 'fadd' 'p_val_assign_242' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_251 : Operation 2643 [3/4] (6.43ns)   --->   "%p_val_assign_243 = fsub float %ac_60, %bd_60" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2643 'fsub' 'p_val_assign_243' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_251 : Operation 2644 [3/4] (6.43ns)   --->   "%p_val_assign_244 = fadd float %bc_60, %ad_60" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2644 'fadd' 'p_val_assign_244' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_251 : Operation 2645 [1/2] (1.23ns)   --->   "%a_M_real31_load = load float* %a_M_real31_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2645 'load' 'a_M_real31_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_251 : Operation 2646 [1/2] (1.23ns)   --->   "%a_M_imag62_load = load float* %a_M_imag62_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2646 'load' 'a_M_imag62_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_251 : Operation 2647 [1/2] (1.23ns)   --->   "%b_M_real_31_load = load float* %b_M_real_31_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2647 'load' 'b_M_real_31_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_251 : Operation 2648 [1/2] (1.23ns)   --->   "%b_M_imag_31_load = load float* %b_M_imag_31_addr, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2648 'load' 'b_M_imag_31_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 252 <SV = 251> <Delay = 8.41>
ST_252 : Operation 2649 [2/4] (6.43ns)   --->   "%p_val_assign_241 = fadd float %p_val_assign_239, %p_val_assign_237" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 2649 'fadd' 'p_val_assign_241' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_252 : Operation 2650 [2/4] (6.43ns)   --->   "%p_val_assign_242 = fadd float %p_val_assign_240, %p_val_assign_238" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 2650 'fadd' 'p_val_assign_242' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_252 : Operation 2651 [2/4] (6.43ns)   --->   "%p_val_assign_243 = fsub float %ac_60, %bd_60" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2651 'fsub' 'p_val_assign_243' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_252 : Operation 2652 [2/4] (6.43ns)   --->   "%p_val_assign_244 = fadd float %bc_60, %ad_60" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2652 'fadd' 'p_val_assign_244' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_252 : Operation 2653 [2/2] (8.41ns)   --->   "%ac_61 = fmul float %a_M_real31_load, %a_M_imag62_load" [dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2653 'fmul' 'ac_61' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_252 : Operation 2654 [2/2] (8.41ns)   --->   "%ad_61 = fmul float %a_M_real31_load, %b_M_imag_31_load" [dmm_64x4096/matmult_top.cpp:18->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2654 'fmul' 'ad_61' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_252 : Operation 2655 [2/2] (8.41ns)   --->   "%bd_61 = fmul float %a_M_imag62_load, %b_M_imag_31_load" [dmm_64x4096/matmult_top.cpp:20->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2655 'fmul' 'bd_61' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_252 : Operation 2656 [2/2] (8.41ns)   --->   "%bc_61 = fmul float %a_M_imag62_load, %b_M_real_31_load" [dmm_64x4096/matmult_top.cpp:21->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2656 'fmul' 'bc_61' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 253 <SV = 252> <Delay = 8.41>
ST_253 : Operation 2657 [1/4] (6.43ns)   --->   "%p_val_assign_241 = fadd float %p_val_assign_239, %p_val_assign_237" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 2657 'fadd' 'p_val_assign_241' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_253 : Operation 2658 [1/4] (6.43ns)   --->   "%p_val_assign_242 = fadd float %p_val_assign_240, %p_val_assign_238" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 2658 'fadd' 'p_val_assign_242' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_253 : Operation 2659 [1/4] (6.43ns)   --->   "%p_val_assign_243 = fsub float %ac_60, %bd_60" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2659 'fsub' 'p_val_assign_243' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_253 : Operation 2660 [1/4] (6.43ns)   --->   "%p_val_assign_244 = fadd float %bc_60, %ad_60" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2660 'fadd' 'p_val_assign_244' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_253 : Operation 2661 [1/2] (8.41ns)   --->   "%ac_61 = fmul float %a_M_real31_load, %a_M_imag62_load" [dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2661 'fmul' 'ac_61' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_253 : Operation 2662 [1/2] (8.41ns)   --->   "%ad_61 = fmul float %a_M_real31_load, %b_M_imag_31_load" [dmm_64x4096/matmult_top.cpp:18->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2662 'fmul' 'ad_61' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_253 : Operation 2663 [1/2] (8.41ns)   --->   "%bd_61 = fmul float %a_M_imag62_load, %b_M_imag_31_load" [dmm_64x4096/matmult_top.cpp:20->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2663 'fmul' 'bd_61' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_253 : Operation 2664 [1/2] (8.41ns)   --->   "%bc_61 = fmul float %a_M_imag62_load, %b_M_real_31_load" [dmm_64x4096/matmult_top.cpp:21->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2664 'fmul' 'bc_61' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 254 <SV = 253> <Delay = 6.43>
ST_254 : Operation 2665 [1/1] (0.00ns)   --->   "%a_M_real31_addr_1 = getelementptr [32 x float]* %a_M_real31, i64 0, i64 %tmp_2" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2665 'getelementptr' 'a_M_real31_addr_1' <Predicate = true> <Delay = 0.00>
ST_254 : Operation 2666 [1/1] (0.00ns)   --->   "%a_M_imag62_addr_1 = getelementptr [32 x float]* %a_M_imag62, i64 0, i64 %tmp_2" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2666 'getelementptr' 'a_M_imag62_addr_1' <Predicate = true> <Delay = 0.00>
ST_254 : Operation 2667 [1/1] (0.00ns)   --->   "%b_M_real_31_addr_1 = getelementptr [32 x float]* %b_M_real_31, i64 0, i64 %zext_ln45_2" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2667 'getelementptr' 'b_M_real_31_addr_1' <Predicate = true> <Delay = 0.00>
ST_254 : Operation 2668 [1/1] (0.00ns)   --->   "%b_M_imag_31_addr_1 = getelementptr [32 x float]* %b_M_imag_31, i64 0, i64 %zext_ln45_2" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2668 'getelementptr' 'b_M_imag_31_addr_1' <Predicate = true> <Delay = 0.00>
ST_254 : Operation 2669 [4/4] (6.43ns)   --->   "%p_val_assign_245 = fadd float %p_val_assign_243, %p_val_assign_241" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 2669 'fadd' 'p_val_assign_245' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_254 : Operation 2670 [4/4] (6.43ns)   --->   "%p_val_assign_246 = fadd float %p_val_assign_244, %p_val_assign_242" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 2670 'fadd' 'p_val_assign_246' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_254 : Operation 2671 [4/4] (6.43ns)   --->   "%p_val_assign_247 = fsub float %ac_61, %bd_61" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2671 'fsub' 'p_val_assign_247' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_254 : Operation 2672 [4/4] (6.43ns)   --->   "%p_val_assign_248 = fadd float %bc_61, %ad_61" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2672 'fadd' 'p_val_assign_248' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_254 : Operation 2673 [2/2] (1.23ns)   --->   "%a_M_real31_load_1 = load float* %a_M_real31_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2673 'load' 'a_M_real31_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_254 : Operation 2674 [2/2] (1.23ns)   --->   "%a_M_imag62_load_1 = load float* %a_M_imag62_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2674 'load' 'a_M_imag62_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_254 : Operation 2675 [2/2] (1.23ns)   --->   "%b_M_real_31_load_1 = load float* %b_M_real_31_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2675 'load' 'b_M_real_31_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_254 : Operation 2676 [2/2] (1.23ns)   --->   "%b_M_imag_31_load_1 = load float* %b_M_imag_31_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2676 'load' 'b_M_imag_31_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 255 <SV = 254> <Delay = 6.43>
ST_255 : Operation 2677 [3/4] (6.43ns)   --->   "%p_val_assign_245 = fadd float %p_val_assign_243, %p_val_assign_241" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 2677 'fadd' 'p_val_assign_245' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_255 : Operation 2678 [3/4] (6.43ns)   --->   "%p_val_assign_246 = fadd float %p_val_assign_244, %p_val_assign_242" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 2678 'fadd' 'p_val_assign_246' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_255 : Operation 2679 [3/4] (6.43ns)   --->   "%p_val_assign_247 = fsub float %ac_61, %bd_61" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2679 'fsub' 'p_val_assign_247' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_255 : Operation 2680 [3/4] (6.43ns)   --->   "%p_val_assign_248 = fadd float %bc_61, %ad_61" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2680 'fadd' 'p_val_assign_248' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_255 : Operation 2681 [1/2] (1.23ns)   --->   "%a_M_real31_load_1 = load float* %a_M_real31_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2681 'load' 'a_M_real31_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_255 : Operation 2682 [1/2] (1.23ns)   --->   "%a_M_imag62_load_1 = load float* %a_M_imag62_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2682 'load' 'a_M_imag62_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_255 : Operation 2683 [1/2] (1.23ns)   --->   "%b_M_real_31_load_1 = load float* %b_M_real_31_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2683 'load' 'b_M_real_31_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_255 : Operation 2684 [1/2] (1.23ns)   --->   "%b_M_imag_31_load_1 = load float* %b_M_imag_31_addr_1, align 4" [dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2684 'load' 'b_M_imag_31_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 256 <SV = 255> <Delay = 8.41>
ST_256 : Operation 2685 [2/4] (6.43ns)   --->   "%p_val_assign_245 = fadd float %p_val_assign_243, %p_val_assign_241" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 2685 'fadd' 'p_val_assign_245' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_256 : Operation 2686 [2/4] (6.43ns)   --->   "%p_val_assign_246 = fadd float %p_val_assign_244, %p_val_assign_242" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 2686 'fadd' 'p_val_assign_246' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_256 : Operation 2687 [2/4] (6.43ns)   --->   "%p_val_assign_247 = fsub float %ac_61, %bd_61" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2687 'fsub' 'p_val_assign_247' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_256 : Operation 2688 [2/4] (6.43ns)   --->   "%p_val_assign_248 = fadd float %bc_61, %ad_61" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2688 'fadd' 'p_val_assign_248' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_256 : Operation 2689 [2/2] (8.41ns)   --->   "%ac_62 = fmul float %a_M_real31_load_1, %a_M_imag62_load_1" [dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2689 'fmul' 'ac_62' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_256 : Operation 2690 [2/2] (8.41ns)   --->   "%ad_62 = fmul float %a_M_real31_load_1, %b_M_imag_31_load_1" [dmm_64x4096/matmult_top.cpp:18->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2690 'fmul' 'ad_62' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_256 : Operation 2691 [2/2] (8.41ns)   --->   "%bd_62 = fmul float %a_M_imag62_load_1, %b_M_imag_31_load_1" [dmm_64x4096/matmult_top.cpp:20->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2691 'fmul' 'bd_62' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_256 : Operation 2692 [2/2] (8.41ns)   --->   "%bc_62 = fmul float %a_M_imag62_load_1, %b_M_real_31_load_1" [dmm_64x4096/matmult_top.cpp:21->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2692 'fmul' 'bc_62' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 257 <SV = 256> <Delay = 8.41>
ST_257 : Operation 2693 [1/4] (6.43ns)   --->   "%p_val_assign_245 = fadd float %p_val_assign_243, %p_val_assign_241" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 2693 'fadd' 'p_val_assign_245' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_257 : Operation 2694 [1/4] (6.43ns)   --->   "%p_val_assign_246 = fadd float %p_val_assign_244, %p_val_assign_242" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 2694 'fadd' 'p_val_assign_246' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_257 : Operation 2695 [1/4] (6.43ns)   --->   "%p_val_assign_247 = fsub float %ac_61, %bd_61" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2695 'fsub' 'p_val_assign_247' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_257 : Operation 2696 [1/4] (6.43ns)   --->   "%p_val_assign_248 = fadd float %bc_61, %ad_61" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2696 'fadd' 'p_val_assign_248' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_257 : Operation 2697 [1/2] (8.41ns)   --->   "%ac_62 = fmul float %a_M_real31_load_1, %a_M_imag62_load_1" [dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2697 'fmul' 'ac_62' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_257 : Operation 2698 [1/2] (8.41ns)   --->   "%ad_62 = fmul float %a_M_real31_load_1, %b_M_imag_31_load_1" [dmm_64x4096/matmult_top.cpp:18->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2698 'fmul' 'ad_62' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_257 : Operation 2699 [1/2] (8.41ns)   --->   "%bd_62 = fmul float %a_M_imag62_load_1, %b_M_imag_31_load_1" [dmm_64x4096/matmult_top.cpp:20->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2699 'fmul' 'bd_62' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_257 : Operation 2700 [1/2] (8.41ns)   --->   "%bc_62 = fmul float %a_M_imag62_load_1, %b_M_real_31_load_1" [dmm_64x4096/matmult_top.cpp:21->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2700 'fmul' 'bc_62' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 258 <SV = 257> <Delay = 6.43>
ST_258 : Operation 2701 [4/4] (6.43ns)   --->   "%p_val_assign_249 = fadd float %p_val_assign_247, %p_val_assign_245" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 2701 'fadd' 'p_val_assign_249' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_258 : Operation 2702 [4/4] (6.43ns)   --->   "%p_val_assign_250 = fadd float %p_val_assign_248, %p_val_assign_246" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 2702 'fadd' 'p_val_assign_250' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_258 : Operation 2703 [4/4] (6.43ns)   --->   "%p_val_assign_251 = fsub float %ac_62, %bd_62" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2703 'fsub' 'p_val_assign_251' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_258 : Operation 2704 [4/4] (6.43ns)   --->   "%p_val_assign_252 = fadd float %bc_62, %ad_62" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2704 'fadd' 'p_val_assign_252' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 259 <SV = 258> <Delay = 6.43>
ST_259 : Operation 2705 [3/4] (6.43ns)   --->   "%p_val_assign_249 = fadd float %p_val_assign_247, %p_val_assign_245" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 2705 'fadd' 'p_val_assign_249' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_259 : Operation 2706 [3/4] (6.43ns)   --->   "%p_val_assign_250 = fadd float %p_val_assign_248, %p_val_assign_246" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 2706 'fadd' 'p_val_assign_250' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_259 : Operation 2707 [3/4] (6.43ns)   --->   "%p_val_assign_251 = fsub float %ac_62, %bd_62" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2707 'fsub' 'p_val_assign_251' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_259 : Operation 2708 [3/4] (6.43ns)   --->   "%p_val_assign_252 = fadd float %bc_62, %ad_62" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2708 'fadd' 'p_val_assign_252' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 260 <SV = 259> <Delay = 6.43>
ST_260 : Operation 2709 [2/4] (6.43ns)   --->   "%p_val_assign_249 = fadd float %p_val_assign_247, %p_val_assign_245" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 2709 'fadd' 'p_val_assign_249' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_260 : Operation 2710 [2/4] (6.43ns)   --->   "%p_val_assign_250 = fadd float %p_val_assign_248, %p_val_assign_246" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 2710 'fadd' 'p_val_assign_250' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_260 : Operation 2711 [2/4] (6.43ns)   --->   "%p_val_assign_251 = fsub float %ac_62, %bd_62" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2711 'fsub' 'p_val_assign_251' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_260 : Operation 2712 [2/4] (6.43ns)   --->   "%p_val_assign_252 = fadd float %bc_62, %ad_62" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2712 'fadd' 'p_val_assign_252' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 261 <SV = 260> <Delay = 6.43>
ST_261 : Operation 2713 [1/4] (6.43ns)   --->   "%p_val_assign_249 = fadd float %p_val_assign_247, %p_val_assign_245" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 2713 'fadd' 'p_val_assign_249' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_261 : Operation 2714 [1/4] (6.43ns)   --->   "%p_val_assign_250 = fadd float %p_val_assign_248, %p_val_assign_246" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 2714 'fadd' 'p_val_assign_250' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_261 : Operation 2715 [1/4] (6.43ns)   --->   "%p_val_assign_251 = fsub float %ac_62, %bd_62" [dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2715 'fsub' 'p_val_assign_251' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_261 : Operation 2716 [1/4] (6.43ns)   --->   "%p_val_assign_252 = fadd float %bc_62, %ad_62" [dmm_64x4096/matmult_top.cpp:24->dmm_64x4096/matmult_top.cpp:45]   --->   Operation 2716 'fadd' 'p_val_assign_252' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 262 <SV = 261> <Delay = 6.43>
ST_262 : Operation 2717 [4/4] (6.43ns)   --->   "%p_val_assign_253 = fadd float %p_val_assign_251, %p_val_assign_249" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 2717 'fadd' 'p_val_assign_253' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_262 : Operation 2718 [4/4] (6.43ns)   --->   "%p_val_assign_254 = fadd float %p_val_assign_252, %p_val_assign_250" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 2718 'fadd' 'p_val_assign_254' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 263 <SV = 262> <Delay = 6.43>
ST_263 : Operation 2719 [3/4] (6.43ns)   --->   "%p_val_assign_253 = fadd float %p_val_assign_251, %p_val_assign_249" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 2719 'fadd' 'p_val_assign_253' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_263 : Operation 2720 [3/4] (6.43ns)   --->   "%p_val_assign_254 = fadd float %p_val_assign_252, %p_val_assign_250" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 2720 'fadd' 'p_val_assign_254' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 264 <SV = 263> <Delay = 6.43>
ST_264 : Operation 2721 [2/4] (6.43ns)   --->   "%p_val_assign_253 = fadd float %p_val_assign_251, %p_val_assign_249" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 2721 'fadd' 'p_val_assign_253' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_264 : Operation 2722 [2/4] (6.43ns)   --->   "%p_val_assign_254 = fadd float %p_val_assign_252, %p_val_assign_250" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 2722 'fadd' 'p_val_assign_254' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_264 : Operation 2723 [1/1] (0.00ns)   --->   "br label %L1_end" [dmm_64x4096/matmult_top.cpp:49]   --->   Operation 2723 'br' <Predicate = (trunc_ln49_1 == 6)> <Delay = 0.00>
ST_264 : Operation 2724 [1/1] (0.00ns)   --->   "br label %L1_end" [dmm_64x4096/matmult_top.cpp:49]   --->   Operation 2724 'br' <Predicate = (trunc_ln49_1 == 5)> <Delay = 0.00>
ST_264 : Operation 2725 [1/1] (0.00ns)   --->   "br label %L1_end" [dmm_64x4096/matmult_top.cpp:49]   --->   Operation 2725 'br' <Predicate = (trunc_ln49_1 == 4)> <Delay = 0.00>
ST_264 : Operation 2726 [1/1] (0.00ns)   --->   "br label %L1_end" [dmm_64x4096/matmult_top.cpp:49]   --->   Operation 2726 'br' <Predicate = (trunc_ln49_1 == 3)> <Delay = 0.00>
ST_264 : Operation 2727 [1/1] (0.00ns)   --->   "br label %L1_end" [dmm_64x4096/matmult_top.cpp:49]   --->   Operation 2727 'br' <Predicate = (trunc_ln49_1 == 2)> <Delay = 0.00>
ST_264 : Operation 2728 [1/1] (0.00ns)   --->   "br label %L1_end" [dmm_64x4096/matmult_top.cpp:49]   --->   Operation 2728 'br' <Predicate = (trunc_ln49_1 == 1)> <Delay = 0.00>
ST_264 : Operation 2729 [1/1] (0.00ns)   --->   "br label %L1_end" [dmm_64x4096/matmult_top.cpp:49]   --->   Operation 2729 'br' <Predicate = (trunc_ln49_1 == 0)> <Delay = 0.00>
ST_264 : Operation 2730 [1/1] (0.00ns)   --->   "br label %L1_end" [dmm_64x4096/matmult_top.cpp:49]   --->   Operation 2730 'br' <Predicate = (trunc_ln49_1 != 0 & trunc_ln49_1 != 1 & trunc_ln49_1 != 2 & trunc_ln49_1 != 3 & trunc_ln49_1 != 4 & trunc_ln49_1 != 5 & trunc_ln49_1 != 6)> <Delay = 0.00>

State 265 <SV = 264> <Delay = 6.88>
ST_265 : Operation 2731 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([3 x i8]* @p_str7) nounwind" [dmm_64x4096/matmult_top.cpp:40]   --->   Operation 2731 'specloopname' <Predicate = true> <Delay = 0.00>
ST_265 : Operation 2732 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [dmm_64x4096/matmult_top.cpp:41]   --->   Operation 2732 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_265 : Operation 2733 [1/4] (6.43ns)   --->   "%p_val_assign_253 = fadd float %p_val_assign_251, %p_val_assign_249" [dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 2733 'fadd' 'p_val_assign_253' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_265 : Operation 2734 [1/4] (6.43ns)   --->   "%p_val_assign_254 = fadd float %p_val_assign_252, %p_val_assign_250" [dmm_64x4096/matmult_top.cpp:33->dmm_64x4096/matmult_top.cpp:46]   --->   Operation 2734 'fadd' 'p_val_assign_254' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_265 : Operation 2735 [1/1] (0.00ns)   --->   "%out_M_real1307_059_1 = load float* %out_M_real1307_059" [dmm_64x4096/matmult_top.cpp:49]   --->   Operation 2735 'load' 'out_M_real1307_059_1' <Predicate = (trunc_ln49_1 == 6 & !trunc_ln49)> <Delay = 0.00>
ST_265 : Operation 2736 [1/1] (0.00ns)   --->   "%write_flag41_0_load = load i1* %write_flag41_0" [dmm_64x4096/matmult_top.cpp:49]   --->   Operation 2736 'load' 'write_flag41_0_load' <Predicate = (trunc_ln49_1 == 6)> <Delay = 0.00>
ST_265 : Operation 2737 [1/1] (0.00ns)   --->   "%out_M_real130_060_l_1 = load float* %out_M_real130_060" [dmm_64x4096/matmult_top.cpp:49]   --->   Operation 2737 'load' 'out_M_real130_060_l_1' <Predicate = (trunc_ln49_1 == 6 & trunc_ln49)> <Delay = 0.00>
ST_265 : Operation 2738 [1/1] (0.00ns)   --->   "%write_flag38_0_load = load i1* %write_flag38_0" [dmm_64x4096/matmult_top.cpp:49]   --->   Operation 2738 'load' 'write_flag38_0_load' <Predicate = (trunc_ln49_1 == 6)> <Delay = 0.00>
ST_265 : Operation 2739 [1/1] (0.00ns) (grouped into LUT with out node or_ln49_14)   --->   "%xor_ln49_7 = xor i1 %trunc_ln49, true" [dmm_64x4096/matmult_top.cpp:49]   --->   Operation 2739 'xor' 'xor_ln49_7' <Predicate = (trunc_ln49_1 == 6)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_265 : Operation 2740 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln49_14 = or i1 %write_flag38_0_load, %xor_ln49_7" [dmm_64x4096/matmult_top.cpp:49]   --->   Operation 2740 'or' 'or_ln49_14' <Predicate = (trunc_ln49_1 == 6)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_265 : Operation 2741 [1/1] (0.44ns)   --->   "%select_ln49_14 = select i1 %trunc_ln49, float %out_M_real130_060_l_1, float %p_val_assign_253" [dmm_64x4096/matmult_top.cpp:49]   --->   Operation 2741 'select' 'select_ln49_14' <Predicate = (trunc_ln49_1 == 6)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_265 : Operation 2742 [1/1] (0.28ns)   --->   "%or_ln49_15 = or i1 %write_flag41_0_load, %trunc_ln49" [dmm_64x4096/matmult_top.cpp:49]   --->   Operation 2742 'or' 'or_ln49_15' <Predicate = (trunc_ln49_1 == 6)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_265 : Operation 2743 [1/1] (0.44ns)   --->   "%select_ln49_15 = select i1 %trunc_ln49, float %p_val_assign_253, float %out_M_real1307_059_1" [dmm_64x4096/matmult_top.cpp:49]   --->   Operation 2743 'select' 'select_ln49_15' <Predicate = (trunc_ln49_1 == 6)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_265 : Operation 2744 [1/1] (0.65ns)   --->   "store i1 %or_ln49_14, i1* %write_flag38_0" [dmm_64x4096/matmult_top.cpp:49]   --->   Operation 2744 'store' <Predicate = (trunc_ln49_1 == 6)> <Delay = 0.65>
ST_265 : Operation 2745 [1/1] (0.00ns)   --->   "store float %select_ln49_14, float* %out_M_real130_060" [dmm_64x4096/matmult_top.cpp:49]   --->   Operation 2745 'store' <Predicate = (trunc_ln49_1 == 6)> <Delay = 0.00>
ST_265 : Operation 2746 [1/1] (0.65ns)   --->   "store i1 %or_ln49_15, i1* %write_flag41_0" [dmm_64x4096/matmult_top.cpp:49]   --->   Operation 2746 'store' <Predicate = (trunc_ln49_1 == 6)> <Delay = 0.65>
ST_265 : Operation 2747 [1/1] (0.00ns)   --->   "store float %select_ln49_15, float* %out_M_real1307_059" [dmm_64x4096/matmult_top.cpp:49]   --->   Operation 2747 'store' <Predicate = (trunc_ln49_1 == 6)> <Delay = 0.00>
ST_265 : Operation 2748 [1/1] (0.00ns)   --->   "%out_M_real1296_062_1 = load float* %out_M_real1296_062" [dmm_64x4096/matmult_top.cpp:49]   --->   Operation 2748 'load' 'out_M_real1296_062_1' <Predicate = (trunc_ln49_1 == 5 & !trunc_ln49)> <Delay = 0.00>
ST_265 : Operation 2749 [1/1] (0.00ns)   --->   "%write_flag32_0_load = load i1* %write_flag32_0" [dmm_64x4096/matmult_top.cpp:49]   --->   Operation 2749 'load' 'write_flag32_0_load' <Predicate = (trunc_ln49_1 == 5)> <Delay = 0.00>
ST_265 : Operation 2750 [1/1] (0.00ns)   --->   "%write_flag35_0_load = load i1* %write_flag35_0" [dmm_64x4096/matmult_top.cpp:49]   --->   Operation 2750 'load' 'write_flag35_0_load' <Predicate = (trunc_ln49_1 == 5)> <Delay = 0.00>
ST_265 : Operation 2751 [1/1] (0.00ns)   --->   "%out_M_real129_063_l_1 = load float* %out_M_real129_063" [dmm_64x4096/matmult_top.cpp:49]   --->   Operation 2751 'load' 'out_M_real129_063_l_1' <Predicate = (trunc_ln49_1 == 5 & trunc_ln49)> <Delay = 0.00>
ST_265 : Operation 2752 [1/1] (0.00ns) (grouped into LUT with out node or_ln49_13)   --->   "%xor_ln49_6 = xor i1 %trunc_ln49, true" [dmm_64x4096/matmult_top.cpp:49]   --->   Operation 2752 'xor' 'xor_ln49_6' <Predicate = (trunc_ln49_1 == 5)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_265 : Operation 2753 [1/1] (0.44ns)   --->   "%select_ln49_12 = select i1 %trunc_ln49, float %out_M_real129_063_l_1, float %p_val_assign_253" [dmm_64x4096/matmult_top.cpp:49]   --->   Operation 2753 'select' 'select_ln49_12' <Predicate = (trunc_ln49_1 == 5)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_265 : Operation 2754 [1/1] (0.28ns)   --->   "%or_ln49_12 = or i1 %write_flag35_0_load, %trunc_ln49" [dmm_64x4096/matmult_top.cpp:49]   --->   Operation 2754 'or' 'or_ln49_12' <Predicate = (trunc_ln49_1 == 5)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_265 : Operation 2755 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln49_13 = or i1 %write_flag32_0_load, %xor_ln49_6" [dmm_64x4096/matmult_top.cpp:49]   --->   Operation 2755 'or' 'or_ln49_13' <Predicate = (trunc_ln49_1 == 5)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_265 : Operation 2756 [1/1] (0.44ns)   --->   "%select_ln49_13 = select i1 %trunc_ln49, float %p_val_assign_253, float %out_M_real1296_062_1" [dmm_64x4096/matmult_top.cpp:49]   --->   Operation 2756 'select' 'select_ln49_13' <Predicate = (trunc_ln49_1 == 5)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_265 : Operation 2757 [1/1] (0.00ns)   --->   "store float %select_ln49_12, float* %out_M_real129_063" [dmm_64x4096/matmult_top.cpp:49]   --->   Operation 2757 'store' <Predicate = (trunc_ln49_1 == 5)> <Delay = 0.00>
ST_265 : Operation 2758 [1/1] (0.65ns)   --->   "store i1 %or_ln49_12, i1* %write_flag35_0" [dmm_64x4096/matmult_top.cpp:49]   --->   Operation 2758 'store' <Predicate = (trunc_ln49_1 == 5)> <Delay = 0.65>
ST_265 : Operation 2759 [1/1] (0.65ns)   --->   "store i1 %or_ln49_13, i1* %write_flag32_0" [dmm_64x4096/matmult_top.cpp:49]   --->   Operation 2759 'store' <Predicate = (trunc_ln49_1 == 5)> <Delay = 0.65>
ST_265 : Operation 2760 [1/1] (0.00ns)   --->   "store float %select_ln49_13, float* %out_M_real1296_062" [dmm_64x4096/matmult_top.cpp:49]   --->   Operation 2760 'store' <Predicate = (trunc_ln49_1 == 5)> <Delay = 0.00>
ST_265 : Operation 2761 [1/1] (0.00ns)   --->   "%write_flag26_0_load = load i1* %write_flag26_0" [dmm_64x4096/matmult_top.cpp:49]   --->   Operation 2761 'load' 'write_flag26_0_load' <Predicate = (trunc_ln49_1 == 4)> <Delay = 0.00>
ST_265 : Operation 2762 [1/1] (0.00ns)   --->   "%out_M_real128_058_l_1 = load float* %out_M_real128_058" [dmm_64x4096/matmult_top.cpp:49]   --->   Operation 2762 'load' 'out_M_real128_058_l_1' <Predicate = (trunc_ln49_1 == 4 & trunc_ln49)> <Delay = 0.00>
ST_265 : Operation 2763 [1/1] (0.00ns)   --->   "%write_flag29_0_load = load i1* %write_flag29_0" [dmm_64x4096/matmult_top.cpp:49]   --->   Operation 2763 'load' 'write_flag29_0_load' <Predicate = (trunc_ln49_1 == 4)> <Delay = 0.00>
ST_265 : Operation 2764 [1/1] (0.00ns)   --->   "%out_M_real1285_061_1 = load float* %out_M_real1285_061" [dmm_64x4096/matmult_top.cpp:49]   --->   Operation 2764 'load' 'out_M_real1285_061_1' <Predicate = (trunc_ln49_1 == 4 & !trunc_ln49)> <Delay = 0.00>
ST_265 : Operation 2765 [1/1] (0.00ns) (grouped into LUT with out node or_ln49_11)   --->   "%xor_ln49_5 = xor i1 %trunc_ln49, true" [dmm_64x4096/matmult_top.cpp:49]   --->   Operation 2765 'xor' 'xor_ln49_5' <Predicate = (trunc_ln49_1 == 4)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_265 : Operation 2766 [1/1] (0.44ns)   --->   "%select_ln49_10 = select i1 %trunc_ln49, float %p_val_assign_253, float %out_M_real1285_061_1" [dmm_64x4096/matmult_top.cpp:49]   --->   Operation 2766 'select' 'select_ln49_10' <Predicate = (trunc_ln49_1 == 4)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_265 : Operation 2767 [1/1] (0.28ns)   --->   "%or_ln49_10 = or i1 %write_flag29_0_load, %trunc_ln49" [dmm_64x4096/matmult_top.cpp:49]   --->   Operation 2767 'or' 'or_ln49_10' <Predicate = (trunc_ln49_1 == 4)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_265 : Operation 2768 [1/1] (0.44ns)   --->   "%select_ln49_11 = select i1 %trunc_ln49, float %out_M_real128_058_l_1, float %p_val_assign_253" [dmm_64x4096/matmult_top.cpp:49]   --->   Operation 2768 'select' 'select_ln49_11' <Predicate = (trunc_ln49_1 == 4)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_265 : Operation 2769 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln49_11 = or i1 %write_flag26_0_load, %xor_ln49_5" [dmm_64x4096/matmult_top.cpp:49]   --->   Operation 2769 'or' 'or_ln49_11' <Predicate = (trunc_ln49_1 == 4)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_265 : Operation 2770 [1/1] (0.00ns)   --->   "store float %select_ln49_10, float* %out_M_real1285_061" [dmm_64x4096/matmult_top.cpp:49]   --->   Operation 2770 'store' <Predicate = (trunc_ln49_1 == 4)> <Delay = 0.00>
ST_265 : Operation 2771 [1/1] (0.65ns)   --->   "store i1 %or_ln49_10, i1* %write_flag29_0" [dmm_64x4096/matmult_top.cpp:49]   --->   Operation 2771 'store' <Predicate = (trunc_ln49_1 == 4)> <Delay = 0.65>
ST_265 : Operation 2772 [1/1] (0.00ns)   --->   "store float %select_ln49_11, float* %out_M_real128_058" [dmm_64x4096/matmult_top.cpp:49]   --->   Operation 2772 'store' <Predicate = (trunc_ln49_1 == 4)> <Delay = 0.00>
ST_265 : Operation 2773 [1/1] (0.65ns)   --->   "store i1 %or_ln49_11, i1* %write_flag26_0" [dmm_64x4096/matmult_top.cpp:49]   --->   Operation 2773 'store' <Predicate = (trunc_ln49_1 == 4)> <Delay = 0.65>
ST_265 : Operation 2774 [1/1] (0.00ns)   --->   "%write_flag20_0_load = load i1* %write_flag20_0" [dmm_64x4096/matmult_top.cpp:49]   --->   Operation 2774 'load' 'write_flag20_0_load' <Predicate = (trunc_ln49_1 == 3)> <Delay = 0.00>
ST_265 : Operation 2775 [1/1] (0.00ns)   --->   "%out_M_real127_052_l_1 = load float* %out_M_real127_052" [dmm_64x4096/matmult_top.cpp:49]   --->   Operation 2775 'load' 'out_M_real127_052_l_1' <Predicate = (trunc_ln49_1 == 3 & trunc_ln49)> <Delay = 0.00>
ST_265 : Operation 2776 [1/1] (0.00ns)   --->   "%write_flag23_0_load = load i1* %write_flag23_0" [dmm_64x4096/matmult_top.cpp:49]   --->   Operation 2776 'load' 'write_flag23_0_load' <Predicate = (trunc_ln49_1 == 3)> <Delay = 0.00>
ST_265 : Operation 2777 [1/1] (0.00ns)   --->   "%out_M_real1274_055_1 = load float* %out_M_real1274_055" [dmm_64x4096/matmult_top.cpp:49]   --->   Operation 2777 'load' 'out_M_real1274_055_1' <Predicate = (trunc_ln49_1 == 3 & !trunc_ln49)> <Delay = 0.00>
ST_265 : Operation 2778 [1/1] (0.00ns) (grouped into LUT with out node or_ln49_9)   --->   "%xor_ln49_4 = xor i1 %trunc_ln49, true" [dmm_64x4096/matmult_top.cpp:49]   --->   Operation 2778 'xor' 'xor_ln49_4' <Predicate = (trunc_ln49_1 == 3)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_265 : Operation 2779 [1/1] (0.44ns)   --->   "%select_ln49_8 = select i1 %trunc_ln49, float %p_val_assign_253, float %out_M_real1274_055_1" [dmm_64x4096/matmult_top.cpp:49]   --->   Operation 2779 'select' 'select_ln49_8' <Predicate = (trunc_ln49_1 == 3)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_265 : Operation 2780 [1/1] (0.28ns)   --->   "%or_ln49_8 = or i1 %write_flag23_0_load, %trunc_ln49" [dmm_64x4096/matmult_top.cpp:49]   --->   Operation 2780 'or' 'or_ln49_8' <Predicate = (trunc_ln49_1 == 3)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_265 : Operation 2781 [1/1] (0.44ns)   --->   "%select_ln49_9 = select i1 %trunc_ln49, float %out_M_real127_052_l_1, float %p_val_assign_253" [dmm_64x4096/matmult_top.cpp:49]   --->   Operation 2781 'select' 'select_ln49_9' <Predicate = (trunc_ln49_1 == 3)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_265 : Operation 2782 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln49_9 = or i1 %write_flag20_0_load, %xor_ln49_4" [dmm_64x4096/matmult_top.cpp:49]   --->   Operation 2782 'or' 'or_ln49_9' <Predicate = (trunc_ln49_1 == 3)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_265 : Operation 2783 [1/1] (0.00ns)   --->   "store float %select_ln49_8, float* %out_M_real1274_055" [dmm_64x4096/matmult_top.cpp:49]   --->   Operation 2783 'store' <Predicate = (trunc_ln49_1 == 3)> <Delay = 0.00>
ST_265 : Operation 2784 [1/1] (0.65ns)   --->   "store i1 %or_ln49_8, i1* %write_flag23_0" [dmm_64x4096/matmult_top.cpp:49]   --->   Operation 2784 'store' <Predicate = (trunc_ln49_1 == 3)> <Delay = 0.65>
ST_265 : Operation 2785 [1/1] (0.00ns)   --->   "store float %select_ln49_9, float* %out_M_real127_052" [dmm_64x4096/matmult_top.cpp:49]   --->   Operation 2785 'store' <Predicate = (trunc_ln49_1 == 3)> <Delay = 0.00>
ST_265 : Operation 2786 [1/1] (0.65ns)   --->   "store i1 %or_ln49_9, i1* %write_flag20_0" [dmm_64x4096/matmult_top.cpp:49]   --->   Operation 2786 'store' <Predicate = (trunc_ln49_1 == 3)> <Delay = 0.65>
ST_265 : Operation 2787 [1/1] (0.00ns)   --->   "%write_flag14_0_load = load i1* %write_flag14_0" [dmm_64x4096/matmult_top.cpp:49]   --->   Operation 2787 'load' 'write_flag14_0_load' <Predicate = (trunc_ln49_1 == 2)> <Delay = 0.00>
ST_265 : Operation 2788 [1/1] (0.00ns)   --->   "%out_M_real126_046_l_1 = load float* %out_M_real126_046" [dmm_64x4096/matmult_top.cpp:49]   --->   Operation 2788 'load' 'out_M_real126_046_l_1' <Predicate = (trunc_ln49_1 == 2 & trunc_ln49)> <Delay = 0.00>
ST_265 : Operation 2789 [1/1] (0.00ns)   --->   "%write_flag17_0_load = load i1* %write_flag17_0" [dmm_64x4096/matmult_top.cpp:49]   --->   Operation 2789 'load' 'write_flag17_0_load' <Predicate = (trunc_ln49_1 == 2)> <Delay = 0.00>
ST_265 : Operation 2790 [1/1] (0.00ns)   --->   "%out_M_real1263_049_1 = load float* %out_M_real1263_049" [dmm_64x4096/matmult_top.cpp:49]   --->   Operation 2790 'load' 'out_M_real1263_049_1' <Predicate = (trunc_ln49_1 == 2 & !trunc_ln49)> <Delay = 0.00>
ST_265 : Operation 2791 [1/1] (0.00ns) (grouped into LUT with out node or_ln49_7)   --->   "%xor_ln49_3 = xor i1 %trunc_ln49, true" [dmm_64x4096/matmult_top.cpp:49]   --->   Operation 2791 'xor' 'xor_ln49_3' <Predicate = (trunc_ln49_1 == 2)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_265 : Operation 2792 [1/1] (0.44ns)   --->   "%select_ln49_6 = select i1 %trunc_ln49, float %p_val_assign_253, float %out_M_real1263_049_1" [dmm_64x4096/matmult_top.cpp:49]   --->   Operation 2792 'select' 'select_ln49_6' <Predicate = (trunc_ln49_1 == 2)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_265 : Operation 2793 [1/1] (0.28ns)   --->   "%or_ln49_6 = or i1 %write_flag17_0_load, %trunc_ln49" [dmm_64x4096/matmult_top.cpp:49]   --->   Operation 2793 'or' 'or_ln49_6' <Predicate = (trunc_ln49_1 == 2)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_265 : Operation 2794 [1/1] (0.44ns)   --->   "%select_ln49_7 = select i1 %trunc_ln49, float %out_M_real126_046_l_1, float %p_val_assign_253" [dmm_64x4096/matmult_top.cpp:49]   --->   Operation 2794 'select' 'select_ln49_7' <Predicate = (trunc_ln49_1 == 2)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_265 : Operation 2795 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln49_7 = or i1 %write_flag14_0_load, %xor_ln49_3" [dmm_64x4096/matmult_top.cpp:49]   --->   Operation 2795 'or' 'or_ln49_7' <Predicate = (trunc_ln49_1 == 2)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_265 : Operation 2796 [1/1] (0.00ns)   --->   "store float %select_ln49_6, float* %out_M_real1263_049" [dmm_64x4096/matmult_top.cpp:49]   --->   Operation 2796 'store' <Predicate = (trunc_ln49_1 == 2)> <Delay = 0.00>
ST_265 : Operation 2797 [1/1] (0.65ns)   --->   "store i1 %or_ln49_6, i1* %write_flag17_0" [dmm_64x4096/matmult_top.cpp:49]   --->   Operation 2797 'store' <Predicate = (trunc_ln49_1 == 2)> <Delay = 0.65>
ST_265 : Operation 2798 [1/1] (0.00ns)   --->   "store float %select_ln49_7, float* %out_M_real126_046" [dmm_64x4096/matmult_top.cpp:49]   --->   Operation 2798 'store' <Predicate = (trunc_ln49_1 == 2)> <Delay = 0.00>
ST_265 : Operation 2799 [1/1] (0.65ns)   --->   "store i1 %or_ln49_7, i1* %write_flag14_0" [dmm_64x4096/matmult_top.cpp:49]   --->   Operation 2799 'store' <Predicate = (trunc_ln49_1 == 2)> <Delay = 0.65>
ST_265 : Operation 2800 [1/1] (0.00ns)   --->   "%write_flag8_0_load = load i1* %write_flag8_0" [dmm_64x4096/matmult_top.cpp:49]   --->   Operation 2800 'load' 'write_flag8_0_load' <Predicate = (trunc_ln49_1 == 1)> <Delay = 0.00>
ST_265 : Operation 2801 [1/1] (0.00ns)   --->   "%out_M_real125_040_l_1 = load float* %out_M_real125_040" [dmm_64x4096/matmult_top.cpp:49]   --->   Operation 2801 'load' 'out_M_real125_040_l_1' <Predicate = (trunc_ln49_1 == 1 & trunc_ln49)> <Delay = 0.00>
ST_265 : Operation 2802 [1/1] (0.00ns)   --->   "%write_flag11_0_load = load i1* %write_flag11_0" [dmm_64x4096/matmult_top.cpp:49]   --->   Operation 2802 'load' 'write_flag11_0_load' <Predicate = (trunc_ln49_1 == 1)> <Delay = 0.00>
ST_265 : Operation 2803 [1/1] (0.00ns)   --->   "%out_M_real1252_043_1 = load float* %out_M_real1252_043" [dmm_64x4096/matmult_top.cpp:49]   --->   Operation 2803 'load' 'out_M_real1252_043_1' <Predicate = (trunc_ln49_1 == 1 & !trunc_ln49)> <Delay = 0.00>
ST_265 : Operation 2804 [1/1] (0.00ns) (grouped into LUT with out node or_ln49_5)   --->   "%xor_ln49_2 = xor i1 %trunc_ln49, true" [dmm_64x4096/matmult_top.cpp:49]   --->   Operation 2804 'xor' 'xor_ln49_2' <Predicate = (trunc_ln49_1 == 1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_265 : Operation 2805 [1/1] (0.44ns)   --->   "%select_ln49_4 = select i1 %trunc_ln49, float %p_val_assign_253, float %out_M_real1252_043_1" [dmm_64x4096/matmult_top.cpp:49]   --->   Operation 2805 'select' 'select_ln49_4' <Predicate = (trunc_ln49_1 == 1)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_265 : Operation 2806 [1/1] (0.28ns)   --->   "%or_ln49_4 = or i1 %write_flag11_0_load, %trunc_ln49" [dmm_64x4096/matmult_top.cpp:49]   --->   Operation 2806 'or' 'or_ln49_4' <Predicate = (trunc_ln49_1 == 1)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_265 : Operation 2807 [1/1] (0.44ns)   --->   "%select_ln49_5 = select i1 %trunc_ln49, float %out_M_real125_040_l_1, float %p_val_assign_253" [dmm_64x4096/matmult_top.cpp:49]   --->   Operation 2807 'select' 'select_ln49_5' <Predicate = (trunc_ln49_1 == 1)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_265 : Operation 2808 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln49_5 = or i1 %write_flag8_0_load, %xor_ln49_2" [dmm_64x4096/matmult_top.cpp:49]   --->   Operation 2808 'or' 'or_ln49_5' <Predicate = (trunc_ln49_1 == 1)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_265 : Operation 2809 [1/1] (0.00ns)   --->   "store float %select_ln49_4, float* %out_M_real1252_043" [dmm_64x4096/matmult_top.cpp:49]   --->   Operation 2809 'store' <Predicate = (trunc_ln49_1 == 1)> <Delay = 0.00>
ST_265 : Operation 2810 [1/1] (0.65ns)   --->   "store i1 %or_ln49_4, i1* %write_flag11_0" [dmm_64x4096/matmult_top.cpp:49]   --->   Operation 2810 'store' <Predicate = (trunc_ln49_1 == 1)> <Delay = 0.65>
ST_265 : Operation 2811 [1/1] (0.00ns)   --->   "store float %select_ln49_5, float* %out_M_real125_040" [dmm_64x4096/matmult_top.cpp:49]   --->   Operation 2811 'store' <Predicate = (trunc_ln49_1 == 1)> <Delay = 0.00>
ST_265 : Operation 2812 [1/1] (0.65ns)   --->   "store i1 %or_ln49_5, i1* %write_flag8_0" [dmm_64x4096/matmult_top.cpp:49]   --->   Operation 2812 'store' <Predicate = (trunc_ln49_1 == 1)> <Delay = 0.65>
ST_265 : Operation 2813 [1/1] (0.00ns)   --->   "%write_flag_0_load = load i1* %write_flag_0" [dmm_64x4096/matmult_top.cpp:49]   --->   Operation 2813 'load' 'write_flag_0_load' <Predicate = (trunc_ln49_1 == 0)> <Delay = 0.00>
ST_265 : Operation 2814 [1/1] (0.00ns)   --->   "%out_M_real_034_load_1 = load float* %out_M_real_034" [dmm_64x4096/matmult_top.cpp:49]   --->   Operation 2814 'load' 'out_M_real_034_load_1' <Predicate = (trunc_ln49_1 == 0 & trunc_ln49)> <Delay = 0.00>
ST_265 : Operation 2815 [1/1] (0.00ns)   --->   "%write_flag4_0_load = load i1* %write_flag4_0" [dmm_64x4096/matmult_top.cpp:49]   --->   Operation 2815 'load' 'write_flag4_0_load' <Predicate = (trunc_ln49_1 == 0)> <Delay = 0.00>
ST_265 : Operation 2816 [1/1] (0.00ns)   --->   "%out_M_real16_037_lo_1 = load float* %out_M_real16_037" [dmm_64x4096/matmult_top.cpp:49]   --->   Operation 2816 'load' 'out_M_real16_037_lo_1' <Predicate = (trunc_ln49_1 == 0 & !trunc_ln49)> <Delay = 0.00>
ST_265 : Operation 2817 [1/1] (0.00ns) (grouped into LUT with out node or_ln49_3)   --->   "%xor_ln49_1 = xor i1 %trunc_ln49, true" [dmm_64x4096/matmult_top.cpp:49]   --->   Operation 2817 'xor' 'xor_ln49_1' <Predicate = (trunc_ln49_1 == 0)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_265 : Operation 2818 [1/1] (0.44ns)   --->   "%select_ln49_2 = select i1 %trunc_ln49, float %p_val_assign_253, float %out_M_real16_037_lo_1" [dmm_64x4096/matmult_top.cpp:49]   --->   Operation 2818 'select' 'select_ln49_2' <Predicate = (trunc_ln49_1 == 0)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_265 : Operation 2819 [1/1] (0.28ns)   --->   "%or_ln49_2 = or i1 %write_flag4_0_load, %trunc_ln49" [dmm_64x4096/matmult_top.cpp:49]   --->   Operation 2819 'or' 'or_ln49_2' <Predicate = (trunc_ln49_1 == 0)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_265 : Operation 2820 [1/1] (0.44ns)   --->   "%select_ln49_3 = select i1 %trunc_ln49, float %out_M_real_034_load_1, float %p_val_assign_253" [dmm_64x4096/matmult_top.cpp:49]   --->   Operation 2820 'select' 'select_ln49_3' <Predicate = (trunc_ln49_1 == 0)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_265 : Operation 2821 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln49_3 = or i1 %write_flag_0_load, %xor_ln49_1" [dmm_64x4096/matmult_top.cpp:49]   --->   Operation 2821 'or' 'or_ln49_3' <Predicate = (trunc_ln49_1 == 0)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_265 : Operation 2822 [1/1] (0.00ns)   --->   "store float %select_ln49_2, float* %out_M_real16_037" [dmm_64x4096/matmult_top.cpp:49]   --->   Operation 2822 'store' <Predicate = (trunc_ln49_1 == 0)> <Delay = 0.00>
ST_265 : Operation 2823 [1/1] (0.65ns)   --->   "store i1 %or_ln49_2, i1* %write_flag4_0" [dmm_64x4096/matmult_top.cpp:49]   --->   Operation 2823 'store' <Predicate = (trunc_ln49_1 == 0)> <Delay = 0.65>
ST_265 : Operation 2824 [1/1] (0.00ns)   --->   "store float %select_ln49_3, float* %out_M_real_034" [dmm_64x4096/matmult_top.cpp:49]   --->   Operation 2824 'store' <Predicate = (trunc_ln49_1 == 0)> <Delay = 0.00>
ST_265 : Operation 2825 [1/1] (0.65ns)   --->   "store i1 %or_ln49_3, i1* %write_flag_0" [dmm_64x4096/matmult_top.cpp:49]   --->   Operation 2825 'store' <Predicate = (trunc_ln49_1 == 0)> <Delay = 0.65>
ST_265 : Operation 2826 [1/1] (0.00ns)   --->   "%out_M_real1318_056_1 = load float* %out_M_real1318_056" [dmm_64x4096/matmult_top.cpp:49]   --->   Operation 2826 'load' 'out_M_real1318_056_1' <Predicate = (trunc_ln49_1 != 0 & trunc_ln49_1 != 1 & trunc_ln49_1 != 2 & trunc_ln49_1 != 3 & trunc_ln49_1 != 4 & trunc_ln49_1 != 5 & trunc_ln49_1 != 6 & !trunc_ln49)> <Delay = 0.00>
ST_265 : Operation 2827 [1/1] (0.00ns)   --->   "%write_flag47_0_load = load i1* %write_flag47_0" [dmm_64x4096/matmult_top.cpp:49]   --->   Operation 2827 'load' 'write_flag47_0_load' <Predicate = (trunc_ln49_1 != 0 & trunc_ln49_1 != 1 & trunc_ln49_1 != 2 & trunc_ln49_1 != 3 & trunc_ln49_1 != 4 & trunc_ln49_1 != 5 & trunc_ln49_1 != 6)> <Delay = 0.00>
ST_265 : Operation 2828 [1/1] (0.00ns)   --->   "%out_M_real131_057_l_1 = load float* %out_M_real131_057" [dmm_64x4096/matmult_top.cpp:49]   --->   Operation 2828 'load' 'out_M_real131_057_l_1' <Predicate = (trunc_ln49_1 != 0 & trunc_ln49_1 != 1 & trunc_ln49_1 != 2 & trunc_ln49_1 != 3 & trunc_ln49_1 != 4 & trunc_ln49_1 != 5 & trunc_ln49_1 != 6 & trunc_ln49)> <Delay = 0.00>
ST_265 : Operation 2829 [1/1] (0.00ns)   --->   "%write_flag44_0_load = load i1* %write_flag44_0" [dmm_64x4096/matmult_top.cpp:49]   --->   Operation 2829 'load' 'write_flag44_0_load' <Predicate = (trunc_ln49_1 != 0 & trunc_ln49_1 != 1 & trunc_ln49_1 != 2 & trunc_ln49_1 != 3 & trunc_ln49_1 != 4 & trunc_ln49_1 != 5 & trunc_ln49_1 != 6)> <Delay = 0.00>
ST_265 : Operation 2830 [1/1] (0.00ns) (grouped into LUT with out node or_ln49)   --->   "%xor_ln49 = xor i1 %trunc_ln49, true" [dmm_64x4096/matmult_top.cpp:49]   --->   Operation 2830 'xor' 'xor_ln49' <Predicate = (trunc_ln49_1 != 0 & trunc_ln49_1 != 1 & trunc_ln49_1 != 2 & trunc_ln49_1 != 3 & trunc_ln49_1 != 4 & trunc_ln49_1 != 5 & trunc_ln49_1 != 6)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_265 : Operation 2831 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln49 = or i1 %write_flag44_0_load, %xor_ln49" [dmm_64x4096/matmult_top.cpp:49]   --->   Operation 2831 'or' 'or_ln49' <Predicate = (trunc_ln49_1 != 0 & trunc_ln49_1 != 1 & trunc_ln49_1 != 2 & trunc_ln49_1 != 3 & trunc_ln49_1 != 4 & trunc_ln49_1 != 5 & trunc_ln49_1 != 6)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_265 : Operation 2832 [1/1] (0.44ns)   --->   "%select_ln49 = select i1 %trunc_ln49, float %out_M_real131_057_l_1, float %p_val_assign_253" [dmm_64x4096/matmult_top.cpp:49]   --->   Operation 2832 'select' 'select_ln49' <Predicate = (trunc_ln49_1 != 0 & trunc_ln49_1 != 1 & trunc_ln49_1 != 2 & trunc_ln49_1 != 3 & trunc_ln49_1 != 4 & trunc_ln49_1 != 5 & trunc_ln49_1 != 6)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_265 : Operation 2833 [1/1] (0.28ns)   --->   "%or_ln49_1 = or i1 %write_flag47_0_load, %trunc_ln49" [dmm_64x4096/matmult_top.cpp:49]   --->   Operation 2833 'or' 'or_ln49_1' <Predicate = (trunc_ln49_1 != 0 & trunc_ln49_1 != 1 & trunc_ln49_1 != 2 & trunc_ln49_1 != 3 & trunc_ln49_1 != 4 & trunc_ln49_1 != 5 & trunc_ln49_1 != 6)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_265 : Operation 2834 [1/1] (0.44ns)   --->   "%select_ln49_1 = select i1 %trunc_ln49, float %p_val_assign_253, float %out_M_real1318_056_1" [dmm_64x4096/matmult_top.cpp:49]   --->   Operation 2834 'select' 'select_ln49_1' <Predicate = (trunc_ln49_1 != 0 & trunc_ln49_1 != 1 & trunc_ln49_1 != 2 & trunc_ln49_1 != 3 & trunc_ln49_1 != 4 & trunc_ln49_1 != 5 & trunc_ln49_1 != 6)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_265 : Operation 2835 [1/1] (0.65ns)   --->   "store i1 %or_ln49, i1* %write_flag44_0" [dmm_64x4096/matmult_top.cpp:49]   --->   Operation 2835 'store' <Predicate = (trunc_ln49_1 != 0 & trunc_ln49_1 != 1 & trunc_ln49_1 != 2 & trunc_ln49_1 != 3 & trunc_ln49_1 != 4 & trunc_ln49_1 != 5 & trunc_ln49_1 != 6)> <Delay = 0.65>
ST_265 : Operation 2836 [1/1] (0.00ns)   --->   "store float %select_ln49, float* %out_M_real131_057" [dmm_64x4096/matmult_top.cpp:49]   --->   Operation 2836 'store' <Predicate = (trunc_ln49_1 != 0 & trunc_ln49_1 != 1 & trunc_ln49_1 != 2 & trunc_ln49_1 != 3 & trunc_ln49_1 != 4 & trunc_ln49_1 != 5 & trunc_ln49_1 != 6)> <Delay = 0.00>
ST_265 : Operation 2837 [1/1] (0.65ns)   --->   "store i1 %or_ln49_1, i1* %write_flag47_0" [dmm_64x4096/matmult_top.cpp:49]   --->   Operation 2837 'store' <Predicate = (trunc_ln49_1 != 0 & trunc_ln49_1 != 1 & trunc_ln49_1 != 2 & trunc_ln49_1 != 3 & trunc_ln49_1 != 4 & trunc_ln49_1 != 5 & trunc_ln49_1 != 6)> <Delay = 0.65>
ST_265 : Operation 2838 [1/1] (0.00ns)   --->   "store float %select_ln49_1, float* %out_M_real1318_056" [dmm_64x4096/matmult_top.cpp:49]   --->   Operation 2838 'store' <Predicate = (trunc_ln49_1 != 0 & trunc_ln49_1 != 1 & trunc_ln49_1 != 2 & trunc_ln49_1 != 3 & trunc_ln49_1 != 4 & trunc_ln49_1 != 5 & trunc_ln49_1 != 6)> <Delay = 0.00>
ST_265 : Operation 2839 [1/1] (0.00ns)   --->   "%out_M_imag13715_035_2 = load float* %out_M_imag13715_035" [dmm_64x4096/matmult_top.cpp:49]   --->   Operation 2839 'load' 'out_M_imag13715_035_2' <Predicate = (trunc_ln49_1 == 6 & !trunc_ln49)> <Delay = 0.00>
ST_265 : Operation 2840 [1/1] (0.00ns)   --->   "%write_flag89_0_load = load i1* %write_flag89_0" [dmm_64x4096/matmult_top.cpp:49]   --->   Operation 2840 'load' 'write_flag89_0_load' <Predicate = (trunc_ln49_1 == 6)> <Delay = 0.00>
ST_265 : Operation 2841 [1/1] (0.00ns)   --->   "%out_M_imag137_036_l_1 = load float* %out_M_imag137_036" [dmm_64x4096/matmult_top.cpp:49]   --->   Operation 2841 'load' 'out_M_imag137_036_l_1' <Predicate = (trunc_ln49_1 == 6 & trunc_ln49)> <Delay = 0.00>
ST_265 : Operation 2842 [1/1] (0.00ns)   --->   "%write_flag86_0_load = load i1* %write_flag86_0" [dmm_64x4096/matmult_top.cpp:49]   --->   Operation 2842 'load' 'write_flag86_0_load' <Predicate = (trunc_ln49_1 == 6)> <Delay = 0.00>
ST_265 : Operation 2843 [1/1] (0.00ns) (grouped into LUT with out node or_ln49_30)   --->   "%xor_ln49_15 = xor i1 %trunc_ln49, true" [dmm_64x4096/matmult_top.cpp:49]   --->   Operation 2843 'xor' 'xor_ln49_15' <Predicate = (trunc_ln49_1 == 6)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_265 : Operation 2844 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln49_30 = or i1 %write_flag86_0_load, %xor_ln49_15" [dmm_64x4096/matmult_top.cpp:49]   --->   Operation 2844 'or' 'or_ln49_30' <Predicate = (trunc_ln49_1 == 6)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_265 : Operation 2845 [1/1] (0.44ns)   --->   "%select_ln49_30 = select i1 %trunc_ln49, float %out_M_imag137_036_l_1, float %p_val_assign_254" [dmm_64x4096/matmult_top.cpp:49]   --->   Operation 2845 'select' 'select_ln49_30' <Predicate = (trunc_ln49_1 == 6)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_265 : Operation 2846 [1/1] (0.28ns)   --->   "%or_ln49_31 = or i1 %write_flag89_0_load, %trunc_ln49" [dmm_64x4096/matmult_top.cpp:49]   --->   Operation 2846 'or' 'or_ln49_31' <Predicate = (trunc_ln49_1 == 6)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_265 : Operation 2847 [1/1] (0.44ns)   --->   "%select_ln49_31 = select i1 %trunc_ln49, float %p_val_assign_254, float %out_M_imag13715_035_2" [dmm_64x4096/matmult_top.cpp:49]   --->   Operation 2847 'select' 'select_ln49_31' <Predicate = (trunc_ln49_1 == 6)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_265 : Operation 2848 [1/1] (0.65ns)   --->   "store i1 %or_ln49_30, i1* %write_flag86_0" [dmm_64x4096/matmult_top.cpp:49]   --->   Operation 2848 'store' <Predicate = (trunc_ln49_1 == 6)> <Delay = 0.65>
ST_265 : Operation 2849 [1/1] (0.00ns)   --->   "store float %select_ln49_30, float* %out_M_imag137_036" [dmm_64x4096/matmult_top.cpp:49]   --->   Operation 2849 'store' <Predicate = (trunc_ln49_1 == 6)> <Delay = 0.00>
ST_265 : Operation 2850 [1/1] (0.65ns)   --->   "store i1 %or_ln49_31, i1* %write_flag89_0" [dmm_64x4096/matmult_top.cpp:49]   --->   Operation 2850 'store' <Predicate = (trunc_ln49_1 == 6)> <Delay = 0.65>
ST_265 : Operation 2851 [1/1] (0.00ns)   --->   "store float %select_ln49_31, float* %out_M_imag13715_035" [dmm_64x4096/matmult_top.cpp:49]   --->   Operation 2851 'store' <Predicate = (trunc_ln49_1 == 6)> <Delay = 0.00>
ST_265 : Operation 2852 [1/1] (0.00ns)   --->   "%out_M_imag13614_038_2 = load float* %out_M_imag13614_038" [dmm_64x4096/matmult_top.cpp:49]   --->   Operation 2852 'load' 'out_M_imag13614_038_2' <Predicate = (trunc_ln49_1 == 5 & !trunc_ln49)> <Delay = 0.00>
ST_265 : Operation 2853 [1/1] (0.00ns)   --->   "%write_flag83_0_load = load i1* %write_flag83_0" [dmm_64x4096/matmult_top.cpp:49]   --->   Operation 2853 'load' 'write_flag83_0_load' <Predicate = (trunc_ln49_1 == 5)> <Delay = 0.00>
ST_265 : Operation 2854 [1/1] (0.00ns)   --->   "%out_M_imag136_039_l_1 = load float* %out_M_imag136_039" [dmm_64x4096/matmult_top.cpp:49]   --->   Operation 2854 'load' 'out_M_imag136_039_l_1' <Predicate = (trunc_ln49_1 == 5 & trunc_ln49)> <Delay = 0.00>
ST_265 : Operation 2855 [1/1] (0.00ns)   --->   "%write_flag80_0_load = load i1* %write_flag80_0" [dmm_64x4096/matmult_top.cpp:49]   --->   Operation 2855 'load' 'write_flag80_0_load' <Predicate = (trunc_ln49_1 == 5)> <Delay = 0.00>
ST_265 : Operation 2856 [1/1] (0.00ns) (grouped into LUT with out node or_ln49_28)   --->   "%xor_ln49_14 = xor i1 %trunc_ln49, true" [dmm_64x4096/matmult_top.cpp:49]   --->   Operation 2856 'xor' 'xor_ln49_14' <Predicate = (trunc_ln49_1 == 5)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_265 : Operation 2857 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln49_28 = or i1 %write_flag80_0_load, %xor_ln49_14" [dmm_64x4096/matmult_top.cpp:49]   --->   Operation 2857 'or' 'or_ln49_28' <Predicate = (trunc_ln49_1 == 5)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_265 : Operation 2858 [1/1] (0.44ns)   --->   "%select_ln49_28 = select i1 %trunc_ln49, float %out_M_imag136_039_l_1, float %p_val_assign_254" [dmm_64x4096/matmult_top.cpp:49]   --->   Operation 2858 'select' 'select_ln49_28' <Predicate = (trunc_ln49_1 == 5)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_265 : Operation 2859 [1/1] (0.28ns)   --->   "%or_ln49_29 = or i1 %write_flag83_0_load, %trunc_ln49" [dmm_64x4096/matmult_top.cpp:49]   --->   Operation 2859 'or' 'or_ln49_29' <Predicate = (trunc_ln49_1 == 5)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_265 : Operation 2860 [1/1] (0.44ns)   --->   "%select_ln49_29 = select i1 %trunc_ln49, float %p_val_assign_254, float %out_M_imag13614_038_2" [dmm_64x4096/matmult_top.cpp:49]   --->   Operation 2860 'select' 'select_ln49_29' <Predicate = (trunc_ln49_1 == 5)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_265 : Operation 2861 [1/1] (0.65ns)   --->   "store i1 %or_ln49_28, i1* %write_flag80_0" [dmm_64x4096/matmult_top.cpp:49]   --->   Operation 2861 'store' <Predicate = (trunc_ln49_1 == 5)> <Delay = 0.65>
ST_265 : Operation 2862 [1/1] (0.00ns)   --->   "store float %select_ln49_28, float* %out_M_imag136_039" [dmm_64x4096/matmult_top.cpp:49]   --->   Operation 2862 'store' <Predicate = (trunc_ln49_1 == 5)> <Delay = 0.00>
ST_265 : Operation 2863 [1/1] (0.65ns)   --->   "store i1 %or_ln49_29, i1* %write_flag83_0" [dmm_64x4096/matmult_top.cpp:49]   --->   Operation 2863 'store' <Predicate = (trunc_ln49_1 == 5)> <Delay = 0.65>
ST_265 : Operation 2864 [1/1] (0.00ns)   --->   "store float %select_ln49_29, float* %out_M_imag13614_038" [dmm_64x4096/matmult_top.cpp:49]   --->   Operation 2864 'store' <Predicate = (trunc_ln49_1 == 5)> <Delay = 0.00>
ST_265 : Operation 2865 [1/1] (0.00ns)   --->   "%out_M_imag13513_041_2 = load float* %out_M_imag13513_041" [dmm_64x4096/matmult_top.cpp:49]   --->   Operation 2865 'load' 'out_M_imag13513_041_2' <Predicate = (trunc_ln49_1 == 4 & !trunc_ln49)> <Delay = 0.00>
ST_265 : Operation 2866 [1/1] (0.00ns)   --->   "%write_flag77_0_load = load i1* %write_flag77_0" [dmm_64x4096/matmult_top.cpp:49]   --->   Operation 2866 'load' 'write_flag77_0_load' <Predicate = (trunc_ln49_1 == 4)> <Delay = 0.00>
ST_265 : Operation 2867 [1/1] (0.00ns)   --->   "%out_M_imag135_042_l_1 = load float* %out_M_imag135_042" [dmm_64x4096/matmult_top.cpp:49]   --->   Operation 2867 'load' 'out_M_imag135_042_l_1' <Predicate = (trunc_ln49_1 == 4 & trunc_ln49)> <Delay = 0.00>
ST_265 : Operation 2868 [1/1] (0.00ns)   --->   "%write_flag74_0_load = load i1* %write_flag74_0" [dmm_64x4096/matmult_top.cpp:49]   --->   Operation 2868 'load' 'write_flag74_0_load' <Predicate = (trunc_ln49_1 == 4)> <Delay = 0.00>
ST_265 : Operation 2869 [1/1] (0.00ns) (grouped into LUT with out node or_ln49_26)   --->   "%xor_ln49_13 = xor i1 %trunc_ln49, true" [dmm_64x4096/matmult_top.cpp:49]   --->   Operation 2869 'xor' 'xor_ln49_13' <Predicate = (trunc_ln49_1 == 4)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_265 : Operation 2870 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln49_26 = or i1 %write_flag74_0_load, %xor_ln49_13" [dmm_64x4096/matmult_top.cpp:49]   --->   Operation 2870 'or' 'or_ln49_26' <Predicate = (trunc_ln49_1 == 4)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_265 : Operation 2871 [1/1] (0.44ns)   --->   "%select_ln49_26 = select i1 %trunc_ln49, float %out_M_imag135_042_l_1, float %p_val_assign_254" [dmm_64x4096/matmult_top.cpp:49]   --->   Operation 2871 'select' 'select_ln49_26' <Predicate = (trunc_ln49_1 == 4)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_265 : Operation 2872 [1/1] (0.28ns)   --->   "%or_ln49_27 = or i1 %write_flag77_0_load, %trunc_ln49" [dmm_64x4096/matmult_top.cpp:49]   --->   Operation 2872 'or' 'or_ln49_27' <Predicate = (trunc_ln49_1 == 4)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_265 : Operation 2873 [1/1] (0.44ns)   --->   "%select_ln49_27 = select i1 %trunc_ln49, float %p_val_assign_254, float %out_M_imag13513_041_2" [dmm_64x4096/matmult_top.cpp:49]   --->   Operation 2873 'select' 'select_ln49_27' <Predicate = (trunc_ln49_1 == 4)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_265 : Operation 2874 [1/1] (0.65ns)   --->   "store i1 %or_ln49_26, i1* %write_flag74_0" [dmm_64x4096/matmult_top.cpp:49]   --->   Operation 2874 'store' <Predicate = (trunc_ln49_1 == 4)> <Delay = 0.65>
ST_265 : Operation 2875 [1/1] (0.00ns)   --->   "store float %select_ln49_26, float* %out_M_imag135_042" [dmm_64x4096/matmult_top.cpp:49]   --->   Operation 2875 'store' <Predicate = (trunc_ln49_1 == 4)> <Delay = 0.00>
ST_265 : Operation 2876 [1/1] (0.65ns)   --->   "store i1 %or_ln49_27, i1* %write_flag77_0" [dmm_64x4096/matmult_top.cpp:49]   --->   Operation 2876 'store' <Predicate = (trunc_ln49_1 == 4)> <Delay = 0.65>
ST_265 : Operation 2877 [1/1] (0.00ns)   --->   "store float %select_ln49_27, float* %out_M_imag13513_041" [dmm_64x4096/matmult_top.cpp:49]   --->   Operation 2877 'store' <Predicate = (trunc_ln49_1 == 4)> <Delay = 0.00>
ST_265 : Operation 2878 [1/1] (0.00ns)   --->   "%out_M_imag13412_044_2 = load float* %out_M_imag13412_044" [dmm_64x4096/matmult_top.cpp:49]   --->   Operation 2878 'load' 'out_M_imag13412_044_2' <Predicate = (trunc_ln49_1 == 3 & !trunc_ln49)> <Delay = 0.00>
ST_265 : Operation 2879 [1/1] (0.00ns)   --->   "%write_flag71_0_load = load i1* %write_flag71_0" [dmm_64x4096/matmult_top.cpp:49]   --->   Operation 2879 'load' 'write_flag71_0_load' <Predicate = (trunc_ln49_1 == 3)> <Delay = 0.00>
ST_265 : Operation 2880 [1/1] (0.00ns)   --->   "%out_M_imag134_045_l_1 = load float* %out_M_imag134_045" [dmm_64x4096/matmult_top.cpp:49]   --->   Operation 2880 'load' 'out_M_imag134_045_l_1' <Predicate = (trunc_ln49_1 == 3 & trunc_ln49)> <Delay = 0.00>
ST_265 : Operation 2881 [1/1] (0.00ns)   --->   "%write_flag68_0_load = load i1* %write_flag68_0" [dmm_64x4096/matmult_top.cpp:49]   --->   Operation 2881 'load' 'write_flag68_0_load' <Predicate = (trunc_ln49_1 == 3)> <Delay = 0.00>
ST_265 : Operation 2882 [1/1] (0.00ns) (grouped into LUT with out node or_ln49_24)   --->   "%xor_ln49_12 = xor i1 %trunc_ln49, true" [dmm_64x4096/matmult_top.cpp:49]   --->   Operation 2882 'xor' 'xor_ln49_12' <Predicate = (trunc_ln49_1 == 3)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_265 : Operation 2883 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln49_24 = or i1 %write_flag68_0_load, %xor_ln49_12" [dmm_64x4096/matmult_top.cpp:49]   --->   Operation 2883 'or' 'or_ln49_24' <Predicate = (trunc_ln49_1 == 3)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_265 : Operation 2884 [1/1] (0.44ns)   --->   "%select_ln49_24 = select i1 %trunc_ln49, float %out_M_imag134_045_l_1, float %p_val_assign_254" [dmm_64x4096/matmult_top.cpp:49]   --->   Operation 2884 'select' 'select_ln49_24' <Predicate = (trunc_ln49_1 == 3)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_265 : Operation 2885 [1/1] (0.28ns)   --->   "%or_ln49_25 = or i1 %write_flag71_0_load, %trunc_ln49" [dmm_64x4096/matmult_top.cpp:49]   --->   Operation 2885 'or' 'or_ln49_25' <Predicate = (trunc_ln49_1 == 3)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_265 : Operation 2886 [1/1] (0.44ns)   --->   "%select_ln49_25 = select i1 %trunc_ln49, float %p_val_assign_254, float %out_M_imag13412_044_2" [dmm_64x4096/matmult_top.cpp:49]   --->   Operation 2886 'select' 'select_ln49_25' <Predicate = (trunc_ln49_1 == 3)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_265 : Operation 2887 [1/1] (0.65ns)   --->   "store i1 %or_ln49_24, i1* %write_flag68_0" [dmm_64x4096/matmult_top.cpp:49]   --->   Operation 2887 'store' <Predicate = (trunc_ln49_1 == 3)> <Delay = 0.65>
ST_265 : Operation 2888 [1/1] (0.00ns)   --->   "store float %select_ln49_24, float* %out_M_imag134_045" [dmm_64x4096/matmult_top.cpp:49]   --->   Operation 2888 'store' <Predicate = (trunc_ln49_1 == 3)> <Delay = 0.00>
ST_265 : Operation 2889 [1/1] (0.65ns)   --->   "store i1 %or_ln49_25, i1* %write_flag71_0" [dmm_64x4096/matmult_top.cpp:49]   --->   Operation 2889 'store' <Predicate = (trunc_ln49_1 == 3)> <Delay = 0.65>
ST_265 : Operation 2890 [1/1] (0.00ns)   --->   "store float %select_ln49_25, float* %out_M_imag13412_044" [dmm_64x4096/matmult_top.cpp:49]   --->   Operation 2890 'store' <Predicate = (trunc_ln49_1 == 3)> <Delay = 0.00>
ST_265 : Operation 2891 [1/1] (0.00ns)   --->   "%out_M_imag13311_047_2 = load float* %out_M_imag13311_047" [dmm_64x4096/matmult_top.cpp:49]   --->   Operation 2891 'load' 'out_M_imag13311_047_2' <Predicate = (trunc_ln49_1 == 2 & !trunc_ln49)> <Delay = 0.00>
ST_265 : Operation 2892 [1/1] (0.00ns)   --->   "%write_flag65_0_load = load i1* %write_flag65_0" [dmm_64x4096/matmult_top.cpp:49]   --->   Operation 2892 'load' 'write_flag65_0_load' <Predicate = (trunc_ln49_1 == 2)> <Delay = 0.00>
ST_265 : Operation 2893 [1/1] (0.00ns)   --->   "%out_M_imag133_048_l_1 = load float* %out_M_imag133_048" [dmm_64x4096/matmult_top.cpp:49]   --->   Operation 2893 'load' 'out_M_imag133_048_l_1' <Predicate = (trunc_ln49_1 == 2 & trunc_ln49)> <Delay = 0.00>
ST_265 : Operation 2894 [1/1] (0.00ns)   --->   "%write_flag62_0_load = load i1* %write_flag62_0" [dmm_64x4096/matmult_top.cpp:49]   --->   Operation 2894 'load' 'write_flag62_0_load' <Predicate = (trunc_ln49_1 == 2)> <Delay = 0.00>
ST_265 : Operation 2895 [1/1] (0.00ns) (grouped into LUT with out node or_ln49_22)   --->   "%xor_ln49_11 = xor i1 %trunc_ln49, true" [dmm_64x4096/matmult_top.cpp:49]   --->   Operation 2895 'xor' 'xor_ln49_11' <Predicate = (trunc_ln49_1 == 2)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_265 : Operation 2896 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln49_22 = or i1 %write_flag62_0_load, %xor_ln49_11" [dmm_64x4096/matmult_top.cpp:49]   --->   Operation 2896 'or' 'or_ln49_22' <Predicate = (trunc_ln49_1 == 2)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_265 : Operation 2897 [1/1] (0.44ns)   --->   "%select_ln49_22 = select i1 %trunc_ln49, float %out_M_imag133_048_l_1, float %p_val_assign_254" [dmm_64x4096/matmult_top.cpp:49]   --->   Operation 2897 'select' 'select_ln49_22' <Predicate = (trunc_ln49_1 == 2)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_265 : Operation 2898 [1/1] (0.28ns)   --->   "%or_ln49_23 = or i1 %write_flag65_0_load, %trunc_ln49" [dmm_64x4096/matmult_top.cpp:49]   --->   Operation 2898 'or' 'or_ln49_23' <Predicate = (trunc_ln49_1 == 2)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_265 : Operation 2899 [1/1] (0.44ns)   --->   "%select_ln49_23 = select i1 %trunc_ln49, float %p_val_assign_254, float %out_M_imag13311_047_2" [dmm_64x4096/matmult_top.cpp:49]   --->   Operation 2899 'select' 'select_ln49_23' <Predicate = (trunc_ln49_1 == 2)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_265 : Operation 2900 [1/1] (0.65ns)   --->   "store i1 %or_ln49_22, i1* %write_flag62_0" [dmm_64x4096/matmult_top.cpp:49]   --->   Operation 2900 'store' <Predicate = (trunc_ln49_1 == 2)> <Delay = 0.65>
ST_265 : Operation 2901 [1/1] (0.00ns)   --->   "store float %select_ln49_22, float* %out_M_imag133_048" [dmm_64x4096/matmult_top.cpp:49]   --->   Operation 2901 'store' <Predicate = (trunc_ln49_1 == 2)> <Delay = 0.00>
ST_265 : Operation 2902 [1/1] (0.65ns)   --->   "store i1 %or_ln49_23, i1* %write_flag65_0" [dmm_64x4096/matmult_top.cpp:49]   --->   Operation 2902 'store' <Predicate = (trunc_ln49_1 == 2)> <Delay = 0.65>
ST_265 : Operation 2903 [1/1] (0.00ns)   --->   "store float %select_ln49_23, float* %out_M_imag13311_047" [dmm_64x4096/matmult_top.cpp:49]   --->   Operation 2903 'store' <Predicate = (trunc_ln49_1 == 2)> <Delay = 0.00>
ST_265 : Operation 2904 [1/1] (0.00ns)   --->   "%out_M_imag13210_050_2 = load float* %out_M_imag13210_050" [dmm_64x4096/matmult_top.cpp:49]   --->   Operation 2904 'load' 'out_M_imag13210_050_2' <Predicate = (trunc_ln49_1 == 1 & !trunc_ln49)> <Delay = 0.00>
ST_265 : Operation 2905 [1/1] (0.00ns)   --->   "%write_flag59_0_load = load i1* %write_flag59_0" [dmm_64x4096/matmult_top.cpp:49]   --->   Operation 2905 'load' 'write_flag59_0_load' <Predicate = (trunc_ln49_1 == 1)> <Delay = 0.00>
ST_265 : Operation 2906 [1/1] (0.00ns)   --->   "%out_M_imag132_051_l_1 = load float* %out_M_imag132_051" [dmm_64x4096/matmult_top.cpp:49]   --->   Operation 2906 'load' 'out_M_imag132_051_l_1' <Predicate = (trunc_ln49_1 == 1 & trunc_ln49)> <Delay = 0.00>
ST_265 : Operation 2907 [1/1] (0.00ns)   --->   "%write_flag56_0_load = load i1* %write_flag56_0" [dmm_64x4096/matmult_top.cpp:49]   --->   Operation 2907 'load' 'write_flag56_0_load' <Predicate = (trunc_ln49_1 == 1)> <Delay = 0.00>
ST_265 : Operation 2908 [1/1] (0.00ns) (grouped into LUT with out node or_ln49_20)   --->   "%xor_ln49_10 = xor i1 %trunc_ln49, true" [dmm_64x4096/matmult_top.cpp:49]   --->   Operation 2908 'xor' 'xor_ln49_10' <Predicate = (trunc_ln49_1 == 1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_265 : Operation 2909 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln49_20 = or i1 %write_flag56_0_load, %xor_ln49_10" [dmm_64x4096/matmult_top.cpp:49]   --->   Operation 2909 'or' 'or_ln49_20' <Predicate = (trunc_ln49_1 == 1)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_265 : Operation 2910 [1/1] (0.44ns)   --->   "%select_ln49_20 = select i1 %trunc_ln49, float %out_M_imag132_051_l_1, float %p_val_assign_254" [dmm_64x4096/matmult_top.cpp:49]   --->   Operation 2910 'select' 'select_ln49_20' <Predicate = (trunc_ln49_1 == 1)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_265 : Operation 2911 [1/1] (0.28ns)   --->   "%or_ln49_21 = or i1 %write_flag59_0_load, %trunc_ln49" [dmm_64x4096/matmult_top.cpp:49]   --->   Operation 2911 'or' 'or_ln49_21' <Predicate = (trunc_ln49_1 == 1)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_265 : Operation 2912 [1/1] (0.44ns)   --->   "%select_ln49_21 = select i1 %trunc_ln49, float %p_val_assign_254, float %out_M_imag13210_050_2" [dmm_64x4096/matmult_top.cpp:49]   --->   Operation 2912 'select' 'select_ln49_21' <Predicate = (trunc_ln49_1 == 1)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_265 : Operation 2913 [1/1] (0.65ns)   --->   "store i1 %or_ln49_20, i1* %write_flag56_0" [dmm_64x4096/matmult_top.cpp:49]   --->   Operation 2913 'store' <Predicate = (trunc_ln49_1 == 1)> <Delay = 0.65>
ST_265 : Operation 2914 [1/1] (0.00ns)   --->   "store float %select_ln49_20, float* %out_M_imag132_051" [dmm_64x4096/matmult_top.cpp:49]   --->   Operation 2914 'store' <Predicate = (trunc_ln49_1 == 1)> <Delay = 0.00>
ST_265 : Operation 2915 [1/1] (0.65ns)   --->   "store i1 %or_ln49_21, i1* %write_flag59_0" [dmm_64x4096/matmult_top.cpp:49]   --->   Operation 2915 'store' <Predicate = (trunc_ln49_1 == 1)> <Delay = 0.65>
ST_265 : Operation 2916 [1/1] (0.00ns)   --->   "store float %select_ln49_21, float* %out_M_imag13210_050" [dmm_64x4096/matmult_top.cpp:49]   --->   Operation 2916 'store' <Predicate = (trunc_ln49_1 == 1)> <Delay = 0.00>
ST_265 : Operation 2917 [1/1] (0.00ns)   --->   "%out_M_imag9_053_loa_1 = load float* %out_M_imag9_053" [dmm_64x4096/matmult_top.cpp:49]   --->   Operation 2917 'load' 'out_M_imag9_053_loa_1' <Predicate = (trunc_ln49_1 == 0 & !trunc_ln49)> <Delay = 0.00>
ST_265 : Operation 2918 [1/1] (0.00ns)   --->   "%write_flag53_0_load = load i1* %write_flag53_0" [dmm_64x4096/matmult_top.cpp:49]   --->   Operation 2918 'load' 'write_flag53_0_load' <Predicate = (trunc_ln49_1 == 0)> <Delay = 0.00>
ST_265 : Operation 2919 [1/1] (0.00ns)   --->   "%out_M_imag_054_load_1 = load float* %out_M_imag_054" [dmm_64x4096/matmult_top.cpp:49]   --->   Operation 2919 'load' 'out_M_imag_054_load_1' <Predicate = (trunc_ln49_1 == 0 & trunc_ln49)> <Delay = 0.00>
ST_265 : Operation 2920 [1/1] (0.00ns)   --->   "%write_flag50_0_load = load i1* %write_flag50_0" [dmm_64x4096/matmult_top.cpp:49]   --->   Operation 2920 'load' 'write_flag50_0_load' <Predicate = (trunc_ln49_1 == 0)> <Delay = 0.00>
ST_265 : Operation 2921 [1/1] (0.00ns) (grouped into LUT with out node or_ln49_18)   --->   "%xor_ln49_9 = xor i1 %trunc_ln49, true" [dmm_64x4096/matmult_top.cpp:49]   --->   Operation 2921 'xor' 'xor_ln49_9' <Predicate = (trunc_ln49_1 == 0)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_265 : Operation 2922 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln49_18 = or i1 %write_flag50_0_load, %xor_ln49_9" [dmm_64x4096/matmult_top.cpp:49]   --->   Operation 2922 'or' 'or_ln49_18' <Predicate = (trunc_ln49_1 == 0)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_265 : Operation 2923 [1/1] (0.44ns)   --->   "%select_ln49_18 = select i1 %trunc_ln49, float %out_M_imag_054_load_1, float %p_val_assign_254" [dmm_64x4096/matmult_top.cpp:49]   --->   Operation 2923 'select' 'select_ln49_18' <Predicate = (trunc_ln49_1 == 0)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_265 : Operation 2924 [1/1] (0.28ns)   --->   "%or_ln49_19 = or i1 %write_flag53_0_load, %trunc_ln49" [dmm_64x4096/matmult_top.cpp:49]   --->   Operation 2924 'or' 'or_ln49_19' <Predicate = (trunc_ln49_1 == 0)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_265 : Operation 2925 [1/1] (0.44ns)   --->   "%select_ln49_19 = select i1 %trunc_ln49, float %p_val_assign_254, float %out_M_imag9_053_loa_1" [dmm_64x4096/matmult_top.cpp:49]   --->   Operation 2925 'select' 'select_ln49_19' <Predicate = (trunc_ln49_1 == 0)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_265 : Operation 2926 [1/1] (0.65ns)   --->   "store i1 %or_ln49_18, i1* %write_flag50_0" [dmm_64x4096/matmult_top.cpp:49]   --->   Operation 2926 'store' <Predicate = (trunc_ln49_1 == 0)> <Delay = 0.65>
ST_265 : Operation 2927 [1/1] (0.00ns)   --->   "store float %select_ln49_18, float* %out_M_imag_054" [dmm_64x4096/matmult_top.cpp:49]   --->   Operation 2927 'store' <Predicate = (trunc_ln49_1 == 0)> <Delay = 0.00>
ST_265 : Operation 2928 [1/1] (0.65ns)   --->   "store i1 %or_ln49_19, i1* %write_flag53_0" [dmm_64x4096/matmult_top.cpp:49]   --->   Operation 2928 'store' <Predicate = (trunc_ln49_1 == 0)> <Delay = 0.65>
ST_265 : Operation 2929 [1/1] (0.00ns)   --->   "store float %select_ln49_19, float* %out_M_imag9_053" [dmm_64x4096/matmult_top.cpp:49]   --->   Operation 2929 'store' <Predicate = (trunc_ln49_1 == 0)> <Delay = 0.00>
ST_265 : Operation 2930 [1/1] (0.00ns)   --->   "%out_M_imag13816_032_2 = load float* %out_M_imag13816_032" [dmm_64x4096/matmult_top.cpp:49]   --->   Operation 2930 'load' 'out_M_imag13816_032_2' <Predicate = (trunc_ln49_1 != 0 & trunc_ln49_1 != 1 & trunc_ln49_1 != 2 & trunc_ln49_1 != 3 & trunc_ln49_1 != 4 & trunc_ln49_1 != 5 & trunc_ln49_1 != 6 & !trunc_ln49)> <Delay = 0.00>
ST_265 : Operation 2931 [1/1] (0.00ns)   --->   "%write_flag95_0_load = load i1* %write_flag95_0" [dmm_64x4096/matmult_top.cpp:49]   --->   Operation 2931 'load' 'write_flag95_0_load' <Predicate = (trunc_ln49_1 != 0 & trunc_ln49_1 != 1 & trunc_ln49_1 != 2 & trunc_ln49_1 != 3 & trunc_ln49_1 != 4 & trunc_ln49_1 != 5 & trunc_ln49_1 != 6)> <Delay = 0.00>
ST_265 : Operation 2932 [1/1] (0.00ns)   --->   "%out_M_imag138_033_l_1 = load float* %out_M_imag138_033" [dmm_64x4096/matmult_top.cpp:49]   --->   Operation 2932 'load' 'out_M_imag138_033_l_1' <Predicate = (trunc_ln49_1 != 0 & trunc_ln49_1 != 1 & trunc_ln49_1 != 2 & trunc_ln49_1 != 3 & trunc_ln49_1 != 4 & trunc_ln49_1 != 5 & trunc_ln49_1 != 6 & trunc_ln49)> <Delay = 0.00>
ST_265 : Operation 2933 [1/1] (0.00ns)   --->   "%write_flag92_0_load = load i1* %write_flag92_0" [dmm_64x4096/matmult_top.cpp:49]   --->   Operation 2933 'load' 'write_flag92_0_load' <Predicate = (trunc_ln49_1 != 0 & trunc_ln49_1 != 1 & trunc_ln49_1 != 2 & trunc_ln49_1 != 3 & trunc_ln49_1 != 4 & trunc_ln49_1 != 5 & trunc_ln49_1 != 6)> <Delay = 0.00>
ST_265 : Operation 2934 [1/1] (0.00ns) (grouped into LUT with out node or_ln49_16)   --->   "%xor_ln49_8 = xor i1 %trunc_ln49, true" [dmm_64x4096/matmult_top.cpp:49]   --->   Operation 2934 'xor' 'xor_ln49_8' <Predicate = (trunc_ln49_1 != 0 & trunc_ln49_1 != 1 & trunc_ln49_1 != 2 & trunc_ln49_1 != 3 & trunc_ln49_1 != 4 & trunc_ln49_1 != 5 & trunc_ln49_1 != 6)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_265 : Operation 2935 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln49_16 = or i1 %write_flag92_0_load, %xor_ln49_8" [dmm_64x4096/matmult_top.cpp:49]   --->   Operation 2935 'or' 'or_ln49_16' <Predicate = (trunc_ln49_1 != 0 & trunc_ln49_1 != 1 & trunc_ln49_1 != 2 & trunc_ln49_1 != 3 & trunc_ln49_1 != 4 & trunc_ln49_1 != 5 & trunc_ln49_1 != 6)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_265 : Operation 2936 [1/1] (0.44ns)   --->   "%select_ln49_16 = select i1 %trunc_ln49, float %out_M_imag138_033_l_1, float %p_val_assign_254" [dmm_64x4096/matmult_top.cpp:49]   --->   Operation 2936 'select' 'select_ln49_16' <Predicate = (trunc_ln49_1 != 0 & trunc_ln49_1 != 1 & trunc_ln49_1 != 2 & trunc_ln49_1 != 3 & trunc_ln49_1 != 4 & trunc_ln49_1 != 5 & trunc_ln49_1 != 6)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_265 : Operation 2937 [1/1] (0.28ns)   --->   "%or_ln49_17 = or i1 %write_flag95_0_load, %trunc_ln49" [dmm_64x4096/matmult_top.cpp:49]   --->   Operation 2937 'or' 'or_ln49_17' <Predicate = (trunc_ln49_1 != 0 & trunc_ln49_1 != 1 & trunc_ln49_1 != 2 & trunc_ln49_1 != 3 & trunc_ln49_1 != 4 & trunc_ln49_1 != 5 & trunc_ln49_1 != 6)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_265 : Operation 2938 [1/1] (0.44ns)   --->   "%select_ln49_17 = select i1 %trunc_ln49, float %p_val_assign_254, float %out_M_imag13816_032_2" [dmm_64x4096/matmult_top.cpp:49]   --->   Operation 2938 'select' 'select_ln49_17' <Predicate = (trunc_ln49_1 != 0 & trunc_ln49_1 != 1 & trunc_ln49_1 != 2 & trunc_ln49_1 != 3 & trunc_ln49_1 != 4 & trunc_ln49_1 != 5 & trunc_ln49_1 != 6)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_265 : Operation 2939 [1/1] (0.65ns)   --->   "store i1 %or_ln49_16, i1* %write_flag92_0" [dmm_64x4096/matmult_top.cpp:49]   --->   Operation 2939 'store' <Predicate = (trunc_ln49_1 != 0 & trunc_ln49_1 != 1 & trunc_ln49_1 != 2 & trunc_ln49_1 != 3 & trunc_ln49_1 != 4 & trunc_ln49_1 != 5 & trunc_ln49_1 != 6)> <Delay = 0.65>
ST_265 : Operation 2940 [1/1] (0.00ns)   --->   "store float %select_ln49_16, float* %out_M_imag138_033" [dmm_64x4096/matmult_top.cpp:49]   --->   Operation 2940 'store' <Predicate = (trunc_ln49_1 != 0 & trunc_ln49_1 != 1 & trunc_ln49_1 != 2 & trunc_ln49_1 != 3 & trunc_ln49_1 != 4 & trunc_ln49_1 != 5 & trunc_ln49_1 != 6)> <Delay = 0.00>
ST_265 : Operation 2941 [1/1] (0.65ns)   --->   "store i1 %or_ln49_17, i1* %write_flag95_0" [dmm_64x4096/matmult_top.cpp:49]   --->   Operation 2941 'store' <Predicate = (trunc_ln49_1 != 0 & trunc_ln49_1 != 1 & trunc_ln49_1 != 2 & trunc_ln49_1 != 3 & trunc_ln49_1 != 4 & trunc_ln49_1 != 5 & trunc_ln49_1 != 6)> <Delay = 0.65>
ST_265 : Operation 2942 [1/1] (0.00ns)   --->   "store float %select_ln49_17, float* %out_M_imag13816_032" [dmm_64x4096/matmult_top.cpp:49]   --->   Operation 2942 'store' <Predicate = (trunc_ln49_1 != 0 & trunc_ln49_1 != 1 & trunc_ln49_1 != 2 & trunc_ln49_1 != 3 & trunc_ln49_1 != 4 & trunc_ln49_1 != 5 & trunc_ln49_1 != 6)> <Delay = 0.00>
ST_265 : Operation 2943 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecRegionEnd([3 x i8]* @p_str7, i32 %tmp)" [dmm_64x4096/matmult_top.cpp:50]   --->   Operation 2943 'specregionend' 'empty_8' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_265 : Operation 2944 [1/1] (0.00ns)   --->   "br label %1" [dmm_64x4096/matmult_top.cpp:40]   --->   Operation 2944 'br' <Predicate = (!icmp_ln40)> <Delay = 0.00>

State 266 <SV = 2> <Delay = 0.44>
ST_266 : Operation 2945 [1/1] (0.00ns)   --->   "%out_M_imag13816_032_1 = load float* %out_M_imag13816_032" [dmm_64x4096/matmult_top.cpp:51]   --->   Operation 2945 'load' 'out_M_imag13816_032_1' <Predicate = true> <Delay = 0.00>
ST_266 : Operation 2946 [1/1] (0.00ns)   --->   "%write_flag_0_load_1 = load i1* %write_flag_0" [dmm_64x4096/matmult_top.cpp:51]   --->   Operation 2946 'load' 'write_flag_0_load_1' <Predicate = true> <Delay = 0.00>
ST_266 : Operation 2947 [1/1] (0.00ns)   --->   "%write_flag95_0_load_1 = load i1* %write_flag95_0" [dmm_64x4096/matmult_top.cpp:51]   --->   Operation 2947 'load' 'write_flag95_0_load_1' <Predicate = true> <Delay = 0.00>
ST_266 : Operation 2948 [1/1] (0.00ns)   --->   "%out_M_imag138_033_l = load float* %out_M_imag138_033" [dmm_64x4096/matmult_top.cpp:51]   --->   Operation 2948 'load' 'out_M_imag138_033_l' <Predicate = true> <Delay = 0.00>
ST_266 : Operation 2949 [1/1] (0.00ns)   --->   "%out_M_real_034_load = load float* %out_M_real_034" [dmm_64x4096/matmult_top.cpp:51]   --->   Operation 2949 'load' 'out_M_real_034_load' <Predicate = true> <Delay = 0.00>
ST_266 : Operation 2950 [1/1] (0.00ns)   --->   "%write_flag92_0_load_1 = load i1* %write_flag92_0" [dmm_64x4096/matmult_top.cpp:51]   --->   Operation 2950 'load' 'write_flag92_0_load_1' <Predicate = true> <Delay = 0.00>
ST_266 : Operation 2951 [1/1] (0.00ns)   --->   "%out_M_imag13715_035_1 = load float* %out_M_imag13715_035" [dmm_64x4096/matmult_top.cpp:51]   --->   Operation 2951 'load' 'out_M_imag13715_035_1' <Predicate = true> <Delay = 0.00>
ST_266 : Operation 2952 [1/1] (0.00ns)   --->   "%write_flag4_0_load_1 = load i1* %write_flag4_0" [dmm_64x4096/matmult_top.cpp:51]   --->   Operation 2952 'load' 'write_flag4_0_load_1' <Predicate = true> <Delay = 0.00>
ST_266 : Operation 2953 [1/1] (0.00ns)   --->   "%write_flag89_0_load_1 = load i1* %write_flag89_0" [dmm_64x4096/matmult_top.cpp:51]   --->   Operation 2953 'load' 'write_flag89_0_load_1' <Predicate = true> <Delay = 0.00>
ST_266 : Operation 2954 [1/1] (0.00ns)   --->   "%out_M_imag137_036_l = load float* %out_M_imag137_036" [dmm_64x4096/matmult_top.cpp:51]   --->   Operation 2954 'load' 'out_M_imag137_036_l' <Predicate = true> <Delay = 0.00>
ST_266 : Operation 2955 [1/1] (0.00ns)   --->   "%out_M_real16_037_lo = load float* %out_M_real16_037" [dmm_64x4096/matmult_top.cpp:51]   --->   Operation 2955 'load' 'out_M_real16_037_lo' <Predicate = true> <Delay = 0.00>
ST_266 : Operation 2956 [1/1] (0.00ns)   --->   "%write_flag86_0_load_1 = load i1* %write_flag86_0" [dmm_64x4096/matmult_top.cpp:51]   --->   Operation 2956 'load' 'write_flag86_0_load_1' <Predicate = true> <Delay = 0.00>
ST_266 : Operation 2957 [1/1] (0.00ns)   --->   "%out_M_imag13614_038_1 = load float* %out_M_imag13614_038" [dmm_64x4096/matmult_top.cpp:51]   --->   Operation 2957 'load' 'out_M_imag13614_038_1' <Predicate = true> <Delay = 0.00>
ST_266 : Operation 2958 [1/1] (0.00ns)   --->   "%write_flag8_0_load_1 = load i1* %write_flag8_0" [dmm_64x4096/matmult_top.cpp:51]   --->   Operation 2958 'load' 'write_flag8_0_load_1' <Predicate = true> <Delay = 0.00>
ST_266 : Operation 2959 [1/1] (0.00ns)   --->   "%write_flag83_0_load_1 = load i1* %write_flag83_0" [dmm_64x4096/matmult_top.cpp:51]   --->   Operation 2959 'load' 'write_flag83_0_load_1' <Predicate = true> <Delay = 0.00>
ST_266 : Operation 2960 [1/1] (0.00ns)   --->   "%out_M_imag136_039_l = load float* %out_M_imag136_039" [dmm_64x4096/matmult_top.cpp:51]   --->   Operation 2960 'load' 'out_M_imag136_039_l' <Predicate = true> <Delay = 0.00>
ST_266 : Operation 2961 [1/1] (0.00ns)   --->   "%out_M_real125_040_l = load float* %out_M_real125_040" [dmm_64x4096/matmult_top.cpp:51]   --->   Operation 2961 'load' 'out_M_real125_040_l' <Predicate = true> <Delay = 0.00>
ST_266 : Operation 2962 [1/1] (0.00ns)   --->   "%write_flag80_0_load_1 = load i1* %write_flag80_0" [dmm_64x4096/matmult_top.cpp:51]   --->   Operation 2962 'load' 'write_flag80_0_load_1' <Predicate = true> <Delay = 0.00>
ST_266 : Operation 2963 [1/1] (0.00ns)   --->   "%out_M_imag13513_041_1 = load float* %out_M_imag13513_041" [dmm_64x4096/matmult_top.cpp:51]   --->   Operation 2963 'load' 'out_M_imag13513_041_1' <Predicate = true> <Delay = 0.00>
ST_266 : Operation 2964 [1/1] (0.00ns)   --->   "%write_flag11_0_load_1 = load i1* %write_flag11_0" [dmm_64x4096/matmult_top.cpp:51]   --->   Operation 2964 'load' 'write_flag11_0_load_1' <Predicate = true> <Delay = 0.00>
ST_266 : Operation 2965 [1/1] (0.00ns)   --->   "%write_flag77_0_load_1 = load i1* %write_flag77_0" [dmm_64x4096/matmult_top.cpp:51]   --->   Operation 2965 'load' 'write_flag77_0_load_1' <Predicate = true> <Delay = 0.00>
ST_266 : Operation 2966 [1/1] (0.00ns)   --->   "%out_M_imag135_042_l = load float* %out_M_imag135_042" [dmm_64x4096/matmult_top.cpp:51]   --->   Operation 2966 'load' 'out_M_imag135_042_l' <Predicate = true> <Delay = 0.00>
ST_266 : Operation 2967 [1/1] (0.00ns)   --->   "%out_M_real1252_043_s = load float* %out_M_real1252_043" [dmm_64x4096/matmult_top.cpp:51]   --->   Operation 2967 'load' 'out_M_real1252_043_s' <Predicate = true> <Delay = 0.00>
ST_266 : Operation 2968 [1/1] (0.00ns)   --->   "%write_flag74_0_load_1 = load i1* %write_flag74_0" [dmm_64x4096/matmult_top.cpp:51]   --->   Operation 2968 'load' 'write_flag74_0_load_1' <Predicate = true> <Delay = 0.00>
ST_266 : Operation 2969 [1/1] (0.00ns)   --->   "%out_M_imag13412_044_1 = load float* %out_M_imag13412_044" [dmm_64x4096/matmult_top.cpp:51]   --->   Operation 2969 'load' 'out_M_imag13412_044_1' <Predicate = true> <Delay = 0.00>
ST_266 : Operation 2970 [1/1] (0.00ns)   --->   "%write_flag14_0_load_1 = load i1* %write_flag14_0" [dmm_64x4096/matmult_top.cpp:51]   --->   Operation 2970 'load' 'write_flag14_0_load_1' <Predicate = true> <Delay = 0.00>
ST_266 : Operation 2971 [1/1] (0.00ns)   --->   "%write_flag71_0_load_1 = load i1* %write_flag71_0" [dmm_64x4096/matmult_top.cpp:51]   --->   Operation 2971 'load' 'write_flag71_0_load_1' <Predicate = true> <Delay = 0.00>
ST_266 : Operation 2972 [1/1] (0.00ns)   --->   "%out_M_imag134_045_l = load float* %out_M_imag134_045" [dmm_64x4096/matmult_top.cpp:51]   --->   Operation 2972 'load' 'out_M_imag134_045_l' <Predicate = true> <Delay = 0.00>
ST_266 : Operation 2973 [1/1] (0.00ns)   --->   "%out_M_real126_046_l = load float* %out_M_real126_046" [dmm_64x4096/matmult_top.cpp:51]   --->   Operation 2973 'load' 'out_M_real126_046_l' <Predicate = true> <Delay = 0.00>
ST_266 : Operation 2974 [1/1] (0.00ns)   --->   "%write_flag68_0_load_1 = load i1* %write_flag68_0" [dmm_64x4096/matmult_top.cpp:51]   --->   Operation 2974 'load' 'write_flag68_0_load_1' <Predicate = true> <Delay = 0.00>
ST_266 : Operation 2975 [1/1] (0.00ns)   --->   "%out_M_imag13311_047_1 = load float* %out_M_imag13311_047" [dmm_64x4096/matmult_top.cpp:51]   --->   Operation 2975 'load' 'out_M_imag13311_047_1' <Predicate = true> <Delay = 0.00>
ST_266 : Operation 2976 [1/1] (0.00ns)   --->   "%write_flag17_0_load_1 = load i1* %write_flag17_0" [dmm_64x4096/matmult_top.cpp:51]   --->   Operation 2976 'load' 'write_flag17_0_load_1' <Predicate = true> <Delay = 0.00>
ST_266 : Operation 2977 [1/1] (0.00ns)   --->   "%write_flag65_0_load_1 = load i1* %write_flag65_0" [dmm_64x4096/matmult_top.cpp:51]   --->   Operation 2977 'load' 'write_flag65_0_load_1' <Predicate = true> <Delay = 0.00>
ST_266 : Operation 2978 [1/1] (0.00ns)   --->   "%out_M_imag133_048_l = load float* %out_M_imag133_048" [dmm_64x4096/matmult_top.cpp:51]   --->   Operation 2978 'load' 'out_M_imag133_048_l' <Predicate = true> <Delay = 0.00>
ST_266 : Operation 2979 [1/1] (0.00ns)   --->   "%out_M_real1263_049_s = load float* %out_M_real1263_049" [dmm_64x4096/matmult_top.cpp:51]   --->   Operation 2979 'load' 'out_M_real1263_049_s' <Predicate = true> <Delay = 0.00>
ST_266 : Operation 2980 [1/1] (0.00ns)   --->   "%write_flag62_0_load_1 = load i1* %write_flag62_0" [dmm_64x4096/matmult_top.cpp:51]   --->   Operation 2980 'load' 'write_flag62_0_load_1' <Predicate = true> <Delay = 0.00>
ST_266 : Operation 2981 [1/1] (0.00ns)   --->   "%out_M_imag13210_050_1 = load float* %out_M_imag13210_050" [dmm_64x4096/matmult_top.cpp:51]   --->   Operation 2981 'load' 'out_M_imag13210_050_1' <Predicate = true> <Delay = 0.00>
ST_266 : Operation 2982 [1/1] (0.00ns)   --->   "%write_flag20_0_load_1 = load i1* %write_flag20_0" [dmm_64x4096/matmult_top.cpp:51]   --->   Operation 2982 'load' 'write_flag20_0_load_1' <Predicate = true> <Delay = 0.00>
ST_266 : Operation 2983 [1/1] (0.00ns)   --->   "%write_flag59_0_load_1 = load i1* %write_flag59_0" [dmm_64x4096/matmult_top.cpp:51]   --->   Operation 2983 'load' 'write_flag59_0_load_1' <Predicate = true> <Delay = 0.00>
ST_266 : Operation 2984 [1/1] (0.00ns)   --->   "%out_M_imag132_051_l = load float* %out_M_imag132_051" [dmm_64x4096/matmult_top.cpp:51]   --->   Operation 2984 'load' 'out_M_imag132_051_l' <Predicate = true> <Delay = 0.00>
ST_266 : Operation 2985 [1/1] (0.00ns)   --->   "%out_M_real127_052_l = load float* %out_M_real127_052" [dmm_64x4096/matmult_top.cpp:51]   --->   Operation 2985 'load' 'out_M_real127_052_l' <Predicate = true> <Delay = 0.00>
ST_266 : Operation 2986 [1/1] (0.00ns)   --->   "%write_flag56_0_load_1 = load i1* %write_flag56_0" [dmm_64x4096/matmult_top.cpp:51]   --->   Operation 2986 'load' 'write_flag56_0_load_1' <Predicate = true> <Delay = 0.00>
ST_266 : Operation 2987 [1/1] (0.00ns)   --->   "%out_M_imag9_053_loa = load float* %out_M_imag9_053" [dmm_64x4096/matmult_top.cpp:51]   --->   Operation 2987 'load' 'out_M_imag9_053_loa' <Predicate = true> <Delay = 0.00>
ST_266 : Operation 2988 [1/1] (0.00ns)   --->   "%write_flag23_0_load_1 = load i1* %write_flag23_0" [dmm_64x4096/matmult_top.cpp:51]   --->   Operation 2988 'load' 'write_flag23_0_load_1' <Predicate = true> <Delay = 0.00>
ST_266 : Operation 2989 [1/1] (0.00ns)   --->   "%write_flag53_0_load_1 = load i1* %write_flag53_0" [dmm_64x4096/matmult_top.cpp:51]   --->   Operation 2989 'load' 'write_flag53_0_load_1' <Predicate = true> <Delay = 0.00>
ST_266 : Operation 2990 [1/1] (0.00ns)   --->   "%out_M_imag_054_load = load float* %out_M_imag_054" [dmm_64x4096/matmult_top.cpp:51]   --->   Operation 2990 'load' 'out_M_imag_054_load' <Predicate = true> <Delay = 0.00>
ST_266 : Operation 2991 [1/1] (0.00ns)   --->   "%out_M_real1274_055_s = load float* %out_M_real1274_055" [dmm_64x4096/matmult_top.cpp:51]   --->   Operation 2991 'load' 'out_M_real1274_055_s' <Predicate = true> <Delay = 0.00>
ST_266 : Operation 2992 [1/1] (0.00ns)   --->   "%write_flag50_0_load_1 = load i1* %write_flag50_0" [dmm_64x4096/matmult_top.cpp:51]   --->   Operation 2992 'load' 'write_flag50_0_load_1' <Predicate = true> <Delay = 0.00>
ST_266 : Operation 2993 [1/1] (0.00ns)   --->   "%out_M_real1318_056_s = load float* %out_M_real1318_056" [dmm_64x4096/matmult_top.cpp:51]   --->   Operation 2993 'load' 'out_M_real1318_056_s' <Predicate = true> <Delay = 0.00>
ST_266 : Operation 2994 [1/1] (0.00ns)   --->   "%write_flag26_0_load_1 = load i1* %write_flag26_0" [dmm_64x4096/matmult_top.cpp:51]   --->   Operation 2994 'load' 'write_flag26_0_load_1' <Predicate = true> <Delay = 0.00>
ST_266 : Operation 2995 [1/1] (0.00ns)   --->   "%write_flag47_0_load_1 = load i1* %write_flag47_0" [dmm_64x4096/matmult_top.cpp:51]   --->   Operation 2995 'load' 'write_flag47_0_load_1' <Predicate = true> <Delay = 0.00>
ST_266 : Operation 2996 [1/1] (0.00ns)   --->   "%out_M_real131_057_l = load float* %out_M_real131_057" [dmm_64x4096/matmult_top.cpp:51]   --->   Operation 2996 'load' 'out_M_real131_057_l' <Predicate = true> <Delay = 0.00>
ST_266 : Operation 2997 [1/1] (0.00ns)   --->   "%out_M_real128_058_l = load float* %out_M_real128_058" [dmm_64x4096/matmult_top.cpp:51]   --->   Operation 2997 'load' 'out_M_real128_058_l' <Predicate = true> <Delay = 0.00>
ST_266 : Operation 2998 [1/1] (0.00ns)   --->   "%write_flag44_0_load_1 = load i1* %write_flag44_0" [dmm_64x4096/matmult_top.cpp:51]   --->   Operation 2998 'load' 'write_flag44_0_load_1' <Predicate = true> <Delay = 0.00>
ST_266 : Operation 2999 [1/1] (0.00ns)   --->   "%out_M_real1307_059_s = load float* %out_M_real1307_059" [dmm_64x4096/matmult_top.cpp:51]   --->   Operation 2999 'load' 'out_M_real1307_059_s' <Predicate = true> <Delay = 0.00>
ST_266 : Operation 3000 [1/1] (0.00ns)   --->   "%write_flag29_0_load_1 = load i1* %write_flag29_0" [dmm_64x4096/matmult_top.cpp:51]   --->   Operation 3000 'load' 'write_flag29_0_load_1' <Predicate = true> <Delay = 0.00>
ST_266 : Operation 3001 [1/1] (0.00ns)   --->   "%write_flag41_0_load_1 = load i1* %write_flag41_0" [dmm_64x4096/matmult_top.cpp:51]   --->   Operation 3001 'load' 'write_flag41_0_load_1' <Predicate = true> <Delay = 0.00>
ST_266 : Operation 3002 [1/1] (0.00ns)   --->   "%out_M_real130_060_l = load float* %out_M_real130_060" [dmm_64x4096/matmult_top.cpp:51]   --->   Operation 3002 'load' 'out_M_real130_060_l' <Predicate = true> <Delay = 0.00>
ST_266 : Operation 3003 [1/1] (0.00ns)   --->   "%out_M_real1285_061_s = load float* %out_M_real1285_061" [dmm_64x4096/matmult_top.cpp:51]   --->   Operation 3003 'load' 'out_M_real1285_061_s' <Predicate = true> <Delay = 0.00>
ST_266 : Operation 3004 [1/1] (0.00ns)   --->   "%write_flag38_0_load_1 = load i1* %write_flag38_0" [dmm_64x4096/matmult_top.cpp:51]   --->   Operation 3004 'load' 'write_flag38_0_load_1' <Predicate = true> <Delay = 0.00>
ST_266 : Operation 3005 [1/1] (0.00ns)   --->   "%out_M_real1296_062_s = load float* %out_M_real1296_062" [dmm_64x4096/matmult_top.cpp:51]   --->   Operation 3005 'load' 'out_M_real1296_062_s' <Predicate = true> <Delay = 0.00>
ST_266 : Operation 3006 [1/1] (0.00ns)   --->   "%write_flag32_0_load_1 = load i1* %write_flag32_0" [dmm_64x4096/matmult_top.cpp:51]   --->   Operation 3006 'load' 'write_flag32_0_load_1' <Predicate = true> <Delay = 0.00>
ST_266 : Operation 3007 [1/1] (0.00ns)   --->   "%write_flag35_0_load_1 = load i1* %write_flag35_0" [dmm_64x4096/matmult_top.cpp:51]   --->   Operation 3007 'load' 'write_flag35_0_load_1' <Predicate = true> <Delay = 0.00>
ST_266 : Operation 3008 [1/1] (0.00ns)   --->   "%out_M_real129_063_l = load float* %out_M_real129_063" [dmm_64x4096/matmult_top.cpp:51]   --->   Operation 3008 'load' 'out_M_real129_063_l' <Predicate = true> <Delay = 0.00>
ST_266 : Operation 3009 [1/1] (0.44ns)   --->   "%select_ln51 = select i1 %write_flag_0_load_1, float %out_M_real_034_load, float %out_M_real_0_0_re" [dmm_64x4096/matmult_top.cpp:51]   --->   Operation 3009 'select' 'select_ln51' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_266 : Operation 3010 [1/1] (0.44ns)   --->   "%select_ln51_1 = select i1 %write_flag4_0_load_1, float %out_M_real16_037_lo, float %out_M_real_0_1_re" [dmm_64x4096/matmult_top.cpp:51]   --->   Operation 3010 'select' 'select_ln51_1' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_266 : Operation 3011 [1/1] (0.44ns)   --->   "%select_ln51_2 = select i1 %write_flag8_0_load_1, float %out_M_real125_040_l, float %out_M_real_1_0_re" [dmm_64x4096/matmult_top.cpp:51]   --->   Operation 3011 'select' 'select_ln51_2' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_266 : Operation 3012 [1/1] (0.44ns)   --->   "%select_ln51_3 = select i1 %write_flag11_0_load_1, float %out_M_real1252_043_s, float %out_M_real_1_1_re" [dmm_64x4096/matmult_top.cpp:51]   --->   Operation 3012 'select' 'select_ln51_3' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_266 : Operation 3013 [1/1] (0.44ns)   --->   "%select_ln51_4 = select i1 %write_flag14_0_load_1, float %out_M_real126_046_l, float %out_M_real_2_0_re" [dmm_64x4096/matmult_top.cpp:51]   --->   Operation 3013 'select' 'select_ln51_4' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_266 : Operation 3014 [1/1] (0.44ns)   --->   "%select_ln51_5 = select i1 %write_flag17_0_load_1, float %out_M_real1263_049_s, float %out_M_real_2_1_re" [dmm_64x4096/matmult_top.cpp:51]   --->   Operation 3014 'select' 'select_ln51_5' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_266 : Operation 3015 [1/1] (0.44ns)   --->   "%select_ln51_6 = select i1 %write_flag20_0_load_1, float %out_M_real127_052_l, float %out_M_real_3_0_re" [dmm_64x4096/matmult_top.cpp:51]   --->   Operation 3015 'select' 'select_ln51_6' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_266 : Operation 3016 [1/1] (0.44ns)   --->   "%select_ln51_7 = select i1 %write_flag23_0_load_1, float %out_M_real1274_055_s, float %out_M_real_3_1_re" [dmm_64x4096/matmult_top.cpp:51]   --->   Operation 3016 'select' 'select_ln51_7' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_266 : Operation 3017 [1/1] (0.44ns)   --->   "%select_ln51_8 = select i1 %write_flag26_0_load_1, float %out_M_real128_058_l, float %out_M_real_4_0_re" [dmm_64x4096/matmult_top.cpp:51]   --->   Operation 3017 'select' 'select_ln51_8' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_266 : Operation 3018 [1/1] (0.44ns)   --->   "%select_ln51_9 = select i1 %write_flag29_0_load_1, float %out_M_real1285_061_s, float %out_M_real_4_1_re" [dmm_64x4096/matmult_top.cpp:51]   --->   Operation 3018 'select' 'select_ln51_9' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_266 : Operation 3019 [1/1] (0.44ns)   --->   "%select_ln51_10 = select i1 %write_flag32_0_load_1, float %out_M_real129_063_l, float %out_M_real_5_0_re" [dmm_64x4096/matmult_top.cpp:51]   --->   Operation 3019 'select' 'select_ln51_10' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_266 : Operation 3020 [1/1] (0.44ns)   --->   "%select_ln51_11 = select i1 %write_flag35_0_load_1, float %out_M_real1296_062_s, float %out_M_real_5_1_re" [dmm_64x4096/matmult_top.cpp:51]   --->   Operation 3020 'select' 'select_ln51_11' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_266 : Operation 3021 [1/1] (0.44ns)   --->   "%select_ln51_12 = select i1 %write_flag38_0_load_1, float %out_M_real130_060_l, float %out_M_real_6_0_re" [dmm_64x4096/matmult_top.cpp:51]   --->   Operation 3021 'select' 'select_ln51_12' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_266 : Operation 3022 [1/1] (0.44ns)   --->   "%select_ln51_13 = select i1 %write_flag41_0_load_1, float %out_M_real1307_059_s, float %out_M_real_6_1_re" [dmm_64x4096/matmult_top.cpp:51]   --->   Operation 3022 'select' 'select_ln51_13' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_266 : Operation 3023 [1/1] (0.44ns)   --->   "%select_ln51_14 = select i1 %write_flag44_0_load_1, float %out_M_real131_057_l, float %out_M_real_7_0_re" [dmm_64x4096/matmult_top.cpp:51]   --->   Operation 3023 'select' 'select_ln51_14' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_266 : Operation 3024 [1/1] (0.44ns)   --->   "%select_ln51_15 = select i1 %write_flag47_0_load_1, float %out_M_real1318_056_s, float %out_M_real_7_1_re" [dmm_64x4096/matmult_top.cpp:51]   --->   Operation 3024 'select' 'select_ln51_15' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_266 : Operation 3025 [1/1] (0.44ns)   --->   "%select_ln51_16 = select i1 %write_flag50_0_load_1, float %out_M_imag_054_load, float %out_M_imag_0_0_re" [dmm_64x4096/matmult_top.cpp:51]   --->   Operation 3025 'select' 'select_ln51_16' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_266 : Operation 3026 [1/1] (0.44ns)   --->   "%select_ln51_17 = select i1 %write_flag53_0_load_1, float %out_M_imag9_053_loa, float %out_M_imag_0_1_re" [dmm_64x4096/matmult_top.cpp:51]   --->   Operation 3026 'select' 'select_ln51_17' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_266 : Operation 3027 [1/1] (0.44ns)   --->   "%select_ln51_18 = select i1 %write_flag56_0_load_1, float %out_M_imag132_051_l, float %out_M_imag_1_0_re" [dmm_64x4096/matmult_top.cpp:51]   --->   Operation 3027 'select' 'select_ln51_18' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_266 : Operation 3028 [1/1] (0.44ns)   --->   "%select_ln51_19 = select i1 %write_flag59_0_load_1, float %out_M_imag13210_050_1, float %out_M_imag_1_1_re" [dmm_64x4096/matmult_top.cpp:51]   --->   Operation 3028 'select' 'select_ln51_19' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_266 : Operation 3029 [1/1] (0.44ns)   --->   "%select_ln51_20 = select i1 %write_flag62_0_load_1, float %out_M_imag133_048_l, float %out_M_imag_2_0_re" [dmm_64x4096/matmult_top.cpp:51]   --->   Operation 3029 'select' 'select_ln51_20' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_266 : Operation 3030 [1/1] (0.44ns)   --->   "%select_ln51_21 = select i1 %write_flag65_0_load_1, float %out_M_imag13311_047_1, float %out_M_imag_2_1_re" [dmm_64x4096/matmult_top.cpp:51]   --->   Operation 3030 'select' 'select_ln51_21' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_266 : Operation 3031 [1/1] (0.44ns)   --->   "%select_ln51_22 = select i1 %write_flag68_0_load_1, float %out_M_imag134_045_l, float %out_M_imag_3_0_re" [dmm_64x4096/matmult_top.cpp:51]   --->   Operation 3031 'select' 'select_ln51_22' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_266 : Operation 3032 [1/1] (0.44ns)   --->   "%select_ln51_23 = select i1 %write_flag71_0_load_1, float %out_M_imag13412_044_1, float %out_M_imag_3_1_re" [dmm_64x4096/matmult_top.cpp:51]   --->   Operation 3032 'select' 'select_ln51_23' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_266 : Operation 3033 [1/1] (0.44ns)   --->   "%select_ln51_24 = select i1 %write_flag74_0_load_1, float %out_M_imag135_042_l, float %out_M_imag_4_0_re" [dmm_64x4096/matmult_top.cpp:51]   --->   Operation 3033 'select' 'select_ln51_24' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_266 : Operation 3034 [1/1] (0.44ns)   --->   "%select_ln51_25 = select i1 %write_flag77_0_load_1, float %out_M_imag13513_041_1, float %out_M_imag_4_1_re" [dmm_64x4096/matmult_top.cpp:51]   --->   Operation 3034 'select' 'select_ln51_25' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_266 : Operation 3035 [1/1] (0.44ns)   --->   "%select_ln51_26 = select i1 %write_flag80_0_load_1, float %out_M_imag136_039_l, float %out_M_imag_5_0_re" [dmm_64x4096/matmult_top.cpp:51]   --->   Operation 3035 'select' 'select_ln51_26' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_266 : Operation 3036 [1/1] (0.44ns)   --->   "%select_ln51_27 = select i1 %write_flag83_0_load_1, float %out_M_imag13614_038_1, float %out_M_imag_5_1_re" [dmm_64x4096/matmult_top.cpp:51]   --->   Operation 3036 'select' 'select_ln51_27' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_266 : Operation 3037 [1/1] (0.44ns)   --->   "%select_ln51_28 = select i1 %write_flag86_0_load_1, float %out_M_imag137_036_l, float %out_M_imag_6_0_re" [dmm_64x4096/matmult_top.cpp:51]   --->   Operation 3037 'select' 'select_ln51_28' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_266 : Operation 3038 [1/1] (0.44ns)   --->   "%select_ln51_29 = select i1 %write_flag89_0_load_1, float %out_M_imag13715_035_1, float %out_M_imag_6_1_re" [dmm_64x4096/matmult_top.cpp:51]   --->   Operation 3038 'select' 'select_ln51_29' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_266 : Operation 3039 [1/1] (0.44ns)   --->   "%select_ln51_30 = select i1 %write_flag92_0_load_1, float %out_M_imag138_033_l, float %out_M_imag_7_0_re" [dmm_64x4096/matmult_top.cpp:51]   --->   Operation 3039 'select' 'select_ln51_30' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_266 : Operation 3040 [1/1] (0.44ns)   --->   "%select_ln51_31 = select i1 %write_flag95_0_load_1, float %out_M_imag13816_032_1, float %out_M_imag_7_1_re" [dmm_64x4096/matmult_top.cpp:51]   --->   Operation 3040 'select' 'select_ln51_31' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_266 : Operation 3041 [1/1] (0.00ns)   --->   "%mrv = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } undef, float %select_ln51, 0" [dmm_64x4096/matmult_top.cpp:51]   --->   Operation 3041 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_266 : Operation 3042 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %mrv, float %select_ln51_1, 1" [dmm_64x4096/matmult_top.cpp:51]   --->   Operation 3042 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_266 : Operation 3043 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %mrv_1, float %select_ln51_2, 2" [dmm_64x4096/matmult_top.cpp:51]   --->   Operation 3043 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_266 : Operation 3044 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %mrv_2, float %select_ln51_3, 3" [dmm_64x4096/matmult_top.cpp:51]   --->   Operation 3044 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_266 : Operation 3045 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %mrv_3, float %select_ln51_4, 4" [dmm_64x4096/matmult_top.cpp:51]   --->   Operation 3045 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_266 : Operation 3046 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %mrv_4, float %select_ln51_5, 5" [dmm_64x4096/matmult_top.cpp:51]   --->   Operation 3046 'insertvalue' 'mrv_5' <Predicate = true> <Delay = 0.00>
ST_266 : Operation 3047 [1/1] (0.00ns)   --->   "%mrv_6 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %mrv_5, float %select_ln51_6, 6" [dmm_64x4096/matmult_top.cpp:51]   --->   Operation 3047 'insertvalue' 'mrv_6' <Predicate = true> <Delay = 0.00>
ST_266 : Operation 3048 [1/1] (0.00ns)   --->   "%mrv_7 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %mrv_6, float %select_ln51_7, 7" [dmm_64x4096/matmult_top.cpp:51]   --->   Operation 3048 'insertvalue' 'mrv_7' <Predicate = true> <Delay = 0.00>
ST_266 : Operation 3049 [1/1] (0.00ns)   --->   "%mrv_8 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %mrv_7, float %select_ln51_8, 8" [dmm_64x4096/matmult_top.cpp:51]   --->   Operation 3049 'insertvalue' 'mrv_8' <Predicate = true> <Delay = 0.00>
ST_266 : Operation 3050 [1/1] (0.00ns)   --->   "%mrv_9 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %mrv_8, float %select_ln51_9, 9" [dmm_64x4096/matmult_top.cpp:51]   --->   Operation 3050 'insertvalue' 'mrv_9' <Predicate = true> <Delay = 0.00>
ST_266 : Operation 3051 [1/1] (0.00ns)   --->   "%mrv_s = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %mrv_9, float %select_ln51_10, 10" [dmm_64x4096/matmult_top.cpp:51]   --->   Operation 3051 'insertvalue' 'mrv_s' <Predicate = true> <Delay = 0.00>
ST_266 : Operation 3052 [1/1] (0.00ns)   --->   "%mrv_10 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %mrv_s, float %select_ln51_11, 11" [dmm_64x4096/matmult_top.cpp:51]   --->   Operation 3052 'insertvalue' 'mrv_10' <Predicate = true> <Delay = 0.00>
ST_266 : Operation 3053 [1/1] (0.00ns)   --->   "%mrv_11 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %mrv_10, float %select_ln51_12, 12" [dmm_64x4096/matmult_top.cpp:51]   --->   Operation 3053 'insertvalue' 'mrv_11' <Predicate = true> <Delay = 0.00>
ST_266 : Operation 3054 [1/1] (0.00ns)   --->   "%mrv_12 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %mrv_11, float %select_ln51_13, 13" [dmm_64x4096/matmult_top.cpp:51]   --->   Operation 3054 'insertvalue' 'mrv_12' <Predicate = true> <Delay = 0.00>
ST_266 : Operation 3055 [1/1] (0.00ns)   --->   "%mrv_13 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %mrv_12, float %select_ln51_14, 14" [dmm_64x4096/matmult_top.cpp:51]   --->   Operation 3055 'insertvalue' 'mrv_13' <Predicate = true> <Delay = 0.00>
ST_266 : Operation 3056 [1/1] (0.00ns)   --->   "%mrv_14 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %mrv_13, float %select_ln51_15, 15" [dmm_64x4096/matmult_top.cpp:51]   --->   Operation 3056 'insertvalue' 'mrv_14' <Predicate = true> <Delay = 0.00>
ST_266 : Operation 3057 [1/1] (0.00ns)   --->   "%mrv_15 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %mrv_14, float %select_ln51_16, 16" [dmm_64x4096/matmult_top.cpp:51]   --->   Operation 3057 'insertvalue' 'mrv_15' <Predicate = true> <Delay = 0.00>
ST_266 : Operation 3058 [1/1] (0.00ns)   --->   "%mrv_16 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %mrv_15, float %select_ln51_17, 17" [dmm_64x4096/matmult_top.cpp:51]   --->   Operation 3058 'insertvalue' 'mrv_16' <Predicate = true> <Delay = 0.00>
ST_266 : Operation 3059 [1/1] (0.00ns)   --->   "%mrv_17 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %mrv_16, float %select_ln51_18, 18" [dmm_64x4096/matmult_top.cpp:51]   --->   Operation 3059 'insertvalue' 'mrv_17' <Predicate = true> <Delay = 0.00>
ST_266 : Operation 3060 [1/1] (0.00ns)   --->   "%mrv_18 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %mrv_17, float %select_ln51_19, 19" [dmm_64x4096/matmult_top.cpp:51]   --->   Operation 3060 'insertvalue' 'mrv_18' <Predicate = true> <Delay = 0.00>
ST_266 : Operation 3061 [1/1] (0.00ns)   --->   "%mrv_19 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %mrv_18, float %select_ln51_20, 20" [dmm_64x4096/matmult_top.cpp:51]   --->   Operation 3061 'insertvalue' 'mrv_19' <Predicate = true> <Delay = 0.00>
ST_266 : Operation 3062 [1/1] (0.00ns)   --->   "%mrv_20 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %mrv_19, float %select_ln51_21, 21" [dmm_64x4096/matmult_top.cpp:51]   --->   Operation 3062 'insertvalue' 'mrv_20' <Predicate = true> <Delay = 0.00>
ST_266 : Operation 3063 [1/1] (0.00ns)   --->   "%mrv_21 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %mrv_20, float %select_ln51_22, 22" [dmm_64x4096/matmult_top.cpp:51]   --->   Operation 3063 'insertvalue' 'mrv_21' <Predicate = true> <Delay = 0.00>
ST_266 : Operation 3064 [1/1] (0.00ns)   --->   "%mrv_22 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %mrv_21, float %select_ln51_23, 23" [dmm_64x4096/matmult_top.cpp:51]   --->   Operation 3064 'insertvalue' 'mrv_22' <Predicate = true> <Delay = 0.00>
ST_266 : Operation 3065 [1/1] (0.00ns)   --->   "%mrv_23 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %mrv_22, float %select_ln51_24, 24" [dmm_64x4096/matmult_top.cpp:51]   --->   Operation 3065 'insertvalue' 'mrv_23' <Predicate = true> <Delay = 0.00>
ST_266 : Operation 3066 [1/1] (0.00ns)   --->   "%mrv_24 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %mrv_23, float %select_ln51_25, 25" [dmm_64x4096/matmult_top.cpp:51]   --->   Operation 3066 'insertvalue' 'mrv_24' <Predicate = true> <Delay = 0.00>
ST_266 : Operation 3067 [1/1] (0.00ns)   --->   "%mrv_25 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %mrv_24, float %select_ln51_26, 26" [dmm_64x4096/matmult_top.cpp:51]   --->   Operation 3067 'insertvalue' 'mrv_25' <Predicate = true> <Delay = 0.00>
ST_266 : Operation 3068 [1/1] (0.00ns)   --->   "%mrv_26 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %mrv_25, float %select_ln51_27, 27" [dmm_64x4096/matmult_top.cpp:51]   --->   Operation 3068 'insertvalue' 'mrv_26' <Predicate = true> <Delay = 0.00>
ST_266 : Operation 3069 [1/1] (0.00ns)   --->   "%mrv_27 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %mrv_26, float %select_ln51_28, 28" [dmm_64x4096/matmult_top.cpp:51]   --->   Operation 3069 'insertvalue' 'mrv_27' <Predicate = true> <Delay = 0.00>
ST_266 : Operation 3070 [1/1] (0.00ns)   --->   "%mrv_28 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %mrv_27, float %select_ln51_29, 29" [dmm_64x4096/matmult_top.cpp:51]   --->   Operation 3070 'insertvalue' 'mrv_28' <Predicate = true> <Delay = 0.00>
ST_266 : Operation 3071 [1/1] (0.00ns)   --->   "%mrv_29 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %mrv_28, float %select_ln51_30, 30" [dmm_64x4096/matmult_top.cpp:51]   --->   Operation 3071 'insertvalue' 'mrv_29' <Predicate = true> <Delay = 0.00>
ST_266 : Operation 3072 [1/1] (0.00ns)   --->   "%mrv_30 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %mrv_29, float %select_ln51_31, 31" [dmm_64x4096/matmult_top.cpp:51]   --->   Operation 3072 'insertvalue' 'mrv_30' <Predicate = true> <Delay = 0.00>
ST_266 : Operation 3073 [1/1] (0.00ns)   --->   "ret { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %mrv_30" [dmm_64x4096/matmult_top.cpp:51]   --->   Operation 3073 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 0.656ns
The critical path consists of the following:
	'alloca' operation ('write_flag_0') [162]  (0 ns)
	'store' operation ('store_ln40', dmm_64x4096/matmult_top.cpp:40) of constant 0 on local variable 'write_flag_0' [288]  (0.656 ns)

 <State 2>: 1.24ns
The critical path consists of the following:
	'phi' operation ('m') with incoming values : ('m', dmm_64x4096/matmult_top.cpp:40) [291]  (0 ns)
	'getelementptr' operation ('a_M_real_addr', dmm_64x4096/matmult_top.cpp:45) [303]  (0 ns)
	'load' operation ('a_M_real_load', dmm_64x4096/matmult_top.cpp:45) on array 'a_M_real' [563]  (1.24 ns)

 <State 3>: 1.24ns
The critical path consists of the following:
	'load' operation ('a_M_real_load', dmm_64x4096/matmult_top.cpp:45) on array 'a_M_real' [563]  (1.24 ns)

 <State 4>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('ac', dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45) [567]  (8.42 ns)

 <State 5>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('ac', dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45) [567]  (8.42 ns)

 <State 6>: 6.44ns
The critical path consists of the following:
	'fsub' operation ('__val', dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45) [571]  (6.44 ns)

 <State 7>: 6.44ns
The critical path consists of the following:
	'fsub' operation ('__val', dmm_64x4096/matmult_top.cpp:23->dmm_64x4096/matmult_top.cpp:45) [571]  (6.44 ns)

 <State 8>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('ac_1', dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45) [579]  (8.42 ns)

 <State 9>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('ac_1', dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45) [579]  (8.42 ns)

 <State 10>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('__val', dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46) [573]  (6.44 ns)

 <State 11>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('__val', dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46) [573]  (6.44 ns)

 <State 12>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('ac_2', dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45) [591]  (8.42 ns)

 <State 13>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('ac_2', dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45) [591]  (8.42 ns)

 <State 14>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('__val', dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46) [585]  (6.44 ns)

 <State 15>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('__val', dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46) [585]  (6.44 ns)

 <State 16>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('ac_3', dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45) [603]  (8.42 ns)

 <State 17>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('ac_3', dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45) [603]  (8.42 ns)

 <State 18>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('__val', dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46) [597]  (6.44 ns)

 <State 19>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('__val', dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46) [597]  (6.44 ns)

 <State 20>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('ac_4', dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45) [615]  (8.42 ns)

 <State 21>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('ac_4', dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45) [615]  (8.42 ns)

 <State 22>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('__val', dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46) [609]  (6.44 ns)

 <State 23>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('__val', dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46) [609]  (6.44 ns)

 <State 24>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('ac_5', dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45) [627]  (8.42 ns)

 <State 25>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('ac_5', dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45) [627]  (8.42 ns)

 <State 26>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('__val', dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46) [621]  (6.44 ns)

 <State 27>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('__val', dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46) [621]  (6.44 ns)

 <State 28>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('ac_6', dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45) [639]  (8.42 ns)

 <State 29>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('ac_6', dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45) [639]  (8.42 ns)

 <State 30>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('__val', dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46) [633]  (6.44 ns)

 <State 31>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('__val', dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46) [633]  (6.44 ns)

 <State 32>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('ac_7', dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45) [651]  (8.42 ns)

 <State 33>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('ac_7', dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45) [651]  (8.42 ns)

 <State 34>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('__val', dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46) [645]  (6.44 ns)

 <State 35>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('__val', dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46) [645]  (6.44 ns)

 <State 36>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('ac_8', dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45) [663]  (8.42 ns)

 <State 37>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('ac_8', dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45) [663]  (8.42 ns)

 <State 38>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('__val', dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46) [657]  (6.44 ns)

 <State 39>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('__val', dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46) [657]  (6.44 ns)

 <State 40>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('ac_9', dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45) [675]  (8.42 ns)

 <State 41>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('ac_9', dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45) [675]  (8.42 ns)

 <State 42>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('__val', dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46) [669]  (6.44 ns)

 <State 43>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('__val', dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46) [669]  (6.44 ns)

 <State 44>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('ac_s', dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45) [687]  (8.42 ns)

 <State 45>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('ac_s', dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45) [687]  (8.42 ns)

 <State 46>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('__val', dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46) [681]  (6.44 ns)

 <State 47>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('__val', dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46) [681]  (6.44 ns)

 <State 48>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('ac_10', dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45) [699]  (8.42 ns)

 <State 49>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('ac_10', dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45) [699]  (8.42 ns)

 <State 50>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('__val', dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46) [693]  (6.44 ns)

 <State 51>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('__val', dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46) [693]  (6.44 ns)

 <State 52>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('ac_11', dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45) [711]  (8.42 ns)

 <State 53>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('ac_11', dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45) [711]  (8.42 ns)

 <State 54>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('__val', dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46) [705]  (6.44 ns)

 <State 55>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('__val', dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46) [705]  (6.44 ns)

 <State 56>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('ac_12', dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45) [723]  (8.42 ns)

 <State 57>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('ac_12', dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45) [723]  (8.42 ns)

 <State 58>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('__val', dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46) [717]  (6.44 ns)

 <State 59>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('__val', dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46) [717]  (6.44 ns)

 <State 60>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('ac_13', dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45) [735]  (8.42 ns)

 <State 61>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('ac_13', dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45) [735]  (8.42 ns)

 <State 62>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('__val', dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46) [729]  (6.44 ns)

 <State 63>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('__val', dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46) [729]  (6.44 ns)

 <State 64>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('ac_14', dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45) [747]  (8.42 ns)

 <State 65>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('ac_14', dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45) [747]  (8.42 ns)

 <State 66>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('__val', dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46) [741]  (6.44 ns)

 <State 67>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('__val', dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46) [741]  (6.44 ns)

 <State 68>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('ac_15', dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45) [759]  (8.42 ns)

 <State 69>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('ac_15', dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45) [759]  (8.42 ns)

 <State 70>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('__val', dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46) [753]  (6.44 ns)

 <State 71>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('__val', dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46) [753]  (6.44 ns)

 <State 72>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('ac_16', dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45) [771]  (8.42 ns)

 <State 73>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('ac_16', dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45) [771]  (8.42 ns)

 <State 74>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('__val', dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46) [765]  (6.44 ns)

 <State 75>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('__val', dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46) [765]  (6.44 ns)

 <State 76>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('ac_17', dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45) [783]  (8.42 ns)

 <State 77>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('ac_17', dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45) [783]  (8.42 ns)

 <State 78>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('__val', dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46) [777]  (6.44 ns)

 <State 79>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('__val', dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46) [777]  (6.44 ns)

 <State 80>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('ac_18', dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45) [795]  (8.42 ns)

 <State 81>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('ac_18', dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45) [795]  (8.42 ns)

 <State 82>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('__val', dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46) [789]  (6.44 ns)

 <State 83>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('__val', dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46) [789]  (6.44 ns)

 <State 84>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('ac_19', dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45) [807]  (8.42 ns)

 <State 85>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('ac_19', dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45) [807]  (8.42 ns)

 <State 86>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('__val', dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46) [801]  (6.44 ns)

 <State 87>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('__val', dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46) [801]  (6.44 ns)

 <State 88>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('ac_20', dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45) [819]  (8.42 ns)

 <State 89>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('ac_20', dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45) [819]  (8.42 ns)

 <State 90>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('__val', dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46) [813]  (6.44 ns)

 <State 91>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('__val', dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46) [813]  (6.44 ns)

 <State 92>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('ac_21', dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45) [831]  (8.42 ns)

 <State 93>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('ac_21', dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45) [831]  (8.42 ns)

 <State 94>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('__val', dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46) [825]  (6.44 ns)

 <State 95>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('__val', dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46) [825]  (6.44 ns)

 <State 96>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('ac_22', dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45) [843]  (8.42 ns)

 <State 97>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('ac_22', dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45) [843]  (8.42 ns)

 <State 98>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('__val', dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46) [837]  (6.44 ns)

 <State 99>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('__val', dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46) [837]  (6.44 ns)

 <State 100>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('ac_23', dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45) [855]  (8.42 ns)

 <State 101>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('ac_23', dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45) [855]  (8.42 ns)

 <State 102>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('__val', dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46) [849]  (6.44 ns)

 <State 103>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('__val', dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46) [849]  (6.44 ns)

 <State 104>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('ac_24', dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45) [867]  (8.42 ns)

 <State 105>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('ac_24', dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45) [867]  (8.42 ns)

 <State 106>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('__val', dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46) [861]  (6.44 ns)

 <State 107>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('__val', dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46) [861]  (6.44 ns)

 <State 108>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('ac_25', dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45) [879]  (8.42 ns)

 <State 109>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('ac_25', dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45) [879]  (8.42 ns)

 <State 110>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('__val', dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46) [873]  (6.44 ns)

 <State 111>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('__val', dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46) [873]  (6.44 ns)

 <State 112>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('ac_26', dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45) [891]  (8.42 ns)

 <State 113>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('ac_26', dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45) [891]  (8.42 ns)

 <State 114>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('__val', dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46) [885]  (6.44 ns)

 <State 115>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('__val', dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46) [885]  (6.44 ns)

 <State 116>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('ac_27', dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45) [903]  (8.42 ns)

 <State 117>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('ac_27', dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45) [903]  (8.42 ns)

 <State 118>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('__val', dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46) [897]  (6.44 ns)

 <State 119>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('__val', dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46) [897]  (6.44 ns)

 <State 120>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('ac_28', dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45) [915]  (8.42 ns)

 <State 121>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('ac_28', dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45) [915]  (8.42 ns)

 <State 122>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('__val', dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46) [909]  (6.44 ns)

 <State 123>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('__val', dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46) [909]  (6.44 ns)

 <State 124>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('ac_29', dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45) [927]  (8.42 ns)

 <State 125>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('ac_29', dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45) [927]  (8.42 ns)

 <State 126>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('__val', dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46) [921]  (6.44 ns)

 <State 127>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('__val', dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46) [921]  (6.44 ns)

 <State 128>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('ac_30', dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45) [939]  (8.42 ns)

 <State 129>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('ac_30', dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45) [939]  (8.42 ns)

 <State 130>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('__val', dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46) [933]  (6.44 ns)

 <State 131>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('__val', dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46) [933]  (6.44 ns)

 <State 132>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('ac_31', dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45) [951]  (8.42 ns)

 <State 133>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('ac_31', dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45) [951]  (8.42 ns)

 <State 134>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('__val', dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46) [945]  (6.44 ns)

 <State 135>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('__val', dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46) [945]  (6.44 ns)

 <State 136>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('ac_32', dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45) [963]  (8.42 ns)

 <State 137>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('ac_32', dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45) [963]  (8.42 ns)

 <State 138>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('__val', dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46) [957]  (6.44 ns)

 <State 139>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('__val', dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46) [957]  (6.44 ns)

 <State 140>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('ac_33', dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45) [975]  (8.42 ns)

 <State 141>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('ac_33', dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45) [975]  (8.42 ns)

 <State 142>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('__val', dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46) [969]  (6.44 ns)

 <State 143>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('__val', dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46) [969]  (6.44 ns)

 <State 144>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('ac_34', dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45) [987]  (8.42 ns)

 <State 145>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('ac_34', dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45) [987]  (8.42 ns)

 <State 146>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('__val', dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46) [981]  (6.44 ns)

 <State 147>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('__val', dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46) [981]  (6.44 ns)

 <State 148>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('ac_35', dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45) [999]  (8.42 ns)

 <State 149>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('ac_35', dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45) [999]  (8.42 ns)

 <State 150>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('__val', dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46) [993]  (6.44 ns)

 <State 151>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('__val', dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46) [993]  (6.44 ns)

 <State 152>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('ac_36', dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45) [1011]  (8.42 ns)

 <State 153>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('ac_36', dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45) [1011]  (8.42 ns)

 <State 154>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('__val', dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46) [1005]  (6.44 ns)

 <State 155>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('__val', dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46) [1005]  (6.44 ns)

 <State 156>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('ac_37', dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45) [1023]  (8.42 ns)

 <State 157>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('ac_37', dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45) [1023]  (8.42 ns)

 <State 158>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('__val', dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46) [1017]  (6.44 ns)

 <State 159>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('__val', dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46) [1017]  (6.44 ns)

 <State 160>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('ac_38', dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45) [1035]  (8.42 ns)

 <State 161>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('ac_38', dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45) [1035]  (8.42 ns)

 <State 162>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('__val', dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46) [1029]  (6.44 ns)

 <State 163>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('__val', dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46) [1029]  (6.44 ns)

 <State 164>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('ac_39', dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45) [1047]  (8.42 ns)

 <State 165>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('ac_39', dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45) [1047]  (8.42 ns)

 <State 166>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('__val', dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46) [1041]  (6.44 ns)

 <State 167>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('__val', dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46) [1041]  (6.44 ns)

 <State 168>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('ac_40', dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45) [1059]  (8.42 ns)

 <State 169>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('ac_40', dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45) [1059]  (8.42 ns)

 <State 170>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('__val', dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46) [1053]  (6.44 ns)

 <State 171>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('__val', dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46) [1053]  (6.44 ns)

 <State 172>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('ac_41', dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45) [1071]  (8.42 ns)

 <State 173>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('ac_41', dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45) [1071]  (8.42 ns)

 <State 174>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('__val', dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46) [1065]  (6.44 ns)

 <State 175>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('__val', dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46) [1065]  (6.44 ns)

 <State 176>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('ac_42', dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45) [1083]  (8.42 ns)

 <State 177>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('ac_42', dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45) [1083]  (8.42 ns)

 <State 178>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('__val', dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46) [1077]  (6.44 ns)

 <State 179>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('__val', dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46) [1077]  (6.44 ns)

 <State 180>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('ac_43', dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45) [1095]  (8.42 ns)

 <State 181>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('ac_43', dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45) [1095]  (8.42 ns)

 <State 182>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('__val', dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46) [1089]  (6.44 ns)

 <State 183>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('__val', dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46) [1089]  (6.44 ns)

 <State 184>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('ac_44', dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45) [1107]  (8.42 ns)

 <State 185>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('ac_44', dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45) [1107]  (8.42 ns)

 <State 186>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('__val', dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46) [1101]  (6.44 ns)

 <State 187>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('__val', dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46) [1101]  (6.44 ns)

 <State 188>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('ac_45', dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45) [1119]  (8.42 ns)

 <State 189>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('ac_45', dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45) [1119]  (8.42 ns)

 <State 190>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('__val', dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46) [1113]  (6.44 ns)

 <State 191>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('__val', dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46) [1113]  (6.44 ns)

 <State 192>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('ac_46', dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45) [1131]  (8.42 ns)

 <State 193>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('ac_46', dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45) [1131]  (8.42 ns)

 <State 194>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('__val', dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46) [1125]  (6.44 ns)

 <State 195>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('__val', dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46) [1125]  (6.44 ns)

 <State 196>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('ac_47', dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45) [1143]  (8.42 ns)

 <State 197>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('ac_47', dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45) [1143]  (8.42 ns)

 <State 198>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('__val', dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46) [1137]  (6.44 ns)

 <State 199>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('__val', dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46) [1137]  (6.44 ns)

 <State 200>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('ac_48', dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45) [1155]  (8.42 ns)

 <State 201>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('ac_48', dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45) [1155]  (8.42 ns)

 <State 202>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('__val', dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46) [1149]  (6.44 ns)

 <State 203>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('__val', dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46) [1149]  (6.44 ns)

 <State 204>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('ac_49', dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45) [1167]  (8.42 ns)

 <State 205>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('ac_49', dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45) [1167]  (8.42 ns)

 <State 206>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('__val', dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46) [1161]  (6.44 ns)

 <State 207>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('__val', dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46) [1161]  (6.44 ns)

 <State 208>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('ac_50', dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45) [1179]  (8.42 ns)

 <State 209>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('ac_50', dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45) [1179]  (8.42 ns)

 <State 210>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('__val', dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46) [1173]  (6.44 ns)

 <State 211>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('__val', dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46) [1173]  (6.44 ns)

 <State 212>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('ac_51', dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45) [1191]  (8.42 ns)

 <State 213>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('ac_51', dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45) [1191]  (8.42 ns)

 <State 214>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('__val', dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46) [1185]  (6.44 ns)

 <State 215>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('__val', dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46) [1185]  (6.44 ns)

 <State 216>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('ac_52', dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45) [1203]  (8.42 ns)

 <State 217>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('ac_52', dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45) [1203]  (8.42 ns)

 <State 218>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('__val', dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46) [1197]  (6.44 ns)

 <State 219>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('__val', dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46) [1197]  (6.44 ns)

 <State 220>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('ac_53', dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45) [1215]  (8.42 ns)

 <State 221>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('ac_53', dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45) [1215]  (8.42 ns)

 <State 222>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('__val', dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46) [1209]  (6.44 ns)

 <State 223>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('__val', dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46) [1209]  (6.44 ns)

 <State 224>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('ac_54', dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45) [1227]  (8.42 ns)

 <State 225>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('ac_54', dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45) [1227]  (8.42 ns)

 <State 226>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('__val', dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46) [1221]  (6.44 ns)

 <State 227>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('__val', dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46) [1221]  (6.44 ns)

 <State 228>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('ac_55', dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45) [1239]  (8.42 ns)

 <State 229>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('ac_55', dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45) [1239]  (8.42 ns)

 <State 230>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('__val', dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46) [1233]  (6.44 ns)

 <State 231>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('__val', dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46) [1233]  (6.44 ns)

 <State 232>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('ac_56', dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45) [1251]  (8.42 ns)

 <State 233>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('ac_56', dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45) [1251]  (8.42 ns)

 <State 234>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('__val', dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46) [1245]  (6.44 ns)

 <State 235>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('__val', dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46) [1245]  (6.44 ns)

 <State 236>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('ac_57', dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45) [1263]  (8.42 ns)

 <State 237>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('ac_57', dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45) [1263]  (8.42 ns)

 <State 238>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('__val', dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46) [1257]  (6.44 ns)

 <State 239>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('__val', dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46) [1257]  (6.44 ns)

 <State 240>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('ac_58', dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45) [1275]  (8.42 ns)

 <State 241>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('ac_58', dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45) [1275]  (8.42 ns)

 <State 242>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('__val', dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46) [1269]  (6.44 ns)

 <State 243>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('__val', dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46) [1269]  (6.44 ns)

 <State 244>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('ac_59', dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45) [1287]  (8.42 ns)

 <State 245>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('ac_59', dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45) [1287]  (8.42 ns)

 <State 246>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('__val', dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46) [1281]  (6.44 ns)

 <State 247>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('__val', dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46) [1281]  (6.44 ns)

 <State 248>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('ac_60', dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45) [1299]  (8.42 ns)

 <State 249>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('ac_60', dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45) [1299]  (8.42 ns)

 <State 250>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('__val', dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46) [1293]  (6.44 ns)

 <State 251>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('__val', dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46) [1293]  (6.44 ns)

 <State 252>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('ac_61', dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45) [1311]  (8.42 ns)

 <State 253>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('ac_61', dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45) [1311]  (8.42 ns)

 <State 254>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('__val', dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46) [1305]  (6.44 ns)

 <State 255>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('__val', dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46) [1305]  (6.44 ns)

 <State 256>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('ac_62', dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45) [1323]  (8.42 ns)

 <State 257>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('ac_62', dmm_64x4096/matmult_top.cpp:17->dmm_64x4096/matmult_top.cpp:45) [1323]  (8.42 ns)

 <State 258>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('__val', dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46) [1317]  (6.44 ns)

 <State 259>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('__val', dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46) [1317]  (6.44 ns)

 <State 260>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('__val', dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46) [1317]  (6.44 ns)

 <State 261>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('__val', dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46) [1317]  (6.44 ns)

 <State 262>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('__val', dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46) [1329]  (6.44 ns)

 <State 263>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('__val', dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46) [1329]  (6.44 ns)

 <State 264>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('__val', dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46) [1329]  (6.44 ns)

 <State 265>: 6.89ns
The critical path consists of the following:
	'fadd' operation ('__val', dmm_64x4096/matmult_top.cpp:32->dmm_64x4096/matmult_top.cpp:46) [1329]  (6.44 ns)
	'select' operation ('select_ln49_12', dmm_64x4096/matmult_top.cpp:49) [1355]  (0.449 ns)

 <State 266>: 0.449ns
The critical path consists of the following:
	'load' operation ('out_M_imag13816_032_1', dmm_64x4096/matmult_top.cpp:51) on local variable 'out_M_imag13816_032' [1580]  (0 ns)
	'select' operation ('out._M_imag[7][1]', dmm_64x4096/matmult_top.cpp:51) [1675]  (0.449 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
	State 166
	State 167
	State 168
	State 169
	State 170
	State 171
	State 172
	State 173
	State 174
	State 175
	State 176
	State 177
	State 178
	State 179
	State 180
	State 181
	State 182
	State 183
	State 184
	State 185
	State 186
	State 187
	State 188
	State 189
	State 190
	State 191
	State 192
	State 193
	State 194
	State 195
	State 196
	State 197
	State 198
	State 199
	State 200
	State 201
	State 202
	State 203
	State 204
	State 205
	State 206
	State 207
	State 208
	State 209
	State 210
	State 211
	State 212
	State 213
	State 214
	State 215
	State 216
	State 217
	State 218
	State 219
	State 220
	State 221
	State 222
	State 223
	State 224
	State 225
	State 226
	State 227
	State 228
	State 229
	State 230
	State 231
	State 232
	State 233
	State 234
	State 235
	State 236
	State 237
	State 238
	State 239
	State 240
	State 241
	State 242
	State 243
	State 244
	State 245
	State 246
	State 247
	State 248
	State 249
	State 250
	State 251
	State 252
	State 253
	State 254
	State 255
	State 256
	State 257
	State 258
	State 259
	State 260
	State 261
	State 262
	State 263
	State 264
	State 265
	State 266


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
