$date
	Wed Oct 31 17:50:16 2018
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module mine_tb $end
$var wire 1 ! A $end
$var wire 1 " B $end
$var wire 1 # C $end
$var wire 1 $ D $end
$var wire 1 % E $end
$var integer 32 & k [31:0] $end
$scope module the_circuit $end
$var wire 1 $ cin $end
$var wire 1 # cout $end
$var wire 4 ' s [3:0] $end
$var wire 4 ( x [3:0] $end
$var wire 4 ) y [3:0] $end
$scope module f0 $end
$var wire 1 * a $end
$var wire 1 + b $end
$var wire 1 $ c $end
$var wire 1 , cout $end
$var wire 1 - s $end
$var wire 1 . w1 $end
$var wire 1 / w2 $end
$var wire 1 0 w3 $end
$var wire 1 1 w4 $end
$upscope $end
$scope module f1 $end
$var wire 1 2 a $end
$var wire 1 3 b $end
$var wire 1 , c $end
$var wire 1 4 cout $end
$var wire 1 5 s $end
$var wire 1 6 w1 $end
$var wire 1 7 w2 $end
$var wire 1 8 w3 $end
$var wire 1 9 w4 $end
$upscope $end
$scope module f2 $end
$var wire 1 : a $end
$var wire 1 ; b $end
$var wire 1 4 c $end
$var wire 1 < cout $end
$var wire 1 = s $end
$var wire 1 > w1 $end
$var wire 1 ? w2 $end
$var wire 1 @ w3 $end
$var wire 1 A w4 $end
$upscope $end
$scope module f3 $end
$var wire 1 B a $end
$var wire 1 C b $end
$var wire 1 < c $end
$var wire 1 # cout $end
$var wire 1 D s $end
$var wire 1 E w1 $end
$var wire 1 F w2 $end
$var wire 1 G w3 $end
$var wire 1 H w4 $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
zH
zG
zF
zE
xD
0C
0B
zA
z@
z?
z>
x=
x<
0;
0:
z9
z8
z7
z6
x5
x4
03
02
x1
x0
x/
x.
x-
x,
0+
z*
b0 )
b0z (
bx '
b0 &
z%
0$
x#
x"
0!
$end
#10
01
0/
00
0H
0G
0F
0E
0A
0@
0?
0>
09
08
07
06
#20
0,
0#
0<
04
#30
05
0D
0=
b0x '
#100
1$
b1 &
#110
x0
#120
x,
#130
x5
b0xx '
#200
0$
x#
b10 &
#210
00
#220
0,
#230
05
b0x '
#300
1$
b11 &
#310
x0
#320
x,
#330
x5
b0xx '
#400
0$
0#
b100 &
#410
00
#420
0,
#430
05
b0x '
#500
1$
b101 &
#510
x0
#520
x,
#530
x5
b0xx '
#600
0$
x#
b110 &
#610
00
#620
0,
#630
05
b0x '
#700
1$
b111 &
#710
x0
#720
x,
#730
x5
b0xx '
#800
1+
0$
0#
b1 )
1!
b1000 &
