<!DOCTYPE html>
<html>
  <head>
    <meta charset="utf-8" />
    <title>Sdiff src\hotspot\cpu\aarch64\macroAssembler_aarch64_trig.cpp</title>
    <link rel="stylesheet" href="..\..\..\..\style.css" />
  </head>
<body>
<center><a href="macroAssembler_aarch64_log.cpp.sdiff.html" target="_top">&lt; prev</a> <a href="..\..\..\..\index.html" target="_top">index</a> <a href="methodHandles_aarch64.cpp.sdiff.html" target="_top">next &gt;</a></center>    <h2>src\hotspot\cpu\aarch64\macroAssembler_aarch64_trig.cpp</h2>
     <a class="print" href="javascript:print()">Print this page</a>
<table>
<tr valign="top">
<td>
<hr />
<pre>
 184 //}
 185 //
 186 // END __ieee754_rem_pio2 PSEUDO CODE
 187 //
 188 // Changes between fdlibm and intrinsic for __ieee754_rem_pio2:
 189 //     1. INF/NaN check for huge argument is removed in comparison with fdlibm
 190 //     code, because this check is already done in dcos/dsin code
 191 //     2. Most constants are now loaded from table instead of direct initialization
 192 //     3. Two loops are unrolled
 193 // Assumptions:
 194 //     1. Assume |X| &gt;= PI/4
 195 //     2. Assume rscratch1 = 0x3fe921fb00000000  (~ PI/4)
 196 //     3. Assume ix = r3
 197 // Input and output:
 198 //     1. Input: X = r0
 199 //     2. Return n in r2, y[0] == y0 == v4, y[1] == y1 == v5
 200 // NOTE: general purpose register names match local variable names in C code
 201 // NOTE: fpu registers are actively reused. See comments in code about their usage
 202 void MacroAssembler::generate__ieee754_rem_pio2(address npio2_hw,
 203     address two_over_pi, address pio2) {
<span class="line-modified"> 204   const long PIO2_1t = 0x3DD0B4611A626331UL;</span>
<span class="line-modified"> 205   const long PIO2_2  = 0x3DD0B4611A600000UL;</span>
<span class="line-modified"> 206   const long PIO2_2t = 0x3BA3198A2E037073UL;</span>
 207   Label X_IS_NEGATIVE, X_IS_MEDIUM_OR_LARGE, X_IS_POSITIVE_LONG_PI, LARGE_ELSE,
 208       REDUCTION_DONE, X_IS_MEDIUM_BRANCH_DONE, X_IS_LARGE, NX_SET,
 209       X_IS_NEGATIVE_LONG_PI;
 210   Register X = r0, n = r2, ix = r3, jv = r4, tmp5 = r5, jx = r6,
 211       tmp3 = r7, iqBase = r10, ih = r11, i = r17;
 212     // initializing constants first
 213     // rscratch1 = 0x3fe921fb00000000 (see assumptions)
 214     movk(rscratch1, 0x3ff9, 48); // was 0x3fe921fb0..0 now it&#39;s 0x3ff921fb0..0
 215     mov(rscratch2, 0x4002d97c); // 3*PI/4 high word
 216     movk(rscratch1, 0x5440, 16); // now rscratch1 == PIO2_1
 217     fmovd(v1, rscratch1); // v1 = PIO2_1
 218     cmp(rscratch2, ix);
 219     br(LE, X_IS_MEDIUM_OR_LARGE);
 220 
 221     block_comment(&quot;if(ix&lt;0x4002d97c) {...  /* |x| ~&lt; 3pi/4 */ &quot;); {
 222       cmp(X, zr);
 223       br(LT, X_IS_NEGATIVE);
 224 
 225       block_comment(&quot;if(hx&gt;0) {&quot;); {
 226         fsubd(v2, v0, v1); // v2 = z = x - pio2_1
</pre>
<hr />
<pre>
 672 //         constants because of that (see comments in code)
 673 //     4. Use of jx, which is nx-1 instead of nx
 674 // Assumptions:
 675 //     1. Assume |X| &gt;= PI/4
 676 // Input and output:
 677 //     1. Input: X = r0, jx == nx - 1 == r6, e0 == rscratch1
 678 //     2. Return n in r2, y[0] == y0 == v4, y[1] == y1 == v5
 679 // NOTE: general purpose register names match local variable names in C code
 680 // NOTE: fpu registers are actively reused. See comments in code about their usage
 681 void MacroAssembler::generate__kernel_rem_pio2(address two_over_pi, address pio2) {
 682   Label Q_DONE, JX_IS_0, JX_IS_2, COMP_INNER_LOOP, RECOMP_FOR2, Q0_ZERO_CMP_LT,
 683       RECOMP_CHECK_DONE_NOT_ZERO, Q0_ZERO_CMP_DONE, COMP_FOR, Q0_ZERO_CMP_EQ,
 684       INIT_F_ZERO, RECOMPUTE, IH_FOR_INCREMENT, IH_FOR_STORE, RECOMP_CHECK_DONE,
 685       Z_IS_LESS_THAN_TWO24B, Z_IS_ZERO, FW_Y1_NO_NEGATION,
 686       RECOMP_FW_UPDATED, Z_ZERO_CHECK_DONE, FW_FOR1, IH_AFTER_SWITCH, IH_HANDLED,
 687       CONVERTION_FOR, FW_Y0_NO_NEGATION, FW_FOR1_DONE, FW_FOR2, FW_FOR2_DONE,
 688       IH_FOR, SKIP_F_LOAD, RECOMP_FOR1, RECOMP_FIRST_FOR, INIT_F_COPY,
 689       RECOMP_FOR1_CHECK;
 690   Register tmp2 = r1, n = r2, jv = r4, tmp5 = r5, jx = r6,
 691       tmp3 = r7, iqBase = r10, ih = r11, tmp4 = r12, tmp1 = r13,
<span class="line-modified"> 692       jz = r14, j = r15, twoOverPiBase = r16, i = r17, qBase = r18;</span>
 693     // jp = jk == init_jk[prec] = init_jk[2] == {2,3,4,6}[2] == 4
 694     // jx = nx - 1
 695     lea(twoOverPiBase, ExternalAddress(two_over_pi));
 696     cmpw(jv, zr);
 697     addw(tmp4, jx, 4); // tmp4 = m = jx + jk = jx + 4. jx is in {0,1,2} so m is in [4,5,6]
 698     cselw(jv, jv, zr, GE);
 699     fmovd(v26, 0.0);
 700     addw(tmp5, jv, 1);                    // jv+1
 701     subsw(j, jv, jx);
 702     add(qBase, sp, 320);                  // base of q[]
 703     msubw(rscratch1, i, tmp5, rscratch1); // q0 =  e0-24*(jv+1)
 704     // use double f[20], fq[20], q[20], iq[20] on stack, which is
 705     // (20 + 20 + 20) x 8 + 20 x 4 = 560 bytes. From lower to upper addresses it
 706     // will contain f[20], fq[20], q[20], iq[20]
 707     // now initialize f[20] indexes 0..m (inclusive)
 708     // for(i=0;i&lt;=m;i++,j++) f[i] = (j&lt;0)? zeroB : /* NOTE: converted to double */ ipio2[j]; // (double) ipio2[j];
 709     mov(tmp5, sp);
 710 
 711     block_comment(&quot;for(i=0;i&lt;=m;i++,j++) f[i] = (j&lt;0)? zeroB : /* NOTE: converted to double */ ipio2[j]; // (double) ipio2[j];&quot;); {
 712         eorw(i, i, i);
</pre>
<hr />
<pre>
1406 // Changes between fdlibm and intrinsic:
1407 //     1. Moved ix &lt; 2**27 from kernel_sin/kernel_cos into dsin/dcos
1408 //     2. Final switch use equivalent bit checks(tbz/tbnz)
1409 // Input ans output:
1410 //     1. Input for generated function: X = r0
1411 //     2. Input for generator: isCos = generate sin or cos, npio2_hw = address
1412 //         of npio2_hw table, two_over_pi = address of two_over_pi table,
1413 //         pio2 = address if pio2 table, dsin_coef = address if dsin_coef table,
1414 //         dcos_coef = address of dcos_coef table
1415 //     3. Return result in v0
1416 // NOTE: general purpose register names match local variable names in C code
1417 void MacroAssembler::generate_dsin_dcos(bool isCos, address npio2_hw,
1418     address two_over_pi, address pio2, address dsin_coef, address dcos_coef) {
1419   const int POSITIVE_INFINITY_OR_NAN_PREFIX = 0x7FF0;
1420 
1421   Label DONE, ARG_REDUCTION, TINY_X, RETURN_SIN, EARLY_CASE;
1422   Register X = r0, absX = r1, n = r2, ix = r3;
1423   FloatRegister y0 = v4, y1 = v5;
1424     block_comment(&quot;check |x| ~&lt; pi/4, NaN, Inf and |x| &lt; 2**-27 cases&quot;); {
1425       fmovd(X, v0);
<span class="line-modified">1426       mov(rscratch2, 0x3e400000);</span>
<span class="line-modified">1427       mov(rscratch1, 0x3fe921fb00000000);            // pi/4. shifted to reuse later</span>
1428       ubfm(absX, X, 0, 62);                          // absX
1429       movz(r10, POSITIVE_INFINITY_OR_NAN_PREFIX, 48);
1430       cmp(rscratch2, absX, LSR, 32);
1431       lsr(ix, absX, 32);                             // set ix
1432       br(GT, TINY_X);                                // handle tiny x (|x| &lt; 2^-27)
1433       cmp(ix, rscratch1, LSR, 32);
1434       br(LE, EARLY_CASE);                            // if(ix &lt;= 0x3fe921fb) return
1435       cmp(absX, r10);
1436       br(LT, ARG_REDUCTION);
1437       // X is NaN or INF(i.e. 0x7FF* or 0xFFF*). Return NaN (mantissa != 0).
1438       // Set last bit unconditionally to make it NaN
1439       orr(r10, r10, 1);
1440       fmovd(v0, r10);
1441       ret(lr);
1442     }
1443   block_comment(&quot;kernel_sin/kernel_cos: if(ix&lt;0x3e400000) {&lt;fast return&gt;}&quot;); {
1444     bind(TINY_X);
1445       if (isCos) {
1446         fmovd(v0, 1.0);
1447       }
</pre>
</td>
<td>
<hr />
<pre>
 184 //}
 185 //
 186 // END __ieee754_rem_pio2 PSEUDO CODE
 187 //
 188 // Changes between fdlibm and intrinsic for __ieee754_rem_pio2:
 189 //     1. INF/NaN check for huge argument is removed in comparison with fdlibm
 190 //     code, because this check is already done in dcos/dsin code
 191 //     2. Most constants are now loaded from table instead of direct initialization
 192 //     3. Two loops are unrolled
 193 // Assumptions:
 194 //     1. Assume |X| &gt;= PI/4
 195 //     2. Assume rscratch1 = 0x3fe921fb00000000  (~ PI/4)
 196 //     3. Assume ix = r3
 197 // Input and output:
 198 //     1. Input: X = r0
 199 //     2. Return n in r2, y[0] == y0 == v4, y[1] == y1 == v5
 200 // NOTE: general purpose register names match local variable names in C code
 201 // NOTE: fpu registers are actively reused. See comments in code about their usage
 202 void MacroAssembler::generate__ieee754_rem_pio2(address npio2_hw,
 203     address two_over_pi, address pio2) {
<span class="line-modified"> 204   const int64_t PIO2_1t = 0x3DD0B4611A626331UL;</span>
<span class="line-modified"> 205   const int64_t PIO2_2  = 0x3DD0B4611A600000UL;</span>
<span class="line-modified"> 206   const int64_t PIO2_2t = 0x3BA3198A2E037073UL;</span>
 207   Label X_IS_NEGATIVE, X_IS_MEDIUM_OR_LARGE, X_IS_POSITIVE_LONG_PI, LARGE_ELSE,
 208       REDUCTION_DONE, X_IS_MEDIUM_BRANCH_DONE, X_IS_LARGE, NX_SET,
 209       X_IS_NEGATIVE_LONG_PI;
 210   Register X = r0, n = r2, ix = r3, jv = r4, tmp5 = r5, jx = r6,
 211       tmp3 = r7, iqBase = r10, ih = r11, i = r17;
 212     // initializing constants first
 213     // rscratch1 = 0x3fe921fb00000000 (see assumptions)
 214     movk(rscratch1, 0x3ff9, 48); // was 0x3fe921fb0..0 now it&#39;s 0x3ff921fb0..0
 215     mov(rscratch2, 0x4002d97c); // 3*PI/4 high word
 216     movk(rscratch1, 0x5440, 16); // now rscratch1 == PIO2_1
 217     fmovd(v1, rscratch1); // v1 = PIO2_1
 218     cmp(rscratch2, ix);
 219     br(LE, X_IS_MEDIUM_OR_LARGE);
 220 
 221     block_comment(&quot;if(ix&lt;0x4002d97c) {...  /* |x| ~&lt; 3pi/4 */ &quot;); {
 222       cmp(X, zr);
 223       br(LT, X_IS_NEGATIVE);
 224 
 225       block_comment(&quot;if(hx&gt;0) {&quot;); {
 226         fsubd(v2, v0, v1); // v2 = z = x - pio2_1
</pre>
<hr />
<pre>
 672 //         constants because of that (see comments in code)
 673 //     4. Use of jx, which is nx-1 instead of nx
 674 // Assumptions:
 675 //     1. Assume |X| &gt;= PI/4
 676 // Input and output:
 677 //     1. Input: X = r0, jx == nx - 1 == r6, e0 == rscratch1
 678 //     2. Return n in r2, y[0] == y0 == v4, y[1] == y1 == v5
 679 // NOTE: general purpose register names match local variable names in C code
 680 // NOTE: fpu registers are actively reused. See comments in code about their usage
 681 void MacroAssembler::generate__kernel_rem_pio2(address two_over_pi, address pio2) {
 682   Label Q_DONE, JX_IS_0, JX_IS_2, COMP_INNER_LOOP, RECOMP_FOR2, Q0_ZERO_CMP_LT,
 683       RECOMP_CHECK_DONE_NOT_ZERO, Q0_ZERO_CMP_DONE, COMP_FOR, Q0_ZERO_CMP_EQ,
 684       INIT_F_ZERO, RECOMPUTE, IH_FOR_INCREMENT, IH_FOR_STORE, RECOMP_CHECK_DONE,
 685       Z_IS_LESS_THAN_TWO24B, Z_IS_ZERO, FW_Y1_NO_NEGATION,
 686       RECOMP_FW_UPDATED, Z_ZERO_CHECK_DONE, FW_FOR1, IH_AFTER_SWITCH, IH_HANDLED,
 687       CONVERTION_FOR, FW_Y0_NO_NEGATION, FW_FOR1_DONE, FW_FOR2, FW_FOR2_DONE,
 688       IH_FOR, SKIP_F_LOAD, RECOMP_FOR1, RECOMP_FIRST_FOR, INIT_F_COPY,
 689       RECOMP_FOR1_CHECK;
 690   Register tmp2 = r1, n = r2, jv = r4, tmp5 = r5, jx = r6,
 691       tmp3 = r7, iqBase = r10, ih = r11, tmp4 = r12, tmp1 = r13,
<span class="line-modified"> 692       jz = r14, j = r15, twoOverPiBase = r16, i = r17, qBase = r19;</span>
 693     // jp = jk == init_jk[prec] = init_jk[2] == {2,3,4,6}[2] == 4
 694     // jx = nx - 1
 695     lea(twoOverPiBase, ExternalAddress(two_over_pi));
 696     cmpw(jv, zr);
 697     addw(tmp4, jx, 4); // tmp4 = m = jx + jk = jx + 4. jx is in {0,1,2} so m is in [4,5,6]
 698     cselw(jv, jv, zr, GE);
 699     fmovd(v26, 0.0);
 700     addw(tmp5, jv, 1);                    // jv+1
 701     subsw(j, jv, jx);
 702     add(qBase, sp, 320);                  // base of q[]
 703     msubw(rscratch1, i, tmp5, rscratch1); // q0 =  e0-24*(jv+1)
 704     // use double f[20], fq[20], q[20], iq[20] on stack, which is
 705     // (20 + 20 + 20) x 8 + 20 x 4 = 560 bytes. From lower to upper addresses it
 706     // will contain f[20], fq[20], q[20], iq[20]
 707     // now initialize f[20] indexes 0..m (inclusive)
 708     // for(i=0;i&lt;=m;i++,j++) f[i] = (j&lt;0)? zeroB : /* NOTE: converted to double */ ipio2[j]; // (double) ipio2[j];
 709     mov(tmp5, sp);
 710 
 711     block_comment(&quot;for(i=0;i&lt;=m;i++,j++) f[i] = (j&lt;0)? zeroB : /* NOTE: converted to double */ ipio2[j]; // (double) ipio2[j];&quot;); {
 712         eorw(i, i, i);
</pre>
<hr />
<pre>
1406 // Changes between fdlibm and intrinsic:
1407 //     1. Moved ix &lt; 2**27 from kernel_sin/kernel_cos into dsin/dcos
1408 //     2. Final switch use equivalent bit checks(tbz/tbnz)
1409 // Input ans output:
1410 //     1. Input for generated function: X = r0
1411 //     2. Input for generator: isCos = generate sin or cos, npio2_hw = address
1412 //         of npio2_hw table, two_over_pi = address of two_over_pi table,
1413 //         pio2 = address if pio2 table, dsin_coef = address if dsin_coef table,
1414 //         dcos_coef = address of dcos_coef table
1415 //     3. Return result in v0
1416 // NOTE: general purpose register names match local variable names in C code
1417 void MacroAssembler::generate_dsin_dcos(bool isCos, address npio2_hw,
1418     address two_over_pi, address pio2, address dsin_coef, address dcos_coef) {
1419   const int POSITIVE_INFINITY_OR_NAN_PREFIX = 0x7FF0;
1420 
1421   Label DONE, ARG_REDUCTION, TINY_X, RETURN_SIN, EARLY_CASE;
1422   Register X = r0, absX = r1, n = r2, ix = r3;
1423   FloatRegister y0 = v4, y1 = v5;
1424     block_comment(&quot;check |x| ~&lt; pi/4, NaN, Inf and |x| &lt; 2**-27 cases&quot;); {
1425       fmovd(X, v0);
<span class="line-modified">1426       mov(rscratch2, (uint64_t)0x3e400000);</span>
<span class="line-modified">1427       mov(rscratch1, (uint64_t)0x3fe921fb00000000);  // pi/4. shifted to reuse later</span>
1428       ubfm(absX, X, 0, 62);                          // absX
1429       movz(r10, POSITIVE_INFINITY_OR_NAN_PREFIX, 48);
1430       cmp(rscratch2, absX, LSR, 32);
1431       lsr(ix, absX, 32);                             // set ix
1432       br(GT, TINY_X);                                // handle tiny x (|x| &lt; 2^-27)
1433       cmp(ix, rscratch1, LSR, 32);
1434       br(LE, EARLY_CASE);                            // if(ix &lt;= 0x3fe921fb) return
1435       cmp(absX, r10);
1436       br(LT, ARG_REDUCTION);
1437       // X is NaN or INF(i.e. 0x7FF* or 0xFFF*). Return NaN (mantissa != 0).
1438       // Set last bit unconditionally to make it NaN
1439       orr(r10, r10, 1);
1440       fmovd(v0, r10);
1441       ret(lr);
1442     }
1443   block_comment(&quot;kernel_sin/kernel_cos: if(ix&lt;0x3e400000) {&lt;fast return&gt;}&quot;); {
1444     bind(TINY_X);
1445       if (isCos) {
1446         fmovd(v0, 1.0);
1447       }
</pre>
</td>
</tr>
</table>
<center><a href="macroAssembler_aarch64_log.cpp.sdiff.html" target="_top">&lt; prev</a> <a href="..\..\..\..\index.html" target="_top">index</a> <a href="methodHandles_aarch64.cpp.sdiff.html" target="_top">next &gt;</a></center>  </body>
</html>