<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>customized_ip</spirit:library>
  <spirit:name>ip_design_tremolo_1_0</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>rst</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>rst</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.RST.POLARITY">ACTIVE_HIGH</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.RST.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>clk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>clk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.CLK.ASSOCIATED_RESET">rst</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.FREQ_HZ">100000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.PHASE">0.000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.CLK_DOMAIN">ip_design_processing_system7_0_0_FCLK_CLK0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.ASSOCIATED_BUSIF"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.CLK.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:modelName>tremolo</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Thu Jun 30 18:00:48 UTC 2022</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:efcc1049</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_synthesisconstraints</spirit:name>
        <spirit:displayName>Synthesis Constraints</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis.constraints</spirit:envIdentifier>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:efcc1049</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesiswrapper</spirit:name>
        <spirit:displayName>Verilog Synthesis Wrapper</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis.wrapper</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>ip_design_tremolo_1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesiswrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Thu Jun 30 18:00:48 UTC 2022</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:efcc1049</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:modelName>tremolo</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Thu Jun 30 18:00:48 UTC 2022</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:8797f4a9</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogsimulationwrapper</spirit:name>
        <spirit:displayName>Verilog Simulation Wrapper</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation.wrapper</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>ip_design_tremolo_1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsimulationwrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Thu Jun 30 18:00:48 UTC 2022</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:8797f4a9</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>clk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>rst</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>en</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>input_data_valid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>input_sin_valid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>left_in</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">23</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>right_in</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">23</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>sin_in</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">23</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>left_out</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">23</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>right_out</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">23</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>output_data_valid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>output_angle_valid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>angle_out</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>TREMOLO_FREQ</spirit:name>
        <spirit:displayName>Tremolo Freq</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.TREMOLO_FREQ">1</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="logic(23 0)">
        <spirit:name>MODULATION_DEPTH</spirit:name>
        <spirit:displayName>Modulation Depth</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.MODULATION_DEPTH">333333</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_pairs_38958433</spirit:name>
      <spirit:enumeration spirit:text="0.4">333333</spirit:enumeration>
      <spirit:enumeration spirit:text="0.5">400000</spirit:enumeration>
      <spirit:enumeration spirit:text="0.6">4ccccd</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../ipshared/7504/src/tremolo.v</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesiswrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>synth/ip_design_tremolo_1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../ipshared/7504/src/tremolo.v</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsimulationwrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>sim/ip_design_tremolo_1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>tremolo_v1_0</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>TREMOLO_FREQ</spirit:name>
      <spirit:displayName>Tremolo Freq</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.TREMOLO_FREQ">1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">ip_design_tremolo_1_0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>MODULATION_DEPTH</spirit:name>
      <spirit:displayName>Modulation Depth</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.MODULATION_DEPTH" spirit:choiceRef="choice_pairs_38958433">333333</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:displayName>tremolo_v1_0</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:coreRevision>11</xilinx:coreRevision>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e99f27_ARCHIVE_LOCATION">c:/Users/Dominik/OneDrive/STUDIA/SDUP/tremolo_zedboard/ip_repo/guitar_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e411607_ARCHIVE_LOCATION">c:/Users/Dominik/OneDrive/STUDIA/SDUP/tremolo_zedboard/ip_repo/guitar_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6215ec85_ARCHIVE_LOCATION">c:/Users/Dominik/OneDrive/STUDIA/SDUP/tremolo_zedboard/ip_repo/guitar_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5fffea54_ARCHIVE_LOCATION">c:/Users/Dominik/OneDrive/STUDIA/SDUP/tremolo_zedboard/ip_repo/guitar_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@297898f9_ARCHIVE_LOCATION">c:/Users/Dominik/OneDrive/STUDIA/SDUP/tremolo_zedboard/ip_repo/guitar_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@122942f1_ARCHIVE_LOCATION">c:/Users/Dominik/OneDrive/STUDIA/SDUP/tremolo_zedboard/ip_repo/guitar_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c6d01db_ARCHIVE_LOCATION">c:/Users/Dominik/OneDrive/STUDIA/SDUP/tremolo_zedboard/ip_repo/guitar_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53f99c09_ARCHIVE_LOCATION">c:/Users/Dominik/OneDrive/STUDIA/SDUP/tremolo_zedboard/ip_repo/guitar_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b7985b6_ARCHIVE_LOCATION">c:/Users/Dominik/OneDrive/STUDIA/SDUP/tremolo_zedboard/ip_repo/guitar_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62cee70c_ARCHIVE_LOCATION">c:/Users/Dominik/OneDrive/STUDIA/SDUP/tremolo_zedboard/ip_repo/guitar_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b199f8_ARCHIVE_LOCATION">c:/Users/Dominik/OneDrive/STUDIA/SDUP/tremolo_zedboard/ip_repo/guitar_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56cd9344_ARCHIVE_LOCATION">c:/Users/Dominik/OneDrive/STUDIA/SDUP/tremolo_zedboard/ip_repo/guitar_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6582aaec_ARCHIVE_LOCATION">c:/Users/Dominik/OneDrive/STUDIA/SDUP/tremolo_zedboard/ip_repo/guitar_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e5f4bd3_ARCHIVE_LOCATION">c:/Users/Dominik/OneDrive/STUDIA/SDUP/tremolo_zedboard/ip_repo/guitar_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54d809af_ARCHIVE_LOCATION">c:/Users/Dominik/OneDrive/STUDIA/SDUP/tremolo_zedboard/ip_repo/guitar_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b168fe5_ARCHIVE_LOCATION">c:/Users/Dominik/OneDrive/STUDIA/SDUP/tremolo_zedboard/ip_repo/guitar_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@524d47e0_ARCHIVE_LOCATION">c:/Users/Dominik/OneDrive/STUDIA/SDUP/tremolo_zedboard/ip_repo/guitar_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@686513d2_ARCHIVE_LOCATION">c:/Users/Dominik/OneDrive/STUDIA/SDUP/tremolo_zedboard/ip_repo/guitar_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e42be85_ARCHIVE_LOCATION">c:/Users/Dominik/OneDrive/STUDIA/SDUP/tremolo_zedboard/ip_repo/guitar_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f63f966_ARCHIVE_LOCATION">c:/Users/Dominik/OneDrive/STUDIA/SDUP/tremolo_zedboard/ip_repo/guitar_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@442fc002_ARCHIVE_LOCATION">c:/Users/Dominik/OneDrive/STUDIA/SDUP/tremolo_zedboard/ip_repo/guitar_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55de0d30_ARCHIVE_LOCATION">c:/Users/Dominik/OneDrive/STUDIA/SDUP/tremolo_zedboard/ip_repo/guitar_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a8eb26c_ARCHIVE_LOCATION">c:/Users/Dominik/OneDrive/STUDIA/SDUP/tremolo_zedboard/ip_repo/guitar_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6377a57b_ARCHIVE_LOCATION">c:/Users/Dominik/OneDrive/STUDIA/SDUP/tremolo_zedboard/ip_repo/guitar_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e839076_ARCHIVE_LOCATION">c:/Users/Dominik/OneDrive/STUDIA/SDUP/tremolo_zedboard/ip_repo/guitar_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19c90ba4_ARCHIVE_LOCATION">c:/Users/Dominik/OneDrive/STUDIA/SDUP/tremolo_zedboard/ip_repo/guitar_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1278f1a3_ARCHIVE_LOCATION">c:/Users/Dominik/OneDrive/STUDIA/SDUP/tremolo_zedboard/ip_repo/guitar_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65366f4e_ARCHIVE_LOCATION">c:/Users/Dominik/OneDrive/STUDIA/SDUP/tremolo_zedboard/ip_repo/guitar_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@577950c0_ARCHIVE_LOCATION">c:/Users/Dominik/OneDrive/STUDIA/SDUP/tremolo_zedboard/ip_repo/guitar_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7728526d_ARCHIVE_LOCATION">c:/Users/Dominik/OneDrive/STUDIA/SDUP/tremolo_zedboard/ip_repo/guitar_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e19cd86_ARCHIVE_LOCATION">c:/Users/Dominik/OneDrive/STUDIA/SDUP/tremolo_zedboard/ip_repo/guitar_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9de1958_ARCHIVE_LOCATION">c:/Users/Dominik/OneDrive/STUDIA/SDUP/tremolo_zedboard/ip_repo/guitar_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f845c98_ARCHIVE_LOCATION">c:/Users/Dominik/OneDrive/STUDIA/SDUP/tremolo_zedboard/ip_repo/guitar_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30185168_ARCHIVE_LOCATION">c:/Users/Dominik/OneDrive/STUDIA/SDUP/tremolo_zedboard/ip_repo/guitar_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21ada039_ARCHIVE_LOCATION">c:/Users/Dominik/OneDrive/STUDIA/SDUP/tremolo_zedboard/ip_repo/guitar_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4bbb52eb_ARCHIVE_LOCATION">c:/Users/Dominik/OneDrive/STUDIA/SDUP/tremolo_zedboard/ip_repo/guitar_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44a5fcf0_ARCHIVE_LOCATION">c:/Users/Dominik/OneDrive/STUDIA/SDUP/tremolo_zedboard/ip_repo/guitar_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@310cab04_ARCHIVE_LOCATION">c:/Users/Dominik/OneDrive/STUDIA/SDUP/tremolo_zedboard/ip_repo/guitar_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@402cef5a_ARCHIVE_LOCATION">c:/Users/Dominik/OneDrive/STUDIA/SDUP/tremolo_zedboard/ip_repo/guitar_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7fdb0042_ARCHIVE_LOCATION">c:/Users/Dominik/OneDrive/STUDIA/SDUP/tremolo_zedboard/ip_repo/guitar_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a22fae0_ARCHIVE_LOCATION">c:/Users/Dominik/OneDrive/STUDIA/SDUP/tremolo_zedboard/ip_repo/guitar_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c7d133b_ARCHIVE_LOCATION">c:/Users/Dominik/OneDrive/STUDIA/SDUP/tremolo_zedboard/ip_repo/guitar_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26956b20_ARCHIVE_LOCATION">c:/Users/Dominik/OneDrive/STUDIA/SDUP/tremolo_zedboard/ip_repo/guitar_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1976c667_ARCHIVE_LOCATION">c:/Users/Dominik/OneDrive/STUDIA/SDUP/tremolo_zedboard/ip_repo/guitar_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e4227b2_ARCHIVE_LOCATION">c:/Users/Dominik/OneDrive/STUDIA/SDUP/tremolo_zedboard/ip_repo/guitar_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5349fc35_ARCHIVE_LOCATION">d:/tremolo_zedboard/ip_repo/guitar_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7772fdad_ARCHIVE_LOCATION">d:/tremolo_zedboard/ip_repo/guitar_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27534767_ARCHIVE_LOCATION">d:/tremolo_zedboard/ip_repo/guitar_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3691026c_ARCHIVE_LOCATION">d:/tremolo_zedboard/ip_repo/guitar_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e1efb44_ARCHIVE_LOCATION">d:/tremolo_zedboard/ip_repo/guitar_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d39b19e_ARCHIVE_LOCATION">d:/tremolo_zedboard/ip_repo/guitar_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a72fa82_ARCHIVE_LOCATION">d:/tremolo_zedboard/ip_repo/guitar_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3abd1f45_ARCHIVE_LOCATION">d:/tremolo_zedboard/ip_repo/guitar_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72f37d66_ARCHIVE_LOCATION">d:/tremolo_zedboard/ip_repo/guitar_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e841f0f_ARCHIVE_LOCATION">d:/tremolo_zedboard/ip_repo/guitar_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23798c8c_ARCHIVE_LOCATION">d:/tremolo_zedboard/ip_repo/guitar_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38136f12_ARCHIVE_LOCATION">d:/tremolo_zedboard/ip_repo/guitar_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74d1fd01_ARCHIVE_LOCATION">d:/tremolo_zedboard/ip_repo/guitar_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55dd70e_ARCHIVE_LOCATION">d:/tremolo_zedboard/ip_repo/guitar_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1822bee7_ARCHIVE_LOCATION">d:/tremolo_zedboard/ip_repo/guitar_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a27078_ARCHIVE_LOCATION">d:/tremolo_zedboard/ip_repo/guitar_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@633401f2_ARCHIVE_LOCATION">d:/tremolo_zedboard/ip_repo/guitar_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2707ec13_ARCHIVE_LOCATION">d:/tremolo_zedboard/ip_repo/guitar_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b57998_ARCHIVE_LOCATION">d:/tremolo_zedboard/ip_repo/guitar_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7cba1c0b_ARCHIVE_LOCATION">d:/tremolo_zedboard/ip_repo/guitar_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62251016_ARCHIVE_LOCATION">d:/tremolo_zedboard/ip_repo/guitar_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e8e4b89_ARCHIVE_LOCATION">d:/tremolo_zedboard/ip_repo/guitar_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@dca2f5d_ARCHIVE_LOCATION">d:/tremolo_zedboard/ip_repo/guitar_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6547451a_ARCHIVE_LOCATION">d:/tremolo_zedboard/ip_repo/guitar_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f06b09e_ARCHIVE_LOCATION">d:/tremolo_zedboard/ip_repo/guitar_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6deb720d_ARCHIVE_LOCATION">d:/tremolo_zedboard/ip_repo/guitar_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e47b2e2_ARCHIVE_LOCATION">d:/tremolo_zedboard/ip_repo/guitar_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20843da3_ARCHIVE_LOCATION">d:/tremolo_zedboard/ip_repo/guitar_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f7a2ca1_ARCHIVE_LOCATION">d:/tremolo_zedboard/ip_repo/guitar_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6da555ef_ARCHIVE_LOCATION">d:/tremolo_zedboard/ip_repo/guitar_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76cae92_ARCHIVE_LOCATION">d:/tremolo_zedboard/ip_repo/guitar_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c137d42_ARCHIVE_LOCATION">d:/tremolo_zedboard/ip_repo/guitar_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f47d148_ARCHIVE_LOCATION">d:/tremolo_zedboard/ip_repo/guitar_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1288c31_ARCHIVE_LOCATION">d:/tremolo_zedboard/ip_repo/guitar_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6adc4169_ARCHIVE_LOCATION">d:/tremolo_zedboard/ip_repo/guitar_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@799e5d17_ARCHIVE_LOCATION">d:/tremolo_zedboard/ip_repo/guitar_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@582c2ca3_ARCHIVE_LOCATION">d:/tremolo_zedboard/ip_repo/guitar_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c43f29_ARCHIVE_LOCATION">d:/tremolo_zedboard/ip_repo/guitar_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1197181d_ARCHIVE_LOCATION">d:/tremolo_zedboard/ip_repo/guitar_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73e87105_ARCHIVE_LOCATION">d:/tremolo_zedboard/ip_repo/guitar_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30c958d3_ARCHIVE_LOCATION">d:/tremolo_zedboard/ip_repo/guitar_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ac121fe_ARCHIVE_LOCATION">d:/tremolo_zedboard/ip_repo/guitar_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14614060_ARCHIVE_LOCATION">d:/tremolo_zedboard/ip_repo/guitar_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69887f06_ARCHIVE_LOCATION">d:/tremolo_zedboard/ip_repo/guitar_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54dd34dc_ARCHIVE_LOCATION">d:/tremolo_zedboard/ip_repo/guitar_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62e97599_ARCHIVE_LOCATION">d:/tremolo_zedboard/ip_repo/guitar_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ab2f805_ARCHIVE_LOCATION">d:/tremolo_zedboard/ip_repo/guitar_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12961d03_ARCHIVE_LOCATION">d:/tremolo_zedboard/ip_repo/guitar_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3496bd05_ARCHIVE_LOCATION">d:/tremolo_zedboard/ip_repo/guitar_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5aaa92e8_ARCHIVE_LOCATION">d:/tremolo_zedboard/ip_repo/guitar_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f66bfe5_ARCHIVE_LOCATION">d:/tremolo_zedboard/ip_repo/guitar_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4cc723a9_ARCHIVE_LOCATION">c:/fpga_project/tremolo_zedboard/ip_repo/guitar_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@681a864f_ARCHIVE_LOCATION">c:/fpga_project/tremolo_zedboard/ip_repo/guitar_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6dbb482f_ARCHIVE_LOCATION">c:/fpga_project/tremolo_zedboard/ip_repo/guitar_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f7ddb03_ARCHIVE_LOCATION">c:/fpga_project/tremolo_zedboard/ip_repo/guitar_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ee3f41b_ARCHIVE_LOCATION">c:/fpga_project/tremolo_zedboard/ip_repo/guitar_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@589e170a_ARCHIVE_LOCATION">c:/fpga_project/tremolo_zedboard/ip_repo/guitar_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@277f442d_ARCHIVE_LOCATION">c:/fpga_project/tremolo_zedboard/ip_repo/guitar_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@712c7286_ARCHIVE_LOCATION">c:/fpga_project/tremolo_zedboard/ip_repo/guitar_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30bc44ee_ARCHIVE_LOCATION">c:/fpga_project/tremolo_zedboard/ip_repo/guitar_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f49f90b_ARCHIVE_LOCATION">c:/fpga_project/tremolo_zedboard/ip_repo/guitar_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@764e9501_ARCHIVE_LOCATION">c:/fpga_project/tremolo_zedboard/ip_repo/guitar_IP</xilinx:tag>
      </xilinx:tags>
      <xilinx:configElementInfos>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK.CLK_DOMAIN" xilinx:valueSource="default_prop" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK.FREQ_HZ" xilinx:valueSource="user_prop" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.RST.POLARITY" xilinx:valueSource="constant_prop" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.MODULATION_DEPTH" xilinx:valueSource="user"/>
      </xilinx:configElementInfos>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2019.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="25031715"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="8f928998"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="8ffe1271"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="9980e634"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="4c6ef250"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
