
Lab4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000305c  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000024  08003168  08003168  00004168  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800318c  0800318c  00005098  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  0800318c  0800318c  00005098  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  0800318c  0800318c  00005098  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800318c  0800318c  0000418c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08003190  08003190  00004190  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000098  20000000  08003194  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000548  20000098  0800322c  00005098  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200005e0  0800322c  000055e0  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00005098  2**0
                  CONTENTS, READONLY
 12 .debug_info   00008c18  00000000  00000000  000050c1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001e87  00000000  00000000  0000dcd9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000b28  00000000  00000000  0000fb60  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000872  00000000  00000000  00010688  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017027  00000000  00000000  00010efa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000cdf0  00000000  00000000  00027f21  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00082a72  00000000  00000000  00034d11  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000b7783  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002bc0  00000000  00000000  000b77c8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007c  00000000  00000000  000ba388  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000098 	.word	0x20000098
 8000128:	00000000 	.word	0x00000000
 800012c:	08003150 	.word	0x08003150

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	2000009c 	.word	0x2000009c
 8000148:	08003150 	.word	0x08003150

0800014c <getKeyInput>:
	BTN_3_GPIO_Port,
	BTN_3_Pin
};

void getKeyInput(struct ButtonStruct* button)
{
 800014c:	b580      	push	{r7, lr}
 800014e:	b082      	sub	sp, #8
 8000150:	af00      	add	r7, sp, #0
 8000152:	6078      	str	r0, [r7, #4]
	button->keyBuffer[2] = button->keyBuffer[1];
 8000154:	687b      	ldr	r3, [r7, #4]
 8000156:	685a      	ldr	r2, [r3, #4]
 8000158:	687b      	ldr	r3, [r7, #4]
 800015a:	609a      	str	r2, [r3, #8]
	button->keyBuffer[1] = button->keyBuffer[0];
 800015c:	687b      	ldr	r3, [r7, #4]
 800015e:	681a      	ldr	r2, [r3, #0]
 8000160:	687b      	ldr	r3, [r7, #4]
 8000162:	605a      	str	r2, [r3, #4]

	button->keyBuffer[0] = HAL_GPIO_ReadPin(button->PORT, button->PIN);
 8000164:	687b      	ldr	r3, [r7, #4]
 8000166:	69da      	ldr	r2, [r3, #28]
 8000168:	687b      	ldr	r3, [r7, #4]
 800016a:	8c1b      	ldrh	r3, [r3, #32]
 800016c:	4619      	mov	r1, r3
 800016e:	4610      	mov	r0, r2
 8000170:	f001 ffc0 	bl	80020f4 <HAL_GPIO_ReadPin>
 8000174:	4603      	mov	r3, r0
 8000176:	461a      	mov	r2, r3
 8000178:	687b      	ldr	r3, [r7, #4]
 800017a:	601a      	str	r2, [r3, #0]

	if ((button->keyBuffer[0] == button->keyBuffer[1]) && (button->keyBuffer[1] == button->keyBuffer[2]))
 800017c:	687b      	ldr	r3, [r7, #4]
 800017e:	681a      	ldr	r2, [r3, #0]
 8000180:	687b      	ldr	r3, [r7, #4]
 8000182:	685b      	ldr	r3, [r3, #4]
 8000184:	429a      	cmp	r2, r3
 8000186:	d12d      	bne.n	80001e4 <getKeyInput+0x98>
 8000188:	687b      	ldr	r3, [r7, #4]
 800018a:	685a      	ldr	r2, [r3, #4]
 800018c:	687b      	ldr	r3, [r7, #4]
 800018e:	689b      	ldr	r3, [r3, #8]
 8000190:	429a      	cmp	r2, r3
 8000192:	d127      	bne.n	80001e4 <getKeyInput+0x98>
	{
		if (button->keyBuffer[2] != button->keyBuffer[3])
 8000194:	687b      	ldr	r3, [r7, #4]
 8000196:	689a      	ldr	r2, [r3, #8]
 8000198:	687b      	ldr	r3, [r7, #4]
 800019a:	68db      	ldr	r3, [r3, #12]
 800019c:	429a      	cmp	r2, r3
 800019e:	d00e      	beq.n	80001be <getKeyInput+0x72>
		{
			button->keyBuffer[3] = button->keyBuffer[2];
 80001a0:	687b      	ldr	r3, [r7, #4]
 80001a2:	689a      	ldr	r2, [r3, #8]
 80001a4:	687b      	ldr	r3, [r7, #4]
 80001a6:	60da      	str	r2, [r3, #12]

			if (button->keyBuffer[3] == PRESSED_STATE)
 80001a8:	687b      	ldr	r3, [r7, #4]
 80001aa:	68db      	ldr	r3, [r3, #12]
 80001ac:	2b00      	cmp	r3, #0
 80001ae:	d119      	bne.n	80001e4 <getKeyInput+0x98>
			{
				button->timeOutForPressed = TIME_OUT_FOR_LONG_PRESSED / TIME_READ_BTN;
 80001b0:	687b      	ldr	r3, [r7, #4]
 80001b2:	2237      	movs	r2, #55	@ 0x37
 80001b4:	611a      	str	r2, [r3, #16]
				button->isPressed = 1;
 80001b6:	687b      	ldr	r3, [r7, #4]
 80001b8:	2201      	movs	r2, #1
 80001ba:	615a      	str	r2, [r3, #20]
					button->isLongPress = 1;
				}
			}
		}
	}
}
 80001bc:	e012      	b.n	80001e4 <getKeyInput+0x98>
			--button->timeOutForPressed;
 80001be:	687b      	ldr	r3, [r7, #4]
 80001c0:	691b      	ldr	r3, [r3, #16]
 80001c2:	1e5a      	subs	r2, r3, #1
 80001c4:	687b      	ldr	r3, [r7, #4]
 80001c6:	611a      	str	r2, [r3, #16]
			if (button->timeOutForPressed <= 0)
 80001c8:	687b      	ldr	r3, [r7, #4]
 80001ca:	691b      	ldr	r3, [r3, #16]
 80001cc:	2b00      	cmp	r3, #0
 80001ce:	dc09      	bgt.n	80001e4 <getKeyInput+0x98>
				button->timeOutForPressed = TIME_OUT_FOR_LONG_PRESSED / TIME_READ_BTN;
 80001d0:	687b      	ldr	r3, [r7, #4]
 80001d2:	2237      	movs	r2, #55	@ 0x37
 80001d4:	611a      	str	r2, [r3, #16]
				if (button->keyBuffer[3] == PRESSED_STATE)
 80001d6:	687b      	ldr	r3, [r7, #4]
 80001d8:	68db      	ldr	r3, [r3, #12]
 80001da:	2b00      	cmp	r3, #0
 80001dc:	d102      	bne.n	80001e4 <getKeyInput+0x98>
					button->isLongPress = 1;
 80001de:	687b      	ldr	r3, [r7, #4]
 80001e0:	2201      	movs	r2, #1
 80001e2:	619a      	str	r2, [r3, #24]
}
 80001e4:	bf00      	nop
 80001e6:	3708      	adds	r7, #8
 80001e8:	46bd      	mov	sp, r7
 80001ea:	bd80      	pop	{r7, pc}

080001ec <isButtonPressed>:

int isButtonPressed(struct ButtonStruct* button)
{
 80001ec:	b480      	push	{r7}
 80001ee:	b083      	sub	sp, #12
 80001f0:	af00      	add	r7, sp, #0
 80001f2:	6078      	str	r0, [r7, #4]
	if (button->isPressed == 1)
 80001f4:	687b      	ldr	r3, [r7, #4]
 80001f6:	695b      	ldr	r3, [r3, #20]
 80001f8:	2b01      	cmp	r3, #1
 80001fa:	d104      	bne.n	8000206 <isButtonPressed+0x1a>
	{
		button->isPressed = 0;
 80001fc:	687b      	ldr	r3, [r7, #4]
 80001fe:	2200      	movs	r2, #0
 8000200:	615a      	str	r2, [r3, #20]
		return 1;
 8000202:	2301      	movs	r3, #1
 8000204:	e000      	b.n	8000208 <isButtonPressed+0x1c>
	}
	return 0;
 8000206:	2300      	movs	r3, #0
}
 8000208:	4618      	mov	r0, r3
 800020a:	370c      	adds	r7, #12
 800020c:	46bd      	mov	sp, r7
 800020e:	bc80      	pop	{r7}
 8000210:	4770      	bx	lr

08000212 <isButtonLongPressed>:

int isButtonLongPressed(struct ButtonStruct* button)
{
 8000212:	b480      	push	{r7}
 8000214:	b083      	sub	sp, #12
 8000216:	af00      	add	r7, sp, #0
 8000218:	6078      	str	r0, [r7, #4]
	if (button->isLongPress == 1)
 800021a:	687b      	ldr	r3, [r7, #4]
 800021c:	699b      	ldr	r3, [r3, #24]
 800021e:	2b01      	cmp	r3, #1
 8000220:	d104      	bne.n	800022c <isButtonLongPressed+0x1a>
	{
		button->isLongPress = 0;
 8000222:	687b      	ldr	r3, [r7, #4]
 8000224:	2200      	movs	r2, #0
 8000226:	619a      	str	r2, [r3, #24]
		return 1;
 8000228:	2301      	movs	r3, #1
 800022a:	e000      	b.n	800022e <isButtonLongPressed+0x1c>
	}
	return 0;
 800022c:	2300      	movs	r3, #0
}
 800022e:	4618      	mov	r0, r3
 8000230:	370c      	adds	r7, #12
 8000232:	46bd      	mov	sp, r7
 8000234:	bc80      	pop	{r7}
 8000236:	4770      	bx	lr

08000238 <resetButton>:

void resetButton(struct ButtonStruct* button)
{
 8000238:	b480      	push	{r7}
 800023a:	b083      	sub	sp, #12
 800023c:	af00      	add	r7, sp, #0
 800023e:	6078      	str	r0, [r7, #4]
	button->isPressed = 0;
 8000240:	687b      	ldr	r3, [r7, #4]
 8000242:	2200      	movs	r2, #0
 8000244:	615a      	str	r2, [r3, #20]
	button->isLongPress = 0;
 8000246:	687b      	ldr	r3, [r7, #4]
 8000248:	2200      	movs	r2, #0
 800024a:	619a      	str	r2, [r3, #24]
}
 800024c:	bf00      	nop
 800024e:	370c      	adds	r7, #12
 8000250:	46bd      	mov	sp, r7
 8000252:	bc80      	pop	{r7}
 8000254:	4770      	bx	lr
	...

08000258 <set_on_4digits>:
 *      Author: DELL
 */
#include "led_7_segment.h"

void set_on_4digits()
{
 8000258:	b480      	push	{r7}
 800025a:	af00      	add	r7, sp, #0
	status_4digits[0] = LED_ON;
 800025c:	4b07      	ldr	r3, [pc, #28]	@ (800027c <set_on_4digits+0x24>)
 800025e:	2200      	movs	r2, #0
 8000260:	601a      	str	r2, [r3, #0]
	status_4digits[1] = LED_ON;
 8000262:	4b06      	ldr	r3, [pc, #24]	@ (800027c <set_on_4digits+0x24>)
 8000264:	2200      	movs	r2, #0
 8000266:	605a      	str	r2, [r3, #4]
	status_4digits[2] = LED_ON;
 8000268:	4b04      	ldr	r3, [pc, #16]	@ (800027c <set_on_4digits+0x24>)
 800026a:	2200      	movs	r2, #0
 800026c:	609a      	str	r2, [r3, #8]
	status_4digits[3] = LED_ON;
 800026e:	4b03      	ldr	r3, [pc, #12]	@ (800027c <set_on_4digits+0x24>)
 8000270:	2200      	movs	r2, #0
 8000272:	60da      	str	r2, [r3, #12]
}
 8000274:	bf00      	nop
 8000276:	46bd      	mov	sp, r7
 8000278:	bc80      	pop	{r7}
 800027a:	4770      	bx	lr
 800027c:	200000b8 	.word	0x200000b8

08000280 <unable_4digit>:

void unable_4digit() {
 8000280:	b580      	push	{r7, lr}
 8000282:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(EN_0_GPIO_Port, EN_0_Pin, DISABLE);
 8000284:	2200      	movs	r2, #0
 8000286:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800028a:	480b      	ldr	r0, [pc, #44]	@ (80002b8 <unable_4digit+0x38>)
 800028c:	f001 ff49 	bl	8002122 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(EN_1_GPIO_Port, EN_1_Pin, DISABLE);
 8000290:	2200      	movs	r2, #0
 8000292:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000296:	4808      	ldr	r0, [pc, #32]	@ (80002b8 <unable_4digit+0x38>)
 8000298:	f001 ff43 	bl	8002122 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(EN_2_GPIO_Port, EN_2_Pin, DISABLE);
 800029c:	2200      	movs	r2, #0
 800029e:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80002a2:	4805      	ldr	r0, [pc, #20]	@ (80002b8 <unable_4digit+0x38>)
 80002a4:	f001 ff3d 	bl	8002122 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(EN_3_GPIO_Port, EN_3_Pin, DISABLE);
 80002a8:	2200      	movs	r2, #0
 80002aa:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80002ae:	4802      	ldr	r0, [pc, #8]	@ (80002b8 <unable_4digit+0x38>)
 80002b0:	f001 ff37 	bl	8002122 <HAL_GPIO_WritePin>
}
 80002b4:	bf00      	nop
 80002b6:	bd80      	pop	{r7, pc}
 80002b8:	40010800 	.word	0x40010800

080002bc <display_4digits>:

void display_4digits() {
 80002bc:	b580      	push	{r7, lr}
 80002be:	af00      	add	r7, sp, #0
	if ((status_4digits[led_7seg_index] == LED_ON)
 80002c0:	4b1b      	ldr	r3, [pc, #108]	@ (8000330 <display_4digits+0x74>)
 80002c2:	681b      	ldr	r3, [r3, #0]
 80002c4:	4a1b      	ldr	r2, [pc, #108]	@ (8000334 <display_4digits+0x78>)
 80002c6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80002ca:	2b00      	cmp	r3, #0
 80002cc:	d121      	bne.n	8000312 <display_4digits+0x56>
			&& ((led_7seg_index == 1 && led_7seg_buffer[0])
 80002ce:	4b18      	ldr	r3, [pc, #96]	@ (8000330 <display_4digits+0x74>)
 80002d0:	681b      	ldr	r3, [r3, #0]
 80002d2:	2b01      	cmp	r3, #1
 80002d4:	d103      	bne.n	80002de <display_4digits+0x22>
 80002d6:	4b18      	ldr	r3, [pc, #96]	@ (8000338 <display_4digits+0x7c>)
 80002d8:	681b      	ldr	r3, [r3, #0]
 80002da:	2b00      	cmp	r3, #0
 80002dc:	d10e      	bne.n	80002fc <display_4digits+0x40>
			|| (led_7seg_index == 3 && led_7seg_buffer[2])
 80002de:	4b14      	ldr	r3, [pc, #80]	@ (8000330 <display_4digits+0x74>)
 80002e0:	681b      	ldr	r3, [r3, #0]
 80002e2:	2b03      	cmp	r3, #3
 80002e4:	d103      	bne.n	80002ee <display_4digits+0x32>
 80002e6:	4b14      	ldr	r3, [pc, #80]	@ (8000338 <display_4digits+0x7c>)
 80002e8:	689b      	ldr	r3, [r3, #8]
 80002ea:	2b00      	cmp	r3, #0
 80002ec:	d106      	bne.n	80002fc <display_4digits+0x40>
			|| led_7seg_buffer[led_7seg_index]))
 80002ee:	4b10      	ldr	r3, [pc, #64]	@ (8000330 <display_4digits+0x74>)
 80002f0:	681b      	ldr	r3, [r3, #0]
 80002f2:	4a11      	ldr	r2, [pc, #68]	@ (8000338 <display_4digits+0x7c>)
 80002f4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80002f8:	2b00      	cmp	r3, #0
 80002fa:	d00a      	beq.n	8000312 <display_4digits+0x56>
	{
		display_a_digit(led_7seg_index, led_7seg_buffer[led_7seg_index]);
 80002fc:	4b0c      	ldr	r3, [pc, #48]	@ (8000330 <display_4digits+0x74>)
 80002fe:	681a      	ldr	r2, [r3, #0]
 8000300:	4b0b      	ldr	r3, [pc, #44]	@ (8000330 <display_4digits+0x74>)
 8000302:	681b      	ldr	r3, [r3, #0]
 8000304:	490c      	ldr	r1, [pc, #48]	@ (8000338 <display_4digits+0x7c>)
 8000306:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800030a:	4619      	mov	r1, r3
 800030c:	4610      	mov	r0, r2
 800030e:	f000 f86b 	bl	80003e8 <display_a_digit>
	}
	++led_7seg_index;
 8000312:	4b07      	ldr	r3, [pc, #28]	@ (8000330 <display_4digits+0x74>)
 8000314:	681b      	ldr	r3, [r3, #0]
 8000316:	3301      	adds	r3, #1
 8000318:	4a05      	ldr	r2, [pc, #20]	@ (8000330 <display_4digits+0x74>)
 800031a:	6013      	str	r3, [r2, #0]
	if (led_7seg_index > 3)
 800031c:	4b04      	ldr	r3, [pc, #16]	@ (8000330 <display_4digits+0x74>)
 800031e:	681b      	ldr	r3, [r3, #0]
 8000320:	2b03      	cmp	r3, #3
 8000322:	dd02      	ble.n	800032a <display_4digits+0x6e>
	{
		led_7seg_index = 0;
 8000324:	4b02      	ldr	r3, [pc, #8]	@ (8000330 <display_4digits+0x74>)
 8000326:	2200      	movs	r2, #0
 8000328:	601a      	str	r2, [r3, #0]
	}
}
 800032a:	bf00      	nop
 800032c:	bd80      	pop	{r7, pc}
 800032e:	bf00      	nop
 8000330:	200000b4 	.word	0x200000b4
 8000334:	200000b8 	.word	0x200000b8
 8000338:	2000006c 	.word	0x2000006c

0800033c <update_led_7seg_buffer>:

void update_led_7seg_buffer()
{
 800033c:	b480      	push	{r7}
 800033e:	af00      	add	r7, sp, #0
	led_7seg_buffer[0] = (counter_horizontal / 10) % 10;
 8000340:	4b25      	ldr	r3, [pc, #148]	@ (80003d8 <update_led_7seg_buffer+0x9c>)
 8000342:	681b      	ldr	r3, [r3, #0]
 8000344:	4a25      	ldr	r2, [pc, #148]	@ (80003dc <update_led_7seg_buffer+0xa0>)
 8000346:	fb82 1203 	smull	r1, r2, r2, r3
 800034a:	1092      	asrs	r2, r2, #2
 800034c:	17db      	asrs	r3, r3, #31
 800034e:	1ad1      	subs	r1, r2, r3
 8000350:	4b22      	ldr	r3, [pc, #136]	@ (80003dc <update_led_7seg_buffer+0xa0>)
 8000352:	fb83 2301 	smull	r2, r3, r3, r1
 8000356:	109a      	asrs	r2, r3, #2
 8000358:	17cb      	asrs	r3, r1, #31
 800035a:	1ad2      	subs	r2, r2, r3
 800035c:	4613      	mov	r3, r2
 800035e:	009b      	lsls	r3, r3, #2
 8000360:	4413      	add	r3, r2
 8000362:	005b      	lsls	r3, r3, #1
 8000364:	1aca      	subs	r2, r1, r3
 8000366:	4b1e      	ldr	r3, [pc, #120]	@ (80003e0 <update_led_7seg_buffer+0xa4>)
 8000368:	601a      	str	r2, [r3, #0]
	led_7seg_buffer[1] = counter_horizontal % 10;
 800036a:	4b1b      	ldr	r3, [pc, #108]	@ (80003d8 <update_led_7seg_buffer+0x9c>)
 800036c:	6819      	ldr	r1, [r3, #0]
 800036e:	4b1b      	ldr	r3, [pc, #108]	@ (80003dc <update_led_7seg_buffer+0xa0>)
 8000370:	fb83 2301 	smull	r2, r3, r3, r1
 8000374:	109a      	asrs	r2, r3, #2
 8000376:	17cb      	asrs	r3, r1, #31
 8000378:	1ad2      	subs	r2, r2, r3
 800037a:	4613      	mov	r3, r2
 800037c:	009b      	lsls	r3, r3, #2
 800037e:	4413      	add	r3, r2
 8000380:	005b      	lsls	r3, r3, #1
 8000382:	1aca      	subs	r2, r1, r3
 8000384:	4b16      	ldr	r3, [pc, #88]	@ (80003e0 <update_led_7seg_buffer+0xa4>)
 8000386:	605a      	str	r2, [r3, #4]
	led_7seg_buffer[2] = (counter_vertical / 10) % 10;
 8000388:	4b16      	ldr	r3, [pc, #88]	@ (80003e4 <update_led_7seg_buffer+0xa8>)
 800038a:	681b      	ldr	r3, [r3, #0]
 800038c:	4a13      	ldr	r2, [pc, #76]	@ (80003dc <update_led_7seg_buffer+0xa0>)
 800038e:	fb82 1203 	smull	r1, r2, r2, r3
 8000392:	1092      	asrs	r2, r2, #2
 8000394:	17db      	asrs	r3, r3, #31
 8000396:	1ad1      	subs	r1, r2, r3
 8000398:	4b10      	ldr	r3, [pc, #64]	@ (80003dc <update_led_7seg_buffer+0xa0>)
 800039a:	fb83 2301 	smull	r2, r3, r3, r1
 800039e:	109a      	asrs	r2, r3, #2
 80003a0:	17cb      	asrs	r3, r1, #31
 80003a2:	1ad2      	subs	r2, r2, r3
 80003a4:	4613      	mov	r3, r2
 80003a6:	009b      	lsls	r3, r3, #2
 80003a8:	4413      	add	r3, r2
 80003aa:	005b      	lsls	r3, r3, #1
 80003ac:	1aca      	subs	r2, r1, r3
 80003ae:	4b0c      	ldr	r3, [pc, #48]	@ (80003e0 <update_led_7seg_buffer+0xa4>)
 80003b0:	609a      	str	r2, [r3, #8]
	led_7seg_buffer[3] = counter_vertical % 10;
 80003b2:	4b0c      	ldr	r3, [pc, #48]	@ (80003e4 <update_led_7seg_buffer+0xa8>)
 80003b4:	6819      	ldr	r1, [r3, #0]
 80003b6:	4b09      	ldr	r3, [pc, #36]	@ (80003dc <update_led_7seg_buffer+0xa0>)
 80003b8:	fb83 2301 	smull	r2, r3, r3, r1
 80003bc:	109a      	asrs	r2, r3, #2
 80003be:	17cb      	asrs	r3, r1, #31
 80003c0:	1ad2      	subs	r2, r2, r3
 80003c2:	4613      	mov	r3, r2
 80003c4:	009b      	lsls	r3, r3, #2
 80003c6:	4413      	add	r3, r2
 80003c8:	005b      	lsls	r3, r3, #1
 80003ca:	1aca      	subs	r2, r1, r3
 80003cc:	4b04      	ldr	r3, [pc, #16]	@ (80003e0 <update_led_7seg_buffer+0xa4>)
 80003ce:	60da      	str	r2, [r3, #12]
}
 80003d0:	bf00      	nop
 80003d2:	46bd      	mov	sp, r7
 80003d4:	bc80      	pop	{r7}
 80003d6:	4770      	bx	lr
 80003d8:	200000c8 	.word	0x200000c8
 80003dc:	66666667 	.word	0x66666667
 80003e0:	2000006c 	.word	0x2000006c
 80003e4:	200000cc 	.word	0x200000cc

080003e8 <display_a_digit>:

void display_a_digit(int digit, int num)
{
 80003e8:	b580      	push	{r7, lr}
 80003ea:	b082      	sub	sp, #8
 80003ec:	af00      	add	r7, sp, #0
 80003ee:	6078      	str	r0, [r7, #4]
 80003f0:	6039      	str	r1, [r7, #0]
	unable_4digit();
 80003f2:	f7ff ff45 	bl	8000280 <unable_4digit>
	display_number(num);
 80003f6:	6838      	ldr	r0, [r7, #0]
 80003f8:	f000 f808 	bl	800040c <display_number>
	enable_digit(digit);
 80003fc:	6878      	ldr	r0, [r7, #4]
 80003fe:	f000 f9f1 	bl	80007e4 <enable_digit>

}
 8000402:	bf00      	nop
 8000404:	3708      	adds	r7, #8
 8000406:	46bd      	mov	sp, r7
 8000408:	bd80      	pop	{r7, pc}
	...

0800040c <display_number>:

void display_number(int num)
{
 800040c:	b580      	push	{r7, lr}
 800040e:	b082      	sub	sp, #8
 8000410:	af00      	add	r7, sp, #0
 8000412:	6078      	str	r0, [r7, #4]
	switch (num) {
 8000414:	687b      	ldr	r3, [r7, #4]
 8000416:	2b09      	cmp	r3, #9
 8000418:	f200 81b4 	bhi.w	8000784 <display_number+0x378>
 800041c:	a201      	add	r2, pc, #4	@ (adr r2, 8000424 <display_number+0x18>)
 800041e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000422:	bf00      	nop
 8000424:	0800044d 	.word	0x0800044d
 8000428:	0800049f 	.word	0x0800049f
 800042c:	080004f1 	.word	0x080004f1
 8000430:	08000543 	.word	0x08000543
 8000434:	08000595 	.word	0x08000595
 8000438:	080005e7 	.word	0x080005e7
 800043c:	08000639 	.word	0x08000639
 8000440:	0800068b 	.word	0x0800068b
 8000444:	080006dd 	.word	0x080006dd
 8000448:	0800072f 	.word	0x0800072f
		case 0:
			HAL_GPIO_WritePin(SEG_0_GPIO_Port, SEG_0_Pin, LED_ON);
 800044c:	2200      	movs	r2, #0
 800044e:	2101      	movs	r1, #1
 8000450:	48cb      	ldr	r0, [pc, #812]	@ (8000780 <display_number+0x374>)
 8000452:	f001 fe66 	bl	8002122 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_1_GPIO_Port, SEG_1_Pin, LED_ON);
 8000456:	2200      	movs	r2, #0
 8000458:	2102      	movs	r1, #2
 800045a:	48c9      	ldr	r0, [pc, #804]	@ (8000780 <display_number+0x374>)
 800045c:	f001 fe61 	bl	8002122 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_2_GPIO_Port, SEG_2_Pin, LED_ON);
 8000460:	2200      	movs	r2, #0
 8000462:	2104      	movs	r1, #4
 8000464:	48c6      	ldr	r0, [pc, #792]	@ (8000780 <display_number+0x374>)
 8000466:	f001 fe5c 	bl	8002122 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_3_GPIO_Port, SEG_3_Pin, LED_ON);
 800046a:	2200      	movs	r2, #0
 800046c:	2108      	movs	r1, #8
 800046e:	48c4      	ldr	r0, [pc, #784]	@ (8000780 <display_number+0x374>)
 8000470:	f001 fe57 	bl	8002122 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_4_GPIO_Port, SEG_4_Pin, LED_ON);
 8000474:	2200      	movs	r2, #0
 8000476:	2110      	movs	r1, #16
 8000478:	48c1      	ldr	r0, [pc, #772]	@ (8000780 <display_number+0x374>)
 800047a:	f001 fe52 	bl	8002122 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_5_GPIO_Port, SEG_5_Pin, LED_ON);
 800047e:	2200      	movs	r2, #0
 8000480:	2120      	movs	r1, #32
 8000482:	48bf      	ldr	r0, [pc, #764]	@ (8000780 <display_number+0x374>)
 8000484:	f001 fe4d 	bl	8002122 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_6_GPIO_Port, SEG_6_Pin, LED_OFF);
 8000488:	2201      	movs	r2, #1
 800048a:	2140      	movs	r1, #64	@ 0x40
 800048c:	48bc      	ldr	r0, [pc, #752]	@ (8000780 <display_number+0x374>)
 800048e:	f001 fe48 	bl	8002122 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_7_GPIO_Port, SEG_7_Pin, LED_OFF);
 8000492:	2201      	movs	r2, #1
 8000494:	2180      	movs	r1, #128	@ 0x80
 8000496:	48ba      	ldr	r0, [pc, #744]	@ (8000780 <display_number+0x374>)
 8000498:	f001 fe43 	bl	8002122 <HAL_GPIO_WritePin>
			break;
 800049c:	e19b      	b.n	80007d6 <display_number+0x3ca>
		case 1:
			HAL_GPIO_WritePin(SEG_0_GPIO_Port, SEG_0_Pin, LED_OFF);
 800049e:	2201      	movs	r2, #1
 80004a0:	2101      	movs	r1, #1
 80004a2:	48b7      	ldr	r0, [pc, #732]	@ (8000780 <display_number+0x374>)
 80004a4:	f001 fe3d 	bl	8002122 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_1_GPIO_Port, SEG_1_Pin, LED_ON);
 80004a8:	2200      	movs	r2, #0
 80004aa:	2102      	movs	r1, #2
 80004ac:	48b4      	ldr	r0, [pc, #720]	@ (8000780 <display_number+0x374>)
 80004ae:	f001 fe38 	bl	8002122 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_2_GPIO_Port, SEG_2_Pin, LED_ON);
 80004b2:	2200      	movs	r2, #0
 80004b4:	2104      	movs	r1, #4
 80004b6:	48b2      	ldr	r0, [pc, #712]	@ (8000780 <display_number+0x374>)
 80004b8:	f001 fe33 	bl	8002122 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_3_GPIO_Port, SEG_3_Pin, LED_OFF);
 80004bc:	2201      	movs	r2, #1
 80004be:	2108      	movs	r1, #8
 80004c0:	48af      	ldr	r0, [pc, #700]	@ (8000780 <display_number+0x374>)
 80004c2:	f001 fe2e 	bl	8002122 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_4_GPIO_Port, SEG_4_Pin, LED_OFF);
 80004c6:	2201      	movs	r2, #1
 80004c8:	2110      	movs	r1, #16
 80004ca:	48ad      	ldr	r0, [pc, #692]	@ (8000780 <display_number+0x374>)
 80004cc:	f001 fe29 	bl	8002122 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_5_GPIO_Port, SEG_5_Pin, LED_OFF);
 80004d0:	2201      	movs	r2, #1
 80004d2:	2120      	movs	r1, #32
 80004d4:	48aa      	ldr	r0, [pc, #680]	@ (8000780 <display_number+0x374>)
 80004d6:	f001 fe24 	bl	8002122 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_6_GPIO_Port, SEG_6_Pin, LED_OFF);
 80004da:	2201      	movs	r2, #1
 80004dc:	2140      	movs	r1, #64	@ 0x40
 80004de:	48a8      	ldr	r0, [pc, #672]	@ (8000780 <display_number+0x374>)
 80004e0:	f001 fe1f 	bl	8002122 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_7_GPIO_Port, SEG_7_Pin, LED_OFF);
 80004e4:	2201      	movs	r2, #1
 80004e6:	2180      	movs	r1, #128	@ 0x80
 80004e8:	48a5      	ldr	r0, [pc, #660]	@ (8000780 <display_number+0x374>)
 80004ea:	f001 fe1a 	bl	8002122 <HAL_GPIO_WritePin>
			break;
 80004ee:	e172      	b.n	80007d6 <display_number+0x3ca>
		case 2:
			HAL_GPIO_WritePin(SEG_0_GPIO_Port, SEG_0_Pin, LED_ON);
 80004f0:	2200      	movs	r2, #0
 80004f2:	2101      	movs	r1, #1
 80004f4:	48a2      	ldr	r0, [pc, #648]	@ (8000780 <display_number+0x374>)
 80004f6:	f001 fe14 	bl	8002122 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_1_GPIO_Port, SEG_1_Pin, LED_ON);
 80004fa:	2200      	movs	r2, #0
 80004fc:	2102      	movs	r1, #2
 80004fe:	48a0      	ldr	r0, [pc, #640]	@ (8000780 <display_number+0x374>)
 8000500:	f001 fe0f 	bl	8002122 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_2_GPIO_Port, SEG_2_Pin, LED_OFF);
 8000504:	2201      	movs	r2, #1
 8000506:	2104      	movs	r1, #4
 8000508:	489d      	ldr	r0, [pc, #628]	@ (8000780 <display_number+0x374>)
 800050a:	f001 fe0a 	bl	8002122 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_3_GPIO_Port, SEG_3_Pin, LED_ON);
 800050e:	2200      	movs	r2, #0
 8000510:	2108      	movs	r1, #8
 8000512:	489b      	ldr	r0, [pc, #620]	@ (8000780 <display_number+0x374>)
 8000514:	f001 fe05 	bl	8002122 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_4_GPIO_Port, SEG_4_Pin, LED_ON);
 8000518:	2200      	movs	r2, #0
 800051a:	2110      	movs	r1, #16
 800051c:	4898      	ldr	r0, [pc, #608]	@ (8000780 <display_number+0x374>)
 800051e:	f001 fe00 	bl	8002122 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_5_GPIO_Port, SEG_5_Pin, LED_OFF);
 8000522:	2201      	movs	r2, #1
 8000524:	2120      	movs	r1, #32
 8000526:	4896      	ldr	r0, [pc, #600]	@ (8000780 <display_number+0x374>)
 8000528:	f001 fdfb 	bl	8002122 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_6_GPIO_Port, SEG_6_Pin, LED_ON);
 800052c:	2200      	movs	r2, #0
 800052e:	2140      	movs	r1, #64	@ 0x40
 8000530:	4893      	ldr	r0, [pc, #588]	@ (8000780 <display_number+0x374>)
 8000532:	f001 fdf6 	bl	8002122 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_7_GPIO_Port, SEG_7_Pin, LED_OFF);
 8000536:	2201      	movs	r2, #1
 8000538:	2180      	movs	r1, #128	@ 0x80
 800053a:	4891      	ldr	r0, [pc, #580]	@ (8000780 <display_number+0x374>)
 800053c:	f001 fdf1 	bl	8002122 <HAL_GPIO_WritePin>
			break;
 8000540:	e149      	b.n	80007d6 <display_number+0x3ca>
		case 3:
			HAL_GPIO_WritePin(SEG_0_GPIO_Port, SEG_0_Pin, LED_ON);
 8000542:	2200      	movs	r2, #0
 8000544:	2101      	movs	r1, #1
 8000546:	488e      	ldr	r0, [pc, #568]	@ (8000780 <display_number+0x374>)
 8000548:	f001 fdeb 	bl	8002122 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_1_GPIO_Port, SEG_1_Pin, LED_ON);
 800054c:	2200      	movs	r2, #0
 800054e:	2102      	movs	r1, #2
 8000550:	488b      	ldr	r0, [pc, #556]	@ (8000780 <display_number+0x374>)
 8000552:	f001 fde6 	bl	8002122 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_2_GPIO_Port, SEG_2_Pin, LED_ON);
 8000556:	2200      	movs	r2, #0
 8000558:	2104      	movs	r1, #4
 800055a:	4889      	ldr	r0, [pc, #548]	@ (8000780 <display_number+0x374>)
 800055c:	f001 fde1 	bl	8002122 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_3_GPIO_Port, SEG_3_Pin, LED_ON);
 8000560:	2200      	movs	r2, #0
 8000562:	2108      	movs	r1, #8
 8000564:	4886      	ldr	r0, [pc, #536]	@ (8000780 <display_number+0x374>)
 8000566:	f001 fddc 	bl	8002122 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_4_GPIO_Port, SEG_4_Pin, LED_OFF);
 800056a:	2201      	movs	r2, #1
 800056c:	2110      	movs	r1, #16
 800056e:	4884      	ldr	r0, [pc, #528]	@ (8000780 <display_number+0x374>)
 8000570:	f001 fdd7 	bl	8002122 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_5_GPIO_Port, SEG_5_Pin, LED_OFF);
 8000574:	2201      	movs	r2, #1
 8000576:	2120      	movs	r1, #32
 8000578:	4881      	ldr	r0, [pc, #516]	@ (8000780 <display_number+0x374>)
 800057a:	f001 fdd2 	bl	8002122 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_6_GPIO_Port, SEG_6_Pin, LED_ON);
 800057e:	2200      	movs	r2, #0
 8000580:	2140      	movs	r1, #64	@ 0x40
 8000582:	487f      	ldr	r0, [pc, #508]	@ (8000780 <display_number+0x374>)
 8000584:	f001 fdcd 	bl	8002122 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_7_GPIO_Port, SEG_7_Pin, LED_OFF);
 8000588:	2201      	movs	r2, #1
 800058a:	2180      	movs	r1, #128	@ 0x80
 800058c:	487c      	ldr	r0, [pc, #496]	@ (8000780 <display_number+0x374>)
 800058e:	f001 fdc8 	bl	8002122 <HAL_GPIO_WritePin>
			break;
 8000592:	e120      	b.n	80007d6 <display_number+0x3ca>
		case 4:
			HAL_GPIO_WritePin(SEG_0_GPIO_Port, SEG_0_Pin, LED_OFF);
 8000594:	2201      	movs	r2, #1
 8000596:	2101      	movs	r1, #1
 8000598:	4879      	ldr	r0, [pc, #484]	@ (8000780 <display_number+0x374>)
 800059a:	f001 fdc2 	bl	8002122 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_1_GPIO_Port, SEG_1_Pin, LED_ON);
 800059e:	2200      	movs	r2, #0
 80005a0:	2102      	movs	r1, #2
 80005a2:	4877      	ldr	r0, [pc, #476]	@ (8000780 <display_number+0x374>)
 80005a4:	f001 fdbd 	bl	8002122 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_2_GPIO_Port, SEG_2_Pin, LED_ON);
 80005a8:	2200      	movs	r2, #0
 80005aa:	2104      	movs	r1, #4
 80005ac:	4874      	ldr	r0, [pc, #464]	@ (8000780 <display_number+0x374>)
 80005ae:	f001 fdb8 	bl	8002122 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_3_GPIO_Port, SEG_3_Pin, LED_OFF);
 80005b2:	2201      	movs	r2, #1
 80005b4:	2108      	movs	r1, #8
 80005b6:	4872      	ldr	r0, [pc, #456]	@ (8000780 <display_number+0x374>)
 80005b8:	f001 fdb3 	bl	8002122 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_4_GPIO_Port, SEG_4_Pin, LED_OFF);
 80005bc:	2201      	movs	r2, #1
 80005be:	2110      	movs	r1, #16
 80005c0:	486f      	ldr	r0, [pc, #444]	@ (8000780 <display_number+0x374>)
 80005c2:	f001 fdae 	bl	8002122 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_5_GPIO_Port, SEG_5_Pin, LED_ON);
 80005c6:	2200      	movs	r2, #0
 80005c8:	2120      	movs	r1, #32
 80005ca:	486d      	ldr	r0, [pc, #436]	@ (8000780 <display_number+0x374>)
 80005cc:	f001 fda9 	bl	8002122 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_6_GPIO_Port, SEG_6_Pin, LED_ON);
 80005d0:	2200      	movs	r2, #0
 80005d2:	2140      	movs	r1, #64	@ 0x40
 80005d4:	486a      	ldr	r0, [pc, #424]	@ (8000780 <display_number+0x374>)
 80005d6:	f001 fda4 	bl	8002122 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_7_GPIO_Port, SEG_7_Pin, LED_OFF);
 80005da:	2201      	movs	r2, #1
 80005dc:	2180      	movs	r1, #128	@ 0x80
 80005de:	4868      	ldr	r0, [pc, #416]	@ (8000780 <display_number+0x374>)
 80005e0:	f001 fd9f 	bl	8002122 <HAL_GPIO_WritePin>
			break;
 80005e4:	e0f7      	b.n	80007d6 <display_number+0x3ca>
		case 5:
			HAL_GPIO_WritePin(SEG_0_GPIO_Port, SEG_0_Pin, LED_ON);
 80005e6:	2200      	movs	r2, #0
 80005e8:	2101      	movs	r1, #1
 80005ea:	4865      	ldr	r0, [pc, #404]	@ (8000780 <display_number+0x374>)
 80005ec:	f001 fd99 	bl	8002122 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_1_GPIO_Port, SEG_1_Pin, LED_OFF);
 80005f0:	2201      	movs	r2, #1
 80005f2:	2102      	movs	r1, #2
 80005f4:	4862      	ldr	r0, [pc, #392]	@ (8000780 <display_number+0x374>)
 80005f6:	f001 fd94 	bl	8002122 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_2_GPIO_Port, SEG_2_Pin, LED_ON);
 80005fa:	2200      	movs	r2, #0
 80005fc:	2104      	movs	r1, #4
 80005fe:	4860      	ldr	r0, [pc, #384]	@ (8000780 <display_number+0x374>)
 8000600:	f001 fd8f 	bl	8002122 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_3_GPIO_Port, SEG_3_Pin, LED_ON);
 8000604:	2200      	movs	r2, #0
 8000606:	2108      	movs	r1, #8
 8000608:	485d      	ldr	r0, [pc, #372]	@ (8000780 <display_number+0x374>)
 800060a:	f001 fd8a 	bl	8002122 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_4_GPIO_Port, SEG_4_Pin, LED_OFF);
 800060e:	2201      	movs	r2, #1
 8000610:	2110      	movs	r1, #16
 8000612:	485b      	ldr	r0, [pc, #364]	@ (8000780 <display_number+0x374>)
 8000614:	f001 fd85 	bl	8002122 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_5_GPIO_Port, SEG_5_Pin, LED_ON);
 8000618:	2200      	movs	r2, #0
 800061a:	2120      	movs	r1, #32
 800061c:	4858      	ldr	r0, [pc, #352]	@ (8000780 <display_number+0x374>)
 800061e:	f001 fd80 	bl	8002122 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_6_GPIO_Port, SEG_6_Pin, LED_ON);
 8000622:	2200      	movs	r2, #0
 8000624:	2140      	movs	r1, #64	@ 0x40
 8000626:	4856      	ldr	r0, [pc, #344]	@ (8000780 <display_number+0x374>)
 8000628:	f001 fd7b 	bl	8002122 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_7_GPIO_Port, SEG_7_Pin, LED_OFF);
 800062c:	2201      	movs	r2, #1
 800062e:	2180      	movs	r1, #128	@ 0x80
 8000630:	4853      	ldr	r0, [pc, #332]	@ (8000780 <display_number+0x374>)
 8000632:	f001 fd76 	bl	8002122 <HAL_GPIO_WritePin>
			break;
 8000636:	e0ce      	b.n	80007d6 <display_number+0x3ca>
		case 6:
			HAL_GPIO_WritePin(SEG_0_GPIO_Port, SEG_0_Pin, LED_ON);
 8000638:	2200      	movs	r2, #0
 800063a:	2101      	movs	r1, #1
 800063c:	4850      	ldr	r0, [pc, #320]	@ (8000780 <display_number+0x374>)
 800063e:	f001 fd70 	bl	8002122 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_1_GPIO_Port, SEG_1_Pin, LED_OFF);
 8000642:	2201      	movs	r2, #1
 8000644:	2102      	movs	r1, #2
 8000646:	484e      	ldr	r0, [pc, #312]	@ (8000780 <display_number+0x374>)
 8000648:	f001 fd6b 	bl	8002122 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_2_GPIO_Port, SEG_2_Pin, LED_ON);
 800064c:	2200      	movs	r2, #0
 800064e:	2104      	movs	r1, #4
 8000650:	484b      	ldr	r0, [pc, #300]	@ (8000780 <display_number+0x374>)
 8000652:	f001 fd66 	bl	8002122 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_3_GPIO_Port, SEG_3_Pin, LED_ON);
 8000656:	2200      	movs	r2, #0
 8000658:	2108      	movs	r1, #8
 800065a:	4849      	ldr	r0, [pc, #292]	@ (8000780 <display_number+0x374>)
 800065c:	f001 fd61 	bl	8002122 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_4_GPIO_Port, SEG_4_Pin, LED_ON);
 8000660:	2200      	movs	r2, #0
 8000662:	2110      	movs	r1, #16
 8000664:	4846      	ldr	r0, [pc, #280]	@ (8000780 <display_number+0x374>)
 8000666:	f001 fd5c 	bl	8002122 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_5_GPIO_Port, SEG_5_Pin, LED_ON);
 800066a:	2200      	movs	r2, #0
 800066c:	2120      	movs	r1, #32
 800066e:	4844      	ldr	r0, [pc, #272]	@ (8000780 <display_number+0x374>)
 8000670:	f001 fd57 	bl	8002122 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_6_GPIO_Port, SEG_6_Pin, LED_ON);
 8000674:	2200      	movs	r2, #0
 8000676:	2140      	movs	r1, #64	@ 0x40
 8000678:	4841      	ldr	r0, [pc, #260]	@ (8000780 <display_number+0x374>)
 800067a:	f001 fd52 	bl	8002122 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_7_GPIO_Port, SEG_7_Pin, LED_OFF);
 800067e:	2201      	movs	r2, #1
 8000680:	2180      	movs	r1, #128	@ 0x80
 8000682:	483f      	ldr	r0, [pc, #252]	@ (8000780 <display_number+0x374>)
 8000684:	f001 fd4d 	bl	8002122 <HAL_GPIO_WritePin>
			break;
 8000688:	e0a5      	b.n	80007d6 <display_number+0x3ca>
		case 7:
			HAL_GPIO_WritePin(SEG_0_GPIO_Port, SEG_0_Pin, LED_ON);
 800068a:	2200      	movs	r2, #0
 800068c:	2101      	movs	r1, #1
 800068e:	483c      	ldr	r0, [pc, #240]	@ (8000780 <display_number+0x374>)
 8000690:	f001 fd47 	bl	8002122 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_1_GPIO_Port, SEG_1_Pin, LED_ON);
 8000694:	2200      	movs	r2, #0
 8000696:	2102      	movs	r1, #2
 8000698:	4839      	ldr	r0, [pc, #228]	@ (8000780 <display_number+0x374>)
 800069a:	f001 fd42 	bl	8002122 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_2_GPIO_Port, SEG_2_Pin, LED_ON);
 800069e:	2200      	movs	r2, #0
 80006a0:	2104      	movs	r1, #4
 80006a2:	4837      	ldr	r0, [pc, #220]	@ (8000780 <display_number+0x374>)
 80006a4:	f001 fd3d 	bl	8002122 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_3_GPIO_Port, SEG_3_Pin, LED_OFF);
 80006a8:	2201      	movs	r2, #1
 80006aa:	2108      	movs	r1, #8
 80006ac:	4834      	ldr	r0, [pc, #208]	@ (8000780 <display_number+0x374>)
 80006ae:	f001 fd38 	bl	8002122 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_4_GPIO_Port, SEG_4_Pin, LED_OFF);
 80006b2:	2201      	movs	r2, #1
 80006b4:	2110      	movs	r1, #16
 80006b6:	4832      	ldr	r0, [pc, #200]	@ (8000780 <display_number+0x374>)
 80006b8:	f001 fd33 	bl	8002122 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_5_GPIO_Port, SEG_5_Pin, LED_OFF);
 80006bc:	2201      	movs	r2, #1
 80006be:	2120      	movs	r1, #32
 80006c0:	482f      	ldr	r0, [pc, #188]	@ (8000780 <display_number+0x374>)
 80006c2:	f001 fd2e 	bl	8002122 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_6_GPIO_Port, SEG_6_Pin, LED_OFF);
 80006c6:	2201      	movs	r2, #1
 80006c8:	2140      	movs	r1, #64	@ 0x40
 80006ca:	482d      	ldr	r0, [pc, #180]	@ (8000780 <display_number+0x374>)
 80006cc:	f001 fd29 	bl	8002122 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_7_GPIO_Port, SEG_7_Pin, LED_OFF);
 80006d0:	2201      	movs	r2, #1
 80006d2:	2180      	movs	r1, #128	@ 0x80
 80006d4:	482a      	ldr	r0, [pc, #168]	@ (8000780 <display_number+0x374>)
 80006d6:	f001 fd24 	bl	8002122 <HAL_GPIO_WritePin>
			break;
 80006da:	e07c      	b.n	80007d6 <display_number+0x3ca>
		case 8:
			HAL_GPIO_WritePin(SEG_0_GPIO_Port, SEG_0_Pin, LED_ON);
 80006dc:	2200      	movs	r2, #0
 80006de:	2101      	movs	r1, #1
 80006e0:	4827      	ldr	r0, [pc, #156]	@ (8000780 <display_number+0x374>)
 80006e2:	f001 fd1e 	bl	8002122 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_1_GPIO_Port, SEG_1_Pin, LED_ON);
 80006e6:	2200      	movs	r2, #0
 80006e8:	2102      	movs	r1, #2
 80006ea:	4825      	ldr	r0, [pc, #148]	@ (8000780 <display_number+0x374>)
 80006ec:	f001 fd19 	bl	8002122 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_2_GPIO_Port, SEG_2_Pin, LED_ON);
 80006f0:	2200      	movs	r2, #0
 80006f2:	2104      	movs	r1, #4
 80006f4:	4822      	ldr	r0, [pc, #136]	@ (8000780 <display_number+0x374>)
 80006f6:	f001 fd14 	bl	8002122 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_3_GPIO_Port, SEG_3_Pin, LED_ON);
 80006fa:	2200      	movs	r2, #0
 80006fc:	2108      	movs	r1, #8
 80006fe:	4820      	ldr	r0, [pc, #128]	@ (8000780 <display_number+0x374>)
 8000700:	f001 fd0f 	bl	8002122 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_4_GPIO_Port, SEG_4_Pin, LED_ON);
 8000704:	2200      	movs	r2, #0
 8000706:	2110      	movs	r1, #16
 8000708:	481d      	ldr	r0, [pc, #116]	@ (8000780 <display_number+0x374>)
 800070a:	f001 fd0a 	bl	8002122 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_5_GPIO_Port, SEG_5_Pin, LED_ON);
 800070e:	2200      	movs	r2, #0
 8000710:	2120      	movs	r1, #32
 8000712:	481b      	ldr	r0, [pc, #108]	@ (8000780 <display_number+0x374>)
 8000714:	f001 fd05 	bl	8002122 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_6_GPIO_Port, SEG_6_Pin, LED_ON);
 8000718:	2200      	movs	r2, #0
 800071a:	2140      	movs	r1, #64	@ 0x40
 800071c:	4818      	ldr	r0, [pc, #96]	@ (8000780 <display_number+0x374>)
 800071e:	f001 fd00 	bl	8002122 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_7_GPIO_Port, SEG_7_Pin, LED_OFF);
 8000722:	2201      	movs	r2, #1
 8000724:	2180      	movs	r1, #128	@ 0x80
 8000726:	4816      	ldr	r0, [pc, #88]	@ (8000780 <display_number+0x374>)
 8000728:	f001 fcfb 	bl	8002122 <HAL_GPIO_WritePin>
			break;
 800072c:	e053      	b.n	80007d6 <display_number+0x3ca>
		case 9:
			HAL_GPIO_WritePin(SEG_0_GPIO_Port, SEG_0_Pin, LED_ON);
 800072e:	2200      	movs	r2, #0
 8000730:	2101      	movs	r1, #1
 8000732:	4813      	ldr	r0, [pc, #76]	@ (8000780 <display_number+0x374>)
 8000734:	f001 fcf5 	bl	8002122 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_1_GPIO_Port, SEG_1_Pin, LED_ON);
 8000738:	2200      	movs	r2, #0
 800073a:	2102      	movs	r1, #2
 800073c:	4810      	ldr	r0, [pc, #64]	@ (8000780 <display_number+0x374>)
 800073e:	f001 fcf0 	bl	8002122 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_2_GPIO_Port, SEG_2_Pin, LED_ON);
 8000742:	2200      	movs	r2, #0
 8000744:	2104      	movs	r1, #4
 8000746:	480e      	ldr	r0, [pc, #56]	@ (8000780 <display_number+0x374>)
 8000748:	f001 fceb 	bl	8002122 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_3_GPIO_Port, SEG_3_Pin, LED_ON);
 800074c:	2200      	movs	r2, #0
 800074e:	2108      	movs	r1, #8
 8000750:	480b      	ldr	r0, [pc, #44]	@ (8000780 <display_number+0x374>)
 8000752:	f001 fce6 	bl	8002122 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_4_GPIO_Port, SEG_4_Pin, LED_OFF);
 8000756:	2201      	movs	r2, #1
 8000758:	2110      	movs	r1, #16
 800075a:	4809      	ldr	r0, [pc, #36]	@ (8000780 <display_number+0x374>)
 800075c:	f001 fce1 	bl	8002122 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_5_GPIO_Port, SEG_5_Pin, LED_ON);
 8000760:	2200      	movs	r2, #0
 8000762:	2120      	movs	r1, #32
 8000764:	4806      	ldr	r0, [pc, #24]	@ (8000780 <display_number+0x374>)
 8000766:	f001 fcdc 	bl	8002122 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_6_GPIO_Port, SEG_6_Pin, LED_ON);
 800076a:	2200      	movs	r2, #0
 800076c:	2140      	movs	r1, #64	@ 0x40
 800076e:	4804      	ldr	r0, [pc, #16]	@ (8000780 <display_number+0x374>)
 8000770:	f001 fcd7 	bl	8002122 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_7_GPIO_Port, SEG_7_Pin, LED_OFF);
 8000774:	2201      	movs	r2, #1
 8000776:	2180      	movs	r1, #128	@ 0x80
 8000778:	4801      	ldr	r0, [pc, #4]	@ (8000780 <display_number+0x374>)
 800077a:	f001 fcd2 	bl	8002122 <HAL_GPIO_WritePin>
			break;
 800077e:	e02a      	b.n	80007d6 <display_number+0x3ca>
 8000780:	40010800 	.word	0x40010800
		default:
			HAL_GPIO_WritePin(SEG_0_GPIO_Port, SEG_0_Pin, LED_OFF);
 8000784:	2201      	movs	r2, #1
 8000786:	2101      	movs	r1, #1
 8000788:	4815      	ldr	r0, [pc, #84]	@ (80007e0 <display_number+0x3d4>)
 800078a:	f001 fcca 	bl	8002122 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_1_GPIO_Port, SEG_1_Pin, LED_OFF);
 800078e:	2201      	movs	r2, #1
 8000790:	2102      	movs	r1, #2
 8000792:	4813      	ldr	r0, [pc, #76]	@ (80007e0 <display_number+0x3d4>)
 8000794:	f001 fcc5 	bl	8002122 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_2_GPIO_Port, SEG_2_Pin, LED_OFF);
 8000798:	2201      	movs	r2, #1
 800079a:	2104      	movs	r1, #4
 800079c:	4810      	ldr	r0, [pc, #64]	@ (80007e0 <display_number+0x3d4>)
 800079e:	f001 fcc0 	bl	8002122 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_3_GPIO_Port, SEG_3_Pin, LED_OFF);
 80007a2:	2201      	movs	r2, #1
 80007a4:	2108      	movs	r1, #8
 80007a6:	480e      	ldr	r0, [pc, #56]	@ (80007e0 <display_number+0x3d4>)
 80007a8:	f001 fcbb 	bl	8002122 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_4_GPIO_Port, SEG_4_Pin, LED_OFF);
 80007ac:	2201      	movs	r2, #1
 80007ae:	2110      	movs	r1, #16
 80007b0:	480b      	ldr	r0, [pc, #44]	@ (80007e0 <display_number+0x3d4>)
 80007b2:	f001 fcb6 	bl	8002122 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_5_GPIO_Port, SEG_5_Pin, LED_OFF);
 80007b6:	2201      	movs	r2, #1
 80007b8:	2120      	movs	r1, #32
 80007ba:	4809      	ldr	r0, [pc, #36]	@ (80007e0 <display_number+0x3d4>)
 80007bc:	f001 fcb1 	bl	8002122 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_6_GPIO_Port, SEG_6_Pin, LED_OFF);
 80007c0:	2201      	movs	r2, #1
 80007c2:	2140      	movs	r1, #64	@ 0x40
 80007c4:	4806      	ldr	r0, [pc, #24]	@ (80007e0 <display_number+0x3d4>)
 80007c6:	f001 fcac 	bl	8002122 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG_7_GPIO_Port, SEG_7_Pin, LED_OFF);
 80007ca:	2201      	movs	r2, #1
 80007cc:	2180      	movs	r1, #128	@ 0x80
 80007ce:	4804      	ldr	r0, [pc, #16]	@ (80007e0 <display_number+0x3d4>)
 80007d0:	f001 fca7 	bl	8002122 <HAL_GPIO_WritePin>
			break;
 80007d4:	bf00      	nop
	}
}
 80007d6:	bf00      	nop
 80007d8:	3708      	adds	r7, #8
 80007da:	46bd      	mov	sp, r7
 80007dc:	bd80      	pop	{r7, pc}
 80007de:	bf00      	nop
 80007e0:	40010800 	.word	0x40010800

080007e4 <enable_digit>:

void enable_digit(int digit)
{
 80007e4:	b580      	push	{r7, lr}
 80007e6:	b082      	sub	sp, #8
 80007e8:	af00      	add	r7, sp, #0
 80007ea:	6078      	str	r0, [r7, #4]
	switch (digit) {
 80007ec:	687b      	ldr	r3, [r7, #4]
 80007ee:	2b03      	cmp	r3, #3
 80007f0:	d86e      	bhi.n	80008d0 <enable_digit+0xec>
 80007f2:	a201      	add	r2, pc, #4	@ (adr r2, 80007f8 <enable_digit+0x14>)
 80007f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80007f8:	08000809 	.word	0x08000809
 80007fc:	0800083b 	.word	0x0800083b
 8000800:	0800086d 	.word	0x0800086d
 8000804:	0800089f 	.word	0x0800089f
		case 0:
			HAL_GPIO_WritePin(EN_0_GPIO_Port, EN_0_Pin, ENABLE);
 8000808:	2201      	movs	r2, #1
 800080a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800080e:	4833      	ldr	r0, [pc, #204]	@ (80008dc <enable_digit+0xf8>)
 8000810:	f001 fc87 	bl	8002122 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN_1_GPIO_Port, EN_1_Pin, DISABLE);
 8000814:	2200      	movs	r2, #0
 8000816:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800081a:	4830      	ldr	r0, [pc, #192]	@ (80008dc <enable_digit+0xf8>)
 800081c:	f001 fc81 	bl	8002122 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN_2_GPIO_Port, EN_2_Pin, DISABLE);
 8000820:	2200      	movs	r2, #0
 8000822:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000826:	482d      	ldr	r0, [pc, #180]	@ (80008dc <enable_digit+0xf8>)
 8000828:	f001 fc7b 	bl	8002122 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN_3_GPIO_Port, EN_3_Pin, DISABLE);
 800082c:	2200      	movs	r2, #0
 800082e:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000832:	482a      	ldr	r0, [pc, #168]	@ (80008dc <enable_digit+0xf8>)
 8000834:	f001 fc75 	bl	8002122 <HAL_GPIO_WritePin>
			break;
 8000838:	e04b      	b.n	80008d2 <enable_digit+0xee>
		case 1:
			HAL_GPIO_WritePin(EN_0_GPIO_Port, EN_0_Pin, DISABLE);
 800083a:	2200      	movs	r2, #0
 800083c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000840:	4826      	ldr	r0, [pc, #152]	@ (80008dc <enable_digit+0xf8>)
 8000842:	f001 fc6e 	bl	8002122 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN_1_GPIO_Port, EN_1_Pin, ENABLE);
 8000846:	2201      	movs	r2, #1
 8000848:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800084c:	4823      	ldr	r0, [pc, #140]	@ (80008dc <enable_digit+0xf8>)
 800084e:	f001 fc68 	bl	8002122 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN_2_GPIO_Port, EN_2_Pin, DISABLE);
 8000852:	2200      	movs	r2, #0
 8000854:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000858:	4820      	ldr	r0, [pc, #128]	@ (80008dc <enable_digit+0xf8>)
 800085a:	f001 fc62 	bl	8002122 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN_3_GPIO_Port, EN_3_Pin, DISABLE);
 800085e:	2200      	movs	r2, #0
 8000860:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000864:	481d      	ldr	r0, [pc, #116]	@ (80008dc <enable_digit+0xf8>)
 8000866:	f001 fc5c 	bl	8002122 <HAL_GPIO_WritePin>
			break;
 800086a:	e032      	b.n	80008d2 <enable_digit+0xee>
		case 2:
			HAL_GPIO_WritePin(EN_0_GPIO_Port, EN_0_Pin, DISABLE);
 800086c:	2200      	movs	r2, #0
 800086e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000872:	481a      	ldr	r0, [pc, #104]	@ (80008dc <enable_digit+0xf8>)
 8000874:	f001 fc55 	bl	8002122 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN_1_GPIO_Port, EN_1_Pin, DISABLE);
 8000878:	2200      	movs	r2, #0
 800087a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800087e:	4817      	ldr	r0, [pc, #92]	@ (80008dc <enable_digit+0xf8>)
 8000880:	f001 fc4f 	bl	8002122 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN_2_GPIO_Port, EN_2_Pin, ENABLE);
 8000884:	2201      	movs	r2, #1
 8000886:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800088a:	4814      	ldr	r0, [pc, #80]	@ (80008dc <enable_digit+0xf8>)
 800088c:	f001 fc49 	bl	8002122 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN_3_GPIO_Port, EN_3_Pin, DISABLE);
 8000890:	2200      	movs	r2, #0
 8000892:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000896:	4811      	ldr	r0, [pc, #68]	@ (80008dc <enable_digit+0xf8>)
 8000898:	f001 fc43 	bl	8002122 <HAL_GPIO_WritePin>
			break;
 800089c:	e019      	b.n	80008d2 <enable_digit+0xee>
		case 3:
			HAL_GPIO_WritePin(EN_0_GPIO_Port, EN_0_Pin, DISABLE);
 800089e:	2200      	movs	r2, #0
 80008a0:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80008a4:	480d      	ldr	r0, [pc, #52]	@ (80008dc <enable_digit+0xf8>)
 80008a6:	f001 fc3c 	bl	8002122 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN_1_GPIO_Port, EN_1_Pin, DISABLE);
 80008aa:	2200      	movs	r2, #0
 80008ac:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80008b0:	480a      	ldr	r0, [pc, #40]	@ (80008dc <enable_digit+0xf8>)
 80008b2:	f001 fc36 	bl	8002122 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN_2_GPIO_Port, EN_2_Pin, DISABLE);
 80008b6:	2200      	movs	r2, #0
 80008b8:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80008bc:	4807      	ldr	r0, [pc, #28]	@ (80008dc <enable_digit+0xf8>)
 80008be:	f001 fc30 	bl	8002122 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN_3_GPIO_Port, EN_3_Pin, ENABLE);
 80008c2:	2201      	movs	r2, #1
 80008c4:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80008c8:	4804      	ldr	r0, [pc, #16]	@ (80008dc <enable_digit+0xf8>)
 80008ca:	f001 fc2a 	bl	8002122 <HAL_GPIO_WritePin>
			break;
 80008ce:	e000      	b.n	80008d2 <enable_digit+0xee>
		default:
			break;
 80008d0:	bf00      	nop
	}
}
 80008d2:	bf00      	nop
 80008d4:	3708      	adds	r7, #8
 80008d6:	46bd      	mov	sp, r7
 80008d8:	bd80      	pop	{r7, pc}
 80008da:	bf00      	nop
 80008dc:	40010800 	.word	0x40010800

080008e0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80008e0:	b580      	push	{r7, lr}
 80008e2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80008e4:	f001 f91a 	bl	8001b1c <HAL_Init>

  /* USER CODE BEGIN Init */
  SCH_Init();
 80008e8:	f000 fada 	bl	8000ea0 <SCH_Init>
//  SCH_Add_Task(timerRun, 0, 10);
  SCH_Add_Task(statusLED, 1000 , 1000);
 80008ec:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80008f0:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 80008f4:	4814      	ldr	r0, [pc, #80]	@ (8000948 <main+0x68>)
 80008f6:	f000 fbcb 	bl	8001090 <SCH_Add_Task>
  SCH_Add_Task(get3ButtonInput, 0, 10);
 80008fa:	220a      	movs	r2, #10
 80008fc:	2100      	movs	r1, #0
 80008fe:	4813      	ldr	r0, [pc, #76]	@ (800094c <main+0x6c>)
 8000900:	f000 fbc6 	bl	8001090 <SCH_Add_Task>
  SCH_Add_Task(fsm_traffic_light, 0, 1);           // FSM chnh
 8000904:	2201      	movs	r2, #1
 8000906:	2100      	movs	r1, #0
 8000908:	4811      	ldr	r0, [pc, #68]	@ (8000950 <main+0x70>)
 800090a:	f000 fbc1 	bl	8001090 <SCH_Add_Task>
  SCH_Add_Task(task_update_traffic_light, 0, 1);  // LED giao thng
 800090e:	2201      	movs	r2, #1
 8000910:	2100      	movs	r1, #0
 8000912:	4810      	ldr	r0, [pc, #64]	@ (8000954 <main+0x74>)
 8000914:	f000 fbbc 	bl	8001090 <SCH_Add_Task>
  SCH_Add_Task(task_countdown, 0 , 1000);
 8000918:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800091c:	2100      	movs	r1, #0
 800091e:	480e      	ldr	r0, [pc, #56]	@ (8000958 <main+0x78>)
 8000920:	f000 fbb6 	bl	8001090 <SCH_Add_Task>
  SCH_Add_Task(task_update_7segment, 0, 1);       // Qut 7-seg
 8000924:	2201      	movs	r2, #1
 8000926:	2100      	movs	r1, #0
 8000928:	480c      	ldr	r0, [pc, #48]	@ (800095c <main+0x7c>)
 800092a:	f000 fbb1 	bl	8001090 <SCH_Add_Task>
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800092e:	f000 f819 	bl	8000964 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000932:	f000 f89f 	bl	8000a74 <MX_GPIO_Init>
  MX_TIM2_Init();
 8000936:	f000 f851 	bl	80009dc <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim2);
 800093a:	4809      	ldr	r0, [pc, #36]	@ (8000960 <main+0x80>)
 800093c:	f002 f850 	bl	80029e0 <HAL_TIM_Base_Start_IT>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  SCH_Dispatch_Tasks();
 8000940:	f000 fb00 	bl	8000f44 <SCH_Dispatch_Tasks>
 8000944:	e7fc      	b.n	8000940 <main+0x60>
 8000946:	bf00      	nop
 8000948:	0800127d 	.word	0x0800127d
 800094c:	08001255 	.word	0x08001255
 8000950:	080013b1 	.word	0x080013b1
 8000954:	080012c1 	.word	0x080012c1
 8000958:	08001361 	.word	0x08001361
 800095c:	08001351 	.word	0x08001351
 8000960:	200000dc 	.word	0x200000dc

08000964 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000964:	b580      	push	{r7, lr}
 8000966:	b090      	sub	sp, #64	@ 0x40
 8000968:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800096a:	f107 0318 	add.w	r3, r7, #24
 800096e:	2228      	movs	r2, #40	@ 0x28
 8000970:	2100      	movs	r1, #0
 8000972:	4618      	mov	r0, r3
 8000974:	f002 fbc0 	bl	80030f8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000978:	1d3b      	adds	r3, r7, #4
 800097a:	2200      	movs	r2, #0
 800097c:	601a      	str	r2, [r3, #0]
 800097e:	605a      	str	r2, [r3, #4]
 8000980:	609a      	str	r2, [r3, #8]
 8000982:	60da      	str	r2, [r3, #12]
 8000984:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000986:	2302      	movs	r3, #2
 8000988:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800098a:	2301      	movs	r3, #1
 800098c:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800098e:	2310      	movs	r3, #16
 8000990:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000992:	2300      	movs	r3, #0
 8000994:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000996:	f107 0318 	add.w	r3, r7, #24
 800099a:	4618      	mov	r0, r3
 800099c:	f001 fbf2 	bl	8002184 <HAL_RCC_OscConfig>
 80009a0:	4603      	mov	r3, r0
 80009a2:	2b00      	cmp	r3, #0
 80009a4:	d001      	beq.n	80009aa <SystemClock_Config+0x46>
  {
    Error_Handler();
 80009a6:	f000 f8d9 	bl	8000b5c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80009aa:	230f      	movs	r3, #15
 80009ac:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80009ae:	2300      	movs	r3, #0
 80009b0:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80009b2:	2300      	movs	r3, #0
 80009b4:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80009b6:	2300      	movs	r3, #0
 80009b8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80009ba:	2300      	movs	r3, #0
 80009bc:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80009be:	1d3b      	adds	r3, r7, #4
 80009c0:	2100      	movs	r1, #0
 80009c2:	4618      	mov	r0, r3
 80009c4:	f001 fe60 	bl	8002688 <HAL_RCC_ClockConfig>
 80009c8:	4603      	mov	r3, r0
 80009ca:	2b00      	cmp	r3, #0
 80009cc:	d001      	beq.n	80009d2 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 80009ce:	f000 f8c5 	bl	8000b5c <Error_Handler>
  }
}
 80009d2:	bf00      	nop
 80009d4:	3740      	adds	r7, #64	@ 0x40
 80009d6:	46bd      	mov	sp, r7
 80009d8:	bd80      	pop	{r7, pc}
	...

080009dc <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80009dc:	b580      	push	{r7, lr}
 80009de:	b086      	sub	sp, #24
 80009e0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80009e2:	f107 0308 	add.w	r3, r7, #8
 80009e6:	2200      	movs	r2, #0
 80009e8:	601a      	str	r2, [r3, #0]
 80009ea:	605a      	str	r2, [r3, #4]
 80009ec:	609a      	str	r2, [r3, #8]
 80009ee:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80009f0:	463b      	mov	r3, r7
 80009f2:	2200      	movs	r2, #0
 80009f4:	601a      	str	r2, [r3, #0]
 80009f6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80009f8:	4b1d      	ldr	r3, [pc, #116]	@ (8000a70 <MX_TIM2_Init+0x94>)
 80009fa:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80009fe:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 799;
 8000a00:	4b1b      	ldr	r3, [pc, #108]	@ (8000a70 <MX_TIM2_Init+0x94>)
 8000a02:	f240 321f 	movw	r2, #799	@ 0x31f
 8000a06:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000a08:	4b19      	ldr	r3, [pc, #100]	@ (8000a70 <MX_TIM2_Init+0x94>)
 8000a0a:	2200      	movs	r2, #0
 8000a0c:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9;
 8000a0e:	4b18      	ldr	r3, [pc, #96]	@ (8000a70 <MX_TIM2_Init+0x94>)
 8000a10:	2209      	movs	r2, #9
 8000a12:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000a14:	4b16      	ldr	r3, [pc, #88]	@ (8000a70 <MX_TIM2_Init+0x94>)
 8000a16:	2200      	movs	r2, #0
 8000a18:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000a1a:	4b15      	ldr	r3, [pc, #84]	@ (8000a70 <MX_TIM2_Init+0x94>)
 8000a1c:	2200      	movs	r2, #0
 8000a1e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000a20:	4813      	ldr	r0, [pc, #76]	@ (8000a70 <MX_TIM2_Init+0x94>)
 8000a22:	f001 ff8d 	bl	8002940 <HAL_TIM_Base_Init>
 8000a26:	4603      	mov	r3, r0
 8000a28:	2b00      	cmp	r3, #0
 8000a2a:	d001      	beq.n	8000a30 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8000a2c:	f000 f896 	bl	8000b5c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000a30:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000a34:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000a36:	f107 0308 	add.w	r3, r7, #8
 8000a3a:	4619      	mov	r1, r3
 8000a3c:	480c      	ldr	r0, [pc, #48]	@ (8000a70 <MX_TIM2_Init+0x94>)
 8000a3e:	f002 f90b 	bl	8002c58 <HAL_TIM_ConfigClockSource>
 8000a42:	4603      	mov	r3, r0
 8000a44:	2b00      	cmp	r3, #0
 8000a46:	d001      	beq.n	8000a4c <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8000a48:	f000 f888 	bl	8000b5c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000a4c:	2300      	movs	r3, #0
 8000a4e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000a50:	2300      	movs	r3, #0
 8000a52:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000a54:	463b      	mov	r3, r7
 8000a56:	4619      	mov	r1, r3
 8000a58:	4805      	ldr	r0, [pc, #20]	@ (8000a70 <MX_TIM2_Init+0x94>)
 8000a5a:	f002 fae3 	bl	8003024 <HAL_TIMEx_MasterConfigSynchronization>
 8000a5e:	4603      	mov	r3, r0
 8000a60:	2b00      	cmp	r3, #0
 8000a62:	d001      	beq.n	8000a68 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8000a64:	f000 f87a 	bl	8000b5c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000a68:	bf00      	nop
 8000a6a:	3718      	adds	r7, #24
 8000a6c:	46bd      	mov	sp, r7
 8000a6e:	bd80      	pop	{r7, pc}
 8000a70:	200000dc 	.word	0x200000dc

08000a74 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000a74:	b580      	push	{r7, lr}
 8000a76:	b086      	sub	sp, #24
 8000a78:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a7a:	f107 0308 	add.w	r3, r7, #8
 8000a7e:	2200      	movs	r2, #0
 8000a80:	601a      	str	r2, [r3, #0]
 8000a82:	605a      	str	r2, [r3, #4]
 8000a84:	609a      	str	r2, [r3, #8]
 8000a86:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a88:	4b2c      	ldr	r3, [pc, #176]	@ (8000b3c <MX_GPIO_Init+0xc8>)
 8000a8a:	699b      	ldr	r3, [r3, #24]
 8000a8c:	4a2b      	ldr	r2, [pc, #172]	@ (8000b3c <MX_GPIO_Init+0xc8>)
 8000a8e:	f043 0304 	orr.w	r3, r3, #4
 8000a92:	6193      	str	r3, [r2, #24]
 8000a94:	4b29      	ldr	r3, [pc, #164]	@ (8000b3c <MX_GPIO_Init+0xc8>)
 8000a96:	699b      	ldr	r3, [r3, #24]
 8000a98:	f003 0304 	and.w	r3, r3, #4
 8000a9c:	607b      	str	r3, [r7, #4]
 8000a9e:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000aa0:	4b26      	ldr	r3, [pc, #152]	@ (8000b3c <MX_GPIO_Init+0xc8>)
 8000aa2:	699b      	ldr	r3, [r3, #24]
 8000aa4:	4a25      	ldr	r2, [pc, #148]	@ (8000b3c <MX_GPIO_Init+0xc8>)
 8000aa6:	f043 0308 	orr.w	r3, r3, #8
 8000aaa:	6193      	str	r3, [r2, #24]
 8000aac:	4b23      	ldr	r3, [pc, #140]	@ (8000b3c <MX_GPIO_Init+0xc8>)
 8000aae:	699b      	ldr	r3, [r3, #24]
 8000ab0:	f003 0308 	and.w	r3, r3, #8
 8000ab4:	603b      	str	r3, [r7, #0]
 8000ab6:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, SEG_0_Pin|SEG_1_Pin|SEG_2_Pin|SEG_3_Pin
 8000ab8:	2200      	movs	r2, #0
 8000aba:	f241 01ff 	movw	r1, #4351	@ 0x10ff
 8000abe:	4820      	ldr	r0, [pc, #128]	@ (8000b40 <MX_GPIO_Init+0xcc>)
 8000ac0:	f001 fb2f 	bl	8002122 <HAL_GPIO_WritePin>
                          |SEG_4_Pin|SEG_5_Pin|SEG_6_Pin|SEG_7_Pin
                          |LED_RED_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, EN_0_Pin|EN_1_Pin|EN_2_Pin|EN_3_Pin, GPIO_PIN_SET);
 8000ac4:	2201      	movs	r2, #1
 8000ac6:	f44f 6170 	mov.w	r1, #3840	@ 0xf00
 8000aca:	481d      	ldr	r0, [pc, #116]	@ (8000b40 <MX_GPIO_Init+0xcc>)
 8000acc:	f001 fb29 	bl	8002122 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED_RED_0_Pin|LED_YEL_0_Pin|LED_GRN_0_Pin|LED_RED_1_Pin
 8000ad0:	2200      	movs	r2, #0
 8000ad2:	f44f 717c 	mov.w	r1, #1008	@ 0x3f0
 8000ad6:	481b      	ldr	r0, [pc, #108]	@ (8000b44 <MX_GPIO_Init+0xd0>)
 8000ad8:	f001 fb23 	bl	8002122 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : SEG_0_Pin SEG_1_Pin SEG_2_Pin SEG_3_Pin
                           SEG_4_Pin SEG_5_Pin SEG_6_Pin SEG_7_Pin
                           EN_0_Pin EN_1_Pin EN_2_Pin EN_3_Pin
                           LED_RED_Pin */
  GPIO_InitStruct.Pin = SEG_0_Pin|SEG_1_Pin|SEG_2_Pin|SEG_3_Pin
 8000adc:	f641 73ff 	movw	r3, #8191	@ 0x1fff
 8000ae0:	60bb      	str	r3, [r7, #8]
                          |SEG_4_Pin|SEG_5_Pin|SEG_6_Pin|SEG_7_Pin
                          |EN_0_Pin|EN_1_Pin|EN_2_Pin|EN_3_Pin
                          |LED_RED_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ae2:	2301      	movs	r3, #1
 8000ae4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ae6:	2300      	movs	r3, #0
 8000ae8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000aea:	2302      	movs	r3, #2
 8000aec:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000aee:	f107 0308 	add.w	r3, r7, #8
 8000af2:	4619      	mov	r1, r3
 8000af4:	4812      	ldr	r0, [pc, #72]	@ (8000b40 <MX_GPIO_Init+0xcc>)
 8000af6:	f001 f981 	bl	8001dfc <HAL_GPIO_Init>

  /*Configure GPIO pins : BTN_1_Pin BTN_2_Pin BTN_3_Pin */
  GPIO_InitStruct.Pin = BTN_1_Pin|BTN_2_Pin|BTN_3_Pin;
 8000afa:	f44f 43e0 	mov.w	r3, #28672	@ 0x7000
 8000afe:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000b00:	2300      	movs	r3, #0
 8000b02:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b04:	2300      	movs	r3, #0
 8000b06:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000b08:	f107 0308 	add.w	r3, r7, #8
 8000b0c:	4619      	mov	r1, r3
 8000b0e:	480d      	ldr	r0, [pc, #52]	@ (8000b44 <MX_GPIO_Init+0xd0>)
 8000b10:	f001 f974 	bl	8001dfc <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_RED_0_Pin LED_YEL_0_Pin LED_GRN_0_Pin LED_RED_1_Pin
                           LED_YEL_1_Pin LED_GRN_1_Pin */
  GPIO_InitStruct.Pin = LED_RED_0_Pin|LED_YEL_0_Pin|LED_GRN_0_Pin|LED_RED_1_Pin
 8000b14:	f44f 737c 	mov.w	r3, #1008	@ 0x3f0
 8000b18:	60bb      	str	r3, [r7, #8]
                          |LED_YEL_1_Pin|LED_GRN_1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b1a:	2301      	movs	r3, #1
 8000b1c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b1e:	2300      	movs	r3, #0
 8000b20:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b22:	2302      	movs	r3, #2
 8000b24:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000b26:	f107 0308 	add.w	r3, r7, #8
 8000b2a:	4619      	mov	r1, r3
 8000b2c:	4805      	ldr	r0, [pc, #20]	@ (8000b44 <MX_GPIO_Init+0xd0>)
 8000b2e:	f001 f965 	bl	8001dfc <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000b32:	bf00      	nop
 8000b34:	3718      	adds	r7, #24
 8000b36:	46bd      	mov	sp, r7
 8000b38:	bd80      	pop	{r7, pc}
 8000b3a:	bf00      	nop
 8000b3c:	40021000 	.word	0x40021000
 8000b40:	40010800 	.word	0x40010800
 8000b44:	40010c00 	.word	0x40010c00

08000b48 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000b48:	b580      	push	{r7, lr}
 8000b4a:	b082      	sub	sp, #8
 8000b4c:	af00      	add	r7, sp, #0
 8000b4e:	6078      	str	r0, [r7, #4]
   SCH_Update();
 8000b50:	f000 f9b2 	bl	8000eb8 <SCH_Update>
}
 8000b54:	bf00      	nop
 8000b56:	3708      	adds	r7, #8
 8000b58:	46bd      	mov	sp, r7
 8000b5a:	bd80      	pop	{r7, pc}

08000b5c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000b5c:	b480      	push	{r7}
 8000b5e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000b60:	b672      	cpsid	i
}
 8000b62:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000b64:	bf00      	nop
 8000b66:	e7fd      	b.n	8000b64 <Error_Handler+0x8>

08000b68 <initArr>:
int32_t head = -1;
int32_t headF = 0; // free head;
enum ErrorCode Error_code_G;

void initArr()
{
 8000b68:	b480      	push	{r7}
 8000b6a:	b083      	sub	sp, #12
 8000b6c:	af00      	add	r7, sp, #0
    head = -1;
 8000b6e:	4b12      	ldr	r3, [pc, #72]	@ (8000bb8 <initArr+0x50>)
 8000b70:	f04f 32ff 	mov.w	r2, #4294967295
 8000b74:	601a      	str	r2, [r3, #0]
    headF = 0;
 8000b76:	4b11      	ldr	r3, [pc, #68]	@ (8000bbc <initArr+0x54>)
 8000b78:	2200      	movs	r2, #0
 8000b7a:	601a      	str	r2, [r3, #0]
    for (int i = 0; i < SCH_MAX_TASKS - 1; ++i)
 8000b7c:	2300      	movs	r3, #0
 8000b7e:	607b      	str	r3, [r7, #4]
 8000b80:	e00d      	b.n	8000b9e <initArr+0x36>
    {
        arr[i].next = i + 1;
 8000b82:	687b      	ldr	r3, [r7, #4]
 8000b84:	1c59      	adds	r1, r3, #1
 8000b86:	480e      	ldr	r0, [pc, #56]	@ (8000bc0 <initArr+0x58>)
 8000b88:	687a      	ldr	r2, [r7, #4]
 8000b8a:	4613      	mov	r3, r2
 8000b8c:	005b      	lsls	r3, r3, #1
 8000b8e:	4413      	add	r3, r2
 8000b90:	00db      	lsls	r3, r3, #3
 8000b92:	4403      	add	r3, r0
 8000b94:	3314      	adds	r3, #20
 8000b96:	6019      	str	r1, [r3, #0]
    for (int i = 0; i < SCH_MAX_TASKS - 1; ++i)
 8000b98:	687b      	ldr	r3, [r7, #4]
 8000b9a:	3301      	adds	r3, #1
 8000b9c:	607b      	str	r3, [r7, #4]
 8000b9e:	687b      	ldr	r3, [r7, #4]
 8000ba0:	2b30      	cmp	r3, #48	@ 0x30
 8000ba2:	ddee      	ble.n	8000b82 <initArr+0x1a>
    }
    arr[SCH_MAX_TASKS - 1].next = -1; // set empty flag;
 8000ba4:	4b06      	ldr	r3, [pc, #24]	@ (8000bc0 <initArr+0x58>)
 8000ba6:	f04f 32ff 	mov.w	r2, #4294967295
 8000baa:	f8c3 24ac 	str.w	r2, [r3, #1196]	@ 0x4ac
}
 8000bae:	bf00      	nop
 8000bb0:	370c      	adds	r7, #12
 8000bb2:	46bd      	mov	sp, r7
 8000bb4:	bc80      	pop	{r7}
 8000bb6:	4770      	bx	lr
 8000bb8:	20000088 	.word	0x20000088
 8000bbc:	200005d4 	.word	0x200005d4
 8000bc0:	20000124 	.word	0x20000124

08000bc4 <clearData>:

void clearData(int32_t idx)
{
 8000bc4:	b480      	push	{r7}
 8000bc6:	b083      	sub	sp, #12
 8000bc8:	af00      	add	r7, sp, #0
 8000bca:	6078      	str	r0, [r7, #4]
    arr[idx].data.pTask = 0;
 8000bcc:	491a      	ldr	r1, [pc, #104]	@ (8000c38 <clearData+0x74>)
 8000bce:	687a      	ldr	r2, [r7, #4]
 8000bd0:	4613      	mov	r3, r2
 8000bd2:	005b      	lsls	r3, r3, #1
 8000bd4:	4413      	add	r3, r2
 8000bd6:	00db      	lsls	r3, r3, #3
 8000bd8:	440b      	add	r3, r1
 8000bda:	2200      	movs	r2, #0
 8000bdc:	601a      	str	r2, [r3, #0]
    arr[idx].data.Delay = 0;
 8000bde:	4916      	ldr	r1, [pc, #88]	@ (8000c38 <clearData+0x74>)
 8000be0:	687a      	ldr	r2, [r7, #4]
 8000be2:	4613      	mov	r3, r2
 8000be4:	005b      	lsls	r3, r3, #1
 8000be6:	4413      	add	r3, r2
 8000be8:	00db      	lsls	r3, r3, #3
 8000bea:	440b      	add	r3, r1
 8000bec:	3304      	adds	r3, #4
 8000bee:	2200      	movs	r2, #0
 8000bf0:	601a      	str	r2, [r3, #0]
    arr[idx].data.Period = 0;
 8000bf2:	4911      	ldr	r1, [pc, #68]	@ (8000c38 <clearData+0x74>)
 8000bf4:	687a      	ldr	r2, [r7, #4]
 8000bf6:	4613      	mov	r3, r2
 8000bf8:	005b      	lsls	r3, r3, #1
 8000bfa:	4413      	add	r3, r2
 8000bfc:	00db      	lsls	r3, r3, #3
 8000bfe:	440b      	add	r3, r1
 8000c00:	3308      	adds	r3, #8
 8000c02:	2200      	movs	r2, #0
 8000c04:	601a      	str	r2, [r3, #0]
    arr[idx].data.RunMe = 0;
 8000c06:	490c      	ldr	r1, [pc, #48]	@ (8000c38 <clearData+0x74>)
 8000c08:	687a      	ldr	r2, [r7, #4]
 8000c0a:	4613      	mov	r3, r2
 8000c0c:	005b      	lsls	r3, r3, #1
 8000c0e:	4413      	add	r3, r2
 8000c10:	00db      	lsls	r3, r3, #3
 8000c12:	440b      	add	r3, r1
 8000c14:	330c      	adds	r3, #12
 8000c16:	2200      	movs	r2, #0
 8000c18:	701a      	strb	r2, [r3, #0]
    arr[idx].data.TaskID = 0;
 8000c1a:	4907      	ldr	r1, [pc, #28]	@ (8000c38 <clearData+0x74>)
 8000c1c:	687a      	ldr	r2, [r7, #4]
 8000c1e:	4613      	mov	r3, r2
 8000c20:	005b      	lsls	r3, r3, #1
 8000c22:	4413      	add	r3, r2
 8000c24:	00db      	lsls	r3, r3, #3
 8000c26:	440b      	add	r3, r1
 8000c28:	3310      	adds	r3, #16
 8000c2a:	2200      	movs	r2, #0
 8000c2c:	601a      	str	r2, [r3, #0]
}
 8000c2e:	bf00      	nop
 8000c30:	370c      	adds	r7, #12
 8000c32:	46bd      	mov	sp, r7
 8000c34:	bc80      	pop	{r7}
 8000c36:	4770      	bx	lr
 8000c38:	20000124 	.word	0x20000124

08000c3c <getFreeIndexArr>:

int32_t getFreeIndexArr()
{
 8000c3c:	b480      	push	{r7}
 8000c3e:	b083      	sub	sp, #12
 8000c40:	af00      	add	r7, sp, #0
    if (headF == -1)
 8000c42:	4b0e      	ldr	r3, [pc, #56]	@ (8000c7c <getFreeIndexArr+0x40>)
 8000c44:	681b      	ldr	r3, [r3, #0]
 8000c46:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000c4a:	d102      	bne.n	8000c52 <getFreeIndexArr+0x16>
        return -1;
 8000c4c:	f04f 33ff 	mov.w	r3, #4294967295
 8000c50:	e00f      	b.n	8000c72 <getFreeIndexArr+0x36>

    int32_t idxF = headF;
 8000c52:	4b0a      	ldr	r3, [pc, #40]	@ (8000c7c <getFreeIndexArr+0x40>)
 8000c54:	681b      	ldr	r3, [r3, #0]
 8000c56:	607b      	str	r3, [r7, #4]
    headF = arr[headF].next;
 8000c58:	4b08      	ldr	r3, [pc, #32]	@ (8000c7c <getFreeIndexArr+0x40>)
 8000c5a:	681a      	ldr	r2, [r3, #0]
 8000c5c:	4908      	ldr	r1, [pc, #32]	@ (8000c80 <getFreeIndexArr+0x44>)
 8000c5e:	4613      	mov	r3, r2
 8000c60:	005b      	lsls	r3, r3, #1
 8000c62:	4413      	add	r3, r2
 8000c64:	00db      	lsls	r3, r3, #3
 8000c66:	440b      	add	r3, r1
 8000c68:	3314      	adds	r3, #20
 8000c6a:	681b      	ldr	r3, [r3, #0]
 8000c6c:	4a03      	ldr	r2, [pc, #12]	@ (8000c7c <getFreeIndexArr+0x40>)
 8000c6e:	6013      	str	r3, [r2, #0]
    return idxF;
 8000c70:	687b      	ldr	r3, [r7, #4]
}
 8000c72:	4618      	mov	r0, r3
 8000c74:	370c      	adds	r7, #12
 8000c76:	46bd      	mov	sp, r7
 8000c78:	bc80      	pop	{r7}
 8000c7a:	4770      	bx	lr
 8000c7c:	200005d4 	.word	0x200005d4
 8000c80:	20000124 	.word	0x20000124

08000c84 <addIndex>:
    arr[idx].next = headF;
    headF = idx;
}

void addIndex(int32_t idx)
{
 8000c84:	b480      	push	{r7}
 8000c86:	b085      	sub	sp, #20
 8000c88:	af00      	add	r7, sp, #0
 8000c8a:	6078      	str	r0, [r7, #4]
    if (head == -1)
 8000c8c:	4b82      	ldr	r3, [pc, #520]	@ (8000e98 <addIndex+0x214>)
 8000c8e:	681b      	ldr	r3, [r3, #0]
 8000c90:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000c94:	d124      	bne.n	8000ce0 <addIndex+0x5c>
    {
        if (arr[idx].data.Delay == 0)
 8000c96:	4981      	ldr	r1, [pc, #516]	@ (8000e9c <addIndex+0x218>)
 8000c98:	687a      	ldr	r2, [r7, #4]
 8000c9a:	4613      	mov	r3, r2
 8000c9c:	005b      	lsls	r3, r3, #1
 8000c9e:	4413      	add	r3, r2
 8000ca0:	00db      	lsls	r3, r3, #3
 8000ca2:	440b      	add	r3, r1
 8000ca4:	3304      	adds	r3, #4
 8000ca6:	681b      	ldr	r3, [r3, #0]
 8000ca8:	2b00      	cmp	r3, #0
 8000caa:	d109      	bne.n	8000cc0 <addIndex+0x3c>
            arr[idx].data.RunMe = 1;
 8000cac:	497b      	ldr	r1, [pc, #492]	@ (8000e9c <addIndex+0x218>)
 8000cae:	687a      	ldr	r2, [r7, #4]
 8000cb0:	4613      	mov	r3, r2
 8000cb2:	005b      	lsls	r3, r3, #1
 8000cb4:	4413      	add	r3, r2
 8000cb6:	00db      	lsls	r3, r3, #3
 8000cb8:	440b      	add	r3, r1
 8000cba:	330c      	adds	r3, #12
 8000cbc:	2201      	movs	r2, #1
 8000cbe:	701a      	strb	r2, [r3, #0]
        head = idx;
 8000cc0:	4a75      	ldr	r2, [pc, #468]	@ (8000e98 <addIndex+0x214>)
 8000cc2:	687b      	ldr	r3, [r7, #4]
 8000cc4:	6013      	str	r3, [r2, #0]
        arr[head].next = -1;
 8000cc6:	4b74      	ldr	r3, [pc, #464]	@ (8000e98 <addIndex+0x214>)
 8000cc8:	681a      	ldr	r2, [r3, #0]
 8000cca:	4974      	ldr	r1, [pc, #464]	@ (8000e9c <addIndex+0x218>)
 8000ccc:	4613      	mov	r3, r2
 8000cce:	005b      	lsls	r3, r3, #1
 8000cd0:	4413      	add	r3, r2
 8000cd2:	00db      	lsls	r3, r3, #3
 8000cd4:	440b      	add	r3, r1
 8000cd6:	3314      	adds	r3, #20
 8000cd8:	f04f 32ff 	mov.w	r2, #4294967295
 8000cdc:	601a      	str	r2, [r3, #0]
        return;
 8000cde:	e0d6      	b.n	8000e8e <addIndex+0x20a>
    }

    int32_t curr = head;
 8000ce0:	4b6d      	ldr	r3, [pc, #436]	@ (8000e98 <addIndex+0x214>)
 8000ce2:	681b      	ldr	r3, [r3, #0]
 8000ce4:	60fb      	str	r3, [r7, #12]
    int32_t prev = -1;
 8000ce6:	f04f 33ff 	mov.w	r3, #4294967295
 8000cea:	60bb      	str	r3, [r7, #8]

    while (curr != -1)
 8000cec:	e09e      	b.n	8000e2c <addIndex+0x1a8>
    {
        if (arr[curr].data.Delay > arr[idx].data.Delay)
 8000cee:	496b      	ldr	r1, [pc, #428]	@ (8000e9c <addIndex+0x218>)
 8000cf0:	68fa      	ldr	r2, [r7, #12]
 8000cf2:	4613      	mov	r3, r2
 8000cf4:	005b      	lsls	r3, r3, #1
 8000cf6:	4413      	add	r3, r2
 8000cf8:	00db      	lsls	r3, r3, #3
 8000cfa:	440b      	add	r3, r1
 8000cfc:	3304      	adds	r3, #4
 8000cfe:	6819      	ldr	r1, [r3, #0]
 8000d00:	4866      	ldr	r0, [pc, #408]	@ (8000e9c <addIndex+0x218>)
 8000d02:	687a      	ldr	r2, [r7, #4]
 8000d04:	4613      	mov	r3, r2
 8000d06:	005b      	lsls	r3, r3, #1
 8000d08:	4413      	add	r3, r2
 8000d0a:	00db      	lsls	r3, r3, #3
 8000d0c:	4403      	add	r3, r0
 8000d0e:	3304      	adds	r3, #4
 8000d10:	681b      	ldr	r3, [r3, #0]
 8000d12:	4299      	cmp	r1, r3
 8000d14:	d962      	bls.n	8000ddc <addIndex+0x158>
        {
            if (arr[idx].data.Delay == 0)
 8000d16:	4961      	ldr	r1, [pc, #388]	@ (8000e9c <addIndex+0x218>)
 8000d18:	687a      	ldr	r2, [r7, #4]
 8000d1a:	4613      	mov	r3, r2
 8000d1c:	005b      	lsls	r3, r3, #1
 8000d1e:	4413      	add	r3, r2
 8000d20:	00db      	lsls	r3, r3, #3
 8000d22:	440b      	add	r3, r1
 8000d24:	3304      	adds	r3, #4
 8000d26:	681b      	ldr	r3, [r3, #0]
 8000d28:	2b00      	cmp	r3, #0
 8000d2a:	d109      	bne.n	8000d40 <addIndex+0xbc>
                arr[idx].data.RunMe = 1;
 8000d2c:	495b      	ldr	r1, [pc, #364]	@ (8000e9c <addIndex+0x218>)
 8000d2e:	687a      	ldr	r2, [r7, #4]
 8000d30:	4613      	mov	r3, r2
 8000d32:	005b      	lsls	r3, r3, #1
 8000d34:	4413      	add	r3, r2
 8000d36:	00db      	lsls	r3, r3, #3
 8000d38:	440b      	add	r3, r1
 8000d3a:	330c      	adds	r3, #12
 8000d3c:	2201      	movs	r2, #1
 8000d3e:	701a      	strb	r2, [r3, #0]

            arr[idx].next = curr;
 8000d40:	4956      	ldr	r1, [pc, #344]	@ (8000e9c <addIndex+0x218>)
 8000d42:	687a      	ldr	r2, [r7, #4]
 8000d44:	4613      	mov	r3, r2
 8000d46:	005b      	lsls	r3, r3, #1
 8000d48:	4413      	add	r3, r2
 8000d4a:	00db      	lsls	r3, r3, #3
 8000d4c:	440b      	add	r3, r1
 8000d4e:	3314      	adds	r3, #20
 8000d50:	68fa      	ldr	r2, [r7, #12]
 8000d52:	601a      	str	r2, [r3, #0]

            if (prev == -1)
 8000d54:	68bb      	ldr	r3, [r7, #8]
 8000d56:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000d5a:	d103      	bne.n	8000d64 <addIndex+0xe0>
                head = idx;
 8000d5c:	4a4e      	ldr	r2, [pc, #312]	@ (8000e98 <addIndex+0x214>)
 8000d5e:	687b      	ldr	r3, [r7, #4]
 8000d60:	6013      	str	r3, [r2, #0]
 8000d62:	e009      	b.n	8000d78 <addIndex+0xf4>
            else
                arr[prev].next = idx;
 8000d64:	494d      	ldr	r1, [pc, #308]	@ (8000e9c <addIndex+0x218>)
 8000d66:	68ba      	ldr	r2, [r7, #8]
 8000d68:	4613      	mov	r3, r2
 8000d6a:	005b      	lsls	r3, r3, #1
 8000d6c:	4413      	add	r3, r2
 8000d6e:	00db      	lsls	r3, r3, #3
 8000d70:	440b      	add	r3, r1
 8000d72:	3314      	adds	r3, #20
 8000d74:	687a      	ldr	r2, [r7, #4]
 8000d76:	601a      	str	r2, [r3, #0]

            arr[curr].data.Delay -= arr[idx].data.Delay;
 8000d78:	4948      	ldr	r1, [pc, #288]	@ (8000e9c <addIndex+0x218>)
 8000d7a:	68fa      	ldr	r2, [r7, #12]
 8000d7c:	4613      	mov	r3, r2
 8000d7e:	005b      	lsls	r3, r3, #1
 8000d80:	4413      	add	r3, r2
 8000d82:	00db      	lsls	r3, r3, #3
 8000d84:	440b      	add	r3, r1
 8000d86:	3304      	adds	r3, #4
 8000d88:	6819      	ldr	r1, [r3, #0]
 8000d8a:	4844      	ldr	r0, [pc, #272]	@ (8000e9c <addIndex+0x218>)
 8000d8c:	687a      	ldr	r2, [r7, #4]
 8000d8e:	4613      	mov	r3, r2
 8000d90:	005b      	lsls	r3, r3, #1
 8000d92:	4413      	add	r3, r2
 8000d94:	00db      	lsls	r3, r3, #3
 8000d96:	4403      	add	r3, r0
 8000d98:	3304      	adds	r3, #4
 8000d9a:	681b      	ldr	r3, [r3, #0]
 8000d9c:	1ac9      	subs	r1, r1, r3
 8000d9e:	483f      	ldr	r0, [pc, #252]	@ (8000e9c <addIndex+0x218>)
 8000da0:	68fa      	ldr	r2, [r7, #12]
 8000da2:	4613      	mov	r3, r2
 8000da4:	005b      	lsls	r3, r3, #1
 8000da6:	4413      	add	r3, r2
 8000da8:	00db      	lsls	r3, r3, #3
 8000daa:	4403      	add	r3, r0
 8000dac:	3304      	adds	r3, #4
 8000dae:	6019      	str	r1, [r3, #0]
            if (arr[curr].data.Delay == 0)
 8000db0:	493a      	ldr	r1, [pc, #232]	@ (8000e9c <addIndex+0x218>)
 8000db2:	68fa      	ldr	r2, [r7, #12]
 8000db4:	4613      	mov	r3, r2
 8000db6:	005b      	lsls	r3, r3, #1
 8000db8:	4413      	add	r3, r2
 8000dba:	00db      	lsls	r3, r3, #3
 8000dbc:	440b      	add	r3, r1
 8000dbe:	3304      	adds	r3, #4
 8000dc0:	681b      	ldr	r3, [r3, #0]
 8000dc2:	2b00      	cmp	r3, #0
 8000dc4:	d162      	bne.n	8000e8c <addIndex+0x208>
                arr[curr].data.RunMe = 1;
 8000dc6:	4935      	ldr	r1, [pc, #212]	@ (8000e9c <addIndex+0x218>)
 8000dc8:	68fa      	ldr	r2, [r7, #12]
 8000dca:	4613      	mov	r3, r2
 8000dcc:	005b      	lsls	r3, r3, #1
 8000dce:	4413      	add	r3, r2
 8000dd0:	00db      	lsls	r3, r3, #3
 8000dd2:	440b      	add	r3, r1
 8000dd4:	330c      	adds	r3, #12
 8000dd6:	2201      	movs	r2, #1
 8000dd8:	701a      	strb	r2, [r3, #0]
            return;
 8000dda:	e057      	b.n	8000e8c <addIndex+0x208>
        }
        arr[idx].data.Delay -= arr[curr].data.Delay;
 8000ddc:	492f      	ldr	r1, [pc, #188]	@ (8000e9c <addIndex+0x218>)
 8000dde:	687a      	ldr	r2, [r7, #4]
 8000de0:	4613      	mov	r3, r2
 8000de2:	005b      	lsls	r3, r3, #1
 8000de4:	4413      	add	r3, r2
 8000de6:	00db      	lsls	r3, r3, #3
 8000de8:	440b      	add	r3, r1
 8000dea:	3304      	adds	r3, #4
 8000dec:	6819      	ldr	r1, [r3, #0]
 8000dee:	482b      	ldr	r0, [pc, #172]	@ (8000e9c <addIndex+0x218>)
 8000df0:	68fa      	ldr	r2, [r7, #12]
 8000df2:	4613      	mov	r3, r2
 8000df4:	005b      	lsls	r3, r3, #1
 8000df6:	4413      	add	r3, r2
 8000df8:	00db      	lsls	r3, r3, #3
 8000dfa:	4403      	add	r3, r0
 8000dfc:	3304      	adds	r3, #4
 8000dfe:	681b      	ldr	r3, [r3, #0]
 8000e00:	1ac9      	subs	r1, r1, r3
 8000e02:	4826      	ldr	r0, [pc, #152]	@ (8000e9c <addIndex+0x218>)
 8000e04:	687a      	ldr	r2, [r7, #4]
 8000e06:	4613      	mov	r3, r2
 8000e08:	005b      	lsls	r3, r3, #1
 8000e0a:	4413      	add	r3, r2
 8000e0c:	00db      	lsls	r3, r3, #3
 8000e0e:	4403      	add	r3, r0
 8000e10:	3304      	adds	r3, #4
 8000e12:	6019      	str	r1, [r3, #0]
        prev = curr;
 8000e14:	68fb      	ldr	r3, [r7, #12]
 8000e16:	60bb      	str	r3, [r7, #8]
        curr = arr[curr].next;
 8000e18:	4920      	ldr	r1, [pc, #128]	@ (8000e9c <addIndex+0x218>)
 8000e1a:	68fa      	ldr	r2, [r7, #12]
 8000e1c:	4613      	mov	r3, r2
 8000e1e:	005b      	lsls	r3, r3, #1
 8000e20:	4413      	add	r3, r2
 8000e22:	00db      	lsls	r3, r3, #3
 8000e24:	440b      	add	r3, r1
 8000e26:	3314      	adds	r3, #20
 8000e28:	681b      	ldr	r3, [r3, #0]
 8000e2a:	60fb      	str	r3, [r7, #12]
    while (curr != -1)
 8000e2c:	68fb      	ldr	r3, [r7, #12]
 8000e2e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000e32:	f47f af5c 	bne.w	8000cee <addIndex+0x6a>
    }

    if (arr[idx].data.Delay == 0)
 8000e36:	4919      	ldr	r1, [pc, #100]	@ (8000e9c <addIndex+0x218>)
 8000e38:	687a      	ldr	r2, [r7, #4]
 8000e3a:	4613      	mov	r3, r2
 8000e3c:	005b      	lsls	r3, r3, #1
 8000e3e:	4413      	add	r3, r2
 8000e40:	00db      	lsls	r3, r3, #3
 8000e42:	440b      	add	r3, r1
 8000e44:	3304      	adds	r3, #4
 8000e46:	681b      	ldr	r3, [r3, #0]
 8000e48:	2b00      	cmp	r3, #0
 8000e4a:	d109      	bne.n	8000e60 <addIndex+0x1dc>
        arr[idx].data.RunMe = 1;
 8000e4c:	4913      	ldr	r1, [pc, #76]	@ (8000e9c <addIndex+0x218>)
 8000e4e:	687a      	ldr	r2, [r7, #4]
 8000e50:	4613      	mov	r3, r2
 8000e52:	005b      	lsls	r3, r3, #1
 8000e54:	4413      	add	r3, r2
 8000e56:	00db      	lsls	r3, r3, #3
 8000e58:	440b      	add	r3, r1
 8000e5a:	330c      	adds	r3, #12
 8000e5c:	2201      	movs	r2, #1
 8000e5e:	701a      	strb	r2, [r3, #0]
    arr[prev].next = idx;
 8000e60:	490e      	ldr	r1, [pc, #56]	@ (8000e9c <addIndex+0x218>)
 8000e62:	68ba      	ldr	r2, [r7, #8]
 8000e64:	4613      	mov	r3, r2
 8000e66:	005b      	lsls	r3, r3, #1
 8000e68:	4413      	add	r3, r2
 8000e6a:	00db      	lsls	r3, r3, #3
 8000e6c:	440b      	add	r3, r1
 8000e6e:	3314      	adds	r3, #20
 8000e70:	687a      	ldr	r2, [r7, #4]
 8000e72:	601a      	str	r2, [r3, #0]
    arr[idx].next = -1;
 8000e74:	4909      	ldr	r1, [pc, #36]	@ (8000e9c <addIndex+0x218>)
 8000e76:	687a      	ldr	r2, [r7, #4]
 8000e78:	4613      	mov	r3, r2
 8000e7a:	005b      	lsls	r3, r3, #1
 8000e7c:	4413      	add	r3, r2
 8000e7e:	00db      	lsls	r3, r3, #3
 8000e80:	440b      	add	r3, r1
 8000e82:	3314      	adds	r3, #20
 8000e84:	f04f 32ff 	mov.w	r2, #4294967295
 8000e88:	601a      	str	r2, [r3, #0]
 8000e8a:	e000      	b.n	8000e8e <addIndex+0x20a>
            return;
 8000e8c:	bf00      	nop
}
 8000e8e:	3714      	adds	r7, #20
 8000e90:	46bd      	mov	sp, r7
 8000e92:	bc80      	pop	{r7}
 8000e94:	4770      	bx	lr
 8000e96:	bf00      	nop
 8000e98:	20000088 	.word	0x20000088
 8000e9c:	20000124 	.word	0x20000124

08000ea0 <SCH_Init>:
void SCH_Init(void)
{
 8000ea0:	b580      	push	{r7, lr}
 8000ea2:	af00      	add	r7, sp, #0
    initArr();
 8000ea4:	f7ff fe60 	bl	8000b68 <initArr>
    Error_code_G = INIT_SCHED;
 8000ea8:	4b02      	ldr	r3, [pc, #8]	@ (8000eb4 <SCH_Init+0x14>)
 8000eaa:	2200      	movs	r2, #0
 8000eac:	701a      	strb	r2, [r3, #0]
    // Timer_init();
    // Watchdog_init();
}
 8000eae:	bf00      	nop
 8000eb0:	bd80      	pop	{r7, pc}
 8000eb2:	bf00      	nop
 8000eb4:	200005d8 	.word	0x200005d8

08000eb8 <SCH_Update>:

void SCH_Update(void)
{
 8000eb8:	b480      	push	{r7}
 8000eba:	af00      	add	r7, sp, #0
    /* This function will be updated the remaining time of each
 tasks that are added to a queue. It will be called in the interrupt timer, for example
 10 ms.*/
    if (head == -1)
 8000ebc:	4b1f      	ldr	r3, [pc, #124]	@ (8000f3c <SCH_Update+0x84>)
 8000ebe:	681b      	ldr	r3, [r3, #0]
 8000ec0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000ec4:	d036      	beq.n	8000f34 <SCH_Update+0x7c>
        return;

    if (arr[head].data.Delay > 0)
 8000ec6:	4b1d      	ldr	r3, [pc, #116]	@ (8000f3c <SCH_Update+0x84>)
 8000ec8:	681a      	ldr	r2, [r3, #0]
 8000eca:	491d      	ldr	r1, [pc, #116]	@ (8000f40 <SCH_Update+0x88>)
 8000ecc:	4613      	mov	r3, r2
 8000ece:	005b      	lsls	r3, r3, #1
 8000ed0:	4413      	add	r3, r2
 8000ed2:	00db      	lsls	r3, r3, #3
 8000ed4:	440b      	add	r3, r1
 8000ed6:	3304      	adds	r3, #4
 8000ed8:	681b      	ldr	r3, [r3, #0]
 8000eda:	2b00      	cmp	r3, #0
 8000edc:	d012      	beq.n	8000f04 <SCH_Update+0x4c>
        --arr[head].data.Delay;
 8000ede:	4b17      	ldr	r3, [pc, #92]	@ (8000f3c <SCH_Update+0x84>)
 8000ee0:	681a      	ldr	r2, [r3, #0]
 8000ee2:	4917      	ldr	r1, [pc, #92]	@ (8000f40 <SCH_Update+0x88>)
 8000ee4:	4613      	mov	r3, r2
 8000ee6:	005b      	lsls	r3, r3, #1
 8000ee8:	4413      	add	r3, r2
 8000eea:	00db      	lsls	r3, r3, #3
 8000eec:	440b      	add	r3, r1
 8000eee:	3304      	adds	r3, #4
 8000ef0:	681b      	ldr	r3, [r3, #0]
 8000ef2:	1e59      	subs	r1, r3, #1
 8000ef4:	4812      	ldr	r0, [pc, #72]	@ (8000f40 <SCH_Update+0x88>)
 8000ef6:	4613      	mov	r3, r2
 8000ef8:	005b      	lsls	r3, r3, #1
 8000efa:	4413      	add	r3, r2
 8000efc:	00db      	lsls	r3, r3, #3
 8000efe:	4403      	add	r3, r0
 8000f00:	3304      	adds	r3, #4
 8000f02:	6019      	str	r1, [r3, #0]

    if (arr[head].data.Delay == 0)
 8000f04:	4b0d      	ldr	r3, [pc, #52]	@ (8000f3c <SCH_Update+0x84>)
 8000f06:	681a      	ldr	r2, [r3, #0]
 8000f08:	490d      	ldr	r1, [pc, #52]	@ (8000f40 <SCH_Update+0x88>)
 8000f0a:	4613      	mov	r3, r2
 8000f0c:	005b      	lsls	r3, r3, #1
 8000f0e:	4413      	add	r3, r2
 8000f10:	00db      	lsls	r3, r3, #3
 8000f12:	440b      	add	r3, r1
 8000f14:	3304      	adds	r3, #4
 8000f16:	681b      	ldr	r3, [r3, #0]
 8000f18:	2b00      	cmp	r3, #0
 8000f1a:	d10c      	bne.n	8000f36 <SCH_Update+0x7e>
        arr[head].data.RunMe = 1;
 8000f1c:	4b07      	ldr	r3, [pc, #28]	@ (8000f3c <SCH_Update+0x84>)
 8000f1e:	681a      	ldr	r2, [r3, #0]
 8000f20:	4907      	ldr	r1, [pc, #28]	@ (8000f40 <SCH_Update+0x88>)
 8000f22:	4613      	mov	r3, r2
 8000f24:	005b      	lsls	r3, r3, #1
 8000f26:	4413      	add	r3, r2
 8000f28:	00db      	lsls	r3, r3, #3
 8000f2a:	440b      	add	r3, r1
 8000f2c:	330c      	adds	r3, #12
 8000f2e:	2201      	movs	r2, #1
 8000f30:	701a      	strb	r2, [r3, #0]
 8000f32:	e000      	b.n	8000f36 <SCH_Update+0x7e>
        return;
 8000f34:	bf00      	nop
}
 8000f36:	46bd      	mov	sp, r7
 8000f38:	bc80      	pop	{r7}
 8000f3a:	4770      	bx	lr
 8000f3c:	20000088 	.word	0x20000088
 8000f40:	20000124 	.word	0x20000124

08000f44 <SCH_Dispatch_Tasks>:

void SCH_Dispatch_Tasks(void)
{
 8000f44:	b5b0      	push	{r4, r5, r7, lr}
 8000f46:	b086      	sub	sp, #24
 8000f48:	af00      	add	r7, sp, #0
    while (head != -1 && arr[head].data.RunMe > 0)
 8000f4a:	e084      	b.n	8001056 <SCH_Dispatch_Tasks+0x112>
    {
        (*arr[head].data.pTask)();
 8000f4c:	4b4d      	ldr	r3, [pc, #308]	@ (8001084 <SCH_Dispatch_Tasks+0x140>)
 8000f4e:	681a      	ldr	r2, [r3, #0]
 8000f50:	494d      	ldr	r1, [pc, #308]	@ (8001088 <SCH_Dispatch_Tasks+0x144>)
 8000f52:	4613      	mov	r3, r2
 8000f54:	005b      	lsls	r3, r3, #1
 8000f56:	4413      	add	r3, r2
 8000f58:	00db      	lsls	r3, r3, #3
 8000f5a:	440b      	add	r3, r1
 8000f5c:	681b      	ldr	r3, [r3, #0]
 8000f5e:	4798      	blx	r3
        arr[head].data.RunMe = 0;
 8000f60:	4b48      	ldr	r3, [pc, #288]	@ (8001084 <SCH_Dispatch_Tasks+0x140>)
 8000f62:	681a      	ldr	r2, [r3, #0]
 8000f64:	4948      	ldr	r1, [pc, #288]	@ (8001088 <SCH_Dispatch_Tasks+0x144>)
 8000f66:	4613      	mov	r3, r2
 8000f68:	005b      	lsls	r3, r3, #1
 8000f6a:	4413      	add	r3, r2
 8000f6c:	00db      	lsls	r3, r3, #3
 8000f6e:	440b      	add	r3, r1
 8000f70:	330c      	adds	r3, #12
 8000f72:	2200      	movs	r2, #0
 8000f74:	701a      	strb	r2, [r3, #0]

        sTask task_backup = arr[head].data;
 8000f76:	4b43      	ldr	r3, [pc, #268]	@ (8001084 <SCH_Dispatch_Tasks+0x140>)
 8000f78:	681a      	ldr	r2, [r3, #0]
 8000f7a:	4943      	ldr	r1, [pc, #268]	@ (8001088 <SCH_Dispatch_Tasks+0x144>)
 8000f7c:	4613      	mov	r3, r2
 8000f7e:	005b      	lsls	r3, r3, #1
 8000f80:	4413      	add	r3, r2
 8000f82:	00db      	lsls	r3, r3, #3
 8000f84:	440b      	add	r3, r1
 8000f86:	463c      	mov	r4, r7
 8000f88:	461d      	mov	r5, r3
 8000f8a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000f8c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000f8e:	682b      	ldr	r3, [r5, #0]
 8000f90:	6023      	str	r3, [r4, #0]
        int32_t curr_idx = head;
 8000f92:	4b3c      	ldr	r3, [pc, #240]	@ (8001084 <SCH_Dispatch_Tasks+0x140>)
 8000f94:	681b      	ldr	r3, [r3, #0]
 8000f96:	617b      	str	r3, [r7, #20]

        head = arr[head].next;
 8000f98:	4b3a      	ldr	r3, [pc, #232]	@ (8001084 <SCH_Dispatch_Tasks+0x140>)
 8000f9a:	681a      	ldr	r2, [r3, #0]
 8000f9c:	493a      	ldr	r1, [pc, #232]	@ (8001088 <SCH_Dispatch_Tasks+0x144>)
 8000f9e:	4613      	mov	r3, r2
 8000fa0:	005b      	lsls	r3, r3, #1
 8000fa2:	4413      	add	r3, r2
 8000fa4:	00db      	lsls	r3, r3, #3
 8000fa6:	440b      	add	r3, r1
 8000fa8:	3314      	adds	r3, #20
 8000faa:	681b      	ldr	r3, [r3, #0]
 8000fac:	4a35      	ldr	r2, [pc, #212]	@ (8001084 <SCH_Dispatch_Tasks+0x140>)
 8000fae:	6013      	str	r3, [r2, #0]

        if (head != -1 && arr[head].data.Delay == 0)
 8000fb0:	4b34      	ldr	r3, [pc, #208]	@ (8001084 <SCH_Dispatch_Tasks+0x140>)
 8000fb2:	681b      	ldr	r3, [r3, #0]
 8000fb4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000fb8:	d016      	beq.n	8000fe8 <SCH_Dispatch_Tasks+0xa4>
 8000fba:	4b32      	ldr	r3, [pc, #200]	@ (8001084 <SCH_Dispatch_Tasks+0x140>)
 8000fbc:	681a      	ldr	r2, [r3, #0]
 8000fbe:	4932      	ldr	r1, [pc, #200]	@ (8001088 <SCH_Dispatch_Tasks+0x144>)
 8000fc0:	4613      	mov	r3, r2
 8000fc2:	005b      	lsls	r3, r3, #1
 8000fc4:	4413      	add	r3, r2
 8000fc6:	00db      	lsls	r3, r3, #3
 8000fc8:	440b      	add	r3, r1
 8000fca:	3304      	adds	r3, #4
 8000fcc:	681b      	ldr	r3, [r3, #0]
 8000fce:	2b00      	cmp	r3, #0
 8000fd0:	d10a      	bne.n	8000fe8 <SCH_Dispatch_Tasks+0xa4>
        {
            arr[head].data.RunMe = 1;
 8000fd2:	4b2c      	ldr	r3, [pc, #176]	@ (8001084 <SCH_Dispatch_Tasks+0x140>)
 8000fd4:	681a      	ldr	r2, [r3, #0]
 8000fd6:	492c      	ldr	r1, [pc, #176]	@ (8001088 <SCH_Dispatch_Tasks+0x144>)
 8000fd8:	4613      	mov	r3, r2
 8000fda:	005b      	lsls	r3, r3, #1
 8000fdc:	4413      	add	r3, r2
 8000fde:	00db      	lsls	r3, r3, #3
 8000fe0:	440b      	add	r3, r1
 8000fe2:	330c      	adds	r3, #12
 8000fe4:	2201      	movs	r2, #1
 8000fe6:	701a      	strb	r2, [r3, #0]
        }

        arr[curr_idx].next = -1;
 8000fe8:	4927      	ldr	r1, [pc, #156]	@ (8001088 <SCH_Dispatch_Tasks+0x144>)
 8000fea:	697a      	ldr	r2, [r7, #20]
 8000fec:	4613      	mov	r3, r2
 8000fee:	005b      	lsls	r3, r3, #1
 8000ff0:	4413      	add	r3, r2
 8000ff2:	00db      	lsls	r3, r3, #3
 8000ff4:	440b      	add	r3, r1
 8000ff6:	3314      	adds	r3, #20
 8000ff8:	f04f 32ff 	mov.w	r2, #4294967295
 8000ffc:	601a      	str	r2, [r3, #0]

        if (task_backup.Period == 0)
 8000ffe:	68bb      	ldr	r3, [r7, #8]
 8001000:	2b00      	cmp	r3, #0
 8001002:	d111      	bne.n	8001028 <SCH_Dispatch_Tasks+0xe4>
        {
            clearData(curr_idx);
 8001004:	6978      	ldr	r0, [r7, #20]
 8001006:	f7ff fddd 	bl	8000bc4 <clearData>
            arr[curr_idx].next = headF;
 800100a:	4b20      	ldr	r3, [pc, #128]	@ (800108c <SCH_Dispatch_Tasks+0x148>)
 800100c:	6819      	ldr	r1, [r3, #0]
 800100e:	481e      	ldr	r0, [pc, #120]	@ (8001088 <SCH_Dispatch_Tasks+0x144>)
 8001010:	697a      	ldr	r2, [r7, #20]
 8001012:	4613      	mov	r3, r2
 8001014:	005b      	lsls	r3, r3, #1
 8001016:	4413      	add	r3, r2
 8001018:	00db      	lsls	r3, r3, #3
 800101a:	4403      	add	r3, r0
 800101c:	3314      	adds	r3, #20
 800101e:	6019      	str	r1, [r3, #0]
            headF = curr_idx;
 8001020:	4a1a      	ldr	r2, [pc, #104]	@ (800108c <SCH_Dispatch_Tasks+0x148>)
 8001022:	697b      	ldr	r3, [r7, #20]
 8001024:	6013      	str	r3, [r2, #0]
 8001026:	e016      	b.n	8001056 <SCH_Dispatch_Tasks+0x112>
        }
        else
        {
            arr[curr_idx].data.Delay = task_backup.Period;
 8001028:	68b9      	ldr	r1, [r7, #8]
 800102a:	4817      	ldr	r0, [pc, #92]	@ (8001088 <SCH_Dispatch_Tasks+0x144>)
 800102c:	697a      	ldr	r2, [r7, #20]
 800102e:	4613      	mov	r3, r2
 8001030:	005b      	lsls	r3, r3, #1
 8001032:	4413      	add	r3, r2
 8001034:	00db      	lsls	r3, r3, #3
 8001036:	4403      	add	r3, r0
 8001038:	3304      	adds	r3, #4
 800103a:	6019      	str	r1, [r3, #0]
            arr[curr_idx].data.RunMe = 0;
 800103c:	4912      	ldr	r1, [pc, #72]	@ (8001088 <SCH_Dispatch_Tasks+0x144>)
 800103e:	697a      	ldr	r2, [r7, #20]
 8001040:	4613      	mov	r3, r2
 8001042:	005b      	lsls	r3, r3, #1
 8001044:	4413      	add	r3, r2
 8001046:	00db      	lsls	r3, r3, #3
 8001048:	440b      	add	r3, r1
 800104a:	330c      	adds	r3, #12
 800104c:	2200      	movs	r2, #0
 800104e:	701a      	strb	r2, [r3, #0]
            addIndex(curr_idx);
 8001050:	6978      	ldr	r0, [r7, #20]
 8001052:	f7ff fe17 	bl	8000c84 <addIndex>
    while (head != -1 && arr[head].data.RunMe > 0)
 8001056:	4b0b      	ldr	r3, [pc, #44]	@ (8001084 <SCH_Dispatch_Tasks+0x140>)
 8001058:	681b      	ldr	r3, [r3, #0]
 800105a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800105e:	d00c      	beq.n	800107a <SCH_Dispatch_Tasks+0x136>
 8001060:	4b08      	ldr	r3, [pc, #32]	@ (8001084 <SCH_Dispatch_Tasks+0x140>)
 8001062:	681a      	ldr	r2, [r3, #0]
 8001064:	4908      	ldr	r1, [pc, #32]	@ (8001088 <SCH_Dispatch_Tasks+0x144>)
 8001066:	4613      	mov	r3, r2
 8001068:	005b      	lsls	r3, r3, #1
 800106a:	4413      	add	r3, r2
 800106c:	00db      	lsls	r3, r3, #3
 800106e:	440b      	add	r3, r1
 8001070:	330c      	adds	r3, #12
 8001072:	781b      	ldrb	r3, [r3, #0]
 8001074:	2b00      	cmp	r3, #0
 8001076:	f47f af69 	bne.w	8000f4c <SCH_Dispatch_Tasks+0x8>
        }
    }
}
 800107a:	bf00      	nop
 800107c:	3718      	adds	r7, #24
 800107e:	46bd      	mov	sp, r7
 8001080:	bdb0      	pop	{r4, r5, r7, pc}
 8001082:	bf00      	nop
 8001084:	20000088 	.word	0x20000088
 8001088:	20000124 	.word	0x20000124
 800108c:	200005d4 	.word	0x200005d4

08001090 <SCH_Add_Task>:
uint32_t SCH_Add_Task(void (*pFunction)(), uint32_t DELAY, uint32_t PERIOD)
{ /* This function is used to add a task to the queue.
 8001090:	b580      	push	{r7, lr}
 8001092:	b086      	sub	sp, #24
 8001094:	af00      	add	r7, sp, #0
 8001096:	60f8      	str	r0, [r7, #12]
 8001098:	60b9      	str	r1, [r7, #8]
 800109a:	607a      	str	r2, [r7, #4]
     It should return an ID that is corresponding with the added task. */
    int32_t idx = getFreeIndexArr();
 800109c:	f7ff fdce 	bl	8000c3c <getFreeIndexArr>
 80010a0:	6178      	str	r0, [r7, #20]
    if (idx == -1)
 80010a2:	697b      	ldr	r3, [r7, #20]
 80010a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80010a8:	d104      	bne.n	80010b4 <SCH_Add_Task+0x24>
    {
        Error_code_G = ERROR_SCH_TOO_MANY_TASKS;
 80010aa:	4b1f      	ldr	r3, [pc, #124]	@ (8001128 <SCH_Add_Task+0x98>)
 80010ac:	2201      	movs	r2, #1
 80010ae:	701a      	strb	r2, [r3, #0]
        return RETURN_ADD_ERROR;
 80010b0:	2302      	movs	r3, #2
 80010b2:	e034      	b.n	800111e <SCH_Add_Task+0x8e>
    }

    arr[idx].data.pTask = pFunction;
 80010b4:	491d      	ldr	r1, [pc, #116]	@ (800112c <SCH_Add_Task+0x9c>)
 80010b6:	697a      	ldr	r2, [r7, #20]
 80010b8:	4613      	mov	r3, r2
 80010ba:	005b      	lsls	r3, r3, #1
 80010bc:	4413      	add	r3, r2
 80010be:	00db      	lsls	r3, r3, #3
 80010c0:	440b      	add	r3, r1
 80010c2:	68fa      	ldr	r2, [r7, #12]
 80010c4:	601a      	str	r2, [r3, #0]
    arr[idx].data.Delay = DELAY;
 80010c6:	4919      	ldr	r1, [pc, #100]	@ (800112c <SCH_Add_Task+0x9c>)
 80010c8:	697a      	ldr	r2, [r7, #20]
 80010ca:	4613      	mov	r3, r2
 80010cc:	005b      	lsls	r3, r3, #1
 80010ce:	4413      	add	r3, r2
 80010d0:	00db      	lsls	r3, r3, #3
 80010d2:	440b      	add	r3, r1
 80010d4:	3304      	adds	r3, #4
 80010d6:	68ba      	ldr	r2, [r7, #8]
 80010d8:	601a      	str	r2, [r3, #0]
    arr[idx].data.Period = PERIOD;
 80010da:	4914      	ldr	r1, [pc, #80]	@ (800112c <SCH_Add_Task+0x9c>)
 80010dc:	697a      	ldr	r2, [r7, #20]
 80010de:	4613      	mov	r3, r2
 80010e0:	005b      	lsls	r3, r3, #1
 80010e2:	4413      	add	r3, r2
 80010e4:	00db      	lsls	r3, r3, #3
 80010e6:	440b      	add	r3, r1
 80010e8:	3308      	adds	r3, #8
 80010ea:	687a      	ldr	r2, [r7, #4]
 80010ec:	601a      	str	r2, [r3, #0]
    arr[idx].data.RunMe = 0;
 80010ee:	490f      	ldr	r1, [pc, #60]	@ (800112c <SCH_Add_Task+0x9c>)
 80010f0:	697a      	ldr	r2, [r7, #20]
 80010f2:	4613      	mov	r3, r2
 80010f4:	005b      	lsls	r3, r3, #1
 80010f6:	4413      	add	r3, r2
 80010f8:	00db      	lsls	r3, r3, #3
 80010fa:	440b      	add	r3, r1
 80010fc:	330c      	adds	r3, #12
 80010fe:	2200      	movs	r2, #0
 8001100:	701a      	strb	r2, [r3, #0]
    arr[idx].data.TaskID = idx;
 8001102:	6979      	ldr	r1, [r7, #20]
 8001104:	4809      	ldr	r0, [pc, #36]	@ (800112c <SCH_Add_Task+0x9c>)
 8001106:	697a      	ldr	r2, [r7, #20]
 8001108:	4613      	mov	r3, r2
 800110a:	005b      	lsls	r3, r3, #1
 800110c:	4413      	add	r3, r2
 800110e:	00db      	lsls	r3, r3, #3
 8001110:	4403      	add	r3, r0
 8001112:	3310      	adds	r3, #16
 8001114:	6019      	str	r1, [r3, #0]

    addIndex(idx);
 8001116:	6978      	ldr	r0, [r7, #20]
 8001118:	f7ff fdb4 	bl	8000c84 <addIndex>
    return idx;
 800111c:	697b      	ldr	r3, [r7, #20]
}
 800111e:	4618      	mov	r0, r3
 8001120:	3718      	adds	r7, #24
 8001122:	46bd      	mov	sp, r7
 8001124:	bd80      	pop	{r7, pc}
 8001126:	bf00      	nop
 8001128:	200005d8 	.word	0x200005d8
 800112c:	20000124 	.word	0x20000124

08001130 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001130:	b480      	push	{r7}
 8001132:	b085      	sub	sp, #20
 8001134:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001136:	4b15      	ldr	r3, [pc, #84]	@ (800118c <HAL_MspInit+0x5c>)
 8001138:	699b      	ldr	r3, [r3, #24]
 800113a:	4a14      	ldr	r2, [pc, #80]	@ (800118c <HAL_MspInit+0x5c>)
 800113c:	f043 0301 	orr.w	r3, r3, #1
 8001140:	6193      	str	r3, [r2, #24]
 8001142:	4b12      	ldr	r3, [pc, #72]	@ (800118c <HAL_MspInit+0x5c>)
 8001144:	699b      	ldr	r3, [r3, #24]
 8001146:	f003 0301 	and.w	r3, r3, #1
 800114a:	60bb      	str	r3, [r7, #8]
 800114c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800114e:	4b0f      	ldr	r3, [pc, #60]	@ (800118c <HAL_MspInit+0x5c>)
 8001150:	69db      	ldr	r3, [r3, #28]
 8001152:	4a0e      	ldr	r2, [pc, #56]	@ (800118c <HAL_MspInit+0x5c>)
 8001154:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001158:	61d3      	str	r3, [r2, #28]
 800115a:	4b0c      	ldr	r3, [pc, #48]	@ (800118c <HAL_MspInit+0x5c>)
 800115c:	69db      	ldr	r3, [r3, #28]
 800115e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001162:	607b      	str	r3, [r7, #4]
 8001164:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001166:	4b0a      	ldr	r3, [pc, #40]	@ (8001190 <HAL_MspInit+0x60>)
 8001168:	685b      	ldr	r3, [r3, #4]
 800116a:	60fb      	str	r3, [r7, #12]
 800116c:	68fb      	ldr	r3, [r7, #12]
 800116e:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8001172:	60fb      	str	r3, [r7, #12]
 8001174:	68fb      	ldr	r3, [r7, #12]
 8001176:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800117a:	60fb      	str	r3, [r7, #12]
 800117c:	4a04      	ldr	r2, [pc, #16]	@ (8001190 <HAL_MspInit+0x60>)
 800117e:	68fb      	ldr	r3, [r7, #12]
 8001180:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001182:	bf00      	nop
 8001184:	3714      	adds	r7, #20
 8001186:	46bd      	mov	sp, r7
 8001188:	bc80      	pop	{r7}
 800118a:	4770      	bx	lr
 800118c:	40021000 	.word	0x40021000
 8001190:	40010000 	.word	0x40010000

08001194 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001194:	b580      	push	{r7, lr}
 8001196:	b084      	sub	sp, #16
 8001198:	af00      	add	r7, sp, #0
 800119a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	681b      	ldr	r3, [r3, #0]
 80011a0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80011a4:	d113      	bne.n	80011ce <HAL_TIM_Base_MspInit+0x3a>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80011a6:	4b0c      	ldr	r3, [pc, #48]	@ (80011d8 <HAL_TIM_Base_MspInit+0x44>)
 80011a8:	69db      	ldr	r3, [r3, #28]
 80011aa:	4a0b      	ldr	r2, [pc, #44]	@ (80011d8 <HAL_TIM_Base_MspInit+0x44>)
 80011ac:	f043 0301 	orr.w	r3, r3, #1
 80011b0:	61d3      	str	r3, [r2, #28]
 80011b2:	4b09      	ldr	r3, [pc, #36]	@ (80011d8 <HAL_TIM_Base_MspInit+0x44>)
 80011b4:	69db      	ldr	r3, [r3, #28]
 80011b6:	f003 0301 	and.w	r3, r3, #1
 80011ba:	60fb      	str	r3, [r7, #12]
 80011bc:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80011be:	2200      	movs	r2, #0
 80011c0:	2100      	movs	r1, #0
 80011c2:	201c      	movs	r0, #28
 80011c4:	f000 fde3 	bl	8001d8e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80011c8:	201c      	movs	r0, #28
 80011ca:	f000 fdfc 	bl	8001dc6 <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 80011ce:	bf00      	nop
 80011d0:	3710      	adds	r7, #16
 80011d2:	46bd      	mov	sp, r7
 80011d4:	bd80      	pop	{r7, pc}
 80011d6:	bf00      	nop
 80011d8:	40021000 	.word	0x40021000

080011dc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80011dc:	b480      	push	{r7}
 80011de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80011e0:	bf00      	nop
 80011e2:	e7fd      	b.n	80011e0 <NMI_Handler+0x4>

080011e4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80011e4:	b480      	push	{r7}
 80011e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80011e8:	bf00      	nop
 80011ea:	e7fd      	b.n	80011e8 <HardFault_Handler+0x4>

080011ec <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80011ec:	b480      	push	{r7}
 80011ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80011f0:	bf00      	nop
 80011f2:	e7fd      	b.n	80011f0 <MemManage_Handler+0x4>

080011f4 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80011f4:	b480      	push	{r7}
 80011f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80011f8:	bf00      	nop
 80011fa:	e7fd      	b.n	80011f8 <BusFault_Handler+0x4>

080011fc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80011fc:	b480      	push	{r7}
 80011fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001200:	bf00      	nop
 8001202:	e7fd      	b.n	8001200 <UsageFault_Handler+0x4>

08001204 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001204:	b480      	push	{r7}
 8001206:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001208:	bf00      	nop
 800120a:	46bd      	mov	sp, r7
 800120c:	bc80      	pop	{r7}
 800120e:	4770      	bx	lr

08001210 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001210:	b480      	push	{r7}
 8001212:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001214:	bf00      	nop
 8001216:	46bd      	mov	sp, r7
 8001218:	bc80      	pop	{r7}
 800121a:	4770      	bx	lr

0800121c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800121c:	b480      	push	{r7}
 800121e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001220:	bf00      	nop
 8001222:	46bd      	mov	sp, r7
 8001224:	bc80      	pop	{r7}
 8001226:	4770      	bx	lr

08001228 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001228:	b580      	push	{r7, lr}
 800122a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800122c:	f000 fcbc 	bl	8001ba8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001230:	bf00      	nop
 8001232:	bd80      	pop	{r7, pc}

08001234 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001234:	b580      	push	{r7, lr}
 8001236:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001238:	4802      	ldr	r0, [pc, #8]	@ (8001244 <TIM2_IRQHandler+0x10>)
 800123a:	f001 fc1d 	bl	8002a78 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800123e:	bf00      	nop
 8001240:	bd80      	pop	{r7, pc}
 8001242:	bf00      	nop
 8001244:	200000dc 	.word	0x200000dc

08001248 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001248:	b480      	push	{r7}
 800124a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800124c:	bf00      	nop
 800124e:	46bd      	mov	sp, r7
 8001250:	bc80      	pop	{r7}
 8001252:	4770      	bx	lr

08001254 <get3ButtonInput>:
 *      Author: DELL
 */
#include "global.h"

void get3ButtonInput()
{
 8001254:	b580      	push	{r7, lr}
 8001256:	af00      	add	r7, sp, #0
	getKeyInput(&button1);
 8001258:	4805      	ldr	r0, [pc, #20]	@ (8001270 <get3ButtonInput+0x1c>)
 800125a:	f7fe ff77 	bl	800014c <getKeyInput>
	getKeyInput(&button2);
 800125e:	4805      	ldr	r0, [pc, #20]	@ (8001274 <get3ButtonInput+0x20>)
 8001260:	f7fe ff74 	bl	800014c <getKeyInput>
	getKeyInput(&button3);
 8001264:	4804      	ldr	r0, [pc, #16]	@ (8001278 <get3ButtonInput+0x24>)
 8001266:	f7fe ff71 	bl	800014c <getKeyInput>
}
 800126a:	bf00      	nop
 800126c:	bd80      	pop	{r7, pc}
 800126e:	bf00      	nop
 8001270:	20000000 	.word	0x20000000
 8001274:	20000024 	.word	0x20000024
 8001278:	20000048 	.word	0x20000048

0800127c <statusLED>:

void statusLED()
{
 800127c:	b580      	push	{r7, lr}
 800127e:	af00      	add	r7, sp, #0
  HAL_GPIO_TogglePin(LED_RED_GPIO_Port, LED_RED_Pin);
 8001280:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001284:	4802      	ldr	r0, [pc, #8]	@ (8001290 <statusLED+0x14>)
 8001286:	f000 ff64 	bl	8002152 <HAL_GPIO_TogglePin>
}
 800128a:	bf00      	nop
 800128c:	bd80      	pop	{r7, pc}
 800128e:	bf00      	nop
 8001290:	40010800 	.word	0x40010800

08001294 <load_timer_auto>:
enum TrafficLightState TRAFFIC_LIGHT_STATE = INIT_TRAFFIC_LIGHT;

// ------------------------------------------------------
// Helper Functions
// ------------------------------------------------------
void load_timer_auto(int time_hor, int time_ver) {
 8001294:	b580      	push	{r7, lr}
 8001296:	b082      	sub	sp, #8
 8001298:	af00      	add	r7, sp, #0
 800129a:	6078      	str	r0, [r7, #4]
 800129c:	6039      	str	r1, [r7, #0]
    counter_horizontal = time_hor;
 800129e:	4a06      	ldr	r2, [pc, #24]	@ (80012b8 <load_timer_auto+0x24>)
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	6013      	str	r3, [r2, #0]
    counter_vertical = time_ver;
 80012a4:	4a05      	ldr	r2, [pc, #20]	@ (80012bc <load_timer_auto+0x28>)
 80012a6:	683b      	ldr	r3, [r7, #0]
 80012a8:	6013      	str	r3, [r2, #0]
    update_led_7seg_buffer();
 80012aa:	f7ff f847 	bl	800033c <update_led_7seg_buffer>
}
 80012ae:	bf00      	nop
 80012b0:	3708      	adds	r7, #8
 80012b2:	46bd      	mov	sp, r7
 80012b4:	bd80      	pop	{r7, pc}
 80012b6:	bf00      	nop
 80012b8:	200000c8 	.word	0x200000c8
 80012bc:	200000cc 	.word	0x200000cc

080012c0 <task_update_traffic_light>:
// ------------------------------------------------------
// SCHEDULER TASKS
// ------------------------------------------------------

// Task 1: Cp nht LED giao thng (250ms)
void task_update_traffic_light() {
 80012c0:	b580      	push	{r7, lr}
 80012c2:	af00      	add	r7, sp, #0
    switch (TRAFFIC_LIGHT_STATE) {
 80012c4:	4b20      	ldr	r3, [pc, #128]	@ (8001348 <task_update_traffic_light+0x88>)
 80012c6:	781b      	ldrb	r3, [r3, #0]
 80012c8:	3b01      	subs	r3, #1
 80012ca:	2b06      	cmp	r3, #6
 80012cc:	d839      	bhi.n	8001342 <task_update_traffic_light+0x82>
 80012ce:	a201      	add	r2, pc, #4	@ (adr r2, 80012d4 <task_update_traffic_light+0x14>)
 80012d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80012d4:	080012f1 	.word	0x080012f1
 80012d8:	080012f7 	.word	0x080012f7
 80012dc:	080012fd 	.word	0x080012fd
 80012e0:	08001303 	.word	0x08001303
 80012e4:	08001309 	.word	0x08001309
 80012e8:	0800131b 	.word	0x0800131b
 80012ec:	0800132f 	.word	0x0800132f
        case AUTO_RED_GRN:
            turn_on_red_grn();
 80012f0:	f000 fad2 	bl	8001898 <turn_on_red_grn>
            break;
 80012f4:	e026      	b.n	8001344 <task_update_traffic_light+0x84>
        case AUTO_RED_YEL:
            turn_on_red_yel();
 80012f6:	f000 faf5 	bl	80018e4 <turn_on_red_yel>
            break;
 80012fa:	e023      	b.n	8001344 <task_update_traffic_light+0x84>
        case AUTO_GRN_RED:
            turn_on_grn_red();
 80012fc:	f000 fb18 	bl	8001930 <turn_on_grn_red>
            break;
 8001300:	e020      	b.n	8001344 <task_update_traffic_light+0x84>
        case AUTO_YEL_RED:
            turn_on_yel_red();
 8001302:	f000 fb3b 	bl	800197c <turn_on_yel_red>
            break;
 8001306:	e01d      	b.n	8001344 <task_update_traffic_light+0x84>
        case RED_TIME_CONFIG:
            HAL_GPIO_TogglePin(LED_RED_0_GPIO_Port, LED_RED_0_Pin);
 8001308:	2110      	movs	r1, #16
 800130a:	4810      	ldr	r0, [pc, #64]	@ (800134c <task_update_traffic_light+0x8c>)
 800130c:	f000 ff21 	bl	8002152 <HAL_GPIO_TogglePin>
            HAL_GPIO_TogglePin(LED_RED_1_GPIO_Port, LED_RED_1_Pin);
 8001310:	2180      	movs	r1, #128	@ 0x80
 8001312:	480e      	ldr	r0, [pc, #56]	@ (800134c <task_update_traffic_light+0x8c>)
 8001314:	f000 ff1d 	bl	8002152 <HAL_GPIO_TogglePin>
            break;
 8001318:	e014      	b.n	8001344 <task_update_traffic_light+0x84>
        case YEL_TIME_CONFIG:
            HAL_GPIO_TogglePin(LED_YEL_0_GPIO_Port, LED_YEL_0_Pin);
 800131a:	2120      	movs	r1, #32
 800131c:	480b      	ldr	r0, [pc, #44]	@ (800134c <task_update_traffic_light+0x8c>)
 800131e:	f000 ff18 	bl	8002152 <HAL_GPIO_TogglePin>
            HAL_GPIO_TogglePin(LED_YEL_1_GPIO_Port, LED_YEL_1_Pin);
 8001322:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001326:	4809      	ldr	r0, [pc, #36]	@ (800134c <task_update_traffic_light+0x8c>)
 8001328:	f000 ff13 	bl	8002152 <HAL_GPIO_TogglePin>
            break;
 800132c:	e00a      	b.n	8001344 <task_update_traffic_light+0x84>
        case GRN_TIME_CONFIG:
            HAL_GPIO_TogglePin(LED_GRN_0_GPIO_Port, LED_GRN_0_Pin);
 800132e:	2140      	movs	r1, #64	@ 0x40
 8001330:	4806      	ldr	r0, [pc, #24]	@ (800134c <task_update_traffic_light+0x8c>)
 8001332:	f000 ff0e 	bl	8002152 <HAL_GPIO_TogglePin>
            HAL_GPIO_TogglePin(LED_GRN_1_GPIO_Port, LED_GRN_1_Pin);
 8001336:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800133a:	4804      	ldr	r0, [pc, #16]	@ (800134c <task_update_traffic_light+0x8c>)
 800133c:	f000 ff09 	bl	8002152 <HAL_GPIO_TogglePin>
            break;
 8001340:	e000      	b.n	8001344 <task_update_traffic_light+0x84>
        default:
            break;
 8001342:	bf00      	nop
    }
}
 8001344:	bf00      	nop
 8001346:	bd80      	pop	{r7, pc}
 8001348:	200005d9 	.word	0x200005d9
 800134c:	40010c00 	.word	0x40010c00

08001350 <task_update_7segment>:

// Task 2: Cp nht 7-segment (5ms)
void task_update_7segment() {
 8001350:	b580      	push	{r7, lr}
 8001352:	af00      	add	r7, sp, #0
	update_led_7seg_buffer();
 8001354:	f7fe fff2 	bl	800033c <update_led_7seg_buffer>
    display_4digits();
 8001358:	f7fe ffb0 	bl	80002bc <display_4digits>
}
 800135c:	bf00      	nop
 800135e:	bd80      	pop	{r7, pc}

08001360 <task_countdown>:

// Task 3: m ngc (1000ms)
void task_countdown() {
 8001360:	b480      	push	{r7}
 8001362:	af00      	add	r7, sp, #0
    switch (TRAFFIC_LIGHT_STATE) {
 8001364:	4b0f      	ldr	r3, [pc, #60]	@ (80013a4 <task_countdown+0x44>)
 8001366:	781b      	ldrb	r3, [r3, #0]
 8001368:	3b01      	subs	r3, #1
 800136a:	2b03      	cmp	r3, #3
 800136c:	d812      	bhi.n	8001394 <task_countdown+0x34>
        case AUTO_RED_GRN:
        case AUTO_RED_YEL:
        case AUTO_GRN_RED:
        case AUTO_YEL_RED:
            if (counter_horizontal > 0) counter_horizontal--;
 800136e:	4b0e      	ldr	r3, [pc, #56]	@ (80013a8 <task_countdown+0x48>)
 8001370:	681b      	ldr	r3, [r3, #0]
 8001372:	2b00      	cmp	r3, #0
 8001374:	dd04      	ble.n	8001380 <task_countdown+0x20>
 8001376:	4b0c      	ldr	r3, [pc, #48]	@ (80013a8 <task_countdown+0x48>)
 8001378:	681b      	ldr	r3, [r3, #0]
 800137a:	3b01      	subs	r3, #1
 800137c:	4a0a      	ldr	r2, [pc, #40]	@ (80013a8 <task_countdown+0x48>)
 800137e:	6013      	str	r3, [r2, #0]
            if (counter_vertical > 0) counter_vertical--;
 8001380:	4b0a      	ldr	r3, [pc, #40]	@ (80013ac <task_countdown+0x4c>)
 8001382:	681b      	ldr	r3, [r3, #0]
 8001384:	2b00      	cmp	r3, #0
 8001386:	dd07      	ble.n	8001398 <task_countdown+0x38>
 8001388:	4b08      	ldr	r3, [pc, #32]	@ (80013ac <task_countdown+0x4c>)
 800138a:	681b      	ldr	r3, [r3, #0]
 800138c:	3b01      	subs	r3, #1
 800138e:	4a07      	ldr	r2, [pc, #28]	@ (80013ac <task_countdown+0x4c>)
 8001390:	6013      	str	r3, [r2, #0]
//            update_led_7seg_buffer();
            break;
 8001392:	e001      	b.n	8001398 <task_countdown+0x38>
        default:
            break;
 8001394:	bf00      	nop
 8001396:	e000      	b.n	800139a <task_countdown+0x3a>
            break;
 8001398:	bf00      	nop
    }
}
 800139a:	bf00      	nop
 800139c:	46bd      	mov	sp, r7
 800139e:	bc80      	pop	{r7}
 80013a0:	4770      	bx	lr
 80013a2:	bf00      	nop
 80013a4:	200005d9 	.word	0x200005d9
 80013a8:	200000c8 	.word	0x200000c8
 80013ac:	200000cc 	.word	0x200000cc

080013b0 <fsm_traffic_light>:

// ------------------------------------------------------
// MAIN FSM (Chy 10ms - 50ms)
// ------------------------------------------------------
void fsm_traffic_light()
{
 80013b0:	b580      	push	{r7, lr}
 80013b2:	af00      	add	r7, sp, #0
    switch (TRAFFIC_LIGHT_STATE) {
 80013b4:	4ba1      	ldr	r3, [pc, #644]	@ (800163c <fsm_traffic_light+0x28c>)
 80013b6:	781b      	ldrb	r3, [r3, #0]
 80013b8:	2b07      	cmp	r3, #7
 80013ba:	f200 81d4 	bhi.w	8001766 <fsm_traffic_light+0x3b6>
 80013be:	a201      	add	r2, pc, #4	@ (adr r2, 80013c4 <fsm_traffic_light+0x14>)
 80013c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80013c4:	080013e5 	.word	0x080013e5
 80013c8:	08001405 	.word	0x08001405
 80013cc:	08001449 	.word	0x08001449
 80013d0:	0800148f 	.word	0x0800148f
 80013d4:	080014d1 	.word	0x080014d1
 80013d8:	08001517 	.word	0x08001517
 80013dc:	080015c5 	.word	0x080015c5
 80013e0:	080016b7 	.word	0x080016b7
        case INIT_TRAFFIC_LIGHT:
            turn_on_red_grn();
 80013e4:	f000 fa58 	bl	8001898 <turn_on_red_grn>
            load_timer_auto(red_time, grn_time);
 80013e8:	4b95      	ldr	r3, [pc, #596]	@ (8001640 <fsm_traffic_light+0x290>)
 80013ea:	681b      	ldr	r3, [r3, #0]
 80013ec:	4a95      	ldr	r2, [pc, #596]	@ (8001644 <fsm_traffic_light+0x294>)
 80013ee:	6812      	ldr	r2, [r2, #0]
 80013f0:	4611      	mov	r1, r2
 80013f2:	4618      	mov	r0, r3
 80013f4:	f7ff ff4e 	bl	8001294 <load_timer_auto>
            set_on_4digits();
 80013f8:	f7fe ff2e 	bl	8000258 <set_on_4digits>
            TRAFFIC_LIGHT_STATE = AUTO_RED_GRN;
 80013fc:	4b8f      	ldr	r3, [pc, #572]	@ (800163c <fsm_traffic_light+0x28c>)
 80013fe:	2201      	movs	r2, #1
 8001400:	701a      	strb	r2, [r3, #0]
            break;
 8001402:	e1c1      	b.n	8001788 <fsm_traffic_light+0x3d8>

        // --- AUTO MODES ---
        case AUTO_RED_GRN:
            if (counter_vertical <= 0) {
 8001404:	4b90      	ldr	r3, [pc, #576]	@ (8001648 <fsm_traffic_light+0x298>)
 8001406:	681b      	ldr	r3, [r3, #0]
 8001408:	2b00      	cmp	r3, #0
 800140a:	dc10      	bgt.n	800142e <fsm_traffic_light+0x7e>
                turn_on_red_yel();
 800140c:	f000 fa6a 	bl	80018e4 <turn_on_red_yel>
                load_timer_auto(red_time - grn_time, yel_time);
 8001410:	4b8b      	ldr	r3, [pc, #556]	@ (8001640 <fsm_traffic_light+0x290>)
 8001412:	681a      	ldr	r2, [r3, #0]
 8001414:	4b8b      	ldr	r3, [pc, #556]	@ (8001644 <fsm_traffic_light+0x294>)
 8001416:	681b      	ldr	r3, [r3, #0]
 8001418:	1ad3      	subs	r3, r2, r3
 800141a:	4a8c      	ldr	r2, [pc, #560]	@ (800164c <fsm_traffic_light+0x29c>)
 800141c:	6812      	ldr	r2, [r2, #0]
 800141e:	4611      	mov	r1, r2
 8001420:	4618      	mov	r0, r3
 8001422:	f7ff ff37 	bl	8001294 <load_timer_auto>
                TRAFFIC_LIGHT_STATE = AUTO_RED_YEL;
 8001426:	4b85      	ldr	r3, [pc, #532]	@ (800163c <fsm_traffic_light+0x28c>)
 8001428:	2202      	movs	r2, #2
 800142a:	701a      	strb	r2, [r3, #0]
            }
            else if (isButtonPressed(&button1)) {
                init_red_time_config();
                TRAFFIC_LIGHT_STATE = RED_TIME_CONFIG;
            }
            break;
 800142c:	e19f      	b.n	800176e <fsm_traffic_light+0x3be>
            else if (isButtonPressed(&button1)) {
 800142e:	4888      	ldr	r0, [pc, #544]	@ (8001650 <fsm_traffic_light+0x2a0>)
 8001430:	f7fe fedc 	bl	80001ec <isButtonPressed>
 8001434:	4603      	mov	r3, r0
 8001436:	2b00      	cmp	r3, #0
 8001438:	f000 8199 	beq.w	800176e <fsm_traffic_light+0x3be>
                init_red_time_config();
 800143c:	f000 fac4 	bl	80019c8 <init_red_time_config>
                TRAFFIC_LIGHT_STATE = RED_TIME_CONFIG;
 8001440:	4b7e      	ldr	r3, [pc, #504]	@ (800163c <fsm_traffic_light+0x28c>)
 8001442:	2205      	movs	r2, #5
 8001444:	701a      	strb	r2, [r3, #0]
            break;
 8001446:	e192      	b.n	800176e <fsm_traffic_light+0x3be>

        case AUTO_RED_YEL:
            if (counter_horizontal <= 0 && counter_vertical <= 0) {
 8001448:	4b82      	ldr	r3, [pc, #520]	@ (8001654 <fsm_traffic_light+0x2a4>)
 800144a:	681b      	ldr	r3, [r3, #0]
 800144c:	2b00      	cmp	r3, #0
 800144e:	dc11      	bgt.n	8001474 <fsm_traffic_light+0xc4>
 8001450:	4b7d      	ldr	r3, [pc, #500]	@ (8001648 <fsm_traffic_light+0x298>)
 8001452:	681b      	ldr	r3, [r3, #0]
 8001454:	2b00      	cmp	r3, #0
 8001456:	dc0d      	bgt.n	8001474 <fsm_traffic_light+0xc4>
                turn_on_grn_red();
 8001458:	f000 fa6a 	bl	8001930 <turn_on_grn_red>
                load_timer_auto(grn_time, red_time);
 800145c:	4b79      	ldr	r3, [pc, #484]	@ (8001644 <fsm_traffic_light+0x294>)
 800145e:	681b      	ldr	r3, [r3, #0]
 8001460:	4a77      	ldr	r2, [pc, #476]	@ (8001640 <fsm_traffic_light+0x290>)
 8001462:	6812      	ldr	r2, [r2, #0]
 8001464:	4611      	mov	r1, r2
 8001466:	4618      	mov	r0, r3
 8001468:	f7ff ff14 	bl	8001294 <load_timer_auto>
                TRAFFIC_LIGHT_STATE = AUTO_GRN_RED;
 800146c:	4b73      	ldr	r3, [pc, #460]	@ (800163c <fsm_traffic_light+0x28c>)
 800146e:	2203      	movs	r2, #3
 8001470:	701a      	strb	r2, [r3, #0]
            }
            else if (isButtonPressed(&button1)) {
                init_red_time_config();
                TRAFFIC_LIGHT_STATE = RED_TIME_CONFIG;
            }
            break;
 8001472:	e17e      	b.n	8001772 <fsm_traffic_light+0x3c2>
            else if (isButtonPressed(&button1)) {
 8001474:	4876      	ldr	r0, [pc, #472]	@ (8001650 <fsm_traffic_light+0x2a0>)
 8001476:	f7fe feb9 	bl	80001ec <isButtonPressed>
 800147a:	4603      	mov	r3, r0
 800147c:	2b00      	cmp	r3, #0
 800147e:	f000 8178 	beq.w	8001772 <fsm_traffic_light+0x3c2>
                init_red_time_config();
 8001482:	f000 faa1 	bl	80019c8 <init_red_time_config>
                TRAFFIC_LIGHT_STATE = RED_TIME_CONFIG;
 8001486:	4b6d      	ldr	r3, [pc, #436]	@ (800163c <fsm_traffic_light+0x28c>)
 8001488:	2205      	movs	r2, #5
 800148a:	701a      	strb	r2, [r3, #0]
            break;
 800148c:	e171      	b.n	8001772 <fsm_traffic_light+0x3c2>

        case AUTO_GRN_RED:
            if (counter_horizontal <= 0) {
 800148e:	4b71      	ldr	r3, [pc, #452]	@ (8001654 <fsm_traffic_light+0x2a4>)
 8001490:	681b      	ldr	r3, [r3, #0]
 8001492:	2b00      	cmp	r3, #0
 8001494:	dc0f      	bgt.n	80014b6 <fsm_traffic_light+0x106>
                turn_on_yel_red();
 8001496:	f000 fa71 	bl	800197c <turn_on_yel_red>
                load_timer_auto(yel_time, red_time - grn_time);
 800149a:	4b6c      	ldr	r3, [pc, #432]	@ (800164c <fsm_traffic_light+0x29c>)
 800149c:	6818      	ldr	r0, [r3, #0]
 800149e:	4b68      	ldr	r3, [pc, #416]	@ (8001640 <fsm_traffic_light+0x290>)
 80014a0:	681a      	ldr	r2, [r3, #0]
 80014a2:	4b68      	ldr	r3, [pc, #416]	@ (8001644 <fsm_traffic_light+0x294>)
 80014a4:	681b      	ldr	r3, [r3, #0]
 80014a6:	1ad3      	subs	r3, r2, r3
 80014a8:	4619      	mov	r1, r3
 80014aa:	f7ff fef3 	bl	8001294 <load_timer_auto>
                TRAFFIC_LIGHT_STATE = AUTO_YEL_RED;
 80014ae:	4b63      	ldr	r3, [pc, #396]	@ (800163c <fsm_traffic_light+0x28c>)
 80014b0:	2204      	movs	r2, #4
 80014b2:	701a      	strb	r2, [r3, #0]
            }
            else if (isButtonPressed(&button1)) {
                init_red_time_config();
                TRAFFIC_LIGHT_STATE = RED_TIME_CONFIG;
            }
            break;
 80014b4:	e15f      	b.n	8001776 <fsm_traffic_light+0x3c6>
            else if (isButtonPressed(&button1)) {
 80014b6:	4866      	ldr	r0, [pc, #408]	@ (8001650 <fsm_traffic_light+0x2a0>)
 80014b8:	f7fe fe98 	bl	80001ec <isButtonPressed>
 80014bc:	4603      	mov	r3, r0
 80014be:	2b00      	cmp	r3, #0
 80014c0:	f000 8159 	beq.w	8001776 <fsm_traffic_light+0x3c6>
                init_red_time_config();
 80014c4:	f000 fa80 	bl	80019c8 <init_red_time_config>
                TRAFFIC_LIGHT_STATE = RED_TIME_CONFIG;
 80014c8:	4b5c      	ldr	r3, [pc, #368]	@ (800163c <fsm_traffic_light+0x28c>)
 80014ca:	2205      	movs	r2, #5
 80014cc:	701a      	strb	r2, [r3, #0]
            break;
 80014ce:	e152      	b.n	8001776 <fsm_traffic_light+0x3c6>

        case AUTO_YEL_RED:
            if (counter_horizontal <= 0 && counter_vertical <= 0) {
 80014d0:	4b60      	ldr	r3, [pc, #384]	@ (8001654 <fsm_traffic_light+0x2a4>)
 80014d2:	681b      	ldr	r3, [r3, #0]
 80014d4:	2b00      	cmp	r3, #0
 80014d6:	dc11      	bgt.n	80014fc <fsm_traffic_light+0x14c>
 80014d8:	4b5b      	ldr	r3, [pc, #364]	@ (8001648 <fsm_traffic_light+0x298>)
 80014da:	681b      	ldr	r3, [r3, #0]
 80014dc:	2b00      	cmp	r3, #0
 80014de:	dc0d      	bgt.n	80014fc <fsm_traffic_light+0x14c>
                turn_on_red_grn();
 80014e0:	f000 f9da 	bl	8001898 <turn_on_red_grn>
                load_timer_auto(red_time, grn_time);
 80014e4:	4b56      	ldr	r3, [pc, #344]	@ (8001640 <fsm_traffic_light+0x290>)
 80014e6:	681b      	ldr	r3, [r3, #0]
 80014e8:	4a56      	ldr	r2, [pc, #344]	@ (8001644 <fsm_traffic_light+0x294>)
 80014ea:	6812      	ldr	r2, [r2, #0]
 80014ec:	4611      	mov	r1, r2
 80014ee:	4618      	mov	r0, r3
 80014f0:	f7ff fed0 	bl	8001294 <load_timer_auto>
                TRAFFIC_LIGHT_STATE = AUTO_RED_GRN;
 80014f4:	4b51      	ldr	r3, [pc, #324]	@ (800163c <fsm_traffic_light+0x28c>)
 80014f6:	2201      	movs	r2, #1
 80014f8:	701a      	strb	r2, [r3, #0]
            }
            else if (isButtonPressed(&button1)) {
                init_red_time_config();
                TRAFFIC_LIGHT_STATE = RED_TIME_CONFIG;
            }
            break;
 80014fa:	e13e      	b.n	800177a <fsm_traffic_light+0x3ca>
            else if (isButtonPressed(&button1)) {
 80014fc:	4854      	ldr	r0, [pc, #336]	@ (8001650 <fsm_traffic_light+0x2a0>)
 80014fe:	f7fe fe75 	bl	80001ec <isButtonPressed>
 8001502:	4603      	mov	r3, r0
 8001504:	2b00      	cmp	r3, #0
 8001506:	f000 8138 	beq.w	800177a <fsm_traffic_light+0x3ca>
                init_red_time_config();
 800150a:	f000 fa5d 	bl	80019c8 <init_red_time_config>
                TRAFFIC_LIGHT_STATE = RED_TIME_CONFIG;
 800150e:	4b4b      	ldr	r3, [pc, #300]	@ (800163c <fsm_traffic_light+0x28c>)
 8001510:	2205      	movs	r2, #5
 8001512:	701a      	strb	r2, [r3, #0]
            break;
 8001514:	e131      	b.n	800177a <fsm_traffic_light+0x3ca>

        // --- CONFIG MODES ---
        case RED_TIME_CONFIG:
            if (isButtonPressed(&button2)) {
 8001516:	4850      	ldr	r0, [pc, #320]	@ (8001658 <fsm_traffic_light+0x2a8>)
 8001518:	f7fe fe68 	bl	80001ec <isButtonPressed>
 800151c:	4603      	mov	r3, r0
 800151e:	2b00      	cmp	r3, #0
 8001520:	d011      	beq.n	8001546 <fsm_traffic_light+0x196>
                red_temp_time++;
 8001522:	4b4e      	ldr	r3, [pc, #312]	@ (800165c <fsm_traffic_light+0x2ac>)
 8001524:	681b      	ldr	r3, [r3, #0]
 8001526:	3301      	adds	r3, #1
 8001528:	4a4c      	ldr	r2, [pc, #304]	@ (800165c <fsm_traffic_light+0x2ac>)
 800152a:	6013      	str	r3, [r2, #0]
                if (red_temp_time > MAX_COUNTER) {
 800152c:	4b4b      	ldr	r3, [pc, #300]	@ (800165c <fsm_traffic_light+0x2ac>)
 800152e:	681b      	ldr	r3, [r3, #0]
 8001530:	2b63      	cmp	r3, #99	@ 0x63
 8001532:	dd02      	ble.n	800153a <fsm_traffic_light+0x18a>
                    red_temp_time = MIN_COUNTER;
 8001534:	4b49      	ldr	r3, [pc, #292]	@ (800165c <fsm_traffic_light+0x2ac>)
 8001536:	2201      	movs	r2, #1
 8001538:	601a      	str	r2, [r3, #0]
                }
                counter_horizontal = red_temp_time;
 800153a:	4b48      	ldr	r3, [pc, #288]	@ (800165c <fsm_traffic_light+0x2ac>)
 800153c:	681b      	ldr	r3, [r3, #0]
 800153e:	4a45      	ldr	r2, [pc, #276]	@ (8001654 <fsm_traffic_light+0x2a4>)
 8001540:	6013      	str	r3, [r2, #0]
                update_led_7seg_buffer();
 8001542:	f7fe fefb 	bl	800033c <update_led_7seg_buffer>
            }
            if (isButtonLongPressed(&button2)) {
 8001546:	4844      	ldr	r0, [pc, #272]	@ (8001658 <fsm_traffic_light+0x2a8>)
 8001548:	f7fe fe63 	bl	8000212 <isButtonLongPressed>
 800154c:	4603      	mov	r3, r0
 800154e:	2b00      	cmp	r3, #0
 8001550:	d011      	beq.n	8001576 <fsm_traffic_light+0x1c6>
                red_temp_time += temp_time_offset;
 8001552:	4b42      	ldr	r3, [pc, #264]	@ (800165c <fsm_traffic_light+0x2ac>)
 8001554:	681b      	ldr	r3, [r3, #0]
 8001556:	330a      	adds	r3, #10
 8001558:	4a40      	ldr	r2, [pc, #256]	@ (800165c <fsm_traffic_light+0x2ac>)
 800155a:	6013      	str	r3, [r2, #0]
                if (red_temp_time > MAX_COUNTER) {
 800155c:	4b3f      	ldr	r3, [pc, #252]	@ (800165c <fsm_traffic_light+0x2ac>)
 800155e:	681b      	ldr	r3, [r3, #0]
 8001560:	2b63      	cmp	r3, #99	@ 0x63
 8001562:	dd02      	ble.n	800156a <fsm_traffic_light+0x1ba>
                    red_temp_time = MIN_COUNTER;
 8001564:	4b3d      	ldr	r3, [pc, #244]	@ (800165c <fsm_traffic_light+0x2ac>)
 8001566:	2201      	movs	r2, #1
 8001568:	601a      	str	r2, [r3, #0]
                }
                counter_horizontal = red_temp_time;
 800156a:	4b3c      	ldr	r3, [pc, #240]	@ (800165c <fsm_traffic_light+0x2ac>)
 800156c:	681b      	ldr	r3, [r3, #0]
 800156e:	4a39      	ldr	r2, [pc, #228]	@ (8001654 <fsm_traffic_light+0x2a4>)
 8001570:	6013      	str	r3, [r2, #0]
                update_led_7seg_buffer();
 8001572:	f7fe fee3 	bl	800033c <update_led_7seg_buffer>
            }
            
            if (isButtonPressed(&button1)) {
 8001576:	4836      	ldr	r0, [pc, #216]	@ (8001650 <fsm_traffic_light+0x2a0>)
 8001578:	f7fe fe38 	bl	80001ec <isButtonPressed>
 800157c:	4603      	mov	r3, r0
 800157e:	2b00      	cmp	r3, #0
 8001580:	d005      	beq.n	800158e <fsm_traffic_light+0x1de>
                init_yel_time_config();
 8001582:	f000 fa4d 	bl	8001a20 <init_yel_time_config>
                TRAFFIC_LIGHT_STATE = YEL_TIME_CONFIG;
 8001586:	4b2d      	ldr	r3, [pc, #180]	@ (800163c <fsm_traffic_light+0x28c>)
 8001588:	2206      	movs	r2, #6
 800158a:	701a      	strb	r2, [r3, #0]
                    red_time = red_temp_time;
                    grn_time = red_time - yel_time;
                }
                init_red_time_config();
            }
            break;
 800158c:	e0f7      	b.n	800177e <fsm_traffic_light+0x3ce>
            else if (isButtonPressed(&button3)) {
 800158e:	4834      	ldr	r0, [pc, #208]	@ (8001660 <fsm_traffic_light+0x2b0>)
 8001590:	f7fe fe2c 	bl	80001ec <isButtonPressed>
 8001594:	4603      	mov	r3, r0
 8001596:	2b00      	cmp	r3, #0
 8001598:	f000 80f1 	beq.w	800177e <fsm_traffic_light+0x3ce>
                if (red_temp_time > yel_time) {
 800159c:	4b2f      	ldr	r3, [pc, #188]	@ (800165c <fsm_traffic_light+0x2ac>)
 800159e:	681a      	ldr	r2, [r3, #0]
 80015a0:	4b2a      	ldr	r3, [pc, #168]	@ (800164c <fsm_traffic_light+0x29c>)
 80015a2:	681b      	ldr	r3, [r3, #0]
 80015a4:	429a      	cmp	r2, r3
 80015a6:	dd0a      	ble.n	80015be <fsm_traffic_light+0x20e>
                    red_time = red_temp_time;
 80015a8:	4b2c      	ldr	r3, [pc, #176]	@ (800165c <fsm_traffic_light+0x2ac>)
 80015aa:	681b      	ldr	r3, [r3, #0]
 80015ac:	4a24      	ldr	r2, [pc, #144]	@ (8001640 <fsm_traffic_light+0x290>)
 80015ae:	6013      	str	r3, [r2, #0]
                    grn_time = red_time - yel_time;
 80015b0:	4b23      	ldr	r3, [pc, #140]	@ (8001640 <fsm_traffic_light+0x290>)
 80015b2:	681a      	ldr	r2, [r3, #0]
 80015b4:	4b25      	ldr	r3, [pc, #148]	@ (800164c <fsm_traffic_light+0x29c>)
 80015b6:	681b      	ldr	r3, [r3, #0]
 80015b8:	1ad3      	subs	r3, r2, r3
 80015ba:	4a22      	ldr	r2, [pc, #136]	@ (8001644 <fsm_traffic_light+0x294>)
 80015bc:	6013      	str	r3, [r2, #0]
                init_red_time_config();
 80015be:	f000 fa03 	bl	80019c8 <init_red_time_config>
            break;
 80015c2:	e0dc      	b.n	800177e <fsm_traffic_light+0x3ce>

        case YEL_TIME_CONFIG:
            if (isButtonPressed(&button2)) {
 80015c4:	4824      	ldr	r0, [pc, #144]	@ (8001658 <fsm_traffic_light+0x2a8>)
 80015c6:	f7fe fe11 	bl	80001ec <isButtonPressed>
 80015ca:	4603      	mov	r3, r0
 80015cc:	2b00      	cmp	r3, #0
 80015ce:	d011      	beq.n	80015f4 <fsm_traffic_light+0x244>
                yel_temp_time++;
 80015d0:	4b24      	ldr	r3, [pc, #144]	@ (8001664 <fsm_traffic_light+0x2b4>)
 80015d2:	681b      	ldr	r3, [r3, #0]
 80015d4:	3301      	adds	r3, #1
 80015d6:	4a23      	ldr	r2, [pc, #140]	@ (8001664 <fsm_traffic_light+0x2b4>)
 80015d8:	6013      	str	r3, [r2, #0]
                if (yel_temp_time > MAX_COUNTER) {
 80015da:	4b22      	ldr	r3, [pc, #136]	@ (8001664 <fsm_traffic_light+0x2b4>)
 80015dc:	681b      	ldr	r3, [r3, #0]
 80015de:	2b63      	cmp	r3, #99	@ 0x63
 80015e0:	dd02      	ble.n	80015e8 <fsm_traffic_light+0x238>
                    yel_temp_time = MIN_COUNTER;
 80015e2:	4b20      	ldr	r3, [pc, #128]	@ (8001664 <fsm_traffic_light+0x2b4>)
 80015e4:	2201      	movs	r2, #1
 80015e6:	601a      	str	r2, [r3, #0]
                }
                counter_horizontal = yel_temp_time;
 80015e8:	4b1e      	ldr	r3, [pc, #120]	@ (8001664 <fsm_traffic_light+0x2b4>)
 80015ea:	681b      	ldr	r3, [r3, #0]
 80015ec:	4a19      	ldr	r2, [pc, #100]	@ (8001654 <fsm_traffic_light+0x2a4>)
 80015ee:	6013      	str	r3, [r2, #0]
                update_led_7seg_buffer();
 80015f0:	f7fe fea4 	bl	800033c <update_led_7seg_buffer>
            }
            if (isButtonLongPressed(&button2)) {
 80015f4:	4818      	ldr	r0, [pc, #96]	@ (8001658 <fsm_traffic_light+0x2a8>)
 80015f6:	f7fe fe0c 	bl	8000212 <isButtonLongPressed>
 80015fa:	4603      	mov	r3, r0
 80015fc:	2b00      	cmp	r3, #0
 80015fe:	d011      	beq.n	8001624 <fsm_traffic_light+0x274>
                yel_temp_time += temp_time_offset;
 8001600:	4b18      	ldr	r3, [pc, #96]	@ (8001664 <fsm_traffic_light+0x2b4>)
 8001602:	681b      	ldr	r3, [r3, #0]
 8001604:	330a      	adds	r3, #10
 8001606:	4a17      	ldr	r2, [pc, #92]	@ (8001664 <fsm_traffic_light+0x2b4>)
 8001608:	6013      	str	r3, [r2, #0]
                if (yel_temp_time > MAX_COUNTER) {
 800160a:	4b16      	ldr	r3, [pc, #88]	@ (8001664 <fsm_traffic_light+0x2b4>)
 800160c:	681b      	ldr	r3, [r3, #0]
 800160e:	2b63      	cmp	r3, #99	@ 0x63
 8001610:	dd02      	ble.n	8001618 <fsm_traffic_light+0x268>
                    yel_temp_time = MIN_COUNTER;
 8001612:	4b14      	ldr	r3, [pc, #80]	@ (8001664 <fsm_traffic_light+0x2b4>)
 8001614:	2201      	movs	r2, #1
 8001616:	601a      	str	r2, [r3, #0]
                }
                counter_horizontal = yel_temp_time;
 8001618:	4b12      	ldr	r3, [pc, #72]	@ (8001664 <fsm_traffic_light+0x2b4>)
 800161a:	681b      	ldr	r3, [r3, #0]
 800161c:	4a0d      	ldr	r2, [pc, #52]	@ (8001654 <fsm_traffic_light+0x2a4>)
 800161e:	6013      	str	r3, [r2, #0]
                update_led_7seg_buffer();
 8001620:	f7fe fe8c 	bl	800033c <update_led_7seg_buffer>
            }
            
            if (isButtonPressed(&button1)) {
 8001624:	480a      	ldr	r0, [pc, #40]	@ (8001650 <fsm_traffic_light+0x2a0>)
 8001626:	f7fe fde1 	bl	80001ec <isButtonPressed>
 800162a:	4603      	mov	r3, r0
 800162c:	2b00      	cmp	r3, #0
 800162e:	d01b      	beq.n	8001668 <fsm_traffic_light+0x2b8>
                init_grn_time_config();
 8001630:	f000 fa22 	bl	8001a78 <init_grn_time_config>
                TRAFFIC_LIGHT_STATE = GRN_TIME_CONFIG;
 8001634:	4b01      	ldr	r3, [pc, #4]	@ (800163c <fsm_traffic_light+0x28c>)
 8001636:	2207      	movs	r2, #7
 8001638:	701a      	strb	r2, [r3, #0]
                    yel_time = yel_temp_time;
                    grn_time = red_time - yel_time;
                }
                init_yel_time_config();
            }
            break;
 800163a:	e0a2      	b.n	8001782 <fsm_traffic_light+0x3d2>
 800163c:	200005d9 	.word	0x200005d9
 8001640:	2000007c 	.word	0x2000007c
 8001644:	20000084 	.word	0x20000084
 8001648:	200000cc 	.word	0x200000cc
 800164c:	20000080 	.word	0x20000080
 8001650:	20000000 	.word	0x20000000
 8001654:	200000c8 	.word	0x200000c8
 8001658:	20000024 	.word	0x20000024
 800165c:	200000d0 	.word	0x200000d0
 8001660:	20000048 	.word	0x20000048
 8001664:	200000d4 	.word	0x200000d4
            else if (isButtonPressed(&button3)) {
 8001668:	4848      	ldr	r0, [pc, #288]	@ (800178c <fsm_traffic_light+0x3dc>)
 800166a:	f7fe fdbf 	bl	80001ec <isButtonPressed>
 800166e:	4603      	mov	r3, r0
 8001670:	2b00      	cmp	r3, #0
 8001672:	f000 8086 	beq.w	8001782 <fsm_traffic_light+0x3d2>
                if (yel_temp_time >= red_time) {
 8001676:	4b46      	ldr	r3, [pc, #280]	@ (8001790 <fsm_traffic_light+0x3e0>)
 8001678:	681a      	ldr	r2, [r3, #0]
 800167a:	4b46      	ldr	r3, [pc, #280]	@ (8001794 <fsm_traffic_light+0x3e4>)
 800167c:	681b      	ldr	r3, [r3, #0]
 800167e:	429a      	cmp	r2, r3
 8001680:	db0b      	blt.n	800169a <fsm_traffic_light+0x2ea>
                    red_time = yel_temp_time + grn_time;
 8001682:	4b43      	ldr	r3, [pc, #268]	@ (8001790 <fsm_traffic_light+0x3e0>)
 8001684:	681a      	ldr	r2, [r3, #0]
 8001686:	4b44      	ldr	r3, [pc, #272]	@ (8001798 <fsm_traffic_light+0x3e8>)
 8001688:	681b      	ldr	r3, [r3, #0]
 800168a:	4413      	add	r3, r2
 800168c:	4a41      	ldr	r2, [pc, #260]	@ (8001794 <fsm_traffic_light+0x3e4>)
 800168e:	6013      	str	r3, [r2, #0]
                    yel_time = yel_temp_time;
 8001690:	4b3f      	ldr	r3, [pc, #252]	@ (8001790 <fsm_traffic_light+0x3e0>)
 8001692:	681b      	ldr	r3, [r3, #0]
 8001694:	4a41      	ldr	r2, [pc, #260]	@ (800179c <fsm_traffic_light+0x3ec>)
 8001696:	6013      	str	r3, [r2, #0]
 8001698:	e00a      	b.n	80016b0 <fsm_traffic_light+0x300>
                    yel_time = yel_temp_time;
 800169a:	4b3d      	ldr	r3, [pc, #244]	@ (8001790 <fsm_traffic_light+0x3e0>)
 800169c:	681b      	ldr	r3, [r3, #0]
 800169e:	4a3f      	ldr	r2, [pc, #252]	@ (800179c <fsm_traffic_light+0x3ec>)
 80016a0:	6013      	str	r3, [r2, #0]
                    grn_time = red_time - yel_time;
 80016a2:	4b3c      	ldr	r3, [pc, #240]	@ (8001794 <fsm_traffic_light+0x3e4>)
 80016a4:	681a      	ldr	r2, [r3, #0]
 80016a6:	4b3d      	ldr	r3, [pc, #244]	@ (800179c <fsm_traffic_light+0x3ec>)
 80016a8:	681b      	ldr	r3, [r3, #0]
 80016aa:	1ad3      	subs	r3, r2, r3
 80016ac:	4a3a      	ldr	r2, [pc, #232]	@ (8001798 <fsm_traffic_light+0x3e8>)
 80016ae:	6013      	str	r3, [r2, #0]
                init_yel_time_config();
 80016b0:	f000 f9b6 	bl	8001a20 <init_yel_time_config>
            break;
 80016b4:	e065      	b.n	8001782 <fsm_traffic_light+0x3d2>

        case GRN_TIME_CONFIG:
            if (isButtonPressed(&button2)) {
 80016b6:	483a      	ldr	r0, [pc, #232]	@ (80017a0 <fsm_traffic_light+0x3f0>)
 80016b8:	f7fe fd98 	bl	80001ec <isButtonPressed>
 80016bc:	4603      	mov	r3, r0
 80016be:	2b00      	cmp	r3, #0
 80016c0:	d011      	beq.n	80016e6 <fsm_traffic_light+0x336>
                grn_temp_time++;
 80016c2:	4b38      	ldr	r3, [pc, #224]	@ (80017a4 <fsm_traffic_light+0x3f4>)
 80016c4:	681b      	ldr	r3, [r3, #0]
 80016c6:	3301      	adds	r3, #1
 80016c8:	4a36      	ldr	r2, [pc, #216]	@ (80017a4 <fsm_traffic_light+0x3f4>)
 80016ca:	6013      	str	r3, [r2, #0]
                if (grn_temp_time > MAX_COUNTER) {
 80016cc:	4b35      	ldr	r3, [pc, #212]	@ (80017a4 <fsm_traffic_light+0x3f4>)
 80016ce:	681b      	ldr	r3, [r3, #0]
 80016d0:	2b63      	cmp	r3, #99	@ 0x63
 80016d2:	dd02      	ble.n	80016da <fsm_traffic_light+0x32a>
                    grn_temp_time = MIN_COUNTER;
 80016d4:	4b33      	ldr	r3, [pc, #204]	@ (80017a4 <fsm_traffic_light+0x3f4>)
 80016d6:	2201      	movs	r2, #1
 80016d8:	601a      	str	r2, [r3, #0]
                }
                counter_horizontal = grn_temp_time;
 80016da:	4b32      	ldr	r3, [pc, #200]	@ (80017a4 <fsm_traffic_light+0x3f4>)
 80016dc:	681b      	ldr	r3, [r3, #0]
 80016de:	4a32      	ldr	r2, [pc, #200]	@ (80017a8 <fsm_traffic_light+0x3f8>)
 80016e0:	6013      	str	r3, [r2, #0]
                update_led_7seg_buffer();
 80016e2:	f7fe fe2b 	bl	800033c <update_led_7seg_buffer>
            }
            if (isButtonLongPressed(&button2)) {
 80016e6:	482e      	ldr	r0, [pc, #184]	@ (80017a0 <fsm_traffic_light+0x3f0>)
 80016e8:	f7fe fd93 	bl	8000212 <isButtonLongPressed>
 80016ec:	4603      	mov	r3, r0
 80016ee:	2b00      	cmp	r3, #0
 80016f0:	d011      	beq.n	8001716 <fsm_traffic_light+0x366>
                grn_temp_time += temp_time_offset;
 80016f2:	4b2c      	ldr	r3, [pc, #176]	@ (80017a4 <fsm_traffic_light+0x3f4>)
 80016f4:	681b      	ldr	r3, [r3, #0]
 80016f6:	330a      	adds	r3, #10
 80016f8:	4a2a      	ldr	r2, [pc, #168]	@ (80017a4 <fsm_traffic_light+0x3f4>)
 80016fa:	6013      	str	r3, [r2, #0]
                if (grn_temp_time > MAX_COUNTER) {
 80016fc:	4b29      	ldr	r3, [pc, #164]	@ (80017a4 <fsm_traffic_light+0x3f4>)
 80016fe:	681b      	ldr	r3, [r3, #0]
 8001700:	2b63      	cmp	r3, #99	@ 0x63
 8001702:	dd02      	ble.n	800170a <fsm_traffic_light+0x35a>
                    grn_temp_time = MIN_COUNTER;
 8001704:	4b27      	ldr	r3, [pc, #156]	@ (80017a4 <fsm_traffic_light+0x3f4>)
 8001706:	2201      	movs	r2, #1
 8001708:	601a      	str	r2, [r3, #0]
                }
                counter_horizontal = grn_temp_time;
 800170a:	4b26      	ldr	r3, [pc, #152]	@ (80017a4 <fsm_traffic_light+0x3f4>)
 800170c:	681b      	ldr	r3, [r3, #0]
 800170e:	4a26      	ldr	r2, [pc, #152]	@ (80017a8 <fsm_traffic_light+0x3f8>)
 8001710:	6013      	str	r3, [r2, #0]
                update_led_7seg_buffer();
 8001712:	f7fe fe13 	bl	800033c <update_led_7seg_buffer>
            }
            
            if (isButtonPressed(&button1)) {
 8001716:	4825      	ldr	r0, [pc, #148]	@ (80017ac <fsm_traffic_light+0x3fc>)
 8001718:	f7fe fd68 	bl	80001ec <isButtonPressed>
 800171c:	4603      	mov	r3, r0
 800171e:	2b00      	cmp	r3, #0
 8001720:	d00d      	beq.n	800173e <fsm_traffic_light+0x38e>
                turn_on_red_grn();
 8001722:	f000 f8b9 	bl	8001898 <turn_on_red_grn>
                load_timer_auto(red_time, grn_time);
 8001726:	4b1b      	ldr	r3, [pc, #108]	@ (8001794 <fsm_traffic_light+0x3e4>)
 8001728:	681b      	ldr	r3, [r3, #0]
 800172a:	4a1b      	ldr	r2, [pc, #108]	@ (8001798 <fsm_traffic_light+0x3e8>)
 800172c:	6812      	ldr	r2, [r2, #0]
 800172e:	4611      	mov	r1, r2
 8001730:	4618      	mov	r0, r3
 8001732:	f7ff fdaf 	bl	8001294 <load_timer_auto>
                TRAFFIC_LIGHT_STATE = AUTO_RED_GRN;
 8001736:	4b1e      	ldr	r3, [pc, #120]	@ (80017b0 <fsm_traffic_light+0x400>)
 8001738:	2201      	movs	r2, #1
 800173a:	701a      	strb	r2, [r3, #0]
            else if (isButtonPressed(&button3)) {
                grn_time = grn_temp_time;
                red_time = grn_time + yel_time;
                init_grn_time_config();
            }
            break;
 800173c:	e023      	b.n	8001786 <fsm_traffic_light+0x3d6>
            else if (isButtonPressed(&button3)) {
 800173e:	4813      	ldr	r0, [pc, #76]	@ (800178c <fsm_traffic_light+0x3dc>)
 8001740:	f7fe fd54 	bl	80001ec <isButtonPressed>
 8001744:	4603      	mov	r3, r0
 8001746:	2b00      	cmp	r3, #0
 8001748:	d01d      	beq.n	8001786 <fsm_traffic_light+0x3d6>
                grn_time = grn_temp_time;
 800174a:	4b16      	ldr	r3, [pc, #88]	@ (80017a4 <fsm_traffic_light+0x3f4>)
 800174c:	681b      	ldr	r3, [r3, #0]
 800174e:	4a12      	ldr	r2, [pc, #72]	@ (8001798 <fsm_traffic_light+0x3e8>)
 8001750:	6013      	str	r3, [r2, #0]
                red_time = grn_time + yel_time;
 8001752:	4b11      	ldr	r3, [pc, #68]	@ (8001798 <fsm_traffic_light+0x3e8>)
 8001754:	681a      	ldr	r2, [r3, #0]
 8001756:	4b11      	ldr	r3, [pc, #68]	@ (800179c <fsm_traffic_light+0x3ec>)
 8001758:	681b      	ldr	r3, [r3, #0]
 800175a:	4413      	add	r3, r2
 800175c:	4a0d      	ldr	r2, [pc, #52]	@ (8001794 <fsm_traffic_light+0x3e4>)
 800175e:	6013      	str	r3, [r2, #0]
                init_grn_time_config();
 8001760:	f000 f98a 	bl	8001a78 <init_grn_time_config>
            break;
 8001764:	e00f      	b.n	8001786 <fsm_traffic_light+0x3d6>

        default:
            TRAFFIC_LIGHT_STATE = INIT_TRAFFIC_LIGHT;
 8001766:	4b12      	ldr	r3, [pc, #72]	@ (80017b0 <fsm_traffic_light+0x400>)
 8001768:	2200      	movs	r2, #0
 800176a:	701a      	strb	r2, [r3, #0]
            break;
 800176c:	e00c      	b.n	8001788 <fsm_traffic_light+0x3d8>
            break;
 800176e:	bf00      	nop
 8001770:	e00a      	b.n	8001788 <fsm_traffic_light+0x3d8>
            break;
 8001772:	bf00      	nop
 8001774:	e008      	b.n	8001788 <fsm_traffic_light+0x3d8>
            break;
 8001776:	bf00      	nop
 8001778:	e006      	b.n	8001788 <fsm_traffic_light+0x3d8>
            break;
 800177a:	bf00      	nop
 800177c:	e004      	b.n	8001788 <fsm_traffic_light+0x3d8>
            break;
 800177e:	bf00      	nop
 8001780:	e002      	b.n	8001788 <fsm_traffic_light+0x3d8>
            break;
 8001782:	bf00      	nop
 8001784:	e000      	b.n	8001788 <fsm_traffic_light+0x3d8>
            break;
 8001786:	bf00      	nop
    }
}
 8001788:	bf00      	nop
 800178a:	bd80      	pop	{r7, pc}
 800178c:	20000048 	.word	0x20000048
 8001790:	200000d4 	.word	0x200000d4
 8001794:	2000007c 	.word	0x2000007c
 8001798:	20000084 	.word	0x20000084
 800179c:	20000080 	.word	0x20000080
 80017a0:	20000024 	.word	0x20000024
 80017a4:	200000d8 	.word	0x200000d8
 80017a8:	200000c8 	.word	0x200000c8
 80017ac:	20000000 	.word	0x20000000
 80017b0:	200005d9 	.word	0x200005d9

080017b4 <turn_red_on>:

void turn_red_on()
{
 80017b4:	b580      	push	{r7, lr}
 80017b6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LED_RED_0_GPIO_Port, LED_RED_0_Pin, LED_ON);
 80017b8:	2200      	movs	r2, #0
 80017ba:	2110      	movs	r1, #16
 80017bc:	480f      	ldr	r0, [pc, #60]	@ (80017fc <turn_red_on+0x48>)
 80017be:	f000 fcb0 	bl	8002122 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_YEL_0_GPIO_Port, LED_YEL_0_Pin, LED_OFF);
 80017c2:	2201      	movs	r2, #1
 80017c4:	2120      	movs	r1, #32
 80017c6:	480d      	ldr	r0, [pc, #52]	@ (80017fc <turn_red_on+0x48>)
 80017c8:	f000 fcab 	bl	8002122 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_GRN_0_GPIO_Port, LED_GRN_0_Pin, LED_OFF);
 80017cc:	2201      	movs	r2, #1
 80017ce:	2140      	movs	r1, #64	@ 0x40
 80017d0:	480a      	ldr	r0, [pc, #40]	@ (80017fc <turn_red_on+0x48>)
 80017d2:	f000 fca6 	bl	8002122 <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(LED_RED_1_GPIO_Port, LED_RED_1_Pin, LED_ON);
 80017d6:	2200      	movs	r2, #0
 80017d8:	2180      	movs	r1, #128	@ 0x80
 80017da:	4808      	ldr	r0, [pc, #32]	@ (80017fc <turn_red_on+0x48>)
 80017dc:	f000 fca1 	bl	8002122 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_YEL_1_GPIO_Port, LED_YEL_1_Pin, LED_OFF);
 80017e0:	2201      	movs	r2, #1
 80017e2:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80017e6:	4805      	ldr	r0, [pc, #20]	@ (80017fc <turn_red_on+0x48>)
 80017e8:	f000 fc9b 	bl	8002122 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_GRN_1_GPIO_Port, LED_GRN_1_Pin, LED_OFF);
 80017ec:	2201      	movs	r2, #1
 80017ee:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80017f2:	4802      	ldr	r0, [pc, #8]	@ (80017fc <turn_red_on+0x48>)
 80017f4:	f000 fc95 	bl	8002122 <HAL_GPIO_WritePin>
}
 80017f8:	bf00      	nop
 80017fa:	bd80      	pop	{r7, pc}
 80017fc:	40010c00 	.word	0x40010c00

08001800 <turn_yel_on>:

void turn_yel_on()
{
 8001800:	b580      	push	{r7, lr}
 8001802:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LED_RED_0_GPIO_Port, LED_RED_0_Pin, LED_OFF);
 8001804:	2201      	movs	r2, #1
 8001806:	2110      	movs	r1, #16
 8001808:	480f      	ldr	r0, [pc, #60]	@ (8001848 <turn_yel_on+0x48>)
 800180a:	f000 fc8a 	bl	8002122 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_YEL_0_GPIO_Port, LED_YEL_0_Pin, LED_ON);
 800180e:	2200      	movs	r2, #0
 8001810:	2120      	movs	r1, #32
 8001812:	480d      	ldr	r0, [pc, #52]	@ (8001848 <turn_yel_on+0x48>)
 8001814:	f000 fc85 	bl	8002122 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_GRN_0_GPIO_Port, LED_GRN_0_Pin, LED_OFF);
 8001818:	2201      	movs	r2, #1
 800181a:	2140      	movs	r1, #64	@ 0x40
 800181c:	480a      	ldr	r0, [pc, #40]	@ (8001848 <turn_yel_on+0x48>)
 800181e:	f000 fc80 	bl	8002122 <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(LED_RED_1_GPIO_Port, LED_RED_1_Pin, LED_OFF);
 8001822:	2201      	movs	r2, #1
 8001824:	2180      	movs	r1, #128	@ 0x80
 8001826:	4808      	ldr	r0, [pc, #32]	@ (8001848 <turn_yel_on+0x48>)
 8001828:	f000 fc7b 	bl	8002122 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_YEL_1_GPIO_Port, LED_YEL_1_Pin, LED_ON);
 800182c:	2200      	movs	r2, #0
 800182e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001832:	4805      	ldr	r0, [pc, #20]	@ (8001848 <turn_yel_on+0x48>)
 8001834:	f000 fc75 	bl	8002122 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_GRN_1_GPIO_Port, LED_GRN_1_Pin, LED_OFF);
 8001838:	2201      	movs	r2, #1
 800183a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800183e:	4802      	ldr	r0, [pc, #8]	@ (8001848 <turn_yel_on+0x48>)
 8001840:	f000 fc6f 	bl	8002122 <HAL_GPIO_WritePin>
}
 8001844:	bf00      	nop
 8001846:	bd80      	pop	{r7, pc}
 8001848:	40010c00 	.word	0x40010c00

0800184c <turn_grn_on>:

void turn_grn_on()
{
 800184c:	b580      	push	{r7, lr}
 800184e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LED_RED_0_GPIO_Port, LED_RED_0_Pin, LED_OFF);
 8001850:	2201      	movs	r2, #1
 8001852:	2110      	movs	r1, #16
 8001854:	480f      	ldr	r0, [pc, #60]	@ (8001894 <turn_grn_on+0x48>)
 8001856:	f000 fc64 	bl	8002122 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_YEL_0_GPIO_Port, LED_YEL_0_Pin, LED_OFF);
 800185a:	2201      	movs	r2, #1
 800185c:	2120      	movs	r1, #32
 800185e:	480d      	ldr	r0, [pc, #52]	@ (8001894 <turn_grn_on+0x48>)
 8001860:	f000 fc5f 	bl	8002122 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_GRN_0_GPIO_Port, LED_GRN_0_Pin, LED_ON);
 8001864:	2200      	movs	r2, #0
 8001866:	2140      	movs	r1, #64	@ 0x40
 8001868:	480a      	ldr	r0, [pc, #40]	@ (8001894 <turn_grn_on+0x48>)
 800186a:	f000 fc5a 	bl	8002122 <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(LED_RED_1_GPIO_Port, LED_RED_1_Pin, LED_OFF);
 800186e:	2201      	movs	r2, #1
 8001870:	2180      	movs	r1, #128	@ 0x80
 8001872:	4808      	ldr	r0, [pc, #32]	@ (8001894 <turn_grn_on+0x48>)
 8001874:	f000 fc55 	bl	8002122 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_YEL_1_GPIO_Port, LED_YEL_1_Pin, LED_OFF);
 8001878:	2201      	movs	r2, #1
 800187a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800187e:	4805      	ldr	r0, [pc, #20]	@ (8001894 <turn_grn_on+0x48>)
 8001880:	f000 fc4f 	bl	8002122 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_GRN_1_GPIO_Port, LED_GRN_1_Pin, LED_ON);
 8001884:	2200      	movs	r2, #0
 8001886:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800188a:	4802      	ldr	r0, [pc, #8]	@ (8001894 <turn_grn_on+0x48>)
 800188c:	f000 fc49 	bl	8002122 <HAL_GPIO_WritePin>
}
 8001890:	bf00      	nop
 8001892:	bd80      	pop	{r7, pc}
 8001894:	40010c00 	.word	0x40010c00

08001898 <turn_on_red_grn>:

void turn_on_red_grn()
{
 8001898:	b580      	push	{r7, lr}
 800189a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LED_RED_0_GPIO_Port, LED_RED_0_Pin, LED_ON);
 800189c:	2200      	movs	r2, #0
 800189e:	2110      	movs	r1, #16
 80018a0:	480f      	ldr	r0, [pc, #60]	@ (80018e0 <turn_on_red_grn+0x48>)
 80018a2:	f000 fc3e 	bl	8002122 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_YEL_0_GPIO_Port, LED_YEL_0_Pin, LED_OFF);
 80018a6:	2201      	movs	r2, #1
 80018a8:	2120      	movs	r1, #32
 80018aa:	480d      	ldr	r0, [pc, #52]	@ (80018e0 <turn_on_red_grn+0x48>)
 80018ac:	f000 fc39 	bl	8002122 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_GRN_0_GPIO_Port, LED_GRN_0_Pin, LED_OFF);
 80018b0:	2201      	movs	r2, #1
 80018b2:	2140      	movs	r1, #64	@ 0x40
 80018b4:	480a      	ldr	r0, [pc, #40]	@ (80018e0 <turn_on_red_grn+0x48>)
 80018b6:	f000 fc34 	bl	8002122 <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(LED_RED_1_GPIO_Port, LED_RED_1_Pin, LED_OFF);
 80018ba:	2201      	movs	r2, #1
 80018bc:	2180      	movs	r1, #128	@ 0x80
 80018be:	4808      	ldr	r0, [pc, #32]	@ (80018e0 <turn_on_red_grn+0x48>)
 80018c0:	f000 fc2f 	bl	8002122 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_YEL_1_GPIO_Port, LED_YEL_1_Pin, LED_OFF);
 80018c4:	2201      	movs	r2, #1
 80018c6:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80018ca:	4805      	ldr	r0, [pc, #20]	@ (80018e0 <turn_on_red_grn+0x48>)
 80018cc:	f000 fc29 	bl	8002122 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_GRN_1_GPIO_Port, LED_GRN_1_Pin, LED_ON);
 80018d0:	2200      	movs	r2, #0
 80018d2:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80018d6:	4802      	ldr	r0, [pc, #8]	@ (80018e0 <turn_on_red_grn+0x48>)
 80018d8:	f000 fc23 	bl	8002122 <HAL_GPIO_WritePin>
}
 80018dc:	bf00      	nop
 80018de:	bd80      	pop	{r7, pc}
 80018e0:	40010c00 	.word	0x40010c00

080018e4 <turn_on_red_yel>:

void turn_on_red_yel()
{
 80018e4:	b580      	push	{r7, lr}
 80018e6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LED_RED_0_GPIO_Port, LED_RED_0_Pin, LED_ON);
 80018e8:	2200      	movs	r2, #0
 80018ea:	2110      	movs	r1, #16
 80018ec:	480f      	ldr	r0, [pc, #60]	@ (800192c <turn_on_red_yel+0x48>)
 80018ee:	f000 fc18 	bl	8002122 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_YEL_0_GPIO_Port, LED_YEL_0_Pin, LED_OFF);
 80018f2:	2201      	movs	r2, #1
 80018f4:	2120      	movs	r1, #32
 80018f6:	480d      	ldr	r0, [pc, #52]	@ (800192c <turn_on_red_yel+0x48>)
 80018f8:	f000 fc13 	bl	8002122 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_GRN_0_GPIO_Port, LED_GRN_0_Pin, LED_OFF);
 80018fc:	2201      	movs	r2, #1
 80018fe:	2140      	movs	r1, #64	@ 0x40
 8001900:	480a      	ldr	r0, [pc, #40]	@ (800192c <turn_on_red_yel+0x48>)
 8001902:	f000 fc0e 	bl	8002122 <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(LED_RED_1_GPIO_Port, LED_RED_1_Pin, LED_OFF);
 8001906:	2201      	movs	r2, #1
 8001908:	2180      	movs	r1, #128	@ 0x80
 800190a:	4808      	ldr	r0, [pc, #32]	@ (800192c <turn_on_red_yel+0x48>)
 800190c:	f000 fc09 	bl	8002122 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_YEL_1_GPIO_Port, LED_YEL_1_Pin, LED_ON);
 8001910:	2200      	movs	r2, #0
 8001912:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001916:	4805      	ldr	r0, [pc, #20]	@ (800192c <turn_on_red_yel+0x48>)
 8001918:	f000 fc03 	bl	8002122 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_GRN_1_GPIO_Port, LED_GRN_1_Pin, LED_OFF);
 800191c:	2201      	movs	r2, #1
 800191e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001922:	4802      	ldr	r0, [pc, #8]	@ (800192c <turn_on_red_yel+0x48>)
 8001924:	f000 fbfd 	bl	8002122 <HAL_GPIO_WritePin>
}
 8001928:	bf00      	nop
 800192a:	bd80      	pop	{r7, pc}
 800192c:	40010c00 	.word	0x40010c00

08001930 <turn_on_grn_red>:

void turn_on_grn_red()
{
 8001930:	b580      	push	{r7, lr}
 8001932:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LED_RED_0_GPIO_Port, LED_RED_0_Pin, LED_OFF);
 8001934:	2201      	movs	r2, #1
 8001936:	2110      	movs	r1, #16
 8001938:	480f      	ldr	r0, [pc, #60]	@ (8001978 <turn_on_grn_red+0x48>)
 800193a:	f000 fbf2 	bl	8002122 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_YEL_0_GPIO_Port, LED_YEL_0_Pin, LED_OFF);
 800193e:	2201      	movs	r2, #1
 8001940:	2120      	movs	r1, #32
 8001942:	480d      	ldr	r0, [pc, #52]	@ (8001978 <turn_on_grn_red+0x48>)
 8001944:	f000 fbed 	bl	8002122 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_GRN_0_GPIO_Port, LED_GRN_0_Pin, LED_ON);
 8001948:	2200      	movs	r2, #0
 800194a:	2140      	movs	r1, #64	@ 0x40
 800194c:	480a      	ldr	r0, [pc, #40]	@ (8001978 <turn_on_grn_red+0x48>)
 800194e:	f000 fbe8 	bl	8002122 <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(LED_RED_1_GPIO_Port, LED_RED_1_Pin, LED_ON);
 8001952:	2200      	movs	r2, #0
 8001954:	2180      	movs	r1, #128	@ 0x80
 8001956:	4808      	ldr	r0, [pc, #32]	@ (8001978 <turn_on_grn_red+0x48>)
 8001958:	f000 fbe3 	bl	8002122 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_YEL_1_GPIO_Port, LED_YEL_1_Pin, LED_OFF);
 800195c:	2201      	movs	r2, #1
 800195e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001962:	4805      	ldr	r0, [pc, #20]	@ (8001978 <turn_on_grn_red+0x48>)
 8001964:	f000 fbdd 	bl	8002122 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_GRN_1_GPIO_Port, LED_GRN_1_Pin, LED_OFF);
 8001968:	2201      	movs	r2, #1
 800196a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800196e:	4802      	ldr	r0, [pc, #8]	@ (8001978 <turn_on_grn_red+0x48>)
 8001970:	f000 fbd7 	bl	8002122 <HAL_GPIO_WritePin>
}
 8001974:	bf00      	nop
 8001976:	bd80      	pop	{r7, pc}
 8001978:	40010c00 	.word	0x40010c00

0800197c <turn_on_yel_red>:

void turn_on_yel_red()
{
 800197c:	b580      	push	{r7, lr}
 800197e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LED_RED_0_GPIO_Port, LED_RED_0_Pin, LED_OFF);
 8001980:	2201      	movs	r2, #1
 8001982:	2110      	movs	r1, #16
 8001984:	480f      	ldr	r0, [pc, #60]	@ (80019c4 <turn_on_yel_red+0x48>)
 8001986:	f000 fbcc 	bl	8002122 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_YEL_0_GPIO_Port, LED_YEL_0_Pin, LED_ON);
 800198a:	2200      	movs	r2, #0
 800198c:	2120      	movs	r1, #32
 800198e:	480d      	ldr	r0, [pc, #52]	@ (80019c4 <turn_on_yel_red+0x48>)
 8001990:	f000 fbc7 	bl	8002122 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_GRN_0_GPIO_Port, LED_GRN_0_Pin, LED_OFF);
 8001994:	2201      	movs	r2, #1
 8001996:	2140      	movs	r1, #64	@ 0x40
 8001998:	480a      	ldr	r0, [pc, #40]	@ (80019c4 <turn_on_yel_red+0x48>)
 800199a:	f000 fbc2 	bl	8002122 <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(LED_RED_1_GPIO_Port, LED_RED_1_Pin, LED_ON);
 800199e:	2200      	movs	r2, #0
 80019a0:	2180      	movs	r1, #128	@ 0x80
 80019a2:	4808      	ldr	r0, [pc, #32]	@ (80019c4 <turn_on_yel_red+0x48>)
 80019a4:	f000 fbbd 	bl	8002122 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_YEL_1_GPIO_Port, LED_YEL_1_Pin, LED_OFF);
 80019a8:	2201      	movs	r2, #1
 80019aa:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80019ae:	4805      	ldr	r0, [pc, #20]	@ (80019c4 <turn_on_yel_red+0x48>)
 80019b0:	f000 fbb7 	bl	8002122 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_GRN_1_GPIO_Port, LED_GRN_1_Pin, LED_OFF);
 80019b4:	2201      	movs	r2, #1
 80019b6:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80019ba:	4802      	ldr	r0, [pc, #8]	@ (80019c4 <turn_on_yel_red+0x48>)
 80019bc:	f000 fbb1 	bl	8002122 <HAL_GPIO_WritePin>
}
 80019c0:	bf00      	nop
 80019c2:	bd80      	pop	{r7, pc}
 80019c4:	40010c00 	.word	0x40010c00

080019c8 <init_red_time_config>:
// ----------------------------------------------------------------------
// --- MODE 2 ---
// ----------------------------------------------------------------------

void init_red_time_config()
{
 80019c8:	b580      	push	{r7, lr}
 80019ca:	af00      	add	r7, sp, #0
	resetButton(&button1);
 80019cc:	480d      	ldr	r0, [pc, #52]	@ (8001a04 <init_red_time_config+0x3c>)
 80019ce:	f7fe fc33 	bl	8000238 <resetButton>
	resetButton(&button2);
 80019d2:	480d      	ldr	r0, [pc, #52]	@ (8001a08 <init_red_time_config+0x40>)
 80019d4:	f7fe fc30 	bl	8000238 <resetButton>
	resetButton(&button3);
 80019d8:	480c      	ldr	r0, [pc, #48]	@ (8001a0c <init_red_time_config+0x44>)
 80019da:	f7fe fc2d 	bl	8000238 <resetButton>

	red_temp_time = red_time;
 80019de:	4b0c      	ldr	r3, [pc, #48]	@ (8001a10 <init_red_time_config+0x48>)
 80019e0:	681b      	ldr	r3, [r3, #0]
 80019e2:	4a0c      	ldr	r2, [pc, #48]	@ (8001a14 <init_red_time_config+0x4c>)
 80019e4:	6013      	str	r3, [r2, #0]
	turn_red_on();
 80019e6:	f7ff fee5 	bl	80017b4 <turn_red_on>

	set_on_4digits();
 80019ea:	f7fe fc35 	bl	8000258 <set_on_4digits>
	counter_horizontal = red_temp_time;
 80019ee:	4b09      	ldr	r3, [pc, #36]	@ (8001a14 <init_red_time_config+0x4c>)
 80019f0:	681b      	ldr	r3, [r3, #0]
 80019f2:	4a09      	ldr	r2, [pc, #36]	@ (8001a18 <init_red_time_config+0x50>)
 80019f4:	6013      	str	r3, [r2, #0]
	counter_vertical = 0;
 80019f6:	4b09      	ldr	r3, [pc, #36]	@ (8001a1c <init_red_time_config+0x54>)
 80019f8:	2200      	movs	r2, #0
 80019fa:	601a      	str	r2, [r3, #0]
	update_led_7seg_buffer();
 80019fc:	f7fe fc9e 	bl	800033c <update_led_7seg_buffer>
}
 8001a00:	bf00      	nop
 8001a02:	bd80      	pop	{r7, pc}
 8001a04:	20000000 	.word	0x20000000
 8001a08:	20000024 	.word	0x20000024
 8001a0c:	20000048 	.word	0x20000048
 8001a10:	2000007c 	.word	0x2000007c
 8001a14:	200000d0 	.word	0x200000d0
 8001a18:	200000c8 	.word	0x200000c8
 8001a1c:	200000cc 	.word	0x200000cc

08001a20 <init_yel_time_config>:
//}// ----------------------------------------------------------------------
// --- MODE 3 ---
// ----------------------------------------------------------------------

void init_yel_time_config()
{
 8001a20:	b580      	push	{r7, lr}
 8001a22:	af00      	add	r7, sp, #0
	resetButton(&button1);
 8001a24:	480d      	ldr	r0, [pc, #52]	@ (8001a5c <init_yel_time_config+0x3c>)
 8001a26:	f7fe fc07 	bl	8000238 <resetButton>
	resetButton(&button2);
 8001a2a:	480d      	ldr	r0, [pc, #52]	@ (8001a60 <init_yel_time_config+0x40>)
 8001a2c:	f7fe fc04 	bl	8000238 <resetButton>
	resetButton(&button3);
 8001a30:	480c      	ldr	r0, [pc, #48]	@ (8001a64 <init_yel_time_config+0x44>)
 8001a32:	f7fe fc01 	bl	8000238 <resetButton>

	yel_temp_time = yel_time;
 8001a36:	4b0c      	ldr	r3, [pc, #48]	@ (8001a68 <init_yel_time_config+0x48>)
 8001a38:	681b      	ldr	r3, [r3, #0]
 8001a3a:	4a0c      	ldr	r2, [pc, #48]	@ (8001a6c <init_yel_time_config+0x4c>)
 8001a3c:	6013      	str	r3, [r2, #0]
	turn_yel_on();
 8001a3e:	f7ff fedf 	bl	8001800 <turn_yel_on>

	set_on_4digits();
 8001a42:	f7fe fc09 	bl	8000258 <set_on_4digits>
	counter_horizontal = yel_temp_time;
 8001a46:	4b09      	ldr	r3, [pc, #36]	@ (8001a6c <init_yel_time_config+0x4c>)
 8001a48:	681b      	ldr	r3, [r3, #0]
 8001a4a:	4a09      	ldr	r2, [pc, #36]	@ (8001a70 <init_yel_time_config+0x50>)
 8001a4c:	6013      	str	r3, [r2, #0]
	counter_vertical = 0;
 8001a4e:	4b09      	ldr	r3, [pc, #36]	@ (8001a74 <init_yel_time_config+0x54>)
 8001a50:	2200      	movs	r2, #0
 8001a52:	601a      	str	r2, [r3, #0]
	update_led_7seg_buffer();
 8001a54:	f7fe fc72 	bl	800033c <update_led_7seg_buffer>
}
 8001a58:	bf00      	nop
 8001a5a:	bd80      	pop	{r7, pc}
 8001a5c:	20000000 	.word	0x20000000
 8001a60:	20000024 	.word	0x20000024
 8001a64:	20000048 	.word	0x20000048
 8001a68:	20000080 	.word	0x20000080
 8001a6c:	200000d4 	.word	0x200000d4
 8001a70:	200000c8 	.word	0x200000c8
 8001a74:	200000cc 	.word	0x200000cc

08001a78 <init_grn_time_config>:
// ----------------------------------------------------------------------
// --- MODE 4---
// ----------------------------------------------------------------------

void init_grn_time_config()
{
 8001a78:	b580      	push	{r7, lr}
 8001a7a:	af00      	add	r7, sp, #0
	resetButton(&button1);
 8001a7c:	480d      	ldr	r0, [pc, #52]	@ (8001ab4 <init_grn_time_config+0x3c>)
 8001a7e:	f7fe fbdb 	bl	8000238 <resetButton>
	resetButton(&button2);
 8001a82:	480d      	ldr	r0, [pc, #52]	@ (8001ab8 <init_grn_time_config+0x40>)
 8001a84:	f7fe fbd8 	bl	8000238 <resetButton>
	resetButton(&button3);
 8001a88:	480c      	ldr	r0, [pc, #48]	@ (8001abc <init_grn_time_config+0x44>)
 8001a8a:	f7fe fbd5 	bl	8000238 <resetButton>

	grn_temp_time = grn_time;
 8001a8e:	4b0c      	ldr	r3, [pc, #48]	@ (8001ac0 <init_grn_time_config+0x48>)
 8001a90:	681b      	ldr	r3, [r3, #0]
 8001a92:	4a0c      	ldr	r2, [pc, #48]	@ (8001ac4 <init_grn_time_config+0x4c>)
 8001a94:	6013      	str	r3, [r2, #0]
	turn_grn_on();
 8001a96:	f7ff fed9 	bl	800184c <turn_grn_on>

	set_on_4digits();
 8001a9a:	f7fe fbdd 	bl	8000258 <set_on_4digits>
	counter_horizontal = grn_temp_time;
 8001a9e:	4b09      	ldr	r3, [pc, #36]	@ (8001ac4 <init_grn_time_config+0x4c>)
 8001aa0:	681b      	ldr	r3, [r3, #0]
 8001aa2:	4a09      	ldr	r2, [pc, #36]	@ (8001ac8 <init_grn_time_config+0x50>)
 8001aa4:	6013      	str	r3, [r2, #0]
	counter_vertical = 0;
 8001aa6:	4b09      	ldr	r3, [pc, #36]	@ (8001acc <init_grn_time_config+0x54>)
 8001aa8:	2200      	movs	r2, #0
 8001aaa:	601a      	str	r2, [r3, #0]
	update_led_7seg_buffer();
 8001aac:	f7fe fc46 	bl	800033c <update_led_7seg_buffer>
}
 8001ab0:	bf00      	nop
 8001ab2:	bd80      	pop	{r7, pc}
 8001ab4:	20000000 	.word	0x20000000
 8001ab8:	20000024 	.word	0x20000024
 8001abc:	20000048 	.word	0x20000048
 8001ac0:	20000084 	.word	0x20000084
 8001ac4:	200000d8 	.word	0x200000d8
 8001ac8:	200000c8 	.word	0x200000c8
 8001acc:	200000cc 	.word	0x200000cc

08001ad0 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001ad0:	f7ff fbba 	bl	8001248 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001ad4:	480b      	ldr	r0, [pc, #44]	@ (8001b04 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001ad6:	490c      	ldr	r1, [pc, #48]	@ (8001b08 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001ad8:	4a0c      	ldr	r2, [pc, #48]	@ (8001b0c <LoopFillZerobss+0x16>)
  movs r3, #0
 8001ada:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001adc:	e002      	b.n	8001ae4 <LoopCopyDataInit>

08001ade <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001ade:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001ae0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001ae2:	3304      	adds	r3, #4

08001ae4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001ae4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001ae6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001ae8:	d3f9      	bcc.n	8001ade <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001aea:	4a09      	ldr	r2, [pc, #36]	@ (8001b10 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001aec:	4c09      	ldr	r4, [pc, #36]	@ (8001b14 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001aee:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001af0:	e001      	b.n	8001af6 <LoopFillZerobss>

08001af2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001af2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001af4:	3204      	adds	r2, #4

08001af6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001af6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001af8:	d3fb      	bcc.n	8001af2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001afa:	f001 fb05 	bl	8003108 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001afe:	f7fe feef 	bl	80008e0 <main>
  bx lr
 8001b02:	4770      	bx	lr
  ldr r0, =_sdata
 8001b04:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001b08:	20000098 	.word	0x20000098
  ldr r2, =_sidata
 8001b0c:	08003194 	.word	0x08003194
  ldr r2, =_sbss
 8001b10:	20000098 	.word	0x20000098
  ldr r4, =_ebss
 8001b14:	200005e0 	.word	0x200005e0

08001b18 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001b18:	e7fe      	b.n	8001b18 <ADC1_2_IRQHandler>
	...

08001b1c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001b1c:	b580      	push	{r7, lr}
 8001b1e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001b20:	4b08      	ldr	r3, [pc, #32]	@ (8001b44 <HAL_Init+0x28>)
 8001b22:	681b      	ldr	r3, [r3, #0]
 8001b24:	4a07      	ldr	r2, [pc, #28]	@ (8001b44 <HAL_Init+0x28>)
 8001b26:	f043 0310 	orr.w	r3, r3, #16
 8001b2a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001b2c:	2003      	movs	r0, #3
 8001b2e:	f000 f923 	bl	8001d78 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001b32:	200f      	movs	r0, #15
 8001b34:	f000 f808 	bl	8001b48 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001b38:	f7ff fafa 	bl	8001130 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001b3c:	2300      	movs	r3, #0
}
 8001b3e:	4618      	mov	r0, r3
 8001b40:	bd80      	pop	{r7, pc}
 8001b42:	bf00      	nop
 8001b44:	40022000 	.word	0x40022000

08001b48 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001b48:	b580      	push	{r7, lr}
 8001b4a:	b082      	sub	sp, #8
 8001b4c:	af00      	add	r7, sp, #0
 8001b4e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001b50:	4b12      	ldr	r3, [pc, #72]	@ (8001b9c <HAL_InitTick+0x54>)
 8001b52:	681a      	ldr	r2, [r3, #0]
 8001b54:	4b12      	ldr	r3, [pc, #72]	@ (8001ba0 <HAL_InitTick+0x58>)
 8001b56:	781b      	ldrb	r3, [r3, #0]
 8001b58:	4619      	mov	r1, r3
 8001b5a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001b5e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001b62:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b66:	4618      	mov	r0, r3
 8001b68:	f000 f93b 	bl	8001de2 <HAL_SYSTICK_Config>
 8001b6c:	4603      	mov	r3, r0
 8001b6e:	2b00      	cmp	r3, #0
 8001b70:	d001      	beq.n	8001b76 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001b72:	2301      	movs	r3, #1
 8001b74:	e00e      	b.n	8001b94 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	2b0f      	cmp	r3, #15
 8001b7a:	d80a      	bhi.n	8001b92 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001b7c:	2200      	movs	r2, #0
 8001b7e:	6879      	ldr	r1, [r7, #4]
 8001b80:	f04f 30ff 	mov.w	r0, #4294967295
 8001b84:	f000 f903 	bl	8001d8e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001b88:	4a06      	ldr	r2, [pc, #24]	@ (8001ba4 <HAL_InitTick+0x5c>)
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001b8e:	2300      	movs	r3, #0
 8001b90:	e000      	b.n	8001b94 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001b92:	2301      	movs	r3, #1
}
 8001b94:	4618      	mov	r0, r3
 8001b96:	3708      	adds	r7, #8
 8001b98:	46bd      	mov	sp, r7
 8001b9a:	bd80      	pop	{r7, pc}
 8001b9c:	2000008c 	.word	0x2000008c
 8001ba0:	20000094 	.word	0x20000094
 8001ba4:	20000090 	.word	0x20000090

08001ba8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001ba8:	b480      	push	{r7}
 8001baa:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001bac:	4b05      	ldr	r3, [pc, #20]	@ (8001bc4 <HAL_IncTick+0x1c>)
 8001bae:	781b      	ldrb	r3, [r3, #0]
 8001bb0:	461a      	mov	r2, r3
 8001bb2:	4b05      	ldr	r3, [pc, #20]	@ (8001bc8 <HAL_IncTick+0x20>)
 8001bb4:	681b      	ldr	r3, [r3, #0]
 8001bb6:	4413      	add	r3, r2
 8001bb8:	4a03      	ldr	r2, [pc, #12]	@ (8001bc8 <HAL_IncTick+0x20>)
 8001bba:	6013      	str	r3, [r2, #0]
}
 8001bbc:	bf00      	nop
 8001bbe:	46bd      	mov	sp, r7
 8001bc0:	bc80      	pop	{r7}
 8001bc2:	4770      	bx	lr
 8001bc4:	20000094 	.word	0x20000094
 8001bc8:	200005dc 	.word	0x200005dc

08001bcc <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001bcc:	b480      	push	{r7}
 8001bce:	af00      	add	r7, sp, #0
  return uwTick;
 8001bd0:	4b02      	ldr	r3, [pc, #8]	@ (8001bdc <HAL_GetTick+0x10>)
 8001bd2:	681b      	ldr	r3, [r3, #0]
}
 8001bd4:	4618      	mov	r0, r3
 8001bd6:	46bd      	mov	sp, r7
 8001bd8:	bc80      	pop	{r7}
 8001bda:	4770      	bx	lr
 8001bdc:	200005dc 	.word	0x200005dc

08001be0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001be0:	b480      	push	{r7}
 8001be2:	b085      	sub	sp, #20
 8001be4:	af00      	add	r7, sp, #0
 8001be6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	f003 0307 	and.w	r3, r3, #7
 8001bee:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001bf0:	4b0c      	ldr	r3, [pc, #48]	@ (8001c24 <__NVIC_SetPriorityGrouping+0x44>)
 8001bf2:	68db      	ldr	r3, [r3, #12]
 8001bf4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001bf6:	68ba      	ldr	r2, [r7, #8]
 8001bf8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001bfc:	4013      	ands	r3, r2
 8001bfe:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001c00:	68fb      	ldr	r3, [r7, #12]
 8001c02:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001c04:	68bb      	ldr	r3, [r7, #8]
 8001c06:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001c08:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001c0c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001c10:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001c12:	4a04      	ldr	r2, [pc, #16]	@ (8001c24 <__NVIC_SetPriorityGrouping+0x44>)
 8001c14:	68bb      	ldr	r3, [r7, #8]
 8001c16:	60d3      	str	r3, [r2, #12]
}
 8001c18:	bf00      	nop
 8001c1a:	3714      	adds	r7, #20
 8001c1c:	46bd      	mov	sp, r7
 8001c1e:	bc80      	pop	{r7}
 8001c20:	4770      	bx	lr
 8001c22:	bf00      	nop
 8001c24:	e000ed00 	.word	0xe000ed00

08001c28 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001c28:	b480      	push	{r7}
 8001c2a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001c2c:	4b04      	ldr	r3, [pc, #16]	@ (8001c40 <__NVIC_GetPriorityGrouping+0x18>)
 8001c2e:	68db      	ldr	r3, [r3, #12]
 8001c30:	0a1b      	lsrs	r3, r3, #8
 8001c32:	f003 0307 	and.w	r3, r3, #7
}
 8001c36:	4618      	mov	r0, r3
 8001c38:	46bd      	mov	sp, r7
 8001c3a:	bc80      	pop	{r7}
 8001c3c:	4770      	bx	lr
 8001c3e:	bf00      	nop
 8001c40:	e000ed00 	.word	0xe000ed00

08001c44 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001c44:	b480      	push	{r7}
 8001c46:	b083      	sub	sp, #12
 8001c48:	af00      	add	r7, sp, #0
 8001c4a:	4603      	mov	r3, r0
 8001c4c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001c4e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c52:	2b00      	cmp	r3, #0
 8001c54:	db0b      	blt.n	8001c6e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001c56:	79fb      	ldrb	r3, [r7, #7]
 8001c58:	f003 021f 	and.w	r2, r3, #31
 8001c5c:	4906      	ldr	r1, [pc, #24]	@ (8001c78 <__NVIC_EnableIRQ+0x34>)
 8001c5e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c62:	095b      	lsrs	r3, r3, #5
 8001c64:	2001      	movs	r0, #1
 8001c66:	fa00 f202 	lsl.w	r2, r0, r2
 8001c6a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001c6e:	bf00      	nop
 8001c70:	370c      	adds	r7, #12
 8001c72:	46bd      	mov	sp, r7
 8001c74:	bc80      	pop	{r7}
 8001c76:	4770      	bx	lr
 8001c78:	e000e100 	.word	0xe000e100

08001c7c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001c7c:	b480      	push	{r7}
 8001c7e:	b083      	sub	sp, #12
 8001c80:	af00      	add	r7, sp, #0
 8001c82:	4603      	mov	r3, r0
 8001c84:	6039      	str	r1, [r7, #0]
 8001c86:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001c88:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c8c:	2b00      	cmp	r3, #0
 8001c8e:	db0a      	blt.n	8001ca6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c90:	683b      	ldr	r3, [r7, #0]
 8001c92:	b2da      	uxtb	r2, r3
 8001c94:	490c      	ldr	r1, [pc, #48]	@ (8001cc8 <__NVIC_SetPriority+0x4c>)
 8001c96:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c9a:	0112      	lsls	r2, r2, #4
 8001c9c:	b2d2      	uxtb	r2, r2
 8001c9e:	440b      	add	r3, r1
 8001ca0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001ca4:	e00a      	b.n	8001cbc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001ca6:	683b      	ldr	r3, [r7, #0]
 8001ca8:	b2da      	uxtb	r2, r3
 8001caa:	4908      	ldr	r1, [pc, #32]	@ (8001ccc <__NVIC_SetPriority+0x50>)
 8001cac:	79fb      	ldrb	r3, [r7, #7]
 8001cae:	f003 030f 	and.w	r3, r3, #15
 8001cb2:	3b04      	subs	r3, #4
 8001cb4:	0112      	lsls	r2, r2, #4
 8001cb6:	b2d2      	uxtb	r2, r2
 8001cb8:	440b      	add	r3, r1
 8001cba:	761a      	strb	r2, [r3, #24]
}
 8001cbc:	bf00      	nop
 8001cbe:	370c      	adds	r7, #12
 8001cc0:	46bd      	mov	sp, r7
 8001cc2:	bc80      	pop	{r7}
 8001cc4:	4770      	bx	lr
 8001cc6:	bf00      	nop
 8001cc8:	e000e100 	.word	0xe000e100
 8001ccc:	e000ed00 	.word	0xe000ed00

08001cd0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001cd0:	b480      	push	{r7}
 8001cd2:	b089      	sub	sp, #36	@ 0x24
 8001cd4:	af00      	add	r7, sp, #0
 8001cd6:	60f8      	str	r0, [r7, #12]
 8001cd8:	60b9      	str	r1, [r7, #8]
 8001cda:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001cdc:	68fb      	ldr	r3, [r7, #12]
 8001cde:	f003 0307 	and.w	r3, r3, #7
 8001ce2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001ce4:	69fb      	ldr	r3, [r7, #28]
 8001ce6:	f1c3 0307 	rsb	r3, r3, #7
 8001cea:	2b04      	cmp	r3, #4
 8001cec:	bf28      	it	cs
 8001cee:	2304      	movcs	r3, #4
 8001cf0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001cf2:	69fb      	ldr	r3, [r7, #28]
 8001cf4:	3304      	adds	r3, #4
 8001cf6:	2b06      	cmp	r3, #6
 8001cf8:	d902      	bls.n	8001d00 <NVIC_EncodePriority+0x30>
 8001cfa:	69fb      	ldr	r3, [r7, #28]
 8001cfc:	3b03      	subs	r3, #3
 8001cfe:	e000      	b.n	8001d02 <NVIC_EncodePriority+0x32>
 8001d00:	2300      	movs	r3, #0
 8001d02:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001d04:	f04f 32ff 	mov.w	r2, #4294967295
 8001d08:	69bb      	ldr	r3, [r7, #24]
 8001d0a:	fa02 f303 	lsl.w	r3, r2, r3
 8001d0e:	43da      	mvns	r2, r3
 8001d10:	68bb      	ldr	r3, [r7, #8]
 8001d12:	401a      	ands	r2, r3
 8001d14:	697b      	ldr	r3, [r7, #20]
 8001d16:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001d18:	f04f 31ff 	mov.w	r1, #4294967295
 8001d1c:	697b      	ldr	r3, [r7, #20]
 8001d1e:	fa01 f303 	lsl.w	r3, r1, r3
 8001d22:	43d9      	mvns	r1, r3
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001d28:	4313      	orrs	r3, r2
         );
}
 8001d2a:	4618      	mov	r0, r3
 8001d2c:	3724      	adds	r7, #36	@ 0x24
 8001d2e:	46bd      	mov	sp, r7
 8001d30:	bc80      	pop	{r7}
 8001d32:	4770      	bx	lr

08001d34 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001d34:	b580      	push	{r7, lr}
 8001d36:	b082      	sub	sp, #8
 8001d38:	af00      	add	r7, sp, #0
 8001d3a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	3b01      	subs	r3, #1
 8001d40:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001d44:	d301      	bcc.n	8001d4a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001d46:	2301      	movs	r3, #1
 8001d48:	e00f      	b.n	8001d6a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001d4a:	4a0a      	ldr	r2, [pc, #40]	@ (8001d74 <SysTick_Config+0x40>)
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	3b01      	subs	r3, #1
 8001d50:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001d52:	210f      	movs	r1, #15
 8001d54:	f04f 30ff 	mov.w	r0, #4294967295
 8001d58:	f7ff ff90 	bl	8001c7c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001d5c:	4b05      	ldr	r3, [pc, #20]	@ (8001d74 <SysTick_Config+0x40>)
 8001d5e:	2200      	movs	r2, #0
 8001d60:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001d62:	4b04      	ldr	r3, [pc, #16]	@ (8001d74 <SysTick_Config+0x40>)
 8001d64:	2207      	movs	r2, #7
 8001d66:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001d68:	2300      	movs	r3, #0
}
 8001d6a:	4618      	mov	r0, r3
 8001d6c:	3708      	adds	r7, #8
 8001d6e:	46bd      	mov	sp, r7
 8001d70:	bd80      	pop	{r7, pc}
 8001d72:	bf00      	nop
 8001d74:	e000e010 	.word	0xe000e010

08001d78 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001d78:	b580      	push	{r7, lr}
 8001d7a:	b082      	sub	sp, #8
 8001d7c:	af00      	add	r7, sp, #0
 8001d7e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001d80:	6878      	ldr	r0, [r7, #4]
 8001d82:	f7ff ff2d 	bl	8001be0 <__NVIC_SetPriorityGrouping>
}
 8001d86:	bf00      	nop
 8001d88:	3708      	adds	r7, #8
 8001d8a:	46bd      	mov	sp, r7
 8001d8c:	bd80      	pop	{r7, pc}

08001d8e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001d8e:	b580      	push	{r7, lr}
 8001d90:	b086      	sub	sp, #24
 8001d92:	af00      	add	r7, sp, #0
 8001d94:	4603      	mov	r3, r0
 8001d96:	60b9      	str	r1, [r7, #8]
 8001d98:	607a      	str	r2, [r7, #4]
 8001d9a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001d9c:	2300      	movs	r3, #0
 8001d9e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001da0:	f7ff ff42 	bl	8001c28 <__NVIC_GetPriorityGrouping>
 8001da4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001da6:	687a      	ldr	r2, [r7, #4]
 8001da8:	68b9      	ldr	r1, [r7, #8]
 8001daa:	6978      	ldr	r0, [r7, #20]
 8001dac:	f7ff ff90 	bl	8001cd0 <NVIC_EncodePriority>
 8001db0:	4602      	mov	r2, r0
 8001db2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001db6:	4611      	mov	r1, r2
 8001db8:	4618      	mov	r0, r3
 8001dba:	f7ff ff5f 	bl	8001c7c <__NVIC_SetPriority>
}
 8001dbe:	bf00      	nop
 8001dc0:	3718      	adds	r7, #24
 8001dc2:	46bd      	mov	sp, r7
 8001dc4:	bd80      	pop	{r7, pc}

08001dc6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001dc6:	b580      	push	{r7, lr}
 8001dc8:	b082      	sub	sp, #8
 8001dca:	af00      	add	r7, sp, #0
 8001dcc:	4603      	mov	r3, r0
 8001dce:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001dd0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001dd4:	4618      	mov	r0, r3
 8001dd6:	f7ff ff35 	bl	8001c44 <__NVIC_EnableIRQ>
}
 8001dda:	bf00      	nop
 8001ddc:	3708      	adds	r7, #8
 8001dde:	46bd      	mov	sp, r7
 8001de0:	bd80      	pop	{r7, pc}

08001de2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001de2:	b580      	push	{r7, lr}
 8001de4:	b082      	sub	sp, #8
 8001de6:	af00      	add	r7, sp, #0
 8001de8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001dea:	6878      	ldr	r0, [r7, #4]
 8001dec:	f7ff ffa2 	bl	8001d34 <SysTick_Config>
 8001df0:	4603      	mov	r3, r0
}
 8001df2:	4618      	mov	r0, r3
 8001df4:	3708      	adds	r7, #8
 8001df6:	46bd      	mov	sp, r7
 8001df8:	bd80      	pop	{r7, pc}
	...

08001dfc <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001dfc:	b480      	push	{r7}
 8001dfe:	b08b      	sub	sp, #44	@ 0x2c
 8001e00:	af00      	add	r7, sp, #0
 8001e02:	6078      	str	r0, [r7, #4]
 8001e04:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001e06:	2300      	movs	r3, #0
 8001e08:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001e0a:	2300      	movs	r3, #0
 8001e0c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001e0e:	e161      	b.n	80020d4 <HAL_GPIO_Init+0x2d8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001e10:	2201      	movs	r2, #1
 8001e12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e14:	fa02 f303 	lsl.w	r3, r2, r3
 8001e18:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001e1a:	683b      	ldr	r3, [r7, #0]
 8001e1c:	681b      	ldr	r3, [r3, #0]
 8001e1e:	69fa      	ldr	r2, [r7, #28]
 8001e20:	4013      	ands	r3, r2
 8001e22:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001e24:	69ba      	ldr	r2, [r7, #24]
 8001e26:	69fb      	ldr	r3, [r7, #28]
 8001e28:	429a      	cmp	r2, r3
 8001e2a:	f040 8150 	bne.w	80020ce <HAL_GPIO_Init+0x2d2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001e2e:	683b      	ldr	r3, [r7, #0]
 8001e30:	685b      	ldr	r3, [r3, #4]
 8001e32:	4a97      	ldr	r2, [pc, #604]	@ (8002090 <HAL_GPIO_Init+0x294>)
 8001e34:	4293      	cmp	r3, r2
 8001e36:	d05e      	beq.n	8001ef6 <HAL_GPIO_Init+0xfa>
 8001e38:	4a95      	ldr	r2, [pc, #596]	@ (8002090 <HAL_GPIO_Init+0x294>)
 8001e3a:	4293      	cmp	r3, r2
 8001e3c:	d875      	bhi.n	8001f2a <HAL_GPIO_Init+0x12e>
 8001e3e:	4a95      	ldr	r2, [pc, #596]	@ (8002094 <HAL_GPIO_Init+0x298>)
 8001e40:	4293      	cmp	r3, r2
 8001e42:	d058      	beq.n	8001ef6 <HAL_GPIO_Init+0xfa>
 8001e44:	4a93      	ldr	r2, [pc, #588]	@ (8002094 <HAL_GPIO_Init+0x298>)
 8001e46:	4293      	cmp	r3, r2
 8001e48:	d86f      	bhi.n	8001f2a <HAL_GPIO_Init+0x12e>
 8001e4a:	4a93      	ldr	r2, [pc, #588]	@ (8002098 <HAL_GPIO_Init+0x29c>)
 8001e4c:	4293      	cmp	r3, r2
 8001e4e:	d052      	beq.n	8001ef6 <HAL_GPIO_Init+0xfa>
 8001e50:	4a91      	ldr	r2, [pc, #580]	@ (8002098 <HAL_GPIO_Init+0x29c>)
 8001e52:	4293      	cmp	r3, r2
 8001e54:	d869      	bhi.n	8001f2a <HAL_GPIO_Init+0x12e>
 8001e56:	4a91      	ldr	r2, [pc, #580]	@ (800209c <HAL_GPIO_Init+0x2a0>)
 8001e58:	4293      	cmp	r3, r2
 8001e5a:	d04c      	beq.n	8001ef6 <HAL_GPIO_Init+0xfa>
 8001e5c:	4a8f      	ldr	r2, [pc, #572]	@ (800209c <HAL_GPIO_Init+0x2a0>)
 8001e5e:	4293      	cmp	r3, r2
 8001e60:	d863      	bhi.n	8001f2a <HAL_GPIO_Init+0x12e>
 8001e62:	4a8f      	ldr	r2, [pc, #572]	@ (80020a0 <HAL_GPIO_Init+0x2a4>)
 8001e64:	4293      	cmp	r3, r2
 8001e66:	d046      	beq.n	8001ef6 <HAL_GPIO_Init+0xfa>
 8001e68:	4a8d      	ldr	r2, [pc, #564]	@ (80020a0 <HAL_GPIO_Init+0x2a4>)
 8001e6a:	4293      	cmp	r3, r2
 8001e6c:	d85d      	bhi.n	8001f2a <HAL_GPIO_Init+0x12e>
 8001e6e:	2b12      	cmp	r3, #18
 8001e70:	d82a      	bhi.n	8001ec8 <HAL_GPIO_Init+0xcc>
 8001e72:	2b12      	cmp	r3, #18
 8001e74:	d859      	bhi.n	8001f2a <HAL_GPIO_Init+0x12e>
 8001e76:	a201      	add	r2, pc, #4	@ (adr r2, 8001e7c <HAL_GPIO_Init+0x80>)
 8001e78:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001e7c:	08001ef7 	.word	0x08001ef7
 8001e80:	08001ed1 	.word	0x08001ed1
 8001e84:	08001ee3 	.word	0x08001ee3
 8001e88:	08001f25 	.word	0x08001f25
 8001e8c:	08001f2b 	.word	0x08001f2b
 8001e90:	08001f2b 	.word	0x08001f2b
 8001e94:	08001f2b 	.word	0x08001f2b
 8001e98:	08001f2b 	.word	0x08001f2b
 8001e9c:	08001f2b 	.word	0x08001f2b
 8001ea0:	08001f2b 	.word	0x08001f2b
 8001ea4:	08001f2b 	.word	0x08001f2b
 8001ea8:	08001f2b 	.word	0x08001f2b
 8001eac:	08001f2b 	.word	0x08001f2b
 8001eb0:	08001f2b 	.word	0x08001f2b
 8001eb4:	08001f2b 	.word	0x08001f2b
 8001eb8:	08001f2b 	.word	0x08001f2b
 8001ebc:	08001f2b 	.word	0x08001f2b
 8001ec0:	08001ed9 	.word	0x08001ed9
 8001ec4:	08001eed 	.word	0x08001eed
 8001ec8:	4a76      	ldr	r2, [pc, #472]	@ (80020a4 <HAL_GPIO_Init+0x2a8>)
 8001eca:	4293      	cmp	r3, r2
 8001ecc:	d013      	beq.n	8001ef6 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001ece:	e02c      	b.n	8001f2a <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001ed0:	683b      	ldr	r3, [r7, #0]
 8001ed2:	68db      	ldr	r3, [r3, #12]
 8001ed4:	623b      	str	r3, [r7, #32]
          break;
 8001ed6:	e029      	b.n	8001f2c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001ed8:	683b      	ldr	r3, [r7, #0]
 8001eda:	68db      	ldr	r3, [r3, #12]
 8001edc:	3304      	adds	r3, #4
 8001ede:	623b      	str	r3, [r7, #32]
          break;
 8001ee0:	e024      	b.n	8001f2c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001ee2:	683b      	ldr	r3, [r7, #0]
 8001ee4:	68db      	ldr	r3, [r3, #12]
 8001ee6:	3308      	adds	r3, #8
 8001ee8:	623b      	str	r3, [r7, #32]
          break;
 8001eea:	e01f      	b.n	8001f2c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001eec:	683b      	ldr	r3, [r7, #0]
 8001eee:	68db      	ldr	r3, [r3, #12]
 8001ef0:	330c      	adds	r3, #12
 8001ef2:	623b      	str	r3, [r7, #32]
          break;
 8001ef4:	e01a      	b.n	8001f2c <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001ef6:	683b      	ldr	r3, [r7, #0]
 8001ef8:	689b      	ldr	r3, [r3, #8]
 8001efa:	2b00      	cmp	r3, #0
 8001efc:	d102      	bne.n	8001f04 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001efe:	2304      	movs	r3, #4
 8001f00:	623b      	str	r3, [r7, #32]
          break;
 8001f02:	e013      	b.n	8001f2c <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001f04:	683b      	ldr	r3, [r7, #0]
 8001f06:	689b      	ldr	r3, [r3, #8]
 8001f08:	2b01      	cmp	r3, #1
 8001f0a:	d105      	bne.n	8001f18 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001f0c:	2308      	movs	r3, #8
 8001f0e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	69fa      	ldr	r2, [r7, #28]
 8001f14:	611a      	str	r2, [r3, #16]
          break;
 8001f16:	e009      	b.n	8001f2c <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001f18:	2308      	movs	r3, #8
 8001f1a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	69fa      	ldr	r2, [r7, #28]
 8001f20:	615a      	str	r2, [r3, #20]
          break;
 8001f22:	e003      	b.n	8001f2c <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001f24:	2300      	movs	r3, #0
 8001f26:	623b      	str	r3, [r7, #32]
          break;
 8001f28:	e000      	b.n	8001f2c <HAL_GPIO_Init+0x130>
          break;
 8001f2a:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001f2c:	69bb      	ldr	r3, [r7, #24]
 8001f2e:	2bff      	cmp	r3, #255	@ 0xff
 8001f30:	d801      	bhi.n	8001f36 <HAL_GPIO_Init+0x13a>
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	e001      	b.n	8001f3a <HAL_GPIO_Init+0x13e>
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	3304      	adds	r3, #4
 8001f3a:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001f3c:	69bb      	ldr	r3, [r7, #24]
 8001f3e:	2bff      	cmp	r3, #255	@ 0xff
 8001f40:	d802      	bhi.n	8001f48 <HAL_GPIO_Init+0x14c>
 8001f42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f44:	009b      	lsls	r3, r3, #2
 8001f46:	e002      	b.n	8001f4e <HAL_GPIO_Init+0x152>
 8001f48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f4a:	3b08      	subs	r3, #8
 8001f4c:	009b      	lsls	r3, r3, #2
 8001f4e:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001f50:	697b      	ldr	r3, [r7, #20]
 8001f52:	681a      	ldr	r2, [r3, #0]
 8001f54:	210f      	movs	r1, #15
 8001f56:	693b      	ldr	r3, [r7, #16]
 8001f58:	fa01 f303 	lsl.w	r3, r1, r3
 8001f5c:	43db      	mvns	r3, r3
 8001f5e:	401a      	ands	r2, r3
 8001f60:	6a39      	ldr	r1, [r7, #32]
 8001f62:	693b      	ldr	r3, [r7, #16]
 8001f64:	fa01 f303 	lsl.w	r3, r1, r3
 8001f68:	431a      	orrs	r2, r3
 8001f6a:	697b      	ldr	r3, [r7, #20]
 8001f6c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001f6e:	683b      	ldr	r3, [r7, #0]
 8001f70:	685b      	ldr	r3, [r3, #4]
 8001f72:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001f76:	2b00      	cmp	r3, #0
 8001f78:	f000 80a9 	beq.w	80020ce <HAL_GPIO_Init+0x2d2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001f7c:	4b4a      	ldr	r3, [pc, #296]	@ (80020a8 <HAL_GPIO_Init+0x2ac>)
 8001f7e:	699b      	ldr	r3, [r3, #24]
 8001f80:	4a49      	ldr	r2, [pc, #292]	@ (80020a8 <HAL_GPIO_Init+0x2ac>)
 8001f82:	f043 0301 	orr.w	r3, r3, #1
 8001f86:	6193      	str	r3, [r2, #24]
 8001f88:	4b47      	ldr	r3, [pc, #284]	@ (80020a8 <HAL_GPIO_Init+0x2ac>)
 8001f8a:	699b      	ldr	r3, [r3, #24]
 8001f8c:	f003 0301 	and.w	r3, r3, #1
 8001f90:	60bb      	str	r3, [r7, #8]
 8001f92:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001f94:	4a45      	ldr	r2, [pc, #276]	@ (80020ac <HAL_GPIO_Init+0x2b0>)
 8001f96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f98:	089b      	lsrs	r3, r3, #2
 8001f9a:	3302      	adds	r3, #2
 8001f9c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001fa0:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001fa2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001fa4:	f003 0303 	and.w	r3, r3, #3
 8001fa8:	009b      	lsls	r3, r3, #2
 8001faa:	220f      	movs	r2, #15
 8001fac:	fa02 f303 	lsl.w	r3, r2, r3
 8001fb0:	43db      	mvns	r3, r3
 8001fb2:	68fa      	ldr	r2, [r7, #12]
 8001fb4:	4013      	ands	r3, r2
 8001fb6:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	4a3d      	ldr	r2, [pc, #244]	@ (80020b0 <HAL_GPIO_Init+0x2b4>)
 8001fbc:	4293      	cmp	r3, r2
 8001fbe:	d00d      	beq.n	8001fdc <HAL_GPIO_Init+0x1e0>
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	4a3c      	ldr	r2, [pc, #240]	@ (80020b4 <HAL_GPIO_Init+0x2b8>)
 8001fc4:	4293      	cmp	r3, r2
 8001fc6:	d007      	beq.n	8001fd8 <HAL_GPIO_Init+0x1dc>
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	4a3b      	ldr	r2, [pc, #236]	@ (80020b8 <HAL_GPIO_Init+0x2bc>)
 8001fcc:	4293      	cmp	r3, r2
 8001fce:	d101      	bne.n	8001fd4 <HAL_GPIO_Init+0x1d8>
 8001fd0:	2302      	movs	r3, #2
 8001fd2:	e004      	b.n	8001fde <HAL_GPIO_Init+0x1e2>
 8001fd4:	2303      	movs	r3, #3
 8001fd6:	e002      	b.n	8001fde <HAL_GPIO_Init+0x1e2>
 8001fd8:	2301      	movs	r3, #1
 8001fda:	e000      	b.n	8001fde <HAL_GPIO_Init+0x1e2>
 8001fdc:	2300      	movs	r3, #0
 8001fde:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001fe0:	f002 0203 	and.w	r2, r2, #3
 8001fe4:	0092      	lsls	r2, r2, #2
 8001fe6:	4093      	lsls	r3, r2
 8001fe8:	68fa      	ldr	r2, [r7, #12]
 8001fea:	4313      	orrs	r3, r2
 8001fec:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001fee:	492f      	ldr	r1, [pc, #188]	@ (80020ac <HAL_GPIO_Init+0x2b0>)
 8001ff0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ff2:	089b      	lsrs	r3, r3, #2
 8001ff4:	3302      	adds	r3, #2
 8001ff6:	68fa      	ldr	r2, [r7, #12]
 8001ff8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001ffc:	683b      	ldr	r3, [r7, #0]
 8001ffe:	685b      	ldr	r3, [r3, #4]
 8002000:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002004:	2b00      	cmp	r3, #0
 8002006:	d006      	beq.n	8002016 <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002008:	4b2c      	ldr	r3, [pc, #176]	@ (80020bc <HAL_GPIO_Init+0x2c0>)
 800200a:	689a      	ldr	r2, [r3, #8]
 800200c:	492b      	ldr	r1, [pc, #172]	@ (80020bc <HAL_GPIO_Init+0x2c0>)
 800200e:	69bb      	ldr	r3, [r7, #24]
 8002010:	4313      	orrs	r3, r2
 8002012:	608b      	str	r3, [r1, #8]
 8002014:	e006      	b.n	8002024 <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002016:	4b29      	ldr	r3, [pc, #164]	@ (80020bc <HAL_GPIO_Init+0x2c0>)
 8002018:	689a      	ldr	r2, [r3, #8]
 800201a:	69bb      	ldr	r3, [r7, #24]
 800201c:	43db      	mvns	r3, r3
 800201e:	4927      	ldr	r1, [pc, #156]	@ (80020bc <HAL_GPIO_Init+0x2c0>)
 8002020:	4013      	ands	r3, r2
 8002022:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002024:	683b      	ldr	r3, [r7, #0]
 8002026:	685b      	ldr	r3, [r3, #4]
 8002028:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800202c:	2b00      	cmp	r3, #0
 800202e:	d006      	beq.n	800203e <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002030:	4b22      	ldr	r3, [pc, #136]	@ (80020bc <HAL_GPIO_Init+0x2c0>)
 8002032:	68da      	ldr	r2, [r3, #12]
 8002034:	4921      	ldr	r1, [pc, #132]	@ (80020bc <HAL_GPIO_Init+0x2c0>)
 8002036:	69bb      	ldr	r3, [r7, #24]
 8002038:	4313      	orrs	r3, r2
 800203a:	60cb      	str	r3, [r1, #12]
 800203c:	e006      	b.n	800204c <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800203e:	4b1f      	ldr	r3, [pc, #124]	@ (80020bc <HAL_GPIO_Init+0x2c0>)
 8002040:	68da      	ldr	r2, [r3, #12]
 8002042:	69bb      	ldr	r3, [r7, #24]
 8002044:	43db      	mvns	r3, r3
 8002046:	491d      	ldr	r1, [pc, #116]	@ (80020bc <HAL_GPIO_Init+0x2c0>)
 8002048:	4013      	ands	r3, r2
 800204a:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800204c:	683b      	ldr	r3, [r7, #0]
 800204e:	685b      	ldr	r3, [r3, #4]
 8002050:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002054:	2b00      	cmp	r3, #0
 8002056:	d006      	beq.n	8002066 <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002058:	4b18      	ldr	r3, [pc, #96]	@ (80020bc <HAL_GPIO_Init+0x2c0>)
 800205a:	685a      	ldr	r2, [r3, #4]
 800205c:	4917      	ldr	r1, [pc, #92]	@ (80020bc <HAL_GPIO_Init+0x2c0>)
 800205e:	69bb      	ldr	r3, [r7, #24]
 8002060:	4313      	orrs	r3, r2
 8002062:	604b      	str	r3, [r1, #4]
 8002064:	e006      	b.n	8002074 <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002066:	4b15      	ldr	r3, [pc, #84]	@ (80020bc <HAL_GPIO_Init+0x2c0>)
 8002068:	685a      	ldr	r2, [r3, #4]
 800206a:	69bb      	ldr	r3, [r7, #24]
 800206c:	43db      	mvns	r3, r3
 800206e:	4913      	ldr	r1, [pc, #76]	@ (80020bc <HAL_GPIO_Init+0x2c0>)
 8002070:	4013      	ands	r3, r2
 8002072:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002074:	683b      	ldr	r3, [r7, #0]
 8002076:	685b      	ldr	r3, [r3, #4]
 8002078:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800207c:	2b00      	cmp	r3, #0
 800207e:	d01f      	beq.n	80020c0 <HAL_GPIO_Init+0x2c4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002080:	4b0e      	ldr	r3, [pc, #56]	@ (80020bc <HAL_GPIO_Init+0x2c0>)
 8002082:	681a      	ldr	r2, [r3, #0]
 8002084:	490d      	ldr	r1, [pc, #52]	@ (80020bc <HAL_GPIO_Init+0x2c0>)
 8002086:	69bb      	ldr	r3, [r7, #24]
 8002088:	4313      	orrs	r3, r2
 800208a:	600b      	str	r3, [r1, #0]
 800208c:	e01f      	b.n	80020ce <HAL_GPIO_Init+0x2d2>
 800208e:	bf00      	nop
 8002090:	10320000 	.word	0x10320000
 8002094:	10310000 	.word	0x10310000
 8002098:	10220000 	.word	0x10220000
 800209c:	10210000 	.word	0x10210000
 80020a0:	10120000 	.word	0x10120000
 80020a4:	10110000 	.word	0x10110000
 80020a8:	40021000 	.word	0x40021000
 80020ac:	40010000 	.word	0x40010000
 80020b0:	40010800 	.word	0x40010800
 80020b4:	40010c00 	.word	0x40010c00
 80020b8:	40011000 	.word	0x40011000
 80020bc:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80020c0:	4b0b      	ldr	r3, [pc, #44]	@ (80020f0 <HAL_GPIO_Init+0x2f4>)
 80020c2:	681a      	ldr	r2, [r3, #0]
 80020c4:	69bb      	ldr	r3, [r7, #24]
 80020c6:	43db      	mvns	r3, r3
 80020c8:	4909      	ldr	r1, [pc, #36]	@ (80020f0 <HAL_GPIO_Init+0x2f4>)
 80020ca:	4013      	ands	r3, r2
 80020cc:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 80020ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020d0:	3301      	adds	r3, #1
 80020d2:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80020d4:	683b      	ldr	r3, [r7, #0]
 80020d6:	681a      	ldr	r2, [r3, #0]
 80020d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020da:	fa22 f303 	lsr.w	r3, r2, r3
 80020de:	2b00      	cmp	r3, #0
 80020e0:	f47f ae96 	bne.w	8001e10 <HAL_GPIO_Init+0x14>
  }
}
 80020e4:	bf00      	nop
 80020e6:	bf00      	nop
 80020e8:	372c      	adds	r7, #44	@ 0x2c
 80020ea:	46bd      	mov	sp, r7
 80020ec:	bc80      	pop	{r7}
 80020ee:	4770      	bx	lr
 80020f0:	40010400 	.word	0x40010400

080020f4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80020f4:	b480      	push	{r7}
 80020f6:	b085      	sub	sp, #20
 80020f8:	af00      	add	r7, sp, #0
 80020fa:	6078      	str	r0, [r7, #4]
 80020fc:	460b      	mov	r3, r1
 80020fe:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	689a      	ldr	r2, [r3, #8]
 8002104:	887b      	ldrh	r3, [r7, #2]
 8002106:	4013      	ands	r3, r2
 8002108:	2b00      	cmp	r3, #0
 800210a:	d002      	beq.n	8002112 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800210c:	2301      	movs	r3, #1
 800210e:	73fb      	strb	r3, [r7, #15]
 8002110:	e001      	b.n	8002116 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002112:	2300      	movs	r3, #0
 8002114:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002116:	7bfb      	ldrb	r3, [r7, #15]
}
 8002118:	4618      	mov	r0, r3
 800211a:	3714      	adds	r7, #20
 800211c:	46bd      	mov	sp, r7
 800211e:	bc80      	pop	{r7}
 8002120:	4770      	bx	lr

08002122 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002122:	b480      	push	{r7}
 8002124:	b083      	sub	sp, #12
 8002126:	af00      	add	r7, sp, #0
 8002128:	6078      	str	r0, [r7, #4]
 800212a:	460b      	mov	r3, r1
 800212c:	807b      	strh	r3, [r7, #2]
 800212e:	4613      	mov	r3, r2
 8002130:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002132:	787b      	ldrb	r3, [r7, #1]
 8002134:	2b00      	cmp	r3, #0
 8002136:	d003      	beq.n	8002140 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002138:	887a      	ldrh	r2, [r7, #2]
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 800213e:	e003      	b.n	8002148 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002140:	887b      	ldrh	r3, [r7, #2]
 8002142:	041a      	lsls	r2, r3, #16
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	611a      	str	r2, [r3, #16]
}
 8002148:	bf00      	nop
 800214a:	370c      	adds	r7, #12
 800214c:	46bd      	mov	sp, r7
 800214e:	bc80      	pop	{r7}
 8002150:	4770      	bx	lr

08002152 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002152:	b480      	push	{r7}
 8002154:	b085      	sub	sp, #20
 8002156:	af00      	add	r7, sp, #0
 8002158:	6078      	str	r0, [r7, #4]
 800215a:	460b      	mov	r3, r1
 800215c:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	68db      	ldr	r3, [r3, #12]
 8002162:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002164:	887a      	ldrh	r2, [r7, #2]
 8002166:	68fb      	ldr	r3, [r7, #12]
 8002168:	4013      	ands	r3, r2
 800216a:	041a      	lsls	r2, r3, #16
 800216c:	68fb      	ldr	r3, [r7, #12]
 800216e:	43d9      	mvns	r1, r3
 8002170:	887b      	ldrh	r3, [r7, #2]
 8002172:	400b      	ands	r3, r1
 8002174:	431a      	orrs	r2, r3
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	611a      	str	r2, [r3, #16]
}
 800217a:	bf00      	nop
 800217c:	3714      	adds	r7, #20
 800217e:	46bd      	mov	sp, r7
 8002180:	bc80      	pop	{r7}
 8002182:	4770      	bx	lr

08002184 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002184:	b580      	push	{r7, lr}
 8002186:	b086      	sub	sp, #24
 8002188:	af00      	add	r7, sp, #0
 800218a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	2b00      	cmp	r3, #0
 8002190:	d101      	bne.n	8002196 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002192:	2301      	movs	r3, #1
 8002194:	e272      	b.n	800267c <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	f003 0301 	and.w	r3, r3, #1
 800219e:	2b00      	cmp	r3, #0
 80021a0:	f000 8087 	beq.w	80022b2 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80021a4:	4b92      	ldr	r3, [pc, #584]	@ (80023f0 <HAL_RCC_OscConfig+0x26c>)
 80021a6:	685b      	ldr	r3, [r3, #4]
 80021a8:	f003 030c 	and.w	r3, r3, #12
 80021ac:	2b04      	cmp	r3, #4
 80021ae:	d00c      	beq.n	80021ca <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80021b0:	4b8f      	ldr	r3, [pc, #572]	@ (80023f0 <HAL_RCC_OscConfig+0x26c>)
 80021b2:	685b      	ldr	r3, [r3, #4]
 80021b4:	f003 030c 	and.w	r3, r3, #12
 80021b8:	2b08      	cmp	r3, #8
 80021ba:	d112      	bne.n	80021e2 <HAL_RCC_OscConfig+0x5e>
 80021bc:	4b8c      	ldr	r3, [pc, #560]	@ (80023f0 <HAL_RCC_OscConfig+0x26c>)
 80021be:	685b      	ldr	r3, [r3, #4]
 80021c0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80021c4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80021c8:	d10b      	bne.n	80021e2 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80021ca:	4b89      	ldr	r3, [pc, #548]	@ (80023f0 <HAL_RCC_OscConfig+0x26c>)
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80021d2:	2b00      	cmp	r3, #0
 80021d4:	d06c      	beq.n	80022b0 <HAL_RCC_OscConfig+0x12c>
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	685b      	ldr	r3, [r3, #4]
 80021da:	2b00      	cmp	r3, #0
 80021dc:	d168      	bne.n	80022b0 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80021de:	2301      	movs	r3, #1
 80021e0:	e24c      	b.n	800267c <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	685b      	ldr	r3, [r3, #4]
 80021e6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80021ea:	d106      	bne.n	80021fa <HAL_RCC_OscConfig+0x76>
 80021ec:	4b80      	ldr	r3, [pc, #512]	@ (80023f0 <HAL_RCC_OscConfig+0x26c>)
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	4a7f      	ldr	r2, [pc, #508]	@ (80023f0 <HAL_RCC_OscConfig+0x26c>)
 80021f2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80021f6:	6013      	str	r3, [r2, #0]
 80021f8:	e02e      	b.n	8002258 <HAL_RCC_OscConfig+0xd4>
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	685b      	ldr	r3, [r3, #4]
 80021fe:	2b00      	cmp	r3, #0
 8002200:	d10c      	bne.n	800221c <HAL_RCC_OscConfig+0x98>
 8002202:	4b7b      	ldr	r3, [pc, #492]	@ (80023f0 <HAL_RCC_OscConfig+0x26c>)
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	4a7a      	ldr	r2, [pc, #488]	@ (80023f0 <HAL_RCC_OscConfig+0x26c>)
 8002208:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800220c:	6013      	str	r3, [r2, #0]
 800220e:	4b78      	ldr	r3, [pc, #480]	@ (80023f0 <HAL_RCC_OscConfig+0x26c>)
 8002210:	681b      	ldr	r3, [r3, #0]
 8002212:	4a77      	ldr	r2, [pc, #476]	@ (80023f0 <HAL_RCC_OscConfig+0x26c>)
 8002214:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002218:	6013      	str	r3, [r2, #0]
 800221a:	e01d      	b.n	8002258 <HAL_RCC_OscConfig+0xd4>
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	685b      	ldr	r3, [r3, #4]
 8002220:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002224:	d10c      	bne.n	8002240 <HAL_RCC_OscConfig+0xbc>
 8002226:	4b72      	ldr	r3, [pc, #456]	@ (80023f0 <HAL_RCC_OscConfig+0x26c>)
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	4a71      	ldr	r2, [pc, #452]	@ (80023f0 <HAL_RCC_OscConfig+0x26c>)
 800222c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002230:	6013      	str	r3, [r2, #0]
 8002232:	4b6f      	ldr	r3, [pc, #444]	@ (80023f0 <HAL_RCC_OscConfig+0x26c>)
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	4a6e      	ldr	r2, [pc, #440]	@ (80023f0 <HAL_RCC_OscConfig+0x26c>)
 8002238:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800223c:	6013      	str	r3, [r2, #0]
 800223e:	e00b      	b.n	8002258 <HAL_RCC_OscConfig+0xd4>
 8002240:	4b6b      	ldr	r3, [pc, #428]	@ (80023f0 <HAL_RCC_OscConfig+0x26c>)
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	4a6a      	ldr	r2, [pc, #424]	@ (80023f0 <HAL_RCC_OscConfig+0x26c>)
 8002246:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800224a:	6013      	str	r3, [r2, #0]
 800224c:	4b68      	ldr	r3, [pc, #416]	@ (80023f0 <HAL_RCC_OscConfig+0x26c>)
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	4a67      	ldr	r2, [pc, #412]	@ (80023f0 <HAL_RCC_OscConfig+0x26c>)
 8002252:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002256:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	685b      	ldr	r3, [r3, #4]
 800225c:	2b00      	cmp	r3, #0
 800225e:	d013      	beq.n	8002288 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002260:	f7ff fcb4 	bl	8001bcc <HAL_GetTick>
 8002264:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002266:	e008      	b.n	800227a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002268:	f7ff fcb0 	bl	8001bcc <HAL_GetTick>
 800226c:	4602      	mov	r2, r0
 800226e:	693b      	ldr	r3, [r7, #16]
 8002270:	1ad3      	subs	r3, r2, r3
 8002272:	2b64      	cmp	r3, #100	@ 0x64
 8002274:	d901      	bls.n	800227a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002276:	2303      	movs	r3, #3
 8002278:	e200      	b.n	800267c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800227a:	4b5d      	ldr	r3, [pc, #372]	@ (80023f0 <HAL_RCC_OscConfig+0x26c>)
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002282:	2b00      	cmp	r3, #0
 8002284:	d0f0      	beq.n	8002268 <HAL_RCC_OscConfig+0xe4>
 8002286:	e014      	b.n	80022b2 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002288:	f7ff fca0 	bl	8001bcc <HAL_GetTick>
 800228c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800228e:	e008      	b.n	80022a2 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002290:	f7ff fc9c 	bl	8001bcc <HAL_GetTick>
 8002294:	4602      	mov	r2, r0
 8002296:	693b      	ldr	r3, [r7, #16]
 8002298:	1ad3      	subs	r3, r2, r3
 800229a:	2b64      	cmp	r3, #100	@ 0x64
 800229c:	d901      	bls.n	80022a2 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800229e:	2303      	movs	r3, #3
 80022a0:	e1ec      	b.n	800267c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80022a2:	4b53      	ldr	r3, [pc, #332]	@ (80023f0 <HAL_RCC_OscConfig+0x26c>)
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80022aa:	2b00      	cmp	r3, #0
 80022ac:	d1f0      	bne.n	8002290 <HAL_RCC_OscConfig+0x10c>
 80022ae:	e000      	b.n	80022b2 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80022b0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	f003 0302 	and.w	r3, r3, #2
 80022ba:	2b00      	cmp	r3, #0
 80022bc:	d063      	beq.n	8002386 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80022be:	4b4c      	ldr	r3, [pc, #304]	@ (80023f0 <HAL_RCC_OscConfig+0x26c>)
 80022c0:	685b      	ldr	r3, [r3, #4]
 80022c2:	f003 030c 	and.w	r3, r3, #12
 80022c6:	2b00      	cmp	r3, #0
 80022c8:	d00b      	beq.n	80022e2 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80022ca:	4b49      	ldr	r3, [pc, #292]	@ (80023f0 <HAL_RCC_OscConfig+0x26c>)
 80022cc:	685b      	ldr	r3, [r3, #4]
 80022ce:	f003 030c 	and.w	r3, r3, #12
 80022d2:	2b08      	cmp	r3, #8
 80022d4:	d11c      	bne.n	8002310 <HAL_RCC_OscConfig+0x18c>
 80022d6:	4b46      	ldr	r3, [pc, #280]	@ (80023f0 <HAL_RCC_OscConfig+0x26c>)
 80022d8:	685b      	ldr	r3, [r3, #4]
 80022da:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80022de:	2b00      	cmp	r3, #0
 80022e0:	d116      	bne.n	8002310 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80022e2:	4b43      	ldr	r3, [pc, #268]	@ (80023f0 <HAL_RCC_OscConfig+0x26c>)
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	f003 0302 	and.w	r3, r3, #2
 80022ea:	2b00      	cmp	r3, #0
 80022ec:	d005      	beq.n	80022fa <HAL_RCC_OscConfig+0x176>
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	691b      	ldr	r3, [r3, #16]
 80022f2:	2b01      	cmp	r3, #1
 80022f4:	d001      	beq.n	80022fa <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80022f6:	2301      	movs	r3, #1
 80022f8:	e1c0      	b.n	800267c <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80022fa:	4b3d      	ldr	r3, [pc, #244]	@ (80023f0 <HAL_RCC_OscConfig+0x26c>)
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	695b      	ldr	r3, [r3, #20]
 8002306:	00db      	lsls	r3, r3, #3
 8002308:	4939      	ldr	r1, [pc, #228]	@ (80023f0 <HAL_RCC_OscConfig+0x26c>)
 800230a:	4313      	orrs	r3, r2
 800230c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800230e:	e03a      	b.n	8002386 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	691b      	ldr	r3, [r3, #16]
 8002314:	2b00      	cmp	r3, #0
 8002316:	d020      	beq.n	800235a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002318:	4b36      	ldr	r3, [pc, #216]	@ (80023f4 <HAL_RCC_OscConfig+0x270>)
 800231a:	2201      	movs	r2, #1
 800231c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800231e:	f7ff fc55 	bl	8001bcc <HAL_GetTick>
 8002322:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002324:	e008      	b.n	8002338 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002326:	f7ff fc51 	bl	8001bcc <HAL_GetTick>
 800232a:	4602      	mov	r2, r0
 800232c:	693b      	ldr	r3, [r7, #16]
 800232e:	1ad3      	subs	r3, r2, r3
 8002330:	2b02      	cmp	r3, #2
 8002332:	d901      	bls.n	8002338 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002334:	2303      	movs	r3, #3
 8002336:	e1a1      	b.n	800267c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002338:	4b2d      	ldr	r3, [pc, #180]	@ (80023f0 <HAL_RCC_OscConfig+0x26c>)
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	f003 0302 	and.w	r3, r3, #2
 8002340:	2b00      	cmp	r3, #0
 8002342:	d0f0      	beq.n	8002326 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002344:	4b2a      	ldr	r3, [pc, #168]	@ (80023f0 <HAL_RCC_OscConfig+0x26c>)
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	695b      	ldr	r3, [r3, #20]
 8002350:	00db      	lsls	r3, r3, #3
 8002352:	4927      	ldr	r1, [pc, #156]	@ (80023f0 <HAL_RCC_OscConfig+0x26c>)
 8002354:	4313      	orrs	r3, r2
 8002356:	600b      	str	r3, [r1, #0]
 8002358:	e015      	b.n	8002386 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800235a:	4b26      	ldr	r3, [pc, #152]	@ (80023f4 <HAL_RCC_OscConfig+0x270>)
 800235c:	2200      	movs	r2, #0
 800235e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002360:	f7ff fc34 	bl	8001bcc <HAL_GetTick>
 8002364:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002366:	e008      	b.n	800237a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002368:	f7ff fc30 	bl	8001bcc <HAL_GetTick>
 800236c:	4602      	mov	r2, r0
 800236e:	693b      	ldr	r3, [r7, #16]
 8002370:	1ad3      	subs	r3, r2, r3
 8002372:	2b02      	cmp	r3, #2
 8002374:	d901      	bls.n	800237a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8002376:	2303      	movs	r3, #3
 8002378:	e180      	b.n	800267c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800237a:	4b1d      	ldr	r3, [pc, #116]	@ (80023f0 <HAL_RCC_OscConfig+0x26c>)
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	f003 0302 	and.w	r3, r3, #2
 8002382:	2b00      	cmp	r3, #0
 8002384:	d1f0      	bne.n	8002368 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	f003 0308 	and.w	r3, r3, #8
 800238e:	2b00      	cmp	r3, #0
 8002390:	d03a      	beq.n	8002408 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	699b      	ldr	r3, [r3, #24]
 8002396:	2b00      	cmp	r3, #0
 8002398:	d019      	beq.n	80023ce <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800239a:	4b17      	ldr	r3, [pc, #92]	@ (80023f8 <HAL_RCC_OscConfig+0x274>)
 800239c:	2201      	movs	r2, #1
 800239e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80023a0:	f7ff fc14 	bl	8001bcc <HAL_GetTick>
 80023a4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80023a6:	e008      	b.n	80023ba <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80023a8:	f7ff fc10 	bl	8001bcc <HAL_GetTick>
 80023ac:	4602      	mov	r2, r0
 80023ae:	693b      	ldr	r3, [r7, #16]
 80023b0:	1ad3      	subs	r3, r2, r3
 80023b2:	2b02      	cmp	r3, #2
 80023b4:	d901      	bls.n	80023ba <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80023b6:	2303      	movs	r3, #3
 80023b8:	e160      	b.n	800267c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80023ba:	4b0d      	ldr	r3, [pc, #52]	@ (80023f0 <HAL_RCC_OscConfig+0x26c>)
 80023bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80023be:	f003 0302 	and.w	r3, r3, #2
 80023c2:	2b00      	cmp	r3, #0
 80023c4:	d0f0      	beq.n	80023a8 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80023c6:	2001      	movs	r0, #1
 80023c8:	f000 fa9c 	bl	8002904 <RCC_Delay>
 80023cc:	e01c      	b.n	8002408 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80023ce:	4b0a      	ldr	r3, [pc, #40]	@ (80023f8 <HAL_RCC_OscConfig+0x274>)
 80023d0:	2200      	movs	r2, #0
 80023d2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80023d4:	f7ff fbfa 	bl	8001bcc <HAL_GetTick>
 80023d8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80023da:	e00f      	b.n	80023fc <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80023dc:	f7ff fbf6 	bl	8001bcc <HAL_GetTick>
 80023e0:	4602      	mov	r2, r0
 80023e2:	693b      	ldr	r3, [r7, #16]
 80023e4:	1ad3      	subs	r3, r2, r3
 80023e6:	2b02      	cmp	r3, #2
 80023e8:	d908      	bls.n	80023fc <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80023ea:	2303      	movs	r3, #3
 80023ec:	e146      	b.n	800267c <HAL_RCC_OscConfig+0x4f8>
 80023ee:	bf00      	nop
 80023f0:	40021000 	.word	0x40021000
 80023f4:	42420000 	.word	0x42420000
 80023f8:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80023fc:	4b92      	ldr	r3, [pc, #584]	@ (8002648 <HAL_RCC_OscConfig+0x4c4>)
 80023fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002400:	f003 0302 	and.w	r3, r3, #2
 8002404:	2b00      	cmp	r3, #0
 8002406:	d1e9      	bne.n	80023dc <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	f003 0304 	and.w	r3, r3, #4
 8002410:	2b00      	cmp	r3, #0
 8002412:	f000 80a6 	beq.w	8002562 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002416:	2300      	movs	r3, #0
 8002418:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800241a:	4b8b      	ldr	r3, [pc, #556]	@ (8002648 <HAL_RCC_OscConfig+0x4c4>)
 800241c:	69db      	ldr	r3, [r3, #28]
 800241e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002422:	2b00      	cmp	r3, #0
 8002424:	d10d      	bne.n	8002442 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002426:	4b88      	ldr	r3, [pc, #544]	@ (8002648 <HAL_RCC_OscConfig+0x4c4>)
 8002428:	69db      	ldr	r3, [r3, #28]
 800242a:	4a87      	ldr	r2, [pc, #540]	@ (8002648 <HAL_RCC_OscConfig+0x4c4>)
 800242c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002430:	61d3      	str	r3, [r2, #28]
 8002432:	4b85      	ldr	r3, [pc, #532]	@ (8002648 <HAL_RCC_OscConfig+0x4c4>)
 8002434:	69db      	ldr	r3, [r3, #28]
 8002436:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800243a:	60bb      	str	r3, [r7, #8]
 800243c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800243e:	2301      	movs	r3, #1
 8002440:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002442:	4b82      	ldr	r3, [pc, #520]	@ (800264c <HAL_RCC_OscConfig+0x4c8>)
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800244a:	2b00      	cmp	r3, #0
 800244c:	d118      	bne.n	8002480 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800244e:	4b7f      	ldr	r3, [pc, #508]	@ (800264c <HAL_RCC_OscConfig+0x4c8>)
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	4a7e      	ldr	r2, [pc, #504]	@ (800264c <HAL_RCC_OscConfig+0x4c8>)
 8002454:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002458:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800245a:	f7ff fbb7 	bl	8001bcc <HAL_GetTick>
 800245e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002460:	e008      	b.n	8002474 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002462:	f7ff fbb3 	bl	8001bcc <HAL_GetTick>
 8002466:	4602      	mov	r2, r0
 8002468:	693b      	ldr	r3, [r7, #16]
 800246a:	1ad3      	subs	r3, r2, r3
 800246c:	2b64      	cmp	r3, #100	@ 0x64
 800246e:	d901      	bls.n	8002474 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002470:	2303      	movs	r3, #3
 8002472:	e103      	b.n	800267c <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002474:	4b75      	ldr	r3, [pc, #468]	@ (800264c <HAL_RCC_OscConfig+0x4c8>)
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800247c:	2b00      	cmp	r3, #0
 800247e:	d0f0      	beq.n	8002462 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	68db      	ldr	r3, [r3, #12]
 8002484:	2b01      	cmp	r3, #1
 8002486:	d106      	bne.n	8002496 <HAL_RCC_OscConfig+0x312>
 8002488:	4b6f      	ldr	r3, [pc, #444]	@ (8002648 <HAL_RCC_OscConfig+0x4c4>)
 800248a:	6a1b      	ldr	r3, [r3, #32]
 800248c:	4a6e      	ldr	r2, [pc, #440]	@ (8002648 <HAL_RCC_OscConfig+0x4c4>)
 800248e:	f043 0301 	orr.w	r3, r3, #1
 8002492:	6213      	str	r3, [r2, #32]
 8002494:	e02d      	b.n	80024f2 <HAL_RCC_OscConfig+0x36e>
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	68db      	ldr	r3, [r3, #12]
 800249a:	2b00      	cmp	r3, #0
 800249c:	d10c      	bne.n	80024b8 <HAL_RCC_OscConfig+0x334>
 800249e:	4b6a      	ldr	r3, [pc, #424]	@ (8002648 <HAL_RCC_OscConfig+0x4c4>)
 80024a0:	6a1b      	ldr	r3, [r3, #32]
 80024a2:	4a69      	ldr	r2, [pc, #420]	@ (8002648 <HAL_RCC_OscConfig+0x4c4>)
 80024a4:	f023 0301 	bic.w	r3, r3, #1
 80024a8:	6213      	str	r3, [r2, #32]
 80024aa:	4b67      	ldr	r3, [pc, #412]	@ (8002648 <HAL_RCC_OscConfig+0x4c4>)
 80024ac:	6a1b      	ldr	r3, [r3, #32]
 80024ae:	4a66      	ldr	r2, [pc, #408]	@ (8002648 <HAL_RCC_OscConfig+0x4c4>)
 80024b0:	f023 0304 	bic.w	r3, r3, #4
 80024b4:	6213      	str	r3, [r2, #32]
 80024b6:	e01c      	b.n	80024f2 <HAL_RCC_OscConfig+0x36e>
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	68db      	ldr	r3, [r3, #12]
 80024bc:	2b05      	cmp	r3, #5
 80024be:	d10c      	bne.n	80024da <HAL_RCC_OscConfig+0x356>
 80024c0:	4b61      	ldr	r3, [pc, #388]	@ (8002648 <HAL_RCC_OscConfig+0x4c4>)
 80024c2:	6a1b      	ldr	r3, [r3, #32]
 80024c4:	4a60      	ldr	r2, [pc, #384]	@ (8002648 <HAL_RCC_OscConfig+0x4c4>)
 80024c6:	f043 0304 	orr.w	r3, r3, #4
 80024ca:	6213      	str	r3, [r2, #32]
 80024cc:	4b5e      	ldr	r3, [pc, #376]	@ (8002648 <HAL_RCC_OscConfig+0x4c4>)
 80024ce:	6a1b      	ldr	r3, [r3, #32]
 80024d0:	4a5d      	ldr	r2, [pc, #372]	@ (8002648 <HAL_RCC_OscConfig+0x4c4>)
 80024d2:	f043 0301 	orr.w	r3, r3, #1
 80024d6:	6213      	str	r3, [r2, #32]
 80024d8:	e00b      	b.n	80024f2 <HAL_RCC_OscConfig+0x36e>
 80024da:	4b5b      	ldr	r3, [pc, #364]	@ (8002648 <HAL_RCC_OscConfig+0x4c4>)
 80024dc:	6a1b      	ldr	r3, [r3, #32]
 80024de:	4a5a      	ldr	r2, [pc, #360]	@ (8002648 <HAL_RCC_OscConfig+0x4c4>)
 80024e0:	f023 0301 	bic.w	r3, r3, #1
 80024e4:	6213      	str	r3, [r2, #32]
 80024e6:	4b58      	ldr	r3, [pc, #352]	@ (8002648 <HAL_RCC_OscConfig+0x4c4>)
 80024e8:	6a1b      	ldr	r3, [r3, #32]
 80024ea:	4a57      	ldr	r2, [pc, #348]	@ (8002648 <HAL_RCC_OscConfig+0x4c4>)
 80024ec:	f023 0304 	bic.w	r3, r3, #4
 80024f0:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	68db      	ldr	r3, [r3, #12]
 80024f6:	2b00      	cmp	r3, #0
 80024f8:	d015      	beq.n	8002526 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80024fa:	f7ff fb67 	bl	8001bcc <HAL_GetTick>
 80024fe:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002500:	e00a      	b.n	8002518 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002502:	f7ff fb63 	bl	8001bcc <HAL_GetTick>
 8002506:	4602      	mov	r2, r0
 8002508:	693b      	ldr	r3, [r7, #16]
 800250a:	1ad3      	subs	r3, r2, r3
 800250c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002510:	4293      	cmp	r3, r2
 8002512:	d901      	bls.n	8002518 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002514:	2303      	movs	r3, #3
 8002516:	e0b1      	b.n	800267c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002518:	4b4b      	ldr	r3, [pc, #300]	@ (8002648 <HAL_RCC_OscConfig+0x4c4>)
 800251a:	6a1b      	ldr	r3, [r3, #32]
 800251c:	f003 0302 	and.w	r3, r3, #2
 8002520:	2b00      	cmp	r3, #0
 8002522:	d0ee      	beq.n	8002502 <HAL_RCC_OscConfig+0x37e>
 8002524:	e014      	b.n	8002550 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002526:	f7ff fb51 	bl	8001bcc <HAL_GetTick>
 800252a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800252c:	e00a      	b.n	8002544 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800252e:	f7ff fb4d 	bl	8001bcc <HAL_GetTick>
 8002532:	4602      	mov	r2, r0
 8002534:	693b      	ldr	r3, [r7, #16]
 8002536:	1ad3      	subs	r3, r2, r3
 8002538:	f241 3288 	movw	r2, #5000	@ 0x1388
 800253c:	4293      	cmp	r3, r2
 800253e:	d901      	bls.n	8002544 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002540:	2303      	movs	r3, #3
 8002542:	e09b      	b.n	800267c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002544:	4b40      	ldr	r3, [pc, #256]	@ (8002648 <HAL_RCC_OscConfig+0x4c4>)
 8002546:	6a1b      	ldr	r3, [r3, #32]
 8002548:	f003 0302 	and.w	r3, r3, #2
 800254c:	2b00      	cmp	r3, #0
 800254e:	d1ee      	bne.n	800252e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002550:	7dfb      	ldrb	r3, [r7, #23]
 8002552:	2b01      	cmp	r3, #1
 8002554:	d105      	bne.n	8002562 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002556:	4b3c      	ldr	r3, [pc, #240]	@ (8002648 <HAL_RCC_OscConfig+0x4c4>)
 8002558:	69db      	ldr	r3, [r3, #28]
 800255a:	4a3b      	ldr	r2, [pc, #236]	@ (8002648 <HAL_RCC_OscConfig+0x4c4>)
 800255c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002560:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	69db      	ldr	r3, [r3, #28]
 8002566:	2b00      	cmp	r3, #0
 8002568:	f000 8087 	beq.w	800267a <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800256c:	4b36      	ldr	r3, [pc, #216]	@ (8002648 <HAL_RCC_OscConfig+0x4c4>)
 800256e:	685b      	ldr	r3, [r3, #4]
 8002570:	f003 030c 	and.w	r3, r3, #12
 8002574:	2b08      	cmp	r3, #8
 8002576:	d061      	beq.n	800263c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	69db      	ldr	r3, [r3, #28]
 800257c:	2b02      	cmp	r3, #2
 800257e:	d146      	bne.n	800260e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002580:	4b33      	ldr	r3, [pc, #204]	@ (8002650 <HAL_RCC_OscConfig+0x4cc>)
 8002582:	2200      	movs	r2, #0
 8002584:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002586:	f7ff fb21 	bl	8001bcc <HAL_GetTick>
 800258a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800258c:	e008      	b.n	80025a0 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800258e:	f7ff fb1d 	bl	8001bcc <HAL_GetTick>
 8002592:	4602      	mov	r2, r0
 8002594:	693b      	ldr	r3, [r7, #16]
 8002596:	1ad3      	subs	r3, r2, r3
 8002598:	2b02      	cmp	r3, #2
 800259a:	d901      	bls.n	80025a0 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 800259c:	2303      	movs	r3, #3
 800259e:	e06d      	b.n	800267c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80025a0:	4b29      	ldr	r3, [pc, #164]	@ (8002648 <HAL_RCC_OscConfig+0x4c4>)
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80025a8:	2b00      	cmp	r3, #0
 80025aa:	d1f0      	bne.n	800258e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	6a1b      	ldr	r3, [r3, #32]
 80025b0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80025b4:	d108      	bne.n	80025c8 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80025b6:	4b24      	ldr	r3, [pc, #144]	@ (8002648 <HAL_RCC_OscConfig+0x4c4>)
 80025b8:	685b      	ldr	r3, [r3, #4]
 80025ba:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	689b      	ldr	r3, [r3, #8]
 80025c2:	4921      	ldr	r1, [pc, #132]	@ (8002648 <HAL_RCC_OscConfig+0x4c4>)
 80025c4:	4313      	orrs	r3, r2
 80025c6:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80025c8:	4b1f      	ldr	r3, [pc, #124]	@ (8002648 <HAL_RCC_OscConfig+0x4c4>)
 80025ca:	685b      	ldr	r3, [r3, #4]
 80025cc:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	6a19      	ldr	r1, [r3, #32]
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80025d8:	430b      	orrs	r3, r1
 80025da:	491b      	ldr	r1, [pc, #108]	@ (8002648 <HAL_RCC_OscConfig+0x4c4>)
 80025dc:	4313      	orrs	r3, r2
 80025de:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80025e0:	4b1b      	ldr	r3, [pc, #108]	@ (8002650 <HAL_RCC_OscConfig+0x4cc>)
 80025e2:	2201      	movs	r2, #1
 80025e4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80025e6:	f7ff faf1 	bl	8001bcc <HAL_GetTick>
 80025ea:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80025ec:	e008      	b.n	8002600 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80025ee:	f7ff faed 	bl	8001bcc <HAL_GetTick>
 80025f2:	4602      	mov	r2, r0
 80025f4:	693b      	ldr	r3, [r7, #16]
 80025f6:	1ad3      	subs	r3, r2, r3
 80025f8:	2b02      	cmp	r3, #2
 80025fa:	d901      	bls.n	8002600 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80025fc:	2303      	movs	r3, #3
 80025fe:	e03d      	b.n	800267c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002600:	4b11      	ldr	r3, [pc, #68]	@ (8002648 <HAL_RCC_OscConfig+0x4c4>)
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002608:	2b00      	cmp	r3, #0
 800260a:	d0f0      	beq.n	80025ee <HAL_RCC_OscConfig+0x46a>
 800260c:	e035      	b.n	800267a <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800260e:	4b10      	ldr	r3, [pc, #64]	@ (8002650 <HAL_RCC_OscConfig+0x4cc>)
 8002610:	2200      	movs	r2, #0
 8002612:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002614:	f7ff fada 	bl	8001bcc <HAL_GetTick>
 8002618:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800261a:	e008      	b.n	800262e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800261c:	f7ff fad6 	bl	8001bcc <HAL_GetTick>
 8002620:	4602      	mov	r2, r0
 8002622:	693b      	ldr	r3, [r7, #16]
 8002624:	1ad3      	subs	r3, r2, r3
 8002626:	2b02      	cmp	r3, #2
 8002628:	d901      	bls.n	800262e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800262a:	2303      	movs	r3, #3
 800262c:	e026      	b.n	800267c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800262e:	4b06      	ldr	r3, [pc, #24]	@ (8002648 <HAL_RCC_OscConfig+0x4c4>)
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002636:	2b00      	cmp	r3, #0
 8002638:	d1f0      	bne.n	800261c <HAL_RCC_OscConfig+0x498>
 800263a:	e01e      	b.n	800267a <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	69db      	ldr	r3, [r3, #28]
 8002640:	2b01      	cmp	r3, #1
 8002642:	d107      	bne.n	8002654 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8002644:	2301      	movs	r3, #1
 8002646:	e019      	b.n	800267c <HAL_RCC_OscConfig+0x4f8>
 8002648:	40021000 	.word	0x40021000
 800264c:	40007000 	.word	0x40007000
 8002650:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002654:	4b0b      	ldr	r3, [pc, #44]	@ (8002684 <HAL_RCC_OscConfig+0x500>)
 8002656:	685b      	ldr	r3, [r3, #4]
 8002658:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800265a:	68fb      	ldr	r3, [r7, #12]
 800265c:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	6a1b      	ldr	r3, [r3, #32]
 8002664:	429a      	cmp	r2, r3
 8002666:	d106      	bne.n	8002676 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002668:	68fb      	ldr	r3, [r7, #12]
 800266a:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002672:	429a      	cmp	r2, r3
 8002674:	d001      	beq.n	800267a <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8002676:	2301      	movs	r3, #1
 8002678:	e000      	b.n	800267c <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 800267a:	2300      	movs	r3, #0
}
 800267c:	4618      	mov	r0, r3
 800267e:	3718      	adds	r7, #24
 8002680:	46bd      	mov	sp, r7
 8002682:	bd80      	pop	{r7, pc}
 8002684:	40021000 	.word	0x40021000

08002688 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002688:	b580      	push	{r7, lr}
 800268a:	b084      	sub	sp, #16
 800268c:	af00      	add	r7, sp, #0
 800268e:	6078      	str	r0, [r7, #4]
 8002690:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	2b00      	cmp	r3, #0
 8002696:	d101      	bne.n	800269c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002698:	2301      	movs	r3, #1
 800269a:	e0d0      	b.n	800283e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800269c:	4b6a      	ldr	r3, [pc, #424]	@ (8002848 <HAL_RCC_ClockConfig+0x1c0>)
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	f003 0307 	and.w	r3, r3, #7
 80026a4:	683a      	ldr	r2, [r7, #0]
 80026a6:	429a      	cmp	r2, r3
 80026a8:	d910      	bls.n	80026cc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80026aa:	4b67      	ldr	r3, [pc, #412]	@ (8002848 <HAL_RCC_ClockConfig+0x1c0>)
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	f023 0207 	bic.w	r2, r3, #7
 80026b2:	4965      	ldr	r1, [pc, #404]	@ (8002848 <HAL_RCC_ClockConfig+0x1c0>)
 80026b4:	683b      	ldr	r3, [r7, #0]
 80026b6:	4313      	orrs	r3, r2
 80026b8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80026ba:	4b63      	ldr	r3, [pc, #396]	@ (8002848 <HAL_RCC_ClockConfig+0x1c0>)
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	f003 0307 	and.w	r3, r3, #7
 80026c2:	683a      	ldr	r2, [r7, #0]
 80026c4:	429a      	cmp	r2, r3
 80026c6:	d001      	beq.n	80026cc <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80026c8:	2301      	movs	r3, #1
 80026ca:	e0b8      	b.n	800283e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	f003 0302 	and.w	r3, r3, #2
 80026d4:	2b00      	cmp	r3, #0
 80026d6:	d020      	beq.n	800271a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	f003 0304 	and.w	r3, r3, #4
 80026e0:	2b00      	cmp	r3, #0
 80026e2:	d005      	beq.n	80026f0 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80026e4:	4b59      	ldr	r3, [pc, #356]	@ (800284c <HAL_RCC_ClockConfig+0x1c4>)
 80026e6:	685b      	ldr	r3, [r3, #4]
 80026e8:	4a58      	ldr	r2, [pc, #352]	@ (800284c <HAL_RCC_ClockConfig+0x1c4>)
 80026ea:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80026ee:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	f003 0308 	and.w	r3, r3, #8
 80026f8:	2b00      	cmp	r3, #0
 80026fa:	d005      	beq.n	8002708 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80026fc:	4b53      	ldr	r3, [pc, #332]	@ (800284c <HAL_RCC_ClockConfig+0x1c4>)
 80026fe:	685b      	ldr	r3, [r3, #4]
 8002700:	4a52      	ldr	r2, [pc, #328]	@ (800284c <HAL_RCC_ClockConfig+0x1c4>)
 8002702:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8002706:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002708:	4b50      	ldr	r3, [pc, #320]	@ (800284c <HAL_RCC_ClockConfig+0x1c4>)
 800270a:	685b      	ldr	r3, [r3, #4]
 800270c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	689b      	ldr	r3, [r3, #8]
 8002714:	494d      	ldr	r1, [pc, #308]	@ (800284c <HAL_RCC_ClockConfig+0x1c4>)
 8002716:	4313      	orrs	r3, r2
 8002718:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	f003 0301 	and.w	r3, r3, #1
 8002722:	2b00      	cmp	r3, #0
 8002724:	d040      	beq.n	80027a8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	685b      	ldr	r3, [r3, #4]
 800272a:	2b01      	cmp	r3, #1
 800272c:	d107      	bne.n	800273e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800272e:	4b47      	ldr	r3, [pc, #284]	@ (800284c <HAL_RCC_ClockConfig+0x1c4>)
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002736:	2b00      	cmp	r3, #0
 8002738:	d115      	bne.n	8002766 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800273a:	2301      	movs	r3, #1
 800273c:	e07f      	b.n	800283e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	685b      	ldr	r3, [r3, #4]
 8002742:	2b02      	cmp	r3, #2
 8002744:	d107      	bne.n	8002756 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002746:	4b41      	ldr	r3, [pc, #260]	@ (800284c <HAL_RCC_ClockConfig+0x1c4>)
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800274e:	2b00      	cmp	r3, #0
 8002750:	d109      	bne.n	8002766 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002752:	2301      	movs	r3, #1
 8002754:	e073      	b.n	800283e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002756:	4b3d      	ldr	r3, [pc, #244]	@ (800284c <HAL_RCC_ClockConfig+0x1c4>)
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	f003 0302 	and.w	r3, r3, #2
 800275e:	2b00      	cmp	r3, #0
 8002760:	d101      	bne.n	8002766 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002762:	2301      	movs	r3, #1
 8002764:	e06b      	b.n	800283e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002766:	4b39      	ldr	r3, [pc, #228]	@ (800284c <HAL_RCC_ClockConfig+0x1c4>)
 8002768:	685b      	ldr	r3, [r3, #4]
 800276a:	f023 0203 	bic.w	r2, r3, #3
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	685b      	ldr	r3, [r3, #4]
 8002772:	4936      	ldr	r1, [pc, #216]	@ (800284c <HAL_RCC_ClockConfig+0x1c4>)
 8002774:	4313      	orrs	r3, r2
 8002776:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002778:	f7ff fa28 	bl	8001bcc <HAL_GetTick>
 800277c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800277e:	e00a      	b.n	8002796 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002780:	f7ff fa24 	bl	8001bcc <HAL_GetTick>
 8002784:	4602      	mov	r2, r0
 8002786:	68fb      	ldr	r3, [r7, #12]
 8002788:	1ad3      	subs	r3, r2, r3
 800278a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800278e:	4293      	cmp	r3, r2
 8002790:	d901      	bls.n	8002796 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002792:	2303      	movs	r3, #3
 8002794:	e053      	b.n	800283e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002796:	4b2d      	ldr	r3, [pc, #180]	@ (800284c <HAL_RCC_ClockConfig+0x1c4>)
 8002798:	685b      	ldr	r3, [r3, #4]
 800279a:	f003 020c 	and.w	r2, r3, #12
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	685b      	ldr	r3, [r3, #4]
 80027a2:	009b      	lsls	r3, r3, #2
 80027a4:	429a      	cmp	r2, r3
 80027a6:	d1eb      	bne.n	8002780 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80027a8:	4b27      	ldr	r3, [pc, #156]	@ (8002848 <HAL_RCC_ClockConfig+0x1c0>)
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	f003 0307 	and.w	r3, r3, #7
 80027b0:	683a      	ldr	r2, [r7, #0]
 80027b2:	429a      	cmp	r2, r3
 80027b4:	d210      	bcs.n	80027d8 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80027b6:	4b24      	ldr	r3, [pc, #144]	@ (8002848 <HAL_RCC_ClockConfig+0x1c0>)
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	f023 0207 	bic.w	r2, r3, #7
 80027be:	4922      	ldr	r1, [pc, #136]	@ (8002848 <HAL_RCC_ClockConfig+0x1c0>)
 80027c0:	683b      	ldr	r3, [r7, #0]
 80027c2:	4313      	orrs	r3, r2
 80027c4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80027c6:	4b20      	ldr	r3, [pc, #128]	@ (8002848 <HAL_RCC_ClockConfig+0x1c0>)
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	f003 0307 	and.w	r3, r3, #7
 80027ce:	683a      	ldr	r2, [r7, #0]
 80027d0:	429a      	cmp	r2, r3
 80027d2:	d001      	beq.n	80027d8 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80027d4:	2301      	movs	r3, #1
 80027d6:	e032      	b.n	800283e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	f003 0304 	and.w	r3, r3, #4
 80027e0:	2b00      	cmp	r3, #0
 80027e2:	d008      	beq.n	80027f6 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80027e4:	4b19      	ldr	r3, [pc, #100]	@ (800284c <HAL_RCC_ClockConfig+0x1c4>)
 80027e6:	685b      	ldr	r3, [r3, #4]
 80027e8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	68db      	ldr	r3, [r3, #12]
 80027f0:	4916      	ldr	r1, [pc, #88]	@ (800284c <HAL_RCC_ClockConfig+0x1c4>)
 80027f2:	4313      	orrs	r3, r2
 80027f4:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	f003 0308 	and.w	r3, r3, #8
 80027fe:	2b00      	cmp	r3, #0
 8002800:	d009      	beq.n	8002816 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002802:	4b12      	ldr	r3, [pc, #72]	@ (800284c <HAL_RCC_ClockConfig+0x1c4>)
 8002804:	685b      	ldr	r3, [r3, #4]
 8002806:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	691b      	ldr	r3, [r3, #16]
 800280e:	00db      	lsls	r3, r3, #3
 8002810:	490e      	ldr	r1, [pc, #56]	@ (800284c <HAL_RCC_ClockConfig+0x1c4>)
 8002812:	4313      	orrs	r3, r2
 8002814:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002816:	f000 f821 	bl	800285c <HAL_RCC_GetSysClockFreq>
 800281a:	4602      	mov	r2, r0
 800281c:	4b0b      	ldr	r3, [pc, #44]	@ (800284c <HAL_RCC_ClockConfig+0x1c4>)
 800281e:	685b      	ldr	r3, [r3, #4]
 8002820:	091b      	lsrs	r3, r3, #4
 8002822:	f003 030f 	and.w	r3, r3, #15
 8002826:	490a      	ldr	r1, [pc, #40]	@ (8002850 <HAL_RCC_ClockConfig+0x1c8>)
 8002828:	5ccb      	ldrb	r3, [r1, r3]
 800282a:	fa22 f303 	lsr.w	r3, r2, r3
 800282e:	4a09      	ldr	r2, [pc, #36]	@ (8002854 <HAL_RCC_ClockConfig+0x1cc>)
 8002830:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002832:	4b09      	ldr	r3, [pc, #36]	@ (8002858 <HAL_RCC_ClockConfig+0x1d0>)
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	4618      	mov	r0, r3
 8002838:	f7ff f986 	bl	8001b48 <HAL_InitTick>

  return HAL_OK;
 800283c:	2300      	movs	r3, #0
}
 800283e:	4618      	mov	r0, r3
 8002840:	3710      	adds	r7, #16
 8002842:	46bd      	mov	sp, r7
 8002844:	bd80      	pop	{r7, pc}
 8002846:	bf00      	nop
 8002848:	40022000 	.word	0x40022000
 800284c:	40021000 	.word	0x40021000
 8002850:	08003168 	.word	0x08003168
 8002854:	2000008c 	.word	0x2000008c
 8002858:	20000090 	.word	0x20000090

0800285c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800285c:	b480      	push	{r7}
 800285e:	b087      	sub	sp, #28
 8002860:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002862:	2300      	movs	r3, #0
 8002864:	60fb      	str	r3, [r7, #12]
 8002866:	2300      	movs	r3, #0
 8002868:	60bb      	str	r3, [r7, #8]
 800286a:	2300      	movs	r3, #0
 800286c:	617b      	str	r3, [r7, #20]
 800286e:	2300      	movs	r3, #0
 8002870:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8002872:	2300      	movs	r3, #0
 8002874:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002876:	4b1e      	ldr	r3, [pc, #120]	@ (80028f0 <HAL_RCC_GetSysClockFreq+0x94>)
 8002878:	685b      	ldr	r3, [r3, #4]
 800287a:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800287c:	68fb      	ldr	r3, [r7, #12]
 800287e:	f003 030c 	and.w	r3, r3, #12
 8002882:	2b04      	cmp	r3, #4
 8002884:	d002      	beq.n	800288c <HAL_RCC_GetSysClockFreq+0x30>
 8002886:	2b08      	cmp	r3, #8
 8002888:	d003      	beq.n	8002892 <HAL_RCC_GetSysClockFreq+0x36>
 800288a:	e027      	b.n	80028dc <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800288c:	4b19      	ldr	r3, [pc, #100]	@ (80028f4 <HAL_RCC_GetSysClockFreq+0x98>)
 800288e:	613b      	str	r3, [r7, #16]
      break;
 8002890:	e027      	b.n	80028e2 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002892:	68fb      	ldr	r3, [r7, #12]
 8002894:	0c9b      	lsrs	r3, r3, #18
 8002896:	f003 030f 	and.w	r3, r3, #15
 800289a:	4a17      	ldr	r2, [pc, #92]	@ (80028f8 <HAL_RCC_GetSysClockFreq+0x9c>)
 800289c:	5cd3      	ldrb	r3, [r2, r3]
 800289e:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80028a0:	68fb      	ldr	r3, [r7, #12]
 80028a2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80028a6:	2b00      	cmp	r3, #0
 80028a8:	d010      	beq.n	80028cc <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80028aa:	4b11      	ldr	r3, [pc, #68]	@ (80028f0 <HAL_RCC_GetSysClockFreq+0x94>)
 80028ac:	685b      	ldr	r3, [r3, #4]
 80028ae:	0c5b      	lsrs	r3, r3, #17
 80028b0:	f003 0301 	and.w	r3, r3, #1
 80028b4:	4a11      	ldr	r2, [pc, #68]	@ (80028fc <HAL_RCC_GetSysClockFreq+0xa0>)
 80028b6:	5cd3      	ldrb	r3, [r2, r3]
 80028b8:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	4a0d      	ldr	r2, [pc, #52]	@ (80028f4 <HAL_RCC_GetSysClockFreq+0x98>)
 80028be:	fb03 f202 	mul.w	r2, r3, r2
 80028c2:	68bb      	ldr	r3, [r7, #8]
 80028c4:	fbb2 f3f3 	udiv	r3, r2, r3
 80028c8:	617b      	str	r3, [r7, #20]
 80028ca:	e004      	b.n	80028d6 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	4a0c      	ldr	r2, [pc, #48]	@ (8002900 <HAL_RCC_GetSysClockFreq+0xa4>)
 80028d0:	fb02 f303 	mul.w	r3, r2, r3
 80028d4:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 80028d6:	697b      	ldr	r3, [r7, #20]
 80028d8:	613b      	str	r3, [r7, #16]
      break;
 80028da:	e002      	b.n	80028e2 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80028dc:	4b05      	ldr	r3, [pc, #20]	@ (80028f4 <HAL_RCC_GetSysClockFreq+0x98>)
 80028de:	613b      	str	r3, [r7, #16]
      break;
 80028e0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80028e2:	693b      	ldr	r3, [r7, #16]
}
 80028e4:	4618      	mov	r0, r3
 80028e6:	371c      	adds	r7, #28
 80028e8:	46bd      	mov	sp, r7
 80028ea:	bc80      	pop	{r7}
 80028ec:	4770      	bx	lr
 80028ee:	bf00      	nop
 80028f0:	40021000 	.word	0x40021000
 80028f4:	007a1200 	.word	0x007a1200
 80028f8:	08003178 	.word	0x08003178
 80028fc:	08003188 	.word	0x08003188
 8002900:	003d0900 	.word	0x003d0900

08002904 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002904:	b480      	push	{r7}
 8002906:	b085      	sub	sp, #20
 8002908:	af00      	add	r7, sp, #0
 800290a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 800290c:	4b0a      	ldr	r3, [pc, #40]	@ (8002938 <RCC_Delay+0x34>)
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	4a0a      	ldr	r2, [pc, #40]	@ (800293c <RCC_Delay+0x38>)
 8002912:	fba2 2303 	umull	r2, r3, r2, r3
 8002916:	0a5b      	lsrs	r3, r3, #9
 8002918:	687a      	ldr	r2, [r7, #4]
 800291a:	fb02 f303 	mul.w	r3, r2, r3
 800291e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002920:	bf00      	nop
  }
  while (Delay --);
 8002922:	68fb      	ldr	r3, [r7, #12]
 8002924:	1e5a      	subs	r2, r3, #1
 8002926:	60fa      	str	r2, [r7, #12]
 8002928:	2b00      	cmp	r3, #0
 800292a:	d1f9      	bne.n	8002920 <RCC_Delay+0x1c>
}
 800292c:	bf00      	nop
 800292e:	bf00      	nop
 8002930:	3714      	adds	r7, #20
 8002932:	46bd      	mov	sp, r7
 8002934:	bc80      	pop	{r7}
 8002936:	4770      	bx	lr
 8002938:	2000008c 	.word	0x2000008c
 800293c:	10624dd3 	.word	0x10624dd3

08002940 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002940:	b580      	push	{r7, lr}
 8002942:	b082      	sub	sp, #8
 8002944:	af00      	add	r7, sp, #0
 8002946:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	2b00      	cmp	r3, #0
 800294c:	d101      	bne.n	8002952 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800294e:	2301      	movs	r3, #1
 8002950:	e041      	b.n	80029d6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002958:	b2db      	uxtb	r3, r3
 800295a:	2b00      	cmp	r3, #0
 800295c:	d106      	bne.n	800296c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	2200      	movs	r2, #0
 8002962:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002966:	6878      	ldr	r0, [r7, #4]
 8002968:	f7fe fc14 	bl	8001194 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	2202      	movs	r2, #2
 8002970:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	681a      	ldr	r2, [r3, #0]
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	3304      	adds	r3, #4
 800297c:	4619      	mov	r1, r3
 800297e:	4610      	mov	r0, r2
 8002980:	f000 fa56 	bl	8002e30 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	2201      	movs	r2, #1
 8002988:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	2201      	movs	r2, #1
 8002990:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	2201      	movs	r2, #1
 8002998:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	2201      	movs	r2, #1
 80029a0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	2201      	movs	r2, #1
 80029a8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	2201      	movs	r2, #1
 80029b0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	2201      	movs	r2, #1
 80029b8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	2201      	movs	r2, #1
 80029c0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	2201      	movs	r2, #1
 80029c8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	2201      	movs	r2, #1
 80029d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80029d4:	2300      	movs	r3, #0
}
 80029d6:	4618      	mov	r0, r3
 80029d8:	3708      	adds	r7, #8
 80029da:	46bd      	mov	sp, r7
 80029dc:	bd80      	pop	{r7, pc}
	...

080029e0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80029e0:	b480      	push	{r7}
 80029e2:	b085      	sub	sp, #20
 80029e4:	af00      	add	r7, sp, #0
 80029e6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80029ee:	b2db      	uxtb	r3, r3
 80029f0:	2b01      	cmp	r3, #1
 80029f2:	d001      	beq.n	80029f8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80029f4:	2301      	movs	r3, #1
 80029f6:	e035      	b.n	8002a64 <HAL_TIM_Base_Start_IT+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	2202      	movs	r2, #2
 80029fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	68da      	ldr	r2, [r3, #12]
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	f042 0201 	orr.w	r2, r2, #1
 8002a0e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	4a16      	ldr	r2, [pc, #88]	@ (8002a70 <HAL_TIM_Base_Start_IT+0x90>)
 8002a16:	4293      	cmp	r3, r2
 8002a18:	d009      	beq.n	8002a2e <HAL_TIM_Base_Start_IT+0x4e>
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002a22:	d004      	beq.n	8002a2e <HAL_TIM_Base_Start_IT+0x4e>
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	4a12      	ldr	r2, [pc, #72]	@ (8002a74 <HAL_TIM_Base_Start_IT+0x94>)
 8002a2a:	4293      	cmp	r3, r2
 8002a2c:	d111      	bne.n	8002a52 <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	689b      	ldr	r3, [r3, #8]
 8002a34:	f003 0307 	and.w	r3, r3, #7
 8002a38:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002a3a:	68fb      	ldr	r3, [r7, #12]
 8002a3c:	2b06      	cmp	r3, #6
 8002a3e:	d010      	beq.n	8002a62 <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	681a      	ldr	r2, [r3, #0]
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	f042 0201 	orr.w	r2, r2, #1
 8002a4e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002a50:	e007      	b.n	8002a62 <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	681a      	ldr	r2, [r3, #0]
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	f042 0201 	orr.w	r2, r2, #1
 8002a60:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002a62:	2300      	movs	r3, #0
}
 8002a64:	4618      	mov	r0, r3
 8002a66:	3714      	adds	r7, #20
 8002a68:	46bd      	mov	sp, r7
 8002a6a:	bc80      	pop	{r7}
 8002a6c:	4770      	bx	lr
 8002a6e:	bf00      	nop
 8002a70:	40012c00 	.word	0x40012c00
 8002a74:	40000400 	.word	0x40000400

08002a78 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002a78:	b580      	push	{r7, lr}
 8002a7a:	b084      	sub	sp, #16
 8002a7c:	af00      	add	r7, sp, #0
 8002a7e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	68db      	ldr	r3, [r3, #12]
 8002a86:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	691b      	ldr	r3, [r3, #16]
 8002a8e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8002a90:	68bb      	ldr	r3, [r7, #8]
 8002a92:	f003 0302 	and.w	r3, r3, #2
 8002a96:	2b00      	cmp	r3, #0
 8002a98:	d020      	beq.n	8002adc <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8002a9a:	68fb      	ldr	r3, [r7, #12]
 8002a9c:	f003 0302 	and.w	r3, r3, #2
 8002aa0:	2b00      	cmp	r3, #0
 8002aa2:	d01b      	beq.n	8002adc <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	f06f 0202 	mvn.w	r2, #2
 8002aac:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	2201      	movs	r2, #1
 8002ab2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	699b      	ldr	r3, [r3, #24]
 8002aba:	f003 0303 	and.w	r3, r3, #3
 8002abe:	2b00      	cmp	r3, #0
 8002ac0:	d003      	beq.n	8002aca <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002ac2:	6878      	ldr	r0, [r7, #4]
 8002ac4:	f000 f998 	bl	8002df8 <HAL_TIM_IC_CaptureCallback>
 8002ac8:	e005      	b.n	8002ad6 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002aca:	6878      	ldr	r0, [r7, #4]
 8002acc:	f000 f98b 	bl	8002de6 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002ad0:	6878      	ldr	r0, [r7, #4]
 8002ad2:	f000 f99a 	bl	8002e0a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	2200      	movs	r2, #0
 8002ada:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8002adc:	68bb      	ldr	r3, [r7, #8]
 8002ade:	f003 0304 	and.w	r3, r3, #4
 8002ae2:	2b00      	cmp	r3, #0
 8002ae4:	d020      	beq.n	8002b28 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8002ae6:	68fb      	ldr	r3, [r7, #12]
 8002ae8:	f003 0304 	and.w	r3, r3, #4
 8002aec:	2b00      	cmp	r3, #0
 8002aee:	d01b      	beq.n	8002b28 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	f06f 0204 	mvn.w	r2, #4
 8002af8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	2202      	movs	r2, #2
 8002afe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	699b      	ldr	r3, [r3, #24]
 8002b06:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002b0a:	2b00      	cmp	r3, #0
 8002b0c:	d003      	beq.n	8002b16 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002b0e:	6878      	ldr	r0, [r7, #4]
 8002b10:	f000 f972 	bl	8002df8 <HAL_TIM_IC_CaptureCallback>
 8002b14:	e005      	b.n	8002b22 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002b16:	6878      	ldr	r0, [r7, #4]
 8002b18:	f000 f965 	bl	8002de6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002b1c:	6878      	ldr	r0, [r7, #4]
 8002b1e:	f000 f974 	bl	8002e0a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	2200      	movs	r2, #0
 8002b26:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8002b28:	68bb      	ldr	r3, [r7, #8]
 8002b2a:	f003 0308 	and.w	r3, r3, #8
 8002b2e:	2b00      	cmp	r3, #0
 8002b30:	d020      	beq.n	8002b74 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8002b32:	68fb      	ldr	r3, [r7, #12]
 8002b34:	f003 0308 	and.w	r3, r3, #8
 8002b38:	2b00      	cmp	r3, #0
 8002b3a:	d01b      	beq.n	8002b74 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	f06f 0208 	mvn.w	r2, #8
 8002b44:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	2204      	movs	r2, #4
 8002b4a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	69db      	ldr	r3, [r3, #28]
 8002b52:	f003 0303 	and.w	r3, r3, #3
 8002b56:	2b00      	cmp	r3, #0
 8002b58:	d003      	beq.n	8002b62 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002b5a:	6878      	ldr	r0, [r7, #4]
 8002b5c:	f000 f94c 	bl	8002df8 <HAL_TIM_IC_CaptureCallback>
 8002b60:	e005      	b.n	8002b6e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002b62:	6878      	ldr	r0, [r7, #4]
 8002b64:	f000 f93f 	bl	8002de6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002b68:	6878      	ldr	r0, [r7, #4]
 8002b6a:	f000 f94e 	bl	8002e0a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	2200      	movs	r2, #0
 8002b72:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8002b74:	68bb      	ldr	r3, [r7, #8]
 8002b76:	f003 0310 	and.w	r3, r3, #16
 8002b7a:	2b00      	cmp	r3, #0
 8002b7c:	d020      	beq.n	8002bc0 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8002b7e:	68fb      	ldr	r3, [r7, #12]
 8002b80:	f003 0310 	and.w	r3, r3, #16
 8002b84:	2b00      	cmp	r3, #0
 8002b86:	d01b      	beq.n	8002bc0 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	f06f 0210 	mvn.w	r2, #16
 8002b90:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	2208      	movs	r2, #8
 8002b96:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	69db      	ldr	r3, [r3, #28]
 8002b9e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002ba2:	2b00      	cmp	r3, #0
 8002ba4:	d003      	beq.n	8002bae <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002ba6:	6878      	ldr	r0, [r7, #4]
 8002ba8:	f000 f926 	bl	8002df8 <HAL_TIM_IC_CaptureCallback>
 8002bac:	e005      	b.n	8002bba <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002bae:	6878      	ldr	r0, [r7, #4]
 8002bb0:	f000 f919 	bl	8002de6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002bb4:	6878      	ldr	r0, [r7, #4]
 8002bb6:	f000 f928 	bl	8002e0a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	2200      	movs	r2, #0
 8002bbe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8002bc0:	68bb      	ldr	r3, [r7, #8]
 8002bc2:	f003 0301 	and.w	r3, r3, #1
 8002bc6:	2b00      	cmp	r3, #0
 8002bc8:	d00c      	beq.n	8002be4 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8002bca:	68fb      	ldr	r3, [r7, #12]
 8002bcc:	f003 0301 	and.w	r3, r3, #1
 8002bd0:	2b00      	cmp	r3, #0
 8002bd2:	d007      	beq.n	8002be4 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	f06f 0201 	mvn.w	r2, #1
 8002bdc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002bde:	6878      	ldr	r0, [r7, #4]
 8002be0:	f7fd ffb2 	bl	8000b48 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8002be4:	68bb      	ldr	r3, [r7, #8]
 8002be6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002bea:	2b00      	cmp	r3, #0
 8002bec:	d00c      	beq.n	8002c08 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8002bee:	68fb      	ldr	r3, [r7, #12]
 8002bf0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002bf4:	2b00      	cmp	r3, #0
 8002bf6:	d007      	beq.n	8002c08 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8002c00:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002c02:	6878      	ldr	r0, [r7, #4]
 8002c04:	f000 fa6f 	bl	80030e6 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8002c08:	68bb      	ldr	r3, [r7, #8]
 8002c0a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002c0e:	2b00      	cmp	r3, #0
 8002c10:	d00c      	beq.n	8002c2c <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8002c12:	68fb      	ldr	r3, [r7, #12]
 8002c14:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002c18:	2b00      	cmp	r3, #0
 8002c1a:	d007      	beq.n	8002c2c <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8002c24:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002c26:	6878      	ldr	r0, [r7, #4]
 8002c28:	f000 f8f8 	bl	8002e1c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8002c2c:	68bb      	ldr	r3, [r7, #8]
 8002c2e:	f003 0320 	and.w	r3, r3, #32
 8002c32:	2b00      	cmp	r3, #0
 8002c34:	d00c      	beq.n	8002c50 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8002c36:	68fb      	ldr	r3, [r7, #12]
 8002c38:	f003 0320 	and.w	r3, r3, #32
 8002c3c:	2b00      	cmp	r3, #0
 8002c3e:	d007      	beq.n	8002c50 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	f06f 0220 	mvn.w	r2, #32
 8002c48:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002c4a:	6878      	ldr	r0, [r7, #4]
 8002c4c:	f000 fa42 	bl	80030d4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002c50:	bf00      	nop
 8002c52:	3710      	adds	r7, #16
 8002c54:	46bd      	mov	sp, r7
 8002c56:	bd80      	pop	{r7, pc}

08002c58 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002c58:	b580      	push	{r7, lr}
 8002c5a:	b084      	sub	sp, #16
 8002c5c:	af00      	add	r7, sp, #0
 8002c5e:	6078      	str	r0, [r7, #4]
 8002c60:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002c62:	2300      	movs	r3, #0
 8002c64:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002c6c:	2b01      	cmp	r3, #1
 8002c6e:	d101      	bne.n	8002c74 <HAL_TIM_ConfigClockSource+0x1c>
 8002c70:	2302      	movs	r3, #2
 8002c72:	e0b4      	b.n	8002dde <HAL_TIM_ConfigClockSource+0x186>
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	2201      	movs	r2, #1
 8002c78:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	2202      	movs	r2, #2
 8002c80:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	689b      	ldr	r3, [r3, #8]
 8002c8a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002c8c:	68bb      	ldr	r3, [r7, #8]
 8002c8e:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8002c92:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002c94:	68bb      	ldr	r3, [r7, #8]
 8002c96:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8002c9a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	68ba      	ldr	r2, [r7, #8]
 8002ca2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002ca4:	683b      	ldr	r3, [r7, #0]
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002cac:	d03e      	beq.n	8002d2c <HAL_TIM_ConfigClockSource+0xd4>
 8002cae:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002cb2:	f200 8087 	bhi.w	8002dc4 <HAL_TIM_ConfigClockSource+0x16c>
 8002cb6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002cba:	f000 8086 	beq.w	8002dca <HAL_TIM_ConfigClockSource+0x172>
 8002cbe:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002cc2:	d87f      	bhi.n	8002dc4 <HAL_TIM_ConfigClockSource+0x16c>
 8002cc4:	2b70      	cmp	r3, #112	@ 0x70
 8002cc6:	d01a      	beq.n	8002cfe <HAL_TIM_ConfigClockSource+0xa6>
 8002cc8:	2b70      	cmp	r3, #112	@ 0x70
 8002cca:	d87b      	bhi.n	8002dc4 <HAL_TIM_ConfigClockSource+0x16c>
 8002ccc:	2b60      	cmp	r3, #96	@ 0x60
 8002cce:	d050      	beq.n	8002d72 <HAL_TIM_ConfigClockSource+0x11a>
 8002cd0:	2b60      	cmp	r3, #96	@ 0x60
 8002cd2:	d877      	bhi.n	8002dc4 <HAL_TIM_ConfigClockSource+0x16c>
 8002cd4:	2b50      	cmp	r3, #80	@ 0x50
 8002cd6:	d03c      	beq.n	8002d52 <HAL_TIM_ConfigClockSource+0xfa>
 8002cd8:	2b50      	cmp	r3, #80	@ 0x50
 8002cda:	d873      	bhi.n	8002dc4 <HAL_TIM_ConfigClockSource+0x16c>
 8002cdc:	2b40      	cmp	r3, #64	@ 0x40
 8002cde:	d058      	beq.n	8002d92 <HAL_TIM_ConfigClockSource+0x13a>
 8002ce0:	2b40      	cmp	r3, #64	@ 0x40
 8002ce2:	d86f      	bhi.n	8002dc4 <HAL_TIM_ConfigClockSource+0x16c>
 8002ce4:	2b30      	cmp	r3, #48	@ 0x30
 8002ce6:	d064      	beq.n	8002db2 <HAL_TIM_ConfigClockSource+0x15a>
 8002ce8:	2b30      	cmp	r3, #48	@ 0x30
 8002cea:	d86b      	bhi.n	8002dc4 <HAL_TIM_ConfigClockSource+0x16c>
 8002cec:	2b20      	cmp	r3, #32
 8002cee:	d060      	beq.n	8002db2 <HAL_TIM_ConfigClockSource+0x15a>
 8002cf0:	2b20      	cmp	r3, #32
 8002cf2:	d867      	bhi.n	8002dc4 <HAL_TIM_ConfigClockSource+0x16c>
 8002cf4:	2b00      	cmp	r3, #0
 8002cf6:	d05c      	beq.n	8002db2 <HAL_TIM_ConfigClockSource+0x15a>
 8002cf8:	2b10      	cmp	r3, #16
 8002cfa:	d05a      	beq.n	8002db2 <HAL_TIM_ConfigClockSource+0x15a>
 8002cfc:	e062      	b.n	8002dc4 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8002d02:	683b      	ldr	r3, [r7, #0]
 8002d04:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8002d06:	683b      	ldr	r3, [r7, #0]
 8002d08:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8002d0a:	683b      	ldr	r3, [r7, #0]
 8002d0c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8002d0e:	f000 f96a 	bl	8002fe6 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	689b      	ldr	r3, [r3, #8]
 8002d18:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002d1a:	68bb      	ldr	r3, [r7, #8]
 8002d1c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8002d20:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	68ba      	ldr	r2, [r7, #8]
 8002d28:	609a      	str	r2, [r3, #8]
      break;
 8002d2a:	e04f      	b.n	8002dcc <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8002d30:	683b      	ldr	r3, [r7, #0]
 8002d32:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8002d34:	683b      	ldr	r3, [r7, #0]
 8002d36:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8002d38:	683b      	ldr	r3, [r7, #0]
 8002d3a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8002d3c:	f000 f953 	bl	8002fe6 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	689a      	ldr	r2, [r3, #8]
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002d4e:	609a      	str	r2, [r3, #8]
      break;
 8002d50:	e03c      	b.n	8002dcc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002d56:	683b      	ldr	r3, [r7, #0]
 8002d58:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002d5a:	683b      	ldr	r3, [r7, #0]
 8002d5c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002d5e:	461a      	mov	r2, r3
 8002d60:	f000 f8ca 	bl	8002ef8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	2150      	movs	r1, #80	@ 0x50
 8002d6a:	4618      	mov	r0, r3
 8002d6c:	f000 f921 	bl	8002fb2 <TIM_ITRx_SetConfig>
      break;
 8002d70:	e02c      	b.n	8002dcc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002d76:	683b      	ldr	r3, [r7, #0]
 8002d78:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002d7a:	683b      	ldr	r3, [r7, #0]
 8002d7c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002d7e:	461a      	mov	r2, r3
 8002d80:	f000 f8e8 	bl	8002f54 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	2160      	movs	r1, #96	@ 0x60
 8002d8a:	4618      	mov	r0, r3
 8002d8c:	f000 f911 	bl	8002fb2 <TIM_ITRx_SetConfig>
      break;
 8002d90:	e01c      	b.n	8002dcc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002d96:	683b      	ldr	r3, [r7, #0]
 8002d98:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002d9a:	683b      	ldr	r3, [r7, #0]
 8002d9c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002d9e:	461a      	mov	r2, r3
 8002da0:	f000 f8aa 	bl	8002ef8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	2140      	movs	r1, #64	@ 0x40
 8002daa:	4618      	mov	r0, r3
 8002dac:	f000 f901 	bl	8002fb2 <TIM_ITRx_SetConfig>
      break;
 8002db0:	e00c      	b.n	8002dcc <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	681a      	ldr	r2, [r3, #0]
 8002db6:	683b      	ldr	r3, [r7, #0]
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	4619      	mov	r1, r3
 8002dbc:	4610      	mov	r0, r2
 8002dbe:	f000 f8f8 	bl	8002fb2 <TIM_ITRx_SetConfig>
      break;
 8002dc2:	e003      	b.n	8002dcc <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8002dc4:	2301      	movs	r3, #1
 8002dc6:	73fb      	strb	r3, [r7, #15]
      break;
 8002dc8:	e000      	b.n	8002dcc <HAL_TIM_ConfigClockSource+0x174>
      break;
 8002dca:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	2201      	movs	r2, #1
 8002dd0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	2200      	movs	r2, #0
 8002dd8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8002ddc:	7bfb      	ldrb	r3, [r7, #15]
}
 8002dde:	4618      	mov	r0, r3
 8002de0:	3710      	adds	r7, #16
 8002de2:	46bd      	mov	sp, r7
 8002de4:	bd80      	pop	{r7, pc}

08002de6 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002de6:	b480      	push	{r7}
 8002de8:	b083      	sub	sp, #12
 8002dea:	af00      	add	r7, sp, #0
 8002dec:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002dee:	bf00      	nop
 8002df0:	370c      	adds	r7, #12
 8002df2:	46bd      	mov	sp, r7
 8002df4:	bc80      	pop	{r7}
 8002df6:	4770      	bx	lr

08002df8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002df8:	b480      	push	{r7}
 8002dfa:	b083      	sub	sp, #12
 8002dfc:	af00      	add	r7, sp, #0
 8002dfe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002e00:	bf00      	nop
 8002e02:	370c      	adds	r7, #12
 8002e04:	46bd      	mov	sp, r7
 8002e06:	bc80      	pop	{r7}
 8002e08:	4770      	bx	lr

08002e0a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002e0a:	b480      	push	{r7}
 8002e0c:	b083      	sub	sp, #12
 8002e0e:	af00      	add	r7, sp, #0
 8002e10:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002e12:	bf00      	nop
 8002e14:	370c      	adds	r7, #12
 8002e16:	46bd      	mov	sp, r7
 8002e18:	bc80      	pop	{r7}
 8002e1a:	4770      	bx	lr

08002e1c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002e1c:	b480      	push	{r7}
 8002e1e:	b083      	sub	sp, #12
 8002e20:	af00      	add	r7, sp, #0
 8002e22:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002e24:	bf00      	nop
 8002e26:	370c      	adds	r7, #12
 8002e28:	46bd      	mov	sp, r7
 8002e2a:	bc80      	pop	{r7}
 8002e2c:	4770      	bx	lr
	...

08002e30 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002e30:	b480      	push	{r7}
 8002e32:	b085      	sub	sp, #20
 8002e34:	af00      	add	r7, sp, #0
 8002e36:	6078      	str	r0, [r7, #4]
 8002e38:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	4a2b      	ldr	r2, [pc, #172]	@ (8002ef0 <TIM_Base_SetConfig+0xc0>)
 8002e44:	4293      	cmp	r3, r2
 8002e46:	d007      	beq.n	8002e58 <TIM_Base_SetConfig+0x28>
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002e4e:	d003      	beq.n	8002e58 <TIM_Base_SetConfig+0x28>
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	4a28      	ldr	r2, [pc, #160]	@ (8002ef4 <TIM_Base_SetConfig+0xc4>)
 8002e54:	4293      	cmp	r3, r2
 8002e56:	d108      	bne.n	8002e6a <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002e58:	68fb      	ldr	r3, [r7, #12]
 8002e5a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002e5e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002e60:	683b      	ldr	r3, [r7, #0]
 8002e62:	685b      	ldr	r3, [r3, #4]
 8002e64:	68fa      	ldr	r2, [r7, #12]
 8002e66:	4313      	orrs	r3, r2
 8002e68:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	4a20      	ldr	r2, [pc, #128]	@ (8002ef0 <TIM_Base_SetConfig+0xc0>)
 8002e6e:	4293      	cmp	r3, r2
 8002e70:	d007      	beq.n	8002e82 <TIM_Base_SetConfig+0x52>
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002e78:	d003      	beq.n	8002e82 <TIM_Base_SetConfig+0x52>
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	4a1d      	ldr	r2, [pc, #116]	@ (8002ef4 <TIM_Base_SetConfig+0xc4>)
 8002e7e:	4293      	cmp	r3, r2
 8002e80:	d108      	bne.n	8002e94 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002e82:	68fb      	ldr	r3, [r7, #12]
 8002e84:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002e88:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002e8a:	683b      	ldr	r3, [r7, #0]
 8002e8c:	68db      	ldr	r3, [r3, #12]
 8002e8e:	68fa      	ldr	r2, [r7, #12]
 8002e90:	4313      	orrs	r3, r2
 8002e92:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002e94:	68fb      	ldr	r3, [r7, #12]
 8002e96:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8002e9a:	683b      	ldr	r3, [r7, #0]
 8002e9c:	695b      	ldr	r3, [r3, #20]
 8002e9e:	4313      	orrs	r3, r2
 8002ea0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	68fa      	ldr	r2, [r7, #12]
 8002ea6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002ea8:	683b      	ldr	r3, [r7, #0]
 8002eaa:	689a      	ldr	r2, [r3, #8]
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002eb0:	683b      	ldr	r3, [r7, #0]
 8002eb2:	681a      	ldr	r2, [r3, #0]
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	4a0d      	ldr	r2, [pc, #52]	@ (8002ef0 <TIM_Base_SetConfig+0xc0>)
 8002ebc:	4293      	cmp	r3, r2
 8002ebe:	d103      	bne.n	8002ec8 <TIM_Base_SetConfig+0x98>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002ec0:	683b      	ldr	r3, [r7, #0]
 8002ec2:	691a      	ldr	r2, [r3, #16]
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	2201      	movs	r2, #1
 8002ecc:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	691b      	ldr	r3, [r3, #16]
 8002ed2:	f003 0301 	and.w	r3, r3, #1
 8002ed6:	2b00      	cmp	r3, #0
 8002ed8:	d005      	beq.n	8002ee6 <TIM_Base_SetConfig+0xb6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	691b      	ldr	r3, [r3, #16]
 8002ede:	f023 0201 	bic.w	r2, r3, #1
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	611a      	str	r2, [r3, #16]
  }
}
 8002ee6:	bf00      	nop
 8002ee8:	3714      	adds	r7, #20
 8002eea:	46bd      	mov	sp, r7
 8002eec:	bc80      	pop	{r7}
 8002eee:	4770      	bx	lr
 8002ef0:	40012c00 	.word	0x40012c00
 8002ef4:	40000400 	.word	0x40000400

08002ef8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002ef8:	b480      	push	{r7}
 8002efa:	b087      	sub	sp, #28
 8002efc:	af00      	add	r7, sp, #0
 8002efe:	60f8      	str	r0, [r7, #12]
 8002f00:	60b9      	str	r1, [r7, #8]
 8002f02:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002f04:	68fb      	ldr	r3, [r7, #12]
 8002f06:	6a1b      	ldr	r3, [r3, #32]
 8002f08:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002f0a:	68fb      	ldr	r3, [r7, #12]
 8002f0c:	6a1b      	ldr	r3, [r3, #32]
 8002f0e:	f023 0201 	bic.w	r2, r3, #1
 8002f12:	68fb      	ldr	r3, [r7, #12]
 8002f14:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002f16:	68fb      	ldr	r3, [r7, #12]
 8002f18:	699b      	ldr	r3, [r3, #24]
 8002f1a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002f1c:	693b      	ldr	r3, [r7, #16]
 8002f1e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002f22:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	011b      	lsls	r3, r3, #4
 8002f28:	693a      	ldr	r2, [r7, #16]
 8002f2a:	4313      	orrs	r3, r2
 8002f2c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002f2e:	697b      	ldr	r3, [r7, #20]
 8002f30:	f023 030a 	bic.w	r3, r3, #10
 8002f34:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002f36:	697a      	ldr	r2, [r7, #20]
 8002f38:	68bb      	ldr	r3, [r7, #8]
 8002f3a:	4313      	orrs	r3, r2
 8002f3c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002f3e:	68fb      	ldr	r3, [r7, #12]
 8002f40:	693a      	ldr	r2, [r7, #16]
 8002f42:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002f44:	68fb      	ldr	r3, [r7, #12]
 8002f46:	697a      	ldr	r2, [r7, #20]
 8002f48:	621a      	str	r2, [r3, #32]
}
 8002f4a:	bf00      	nop
 8002f4c:	371c      	adds	r7, #28
 8002f4e:	46bd      	mov	sp, r7
 8002f50:	bc80      	pop	{r7}
 8002f52:	4770      	bx	lr

08002f54 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002f54:	b480      	push	{r7}
 8002f56:	b087      	sub	sp, #28
 8002f58:	af00      	add	r7, sp, #0
 8002f5a:	60f8      	str	r0, [r7, #12]
 8002f5c:	60b9      	str	r1, [r7, #8]
 8002f5e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8002f60:	68fb      	ldr	r3, [r7, #12]
 8002f62:	6a1b      	ldr	r3, [r3, #32]
 8002f64:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002f66:	68fb      	ldr	r3, [r7, #12]
 8002f68:	6a1b      	ldr	r3, [r3, #32]
 8002f6a:	f023 0210 	bic.w	r2, r3, #16
 8002f6e:	68fb      	ldr	r3, [r7, #12]
 8002f70:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002f72:	68fb      	ldr	r3, [r7, #12]
 8002f74:	699b      	ldr	r3, [r3, #24]
 8002f76:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002f78:	693b      	ldr	r3, [r7, #16]
 8002f7a:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8002f7e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	031b      	lsls	r3, r3, #12
 8002f84:	693a      	ldr	r2, [r7, #16]
 8002f86:	4313      	orrs	r3, r2
 8002f88:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002f8a:	697b      	ldr	r3, [r7, #20]
 8002f8c:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8002f90:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002f92:	68bb      	ldr	r3, [r7, #8]
 8002f94:	011b      	lsls	r3, r3, #4
 8002f96:	697a      	ldr	r2, [r7, #20]
 8002f98:	4313      	orrs	r3, r2
 8002f9a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002f9c:	68fb      	ldr	r3, [r7, #12]
 8002f9e:	693a      	ldr	r2, [r7, #16]
 8002fa0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002fa2:	68fb      	ldr	r3, [r7, #12]
 8002fa4:	697a      	ldr	r2, [r7, #20]
 8002fa6:	621a      	str	r2, [r3, #32]
}
 8002fa8:	bf00      	nop
 8002faa:	371c      	adds	r7, #28
 8002fac:	46bd      	mov	sp, r7
 8002fae:	bc80      	pop	{r7}
 8002fb0:	4770      	bx	lr

08002fb2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002fb2:	b480      	push	{r7}
 8002fb4:	b085      	sub	sp, #20
 8002fb6:	af00      	add	r7, sp, #0
 8002fb8:	6078      	str	r0, [r7, #4]
 8002fba:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	689b      	ldr	r3, [r3, #8]
 8002fc0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002fc2:	68fb      	ldr	r3, [r7, #12]
 8002fc4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002fc8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002fca:	683a      	ldr	r2, [r7, #0]
 8002fcc:	68fb      	ldr	r3, [r7, #12]
 8002fce:	4313      	orrs	r3, r2
 8002fd0:	f043 0307 	orr.w	r3, r3, #7
 8002fd4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	68fa      	ldr	r2, [r7, #12]
 8002fda:	609a      	str	r2, [r3, #8]
}
 8002fdc:	bf00      	nop
 8002fde:	3714      	adds	r7, #20
 8002fe0:	46bd      	mov	sp, r7
 8002fe2:	bc80      	pop	{r7}
 8002fe4:	4770      	bx	lr

08002fe6 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002fe6:	b480      	push	{r7}
 8002fe8:	b087      	sub	sp, #28
 8002fea:	af00      	add	r7, sp, #0
 8002fec:	60f8      	str	r0, [r7, #12]
 8002fee:	60b9      	str	r1, [r7, #8]
 8002ff0:	607a      	str	r2, [r7, #4]
 8002ff2:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002ff4:	68fb      	ldr	r3, [r7, #12]
 8002ff6:	689b      	ldr	r3, [r3, #8]
 8002ff8:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002ffa:	697b      	ldr	r3, [r7, #20]
 8002ffc:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003000:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003002:	683b      	ldr	r3, [r7, #0]
 8003004:	021a      	lsls	r2, r3, #8
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	431a      	orrs	r2, r3
 800300a:	68bb      	ldr	r3, [r7, #8]
 800300c:	4313      	orrs	r3, r2
 800300e:	697a      	ldr	r2, [r7, #20]
 8003010:	4313      	orrs	r3, r2
 8003012:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003014:	68fb      	ldr	r3, [r7, #12]
 8003016:	697a      	ldr	r2, [r7, #20]
 8003018:	609a      	str	r2, [r3, #8]
}
 800301a:	bf00      	nop
 800301c:	371c      	adds	r7, #28
 800301e:	46bd      	mov	sp, r7
 8003020:	bc80      	pop	{r7}
 8003022:	4770      	bx	lr

08003024 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003024:	b480      	push	{r7}
 8003026:	b085      	sub	sp, #20
 8003028:	af00      	add	r7, sp, #0
 800302a:	6078      	str	r0, [r7, #4]
 800302c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003034:	2b01      	cmp	r3, #1
 8003036:	d101      	bne.n	800303c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003038:	2302      	movs	r3, #2
 800303a:	e041      	b.n	80030c0 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	2201      	movs	r2, #1
 8003040:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	2202      	movs	r2, #2
 8003048:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	685b      	ldr	r3, [r3, #4]
 8003052:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	689b      	ldr	r3, [r3, #8]
 800305a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800305c:	68fb      	ldr	r3, [r7, #12]
 800305e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003062:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003064:	683b      	ldr	r3, [r7, #0]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	68fa      	ldr	r2, [r7, #12]
 800306a:	4313      	orrs	r3, r2
 800306c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	68fa      	ldr	r2, [r7, #12]
 8003074:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	4a14      	ldr	r2, [pc, #80]	@ (80030cc <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 800307c:	4293      	cmp	r3, r2
 800307e:	d009      	beq.n	8003094 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003088:	d004      	beq.n	8003094 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	4a10      	ldr	r2, [pc, #64]	@ (80030d0 <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 8003090:	4293      	cmp	r3, r2
 8003092:	d10c      	bne.n	80030ae <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003094:	68bb      	ldr	r3, [r7, #8]
 8003096:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800309a:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800309c:	683b      	ldr	r3, [r7, #0]
 800309e:	685b      	ldr	r3, [r3, #4]
 80030a0:	68ba      	ldr	r2, [r7, #8]
 80030a2:	4313      	orrs	r3, r2
 80030a4:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	68ba      	ldr	r2, [r7, #8]
 80030ac:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	2201      	movs	r2, #1
 80030b2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	2200      	movs	r2, #0
 80030ba:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80030be:	2300      	movs	r3, #0
}
 80030c0:	4618      	mov	r0, r3
 80030c2:	3714      	adds	r7, #20
 80030c4:	46bd      	mov	sp, r7
 80030c6:	bc80      	pop	{r7}
 80030c8:	4770      	bx	lr
 80030ca:	bf00      	nop
 80030cc:	40012c00 	.word	0x40012c00
 80030d0:	40000400 	.word	0x40000400

080030d4 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80030d4:	b480      	push	{r7}
 80030d6:	b083      	sub	sp, #12
 80030d8:	af00      	add	r7, sp, #0
 80030da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80030dc:	bf00      	nop
 80030de:	370c      	adds	r7, #12
 80030e0:	46bd      	mov	sp, r7
 80030e2:	bc80      	pop	{r7}
 80030e4:	4770      	bx	lr

080030e6 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80030e6:	b480      	push	{r7}
 80030e8:	b083      	sub	sp, #12
 80030ea:	af00      	add	r7, sp, #0
 80030ec:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80030ee:	bf00      	nop
 80030f0:	370c      	adds	r7, #12
 80030f2:	46bd      	mov	sp, r7
 80030f4:	bc80      	pop	{r7}
 80030f6:	4770      	bx	lr

080030f8 <memset>:
 80030f8:	4603      	mov	r3, r0
 80030fa:	4402      	add	r2, r0
 80030fc:	4293      	cmp	r3, r2
 80030fe:	d100      	bne.n	8003102 <memset+0xa>
 8003100:	4770      	bx	lr
 8003102:	f803 1b01 	strb.w	r1, [r3], #1
 8003106:	e7f9      	b.n	80030fc <memset+0x4>

08003108 <__libc_init_array>:
 8003108:	b570      	push	{r4, r5, r6, lr}
 800310a:	2600      	movs	r6, #0
 800310c:	4d0c      	ldr	r5, [pc, #48]	@ (8003140 <__libc_init_array+0x38>)
 800310e:	4c0d      	ldr	r4, [pc, #52]	@ (8003144 <__libc_init_array+0x3c>)
 8003110:	1b64      	subs	r4, r4, r5
 8003112:	10a4      	asrs	r4, r4, #2
 8003114:	42a6      	cmp	r6, r4
 8003116:	d109      	bne.n	800312c <__libc_init_array+0x24>
 8003118:	f000 f81a 	bl	8003150 <_init>
 800311c:	2600      	movs	r6, #0
 800311e:	4d0a      	ldr	r5, [pc, #40]	@ (8003148 <__libc_init_array+0x40>)
 8003120:	4c0a      	ldr	r4, [pc, #40]	@ (800314c <__libc_init_array+0x44>)
 8003122:	1b64      	subs	r4, r4, r5
 8003124:	10a4      	asrs	r4, r4, #2
 8003126:	42a6      	cmp	r6, r4
 8003128:	d105      	bne.n	8003136 <__libc_init_array+0x2e>
 800312a:	bd70      	pop	{r4, r5, r6, pc}
 800312c:	f855 3b04 	ldr.w	r3, [r5], #4
 8003130:	4798      	blx	r3
 8003132:	3601      	adds	r6, #1
 8003134:	e7ee      	b.n	8003114 <__libc_init_array+0xc>
 8003136:	f855 3b04 	ldr.w	r3, [r5], #4
 800313a:	4798      	blx	r3
 800313c:	3601      	adds	r6, #1
 800313e:	e7f2      	b.n	8003126 <__libc_init_array+0x1e>
 8003140:	0800318c 	.word	0x0800318c
 8003144:	0800318c 	.word	0x0800318c
 8003148:	0800318c 	.word	0x0800318c
 800314c:	08003190 	.word	0x08003190

08003150 <_init>:
 8003150:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003152:	bf00      	nop
 8003154:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003156:	bc08      	pop	{r3}
 8003158:	469e      	mov	lr, r3
 800315a:	4770      	bx	lr

0800315c <_fini>:
 800315c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800315e:	bf00      	nop
 8003160:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003162:	bc08      	pop	{r3}
 8003164:	469e      	mov	lr, r3
 8003166:	4770      	bx	lr
