/*
 * Ambarella SCM driver
 *
 * Copyright (C) 2017 Ambarella Ltd.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 and
 * only version 2 as published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 *
 */
#include <linux/init.h>
#include <linux/module.h>
#include <linux/arm-smccc.h>
#include <linux/io.h>
#include <linux/slab.h>
#include <linux/of.h>
#include <linux/freezer.h>
#include <linux/of.h>
#include <linux/of_address.h>
#include <linux/of_platform.h>
#include <soc/ambarella/misc.h>
#include "ambarella_scm.h"

static int ambarella_smc_deployed = 0;
static int ambartella_secure_boot = 0;

static int ambarella_scm_query(void)
{
	u32 fn, cmd;
	struct arm_smccc_res res;

	fn = SVC_SCM_FN(AMBA_SCM_SVC_QUERY, AMBA_SCM_QUERY_VERSION);
	cmd = ARM_SMCCC_CALL_VAL(ARM_SMCCC_FAST_CALL, ARM_SMCCC_SMC_64,
			ARM_SMCCC_OWNER_SIP, fn);

	arm_smccc_smc(cmd, 0, 0, 0, 0, 0, 0, 0, &res);

	return res.a0;
}

int ambarella_aarch64_cntfrq_update(void)
{
	u32 fn, cmd;
	struct arm_smccc_res res;

	fn = SVC_SCM_FN(AMBA_SCM_SVC_FREQ, AMBA_SCM_CNTFRQ_SETUP_CMD);
	cmd = ARM_SMCCC_CALL_VAL(ARM_SMCCC_FAST_CALL, ARM_SMCCC_SMC_64,
			ARM_SMCCC_OWNER_SIP, fn);

	arm_smccc_smc(cmd, 0, 0, 0, 0, 0, 0, 0, &res);

	return res.a0;
}
EXPORT_SYMBOL(ambarella_aarch64_cntfrq_update);

/* cpufreq under secure boot mode */
int ambarella_secclk_set_rate(const char *name, unsigned long rate,
			unsigned long parent_rate)
{
	uint32_t fn, cmd;
	struct arm_smccc_res res;

#if defined(CONFIG_ARCH_AMBARELLA_S5)  || defined(CONFIG_ARCH_AMBARELLA_S5L)
	return 0;
#endif

	if (!name)
		return -EINVAL;

	if (strcmp(name, "gclk_cortex") && strcmp(name, "gclk_core")
		&& strcmp(name, "gclk_idsp") && strcmp(name, "pll_out_idsp"))
		return 0;

	if (!ambarella_smc_deployed || !ambartella_secure_boot)
		return 0;

	memset(&res, 0, sizeof(res));
	fn = SVC_SCM_FN(AMBA_SIP_SECURITY_CPUFREQ, 0);
	cmd = ARM_SMCCC_CALL_VAL(ARM_SMCCC_FAST_CALL, ARM_SMCCC_SMC_64,
			ARM_SMCCC_OWNER_SIP, fn);
	if (strcmp(name, "gclk_cortex") == 0)
		arm_smccc_smc(cmd, 0, rate, parent_rate, 0, 0, 0, 0, &res);
	else if (strcmp(name, "gclk_core") == 0)
		arm_smccc_smc(cmd, 1, rate, parent_rate, 0, 0, 0, 0, &res);
	else
	 	arm_smccc_smc(cmd, 2, rate, parent_rate, 0, 0, 0, 0, &res);

	if (res.a0 != 0)
		pr_err("change secure pll setttings error for [%s] \n", name);

	return AMBA_SIP_SECURITY_CPUFREQ;
}
EXPORT_SYMBOL(ambarella_secclk_set_rate);

int ambarella_scm_get_dma_chan_id(uint32_t inst, uint32_t devid)
{
	u32 fn, cmd;
	struct arm_smccc_res res;

	fn = SVC_SCM_FN(AMBA_SIP_HSM_CALL, AMBA_SIP_HSM_DMA_CHAN_ID);
	cmd = ARM_SMCCC_CALL_VAL(ARM_SMCCC_FAST_CALL, ARM_SMCCC_SMC_64,
			ARM_SMCCC_OWNER_SIP, fn);

	arm_smccc_smc(cmd, inst, devid, 0, 0, 0, 0, 0, &res);

	return res.a0;

}
EXPORT_SYMBOL(ambarella_scm_get_dma_chan_id);

int ambarella_scm_domain_alloc(dma_addr_t dom_alloc_addr, size_t size)
{
	u32 fn, cmd;
	struct arm_smccc_res res;

	fn = SVC_SCM_FN(AMBA_SIP_HSM_CALL, AMBA_SIP_HSM_DOMALLOC);
	cmd = ARM_SMCCC_CALL_VAL(ARM_SMCCC_FAST_CALL, ARM_SMCCC_SMC_64,
			ARM_SMCCC_OWNER_SIP, fn);

	arm_smccc_smc(cmd, dom_alloc_addr, size, 0, 0, 0, 0, 0, &res);

	return res.a0;

}
EXPORT_SYMBOL(ambarella_scm_domain_alloc);

/*
 *  Ambarella memory monitor
 */
int ambarella_scm_monitor_config(size_t addr, uint32_t length, uint32_t mode)
{
	u32 fn, cmd;
	struct arm_smccc_res res;
#ifdef FREEZE_SYSTEM
	int error;
	error = freeze_processes();
	if (error)
		return -EBUSY;
	error = freeze_kernel_threads();
	if (error) {
		thaw_processes();
		return -EBUSY;
	}
#endif

	fn = SVC_SCM_FN(AMBA_SIP_MEMORY_MONITOR, AMBA_SIP_MONITOR_CONFIG);
	cmd = ARM_SMCCC_CALL_VAL(ARM_SMCCC_FAST_CALL, ARM_SMCCC_SMC_64,
			ARM_SMCCC_OWNER_SIP, fn);

	arm_smccc_smc(cmd, addr, length, mode, 0, 0, 0, 0, &res);

#ifdef FREEZE_SYSTEM
	thaw_processes();
	thaw_kernel_threads();
#endif

	return res.a0;
}
EXPORT_SYMBOL(ambarella_scm_monitor_config);

int ambarella_scm_monitor_enable(size_t addr, uint32_t length, uint32_t mode)
{
	u32 fn, cmd;
	struct arm_smccc_res res;
#ifdef FREEZE_SYSTEM
	int error;
	error = freeze_processes();
	if (error)
		return -EBUSY;
	error = freeze_kernel_threads();
	if (error) {
		thaw_processes();
		return -EBUSY;
	}
#endif

	fn = SVC_SCM_FN(AMBA_SIP_MEMORY_MONITOR, AMBA_SIP_MONITOR_ENABLE);
	cmd = ARM_SMCCC_CALL_VAL(ARM_SMCCC_FAST_CALL, ARM_SMCCC_SMC_64,
			ARM_SMCCC_OWNER_SIP, fn);

	arm_smccc_smc(cmd, addr, length, mode, 0, 0, 0, 0, &res);

#ifdef FREEZE_SYSTEM
	thaw_processes();
	thaw_kernel_threads();
#endif

	return res.a0;
}
EXPORT_SYMBOL(ambarella_scm_monitor_enable);

int ambarella_scm_monitor_disable(size_t addr, uint32_t length, uint32_t mode)
{
	u32 fn, cmd;
	struct arm_smccc_res res;
#ifdef FREEZE_SYSTEM
	int error;
	error = freeze_processes();
	if (error)
		return -EBUSY;
	error = freeze_kernel_threads();
	if (error) {
		thaw_processes();
		return -EBUSY;
	}
#endif

	fn = SVC_SCM_FN(AMBA_SIP_MEMORY_MONITOR, AMBA_SIP_MONITOR_DISABLE);
	cmd = ARM_SMCCC_CALL_VAL(ARM_SMCCC_FAST_CALL, ARM_SMCCC_SMC_64,
			ARM_SMCCC_OWNER_SIP, fn);

	arm_smccc_smc(cmd, addr, length, mode, 0, 0, 0, 0, &res);

#ifdef FREEZE_SYSTEM
	thaw_processes();
	thaw_kernel_threads();
#endif

	return res.a0;
}
EXPORT_SYMBOL(ambarella_scm_monitor_disable);

/* Software Reset VP cluster */
int ambarella_scm_soft_reset_vp(void)
{
	u32 fn, cmd;
	struct arm_smccc_res res;

	fn = SVC_SCM_FN(AMBA_SIP_VP_CONFIG, AMBA_SIP_VP_CONFIG_RESET);
	cmd = ARM_SMCCC_CALL_VAL(ARM_SMCCC_FAST_CALL, ARM_SMCCC_SMC_64,
			ARM_SMCCC_OWNER_SIP, fn);

	arm_smccc_smc(cmd, 0, 0, 0, 0, 0, 0, 0, &res);
	if (res.a0)
		return -EINVAL;

	return res.a0;
}
EXPORT_SYMBOL(ambarella_scm_soft_reset_vp);

/* uuidbuf space at least 128bits */
int ambarella_otp_get_uuid(u32 *uuidbuf)
{
	u32 fn, cmd;
	struct arm_smccc_res res;

	if (!uuidbuf) {
		return -EINVAL;
	}

	fn = SVC_SCM_FN(AMBA_SIP_ACCESS_OTP, AMBA_SIP_GET_AMBA_UNIQUE_ID);
	cmd = ARM_SMCCC_CALL_VAL(ARM_SMCCC_FAST_CALL, ARM_SMCCC_SMC_64,
			ARM_SMCCC_OWNER_SIP, fn);

	arm_smccc_smc(cmd, 0, 0, 0, 0, 0, 0, 0, &res);

	if (res.a0) {
		return -EINVAL;
	}

	uuidbuf[0] = res.a1 & 0xFFFFFFFF;
	uuidbuf[1] = (res.a1 >> 32) & 0xFFFFFFFF;
	uuidbuf[2] = res.a2 & 0xFFFFFFFF;
	uuidbuf[3] = (res.a2 >> 32) & 0xFFFFFFFF;

	return res.a0;
}
EXPORT_SYMBOL(ambarella_otp_get_uuid);

int ambarella_otp_get_ts_params(u32 *ts_cbuf)
{
	u32 fn;
	struct arm_smccc_1_2_regs args = {0};
	struct arm_smccc_1_2_regs res;

	if (!ts_cbuf) {
		return -EINVAL;
	}

	fn = SVC_SCM_FN(AMBA_SIP_ACCESS_OTP, AMBA_SIP_GET_TEMP_SENSOR_PARAMS);
	args.a0 = ARM_SMCCC_CALL_VAL(ARM_SMCCC_FAST_CALL, ARM_SMCCC_SMC_64,
				     ARM_SMCCC_OWNER_SIP, fn);

	arm_smccc_1_2_smc(&args, &res);

	if (res.a0) {
		return -EINVAL;
	}

	ts_cbuf[0] = res.a1 & 0xFFFFFFFF;
	ts_cbuf[1] = (res.a1 >> 32) & 0xFFFFFFFF;
	ts_cbuf[2] = res.a2 & 0xFFFFFFFF;
	ts_cbuf[3] = (res.a2 >> 32) & 0xFFFFFFFF;
	ts_cbuf[4] = res.a3 & 0xFFFFFFFF;
	ts_cbuf[5] = (res.a3 >> 32) & 0xFFFFFFFF;
	ts_cbuf[6] = res.a4 & 0xFFFFFFFF;
	ts_cbuf[7] = (res.a4 >> 32) & 0xFFFFFFFF;

	return res.a0;
}
EXPORT_SYMBOL(ambarella_otp_get_ts_params);

int ambarella_scm_lp5_adjust_islp5(void)
{
	u32 fn, cmd;
	struct arm_smccc_res res;

	fn = SVC_SCM_FN(AMBA_SIP_LP5_ADJUST, AMBA_SIP_LP5_ADJUST_ISLP5);
	cmd = ARM_SMCCC_CALL_VAL(ARM_SMCCC_FAST_CALL, ARM_SMCCC_SMC_64,
			ARM_SMCCC_OWNER_SIP, fn);

	arm_smccc_smc(cmd, 0, 0, 0, 0, 0, 0, 0, &res);

	return res.a0;
}
EXPORT_SYMBOL(ambarella_scm_lp5_adjust_islp5);

int ambarella_scm_lp5_adjust_init(void)
{
	u32 fn, cmd;
	struct arm_smccc_res res;

	fn = SVC_SCM_FN(AMBA_SIP_LP5_ADJUST, AMBA_SIP_LP5_ADJUST_INIT);
	cmd = ARM_SMCCC_CALL_VAL(ARM_SMCCC_FAST_CALL, ARM_SMCCC_SMC_64,
			ARM_SMCCC_OWNER_SIP, fn);

	arm_smccc_smc(cmd, 0, 0, 0, 0, 0, 0, 0, &res);

	return res.a0;
}
EXPORT_SYMBOL(ambarella_scm_lp5_adjust_init);

int ambarella_scm_lp5_adjust_run(void)
{
	u32 fn, cmd;
	struct arm_smccc_res res;

	fn = SVC_SCM_FN(AMBA_SIP_LP5_ADJUST, AMBA_SIP_LP5_ADJUST_RUN);
	cmd = ARM_SMCCC_CALL_VAL(ARM_SMCCC_FAST_CALL, ARM_SMCCC_SMC_64,
			ARM_SMCCC_OWNER_SIP, fn);

	arm_smccc_smc(cmd, 0, 0, 0, 0, 0, 0, 0, &res);

	return res.a0;
}
EXPORT_SYMBOL(ambarella_scm_lp5_adjust_run);

int ambarella_scm_lp5_adjust_set_wck2dqi_timer(void)
{
	u32 fn, cmd;
	struct arm_smccc_res res;

	fn = SVC_SCM_FN(AMBA_SIP_LP5_ADJUST, AMBA_SIP_LP5_ADJUST_SET_WCK2DQI_TIMER);
	cmd = ARM_SMCCC_CALL_VAL(ARM_SMCCC_FAST_CALL, ARM_SMCCC_SMC_64,
			ARM_SMCCC_OWNER_SIP, fn);

	arm_smccc_smc(cmd, 0, 0, 0, 0, 0, 0, 0, &res);

	return res.a0;
}
EXPORT_SYMBOL(ambarella_scm_lp5_adjust_set_wck2dqi_timer);

int ambarella_scm_lp5_adjust_show_switch(void)
{
	u32 fn, cmd;
	struct arm_smccc_res res;

	fn = SVC_SCM_FN(AMBA_SIP_LP5_ADJUST, AMBA_SIP_LP5_ADJUST_SHOW_SWITCH);
	cmd = ARM_SMCCC_CALL_VAL(ARM_SMCCC_FAST_CALL, ARM_SMCCC_SMC_64,
			ARM_SMCCC_OWNER_SIP, fn);

	arm_smccc_smc(cmd, 0, 0, 0, 0, 0, 0, 0, &res);

	return res.a0;
}
EXPORT_SYMBOL(ambarella_scm_lp5_adjust_show_switch);

int ambarella_scm_lp5_adjust_set_pvalue(uint32_t pval)
{
	u32 fn, cmd;
	struct arm_smccc_res res;

	fn = SVC_SCM_FN(AMBA_SIP_LP5_ADJUST, AMBA_SIP_LP5_ADJUST_SET_PVAL);
	cmd = ARM_SMCCC_CALL_VAL(ARM_SMCCC_FAST_CALL, ARM_SMCCC_SMC_64,
			ARM_SMCCC_OWNER_SIP, fn);

	arm_smccc_smc(cmd, pval, 0, 0, 0, 0, 0, 0, &res);

	return res.a0;
}
EXPORT_SYMBOL(ambarella_scm_lp5_adjust_set_pvalue);

int ambarella_scm_lp5_adjust_get_pvalue(void)
{
	u32 fn, cmd;
	struct arm_smccc_res res;

	fn = SVC_SCM_FN(AMBA_SIP_LP5_ADJUST, AMBA_SIP_LP5_ADJUST_GET_PVAL);
	cmd = ARM_SMCCC_CALL_VAL(ARM_SMCCC_FAST_CALL, ARM_SMCCC_SMC_64,
			ARM_SMCCC_OWNER_SIP, fn);

	arm_smccc_smc(cmd, 0, 0, 0, 0, 0, 0, 0, &res);

	return res.a0;
}
EXPORT_SYMBOL(ambarella_scm_lp5_adjust_get_pvalue);

int ambarella_scm_lp5_adjust_set_nvalue(uint32_t nval)
{
	u32 fn, cmd;
	struct arm_smccc_res res;

	fn = SVC_SCM_FN(AMBA_SIP_LP5_ADJUST, AMBA_SIP_LP5_ADJUST_SET_NVAL);
	cmd = ARM_SMCCC_CALL_VAL(ARM_SMCCC_FAST_CALL, ARM_SMCCC_SMC_64,
			ARM_SMCCC_OWNER_SIP, fn);

	arm_smccc_smc(cmd, nval, 0, 0, 0, 0, 0, 0, &res);

	return res.a0;
}
EXPORT_SYMBOL(ambarella_scm_lp5_adjust_set_nvalue);

int ambarella_scm_lp5_adjust_get_nvalue(void)
{
	u32 fn, cmd;
	struct arm_smccc_res res;

	fn = SVC_SCM_FN(AMBA_SIP_LP5_ADJUST, AMBA_SIP_LP5_ADJUST_GET_NVAL);
	cmd = ARM_SMCCC_CALL_VAL(ARM_SMCCC_FAST_CALL, ARM_SMCCC_SMC_64,
			ARM_SMCCC_OWNER_SIP, fn);

	arm_smccc_smc(cmd, 0, 0, 0, 0, 0, 0, 0, &res);

	return res.a0;
}
EXPORT_SYMBOL(ambarella_scm_lp5_adjust_get_nvalue);

int ambarella_scm_hsm_init_queue(void *arg)
{
	u32 fn, cmd;
	struct arm_smccc_res res;

	if (!arg)
		return -EINVAL;

	fn = SVC_SCM_FN(AMBA_SIP_HSM_CALL, AMBA_SIP_HSM_INIT_QUEUE);
	cmd = ARM_SMCCC_CALL_VAL(ARM_SMCCC_FAST_CALL, ARM_SMCCC_SMC_64,
			ARM_SMCCC_OWNER_SIP, fn);

	arm_smccc_smc(cmd, (uint64_t)arg, 0, 0, 0, 0, 0, 0, &res);
	return res.a0;
}
EXPORT_SYMBOL(ambarella_scm_hsm_init_queue);

int ambarella_scm_boot_cluster(bool cpu_on, uint64_t cluster,
			       uint64_t entry, uint64_t arg2)
{
	u32 fn, cmd;
	struct arm_smccc_res res;

	if (cpu_on)
		fn = SVC_SCM_FN(AMBA_SIP_SVC_CLUSTER, AMBA_SIP_FUNC_CPU_ON);
	else
		fn = SVC_SCM_FN(AMBA_SIP_SVC_CLUSTER, AMBA_SIP_FUNC_CPU_OFF);
	cmd = ARM_SMCCC_CALL_VAL(ARM_SMCCC_FAST_CALL, ARM_SMCCC_SMC_64, ARM_SMCCC_OWNER_SIP, fn);
	arm_smccc_smc(cmd, cluster, entry, arg2, 0, 0, 0, 0, &res);

	return res.a0;
}
EXPORT_SYMBOL(ambarella_scm_boot_cluster);
/* ---------------------------------------------------------------------------- */
static int __init ambarella_scm_init(void)
{
	int rval, len;
	const char *method;
	struct device_node *node;
	void __iomem *rct_base;

	node = of_find_node_by_name(NULL, "psci");
	if (node == NULL)
		return 0;

	method = of_get_property(node, "method", &len);
	if (method == NULL) {
		pr_err("'method' property is not found.\n");
		of_node_put(node);
		return 0;
	}

	/* if psci method is set as spin table, return to not access smc */
	if (strcmp(method, "smc")) {
		of_node_put(node);
		return 0;
	}

	rval = ambarella_scm_query();
	if (rval != ARM_SMCCC_SMC_64)
		pr_warn("Ambarella SCM is not implemented, skip ...\n");
	else
		ambarella_smc_deployed = 1;

	of_node_put(node);
	node = of_find_compatible_node(NULL, NULL, "ambarella,rct");
	if (node) {
		rct_base = of_iomap(node, 0);
		if (rct_base) {
			ambartella_secure_boot = !!(readl(rct_base + 0x34) & BIT(6));
			iounmap(rct_base);
		} else {
			pr_warn("Failed to iomap ambarella,rct\n");
		}
		of_node_put(node);
	}

	return 0;
}
arch_initcall(ambarella_scm_init);
