{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1551912020114 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1551912020115 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 06 17:40:19 2019 " "Processing started: Wed Mar 06 17:40:19 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1551912020115 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1551912020115 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off testNodePatch -c testNodePatch " "Command: quartus_map --read_settings_files=on --write_settings_files=off testNodePatch -c testNodePatch" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1551912020115 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1551912020426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testnodepatch.sv 1 1 " "Found 1 design units, including 1 entities, in source file testnodepatch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testNodePatch " "Found entity 1: testNodePatch" {  } { { "testNodePatch.sv" "" { Text "C:/Users/Lab User/Documents/GitHub/Advanced-MC/l2w2-jh2674/testNodePatch.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551912028683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551912028683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "statemachine.v 1 1 " "Found 1 design units, including 1 entities, in source file statemachine.v" { { "Info" "ISGN_ENTITY_NAME" "1 stateMachine " "Found entity 1: stateMachine" {  } { { "stateMachine.v" "" { Text "C:/Users/Lab User/Documents/GitHub/Advanced-MC/l2w2-jh2674/stateMachine.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551912028685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551912028685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signed_mult_1_17.v 1 1 " "Found 1 design units, including 1 entities, in source file signed_mult_1_17.v" { { "Info" "ISGN_ENTITY_NAME" "1 signed_mult_1_17 " "Found entity 1: signed_mult_1_17" {  } { { "signed_mult_1_17.v" "" { Text "C:/Users/Lab User/Documents/GitHub/Advanced-MC/l2w2-jh2674/signed_mult_1_17.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551912028686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551912028686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onenode.sv 1 1 " "Found 1 design units, including 1 entities, in source file onenode.sv" { { "Info" "ISGN_ENTITY_NAME" "1 OneNode " "Found entity 1: OneNode" {  } { { "OneNode.sv" "" { Text "C:/Users/Lab User/Documents/GitHub/Advanced-MC/l2w2-jh2674/OneNode.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551912028687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551912028687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multpatches.sv 1 1 " "Found 1 design units, including 1 entities, in source file multpatches.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multPatches " "Found entity 1: multPatches" {  } { { "multPatches.sv" "" { Text "C:/Users/Lab User/Documents/GitHub/Advanced-MC/l2w2-jh2674/multPatches.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551912028689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551912028689 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\":\";  expecting an operand fourByFourNodePatch.sv(195) " "Verilog HDL syntax error at fourByFourNodePatch.sv(195) near text \":\";  expecting an operand" {  } { { "fourByFourNodePatch.sv" "" { Text "C:/Users/Lab User/Documents/GitHub/Advanced-MC/l2w2-jh2674/fourByFourNodePatch.sv" 195 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1551912028690 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"2\";  expecting \"(\" fourByFourNodePatch.sv(198) " "Verilog HDL syntax error at fourByFourNodePatch.sv(198) near text \"2\";  expecting \"(\"" {  } { { "fourByFourNodePatch.sv" "" { Text "C:/Users/Lab User/Documents/GitHub/Advanced-MC/l2w2-jh2674/fourByFourNodePatch.sv" 198 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1551912028690 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"end\";  expecting \"endcase\" fourByFourNodePatch.sv(256) " "Verilog HDL syntax error at fourByFourNodePatch.sv(256) near text \"end\";  expecting \"endcase\"" {  } { { "fourByFourNodePatch.sv" "" { Text "C:/Users/Lab User/Documents/GitHub/Advanced-MC/l2w2-jh2674/fourByFourNodePatch.sv" 256 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1551912028690 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\":\";  expecting an operand fourByFourNodePatch.sv(258) " "Verilog HDL syntax error at fourByFourNodePatch.sv(258) near text \":\";  expecting an operand" {  } { { "fourByFourNodePatch.sv" "" { Text "C:/Users/Lab User/Documents/GitHub/Advanced-MC/l2w2-jh2674/fourByFourNodePatch.sv" 258 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1551912028690 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"end\";  expecting \"endcase\" fourByFourNodePatch.sv(318) " "Verilog HDL syntax error at fourByFourNodePatch.sv(318) near text \"end\";  expecting \"endcase\"" {  } { { "fourByFourNodePatch.sv" "" { Text "C:/Users/Lab User/Documents/GitHub/Advanced-MC/l2w2-jh2674/fourByFourNodePatch.sv" 318 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1551912028690 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\":\";  expecting an operand fourByFourNodePatch.sv(320) " "Verilog HDL syntax error at fourByFourNodePatch.sv(320) near text \":\";  expecting an operand" {  } { { "fourByFourNodePatch.sv" "" { Text "C:/Users/Lab User/Documents/GitHub/Advanced-MC/l2w2-jh2674/fourByFourNodePatch.sv" 320 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1551912028690 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"end\";  expecting \"endcase\" fourByFourNodePatch.sv(374) " "Verilog HDL syntax error at fourByFourNodePatch.sv(374) near text \"end\";  expecting \"endcase\"" {  } { { "fourByFourNodePatch.sv" "" { Text "C:/Users/Lab User/Documents/GitHub/Advanced-MC/l2w2-jh2674/fourByFourNodePatch.sv" 374 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1551912028690 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\":\";  expecting an operand fourByFourNodePatch.sv(383) " "Verilog HDL syntax error at fourByFourNodePatch.sv(383) near text \":\";  expecting an operand" {  } { { "fourByFourNodePatch.sv" "" { Text "C:/Users/Lab User/Documents/GitHub/Advanced-MC/l2w2-jh2674/fourByFourNodePatch.sv" 383 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1551912028690 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"end\";  expecting \"endcase\" fourByFourNodePatch.sv(450) " "Verilog HDL syntax error at fourByFourNodePatch.sv(450) near text \"end\";  expecting \"endcase\"" {  } { { "fourByFourNodePatch.sv" "" { Text "C:/Users/Lab User/Documents/GitHub/Advanced-MC/l2w2-jh2674/fourByFourNodePatch.sv" 450 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1551912028691 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\":\";  expecting an operand fourByFourNodePatch.sv(452) " "Verilog HDL syntax error at fourByFourNodePatch.sv(452) near text \":\";  expecting an operand" {  } { { "fourByFourNodePatch.sv" "" { Text "C:/Users/Lab User/Documents/GitHub/Advanced-MC/l2w2-jh2674/fourByFourNodePatch.sv" 452 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1551912028691 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"end\";  expecting \"endcase\" fourByFourNodePatch.sv(524) " "Verilog HDL syntax error at fourByFourNodePatch.sv(524) near text \"end\";  expecting \"endcase\"" {  } { { "fourByFourNodePatch.sv" "" { Text "C:/Users/Lab User/Documents/GitHub/Advanced-MC/l2w2-jh2674/fourByFourNodePatch.sv" 524 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1551912028691 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\":\";  expecting an operand fourByFourNodePatch.sv(526) " "Verilog HDL syntax error at fourByFourNodePatch.sv(526) near text \":\";  expecting an operand" {  } { { "fourByFourNodePatch.sv" "" { Text "C:/Users/Lab User/Documents/GitHub/Advanced-MC/l2w2-jh2674/fourByFourNodePatch.sv" 526 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1551912028691 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"end\";  expecting \"endcase\" fourByFourNodePatch.sv(598) " "Verilog HDL syntax error at fourByFourNodePatch.sv(598) near text \"end\";  expecting \"endcase\"" {  } { { "fourByFourNodePatch.sv" "" { Text "C:/Users/Lab User/Documents/GitHub/Advanced-MC/l2w2-jh2674/fourByFourNodePatch.sv" 598 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1551912028691 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\":\";  expecting an operand fourByFourNodePatch.sv(600) " "Verilog HDL syntax error at fourByFourNodePatch.sv(600) near text \":\";  expecting an operand" {  } { { "fourByFourNodePatch.sv" "" { Text "C:/Users/Lab User/Documents/GitHub/Advanced-MC/l2w2-jh2674/fourByFourNodePatch.sv" 600 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1551912028691 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"end\";  expecting \"endcase\" fourByFourNodePatch.sv(665) " "Verilog HDL syntax error at fourByFourNodePatch.sv(665) near text \"end\";  expecting \"endcase\"" {  } { { "fourByFourNodePatch.sv" "" { Text "C:/Users/Lab User/Documents/GitHub/Advanced-MC/l2w2-jh2674/fourByFourNodePatch.sv" 665 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1551912028691 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 fourByFourNodePatch.sv(673) " "Verilog HDL Expression warning at fourByFourNodePatch.sv(673): truncated literal to match 3 bits" {  } { { "fourByFourNodePatch.sv" "" { Text "C:/Users/Lab User/Documents/GitHub/Advanced-MC/l2w2-jh2674/fourByFourNodePatch.sv" 673 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1551912028691 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\":\";  expecting an operand fourByFourNodePatch.sv(674) " "Verilog HDL syntax error at fourByFourNodePatch.sv(674) near text \":\";  expecting an operand" {  } { { "fourByFourNodePatch.sv" "" { Text "C:/Users/Lab User/Documents/GitHub/Advanced-MC/l2w2-jh2674/fourByFourNodePatch.sv" 674 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1551912028691 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"end\";  expecting \"endcase\" fourByFourNodePatch.sv(741) " "Verilog HDL syntax error at fourByFourNodePatch.sv(741) near text \"end\";  expecting \"endcase\"" {  } { { "fourByFourNodePatch.sv" "" { Text "C:/Users/Lab User/Documents/GitHub/Advanced-MC/l2w2-jh2674/fourByFourNodePatch.sv" 741 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1551912028691 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 fourByFourNodePatch.sv(743) " "Verilog HDL Expression warning at fourByFourNodePatch.sv(743): truncated literal to match 3 bits" {  } { { "fourByFourNodePatch.sv" "" { Text "C:/Users/Lab User/Documents/GitHub/Advanced-MC/l2w2-jh2674/fourByFourNodePatch.sv" 743 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1551912028691 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\":\";  expecting an operand fourByFourNodePatch.sv(744) " "Verilog HDL syntax error at fourByFourNodePatch.sv(744) near text \":\";  expecting an operand" {  } { { "fourByFourNodePatch.sv" "" { Text "C:/Users/Lab User/Documents/GitHub/Advanced-MC/l2w2-jh2674/fourByFourNodePatch.sv" 744 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1551912028691 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"end\";  expecting \"endcase\" fourByFourNodePatch.sv(816) " "Verilog HDL syntax error at fourByFourNodePatch.sv(816) near text \"end\";  expecting \"endcase\"" {  } { { "fourByFourNodePatch.sv" "" { Text "C:/Users/Lab User/Documents/GitHub/Advanced-MC/l2w2-jh2674/fourByFourNodePatch.sv" 816 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1551912028691 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 fourByFourNodePatch.sv(818) " "Verilog HDL Expression warning at fourByFourNodePatch.sv(818): truncated literal to match 3 bits" {  } { { "fourByFourNodePatch.sv" "" { Text "C:/Users/Lab User/Documents/GitHub/Advanced-MC/l2w2-jh2674/fourByFourNodePatch.sv" 818 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1551912028691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fourbyfournodepatch.sv 0 0 " "Found 0 design units, including 0 entities, in source file fourbyfournodepatch.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551912028692 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 19 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 19 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "681 " "Peak virtual memory: 681 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1551912028743 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Mar 06 17:40:28 2019 " "Processing ended: Wed Mar 06 17:40:28 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1551912028743 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1551912028743 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1551912028743 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1551912028743 ""}
