C -550 150 "DGT_N" -570 127 0 1 47 0 R
X "VHDL_MODE" "IN" -570 83 0.00 0.00 47 0 0 2 0 0 1 0 99
X "PIN_TEXT" "DGT_N" -490 127 0.00 0.00 47 0 0 0 0 0 1 0 99
C -550 225 "DGT_P" -570 202 0 1 47 0 R
X "VHDL_MODE" "IN" -570 158 0.00 0.00 47 0 0 2 0 0 1 0 99
X "PIN_TEXT" "DGT_P" -490 202 0.00 0.00 47 0 0 0 0 0 1 0 99
C 525 125 "MTCD_LO*" 545 102 0 1 47 0 L
X "VHDL_MODE" "OUT" 545 58 0.00 0.00 47 0 0 0 0 0 1 0 99
X "PIN_TEXT" "MTCD_LO*" 465 102 0.00 0.00 47 0 0 2 0 0 1 0 99
C -550 0 "LO_STAR_OUT_P" -570 -23 0 1 47 0 R
X "VHDL_MODE" "IN" -570 -67 0.00 0.00 47 0 0 2 0 0 1 0 99
X "PIN_TEXT" "LO_STAR_OUT_P" -490 -23 0.00 0.00 47 0 0 0 0 0 1 0 99
C -550 -75 "LO_STAR_OUT_N" -570 -98 0 1 47 0 R
X "VHDL_MODE" "IN" -570 -142 0.00 0.00 47 0 0 2 0 0 1 0 99
X "PIN_TEXT" "LO_STAR_OUT_N" -490 -98 0.00 0.00 47 0 0 0 0 0 1 0 99
L -500 425 -500 -200 -1 16
L 475 -200 475 425 -1 16
L -500 325 475 325 -1 16
L -550 225 -500 225 -1 16
L -550 0 -500 0 -1 16
L 475 425 -500 425 -1 16
L -500 -200 475 -200 -1 16
A 500 125 25 0.00 359.91 74
A -525 150 25 0.00 359.91 74
A -525 -75 25 0.00 359.91 74
T 0 365 0.00 0.00 47 0 0 1 0 15 0
GT_DELAYS_PORTS
P "BLOCK" "TRUE" 0 10 0.00 0.00 47 0 0 1 0 0 0 0 99
