// Seed: 1998003299
module module_0;
  wand id_1, id_2, id_3;
  supply1 id_4 = 0;
  for (id_5 = id_2; 1'h0; id_4 = id_3) wire id_6, id_7;
endmodule
module module_1 (
    input  logic   id_0,
    input  logic   id_1,
    output logic   id_2,
    output supply1 id_3
);
  always if (1 & !id_1) id_2 <= 1;
  assign id_2 = id_0;
  wire id_5;
  module_0();
  wire id_6;
  id_7(
      .id_0(1'b0 - 1 == id_2 <= id_0),
      .id_1(id_2),
      .id_2(1),
      .id_3({1{id_1}}),
      .id_4(1),
      .id_5(1),
      .id_6(id_5)
  );
  assign id_2 = id_1;
endmodule
