# vsim -c -coverage -voptargs="+cover=bcest+/if_top/uut" work.if_top -do "toggle add -full sim:/if_top/uut/*; run -all;  coverage report -instance /if_top/uut; fcover report -r /if_top/uut/*; quit" 
# Start time: 15:23:13 on Mar 18,2019
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# //  Questa Sim-64
# //  Version 10.4c linux_x86_64 Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading sv_std.std
# Loading work.if_top(fast)
# Loading work.IF_stage(fast)
# Loading work.if_assertions(fast)
# Loading work.if_top_tb(fast)
# ** Warning: (vsim-PLI-3691) ../../bench/IF/if_top_tb.sv(89): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Region: /if_top/u_if_top_tb/#anonblk#112609634#73#4# File: ../../bench/IF/if_top_tb.sv
# ** Warning: (vsim-PLI-3691) ../../bench/IF/if_top_tb.sv(90): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Region: /if_top/u_if_top_tb/#anonblk#112609634#73#4# File: ../../bench/IF/if_top_tb.sv
# ** Warning: (vsim-PLI-3691) ../../bench/IF/if_top_tb.sv(91): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Region: /if_top/u_if_top_tb/#anonblk#112609634#73#4# File: ../../bench/IF/if_top_tb.sv
# ** Warning: (vsim-PLI-3691) ../../bench/IF/if_top_tb.sv(92): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Region: /if_top/u_if_top_tb/#anonblk#112609634#73#4# File: ../../bench/IF/if_top_tb.sv
# ** Warning: (vsim-PLI-3691) ../../bench/IF/if_top_tb.sv(93): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Region: /if_top/u_if_top_tb/#anonblk#112609634#73#4# File: ../../bench/IF/if_top_tb.sv
# toggle add -full sim:/if_top/uut/*
# 0
#  run -all
# ************* TEST nop PASSED!!!
# ************* TEST addi PASSED!!!
# ************* TEST branch_taken PASSED!!!
# ************* TEST branch_not_taken PASSED!!!
# ************* TEST hazard_detection PASSED!!!
# ************* TEST hazard_r0 PASSED!!!
# ************* TEST hazard_r1 PASSED!!!
# ************* TEST hazard_r2 PASSED!!!
# ************* TEST hazard_r3 PASSED!!!
# ************* TEST hazard_r4 PASSED!!!
# ************* TEST hazard_r5 PASSED!!!
# ************* TEST hazard_r6 PASSED!!!
# ************* TEST hazard_r7 PASSED!!!
# ************* TEST add PASSED!!!
# ************* TEST R0_load PASSED!!!
# ************* TEST R1_load_store PASSED!!!
# *********** IF STAGE UNIT TESTCASES PASSED!!!! *********** 
# ** Note: $stop    : ../../bench/IF/if_top_tb.sv(129)
#    Time: 92815 ns  Iteration: 2  Instance: /if_top/u_if_top_tb
# Break in Module if_top_tb at ../../bench/IF/if_top_tb.sv line 129
# Stopped at ../../bench/IF/if_top_tb.sv line 129
#   coverage report -instance /if_top/uut
# Coverage Report Summary Data by instance
# 
# =================================================================================
# === Instance: /if_top/uut
# === Design Unit: work.IF_stage
# =================================================================================
#     Enabled Coverage            Active      Hits    Misses % Covered
#     ----------------            ------      ----    ------ ---------
#     Stmts                            4         4         0     100.0
#     Branches                         5         5         0     100.0
#     FEC Condition Terms              0         0         0     100.0
#     FEC Expression Terms             0         0         0     100.0
#     Toggle Bins                     68        68         0     100.0
# 
# 
# Total Coverage By Instance (filtered view): 100.0%
# 
# 
#  fcover report -r /if_top/uut/*
# 
# DIRECTIVE COVERAGE:
# ---------------------------------------------------------------------------------------------
# Name                                     Design Design   Lang File(Line)      Count Status    
#                                          Unit   UnitType                                      
# ---------------------------------------------------------------------------------------------
# /if_top/uut/u_assertions/pc_increment_c  if_assertions Verilog  SVA  ../../bench/IF/if_assertions.sv(25)
#                                                                                7014 Covered   
# /if_top/uut/u_assertions/pc_stall_c      if_assertions Verilog  SVA  ../../bench/IF/if_assertions.sv(36)
#                                                                                1697 Covered   
# /if_top/uut/u_assertions/pc_branch_c     if_assertions Verilog  SVA  ../../bench/IF/if_assertions.sv(47)
#                                                                                 523 Covered   
# 
# TOTAL DIRECTIVE COVERAGE: 100.0%  COVERS: 3
# 
# ASSERTION RESULTS:
# -------------------------------------------------------
# Name                 File(Line)           Failure Pass 
#                                           Count   Count 
# -------------------------------------------------------
# /if_top/uut/u_assertions/assert__pc_branch
#                      ../../bench/IF/if_assertions.sv(42)       0     1
# /if_top/uut/u_assertions/assert__pc_stall
#                      ../../bench/IF/if_assertions.sv(31)       0     1
# /if_top/uut/u_assertions/assert__pc_increment
#                      ../../bench/IF/if_assertions.sv(20)       0     1
# 
#  quit
# End time: 15:23:15 on Mar 18,2019, Elapsed time: 0:00:02
# Errors: 0, Warnings: 5
