[
	{
		"original_line": "Q_ip = sqrt(pow(10,Q_ip3/10)*2*rin*0.001);", 
		"bug_line": "Q_ip = sqrt(pow(10 Q_ip3/10)*2*rin*0.001);",
		"error_description": "Missing comma separator between arguments in the pow function call"
	},
	{
		"original_line": "inout I_in ;", 
		"bug_line": "inout I_in",
		"error_description": "Missing semicolon at the end of the port declaration, causing a syntax error as the next token 'electrical' becomes unexpected."
	},
	{
		"original_line": "parameter real rin = 50 from (0:inf);", 
		"bug_line": "parameter real rin = 50 from (0,inf);",
		"error_description": "Using comma instead of colon in the range expression violates VerilogA syntax rules for range operators."
	},
	{
		"original_line": "parameter real rin = 50 from (0:inf);", 
		"bug_line": "parameter real rin = 50 from (0:inf;",
		"error_description": "Missing closing parenthesis for the range expression, causing unbalanced parentheses."
	},
	{
		"original_line": "I_b = I_a/(I_ip*I_ip);", 
		"bug_line": "I_b = I_a/(I_ip I_ip);",
		"error_description": "Missing multiplication operator between I_ip terms creates invalid token sequence where two identifiers appear consecutively without an operator"
	},
	{
		"original_line": "  I_a = sqrt(pow(10,I_gain/10)*rout/rin);", 
		"bug_line": "  I_a = sqrt(pow(10,I_gain/10) rout/rin);",
		"error_description": "Missing operator between 'sqrt(pow(10,I_gain/10))' and 'rout' due to removed multiplication symbol"
	},
	{
		"original_line": "real I_beta;", 
		"bug_line": "real I_beta",
		"error_description": "Missing semicolon at the end of the variable declaration, causing a syntax error where subsequent declarations are improperly parsed."
	},
	{
		"original_line": "real tmp;", 
		"bug_line": "real tmp",
		"error_description": "Missing semicolon at the end of the variable declaration statement"
	},
	{
		"original_line": "parameter real I_gain = 40;", 
		"bug_line": "parameter real I_gain = 40",
		"error_description": "Missing semicolon at the end of the parameter declaration. VerilogA requires semicolons to terminate parameter statements."
	},
	{
		"original_line": "  Q_theta = theta+Q_cw*(1+Q_beta)*Q_pscp*tmp/(1+Q_beta*tmp)-V(phase_err)+quad_error/2;", 
		"bug_line": "  Q_theta = theta+Q_cw*(1+Q_beta)*Q_pscp*tmp/(1+Q_beta*tmp)-V(phase_err) quad_error/2;",
		"error_description": "Missing operator between '-V(phase_err)' and 'quad_error' terms, creating invalid adjacent expressions without separating operator"
	},
	{
		"original_line": "  Q_b = Q_a/(Q_ip*Q_ip);", 
		"bug_line": "  Q_b = Q_a/(Q_ip*Q_ip};",
		"error_description": "Mismatched parenthesis: used '}' instead of ')' to close the multiplication expression, creating invalid syntax."
	},
	{
		"original_line": "Q_cp = sqrt(pow(10,Q_cmp/10)*2*rout*0.001)/Q_a;", 
		"bug_line": "Q_cp = sqrt(pow(10.Q_cmp/10)*2*rout*0.001)/Q_a;",
		"error_description": "Invalid decimal point in pow arguments - comma replaced with illegal dot causing syntax error"
	},
	{
		"original_line": "real I_b;", 
		"bug_line": "real I-b;",
		"error_description": "Hyphen '-' in variable name 'I-b' is invalid syntax (must use underscores for multi-part names). The compiler interprets '-' as a subtraction operator, breaking the declaration."
	},
	{
		"original_line": "  else if (V(Q_in) > 0) theta = `PI/2;", 
		"bug_line": "  elseif (V(Q_in) > 0) theta = `PI/2;",
		"error_description": "Missing space between 'else' and 'if' keywords. VerilogA requires separate tokens 'else if', not combined 'elseif'."
	},
	{
		"original_line": "parameter real rin = 50 from (0:inf);", 
		"bug_line": "parameter real rin = 50 from (0,inf);",
		"error_description": "In VerilogA range specifications, colons must separate min/max values. Using a comma instead of colon in '(0,inf)' violates syntax rules."
	},
	{
		"original_line": "parameter real Q_shp = 2 from [0:inf);", 
		"bug_line": "parameter real Q_shp = 2 from [0inf);",
		"error_description": "Missing colon in interval specification. The colon between lower and upper bounds is required for valid interval syntax."
	},
	{
		"original_line": "real Q_ip;", 
		"bug_line": "real Q_ip",
		"error_description": "Missing semicolon at the end of the variable declaration. VerilogA requires each declaration statement to terminate with a semicolon."
	},
	{
		"original_line": "oscillator is absorbed into this model.", 
		"bug_line": "oscillator is absorbed into this model. */",
		"error_description": "Added premature comment termination '*/' in the middle of a multi-line comment block, causing the subsequent '*/' on line 11 to become unmatched and generating a syntax error."
	},
	{
		"original_line": "Q_cp = sqrt(pow(10,Q_cmp/10)*2*rout*0.001)/Q_a;", 
		"bug_line": "Q_cp = sqrt(pow(10;Q_cmp/10)*2*rout*0.001)/Q_a;",
		"error_description": "Replaced comma with semicolon in pow() function arguments, causing invalid argument separator syntax error"
	},
	{
		"original_line": "  Q_a = sqrt(pow(10,Q_gain/10)*rout/rin);", 
		"bug_line": "  Q_a = sqrt(pow(10,Q_gain/10)*rout/rin)",
		"error_description": "Missing semicolon at the end of the statement"
	}
]