# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"tb_uart_controller_rx_func_synth.v" \
"../../../../../ALU.srcs/sources_1/new/SUART.v" \
"../../../../../ALU.srcs/sim_1/new/UART_TB.v" \

# Do not sort compile order
nosort
