// Seed: 385877817
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_6;
  assign id_4 = 1'b0 * id_2;
  id_7(
      .id_0(id_6), .id_1((1)), .id_2(id_6), .id_3(1'b0), .id_4(id_3), .id_5(1'b0), .id_6(1'h0)
  );
  tri id_8 = 1;
endmodule
module module_1 (
    input supply0 id_0,
    input wor id_1,
    input wor id_2,
    input wand id_3,
    input tri0 id_4,
    input tri0 id_5,
    output wand id_6,
    input tri1 id_7,
    input wand id_8
);
  wire id_10;
  module_0(
      id_10, id_10, id_10, id_10, id_10
  );
endmodule : id_11
