// Seed: 2967696114
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  input wire id_13;
  input wire id_12;
  output wire id_11;
  output wire id_10;
  output wire id_9;
  output wire id_8;
  output wire id_7;
  input wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  id_14(
      .id_0(1)
  );
  assign id_8 = ~id_6;
  assign module_1.type_15 = 0;
endmodule
module module_1 #(
    parameter id_12 = 32'd29,
    parameter id_13 = 32'd37
) (
    input tri1 id_0,
    output tri0 id_1,
    input wor id_2,
    output wire id_3,
    output wor id_4,
    input tri0 id_5,
    input tri id_6,
    output supply1 id_7,
    output wand id_8
    , id_10
);
  if (1) begin : LABEL_0
    tri1 id_11;
    defparam id_12.id_13 = id_11;
  end else begin : LABEL_0
    wire id_14;
  end
  module_0 modCall_1 (
      id_14,
      id_10,
      id_10,
      id_14,
      id_10,
      id_14,
      id_10,
      id_10,
      id_10,
      id_14,
      id_10,
      id_14,
      id_14
  );
endmodule
