
F303K_IR.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003584  08000188  08000188  00010188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000b04  0800370c  0800370c  0001370c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08004210  08004210  00014210  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08004214  08004214  00014214  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000004  20000000  08004218  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .ccmram       00000000  10000000  10000000  00020004  2**0
                  CONTENTS
  7 .bss          000002c0  20000004  20000004  00020004  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  200002c4  200002c4  00020004  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  00020004  2**0
                  CONTENTS, READONLY
 10 .debug_info   00011b4c  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 00002b08  00000000  00000000  00031b80  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    000038db  00000000  00000000  00034688  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_aranges 00000678  00000000  00000000  00037f68  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 00000890  00000000  00000000  000385e0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_line   00004abc  00000000  00000000  00038e70  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    000025ab  00000000  00000000  0003d92c  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .comment      0000007c  00000000  00000000  0003fed7  2**0
                  CONTENTS, READONLY
 18 .debug_frame  000011d0  00000000  00000000  0003ff54  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000004 	.word	0x20000004
 80001a4:	00000000 	.word	0x00000000
 80001a8:	080036f4 	.word	0x080036f4

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000008 	.word	0x20000008
 80001c4:	080036f4 	.word	0x080036f4

080001c8 <__aeabi_drsub>:
 80001c8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001cc:	e002      	b.n	80001d4 <__adddf3>
 80001ce:	bf00      	nop

080001d0 <__aeabi_dsub>:
 80001d0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001d4 <__adddf3>:
 80001d4:	b530      	push	{r4, r5, lr}
 80001d6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001da:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001de:	ea94 0f05 	teq	r4, r5
 80001e2:	bf08      	it	eq
 80001e4:	ea90 0f02 	teqeq	r0, r2
 80001e8:	bf1f      	itttt	ne
 80001ea:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001ee:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001f2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001f6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001fa:	f000 80e2 	beq.w	80003c2 <__adddf3+0x1ee>
 80001fe:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000202:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000206:	bfb8      	it	lt
 8000208:	426d      	neglt	r5, r5
 800020a:	dd0c      	ble.n	8000226 <__adddf3+0x52>
 800020c:	442c      	add	r4, r5
 800020e:	ea80 0202 	eor.w	r2, r0, r2
 8000212:	ea81 0303 	eor.w	r3, r1, r3
 8000216:	ea82 0000 	eor.w	r0, r2, r0
 800021a:	ea83 0101 	eor.w	r1, r3, r1
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	2d36      	cmp	r5, #54	; 0x36
 8000228:	bf88      	it	hi
 800022a:	bd30      	pophi	{r4, r5, pc}
 800022c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000230:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000234:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000238:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800023c:	d002      	beq.n	8000244 <__adddf3+0x70>
 800023e:	4240      	negs	r0, r0
 8000240:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000244:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000248:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800024c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000250:	d002      	beq.n	8000258 <__adddf3+0x84>
 8000252:	4252      	negs	r2, r2
 8000254:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000258:	ea94 0f05 	teq	r4, r5
 800025c:	f000 80a7 	beq.w	80003ae <__adddf3+0x1da>
 8000260:	f1a4 0401 	sub.w	r4, r4, #1
 8000264:	f1d5 0e20 	rsbs	lr, r5, #32
 8000268:	db0d      	blt.n	8000286 <__adddf3+0xb2>
 800026a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800026e:	fa22 f205 	lsr.w	r2, r2, r5
 8000272:	1880      	adds	r0, r0, r2
 8000274:	f141 0100 	adc.w	r1, r1, #0
 8000278:	fa03 f20e 	lsl.w	r2, r3, lr
 800027c:	1880      	adds	r0, r0, r2
 800027e:	fa43 f305 	asr.w	r3, r3, r5
 8000282:	4159      	adcs	r1, r3
 8000284:	e00e      	b.n	80002a4 <__adddf3+0xd0>
 8000286:	f1a5 0520 	sub.w	r5, r5, #32
 800028a:	f10e 0e20 	add.w	lr, lr, #32
 800028e:	2a01      	cmp	r2, #1
 8000290:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000294:	bf28      	it	cs
 8000296:	f04c 0c02 	orrcs.w	ip, ip, #2
 800029a:	fa43 f305 	asr.w	r3, r3, r5
 800029e:	18c0      	adds	r0, r0, r3
 80002a0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002a4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002a8:	d507      	bpl.n	80002ba <__adddf3+0xe6>
 80002aa:	f04f 0e00 	mov.w	lr, #0
 80002ae:	f1dc 0c00 	rsbs	ip, ip, #0
 80002b2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002b6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ba:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002be:	d31b      	bcc.n	80002f8 <__adddf3+0x124>
 80002c0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002c4:	d30c      	bcc.n	80002e0 <__adddf3+0x10c>
 80002c6:	0849      	lsrs	r1, r1, #1
 80002c8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002cc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002d0:	f104 0401 	add.w	r4, r4, #1
 80002d4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002d8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002dc:	f080 809a 	bcs.w	8000414 <__adddf3+0x240>
 80002e0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002e4:	bf08      	it	eq
 80002e6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002ea:	f150 0000 	adcs.w	r0, r0, #0
 80002ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002f2:	ea41 0105 	orr.w	r1, r1, r5
 80002f6:	bd30      	pop	{r4, r5, pc}
 80002f8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002fc:	4140      	adcs	r0, r0
 80002fe:	eb41 0101 	adc.w	r1, r1, r1
 8000302:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000306:	f1a4 0401 	sub.w	r4, r4, #1
 800030a:	d1e9      	bne.n	80002e0 <__adddf3+0x10c>
 800030c:	f091 0f00 	teq	r1, #0
 8000310:	bf04      	itt	eq
 8000312:	4601      	moveq	r1, r0
 8000314:	2000      	moveq	r0, #0
 8000316:	fab1 f381 	clz	r3, r1
 800031a:	bf08      	it	eq
 800031c:	3320      	addeq	r3, #32
 800031e:	f1a3 030b 	sub.w	r3, r3, #11
 8000322:	f1b3 0220 	subs.w	r2, r3, #32
 8000326:	da0c      	bge.n	8000342 <__adddf3+0x16e>
 8000328:	320c      	adds	r2, #12
 800032a:	dd08      	ble.n	800033e <__adddf3+0x16a>
 800032c:	f102 0c14 	add.w	ip, r2, #20
 8000330:	f1c2 020c 	rsb	r2, r2, #12
 8000334:	fa01 f00c 	lsl.w	r0, r1, ip
 8000338:	fa21 f102 	lsr.w	r1, r1, r2
 800033c:	e00c      	b.n	8000358 <__adddf3+0x184>
 800033e:	f102 0214 	add.w	r2, r2, #20
 8000342:	bfd8      	it	le
 8000344:	f1c2 0c20 	rsble	ip, r2, #32
 8000348:	fa01 f102 	lsl.w	r1, r1, r2
 800034c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000350:	bfdc      	itt	le
 8000352:	ea41 010c 	orrle.w	r1, r1, ip
 8000356:	4090      	lslle	r0, r2
 8000358:	1ae4      	subs	r4, r4, r3
 800035a:	bfa2      	ittt	ge
 800035c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000360:	4329      	orrge	r1, r5
 8000362:	bd30      	popge	{r4, r5, pc}
 8000364:	ea6f 0404 	mvn.w	r4, r4
 8000368:	3c1f      	subs	r4, #31
 800036a:	da1c      	bge.n	80003a6 <__adddf3+0x1d2>
 800036c:	340c      	adds	r4, #12
 800036e:	dc0e      	bgt.n	800038e <__adddf3+0x1ba>
 8000370:	f104 0414 	add.w	r4, r4, #20
 8000374:	f1c4 0220 	rsb	r2, r4, #32
 8000378:	fa20 f004 	lsr.w	r0, r0, r4
 800037c:	fa01 f302 	lsl.w	r3, r1, r2
 8000380:	ea40 0003 	orr.w	r0, r0, r3
 8000384:	fa21 f304 	lsr.w	r3, r1, r4
 8000388:	ea45 0103 	orr.w	r1, r5, r3
 800038c:	bd30      	pop	{r4, r5, pc}
 800038e:	f1c4 040c 	rsb	r4, r4, #12
 8000392:	f1c4 0220 	rsb	r2, r4, #32
 8000396:	fa20 f002 	lsr.w	r0, r0, r2
 800039a:	fa01 f304 	lsl.w	r3, r1, r4
 800039e:	ea40 0003 	orr.w	r0, r0, r3
 80003a2:	4629      	mov	r1, r5
 80003a4:	bd30      	pop	{r4, r5, pc}
 80003a6:	fa21 f004 	lsr.w	r0, r1, r4
 80003aa:	4629      	mov	r1, r5
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	f094 0f00 	teq	r4, #0
 80003b2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003b6:	bf06      	itte	eq
 80003b8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003bc:	3401      	addeq	r4, #1
 80003be:	3d01      	subne	r5, #1
 80003c0:	e74e      	b.n	8000260 <__adddf3+0x8c>
 80003c2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003c6:	bf18      	it	ne
 80003c8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003cc:	d029      	beq.n	8000422 <__adddf3+0x24e>
 80003ce:	ea94 0f05 	teq	r4, r5
 80003d2:	bf08      	it	eq
 80003d4:	ea90 0f02 	teqeq	r0, r2
 80003d8:	d005      	beq.n	80003e6 <__adddf3+0x212>
 80003da:	ea54 0c00 	orrs.w	ip, r4, r0
 80003de:	bf04      	itt	eq
 80003e0:	4619      	moveq	r1, r3
 80003e2:	4610      	moveq	r0, r2
 80003e4:	bd30      	pop	{r4, r5, pc}
 80003e6:	ea91 0f03 	teq	r1, r3
 80003ea:	bf1e      	ittt	ne
 80003ec:	2100      	movne	r1, #0
 80003ee:	2000      	movne	r0, #0
 80003f0:	bd30      	popne	{r4, r5, pc}
 80003f2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003f6:	d105      	bne.n	8000404 <__adddf3+0x230>
 80003f8:	0040      	lsls	r0, r0, #1
 80003fa:	4149      	adcs	r1, r1
 80003fc:	bf28      	it	cs
 80003fe:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000402:	bd30      	pop	{r4, r5, pc}
 8000404:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000408:	bf3c      	itt	cc
 800040a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800040e:	bd30      	popcc	{r4, r5, pc}
 8000410:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000414:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000418:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800041c:	f04f 0000 	mov.w	r0, #0
 8000420:	bd30      	pop	{r4, r5, pc}
 8000422:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000426:	bf1a      	itte	ne
 8000428:	4619      	movne	r1, r3
 800042a:	4610      	movne	r0, r2
 800042c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000430:	bf1c      	itt	ne
 8000432:	460b      	movne	r3, r1
 8000434:	4602      	movne	r2, r0
 8000436:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800043a:	bf06      	itte	eq
 800043c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000440:	ea91 0f03 	teqeq	r1, r3
 8000444:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000448:	bd30      	pop	{r4, r5, pc}
 800044a:	bf00      	nop

0800044c <__aeabi_ui2d>:
 800044c:	f090 0f00 	teq	r0, #0
 8000450:	bf04      	itt	eq
 8000452:	2100      	moveq	r1, #0
 8000454:	4770      	bxeq	lr
 8000456:	b530      	push	{r4, r5, lr}
 8000458:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800045c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000460:	f04f 0500 	mov.w	r5, #0
 8000464:	f04f 0100 	mov.w	r1, #0
 8000468:	e750      	b.n	800030c <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_i2d>:
 800046c:	f090 0f00 	teq	r0, #0
 8000470:	bf04      	itt	eq
 8000472:	2100      	moveq	r1, #0
 8000474:	4770      	bxeq	lr
 8000476:	b530      	push	{r4, r5, lr}
 8000478:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800047c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000480:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000484:	bf48      	it	mi
 8000486:	4240      	negmi	r0, r0
 8000488:	f04f 0100 	mov.w	r1, #0
 800048c:	e73e      	b.n	800030c <__adddf3+0x138>
 800048e:	bf00      	nop

08000490 <__aeabi_f2d>:
 8000490:	0042      	lsls	r2, r0, #1
 8000492:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000496:	ea4f 0131 	mov.w	r1, r1, rrx
 800049a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800049e:	bf1f      	itttt	ne
 80004a0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004a4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004a8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004ac:	4770      	bxne	lr
 80004ae:	f092 0f00 	teq	r2, #0
 80004b2:	bf14      	ite	ne
 80004b4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004b8:	4770      	bxeq	lr
 80004ba:	b530      	push	{r4, r5, lr}
 80004bc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004c8:	e720      	b.n	800030c <__adddf3+0x138>
 80004ca:	bf00      	nop

080004cc <__aeabi_ul2d>:
 80004cc:	ea50 0201 	orrs.w	r2, r0, r1
 80004d0:	bf08      	it	eq
 80004d2:	4770      	bxeq	lr
 80004d4:	b530      	push	{r4, r5, lr}
 80004d6:	f04f 0500 	mov.w	r5, #0
 80004da:	e00a      	b.n	80004f2 <__aeabi_l2d+0x16>

080004dc <__aeabi_l2d>:
 80004dc:	ea50 0201 	orrs.w	r2, r0, r1
 80004e0:	bf08      	it	eq
 80004e2:	4770      	bxeq	lr
 80004e4:	b530      	push	{r4, r5, lr}
 80004e6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80004ea:	d502      	bpl.n	80004f2 <__aeabi_l2d+0x16>
 80004ec:	4240      	negs	r0, r0
 80004ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004f2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004f6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80004fe:	f43f aedc 	beq.w	80002ba <__adddf3+0xe6>
 8000502:	f04f 0203 	mov.w	r2, #3
 8000506:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800050a:	bf18      	it	ne
 800050c:	3203      	addne	r2, #3
 800050e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000512:	bf18      	it	ne
 8000514:	3203      	addne	r2, #3
 8000516:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800051a:	f1c2 0320 	rsb	r3, r2, #32
 800051e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000522:	fa20 f002 	lsr.w	r0, r0, r2
 8000526:	fa01 fe03 	lsl.w	lr, r1, r3
 800052a:	ea40 000e 	orr.w	r0, r0, lr
 800052e:	fa21 f102 	lsr.w	r1, r1, r2
 8000532:	4414      	add	r4, r2
 8000534:	e6c1      	b.n	80002ba <__adddf3+0xe6>
 8000536:	bf00      	nop

08000538 <__aeabi_dmul>:
 8000538:	b570      	push	{r4, r5, r6, lr}
 800053a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800053e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000542:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000546:	bf1d      	ittte	ne
 8000548:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800054c:	ea94 0f0c 	teqne	r4, ip
 8000550:	ea95 0f0c 	teqne	r5, ip
 8000554:	f000 f8de 	bleq	8000714 <__aeabi_dmul+0x1dc>
 8000558:	442c      	add	r4, r5
 800055a:	ea81 0603 	eor.w	r6, r1, r3
 800055e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000562:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000566:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800056a:	bf18      	it	ne
 800056c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000570:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000574:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000578:	d038      	beq.n	80005ec <__aeabi_dmul+0xb4>
 800057a:	fba0 ce02 	umull	ip, lr, r0, r2
 800057e:	f04f 0500 	mov.w	r5, #0
 8000582:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000586:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800058a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800058e:	f04f 0600 	mov.w	r6, #0
 8000592:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000596:	f09c 0f00 	teq	ip, #0
 800059a:	bf18      	it	ne
 800059c:	f04e 0e01 	orrne.w	lr, lr, #1
 80005a0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005a4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005a8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005ac:	d204      	bcs.n	80005b8 <__aeabi_dmul+0x80>
 80005ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005b2:	416d      	adcs	r5, r5
 80005b4:	eb46 0606 	adc.w	r6, r6, r6
 80005b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005cc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005d0:	bf88      	it	hi
 80005d2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005d6:	d81e      	bhi.n	8000616 <__aeabi_dmul+0xde>
 80005d8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005dc:	bf08      	it	eq
 80005de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005e2:	f150 0000 	adcs.w	r0, r0, #0
 80005e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005ea:	bd70      	pop	{r4, r5, r6, pc}
 80005ec:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80005f0:	ea46 0101 	orr.w	r1, r6, r1
 80005f4:	ea40 0002 	orr.w	r0, r0, r2
 80005f8:	ea81 0103 	eor.w	r1, r1, r3
 80005fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000600:	bfc2      	ittt	gt
 8000602:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000606:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800060a:	bd70      	popgt	{r4, r5, r6, pc}
 800060c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000610:	f04f 0e00 	mov.w	lr, #0
 8000614:	3c01      	subs	r4, #1
 8000616:	f300 80ab 	bgt.w	8000770 <__aeabi_dmul+0x238>
 800061a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800061e:	bfde      	ittt	le
 8000620:	2000      	movle	r0, #0
 8000622:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000626:	bd70      	pople	{r4, r5, r6, pc}
 8000628:	f1c4 0400 	rsb	r4, r4, #0
 800062c:	3c20      	subs	r4, #32
 800062e:	da35      	bge.n	800069c <__aeabi_dmul+0x164>
 8000630:	340c      	adds	r4, #12
 8000632:	dc1b      	bgt.n	800066c <__aeabi_dmul+0x134>
 8000634:	f104 0414 	add.w	r4, r4, #20
 8000638:	f1c4 0520 	rsb	r5, r4, #32
 800063c:	fa00 f305 	lsl.w	r3, r0, r5
 8000640:	fa20 f004 	lsr.w	r0, r0, r4
 8000644:	fa01 f205 	lsl.w	r2, r1, r5
 8000648:	ea40 0002 	orr.w	r0, r0, r2
 800064c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000650:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000654:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000658:	fa21 f604 	lsr.w	r6, r1, r4
 800065c:	eb42 0106 	adc.w	r1, r2, r6
 8000660:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000664:	bf08      	it	eq
 8000666:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800066a:	bd70      	pop	{r4, r5, r6, pc}
 800066c:	f1c4 040c 	rsb	r4, r4, #12
 8000670:	f1c4 0520 	rsb	r5, r4, #32
 8000674:	fa00 f304 	lsl.w	r3, r0, r4
 8000678:	fa20 f005 	lsr.w	r0, r0, r5
 800067c:	fa01 f204 	lsl.w	r2, r1, r4
 8000680:	ea40 0002 	orr.w	r0, r0, r2
 8000684:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000688:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800068c:	f141 0100 	adc.w	r1, r1, #0
 8000690:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000694:	bf08      	it	eq
 8000696:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800069a:	bd70      	pop	{r4, r5, r6, pc}
 800069c:	f1c4 0520 	rsb	r5, r4, #32
 80006a0:	fa00 f205 	lsl.w	r2, r0, r5
 80006a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80006a8:	fa20 f304 	lsr.w	r3, r0, r4
 80006ac:	fa01 f205 	lsl.w	r2, r1, r5
 80006b0:	ea43 0302 	orr.w	r3, r3, r2
 80006b4:	fa21 f004 	lsr.w	r0, r1, r4
 80006b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006bc:	fa21 f204 	lsr.w	r2, r1, r4
 80006c0:	ea20 0002 	bic.w	r0, r0, r2
 80006c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006cc:	bf08      	it	eq
 80006ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006d2:	bd70      	pop	{r4, r5, r6, pc}
 80006d4:	f094 0f00 	teq	r4, #0
 80006d8:	d10f      	bne.n	80006fa <__aeabi_dmul+0x1c2>
 80006da:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006de:	0040      	lsls	r0, r0, #1
 80006e0:	eb41 0101 	adc.w	r1, r1, r1
 80006e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80006e8:	bf08      	it	eq
 80006ea:	3c01      	subeq	r4, #1
 80006ec:	d0f7      	beq.n	80006de <__aeabi_dmul+0x1a6>
 80006ee:	ea41 0106 	orr.w	r1, r1, r6
 80006f2:	f095 0f00 	teq	r5, #0
 80006f6:	bf18      	it	ne
 80006f8:	4770      	bxne	lr
 80006fa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80006fe:	0052      	lsls	r2, r2, #1
 8000700:	eb43 0303 	adc.w	r3, r3, r3
 8000704:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000708:	bf08      	it	eq
 800070a:	3d01      	subeq	r5, #1
 800070c:	d0f7      	beq.n	80006fe <__aeabi_dmul+0x1c6>
 800070e:	ea43 0306 	orr.w	r3, r3, r6
 8000712:	4770      	bx	lr
 8000714:	ea94 0f0c 	teq	r4, ip
 8000718:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800071c:	bf18      	it	ne
 800071e:	ea95 0f0c 	teqne	r5, ip
 8000722:	d00c      	beq.n	800073e <__aeabi_dmul+0x206>
 8000724:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000728:	bf18      	it	ne
 800072a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800072e:	d1d1      	bne.n	80006d4 <__aeabi_dmul+0x19c>
 8000730:	ea81 0103 	eor.w	r1, r1, r3
 8000734:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000738:	f04f 0000 	mov.w	r0, #0
 800073c:	bd70      	pop	{r4, r5, r6, pc}
 800073e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000742:	bf06      	itte	eq
 8000744:	4610      	moveq	r0, r2
 8000746:	4619      	moveq	r1, r3
 8000748:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800074c:	d019      	beq.n	8000782 <__aeabi_dmul+0x24a>
 800074e:	ea94 0f0c 	teq	r4, ip
 8000752:	d102      	bne.n	800075a <__aeabi_dmul+0x222>
 8000754:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000758:	d113      	bne.n	8000782 <__aeabi_dmul+0x24a>
 800075a:	ea95 0f0c 	teq	r5, ip
 800075e:	d105      	bne.n	800076c <__aeabi_dmul+0x234>
 8000760:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000764:	bf1c      	itt	ne
 8000766:	4610      	movne	r0, r2
 8000768:	4619      	movne	r1, r3
 800076a:	d10a      	bne.n	8000782 <__aeabi_dmul+0x24a>
 800076c:	ea81 0103 	eor.w	r1, r1, r3
 8000770:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000774:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000778:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800077c:	f04f 0000 	mov.w	r0, #0
 8000780:	bd70      	pop	{r4, r5, r6, pc}
 8000782:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000786:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800078a:	bd70      	pop	{r4, r5, r6, pc}

0800078c <__aeabi_ddiv>:
 800078c:	b570      	push	{r4, r5, r6, lr}
 800078e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000792:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000796:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800079a:	bf1d      	ittte	ne
 800079c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007a0:	ea94 0f0c 	teqne	r4, ip
 80007a4:	ea95 0f0c 	teqne	r5, ip
 80007a8:	f000 f8a7 	bleq	80008fa <__aeabi_ddiv+0x16e>
 80007ac:	eba4 0405 	sub.w	r4, r4, r5
 80007b0:	ea81 0e03 	eor.w	lr, r1, r3
 80007b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007bc:	f000 8088 	beq.w	80008d0 <__aeabi_ddiv+0x144>
 80007c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007c4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007e0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007e4:	429d      	cmp	r5, r3
 80007e6:	bf08      	it	eq
 80007e8:	4296      	cmpeq	r6, r2
 80007ea:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80007ee:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80007f2:	d202      	bcs.n	80007fa <__aeabi_ddiv+0x6e>
 80007f4:	085b      	lsrs	r3, r3, #1
 80007f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80007fa:	1ab6      	subs	r6, r6, r2
 80007fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000800:	085b      	lsrs	r3, r3, #1
 8000802:	ea4f 0232 	mov.w	r2, r2, rrx
 8000806:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800080a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800080e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000812:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000816:	bf22      	ittt	cs
 8000818:	1ab6      	subcs	r6, r6, r2
 800081a:	4675      	movcs	r5, lr
 800081c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000820:	085b      	lsrs	r3, r3, #1
 8000822:	ea4f 0232 	mov.w	r2, r2, rrx
 8000826:	ebb6 0e02 	subs.w	lr, r6, r2
 800082a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800082e:	bf22      	ittt	cs
 8000830:	1ab6      	subcs	r6, r6, r2
 8000832:	4675      	movcs	r5, lr
 8000834:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000838:	085b      	lsrs	r3, r3, #1
 800083a:	ea4f 0232 	mov.w	r2, r2, rrx
 800083e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000842:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000846:	bf22      	ittt	cs
 8000848:	1ab6      	subcs	r6, r6, r2
 800084a:	4675      	movcs	r5, lr
 800084c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000850:	085b      	lsrs	r3, r3, #1
 8000852:	ea4f 0232 	mov.w	r2, r2, rrx
 8000856:	ebb6 0e02 	subs.w	lr, r6, r2
 800085a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800085e:	bf22      	ittt	cs
 8000860:	1ab6      	subcs	r6, r6, r2
 8000862:	4675      	movcs	r5, lr
 8000864:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000868:	ea55 0e06 	orrs.w	lr, r5, r6
 800086c:	d018      	beq.n	80008a0 <__aeabi_ddiv+0x114>
 800086e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000872:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000876:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800087a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800087e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000882:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000886:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800088a:	d1c0      	bne.n	800080e <__aeabi_ddiv+0x82>
 800088c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000890:	d10b      	bne.n	80008aa <__aeabi_ddiv+0x11e>
 8000892:	ea41 0100 	orr.w	r1, r1, r0
 8000896:	f04f 0000 	mov.w	r0, #0
 800089a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800089e:	e7b6      	b.n	800080e <__aeabi_ddiv+0x82>
 80008a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008a4:	bf04      	itt	eq
 80008a6:	4301      	orreq	r1, r0
 80008a8:	2000      	moveq	r0, #0
 80008aa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008ae:	bf88      	it	hi
 80008b0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008b4:	f63f aeaf 	bhi.w	8000616 <__aeabi_dmul+0xde>
 80008b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80008bc:	bf04      	itt	eq
 80008be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008c6:	f150 0000 	adcs.w	r0, r0, #0
 80008ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008ce:	bd70      	pop	{r4, r5, r6, pc}
 80008d0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008dc:	bfc2      	ittt	gt
 80008de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008e6:	bd70      	popgt	{r4, r5, r6, pc}
 80008e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80008ec:	f04f 0e00 	mov.w	lr, #0
 80008f0:	3c01      	subs	r4, #1
 80008f2:	e690      	b.n	8000616 <__aeabi_dmul+0xde>
 80008f4:	ea45 0e06 	orr.w	lr, r5, r6
 80008f8:	e68d      	b.n	8000616 <__aeabi_dmul+0xde>
 80008fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80008fe:	ea94 0f0c 	teq	r4, ip
 8000902:	bf08      	it	eq
 8000904:	ea95 0f0c 	teqeq	r5, ip
 8000908:	f43f af3b 	beq.w	8000782 <__aeabi_dmul+0x24a>
 800090c:	ea94 0f0c 	teq	r4, ip
 8000910:	d10a      	bne.n	8000928 <__aeabi_ddiv+0x19c>
 8000912:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000916:	f47f af34 	bne.w	8000782 <__aeabi_dmul+0x24a>
 800091a:	ea95 0f0c 	teq	r5, ip
 800091e:	f47f af25 	bne.w	800076c <__aeabi_dmul+0x234>
 8000922:	4610      	mov	r0, r2
 8000924:	4619      	mov	r1, r3
 8000926:	e72c      	b.n	8000782 <__aeabi_dmul+0x24a>
 8000928:	ea95 0f0c 	teq	r5, ip
 800092c:	d106      	bne.n	800093c <__aeabi_ddiv+0x1b0>
 800092e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000932:	f43f aefd 	beq.w	8000730 <__aeabi_dmul+0x1f8>
 8000936:	4610      	mov	r0, r2
 8000938:	4619      	mov	r1, r3
 800093a:	e722      	b.n	8000782 <__aeabi_dmul+0x24a>
 800093c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000940:	bf18      	it	ne
 8000942:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000946:	f47f aec5 	bne.w	80006d4 <__aeabi_dmul+0x19c>
 800094a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800094e:	f47f af0d 	bne.w	800076c <__aeabi_dmul+0x234>
 8000952:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000956:	f47f aeeb 	bne.w	8000730 <__aeabi_dmul+0x1f8>
 800095a:	e712      	b.n	8000782 <__aeabi_dmul+0x24a>

0800095c <__aeabi_d2f>:
 800095c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000960:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000964:	bf24      	itt	cs
 8000966:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 800096a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 800096e:	d90d      	bls.n	800098c <__aeabi_d2f+0x30>
 8000970:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000974:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000978:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 800097c:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000980:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000984:	bf08      	it	eq
 8000986:	f020 0001 	biceq.w	r0, r0, #1
 800098a:	4770      	bx	lr
 800098c:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000990:	d121      	bne.n	80009d6 <__aeabi_d2f+0x7a>
 8000992:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000996:	bfbc      	itt	lt
 8000998:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 800099c:	4770      	bxlt	lr
 800099e:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009a2:	ea4f 5252 	mov.w	r2, r2, lsr #21
 80009a6:	f1c2 0218 	rsb	r2, r2, #24
 80009aa:	f1c2 0c20 	rsb	ip, r2, #32
 80009ae:	fa10 f30c 	lsls.w	r3, r0, ip
 80009b2:	fa20 f002 	lsr.w	r0, r0, r2
 80009b6:	bf18      	it	ne
 80009b8:	f040 0001 	orrne.w	r0, r0, #1
 80009bc:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80009c0:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 80009c4:	fa03 fc0c 	lsl.w	ip, r3, ip
 80009c8:	ea40 000c 	orr.w	r0, r0, ip
 80009cc:	fa23 f302 	lsr.w	r3, r3, r2
 80009d0:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80009d4:	e7cc      	b.n	8000970 <__aeabi_d2f+0x14>
 80009d6:	ea7f 5362 	mvns.w	r3, r2, asr #21
 80009da:	d107      	bne.n	80009ec <__aeabi_d2f+0x90>
 80009dc:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 80009e0:	bf1e      	ittt	ne
 80009e2:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 80009e6:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 80009ea:	4770      	bxne	lr
 80009ec:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 80009f0:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80009f4:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80009f8:	4770      	bx	lr
 80009fa:	bf00      	nop

080009fc <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80009fc:	b510      	push	{r4, lr}
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  HAL_SYSTICK_Config(SystemCoreClock / 1000U);
 80009fe:	4b08      	ldr	r3, [pc, #32]	; (8000a20 <HAL_InitTick+0x24>)
{
 8000a00:	4604      	mov	r4, r0
  HAL_SYSTICK_Config(SystemCoreClock / 1000U);
 8000a02:	6818      	ldr	r0, [r3, #0]
 8000a04:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000a08:	fbb0 f0f3 	udiv	r0, r0, r3
 8000a0c:	f000 f870 	bl	8000af0 <HAL_SYSTICK_Config>
 
  /*Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority ,0U);
 8000a10:	2200      	movs	r2, #0
 8000a12:	4621      	mov	r1, r4
 8000a14:	f04f 30ff 	mov.w	r0, #4294967295
 8000a18:	f000 f836 	bl	8000a88 <HAL_NVIC_SetPriority>

   /* Return function status */
  return HAL_OK;
}
 8000a1c:	2000      	movs	r0, #0
 8000a1e:	bd10      	pop	{r4, pc}
 8000a20:	20000000 	.word	0x20000000

08000a24 <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000a24:	4a07      	ldr	r2, [pc, #28]	; (8000a44 <HAL_Init+0x20>)
{
 8000a26:	b508      	push	{r3, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000a28:	6813      	ldr	r3, [r2, #0]
 8000a2a:	f043 0310 	orr.w	r3, r3, #16
 8000a2e:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000a30:	2003      	movs	r0, #3
 8000a32:	f000 f817 	bl	8000a64 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 8000a36:	2000      	movs	r0, #0
 8000a38:	f7ff ffe0 	bl	80009fc <HAL_InitTick>
  HAL_MspInit();
 8000a3c:	f002 fa76 	bl	8002f2c <HAL_MspInit>
}
 8000a40:	2000      	movs	r0, #0
 8000a42:	bd08      	pop	{r3, pc}
 8000a44:	40022000 	.word	0x40022000

08000a48 <HAL_IncTick>:
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick++;
 8000a48:	4a02      	ldr	r2, [pc, #8]	; (8000a54 <HAL_IncTick+0xc>)
 8000a4a:	6813      	ldr	r3, [r2, #0]
 8000a4c:	3301      	adds	r3, #1
 8000a4e:	6013      	str	r3, [r2, #0]
 8000a50:	4770      	bx	lr
 8000a52:	bf00      	nop
 8000a54:	20000138 	.word	0x20000138

08000a58 <HAL_GetTick>:
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;  
 8000a58:	4b01      	ldr	r3, [pc, #4]	; (8000a60 <HAL_GetTick+0x8>)
 8000a5a:	6818      	ldr	r0, [r3, #0]
}
 8000a5c:	4770      	bx	lr
 8000a5e:	bf00      	nop
 8000a60:	20000138 	.word	0x20000138

08000a64 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000a64:	4a07      	ldr	r2, [pc, #28]	; (8000a84 <HAL_NVIC_SetPriorityGrouping+0x20>)
 8000a66:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000a68:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8000a6c:	041b      	lsls	r3, r3, #16
 8000a6e:	0c1b      	lsrs	r3, r3, #16
 8000a70:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 8000a74:	0200      	lsls	r0, r0, #8
 8000a76:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000a7a:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value  =  (reg_value                                   |
 8000a7e:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 8000a80:	60d3      	str	r3, [r2, #12]
 8000a82:	4770      	bx	lr
 8000a84:	e000ed00 	.word	0xe000ed00

08000a88 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000a88:	4b17      	ldr	r3, [pc, #92]	; (8000ae8 <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000a8a:	b530      	push	{r4, r5, lr}
 8000a8c:	68dc      	ldr	r4, [r3, #12]
 8000a8e:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000a92:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000a96:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000a98:	2b04      	cmp	r3, #4
 8000a9a:	bf28      	it	cs
 8000a9c:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000a9e:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000aa0:	f04f 0501 	mov.w	r5, #1
 8000aa4:	fa05 f303 	lsl.w	r3, r5, r3
 8000aa8:	f103 33ff 	add.w	r3, r3, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000aac:	bf8c      	ite	hi
 8000aae:	3c03      	subhi	r4, #3
 8000ab0:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ab2:	4019      	ands	r1, r3
 8000ab4:	40a1      	lsls	r1, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000ab6:	fa05 f404 	lsl.w	r4, r5, r4
 8000aba:	3c01      	subs	r4, #1
 8000abc:	4022      	ands	r2, r4
  if ((int32_t)(IRQn) < 0)
 8000abe:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ac0:	ea42 0201 	orr.w	r2, r2, r1
 8000ac4:	ea4f 1202 	mov.w	r2, r2, lsl #4
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ac8:	bfaf      	iteee	ge
 8000aca:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ace:	f000 000f 	andlt.w	r0, r0, #15
 8000ad2:	4b06      	ldrlt	r3, [pc, #24]	; (8000aec <HAL_NVIC_SetPriority+0x64>)
 8000ad4:	b2d2      	uxtblt	r2, r2
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ad6:	bfa5      	ittet	ge
 8000ad8:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
 8000adc:	b2d2      	uxtbge	r2, r2
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ade:	541a      	strblt	r2, [r3, r0]
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ae0:	f880 2300 	strbge.w	r2, [r0, #768]	; 0x300
 8000ae4:	bd30      	pop	{r4, r5, pc}
 8000ae6:	bf00      	nop
 8000ae8:	e000ed00 	.word	0xe000ed00
 8000aec:	e000ed14 	.word	0xe000ed14

08000af0 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000af0:	3801      	subs	r0, #1
 8000af2:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000af6:	d20a      	bcs.n	8000b0e <HAL_SYSTICK_Config+0x1e>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000af8:	4b06      	ldr	r3, [pc, #24]	; (8000b14 <HAL_SYSTICK_Config+0x24>)
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000afa:	4a07      	ldr	r2, [pc, #28]	; (8000b18 <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000afc:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000afe:	21f0      	movs	r1, #240	; 0xf0
 8000b00:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000b04:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000b06:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000b08:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000b0a:	601a      	str	r2, [r3, #0]
 8000b0c:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8000b0e:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8000b10:	4770      	bx	lr
 8000b12:	bf00      	nop
 8000b14:	e000e010 	.word	0xe000e010
 8000b18:	e000ed00 	.word	0xe000ed00

08000b1c <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8000b1c:	4b04      	ldr	r3, [pc, #16]	; (8000b30 <HAL_SYSTICK_CLKSourceConfig+0x14>)
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8000b1e:	681a      	ldr	r2, [r3, #0]
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 8000b20:	2804      	cmp	r0, #4
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8000b22:	bf0c      	ite	eq
 8000b24:	f042 0204 	orreq.w	r2, r2, #4
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 8000b28:	f022 0204 	bicne.w	r2, r2, #4
 8000b2c:	601a      	str	r2, [r3, #0]
 8000b2e:	4770      	bx	lr
 8000b30:	e000e010 	.word	0xe000e010

08000b34 <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 8000b34:	4770      	bx	lr

08000b36 <HAL_SYSTICK_IRQHandler>:
{
 8000b36:	b508      	push	{r3, lr}
  HAL_SYSTICK_Callback();
 8000b38:	f7ff fffc 	bl	8000b34 <HAL_SYSTICK_Callback>
 8000b3c:	bd08      	pop	{r3, pc}
	...

08000b40 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000b40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000b44:	b085      	sub	sp, #20
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != RESET)
 8000b46:	680b      	ldr	r3, [r1, #0]
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000b48:	f8df 8164 	ldr.w	r8, [pc, #356]	; 8000cb0 <HAL_GPIO_Init+0x170>
        temp &= ~((0x0FU) << (4U * (position & 0x03U)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000b4c:	4a56      	ldr	r2, [pc, #344]	; (8000ca8 <HAL_GPIO_Init+0x168>)
  while (((GPIO_Init->Pin) >> position) != RESET)
 8000b4e:	9301      	str	r3, [sp, #4]
        temp &= ~((0x0FU) << (4U * (position & 0x03U)));
 8000b50:	f04f 090f 	mov.w	r9, #15
  uint32_t position = 0x00U;
 8000b54:	2300      	movs	r3, #0
  while (((GPIO_Init->Pin) >> position) != RESET)
 8000b56:	9c01      	ldr	r4, [sp, #4]
 8000b58:	40dc      	lsrs	r4, r3
 8000b5a:	d102      	bne.n	8000b62 <HAL_GPIO_Init+0x22>
      }
    }
    
    position++;
  }
}
 8000b5c:	b005      	add	sp, #20
 8000b5e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8000b62:	2401      	movs	r4, #1
 8000b64:	fa04 fa03 	lsl.w	sl, r4, r3
    if(iocurrent)
 8000b68:	9c01      	ldr	r4, [sp, #4]
 8000b6a:	ea14 050a 	ands.w	r5, r4, sl
 8000b6e:	f000 8093 	beq.w	8000c98 <HAL_GPIO_Init+0x158>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000b72:	684c      	ldr	r4, [r1, #4]
 8000b74:	f024 0b10 	bic.w	fp, r4, #16
 8000b78:	f1bb 0f02 	cmp.w	fp, #2
 8000b7c:	d111      	bne.n	8000ba2 <HAL_GPIO_Init+0x62>
        temp = GPIOx->AFR[position >> 3];
 8000b7e:	08df      	lsrs	r7, r3, #3
 8000b80:	eb00 0787 	add.w	r7, r0, r7, lsl #2
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000b84:	f003 0e07 	and.w	lr, r3, #7
        temp = GPIOx->AFR[position >> 3];
 8000b88:	6a3e      	ldr	r6, [r7, #32]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000b8a:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
 8000b8e:	fa09 fc0e 	lsl.w	ip, r9, lr
 8000b92:	ea26 0c0c 	bic.w	ip, r6, ip
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8000b96:	690e      	ldr	r6, [r1, #16]
 8000b98:	fa06 f60e 	lsl.w	r6, r6, lr
 8000b9c:	ea46 060c 	orr.w	r6, r6, ip
        GPIOx->AFR[position >> 3] = temp;
 8000ba0:	623e      	str	r6, [r7, #32]
 8000ba2:	ea4f 0c43 	mov.w	ip, r3, lsl #1
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000ba6:	2703      	movs	r7, #3
      temp = GPIOx->MODER;
 8000ba8:	6806      	ldr	r6, [r0, #0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000baa:	fa07 f70c 	lsl.w	r7, r7, ip
 8000bae:	43ff      	mvns	r7, r7
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000bb0:	f004 0e03 	and.w	lr, r4, #3
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000bb4:	403e      	ands	r6, r7
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000bb6:	fa0e fe0c 	lsl.w	lr, lr, ip
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000bba:	f10b 3bff 	add.w	fp, fp, #4294967295
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000bbe:	ea4e 0606 	orr.w	r6, lr, r6
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000bc2:	f1bb 0f01 	cmp.w	fp, #1
      GPIOx->MODER = temp;
 8000bc6:	6006      	str	r6, [r0, #0]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000bc8:	d811      	bhi.n	8000bee <HAL_GPIO_Init+0xae>
        temp = GPIOx->OSPEEDR;
 8000bca:	6886      	ldr	r6, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000bcc:	ea06 0b07 	and.w	fp, r6, r7
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000bd0:	68ce      	ldr	r6, [r1, #12]
 8000bd2:	fa06 fe0c 	lsl.w	lr, r6, ip
 8000bd6:	ea4e 060b 	orr.w	r6, lr, fp
        GPIOx->OSPEEDR = temp;
 8000bda:	6086      	str	r6, [r0, #8]
        temp = GPIOx->OTYPER;
 8000bdc:	6846      	ldr	r6, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000bde:	ea26 0a0a 	bic.w	sl, r6, sl
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8000be2:	f3c4 1600 	ubfx	r6, r4, #4, #1
 8000be6:	409e      	lsls	r6, r3
 8000be8:	ea46 060a 	orr.w	r6, r6, sl
        GPIOx->OTYPER = temp;
 8000bec:	6046      	str	r6, [r0, #4]
      temp = GPIOx->PUPDR;
 8000bee:	68c6      	ldr	r6, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000bf0:	4037      	ands	r7, r6
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000bf2:	688e      	ldr	r6, [r1, #8]
 8000bf4:	fa06 f60c 	lsl.w	r6, r6, ip
 8000bf8:	4337      	orrs	r7, r6
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000bfa:	00e6      	lsls	r6, r4, #3
      GPIOx->PUPDR = temp;
 8000bfc:	60c7      	str	r7, [r0, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000bfe:	d54b      	bpl.n	8000c98 <HAL_GPIO_Init+0x158>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000c00:	f8d8 6018 	ldr.w	r6, [r8, #24]
 8000c04:	f046 0601 	orr.w	r6, r6, #1
 8000c08:	f8c8 6018 	str.w	r6, [r8, #24]
 8000c0c:	f8d8 6018 	ldr.w	r6, [r8, #24]
 8000c10:	f023 0703 	bic.w	r7, r3, #3
 8000c14:	f107 4780 	add.w	r7, r7, #1073741824	; 0x40000000
 8000c18:	f006 0601 	and.w	r6, r6, #1
 8000c1c:	f507 3780 	add.w	r7, r7, #65536	; 0x10000
 8000c20:	9603      	str	r6, [sp, #12]
        temp &= ~((0x0FU) << (4U * (position & 0x03U)));
 8000c22:	f003 0e03 	and.w	lr, r3, #3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000c26:	9e03      	ldr	r6, [sp, #12]
        temp = SYSCFG->EXTICR[position >> 2];
 8000c28:	68be      	ldr	r6, [r7, #8]
        temp &= ~((0x0FU) << (4U * (position & 0x03U)));
 8000c2a:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
 8000c2e:	fa09 fc0e 	lsl.w	ip, r9, lr
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8000c32:	f1b0 4f90 	cmp.w	r0, #1207959552	; 0x48000000
        temp &= ~((0x0FU) << (4U * (position & 0x03U)));
 8000c36:	ea26 0c0c 	bic.w	ip, r6, ip
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8000c3a:	d02f      	beq.n	8000c9c <HAL_GPIO_Init+0x15c>
 8000c3c:	4e1b      	ldr	r6, [pc, #108]	; (8000cac <HAL_GPIO_Init+0x16c>)
 8000c3e:	42b0      	cmp	r0, r6
 8000c40:	d02e      	beq.n	8000ca0 <HAL_GPIO_Init+0x160>
 8000c42:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8000c46:	42b0      	cmp	r0, r6
 8000c48:	d02c      	beq.n	8000ca4 <HAL_GPIO_Init+0x164>
 8000c4a:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8000c4e:	42b0      	cmp	r0, r6
 8000c50:	bf14      	ite	ne
 8000c52:	2605      	movne	r6, #5
 8000c54:	2603      	moveq	r6, #3
 8000c56:	fa06 f60e 	lsl.w	r6, r6, lr
 8000c5a:	ea46 060c 	orr.w	r6, r6, ip
        SYSCFG->EXTICR[position >> 2] = temp;
 8000c5e:	60be      	str	r6, [r7, #8]
        temp = EXTI->IMR;
 8000c60:	6816      	ldr	r6, [r2, #0]
        temp &= ~((uint32_t)iocurrent);
 8000c62:	43ef      	mvns	r7, r5
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000c64:	f414 3f80 	tst.w	r4, #65536	; 0x10000
        temp &= ~((uint32_t)iocurrent);
 8000c68:	bf0c      	ite	eq
 8000c6a:	403e      	andeq	r6, r7
          temp |= iocurrent;
 8000c6c:	432e      	orrne	r6, r5
        EXTI->IMR = temp;
 8000c6e:	6016      	str	r6, [r2, #0]
        temp = EXTI->EMR;
 8000c70:	6856      	ldr	r6, [r2, #4]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000c72:	f414 3f00 	tst.w	r4, #131072	; 0x20000
        temp &= ~((uint32_t)iocurrent);
 8000c76:	bf0c      	ite	eq
 8000c78:	403e      	andeq	r6, r7
          temp |= iocurrent;
 8000c7a:	432e      	orrne	r6, r5
        EXTI->EMR = temp;
 8000c7c:	6056      	str	r6, [r2, #4]
        temp = EXTI->RTSR;
 8000c7e:	6896      	ldr	r6, [r2, #8]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000c80:	f414 1f80 	tst.w	r4, #1048576	; 0x100000
        temp &= ~((uint32_t)iocurrent);
 8000c84:	bf0c      	ite	eq
 8000c86:	403e      	andeq	r6, r7
          temp |= iocurrent;
 8000c88:	432e      	orrne	r6, r5
        EXTI->RTSR = temp;
 8000c8a:	6096      	str	r6, [r2, #8]
        temp = EXTI->FTSR;
 8000c8c:	68d6      	ldr	r6, [r2, #12]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000c8e:	02a4      	lsls	r4, r4, #10
        temp &= ~((uint32_t)iocurrent);
 8000c90:	bf54      	ite	pl
 8000c92:	403e      	andpl	r6, r7
          temp |= iocurrent;
 8000c94:	432e      	orrmi	r6, r5
        EXTI->FTSR = temp;
 8000c96:	60d6      	str	r6, [r2, #12]
    position++;
 8000c98:	3301      	adds	r3, #1
 8000c9a:	e75c      	b.n	8000b56 <HAL_GPIO_Init+0x16>
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8000c9c:	2600      	movs	r6, #0
 8000c9e:	e7da      	b.n	8000c56 <HAL_GPIO_Init+0x116>
 8000ca0:	2601      	movs	r6, #1
 8000ca2:	e7d8      	b.n	8000c56 <HAL_GPIO_Init+0x116>
 8000ca4:	2602      	movs	r6, #2
 8000ca6:	e7d6      	b.n	8000c56 <HAL_GPIO_Init+0x116>
 8000ca8:	40010400 	.word	0x40010400
 8000cac:	48000400 	.word	0x48000400
 8000cb0:	40021000 	.word	0x40021000

08000cb4 <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8000cb4:	6903      	ldr	r3, [r0, #16]
 8000cb6:	4219      	tst	r1, r3
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
}
 8000cb8:	bf14      	ite	ne
 8000cba:	2001      	movne	r0, #1
 8000cbc:	2000      	moveq	r0, #0
 8000cbe:	4770      	bx	lr

08000cc0 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8000cc0:	b10a      	cbz	r2, 8000cc6 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000cc2:	6181      	str	r1, [r0, #24]
 8000cc4:	4770      	bx	lr
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000cc6:	6281      	str	r1, [r0, #40]	; 0x28
 8000cc8:	4770      	bx	lr

08000cca <HAL_IWDG_Init>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Init(IWDG_HandleTypeDef *hiwdg)
{
 8000cca:	b538      	push	{r3, r4, r5, lr}
  uint32_t tickstart;

  /* Check the IWDG handle allocation */
  if(hiwdg == NULL)
 8000ccc:	4604      	mov	r4, r0
 8000cce:	b300      	cbz	r0, 8000d12 <HAL_IWDG_Init+0x48>
  assert_param(IS_IWDG_PRESCALER(hiwdg->Init.Prescaler));
  assert_param(IS_IWDG_RELOAD(hiwdg->Init.Reload));
  assert_param(IS_IWDG_WINDOW(hiwdg->Init.Window));

  /* Enable IWDG. LSI is turned on automaticaly */
  __HAL_IWDG_START(hiwdg);
 8000cd0:	6803      	ldr	r3, [r0, #0]
 8000cd2:	f64c 42cc 	movw	r2, #52428	; 0xcccc
 8000cd6:	601a      	str	r2, [r3, #0]

  /* Enable write access to IWDG_PR, IWDG_RLR and IWDG_WINR registers by writing
  0x5555 in KR */
  IWDG_ENABLE_WRITE_ACCESS(hiwdg);
 8000cd8:	f245 5255 	movw	r2, #21845	; 0x5555
 8000cdc:	601a      	str	r2, [r3, #0]

  /* Write to IWDG registers the Prescaler & Reload values to work with */
  hiwdg->Instance->PR = hiwdg->Init.Prescaler;
 8000cde:	6842      	ldr	r2, [r0, #4]
 8000ce0:	605a      	str	r2, [r3, #4]
  hiwdg->Instance->RLR = hiwdg->Init.Reload;
 8000ce2:	6882      	ldr	r2, [r0, #8]
 8000ce4:	609a      	str	r2, [r3, #8]

  /* Check pending flag, if previous update not done, return timeout */
  tickstart = HAL_GetTick();
 8000ce6:	f7ff feb7 	bl	8000a58 <HAL_GetTick>
 8000cea:	4605      	mov	r5, r0

   /* Wait for register to be updated */
  while(hiwdg->Instance->SR != RESET)
 8000cec:	6823      	ldr	r3, [r4, #0]
 8000cee:	68d8      	ldr	r0, [r3, #12]
 8000cf0:	b940      	cbnz	r0, 8000d04 <HAL_IWDG_Init+0x3a>
    }
  }

  /* If window parameter is different than current value, modify window 
  register */
  if(hiwdg->Instance->WINR != hiwdg->Init.Window)
 8000cf2:	68e2      	ldr	r2, [r4, #12]
 8000cf4:	6919      	ldr	r1, [r3, #16]
 8000cf6:	4291      	cmp	r1, r2
    hiwdg->Instance->WINR = hiwdg->Init.Window;
  }
  else
  {
    /* Reload IWDG counter with value defined in the reload register */
    __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8000cf8:	bf0a      	itet	eq
 8000cfa:	f64a 22aa 	movweq	r2, #43690	; 0xaaaa
    hiwdg->Instance->WINR = hiwdg->Init.Window;
 8000cfe:	611a      	strne	r2, [r3, #16]
    __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8000d00:	601a      	streq	r2, [r3, #0]
 8000d02:	bd38      	pop	{r3, r4, r5, pc}
    if((HAL_GetTick() - tickstart ) > HAL_IWDG_DEFAULT_TIMEOUT)
 8000d04:	f7ff fea8 	bl	8000a58 <HAL_GetTick>
 8000d08:	1b40      	subs	r0, r0, r5
 8000d0a:	2830      	cmp	r0, #48	; 0x30
 8000d0c:	d9ee      	bls.n	8000cec <HAL_IWDG_Init+0x22>
      return HAL_TIMEOUT;
 8000d0e:	2003      	movs	r0, #3
  }

  /* Return function status */
  return HAL_OK;
}
 8000d10:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 8000d12:	2001      	movs	r0, #1
 8000d14:	bd38      	pop	{r3, r4, r5, pc}

08000d16 <HAL_IWDG_Refresh>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Refresh(IWDG_HandleTypeDef *hiwdg)
{
  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8000d16:	6803      	ldr	r3, [r0, #0]
 8000d18:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 8000d1c:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
}
 8000d1e:	2000      	movs	r0, #0
 8000d20:	4770      	bx	lr
	...

08000d24 <HAL_RCC_OscConfig>:
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000d24:	6803      	ldr	r3, [r0, #0]
 8000d26:	07da      	lsls	r2, r3, #31
{
 8000d28:	e92d 47f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
 8000d2c:	4605      	mov	r5, r0
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000d2e:	d411      	bmi.n	8000d54 <HAL_RCC_OscConfig+0x30>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000d30:	682b      	ldr	r3, [r5, #0]
 8000d32:	079b      	lsls	r3, r3, #30
 8000d34:	f100 8088 	bmi.w	8000e48 <HAL_RCC_OscConfig+0x124>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000d38:	682b      	ldr	r3, [r5, #0]
 8000d3a:	071c      	lsls	r4, r3, #28
 8000d3c:	f100 80f8 	bmi.w	8000f30 <HAL_RCC_OscConfig+0x20c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000d40:	682b      	ldr	r3, [r5, #0]
 8000d42:	0758      	lsls	r0, r3, #29
 8000d44:	f100 8141 	bmi.w	8000fca <HAL_RCC_OscConfig+0x2a6>
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000d48:	69ea      	ldr	r2, [r5, #28]
 8000d4a:	2a00      	cmp	r2, #0
 8000d4c:	f040 81d7 	bne.w	80010fe <HAL_RCC_OscConfig+0x3da>
    {
      return HAL_ERROR;
    }
  }
  
  return HAL_OK;
 8000d50:	2000      	movs	r0, #0
 8000d52:	e021      	b.n	8000d98 <HAL_RCC_OscConfig+0x74>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8000d54:	4cba      	ldr	r4, [pc, #744]	; (8001040 <HAL_RCC_OscConfig+0x31c>)
 8000d56:	6863      	ldr	r3, [r4, #4]
 8000d58:	f003 030c 	and.w	r3, r3, #12
 8000d5c:	2b04      	cmp	r3, #4
 8000d5e:	d007      	beq.n	8000d70 <HAL_RCC_OscConfig+0x4c>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000d60:	6863      	ldr	r3, [r4, #4]
 8000d62:	f003 030c 	and.w	r3, r3, #12
 8000d66:	2b08      	cmp	r3, #8
 8000d68:	d119      	bne.n	8000d9e <HAL_RCC_OscConfig+0x7a>
 8000d6a:	6863      	ldr	r3, [r4, #4]
 8000d6c:	03df      	lsls	r7, r3, #15
 8000d6e:	d516      	bpl.n	8000d9e <HAL_RCC_OscConfig+0x7a>
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000d70:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000d74:	fa93 f2a3 	rbit	r2, r3
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000d78:	6821      	ldr	r1, [r4, #0]
 8000d7a:	fa93 f3a3 	rbit	r3, r3
 8000d7e:	fab3 f383 	clz	r3, r3
 8000d82:	f003 031f 	and.w	r3, r3, #31
 8000d86:	2201      	movs	r2, #1
 8000d88:	fa02 f303 	lsl.w	r3, r2, r3
 8000d8c:	420b      	tst	r3, r1
 8000d8e:	d0cf      	beq.n	8000d30 <HAL_RCC_OscConfig+0xc>
 8000d90:	686b      	ldr	r3, [r5, #4]
 8000d92:	2b00      	cmp	r3, #0
 8000d94:	d1cc      	bne.n	8000d30 <HAL_RCC_OscConfig+0xc>
        return HAL_ERROR;
 8000d96:	2001      	movs	r0, #1
}
 8000d98:	b002      	add	sp, #8
 8000d9a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000d9e:	686a      	ldr	r2, [r5, #4]
 8000da0:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 8000da4:	d125      	bne.n	8000df2 <HAL_RCC_OscConfig+0xce>
 8000da6:	6823      	ldr	r3, [r4, #0]
 8000da8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000dac:	6023      	str	r3, [r4, #0]
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8000dae:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8000db0:	68a9      	ldr	r1, [r5, #8]
 8000db2:	f023 030f 	bic.w	r3, r3, #15
 8000db6:	430b      	orrs	r3, r1
 8000db8:	62e3      	str	r3, [r4, #44]	; 0x2c
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000dba:	b352      	cbz	r2, 8000e12 <HAL_RCC_OscConfig+0xee>
        tickstart = HAL_GetTick();
 8000dbc:	f7ff fe4c 	bl	8000a58 <HAL_GetTick>
 8000dc0:	f44f 3600 	mov.w	r6, #131072	; 0x20000
 8000dc4:	4680      	mov	r8, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000dc6:	2701      	movs	r7, #1
 8000dc8:	fa96 f3a6 	rbit	r3, r6
 8000dcc:	6822      	ldr	r2, [r4, #0]
 8000dce:	fa96 f3a6 	rbit	r3, r6
 8000dd2:	fab3 f383 	clz	r3, r3
 8000dd6:	f003 031f 	and.w	r3, r3, #31
 8000dda:	fa07 f303 	lsl.w	r3, r7, r3
 8000dde:	4213      	tst	r3, r2
 8000de0:	d1a6      	bne.n	8000d30 <HAL_RCC_OscConfig+0xc>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000de2:	f7ff fe39 	bl	8000a58 <HAL_GetTick>
 8000de6:	eba0 0008 	sub.w	r0, r0, r8
 8000dea:	2864      	cmp	r0, #100	; 0x64
 8000dec:	d9ec      	bls.n	8000dc8 <HAL_RCC_OscConfig+0xa4>
            return HAL_TIMEOUT;
 8000dee:	2003      	movs	r0, #3
 8000df0:	e7d2      	b.n	8000d98 <HAL_RCC_OscConfig+0x74>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000df2:	6823      	ldr	r3, [r4, #0]
 8000df4:	b932      	cbnz	r2, 8000e04 <HAL_RCC_OscConfig+0xe0>
 8000df6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000dfa:	6023      	str	r3, [r4, #0]
 8000dfc:	6823      	ldr	r3, [r4, #0]
 8000dfe:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000e02:	e7d3      	b.n	8000dac <HAL_RCC_OscConfig+0x88>
 8000e04:	f5b2 2fa0 	cmp.w	r2, #327680	; 0x50000
 8000e08:	d1f5      	bne.n	8000df6 <HAL_RCC_OscConfig+0xd2>
 8000e0a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000e0e:	6023      	str	r3, [r4, #0]
 8000e10:	e7c9      	b.n	8000da6 <HAL_RCC_OscConfig+0x82>
        tickstart = HAL_GetTick();
 8000e12:	f7ff fe21 	bl	8000a58 <HAL_GetTick>
 8000e16:	f44f 3600 	mov.w	r6, #131072	; 0x20000
 8000e1a:	4680      	mov	r8, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000e1c:	2701      	movs	r7, #1
 8000e1e:	fa96 f3a6 	rbit	r3, r6
 8000e22:	6822      	ldr	r2, [r4, #0]
 8000e24:	fa96 f3a6 	rbit	r3, r6
 8000e28:	fab3 f383 	clz	r3, r3
 8000e2c:	f003 031f 	and.w	r3, r3, #31
 8000e30:	fa07 f303 	lsl.w	r3, r7, r3
 8000e34:	4213      	tst	r3, r2
 8000e36:	f43f af7b 	beq.w	8000d30 <HAL_RCC_OscConfig+0xc>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000e3a:	f7ff fe0d 	bl	8000a58 <HAL_GetTick>
 8000e3e:	eba0 0008 	sub.w	r0, r0, r8
 8000e42:	2864      	cmp	r0, #100	; 0x64
 8000e44:	d9eb      	bls.n	8000e1e <HAL_RCC_OscConfig+0xfa>
 8000e46:	e7d2      	b.n	8000dee <HAL_RCC_OscConfig+0xca>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8000e48:	4c7d      	ldr	r4, [pc, #500]	; (8001040 <HAL_RCC_OscConfig+0x31c>)
 8000e4a:	6863      	ldr	r3, [r4, #4]
 8000e4c:	f013 0f0c 	tst.w	r3, #12
 8000e50:	d007      	beq.n	8000e62 <HAL_RCC_OscConfig+0x13e>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8000e52:	6863      	ldr	r3, [r4, #4]
 8000e54:	f003 030c 	and.w	r3, r3, #12
 8000e58:	2b08      	cmp	r3, #8
 8000e5a:	d121      	bne.n	8000ea0 <HAL_RCC_OscConfig+0x17c>
 8000e5c:	6863      	ldr	r3, [r4, #4]
 8000e5e:	03de      	lsls	r6, r3, #15
 8000e60:	d41e      	bmi.n	8000ea0 <HAL_RCC_OscConfig+0x17c>
 8000e62:	2302      	movs	r3, #2
 8000e64:	fa93 f2a3 	rbit	r2, r3
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000e68:	6821      	ldr	r1, [r4, #0]
 8000e6a:	fa93 f3a3 	rbit	r3, r3
 8000e6e:	fab3 f383 	clz	r3, r3
 8000e72:	f003 031f 	and.w	r3, r3, #31
 8000e76:	2201      	movs	r2, #1
 8000e78:	fa02 f303 	lsl.w	r3, r2, r3
 8000e7c:	420b      	tst	r3, r1
 8000e7e:	d002      	beq.n	8000e86 <HAL_RCC_OscConfig+0x162>
 8000e80:	692b      	ldr	r3, [r5, #16]
 8000e82:	4293      	cmp	r3, r2
 8000e84:	d187      	bne.n	8000d96 <HAL_RCC_OscConfig+0x72>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000e86:	6821      	ldr	r1, [r4, #0]
 8000e88:	23f8      	movs	r3, #248	; 0xf8
 8000e8a:	fa93 f3a3 	rbit	r3, r3
 8000e8e:	fab3 f283 	clz	r2, r3
 8000e92:	696b      	ldr	r3, [r5, #20]
 8000e94:	4093      	lsls	r3, r2
 8000e96:	f021 02f8 	bic.w	r2, r1, #248	; 0xf8
 8000e9a:	4313      	orrs	r3, r2
 8000e9c:	6023      	str	r3, [r4, #0]
 8000e9e:	e74b      	b.n	8000d38 <HAL_RCC_OscConfig+0x14>
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000ea0:	692a      	ldr	r2, [r5, #16]
 8000ea2:	2601      	movs	r6, #1
 8000ea4:	b30a      	cbz	r2, 8000eea <HAL_RCC_OscConfig+0x1c6>
 8000ea6:	fa96 f3a6 	rbit	r3, r6
        __HAL_RCC_HSI_ENABLE();
 8000eaa:	fab3 f383 	clz	r3, r3
 8000eae:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8000eb2:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8000eb6:	009b      	lsls	r3, r3, #2
 8000eb8:	2702      	movs	r7, #2
 8000eba:	601e      	str	r6, [r3, #0]
        tickstart = HAL_GetTick();
 8000ebc:	f7ff fdcc 	bl	8000a58 <HAL_GetTick>
 8000ec0:	4680      	mov	r8, r0
 8000ec2:	fa97 f3a7 	rbit	r3, r7
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000ec6:	6822      	ldr	r2, [r4, #0]
 8000ec8:	fa97 f3a7 	rbit	r3, r7
 8000ecc:	fab3 f383 	clz	r3, r3
 8000ed0:	f003 031f 	and.w	r3, r3, #31
 8000ed4:	fa06 f303 	lsl.w	r3, r6, r3
 8000ed8:	4213      	tst	r3, r2
 8000eda:	d1d4      	bne.n	8000e86 <HAL_RCC_OscConfig+0x162>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000edc:	f7ff fdbc 	bl	8000a58 <HAL_GetTick>
 8000ee0:	eba0 0008 	sub.w	r0, r0, r8
 8000ee4:	2802      	cmp	r0, #2
 8000ee6:	d9ec      	bls.n	8000ec2 <HAL_RCC_OscConfig+0x19e>
 8000ee8:	e781      	b.n	8000dee <HAL_RCC_OscConfig+0xca>
 8000eea:	fa96 f3a6 	rbit	r3, r6
        __HAL_RCC_HSI_DISABLE();
 8000eee:	fab3 f383 	clz	r3, r3
 8000ef2:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8000ef6:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8000efa:	009b      	lsls	r3, r3, #2
 8000efc:	2702      	movs	r7, #2
 8000efe:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8000f00:	f7ff fdaa 	bl	8000a58 <HAL_GetTick>
 8000f04:	4680      	mov	r8, r0
 8000f06:	fa97 f3a7 	rbit	r3, r7
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000f0a:	6822      	ldr	r2, [r4, #0]
 8000f0c:	fa97 f3a7 	rbit	r3, r7
 8000f10:	fab3 f383 	clz	r3, r3
 8000f14:	f003 031f 	and.w	r3, r3, #31
 8000f18:	fa06 f303 	lsl.w	r3, r6, r3
 8000f1c:	4213      	tst	r3, r2
 8000f1e:	f43f af0b 	beq.w	8000d38 <HAL_RCC_OscConfig+0x14>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000f22:	f7ff fd99 	bl	8000a58 <HAL_GetTick>
 8000f26:	eba0 0008 	sub.w	r0, r0, r8
 8000f2a:	2802      	cmp	r0, #2
 8000f2c:	d9eb      	bls.n	8000f06 <HAL_RCC_OscConfig+0x1e2>
 8000f2e:	e75e      	b.n	8000dee <HAL_RCC_OscConfig+0xca>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000f30:	69aa      	ldr	r2, [r5, #24]
 8000f32:	4e43      	ldr	r6, [pc, #268]	; (8001040 <HAL_RCC_OscConfig+0x31c>)
 8000f34:	4943      	ldr	r1, [pc, #268]	; (8001044 <HAL_RCC_OscConfig+0x320>)
 8000f36:	2401      	movs	r4, #1
 8000f38:	b31a      	cbz	r2, 8000f82 <HAL_RCC_OscConfig+0x25e>
 8000f3a:	fa94 f3a4 	rbit	r3, r4
      __HAL_RCC_LSI_ENABLE();
 8000f3e:	fab3 f383 	clz	r3, r3
 8000f42:	440b      	add	r3, r1
 8000f44:	009b      	lsls	r3, r3, #2
 8000f46:	2702      	movs	r7, #2
 8000f48:	601c      	str	r4, [r3, #0]
      tickstart = HAL_GetTick();
 8000f4a:	f7ff fd85 	bl	8000a58 <HAL_GetTick>
 8000f4e:	4680      	mov	r8, r0
 8000f50:	fa97 f3a7 	rbit	r3, r7
 8000f54:	fa97 f3a7 	rbit	r3, r7
 8000f58:	fa97 f3a7 	rbit	r3, r7
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000f5c:	6a72      	ldr	r2, [r6, #36]	; 0x24
 8000f5e:	fa97 f3a7 	rbit	r3, r7
 8000f62:	fab3 f383 	clz	r3, r3
 8000f66:	f003 031f 	and.w	r3, r3, #31
 8000f6a:	fa04 f303 	lsl.w	r3, r4, r3
 8000f6e:	4213      	tst	r3, r2
 8000f70:	f47f aee6 	bne.w	8000d40 <HAL_RCC_OscConfig+0x1c>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000f74:	f7ff fd70 	bl	8000a58 <HAL_GetTick>
 8000f78:	eba0 0008 	sub.w	r0, r0, r8
 8000f7c:	2802      	cmp	r0, #2
 8000f7e:	d9e7      	bls.n	8000f50 <HAL_RCC_OscConfig+0x22c>
 8000f80:	e735      	b.n	8000dee <HAL_RCC_OscConfig+0xca>
 8000f82:	fa94 f3a4 	rbit	r3, r4
      __HAL_RCC_LSI_DISABLE();
 8000f86:	fab3 f383 	clz	r3, r3
 8000f8a:	440b      	add	r3, r1
 8000f8c:	009b      	lsls	r3, r3, #2
 8000f8e:	2702      	movs	r7, #2
 8000f90:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8000f92:	f7ff fd61 	bl	8000a58 <HAL_GetTick>
 8000f96:	4680      	mov	r8, r0
 8000f98:	fa97 f3a7 	rbit	r3, r7
 8000f9c:	fa97 f3a7 	rbit	r3, r7
 8000fa0:	fa97 f3a7 	rbit	r3, r7
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000fa4:	6a72      	ldr	r2, [r6, #36]	; 0x24
 8000fa6:	fa97 f3a7 	rbit	r3, r7
 8000faa:	fab3 f383 	clz	r3, r3
 8000fae:	f003 031f 	and.w	r3, r3, #31
 8000fb2:	fa04 f303 	lsl.w	r3, r4, r3
 8000fb6:	4213      	tst	r3, r2
 8000fb8:	f43f aec2 	beq.w	8000d40 <HAL_RCC_OscConfig+0x1c>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000fbc:	f7ff fd4c 	bl	8000a58 <HAL_GetTick>
 8000fc0:	eba0 0008 	sub.w	r0, r0, r8
 8000fc4:	2802      	cmp	r0, #2
 8000fc6:	d9e7      	bls.n	8000f98 <HAL_RCC_OscConfig+0x274>
 8000fc8:	e711      	b.n	8000dee <HAL_RCC_OscConfig+0xca>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000fca:	4c1d      	ldr	r4, [pc, #116]	; (8001040 <HAL_RCC_OscConfig+0x31c>)
 8000fcc:	69e3      	ldr	r3, [r4, #28]
 8000fce:	00d9      	lsls	r1, r3, #3
 8000fd0:	d434      	bmi.n	800103c <HAL_RCC_OscConfig+0x318>
      __HAL_RCC_PWR_CLK_ENABLE();
 8000fd2:	69e3      	ldr	r3, [r4, #28]
 8000fd4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000fd8:	61e3      	str	r3, [r4, #28]
 8000fda:	69e3      	ldr	r3, [r4, #28]
 8000fdc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000fe0:	9301      	str	r3, [sp, #4]
 8000fe2:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8000fe4:	2601      	movs	r6, #1
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000fe6:	4f18      	ldr	r7, [pc, #96]	; (8001048 <HAL_RCC_OscConfig+0x324>)
 8000fe8:	683b      	ldr	r3, [r7, #0]
 8000fea:	05da      	lsls	r2, r3, #23
 8000fec:	d52e      	bpl.n	800104c <HAL_RCC_OscConfig+0x328>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000fee:	68eb      	ldr	r3, [r5, #12]
 8000ff0:	2b01      	cmp	r3, #1
 8000ff2:	d13c      	bne.n	800106e <HAL_RCC_OscConfig+0x34a>
 8000ff4:	6a23      	ldr	r3, [r4, #32]
 8000ff6:	f043 0301 	orr.w	r3, r3, #1
 8000ffa:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 8000ffc:	f7ff fd2c 	bl	8000a58 <HAL_GetTick>
 8001000:	2702      	movs	r7, #2
 8001002:	4682      	mov	sl, r0
 8001004:	46b9      	mov	r9, r7
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001006:	f04f 0801 	mov.w	r8, #1
 800100a:	fa97 f3a7 	rbit	r3, r7
 800100e:	fa97 f3a7 	rbit	r3, r7
 8001012:	2b00      	cmp	r3, #0
 8001014:	d06b      	beq.n	80010ee <HAL_RCC_OscConfig+0x3ca>
 8001016:	6a22      	ldr	r2, [r4, #32]
 8001018:	fa99 f3a9 	rbit	r3, r9
 800101c:	fab3 f383 	clz	r3, r3
 8001020:	f003 031f 	and.w	r3, r3, #31
 8001024:	fa08 f303 	lsl.w	r3, r8, r3
 8001028:	4213      	tst	r3, r2
 800102a:	d057      	beq.n	80010dc <HAL_RCC_OscConfig+0x3b8>
    if(pwrclkchanged == SET)
 800102c:	2e00      	cmp	r6, #0
 800102e:	f43f ae8b 	beq.w	8000d48 <HAL_RCC_OscConfig+0x24>
      __HAL_RCC_PWR_CLK_DISABLE();
 8001032:	69e3      	ldr	r3, [r4, #28]
 8001034:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001038:	61e3      	str	r3, [r4, #28]
 800103a:	e685      	b.n	8000d48 <HAL_RCC_OscConfig+0x24>
    FlagStatus       pwrclkchanged = RESET;
 800103c:	2600      	movs	r6, #0
 800103e:	e7d2      	b.n	8000fe6 <HAL_RCC_OscConfig+0x2c2>
 8001040:	40021000 	.word	0x40021000
 8001044:	10908120 	.word	0x10908120
 8001048:	40007000 	.word	0x40007000
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800104c:	683b      	ldr	r3, [r7, #0]
 800104e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001052:	603b      	str	r3, [r7, #0]
      tickstart = HAL_GetTick();
 8001054:	f7ff fd00 	bl	8000a58 <HAL_GetTick>
 8001058:	4680      	mov	r8, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800105a:	683b      	ldr	r3, [r7, #0]
 800105c:	05db      	lsls	r3, r3, #23
 800105e:	d4c6      	bmi.n	8000fee <HAL_RCC_OscConfig+0x2ca>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001060:	f7ff fcfa 	bl	8000a58 <HAL_GetTick>
 8001064:	eba0 0008 	sub.w	r0, r0, r8
 8001068:	2864      	cmp	r0, #100	; 0x64
 800106a:	d9f6      	bls.n	800105a <HAL_RCC_OscConfig+0x336>
 800106c:	e6bf      	b.n	8000dee <HAL_RCC_OscConfig+0xca>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800106e:	bb3b      	cbnz	r3, 80010c0 <HAL_RCC_OscConfig+0x39c>
 8001070:	6a23      	ldr	r3, [r4, #32]
 8001072:	f023 0301 	bic.w	r3, r3, #1
 8001076:	6223      	str	r3, [r4, #32]
 8001078:	6a23      	ldr	r3, [r4, #32]
 800107a:	f023 0304 	bic.w	r3, r3, #4
 800107e:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 8001080:	f7ff fcea 	bl	8000a58 <HAL_GetTick>
 8001084:	2702      	movs	r7, #2
 8001086:	4682      	mov	sl, r0
 8001088:	46b9      	mov	r9, r7
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800108a:	f04f 0801 	mov.w	r8, #1
 800108e:	fa97 f3a7 	rbit	r3, r7
 8001092:	fa97 f3a7 	rbit	r3, r7
 8001096:	b373      	cbz	r3, 80010f6 <HAL_RCC_OscConfig+0x3d2>
 8001098:	6a22      	ldr	r2, [r4, #32]
 800109a:	fa99 f3a9 	rbit	r3, r9
 800109e:	fab3 f383 	clz	r3, r3
 80010a2:	f003 031f 	and.w	r3, r3, #31
 80010a6:	fa08 f303 	lsl.w	r3, r8, r3
 80010aa:	4213      	tst	r3, r2
 80010ac:	d0be      	beq.n	800102c <HAL_RCC_OscConfig+0x308>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80010ae:	f7ff fcd3 	bl	8000a58 <HAL_GetTick>
 80010b2:	f241 3388 	movw	r3, #5000	; 0x1388
 80010b6:	eba0 000a 	sub.w	r0, r0, sl
 80010ba:	4298      	cmp	r0, r3
 80010bc:	d9e7      	bls.n	800108e <HAL_RCC_OscConfig+0x36a>
 80010be:	e696      	b.n	8000dee <HAL_RCC_OscConfig+0xca>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80010c0:	2b05      	cmp	r3, #5
 80010c2:	6a23      	ldr	r3, [r4, #32]
 80010c4:	d103      	bne.n	80010ce <HAL_RCC_OscConfig+0x3aa>
 80010c6:	f043 0304 	orr.w	r3, r3, #4
 80010ca:	6223      	str	r3, [r4, #32]
 80010cc:	e792      	b.n	8000ff4 <HAL_RCC_OscConfig+0x2d0>
 80010ce:	f023 0301 	bic.w	r3, r3, #1
 80010d2:	6223      	str	r3, [r4, #32]
 80010d4:	6a23      	ldr	r3, [r4, #32]
 80010d6:	f023 0304 	bic.w	r3, r3, #4
 80010da:	e78e      	b.n	8000ffa <HAL_RCC_OscConfig+0x2d6>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80010dc:	f7ff fcbc 	bl	8000a58 <HAL_GetTick>
 80010e0:	f241 3388 	movw	r3, #5000	; 0x1388
 80010e4:	eba0 000a 	sub.w	r0, r0, sl
 80010e8:	4298      	cmp	r0, r3
 80010ea:	d98e      	bls.n	800100a <HAL_RCC_OscConfig+0x2e6>
 80010ec:	e67f      	b.n	8000dee <HAL_RCC_OscConfig+0xca>
 80010ee:	fa97 f3a7 	rbit	r3, r7
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80010f2:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80010f4:	e790      	b.n	8001018 <HAL_RCC_OscConfig+0x2f4>
 80010f6:	fa97 f3a7 	rbit	r3, r7
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80010fa:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80010fc:	e7cd      	b.n	800109a <HAL_RCC_OscConfig+0x376>
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80010fe:	4c41      	ldr	r4, [pc, #260]	; (8001204 <HAL_RCC_OscConfig+0x4e0>)
 8001100:	6863      	ldr	r3, [r4, #4]
 8001102:	f003 030c 	and.w	r3, r3, #12
 8001106:	2b08      	cmp	r3, #8
 8001108:	f43f ae45 	beq.w	8000d96 <HAL_RCC_OscConfig+0x72>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800110c:	2a02      	cmp	r2, #2
 800110e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001112:	d152      	bne.n	80011ba <HAL_RCC_OscConfig+0x496>
 8001114:	fa93 f3a3 	rbit	r3, r3
        __HAL_RCC_PLL_DISABLE();
 8001118:	fab3 f383 	clz	r3, r3
 800111c:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001120:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001124:	009b      	lsls	r3, r3, #2
 8001126:	2200      	movs	r2, #0
 8001128:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 800112a:	f7ff fc95 	bl	8000a58 <HAL_GetTick>
 800112e:	f04f 7700 	mov.w	r7, #33554432	; 0x2000000
 8001132:	4680      	mov	r8, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001134:	2601      	movs	r6, #1
 8001136:	fa97 f3a7 	rbit	r3, r7
 800113a:	6822      	ldr	r2, [r4, #0]
 800113c:	fa97 f3a7 	rbit	r3, r7
 8001140:	fab3 f383 	clz	r3, r3
 8001144:	f003 031f 	and.w	r3, r3, #31
 8001148:	fa06 f303 	lsl.w	r3, r6, r3
 800114c:	4213      	tst	r3, r2
 800114e:	d12d      	bne.n	80011ac <HAL_RCC_OscConfig+0x488>
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001150:	6862      	ldr	r2, [r4, #4]
 8001152:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8001154:	6a29      	ldr	r1, [r5, #32]
 8001156:	f422 1274 	bic.w	r2, r2, #3997696	; 0x3d0000
 800115a:	430b      	orrs	r3, r1
 800115c:	4313      	orrs	r3, r2
 800115e:	6063      	str	r3, [r4, #4]
 8001160:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001164:	fa93 f3a3 	rbit	r3, r3
        __HAL_RCC_PLL_ENABLE();
 8001168:	fab3 f383 	clz	r3, r3
 800116c:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001170:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001174:	009b      	lsls	r3, r3, #2
 8001176:	f04f 7500 	mov.w	r5, #33554432	; 0x2000000
 800117a:	601e      	str	r6, [r3, #0]
        tickstart = HAL_GetTick();
 800117c:	f7ff fc6c 	bl	8000a58 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001180:	2601      	movs	r6, #1
        tickstart = HAL_GetTick();
 8001182:	4607      	mov	r7, r0
 8001184:	fa95 f3a5 	rbit	r3, r5
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001188:	6822      	ldr	r2, [r4, #0]
 800118a:	fa95 f3a5 	rbit	r3, r5
 800118e:	fab3 f383 	clz	r3, r3
 8001192:	f003 031f 	and.w	r3, r3, #31
 8001196:	fa06 f303 	lsl.w	r3, r6, r3
 800119a:	4213      	tst	r3, r2
 800119c:	f47f add8 	bne.w	8000d50 <HAL_RCC_OscConfig+0x2c>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80011a0:	f7ff fc5a 	bl	8000a58 <HAL_GetTick>
 80011a4:	1bc0      	subs	r0, r0, r7
 80011a6:	2802      	cmp	r0, #2
 80011a8:	d9ec      	bls.n	8001184 <HAL_RCC_OscConfig+0x460>
 80011aa:	e620      	b.n	8000dee <HAL_RCC_OscConfig+0xca>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80011ac:	f7ff fc54 	bl	8000a58 <HAL_GetTick>
 80011b0:	eba0 0008 	sub.w	r0, r0, r8
 80011b4:	2802      	cmp	r0, #2
 80011b6:	d9be      	bls.n	8001136 <HAL_RCC_OscConfig+0x412>
 80011b8:	e619      	b.n	8000dee <HAL_RCC_OscConfig+0xca>
 80011ba:	fa93 f3a3 	rbit	r3, r3
        __HAL_RCC_PLL_DISABLE();
 80011be:	fab3 f383 	clz	r3, r3
 80011c2:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80011c6:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80011ca:	009b      	lsls	r3, r3, #2
 80011cc:	2200      	movs	r2, #0
 80011ce:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80011d0:	f7ff fc42 	bl	8000a58 <HAL_GetTick>
 80011d4:	f04f 7500 	mov.w	r5, #33554432	; 0x2000000
 80011d8:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80011da:	2601      	movs	r6, #1
 80011dc:	fa95 f3a5 	rbit	r3, r5
 80011e0:	6822      	ldr	r2, [r4, #0]
 80011e2:	fa95 f3a5 	rbit	r3, r5
 80011e6:	fab3 f383 	clz	r3, r3
 80011ea:	f003 031f 	and.w	r3, r3, #31
 80011ee:	fa06 f303 	lsl.w	r3, r6, r3
 80011f2:	4213      	tst	r3, r2
 80011f4:	f43f adac 	beq.w	8000d50 <HAL_RCC_OscConfig+0x2c>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80011f8:	f7ff fc2e 	bl	8000a58 <HAL_GetTick>
 80011fc:	1bc0      	subs	r0, r0, r7
 80011fe:	2802      	cmp	r0, #2
 8001200:	d9ec      	bls.n	80011dc <HAL_RCC_OscConfig+0x4b8>
 8001202:	e5f4      	b.n	8000dee <HAL_RCC_OscConfig+0xca>
 8001204:	40021000 	.word	0x40021000

08001208 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001208:	b510      	push	{r4, lr}
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
  uint32_t sysclockfreq = 0U;
  
  tmpreg = RCC->CFGR;
 800120a:	4c13      	ldr	r4, [pc, #76]	; (8001258 <HAL_RCC_GetSysClockFreq+0x50>)
 800120c:	6861      	ldr	r1, [r4, #4]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800120e:	f001 030c 	and.w	r3, r1, #12
 8001212:	2b08      	cmp	r3, #8
 8001214:	d11e      	bne.n	8001254 <HAL_RCC_GetSysClockFreq+0x4c>
 8001216:	f44f 1370 	mov.w	r3, #3932160	; 0x3c0000
 800121a:	fa93 f3a3 	rbit	r3, r3
      sysclockfreq = HSE_VALUE;
      break;
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 800121e:	f401 1270 	and.w	r2, r1, #3932160	; 0x3c0000
 8001222:	fab3 f383 	clz	r3, r3
 8001226:	fa22 f303 	lsr.w	r3, r2, r3
 800122a:	4a0c      	ldr	r2, [pc, #48]	; (800125c <HAL_RCC_GetSysClockFreq+0x54>)
 800122c:	5cd0      	ldrb	r0, [r2, r3]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 800122e:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8001230:	220f      	movs	r2, #15
 8001232:	fa92 f2a2 	rbit	r2, r2
 8001236:	fab2 f282 	clz	r2, r2
 800123a:	f003 030f 	and.w	r3, r3, #15
 800123e:	40d3      	lsrs	r3, r2
 8001240:	4a07      	ldr	r2, [pc, #28]	; (8001260 <HAL_RCC_GetSysClockFreq+0x58>)
 8001242:	5cd2      	ldrb	r2, [r2, r3]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 8001244:	03cb      	lsls	r3, r1, #15
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (HSE_VALUE / prediv) * pllmul;
 8001246:	bf4a      	itet	mi
 8001248:	4b06      	ldrmi	r3, [pc, #24]	; (8001264 <HAL_RCC_GetSysClockFreq+0x5c>)
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (HSI_VALUE >> 1U) * pllmul;
 800124a:	4b07      	ldrpl	r3, [pc, #28]	; (8001268 <HAL_RCC_GetSysClockFreq+0x60>)
        pllclk = (HSE_VALUE / prediv) * pllmul;
 800124c:	fbb3 f3f2 	udivmi	r3, r3, r2
        pllclk = (HSI_VALUE >> 1U) * pllmul;
 8001250:	4358      	muls	r0, r3
 8001252:	bd10      	pop	{r4, pc}
      sysclockfreq = HSE_VALUE;
 8001254:	4803      	ldr	r0, [pc, #12]	; (8001264 <HAL_RCC_GetSysClockFreq+0x5c>)
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8001256:	bd10      	pop	{r4, pc}
 8001258:	40021000 	.word	0x40021000
 800125c:	0800370c 	.word	0x0800370c
 8001260:	0800371c 	.word	0x0800371c
 8001264:	007a1200 	.word	0x007a1200
 8001268:	003d0900 	.word	0x003d0900

0800126c <HAL_RCC_ClockConfig>:
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 800126c:	4a5c      	ldr	r2, [pc, #368]	; (80013e0 <HAL_RCC_ClockConfig+0x174>)
 800126e:	6813      	ldr	r3, [r2, #0]
 8001270:	f003 0307 	and.w	r3, r3, #7
 8001274:	428b      	cmp	r3, r1
{
 8001276:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800127a:	4606      	mov	r6, r0
 800127c:	460d      	mov	r5, r1
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 800127e:	d330      	bcc.n	80012e2 <HAL_RCC_ClockConfig+0x76>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001280:	6832      	ldr	r2, [r6, #0]
 8001282:	0791      	lsls	r1, r2, #30
 8001284:	d43a      	bmi.n	80012fc <HAL_RCC_ClockConfig+0x90>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001286:	07d2      	lsls	r2, r2, #31
 8001288:	d440      	bmi.n	800130c <HAL_RCC_ClockConfig+0xa0>
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 800128a:	4a55      	ldr	r2, [pc, #340]	; (80013e0 <HAL_RCC_ClockConfig+0x174>)
 800128c:	6813      	ldr	r3, [r2, #0]
 800128e:	f003 0307 	and.w	r3, r3, #7
 8001292:	429d      	cmp	r5, r3
 8001294:	f0c0 8092 	bcc.w	80013bc <HAL_RCC_ClockConfig+0x150>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001298:	6832      	ldr	r2, [r6, #0]
 800129a:	4c52      	ldr	r4, [pc, #328]	; (80013e4 <HAL_RCC_ClockConfig+0x178>)
 800129c:	f012 0f04 	tst.w	r2, #4
 80012a0:	f040 8097 	bne.w	80013d2 <HAL_RCC_ClockConfig+0x166>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80012a4:	0713      	lsls	r3, r2, #28
 80012a6:	d506      	bpl.n	80012b6 <HAL_RCC_ClockConfig+0x4a>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80012a8:	6863      	ldr	r3, [r4, #4]
 80012aa:	6932      	ldr	r2, [r6, #16]
 80012ac:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 80012b0:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 80012b4:	6063      	str	r3, [r4, #4]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 80012b6:	f7ff ffa7 	bl	8001208 <HAL_RCC_GetSysClockFreq>
 80012ba:	6863      	ldr	r3, [r4, #4]
 80012bc:	22f0      	movs	r2, #240	; 0xf0
 80012be:	fa92 f2a2 	rbit	r2, r2
 80012c2:	fab2 f282 	clz	r2, r2
 80012c6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80012ca:	40d3      	lsrs	r3, r2
 80012cc:	4a46      	ldr	r2, [pc, #280]	; (80013e8 <HAL_RCC_ClockConfig+0x17c>)
 80012ce:	5cd3      	ldrb	r3, [r2, r3]
 80012d0:	40d8      	lsrs	r0, r3
 80012d2:	4b46      	ldr	r3, [pc, #280]	; (80013ec <HAL_RCC_ClockConfig+0x180>)
 80012d4:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 80012d6:	2000      	movs	r0, #0
 80012d8:	f7ff fb90 	bl	80009fc <HAL_InitTick>
  return HAL_OK;
 80012dc:	2000      	movs	r0, #0
}
 80012de:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_FLASH_SET_LATENCY(FLatency);
 80012e2:	6813      	ldr	r3, [r2, #0]
 80012e4:	f023 0307 	bic.w	r3, r3, #7
 80012e8:	430b      	orrs	r3, r1
 80012ea:	6013      	str	r3, [r2, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80012ec:	6813      	ldr	r3, [r2, #0]
 80012ee:	f003 0307 	and.w	r3, r3, #7
 80012f2:	4299      	cmp	r1, r3
 80012f4:	d0c4      	beq.n	8001280 <HAL_RCC_ClockConfig+0x14>
      return HAL_ERROR;
 80012f6:	2001      	movs	r0, #1
 80012f8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80012fc:	4939      	ldr	r1, [pc, #228]	; (80013e4 <HAL_RCC_ClockConfig+0x178>)
 80012fe:	68b0      	ldr	r0, [r6, #8]
 8001300:	684b      	ldr	r3, [r1, #4]
 8001302:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001306:	4303      	orrs	r3, r0
 8001308:	604b      	str	r3, [r1, #4]
 800130a:	e7bc      	b.n	8001286 <HAL_RCC_ClockConfig+0x1a>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800130c:	6872      	ldr	r2, [r6, #4]
 800130e:	4c35      	ldr	r4, [pc, #212]	; (80013e4 <HAL_RCC_ClockConfig+0x178>)
 8001310:	2a01      	cmp	r2, #1
 8001312:	d128      	bne.n	8001366 <HAL_RCC_ClockConfig+0xfa>
 8001314:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001318:	fa93 f1a3 	rbit	r1, r3
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800131c:	6821      	ldr	r1, [r4, #0]
 800131e:	fa93 f3a3 	rbit	r3, r3
 8001322:	fab3 f383 	clz	r3, r3
 8001326:	f003 031f 	and.w	r3, r3, #31
 800132a:	fa02 f303 	lsl.w	r3, r2, r3
 800132e:	420b      	tst	r3, r1
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001330:	d0e1      	beq.n	80012f6 <HAL_RCC_ClockConfig+0x8a>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001332:	6863      	ldr	r3, [r4, #4]
 8001334:	f023 0303 	bic.w	r3, r3, #3
 8001338:	431a      	orrs	r2, r3
 800133a:	6062      	str	r2, [r4, #4]
    tickstart = HAL_GetTick();
 800133c:	f7ff fb8c 	bl	8000a58 <HAL_GetTick>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001340:	6873      	ldr	r3, [r6, #4]
 8001342:	2b01      	cmp	r3, #1
    tickstart = HAL_GetTick();
 8001344:	4607      	mov	r7, r0
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001346:	f241 3888 	movw	r8, #5000	; 0x1388
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800134a:	d11f      	bne.n	800138c <HAL_RCC_ClockConfig+0x120>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 800134c:	6863      	ldr	r3, [r4, #4]
 800134e:	f003 030c 	and.w	r3, r3, #12
 8001352:	2b04      	cmp	r3, #4
 8001354:	d099      	beq.n	800128a <HAL_RCC_ClockConfig+0x1e>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001356:	f7ff fb7f 	bl	8000a58 <HAL_GetTick>
 800135a:	1bc0      	subs	r0, r0, r7
 800135c:	4540      	cmp	r0, r8
 800135e:	d9f5      	bls.n	800134c <HAL_RCC_ClockConfig+0xe0>
          return HAL_TIMEOUT;
 8001360:	2003      	movs	r0, #3
 8001362:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001366:	2a02      	cmp	r2, #2
 8001368:	bf0c      	ite	eq
 800136a:	f04f 7300 	moveq.w	r3, #33554432	; 0x2000000
 800136e:	2302      	movne	r3, #2
 8001370:	fa93 f1a3 	rbit	r1, r3
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001374:	6820      	ldr	r0, [r4, #0]
 8001376:	fa93 f3a3 	rbit	r3, r3
 800137a:	fab3 f383 	clz	r3, r3
 800137e:	f003 031f 	and.w	r3, r3, #31
 8001382:	2101      	movs	r1, #1
 8001384:	fa01 f303 	lsl.w	r3, r1, r3
 8001388:	4203      	tst	r3, r0
 800138a:	e7d1      	b.n	8001330 <HAL_RCC_ClockConfig+0xc4>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800138c:	2b02      	cmp	r3, #2
 800138e:	d110      	bne.n	80013b2 <HAL_RCC_ClockConfig+0x146>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001390:	6863      	ldr	r3, [r4, #4]
 8001392:	f003 030c 	and.w	r3, r3, #12
 8001396:	2b08      	cmp	r3, #8
 8001398:	f43f af77 	beq.w	800128a <HAL_RCC_ClockConfig+0x1e>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800139c:	f7ff fb5c 	bl	8000a58 <HAL_GetTick>
 80013a0:	1bc0      	subs	r0, r0, r7
 80013a2:	4540      	cmp	r0, r8
 80013a4:	d9f4      	bls.n	8001390 <HAL_RCC_ClockConfig+0x124>
 80013a6:	e7db      	b.n	8001360 <HAL_RCC_ClockConfig+0xf4>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80013a8:	f7ff fb56 	bl	8000a58 <HAL_GetTick>
 80013ac:	1bc0      	subs	r0, r0, r7
 80013ae:	4540      	cmp	r0, r8
 80013b0:	d8d6      	bhi.n	8001360 <HAL_RCC_ClockConfig+0xf4>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 80013b2:	6863      	ldr	r3, [r4, #4]
 80013b4:	f013 0f0c 	tst.w	r3, #12
 80013b8:	d1f6      	bne.n	80013a8 <HAL_RCC_ClockConfig+0x13c>
 80013ba:	e766      	b.n	800128a <HAL_RCC_ClockConfig+0x1e>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80013bc:	6813      	ldr	r3, [r2, #0]
 80013be:	f023 0307 	bic.w	r3, r3, #7
 80013c2:	432b      	orrs	r3, r5
 80013c4:	6013      	str	r3, [r2, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80013c6:	6813      	ldr	r3, [r2, #0]
 80013c8:	f003 0307 	and.w	r3, r3, #7
 80013cc:	429d      	cmp	r5, r3
 80013ce:	d192      	bne.n	80012f6 <HAL_RCC_ClockConfig+0x8a>
 80013d0:	e762      	b.n	8001298 <HAL_RCC_ClockConfig+0x2c>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80013d2:	6863      	ldr	r3, [r4, #4]
 80013d4:	68f1      	ldr	r1, [r6, #12]
 80013d6:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80013da:	430b      	orrs	r3, r1
 80013dc:	6063      	str	r3, [r4, #4]
 80013de:	e761      	b.n	80012a4 <HAL_RCC_ClockConfig+0x38>
 80013e0:	40022000 	.word	0x40022000
 80013e4:	40021000 	.word	0x40021000
 80013e8:	080041e8 	.word	0x080041e8
 80013ec:	20000000 	.word	0x20000000

080013f0 <HAL_RCC_GetHCLKFreq>:
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
}
 80013f0:	4b01      	ldr	r3, [pc, #4]	; (80013f8 <HAL_RCC_GetHCLKFreq+0x8>)
 80013f2:	6818      	ldr	r0, [r3, #0]
 80013f4:	4770      	bx	lr
 80013f6:	bf00      	nop
 80013f8:	20000000 	.word	0x20000000

080013fc <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 80013fc:	4b08      	ldr	r3, [pc, #32]	; (8001420 <HAL_RCC_GetPCLK1Freq+0x24>)
 80013fe:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8001402:	685b      	ldr	r3, [r3, #4]
 8001404:	fa92 f2a2 	rbit	r2, r2
 8001408:	fab2 f282 	clz	r2, r2
 800140c:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8001410:	40d3      	lsrs	r3, r2
 8001412:	4a04      	ldr	r2, [pc, #16]	; (8001424 <HAL_RCC_GetPCLK1Freq+0x28>)
 8001414:	5cd3      	ldrb	r3, [r2, r3]
 8001416:	4a04      	ldr	r2, [pc, #16]	; (8001428 <HAL_RCC_GetPCLK1Freq+0x2c>)
 8001418:	6810      	ldr	r0, [r2, #0]
}    
 800141a:	40d8      	lsrs	r0, r3
 800141c:	4770      	bx	lr
 800141e:	bf00      	nop
 8001420:	40021000 	.word	0x40021000
 8001424:	080041f8 	.word	0x080041f8
 8001428:	20000000 	.word	0x20000000

0800142c <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 800142c:	4b08      	ldr	r3, [pc, #32]	; (8001450 <HAL_RCC_GetPCLK2Freq+0x24>)
 800142e:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8001432:	685b      	ldr	r3, [r3, #4]
 8001434:	fa92 f2a2 	rbit	r2, r2
 8001438:	fab2 f282 	clz	r2, r2
 800143c:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 8001440:	40d3      	lsrs	r3, r2
 8001442:	4a04      	ldr	r2, [pc, #16]	; (8001454 <HAL_RCC_GetPCLK2Freq+0x28>)
 8001444:	5cd3      	ldrb	r3, [r2, r3]
 8001446:	4a04      	ldr	r2, [pc, #16]	; (8001458 <HAL_RCC_GetPCLK2Freq+0x2c>)
 8001448:	6810      	ldr	r0, [r2, #0]
} 
 800144a:	40d8      	lsrs	r0, r3
 800144c:	4770      	bx	lr
 800144e:	bf00      	nop
 8001450:	40021000 	.word	0x40021000
 8001454:	080041f8 	.word	0x080041f8
 8001458:	20000000 	.word	0x20000000

0800145c <HAL_RCCEx_PeriphCLKConfig>:
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800145c:	6803      	ldr	r3, [r0, #0]
{
 800145e:	e92d 47f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
 8001462:	4605      	mov	r5, r0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8001464:	03d8      	lsls	r0, r3, #15
 8001466:	d520      	bpl.n	80014aa <HAL_RCCEx_PeriphCLKConfig+0x4e>
    FlagStatus       pwrclkchanged = RESET;

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001468:	4c50      	ldr	r4, [pc, #320]	; (80015ac <HAL_RCCEx_PeriphCLKConfig+0x150>)
 800146a:	69e3      	ldr	r3, [r4, #28]
 800146c:	00d9      	lsls	r1, r3, #3
 800146e:	d444      	bmi.n	80014fa <HAL_RCCEx_PeriphCLKConfig+0x9e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001470:	69e3      	ldr	r3, [r4, #28]
 8001472:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001476:	61e3      	str	r3, [r4, #28]
 8001478:	69e3      	ldr	r3, [r4, #28]
 800147a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800147e:	9301      	str	r3, [sp, #4]
 8001480:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8001482:	2601      	movs	r6, #1
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001484:	4f4a      	ldr	r7, [pc, #296]	; (80015b0 <HAL_RCCEx_PeriphCLKConfig+0x154>)
 8001486:	683b      	ldr	r3, [r7, #0]
 8001488:	05da      	lsls	r2, r3, #23
 800148a:	d538      	bpl.n	80014fe <HAL_RCCEx_PeriphCLKConfig+0xa2>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800148c:	6a23      	ldr	r3, [r4, #32]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800148e:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 8001492:	d148      	bne.n	8001526 <HAL_RCCEx_PeriphCLKConfig+0xca>
            return HAL_TIMEOUT;
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8001494:	6a23      	ldr	r3, [r4, #32]
 8001496:	686a      	ldr	r2, [r5, #4]
 8001498:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800149c:	4313      	orrs	r3, r2
 800149e:	6223      	str	r3, [r4, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80014a0:	b11e      	cbz	r6, 80014aa <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80014a2:	69e3      	ldr	r3, [r4, #28]
 80014a4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80014a8:	61e3      	str	r3, [r4, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80014aa:	6828      	ldr	r0, [r5, #0]
 80014ac:	07c1      	lsls	r1, r0, #31
 80014ae:	d506      	bpl.n	80014be <HAL_RCCEx_PeriphCLKConfig+0x62>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80014b0:	4a3e      	ldr	r2, [pc, #248]	; (80015ac <HAL_RCCEx_PeriphCLKConfig+0x150>)
 80014b2:	68a9      	ldr	r1, [r5, #8]
 80014b4:	6b13      	ldr	r3, [r2, #48]	; 0x30
 80014b6:	f023 0303 	bic.w	r3, r3, #3
 80014ba:	430b      	orrs	r3, r1
 80014bc:	6313      	str	r3, [r2, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80014be:	0682      	lsls	r2, r0, #26
 80014c0:	d506      	bpl.n	80014d0 <HAL_RCCEx_PeriphCLKConfig+0x74>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80014c2:	4a3a      	ldr	r2, [pc, #232]	; (80015ac <HAL_RCCEx_PeriphCLKConfig+0x150>)
 80014c4:	68e9      	ldr	r1, [r5, #12]
 80014c6:	6b13      	ldr	r3, [r2, #48]	; 0x30
 80014c8:	f023 0310 	bic.w	r3, r3, #16
 80014cc:	430b      	orrs	r3, r1
 80014ce:	6313      	str	r3, [r2, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 80014d0:	0603      	lsls	r3, r0, #24
 80014d2:	d506      	bpl.n	80014e2 <HAL_RCCEx_PeriphCLKConfig+0x86>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80014d4:	4a35      	ldr	r2, [pc, #212]	; (80015ac <HAL_RCCEx_PeriphCLKConfig+0x150>)
 80014d6:	6929      	ldr	r1, [r5, #16]
 80014d8:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 80014da:	f423 73f8 	bic.w	r3, r3, #496	; 0x1f0
 80014de:	430b      	orrs	r3, r1
 80014e0:	62d3      	str	r3, [r2, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 80014e2:	f410 5080 	ands.w	r0, r0, #4096	; 0x1000
 80014e6:	d01b      	beq.n	8001520 <HAL_RCCEx_PeriphCLKConfig+0xc4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 80014e8:	4a30      	ldr	r2, [pc, #192]	; (80015ac <HAL_RCCEx_PeriphCLKConfig+0x150>)
 80014ea:	6969      	ldr	r1, [r5, #20]
 80014ec:	6b13      	ldr	r3, [r2, #48]	; 0x30
 80014ee:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80014f2:	430b      	orrs	r3, r1
 80014f4:	6313      	str	r3, [r2, #48]	; 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 80014f6:	2000      	movs	r0, #0
 80014f8:	e012      	b.n	8001520 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    FlagStatus       pwrclkchanged = RESET;
 80014fa:	2600      	movs	r6, #0
 80014fc:	e7c2      	b.n	8001484 <HAL_RCCEx_PeriphCLKConfig+0x28>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80014fe:	683b      	ldr	r3, [r7, #0]
 8001500:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001504:	603b      	str	r3, [r7, #0]
      tickstart = HAL_GetTick();
 8001506:	f7ff faa7 	bl	8000a58 <HAL_GetTick>
 800150a:	4680      	mov	r8, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800150c:	683b      	ldr	r3, [r7, #0]
 800150e:	05db      	lsls	r3, r3, #23
 8001510:	d4bc      	bmi.n	800148c <HAL_RCCEx_PeriphCLKConfig+0x30>
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001512:	f7ff faa1 	bl	8000a58 <HAL_GetTick>
 8001516:	eba0 0008 	sub.w	r0, r0, r8
 800151a:	2864      	cmp	r0, #100	; 0x64
 800151c:	d9f6      	bls.n	800150c <HAL_RCCEx_PeriphCLKConfig+0xb0>
          return HAL_TIMEOUT;
 800151e:	2003      	movs	r0, #3
}
 8001520:	b002      	add	sp, #8
 8001522:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8001526:	686a      	ldr	r2, [r5, #4]
 8001528:	f402 7240 	and.w	r2, r2, #768	; 0x300
 800152c:	4293      	cmp	r3, r2
 800152e:	d0b1      	beq.n	8001494 <HAL_RCCEx_PeriphCLKConfig+0x38>
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8001530:	6a21      	ldr	r1, [r4, #32]
 8001532:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001536:	f421 7040 	bic.w	r0, r1, #768	; 0x300
 800153a:	fa93 f2a3 	rbit	r2, r3
      __HAL_RCC_BACKUPRESET_FORCE();
 800153e:	f8df e074 	ldr.w	lr, [pc, #116]	; 80015b4 <HAL_RCCEx_PeriphCLKConfig+0x158>
 8001542:	fab2 f282 	clz	r2, r2
 8001546:	4472      	add	r2, lr
 8001548:	0092      	lsls	r2, r2, #2
 800154a:	2701      	movs	r7, #1
 800154c:	6017      	str	r7, [r2, #0]
 800154e:	fa93 f3a3 	rbit	r3, r3
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001552:	fab3 f383 	clz	r3, r3
 8001556:	4473      	add	r3, lr
 8001558:	009b      	lsls	r3, r3, #2
 800155a:	2200      	movs	r2, #0
 800155c:	601a      	str	r2, [r3, #0]
      RCC->BDCR = temp_reg;
 800155e:	6220      	str	r0, [r4, #32]
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8001560:	07c8      	lsls	r0, r1, #31
 8001562:	d597      	bpl.n	8001494 <HAL_RCCEx_PeriphCLKConfig+0x38>
        tickstart = HAL_GetTick();
 8001564:	f7ff fa78 	bl	8000a58 <HAL_GetTick>
 8001568:	f04f 0802 	mov.w	r8, #2
 800156c:	4682      	mov	sl, r0
 800156e:	46c1      	mov	r9, r8
 8001570:	fa98 f3a8 	rbit	r3, r8
 8001574:	fa98 f3a8 	rbit	r3, r8
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001578:	b19b      	cbz	r3, 80015a2 <HAL_RCCEx_PeriphCLKConfig+0x146>
 800157a:	6a22      	ldr	r2, [r4, #32]
 800157c:	fa99 f3a9 	rbit	r3, r9
 8001580:	fab3 f383 	clz	r3, r3
 8001584:	f003 031f 	and.w	r3, r3, #31
 8001588:	fa07 f303 	lsl.w	r3, r7, r3
 800158c:	4213      	tst	r3, r2
 800158e:	d181      	bne.n	8001494 <HAL_RCCEx_PeriphCLKConfig+0x38>
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001590:	f7ff fa62 	bl	8000a58 <HAL_GetTick>
 8001594:	f241 3388 	movw	r3, #5000	; 0x1388
 8001598:	eba0 000a 	sub.w	r0, r0, sl
 800159c:	4298      	cmp	r0, r3
 800159e:	d9e7      	bls.n	8001570 <HAL_RCCEx_PeriphCLKConfig+0x114>
 80015a0:	e7bd      	b.n	800151e <HAL_RCCEx_PeriphCLKConfig+0xc2>
 80015a2:	fa98 f3a8 	rbit	r3, r8
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80015a6:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80015a8:	e7e8      	b.n	800157c <HAL_RCCEx_PeriphCLKConfig+0x120>
 80015aa:	bf00      	nop
 80015ac:	40021000 	.word	0x40021000
 80015b0:	40007000 	.word	0x40007000
 80015b4:	10908100 	.word	0x10908100

080015b8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80015b8:	b538      	push	{r3, r4, r5, lr}
 80015ba:	4604      	mov	r4, r0
   *  set the M bits according to huart->Init.WordLength value
   *  set PCE and PS bits according to huart->Init.Parity value
   *  set TE and RE bits according to huart->Init.Mode value
   *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 80015bc:	6805      	ldr	r5, [r0, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80015be:	6921      	ldr	r1, [r4, #16]
 80015c0:	68a3      	ldr	r3, [r4, #8]
 80015c2:	69c2      	ldr	r2, [r0, #28]
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 80015c4:	6828      	ldr	r0, [r5, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80015c6:	430b      	orrs	r3, r1
 80015c8:	6961      	ldr	r1, [r4, #20]
 80015ca:	430b      	orrs	r3, r1
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 80015cc:	4949      	ldr	r1, [pc, #292]	; (80016f4 <UART_SetConfig+0x13c>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80015ce:	4313      	orrs	r3, r2
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 80015d0:	4001      	ands	r1, r0
 80015d2:	430b      	orrs	r3, r1
 80015d4:	602b      	str	r3, [r5, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
   * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80015d6:	686b      	ldr	r3, [r5, #4]
 80015d8:	68e1      	ldr	r1, [r4, #12]
  /* Configure
   * - UART HardWare Flow Control: set CTSE and RTSE bits according
   *   to huart->Init.HwFlowCtl value
   * - one-bit sampling method versus three samples' majority rule according
   *   to huart->Init.OneBitSampling */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
 80015da:	6a20      	ldr	r0, [r4, #32]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80015dc:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80015e0:	430b      	orrs	r3, r1
 80015e2:	606b      	str	r3, [r5, #4]
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 80015e4:	68a9      	ldr	r1, [r5, #8]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
 80015e6:	69a3      	ldr	r3, [r4, #24]
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 80015e8:	f421 6130 	bic.w	r1, r1, #2816	; 0xb00
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
 80015ec:	4303      	orrs	r3, r0
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 80015ee:	430b      	orrs	r3, r1
 80015f0:	60ab      	str	r3, [r5, #8]

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80015f2:	4b41      	ldr	r3, [pc, #260]	; (80016f8 <UART_SetConfig+0x140>)
 80015f4:	429d      	cmp	r5, r3
 80015f6:	d112      	bne.n	800161e <UART_SetConfig+0x66>
 80015f8:	f503 4358 	add.w	r3, r3, #55296	; 0xd800
 80015fc:	493f      	ldr	r1, [pc, #252]	; (80016fc <UART_SetConfig+0x144>)
 80015fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001600:	f003 0303 	and.w	r3, r3, #3

  /* Check UART Over Sampling to set Baud Rate Register */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001604:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 8001608:	5ccb      	ldrb	r3, [r1, r3]
 800160a:	d13b      	bne.n	8001684 <UART_SetConfig+0xcc>
  {
    switch (clocksource)
 800160c:	2b08      	cmp	r3, #8
 800160e:	d836      	bhi.n	800167e <UART_SetConfig+0xc6>
 8001610:	e8df f003 	tbb	[pc, r3]
 8001614:	3524210f 	.word	0x3524210f
 8001618:	3535352d 	.word	0x3535352d
 800161c:	30          	.byte	0x30
 800161d:	00          	.byte	0x00
  UART_GETCLOCKSOURCE(huart, clocksource);
 800161e:	4b38      	ldr	r3, [pc, #224]	; (8001700 <UART_SetConfig+0x148>)
 8001620:	429d      	cmp	r5, r3
 8001622:	d003      	beq.n	800162c <UART_SetConfig+0x74>
 8001624:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8001628:	429d      	cmp	r5, r3
 800162a:	d15e      	bne.n	80016ea <UART_SetConfig+0x132>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800162c:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 8001630:	d131      	bne.n	8001696 <UART_SetConfig+0xde>
    {
      case UART_CLOCKSOURCE_PCLK1:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8001632:	f7ff fee3 	bl	80013fc <HAL_RCC_GetPCLK1Freq>
        break;
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
        break;
      case UART_CLOCKSOURCE_SYSCLK:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8001636:	6861      	ldr	r1, [r4, #4]
 8001638:	084a      	lsrs	r2, r1, #1
 800163a:	eb02 0340 	add.w	r3, r2, r0, lsl #1
 800163e:	fbb3 f3f1 	udiv	r3, r3, r1
        break;
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8001642:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 8001644:	2000      	movs	r0, #0
      default:
        ret = HAL_ERROR;
        break;
    }

    brrtemp = usartdiv & 0xFFF0U;
 8001646:	f023 020f 	bic.w	r2, r3, #15
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
    huart->Instance->BRR = brrtemp;
 800164a:	6821      	ldr	r1, [r4, #0]
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800164c:	f3c3 0342 	ubfx	r3, r3, #1, #3
    huart->Instance->BRR = brrtemp;
 8001650:	4313      	orrs	r3, r2
 8001652:	60cb      	str	r3, [r1, #12]
 8001654:	bd38      	pop	{r3, r4, r5, pc}
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8001656:	f7ff fee9 	bl	800142c <HAL_RCC_GetPCLK2Freq>
 800165a:	e7ec      	b.n	8001636 <UART_SetConfig+0x7e>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 800165c:	6860      	ldr	r0, [r4, #4]
 800165e:	0843      	lsrs	r3, r0, #1
 8001660:	f503 0374 	add.w	r3, r3, #15990784	; 0xf40000
 8001664:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8001668:	fbb3 f3f0 	udiv	r3, r3, r0
 800166c:	e7e9      	b.n	8001642 <UART_SetConfig+0x8a>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 800166e:	f7ff fdcb 	bl	8001208 <HAL_RCC_GetSysClockFreq>
 8001672:	e7e0      	b.n	8001636 <UART_SetConfig+0x7e>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8001674:	6860      	ldr	r0, [r4, #4]
 8001676:	0843      	lsrs	r3, r0, #1
 8001678:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 800167c:	e7f4      	b.n	8001668 <UART_SetConfig+0xb0>
        ret = HAL_ERROR;
 800167e:	2001      	movs	r0, #1
  uint16_t usartdiv                   = 0x0000U;
 8001680:	2300      	movs	r3, #0
 8001682:	e7e0      	b.n	8001646 <UART_SetConfig+0x8e>
  }
  else
  {
    switch (clocksource)
 8001684:	2b08      	cmp	r3, #8
 8001686:	d833      	bhi.n	80016f0 <UART_SetConfig+0x138>
 8001688:	e8df f003 	tbb	[pc, r3]
 800168c:	321b1005 	.word	0x321b1005
 8001690:	32323227 	.word	0x32323227
 8001694:	2a          	.byte	0x2a
 8001695:	00          	.byte	0x00
    {
      case UART_CLOCKSOURCE_PCLK1:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8001696:	f7ff feb1 	bl	80013fc <HAL_RCC_GetPCLK1Freq>
 800169a:	6863      	ldr	r3, [r4, #4]
 800169c:	eb00 0053 	add.w	r0, r0, r3, lsr #1
 80016a0:	fbb0 f0f3 	udiv	r0, r0, r3
 80016a4:	b280      	uxth	r0, r0
 80016a6:	60e8      	str	r0, [r5, #12]
  HAL_StatusTypeDef ret               = HAL_OK;
 80016a8:	2000      	movs	r0, #0
      case UART_CLOCKSOURCE_SYSCLK:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
        break;
      case UART_CLOCKSOURCE_LSE:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
        break;
 80016aa:	bd38      	pop	{r3, r4, r5, pc}
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 80016ac:	f7ff febe 	bl	800142c <HAL_RCC_GetPCLK2Freq>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 80016b0:	6863      	ldr	r3, [r4, #4]
 80016b2:	eb00 0053 	add.w	r0, r0, r3, lsr #1
 80016b6:	fbb0 f0f3 	udiv	r0, r0, r3
 80016ba:	4b0f      	ldr	r3, [pc, #60]	; (80016f8 <UART_SetConfig+0x140>)
 80016bc:	b280      	uxth	r0, r0
 80016be:	60d8      	str	r0, [r3, #12]
 80016c0:	e7f2      	b.n	80016a8 <UART_SetConfig+0xf0>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 80016c2:	6862      	ldr	r2, [r4, #4]
 80016c4:	0853      	lsrs	r3, r2, #1
 80016c6:	f503 03f4 	add.w	r3, r3, #7995392	; 0x7a0000
 80016ca:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 80016ce:	fbb3 f3f2 	udiv	r3, r3, r2
 80016d2:	4a09      	ldr	r2, [pc, #36]	; (80016f8 <UART_SetConfig+0x140>)
 80016d4:	b29b      	uxth	r3, r3
 80016d6:	60d3      	str	r3, [r2, #12]
 80016d8:	e7e6      	b.n	80016a8 <UART_SetConfig+0xf0>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 80016da:	f7ff fd95 	bl	8001208 <HAL_RCC_GetSysClockFreq>
 80016de:	e7e7      	b.n	80016b0 <UART_SetConfig+0xf8>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 80016e0:	6862      	ldr	r2, [r4, #4]
 80016e2:	0853      	lsrs	r3, r2, #1
 80016e4:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 80016e8:	e7f1      	b.n	80016ce <UART_SetConfig+0x116>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80016ea:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 80016ee:	d0c6      	beq.n	800167e <UART_SetConfig+0xc6>
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 80016f0:	2001      	movs	r0, #1
        break;
    }
  }

  return ret;
 80016f2:	bd38      	pop	{r3, r4, r5, pc}
 80016f4:	efff69f3 	.word	0xefff69f3
 80016f8:	40013800 	.word	0x40013800
 80016fc:	0800372c 	.word	0x0800372c
 8001700:	40004400 	.word	0x40004400

08001704 <UART_AdvFeatureConfig>:
{
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8001704:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8001706:	07da      	lsls	r2, r3, #31
{
 8001708:	b510      	push	{r4, lr}
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800170a:	d506      	bpl.n	800171a <UART_AdvFeatureConfig+0x16>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800170c:	6801      	ldr	r1, [r0, #0]
 800170e:	6a84      	ldr	r4, [r0, #40]	; 0x28
 8001710:	684a      	ldr	r2, [r1, #4]
 8001712:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8001716:	4322      	orrs	r2, r4
 8001718:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX pin active level inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800171a:	079c      	lsls	r4, r3, #30
 800171c:	d506      	bpl.n	800172c <UART_AdvFeatureConfig+0x28>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800171e:	6801      	ldr	r1, [r0, #0]
 8001720:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 8001722:	684a      	ldr	r2, [r1, #4]
 8001724:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8001728:	4322      	orrs	r2, r4
 800172a:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure data inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800172c:	0759      	lsls	r1, r3, #29
 800172e:	d506      	bpl.n	800173e <UART_AdvFeatureConfig+0x3a>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8001730:	6801      	ldr	r1, [r0, #0]
 8001732:	6b04      	ldr	r4, [r0, #48]	; 0x30
 8001734:	684a      	ldr	r2, [r1, #4]
 8001736:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800173a:	4322      	orrs	r2, r4
 800173c:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX/TX pins swap */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800173e:	071a      	lsls	r2, r3, #28
 8001740:	d506      	bpl.n	8001750 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8001742:	6801      	ldr	r1, [r0, #0]
 8001744:	6b44      	ldr	r4, [r0, #52]	; 0x34
 8001746:	684a      	ldr	r2, [r1, #4]
 8001748:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800174c:	4322      	orrs	r2, r4
 800174e:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8001750:	06dc      	lsls	r4, r3, #27
 8001752:	d506      	bpl.n	8001762 <UART_AdvFeatureConfig+0x5e>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8001754:	6801      	ldr	r1, [r0, #0]
 8001756:	6b84      	ldr	r4, [r0, #56]	; 0x38
 8001758:	688a      	ldr	r2, [r1, #8]
 800175a:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800175e:	4322      	orrs	r2, r4
 8001760:	608a      	str	r2, [r1, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8001762:	0699      	lsls	r1, r3, #26
 8001764:	d506      	bpl.n	8001774 <UART_AdvFeatureConfig+0x70>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8001766:	6801      	ldr	r1, [r0, #0]
 8001768:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
 800176a:	688a      	ldr	r2, [r1, #8]
 800176c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8001770:	4322      	orrs	r2, r4
 8001772:	608a      	str	r2, [r1, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8001774:	065a      	lsls	r2, r3, #25
 8001776:	d50f      	bpl.n	8001798 <UART_AdvFeatureConfig+0x94>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8001778:	6801      	ldr	r1, [r0, #0]
 800177a:	6c04      	ldr	r4, [r0, #64]	; 0x40
 800177c:	684a      	ldr	r2, [r1, #4]
 800177e:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 8001782:	4322      	orrs	r2, r4
    /* set auto Baudrate detection parameters if detection is enabled */
    if(huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8001784:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8001788:	604a      	str	r2, [r1, #4]
    if(huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800178a:	d105      	bne.n	8001798 <UART_AdvFeatureConfig+0x94>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800178c:	684a      	ldr	r2, [r1, #4]
 800178e:	6c44      	ldr	r4, [r0, #68]	; 0x44
 8001790:	f422 02c0 	bic.w	r2, r2, #6291456	; 0x600000
 8001794:	4322      	orrs	r2, r4
 8001796:	604a      	str	r2, [r1, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8001798:	061b      	lsls	r3, r3, #24
 800179a:	d506      	bpl.n	80017aa <UART_AdvFeatureConfig+0xa6>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800179c:	6802      	ldr	r2, [r0, #0]
 800179e:	6c81      	ldr	r1, [r0, #72]	; 0x48
 80017a0:	6853      	ldr	r3, [r2, #4]
 80017a2:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 80017a6:	430b      	orrs	r3, r1
 80017a8:	6053      	str	r3, [r2, #4]
 80017aa:	bd10      	pop	{r4, pc}

080017ac <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 80017ac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80017b0:	9d06      	ldr	r5, [sp, #24]
 80017b2:	4604      	mov	r4, r0
 80017b4:	460f      	mov	r7, r1
 80017b6:	4616      	mov	r6, r2
 80017b8:	4698      	mov	r8, r3
  /* Wait until flag is set */
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80017ba:	6821      	ldr	r1, [r4, #0]
 80017bc:	69ca      	ldr	r2, [r1, #28]
 80017be:	ea37 0302 	bics.w	r3, r7, r2
 80017c2:	bf0c      	ite	eq
 80017c4:	2201      	moveq	r2, #1
 80017c6:	2200      	movne	r2, #0
 80017c8:	42b2      	cmp	r2, r6
 80017ca:	d002      	beq.n	80017d2 <UART_WaitOnFlagUntilTimeout+0x26>
        __HAL_UNLOCK(huart);
        return HAL_TIMEOUT;
      }
    }
  }
  return HAL_OK;
 80017cc:	2000      	movs	r0, #0
}
 80017ce:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if(Timeout != HAL_MAX_DELAY)
 80017d2:	1c6b      	adds	r3, r5, #1
 80017d4:	d0f2      	beq.n	80017bc <UART_WaitOnFlagUntilTimeout+0x10>
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 80017d6:	b99d      	cbnz	r5, 8001800 <UART_WaitOnFlagUntilTimeout+0x54>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80017d8:	6823      	ldr	r3, [r4, #0]
 80017da:	681a      	ldr	r2, [r3, #0]
 80017dc:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80017e0:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80017e2:	689a      	ldr	r2, [r3, #8]
 80017e4:	f022 0201 	bic.w	r2, r2, #1
 80017e8:	609a      	str	r2, [r3, #8]
        huart->gState  = HAL_UART_STATE_READY;
 80017ea:	2320      	movs	r3, #32
 80017ec:	f884 3069 	strb.w	r3, [r4, #105]	; 0x69
        huart->RxState = HAL_UART_STATE_READY;
 80017f0:	f884 306a 	strb.w	r3, [r4, #106]	; 0x6a
        __HAL_UNLOCK(huart);
 80017f4:	2300      	movs	r3, #0
 80017f6:	f884 3068 	strb.w	r3, [r4, #104]	; 0x68
 80017fa:	2003      	movs	r0, #3
 80017fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 8001800:	f7ff f92a 	bl	8000a58 <HAL_GetTick>
 8001804:	eba0 0008 	sub.w	r0, r0, r8
 8001808:	4285      	cmp	r5, r0
 800180a:	d2d6      	bcs.n	80017ba <UART_WaitOnFlagUntilTimeout+0xe>
 800180c:	e7e4      	b.n	80017d8 <UART_WaitOnFlagUntilTimeout+0x2c>

0800180e <HAL_UART_Transmit>:
{
 800180e:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8001812:	461f      	mov	r7, r3
  if(huart->gState == HAL_UART_STATE_READY)
 8001814:	f890 3069 	ldrb.w	r3, [r0, #105]	; 0x69
 8001818:	2b20      	cmp	r3, #32
{
 800181a:	4604      	mov	r4, r0
 800181c:	460d      	mov	r5, r1
 800181e:	4690      	mov	r8, r2
  if(huart->gState == HAL_UART_STATE_READY)
 8001820:	d14c      	bne.n	80018bc <HAL_UART_Transmit+0xae>
    if((pData == NULL ) || (Size == 0U))
 8001822:	2900      	cmp	r1, #0
 8001824:	d048      	beq.n	80018b8 <HAL_UART_Transmit+0xaa>
 8001826:	2a00      	cmp	r2, #0
 8001828:	d046      	beq.n	80018b8 <HAL_UART_Transmit+0xaa>
    __HAL_LOCK(huart);
 800182a:	f890 3068 	ldrb.w	r3, [r0, #104]	; 0x68
 800182e:	2b01      	cmp	r3, #1
 8001830:	d044      	beq.n	80018bc <HAL_UART_Transmit+0xae>
 8001832:	2301      	movs	r3, #1
 8001834:	f880 3068 	strb.w	r3, [r0, #104]	; 0x68
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001838:	2300      	movs	r3, #0
 800183a:	66c3      	str	r3, [r0, #108]	; 0x6c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800183c:	2321      	movs	r3, #33	; 0x21
 800183e:	f880 3069 	strb.w	r3, [r0, #105]	; 0x69
    tickstart = HAL_GetTick();
 8001842:	f7ff f909 	bl	8000a58 <HAL_GetTick>
    huart->TxXferSize = Size;
 8001846:	f8a4 8050 	strh.w	r8, [r4, #80]	; 0x50
    tickstart = HAL_GetTick();
 800184a:	4606      	mov	r6, r0
    huart->TxXferCount = Size;
 800184c:	f8a4 8052 	strh.w	r8, [r4, #82]	; 0x52
    while(huart->TxXferCount > 0U)
 8001850:	f8b4 2052 	ldrh.w	r2, [r4, #82]	; 0x52
 8001854:	b292      	uxth	r2, r2
 8001856:	b962      	cbnz	r2, 8001872 <HAL_UART_Transmit+0x64>
    if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8001858:	9700      	str	r7, [sp, #0]
 800185a:	4633      	mov	r3, r6
 800185c:	2140      	movs	r1, #64	; 0x40
 800185e:	4620      	mov	r0, r4
 8001860:	f7ff ffa4 	bl	80017ac <UART_WaitOnFlagUntilTimeout>
 8001864:	b998      	cbnz	r0, 800188e <HAL_UART_Transmit+0x80>
    huart->gState = HAL_UART_STATE_READY;
 8001866:	2320      	movs	r3, #32
 8001868:	f884 3069 	strb.w	r3, [r4, #105]	; 0x69
    __HAL_UNLOCK(huart);
 800186c:	f884 0068 	strb.w	r0, [r4, #104]	; 0x68
    return HAL_OK;
 8001870:	e00e      	b.n	8001890 <HAL_UART_Transmit+0x82>
      huart->TxXferCount--;
 8001872:	f8b4 3052 	ldrh.w	r3, [r4, #82]	; 0x52
      if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001876:	9700      	str	r7, [sp, #0]
      huart->TxXferCount--;
 8001878:	3b01      	subs	r3, #1
 800187a:	b29b      	uxth	r3, r3
 800187c:	f8a4 3052 	strh.w	r3, [r4, #82]	; 0x52
      if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001880:	2200      	movs	r2, #0
 8001882:	4633      	mov	r3, r6
 8001884:	2180      	movs	r1, #128	; 0x80
 8001886:	4620      	mov	r0, r4
 8001888:	f7ff ff90 	bl	80017ac <UART_WaitOnFlagUntilTimeout>
 800188c:	b118      	cbz	r0, 8001896 <HAL_UART_Transmit+0x88>
        return HAL_TIMEOUT;
 800188e:	2003      	movs	r0, #3
}
 8001890:	b002      	add	sp, #8
 8001892:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001896:	68a3      	ldr	r3, [r4, #8]
 8001898:	6822      	ldr	r2, [r4, #0]
 800189a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800189e:	d107      	bne.n	80018b0 <HAL_UART_Transmit+0xa2>
 80018a0:	6923      	ldr	r3, [r4, #16]
 80018a2:	b92b      	cbnz	r3, 80018b0 <HAL_UART_Transmit+0xa2>
        huart->Instance->TDR = (*tmp & (uint16_t)0x01FFU);
 80018a4:	f835 3b02 	ldrh.w	r3, [r5], #2
 80018a8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80018ac:	8513      	strh	r3, [r2, #40]	; 0x28
        pData += 2U;
 80018ae:	e7cf      	b.n	8001850 <HAL_UART_Transmit+0x42>
        huart->Instance->TDR = (*pData++ & (uint8_t)0xFFU);
 80018b0:	782b      	ldrb	r3, [r5, #0]
 80018b2:	8513      	strh	r3, [r2, #40]	; 0x28
 80018b4:	3501      	adds	r5, #1
 80018b6:	e7cb      	b.n	8001850 <HAL_UART_Transmit+0x42>
      return  HAL_ERROR;
 80018b8:	2001      	movs	r0, #1
 80018ba:	e7e9      	b.n	8001890 <HAL_UART_Transmit+0x82>
    return HAL_BUSY;
 80018bc:	2002      	movs	r0, #2
 80018be:	e7e7      	b.n	8001890 <HAL_UART_Transmit+0x82>

080018c0 <UART_CheckIdleState>:
{
 80018c0:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80018c2:	4604      	mov	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80018c4:	2600      	movs	r6, #0
 80018c6:	66c6      	str	r6, [r0, #108]	; 0x6c
  tickstart = HAL_GetTick();
 80018c8:	f7ff f8c6 	bl	8000a58 <HAL_GetTick>
  if((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80018cc:	6823      	ldr	r3, [r4, #0]
 80018ce:	681b      	ldr	r3, [r3, #0]
 80018d0:	071a      	lsls	r2, r3, #28
  tickstart = HAL_GetTick();
 80018d2:	4605      	mov	r5, r0
  if((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80018d4:	d417      	bmi.n	8001906 <UART_CheckIdleState+0x46>
  if((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80018d6:	6823      	ldr	r3, [r4, #0]
 80018d8:	681b      	ldr	r3, [r3, #0]
 80018da:	075b      	lsls	r3, r3, #29
 80018dc:	d50a      	bpl.n	80018f4 <UART_CheckIdleState+0x34>
    if(UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80018de:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80018e2:	9300      	str	r3, [sp, #0]
 80018e4:	2200      	movs	r2, #0
 80018e6:	462b      	mov	r3, r5
 80018e8:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80018ec:	4620      	mov	r0, r4
 80018ee:	f7ff ff5d 	bl	80017ac <UART_WaitOnFlagUntilTimeout>
 80018f2:	b9a0      	cbnz	r0, 800191e <UART_CheckIdleState+0x5e>
  huart->gState  = HAL_UART_STATE_READY;
 80018f4:	2320      	movs	r3, #32
  __HAL_UNLOCK(huart);
 80018f6:	2000      	movs	r0, #0
  huart->gState  = HAL_UART_STATE_READY;
 80018f8:	f884 3069 	strb.w	r3, [r4, #105]	; 0x69
  __HAL_UNLOCK(huart);
 80018fc:	f884 0068 	strb.w	r0, [r4, #104]	; 0x68
  huart->RxState = HAL_UART_STATE_READY;
 8001900:	f884 306a 	strb.w	r3, [r4, #106]	; 0x6a
  return HAL_OK;
 8001904:	e00c      	b.n	8001920 <UART_CheckIdleState+0x60>
    if(UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8001906:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800190a:	9300      	str	r3, [sp, #0]
 800190c:	4632      	mov	r2, r6
 800190e:	4603      	mov	r3, r0
 8001910:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8001914:	4620      	mov	r0, r4
 8001916:	f7ff ff49 	bl	80017ac <UART_WaitOnFlagUntilTimeout>
 800191a:	2800      	cmp	r0, #0
 800191c:	d0db      	beq.n	80018d6 <UART_CheckIdleState+0x16>
      return HAL_TIMEOUT;
 800191e:	2003      	movs	r0, #3
}
 8001920:	b002      	add	sp, #8
 8001922:	bd70      	pop	{r4, r5, r6, pc}

08001924 <HAL_UART_Init>:
{
 8001924:	b510      	push	{r4, lr}
  if(huart == NULL)
 8001926:	4604      	mov	r4, r0
 8001928:	b360      	cbz	r0, 8001984 <HAL_UART_Init+0x60>
  if(huart->gState == HAL_UART_STATE_RESET)
 800192a:	f890 3069 	ldrb.w	r3, [r0, #105]	; 0x69
 800192e:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8001932:	b91b      	cbnz	r3, 800193c <HAL_UART_Init+0x18>
    huart->Lock = HAL_UNLOCKED;
 8001934:	f880 2068 	strb.w	r2, [r0, #104]	; 0x68
    HAL_UART_MspInit(huart);
 8001938:	f001 fbbe 	bl	80030b8 <HAL_UART_MspInit>
  __HAL_UART_DISABLE(huart);
 800193c:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 800193e:	2324      	movs	r3, #36	; 0x24
 8001940:	f884 3069 	strb.w	r3, [r4, #105]	; 0x69
  __HAL_UART_DISABLE(huart);
 8001944:	6813      	ldr	r3, [r2, #0]
 8001946:	f023 0301 	bic.w	r3, r3, #1
 800194a:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 800194c:	4620      	mov	r0, r4
 800194e:	f7ff fe33 	bl	80015b8 <UART_SetConfig>
 8001952:	2801      	cmp	r0, #1
 8001954:	d016      	beq.n	8001984 <HAL_UART_Init+0x60>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8001956:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001958:	b113      	cbz	r3, 8001960 <HAL_UART_Init+0x3c>
    UART_AdvFeatureConfig(huart);
 800195a:	4620      	mov	r0, r4
 800195c:	f7ff fed2 	bl	8001704 <UART_AdvFeatureConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001960:	6823      	ldr	r3, [r4, #0]
 8001962:	685a      	ldr	r2, [r3, #4]
 8001964:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8001968:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800196a:	689a      	ldr	r2, [r3, #8]
 800196c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8001970:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 8001972:	681a      	ldr	r2, [r3, #0]
 8001974:	f042 0201 	orr.w	r2, r2, #1
  return (UART_CheckIdleState(huart));
 8001978:	4620      	mov	r0, r4
  __HAL_UART_ENABLE(huart);
 800197a:	601a      	str	r2, [r3, #0]
}
 800197c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  return (UART_CheckIdleState(huart));
 8001980:	f7ff bf9e 	b.w	80018c0 <UART_CheckIdleState>
}
 8001984:	2001      	movs	r0, #1
 8001986:	bd10      	pop	{r4, pc}

08001988 <MX_GPIO_Init>:
{

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001988:	4b21      	ldr	r3, [pc, #132]	; (8001a10 <MX_GPIO_Init+0x88>)
{
 800198a:	b510      	push	{r4, lr}
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800198c:	695a      	ldr	r2, [r3, #20]
 800198e:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 8001992:	615a      	str	r2, [r3, #20]
 8001994:	695a      	ldr	r2, [r3, #20]
{
 8001996:	b088      	sub	sp, #32
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001998:	f402 0280 	and.w	r2, r2, #4194304	; 0x400000
 800199c:	9200      	str	r2, [sp, #0]
 800199e:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80019a0:	695a      	ldr	r2, [r3, #20]
 80019a2:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 80019a6:	615a      	str	r2, [r3, #20]
 80019a8:	695a      	ldr	r2, [r3, #20]
 80019aa:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 80019ae:	9201      	str	r2, [sp, #4]
 80019b0:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80019b2:	695a      	ldr	r2, [r3, #20]
 80019b4:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 80019b8:	615a      	str	r2, [r3, #20]
 80019ba:	695b      	ldr	r3, [r3, #20]
 80019bc:	f403 2380 	and.w	r3, r3, #262144	; 0x40000

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5 
 80019c0:	2200      	movs	r2, #0
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80019c2:	9302      	str	r3, [sp, #8]
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5 
 80019c4:	2173      	movs	r1, #115	; 0x73
 80019c6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80019ca:	9b02      	ldr	r3, [sp, #8]
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5 
 80019cc:	f7ff f978 	bl	8000cc0 <HAL_GPIO_WritePin>
                          |GPIO_PIN_6, GPIO_PIN_RESET);

  /*Configure GPIO pins : PA0 PA1 PA4 PA5 
                           PA6 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5 
 80019d0:	2373      	movs	r3, #115	; 0x73
                          |GPIO_PIN_6;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019d2:	2400      	movs	r4, #0
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5 
 80019d4:	9303      	str	r3, [sp, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80019d6:	a903      	add	r1, sp, #12
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80019d8:	2301      	movs	r3, #1
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80019da:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80019de:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019e0:	9405      	str	r4, [sp, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019e2:	9406      	str	r4, [sp, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80019e4:	f7ff f8ac 	bl	8000b40 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA7 PA8 PA9 PA10 
                           PA11 PA12 PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10 
 80019e8:	f649 7380 	movw	r3, #40832	; 0x9f80
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80019ec:	a903      	add	r1, sp, #12
 80019ee:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10 
 80019f2:	9303      	str	r3, [sp, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80019f4:	9404      	str	r4, [sp, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019f6:	9405      	str	r4, [sp, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80019f8:	f7ff f8a2 	bl	8000b40 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 PB3 PB4 
                           PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_3|GPIO_PIN_4 
 80019fc:	233b      	movs	r3, #59	; 0x3b
                          |GPIO_PIN_5;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80019fe:	a903      	add	r1, sp, #12
 8001a00:	4804      	ldr	r0, [pc, #16]	; (8001a14 <MX_GPIO_Init+0x8c>)
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_3|GPIO_PIN_4 
 8001a02:	9303      	str	r3, [sp, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001a04:	9404      	str	r4, [sp, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a06:	9405      	str	r4, [sp, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a08:	f7ff f89a 	bl	8000b40 <HAL_GPIO_Init>

}
 8001a0c:	b008      	add	sp, #32
 8001a0e:	bd10      	pop	{r4, pc}
 8001a10:	40021000 	.word	0x40021000
 8001a14:	48000400 	.word	0x48000400

08001a18 <MX_IWDG_Init>:

/* IWDG init function */
void MX_IWDG_Init(void)
{

  hiwdg.Instance = IWDG;
 8001a18:	4809      	ldr	r0, [pc, #36]	; (8001a40 <MX_IWDG_Init+0x28>)
  hiwdg.Init.Prescaler = IWDG_PRESCALER_16;
 8001a1a:	4a0a      	ldr	r2, [pc, #40]	; (8001a44 <MX_IWDG_Init+0x2c>)
{
 8001a1c:	b508      	push	{r3, lr}
  hiwdg.Init.Prescaler = IWDG_PRESCALER_16;
 8001a1e:	2302      	movs	r3, #2
 8001a20:	e880 000c 	stmia.w	r0, {r2, r3}
  hiwdg.Init.Window = 4095;
 8001a24:	f640 73ff 	movw	r3, #4095	; 0xfff
 8001a28:	60c3      	str	r3, [r0, #12]
  hiwdg.Init.Reload = 4095;
 8001a2a:	6083      	str	r3, [r0, #8]
  if (HAL_IWDG_Init(&hiwdg) != HAL_OK)
 8001a2c:	f7ff f94d 	bl	8000cca <HAL_IWDG_Init>
 8001a30:	b128      	cbz	r0, 8001a3e <MX_IWDG_Init+0x26>
  {
    _Error_Handler(__FILE__, __LINE__);
 8001a32:	213b      	movs	r1, #59	; 0x3b
 8001a34:	4804      	ldr	r0, [pc, #16]	; (8001a48 <MX_IWDG_Init+0x30>)
  }

}
 8001a36:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    _Error_Handler(__FILE__, __LINE__);
 8001a3a:	f001 b993 	b.w	8002d64 <_Error_Handler>
 8001a3e:	bd08      	pop	{r3, pc}
 8001a40:	2000013c 	.word	0x2000013c
 8001a44:	40003000 	.word	0x40003000
 8001a48:	08003730 	.word	0x08003730

08001a4c <int_sort>:
uint32_t tempdata0[3]={0},tempdata1[3]={0},tempdata2[3]={0},tempdata3[3]={0},tempdata4[3]={0},
		 tempdata5[3]={0},tempdata6[3]={0},tempdata7[3]={0},tempdata8[3]={0},tempdata9[3]={0},
		 tempdata10[3]={0},tempdata11[3];
int32_t IRdata[12];
int int_sort( const void *p, const void *q ) {
    return *(uint32_t*)p - *(uint32_t*)q;
 8001a4c:	6800      	ldr	r0, [r0, #0]
 8001a4e:	680b      	ldr	r3, [r1, #0]
}
 8001a50:	1ac0      	subs	r0, r0, r3
 8001a52:	4770      	bx	lr

08001a54 <SystemClock_Config>:
}

/** System Clock Configuration
*/
void SystemClock_Config(void)
{
 8001a54:	b530      	push	{r4, r5, lr}
 8001a56:	b097      	sub	sp, #92	; 0x5c
  RCC_ClkInitTypeDef RCC_ClkInitStruct;
  RCC_PeriphCLKInitTypeDef PeriphClkInit;

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 8001a58:	2309      	movs	r3, #9
 8001a5a:	930c      	str	r3, [sp, #48]	; 0x30
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001a5c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001a60:	2401      	movs	r4, #1
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001a62:	930d      	str	r3, [sp, #52]	; 0x34
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8001a64:	2200      	movs	r2, #0
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001a66:	2502      	movs	r5, #2
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001a68:	9314      	str	r3, [sp, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001a6a:	a80c      	add	r0, sp, #48	; 0x30
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8001a6c:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8001a70:	920e      	str	r2, [sp, #56]	; 0x38
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001a72:	9410      	str	r4, [sp, #64]	; 0x40
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8001a74:	9412      	str	r4, [sp, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001a76:	9513      	str	r5, [sp, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8001a78:	9315      	str	r3, [sp, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001a7a:	f7ff f953 	bl	8000d24 <HAL_RCC_OscConfig>
 8001a7e:	b100      	cbz	r0, 8001a82 <SystemClock_Config+0x2e>
 8001a80:	e7fe      	b.n	8001a80 <SystemClock_Config+0x2c>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001a82:	230f      	movs	r3, #15
 8001a84:	9301      	str	r3, [sp, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001a86:	9003      	str	r0, [sp, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001a88:	f44f 6380 	mov.w	r3, #1024	; 0x400
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001a8c:	9005      	str	r0, [sp, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001a8e:	4629      	mov	r1, r5
 8001a90:	a801      	add	r0, sp, #4
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001a92:	9502      	str	r5, [sp, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001a94:	9304      	str	r3, [sp, #16]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001a96:	f7ff fbe9 	bl	800126c <HAL_RCC_ClockConfig>
 8001a9a:	b100      	cbz	r0, 8001a9e <SystemClock_Config+0x4a>
 8001a9c:	e7fe      	b.n	8001a9c <SystemClock_Config+0x48>
  {
    _Error_Handler(__FILE__, __LINE__);
  }

  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 8001a9e:	9008      	str	r0, [sp, #32]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001aa0:	a806      	add	r0, sp, #24
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8001aa2:	9406      	str	r4, [sp, #24]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001aa4:	f7ff fcda 	bl	800145c <HAL_RCCEx_PeriphCLKConfig>
 8001aa8:	4604      	mov	r4, r0
 8001aaa:	b100      	cbz	r0, 8001aae <SystemClock_Config+0x5a>
 8001aac:	e7fe      	b.n	8001aac <SystemClock_Config+0x58>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Configure the Systick interrupt time 
    */
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 8001aae:	f7ff fc9f 	bl	80013f0 <HAL_RCC_GetHCLKFreq>
 8001ab2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001ab6:	fbb0 f0f3 	udiv	r0, r0, r3
 8001aba:	f7ff f819 	bl	8000af0 <HAL_SYSTICK_Config>

    /**Configure the Systick 
    */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8001abe:	2004      	movs	r0, #4
 8001ac0:	f7ff f82c 	bl	8000b1c <HAL_SYSTICK_CLKSourceConfig>

  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8001ac4:	4622      	mov	r2, r4
 8001ac6:	4621      	mov	r1, r4
 8001ac8:	f04f 30ff 	mov.w	r0, #4294967295
 8001acc:	f7fe ffdc 	bl	8000a88 <HAL_NVIC_SetPriority>
}
 8001ad0:	b017      	add	sp, #92	; 0x5c
 8001ad2:	bd30      	pop	{r4, r5, pc}
 8001ad4:	0000      	movs	r0, r0
	...

08001ad8 <main>:
{
 8001ad8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001adc:	b089      	sub	sp, #36	; 0x24
  HAL_Init();
 8001ade:	f7fe ffa1 	bl	8000a24 <HAL_Init>
  SystemClock_Config();
 8001ae2:	f7ff ffb7 	bl	8001a54 <SystemClock_Config>
  MX_GPIO_Init();
 8001ae6:	f7ff ff4f 	bl	8001988 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8001aea:	f001 fac3 	bl	8003074 <MX_USART2_UART_Init>
  MX_USART1_UART_Init();
 8001aee:	f001 fa9f 	bl	8003030 <MX_USART1_UART_Init>
  MX_IWDG_Init();
 8001af2:	f7ff ff91 	bl	8001a18 <MX_IWDG_Init>
  init_xpritf(&huart2);
 8001af6:	48c9      	ldr	r0, [pc, #804]	; (8001e1c <main+0x344>)
  	  IRdata[1]=sortdata1[1];
 8001af8:	f8df b390 	ldr.w	fp, [pc, #912]	; 8001e8c <main+0x3b4>
  init_xpritf(&huart2);
 8001afc:	f001 fb20 	bl	8003140 <init_xpritf>
  xdev_out(uart_putc);
 8001b00:	4bc7      	ldr	r3, [pc, #796]	; (8001e20 <main+0x348>)
 8001b02:	4ac8      	ldr	r2, [pc, #800]	; (8001e24 <main+0x34c>)
 8001b04:	601a      	str	r2, [r3, #0]
  count=0;
 8001b06:	4bc8      	ldr	r3, [pc, #800]	; (8001e28 <main+0x350>)
 8001b08:	2200      	movs	r2, #0
 8001b0a:	701a      	strb	r2, [r3, #0]
 8001b0c:	46da      	mov	sl, fp
		  IR[j]=0;
 8001b0e:	4dc7      	ldr	r5, [pc, #796]	; (8001e2c <main+0x354>)
{
 8001b10:	2300      	movs	r3, #0
		  IR[j]=0;
 8001b12:	461a      	mov	r2, r3
 8001b14:	462e      	mov	r6, r5
 8001b16:	f845 2023 	str.w	r2, [r5, r3, lsl #2]
 8001b1a:	3301      	adds	r3, #1
	  for(uint8_t j=0;j<12;j++){
 8001b1c:	2b0c      	cmp	r3, #12
 8001b1e:	d1fa      	bne.n	8001b16 <main+0x3e>
	  HAL_GPIO_WritePin(GPIOA,GPIO_PIN_0,1);
 8001b20:	2201      	movs	r2, #1
 8001b22:	4611      	mov	r1, r2
 8001b24:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001b28:	f7ff f8ca 	bl	8000cc0 <HAL_GPIO_WritePin>
	  delayUs(5);
 8001b2c:	2005      	movs	r0, #5
 8001b2e:	f001 f939 	bl	8002da4 <delayUs>
		  IR[1]=IR[1]+HAL_GPIO_ReadPin(GPIOB,GPIO_PIN_0);
 8001b32:	4fbf      	ldr	r7, [pc, #764]	; (8001e30 <main+0x358>)
	  delayUs(5);
 8001b34:	f44f 747f 	mov.w	r4, #1020	; 0x3fc
		  IR[0]=IR[0]+HAL_GPIO_ReadPin(GPIOA,GPIO_PIN_7);
 8001b38:	2180      	movs	r1, #128	; 0x80
 8001b3a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001b3e:	f8d6 8000 	ldr.w	r8, [r6]
 8001b42:	f7ff f8b7 	bl	8000cb4 <HAL_GPIO_ReadPin>
 8001b46:	4440      	add	r0, r8
 8001b48:	6030      	str	r0, [r6, #0]
		  IR[1]=IR[1]+HAL_GPIO_ReadPin(GPIOB,GPIO_PIN_0);
 8001b4a:	2101      	movs	r1, #1
 8001b4c:	4638      	mov	r0, r7
 8001b4e:	f8d6 8004 	ldr.w	r8, [r6, #4]
 8001b52:	f7ff f8af 	bl	8000cb4 <HAL_GPIO_ReadPin>
 8001b56:	4440      	add	r0, r8
 8001b58:	6070      	str	r0, [r6, #4]
		  IR[2]=IR[2]+HAL_GPIO_ReadPin(GPIOB,GPIO_PIN_1);
 8001b5a:	2102      	movs	r1, #2
 8001b5c:	4638      	mov	r0, r7
 8001b5e:	f8d6 8008 	ldr.w	r8, [r6, #8]
 8001b62:	f7ff f8a7 	bl	8000cb4 <HAL_GPIO_ReadPin>
 8001b66:	4440      	add	r0, r8
 8001b68:	60b0      	str	r0, [r6, #8]
		  IR[3]=IR[3]+HAL_GPIO_ReadPin(GPIOA,GPIO_PIN_8);
 8001b6a:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001b6e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001b72:	f8d6 800c 	ldr.w	r8, [r6, #12]
 8001b76:	f7ff f89d 	bl	8000cb4 <HAL_GPIO_ReadPin>
 8001b7a:	4440      	add	r0, r8
 8001b7c:	60f0      	str	r0, [r6, #12]
		  IR[4]=IR[4]+HAL_GPIO_ReadPin(GPIOA,GPIO_PIN_9);
 8001b7e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001b82:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001b86:	f8d6 8010 	ldr.w	r8, [r6, #16]
 8001b8a:	f7ff f893 	bl	8000cb4 <HAL_GPIO_ReadPin>
 8001b8e:	4440      	add	r0, r8
 8001b90:	6130      	str	r0, [r6, #16]
		  IR[5]=IR[5]+HAL_GPIO_ReadPin(GPIOA,GPIO_PIN_10);
 8001b92:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001b96:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001b9a:	f8d6 8014 	ldr.w	r8, [r6, #20]
 8001b9e:	f7ff f889 	bl	8000cb4 <HAL_GPIO_ReadPin>
 8001ba2:	4440      	add	r0, r8
 8001ba4:	6170      	str	r0, [r6, #20]
		  IR[6]=IR[6]+HAL_GPIO_ReadPin(GPIOA,GPIO_PIN_11);
 8001ba6:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001baa:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001bae:	f8d6 8018 	ldr.w	r8, [r6, #24]
 8001bb2:	f7ff f87f 	bl	8000cb4 <HAL_GPIO_ReadPin>
 8001bb6:	4440      	add	r0, r8
 8001bb8:	61b0      	str	r0, [r6, #24]
		  IR[7]=IR[7]+HAL_GPIO_ReadPin(GPIOA,GPIO_PIN_12);
 8001bba:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001bbe:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001bc2:	f8d6 801c 	ldr.w	r8, [r6, #28]
 8001bc6:	f7ff f875 	bl	8000cb4 <HAL_GPIO_ReadPin>
 8001bca:	4440      	add	r0, r8
 8001bcc:	61f0      	str	r0, [r6, #28]
		  IR[8]=IR[8]+HAL_GPIO_ReadPin(GPIOB,GPIO_PIN_3);
 8001bce:	2108      	movs	r1, #8
 8001bd0:	4638      	mov	r0, r7
 8001bd2:	f8d6 8020 	ldr.w	r8, [r6, #32]
 8001bd6:	f7ff f86d 	bl	8000cb4 <HAL_GPIO_ReadPin>
 8001bda:	4440      	add	r0, r8
 8001bdc:	6230      	str	r0, [r6, #32]
		  IR[9]=IR[9]+HAL_GPIO_ReadPin(GPIOB,GPIO_PIN_4);
 8001bde:	2110      	movs	r1, #16
 8001be0:	4638      	mov	r0, r7
 8001be2:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8001be6:	f7ff f865 	bl	8000cb4 <HAL_GPIO_ReadPin>
 8001bea:	4440      	add	r0, r8
 8001bec:	6270      	str	r0, [r6, #36]	; 0x24
		  IR[10]=IR[10]+HAL_GPIO_ReadPin(GPIOB,GPIO_PIN_5);
 8001bee:	2120      	movs	r1, #32
 8001bf0:	4638      	mov	r0, r7
 8001bf2:	f8d6 8028 	ldr.w	r8, [r6, #40]	; 0x28
 8001bf6:	f7ff f85d 	bl	8000cb4 <HAL_GPIO_ReadPin>
 8001bfa:	4440      	add	r0, r8
 8001bfc:	62b0      	str	r0, [r6, #40]	; 0x28
		  IR[11]=IR[11]+HAL_GPIO_ReadPin(GPIOA,GPIO_PIN_15);
 8001bfe:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001c02:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001c06:	f8d6 802c 	ldr.w	r8, [r6, #44]	; 0x2c
 8001c0a:	f7ff f853 	bl	8000cb4 <HAL_GPIO_ReadPin>
	  for(int k=0;k<1020;k++){
 8001c0e:	3c01      	subs	r4, #1
		  IR[11]=IR[11]+HAL_GPIO_ReadPin(GPIOA,GPIO_PIN_15);
 8001c10:	4440      	add	r0, r8
 8001c12:	62f0      	str	r0, [r6, #44]	; 0x2c
	  for(int k=0;k<1020;k++){
 8001c14:	d190      	bne.n	8001b38 <main+0x60>
	  HAL_GPIO_WritePin(GPIOA,GPIO_PIN_0,0);
 8001c16:	4622      	mov	r2, r4
 8001c18:	2101      	movs	r1, #1
 8001c1a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001c1e:	f7ff f84f 	bl	8000cc0 <HAL_GPIO_WritePin>
  	  tempdata0[count]=IR[0];
 8001c22:	4b81      	ldr	r3, [pc, #516]	; (8001e28 <main+0x350>)
 8001c24:	4e83      	ldr	r6, [pc, #524]	; (8001e34 <main+0x35c>)
 8001c26:	781f      	ldrb	r7, [r3, #0]
  	  tempdata3[count]=IR[3];
 8001c28:	f8df c264 	ldr.w	ip, [pc, #612]	; 8001e90 <main+0x3b8>
  	  tempdata0[count]=IR[0];
 8001c2c:	682b      	ldr	r3, [r5, #0]
  	  tempdata1[count]=IR[1];
 8001c2e:	4882      	ldr	r0, [pc, #520]	; (8001e38 <main+0x360>)
  	  tempdata3[count]=IR[3];
 8001c30:	68e9      	ldr	r1, [r5, #12]
  	  tempdata0[count]=IR[0];
 8001c32:	f846 3027 	str.w	r3, [r6, r7, lsl #2]
  	  tempdata2[count]=IR[2];
 8001c36:	4a81      	ldr	r2, [pc, #516]	; (8001e3c <main+0x364>)
  	  tempdata1[count]=IR[1];
 8001c38:	686b      	ldr	r3, [r5, #4]
 8001c3a:	f840 3027 	str.w	r3, [r0, r7, lsl #2]
  	  tempdata3[count]=IR[3];
 8001c3e:	f84c 1027 	str.w	r1, [ip, r7, lsl #2]
  	  tempdata2[count]=IR[2];
 8001c42:	68ab      	ldr	r3, [r5, #8]
  	  tempdata4[count]=IR[4];
 8001c44:	497e      	ldr	r1, [pc, #504]	; (8001e40 <main+0x368>)
  	  tempdata2[count]=IR[2];
 8001c46:	f842 3027 	str.w	r3, [r2, r7, lsl #2]
  	  tempdata4[count]=IR[4];
 8001c4a:	692b      	ldr	r3, [r5, #16]
 8001c4c:	f841 3027 	str.w	r3, [r1, r7, lsl #2]
  	  tempdata5[count]=IR[5];
 8001c50:	497c      	ldr	r1, [pc, #496]	; (8001e44 <main+0x36c>)
 8001c52:	696b      	ldr	r3, [r5, #20]
 8001c54:	f841 3027 	str.w	r3, [r1, r7, lsl #2]
  	  tempdata6[count]=IR[6];
 8001c58:	497b      	ldr	r1, [pc, #492]	; (8001e48 <main+0x370>)
 8001c5a:	69ab      	ldr	r3, [r5, #24]
 8001c5c:	f841 3027 	str.w	r3, [r1, r7, lsl #2]
  	  tempdata7[count]=IR[7];
 8001c60:	497a      	ldr	r1, [pc, #488]	; (8001e4c <main+0x374>)
 8001c62:	69eb      	ldr	r3, [r5, #28]
 8001c64:	f841 3027 	str.w	r3, [r1, r7, lsl #2]
  	  tempdata8[count]=IR[8];
 8001c68:	4979      	ldr	r1, [pc, #484]	; (8001e50 <main+0x378>)
 8001c6a:	6a2b      	ldr	r3, [r5, #32]
 8001c6c:	f841 3027 	str.w	r3, [r1, r7, lsl #2]
  	  tempdata9[count]=IR[9];
 8001c70:	4978      	ldr	r1, [pc, #480]	; (8001e54 <main+0x37c>)
 8001c72:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8001c74:	f841 3027 	str.w	r3, [r1, r7, lsl #2]
  	  tempdata10[count]=IR[10];
 8001c78:	4977      	ldr	r1, [pc, #476]	; (8001e58 <main+0x380>)
 8001c7a:	6aab      	ldr	r3, [r5, #40]	; 0x28
 8001c7c:	f841 3027 	str.w	r3, [r1, r7, lsl #2]
  	  tempdata11[count]=IR[11];
 8001c80:	4976      	ldr	r1, [pc, #472]	; (8001e5c <main+0x384>)
 8001c82:	6aed      	ldr	r5, [r5, #44]	; 0x2c
 8001c84:	f841 5027 	str.w	r5, [r1, r7, lsl #2]
  	  sortdata0[i]=tempdata0[i];
 8001c88:	46b6      	mov	lr, r6
  	  sortdata3[i]=tempdata3[i];
 8001c8a:	4663      	mov	r3, ip
  	  sortdata0[i]=tempdata0[i];
 8001c8c:	4d74      	ldr	r5, [pc, #464]	; (8001e60 <main+0x388>)
 8001c8e:	f85e 1024 	ldr.w	r1, [lr, r4, lsl #2]
 8001c92:	f845 1024 	str.w	r1, [r5, r4, lsl #2]
  	  sortdata1[i]=tempdata1[i];
 8001c96:	4d73      	ldr	r5, [pc, #460]	; (8001e64 <main+0x38c>)
 8001c98:	f850 1024 	ldr.w	r1, [r0, r4, lsl #2]
 8001c9c:	f845 1024 	str.w	r1, [r5, r4, lsl #2]
  	  sortdata2[i]=tempdata2[i];
 8001ca0:	4d71      	ldr	r5, [pc, #452]	; (8001e68 <main+0x390>)
 8001ca2:	f852 1024 	ldr.w	r1, [r2, r4, lsl #2]
 8001ca6:	f845 1024 	str.w	r1, [r5, r4, lsl #2]
  	  sortdata3[i]=tempdata3[i];
 8001caa:	4d70      	ldr	r5, [pc, #448]	; (8001e6c <main+0x394>)
 8001cac:	f853 1024 	ldr.w	r1, [r3, r4, lsl #2]
 8001cb0:	f845 1024 	str.w	r1, [r5, r4, lsl #2]
  	  sortdata4[i]=tempdata4[i];
 8001cb4:	4962      	ldr	r1, [pc, #392]	; (8001e40 <main+0x368>)
 8001cb6:	4d6e      	ldr	r5, [pc, #440]	; (8001e70 <main+0x398>)
 8001cb8:	f851 1024 	ldr.w	r1, [r1, r4, lsl #2]
 8001cbc:	f845 1024 	str.w	r1, [r5, r4, lsl #2]
  	  sortdata5[i]=tempdata5[i];
 8001cc0:	4960      	ldr	r1, [pc, #384]	; (8001e44 <main+0x36c>)
 8001cc2:	4d6c      	ldr	r5, [pc, #432]	; (8001e74 <main+0x39c>)
 8001cc4:	f851 1024 	ldr.w	r1, [r1, r4, lsl #2]
 8001cc8:	f845 1024 	str.w	r1, [r5, r4, lsl #2]
  	  sortdata6[i]=tempdata6[i];
 8001ccc:	495e      	ldr	r1, [pc, #376]	; (8001e48 <main+0x370>)
 8001cce:	4d6a      	ldr	r5, [pc, #424]	; (8001e78 <main+0x3a0>)
 8001cd0:	f851 1024 	ldr.w	r1, [r1, r4, lsl #2]
 8001cd4:	f845 1024 	str.w	r1, [r5, r4, lsl #2]
  	  sortdata7[i]=tempdata7[i];
 8001cd8:	495c      	ldr	r1, [pc, #368]	; (8001e4c <main+0x374>)
 8001cda:	f8df 91b8 	ldr.w	r9, [pc, #440]	; 8001e94 <main+0x3bc>
 8001cde:	f851 1024 	ldr.w	r1, [r1, r4, lsl #2]
 8001ce2:	f849 1024 	str.w	r1, [r9, r4, lsl #2]
  	  sortdata8[i]=tempdata8[i];
 8001ce6:	495a      	ldr	r1, [pc, #360]	; (8001e50 <main+0x378>)
 8001ce8:	f8df 81ac 	ldr.w	r8, [pc, #428]	; 8001e98 <main+0x3c0>
 8001cec:	f851 1024 	ldr.w	r1, [r1, r4, lsl #2]
 8001cf0:	f848 1024 	str.w	r1, [r8, r4, lsl #2]
  	  sortdata9[i]=tempdata9[i];
 8001cf4:	4957      	ldr	r1, [pc, #348]	; (8001e54 <main+0x37c>)
 8001cf6:	4f61      	ldr	r7, [pc, #388]	; (8001e7c <main+0x3a4>)
 8001cf8:	f851 1024 	ldr.w	r1, [r1, r4, lsl #2]
 8001cfc:	f847 1024 	str.w	r1, [r7, r4, lsl #2]
  	  sortdata10[i]=tempdata10[i];
 8001d00:	4955      	ldr	r1, [pc, #340]	; (8001e58 <main+0x380>)
 8001d02:	4e5f      	ldr	r6, [pc, #380]	; (8001e80 <main+0x3a8>)
 8001d04:	f851 1024 	ldr.w	r1, [r1, r4, lsl #2]
 8001d08:	f846 1024 	str.w	r1, [r6, r4, lsl #2]
  	  sortdata11[i]=tempdata11[i];
 8001d0c:	4953      	ldr	r1, [pc, #332]	; (8001e5c <main+0x384>)
 8001d0e:	4d5d      	ldr	r5, [pc, #372]	; (8001e84 <main+0x3ac>)
 8001d10:	f851 1024 	ldr.w	r1, [r1, r4, lsl #2]
 8001d14:	f845 1024 	str.w	r1, [r5, r4, lsl #2]
 8001d18:	3401      	adds	r4, #1
  	  for(uint8_t i=0;i<3;i++){
 8001d1a:	2c03      	cmp	r4, #3
 8001d1c:	d1b6      	bne.n	8001c8c <main+0x1b4>
  	  qsort(sortdata0,data_cnt,4,int_sort);
 8001d1e:	4621      	mov	r1, r4
 8001d20:	4b59      	ldr	r3, [pc, #356]	; (8001e88 <main+0x3b0>)
 8001d22:	484f      	ldr	r0, [pc, #316]	; (8001e60 <main+0x388>)
 8001d24:	2204      	movs	r2, #4
 8001d26:	f001 fbae 	bl	8003486 <qsort>
  	  qsort(sortdata1,data_cnt,4,int_sort);
 8001d2a:	4621      	mov	r1, r4
 8001d2c:	4b56      	ldr	r3, [pc, #344]	; (8001e88 <main+0x3b0>)
 8001d2e:	484d      	ldr	r0, [pc, #308]	; (8001e64 <main+0x38c>)
 8001d30:	2204      	movs	r2, #4
 8001d32:	f001 fba8 	bl	8003486 <qsort>
  	  qsort(sortdata2,data_cnt,4,int_sort);
 8001d36:	4621      	mov	r1, r4
 8001d38:	4b53      	ldr	r3, [pc, #332]	; (8001e88 <main+0x3b0>)
 8001d3a:	484b      	ldr	r0, [pc, #300]	; (8001e68 <main+0x390>)
 8001d3c:	2204      	movs	r2, #4
 8001d3e:	f001 fba2 	bl	8003486 <qsort>
  	  qsort(sortdata3,data_cnt,4,int_sort);
 8001d42:	4621      	mov	r1, r4
 8001d44:	4b50      	ldr	r3, [pc, #320]	; (8001e88 <main+0x3b0>)
 8001d46:	4849      	ldr	r0, [pc, #292]	; (8001e6c <main+0x394>)
 8001d48:	2204      	movs	r2, #4
 8001d4a:	f001 fb9c 	bl	8003486 <qsort>
  	  qsort(sortdata4,data_cnt,4,int_sort);
 8001d4e:	4621      	mov	r1, r4
 8001d50:	4b4d      	ldr	r3, [pc, #308]	; (8001e88 <main+0x3b0>)
 8001d52:	4847      	ldr	r0, [pc, #284]	; (8001e70 <main+0x398>)
 8001d54:	2204      	movs	r2, #4
 8001d56:	f001 fb96 	bl	8003486 <qsort>
  	  qsort(sortdata5,data_cnt,4,int_sort);
 8001d5a:	4621      	mov	r1, r4
 8001d5c:	4b4a      	ldr	r3, [pc, #296]	; (8001e88 <main+0x3b0>)
 8001d5e:	4845      	ldr	r0, [pc, #276]	; (8001e74 <main+0x39c>)
 8001d60:	2204      	movs	r2, #4
 8001d62:	f001 fb90 	bl	8003486 <qsort>
  	  qsort(sortdata6,data_cnt,4,int_sort);
 8001d66:	4621      	mov	r1, r4
 8001d68:	4b47      	ldr	r3, [pc, #284]	; (8001e88 <main+0x3b0>)
 8001d6a:	4843      	ldr	r0, [pc, #268]	; (8001e78 <main+0x3a0>)
 8001d6c:	2204      	movs	r2, #4
 8001d6e:	f001 fb8a 	bl	8003486 <qsort>
  	  qsort(sortdata7,data_cnt,4,int_sort);
 8001d72:	4621      	mov	r1, r4
 8001d74:	4648      	mov	r0, r9
 8001d76:	4b44      	ldr	r3, [pc, #272]	; (8001e88 <main+0x3b0>)
 8001d78:	2204      	movs	r2, #4
 8001d7a:	f001 fb84 	bl	8003486 <qsort>
  	  qsort(sortdata8,data_cnt,4,int_sort);
 8001d7e:	4621      	mov	r1, r4
 8001d80:	4640      	mov	r0, r8
 8001d82:	4b41      	ldr	r3, [pc, #260]	; (8001e88 <main+0x3b0>)
 8001d84:	2204      	movs	r2, #4
 8001d86:	f001 fb7e 	bl	8003486 <qsort>
  	  qsort(sortdata9,data_cnt,4,int_sort);
 8001d8a:	4621      	mov	r1, r4
 8001d8c:	4638      	mov	r0, r7
 8001d8e:	4b3e      	ldr	r3, [pc, #248]	; (8001e88 <main+0x3b0>)
 8001d90:	2204      	movs	r2, #4
 8001d92:	f001 fb78 	bl	8003486 <qsort>
  	  qsort(sortdata10,data_cnt,4,int_sort);
 8001d96:	4621      	mov	r1, r4
 8001d98:	4630      	mov	r0, r6
 8001d9a:	4b3b      	ldr	r3, [pc, #236]	; (8001e88 <main+0x3b0>)
 8001d9c:	2204      	movs	r2, #4
 8001d9e:	f001 fb72 	bl	8003486 <qsort>
  	  qsort(sortdata11,data_cnt,4,int_sort);
 8001da2:	4621      	mov	r1, r4
 8001da4:	4628      	mov	r0, r5
 8001da6:	4b38      	ldr	r3, [pc, #224]	; (8001e88 <main+0x3b0>)
 8001da8:	2204      	movs	r2, #4
 8001daa:	f001 fb6c 	bl	8003486 <qsort>
  	  IRdata[0]=sortdata0[1];
 8001dae:	4b2c      	ldr	r3, [pc, #176]	; (8001e60 <main+0x388>)
  	  IRdata[7]=sortdata7[1];
 8001db0:	f8d9 9004 	ldr.w	r9, [r9, #4]
  	  IRdata[0]=sortdata0[1];
 8001db4:	f8d3 e004 	ldr.w	lr, [r3, #4]
  	  IRdata[1]=sortdata1[1];
 8001db8:	4b2a      	ldr	r3, [pc, #168]	; (8001e64 <main+0x38c>)
  	  IRdata[8]=sortdata8[1];
 8001dba:	f8d8 8004 	ldr.w	r8, [r8, #4]
  	  IRdata[1]=sortdata1[1];
 8001dbe:	685c      	ldr	r4, [r3, #4]
  	  IRdata[2]=sortdata2[1];
 8001dc0:	4b29      	ldr	r3, [pc, #164]	; (8001e68 <main+0x390>)
  	  IRdata[9]=sortdata9[1];
 8001dc2:	687f      	ldr	r7, [r7, #4]
  	  IRdata[2]=sortdata2[1];
 8001dc4:	6858      	ldr	r0, [r3, #4]
  	  IRdata[3]=sortdata3[1];
 8001dc6:	4b29      	ldr	r3, [pc, #164]	; (8001e6c <main+0x394>)
  	  IRdata[10]=sortdata10[1];
 8001dc8:	6876      	ldr	r6, [r6, #4]
  	  IRdata[3]=sortdata3[1];
 8001dca:	6859      	ldr	r1, [r3, #4]
  	  IRdata[4]=sortdata4[1];
 8001dcc:	4b28      	ldr	r3, [pc, #160]	; (8001e70 <main+0x398>)
  	  IRdata[11]=sortdata11[1];
 8001dce:	686d      	ldr	r5, [r5, #4]
  	  IRdata[4]=sortdata4[1];
 8001dd0:	685a      	ldr	r2, [r3, #4]
  	  IRdata[5]=sortdata5[1];
 8001dd2:	4b28      	ldr	r3, [pc, #160]	; (8001e74 <main+0x39c>)
	  IRdata[0]=IRdata[0]-30;
 8001dd4:	f1ae 0e1e 	sub.w	lr, lr, #30
  	  IRdata[5]=sortdata5[1];
 8001dd8:	685b      	ldr	r3, [r3, #4]
 8001dda:	9300      	str	r3, [sp, #0]
	  IRdata[1]=IRdata[1]-180;
 8001ddc:	3cb4      	subs	r4, #180	; 0xb4
  	  IRdata[6]=sortdata6[1];
 8001dde:	4b26      	ldr	r3, [pc, #152]	; (8001e78 <main+0x3a0>)
	  if(IRdata[0]<10){
 8001de0:	f1be 0f09 	cmp.w	lr, #9
	  IRdata[2]=IRdata[2]-100;
 8001de4:	f1a0 0064 	sub.w	r0, r0, #100	; 0x64
		IRdata[0]=0;
 8001de8:	bfd8      	it	le
 8001dea:	f04f 0e00 	movle.w	lr, #0
	  if(IRdata[1]<10){
 8001dee:	2c09      	cmp	r4, #9
	  IRdata[3]=IRdata[3]-80;
 8001df0:	f1a1 0150 	sub.w	r1, r1, #80	; 0x50
		 IRdata[1]=0;
 8001df4:	bfd8      	it	le
 8001df6:	2400      	movle	r4, #0
  	  IRdata[6]=sortdata6[1];
 8001df8:	f8d3 c004 	ldr.w	ip, [r3, #4]
	  IRdata[5]=IRdata[5]-80;
 8001dfc:	9b00      	ldr	r3, [sp, #0]
		IRdata[0]=0;
 8001dfe:	f8cb e000 	str.w	lr, [fp]
	  if(IRdata[2]<10){
 8001e02:	2809      	cmp	r0, #9
	  IRdata[4]=IRdata[4]-80;
 8001e04:	f1a2 0250 	sub.w	r2, r2, #80	; 0x50
		 IRdata[2]=0;
 8001e08:	bfd8      	it	le
 8001e0a:	2000      	movle	r0, #0
	  if(IRdata[3]<10){
 8001e0c:	2909      	cmp	r1, #9
	  IRdata[5]=IRdata[5]-80;
 8001e0e:	f1a3 0350 	sub.w	r3, r3, #80	; 0x50
		 IRdata[3]=0;
 8001e12:	bfd8      	it	le
 8001e14:	2100      	movle	r1, #0
	  if(IRdata[4]<10){
 8001e16:	2a09      	cmp	r2, #9
 8001e18:	e040      	b.n	8001e9c <main+0x3c4>
 8001e1a:	bf00      	nop
 8001e1c:	2000024c 	.word	0x2000024c
 8001e20:	200002c0 	.word	0x200002c0
 8001e24:	0800314d 	.word	0x0800314d
 8001e28:	20000171 	.word	0x20000171
 8001e2c:	200001ac 	.word	0x200001ac
 8001e30:	48000400 	.word	0x48000400
 8001e34:	200000b0 	.word	0x200000b0
 8001e38:	200000bc 	.word	0x200000bc
 8001e3c:	200000d4 	.word	0x200000d4
 8001e40:	200000ec 	.word	0x200000ec
 8001e44:	200000f8 	.word	0x200000f8
 8001e48:	20000104 	.word	0x20000104
 8001e4c:	20000110 	.word	0x20000110
 8001e50:	2000011c 	.word	0x2000011c
 8001e54:	20000128 	.word	0x20000128
 8001e58:	200000c8 	.word	0x200000c8
 8001e5c:	20000150 	.word	0x20000150
 8001e60:	20000020 	.word	0x20000020
 8001e64:	2000002c 	.word	0x2000002c
 8001e68:	20000050 	.word	0x20000050
 8001e6c:	2000005c 	.word	0x2000005c
 8001e70:	20000068 	.word	0x20000068
 8001e74:	20000074 	.word	0x20000074
 8001e78:	20000080 	.word	0x20000080
 8001e7c:	200000a4 	.word	0x200000a4
 8001e80:	20000038 	.word	0x20000038
 8001e84:	20000044 	.word	0x20000044
 8001e88:	08001a4d 	.word	0x08001a4d
 8001e8c:	2000017c 	.word	0x2000017c
 8001e90:	200000e0 	.word	0x200000e0
 8001e94:	2000008c 	.word	0x2000008c
 8001e98:	20000098 	.word	0x20000098
		 IRdata[4]=0;
 8001e9c:	bfd8      	it	le
 8001e9e:	2200      	movle	r2, #0
	  if(IRdata[5]<10){
 8001ea0:	2b09      	cmp	r3, #9
		 IRdata[5]=0;
 8001ea2:	bfd8      	it	le
 8001ea4:	2300      	movle	r3, #0
 8001ea6:	f8ca 3014 	str.w	r3, [sl, #20]
	  IRdata[6]=IRdata[6]-100;
 8001eaa:	f1ac 0364 	sub.w	r3, ip, #100	; 0x64
	  if(IRdata[6]<10){
 8001eae:	2b09      	cmp	r3, #9
		 IRdata[6]=0;
 8001eb0:	bfd8      	it	le
 8001eb2:	2300      	movle	r3, #0
 8001eb4:	f8ca 3018 	str.w	r3, [sl, #24]
	  IRdata[7]=IRdata[7]-40;
 8001eb8:	f1a9 0328 	sub.w	r3, r9, #40	; 0x28
	  if(IRdata[7]<10){
 8001ebc:	2b09      	cmp	r3, #9
		 IRdata[7]=0;
 8001ebe:	bfd8      	it	le
 8001ec0:	2300      	movle	r3, #0
 8001ec2:	f8ca 301c 	str.w	r3, [sl, #28]
	  IRdata[8]=IRdata[8]-130;
 8001ec6:	f1a8 0382 	sub.w	r3, r8, #130	; 0x82
	  if(IRdata[8]<10){
 8001eca:	2b09      	cmp	r3, #9
	  IRdata[9]=IRdata[9]-70;
 8001ecc:	f1a7 0746 	sub.w	r7, r7, #70	; 0x46
		 IRdata[8]=0;
 8001ed0:	bfd8      	it	le
 8001ed2:	2300      	movle	r3, #0
	  if(IRdata[9]<10){
 8001ed4:	2f09      	cmp	r7, #9
		 IRdata[8]=0;
 8001ed6:	f8ca 3020 	str.w	r3, [sl, #32]
	  IRdata[10]=IRdata[10]-60;
 8001eda:	f1a6 063c 	sub.w	r6, r6, #60	; 0x3c
		 IRdata[9]=0;
 8001ede:	bfda      	itte	le
 8001ee0:	2300      	movle	r3, #0
 8001ee2:	f8ca 3024 	strle.w	r3, [sl, #36]	; 0x24
	  IRdata[9]=IRdata[9]-70;
 8001ee6:	f8ca 7024 	strgt.w	r7, [sl, #36]	; 0x24
	  if(IRdata[10]<10){
 8001eea:	2e09      	cmp	r6, #9
		 IRdata[10]=0;
 8001eec:	bfd8      	it	le
 8001eee:	2300      	movle	r3, #0
	  IRdata[11]=IRdata[11]-120;
 8001ef0:	f1a5 0578 	sub.w	r5, r5, #120	; 0x78
		 IRdata[10]=0;
 8001ef4:	bfd4      	ite	le
 8001ef6:	f8ca 3028 	strle.w	r3, [sl, #40]	; 0x28
	  IRdata[10]=IRdata[10]-60;
 8001efa:	f8ca 6028 	strgt.w	r6, [sl, #40]	; 0x28
	  if(IRdata[11]<10){
 8001efe:	2d09      	cmp	r5, #9
		 IRdata[11]=0;
 8001f00:	bfdc      	itt	le
 8001f02:	2300      	movle	r3, #0
 8001f04:	f8ca 302c 	strle.w	r3, [sl, #44]	; 0x2c
	  digree=0;
 8001f08:	4bad      	ldr	r3, [pc, #692]	; (80021c0 <main+0x6e8>)
		 IRdata[4]=0;
 8001f0a:	f8ca 2010 	str.w	r2, [sl, #16]
	  digree=0;
 8001f0e:	f04f 0200 	mov.w	r2, #0
 8001f12:	601a      	str	r2, [r3, #0]
		 IRdata[1]=0;
 8001f14:	f8ca 4004 	str.w	r4, [sl, #4]
	  IRkyori=IRdata[0];
 8001f18:	4baa      	ldr	r3, [pc, #680]	; (80021c4 <main+0x6ec>)
 8001f1a:	f8da 4000 	ldr.w	r4, [sl]
		 IRdata[3]=0;
 8001f1e:	f8ca 100c 	str.w	r1, [sl, #12]
	  IRkyori=IRdata[0];
 8001f22:	f04f 0100 	mov.w	r1, #0
 8001f26:	601c      	str	r4, [r3, #0]
		 IRdata[2]=0;
 8001f28:	f8ca 0008 	str.w	r0, [sl, #8]
	  IRdata[11]=IRdata[11]-120;
 8001f2c:	bfc8      	it	gt
 8001f2e:	f8ca 502c 	strgt.w	r5, [sl, #44]	; 0x2c
	  IRkyori=IRdata[0];
 8001f32:	4622      	mov	r2, r4
	    for(int m=0;m<12;m++){
 8001f34:	460b      	mov	r3, r1
	    if(IRkyori<IRdata[m]){IRkyori=IRdata[m];}
 8001f36:	f85a 0023 	ldr.w	r0, [sl, r3, lsl #2]
	    for(int m=0;m<12;m++){
 8001f3a:	3301      	adds	r3, #1
	    if(IRkyori<IRdata[m]){IRkyori=IRdata[m];}
 8001f3c:	4290      	cmp	r0, r2
 8001f3e:	bfc4      	itt	gt
 8001f40:	4602      	movgt	r2, r0
 8001f42:	2101      	movgt	r1, #1
	    for(int m=0;m<12;m++){
 8001f44:	2b0c      	cmp	r3, #12
 8001f46:	d1f6      	bne.n	8001f36 <main+0x45e>
 8001f48:	b109      	cbz	r1, 8001f4e <main+0x476>
 8001f4a:	4b9e      	ldr	r3, [pc, #632]	; (80021c4 <main+0x6ec>)
 8001f4c:	601a      	str	r2, [r3, #0]
	  if(IRdata[0]>400){
 8001f4e:	f5b4 7fc8 	cmp.w	r4, #400	; 0x190
 8001f52:	f340 80ab 	ble.w	80020ac <main+0x5d4>
		  Vy=(IRdata[1])*0.5+(IRdata[2])*0.866025404+(IRdata[10])*(-0.866025404)+(IRdata[11])*(-0.5);
 8001f56:	f8da 0004 	ldr.w	r0, [sl, #4]
 8001f5a:	f7fe fa87 	bl	800046c <__aeabi_i2d>
 8001f5e:	4680      	mov	r8, r0
 8001f60:	f8da 0008 	ldr.w	r0, [sl, #8]
 8001f64:	4689      	mov	r9, r1
 8001f66:	f7fe fa81 	bl	800046c <__aeabi_i2d>
 8001f6a:	e9cd 0100 	strd	r0, r1, [sp]
 8001f6e:	f8da 0028 	ldr.w	r0, [sl, #40]	; 0x28
 8001f72:	f7fe fa7b 	bl	800046c <__aeabi_i2d>
 8001f76:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8001f7a:	f8da 002c 	ldr.w	r0, [sl, #44]	; 0x2c
 8001f7e:	f7fe fa75 	bl	800046c <__aeabi_i2d>
 8001f82:	2200      	movs	r2, #0
 8001f84:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8001f88:	4b8f      	ldr	r3, [pc, #572]	; (80021c8 <main+0x6f0>)
 8001f8a:	4640      	mov	r0, r8
 8001f8c:	4649      	mov	r1, r9
 8001f8e:	f7fe fad3 	bl	8000538 <__aeabi_dmul>
 8001f92:	a385      	add	r3, pc, #532	; (adr r3, 80021a8 <main+0x6d0>)
 8001f94:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f98:	4606      	mov	r6, r0
 8001f9a:	460f      	mov	r7, r1
 8001f9c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8001fa0:	f7fe faca 	bl	8000538 <__aeabi_dmul>
 8001fa4:	4602      	mov	r2, r0
 8001fa6:	460b      	mov	r3, r1
 8001fa8:	4630      	mov	r0, r6
 8001faa:	4639      	mov	r1, r7
 8001fac:	f7fe f912 	bl	80001d4 <__adddf3>
 8001fb0:	a37f      	add	r3, pc, #508	; (adr r3, 80021b0 <main+0x6d8>)
 8001fb2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001fb6:	4606      	mov	r6, r0
 8001fb8:	460f      	mov	r7, r1
 8001fba:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8001fbe:	f7fe fabb 	bl	8000538 <__aeabi_dmul>
 8001fc2:	4602      	mov	r2, r0
 8001fc4:	460b      	mov	r3, r1
 8001fc6:	4630      	mov	r0, r6
 8001fc8:	4639      	mov	r1, r7
 8001fca:	f7fe f903 	bl	80001d4 <__adddf3>
 8001fce:	2200      	movs	r2, #0
 8001fd0:	4606      	mov	r6, r0
 8001fd2:	460f      	mov	r7, r1
 8001fd4:	4b7d      	ldr	r3, [pc, #500]	; (80021cc <main+0x6f4>)
 8001fd6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8001fda:	f7fe faad 	bl	8000538 <__aeabi_dmul>
 8001fde:	4602      	mov	r2, r0
 8001fe0:	460b      	mov	r3, r1
 8001fe2:	4630      	mov	r0, r6
 8001fe4:	4639      	mov	r1, r7
 8001fe6:	f7fe f8f5 	bl	80001d4 <__adddf3>
 8001fea:	f7fe fcb7 	bl	800095c <__aeabi_d2f>
 8001fee:	4b78      	ldr	r3, [pc, #480]	; (80021d0 <main+0x6f8>)
 8001ff0:	9007      	str	r0, [sp, #28]
 8001ff2:	6018      	str	r0, [r3, #0]
		  Vx=(IRdata[0])+(IRdata[1])*0.866025404+(IRdata[2])*0.5+(IRdata[10])*0.5+(IRdata[11])*(-0.866025404);
 8001ff4:	4620      	mov	r0, r4
 8001ff6:	f7fe fa39 	bl	800046c <__aeabi_i2d>
 8001ffa:	a36b      	add	r3, pc, #428	; (adr r3, 80021a8 <main+0x6d0>)
 8001ffc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002000:	4604      	mov	r4, r0
 8002002:	460d      	mov	r5, r1
 8002004:	4640      	mov	r0, r8
 8002006:	4649      	mov	r1, r9
 8002008:	f7fe fa96 	bl	8000538 <__aeabi_dmul>
 800200c:	4602      	mov	r2, r0
 800200e:	460b      	mov	r3, r1
 8002010:	4620      	mov	r0, r4
 8002012:	4629      	mov	r1, r5
 8002014:	f7fe f8de 	bl	80001d4 <__adddf3>
 8002018:	2200      	movs	r2, #0
 800201a:	4604      	mov	r4, r0
 800201c:	460d      	mov	r5, r1
 800201e:	4b6a      	ldr	r3, [pc, #424]	; (80021c8 <main+0x6f0>)
 8002020:	e9dd 0100 	ldrd	r0, r1, [sp]
 8002024:	f7fe fa88 	bl	8000538 <__aeabi_dmul>
 8002028:	4602      	mov	r2, r0
 800202a:	460b      	mov	r3, r1
 800202c:	4620      	mov	r0, r4
 800202e:	4629      	mov	r1, r5
 8002030:	f7fe f8d0 	bl	80001d4 <__adddf3>
 8002034:	2200      	movs	r2, #0
 8002036:	4604      	mov	r4, r0
 8002038:	460d      	mov	r5, r1
 800203a:	4b63      	ldr	r3, [pc, #396]	; (80021c8 <main+0x6f0>)
 800203c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8002040:	f7fe fa7a 	bl	8000538 <__aeabi_dmul>
 8002044:	4602      	mov	r2, r0
 8002046:	460b      	mov	r3, r1
 8002048:	4620      	mov	r0, r4
 800204a:	4629      	mov	r1, r5
 800204c:	f7fe f8c2 	bl	80001d4 <__adddf3>
 8002050:	a357      	add	r3, pc, #348	; (adr r3, 80021b0 <main+0x6d8>)
 8002052:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002056:	4604      	mov	r4, r0
 8002058:	460d      	mov	r5, r1
 800205a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800205e:	f7fe fa6b 	bl	8000538 <__aeabi_dmul>
 8002062:	4602      	mov	r2, r0
 8002064:	460b      	mov	r3, r1
 8002066:	4620      	mov	r0, r4
 8002068:	4629      	mov	r1, r5
 800206a:	f7fe f8b3 	bl	80001d4 <__adddf3>
 800206e:	f7fe fc75 	bl	800095c <__aeabi_d2f>
 8002072:	4b58      	ldr	r3, [pc, #352]	; (80021d4 <main+0x6fc>)
		  digree = myAtan2(Vy,Vx)/3.1415926*180;
 8002074:	ee00 0a90 	vmov	s1, r0
		  Vx=(IRdata[0])+(IRdata[1])*0.866025404+(IRdata[2])*0.5+(IRdata[10])*0.5+(IRdata[11])*(-0.866025404);
 8002078:	6018      	str	r0, [r3, #0]
		  digree = myAtan2(Vy,Vx)/3.1415926*180;
 800207a:	ed9d 0a07 	vldr	s0, [sp, #28]
 800207e:	f000 fef9 	bl	8002e74 <myAtan2>
 8002082:	ee10 0a10 	vmov	r0, s0
 8002086:	f7fe fa03 	bl	8000490 <__aeabi_f2d>
 800208a:	a34b      	add	r3, pc, #300	; (adr r3, 80021b8 <main+0x6e0>)
 800208c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002090:	f7fe fb7c 	bl	800078c <__aeabi_ddiv>
 8002094:	2200      	movs	r2, #0
 8002096:	4b50      	ldr	r3, [pc, #320]	; (80021d8 <main+0x700>)
 8002098:	f7fe fa4e 	bl	8000538 <__aeabi_dmul>
 800209c:	f7fe fc5e 	bl	800095c <__aeabi_d2f>
 80020a0:	4b47      	ldr	r3, [pc, #284]	; (80021c0 <main+0x6e8>)
		  IRkyori=IRdata[0];
 80020a2:	4a48      	ldr	r2, [pc, #288]	; (80021c4 <main+0x6ec>)
		  digree = myAtan2(Vy,Vx)/3.1415926*180;
 80020a4:	6018      	str	r0, [r3, #0]
		  IRkyori=IRdata[0];
 80020a6:	f8da 3000 	ldr.w	r3, [sl]
 80020aa:	6013      	str	r3, [r2, #0]
	    if(IRkyori==IRdata[0]){
 80020ac:	f8db 3000 	ldr.w	r3, [fp]
 80020b0:	9300      	str	r3, [sp, #0]
 80020b2:	4b44      	ldr	r3, [pc, #272]	; (80021c4 <main+0x6ec>)
 80020b4:	681d      	ldr	r5, [r3, #0]
 80020b6:	9b00      	ldr	r3, [sp, #0]
 80020b8:	42ab      	cmp	r3, r5
 80020ba:	f040 808f 	bne.w	80021dc <main+0x704>
	      Vy=(IRdata[1])*0.5+(IRdata[2])*0.866025404+(IRdata[10])*(-0.866025404)+(IRdata[11])*(-0.5);
 80020be:	f8db 0004 	ldr.w	r0, [fp, #4]
 80020c2:	f7fe f9d3 	bl	800046c <__aeabi_i2d>
 80020c6:	4606      	mov	r6, r0
 80020c8:	f8db 0008 	ldr.w	r0, [fp, #8]
 80020cc:	460f      	mov	r7, r1
 80020ce:	f7fe f9cd 	bl	800046c <__aeabi_i2d>
 80020d2:	4680      	mov	r8, r0
 80020d4:	f8db 0028 	ldr.w	r0, [fp, #40]	; 0x28
 80020d8:	4689      	mov	r9, r1
 80020da:	f7fe f9c7 	bl	800046c <__aeabi_i2d>
 80020de:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80020e2:	f8db 002c 	ldr.w	r0, [fp, #44]	; 0x2c
 80020e6:	f7fe f9c1 	bl	800046c <__aeabi_i2d>
 80020ea:	2200      	movs	r2, #0
 80020ec:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80020f0:	4b35      	ldr	r3, [pc, #212]	; (80021c8 <main+0x6f0>)
 80020f2:	4630      	mov	r0, r6
 80020f4:	4639      	mov	r1, r7
 80020f6:	f7fe fa1f 	bl	8000538 <__aeabi_dmul>
 80020fa:	a32b      	add	r3, pc, #172	; (adr r3, 80021a8 <main+0x6d0>)
 80020fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002100:	4604      	mov	r4, r0
 8002102:	460d      	mov	r5, r1
 8002104:	4640      	mov	r0, r8
 8002106:	4649      	mov	r1, r9
 8002108:	f7fe fa16 	bl	8000538 <__aeabi_dmul>
 800210c:	4602      	mov	r2, r0
 800210e:	460b      	mov	r3, r1
 8002110:	4620      	mov	r0, r4
 8002112:	4629      	mov	r1, r5
 8002114:	f7fe f85e 	bl	80001d4 <__adddf3>
 8002118:	a325      	add	r3, pc, #148	; (adr r3, 80021b0 <main+0x6d8>)
 800211a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800211e:	4604      	mov	r4, r0
 8002120:	460d      	mov	r5, r1
 8002122:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8002126:	f7fe fa07 	bl	8000538 <__aeabi_dmul>
 800212a:	4602      	mov	r2, r0
 800212c:	460b      	mov	r3, r1
 800212e:	4620      	mov	r0, r4
 8002130:	4629      	mov	r1, r5
 8002132:	f7fe f84f 	bl	80001d4 <__adddf3>
 8002136:	2200      	movs	r2, #0
 8002138:	4604      	mov	r4, r0
 800213a:	460d      	mov	r5, r1
 800213c:	4b23      	ldr	r3, [pc, #140]	; (80021cc <main+0x6f4>)
 800213e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8002142:	f7fe f9f9 	bl	8000538 <__aeabi_dmul>
 8002146:	4602      	mov	r2, r0
 8002148:	460b      	mov	r3, r1
 800214a:	4620      	mov	r0, r4
 800214c:	4629      	mov	r1, r5
 800214e:	f7fe f841 	bl	80001d4 <__adddf3>
 8002152:	f7fe fc03 	bl	800095c <__aeabi_d2f>
 8002156:	4b1e      	ldr	r3, [pc, #120]	; (80021d0 <main+0x6f8>)
 8002158:	9007      	str	r0, [sp, #28]
 800215a:	6018      	str	r0, [r3, #0]
	      Vx=(IRdata[0])+(IRdata[1])*0.866025404+(IRdata[2])*0.5+(IRdata[10])*0.5+(IRdata[11])*(-0.866025404);
 800215c:	9800      	ldr	r0, [sp, #0]
 800215e:	f7fe f985 	bl	800046c <__aeabi_i2d>
 8002162:	a311      	add	r3, pc, #68	; (adr r3, 80021a8 <main+0x6d0>)
 8002164:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002168:	4604      	mov	r4, r0
 800216a:	460d      	mov	r5, r1
 800216c:	4630      	mov	r0, r6
 800216e:	4639      	mov	r1, r7
 8002170:	f7fe f9e2 	bl	8000538 <__aeabi_dmul>
 8002174:	4602      	mov	r2, r0
 8002176:	460b      	mov	r3, r1
 8002178:	4620      	mov	r0, r4
 800217a:	4629      	mov	r1, r5
 800217c:	f7fe f82a 	bl	80001d4 <__adddf3>
 8002180:	4b11      	ldr	r3, [pc, #68]	; (80021c8 <main+0x6f0>)
 8002182:	4604      	mov	r4, r0
 8002184:	460d      	mov	r5, r1
 8002186:	2200      	movs	r2, #0
 8002188:	4640      	mov	r0, r8
 800218a:	4649      	mov	r1, r9
	       Vx=IRdata[7]*(-0.866025404)+IRdata[8]*(-0.5)+IRdata[10]*0.5+IRdata[11]*(-0.866025404);
 800218c:	f7fe f9d4 	bl	8000538 <__aeabi_dmul>
 8002190:	4602      	mov	r2, r0
 8002192:	460b      	mov	r3, r1
 8002194:	4620      	mov	r0, r4
 8002196:	4629      	mov	r1, r5
 8002198:	f7fe f81c 	bl	80001d4 <__adddf3>
 800219c:	2200      	movs	r2, #0
 800219e:	4604      	mov	r4, r0
 80021a0:	460d      	mov	r5, r1
 80021a2:	4b09      	ldr	r3, [pc, #36]	; (80021c8 <main+0x6f0>)
 80021a4:	e2c8      	b.n	8002738 <main+0xc60>
 80021a6:	bf00      	nop
 80021a8:	e875ed0f 	.word	0xe875ed0f
 80021ac:	3febb67a 	.word	0x3febb67a
 80021b0:	e875ed0f 	.word	0xe875ed0f
 80021b4:	bfebb67a 	.word	0xbfebb67a
 80021b8:	4d12d84a 	.word	0x4d12d84a
 80021bc:	400921fb 	.word	0x400921fb
 80021c0:	2000015c 	.word	0x2000015c
 80021c4:	20000174 	.word	0x20000174
 80021c8:	3fe00000 	.word	0x3fe00000
 80021cc:	bfe00000 	.word	0xbfe00000
 80021d0:	20000178 	.word	0x20000178
 80021d4:	20000160 	.word	0x20000160
 80021d8:	40668000 	.word	0x40668000
	     else if(IRkyori==IRdata[1]){
 80021dc:	f8db 9004 	ldr.w	r9, [fp, #4]
 80021e0:	454d      	cmp	r5, r9
 80021e2:	d16c      	bne.n	80022be <main+0x7e6>
	         Vy=IRdata[1]*0.5+(IRdata[2])*0.866025404+(IRdata[3])+(IRdata[11])*(-0.5);
 80021e4:	4628      	mov	r0, r5
 80021e6:	f7fe f941 	bl	800046c <__aeabi_i2d>
 80021ea:	4606      	mov	r6, r0
 80021ec:	f8db 0008 	ldr.w	r0, [fp, #8]
 80021f0:	460f      	mov	r7, r1
 80021f2:	f7fe f93b 	bl	800046c <__aeabi_i2d>
 80021f6:	4680      	mov	r8, r0
 80021f8:	f8db 002c 	ldr.w	r0, [fp, #44]	; 0x2c
 80021fc:	4689      	mov	r9, r1
 80021fe:	f7fe f935 	bl	800046c <__aeabi_i2d>
 8002202:	2200      	movs	r2, #0
 8002204:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8002208:	4bc5      	ldr	r3, [pc, #788]	; (8002520 <main+0xa48>)
 800220a:	4630      	mov	r0, r6
 800220c:	4639      	mov	r1, r7
 800220e:	f7fe f993 	bl	8000538 <__aeabi_dmul>
 8002212:	a3bd      	add	r3, pc, #756	; (adr r3, 8002508 <main+0xa30>)
 8002214:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002218:	4604      	mov	r4, r0
 800221a:	460d      	mov	r5, r1
 800221c:	4640      	mov	r0, r8
 800221e:	4649      	mov	r1, r9
 8002220:	f7fe f98a 	bl	8000538 <__aeabi_dmul>
 8002224:	4602      	mov	r2, r0
 8002226:	460b      	mov	r3, r1
 8002228:	4620      	mov	r0, r4
 800222a:	4629      	mov	r1, r5
 800222c:	f7fd ffd2 	bl	80001d4 <__adddf3>
 8002230:	4604      	mov	r4, r0
 8002232:	f8db 000c 	ldr.w	r0, [fp, #12]
 8002236:	460d      	mov	r5, r1
 8002238:	f7fe f918 	bl	800046c <__aeabi_i2d>
 800223c:	4602      	mov	r2, r0
 800223e:	460b      	mov	r3, r1
 8002240:	4620      	mov	r0, r4
 8002242:	4629      	mov	r1, r5
 8002244:	f7fd ffc6 	bl	80001d4 <__adddf3>
 8002248:	2200      	movs	r2, #0
 800224a:	4604      	mov	r4, r0
 800224c:	460d      	mov	r5, r1
 800224e:	4bb5      	ldr	r3, [pc, #724]	; (8002524 <main+0xa4c>)
 8002250:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8002254:	f7fe f970 	bl	8000538 <__aeabi_dmul>
 8002258:	460b      	mov	r3, r1
 800225a:	4602      	mov	r2, r0
 800225c:	4629      	mov	r1, r5
 800225e:	4620      	mov	r0, r4
 8002260:	f7fd ffb8 	bl	80001d4 <__adddf3>
 8002264:	f7fe fb7a 	bl	800095c <__aeabi_d2f>
 8002268:	4baf      	ldr	r3, [pc, #700]	; (8002528 <main+0xa50>)
 800226a:	9004      	str	r0, [sp, #16]
 800226c:	6018      	str	r0, [r3, #0]
	         Vx=IRdata[0]+(IRdata[1])*0.866025404+(IRdata[2])*0.5+(IRdata[11])*(-0.866025404);
 800226e:	9800      	ldr	r0, [sp, #0]
	      Vx=(IRdata[0]+50)+(IRdata[1]+50)*0.866025404+(IRdata[10])*0.5+(IRdata[11])*(-0.866025404);
 8002270:	f7fe f8fc 	bl	800046c <__aeabi_i2d>
 8002274:	a3a4      	add	r3, pc, #656	; (adr r3, 8002508 <main+0xa30>)
 8002276:	e9d3 2300 	ldrd	r2, r3, [r3]
 800227a:	4604      	mov	r4, r0
 800227c:	460d      	mov	r5, r1
 800227e:	4630      	mov	r0, r6
 8002280:	4639      	mov	r1, r7
 8002282:	f7fe f959 	bl	8000538 <__aeabi_dmul>
 8002286:	4602      	mov	r2, r0
 8002288:	460b      	mov	r3, r1
 800228a:	4620      	mov	r0, r4
 800228c:	4629      	mov	r1, r5
 800228e:	f7fd ffa1 	bl	80001d4 <__adddf3>
 8002292:	2200      	movs	r2, #0
 8002294:	4604      	mov	r4, r0
 8002296:	460d      	mov	r5, r1
 8002298:	4ba1      	ldr	r3, [pc, #644]	; (8002520 <main+0xa48>)
 800229a:	4640      	mov	r0, r8
 800229c:	4649      	mov	r1, r9
 800229e:	f7fe f94b 	bl	8000538 <__aeabi_dmul>
 80022a2:	4602      	mov	r2, r0
 80022a4:	460b      	mov	r3, r1
 80022a6:	4620      	mov	r0, r4
 80022a8:	4629      	mov	r1, r5
 80022aa:	f7fd ff93 	bl	80001d4 <__adddf3>
 80022ae:	a398      	add	r3, pc, #608	; (adr r3, 8002510 <main+0xa38>)
 80022b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80022b4:	4604      	mov	r4, r0
 80022b6:	460d      	mov	r5, r1
	        Vx=IRdata[5]*(-0.866025404)+(IRdata[6])*(-1)+(IRdata[7])*(-0.866025404)+(IRdata[8])*(-0.5);
 80022b8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80022bc:	e1c1      	b.n	8002642 <main+0xb6a>
	     else if(IRkyori==IRdata[11]){
 80022be:	f8db 702c 	ldr.w	r7, [fp, #44]	; 0x2c
 80022c2:	42bd      	cmp	r5, r7
 80022c4:	d148      	bne.n	8002358 <main+0x880>
	      Vy=(IRdata[1]+50)*0.5+(IRdata[9])*(-1)+(IRdata[10])*(-0.866025404)+(IRdata[11])*(-0.5);
 80022c6:	f109 0032 	add.w	r0, r9, #50	; 0x32
 80022ca:	f7fe f8cf 	bl	800046c <__aeabi_i2d>
 80022ce:	4606      	mov	r6, r0
 80022d0:	f8db 0028 	ldr.w	r0, [fp, #40]	; 0x28
 80022d4:	460f      	mov	r7, r1
 80022d6:	f7fe f8c9 	bl	800046c <__aeabi_i2d>
 80022da:	4680      	mov	r8, r0
 80022dc:	4628      	mov	r0, r5
 80022de:	4689      	mov	r9, r1
 80022e0:	f7fe f8c4 	bl	800046c <__aeabi_i2d>
 80022e4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80022e8:	f8db 0024 	ldr.w	r0, [fp, #36]	; 0x24
 80022ec:	4240      	negs	r0, r0
 80022ee:	f7fe f8bd 	bl	800046c <__aeabi_i2d>
 80022f2:	2200      	movs	r2, #0
 80022f4:	4604      	mov	r4, r0
 80022f6:	460d      	mov	r5, r1
 80022f8:	4b89      	ldr	r3, [pc, #548]	; (8002520 <main+0xa48>)
 80022fa:	4630      	mov	r0, r6
 80022fc:	4639      	mov	r1, r7
 80022fe:	f7fe f91b 	bl	8000538 <__aeabi_dmul>
 8002302:	4602      	mov	r2, r0
 8002304:	460b      	mov	r3, r1
 8002306:	4620      	mov	r0, r4
 8002308:	4629      	mov	r1, r5
 800230a:	f7fd ff63 	bl	80001d4 <__adddf3>
 800230e:	a380      	add	r3, pc, #512	; (adr r3, 8002510 <main+0xa38>)
 8002310:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002314:	4604      	mov	r4, r0
 8002316:	460d      	mov	r5, r1
 8002318:	4640      	mov	r0, r8
 800231a:	4649      	mov	r1, r9
 800231c:	f7fe f90c 	bl	8000538 <__aeabi_dmul>
 8002320:	4602      	mov	r2, r0
 8002322:	460b      	mov	r3, r1
 8002324:	4620      	mov	r0, r4
 8002326:	4629      	mov	r1, r5
 8002328:	f7fd ff54 	bl	80001d4 <__adddf3>
 800232c:	2200      	movs	r2, #0
 800232e:	4604      	mov	r4, r0
 8002330:	460d      	mov	r5, r1
 8002332:	4b7c      	ldr	r3, [pc, #496]	; (8002524 <main+0xa4c>)
 8002334:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8002338:	f7fe f8fe 	bl	8000538 <__aeabi_dmul>
 800233c:	460b      	mov	r3, r1
 800233e:	4602      	mov	r2, r0
 8002340:	4629      	mov	r1, r5
 8002342:	4620      	mov	r0, r4
 8002344:	f7fd ff46 	bl	80001d4 <__adddf3>
 8002348:	f7fe fb08 	bl	800095c <__aeabi_d2f>
 800234c:	4b76      	ldr	r3, [pc, #472]	; (8002528 <main+0xa50>)
 800234e:	9004      	str	r0, [sp, #16]
 8002350:	6018      	str	r0, [r3, #0]
	      Vx=(IRdata[0]+50)+(IRdata[1]+50)*0.866025404+(IRdata[10])*0.5+(IRdata[11])*(-0.866025404);
 8002352:	9800      	ldr	r0, [sp, #0]
 8002354:	3032      	adds	r0, #50	; 0x32
 8002356:	e78b      	b.n	8002270 <main+0x798>
	     else if(IRkyori==IRdata[2]){
 8002358:	f8db 3008 	ldr.w	r3, [fp, #8]
 800235c:	429d      	cmp	r5, r3
 800235e:	f040 80ff 	bne.w	8002560 <main+0xa88>
	       Vy=IRdata[1]*0.5+IRdata[2]*0.866025404+IRdata[3]+IRdata[4]*0.866025404;
 8002362:	4628      	mov	r0, r5
 8002364:	f7fe f882 	bl	800046c <__aeabi_i2d>
 8002368:	4606      	mov	r6, r0
 800236a:	f8db 0010 	ldr.w	r0, [fp, #16]
 800236e:	460f      	mov	r7, r1
 8002370:	f7fe f87c 	bl	800046c <__aeabi_i2d>
 8002374:	4604      	mov	r4, r0
 8002376:	4648      	mov	r0, r9
 8002378:	460d      	mov	r5, r1
 800237a:	f7fe f877 	bl	800046c <__aeabi_i2d>
 800237e:	2200      	movs	r2, #0
 8002380:	4b67      	ldr	r3, [pc, #412]	; (8002520 <main+0xa48>)
 8002382:	f7fe f8d9 	bl	8000538 <__aeabi_dmul>
 8002386:	a360      	add	r3, pc, #384	; (adr r3, 8002508 <main+0xa30>)
 8002388:	e9d3 2300 	ldrd	r2, r3, [r3]
 800238c:	4680      	mov	r8, r0
 800238e:	4689      	mov	r9, r1
 8002390:	4630      	mov	r0, r6
 8002392:	4639      	mov	r1, r7
 8002394:	f7fe f8d0 	bl	8000538 <__aeabi_dmul>
 8002398:	4602      	mov	r2, r0
 800239a:	460b      	mov	r3, r1
 800239c:	4640      	mov	r0, r8
 800239e:	4649      	mov	r1, r9
 80023a0:	f7fd ff18 	bl	80001d4 <__adddf3>
 80023a4:	4680      	mov	r8, r0
 80023a6:	f8db 000c 	ldr.w	r0, [fp, #12]
 80023aa:	4689      	mov	r9, r1
 80023ac:	f7fe f85e 	bl	800046c <__aeabi_i2d>
 80023b0:	4602      	mov	r2, r0
 80023b2:	460b      	mov	r3, r1
 80023b4:	4640      	mov	r0, r8
 80023b6:	4649      	mov	r1, r9
 80023b8:	f7fd ff0c 	bl	80001d4 <__adddf3>
 80023bc:	a352      	add	r3, pc, #328	; (adr r3, 8002508 <main+0xa30>)
 80023be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80023c2:	4680      	mov	r8, r0
 80023c4:	4689      	mov	r9, r1
 80023c6:	4620      	mov	r0, r4
 80023c8:	4629      	mov	r1, r5
 80023ca:	f7fe f8b5 	bl	8000538 <__aeabi_dmul>
 80023ce:	4602      	mov	r2, r0
 80023d0:	460b      	mov	r3, r1
 80023d2:	4640      	mov	r0, r8
 80023d4:	4649      	mov	r1, r9
 80023d6:	f7fd fefd 	bl	80001d4 <__adddf3>
 80023da:	f7fe fabf 	bl	800095c <__aeabi_d2f>
 80023de:	4b52      	ldr	r3, [pc, #328]	; (8002528 <main+0xa50>)
 80023e0:	9002      	str	r0, [sp, #8]
 80023e2:	6018      	str	r0, [r3, #0]
	        Vx=IRdata[0]+IR[1]*0.866025404+IRdata[2]*0.5+IRdata[4]*(-0.5);
 80023e4:	4b51      	ldr	r3, [pc, #324]	; (800252c <main+0xa54>)
 80023e6:	6858      	ldr	r0, [r3, #4]
 80023e8:	f7fe f840 	bl	800046c <__aeabi_i2d>
 80023ec:	a346      	add	r3, pc, #280	; (adr r3, 8002508 <main+0xa30>)
 80023ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80023f2:	f7fe f8a1 	bl	8000538 <__aeabi_dmul>
 80023f6:	4680      	mov	r8, r0
 80023f8:	9800      	ldr	r0, [sp, #0]
 80023fa:	4689      	mov	r9, r1
 80023fc:	f7fe f836 	bl	800046c <__aeabi_i2d>
 8002400:	4602      	mov	r2, r0
 8002402:	460b      	mov	r3, r1
 8002404:	4640      	mov	r0, r8
 8002406:	4649      	mov	r1, r9
 8002408:	f7fd fee4 	bl	80001d4 <__adddf3>
 800240c:	2200      	movs	r2, #0
 800240e:	4680      	mov	r8, r0
 8002410:	4689      	mov	r9, r1
 8002412:	4b43      	ldr	r3, [pc, #268]	; (8002520 <main+0xa48>)
 8002414:	4630      	mov	r0, r6
 8002416:	4639      	mov	r1, r7
 8002418:	f7fe f88e 	bl	8000538 <__aeabi_dmul>
 800241c:	4602      	mov	r2, r0
 800241e:	460b      	mov	r3, r1
 8002420:	4640      	mov	r0, r8
 8002422:	4649      	mov	r1, r9
 8002424:	f7fd fed6 	bl	80001d4 <__adddf3>
 8002428:	2200      	movs	r2, #0
 800242a:	4606      	mov	r6, r0
 800242c:	460f      	mov	r7, r1
 800242e:	4b3d      	ldr	r3, [pc, #244]	; (8002524 <main+0xa4c>)
 8002430:	4620      	mov	r0, r4
 8002432:	4629      	mov	r1, r5
 8002434:	f7fe f880 	bl	8000538 <__aeabi_dmul>
 8002438:	4602      	mov	r2, r0
 800243a:	460b      	mov	r3, r1
 800243c:	4630      	mov	r0, r6
 800243e:	4639      	mov	r1, r7
	        Vx=IRdata[4]*(-0.5)+IRdata[5]*(-0.866025404)+(IRdata[6])*(-1)+(IRdata[7])*(-0.866025404);
 8002440:	f7fd fec8 	bl	80001d4 <__adddf3>
 8002444:	f7fe fa8a 	bl	800095c <__aeabi_d2f>
 8002448:	4b39      	ldr	r3, [pc, #228]	; (8002530 <main+0xa58>)
	        digree = myAtan2(Vy,Vx)/3.1415926*180;
 800244a:	ed9d 0a02 	vldr	s0, [sp, #8]
	        Vx=IRdata[4]*(-0.5)+IRdata[5]*(-0.866025404)+(IRdata[6])*(-1)+(IRdata[7])*(-0.866025404);
 800244e:	6018      	str	r0, [r3, #0]
	        digree = myAtan2(Vy,Vx)/3.1415926*180;
 8002450:	ee00 0a90 	vmov	s1, r0
	        digree = myAtan2(Vy,Vx)/3.1415926*180;
 8002454:	f000 fd0e 	bl	8002e74 <myAtan2>
 8002458:	ee10 0a10 	vmov	r0, s0
 800245c:	f7fe f818 	bl	8000490 <__aeabi_f2d>
 8002460:	a32d      	add	r3, pc, #180	; (adr r3, 8002518 <main+0xa40>)
 8002462:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002466:	f7fe f991 	bl	800078c <__aeabi_ddiv>
 800246a:	4b32      	ldr	r3, [pc, #200]	; (8002534 <main+0xa5c>)
 800246c:	2200      	movs	r2, #0
 800246e:	f7fe f863 	bl	8000538 <__aeabi_dmul>
 8002472:	f7fe fa73 	bl	800095c <__aeabi_d2f>
 8002476:	4b30      	ldr	r3, [pc, #192]	; (8002538 <main+0xa60>)
 8002478:	6018      	str	r0, [r3, #0]
	       if(digree<0){
 800247a:	4c2f      	ldr	r4, [pc, #188]	; (8002538 <main+0xa60>)
		 xprintf(" rad=%d",(int)digree);
 800247c:	482f      	ldr	r0, [pc, #188]	; (800253c <main+0xa64>)
	       if(digree<0){
 800247e:	edd4 7a00 	vldr	s15, [r4]
 8002482:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002486:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
	    digree=digree+360;
 800248a:	bf42      	ittt	mi
 800248c:	ed9f 7a2c 	vldrmi	s14, [pc, #176]	; 8002540 <main+0xa68>
 8002490:	ee77 7a87 	vaddmi.f32	s15, s15, s14
 8002494:	edc4 7a00 	vstrmi	s15, [r4]
		 xprintf(" rad=%d",(int)digree);
 8002498:	edd4 7a00 	vldr	s15, [r4]
 800249c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80024a0:	ee17 1a90 	vmov	r1, s15
 80024a4:	f000 ff5a 	bl	800335c <xprintf>
		 xprintf(" R=%d",(int)IRkyori);
 80024a8:	4b26      	ldr	r3, [pc, #152]	; (8002544 <main+0xa6c>)
 80024aa:	4827      	ldr	r0, [pc, #156]	; (8002548 <main+0xa70>)
 80024ac:	6819      	ldr	r1, [r3, #0]
 80024ae:	f000 ff55 	bl	800335c <xprintf>
	 	  xprintf("\r\n");
 80024b2:	4826      	ldr	r0, [pc, #152]	; (800254c <main+0xa74>)
 80024b4:	f000 ff52 	bl	800335c <xprintf>
		  Txdata[1]=(uint8_t)((((uint16_t)digree) & 0b1111111100000000)>>8);
 80024b8:	edd4 7a00 	vldr	s15, [r4]
		  Txdata[0]=254;
 80024bc:	4924      	ldr	r1, [pc, #144]	; (8002550 <main+0xa78>)
		  HAL_UART_Transmit(&huart1,(uint8_t*)Txdata,5,0xff);
 80024be:	4825      	ldr	r0, [pc, #148]	; (8002554 <main+0xa7c>)
		  Txdata[1]=(uint8_t)((((uint16_t)digree) & 0b1111111100000000)>>8);
 80024c0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
		  Txdata[0]=254;
 80024c4:	23fe      	movs	r3, #254	; 0xfe
		  Txdata[1]=(uint8_t)((((uint16_t)digree) & 0b1111111100000000)>>8);
 80024c6:	edcd 7a00 	vstr	s15, [sp]
		  Txdata[0]=254;
 80024ca:	700b      	strb	r3, [r1, #0]
		  Txdata[1]=(uint8_t)((((uint16_t)digree) & 0b1111111100000000)>>8);
 80024cc:	f8bd 3000 	ldrh.w	r3, [sp]
		  Txdata[2]=(uint8_t)(((uint16_t)digree) & 0b0000000011111111);
 80024d0:	708b      	strb	r3, [r1, #2]
		  Txdata[1]=(uint8_t)((((uint16_t)digree) & 0b1111111100000000)>>8);
 80024d2:	0a1a      	lsrs	r2, r3, #8
		  Txdata[3]=(uint8_t)((((uint16_t)IRkyori) & 0b1111111100000000)>>8);
 80024d4:	4b1b      	ldr	r3, [pc, #108]	; (8002544 <main+0xa6c>)
		  Txdata[1]=(uint8_t)((((uint16_t)digree) & 0b1111111100000000)>>8);
 80024d6:	704a      	strb	r2, [r1, #1]
		  Txdata[3]=(uint8_t)((((uint16_t)IRkyori) & 0b1111111100000000)>>8);
 80024d8:	681b      	ldr	r3, [r3, #0]
		  Txdata[4]=(uint8_t)(((uint16_t)IRkyori) & 0b0000000011111111);
 80024da:	710b      	strb	r3, [r1, #4]
		  Txdata[3]=(uint8_t)((((uint16_t)IRkyori) & 0b1111111100000000)>>8);
 80024dc:	f3c3 2207 	ubfx	r2, r3, #8, #8
 80024e0:	70ca      	strb	r2, [r1, #3]
		  HAL_UART_Transmit(&huart1,(uint8_t*)Txdata,5,0xff);
 80024e2:	23ff      	movs	r3, #255	; 0xff
 80024e4:	2205      	movs	r2, #5
 80024e6:	f7ff f992 	bl	800180e <HAL_UART_Transmit>
  	  if(count>=2){
 80024ea:	4a1b      	ldr	r2, [pc, #108]	; (8002558 <main+0xa80>)
		HAL_IWDG_Refresh(&hiwdg);
 80024ec:	481b      	ldr	r0, [pc, #108]	; (800255c <main+0xa84>)
  	  if(count>=2){
 80024ee:	7813      	ldrb	r3, [r2, #0]
 80024f0:	2b01      	cmp	r3, #1
  		  count=0;
 80024f2:	bf8c      	ite	hi
 80024f4:	2300      	movhi	r3, #0
  		  count++;
 80024f6:	3301      	addls	r3, #1
 80024f8:	7013      	strb	r3, [r2, #0]
		HAL_IWDG_Refresh(&hiwdg);
 80024fa:	f7fe fc0c 	bl	8000d16 <HAL_IWDG_Refresh>
	  for(uint8_t j=0;j<12;j++){
 80024fe:	f7ff bb06 	b.w	8001b0e <main+0x36>
 8002502:	bf00      	nop
 8002504:	f3af 8000 	nop.w
 8002508:	e875ed0f 	.word	0xe875ed0f
 800250c:	3febb67a 	.word	0x3febb67a
 8002510:	e875ed0f 	.word	0xe875ed0f
 8002514:	bfebb67a 	.word	0xbfebb67a
 8002518:	4d12d84a 	.word	0x4d12d84a
 800251c:	400921fb 	.word	0x400921fb
 8002520:	3fe00000 	.word	0x3fe00000
 8002524:	bfe00000 	.word	0xbfe00000
 8002528:	20000178 	.word	0x20000178
 800252c:	200001ac 	.word	0x200001ac
 8002530:	20000160 	.word	0x20000160
 8002534:	40668000 	.word	0x40668000
 8002538:	2000015c 	.word	0x2000015c
 800253c:	0800373e 	.word	0x0800373e
 8002540:	43b40000 	.word	0x43b40000
 8002544:	20000174 	.word	0x20000174
 8002548:	08003746 	.word	0x08003746
 800254c:	0800374c 	.word	0x0800374c
 8002550:	20000164 	.word	0x20000164
 8002554:	200001dc 	.word	0x200001dc
 8002558:	20000171 	.word	0x20000171
 800255c:	2000013c 	.word	0x2000013c
	     else if(IRkyori==IRdata[10]){
 8002560:	f8db 6028 	ldr.w	r6, [fp, #40]	; 0x28
 8002564:	42b5      	cmp	r5, r6
 8002566:	d16f      	bne.n	8002648 <main+0xb70>
	       Vy=IRdata[8]*(-0.866025404)+IRdata[9]*(-1)+IRdata[10]*(-0.866025404)+IRdata[11]*(-0.5);
 8002568:	f8db 0020 	ldr.w	r0, [fp, #32]
 800256c:	f7fd ff7e 	bl	800046c <__aeabi_i2d>
 8002570:	4680      	mov	r8, r0
 8002572:	4628      	mov	r0, r5
 8002574:	4689      	mov	r9, r1
 8002576:	f7fd ff79 	bl	800046c <__aeabi_i2d>
 800257a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800257e:	4638      	mov	r0, r7
 8002580:	f7fd ff74 	bl	800046c <__aeabi_i2d>
 8002584:	4606      	mov	r6, r0
 8002586:	f8db 0024 	ldr.w	r0, [fp, #36]	; 0x24
 800258a:	4240      	negs	r0, r0
 800258c:	460f      	mov	r7, r1
 800258e:	f7fd ff6d 	bl	800046c <__aeabi_i2d>
 8002592:	a3af      	add	r3, pc, #700	; (adr r3, 8002850 <main+0xd78>)
 8002594:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002598:	4604      	mov	r4, r0
 800259a:	460d      	mov	r5, r1
 800259c:	4640      	mov	r0, r8
 800259e:	4649      	mov	r1, r9
 80025a0:	f7fd ffca 	bl	8000538 <__aeabi_dmul>
 80025a4:	4602      	mov	r2, r0
 80025a6:	460b      	mov	r3, r1
 80025a8:	4620      	mov	r0, r4
 80025aa:	4629      	mov	r1, r5
 80025ac:	f7fd fe12 	bl	80001d4 <__adddf3>
 80025b0:	a3a7      	add	r3, pc, #668	; (adr r3, 8002850 <main+0xd78>)
 80025b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80025b6:	4604      	mov	r4, r0
 80025b8:	460d      	mov	r5, r1
 80025ba:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80025be:	f7fd ffbb 	bl	8000538 <__aeabi_dmul>
 80025c2:	4602      	mov	r2, r0
 80025c4:	460b      	mov	r3, r1
 80025c6:	4620      	mov	r0, r4
 80025c8:	4629      	mov	r1, r5
 80025ca:	f7fd fe03 	bl	80001d4 <__adddf3>
 80025ce:	2200      	movs	r2, #0
 80025d0:	4604      	mov	r4, r0
 80025d2:	460d      	mov	r5, r1
 80025d4:	4ba2      	ldr	r3, [pc, #648]	; (8002860 <main+0xd88>)
 80025d6:	4630      	mov	r0, r6
 80025d8:	4639      	mov	r1, r7
 80025da:	f7fd ffad 	bl	8000538 <__aeabi_dmul>
 80025de:	4602      	mov	r2, r0
 80025e0:	460b      	mov	r3, r1
 80025e2:	4620      	mov	r0, r4
 80025e4:	4629      	mov	r1, r5
 80025e6:	f7fd fdf5 	bl	80001d4 <__adddf3>
 80025ea:	f7fe f9b7 	bl	800095c <__aeabi_d2f>
 80025ee:	4b9d      	ldr	r3, [pc, #628]	; (8002864 <main+0xd8c>)
 80025f0:	9004      	str	r0, [sp, #16]
 80025f2:	6018      	str	r0, [r3, #0]
	       Vx=(IRdata[0]+50)+IRdata[8]*(-0.5)+IRdata[10]*0.5+IRdata[11]*(-0.866025404);
 80025f4:	9800      	ldr	r0, [sp, #0]
 80025f6:	3032      	adds	r0, #50	; 0x32
 80025f8:	f7fd ff38 	bl	800046c <__aeabi_i2d>
 80025fc:	2200      	movs	r2, #0
 80025fe:	4604      	mov	r4, r0
 8002600:	460d      	mov	r5, r1
 8002602:	4b97      	ldr	r3, [pc, #604]	; (8002860 <main+0xd88>)
 8002604:	4640      	mov	r0, r8
 8002606:	4649      	mov	r1, r9
 8002608:	f7fd ff96 	bl	8000538 <__aeabi_dmul>
 800260c:	4602      	mov	r2, r0
 800260e:	460b      	mov	r3, r1
 8002610:	4620      	mov	r0, r4
 8002612:	4629      	mov	r1, r5
 8002614:	f7fd fdde 	bl	80001d4 <__adddf3>
 8002618:	2200      	movs	r2, #0
 800261a:	4604      	mov	r4, r0
 800261c:	460d      	mov	r5, r1
 800261e:	4b92      	ldr	r3, [pc, #584]	; (8002868 <main+0xd90>)
 8002620:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8002624:	f7fd ff88 	bl	8000538 <__aeabi_dmul>
 8002628:	4602      	mov	r2, r0
 800262a:	460b      	mov	r3, r1
 800262c:	4620      	mov	r0, r4
 800262e:	4629      	mov	r1, r5
 8002630:	f7fd fdd0 	bl	80001d4 <__adddf3>
 8002634:	a386      	add	r3, pc, #536	; (adr r3, 8002850 <main+0xd78>)
 8002636:	e9d3 2300 	ldrd	r2, r3, [r3]
 800263a:	4604      	mov	r4, r0
 800263c:	460d      	mov	r5, r1
 800263e:	4630      	mov	r0, r6
 8002640:	4639      	mov	r1, r7
	        Vx=IRdata[5]*(-0.866025404)+(IRdata[6])*(-1)+(IRdata[7])*(-0.866025404)+(IRdata[8])*(-0.5);
 8002642:	f7fd ff79 	bl	8000538 <__aeabi_dmul>
 8002646:	e185      	b.n	8002954 <main+0xe7c>
	      else if(IRkyori==IRdata[3]){
 8002648:	f8db 800c 	ldr.w	r8, [fp, #12]
 800264c:	4545      	cmp	r5, r8
 800264e:	f040 8095 	bne.w	800277c <main+0xca4>
	       Vy=IRdata[1]*0.5+IRdata[2]*0.866025404+IRdata[3]+IRdata[4]*0.866025404+IRdata[5]*0.5;
 8002652:	4648      	mov	r0, r9
 8002654:	9300      	str	r3, [sp, #0]
 8002656:	f7fd ff09 	bl	800046c <__aeabi_i2d>
 800265a:	9b00      	ldr	r3, [sp, #0]
 800265c:	4680      	mov	r8, r0
 800265e:	4618      	mov	r0, r3
 8002660:	4689      	mov	r9, r1
 8002662:	f7fd ff03 	bl	800046c <__aeabi_i2d>
 8002666:	e9cd 0100 	strd	r0, r1, [sp]
 800266a:	f8db 0010 	ldr.w	r0, [fp, #16]
 800266e:	f7fd fefd 	bl	800046c <__aeabi_i2d>
 8002672:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8002676:	f8db 0014 	ldr.w	r0, [fp, #20]
 800267a:	f7fd fef7 	bl	800046c <__aeabi_i2d>
 800267e:	2200      	movs	r2, #0
 8002680:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8002684:	4b78      	ldr	r3, [pc, #480]	; (8002868 <main+0xd90>)
 8002686:	4640      	mov	r0, r8
 8002688:	4649      	mov	r1, r9
 800268a:	f7fd ff55 	bl	8000538 <__aeabi_dmul>
 800268e:	a372      	add	r3, pc, #456	; (adr r3, 8002858 <main+0xd80>)
 8002690:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002694:	4606      	mov	r6, r0
 8002696:	460f      	mov	r7, r1
 8002698:	e9dd 0100 	ldrd	r0, r1, [sp]
 800269c:	f7fd ff4c 	bl	8000538 <__aeabi_dmul>
 80026a0:	4602      	mov	r2, r0
 80026a2:	460b      	mov	r3, r1
 80026a4:	4630      	mov	r0, r6
 80026a6:	4639      	mov	r1, r7
 80026a8:	f7fd fd94 	bl	80001d4 <__adddf3>
 80026ac:	4606      	mov	r6, r0
 80026ae:	4628      	mov	r0, r5
 80026b0:	460f      	mov	r7, r1
 80026b2:	f7fd fedb 	bl	800046c <__aeabi_i2d>
 80026b6:	4602      	mov	r2, r0
 80026b8:	460b      	mov	r3, r1
 80026ba:	4630      	mov	r0, r6
 80026bc:	4639      	mov	r1, r7
 80026be:	f7fd fd89 	bl	80001d4 <__adddf3>
 80026c2:	a365      	add	r3, pc, #404	; (adr r3, 8002858 <main+0xd80>)
 80026c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80026c8:	4604      	mov	r4, r0
 80026ca:	460d      	mov	r5, r1
 80026cc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80026d0:	f7fd ff32 	bl	8000538 <__aeabi_dmul>
 80026d4:	4602      	mov	r2, r0
 80026d6:	460b      	mov	r3, r1
 80026d8:	4620      	mov	r0, r4
 80026da:	4629      	mov	r1, r5
 80026dc:	f7fd fd7a 	bl	80001d4 <__adddf3>
 80026e0:	2200      	movs	r2, #0
 80026e2:	4604      	mov	r4, r0
 80026e4:	460d      	mov	r5, r1
 80026e6:	4b60      	ldr	r3, [pc, #384]	; (8002868 <main+0xd90>)
 80026e8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80026ec:	f7fd ff24 	bl	8000538 <__aeabi_dmul>
 80026f0:	4602      	mov	r2, r0
 80026f2:	460b      	mov	r3, r1
 80026f4:	4620      	mov	r0, r4
 80026f6:	4629      	mov	r1, r5
 80026f8:	f7fd fd6c 	bl	80001d4 <__adddf3>
 80026fc:	f7fe f92e 	bl	800095c <__aeabi_d2f>
 8002700:	4b58      	ldr	r3, [pc, #352]	; (8002864 <main+0xd8c>)
 8002702:	9007      	str	r0, [sp, #28]
 8002704:	6018      	str	r0, [r3, #0]
	       Vx=IRdata[1]*0.866025404+IRdata[2]*0.5+IRdata[4]*(-0.5)+IRdata[5]*(-0.866025404);
 8002706:	4649      	mov	r1, r9
 8002708:	a353      	add	r3, pc, #332	; (adr r3, 8002858 <main+0xd80>)
 800270a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800270e:	4640      	mov	r0, r8
 8002710:	f7fd ff12 	bl	8000538 <__aeabi_dmul>
 8002714:	2200      	movs	r2, #0
 8002716:	4604      	mov	r4, r0
 8002718:	460d      	mov	r5, r1
 800271a:	4b53      	ldr	r3, [pc, #332]	; (8002868 <main+0xd90>)
 800271c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8002720:	f7fd ff0a 	bl	8000538 <__aeabi_dmul>
 8002724:	4602      	mov	r2, r0
 8002726:	460b      	mov	r3, r1
 8002728:	4620      	mov	r0, r4
 800272a:	4629      	mov	r1, r5
 800272c:	f7fd fd52 	bl	80001d4 <__adddf3>
 8002730:	4b4b      	ldr	r3, [pc, #300]	; (8002860 <main+0xd88>)
 8002732:	4604      	mov	r4, r0
 8002734:	460d      	mov	r5, r1
 8002736:	2200      	movs	r2, #0
	       Vx=IRdata[7]*(-0.866025404)+IRdata[8]*(-0.5)+IRdata[10]*0.5+IRdata[11]*(-0.866025404);
 8002738:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800273c:	f7fd fefc 	bl	8000538 <__aeabi_dmul>
 8002740:	4602      	mov	r2, r0
 8002742:	460b      	mov	r3, r1
 8002744:	4620      	mov	r0, r4
 8002746:	4629      	mov	r1, r5
 8002748:	f7fd fd44 	bl	80001d4 <__adddf3>
 800274c:	a340      	add	r3, pc, #256	; (adr r3, 8002850 <main+0xd78>)
 800274e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002752:	4604      	mov	r4, r0
 8002754:	460d      	mov	r5, r1
	        Vx=IRdata[4]*(-0.5)+(IRdata[5])*(-0.866025404)+(IRdata[6])*(-1)+(IRdata[7])*(-0.866025404)+(IRdata[8])*(-0.5);
 8002756:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800275a:	f7fd feed 	bl	8000538 <__aeabi_dmul>
 800275e:	460b      	mov	r3, r1
 8002760:	4602      	mov	r2, r0
 8002762:	4629      	mov	r1, r5
 8002764:	4620      	mov	r0, r4
 8002766:	f7fd fd35 	bl	80001d4 <__adddf3>
 800276a:	f7fe f8f7 	bl	800095c <__aeabi_d2f>
 800276e:	4b3f      	ldr	r3, [pc, #252]	; (800286c <main+0xd94>)
	        digree = myAtan2(Vy,Vx)/3.1415926*180;
 8002770:	ed9d 0a07 	vldr	s0, [sp, #28]
	        Vx=IRdata[4]*(-0.5)+(IRdata[5])*(-0.866025404)+(IRdata[6])*(-1)+(IRdata[7])*(-0.866025404)+(IRdata[8])*(-0.5);
 8002774:	6018      	str	r0, [r3, #0]
	        digree = myAtan2(Vy,Vx)/3.1415926*180;
 8002776:	ee00 0a90 	vmov	s1, r0
 800277a:	e66b      	b.n	8002454 <main+0x97c>
	      else if(IRkyori==IRdata[9]){
 800277c:	f8db 4024 	ldr.w	r4, [fp, #36]	; 0x24
 8002780:	42a5      	cmp	r5, r4
 8002782:	d175      	bne.n	8002870 <main+0xd98>
	       Vy=IRdata[7]*(-0.5)+IRdata[8]*(-0.866025404)+IRdata[9]*(-1)+IRdata[10]*(-0.866025404)+IRdata[11]*(-0.5);
 8002784:	f8db 001c 	ldr.w	r0, [fp, #28]
 8002788:	f7fd fe70 	bl	800046c <__aeabi_i2d>
 800278c:	4680      	mov	r8, r0
 800278e:	f8db 0020 	ldr.w	r0, [fp, #32]
 8002792:	4689      	mov	r9, r1
 8002794:	f7fd fe6a 	bl	800046c <__aeabi_i2d>
 8002798:	e9cd 0100 	strd	r0, r1, [sp]
 800279c:	4630      	mov	r0, r6
 800279e:	f7fd fe65 	bl	800046c <__aeabi_i2d>
 80027a2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80027a6:	4638      	mov	r0, r7
 80027a8:	f7fd fe60 	bl	800046c <__aeabi_i2d>
 80027ac:	2200      	movs	r2, #0
 80027ae:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80027b2:	4b2b      	ldr	r3, [pc, #172]	; (8002860 <main+0xd88>)
 80027b4:	4640      	mov	r0, r8
 80027b6:	4649      	mov	r1, r9
 80027b8:	f7fd febe 	bl	8000538 <__aeabi_dmul>
 80027bc:	a324      	add	r3, pc, #144	; (adr r3, 8002850 <main+0xd78>)
 80027be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80027c2:	4606      	mov	r6, r0
 80027c4:	460f      	mov	r7, r1
 80027c6:	e9dd 0100 	ldrd	r0, r1, [sp]
 80027ca:	f7fd feb5 	bl	8000538 <__aeabi_dmul>
 80027ce:	4602      	mov	r2, r0
 80027d0:	460b      	mov	r3, r1
 80027d2:	4630      	mov	r0, r6
 80027d4:	4639      	mov	r1, r7
 80027d6:	f7fd fcfd 	bl	80001d4 <__adddf3>
 80027da:	4606      	mov	r6, r0
 80027dc:	4268      	negs	r0, r5
 80027de:	460f      	mov	r7, r1
 80027e0:	f7fd fe44 	bl	800046c <__aeabi_i2d>
 80027e4:	4602      	mov	r2, r0
 80027e6:	460b      	mov	r3, r1
 80027e8:	4630      	mov	r0, r6
 80027ea:	4639      	mov	r1, r7
 80027ec:	f7fd fcf2 	bl	80001d4 <__adddf3>
 80027f0:	a317      	add	r3, pc, #92	; (adr r3, 8002850 <main+0xd78>)
 80027f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80027f6:	4604      	mov	r4, r0
 80027f8:	460d      	mov	r5, r1
 80027fa:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80027fe:	f7fd fe9b 	bl	8000538 <__aeabi_dmul>
 8002802:	4602      	mov	r2, r0
 8002804:	460b      	mov	r3, r1
 8002806:	4620      	mov	r0, r4
 8002808:	4629      	mov	r1, r5
 800280a:	f7fd fce3 	bl	80001d4 <__adddf3>
 800280e:	2200      	movs	r2, #0
 8002810:	4604      	mov	r4, r0
 8002812:	460d      	mov	r5, r1
 8002814:	4b12      	ldr	r3, [pc, #72]	; (8002860 <main+0xd88>)
 8002816:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800281a:	f7fd fe8d 	bl	8000538 <__aeabi_dmul>
 800281e:	4602      	mov	r2, r0
 8002820:	460b      	mov	r3, r1
 8002822:	4620      	mov	r0, r4
 8002824:	4629      	mov	r1, r5
 8002826:	f7fd fcd5 	bl	80001d4 <__adddf3>
 800282a:	f7fe f897 	bl	800095c <__aeabi_d2f>
 800282e:	4b0d      	ldr	r3, [pc, #52]	; (8002864 <main+0xd8c>)
 8002830:	9007      	str	r0, [sp, #28]
 8002832:	6018      	str	r0, [r3, #0]
	       Vx=IRdata[7]*(-0.866025404)+IRdata[8]*(-0.5)+IRdata[10]*0.5+IRdata[11]*(-0.866025404);
 8002834:	4649      	mov	r1, r9
 8002836:	a306      	add	r3, pc, #24	; (adr r3, 8002850 <main+0xd78>)
 8002838:	e9d3 2300 	ldrd	r2, r3, [r3]
 800283c:	4640      	mov	r0, r8
 800283e:	f7fd fe7b 	bl	8000538 <__aeabi_dmul>
 8002842:	2200      	movs	r2, #0
 8002844:	4604      	mov	r4, r0
 8002846:	460d      	mov	r5, r1
 8002848:	4b05      	ldr	r3, [pc, #20]	; (8002860 <main+0xd88>)
 800284a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800284e:	e49d      	b.n	800218c <main+0x6b4>
 8002850:	e875ed0f 	.word	0xe875ed0f
 8002854:	bfebb67a 	.word	0xbfebb67a
 8002858:	e875ed0f 	.word	0xe875ed0f
 800285c:	3febb67a 	.word	0x3febb67a
 8002860:	bfe00000 	.word	0xbfe00000
 8002864:	20000178 	.word	0x20000178
 8002868:	3fe00000 	.word	0x3fe00000
 800286c:	20000160 	.word	0x20000160
	      else if(IRkyori==IRdata[4]){
 8002870:	f8db 0010 	ldr.w	r0, [fp, #16]
 8002874:	4285      	cmp	r5, r0
 8002876:	d17c      	bne.n	8002972 <main+0xe9a>
	         Vy=IRdata[2]*0.866025404+(IRdata[3])+(IRdata[4])*0.866025404+(IRdata[5])*0.5;
 8002878:	4618      	mov	r0, r3
 800287a:	f7fd fdf7 	bl	800046c <__aeabi_i2d>
 800287e:	4606      	mov	r6, r0
 8002880:	4628      	mov	r0, r5
 8002882:	460f      	mov	r7, r1
 8002884:	f7fd fdf2 	bl	800046c <__aeabi_i2d>
 8002888:	e9cd 0100 	strd	r0, r1, [sp]
 800288c:	f8db 0014 	ldr.w	r0, [fp, #20]
 8002890:	f7fd fdec 	bl	800046c <__aeabi_i2d>
 8002894:	a3e4      	add	r3, pc, #912	; (adr r3, 8002c28 <main+0x1150>)
 8002896:	e9d3 2300 	ldrd	r2, r3, [r3]
 800289a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800289e:	4630      	mov	r0, r6
 80028a0:	4639      	mov	r1, r7
 80028a2:	f7fd fe49 	bl	8000538 <__aeabi_dmul>
 80028a6:	4604      	mov	r4, r0
 80028a8:	4640      	mov	r0, r8
 80028aa:	460d      	mov	r5, r1
 80028ac:	f7fd fdde 	bl	800046c <__aeabi_i2d>
 80028b0:	4602      	mov	r2, r0
 80028b2:	460b      	mov	r3, r1
 80028b4:	4620      	mov	r0, r4
 80028b6:	4629      	mov	r1, r5
 80028b8:	f7fd fc8c 	bl	80001d4 <__adddf3>
 80028bc:	a3da      	add	r3, pc, #872	; (adr r3, 8002c28 <main+0x1150>)
 80028be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80028c2:	4604      	mov	r4, r0
 80028c4:	460d      	mov	r5, r1
 80028c6:	e9dd 0100 	ldrd	r0, r1, [sp]
 80028ca:	f7fd fe35 	bl	8000538 <__aeabi_dmul>
 80028ce:	4602      	mov	r2, r0
 80028d0:	460b      	mov	r3, r1
 80028d2:	4620      	mov	r0, r4
 80028d4:	4629      	mov	r1, r5
 80028d6:	f7fd fc7d 	bl	80001d4 <__adddf3>
 80028da:	2200      	movs	r2, #0
 80028dc:	4604      	mov	r4, r0
 80028de:	460d      	mov	r5, r1
 80028e0:	4bd3      	ldr	r3, [pc, #844]	; (8002c30 <main+0x1158>)
 80028e2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80028e6:	f7fd fe27 	bl	8000538 <__aeabi_dmul>
 80028ea:	4602      	mov	r2, r0
 80028ec:	460b      	mov	r3, r1
 80028ee:	4620      	mov	r0, r4
 80028f0:	4629      	mov	r1, r5
 80028f2:	f7fd fc6f 	bl	80001d4 <__adddf3>
 80028f6:	f7fe f831 	bl	800095c <__aeabi_d2f>
 80028fa:	4bce      	ldr	r3, [pc, #824]	; (8002c34 <main+0x115c>)
 80028fc:	9004      	str	r0, [sp, #16]
 80028fe:	6018      	str	r0, [r3, #0]
	         Vx=IRdata[2]*0.5+(IRdata[4])*(-0.5)+(IRdata[5])*(-0.866025404)+(IRdata[6])*(-1);
 8002900:	2200      	movs	r2, #0
 8002902:	4bcb      	ldr	r3, [pc, #812]	; (8002c30 <main+0x1158>)
 8002904:	4630      	mov	r0, r6
 8002906:	4639      	mov	r1, r7
 8002908:	f7fd fe16 	bl	8000538 <__aeabi_dmul>
 800290c:	2200      	movs	r2, #0
 800290e:	4604      	mov	r4, r0
 8002910:	460d      	mov	r5, r1
 8002912:	4bc9      	ldr	r3, [pc, #804]	; (8002c38 <main+0x1160>)
 8002914:	e9dd 0100 	ldrd	r0, r1, [sp]
 8002918:	f7fd fe0e 	bl	8000538 <__aeabi_dmul>
 800291c:	4602      	mov	r2, r0
 800291e:	460b      	mov	r3, r1
 8002920:	4620      	mov	r0, r4
 8002922:	4629      	mov	r1, r5
 8002924:	f7fd fc56 	bl	80001d4 <__adddf3>
 8002928:	a3bd      	add	r3, pc, #756	; (adr r3, 8002c20 <main+0x1148>)
 800292a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800292e:	4604      	mov	r4, r0
 8002930:	460d      	mov	r5, r1
 8002932:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8002936:	f7fd fdff 	bl	8000538 <__aeabi_dmul>
 800293a:	4602      	mov	r2, r0
 800293c:	460b      	mov	r3, r1
 800293e:	4620      	mov	r0, r4
 8002940:	4629      	mov	r1, r5
 8002942:	f7fd fc47 	bl	80001d4 <__adddf3>
 8002946:	4604      	mov	r4, r0
 8002948:	f8db 0018 	ldr.w	r0, [fp, #24]
 800294c:	4240      	negs	r0, r0
 800294e:	460d      	mov	r5, r1
 8002950:	f7fd fd8c 	bl	800046c <__aeabi_i2d>
	        Vx=IRdata[5]*(-0.866025404)+(IRdata[6])*(-1)+(IRdata[7])*(-0.866025404)+(IRdata[8])*(-0.5);
 8002954:	460b      	mov	r3, r1
 8002956:	4602      	mov	r2, r0
 8002958:	4629      	mov	r1, r5
 800295a:	4620      	mov	r0, r4
 800295c:	f7fd fc3a 	bl	80001d4 <__adddf3>
 8002960:	f7fd fffc 	bl	800095c <__aeabi_d2f>
 8002964:	4bb5      	ldr	r3, [pc, #724]	; (8002c3c <main+0x1164>)
	       digree = myAtan2(Vy,Vx)/3.1415926*180;
 8002966:	ed9d 0a04 	vldr	s0, [sp, #16]
	        Vx=IRdata[5]*(-0.866025404)+(IRdata[6])*(-1)+(IRdata[7])*(-0.866025404)+(IRdata[8])*(-0.5);
 800296a:	6018      	str	r0, [r3, #0]
	       digree = myAtan2(Vy,Vx)/3.1415926*180;
 800296c:	ee00 0a90 	vmov	s1, r0
 8002970:	e570      	b.n	8002454 <main+0x97c>
	      else if(IRkyori==IRdata[8]){
 8002972:	f8db 7020 	ldr.w	r7, [fp, #32]
 8002976:	42bd      	cmp	r5, r7
 8002978:	d16a      	bne.n	8002a50 <main+0xf78>
	       Vy=IRdata[7]*(-0.5)+(IRdata[8])*(-0.866025404)+(IRdata[9])*(-1)+(IRdata[10])*(-0.866025404);
 800297a:	f8db 001c 	ldr.w	r0, [fp, #28]
 800297e:	f7fd fd75 	bl	800046c <__aeabi_i2d>
 8002982:	4680      	mov	r8, r0
 8002984:	4628      	mov	r0, r5
 8002986:	4689      	mov	r9, r1
 8002988:	f7fd fd70 	bl	800046c <__aeabi_i2d>
 800298c:	e9cd 0100 	strd	r0, r1, [sp]
 8002990:	4630      	mov	r0, r6
 8002992:	f7fd fd6b 	bl	800046c <__aeabi_i2d>
 8002996:	2200      	movs	r2, #0
 8002998:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800299c:	4ba6      	ldr	r3, [pc, #664]	; (8002c38 <main+0x1160>)
 800299e:	4640      	mov	r0, r8
 80029a0:	4649      	mov	r1, r9
 80029a2:	f7fd fdc9 	bl	8000538 <__aeabi_dmul>
 80029a6:	a39e      	add	r3, pc, #632	; (adr r3, 8002c20 <main+0x1148>)
 80029a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80029ac:	4606      	mov	r6, r0
 80029ae:	460f      	mov	r7, r1
 80029b0:	e9dd 0100 	ldrd	r0, r1, [sp]
 80029b4:	f7fd fdc0 	bl	8000538 <__aeabi_dmul>
 80029b8:	4602      	mov	r2, r0
 80029ba:	460b      	mov	r3, r1
 80029bc:	4630      	mov	r0, r6
 80029be:	4639      	mov	r1, r7
 80029c0:	f7fd fc08 	bl	80001d4 <__adddf3>
 80029c4:	4606      	mov	r6, r0
 80029c6:	4260      	negs	r0, r4
 80029c8:	460f      	mov	r7, r1
 80029ca:	f7fd fd4f 	bl	800046c <__aeabi_i2d>
 80029ce:	4602      	mov	r2, r0
 80029d0:	460b      	mov	r3, r1
 80029d2:	4630      	mov	r0, r6
 80029d4:	4639      	mov	r1, r7
 80029d6:	f7fd fbfd 	bl	80001d4 <__adddf3>
 80029da:	a391      	add	r3, pc, #580	; (adr r3, 8002c20 <main+0x1148>)
 80029dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80029e0:	4604      	mov	r4, r0
 80029e2:	460d      	mov	r5, r1
 80029e4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80029e8:	f7fd fda6 	bl	8000538 <__aeabi_dmul>
 80029ec:	4602      	mov	r2, r0
 80029ee:	460b      	mov	r3, r1
 80029f0:	4620      	mov	r0, r4
 80029f2:	4629      	mov	r1, r5
 80029f4:	f7fd fbee 	bl	80001d4 <__adddf3>
 80029f8:	f7fd ffb0 	bl	800095c <__aeabi_d2f>
 80029fc:	4b8d      	ldr	r3, [pc, #564]	; (8002c34 <main+0x115c>)
 80029fe:	9004      	str	r0, [sp, #16]
 8002a00:	6018      	str	r0, [r3, #0]
	       Vx=IRdata[6]*(-1)+(IRdata[7])*(-0.866025404)+(IRdata[8])*(-0.5)+(IRdata[10])*0.5;
 8002a02:	f8db 0018 	ldr.w	r0, [fp, #24]
 8002a06:	4240      	negs	r0, r0
 8002a08:	f7fd fd30 	bl	800046c <__aeabi_i2d>
 8002a0c:	a384      	add	r3, pc, #528	; (adr r3, 8002c20 <main+0x1148>)
 8002a0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002a12:	4604      	mov	r4, r0
 8002a14:	460d      	mov	r5, r1
 8002a16:	4640      	mov	r0, r8
 8002a18:	4649      	mov	r1, r9
 8002a1a:	f7fd fd8d 	bl	8000538 <__aeabi_dmul>
 8002a1e:	4602      	mov	r2, r0
 8002a20:	460b      	mov	r3, r1
 8002a22:	4620      	mov	r0, r4
 8002a24:	4629      	mov	r1, r5
 8002a26:	f7fd fbd5 	bl	80001d4 <__adddf3>
 8002a2a:	2200      	movs	r2, #0
 8002a2c:	4604      	mov	r4, r0
 8002a2e:	460d      	mov	r5, r1
 8002a30:	4b81      	ldr	r3, [pc, #516]	; (8002c38 <main+0x1160>)
 8002a32:	e9dd 0100 	ldrd	r0, r1, [sp]
 8002a36:	f7fd fd7f 	bl	8000538 <__aeabi_dmul>
 8002a3a:	4602      	mov	r2, r0
 8002a3c:	460b      	mov	r3, r1
 8002a3e:	4620      	mov	r0, r4
 8002a40:	4629      	mov	r1, r5
 8002a42:	f7fd fbc7 	bl	80001d4 <__adddf3>
 8002a46:	2200      	movs	r2, #0
 8002a48:	4604      	mov	r4, r0
 8002a4a:	460d      	mov	r5, r1
 8002a4c:	4b78      	ldr	r3, [pc, #480]	; (8002c30 <main+0x1158>)
 8002a4e:	e433      	b.n	80022b8 <main+0x7e0>
	      else if(IRkyori==IRdata[5]){
 8002a50:	f8db 9014 	ldr.w	r9, [fp, #20]
 8002a54:	454d      	cmp	r5, r9
 8002a56:	d171      	bne.n	8002b3c <main+0x1064>
	        Vy=IRdata[3]+(IRdata[4])*0.866025404+(IRdata[5])*0.5+(IRdata[7])*(-0.5);
 8002a58:	f7fd fd08 	bl	800046c <__aeabi_i2d>
 8002a5c:	4606      	mov	r6, r0
 8002a5e:	4648      	mov	r0, r9
 8002a60:	460f      	mov	r7, r1
 8002a62:	f7fd fd03 	bl	800046c <__aeabi_i2d>
 8002a66:	4604      	mov	r4, r0
 8002a68:	f8da 001c 	ldr.w	r0, [sl, #28]
 8002a6c:	460d      	mov	r5, r1
 8002a6e:	f7fd fcfd 	bl	800046c <__aeabi_i2d>
 8002a72:	e9cd 0100 	strd	r0, r1, [sp]
 8002a76:	4640      	mov	r0, r8
 8002a78:	f7fd fcf8 	bl	800046c <__aeabi_i2d>
 8002a7c:	a36a      	add	r3, pc, #424	; (adr r3, 8002c28 <main+0x1150>)
 8002a7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002a82:	4680      	mov	r8, r0
 8002a84:	4689      	mov	r9, r1
 8002a86:	4630      	mov	r0, r6
 8002a88:	4639      	mov	r1, r7
 8002a8a:	f7fd fd55 	bl	8000538 <__aeabi_dmul>
 8002a8e:	4602      	mov	r2, r0
 8002a90:	460b      	mov	r3, r1
 8002a92:	4640      	mov	r0, r8
 8002a94:	4649      	mov	r1, r9
 8002a96:	f7fd fb9d 	bl	80001d4 <__adddf3>
 8002a9a:	2200      	movs	r2, #0
 8002a9c:	4680      	mov	r8, r0
 8002a9e:	4689      	mov	r9, r1
 8002aa0:	4b63      	ldr	r3, [pc, #396]	; (8002c30 <main+0x1158>)
 8002aa2:	4620      	mov	r0, r4
 8002aa4:	4629      	mov	r1, r5
 8002aa6:	f7fd fd47 	bl	8000538 <__aeabi_dmul>
 8002aaa:	4602      	mov	r2, r0
 8002aac:	460b      	mov	r3, r1
 8002aae:	4640      	mov	r0, r8
 8002ab0:	4649      	mov	r1, r9
 8002ab2:	f7fd fb8f 	bl	80001d4 <__adddf3>
 8002ab6:	2200      	movs	r2, #0
 8002ab8:	4680      	mov	r8, r0
 8002aba:	4689      	mov	r9, r1
 8002abc:	4b5e      	ldr	r3, [pc, #376]	; (8002c38 <main+0x1160>)
 8002abe:	e9dd 0100 	ldrd	r0, r1, [sp]
 8002ac2:	f7fd fd39 	bl	8000538 <__aeabi_dmul>
 8002ac6:	4602      	mov	r2, r0
 8002ac8:	460b      	mov	r3, r1
 8002aca:	4640      	mov	r0, r8
 8002acc:	4649      	mov	r1, r9
 8002ace:	f7fd fb81 	bl	80001d4 <__adddf3>
 8002ad2:	f7fd ff43 	bl	800095c <__aeabi_d2f>
 8002ad6:	4b57      	ldr	r3, [pc, #348]	; (8002c34 <main+0x115c>)
 8002ad8:	9002      	str	r0, [sp, #8]
 8002ada:	6018      	str	r0, [r3, #0]
	        Vx=IRdata[4]*(-0.5)+IRdata[5]*(-0.866025404)+(IRdata[6])*(-1)+(IRdata[7])*(-0.866025404);
 8002adc:	2200      	movs	r2, #0
 8002ade:	4b56      	ldr	r3, [pc, #344]	; (8002c38 <main+0x1160>)
 8002ae0:	4630      	mov	r0, r6
 8002ae2:	4639      	mov	r1, r7
 8002ae4:	f7fd fd28 	bl	8000538 <__aeabi_dmul>
 8002ae8:	a34d      	add	r3, pc, #308	; (adr r3, 8002c20 <main+0x1148>)
 8002aea:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002aee:	4606      	mov	r6, r0
 8002af0:	460f      	mov	r7, r1
 8002af2:	4620      	mov	r0, r4
 8002af4:	4629      	mov	r1, r5
 8002af6:	f7fd fd1f 	bl	8000538 <__aeabi_dmul>
 8002afa:	4602      	mov	r2, r0
 8002afc:	460b      	mov	r3, r1
 8002afe:	4630      	mov	r0, r6
 8002b00:	4639      	mov	r1, r7
 8002b02:	f7fd fb67 	bl	80001d4 <__adddf3>
 8002b06:	4604      	mov	r4, r0
 8002b08:	f8da 0018 	ldr.w	r0, [sl, #24]
 8002b0c:	4240      	negs	r0, r0
 8002b0e:	460d      	mov	r5, r1
 8002b10:	f7fd fcac 	bl	800046c <__aeabi_i2d>
 8002b14:	4602      	mov	r2, r0
 8002b16:	460b      	mov	r3, r1
 8002b18:	4620      	mov	r0, r4
 8002b1a:	4629      	mov	r1, r5
 8002b1c:	f7fd fb5a 	bl	80001d4 <__adddf3>
 8002b20:	a33f      	add	r3, pc, #252	; (adr r3, 8002c20 <main+0x1148>)
 8002b22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002b26:	4604      	mov	r4, r0
 8002b28:	460d      	mov	r5, r1
 8002b2a:	e9dd 0100 	ldrd	r0, r1, [sp]
 8002b2e:	f7fd fd03 	bl	8000538 <__aeabi_dmul>
 8002b32:	4602      	mov	r2, r0
 8002b34:	460b      	mov	r3, r1
 8002b36:	4620      	mov	r0, r4
 8002b38:	4629      	mov	r1, r5
 8002b3a:	e481      	b.n	8002440 <main+0x968>
	       else if(IRkyori==IRdata[7]){
 8002b3c:	f8da 601c 	ldr.w	r6, [sl, #28]
 8002b40:	42b5      	cmp	r5, r6
 8002b42:	d17d      	bne.n	8002c40 <main+0x1168>
	        Vy=IRdata[5]*0.5+(IRdata[7])*(-0.5)+(IRdata[8])*(-0.866025404)+(IRdata[9])*(-1);
 8002b44:	4648      	mov	r0, r9
 8002b46:	f7fd fc91 	bl	800046c <__aeabi_i2d>
 8002b4a:	4680      	mov	r8, r0
 8002b4c:	4628      	mov	r0, r5
 8002b4e:	4689      	mov	r9, r1
 8002b50:	f7fd fc8c 	bl	800046c <__aeabi_i2d>
 8002b54:	e9cd 0100 	strd	r0, r1, [sp]
 8002b58:	4638      	mov	r0, r7
 8002b5a:	f7fd fc87 	bl	800046c <__aeabi_i2d>
 8002b5e:	2200      	movs	r2, #0
 8002b60:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8002b64:	4b32      	ldr	r3, [pc, #200]	; (8002c30 <main+0x1158>)
 8002b66:	4640      	mov	r0, r8
 8002b68:	4649      	mov	r1, r9
 8002b6a:	f7fd fce5 	bl	8000538 <__aeabi_dmul>
 8002b6e:	2200      	movs	r2, #0
 8002b70:	4606      	mov	r6, r0
 8002b72:	460f      	mov	r7, r1
 8002b74:	4b30      	ldr	r3, [pc, #192]	; (8002c38 <main+0x1160>)
 8002b76:	e9dd 0100 	ldrd	r0, r1, [sp]
 8002b7a:	f7fd fcdd 	bl	8000538 <__aeabi_dmul>
 8002b7e:	4602      	mov	r2, r0
 8002b80:	460b      	mov	r3, r1
 8002b82:	4630      	mov	r0, r6
 8002b84:	4639      	mov	r1, r7
 8002b86:	f7fd fb25 	bl	80001d4 <__adddf3>
 8002b8a:	a325      	add	r3, pc, #148	; (adr r3, 8002c20 <main+0x1148>)
 8002b8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002b90:	4606      	mov	r6, r0
 8002b92:	460f      	mov	r7, r1
 8002b94:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8002b98:	f7fd fcce 	bl	8000538 <__aeabi_dmul>
 8002b9c:	4602      	mov	r2, r0
 8002b9e:	460b      	mov	r3, r1
 8002ba0:	4630      	mov	r0, r6
 8002ba2:	4639      	mov	r1, r7
 8002ba4:	f7fd fb16 	bl	80001d4 <__adddf3>
 8002ba8:	4606      	mov	r6, r0
 8002baa:	4260      	negs	r0, r4
 8002bac:	460f      	mov	r7, r1
 8002bae:	f7fd fc5d 	bl	800046c <__aeabi_i2d>
 8002bb2:	4602      	mov	r2, r0
 8002bb4:	460b      	mov	r3, r1
 8002bb6:	4630      	mov	r0, r6
 8002bb8:	4639      	mov	r1, r7
 8002bba:	f7fd fb0b 	bl	80001d4 <__adddf3>
 8002bbe:	f7fd fecd 	bl	800095c <__aeabi_d2f>
 8002bc2:	4b1c      	ldr	r3, [pc, #112]	; (8002c34 <main+0x115c>)
 8002bc4:	9004      	str	r0, [sp, #16]
 8002bc6:	6018      	str	r0, [r3, #0]
	        Vx=IRdata[5]*(-0.866025404)+(IRdata[6])*(-1)+(IRdata[7])*(-0.866025404)+(IRdata[8])*(-0.5);
 8002bc8:	f8da 0018 	ldr.w	r0, [sl, #24]
 8002bcc:	4240      	negs	r0, r0
 8002bce:	f7fd fc4d 	bl	800046c <__aeabi_i2d>
 8002bd2:	a313      	add	r3, pc, #76	; (adr r3, 8002c20 <main+0x1148>)
 8002bd4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002bd8:	4604      	mov	r4, r0
 8002bda:	460d      	mov	r5, r1
 8002bdc:	4640      	mov	r0, r8
 8002bde:	4649      	mov	r1, r9
 8002be0:	f7fd fcaa 	bl	8000538 <__aeabi_dmul>
 8002be4:	4602      	mov	r2, r0
 8002be6:	460b      	mov	r3, r1
 8002be8:	4620      	mov	r0, r4
 8002bea:	4629      	mov	r1, r5
 8002bec:	f7fd faf2 	bl	80001d4 <__adddf3>
 8002bf0:	a30b      	add	r3, pc, #44	; (adr r3, 8002c20 <main+0x1148>)
 8002bf2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002bf6:	4604      	mov	r4, r0
 8002bf8:	460d      	mov	r5, r1
 8002bfa:	e9dd 0100 	ldrd	r0, r1, [sp]
 8002bfe:	f7fd fc9b 	bl	8000538 <__aeabi_dmul>
 8002c02:	4602      	mov	r2, r0
 8002c04:	460b      	mov	r3, r1
 8002c06:	4620      	mov	r0, r4
 8002c08:	4629      	mov	r1, r5
 8002c0a:	f7fd fae3 	bl	80001d4 <__adddf3>
 8002c0e:	2200      	movs	r2, #0
 8002c10:	4604      	mov	r4, r0
 8002c12:	460d      	mov	r5, r1
 8002c14:	4b08      	ldr	r3, [pc, #32]	; (8002c38 <main+0x1160>)
 8002c16:	f7ff bb4f 	b.w	80022b8 <main+0x7e0>
 8002c1a:	bf00      	nop
 8002c1c:	f3af 8000 	nop.w
 8002c20:	e875ed0f 	.word	0xe875ed0f
 8002c24:	bfebb67a 	.word	0xbfebb67a
 8002c28:	e875ed0f 	.word	0xe875ed0f
 8002c2c:	3febb67a 	.word	0x3febb67a
 8002c30:	3fe00000 	.word	0x3fe00000
 8002c34:	20000178 	.word	0x20000178
 8002c38:	bfe00000 	.word	0xbfe00000
 8002c3c:	20000160 	.word	0x20000160
	       else if(IRkyori==IRdata[6]){
 8002c40:	f8da 3018 	ldr.w	r3, [sl, #24]
 8002c44:	429d      	cmp	r5, r3
 8002c46:	f47f ac18 	bne.w	800247a <main+0x9a2>
	        Vy=IRdata[4]*0.866025404+(IRdata[5])*0.5+(IRdata[7])*(-0.5)+(IRdata[8])*(-0.866025404);
 8002c4a:	f7fd fc0f 	bl	800046c <__aeabi_i2d>
 8002c4e:	e9cd 0100 	strd	r0, r1, [sp]
 8002c52:	4648      	mov	r0, r9
 8002c54:	f7fd fc0a 	bl	800046c <__aeabi_i2d>
 8002c58:	4680      	mov	r8, r0
 8002c5a:	4630      	mov	r0, r6
 8002c5c:	4689      	mov	r9, r1
 8002c5e:	f7fd fc05 	bl	800046c <__aeabi_i2d>
 8002c62:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8002c66:	4638      	mov	r0, r7
 8002c68:	f7fd fc00 	bl	800046c <__aeabi_i2d>
 8002c6c:	a33b      	add	r3, pc, #236	; (adr r3, 8002d5c <main+0x1284>)
 8002c6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c72:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8002c76:	e9dd 0100 	ldrd	r0, r1, [sp]
 8002c7a:	f7fd fc5d 	bl	8000538 <__aeabi_dmul>
 8002c7e:	2200      	movs	r2, #0
 8002c80:	4606      	mov	r6, r0
 8002c82:	460f      	mov	r7, r1
 8002c84:	4b32      	ldr	r3, [pc, #200]	; (8002d50 <main+0x1278>)
 8002c86:	4640      	mov	r0, r8
 8002c88:	4649      	mov	r1, r9
 8002c8a:	f7fd fc55 	bl	8000538 <__aeabi_dmul>
 8002c8e:	4602      	mov	r2, r0
 8002c90:	460b      	mov	r3, r1
 8002c92:	4630      	mov	r0, r6
 8002c94:	4639      	mov	r1, r7
 8002c96:	f7fd fa9d 	bl	80001d4 <__adddf3>
 8002c9a:	2200      	movs	r2, #0
 8002c9c:	4606      	mov	r6, r0
 8002c9e:	460f      	mov	r7, r1
 8002ca0:	4b2c      	ldr	r3, [pc, #176]	; (8002d54 <main+0x127c>)
 8002ca2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8002ca6:	f7fd fc47 	bl	8000538 <__aeabi_dmul>
 8002caa:	4602      	mov	r2, r0
 8002cac:	460b      	mov	r3, r1
 8002cae:	4630      	mov	r0, r6
 8002cb0:	4639      	mov	r1, r7
 8002cb2:	f7fd fa8f 	bl	80001d4 <__adddf3>
 8002cb6:	a324      	add	r3, pc, #144	; (adr r3, 8002d48 <main+0x1270>)
 8002cb8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002cbc:	4606      	mov	r6, r0
 8002cbe:	460f      	mov	r7, r1
 8002cc0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8002cc4:	f7fd fc38 	bl	8000538 <__aeabi_dmul>
 8002cc8:	4602      	mov	r2, r0
 8002cca:	460b      	mov	r3, r1
 8002ccc:	4630      	mov	r0, r6
 8002cce:	4639      	mov	r1, r7
 8002cd0:	f7fd fa80 	bl	80001d4 <__adddf3>
 8002cd4:	f7fd fe42 	bl	800095c <__aeabi_d2f>
 8002cd8:	4b1f      	ldr	r3, [pc, #124]	; (8002d58 <main+0x1280>)
 8002cda:	9007      	str	r0, [sp, #28]
 8002cdc:	6018      	str	r0, [r3, #0]
	        Vx=IRdata[4]*(-0.5)+(IRdata[5])*(-0.866025404)+(IRdata[6])*(-1)+(IRdata[7])*(-0.866025404)+(IRdata[8])*(-0.5);
 8002cde:	2200      	movs	r2, #0
 8002ce0:	4b1c      	ldr	r3, [pc, #112]	; (8002d54 <main+0x127c>)
 8002ce2:	e9dd 0100 	ldrd	r0, r1, [sp]
 8002ce6:	f7fd fc27 	bl	8000538 <__aeabi_dmul>
 8002cea:	a317      	add	r3, pc, #92	; (adr r3, 8002d48 <main+0x1270>)
 8002cec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002cf0:	4606      	mov	r6, r0
 8002cf2:	460f      	mov	r7, r1
 8002cf4:	4640      	mov	r0, r8
 8002cf6:	4649      	mov	r1, r9
 8002cf8:	f7fd fc1e 	bl	8000538 <__aeabi_dmul>
 8002cfc:	4602      	mov	r2, r0
 8002cfe:	460b      	mov	r3, r1
 8002d00:	4630      	mov	r0, r6
 8002d02:	4639      	mov	r1, r7
 8002d04:	f7fd fa66 	bl	80001d4 <__adddf3>
 8002d08:	4606      	mov	r6, r0
 8002d0a:	4268      	negs	r0, r5
 8002d0c:	460f      	mov	r7, r1
 8002d0e:	f7fd fbad 	bl	800046c <__aeabi_i2d>
 8002d12:	4602      	mov	r2, r0
 8002d14:	460b      	mov	r3, r1
 8002d16:	4630      	mov	r0, r6
 8002d18:	4639      	mov	r1, r7
 8002d1a:	f7fd fa5b 	bl	80001d4 <__adddf3>
 8002d1e:	a30a      	add	r3, pc, #40	; (adr r3, 8002d48 <main+0x1270>)
 8002d20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002d24:	4604      	mov	r4, r0
 8002d26:	460d      	mov	r5, r1
 8002d28:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8002d2c:	f7fd fc04 	bl	8000538 <__aeabi_dmul>
 8002d30:	4602      	mov	r2, r0
 8002d32:	460b      	mov	r3, r1
 8002d34:	4620      	mov	r0, r4
 8002d36:	4629      	mov	r1, r5
 8002d38:	f7fd fa4c 	bl	80001d4 <__adddf3>
 8002d3c:	2200      	movs	r2, #0
 8002d3e:	4604      	mov	r4, r0
 8002d40:	460d      	mov	r5, r1
 8002d42:	4b04      	ldr	r3, [pc, #16]	; (8002d54 <main+0x127c>)
 8002d44:	e507      	b.n	8002756 <main+0xc7e>
 8002d46:	bf00      	nop
 8002d48:	e875ed0f 	.word	0xe875ed0f
 8002d4c:	bfebb67a 	.word	0xbfebb67a
 8002d50:	3fe00000 	.word	0x3fe00000
 8002d54:	bfe00000 	.word	0xbfe00000
 8002d58:	20000178 	.word	0x20000178
 8002d5c:	e875ed0f 	.word	0xe875ed0f
 8002d60:	3febb67a 	.word	0x3febb67a

08002d64 <_Error_Handler>:
  * @brief  This function is executed in case of error occurrence.
  * @param  None
  * @retval None
  */
void _Error_Handler(char * file, int line)
{
 8002d64:	e7fe      	b.n	8002d64 <_Error_Handler>
	...

08002d68 <getUs>:
 */
#include "microsectimer.h"



uint32_t getUs(void) {
 8002d68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
uint32_t usTicks = HAL_RCC_GetSysClockFreq() / 1000000;
 8002d6a:	f7fe fa4d 	bl	8001208 <HAL_RCC_GetSysClockFreq>
register uint32_t ms, cycle_cnt;
do {
ms = HAL_GetTick();
cycle_cnt = SysTick->VAL;
 8002d6e:	4f0b      	ldr	r7, [pc, #44]	; (8002d9c <getUs+0x34>)
uint32_t usTicks = HAL_RCC_GetSysClockFreq() / 1000000;
 8002d70:	4c0b      	ldr	r4, [pc, #44]	; (8002da0 <getUs+0x38>)
 8002d72:	fbb0 f4f4 	udiv	r4, r0, r4
ms = HAL_GetTick();
 8002d76:	f7fd fe6f 	bl	8000a58 <HAL_GetTick>
cycle_cnt = SysTick->VAL;
 8002d7a:	68be      	ldr	r6, [r7, #8]
ms = HAL_GetTick();
 8002d7c:	4605      	mov	r5, r0
} while (ms != HAL_GetTick());
 8002d7e:	f7fd fe6b 	bl	8000a58 <HAL_GetTick>
 8002d82:	4285      	cmp	r5, r0
 8002d84:	d1f7      	bne.n	8002d76 <getUs+0xe>
return (ms * 1000) + (usTicks * 1000 - cycle_cnt) / usTicks;
 8002d86:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002d8a:	fb03 f004 	mul.w	r0, r3, r4
 8002d8e:	1b80      	subs	r0, r0, r6
 8002d90:	fbb0 f0f4 	udiv	r0, r0, r4
}
 8002d94:	fb03 0005 	mla	r0, r3, r5, r0
 8002d98:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002d9a:	bf00      	nop
 8002d9c:	e000e010 	.word	0xe000e010
 8002da0:	000f4240 	.word	0x000f4240

08002da4 <delayUs>:

void delayUs(uint16_t micros) {
 8002da4:	b538      	push	{r3, r4, r5, lr}
 8002da6:	4604      	mov	r4, r0
uint32_t start = getUs();
 8002da8:	f7ff ffde 	bl	8002d68 <getUs>
 8002dac:	4605      	mov	r5, r0
while (getUs()-start < (uint32_t) micros) {
 8002dae:	f7ff ffdb 	bl	8002d68 <getUs>
 8002db2:	1b40      	subs	r0, r0, r5
 8002db4:	42a0      	cmp	r0, r4
 8002db6:	d300      	bcc.n	8002dba <delayUs+0x16>
asm("nop");
}
}
 8002db8:	bd38      	pop	{r3, r4, r5, pc}
asm("nop");
 8002dba:	bf00      	nop
 8002dbc:	e7f7      	b.n	8002dae <delayUs+0xa>
	...

08002dc0 <myAtan>:
	float index;
	int index_int;
	float index_dec;


	if (x<0) return -myAtan(-x);
 8002dc0:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8002dc4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
{
 8002dc8:	b508      	push	{r3, lr}
	if (x<0) return -myAtan(-x);
 8002dca:	d506      	bpl.n	8002dda <myAtan+0x1a>
 8002dcc:	eeb1 0a40 	vneg.f32	s0, s0
 8002dd0:	f7ff fff6 	bl	8002dc0 <myAtan>
 8002dd4:	eeb1 0a40 	vneg.f32	s0, s0
 8002dd8:	bd08      	pop	{r3, pc}
	if (x == 0.0)   return 0.0;
 8002dda:	eeb5 0a40 	vcmp.f32	s0, #0.0
 8002dde:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002de2:	d038      	beq.n	8002e56 <myAtan+0x96>
 8002de4:	4a1d      	ldr	r2, [pc, #116]	; (8002e5c <myAtan+0x9c>)
 8002de6:	2301      	movs	r3, #1
	for (i = 1; i<=BLOCK_NUM_ATAN; i++)
	{
		if (x <= atan_table_delimit_val[i])
 8002de8:	ecf2 7a01 	vldmia	r2!, {s15}
 8002dec:	eeb4 0ae7 	vcmpe.f32	s0, s15
 8002df0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002df4:	d829      	bhi.n	8002e4a <myAtan+0x8a>
		{
			index = DEBIDE_ONE_BLOCK_ATAN * (i - 1) + ((x - atan_table_delimit_val[i - 1]) / atan_table_width[i - 1]);
 8002df6:	3b01      	subs	r3, #1
 8002df8:	4919      	ldr	r1, [pc, #100]	; (8002e60 <myAtan+0xa0>)
 8002dfa:	4a1a      	ldr	r2, [pc, #104]	; (8002e64 <myAtan+0xa4>)
 8002dfc:	0098      	lsls	r0, r3, #2
 8002dfe:	4401      	add	r1, r0
 8002e00:	edd1 7a00 	vldr	s15, [r1]
 8002e04:	4402      	add	r2, r0
 8002e06:	ee30 0a67 	vsub.f32	s0, s0, s15
 8002e0a:	edd2 7a00 	vldr	s15, [r2]
 8002e0e:	ee80 7a27 	vdiv.f32	s14, s0, s15
 8002e12:	2218      	movs	r2, #24
 8002e14:	4353      	muls	r3, r2
 8002e16:	ee07 3a90 	vmov	s15, r3
 8002e1a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
			index_int = (int)index;
			index_dec = index - (float)index_int;
			return atan_table[index_int] + index_dec * ((atan_table[index_int + 1] - atan_table[index_int]));
 8002e1e:	4b12      	ldr	r3, [pc, #72]	; (8002e68 <myAtan+0xa8>)
			index = DEBIDE_ONE_BLOCK_ATAN * (i - 1) + ((x - atan_table_delimit_val[i - 1]) / atan_table_width[i - 1]);
 8002e20:	ee77 7a27 	vadd.f32	s15, s14, s15
			index_int = (int)index;
 8002e24:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 8002e28:	ee17 2a10 	vmov	r2, s14
			index_dec = index - (float)index_int;
 8002e2c:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
			return atan_table[index_int] + index_dec * ((atan_table[index_int + 1] - atan_table[index_int]));
 8002e30:	eb03 0182 	add.w	r1, r3, r2, lsl #2
 8002e34:	ed91 0a00 	vldr	s0, [r1]
			index_dec = index - (float)index_int;
 8002e38:	ee77 7ac7 	vsub.f32	s15, s15, s14
			return atan_table[index_int] + index_dec * ((atan_table[index_int + 1] - atan_table[index_int]));
 8002e3c:	ed91 7a01 	vldr	s14, [r1, #4]
 8002e40:	ee37 7a40 	vsub.f32	s14, s14, s0
 8002e44:	eea7 0a87 	vfma.f32	s0, s15, s14
 8002e48:	bd08      	pop	{r3, pc}
	for (i = 1; i<=BLOCK_NUM_ATAN; i++)
 8002e4a:	3301      	adds	r3, #1
 8002e4c:	2b1b      	cmp	r3, #27
 8002e4e:	d1cb      	bne.n	8002de8 <myAtan+0x28>
		}
	}
	return atan_table[TABLE_SIXE_ATAN-1];
 8002e50:	ed9f 0a06 	vldr	s0, [pc, #24]	; 8002e6c <myAtan+0xac>
 8002e54:	bd08      	pop	{r3, pc}
	if (x == 0.0)   return 0.0;
 8002e56:	ed9f 0a06 	vldr	s0, [pc, #24]	; 8002e70 <myAtan+0xb0>

}
 8002e5a:	bd08      	pop	{r3, pc}
 8002e5c:	08004118 	.word	0x08004118
 8002e60:	08004114 	.word	0x08004114
 8002e64:	08004180 	.word	0x08004180
 8002e68:	08003750 	.word	0x08003750
 8002e6c:	3fc90a23 	.word	0x3fc90a23
 8002e70:	00000000 	.word	0x00000000

08002e74 <myAtan2>:

float myAtan2(float y, float x)
{
	if (x >  0.0) return myAtan(y / x);
 8002e74:	eef5 0ac0 	vcmpe.f32	s1, #0.0
 8002e78:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
{
 8002e7c:	b508      	push	{r3, lr}
	if (x >  0.0) return myAtan(y / x);
 8002e7e:	dd05      	ble.n	8002e8c <myAtan2+0x18>
 8002e80:	ee80 0a20 	vdiv.f32	s0, s0, s1
	if (y <  0.0 &&  x <  0.0) return myAtan(y / x) - PI;
	if (y >  0.0 &&  x == 0.0) return PI / 2.0;
	if (y <  0.0 &&  x == 0.0) return -PI / 2.0;
	if (y == 0.0 &&  x == 0.0) return 0.0;  //`.
	return 0.0;
}
 8002e84:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	if (x >  0.0) return myAtan(y / x);
 8002e88:	f7ff bf9a 	b.w	8002dc0 <myAtan>
	if (y >= 0.0 &&  x <  0.0) return myAtan(y / x) + PI;
 8002e8c:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8002e90:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002e94:	db0d      	blt.n	8002eb2 <myAtan2+0x3e>
 8002e96:	eef5 0ac0 	vcmpe.f32	s1, #0.0
 8002e9a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002e9e:	d508      	bpl.n	8002eb2 <myAtan2+0x3e>
 8002ea0:	ee80 0a20 	vdiv.f32	s0, s0, s1
 8002ea4:	f7ff ff8c 	bl	8002dc0 <myAtan>
 8002ea8:	eddf 7a1c 	vldr	s15, [pc, #112]	; 8002f1c <myAtan2+0xa8>
 8002eac:	ee30 0a27 	vadd.f32	s0, s0, s15
 8002eb0:	bd08      	pop	{r3, pc}
	if (y <  0.0 &&  x <  0.0) return myAtan(y / x) - PI;
 8002eb2:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8002eb6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002eba:	d50d      	bpl.n	8002ed8 <myAtan2+0x64>
 8002ebc:	eef5 0ac0 	vcmpe.f32	s1, #0.0
 8002ec0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002ec4:	d518      	bpl.n	8002ef8 <myAtan2+0x84>
 8002ec6:	ee80 0a20 	vdiv.f32	s0, s0, s1
 8002eca:	f7ff ff79 	bl	8002dc0 <myAtan>
 8002ece:	eddf 7a13 	vldr	s15, [pc, #76]	; 8002f1c <myAtan2+0xa8>
 8002ed2:	ee30 0a67 	vsub.f32	s0, s0, s15
 8002ed6:	bd08      	pop	{r3, pc}
	if (y >  0.0 &&  x == 0.0) return PI / 2.0;
 8002ed8:	dd0b      	ble.n	8002ef2 <myAtan2+0x7e>
	return 0.0;
 8002eda:	eef5 0a40 	vcmp.f32	s1, #0.0
 8002ede:	eddf 7a10 	vldr	s15, [pc, #64]	; 8002f20 <myAtan2+0xac>
 8002ee2:	ed9f 0a10 	vldr	s0, [pc, #64]	; 8002f24 <myAtan2+0xb0>
 8002ee6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002eea:	bf18      	it	ne
 8002eec:	eeb0 0a67 	vmovne.f32	s0, s15
 8002ef0:	bd08      	pop	{r3, pc}
 8002ef2:	ed9f 0a0b 	vldr	s0, [pc, #44]	; 8002f20 <myAtan2+0xac>
 8002ef6:	bd08      	pop	{r3, pc}
	if (y >  0.0 &&  x == 0.0) return PI / 2.0;
 8002ef8:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8002efc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002f00:	dceb      	bgt.n	8002eda <myAtan2+0x66>
	if (y <  0.0 &&  x == 0.0) return -PI / 2.0;
 8002f02:	eef5 0a40 	vcmp.f32	s1, #0.0
 8002f06:	eddf 7a08 	vldr	s15, [pc, #32]	; 8002f28 <myAtan2+0xb4>
 8002f0a:	ed9f 0a05 	vldr	s0, [pc, #20]	; 8002f20 <myAtan2+0xac>
 8002f0e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002f12:	bf08      	it	eq
 8002f14:	eeb0 0a67 	vmoveq.f32	s0, s15
 8002f18:	bd08      	pop	{r3, pc}
 8002f1a:	bf00      	nop
 8002f1c:	40490fdb 	.word	0x40490fdb
 8002f20:	00000000 	.word	0x00000000
 8002f24:	3fc90fdb 	.word	0x3fc90fdb
 8002f28:	bfc90fdb 	.word	0xbfc90fdb

08002f2c <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002f2c:	4b1d      	ldr	r3, [pc, #116]	; (8002fa4 <HAL_MspInit+0x78>)
{
 8002f2e:	b507      	push	{r0, r1, r2, lr}
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002f30:	699a      	ldr	r2, [r3, #24]
 8002f32:	f042 0201 	orr.w	r2, r2, #1
 8002f36:	619a      	str	r2, [r3, #24]
 8002f38:	699b      	ldr	r3, [r3, #24]
 8002f3a:	f003 0301 	and.w	r3, r3, #1
 8002f3e:	9301      	str	r3, [sp, #4]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002f40:	2003      	movs	r0, #3
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002f42:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002f44:	f7fd fd8e 	bl	8000a64 <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
 8002f48:	2200      	movs	r2, #0
 8002f4a:	4611      	mov	r1, r2
 8002f4c:	f06f 000b 	mvn.w	r0, #11
 8002f50:	f7fd fd9a 	bl	8000a88 <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
 8002f54:	2200      	movs	r2, #0
 8002f56:	4611      	mov	r1, r2
 8002f58:	f06f 000a 	mvn.w	r0, #10
 8002f5c:	f7fd fd94 	bl	8000a88 <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
 8002f60:	2200      	movs	r2, #0
 8002f62:	4611      	mov	r1, r2
 8002f64:	f06f 0009 	mvn.w	r0, #9
 8002f68:	f7fd fd8e 	bl	8000a88 <HAL_NVIC_SetPriority>
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 0, 0);
 8002f6c:	2200      	movs	r2, #0
 8002f6e:	4611      	mov	r1, r2
 8002f70:	f06f 0004 	mvn.w	r0, #4
 8002f74:	f7fd fd88 	bl	8000a88 <HAL_NVIC_SetPriority>
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 0);
 8002f78:	2200      	movs	r2, #0
 8002f7a:	4611      	mov	r1, r2
 8002f7c:	f06f 0003 	mvn.w	r0, #3
 8002f80:	f7fd fd82 	bl	8000a88 <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 0, 0);
 8002f84:	2200      	movs	r2, #0
 8002f86:	4611      	mov	r1, r2
 8002f88:	f06f 0001 	mvn.w	r0, #1
 8002f8c:	f7fd fd7c 	bl	8000a88 <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8002f90:	2200      	movs	r2, #0
 8002f92:	4611      	mov	r1, r2
 8002f94:	f04f 30ff 	mov.w	r0, #4294967295
 8002f98:	f7fd fd76 	bl	8000a88 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002f9c:	b003      	add	sp, #12
 8002f9e:	f85d fb04 	ldr.w	pc, [sp], #4
 8002fa2:	bf00      	nop
 8002fa4:	40021000 	.word	0x40021000

08002fa8 <NMI_Handler>:
 8002fa8:	4770      	bx	lr

08002faa <HardFault_Handler>:

/**
* @brief This function handles Hard fault interrupt.
*/
void HardFault_Handler(void)
{
 8002faa:	e7fe      	b.n	8002faa <HardFault_Handler>

08002fac <MemManage_Handler>:

/**
* @brief This function handles Memory management fault.
*/
void MemManage_Handler(void)
{
 8002fac:	e7fe      	b.n	8002fac <MemManage_Handler>

08002fae <BusFault_Handler>:

/**
* @brief This function handles Pre-fetch fault, memory access fault.
*/
void BusFault_Handler(void)
{
 8002fae:	e7fe      	b.n	8002fae <BusFault_Handler>

08002fb0 <UsageFault_Handler>:

/**
* @brief This function handles Undefined instruction or illegal state.
*/
void UsageFault_Handler(void)
{
 8002fb0:	e7fe      	b.n	8002fb0 <UsageFault_Handler>

08002fb2 <SVC_Handler>:
 8002fb2:	4770      	bx	lr

08002fb4 <DebugMon_Handler>:
 8002fb4:	4770      	bx	lr

08002fb6 <PendSV_Handler>:

/**
* @brief This function handles Pendable request for system service.
*/
void PendSV_Handler(void)
{
 8002fb6:	4770      	bx	lr

08002fb8 <SysTick_Handler>:

/**
* @brief This function handles System tick timer.
*/
void SysTick_Handler(void)
{
 8002fb8:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002fba:	f7fd fd45 	bl	8000a48 <HAL_IncTick>
  HAL_SYSTICK_IRQHandler();
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002fbe:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_SYSTICK_IRQHandler();
 8002fc2:	f7fd bdb8 	b.w	8000b36 <HAL_SYSTICK_IRQHandler>
	...

08002fc8 <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002fc8:	4915      	ldr	r1, [pc, #84]	; (8003020 <SystemInit+0x58>)
 8002fca:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 8002fce:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002fd2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 8002fd6:	4b13      	ldr	r3, [pc, #76]	; (8003024 <SystemInit+0x5c>)
 8002fd8:	681a      	ldr	r2, [r3, #0]
 8002fda:	f042 0201 	orr.w	r2, r2, #1
 8002fde:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR &= 0xF87FC00CU;
 8002fe0:	6858      	ldr	r0, [r3, #4]
 8002fe2:	4a11      	ldr	r2, [pc, #68]	; (8003028 <SystemInit+0x60>)
 8002fe4:	4002      	ands	r2, r0
 8002fe6:	605a      	str	r2, [r3, #4]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 8002fe8:	681a      	ldr	r2, [r3, #0]
 8002fea:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 8002fee:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8002ff2:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8002ff4:	681a      	ldr	r2, [r3, #0]
 8002ff6:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002ffa:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 8002ffc:	685a      	ldr	r2, [r3, #4]
 8002ffe:	f422 02fe 	bic.w	r2, r2, #8323072	; 0x7f0000
 8003002:	605a      	str	r2, [r3, #4]

  /* Reset PREDIV1[3:0] bits */
  RCC->CFGR2 &= 0xFFFFFFF0U;
 8003004:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003006:	f022 020f 	bic.w	r2, r2, #15
 800300a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Reset USARTSW[1:0], I2CSW and TIMs bits */
  RCC->CFGR3 &= 0xFF00FCCCU;
 800300c:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800300e:	4a07      	ldr	r2, [pc, #28]	; (800302c <SystemInit+0x64>)
 8003010:	4002      	ands	r2, r0
 8003012:	631a      	str	r2, [r3, #48]	; 0x30

  /* Disable all interrupts */
  RCC->CIR = 0x00000000U;
 8003014:	2200      	movs	r2, #0
 8003016:	609a      	str	r2, [r3, #8]

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8003018:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800301c:	608b      	str	r3, [r1, #8]
 800301e:	4770      	bx	lr
 8003020:	e000ed00 	.word	0xe000ed00
 8003024:	40021000 	.word	0x40021000
 8003028:	f87fc00c 	.word	0xf87fc00c
 800302c:	ff00fccc 	.word	0xff00fccc

08003030 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart2;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8003030:	b508      	push	{r3, lr}

  huart1.Instance = USART1;
 8003032:	480d      	ldr	r0, [pc, #52]	; (8003068 <MX_USART1_UART_Init+0x38>)
  huart1.Init.BaudRate = 115200;
 8003034:	4b0d      	ldr	r3, [pc, #52]	; (800306c <MX_USART1_UART_Init+0x3c>)
 8003036:	f44f 3ee1 	mov.w	lr, #115200	; 0x1c200
 800303a:	e880 4008 	stmia.w	r0, {r3, lr}
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
  huart1.Init.StopBits = UART_STOPBITS_1;
  huart1.Init.Parity = UART_PARITY_NONE;
  huart1.Init.Mode = UART_MODE_TX_RX;
 800303e:	220c      	movs	r2, #12
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8003040:	2300      	movs	r3, #0
 8003042:	6083      	str	r3, [r0, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8003044:	60c3      	str	r3, [r0, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8003046:	6103      	str	r3, [r0, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8003048:	6142      	str	r2, [r0, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800304a:	6183      	str	r3, [r0, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800304c:	61c3      	str	r3, [r0, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800304e:	6203      	str	r3, [r0, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8003050:	6243      	str	r3, [r0, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8003052:	f7fe fc67 	bl	8001924 <HAL_UART_Init>
 8003056:	b128      	cbz	r0, 8003064 <MX_USART1_UART_Init+0x34>
  {
    _Error_Handler(__FILE__, __LINE__);
 8003058:	2145      	movs	r1, #69	; 0x45
 800305a:	4805      	ldr	r0, [pc, #20]	; (8003070 <MX_USART1_UART_Init+0x40>)
  }

}
 800305c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    _Error_Handler(__FILE__, __LINE__);
 8003060:	f7ff be80 	b.w	8002d64 <_Error_Handler>
 8003064:	bd08      	pop	{r3, pc}
 8003066:	bf00      	nop
 8003068:	200001dc 	.word	0x200001dc
 800306c:	40013800 	.word	0x40013800
 8003070:	08004200 	.word	0x08004200

08003074 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8003074:	b508      	push	{r3, lr}

  huart2.Instance = USART2;
 8003076:	480d      	ldr	r0, [pc, #52]	; (80030ac <MX_USART2_UART_Init+0x38>)
  huart2.Init.BaudRate = 115200;
 8003078:	4b0d      	ldr	r3, [pc, #52]	; (80030b0 <MX_USART2_UART_Init+0x3c>)
 800307a:	f44f 3ee1 	mov.w	lr, #115200	; 0x1c200
 800307e:	e880 4008 	stmia.w	r0, {r3, lr}
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
  huart2.Init.StopBits = UART_STOPBITS_1;
  huart2.Init.Parity = UART_PARITY_NONE;
  huart2.Init.Mode = UART_MODE_TX_RX;
 8003082:	220c      	movs	r2, #12
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8003084:	2300      	movs	r3, #0
 8003086:	6083      	str	r3, [r0, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8003088:	60c3      	str	r3, [r0, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800308a:	6103      	str	r3, [r0, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800308c:	6142      	str	r2, [r0, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800308e:	6183      	str	r3, [r0, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8003090:	61c3      	str	r3, [r0, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8003092:	6203      	str	r3, [r0, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8003094:	6243      	str	r3, [r0, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8003096:	f7fe fc45 	bl	8001924 <HAL_UART_Init>
 800309a:	b128      	cbz	r0, 80030a8 <MX_USART2_UART_Init+0x34>
  {
    _Error_Handler(__FILE__, __LINE__);
 800309c:	215a      	movs	r1, #90	; 0x5a
 800309e:	4805      	ldr	r0, [pc, #20]	; (80030b4 <MX_USART2_UART_Init+0x40>)
  }

}
 80030a0:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    _Error_Handler(__FILE__, __LINE__);
 80030a4:	f7ff be5e 	b.w	8002d64 <_Error_Handler>
 80030a8:	bd08      	pop	{r3, pc}
 80030aa:	bf00      	nop
 80030ac:	2000024c 	.word	0x2000024c
 80030b0:	40004400 	.word	0x40004400
 80030b4:	08004200 	.word	0x08004200

080030b8 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80030b8:	b500      	push	{lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(uartHandle->Instance==USART1)
 80030ba:	6803      	ldr	r3, [r0, #0]
 80030bc:	4a1c      	ldr	r2, [pc, #112]	; (8003130 <HAL_UART_MspInit+0x78>)
 80030be:	4293      	cmp	r3, r2
{
 80030c0:	b089      	sub	sp, #36	; 0x24
  if(uartHandle->Instance==USART1)
 80030c2:	d11a      	bne.n	80030fa <HAL_UART_MspInit+0x42>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80030c4:	4b1b      	ldr	r3, [pc, #108]	; (8003134 <HAL_UART_MspInit+0x7c>)
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80030c6:	481c      	ldr	r0, [pc, #112]	; (8003138 <HAL_UART_MspInit+0x80>)
    __HAL_RCC_USART1_CLK_ENABLE();
 80030c8:	699a      	ldr	r2, [r3, #24]
 80030ca:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80030ce:	619a      	str	r2, [r3, #24]
 80030d0:	699b      	ldr	r3, [r3, #24]
 80030d2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80030d6:	9301      	str	r3, [sp, #4]
 80030d8:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80030da:	23c0      	movs	r3, #192	; 0xc0
 80030dc:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80030de:	2302      	movs	r3, #2
 80030e0:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80030e2:	2301      	movs	r3, #1
 80030e4:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80030e6:	2303      	movs	r3, #3
 80030e8:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80030ea:	2307      	movs	r3, #7
 80030ec:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80030ee:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80030f0:	f7fd fd26 	bl	8000b40 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 80030f4:	b009      	add	sp, #36	; 0x24
 80030f6:	f85d fb04 	ldr.w	pc, [sp], #4
  else if(uartHandle->Instance==USART2)
 80030fa:	4a10      	ldr	r2, [pc, #64]	; (800313c <HAL_UART_MspInit+0x84>)
 80030fc:	4293      	cmp	r3, r2
 80030fe:	d1f9      	bne.n	80030f4 <HAL_UART_MspInit+0x3c>
    __HAL_RCC_USART2_CLK_ENABLE();
 8003100:	4b0c      	ldr	r3, [pc, #48]	; (8003134 <HAL_UART_MspInit+0x7c>)
 8003102:	69da      	ldr	r2, [r3, #28]
 8003104:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8003108:	61da      	str	r2, [r3, #28]
 800310a:	69db      	ldr	r3, [r3, #28]
 800310c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003110:	9302      	str	r3, [sp, #8]
 8003112:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8003114:	230c      	movs	r3, #12
 8003116:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003118:	2302      	movs	r3, #2
 800311a:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800311c:	2301      	movs	r3, #1
 800311e:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003120:	2303      	movs	r3, #3
 8003122:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8003124:	2307      	movs	r3, #7
 8003126:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003128:	a903      	add	r1, sp, #12
 800312a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800312e:	e7df      	b.n	80030f0 <HAL_UART_MspInit+0x38>
 8003130:	40013800 	.word	0x40013800
 8003134:	40021000 	.word	0x40021000
 8003138:	48000400 	.word	0x48000400
 800313c:	40004400 	.word	0x40004400

08003140 <init_xpritf>:
/* Put a character                              */
/*----------------------------------------------*/


void init_xpritf(UART_HandleTypeDef *handler){
	huart_xprintf = handler;
 8003140:	4b01      	ldr	r3, [pc, #4]	; (8003148 <init_xpritf+0x8>)
 8003142:	6018      	str	r0, [r3, #0]
 8003144:	4770      	bx	lr
 8003146:	bf00      	nop
 8003148:	2000014c 	.word	0x2000014c

0800314c <uart_putc>:
	    HAL_UART_Receive(huart_xprintf, (uint8_t *)buf, sizeof(buf), 0xFFFF);
	    c = buf[0];
	    return c;
	}
void uart_putc(uint8_t c)
	{
 800314c:	b507      	push	{r0, r1, r2, lr}
	 char buf[1];
	 buf[0] = c;
 800314e:	a902      	add	r1, sp, #8
	 HAL_UART_Transmit(huart_xprintf, (uint8_t *)buf, sizeof(buf), 0xFFFF);
 8003150:	f64f 73ff 	movw	r3, #65535	; 0xffff
	 buf[0] = c;
 8003154:	f801 0d04 	strb.w	r0, [r1, #-4]!
	 HAL_UART_Transmit(huart_xprintf, (uint8_t *)buf, sizeof(buf), 0xFFFF);
 8003158:	4803      	ldr	r0, [pc, #12]	; (8003168 <uart_putc+0x1c>)
 800315a:	2201      	movs	r2, #1
 800315c:	6800      	ldr	r0, [r0, #0]
 800315e:	f7fe fb56 	bl	800180e <HAL_UART_Transmit>
	}
 8003162:	b003      	add	sp, #12
 8003164:	f85d fb04 	ldr.w	pc, [sp], #4
 8003168:	2000014c 	.word	0x2000014c

0800316c <xputc>:
	    }
	}

void xputc (char c)
{
	if (_CR_CRLF && c == '\n') xputc('\r');		/* CR -> CRLF */
 800316c:	280a      	cmp	r0, #10
{
 800316e:	b510      	push	{r4, lr}
 8003170:	4604      	mov	r4, r0
	if (_CR_CRLF && c == '\n') xputc('\r');		/* CR -> CRLF */
 8003172:	d102      	bne.n	800317a <xputc+0xe>
 8003174:	200d      	movs	r0, #13
 8003176:	f7ff fff9 	bl	800316c <xputc>

	if (outptr) {
 800317a:	4a07      	ldr	r2, [pc, #28]	; (8003198 <xputc+0x2c>)
 800317c:	6813      	ldr	r3, [r2, #0]
 800317e:	b11b      	cbz	r3, 8003188 <xputc+0x1c>
		*outptr++ = (unsigned char)c;
 8003180:	1c59      	adds	r1, r3, #1
 8003182:	701c      	strb	r4, [r3, #0]
 8003184:	6011      	str	r1, [r2, #0]
		return;
 8003186:	bd10      	pop	{r4, pc}
	}

	if (xfunc_out) xfunc_out((unsigned char)c);
 8003188:	4b04      	ldr	r3, [pc, #16]	; (800319c <xputc+0x30>)
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	b11b      	cbz	r3, 8003196 <xputc+0x2a>
 800318e:	4620      	mov	r0, r4
}
 8003190:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	if (xfunc_out) xfunc_out((unsigned char)c);
 8003194:	4718      	bx	r3
 8003196:	bd10      	pop	{r4, pc}
 8003198:	20000134 	.word	0x20000134
 800319c:	200002c0 	.word	0x200002c0

080031a0 <xputs>:
/*----------------------------------------------*/

void xputs (					/* Put a string to the default device */
	const char* str				/* Pointer to the string */
)
{
 80031a0:	b510      	push	{r4, lr}
 80031a2:	1e44      	subs	r4, r0, #1
	while (*str)
 80031a4:	f814 0f01 	ldrb.w	r0, [r4, #1]!
 80031a8:	b900      	cbnz	r0, 80031ac <xputs+0xc>
		xputc(*str++);
}
 80031aa:	bd10      	pop	{r4, pc}
		xputc(*str++);
 80031ac:	f7ff ffde 	bl	800316c <xputc>
 80031b0:	e7f8      	b.n	80031a4 <xputs+0x4>

080031b2 <xvprintf>:
static
void xvprintf (
	const char*	fmt,	/* Pointer to the format string */
	va_list arp			/* Pointer to arguments */
)
{
 80031b2:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80031b6:	4602      	mov	r2, r0
 80031b8:	460d      	mov	r5, r1
	unsigned long v;
	char s[16], c, d, *p;


	for (;;) {
		c = *fmt++;					/* Get a char */
 80031ba:	7810      	ldrb	r0, [r2, #0]
		if (!c) break;				/* End of format? */
 80031bc:	2800      	cmp	r0, #0
 80031be:	f000 80ca 	beq.w	8003356 <xvprintf+0x1a4>
		if (c != '%') {				/* Pass through it if not a % sequense */
 80031c2:	2825      	cmp	r0, #37	; 0x25
 80031c4:	d004      	beq.n	80031d0 <xvprintf+0x1e>
		c = *fmt++;					/* Get a char */
 80031c6:	1c57      	adds	r7, r2, #1
		case 'U' :					/* Unsigned decimal */
			r = 10; break;
		case 'X' :					/* Hexdecimal */
			r = 16; break;
		default:					/* Unknown type (passthrough) */
			xputc(c); continue;
 80031c8:	f7ff ffd0 	bl	800316c <xputc>
 80031cc:	462c      	mov	r4, r5
 80031ce:	e052      	b.n	8003276 <xvprintf+0xc4>
		c = *fmt++;					/* Get first char of the sequense */
 80031d0:	7853      	ldrb	r3, [r2, #1]
		if (c == '0') {				/* Flag: '0' padded */
 80031d2:	2b30      	cmp	r3, #48	; 0x30
 80031d4:	d128      	bne.n	8003228 <xvprintf+0x76>
			f = 1; c = *fmt++;
 80031d6:	7893      	ldrb	r3, [r2, #2]
 80031d8:	1cd7      	adds	r7, r2, #3
 80031da:	2601      	movs	r6, #1
		for (w = 0; c >= '0' && c <= '9'; c = *fmt++)	/* Minimum width */
 80031dc:	f04f 0800 	mov.w	r8, #0
			w = w * 10 + c - '0';
 80031e0:	210a      	movs	r1, #10
		for (w = 0; c >= '0' && c <= '9'; c = *fmt++)	/* Minimum width */
 80031e2:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 80031e6:	2a09      	cmp	r2, #9
 80031e8:	d927      	bls.n	800323a <xvprintf+0x88>
		if (c == 'l' || c == 'L') {	/* Prefix: Size is long int */
 80031ea:	f003 02df 	and.w	r2, r3, #223	; 0xdf
 80031ee:	2a4c      	cmp	r2, #76	; 0x4c
			f |= 4; c = *fmt++;
 80031f0:	bf02      	ittt	eq
 80031f2:	783b      	ldrbeq	r3, [r7, #0]
 80031f4:	f046 0604 	orreq.w	r6, r6, #4
 80031f8:	3701      	addeq	r7, #1
		if (!c) break;				/* End of format? */
 80031fa:	2b00      	cmp	r3, #0
 80031fc:	f000 80ab 	beq.w	8003356 <xvprintf+0x1a4>
		if (d >= 'a') d -= 0x20;
 8003200:	2b60      	cmp	r3, #96	; 0x60
 8003202:	bf86      	itte	hi
 8003204:	f1a3 0220 	subhi.w	r2, r3, #32
 8003208:	b2d2      	uxtbhi	r2, r2
 800320a:	461a      	movls	r2, r3
		switch (d) {				/* Type is... */
 800320c:	2a4f      	cmp	r2, #79	; 0x4f
 800320e:	d035      	beq.n	800327c <xvprintf+0xca>
 8003210:	d81a      	bhi.n	8003248 <xvprintf+0x96>
 8003212:	2a43      	cmp	r2, #67	; 0x43
 8003214:	f000 8088 	beq.w	8003328 <xvprintf+0x176>
 8003218:	2a44      	cmp	r2, #68	; 0x44
 800321a:	f000 808e 	beq.w	800333a <xvprintf+0x188>
 800321e:	2a42      	cmp	r2, #66	; 0x42
 8003220:	f000 8089 	beq.w	8003336 <xvprintf+0x184>
			xputc(c); continue;
 8003224:	4618      	mov	r0, r3
 8003226:	e7cf      	b.n	80031c8 <xvprintf+0x16>
			if (c == '-') {			/* Flag: left justified */
 8003228:	2b2d      	cmp	r3, #45	; 0x2d
		c = *fmt++;					/* Get first char of the sequense */
 800322a:	bf19      	ittee	ne
 800322c:	1c97      	addne	r7, r2, #2
		f = 0;
 800322e:	2600      	movne	r6, #0
				f = 2; c = *fmt++;
 8003230:	1cd7      	addeq	r7, r2, #3
 8003232:	7893      	ldrbeq	r3, [r2, #2]
 8003234:	bf08      	it	eq
 8003236:	2602      	moveq	r6, #2
 8003238:	e7d0      	b.n	80031dc <xvprintf+0x2a>
			w = w * 10 + c - '0';
 800323a:	fb01 3808 	mla	r8, r1, r8, r3
 800323e:	f1a8 0830 	sub.w	r8, r8, #48	; 0x30
		for (w = 0; c >= '0' && c <= '9'; c = *fmt++)	/* Minimum width */
 8003242:	f817 3b01 	ldrb.w	r3, [r7], #1
 8003246:	e7cc      	b.n	80031e2 <xvprintf+0x30>
		switch (d) {				/* Type is... */
 8003248:	2a55      	cmp	r2, #85	; 0x55
 800324a:	d076      	beq.n	800333a <xvprintf+0x188>
 800324c:	2a58      	cmp	r2, #88	; 0x58
 800324e:	d070      	beq.n	8003332 <xvprintf+0x180>
 8003250:	2a53      	cmp	r2, #83	; 0x53
 8003252:	d1e7      	bne.n	8003224 <xvprintf+0x72>
			p = va_arg(arp, char*);
 8003254:	f8d5 9000 	ldr.w	r9, [r5]
 8003258:	1d2c      	adds	r4, r5, #4
			for (j = 0; p[j]; j++) ;
 800325a:	464b      	mov	r3, r9
 800325c:	eba3 0509 	sub.w	r5, r3, r9
 8003260:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003264:	2a00      	cmp	r2, #0
 8003266:	d1f9      	bne.n	800325c <xvprintf+0xaa>
			while (!(f & 2) && j++ < w) xputc(' ');
 8003268:	07b0      	lsls	r0, r6, #30
 800326a:	d552      	bpl.n	8003312 <xvprintf+0x160>
			xputs(p);
 800326c:	4648      	mov	r0, r9
 800326e:	f7ff ff97 	bl	80031a0 <xputs>
			while (j++ < w) xputc(' ');
 8003272:	45a8      	cmp	r8, r5
 8003274:	d853      	bhi.n	800331e <xvprintf+0x16c>
			xputc(c); continue;
 8003276:	4625      	mov	r5, r4
 8003278:	463a      	mov	r2, r7
 800327a:	e79e      	b.n	80031ba <xvprintf+0x8>
			r = 8; break;
 800327c:	2008      	movs	r0, #8
		}

		/* Get an argument and put it in numeral */
		v = (f & 4) ? va_arg(arp, long) : ((d == 'D') ? (long)va_arg(arp, int) : (long)va_arg(arp, unsigned int));
 800327e:	2a44      	cmp	r2, #68	; 0x44
 8003280:	6829      	ldr	r1, [r5, #0]
 8003282:	f105 0404 	add.w	r4, r5, #4
 8003286:	d104      	bne.n	8003292 <xvprintf+0xe0>
		if (d == 'D' && (v & 0x80000000)) {
 8003288:	2900      	cmp	r1, #0
			v = 0 - v;
 800328a:	bfbc      	itt	lt
 800328c:	4249      	neglt	r1, r1
			f |= 8;
 800328e:	f046 0608 	orrlt.w	r6, r6, #8
 8003292:	2b78      	cmp	r3, #120	; 0x78
 8003294:	bf0c      	ite	eq
 8003296:	f04f 0c27 	moveq.w	ip, #39	; 0x27
 800329a:	f04f 0c07 	movne.w	ip, #7
		}
		i = 0;
 800329e:	2200      	movs	r2, #0
		do {
			d = (char)(v % r); v /= r;
 80032a0:	fbb1 fef0 	udiv	lr, r1, r0
 80032a4:	fb00 151e 	mls	r5, r0, lr, r1
 80032a8:	b2eb      	uxtb	r3, r5
			if (d > 9) d += (c == 'x') ? 0x27 : 0x07;
 80032aa:	2d09      	cmp	r5, #9
 80032ac:	bf84      	itt	hi
 80032ae:	4463      	addhi	r3, ip
 80032b0:	b2db      	uxtbhi	r3, r3
			s[i++] = d + '0';
 80032b2:	3330      	adds	r3, #48	; 0x30
			d = (char)(v % r); v /= r;
 80032b4:	4671      	mov	r1, lr
			s[i++] = d + '0';
 80032b6:	1c55      	adds	r5, r2, #1
 80032b8:	f80d 3002 	strb.w	r3, [sp, r2]
		} while (v && i < sizeof(s));
 80032bc:	f1be 0f00 	cmp.w	lr, #0
 80032c0:	d002      	beq.n	80032c8 <xvprintf+0x116>
 80032c2:	2d10      	cmp	r5, #16
 80032c4:	d13b      	bne.n	800333e <xvprintf+0x18c>
 80032c6:	220f      	movs	r2, #15
		if (f & 8) s[i++] = '-';
 80032c8:	0731      	lsls	r1, r6, #28
 80032ca:	d505      	bpl.n	80032d8 <xvprintf+0x126>
 80032cc:	ab04      	add	r3, sp, #16
 80032ce:	441d      	add	r5, r3
 80032d0:	232d      	movs	r3, #45	; 0x2d
 80032d2:	f805 3c10 	strb.w	r3, [r5, #-16]
 80032d6:	1c95      	adds	r5, r2, #2
		j = i; d = (f & 1) ? '0' : ' ';
 80032d8:	f016 0f01 	tst.w	r6, #1
 80032dc:	bf14      	ite	ne
 80032de:	f04f 0a30 	movne.w	sl, #48	; 0x30
 80032e2:	f04f 0a20 	moveq.w	sl, #32
		while (!(f & 2) && j++ < w) xputc(d);
 80032e6:	07b3      	lsls	r3, r6, #30
		j = i; d = (f & 1) ? '0' : ' ';
 80032e8:	46a9      	mov	r9, r5
		while (!(f & 2) && j++ < w) xputc(d);
 80032ea:	d52e      	bpl.n	800334a <xvprintf+0x198>
		do xputc(s[--i]); while(i);
 80032ec:	3d01      	subs	r5, #1
 80032ee:	f81d 0005 	ldrb.w	r0, [sp, r5]
 80032f2:	f7ff ff3b 	bl	800316c <xputc>
 80032f6:	2d00      	cmp	r5, #0
 80032f8:	d1f8      	bne.n	80032ec <xvprintf+0x13a>
		while (j++ < w) xputc(' ');
 80032fa:	45c8      	cmp	r8, r9
 80032fc:	d9bb      	bls.n	8003276 <xvprintf+0xc4>
 80032fe:	2020      	movs	r0, #32
 8003300:	f7ff ff34 	bl	800316c <xputc>
 8003304:	f109 0901 	add.w	r9, r9, #1
 8003308:	e7f7      	b.n	80032fa <xvprintf+0x148>
			while (!(f & 2) && j++ < w) xputc(' ');
 800330a:	2020      	movs	r0, #32
 800330c:	f7ff ff2e 	bl	800316c <xputc>
 8003310:	4635      	mov	r5, r6
 8003312:	4545      	cmp	r5, r8
 8003314:	f105 0601 	add.w	r6, r5, #1
 8003318:	d3f7      	bcc.n	800330a <xvprintf+0x158>
 800331a:	4635      	mov	r5, r6
 800331c:	e7a6      	b.n	800326c <xvprintf+0xba>
			while (j++ < w) xputc(' ');
 800331e:	2020      	movs	r0, #32
 8003320:	f7ff ff24 	bl	800316c <xputc>
 8003324:	3501      	adds	r5, #1
 8003326:	e7a4      	b.n	8003272 <xvprintf+0xc0>
			xputc((char)va_arg(arp, int)); continue;
 8003328:	7828      	ldrb	r0, [r5, #0]
 800332a:	1d2c      	adds	r4, r5, #4
 800332c:	f7ff ff1e 	bl	800316c <xputc>
 8003330:	e7a1      	b.n	8003276 <xvprintf+0xc4>
			r = 16; break;
 8003332:	2010      	movs	r0, #16
 8003334:	e7a3      	b.n	800327e <xvprintf+0xcc>
			r = 2; break;
 8003336:	2002      	movs	r0, #2
 8003338:	e7a1      	b.n	800327e <xvprintf+0xcc>
			r = 10; break;
 800333a:	200a      	movs	r0, #10
 800333c:	e79f      	b.n	800327e <xvprintf+0xcc>
 800333e:	462a      	mov	r2, r5
 8003340:	e7ae      	b.n	80032a0 <xvprintf+0xee>
		while (!(f & 2) && j++ < w) xputc(d);
 8003342:	4650      	mov	r0, sl
 8003344:	f7ff ff12 	bl	800316c <xputc>
 8003348:	46b1      	mov	r9, r6
 800334a:	45c1      	cmp	r9, r8
 800334c:	f109 0601 	add.w	r6, r9, #1
 8003350:	d3f7      	bcc.n	8003342 <xvprintf+0x190>
 8003352:	46b1      	mov	r9, r6
 8003354:	e7ca      	b.n	80032ec <xvprintf+0x13a>
	}
}
 8003356:	b004      	add	sp, #16
 8003358:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

0800335c <xprintf>:

void xprintf (			/* Put a formatted string to the default device */
	const char*	fmt,	/* Pointer to the format string */
	...					/* Optional arguments */
)
{
 800335c:	b40f      	push	{r0, r1, r2, r3}
 800335e:	b507      	push	{r0, r1, r2, lr}
 8003360:	a904      	add	r1, sp, #16
 8003362:	f851 0b04 	ldr.w	r0, [r1], #4
	va_list arp;


	va_start(arp, fmt);
 8003366:	9101      	str	r1, [sp, #4]
	xvprintf(fmt, arp);
 8003368:	f7ff ff23 	bl	80031b2 <xvprintf>
	va_end(arp);
}
 800336c:	b003      	add	sp, #12
 800336e:	f85d eb04 	ldr.w	lr, [sp], #4
 8003372:	b004      	add	sp, #16
 8003374:	4770      	bx	lr
	...

08003378 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8003378:	f8df d034 	ldr.w	sp, [pc, #52]	; 80033b0 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 800337c:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 800337e:	e003      	b.n	8003388 <LoopCopyDataInit>

08003380 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8003380:	4b0c      	ldr	r3, [pc, #48]	; (80033b4 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8003382:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8003384:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8003386:	3104      	adds	r1, #4

08003388 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8003388:	480b      	ldr	r0, [pc, #44]	; (80033b8 <LoopForever+0xa>)
	ldr	r3, =_edata
 800338a:	4b0c      	ldr	r3, [pc, #48]	; (80033bc <LoopForever+0xe>)
	adds	r2, r0, r1
 800338c:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 800338e:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8003390:	d3f6      	bcc.n	8003380 <CopyDataInit>
	ldr	r2, =_sbss
 8003392:	4a0b      	ldr	r2, [pc, #44]	; (80033c0 <LoopForever+0x12>)
	b	LoopFillZerobss
 8003394:	e002      	b.n	800339c <LoopFillZerobss>

08003396 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8003396:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8003398:	f842 3b04 	str.w	r3, [r2], #4

0800339c <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 800339c:	4b09      	ldr	r3, [pc, #36]	; (80033c4 <LoopForever+0x16>)
	cmp	r2, r3
 800339e:	429a      	cmp	r2, r3
	bcc	FillZerobss
 80033a0:	d3f9      	bcc.n	8003396 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80033a2:	f7ff fe11 	bl	8002fc8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80033a6:	f000 f811 	bl	80033cc <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80033aa:	f7fe fb95 	bl	8001ad8 <main>

080033ae <LoopForever>:

LoopForever:
    b LoopForever
 80033ae:	e7fe      	b.n	80033ae <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80033b0:	20003000 	.word	0x20003000
	ldr	r3, =_sidata
 80033b4:	08004218 	.word	0x08004218
	ldr	r0, =_sdata
 80033b8:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 80033bc:	20000004 	.word	0x20000004
	ldr	r2, =_sbss
 80033c0:	20000004 	.word	0x20000004
	ldr	r3, = _ebss
 80033c4:	200002c4 	.word	0x200002c4

080033c8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80033c8:	e7fe      	b.n	80033c8 <ADC1_2_IRQHandler>
	...

080033cc <__libc_init_array>:
 80033cc:	b570      	push	{r4, r5, r6, lr}
 80033ce:	4e0d      	ldr	r6, [pc, #52]	; (8003404 <__libc_init_array+0x38>)
 80033d0:	4c0d      	ldr	r4, [pc, #52]	; (8003408 <__libc_init_array+0x3c>)
 80033d2:	1ba4      	subs	r4, r4, r6
 80033d4:	10a4      	asrs	r4, r4, #2
 80033d6:	2500      	movs	r5, #0
 80033d8:	42a5      	cmp	r5, r4
 80033da:	d109      	bne.n	80033f0 <__libc_init_array+0x24>
 80033dc:	4e0b      	ldr	r6, [pc, #44]	; (800340c <__libc_init_array+0x40>)
 80033de:	4c0c      	ldr	r4, [pc, #48]	; (8003410 <__libc_init_array+0x44>)
 80033e0:	f000 f988 	bl	80036f4 <_init>
 80033e4:	1ba4      	subs	r4, r4, r6
 80033e6:	10a4      	asrs	r4, r4, #2
 80033e8:	2500      	movs	r5, #0
 80033ea:	42a5      	cmp	r5, r4
 80033ec:	d105      	bne.n	80033fa <__libc_init_array+0x2e>
 80033ee:	bd70      	pop	{r4, r5, r6, pc}
 80033f0:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80033f4:	4798      	blx	r3
 80033f6:	3501      	adds	r5, #1
 80033f8:	e7ee      	b.n	80033d8 <__libc_init_array+0xc>
 80033fa:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80033fe:	4798      	blx	r3
 8003400:	3501      	adds	r5, #1
 8003402:	e7f2      	b.n	80033ea <__libc_init_array+0x1e>
 8003404:	08004210 	.word	0x08004210
 8003408:	08004210 	.word	0x08004210
 800340c:	08004210 	.word	0x08004210
 8003410:	08004214 	.word	0x08004214

08003414 <swapfunc>:
 8003414:	2b01      	cmp	r3, #1
 8003416:	b530      	push	{r4, r5, lr}
 8003418:	dc0a      	bgt.n	8003430 <swapfunc+0x1c>
 800341a:	0892      	lsrs	r2, r2, #2
 800341c:	3a01      	subs	r2, #1
 800341e:	6803      	ldr	r3, [r0, #0]
 8003420:	680c      	ldr	r4, [r1, #0]
 8003422:	f840 4b04 	str.w	r4, [r0], #4
 8003426:	2a00      	cmp	r2, #0
 8003428:	f841 3b04 	str.w	r3, [r1], #4
 800342c:	dcf6      	bgt.n	800341c <swapfunc+0x8>
 800342e:	bd30      	pop	{r4, r5, pc}
 8003430:	4603      	mov	r3, r0
 8003432:	780d      	ldrb	r5, [r1, #0]
 8003434:	781c      	ldrb	r4, [r3, #0]
 8003436:	f803 5b01 	strb.w	r5, [r3], #1
 800343a:	f801 4b01 	strb.w	r4, [r1], #1
 800343e:	1ad4      	subs	r4, r2, r3
 8003440:	4404      	add	r4, r0
 8003442:	2c00      	cmp	r4, #0
 8003444:	dcf5      	bgt.n	8003432 <swapfunc+0x1e>
 8003446:	bd30      	pop	{r4, r5, pc}

08003448 <med3.isra.1>:
 8003448:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800344a:	460c      	mov	r4, r1
 800344c:	4615      	mov	r5, r2
 800344e:	4607      	mov	r7, r0
 8003450:	461e      	mov	r6, r3
 8003452:	4798      	blx	r3
 8003454:	2800      	cmp	r0, #0
 8003456:	4629      	mov	r1, r5
 8003458:	4620      	mov	r0, r4
 800345a:	da0a      	bge.n	8003472 <med3.isra.1+0x2a>
 800345c:	47b0      	blx	r6
 800345e:	2800      	cmp	r0, #0
 8003460:	db05      	blt.n	800346e <med3.isra.1+0x26>
 8003462:	4629      	mov	r1, r5
 8003464:	4638      	mov	r0, r7
 8003466:	47b0      	blx	r6
 8003468:	2800      	cmp	r0, #0
 800346a:	db0a      	blt.n	8003482 <med3.isra.1+0x3a>
 800346c:	463c      	mov	r4, r7
 800346e:	4620      	mov	r0, r4
 8003470:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003472:	47b0      	blx	r6
 8003474:	2800      	cmp	r0, #0
 8003476:	dcfa      	bgt.n	800346e <med3.isra.1+0x26>
 8003478:	4629      	mov	r1, r5
 800347a:	4638      	mov	r0, r7
 800347c:	47b0      	blx	r6
 800347e:	2800      	cmp	r0, #0
 8003480:	dbf4      	blt.n	800346c <med3.isra.1+0x24>
 8003482:	462c      	mov	r4, r5
 8003484:	e7f3      	b.n	800346e <med3.isra.1+0x26>

08003486 <qsort>:
 8003486:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800348a:	b085      	sub	sp, #20
 800348c:	4606      	mov	r6, r0
 800348e:	468b      	mov	fp, r1
 8003490:	4614      	mov	r4, r2
 8003492:	9300      	str	r3, [sp, #0]
 8003494:	07b2      	lsls	r2, r6, #30
 8003496:	d113      	bne.n	80034c0 <qsort+0x3a>
 8003498:	07a3      	lsls	r3, r4, #30
 800349a:	d111      	bne.n	80034c0 <qsort+0x3a>
 800349c:	f1b4 0804 	subs.w	r8, r4, #4
 80034a0:	bf18      	it	ne
 80034a2:	f04f 0801 	movne.w	r8, #1
 80034a6:	1933      	adds	r3, r6, r4
 80034a8:	f1bb 0f06 	cmp.w	fp, #6
 80034ac:	9301      	str	r3, [sp, #4]
 80034ae:	d829      	bhi.n	8003504 <qsort+0x7e>
 80034b0:	461f      	mov	r7, r3
 80034b2:	fb04 6b0b 	mla	fp, r4, fp, r6
 80034b6:	455f      	cmp	r7, fp
 80034b8:	f080 8119 	bcs.w	80036ee <qsort+0x268>
 80034bc:	46b9      	mov	r9, r7
 80034be:	e01d      	b.n	80034fc <qsort+0x76>
 80034c0:	f04f 0802 	mov.w	r8, #2
 80034c4:	e7ef      	b.n	80034a6 <qsort+0x20>
 80034c6:	4643      	mov	r3, r8
 80034c8:	4622      	mov	r2, r4
 80034ca:	4651      	mov	r1, sl
 80034cc:	4648      	mov	r0, r9
 80034ce:	f7ff ffa1 	bl	8003414 <swapfunc>
 80034d2:	e012      	b.n	80034fa <qsort+0x74>
 80034d4:	eba9 0a04 	sub.w	sl, r9, r4
 80034d8:	4649      	mov	r1, r9
 80034da:	4650      	mov	r0, sl
 80034dc:	9b00      	ldr	r3, [sp, #0]
 80034de:	4798      	blx	r3
 80034e0:	2800      	cmp	r0, #0
 80034e2:	dd0d      	ble.n	8003500 <qsort+0x7a>
 80034e4:	f1b8 0f00 	cmp.w	r8, #0
 80034e8:	d1ed      	bne.n	80034c6 <qsort+0x40>
 80034ea:	f8d9 3000 	ldr.w	r3, [r9]
 80034ee:	f8da 2000 	ldr.w	r2, [sl]
 80034f2:	f8c9 2000 	str.w	r2, [r9]
 80034f6:	f8ca 3000 	str.w	r3, [sl]
 80034fa:	46d1      	mov	r9, sl
 80034fc:	454e      	cmp	r6, r9
 80034fe:	d3e9      	bcc.n	80034d4 <qsort+0x4e>
 8003500:	4427      	add	r7, r4
 8003502:	e7d8      	b.n	80034b6 <qsort+0x30>
 8003504:	ea4f 055b 	mov.w	r5, fp, lsr #1
 8003508:	f10b 33ff 	add.w	r3, fp, #4294967295
 800350c:	f1bb 0f07 	cmp.w	fp, #7
 8003510:	fb04 6505 	mla	r5, r4, r5, r6
 8003514:	9301      	str	r3, [sp, #4]
 8003516:	d024      	beq.n	8003562 <qsort+0xdc>
 8003518:	f1bb 0f28 	cmp.w	fp, #40	; 0x28
 800351c:	fb04 6903 	mla	r9, r4, r3, r6
 8003520:	d951      	bls.n	80035c6 <qsort+0x140>
 8003522:	ea4f 07db 	mov.w	r7, fp, lsr #3
 8003526:	4367      	muls	r7, r4
 8003528:	19f1      	adds	r1, r6, r7
 800352a:	19ca      	adds	r2, r1, r7
 800352c:	9b00      	ldr	r3, [sp, #0]
 800352e:	4630      	mov	r0, r6
 8003530:	f7ff ff8a 	bl	8003448 <med3.isra.1>
 8003534:	19ea      	adds	r2, r5, r7
 8003536:	4629      	mov	r1, r5
 8003538:	9b00      	ldr	r3, [sp, #0]
 800353a:	4682      	mov	sl, r0
 800353c:	1be8      	subs	r0, r5, r7
 800353e:	f7ff ff83 	bl	8003448 <med3.isra.1>
 8003542:	4605      	mov	r5, r0
 8003544:	eba9 0047 	sub.w	r0, r9, r7, lsl #1
 8003548:	464a      	mov	r2, r9
 800354a:	9b00      	ldr	r3, [sp, #0]
 800354c:	19c1      	adds	r1, r0, r7
 800354e:	f7ff ff7b 	bl	8003448 <med3.isra.1>
 8003552:	4681      	mov	r9, r0
 8003554:	4629      	mov	r1, r5
 8003556:	9b00      	ldr	r3, [sp, #0]
 8003558:	464a      	mov	r2, r9
 800355a:	4650      	mov	r0, sl
 800355c:	f7ff ff74 	bl	8003448 <med3.isra.1>
 8003560:	4605      	mov	r5, r0
 8003562:	f1b8 0f00 	cmp.w	r8, #0
 8003566:	d130      	bne.n	80035ca <qsort+0x144>
 8003568:	6833      	ldr	r3, [r6, #0]
 800356a:	682a      	ldr	r2, [r5, #0]
 800356c:	6032      	str	r2, [r6, #0]
 800356e:	602b      	str	r3, [r5, #0]
 8003570:	9b01      	ldr	r3, [sp, #4]
 8003572:	1937      	adds	r7, r6, r4
 8003574:	fb04 6503 	mla	r5, r4, r3, r6
 8003578:	193b      	adds	r3, r7, r4
 800357a:	9302      	str	r3, [sp, #8]
 800357c:	46a9      	mov	r9, r5
 800357e:	9701      	str	r7, [sp, #4]
 8003580:	2300      	movs	r3, #0
 8003582:	9a02      	ldr	r2, [sp, #8]
 8003584:	eba2 0a04 	sub.w	sl, r2, r4
 8003588:	4555      	cmp	r5, sl
 800358a:	f0c0 80aa 	bcc.w	80036e2 <qsort+0x25c>
 800358e:	9303      	str	r3, [sp, #12]
 8003590:	4631      	mov	r1, r6
 8003592:	9b00      	ldr	r3, [sp, #0]
 8003594:	4650      	mov	r0, sl
 8003596:	4798      	blx	r3
 8003598:	2800      	cmp	r0, #0
 800359a:	9b03      	ldr	r3, [sp, #12]
 800359c:	dc31      	bgt.n	8003602 <qsort+0x17c>
 800359e:	d10e      	bne.n	80035be <qsort+0x138>
 80035a0:	f1b8 0f00 	cmp.w	r8, #0
 80035a4:	d118      	bne.n	80035d8 <qsort+0x152>
 80035a6:	9b01      	ldr	r3, [sp, #4]
 80035a8:	9901      	ldr	r1, [sp, #4]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	f8da 2000 	ldr.w	r2, [sl]
 80035b0:	600a      	str	r2, [r1, #0]
 80035b2:	f8ca 3000 	str.w	r3, [sl]
 80035b6:	9b01      	ldr	r3, [sp, #4]
 80035b8:	4423      	add	r3, r4
 80035ba:	9301      	str	r3, [sp, #4]
 80035bc:	2301      	movs	r3, #1
 80035be:	9a02      	ldr	r2, [sp, #8]
 80035c0:	4422      	add	r2, r4
 80035c2:	9202      	str	r2, [sp, #8]
 80035c4:	e7dd      	b.n	8003582 <qsort+0xfc>
 80035c6:	46b2      	mov	sl, r6
 80035c8:	e7c4      	b.n	8003554 <qsort+0xce>
 80035ca:	4643      	mov	r3, r8
 80035cc:	4622      	mov	r2, r4
 80035ce:	4629      	mov	r1, r5
 80035d0:	4630      	mov	r0, r6
 80035d2:	f7ff ff1f 	bl	8003414 <swapfunc>
 80035d6:	e7cb      	b.n	8003570 <qsort+0xea>
 80035d8:	4643      	mov	r3, r8
 80035da:	4622      	mov	r2, r4
 80035dc:	4651      	mov	r1, sl
 80035de:	9801      	ldr	r0, [sp, #4]
 80035e0:	f7ff ff18 	bl	8003414 <swapfunc>
 80035e4:	e7e7      	b.n	80035b6 <qsort+0x130>
 80035e6:	d10b      	bne.n	8003600 <qsort+0x17a>
 80035e8:	f1b8 0f00 	cmp.w	r8, #0
 80035ec:	d11d      	bne.n	800362a <qsort+0x1a4>
 80035ee:	682b      	ldr	r3, [r5, #0]
 80035f0:	f8d9 2000 	ldr.w	r2, [r9]
 80035f4:	602a      	str	r2, [r5, #0]
 80035f6:	f8c9 3000 	str.w	r3, [r9]
 80035fa:	eba9 0904 	sub.w	r9, r9, r4
 80035fe:	2301      	movs	r3, #1
 8003600:	1b2d      	subs	r5, r5, r4
 8003602:	4555      	cmp	r5, sl
 8003604:	d36d      	bcc.n	80036e2 <qsort+0x25c>
 8003606:	9303      	str	r3, [sp, #12]
 8003608:	4631      	mov	r1, r6
 800360a:	9b00      	ldr	r3, [sp, #0]
 800360c:	4628      	mov	r0, r5
 800360e:	4798      	blx	r3
 8003610:	2800      	cmp	r0, #0
 8003612:	9b03      	ldr	r3, [sp, #12]
 8003614:	dae7      	bge.n	80035e6 <qsort+0x160>
 8003616:	f1b8 0f00 	cmp.w	r8, #0
 800361a:	d00d      	beq.n	8003638 <qsort+0x1b2>
 800361c:	4643      	mov	r3, r8
 800361e:	4622      	mov	r2, r4
 8003620:	4629      	mov	r1, r5
 8003622:	4650      	mov	r0, sl
 8003624:	f7ff fef6 	bl	8003414 <swapfunc>
 8003628:	e00c      	b.n	8003644 <qsort+0x1be>
 800362a:	4643      	mov	r3, r8
 800362c:	4622      	mov	r2, r4
 800362e:	4649      	mov	r1, r9
 8003630:	4628      	mov	r0, r5
 8003632:	f7ff feef 	bl	8003414 <swapfunc>
 8003636:	e7e0      	b.n	80035fa <qsort+0x174>
 8003638:	f8da 3000 	ldr.w	r3, [sl]
 800363c:	682a      	ldr	r2, [r5, #0]
 800363e:	f8ca 2000 	str.w	r2, [sl]
 8003642:	602b      	str	r3, [r5, #0]
 8003644:	1b2d      	subs	r5, r5, r4
 8003646:	e7b9      	b.n	80035bc <qsort+0x136>
 8003648:	4643      	mov	r3, r8
 800364a:	4622      	mov	r2, r4
 800364c:	4649      	mov	r1, r9
 800364e:	4628      	mov	r0, r5
 8003650:	f7ff fee0 	bl	8003414 <swapfunc>
 8003654:	e010      	b.n	8003678 <qsort+0x1f2>
 8003656:	eba5 0904 	sub.w	r9, r5, r4
 800365a:	4629      	mov	r1, r5
 800365c:	4648      	mov	r0, r9
 800365e:	9b00      	ldr	r3, [sp, #0]
 8003660:	4798      	blx	r3
 8003662:	2800      	cmp	r0, #0
 8003664:	dd0b      	ble.n	800367e <qsort+0x1f8>
 8003666:	f1b8 0f00 	cmp.w	r8, #0
 800366a:	d1ed      	bne.n	8003648 <qsort+0x1c2>
 800366c:	682b      	ldr	r3, [r5, #0]
 800366e:	f8d9 2000 	ldr.w	r2, [r9]
 8003672:	602a      	str	r2, [r5, #0]
 8003674:	f8c9 3000 	str.w	r3, [r9]
 8003678:	464d      	mov	r5, r9
 800367a:	42ae      	cmp	r6, r5
 800367c:	d3eb      	bcc.n	8003656 <qsort+0x1d0>
 800367e:	4427      	add	r7, r4
 8003680:	455f      	cmp	r7, fp
 8003682:	d234      	bcs.n	80036ee <qsort+0x268>
 8003684:	463d      	mov	r5, r7
 8003686:	e7f8      	b.n	800367a <qsort+0x1f4>
 8003688:	9b01      	ldr	r3, [sp, #4]
 800368a:	eb06 070b 	add.w	r7, r6, fp
 800368e:	1b9a      	subs	r2, r3, r6
 8003690:	ebaa 0b03 	sub.w	fp, sl, r3
 8003694:	455a      	cmp	r2, fp
 8003696:	bfa8      	it	ge
 8003698:	465a      	movge	r2, fp
 800369a:	b12a      	cbz	r2, 80036a8 <qsort+0x222>
 800369c:	4643      	mov	r3, r8
 800369e:	ebaa 0102 	sub.w	r1, sl, r2
 80036a2:	4630      	mov	r0, r6
 80036a4:	f7ff feb6 	bl	8003414 <swapfunc>
 80036a8:	eba7 0209 	sub.w	r2, r7, r9
 80036ac:	eba9 0505 	sub.w	r5, r9, r5
 80036b0:	1b12      	subs	r2, r2, r4
 80036b2:	42aa      	cmp	r2, r5
 80036b4:	bf28      	it	cs
 80036b6:	462a      	movcs	r2, r5
 80036b8:	b122      	cbz	r2, 80036c4 <qsort+0x23e>
 80036ba:	4643      	mov	r3, r8
 80036bc:	1ab9      	subs	r1, r7, r2
 80036be:	4650      	mov	r0, sl
 80036c0:	f7ff fea8 	bl	8003414 <swapfunc>
 80036c4:	455c      	cmp	r4, fp
 80036c6:	d206      	bcs.n	80036d6 <qsort+0x250>
 80036c8:	fbbb f1f4 	udiv	r1, fp, r4
 80036cc:	9b00      	ldr	r3, [sp, #0]
 80036ce:	4622      	mov	r2, r4
 80036d0:	4630      	mov	r0, r6
 80036d2:	f7ff fed8 	bl	8003486 <qsort>
 80036d6:	42ac      	cmp	r4, r5
 80036d8:	d209      	bcs.n	80036ee <qsort+0x268>
 80036da:	fbb5 fbf4 	udiv	fp, r5, r4
 80036de:	1b7e      	subs	r6, r7, r5
 80036e0:	e6d8      	b.n	8003494 <qsort+0xe>
 80036e2:	fb04 fb0b 	mul.w	fp, r4, fp
 80036e6:	2b00      	cmp	r3, #0
 80036e8:	d1ce      	bne.n	8003688 <qsort+0x202>
 80036ea:	44b3      	add	fp, r6
 80036ec:	e7c8      	b.n	8003680 <qsort+0x1fa>
 80036ee:	b005      	add	sp, #20
 80036f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080036f4 <_init>:
 80036f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80036f6:	bf00      	nop
 80036f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80036fa:	bc08      	pop	{r3}
 80036fc:	469e      	mov	lr, r3
 80036fe:	4770      	bx	lr

08003700 <_fini>:
 8003700:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003702:	bf00      	nop
 8003704:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003706:	bc08      	pop	{r3}
 8003708:	469e      	mov	lr, r3
 800370a:	4770      	bx	lr
