(export (version D)
 (components ((comp (ref CON)
 (value "2x20 connector for daughterboard")
 (footprint Pin_Headers:Pin_Header_Straight_2x20_Pitch2.54mm)
)
 (comp (ref FPGA)
 (value "miniSpartan6+ board")
 (footprint myelin-kicad:scarab_mini_spartan_6_lx25)
)
 (comp (ref GPIO)
 (value "some GPIO pins")
 (footprint Pin_Headers:Pin_Header_Straight_1x14_Pitch2.54mm)
)
 (comp (ref MSP)
 (value "bbc to minispartan 5v")
 (footprint Pin_Headers:Pin_Header_Straight_1x02_Pitch2.54mm)
)
 (comp (ref PI)
 (value "Raspberry Pi Zero")
 (footprint myelin-kicad:raspberry_pi_zero_flipped)
)
)
)
 (nets ((net (code 1)
 (name 3V3)
 (node (ref PI)
 (pin 17)
)
)
 (net (code 2)
 (name 5V)
 (node (ref PI)
 (pin 4)
)
)
 (net (code 3)
 (name GND)
 (node (ref CON)
 (pin 14)
)
 (node (ref GPIO)
 (pin 1)
)
 (node (ref GPIO)
 (pin 9)
)
 (node (ref FPGA)
 (pin GNDa)
)
 (node (ref FPGA)
 (pin GNDb)
)
 (node (ref FPGA)
 (pin GNDc)
)
 (node (ref FPGA)
 (pin GNDd)
)
 (node (ref FPGA)
 (pin GNDe)
)
 (node (ref FPGA)
 (pin GNDf)
)
 (node (ref FPGA)
 (pin GNDg)
)
 (node (ref FPGA)
 (pin GNDh)
)
 (node (ref FPGA)
 (pin GNDi)
)
 (node (ref FPGA)
 (pin GNDj)
)
 (node (ref FPGA)
 (pin GNDk)
)
 (node (ref FPGA)
 (pin GNDl)
)
 (node (ref FPGA)
 (pin GNDm)
)
 (node (ref FPGA)
 (pin GNDn)
)
 (node (ref PI)
 (pin 9)
)
 (node (ref PI)
 (pin 14)
)
 (node (ref PI)
 (pin 20)
)
 (node (ref PI)
 (pin 25)
)
)
 (net (code 4)
 (name ext_3V3)
 (node (ref CON)
 (pin 15)
)
)
 (net (code 5)
 (name ext_5V)
 (node (ref CON)
 (pin 16)
)
 (node (ref MSP)
 (pin 2)
)
)
 (net (code 6)
 (name ext_A0)
 (node (ref CON)
 (pin 25)
)
 (node (ref FPGA)
 (pin B3)
)
)
 (net (code 7)
 (name ext_A1)
 (node (ref CON)
 (pin 26)
)
 (node (ref FPGA)
 (pin B2)
)
)
 (net (code 8)
 (name ext_A10)
 (node (ref CON)
 (pin 35)
)
 (node (ref FPGA)
 (pin A5)
)
)
 (net (code 9)
 (name ext_A11)
 (node (ref CON)
 (pin 36)
)
 (node (ref FPGA)
 (pin A4)
)
)
 (net (code 10)
 (name ext_A12)
 (node (ref CON)
 (pin 37)
)
 (node (ref FPGA)
 (pin A3)
)
)
 (net (code 11)
 (name ext_A13)
 (node (ref CON)
 (pin 38)
)
 (node (ref FPGA)
 (pin A2)
)
)
 (net (code 12)
 (name ext_A14)
 (node (ref CON)
 (pin 39)
)
 (node (ref FPGA)
 (pin A1)
)
)
 (net (code 13)
 (name ext_A15)
 (node (ref CON)
 (pin 40)
)
 (node (ref FPGA)
 (pin A0)
)
)
 (net (code 14)
 (name ext_A2)
 (node (ref CON)
 (pin 27)
)
 (node (ref FPGA)
 (pin B1)
)
)
 (net (code 15)
 (name ext_A3)
 (node (ref CON)
 (pin 28)
)
 (node (ref FPGA)
 (pin B0)
)
)
 (net (code 16)
 (name ext_A4)
 (node (ref CON)
 (pin 29)
)
 (node (ref FPGA)
 (pin A11)
)
)
 (net (code 17)
 (name ext_A5)
 (node (ref CON)
 (pin 30)
)
 (node (ref FPGA)
 (pin A10)
)
)
 (net (code 18)
 (name ext_A6)
 (node (ref CON)
 (pin 31)
)
 (node (ref FPGA)
 (pin A9)
)
)
 (net (code 19)
 (name ext_A7)
 (node (ref CON)
 (pin 32)
)
 (node (ref FPGA)
 (pin A8)
)
)
 (net (code 20)
 (name ext_A8)
 (node (ref CON)
 (pin 33)
)
 (node (ref FPGA)
 (pin A7)
)
)
 (net (code 21)
 (name ext_A9)
 (node (ref CON)
 (pin 34)
)
 (node (ref FPGA)
 (pin A6)
)
)
 (net (code 22)
 (name ext_D0)
 (node (ref CON)
 (pin 17)
)
 (node (ref FPGA)
 (pin C2)
)
)
 (net (code 23)
 (name ext_D1)
 (node (ref CON)
 (pin 18)
)
 (node (ref FPGA)
 (pin D3)
)
)
 (net (code 24)
 (name ext_D2)
 (node (ref CON)
 (pin 19)
)
 (node (ref FPGA)
 (pin C0)
)
)
 (net (code 25)
 (name ext_D3)
 (node (ref CON)
 (pin 20)
)
 (node (ref FPGA)
 (pin D1)
)
)
 (net (code 26)
 (name ext_D4)
 (node (ref CON)
 (pin 21)
)
 (node (ref FPGA)
 (pin B8)
)
)
 (net (code 27)
 (name ext_D5)
 (node (ref CON)
 (pin 22)
)
 (node (ref FPGA)
 (pin B10)
)
)
 (net (code 28)
 (name ext_D6)
 (node (ref CON)
 (pin 23)
)
 (node (ref FPGA)
 (pin B4)
)
)
 (net (code 29)
 (name ext_D7)
 (node (ref CON)
 (pin 24)
)
 (node (ref FPGA)
 (pin B6)
)
)
 (net (code 30)
 (name ext_GP0)
 (node (ref CON)
 (pin 1)
)
 (node (ref FPGA)
 (pin F11)
)
)
 (net (code 31)
 (name ext_GP1)
 (node (ref CON)
 (pin 2)
)
 (node (ref FPGA)
 (pin F9)
)
)
 (net (code 32)
 (name ext_GP10)
 (node (ref CON)
 (pin 11)
)
 (node (ref FPGA)
 (pin C6)
)
)
 (net (code 33)
 (name ext_GP11)
 (node (ref CON)
 (pin 12)
)
 (node (ref FPGA)
 (pin E1)
)
)
 (net (code 34)
 (name ext_GP12)
 (node (ref CON)
 (pin 13)
)
 (node (ref FPGA)
 (pin C4)
)
)
 (net (code 35)
 (name ext_GP2)
 (node (ref CON)
 (pin 3)
)
 (node (ref FPGA)
 (pin F7)
)
)
 (net (code 36)
 (name ext_GP3)
 (node (ref CON)
 (pin 4)
)
 (node (ref FPGA)
 (pin F5)
)
)
 (net (code 37)
 (name ext_GP4)
 (node (ref CON)
 (pin 5)
)
 (node (ref FPGA)
 (pin F3)
)
)
 (net (code 38)
 (name ext_GP5)
 (node (ref CON)
 (pin 6)
)
 (node (ref FPGA)
 (pin F1)
)
)
 (net (code 39)
 (name ext_GP6)
 (node (ref CON)
 (pin 7)
)
 (node (ref FPGA)
 (pin C10)
)
)
 (net (code 40)
 (name ext_GP7)
 (node (ref CON)
 (pin 8)
)
 (node (ref FPGA)
 (pin E11)
)
)
 (net (code 41)
 (name ext_GP8)
 (node (ref CON)
 (pin 9)
)
 (node (ref FPGA)
 (pin C8)
)
)
 (net (code 42)
 (name ext_GP9)
 (node (ref CON)
 (pin 10)
)
 (node (ref FPGA)
 (pin E3)
)
)
 (net (code 43)
 (name minispartan_3V3c)
 (node (ref GPIO)
 (pin 13)
)
 (node (ref FPGA)
 (pin 3V3c)
)
)
 (net (code 44)
 (name minispartan_3V3e)
 (node (ref GPIO)
 (pin 5)
)
 (node (ref FPGA)
 (pin 3V3e)
)
)
 (net (code 45)
 (name minispartan_5v)
 (node (ref MSP)
 (pin 1)
)
 (node (ref FPGA)
 (pin 5V0)
)
)
 (net (code 46)
 (name minispartan_B11)
 (node (ref GPIO)
 (pin 10)
)
 (node (ref FPGA)
 (pin B11)
)
)
 (net (code 47)
 (name minispartan_B5)
 (node (ref GPIO)
 (pin 14)
)
 (node (ref FPGA)
 (pin B5)
)
)
 (net (code 48)
 (name minispartan_B7)
 (node (ref GPIO)
 (pin 12)
)
 (node (ref FPGA)
 (pin B7)
)
)
 (net (code 49)
 (name minispartan_B9)
 (node (ref GPIO)
 (pin 11)
)
 (node (ref FPGA)
 (pin B9)
)
)
 (net (code 50)
 (name minispartan_C1)
 (node (ref GPIO)
 (pin 8)
)
 (node (ref FPGA)
 (pin C1)
)
)
 (net (code 51)
 (name minispartan_C11)
 (node (ref GPIO)
 (pin 2)
)
 (node (ref FPGA)
 (pin C11)
)
)
 (net (code 52)
 (name minispartan_C3)
 (node (ref GPIO)
 (pin 7)
)
 (node (ref FPGA)
 (pin C3)
)
)
 (net (code 53)
 (name minispartan_C5)
 (node (ref GPIO)
 (pin 6)
)
 (node (ref FPGA)
 (pin C5)
)
)
 (net (code 54)
 (name minispartan_C7)
 (node (ref GPIO)
 (pin 4)
)
 (node (ref FPGA)
 (pin C7)
)
)
 (net (code 55)
 (name minispartan_C9)
 (node (ref GPIO)
 (pin 3)
)
 (node (ref FPGA)
 (pin C9)
)
)
 (net (code 56)
 (name pi_serial_GND)
 (node (ref PI)
 (pin 6)
)
)
 (net (code 57)
 (name pi_serial_RX)
 (node (ref FPGA)
 (pin F2)
)
 (node (ref PI)
 (pin 10)
)
)
 (net (code 58)
 (name pi_serial_TX)
 (node (ref FPGA)
 (pin F4)
)
 (node (ref PI)
 (pin 8)
)
)
 (net (code 59)
 (name tube_A0)
 (node (ref FPGA)
 (pin E8)
)
 (node (ref PI)
 (pin 13)
)
)
 (net (code 60)
 (name tube_A1)
 (node (ref FPGA)
 (pin F10)
)
 (node (ref PI)
 (pin 3)
)
)
 (net (code 61)
 (name tube_A2)
 (node (ref FPGA)
 (pin F8)
)
 (node (ref PI)
 (pin 5)
)
)
 (net (code 62)
 (name tube_D0)
 (node (ref FPGA)
 (pin D2)
)
 (node (ref PI)
 (pin 24)
)
)
 (net (code 63)
 (name tube_D1)
 (node (ref FPGA)
 (pin E5)
)
 (node (ref PI)
 (pin 21)
)
)
 (net (code 64)
 (name tube_D2)
 (node (ref FPGA)
 (pin E4)
)
 (node (ref PI)
 (pin 19)
)
)
 (net (code 65)
 (name tube_D3)
 (node (ref FPGA)
 (pin E0)
)
 (node (ref PI)
 (pin 23)
)
)
 (net (code 66)
 (name tube_D4)
 (node (ref FPGA)
 (pin E9)
)
 (node (ref PI)
 (pin 15)
)
)
 (net (code 67)
 (name tube_D5)
 (node (ref FPGA)
 (pin E6)
)
 (node (ref PI)
 (pin 16)
)
)
 (net (code 68)
 (name tube_D6)
 (node (ref FPGA)
 (pin E7)
)
 (node (ref PI)
 (pin 18)
)
)
 (net (code 69)
 (name tube_D7)
 (node (ref FPGA)
 (pin E2)
)
 (node (ref PI)
 (pin 22)
)
)
 (net (code 70)
 (name tube_PHI0)
 (node (ref FPGA)
 (pin D0)
)
 (node (ref PI)
 (pin 26)
)
)
 (net (code 71)
 (name tube_RnW)
 (node (ref FPGA)
 (pin E10)
)
 (node (ref PI)
 (pin 12)
)
)
 (net (code 72)
 (name tube_nRST)
 (node (ref FPGA)
 (pin F6)
)
 (node (ref PI)
 (pin 7)
)
)
 (net (code 73)
 (name tube_nTUBE)
 (node (ref FPGA)
 (pin F0)
)
 (node (ref PI)
 (pin 11)
)
)
)
)
)

