{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Simulator Quartus II " "Info: Running Quartus II Simulator" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 02 19:52:40 2023 " "Info: Processing started: Wed Aug 02 19:52:40 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sim --read_settings_files=on --write_settings_files=off fulladdbehavioral4bit -c fulladdbehavioral4bit " "Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off fulladdbehavioral4bit -c fulladdbehavioral4bit" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ISDB_SOURCE_VECTOR_FILE_USED" "F:/Verilog Codes/exp2/fulladdbehavioral4bit/fulladdbehavioral4bit.vwf " "Info: Using vector source file \"F:/Verilog Codes/exp2/fulladdbehavioral4bit/fulladdbehavioral4bit.vwf\"" {  } {  } 0 0 "Using vector source file \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "sum " "Warning: Ignored node in vector source file. Can't find corresponding node name \"sum\" in design." {  } { { "F:/Verilog Codes/exp2/fulladdbehavioral4bit/fulladdbehavioral4bit.vwf" "" { Waveform "F:/Verilog Codes/exp2/fulladdbehavioral4bit/fulladdbehavioral4bit.vwf" "sum" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 0}
{ "Warning" "WSIM_WRONG_CHANNEL_FOUND" "\|rippleadder4bitsubckt\|a Bus 4 9-Level 1 " "Warning: Wrong node type and/or width for node \"\|rippleadder4bitsubckt\|a\" in vector source file. Node in design is of type Bus and of width 4, but node in vector source file is of type 9-Level and of width 1." {  } { { "F:/Verilog Codes/exp2/fulladdbehavioral4bit/fulladdbehavioral4bit.vwf" "" { Waveform "F:/Verilog Codes/exp2/fulladdbehavioral4bit/fulladdbehavioral4bit.vwf" "\|rippleadder4bitsubckt\|a" "0 ps" "0 ps" "" } } { "rippleadder4bitsubckt.v" "" { Text "F:/Verilog Codes/exp2/fulladdbehavioral4bit/rippleadder4bitsubckt.v" 4 -1 0 } }  } 0 0 "Wrong node type and/or width for node \"%1!s!\" in vector source file. Node in design is of type %2!s! and of width %3!d!, but node in vector source file is of type %4!s! and of width %5!d!." 0 0 "" 0 0}
{ "Error" "ESIM_NOT_RECOVERABLE_CHANNEL_MISMATCH" "" "Error: Can't simulate mismatched node types" {  } {  } 0 0 "Can't simulate mismatched node types" 0 0 "" 0 0}
{ "Warning" "WSIM_WRONG_CHANNEL_FOUND" "\|rippleadder4bitsubckt\|b Bus 4 9-Level 1 " "Warning: Wrong node type and/or width for node \"\|rippleadder4bitsubckt\|b\" in vector source file. Node in design is of type Bus and of width 4, but node in vector source file is of type 9-Level and of width 1." {  } { { "F:/Verilog Codes/exp2/fulladdbehavioral4bit/fulladdbehavioral4bit.vwf" "" { Waveform "F:/Verilog Codes/exp2/fulladdbehavioral4bit/fulladdbehavioral4bit.vwf" "\|rippleadder4bitsubckt\|b" "0 ps" "0 ps" "" } } { "rippleadder4bitsubckt.v" "" { Text "F:/Verilog Codes/exp2/fulladdbehavioral4bit/rippleadder4bitsubckt.v" 4 -1 0 } }  } 0 0 "Wrong node type and/or width for node \"%1!s!\" in vector source file. Node in design is of type %2!s! and of width %3!d!, but node in vector source file is of type %4!s! and of width %5!d!." 0 0 "" 0 0}
{ "Error" "ESIM_NOT_RECOVERABLE_CHANNEL_MISMATCH" "" "Error: Can't simulate mismatched node types" {  } {  } 0 0 "Can't simulate mismatched node types" 0 0 "" 0 0}
{ "Error" "EQEXE_ERROR_COUNT" "Simulator 2 s 3 s Quartus II " "Error: Quartus II Simulator was unsuccessful. 2 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "151 " "Error: Peak virtual memory: 151 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Error" "EQEXE_END_BANNER_TIME" "Wed Aug 02 19:52:40 2023 " "Error: Processing ended: Wed Aug 02 19:52:40 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Error" "EQEXE_ELAPSED_TIME" "00:00:00 " "Error: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Error: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
