0.7
2020.2
Apr 18 2022
16:05:34
C:/Github/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.sim/sim_1/synth/timing/xsim/tb_Axi_Stream_time_synth.v,1670101351,verilog,,,,CFGLUT5_HD1;CFGLUT5_HD10;CFGLUT5_HD11;CFGLUT5_HD12;CFGLUT5_HD13;CFGLUT5_HD14;CFGLUT5_HD15;CFGLUT5_HD16;CFGLUT5_HD17;CFGLUT5_HD18;CFGLUT5_HD19;CFGLUT5_HD2;CFGLUT5_HD20;CFGLUT5_HD21;CFGLUT5_HD22;CFGLUT5_HD23;CFGLUT5_HD24;CFGLUT5_HD25;CFGLUT5_HD26;CFGLUT5_HD27;CFGLUT5_HD28;CFGLUT5_HD29;CFGLUT5_HD3;CFGLUT5_HD30;CFGLUT5_HD31;CFGLUT5_HD32;CFGLUT5_HD33;CFGLUT5_HD34;CFGLUT5_HD35;CFGLUT5_HD36;CFGLUT5_HD37;CFGLUT5_HD38;CFGLUT5_HD39;CFGLUT5_HD4;CFGLUT5_HD40;CFGLUT5_HD41;CFGLUT5_HD42;CFGLUT5_HD43;CFGLUT5_HD44;CFGLUT5_HD45;CFGLUT5_HD46;CFGLUT5_HD47;CFGLUT5_HD48;CFGLUT5_HD49;CFGLUT5_HD5;CFGLUT5_HD50;CFGLUT5_HD51;CFGLUT5_HD52;CFGLUT5_HD53;CFGLUT5_HD54;CFGLUT5_HD55;CFGLUT5_HD56;CFGLUT5_HD57;CFGLUT5_HD58;CFGLUT5_HD59;CFGLUT5_HD6;CFGLUT5_HD60;CFGLUT5_HD61;CFGLUT5_HD62;CFGLUT5_HD63;CFGLUT5_HD64;CFGLUT5_HD65;CFGLUT5_HD66;CFGLUT5_HD67;CFGLUT5_HD68;CFGLUT5_HD69;CFGLUT5_HD7;CFGLUT5_HD70;CFGLUT5_HD71;CFGLUT5_HD72;CFGLUT5_HD73;CFGLUT5_HD74;CFGLUT5_HD75;CFGLUT5_HD76;CFGLUT5_HD77;CFGLUT5_HD78;CFGLUT5_HD79;CFGLUT5_HD8;CFGLUT5_HD80;CFGLUT5_HD81;CFGLUT5_HD82;CFGLUT5_HD83;CFGLUT5_HD9;CFGLUT5_UNIQ_BASE_;dbg_hub_CV;design_1;design_1_AXI4Stream_UART_0_2;design_1_AXI4Stream_UART_0_2_AXI4Stream_UART_v1_0;design_1_AXI4Stream_UART_0_2_UART_Engine;design_1_AXI4Stream_UART_0_2_UART_Manager;design_1_AXI4Stream_UART_0_2_xpm_cdc_gray;design_1_AXI4Stream_UART_0_2_xpm_cdc_gray__4;design_1_AXI4Stream_UART_0_2_xpm_cdc_gray__5;design_1_AXI4Stream_UART_0_2_xpm_cdc_gray__6;design_1_AXI4Stream_UART_0_2_xpm_cdc_gray__parameterized0;design_1_AXI4Stream_UART_0_2_xpm_cdc_gray__parameterized0__2;design_1_AXI4Stream_UART_0_2_xpm_cdc_gray__parameterized1;design_1_AXI4Stream_UART_0_2_xpm_cdc_gray__parameterized1__2;design_1_AXI4Stream_UART_0_2_xpm_cdc_sync_rst;design_1_AXI4Stream_UART_0_2_xpm_cdc_sync_rst__4;design_1_AXI4Stream_UART_0_2_xpm_cdc_sync_rst__5;design_1_AXI4Stream_UART_0_2_xpm_cdc_sync_rst__6;design_1_AXI4Stream_UART_0_2_xpm_counter_updn;design_1_AXI4Stream_UART_0_2_xpm_counter_updn_3;design_1_AXI4Stream_UART_0_2_xpm_counter_updn__parameterized0;design_1_AXI4Stream_UART_0_2_xpm_counter_updn__parameterized0_12;design_1_AXI4Stream_UART_0_2_xpm_counter_updn__parameterized1;design_1_AXI4Stream_UART_0_2_xpm_counter_updn__parameterized1_6;design_1_AXI4Stream_UART_0_2_xpm_counter_updn__parameterized2;design_1_AXI4Stream_UART_0_2_xpm_counter_updn__parameterized2_1;design_1_AXI4Stream_UART_0_2_xpm_counter_updn__parameterized2_10;design_1_AXI4Stream_UART_0_2_xpm_counter_updn__parameterized2_7;design_1_AXI4Stream_UART_0_2_xpm_counter_updn__parameterized3;design_1_AXI4Stream_UART_0_2_xpm_counter_updn__parameterized3_11;design_1_AXI4Stream_UART_0_2_xpm_counter_updn__parameterized3_2;design_1_AXI4Stream_UART_0_2_xpm_counter_updn__parameterized3_8;design_1_AXI4Stream_UART_0_2_xpm_fifo_async;design_1_AXI4Stream_UART_0_2_xpm_fifo_async__xdcDup__1;design_1_AXI4Stream_UART_0_2_xpm_fifo_base;design_1_AXI4Stream_UART_0_2_xpm_fifo_base__xdcDup__1;design_1_AXI4Stream_UART_0_2_xpm_fifo_reg_bit;design_1_AXI4Stream_UART_0_2_xpm_fifo_reg_bit_9;design_1_AXI4Stream_UART_0_2_xpm_fifo_reg_vec;design_1_AXI4Stream_UART_0_2_xpm_fifo_reg_vec_0;design_1_AXI4Stream_UART_0_2_xpm_fifo_reg_vec_4;design_1_AXI4Stream_UART_0_2_xpm_fifo_reg_vec_5;design_1_AXI4Stream_UART_0_2_xpm_fifo_rst;design_1_AXI4Stream_UART_0_2_xpm_fifo_rst__xdcDup__1;design_1_AXI4Stream_UART_0_2_xpm_memory_base;design_1_AXI4Stream_UART_0_2_xpm_memory_base__2;design_1_AXI_Input_Interface_0_0;design_1_AXI_Input_Interface_0_0_AXI_Input_Interface;design_1_AXI_Output_Interface_0_0;design_1_SDF_Top_0_0;design_1_SDF_Top_0_0_R2_BU;design_1_SDF_Top_0_0_R2_BU_0;design_1_SDF_Top_0_0_R2_BU_2;design_1_SDF_Top_0_0_R2_BU_4;design_1_SDF_Top_0_0_Rotator;design_1_SDF_Top_0_0_Rotator_1;design_1_SDF_Top_0_0_Rotator_3;design_1_SDF_Top_0_0_Rotator_5;design_1_SDF_Top_0_0_SDF_Stage;design_1_SDF_Top_0_0_SDF_Stage__parameterized1;design_1_SDF_Top_0_0_SDF_Stage__parameterized3;design_1_SDF_Top_0_0_SDF_Stage__parameterized5;design_1_SDF_Top_0_0_SDF_Top;design_1_SDF_Top_0_0_SR_FIFO;design_1_SDF_Top_0_0_SR_FIFO__parameterized1;design_1_SDF_Top_0_0_SR_FIFO__parameterized3;design_1_SDF_Top_0_0_SR_FIFO__parameterized5;design_1_clk_wiz_0;design_1_clk_wiz_0_clk_wiz;design_1_rst_clk_wiz_100M_0;design_1_rst_clk_wiz_100M_0_cdc_sync;design_1_rst_clk_wiz_100M_0_cdc_sync_0;design_1_rst_clk_wiz_100M_0_lpf;design_1_rst_clk_wiz_100M_0_proc_sys_reset;design_1_rst_clk_wiz_100M_0_sequence_psr;design_1_rst_clk_wiz_100M_0_upcnt_n;design_1_system_ila_0_2;design_1_system_ila_0_2_bd_378d;design_1_system_ila_0_2_bd_378d_g_inst_0;design_1_system_ila_0_2_bd_378d_ila_lib_0;design_1_system_ila_0_2_blk_mem_gen_v8_4_5;design_1_system_ila_0_2_blk_mem_gen_v8_4_5_blk_mem_gen_generic_cstr;design_1_system_ila_0_2_blk_mem_gen_v8_4_5_blk_mem_gen_prim_width;design_1_system_ila_0_2_blk_mem_gen_v8_4_5_blk_mem_gen_prim_width__parameterized0;design_1_system_ila_0_2_blk_mem_gen_v8_4_5_blk_mem_gen_prim_wrapper;design_1_system_ila_0_2_blk_mem_gen_v8_4_5_blk_mem_gen_prim_wrapper__parameterized0;design_1_system_ila_0_2_blk_mem_gen_v8_4_5_blk_mem_gen_top;design_1_system_ila_0_2_blk_mem_gen_v8_4_5_synth;design_1_system_ila_0_2_ila_v6_2_12_ila;design_1_system_ila_0_2_ila_v6_2_12_ila_cap_addrgen;design_1_system_ila_0_2_ila_v6_2_12_ila_cap_ctrl_legacy;design_1_system_ila_0_2_ila_v6_2_12_ila_cap_sample_counter;design_1_system_ila_0_2_ila_v6_2_12_ila_cap_window_counter;design_1_system_ila_0_2_ila_v6_2_12_ila_core;design_1_system_ila_0_2_ila_v6_2_12_ila_register;design_1_system_ila_0_2_ila_v6_2_12_ila_reset_ctrl;design_1_system_ila_0_2_ila_v6_2_12_ila_trace_memory;design_1_system_ila_0_2_ila_v6_2_12_ila_trig_match;design_1_system_ila_0_2_ila_v6_2_12_ila_trigger;design_1_system_ila_0_2_ltlib_v1_0_0_all_typeA;design_1_system_ila_0_2_ltlib_v1_0_0_all_typeA_1;design_1_system_ila_0_2_ltlib_v1_0_0_all_typeA_10;design_1_system_ila_0_2_ltlib_v1_0_0_all_typeA_13;design_1_system_ila_0_2_ltlib_v1_0_0_all_typeA_16;design_1_system_ila_0_2_ltlib_v1_0_0_all_typeA_24;design_1_system_ila_0_2_ltlib_v1_0_0_all_typeA_4;design_1_system_ila_0_2_ltlib_v1_0_0_all_typeA__parameterized0;design_1_system_ila_0_2_ltlib_v1_0_0_all_typeA__parameterized0_19;design_1_system_ila_0_2_ltlib_v1_0_0_all_typeA__parameterized1;design_1_system_ila_0_2_ltlib_v1_0_0_all_typeA__parameterized1_44;design_1_system_ila_0_2_ltlib_v1_0_0_all_typeA__parameterized1_48;design_1_system_ila_0_2_ltlib_v1_0_0_all_typeA_slice;design_1_system_ila_0_2_ltlib_v1_0_0_all_typeA_slice_11;design_1_system_ila_0_2_ltlib_v1_0_0_all_typeA_slice_14;design_1_system_ila_0_2_ltlib_v1_0_0_all_typeA_slice_17;design_1_system_ila_0_2_ltlib_v1_0_0_all_typeA_slice_2;design_1_system_ila_0_2_ltlib_v1_0_0_all_typeA_slice_23;design_1_system_ila_0_2_ltlib_v1_0_0_all_typeA_slice_25;design_1_system_ila_0_2_ltlib_v1_0_0_all_typeA_slice_5;design_1_system_ila_0_2_ltlib_v1_0_0_all_typeA_slice_8;design_1_system_ila_0_2_ltlib_v1_0_0_all_typeA_slice__parameterized0;design_1_system_ila_0_2_ltlib_v1_0_0_all_typeA_slice__parameterized0_20;design_1_system_ila_0_2_ltlib_v1_0_0_all_typeA_slice__parameterized0_21;design_1_system_ila_0_2_ltlib_v1_0_0_all_typeA_slice__parameterized0_22;design_1_system_ila_0_2_ltlib_v1_0_0_all_typeA_slice__parameterized0_6;design_1_system_ila_0_2_ltlib_v1_0_0_all_typeA_slice__parameterized0_7;design_1_system_ila_0_2_ltlib_v1_0_0_all_typeA_slice__parameterized1;design_1_system_ila_0_2_ltlib_v1_0_0_all_typeA_slice__parameterized1_45;design_1_system_ila_0_2_ltlib_v1_0_0_all_typeA_slice__parameterized1_49;design_1_system_ila_0_2_ltlib_v1_0_0_all_typeA_slice__parameterized2;design_1_system_ila_0_2_ltlib_v1_0_0_all_typeA_slice__parameterized2_46;design_1_system_ila_0_2_ltlib_v1_0_0_all_typeA_slice__parameterized2_50;design_1_system_ila_0_2_ltlib_v1_0_0_allx_typeA;design_1_system_ila_0_2_ltlib_v1_0_0_allx_typeA__parameterized0;design_1_system_ila_0_2_ltlib_v1_0_0_allx_typeA__parameterized0_18;design_1_system_ila_0_2_ltlib_v1_0_0_allx_typeA__parameterized1;design_1_system_ila_0_2_ltlib_v1_0_0_allx_typeA__parameterized1_0;design_1_system_ila_0_2_ltlib_v1_0_0_allx_typeA__parameterized1_12;design_1_system_ila_0_2_ltlib_v1_0_0_allx_typeA__parameterized1_15;design_1_system_ila_0_2_ltlib_v1_0_0_allx_typeA__parameterized1_3;design_1_system_ila_0_2_ltlib_v1_0_0_allx_typeA__parameterized1_9;design_1_system_ila_0_2_ltlib_v1_0_0_allx_typeA_nodelay;design_1_system_ila_0_2_ltlib_v1_0_0_allx_typeA_nodelay_43;design_1_system_ila_0_2_ltlib_v1_0_0_allx_typeA_nodelay_47;design_1_system_ila_0_2_ltlib_v1_0_0_async_edge_xfer;design_1_system_ila_0_2_ltlib_v1_0_0_async_edge_xfer__1;design_1_system_ila_0_2_ltlib_v1_0_0_async_edge_xfer__2;design_1_system_ila_0_2_ltlib_v1_0_0_async_edge_xfer__3;design_1_system_ila_0_2_ltlib_v1_0_0_cfglut4;design_1_system_ila_0_2_ltlib_v1_0_0_cfglut4__1;design_1_system_ila_0_2_ltlib_v1_0_0_cfglut5;design_1_system_ila_0_2_ltlib_v1_0_0_cfglut5__1;design_1_system_ila_0_2_ltlib_v1_0_0_cfglut5__2;design_1_system_ila_0_2_ltlib_v1_0_0_cfglut6;design_1_system_ila_0_2_ltlib_v1_0_0_cfglut6__1;design_1_system_ila_0_2_ltlib_v1_0_0_cfglut6__parameterized0;design_1_system_ila_0_2_ltlib_v1_0_0_cfglut7;design_1_system_ila_0_2_ltlib_v1_0_0_cfglut7__1;design_1_system_ila_0_2_ltlib_v1_0_0_generic_memrd;design_1_system_ila_0_2_ltlib_v1_0_0_match;design_1_system_ila_0_2_ltlib_v1_0_0_match__parameterized0;design_1_system_ila_0_2_ltlib_v1_0_0_match__parameterized0__1;design_1_system_ila_0_2_ltlib_v1_0_0_match__parameterized1;design_1_system_ila_0_2_ltlib_v1_0_0_match__parameterized1__1;design_1_system_ila_0_2_ltlib_v1_0_0_match__parameterized1__2;design_1_system_ila_0_2_ltlib_v1_0_0_match__parameterized1__3;design_1_system_ila_0_2_ltlib_v1_0_0_match__parameterized1__4;design_1_system_ila_0_2_ltlib_v1_0_0_match__parameterized1__5;design_1_system_ila_0_2_ltlib_v1_0_0_match_nodelay;design_1_system_ila_0_2_ltlib_v1_0_0_match_nodelay__1;design_1_system_ila_0_2_ltlib_v1_0_0_match_nodelay__2;design_1_system_ila_0_2_ltlib_v1_0_0_rising_edge_detection;design_1_system_ila_0_2_ltlib_v1_0_0_rising_edge_detection__1;design_1_system_ila_0_2_xsdbs_v1_0_2_reg__parameterized25;design_1_system_ila_0_2_xsdbs_v1_0_2_reg__parameterized26;design_1_system_ila_0_2_xsdbs_v1_0_2_reg__parameterized27;design_1_system_ila_0_2_xsdbs_v1_0_2_reg__parameterized28;design_1_system_ila_0_2_xsdbs_v1_0_2_reg__parameterized40;design_1_system_ila_0_2_xsdbs_v1_0_2_reg__parameterized41;design_1_system_ila_0_2_xsdbs_v1_0_2_reg__parameterized42;design_1_system_ila_0_2_xsdbs_v1_0_2_reg__parameterized43;design_1_system_ila_0_2_xsdbs_v1_0_2_reg__parameterized44;design_1_system_ila_0_2_xsdbs_v1_0_2_reg__parameterized45;design_1_system_ila_0_2_xsdbs_v1_0_2_reg__parameterized46;design_1_system_ila_0_2_xsdbs_v1_0_2_reg__parameterized47;design_1_system_ila_0_2_xsdbs_v1_0_2_reg__parameterized48;design_1_system_ila_0_2_xsdbs_v1_0_2_reg__parameterized49;design_1_system_ila_0_2_xsdbs_v1_0_2_reg__parameterized50;design_1_system_ila_0_2_xsdbs_v1_0_2_reg__parameterized51;design_1_system_ila_0_2_xsdbs_v1_0_2_reg__parameterized53;design_1_system_ila_0_2_xsdbs_v1_0_2_reg__parameterized55;design_1_system_ila_0_2_xsdbs_v1_0_2_reg__parameterized58;design_1_system_ila_0_2_xsdbs_v1_0_2_reg_ctl;design_1_system_ila_0_2_xsdbs_v1_0_2_reg_ctl_29;design_1_system_ila_0_2_xsdbs_v1_0_2_reg_ctl_30;design_1_system_ila_0_2_xsdbs_v1_0_2_reg_ctl_31;design_1_system_ila_0_2_xsdbs_v1_0_2_reg_ctl_32;design_1_system_ila_0_2_xsdbs_v1_0_2_reg_ctl_35;design_1_system_ila_0_2_xsdbs_v1_0_2_reg_ctl_36;design_1_system_ila_0_2_xsdbs_v1_0_2_reg_ctl_37;design_1_system_ila_0_2_xsdbs_v1_0_2_reg_ctl_38;design_1_system_ila_0_2_xsdbs_v1_0_2_reg_ctl_39;design_1_system_ila_0_2_xsdbs_v1_0_2_reg_ctl_42;design_1_system_ila_0_2_xsdbs_v1_0_2_reg_ctl__parameterized0;design_1_system_ila_0_2_xsdbs_v1_0_2_reg_ctl__parameterized1;design_1_system_ila_0_2_xsdbs_v1_0_2_reg_ctl__parameterized1_33;design_1_system_ila_0_2_xsdbs_v1_0_2_reg_ctl__parameterized1_34;design_1_system_ila_0_2_xsdbs_v1_0_2_reg_p2s;design_1_system_ila_0_2_xsdbs_v1_0_2_reg_p2s__parameterized0;design_1_system_ila_0_2_xsdbs_v1_0_2_reg_p2s__parameterized1;design_1_system_ila_0_2_xsdbs_v1_0_2_reg_p2s__parameterized2;design_1_system_ila_0_2_xsdbs_v1_0_2_reg_p2s__parameterized3;design_1_system_ila_0_2_xsdbs_v1_0_2_reg_p2s__parameterized4;design_1_system_ila_0_2_xsdbs_v1_0_2_reg_p2s__parameterized5;design_1_system_ila_0_2_xsdbs_v1_0_2_reg_p2s__parameterized6;design_1_system_ila_0_2_xsdbs_v1_0_2_reg_p2s__parameterized7;design_1_system_ila_0_2_xsdbs_v1_0_2_reg_p2s__parameterized8;design_1_system_ila_0_2_xsdbs_v1_0_2_reg_stat;design_1_system_ila_0_2_xsdbs_v1_0_2_reg_stat_26;design_1_system_ila_0_2_xsdbs_v1_0_2_reg_stat_27;design_1_system_ila_0_2_xsdbs_v1_0_2_reg_stat_28;design_1_system_ila_0_2_xsdbs_v1_0_2_reg_stat_40;design_1_system_ila_0_2_xsdbs_v1_0_2_reg_stat_41;design_1_system_ila_0_2_xsdbs_v1_0_2_reg_stream;design_1_system_ila_0_2_xsdbs_v1_0_2_reg_stream__parameterized0;design_1_system_ila_0_2_xsdbs_v1_0_2_xsdbs;design_1_wrapper;glbl,,,../../../../../SDF_proj_v2.gen/sources_1/bd/design_1/ipshared/4e49,,,,,
C:/Github/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/sim_1/new/tb_AXI_Stream.vhd,1670101330,vhdl2008,,,,tb_axi_stream,,,,,,,,
C:/Github/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/R2_BU.vhd,1669474603,vhdl2008,,,,r2_bu,,,,,,,,
C:/Github/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/Rotator.vhd,1670083525,vhdl2008,,,,rotator,,,,,,,,
C:/Github/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/SDF_Stage.vhd,1669831031,vhdl,,,,sdf_stage,,,,,,,,
C:/Github/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/SR_FIFO.vhd,1669830951,vhdl2008,,,,sr_fifo,,,,,,,,
C:/Github/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/TF_ROM.vhd,1669474603,vhdl2008,,,,tf_rom,,,,,,,,
C:/Github/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/new/AXI_Input_Interface.vhd,1670085858,vhdl,,,,axi_input_interface,,,,,,,,
C:/Github/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/new/AXI_Output_Interface.vhd,1670086481,vhdl,,,,axi_output_interface,,,,,,,,
C:/Github/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/new/SDF_Top.vhd,1669831066,vhdl,,,,sdf_top,,,,,,,,
