module reg_n #(parameter WIDTH=8)(
  input logic clk, rst, 
  input logic [WIDTH-1:0] d,
  input logic [WIDTH-1:0] q
);
  
  always_ff @(posedge clk) begin : blockName
    if(rst) q <=0;
    else q <=d;
    
  end
endmodule  
