// Seed: 1654534496
module module_0 (
    output supply0 id_0,
    input tri0 id_1,
    input supply0 id_2
);
  wire id_4;
  assign module_1.id_4 = 0;
  wire id_5;
  wire id_6;
  ;
endmodule
module module_1 (
    input tri1 id_0,
    input wire id_1,
    input wire id_2,
    input tri1 id_3,
    input tri0 id_4,
    output supply0 id_5,
    input supply0 id_6,
    output wand id_7,
    output tri1 id_8,
    input wor id_9,
    output tri id_10,
    output supply1 id_11,
    input tri1 id_12,
    output wire id_13
);
  always @(posedge -1 or posedge -1) release id_7;
  logic id_15 = id_0;
  module_0 modCall_1 (
      id_8,
      id_6,
      id_4
  );
  struct packed {
    id_16 id_17;
    id_18 id_19;
  } [1 : -1] id_20;
  ;
endmodule
