// Seed: 105073667
module module_0 ();
  uwire id_2 = 1 == id_1;
  wire  id_3 = id_3;
endmodule
module module_1 (
    input  tri0 id_0,
    input  wor  id_1,
    output wand id_2,
    output tri0 id_3,
    output wire id_4
);
  wire id_6;
  always @(negedge id_1) @(posedge id_0);
  wor  id_7;
  wire id_8;
  module_0();
  wire id_9;
  tri0 id_10 = (1) - (id_7);
  wire id_11;
  id_12(
      .id_0(id_11), .id_1(), .id_2(1), .id_3(), .id_4(id_10), .id_5(id_0), .id_6(), .id_7(id_10)
  );
endmodule
