
REGS_USER = {0x00 => "PRT0DR", 0x01 => "PRT0IE", 0x02 => "PRT0GS", 0x03 => "PRT0DM2", 0x04 => "PRT1DR", 0x05 => "PRT1IE", 0x06 => "PRT1GS", 0x07 => "PRT1DM2", 0x08 =>
"PRT2DR", 0x09 => "PRT2IE", 0x0A => "PRT2GS", 0x0B => "PRT2DM2", 0x0C =>
"PRT3DR", 0x0D => "PRT3IE", 0x0E => "PRT3GS", 0x0F => "PRT3DM2", 0x10 =>
"PRT4DR", 0x11 => "PRT4IE", 0x12 => "PRT4GS", 0x13 => "PRT4DM2", 0x14 =>
"PRT5DR", 0x15 => "PRT5IE", 0x16 => "PRT5GS", 0x17 => "PRT5DM2", 0x18 =>
"PRT6DR", 0x19 => "PRT6IE", 0x1A => "PRT6GS", 0x1B => "PRT6DM2", 0x1C =>
"PRT7DR", 0x1D => "PRT7IE", 0x1E => "PRT7GS", 0x1F => "PRT7DM2", 0x20 =>
"DBB00DR0", 0x21 => "DBB00DR1", 0x22 => "DBB00DR2", 0x23 => "DBB00CR0", 0x24 =>
"DBB01DR0", 0x25 => "DBB01DR1", 0x26 => "DBB01DR2", 0x27 => "DBB01CR0", 0x28 =>
"DCB02DR0", 0x29 => "DCB02DR1", 0x2A => "DCB02DR2", 0x2B => "DCB02CR0", 0x2C =>
"DCB03DR0", 0x2D => "DCB03DR1", 0x2E => "DCB03DR2", 0x2F => "DCB03CR0", 0x30 =>
"DBB10DR0", 0x31 => "DBB10DR1", 0x32 => "DBB10DR2", 0x33 => "DBB10CR0", 0x34 =>
"DBB11DR0", 0x35 => "DBB11DR1", 0x36 => "DBB11DR2", 0x37 => "DBB11CR0", 0x38 =>
"DCB12DR0", 0x39 => "DCB12DR1", 0x3A => "DCB12DR2", 0x3B => "DCB12CR0", 0x3C =>
"DCB13DR0", 0x3D => "DCB13DR1", 0x3E => "DCB13DR2", 0x3F => "DCB13CR0", 0x40 =>
"DBB20DR0", 0x41 => "DBB20DR1", 0x42 => "DBB20DR2", 0x43 => "DBB20CR0", 0x44 =>
"DBB21DR0", 0x45 => "DBB21DR1", 0x46 => "DBB21DR2", 0x47 => "DBB21CR0", 0x48 =>
"DCB22DR0", 0x49 => "DCB22DR1", 0x4A => "DCB22DR2", 0x4B => "DCB22CR0", 0x4C =>
"DCB23DR0", 0x4D => "DCB23DR1", 0x4E => "DCB23DR2", 0x4F => "DCB23CR0", 0x50 =>
"DBB30DR0", 0x51 => "DBB30DR1", 0x52 => "DBB30DR2", 0x53 => "DBB30CR0", 0x54 =>
"DBB31DR0", 0x55 => "DBB31DR1", 0x56 => "DBB31DR2", 0x57 => "DBB31CR0", 0x58 =>
"DCB32DR0", 0x59 => "DCB32DR1", 0x5A => "DCB32DR2", 0x5B => "DCB32CR0", 0x5C =>
"DCB33DR0", 0x5D => "DCB33DR1", 0x5E => "DCB33DR2", 0x5F => "DCB33CR0", 0x60 =>
"AMX_IN", 0x61 => "AMUX_CFG", 0x62 => "PWM_CR", 0x63 => "ARF_CR", 0x64 =>
"CMP_CR0", 0x65 => "ASY_CR", 0x66 => "CMP_CR1", 0x67 => "67", 0x68 =>
"ADC0_CR", 0x69 => "ADC1_CR", 0x6A => "6A", 0x6B => "6B", 0x6C => "TMP_DR0",
0x6D => "TMP_DR1", 0x6E => "TMP_DR2", 0x6F => "TMP_DR3", 0x70 => "ACB00CR3",
0x71 => "ACB00CR0", 0x72 => "ACB00CR1", 0x73 => "ACB00CR2", 0x74 => "ACB01CR3",
0x75 => "ACB01CR0", 0x76 => "ACB01CR1", 0x77 => "ACB01CR2", 0x78 => "ACB02CR3",
0x79 => "ACB02CR0", 0x7A => "ACB02CR1", 0x7B => "ACB02CR2", 0x7C => "ACB03CR3",
0x7D => "ACB03CR0", 0x7E => "ACB03CR1", 0x7F => "ACB03CR2", 0x80 => "ASC10CR0",
0x81 => "ASC10CR1", 0x82 => "ASC10CR2", 0x83 => "ASC10CR3", 0x84 => "ASD11CR0",
0x85 => "ASD11CR1", 0x86 => "ASD11CR2", 0x87 => "ASD11CR3", 0x88 => "ASC12CR0",
0x89 => "ASC12CR1", 0x8A => "ASC12CR2", 0x8B => "ASC12CR3", 0x8C => "ASD13CR0",
0x8D => "ASD13CR1", 0x8E => "ASD13CR2", 0x8F => "ASD13CR3", 0x90 => "ASD20CR0",
0x91 => "ASD20CR1", 0x92 => "ASD20CR2", 0x93 => "ASD20CR3", 0x94 => "ASC21CR0",
0x95 => "ASC21CR1", 0x96 => "ASC21CR2", 0x97 => "ASC21CR3", 0x98 => "ASD22CR0",
0x99 => "ASD22CR1", 0x9A => "ASD22CR2", 0x9B => "ASD22CR3", 0x9C => "ASC23CR0",
0x9D => "ASC23CR1", 0x9E => "ASC23CR2", 0x9F => "ASC23CR3", 0xA0 => "A0", 0xA1 => "A1", 0xA2 => "A2", 0xA3 => "A3", 0xA4 => "A4", 0xA5 => "A5", 0xA6 => "A6",
0xA7 => "A7", 0xA8 => "MUL1_X", 0xA9 => "MUL1_Y", 0xAA => "MUL1_DH", 0xAB =>
"MUL1_DL", 0xAC => "ACC1_DR1", 0xAD => "ACC1_DR0", 0xAE => "ACC1_DR3", 0xAF =>
"ACC1_DR2", 0xB0 => "RDI0RI", 0xB1 => "RDI0SYN", 0xB2 => "RDI0IS", 0xB3 =>
"RDI0LT0", 0xB4 => "RDI0LT1", 0xB5 => "RDI0RO0", 0xB6 => "RDI0RO1", 0xB7 =>
"B7", 0xB8 => "RDI1RI", 0xB9 => "RDI1SYN", 0xBA => "RDI1IS", 0xBB => "RDI1LT0",
0xBC => "RDI1LT1", 0xBD => "RDI1RO0", 0xBE => "RDI1RO1", 0xBF => "BF", 0xC0 =>
"RDI2RI", 0xC1 => "RDI2SYN", 0xC2 => "RDI2IS", 0xC3 => "RDI2LT0", 0xC4 =>
"RDI2LT1", 0xC5 => "RDI2RO0", 0xC6 => "RDI2RO1", 0xC7 => "C7", 0xC8 =>
"RDI3RI", 0xC9 => "RDI3SYN", 0xCA => "RDI3IS", 0xCB => "RDI3LT0", 0xCC =>
"RDI3LT1", 0xCD => "RDI3RO0", 0xCE => "RDI3RO1", 0xCF => "CF", 0xD0 =>
"CUR_PP", 0xD1 => "STK_PP", 0xD2 => "D2", 0xD3 => "IDX_PP", 0xD4 => "MVR_PP",
0xD5 => "MVW_PP", 0xD6 => "I2C_CFG", 0xD7 => "I2C_SCR", 0xD8 => "I2C_DR", 0xD9 => "I2C_MSCR", 0xDA => "INT_CLR0", 0xDB => "INT_CLR1", 0xDC => "INT_CLR2", 0xDD => "INT_CLR3", 0xDE => "INT_MSK3", 0xDF => "INT_MSK2", 0xE0 => "INT_MSK0", 0xE1 => "INT_MSK1", 0xE2 => "INT_VC", 0xE3 => "RES_WDT", 0xE4 => "DEC_DH", 0xE5 =>
"DEC_DL", 0xE6 => "DEC_CR0", 0xE7 => "DEC_CR1", 0xE8 => "MUL0_X", 0xE9 =>
"MUL0_Y", 0xEA => "MUL0_DH", 0xEB => "MUL0_DL", 0xEC => "ACC0_DR1", 0xED =>
"ACC0_DR0", 0xEE => "ACC0_DR3", 0xEF => "ACC0_DR2", 0xF0 => "A", 0xF1 => "F1",
0xF2 => "F2", 0xF3 => "X", 0xF4 => "PCl", 0xF5 => "PCh", 0xF6 => "SP", 0xF7 =>
"CPU_F", 0xF8 => "opc0", 0xF9 => "opc1", 0xFA => "opc2", 0xFB => "FB", 0xFC => "FC",
0xFD => "DAC_D", 0xFE => "CPU_SCR1", 0xFF => "CPU_SCR0"}

REGS_SUP = {0x00 => "PRT0DM0", 0x01 => "PRT0DM1", 0x02 => "PRT0IC0", 0x03 => "PRT0IC1",
0x04 => "PRT1DM0", 0x05 => "PRT1DM1", 0x06 => "PRT1IC0", 0x07 => "PRT1IC1",
0x08 => "PRT2DM0", 0x09 => "PRT2DM1", 0x0A => "PRT2IC0", 0x0B => "PRT2IC1",
0x0C => "PRT3DM0", 0x0D => "PRT3DM1", 0x0E => "PRT3IC0", 0x0F => "PRT3IC1",
0x10 => "PRT4DM0", 0x11 => "PRT4DM1", 0x12 => "PRT4IC0", 0x13 => "PRT4IC1",
0x14 => "PRT5DM0", 0x15 => "PRT5DM1", 0x16 => "PRT5IC0", 0x17 => "PRT5IC1",
0x18 => "PRT6DM0", 0x19 => "PRT6DM1", 0x1A => "PRT6IC0", 0x1B => "PRT6IC1",
0x1C => "PRT7DM0", 0x1D => "PRT7DM1", 0x1E => "PRT7IC0", 0x1F => "PRT7IC1",
0x20 => "DBB00FN", 0x21 => "DBB00IN", 0x22 => "DBB00OU", 0x23 => "23", 0x24 =>
"DBB01FN", 0x25 => "DBB01IN", 0x26 => "DBB01OU", 0x27 => "27", 0x28 =>
"DCB02FN", 0x29 => "DCB02IN", 0x2A => "DCB02OU", 0x2B => "2B", 0x2C =>
"DCB03FN", 0x2D => "DCB03IN", 0x2E => "DCB03OU", 0x2F => "2F", 0x30 =>
"DBB10FN", 0x31 => "DBB10IN", 0x32 => "DBB10OU", 0x33 => "33", 0x34 =>
"DBB11FN", 0x35 => "DBB11IN", 0x36 => "DBB11OU", 0x37 => "37", 0x38 =>
"DCB12FN", 0x39 => "DCB12IN", 0x3A => "DCB12OU", 0x3B => "3B", 0x3C =>
"DCB13FN", 0x3D => "DCB13IN", 0x3E => "DCB13OU", 0x3F => "3F", 0x40 =>
"DBB20FN", 0x41 => "DBB20IN", 0x42 => "DBB20OU", 0x43 => "43", 0x44 =>
"DBB21FN", 0x45 => "DBB21IN", 0x46 => "DBB21OU", 0x47 => "47", 0x48 =>
"DCB22FN", 0x49 => "DCB22IN", 0x4A => "DCB22OU", 0x4B => "4B", 0x4C =>
"DCB23FN", 0x4D => "DCB23IN", 0x4E => "DCB23OU", 0x4F => "4F", 0x50 =>
"DBB30FN", 0x51 => "DBB30IN", 0x52 => "DBB30OU", 0x53 => "53", 0x54 =>
"DBB31FN", 0x55 => "DBB31IN", 0x56 => "DBB31OU", 0x57 => "57", 0x58 =>
"DCB32FN", 0x59 => "DCB32IN", 0x5A => "DCB32OU", 0x5B => "5B", 0x5C =>
"DCB33FN", 0x5D => "DCB33IN", 0x5E => "DCB33OU", 0x5F => "5F", 0x60 =>
"CLK_CR0", 0x61 => "CLK_CR1", 0x62 => "ABF_CR0", 0x63 => "AMD_CR0", 0x64 =>
"CMP_GO_EN", 0x65 => "65", 0x66 => "AMD_CR1", 0x67 => "ALT_CR0", 0x68 =>
"ALT_CR1", 0x69 => "CLK_CR2", 0x6A => "6A", 0x6B => "CLK_CR3", 0x6C =>
"TMP_DR0", 0x6D => "TMP_DR1", 0x6E => "TMP_DR2", 0x6F => "TMP_DR3", 0x70 =>
"ACB00CR3", 0x71 => "ACB00CR0", 0x72 => "ACB00CR1", 0x73 => "ACB00CR2", 0x74 =>
"ACB01CR3", 0x75 => "ACB01CR0", 0x76 => "ACB01CR1", 0x77 => "ACB01CR2", 0x78 =>
"ACB02CR3", 0x79 => "ACB02CR0", 0x7A => "ACB02CR1", 0x7B => "ACB02CR2", 0x7C =>
"ACB03CR3", 0x7D => "ACB03CR0", 0x7E => "ACB03CR1", 0x7F => "ACB03CR2", 0x80 =>
"ASC10CR0", 0x81 => "ASC10CR1", 0x82 => "ASC10CR2", 0x83 => "ASC10CR3", 0x84 =>
"ASD11CR0", 0x85 => "ASD11CR1", 0x86 => "ASD11CR2", 0x87 => "ASD11CR3", 0x88 =>
"ASC12CR0", 0x89 => "ASC12CR1", 0x8A => "ASC12CR2", 0x8B => "ASC12CR3", 0x8C =>
"ASD13CR0", 0x8D => "ASD13CR1", 0x8E => "ASD13CR2", 0x8F => "ASD13CR3", 0x90 =>
"ASD20CR0", 0x91 => "ASD20CR1", 0x92 => "ASD20CR2", 0x93 => "ASD20CR3", 0x94 =>
"ASC21CR0", 0x95 => "ASC21CR1", 0x96 => "ASC21CR2", 0x97 => "ASC21CR3", 0x98 =>
"ASD22CR0", 0x99 => "ASD22CR1", 0x9A => "ASD22CR2", 0x9B => "ASD22CR3", 0x9C =>
"ASC23CR0", 0x9D => "ASC23CR1", 0x9E => "ASC23CR2", 0x9F => "ASC23CR3", 0xA0 =>
"A0", 0xA1 => "A1", 0xA2 => "A2", 0xA3 => "A3", 0xA4 => "A4", 0xA5 => "A5",
0xA6 => "A6", 0xA7 => "A7", 0xA8 => "A8", 0xA9 => "A9", 0xAA => "AA", 0xAB =>
"AB", 0xAC => "AC", 0xAD => "AD", 0xAE => "AE", 0xAF => "AF", 0xB0 => "RDI0RI",
0xB1 => "RDI0SYN", 0xB2 => "RDI0IS", 0xB3 => "RDI0LT0", 0xB4 => "RDI0LT1", 0xB5 => "RDI0RO0", 0xB6 => "RDI0RO1", 0xB7 => "B7", 0xB8 => "RDI1RI", 0xB9 =>
"RDI1SYN", 0xBA => "RDI1IS", 0xBB => "RDI1LT0", 0xBC => "RDI1LT1", 0xBD =>
"RDI1RO0", 0xBE => "RDI1RO1", 0xBF => "BF", 0xC0 => "RDI2RI", 0xC1 =>
"RDI2SYN", 0xC2 => "RDI2IS", 0xC3 => "RDI2LT0", 0xC4 => "RDI2LT1", 0xC5 =>
"RDI2RO0", 0xC6 => "RDI2RO1", 0xC7 => "C7", 0xC8 => "RDI3RI", 0xC9 =>
"RDI3SYN", 0xCA => "RDI3IS", 0xCB => "RDI3LT0", 0xCC => "RDI3LT1", 0xCD =>
"RDI3RO0", 0xCE => "RDI3RO1", 0xCF => "CF", 0xD0 => "GDI_O_IN", 0xD1 =>
"GDI_E_IN", 0xD2 => "GDI_O_OU", 0xD3 => "GDI_E_OU", 0xD4 => "D4", 0xD5 => "D5",
0xD6 => "D6", 0xD7 => "D7", 0xD8 => "MUX_CR0", 0xD9 => "MUX_CR1", 0xDA =>
"MUX_CR2", 0xDB => "MUX_CR3", 0xDC => "DC", 0xDD => "OSC_GO_EN", 0xDE =>
"OSC_CR4", 0xDF => "OSC_CR3", 0xE0 => "OSC_CR0", 0xE1 => "OSC_CR1", 0xE2 =>
"OSC_CR2", 0xE3 => "VLT_CR", 0xE4 => "VLT_CMP", 0xE5 => "ADC0_TR", 0xE6 =>
"ADC1_TR", 0xE7 => "DEC_CR2", 0xE8 => "IMO_TR", 0xE9 => "ILO_TR", 0xEA =>
"BDG_TR", 0xEB => "ECO_TR", 0xEC => "EC", 0xED => "ED", 0xEE => "EE", 0xEF =>
"EF", 0xF0 => "F0", 0xF1 => "F1", 0xF2 => "F2", 0xF3 => "X", 0xF4 => "F4",
0xF5 => "F5", 0xF6 => "SP", 0xF7 => "CPU_F", 0xF8 => "F8", 0xF9 => "F9", 0xFA => "FLS_PR1", 0xFB => "FB", 0xFC => "FC", 0xFD => "DAC_CR", 0xFE => "CPU_SCR1",
0xFF => "CPU_SCR0",}

