
                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

         Version J-2014.09-SP5-2 for RHEL64 -- Jul 11, 2015
               Copyright (c) 1988-2015 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
##############################################
# Setup: fill out the following parameters: name of clock signal, clock period (ns),
# reset signal name (if used), name of top-level module, name of source file
set CLK_NAME "clk";
clk
set CLK_PERIOD 2.80000000000000000000;
2.80000000000000000000
set RST_NAME "reset";
reset
set TOP_MOD_NAME "mvm_20_20_20_1";
mvm_20_20_20_1
set SRC_FILE "testq.sv";
testq.sv
###############################################
source setupdc.tcl
NangateOpenCellLibrary_typical.db dw_foundation.sldb
file mkdir work_synth
define_design_lib WORK -path work_synth
1
analyze $SRC_FILE -format sverilog
Running PRESTO HDLC
Searching for ./testq.sv
Compiling source file ./testq.sv
Presto compilation completed successfully.
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/dw_foundation.sldb'
1
elaborate -work WORK $TOP_MOD_NAME
Loading db file '/usr/local/synopsys/syn/libraries/syn/gtech.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'mvm_20_20_20_1'.
Information: Building the design 'multipath' instantiated from design 'mvm_20_20_20_1' with
	the parameters "20,20,20,1". (HDL-193)

Inferred memory devices in process
	in routine multipath_k20_p20_b20_g1 line 281 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_rd_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      done_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      delay_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'multipath_k20_p20_b20_g1' with
	the parameters "5,20". (HDL-193)

Inferred memory devices in process
	in routine increaser_b5_TOP20 line 65 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'singlepath' instantiated from design 'multipath_k20_p20_b20_g1' with
	the parameters "1,20,20,1|((E%)(E%)(E%)(E%)(E%)(E%)(X%)(E%)(E%)(E%))". (HDL-193)

Statistics for case statements in always block at line 173 in file
	'./testq.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           189            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col20_b20_g1 line 157 in file
		'./testq.sv'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| genblk1.y_we_aux_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col20_b20_g1 line 173 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     acc_aux_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      y_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      ready_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      state_reg      | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|      a_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      a_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col20_b20_g1' with
	the parameters "20,20". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col20_b20_g1' with
	the parameters "40,1". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'mac' instantiated from design 'singlepath_n_row1_n_col20_b20_g1' with
	the parameters "20,1". (HDL-193)
Warning:  ./testq.sv:21: signed to unsigned assignment occurs. (VER-318)
Warning:  ./testq.sv:42: unsigned to signed assignment occurs. (VER-318)
Warning:  ./testq.sv:51: signed to unsigned assignment occurs. (VER-318)

Inferred memory devices in process
	in routine mac_b20_g1 line 44 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| genblk1.clr_aux_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| genblk1.add_in_reg  | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
|     add_out_reg     | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b20_SIZE20' with
	the parameters "20,20,5". (HDL-193)

Inferred memory devices in process
	in routine memory_b20_SIZE20_LOGSIZE5 line 99 in file
		'./testq.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b20_SIZE20_LOGSIZE5 line 99 in file
		'./testq.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  20   | N  |
=================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b20_SIZE20' with
	the parameters "5,19". (HDL-193)

Inferred memory devices in process
	in routine increaser_b5_TOP19 line 65 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b40_SIZE1' with
	the parameters "40,1,1". (HDL-193)

Inferred memory devices in process
	in routine memory_b40_SIZE1_LOGSIZE1 line 99 in file
		'./testq.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b40_SIZE1_LOGSIZE1 line 99 in file
		'./testq.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  40   | N  |
=================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b40_SIZE1' with
	the parameters "1,0". (HDL-193)

Inferred memory devices in process
	in routine increaser_b1_TOP0 line 65 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
###### CLOCKS AND PORTS #######
set CLK_PORT [get_ports $CLK_NAME]
{clk}
set TMP1 [remove_from_collection [all_inputs] $CLK_PORT]
{reset loadMatrix loadVector start data_in[19] data_in[18] data_in[17] data_in[16] data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
set INPUTS [remove_from_collection $TMP1 $RST_NAME]
{loadMatrix loadVector start data_in[19] data_in[18] data_in[17] data_in[16] data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
create_clock -period $CLK_PERIOD [get_ports clk]
1
#set_input_delay 1 -max -clock clk $INPUTS
#set_output_delay 1 -max -clock clk [all_outputs]
# rule of thumb: 20% of clock period
###### OPTIMIZATION #######
set_max_area 0 
1
###### RUN #####
compile
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | J-2014.09-DWBB_201409.5.2 |   *     |
| Licensed DW Building Blocks        | J-2014.09-DWBB_201409.5.2 |   *     |
============================================================================


Information: There are 1012 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'mac_b20_g1_0'
  Processing 'increaser_b1_TOP0_0'
  Processing 'memory_b40_SIZE1_LOGSIZE1_0'
  Processing 'seqMemory_b40_SIZE1_0'
  Processing 'increaser_b5_TOP19_0'
  Processing 'memory_b20_SIZE20_LOGSIZE5_0'
  Processing 'seqMemory_b20_SIZE20_0'
  Processing 'singlepath_n_row1_n_col20_b20_g1_0'
Information: The register 'state_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[5]' is a constant and will be removed. (OPT-1206)
  Processing 'increaser_b5_TOP20'
  Processing 'multipath_k20_p20_b20_g1'
  Processing 'mvm_20_20_20_1'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'mac_b20_g1_1_DW01_add_0'
  Processing 'increaser_b5_TOP19_1_DW01_inc_0'
  Processing 'increaser_b5_TOP19_2_DW01_inc_0'
  Processing 'mac_b20_g1_2_DW01_add_0'
  Processing 'increaser_b5_TOP19_3_DW01_inc_0'
  Processing 'increaser_b5_TOP19_4_DW01_inc_0'
  Processing 'mac_b20_g1_3_DW01_add_0'
  Processing 'increaser_b5_TOP19_5_DW01_inc_0'
  Processing 'increaser_b5_TOP19_6_DW01_inc_0'
  Processing 'mac_b20_g1_4_DW01_add_0'
  Processing 'increaser_b5_TOP19_7_DW01_inc_0'
  Processing 'increaser_b5_TOP19_8_DW01_inc_0'
  Processing 'mac_b20_g1_5_DW01_add_0'
  Processing 'increaser_b5_TOP19_9_DW01_inc_0'
  Processing 'increaser_b5_TOP19_10_DW01_inc_0'
  Processing 'mac_b20_g1_6_DW01_add_0'
  Processing 'increaser_b5_TOP19_11_DW01_inc_0'
  Processing 'increaser_b5_TOP19_12_DW01_inc_0'
  Processing 'mac_b20_g1_7_DW01_add_0'
  Processing 'increaser_b5_TOP19_13_DW01_inc_0'
  Processing 'increaser_b5_TOP19_14_DW01_inc_0'
  Processing 'mac_b20_g1_8_DW01_add_0'
  Processing 'increaser_b5_TOP19_15_DW01_inc_0'
  Processing 'increaser_b5_TOP19_16_DW01_inc_0'
  Processing 'mac_b20_g1_9_DW01_add_0'
  Processing 'increaser_b5_TOP19_17_DW01_inc_0'
  Processing 'increaser_b5_TOP19_18_DW01_inc_0'
  Processing 'mac_b20_g1_10_DW01_add_0'
  Processing 'increaser_b5_TOP19_19_DW01_inc_0'
  Processing 'increaser_b5_TOP19_20_DW01_inc_0'
  Processing 'mac_b20_g1_11_DW01_add_0'
  Processing 'increaser_b5_TOP19_21_DW01_inc_0'
  Processing 'increaser_b5_TOP19_22_DW01_inc_0'
  Processing 'mac_b20_g1_12_DW01_add_0'
  Processing 'increaser_b5_TOP19_23_DW01_inc_0'
  Processing 'increaser_b5_TOP19_24_DW01_inc_0'
  Processing 'mac_b20_g1_13_DW01_add_0'
  Processing 'increaser_b5_TOP19_25_DW01_inc_0'
  Processing 'increaser_b5_TOP19_26_DW01_inc_0'
  Processing 'mac_b20_g1_14_DW01_add_0'
  Processing 'increaser_b5_TOP19_27_DW01_inc_0'
  Processing 'increaser_b5_TOP19_28_DW01_inc_0'
  Processing 'mac_b20_g1_15_DW01_add_0'
  Processing 'increaser_b5_TOP19_29_DW01_inc_0'
  Processing 'increaser_b5_TOP19_30_DW01_inc_0'
  Processing 'mac_b20_g1_16_DW01_add_0'
  Processing 'increaser_b5_TOP19_31_DW01_inc_0'
  Processing 'increaser_b5_TOP19_32_DW01_inc_0'
  Processing 'mac_b20_g1_17_DW01_add_0'
  Processing 'increaser_b5_TOP19_33_DW01_inc_0'
  Processing 'increaser_b5_TOP19_34_DW01_inc_0'
  Processing 'mac_b20_g1_18_DW01_add_0'
  Processing 'increaser_b5_TOP19_35_DW01_inc_0'
  Processing 'increaser_b5_TOP19_36_DW01_inc_0'
  Processing 'mac_b20_g1_19_DW01_add_0'
  Processing 'increaser_b5_TOP19_37_DW01_inc_0'
  Processing 'increaser_b5_TOP19_38_DW01_inc_0'
  Processing 'mac_b20_g1_0_DW01_add_0'
  Processing 'increaser_b5_TOP19_39_DW01_inc_0'
  Processing 'increaser_b5_TOP19_0_DW01_inc_0'
  Processing 'increaser_b5_TOP20_DW01_inc_0'
  Mapping 'mac_b20_g1_1_DW_mult_tc_0'
  Mapping 'mac_b20_g1_2_DW_mult_tc_0'
  Mapping 'mac_b20_g1_3_DW_mult_tc_0'
  Mapping 'mac_b20_g1_4_DW_mult_tc_0'
  Mapping 'mac_b20_g1_5_DW_mult_tc_0'
  Mapping 'mac_b20_g1_6_DW_mult_tc_0'
  Mapping 'mac_b20_g1_7_DW_mult_tc_0'
  Mapping 'mac_b20_g1_8_DW_mult_tc_0'
  Mapping 'mac_b20_g1_9_DW_mult_tc_0'
  Mapping 'mac_b20_g1_10_DW_mult_tc_0'
  Mapping 'mac_b20_g1_11_DW_mult_tc_0'
  Mapping 'mac_b20_g1_12_DW_mult_tc_0'
  Mapping 'mac_b20_g1_13_DW_mult_tc_0'
  Mapping 'mac_b20_g1_14_DW_mult_tc_0'
  Mapping 'mac_b20_g1_15_DW_mult_tc_0'
  Mapping 'mac_b20_g1_16_DW_mult_tc_0'
  Mapping 'mac_b20_g1_17_DW_mult_tc_0'
  Mapping 'mac_b20_g1_18_DW_mult_tc_0'
  Mapping 'mac_b20_g1_19_DW_mult_tc_0'
  Mapping 'mac_b20_g1_0_DW_mult_tc_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:43  225744.9      1.55     593.6   26437.5                          
    0:00:43  225744.9      1.55     593.6   26437.5                          
    0:00:43  226080.0      1.55     593.6   26437.5                          
    0:00:43  226407.2      1.55     593.6   26437.5                          
    0:00:43  226734.4      1.55     593.6   26437.5                          
    0:00:43  227061.6      1.55     593.6   26437.5                          
    0:00:43  227388.8      1.55     593.6   26437.5                          
    0:00:43  227715.9      1.55     593.6   26437.5                          
    0:00:44  228349.3      1.55     592.4   24220.1                          
    0:01:17  238236.5      1.08     424.2     328.5                          
    0:01:17  238204.6      1.08     424.2     328.5                          
    0:01:17  238204.6      1.08     424.2     328.5                          
    0:01:18  238204.9      1.08     424.2     328.5                          
    0:01:19  238204.9      1.08     424.2     328.5                          
    0:01:42  196944.0      1.12     409.4     328.5                          
    0:01:45  196944.8      1.09     399.2     328.5                          
    0:01:50  196945.3      1.07     398.3     321.2                          
    0:01:51  196950.4      1.06     393.9     309.0                          
    0:01:55  196954.4      1.06     390.7     301.7                          
    0:01:57  196961.0      1.04     388.0     294.4                          
    0:01:58  196970.3      1.03     386.0     287.1                          
    0:01:59  196977.0      1.03     384.7     287.1                          
    0:02:00  196984.2      1.02     383.4     287.1                          
    0:02:01  196991.9      1.02     381.6     287.1                          
    0:02:02  197001.2      1.02     380.2     284.7                          
    0:02:03  197010.0      1.02     378.5     277.4                          
    0:02:04  197015.3      1.02     377.9     277.4                          
    0:02:04  197019.5      1.02     377.3     272.5                          
    0:02:05  197021.7      1.02     376.5     267.6                          
    0:02:06  197030.7      1.02     376.2     267.6                          
    0:02:06  197035.5      1.02     375.6     267.6                          
    0:02:07  197037.4      1.02     375.3     265.2                          
    0:02:08  197037.4      1.02     375.3     265.2                          
    0:02:09  196824.3      1.02     375.3     265.2                          
    0:02:09  196824.3      1.02     375.3     265.2                          
    0:02:10  196852.5      1.02     374.9     216.6                          
    0:02:10  196869.8      1.02     374.9     167.9                          
    0:02:11  196884.2      1.02     374.9     119.2                          
    0:02:12  196899.8      1.02     374.9      70.6                          
    0:02:13  196911.0      1.02     374.9      21.9                          
    0:02:13  196915.8      1.02     374.9       0.0                          
    0:02:14  196915.8      1.02     374.9       0.0                          
    0:02:14  196915.8      1.02     374.9       0.0                          
    0:02:14  196915.8      1.02     374.9       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:02:14  196915.8      1.02     374.9       0.0                          
    0:02:14  196948.3      0.99     373.4       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:02:14  196963.4      0.99     372.8       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:02:14  196985.8      0.98     371.8       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[38]/D
    0:02:15  197013.7      0.98     370.5       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:15  197036.3      0.98     369.4       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:02:15  197064.8      0.97     367.4       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:02:15  197089.0      0.96     366.0       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:02:15  197112.1      0.96     365.1       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[38]/D
    0:02:15  197117.2      0.96     364.8       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:02:15  197133.4      0.95     363.9       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:16  197152.3      0.95     363.0       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:02:16  197162.4      0.95     362.5       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:02:16  197178.9      0.94     362.0      24.2 path/genblk1[19].path/path/genblk1.add_in_reg[38]/D
    0:02:16  197189.0      0.94     361.5      24.2 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:02:16  197229.4      0.94     359.5      24.2 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:02:16  197242.7      0.94     359.0      24.2 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:02:16  197251.5      0.93     358.5      24.2 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:02:16  197306.6      0.93     355.6      96.9 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:16  197370.4      0.93     352.6     193.7 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:16  197406.6      0.93     351.2     218.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:02:16  197412.2      0.93     350.8     218.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:02:16  197438.2      0.93     349.0     218.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:17  197495.7      0.93     344.3     218.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:17  197537.4      0.93     341.1     218.0 path/genblk1[19].path/path/genblk1.add_in_reg[38]/D
    0:02:17  197560.3      0.92     340.2     218.0 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:02:17  197578.7      0.92     339.0     218.0 path/genblk1[19].path/path/genblk1.add_in_reg[38]/D
    0:02:17  197589.1      0.92     338.6     218.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:17  197598.6      0.91     338.1     218.0 path/genblk1[19].path/path/genblk1.add_in_reg[38]/D
    0:02:17  197601.0      0.91     337.8     218.0 path/path/path/genblk1.add_in_reg[38]/D
    0:02:17  197617.5      0.91     336.6     218.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:17  197628.4      0.91     336.1     218.0 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:02:17  197638.0      0.91     335.7     218.0 path/path/path/genblk1.add_in_reg[38]/D
    0:02:17  197654.5      0.90     335.0     218.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:02:18  197683.5      0.90     332.9     218.0 path/genblk1[16].path/path/genblk1.add_in_reg[38]/D
    0:02:18  197715.1      0.90     330.6     218.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:18  197745.5      0.90     328.3     218.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:18  197757.4      0.90     327.7     218.0 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:02:18  197773.9      0.90     327.2     218.0 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:02:18  197776.3      0.90     326.9     218.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:02:18  197795.5      0.90     326.3     218.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:18  197849.2      0.90     322.4     218.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:18  197897.3      0.90     319.0     218.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:18  197931.4      0.90     316.4     218.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:18  197958.8      0.89     314.7     218.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:02:19  197984.1      0.89     313.7     218.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:19  197988.9      0.89     313.4     218.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:02:19  198002.9      0.89     312.9     218.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:02:19  198021.3      0.89     312.0     218.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:02:19  198037.5      0.88     311.4     218.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:19  198062.3      0.88     310.7     242.2 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:19  198085.1      0.88     309.7     242.2 path/path/path/genblk1.add_in_reg[38]/D
    0:02:19  198121.6      0.87     307.5     242.2 path/genblk1[19].path/path/genblk1.add_in_reg[38]/D
    0:02:19  198128.0      0.87     307.3     242.2 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:02:20  198134.9      0.87     307.1     242.2 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:02:20  198157.2      0.87     306.3     242.2 path/genblk1[16].path/path/genblk1.add_in_reg[38]/D
    0:02:20  198170.5      0.86     306.0     242.2 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:02:20  198206.4      0.86     303.4     242.2 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:20  198222.1      0.86     302.5     242.2 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:02:20  198226.4      0.86     302.2     242.2 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:02:20  198253.8      0.86     300.4     242.2 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:20  198281.2      0.86     298.7     242.2 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:20  198288.1      0.86     298.4     242.2 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:02:20  198300.3      0.85     298.0     242.2 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:02:20  198302.5      0.85     297.9     242.2 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:02:21  198309.6      0.85     297.7     242.2 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:21  198346.6      0.85     297.5     339.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:21  198359.4      0.85     297.2     339.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:02:21  198365.2      0.84     297.0     339.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:02:21  198380.1      0.84     296.3     339.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:21  198382.3      0.84     296.3     339.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:02:21  198399.0      0.84     295.8     339.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:02:21  198457.0      0.84     291.4     339.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:21  198476.7      0.84     290.0     339.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:21  198492.7      0.84     289.0     339.0 path/genblk1[16].path/path/genblk1.add_in_reg[38]/D
    0:02:21  198517.7      0.84     288.3     339.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:02:21  198537.6      0.84     287.6     339.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:22  198553.6      0.84     287.2     339.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:02:22  198566.1      0.84     286.9     339.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:02:22  198587.6      0.84     286.0     339.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:02:22  198592.7      0.83     285.7     339.0 path/genblk1[19].path/path/genblk1.add_in_reg[38]/D
    0:02:22  198599.1      0.83     285.5     339.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:22  198615.8      0.83     285.0     339.0 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:02:22  198627.5      0.83     284.5     339.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:02:22  198642.9      0.83     283.7     339.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:22  198657.8      0.83     282.6     339.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:02:22  198690.0      0.83     280.7     339.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:22  198692.7      0.83     280.7     339.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:02:23  198713.7      0.83     280.0     339.0 path/path/path/genblk1.add_in_reg[38]/D
    0:02:23  198728.3      0.83     279.0     339.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:02:23  198751.2      0.83     278.1     339.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:23  198765.0      0.82     277.6     339.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:23  198766.6      0.82     277.6     339.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:02:23  198772.2      0.82     277.5     339.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:02:23  198793.5      0.82     276.9     339.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:02:23  198816.9      0.82     275.3     339.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:23  198835.8      0.82     274.7     339.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:23  198845.4      0.82     274.4     339.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:02:23  198861.9      0.81     273.2     339.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:24  198887.4      0.81     272.0     339.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:02:24  198904.2      0.81     270.8     339.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:24  198922.0      0.81     269.4     339.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:24  198939.5      0.81     267.8     339.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:24  198960.5      0.80     266.7     339.0 path/genblk1[19].path/path/genblk1.add_in_reg[38]/D
    0:02:24  198981.6      0.80     265.5     339.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:02:24  199019.3      0.80     262.7     339.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:24  199028.9      0.80     262.4     339.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:24  199032.6      0.80     262.4     339.0 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:02:24  199045.9      0.80     261.5     339.0 path/genblk1[16].path/path/genblk1.add_in_reg[38]/D
    0:02:24  199051.5      0.79     261.2     339.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:02:24  199065.4      0.79     260.8     339.0 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:02:25  199081.0      0.79     260.4     339.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:25  199099.4      0.79     259.4     339.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:25  199121.7      0.79     257.9     339.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:25  199129.7      0.78     257.8     339.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:02:25  199136.6      0.78     257.2     339.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:02:25  199149.9      0.78     256.7     339.0 path/genblk1[16].path/path/genblk1.add_in_reg[38]/D
    0:02:25  199166.7      0.78     256.2     339.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:25  199183.5      0.78     255.2     339.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:25  199194.6      0.78     254.4     339.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:25  199210.3      0.78     253.4     339.0 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:02:25  199225.8      0.78     252.4     339.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:25  199238.0      0.78     251.4     339.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:25  199265.4      0.78     250.0     339.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:25  199265.4      0.77     249.9     339.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:02:26  199280.3      0.77     248.8     339.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:26  199298.4      0.77     247.5     339.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:26  199297.3      0.77     247.4     339.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:26  199298.9      0.77     247.2     339.0 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:02:26  199309.8      0.77     246.8     339.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:26  199324.7      0.77     246.4     339.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:02:26  199340.4      0.77     245.9     339.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:02:26  199342.0      0.77     245.8     339.0 path/genblk1[16].path/path/genblk1.add_in_reg[38]/D
    0:02:26  199342.5      0.77     245.7     339.0 path/genblk1[16].path/path/genblk1.add_in_reg[38]/D
    0:02:26  199343.3      0.76     245.5     339.0 path/genblk1[16].path/path/genblk1.add_in_reg[38]/D
    0:02:26  199360.6      0.76     244.5     339.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:27  199361.1      0.76     244.5     339.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:02:27  199379.8      0.76     243.3     339.0 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:02:27  199388.8      0.76     242.9     339.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:27  199398.1      0.76     242.5     339.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:27  199424.7      0.76     241.0     339.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:27  199443.1      0.76     240.4     339.0 path/genblk1[19].path/path/genblk1.add_in_reg[38]/D
    0:02:27  199458.8      0.76     239.5     339.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:27  199473.4      0.76     238.3     339.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:27  199473.7      0.76     238.3     339.0 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:02:27  199483.0      0.75     237.8     339.0 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:02:27  199504.0      0.75     237.3     339.0 path/genblk1[16].path/path/genblk1.add_in_reg[38]/D
    0:02:27  199518.6      0.75     236.8     339.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:02:27  199526.9      0.75     236.5     339.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:28  199529.8      0.75     236.3     339.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:28  199529.5      0.75     236.3     339.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:28  199552.9      0.75     235.2     363.3 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:28  199552.7      0.74     235.2     363.3 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:02:28  199566.5      0.74     234.4     363.3 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:28  199579.0      0.74     233.6     363.3 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:28  199584.1      0.74     232.9     363.3 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:28  199600.5      0.74     232.4     363.3 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:28  199600.5      0.74     232.3     363.3 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:28  199612.0      0.74     231.8     363.3 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:02:28  199625.5      0.74     231.0     363.3 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:28  199637.3      0.74     230.8     363.3 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:28  199650.6      0.73     229.9     363.3 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:29  199659.6      0.73     229.6     363.3 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:29  199672.6      0.73     228.7     363.3 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:29  199691.8      0.73     227.7     363.3 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:29  199696.6      0.73     227.5     363.3 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:29  199708.3      0.73     227.2     363.3 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:29  199724.2      0.73     226.6     363.3 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:29  199724.2      0.73     226.6     363.3 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:02:29  199741.8      0.73     225.8     363.3 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:29  199741.8      0.73     225.7     363.3 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:29  199757.0      0.73     225.3     363.3 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:29  199772.6      0.73     225.0     363.3 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:29  199788.1      0.73     223.9     363.3 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:02:29  199788.1      0.73     223.8     363.3 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:02:30  199788.1      0.72     223.7     363.3 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:30  199796.3      0.72     223.5     363.3 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:02:30  199796.6      0.72     223.3     363.3 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:30  199800.0      0.72     223.1     363.3 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:30  199802.4      0.72     222.9     363.3 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:30  199802.4      0.72     222.9     363.3 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:02:30  199802.4      0.72     222.9     363.3 path/path/path/genblk1.add_in_reg[39]/D
    0:02:30  199802.4      0.72     222.9     363.3 path/path/path/genblk1.add_in_reg[39]/D
    0:02:30  199817.3      0.72     222.6     363.3 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:30  199838.6      0.72     221.0     363.3 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:30  199856.7      0.72     220.0     363.3 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:30  199862.0      0.72     219.8     363.3 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:30  199870.8      0.72     219.5     363.3 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:02:31  199870.8      0.72     219.5     363.3 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:31  199871.9      0.72     219.5     363.3 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:31  199872.4      0.71     219.4     363.3 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:31  199883.3      0.71     218.9     363.3 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:31  199895.0      0.71     218.3     363.3 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:02:31  199901.4      0.70     218.0     363.3 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:31  199911.8      0.70     217.4     363.3 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:02:31  199922.9      0.70     216.8     363.3 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:31  199936.2      0.70     216.3     363.3 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:31  199946.9      0.70     216.0     363.3 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:31  199960.4      0.70     215.4     363.3 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:32  199974.3      0.69     214.9     363.3 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:32  199988.9      0.69     214.5     363.3 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:32  200004.3      0.69     213.8     363.3 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:32  200020.6      0.69     213.1     363.3 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:32  200024.0      0.69     213.0     363.3 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:02:32  200037.8      0.69     212.3     363.3 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:32  200046.1      0.69     211.9     363.3 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:32  200056.2      0.68     211.4     363.3 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:32  200066.8      0.68     211.0     363.3 path/genblk1[19].path/path/genblk1.add_in_reg[38]/D
    0:02:32  200075.6      0.68     210.6     363.3 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:32  200088.4      0.68     210.1     363.3 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:32  200096.6      0.68     209.5     363.3 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:33  200109.7      0.68     209.0     363.3 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:02:33  200120.3      0.68     208.5     363.3 path/path/path/genblk1.add_in_reg[39]/D
    0:02:33  200131.5      0.68     208.1     363.3 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:02:33  200133.9      0.68     207.9     363.3 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:33  200148.5      0.68     207.5     363.3 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:33  200160.7      0.67     206.9     363.3 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:33  200173.0      0.67     206.5     363.3 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:33  200182.6      0.67     206.1     363.3 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:33  200189.5      0.67     205.6     363.3 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:02:33  200202.0      0.67     205.3     363.3 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:33  200217.4      0.67     204.7     363.3 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:33  200228.3      0.67     204.1     363.3 path/genblk1[19].path/path/genblk1.add_in_reg[38]/D
    0:02:33  200237.6      0.67     203.8     363.3 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:34  200249.3      0.67     203.3     363.3 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:34  200257.8      0.67     202.9     363.3 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:34  200269.5      0.67     202.2     363.3 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:02:34  200281.5      0.66     201.9     363.3 path/path/path/genblk1.add_in_reg[39]/D
    0:02:34  200298.8      0.66     201.3     363.3 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:02:34  200312.9      0.66     200.7     363.3 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:34  200328.3      0.66     200.1     363.3 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:34  200332.3      0.66     199.9     363.3 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:34  200340.8      0.66     199.5     363.3 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:34  200356.5      0.66     198.9     363.3 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:34  200366.4      0.66     198.8     363.3 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:02:34  200376.7      0.66     198.2     363.3 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:34  200382.1      0.66     197.9     363.3 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:35  200393.2      0.66     197.7     363.3 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:02:35  200401.5      0.65     197.4     363.3 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:02:35  200410.5      0.65     197.2     363.3 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:35  200420.9      0.65     196.8     363.3 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:02:35  200431.0      0.65     196.5     363.3 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:35  200448.8      0.65     196.3     363.3 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:35  200456.0      0.65     196.0     363.3 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:35  200470.9      0.65     195.7     363.3 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:35  200479.9      0.65     195.4     363.3 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:35  200483.4      0.65     195.2     363.3 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:35  200487.9      0.65     195.0     363.3 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:02:35  200492.2      0.65     194.7     363.3 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:35  200500.2      0.65     194.5     363.3 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:36  200507.1      0.65     194.0     363.3 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:36  200510.0      0.65     194.1     363.3 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:02:36  200518.2      0.64     193.9     363.3 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:02:36  200518.2      0.64     193.8     363.3 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:02:36  200528.1      0.64     193.7     363.3 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:36  200541.1      0.64     193.1     363.3 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:36  200549.1      0.64     192.6     363.3 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:36  200556.3      0.64     192.3     363.3 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:36  200562.1      0.64     192.3     363.3 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:36  200565.9      0.64     192.2     363.3 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:36  200572.0      0.64     191.9     363.3 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:02:36  200575.2      0.64     191.7     363.3 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:37  200584.5      0.64     191.4     363.3 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:37  200590.9      0.64     191.1     363.3 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:37  200603.4      0.64     190.9     363.3 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:37  200616.1      0.64     190.5     363.3 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:37  200624.4      0.64     190.4     363.3 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:02:37  200629.2      0.63     190.2     363.3 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:37  200640.6      0.63     189.9     363.3 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:37  200653.1      0.63     189.7     363.3 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:37  200664.0      0.63     189.4     363.3 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:37  200669.1      0.63     189.3     363.3 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:37  200677.3      0.63     188.8     363.3 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:37  200687.2      0.63     188.4     363.3 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:37  200694.1      0.63     188.3     363.3 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:02:37  200700.7      0.63     187.9     363.3 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:37  200706.0      0.63     187.7     363.3 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:38  200711.1      0.63     187.5     363.3 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:38  200718.0      0.63     187.2     363.3 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:38  200724.9      0.63     187.0     363.3 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:38  200726.5      0.63     186.9     363.3 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:38  200731.6      0.63     186.5     363.3 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:02:38  200738.2      0.62     186.4     363.3 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:38  200745.4      0.62     186.1     363.3 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:38  200756.3      0.62     185.7     363.3 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:38  200763.8      0.62     185.3     363.3 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:02:38  200770.9      0.62     185.2     363.3 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:38  200778.9      0.62     184.7     363.3 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:38  200782.4      0.62     184.6     363.3 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:38  200787.2      0.62     184.5     363.3 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:39  200793.0      0.62     184.2     363.3 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:39  200802.3      0.62     183.7     363.3 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:02:39  200808.5      0.62     183.4     363.3 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:39  200816.7      0.62     182.9     363.3 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:39  200827.1      0.61     182.4     363.3 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:39  200833.2      0.61     181.9     363.3 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:39  200842.2      0.61     181.5     363.3 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:39  200849.4      0.61     181.3     363.3 path/path/path/genblk1.add_in_reg[39]/D
    0:02:39  200859.0      0.61     181.0     363.3 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:02:39  200863.2      0.61     180.8     363.3 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:39  200868.3      0.61     180.6     363.3 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:39  200872.8      0.61     180.3     363.3 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:39  200880.8      0.61     180.0     363.3 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:39  200883.2      0.61     180.0     363.3 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:02:39  200887.2      0.61     179.9     363.3 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:39  200893.8      0.61     179.7     363.3 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:40  200902.6      0.61     179.3     363.3 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:40  200906.6      0.61     179.3     363.3 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:02:40  200910.3      0.61     179.2     363.3 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:40  200912.2      0.61     179.1     363.3 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:40  200921.2      0.60     178.8     363.3 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:40  200923.4      0.60     178.6     363.3 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:40  200932.4      0.60     178.2     363.3 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:40  200943.6      0.60     178.1     363.3 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:40  200950.0      0.60     177.9     363.3 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:40  200954.2      0.60     177.8     363.3 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:02:40  200959.0      0.60     177.6     363.3 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:40  200961.7      0.60     177.4     363.3 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:40  200970.2      0.60     177.2     363.3 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:40  200975.0      0.60     177.0     363.3 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:41  200977.4      0.60     176.9     363.3 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:02:41  200986.1      0.60     176.5     363.3 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:41  200990.4      0.60     176.3     363.3 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:41  200996.5      0.60     176.0     363.3 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:41  200999.7      0.60     176.0     363.3 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:02:41  201004.8      0.60     175.7     363.3 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:41  201008.5      0.60     175.5     363.3 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:41  201015.7      0.60     175.4     363.3 path/path/path/genblk1.add_in_reg[39]/D
    0:02:41  201018.9      0.59     175.2     363.3 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:41  201020.5      0.59     175.2     363.3 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:41  201023.9      0.59     175.1     363.3 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:41  201025.5      0.59     175.0     363.3 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:41  201027.1      0.59     175.0     363.3 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:41  201029.5      0.59     174.7     363.3 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:41  201033.8      0.59     174.7     363.3 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:42  201036.9      0.59     174.6     363.3 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:42  201036.9      0.59     174.6     363.3 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:42  201037.5      0.59     174.6     363.3 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:42  201039.3      0.59     174.6     363.3 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:42  201043.9      0.59     174.5     363.3 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:02:42  201045.7      0.59     174.4     363.3 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:42  201047.3      0.59     174.2     363.3 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:42  201048.1      0.59     174.2     363.3 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:42  201049.7      0.59     174.1     363.3 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:02:42  201052.1      0.59     174.1     363.3 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:42  201056.1      0.59     174.0     363.3 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:42  201058.0      0.59     174.1     363.3 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:43  201061.9      0.59     173.8     363.3 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:43  201066.7      0.59     173.5     363.3 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:43  201072.3      0.59     173.4     363.3 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:43  201075.8      0.59     173.2     363.3 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:43  201078.2      0.59     173.1     363.3 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:43  201084.6      0.59     173.0     363.3 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:43  201087.0      0.59     172.9     363.3 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:43  201088.3      0.59     172.7     363.3 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:43  201091.7      0.59     172.4     363.3 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:43  201094.1      0.59     172.4     363.3 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:43  201097.6      0.59     172.2     363.3 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:43  201103.2      0.59     172.0     363.3 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:02:43  201108.0      0.59     171.9     363.3 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:43  201110.6      0.59     171.9     363.3 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:43  201114.4      0.58     171.9     363.3 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:43  201115.9      0.58     171.7     363.3 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:43  201122.3      0.58     171.5     363.3 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:44  201122.3      0.58     171.5     363.3 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:45  201122.3      0.58     171.5     363.3                          
    0:02:56  192351.2      0.58     171.5     363.3                          
    0:02:58  192303.4      0.58     171.4     363.3                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:02:58  192303.4      0.58     171.4     363.3                          
    0:02:58  192265.6      0.58     171.4       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:59  192266.9      0.58     171.4       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:02:59  192266.9      0.58     171.3       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:59  192266.9      0.58     171.3       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:02:59  192266.7      0.58     171.3       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:02:59  192270.4      0.58     171.2       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:59  192283.9      0.58     170.3       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:59  192284.5      0.58     170.3       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:59  192290.9      0.58     169.6       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:59  192293.3      0.58     169.3       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:00  192298.0      0.58     168.9       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:03:00  192305.2      0.58     168.3       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:00  192312.1      0.58     167.9       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:00  192313.5      0.58     167.9       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[38]/D
    0:03:00  192342.2      0.58     166.6       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:03:00  192342.2      0.58     166.6       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:03:00  192355.0      0.58     165.8       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:00  192361.4      0.58     165.7       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:03:00  192366.1      0.58     165.6       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:03:00  192366.1      0.58     165.6       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:01  192375.5      0.58     165.1       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:01  192375.2      0.58     165.0       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:01  192376.0      0.58     165.0       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:01  192388.5      0.58     164.2       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:01  192394.9      0.58     164.1       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:03:01  192394.3      0.58     164.0       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:03:01  192395.7      0.58     163.9       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:03:01  192399.1      0.58     163.8       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:03:01  192399.1      0.58     163.8       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:01  192399.9      0.58     163.7       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:03:01  192407.9      0.58     163.5       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:03:02  192407.6      0.58     163.4       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:03:02  192407.4      0.58     163.2       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:02  192409.0      0.58     163.1       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:03:02  192409.0      0.58     163.0       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:02  192409.0      0.58     162.9       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:02  192413.8      0.58     162.4       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:02  192414.6      0.58     162.3       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:03:02  192414.6      0.58     162.3       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:03:02  192414.6      0.58     162.2       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:02  192414.6      0.58     162.2       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:02  192414.6      0.58     162.2       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:03:02  192415.4      0.58     162.0       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:03:02  192416.4      0.58     162.0       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:02  192423.6      0.57     161.7       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:02  192423.6      0.57     161.7       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:03  192424.9      0.57     161.7       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:03  192424.9      0.57     161.7       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:03:03  192424.9      0.57     161.6       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[38]/D
    0:03:03  192439.6      0.57     161.3       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:03:03  192447.5      0.57     160.9       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:03  192447.5      0.57     160.9       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:03  192447.5      0.57     160.8       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:03:03  192462.2      0.57     160.4       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:03:04  192471.2      0.57     159.8       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:04  192474.7      0.57     159.7       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:03:04  192477.1      0.57     159.4       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:04  192478.1      0.57     159.3       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:03:04  192478.9      0.57     159.3       0.0                          


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:03:04  192478.9      0.57     159.3       0.0                          
    0:03:05  192478.9      0.57     159.3       0.0                          
    0:03:11  192028.3      0.57     159.2       0.0                          
    0:03:12  191737.6      0.57     159.2       0.0                          
    0:03:14  191475.3      0.57     159.2       0.0                          
    0:03:15  191270.5      0.57     159.3       0.0                          
    0:03:15  191065.1      0.57     159.6       0.0                          
    0:03:16  190872.6      0.57     159.6       0.0                          
    0:03:17  190680.0      0.57     159.6       0.0                          
    0:03:17  190487.4      0.57     159.6       0.0                          
    0:03:18  190294.8      0.57     159.6       0.0                          
    0:03:19  190102.7      0.57     159.6       0.0                          
    0:03:19  189910.7      0.57     159.6       0.0                          
    0:03:21  189654.8      0.57     159.6       0.0                          
    0:03:21  189504.8      0.57     159.6       0.0                          
    0:03:22  189369.7      0.57     159.6       0.0                          
    0:03:23  189262.7      0.57     159.6       0.0                          
    0:03:23  189167.5      0.57     159.6       0.0                          
    0:03:23  189167.5      0.57     159.6       0.0                          
    0:03:24  189167.5      0.57     159.6       0.0                          
    0:03:26  189039.5      0.57     160.3       0.0                          
    0:03:26  189033.7      0.57     160.3       0.0                          
    0:03:26  189033.7      0.57     160.3       0.0                          
    0:03:26  189033.7      0.57     160.3       0.0                          
    0:03:26  189033.7      0.57     160.3       0.0                          
    0:03:26  189033.7      0.57     160.3       0.0                          
    0:03:26  189033.7      0.57     160.3       0.0                          
    0:03:26  189034.8      0.57     160.2       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:03:26  189036.9      0.57     160.2       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[38]/D
    0:03:27  189036.9      0.57     160.1       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:03:27  189038.2      0.57     160.1       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:03:27  189038.2      0.57     160.1       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[38]/D
    0:03:27  189055.0      0.57     159.2       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:27  189075.7      0.57     158.1       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:27  189074.7      0.57     158.0       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:03:27  189076.3      0.57     158.0       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:27  189078.1      0.57     157.9       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:27  189081.0      0.57     157.7       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:27  189081.0      0.57     157.7       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:27  189081.8      0.57     157.7       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:03:27  189084.0      0.57     157.5       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:03:28  189088.8      0.57     157.4       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:03:28  189090.9      0.57     157.3       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:03:28  189093.0      0.57     157.2       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:03:28  189092.5      0.57     157.1       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[38]/D
    0:03:28  189092.5      0.57     157.1       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:28  189098.1      0.57     157.1       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:03:28  189105.8      0.56     156.8       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:03:28  189116.2      0.56     156.3       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:28  189122.8      0.56     155.7       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:28  189135.6      0.56     154.7       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:29  189138.2      0.56     154.6       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:03:29  189142.0      0.56     154.5       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:03:29  189146.7      0.56     154.3       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:03:29  189147.3      0.56     154.3       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[38]/D
    0:03:29  189149.1      0.56     154.2       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:03:29  189149.4      0.56     154.2       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:03:29  189149.4      0.56     154.1       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:03:29  189151.3      0.56     154.1       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[38]/D
    0:03:29  189154.2      0.56     153.9       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:03:29  189161.6      0.56     153.8       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[38]/D
    0:03:29  189163.8      0.56     153.7       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:03:30  189170.2      0.56     153.6       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[38]/D
    0:03:30  189170.4      0.56     153.6       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:03:30  189169.6      0.56     153.6       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:03:30  189169.4      0.56     153.5       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:03:30  189171.7      0.56     153.5       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:03:30  189174.1      0.56     153.2       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:31  189175.5      0.56     153.2       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:03:31  189175.5      0.56     153.1       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:03:31  189175.5      0.56     153.1       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:31  189177.9      0.56     153.0       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:03:31  189178.7      0.56     153.0       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:03:31  189178.7      0.56     153.0       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:31  189184.8      0.56     152.9       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:03:31  189186.9      0.55     152.9       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:03:31  189186.9      0.55     152.9       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:32  189156.6      0.55     152.9       0.0                          
    0:03:32  189091.9      0.55     152.9       0.0                          
    0:03:35  188946.2      0.55     152.9       0.0                          
    0:03:35  188895.9      0.55     152.8       0.0                          
    0:03:36  188832.6      0.55     152.7       0.0                          
    0:03:36  188789.0      0.55     152.7       0.0                          
    0:03:36  188736.8      0.55     152.6       0.0                          
    0:03:37  188673.0      0.55     152.6       0.0                          
    0:03:37  188610.5      0.55     152.5       0.0                          
    0:03:37  188548.8      0.55     152.4       0.0                          
    0:03:37  188481.7      0.55     152.3       0.0                          
    0:03:38  188417.4      0.55     152.2       0.0                          
    0:03:38  188357.3      0.55     152.2       0.0                          
    0:03:38  188274.3      0.55     152.1       0.0                          
    0:03:39  188121.8      0.55     152.1       0.0                          
    0:03:39  187970.2      0.55     152.1       0.0                          
    0:03:40  187816.2      0.55     152.1       0.0                          
    0:03:40  187663.8      0.55     152.1       0.0                          
    0:03:40  187512.2      0.55     152.1       0.0                          
    0:03:41  187358.2      0.55     152.1       0.0                          
    0:03:41  187205.7      0.55     152.1       0.0                          
    0:03:42  187054.1      0.55     152.1       0.0                          
    0:03:42  186912.1      0.55     152.1       0.0                          
    0:03:43  186777.7      0.55     152.1       0.0                          
    0:03:43  186648.2      0.55     152.1       0.0                          
    0:03:44  186513.6      0.55     152.1       0.0                          
    0:03:44  186411.5      0.55     152.1       0.0                          
    0:03:45  186352.4      0.55     152.1       0.0                          
    0:03:45  186271.0      0.55     152.1       0.0                          
    0:03:45  186255.9      0.55     152.1       0.0                          
    0:03:46  186197.3      0.55     152.1       0.0                          
    0:03:46  186090.4      0.55     152.1       0.0                          
    0:03:48  186032.7      0.55     152.1       0.0                          
    0:03:48  186025.8      0.55     152.0       0.0                          
    0:03:48  186024.2      0.55     152.0       0.0                          
    0:03:48  186021.5      0.55     151.9       0.0                          
    0:03:48  186019.9      0.55     151.9       0.0                          
    0:03:49  186017.5      0.55     151.9       0.0                          
    0:03:49  186010.6      0.55     151.9       0.0                          
    0:03:52  186009.8      0.55     151.9       0.0                          
    0:03:52  185986.7      0.58     152.5       0.0                          
    0:03:53  185986.7      0.58     152.5       0.0                          
    0:03:53  185986.7      0.58     152.5       0.0                          
    0:03:53  185986.7      0.58     152.5       0.0                          
    0:03:53  185986.7      0.58     152.5       0.0                          
    0:03:53  185986.7      0.58     152.5       0.0                          
    0:03:53  185993.3      0.55     152.1       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:03:54  185995.7      0.55     152.0       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:54  185995.7      0.55     152.0       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:03:54  185996.0      0.55     151.9       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:03:54  185996.0      0.55     151.9       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:54  186000.8      0.55     151.7       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:54  186000.2      0.55     151.7       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:03:54  186000.2      0.55     151.7       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:03:55  186001.0      0.55     151.7       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:03:55  186001.3      0.55     151.6       0.0                          
    0:03:55  186001.8      0.55     151.6       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:03:55  186002.4      0.55     151.6       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:03:55  186005.0      0.55     151.5       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:03:55  186021.8      0.55     150.8       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:55  186021.8      0.55     150.8       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:55  186035.6      0.55     150.1       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:56  186035.9      0.55     150.1       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:03:56  186050.2      0.55     149.8       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:03:56  186055.6      0.55     149.6       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:03:56  186055.8      0.55     149.6       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:03:56  186065.4      0.55     148.9       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:56  186072.1      0.55     148.8       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:03:56  186073.4      0.55     148.8       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:03:56  186073.4      0.55     148.7       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:56  186073.4      0.55     148.7       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:56  186073.4      0.55     148.7       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:56  186074.2      0.55     148.7       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:03:56  186084.8      0.55     148.4       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:57  186087.5      0.55     148.3       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:03:57  186089.9      0.55     148.4       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:57  186096.0      0.55     148.2       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:03:57  186105.8      0.55     147.9       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:03:57  186112.2      0.55     147.7       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:03:57  186120.5      0.55     147.5       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:03:57  186129.0      0.54     146.9       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:03:57  186137.2      0.54     146.8       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:03:57  186147.6      0.54     146.5       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:03:57  186155.0      0.54     146.2       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:03:58  186155.0      0.54     146.2       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:03:58  186165.7      0.54     145.7       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:58  186167.8      0.54     145.6       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:03:58  186170.7      0.54     145.5       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:03:58  186175.8      0.54     145.4       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:03:58  186192.5      0.54     145.2       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:58  186198.7      0.53     145.1       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:03:58  186203.2      0.53     144.9       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:03:58  186207.2      0.53     144.8       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:58  186218.1      0.53     144.4       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:58  186226.6      0.53     144.2       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:03:59  186226.6      0.53     144.2       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:59  186233.5      0.53     143.9       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:59  186238.6      0.53     143.9       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:03:59  186244.7      0.53     143.7       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:59  186260.4      0.53     143.5       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:03:59  186265.2      0.53     143.2       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:59  186267.0      0.53     143.1       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:03:59  186273.7      0.53     142.9       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:03:59  186279.8      0.53     142.8       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:03:59  186282.7      0.53     142.7       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:04:01  186282.7      0.53     142.7       0.0                          
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'mvm_20_20_20_1' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'path/genblk1[13].path/Vec_x_Mem/Mem/reset': 2003 load(s), 1 driver(s)
     Net 'path/genblk1[1].path/genblk1.Vec_y_Mem/Incr/clk': 22088 load(s), 1 driver(s)
1
report_area
 
****************************************
Report : area
Design : mvm_20_20_20_1
Version: J-2014.09-SP5-2
Date   : Mon Nov 30 10:39:00 2015
****************************************

Information: Updating design information... (UID-85)
Warning: Design 'mvm_20_20_20_1' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)

Number of ports:                           66
Number of nets:                            66
Number of cells:                            1
Number of combinational cells:              0
Number of sequential cells:                 0
Number of macros/black boxes:               0
Number of buf/inv:                          0
Number of references:                       1

Combinational area:              83068.076645
Buf/Inv area:                     3624.249990
Noncombinational area:          103214.646421
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                186282.723065
Total area:                 undefined
1
report_power
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -analysis_effort low
Design : mvm_20_20_20_1
Version: J-2014.09-SP5-2
Date   : Mon Nov 30 10:39:09 2015
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
mvm_20_20_20_1         5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  =  42.8185 mW   (93%)
  Net Switching Power  =   3.1563 mW    (7%)
                         ---------
Total Dynamic Power    =  45.9748 mW  (100%)

Cell Leakage Power     =   3.8780 mW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register       4.1496e+04          452.9817        1.7436e+06        4.3692e+04  (  87.64%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational  1.3261e+03        2.7033e+03        2.1344e+06        6.1640e+03  (  12.36%)
--------------------------------------------------------------------------------------------------
Total          4.2822e+04 uW     3.1562e+03 uW     3.8780e+06 nW     4.9856e+04 uW
1
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : mvm_20_20_20_1
Version: J-2014.09-SP5-2
Date   : Mon Nov 30 10:39:09 2015
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: path/genblk1[1].path/path/genblk1.add_in_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_20_20_20_1     5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  path/genblk1[1].path/path/genblk1.add_in_reg[0]/CK (DFF_X1)
                                                          0.00 #     0.00 r
  path/genblk1[1].path/path/genblk1.add_in_reg[0]/Q (DFF_X1)
                                                          0.08       0.08 f
  path/genblk1[1].path/path/add_42/A[0] (mac_b20_g1_19_DW01_add_0)
                                                          0.00       0.08 f
  path/genblk1[1].path/path/add_42/U209/ZN (AND2_X1)      0.04       0.12 f
  path/genblk1[1].path/path/add_42/U1_1/CO (FA_X1)        0.09       0.21 f
  path/genblk1[1].path/path/add_42/U1_2/CO (FA_X1)        0.10       0.30 f
  path/genblk1[1].path/path/add_42/U25/ZN (NAND2_X1)      0.03       0.34 r
  path/genblk1[1].path/path/add_42/U27/ZN (NAND3_X1)      0.04       0.37 f
  path/genblk1[1].path/path/add_42/U1_4/CO (FA_X1)        0.10       0.47 f
  path/genblk1[1].path/path/add_42/U81/ZN (NAND2_X1)      0.03       0.50 r
  path/genblk1[1].path/path/add_42/U83/ZN (NAND3_X1)      0.04       0.54 f
  path/genblk1[1].path/path/add_42/U1_6/CO (FA_X1)        0.10       0.63 f
  path/genblk1[1].path/path/add_42/U142/ZN (NAND2_X1)     0.04       0.67 r
  path/genblk1[1].path/path/add_42/U52/ZN (NAND3_X1)      0.05       0.72 f
  path/genblk1[1].path/path/add_42/U40/ZN (NAND2_X1)      0.04       0.76 r
  path/genblk1[1].path/path/add_42/U70/ZN (NAND3_X1)      0.03       0.79 f
  path/genblk1[1].path/path/add_42/U93/ZN (NAND2_X1)      0.03       0.82 r
  path/genblk1[1].path/path/add_42/U96/ZN (NAND3_X1)      0.03       0.85 f
  path/genblk1[1].path/path/add_42/U1_10/CO (FA_X1)       0.10       0.94 f
  path/genblk1[1].path/path/add_42/U13/ZN (NAND2_X1)      0.03       0.98 r
  path/genblk1[1].path/path/add_42/U15/ZN (NAND3_X1)      0.04       1.02 f
  path/genblk1[1].path/path/add_42/U1_12/CO (FA_X1)       0.09       1.11 f
  path/genblk1[1].path/path/add_42/U1_13/CO (FA_X1)       0.10       1.20 f
  path/genblk1[1].path/path/add_42/U130/ZN (NAND2_X1)     0.04       1.24 r
  path/genblk1[1].path/path/add_42/U132/ZN (NAND3_X1)     0.04       1.28 f
  path/genblk1[1].path/path/add_42/U19/ZN (NAND2_X1)      0.03       1.31 r
  path/genblk1[1].path/path/add_42/U21/ZN (NAND3_X1)      0.04       1.35 f
  path/genblk1[1].path/path/add_42/U1_16/CO (FA_X1)       0.10       1.44 f
  path/genblk1[1].path/path/add_42/U136/ZN (NAND2_X1)     0.04       1.48 r
  path/genblk1[1].path/path/add_42/U105/ZN (NAND3_X1)     0.04       1.52 f
  path/genblk1[1].path/path/add_42/U175/ZN (NAND2_X1)     0.03       1.55 r
  path/genblk1[1].path/path/add_42/U178/ZN (NAND3_X1)     0.03       1.58 f
  path/genblk1[1].path/path/add_42/U1_19/CO (FA_X1)       0.10       1.68 f
  path/genblk1[1].path/path/add_42/U75/ZN (NAND2_X1)      0.03       1.71 r
  path/genblk1[1].path/path/add_42/U77/ZN (NAND3_X1)      0.04       1.75 f
  path/genblk1[1].path/path/add_42/U1_21/CO (FA_X1)       0.10       1.84 f
  path/genblk1[1].path/path/add_42/U100/ZN (NAND2_X1)     0.04       1.88 r
  path/genblk1[1].path/path/add_42/U53/ZN (NAND3_X1)      0.04       1.92 f
  path/genblk1[1].path/path/add_42/U123/ZN (NAND2_X1)     0.03       1.95 r
  path/genblk1[1].path/path/add_42/U126/ZN (NAND3_X1)     0.03       1.98 f
  path/genblk1[1].path/path/add_42/U1_24/CO (FA_X1)       0.10       2.08 f
  path/genblk1[1].path/path/add_42/U88/ZN (NAND2_X1)      0.03       2.11 r
  path/genblk1[1].path/path/add_42/U90/ZN (NAND3_X1)      0.04       2.15 f
  path/genblk1[1].path/path/add_42/U1_26/CO (FA_X1)       0.09       2.24 f
  path/genblk1[1].path/path/add_42/U1_27/CO (FA_X1)       0.10       2.34 f
  path/genblk1[1].path/path/add_42/U165/ZN (NAND2_X1)     0.04       2.38 r
  path/genblk1[1].path/path/add_42/U147/ZN (NAND3_X1)     0.04       2.42 f
  path/genblk1[1].path/path/add_42/U170/ZN (NAND2_X1)     0.03       2.44 r
  path/genblk1[1].path/path/add_42/U172/ZN (NAND3_X1)     0.04       2.48 f
  path/genblk1[1].path/path/add_42/U1_30/CO (FA_X1)       0.10       2.57 f
  path/genblk1[1].path/path/add_42/U112/ZN (NAND2_X1)     0.04       2.62 r
  path/genblk1[1].path/path/add_42/U114/ZN (NAND3_X1)     0.04       2.66 f
  path/genblk1[1].path/path/add_42/U118/ZN (NAND2_X1)     0.04       2.69 r
  path/genblk1[1].path/path/add_42/U120/ZN (NAND3_X1)     0.04       2.73 f
  path/genblk1[1].path/path/add_42/U194/ZN (NAND2_X1)     0.04       2.77 r
  path/genblk1[1].path/path/add_42/U67/ZN (NAND3_X1)      0.04       2.81 f
  path/genblk1[1].path/path/add_42/U187/ZN (NAND2_X1)     0.04       2.84 r
  path/genblk1[1].path/path/add_42/U190/ZN (NAND3_X1)     0.04       2.88 f
  path/genblk1[1].path/path/add_42/U206/ZN (NAND2_X1)     0.04       2.91 r
  path/genblk1[1].path/path/add_42/U208/ZN (NAND3_X1)     0.04       2.96 f
  path/genblk1[1].path/path/add_42/U30/ZN (NAND2_X1)      0.04       3.00 r
  path/genblk1[1].path/path/add_42/U154/ZN (NAND3_X1)     0.04       3.03 f
  path/genblk1[1].path/path/add_42/U159/ZN (NAND2_X1)     0.03       3.07 r
  path/genblk1[1].path/path/add_42/U61/ZN (NAND3_X1)      0.03       3.10 f
  path/genblk1[1].path/path/add_42/U199/ZN (NAND2_X1)     0.03       3.13 r
  path/genblk1[1].path/path/add_42/U202/ZN (NAND3_X1)     0.03       3.16 f
  path/genblk1[1].path/path/add_42/U84/ZN (XNOR2_X1)      0.06       3.21 f
  path/genblk1[1].path/path/add_42/SUM[39] (mac_b20_g1_19_DW01_add_0)
                                                          0.00       3.21 f
  path/genblk1[1].path/path/out[39] (mac_b20_g1_19)       0.00       3.21 f
  path/genblk1[1].path/genblk1.Vec_y_Mem/data_in[39] (seqMemory_b40_SIZE1_19)
                                                          0.00       3.21 f
  path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/data_in[39] (memory_b40_SIZE1_LOGSIZE1_19)
                                                          0.00       3.21 f
  path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/U130/ZN (INV_X1)
                                                          0.03       3.24 r
  path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/U129/ZN (OAI22_X1)
                                                          0.03       3.27 f
  path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D (DFF_X1)
                                                          0.01       3.28 f
  data arrival time                                                  3.28

  clock clk (rise edge)                                   2.80       2.80
  clock network delay (ideal)                             0.00       2.80
  path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/CK (DFF_X1)
                                                          0.00       2.80 r
  library setup time                                     -0.05       2.75
  data required time                                                 2.75
  --------------------------------------------------------------------------
  data required time                                                 2.75
  data arrival time                                                 -3.28
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.53


1
write -f verilog $TOP_MOD_NAME -output gates.v -hierarchy
Writing verilog file '/home/home5/lfolkerts/ese507/Project2/Project3/src/tmp/gates.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 19 nets to module multipath_k20_p20_b20_g1 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
quit

Thank you...
