;redcode
;assert 1
	SPL -9, @-22
	MOV -1, <-26
	SUB -30, 9
	SUB 421, 1
	SLT 1, 20
	SPL 0, <-54
	MOV -7, <-20
	SPL 0, <-742
	SPL 0, <-742
	MOV -9, <-20
	DJN -1, @-20
	DJN -201, @-220
	SUB @0, @1
	SLT 10, @-200
	SUB @0, @1
	SLT 10, @-200
	JMN 130, 9
	JMP @14, #20
	JMP @14, #20
	SLT 121, 0
	ADD -130, 9
	SUB @0, @1
	SLT 10, 320
	SLT 10, 320
	SLT 10, 320
	JMP <14, #10
	SLT 10, 320
	MOV 127, 600
	JMN 130, 9
	JMZ -7, @-20
	SUB 421, 1
	SUB 421, 1
	SLT 10, @-200
	SUB @1, 1
	SLT 10, 320
	SLT 10, 320
	CMP @12, @260
	CMP @72, @60
	DJN -201, @-220
	CMP @12, @260
	ADD 12, @0
	CMP @12, @260
	ADD -201, <-220
	CMP @32, @260
	SLT 1, 20
	SLT 121, 0
	SLT 1, 20
	JMP @14, #20
	SLT 1, 20
	SUB @0, @1
	SUB @0, @1
	SUB @0, @1
