16:43:13 INFO  : Registering command handlers for SDK TCF services
16:43:13 INFO  : Launching XSCT server: xsct.bat -interactive C:\ECE530spring24labs\Zybo-Z7-20-DMA-2018.2-1\Zybo-Z7-20-DMA-2018.2-1\vivado_proj\Zybo-Z7-20-DMA.sdk\temp_xsdb_launch_script.tcl
16:43:15 INFO  : XSCT server has started successfully.
16:43:15 INFO  : Successfully done setting XSCT server connection channel  
16:43:15 INFO  : Successfully done setting SDK workspace  
16:43:15 INFO  : Processing command line option -hwspec C:/ECE530spring24labs/Zybo-Z7-20-DMA-2018.2-1/Zybo-Z7-20-DMA-2018.2-1/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper.hdf.
16:44:45 INFO  : Refreshed build settings on project ECE530FinalProject
16:45:42 INFO  : Inferring section assignments and sizes from elf file: C:\ECE530spring24labs\Zybo-Z7-20-DMA-2018.2-1\Zybo-Z7-20-DMA-2018.2-1\vivado_proj\Zybo-Z7-20-DMA.sdk\ECE530FinalProject\Debug\ECE530FinalProject.elf
16:46:25 INFO  : Successfully generated C:\ECE530spring24labs\Zybo-Z7-20-DMA-2018.2-1\Zybo-Z7-20-DMA-2018.2-1\vivado_proj\Zybo-Z7-20-DMA.sdk\ECE530FinalProject\src\lscript.ld.
16:46:25 INFO  : Applying linker script to all configurations of project ECE530FinalProject.
16:46:25 INFO  : Setting rebuild state to true for all configurations of project ECE530FinalProject.
16:47:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:47:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7B862A" && level==0} -index 1' command is executed.
16:47:39 INFO  : FPGA configured successfully with bitstream "C:/ECE530spring24labs/Zybo-Z7-20-DMA-2018.2-1/Zybo-Z7-20-DMA-2018.2-1/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
16:47:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7B862A" && level==0} -index 1' command is executed.
16:47:46 INFO  : 'fpga -state' command is executed.
16:47:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:47:46 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7B862A' is selected.
16:47:46 INFO  : 'jtag frequency' command is executed.
16:47:46 INFO  : Sourcing of 'C:/ECE530spring24labs/Zybo-Z7-20-DMA-2018.2-1/Zybo-Z7-20-DMA-2018.2-1/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:47:46 INFO  : Context for 'APU' is selected.
16:47:46 INFO  : Hardware design information is loaded from 'C:/ECE530spring24labs/Zybo-Z7-20-DMA-2018.2-1/Zybo-Z7-20-DMA-2018.2-1/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/system.hdf'.
16:47:46 INFO  : 'configparams force-mem-access 1' command is executed.
16:47:46 INFO  : Context for 'APU' is selected.
16:47:47 INFO  : 'stop' command is executed.
16:47:47 INFO  : 'ps7_init' command is executed.
16:47:47 INFO  : 'ps7_post_config' command is executed.
16:47:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:47:47 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:47:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:47:47 INFO  : The application 'C:/ECE530spring24labs/Zybo-Z7-20-DMA-2018.2-1/Zybo-Z7-20-DMA-2018.2-1/vivado_proj/Zybo-Z7-20-DMA.sdk/ECE530FinalProject/Debug/ECE530FinalProject.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:47:47 INFO  : 'configparams force-mem-access 0' command is executed.
16:47:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/ECE530spring24labs/Zybo-Z7-20-DMA-2018.2-1/Zybo-Z7-20-DMA-2018.2-1/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7B862A"} -index 0
loadhw -hw C:/ECE530spring24labs/Zybo-Z7-20-DMA-2018.2-1/Zybo-Z7-20-DMA-2018.2-1/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7B862A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7B862A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7B862A"} -index 0
dow C:/ECE530spring24labs/Zybo-Z7-20-DMA-2018.2-1/Zybo-Z7-20-DMA-2018.2-1/vivado_proj/Zybo-Z7-20-DMA.sdk/ECE530FinalProject/Debug/ECE530FinalProject.elf
configparams force-mem-access 0
----------------End of Script----------------

16:47:47 INFO  : Memory regions updated for context APU
16:47:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:47:47 INFO  : 'con' command is executed.
16:47:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7B862A"} -index 0
con
----------------End of Script----------------

16:47:47 INFO  : Launch script is exported to file 'C:\ECE530spring24labs\Zybo-Z7-20-DMA-2018.2-1\Zybo-Z7-20-DMA-2018.2-1\vivado_proj\Zybo-Z7-20-DMA.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ece530finalproject.elf_on_local.tcl'
16:49:56 INFO  : Disconnected from the channel tcfchan#1.
16:49:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7B862A" && level==0} -index 1' command is executed.
16:49:57 INFO  : 'fpga -state' command is executed.
16:49:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:49:57 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7B862A' is selected.
16:49:57 INFO  : 'jtag frequency' command is executed.
16:49:57 INFO  : Sourcing of 'C:/ECE530spring24labs/Zybo-Z7-20-DMA-2018.2-1/Zybo-Z7-20-DMA-2018.2-1/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:49:57 INFO  : Context for 'APU' is selected.
16:49:59 INFO  : Hardware design information is loaded from 'C:/ECE530spring24labs/Zybo-Z7-20-DMA-2018.2-1/Zybo-Z7-20-DMA-2018.2-1/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/system.hdf'.
16:49:59 INFO  : 'configparams force-mem-access 1' command is executed.
16:49:59 INFO  : Context for 'APU' is selected.
16:49:59 INFO  : 'stop' command is executed.
16:50:00 INFO  : 'ps7_init' command is executed.
16:50:00 INFO  : 'ps7_post_config' command is executed.
16:50:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:50:00 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:50:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:50:00 INFO  : The application 'C:/ECE530spring24labs/Zybo-Z7-20-DMA-2018.2-1/Zybo-Z7-20-DMA-2018.2-1/vivado_proj/Zybo-Z7-20-DMA.sdk/ECE530FinalProject/Debug/ECE530FinalProject.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:50:00 INFO  : 'configparams force-mem-access 0' command is executed.
16:50:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/ECE530spring24labs/Zybo-Z7-20-DMA-2018.2-1/Zybo-Z7-20-DMA-2018.2-1/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7B862A"} -index 0
loadhw -hw C:/ECE530spring24labs/Zybo-Z7-20-DMA-2018.2-1/Zybo-Z7-20-DMA-2018.2-1/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7B862A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7B862A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7B862A"} -index 0
dow C:/ECE530spring24labs/Zybo-Z7-20-DMA-2018.2-1/Zybo-Z7-20-DMA-2018.2-1/vivado_proj/Zybo-Z7-20-DMA.sdk/ECE530FinalProject/Debug/ECE530FinalProject.elf
configparams force-mem-access 0
----------------End of Script----------------

16:50:00 INFO  : Memory regions updated for context APU
16:50:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:50:01 INFO  : 'con' command is executed.
16:50:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7B862A"} -index 0
con
----------------End of Script----------------

16:50:01 INFO  : Launch script is exported to file 'C:\ECE530spring24labs\Zybo-Z7-20-DMA-2018.2-1\Zybo-Z7-20-DMA-2018.2-1\vivado_proj\Zybo-Z7-20-DMA.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ece530finalproject.elf_on_local.tcl'
16:51:42 INFO  : Disconnected from the channel tcfchan#2.
22:37:31 INFO  : Registering command handlers for SDK TCF services
22:37:32 INFO  : Launching XSCT server: xsct.bat -interactive C:\ECE530spring24labs\Zybo-Z7-20-DMA-2018.2-1\Zybo-Z7-20-DMA-2018.2-1\vivado_proj\Zybo-Z7-20-DMA.sdk\temp_xsdb_launch_script.tcl
22:37:38 INFO  : XSCT server has started successfully.
22:37:50 INFO  : Successfully done setting XSCT server connection channel  
22:37:50 INFO  : Successfully done setting SDK workspace  
22:37:50 INFO  : Processing command line option -hwspec C:/ECE530spring24labs/Zybo-Z7-20-DMA-2018.2-1/Zybo-Z7-20-DMA-2018.2-1/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper.hdf.
22:37:50 INFO  : Checking for hwspec changes in the project system_wrapper_hw_platform_0.
22:45:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7B862A" && level==0} -index 1' command is executed.
22:45:42 INFO  : 'fpga -state' command is executed.
22:45:44 INFO  : Memory regions updated for context APU
22:45:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:45:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7B862A" && level==0} -index 1' command is executed.
22:45:51 INFO  : FPGA configured successfully with bitstream "C:/ECE530spring24labs/Zybo-Z7-20-DMA-2018.2-1/Zybo-Z7-20-DMA-2018.2-1/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
22:47:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7B862A" && level==0} -index 1' command is executed.
22:47:06 INFO  : 'fpga -state' command is executed.
22:47:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:47:07 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7B862A' is selected.
22:47:07 INFO  : 'jtag frequency' command is executed.
22:47:07 INFO  : Sourcing of 'C:/ECE530spring24labs/Zybo-Z7-20-DMA-2018.2-1/Zybo-Z7-20-DMA-2018.2-1/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:47:07 INFO  : Context for 'APU' is selected.
22:47:07 INFO  : Hardware design information is loaded from 'C:/ECE530spring24labs/Zybo-Z7-20-DMA-2018.2-1/Zybo-Z7-20-DMA-2018.2-1/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/system.hdf'.
22:47:07 INFO  : 'configparams force-mem-access 1' command is executed.
22:47:07 INFO  : Context for 'APU' is selected.
22:47:07 INFO  : 'stop' command is executed.
22:47:08 INFO  : 'ps7_init' command is executed.
22:47:08 INFO  : 'ps7_post_config' command is executed.
22:47:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:47:09 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:47:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:47:09 INFO  : The application 'C:/ECE530spring24labs/Zybo-Z7-20-DMA-2018.2-1/Zybo-Z7-20-DMA-2018.2-1/vivado_proj/Zybo-Z7-20-DMA.sdk/ECE530FinalProject/Debug/ECE530FinalProject.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:47:09 INFO  : 'configparams force-mem-access 0' command is executed.
22:47:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/ECE530spring24labs/Zybo-Z7-20-DMA-2018.2-1/Zybo-Z7-20-DMA-2018.2-1/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7B862A"} -index 0
loadhw -hw C:/ECE530spring24labs/Zybo-Z7-20-DMA-2018.2-1/Zybo-Z7-20-DMA-2018.2-1/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7B862A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7B862A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7B862A"} -index 0
dow C:/ECE530spring24labs/Zybo-Z7-20-DMA-2018.2-1/Zybo-Z7-20-DMA-2018.2-1/vivado_proj/Zybo-Z7-20-DMA.sdk/ECE530FinalProject/Debug/ECE530FinalProject.elf
configparams force-mem-access 0
----------------End of Script----------------

22:47:09 INFO  : Memory regions updated for context APU
22:47:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:47:09 INFO  : 'con' command is executed.
22:47:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7B862A"} -index 0
con
----------------End of Script----------------

22:47:09 INFO  : Launch script is exported to file 'C:\ECE530spring24labs\Zybo-Z7-20-DMA-2018.2-1\Zybo-Z7-20-DMA-2018.2-1\vivado_proj\Zybo-Z7-20-DMA.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ece530finalproject.elf_on_local.tcl'
23:25:08 INFO  : Disconnected from the channel tcfchan#1.
23:25:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7B862A" && level==0} -index 1' command is executed.
23:25:09 INFO  : 'fpga -state' command is executed.
23:25:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:25:09 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7B862A' is selected.
23:25:09 INFO  : 'jtag frequency' command is executed.
23:25:09 INFO  : Sourcing of 'C:/ECE530spring24labs/Zybo-Z7-20-DMA-2018.2-1/Zybo-Z7-20-DMA-2018.2-1/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:25:09 INFO  : Context for 'APU' is selected.
23:25:11 INFO  : Hardware design information is loaded from 'C:/ECE530spring24labs/Zybo-Z7-20-DMA-2018.2-1/Zybo-Z7-20-DMA-2018.2-1/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/system.hdf'.
23:25:11 INFO  : 'configparams force-mem-access 1' command is executed.
23:25:11 INFO  : Context for 'APU' is selected.
23:25:11 INFO  : 'stop' command is executed.
23:25:12 INFO  : 'ps7_init' command is executed.
23:25:12 INFO  : 'ps7_post_config' command is executed.
23:25:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:25:12 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:25:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:25:12 INFO  : The application 'C:/ECE530spring24labs/Zybo-Z7-20-DMA-2018.2-1/Zybo-Z7-20-DMA-2018.2-1/vivado_proj/Zybo-Z7-20-DMA.sdk/ECE530FinalProject/Debug/ECE530FinalProject.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:25:12 INFO  : 'configparams force-mem-access 0' command is executed.
23:25:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/ECE530spring24labs/Zybo-Z7-20-DMA-2018.2-1/Zybo-Z7-20-DMA-2018.2-1/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7B862A"} -index 0
loadhw -hw C:/ECE530spring24labs/Zybo-Z7-20-DMA-2018.2-1/Zybo-Z7-20-DMA-2018.2-1/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7B862A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7B862A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7B862A"} -index 0
dow C:/ECE530spring24labs/Zybo-Z7-20-DMA-2018.2-1/Zybo-Z7-20-DMA-2018.2-1/vivado_proj/Zybo-Z7-20-DMA.sdk/ECE530FinalProject/Debug/ECE530FinalProject.elf
configparams force-mem-access 0
----------------End of Script----------------

23:25:12 INFO  : Memory regions updated for context APU
23:25:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:25:12 INFO  : 'con' command is executed.
23:25:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7B862A"} -index 0
con
----------------End of Script----------------

23:25:12 INFO  : Launch script is exported to file 'C:\ECE530spring24labs\Zybo-Z7-20-DMA-2018.2-1\Zybo-Z7-20-DMA-2018.2-1\vivado_proj\Zybo-Z7-20-DMA.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ece530finalproject.elf_on_local.tcl'
23:27:03 INFO  : Disconnected from the channel tcfchan#2.
23:27:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7B862A" && level==0} -index 1' command is executed.
23:27:04 INFO  : 'fpga -state' command is executed.
23:27:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:27:05 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7B862A' is selected.
23:27:05 INFO  : 'jtag frequency' command is executed.
23:27:05 INFO  : Sourcing of 'C:/ECE530spring24labs/Zybo-Z7-20-DMA-2018.2-1/Zybo-Z7-20-DMA-2018.2-1/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:27:05 INFO  : Context for 'APU' is selected.
23:27:06 INFO  : Hardware design information is loaded from 'C:/ECE530spring24labs/Zybo-Z7-20-DMA-2018.2-1/Zybo-Z7-20-DMA-2018.2-1/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/system.hdf'.
23:27:06 INFO  : 'configparams force-mem-access 1' command is executed.
23:27:06 INFO  : Context for 'APU' is selected.
23:27:07 INFO  : 'stop' command is executed.
23:27:07 INFO  : 'ps7_init' command is executed.
23:27:07 INFO  : 'ps7_post_config' command is executed.
23:27:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:27:07 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:27:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:27:08 INFO  : The application 'C:/ECE530spring24labs/Zybo-Z7-20-DMA-2018.2-1/Zybo-Z7-20-DMA-2018.2-1/vivado_proj/Zybo-Z7-20-DMA.sdk/ECE530FinalProject/Debug/ECE530FinalProject.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:27:08 INFO  : 'configparams force-mem-access 0' command is executed.
23:27:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/ECE530spring24labs/Zybo-Z7-20-DMA-2018.2-1/Zybo-Z7-20-DMA-2018.2-1/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7B862A"} -index 0
loadhw -hw C:/ECE530spring24labs/Zybo-Z7-20-DMA-2018.2-1/Zybo-Z7-20-DMA-2018.2-1/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7B862A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7B862A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7B862A"} -index 0
dow C:/ECE530spring24labs/Zybo-Z7-20-DMA-2018.2-1/Zybo-Z7-20-DMA-2018.2-1/vivado_proj/Zybo-Z7-20-DMA.sdk/ECE530FinalProject/Debug/ECE530FinalProject.elf
configparams force-mem-access 0
----------------End of Script----------------

23:27:08 INFO  : Memory regions updated for context APU
23:27:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:27:08 INFO  : 'con' command is executed.
23:27:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7B862A"} -index 0
con
----------------End of Script----------------

23:27:08 INFO  : Launch script is exported to file 'C:\ECE530spring24labs\Zybo-Z7-20-DMA-2018.2-1\Zybo-Z7-20-DMA-2018.2-1\vivado_proj\Zybo-Z7-20-DMA.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ece530finalproject.elf_on_local.tcl'
23:28:36 INFO  : Disconnected from the channel tcfchan#3.
23:28:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7B862A" && level==0} -index 1' command is executed.
23:28:37 INFO  : 'fpga -state' command is executed.
23:28:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:28:37 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7B862A' is selected.
23:28:37 INFO  : 'jtag frequency' command is executed.
23:28:37 INFO  : Sourcing of 'C:/ECE530spring24labs/Zybo-Z7-20-DMA-2018.2-1/Zybo-Z7-20-DMA-2018.2-1/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:28:37 INFO  : Context for 'APU' is selected.
23:28:39 INFO  : Hardware design information is loaded from 'C:/ECE530spring24labs/Zybo-Z7-20-DMA-2018.2-1/Zybo-Z7-20-DMA-2018.2-1/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/system.hdf'.
23:28:39 INFO  : 'configparams force-mem-access 1' command is executed.
23:28:39 INFO  : Context for 'APU' is selected.
23:28:39 INFO  : 'stop' command is executed.
23:28:39 INFO  : 'ps7_init' command is executed.
23:28:39 INFO  : 'ps7_post_config' command is executed.
23:28:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:28:39 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:28:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:28:40 INFO  : The application 'C:/ECE530spring24labs/Zybo-Z7-20-DMA-2018.2-1/Zybo-Z7-20-DMA-2018.2-1/vivado_proj/Zybo-Z7-20-DMA.sdk/ECE530FinalProject/Debug/ECE530FinalProject.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:28:40 INFO  : 'configparams force-mem-access 0' command is executed.
23:28:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/ECE530spring24labs/Zybo-Z7-20-DMA-2018.2-1/Zybo-Z7-20-DMA-2018.2-1/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7B862A"} -index 0
loadhw -hw C:/ECE530spring24labs/Zybo-Z7-20-DMA-2018.2-1/Zybo-Z7-20-DMA-2018.2-1/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7B862A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7B862A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7B862A"} -index 0
dow C:/ECE530spring24labs/Zybo-Z7-20-DMA-2018.2-1/Zybo-Z7-20-DMA-2018.2-1/vivado_proj/Zybo-Z7-20-DMA.sdk/ECE530FinalProject/Debug/ECE530FinalProject.elf
configparams force-mem-access 0
----------------End of Script----------------

23:28:40 INFO  : Memory regions updated for context APU
23:28:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:28:40 INFO  : 'con' command is executed.
23:28:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7B862A"} -index 0
con
----------------End of Script----------------

23:28:40 INFO  : Launch script is exported to file 'C:\ECE530spring24labs\Zybo-Z7-20-DMA-2018.2-1\Zybo-Z7-20-DMA-2018.2-1\vivado_proj\Zybo-Z7-20-DMA.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ece530finalproject.elf_on_local.tcl'
23:34:11 INFO  : Disconnected from the channel tcfchan#4.
23:34:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7B862A" && level==0} -index 1' command is executed.
23:34:21 INFO  : 'fpga -state' command is executed.
23:34:23 INFO  : Memory regions updated for context APU
23:34:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:34:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7B862A" && level==0} -index 1' command is executed.
23:34:31 INFO  : FPGA configured successfully with bitstream "C:/ECE530spring24labs/Zybo-Z7-20-DMA-2018.2-1/Zybo-Z7-20-DMA-2018.2-1/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
23:34:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7B862A" && level==0} -index 1' command is executed.
23:34:38 INFO  : 'fpga -state' command is executed.
23:34:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:34:38 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7B862A' is selected.
23:34:38 INFO  : 'jtag frequency' command is executed.
23:34:38 INFO  : Sourcing of 'C:/ECE530spring24labs/Zybo-Z7-20-DMA-2018.2-1/Zybo-Z7-20-DMA-2018.2-1/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:34:38 INFO  : Context for 'APU' is selected.
23:34:38 INFO  : Hardware design information is loaded from 'C:/ECE530spring24labs/Zybo-Z7-20-DMA-2018.2-1/Zybo-Z7-20-DMA-2018.2-1/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/system.hdf'.
23:34:38 INFO  : 'configparams force-mem-access 1' command is executed.
23:34:38 INFO  : Context for 'APU' is selected.
23:34:39 INFO  : 'stop' command is executed.
23:34:39 INFO  : 'ps7_init' command is executed.
23:34:39 INFO  : 'ps7_post_config' command is executed.
23:34:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:34:39 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:34:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:34:39 INFO  : The application 'C:/ECE530spring24labs/Zybo-Z7-20-DMA-2018.2-1/Zybo-Z7-20-DMA-2018.2-1/vivado_proj/Zybo-Z7-20-DMA.sdk/ECE530FinalProject/Debug/ECE530FinalProject.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:34:39 INFO  : 'configparams force-mem-access 0' command is executed.
23:34:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/ECE530spring24labs/Zybo-Z7-20-DMA-2018.2-1/Zybo-Z7-20-DMA-2018.2-1/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7B862A"} -index 0
loadhw -hw C:/ECE530spring24labs/Zybo-Z7-20-DMA-2018.2-1/Zybo-Z7-20-DMA-2018.2-1/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7B862A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7B862A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7B862A"} -index 0
dow C:/ECE530spring24labs/Zybo-Z7-20-DMA-2018.2-1/Zybo-Z7-20-DMA-2018.2-1/vivado_proj/Zybo-Z7-20-DMA.sdk/ECE530FinalProject/Debug/ECE530FinalProject.elf
configparams force-mem-access 0
----------------End of Script----------------

23:34:40 INFO  : Memory regions updated for context APU
23:34:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:34:40 INFO  : 'con' command is executed.
23:34:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7B862A"} -index 0
con
----------------End of Script----------------

23:34:40 INFO  : Launch script is exported to file 'C:\ECE530spring24labs\Zybo-Z7-20-DMA-2018.2-1\Zybo-Z7-20-DMA-2018.2-1\vivado_proj\Zybo-Z7-20-DMA.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ece530finalproject.elf_on_local.tcl'
23:35:02 INFO  : Disconnected from the channel tcfchan#5.
23:35:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7B862A" && level==0} -index 1' command is executed.
23:35:03 INFO  : 'fpga -state' command is executed.
23:35:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:35:03 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7B862A' is selected.
23:35:03 INFO  : 'jtag frequency' command is executed.
23:35:03 INFO  : Sourcing of 'C:/ECE530spring24labs/Zybo-Z7-20-DMA-2018.2-1/Zybo-Z7-20-DMA-2018.2-1/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:35:03 INFO  : Context for 'APU' is selected.
23:35:05 INFO  : Hardware design information is loaded from 'C:/ECE530spring24labs/Zybo-Z7-20-DMA-2018.2-1/Zybo-Z7-20-DMA-2018.2-1/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/system.hdf'.
23:35:05 INFO  : 'configparams force-mem-access 1' command is executed.
23:35:05 INFO  : Context for 'APU' is selected.
23:35:05 INFO  : 'stop' command is executed.
23:35:05 INFO  : 'ps7_init' command is executed.
23:35:05 INFO  : 'ps7_post_config' command is executed.
23:35:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:35:06 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:35:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:35:06 INFO  : The application 'C:/ECE530spring24labs/Zybo-Z7-20-DMA-2018.2-1/Zybo-Z7-20-DMA-2018.2-1/vivado_proj/Zybo-Z7-20-DMA.sdk/ECE530FinalProject/Debug/ECE530FinalProject.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:35:06 INFO  : 'configparams force-mem-access 0' command is executed.
23:35:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/ECE530spring24labs/Zybo-Z7-20-DMA-2018.2-1/Zybo-Z7-20-DMA-2018.2-1/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7B862A"} -index 0
loadhw -hw C:/ECE530spring24labs/Zybo-Z7-20-DMA-2018.2-1/Zybo-Z7-20-DMA-2018.2-1/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7B862A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7B862A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7B862A"} -index 0
dow C:/ECE530spring24labs/Zybo-Z7-20-DMA-2018.2-1/Zybo-Z7-20-DMA-2018.2-1/vivado_proj/Zybo-Z7-20-DMA.sdk/ECE530FinalProject/Debug/ECE530FinalProject.elf
configparams force-mem-access 0
----------------End of Script----------------

23:35:06 INFO  : Memory regions updated for context APU
23:35:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:35:06 INFO  : 'con' command is executed.
23:35:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7B862A"} -index 0
con
----------------End of Script----------------

23:35:06 INFO  : Launch script is exported to file 'C:\ECE530spring24labs\Zybo-Z7-20-DMA-2018.2-1\Zybo-Z7-20-DMA-2018.2-1\vivado_proj\Zybo-Z7-20-DMA.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ece530finalproject.elf_on_local.tcl'
23:42:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:42:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7B862A" && level==0} -index 1' command is executed.
23:42:39 INFO  : FPGA configured successfully with bitstream "C:/ECE530spring24labs/Zybo-Z7-20-DMA-2018.2-1/Zybo-Z7-20-DMA-2018.2-1/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
23:42:47 INFO  : Disconnected from the channel tcfchan#6.
23:42:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7B862A" && level==0} -index 1' command is executed.
23:42:48 INFO  : 'fpga -state' command is executed.
23:42:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:42:48 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7B862A' is selected.
23:42:48 INFO  : 'jtag frequency' command is executed.
23:42:48 INFO  : Sourcing of 'C:/ECE530spring24labs/Zybo-Z7-20-DMA-2018.2-1/Zybo-Z7-20-DMA-2018.2-1/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:42:48 INFO  : Context for 'APU' is selected.
23:42:50 INFO  : Hardware design information is loaded from 'C:/ECE530spring24labs/Zybo-Z7-20-DMA-2018.2-1/Zybo-Z7-20-DMA-2018.2-1/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/system.hdf'.
23:42:50 INFO  : 'configparams force-mem-access 1' command is executed.
23:42:50 INFO  : Context for 'APU' is selected.
23:42:50 INFO  : 'stop' command is executed.
23:42:50 INFO  : 'ps7_init' command is executed.
23:42:50 INFO  : 'ps7_post_config' command is executed.
23:42:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:42:50 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:42:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:42:51 INFO  : The application 'C:/ECE530spring24labs/Zybo-Z7-20-DMA-2018.2-1/Zybo-Z7-20-DMA-2018.2-1/vivado_proj/Zybo-Z7-20-DMA.sdk/ECE530FinalProject/Debug/ECE530FinalProject.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:42:51 INFO  : 'configparams force-mem-access 0' command is executed.
23:42:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/ECE530spring24labs/Zybo-Z7-20-DMA-2018.2-1/Zybo-Z7-20-DMA-2018.2-1/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7B862A"} -index 0
loadhw -hw C:/ECE530spring24labs/Zybo-Z7-20-DMA-2018.2-1/Zybo-Z7-20-DMA-2018.2-1/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7B862A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7B862A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7B862A"} -index 0
dow C:/ECE530spring24labs/Zybo-Z7-20-DMA-2018.2-1/Zybo-Z7-20-DMA-2018.2-1/vivado_proj/Zybo-Z7-20-DMA.sdk/ECE530FinalProject/Debug/ECE530FinalProject.elf
configparams force-mem-access 0
----------------End of Script----------------

23:42:51 INFO  : Memory regions updated for context APU
23:42:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:42:51 INFO  : 'con' command is executed.
23:42:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7B862A"} -index 0
con
----------------End of Script----------------

23:42:51 INFO  : Launch script is exported to file 'C:\ECE530spring24labs\Zybo-Z7-20-DMA-2018.2-1\Zybo-Z7-20-DMA-2018.2-1\vivado_proj\Zybo-Z7-20-DMA.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ece530finalproject.elf_on_local.tcl'
23:43:06 INFO  : Disconnected from the channel tcfchan#7.
23:43:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7B862A" && level==0} -index 1' command is executed.
23:43:07 INFO  : 'fpga -state' command is executed.
23:43:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:43:07 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7B862A' is selected.
23:43:07 INFO  : 'jtag frequency' command is executed.
23:43:07 INFO  : Sourcing of 'C:/ECE530spring24labs/Zybo-Z7-20-DMA-2018.2-1/Zybo-Z7-20-DMA-2018.2-1/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:43:07 INFO  : Context for 'APU' is selected.
23:43:09 INFO  : Hardware design information is loaded from 'C:/ECE530spring24labs/Zybo-Z7-20-DMA-2018.2-1/Zybo-Z7-20-DMA-2018.2-1/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/system.hdf'.
23:43:09 INFO  : 'configparams force-mem-access 1' command is executed.
23:43:09 INFO  : Context for 'APU' is selected.
23:43:09 INFO  : 'stop' command is executed.
23:43:10 INFO  : 'ps7_init' command is executed.
23:43:10 INFO  : 'ps7_post_config' command is executed.
23:43:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:43:10 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:43:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:43:10 INFO  : The application 'C:/ECE530spring24labs/Zybo-Z7-20-DMA-2018.2-1/Zybo-Z7-20-DMA-2018.2-1/vivado_proj/Zybo-Z7-20-DMA.sdk/ECE530FinalProject/Debug/ECE530FinalProject.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:43:10 INFO  : 'configparams force-mem-access 0' command is executed.
23:43:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/ECE530spring24labs/Zybo-Z7-20-DMA-2018.2-1/Zybo-Z7-20-DMA-2018.2-1/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7B862A"} -index 0
loadhw -hw C:/ECE530spring24labs/Zybo-Z7-20-DMA-2018.2-1/Zybo-Z7-20-DMA-2018.2-1/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7B862A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7B862A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7B862A"} -index 0
dow C:/ECE530spring24labs/Zybo-Z7-20-DMA-2018.2-1/Zybo-Z7-20-DMA-2018.2-1/vivado_proj/Zybo-Z7-20-DMA.sdk/ECE530FinalProject/Debug/ECE530FinalProject.elf
configparams force-mem-access 0
----------------End of Script----------------

23:43:10 INFO  : Memory regions updated for context APU
23:43:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:43:10 INFO  : 'con' command is executed.
23:43:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7B862A"} -index 0
con
----------------End of Script----------------

23:43:10 INFO  : Launch script is exported to file 'C:\ECE530spring24labs\Zybo-Z7-20-DMA-2018.2-1\Zybo-Z7-20-DMA-2018.2-1\vivado_proj\Zybo-Z7-20-DMA.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ece530finalproject.elf_on_local.tcl'
23:45:21 INFO  : Disconnected from the channel tcfchan#8.
23:45:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7B862A" && level==0} -index 1' command is executed.
23:45:23 INFO  : 'fpga -state' command is executed.
23:45:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:45:23 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7B862A' is selected.
23:45:23 INFO  : 'jtag frequency' command is executed.
23:45:23 INFO  : Sourcing of 'C:/ECE530spring24labs/Zybo-Z7-20-DMA-2018.2-1/Zybo-Z7-20-DMA-2018.2-1/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:45:23 INFO  : Context for 'APU' is selected.
23:45:24 INFO  : Hardware design information is loaded from 'C:/ECE530spring24labs/Zybo-Z7-20-DMA-2018.2-1/Zybo-Z7-20-DMA-2018.2-1/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/system.hdf'.
23:45:24 INFO  : 'configparams force-mem-access 1' command is executed.
23:45:25 INFO  : Context for 'APU' is selected.
23:45:25 INFO  : 'stop' command is executed.
23:45:25 INFO  : 'ps7_init' command is executed.
23:45:25 INFO  : 'ps7_post_config' command is executed.
23:45:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:45:25 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:45:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:45:25 INFO  : The application 'C:/ECE530spring24labs/Zybo-Z7-20-DMA-2018.2-1/Zybo-Z7-20-DMA-2018.2-1/vivado_proj/Zybo-Z7-20-DMA.sdk/ECE530FinalProject/Debug/ECE530FinalProject.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:45:25 INFO  : 'configparams force-mem-access 0' command is executed.
23:45:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/ECE530spring24labs/Zybo-Z7-20-DMA-2018.2-1/Zybo-Z7-20-DMA-2018.2-1/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7B862A"} -index 0
loadhw -hw C:/ECE530spring24labs/Zybo-Z7-20-DMA-2018.2-1/Zybo-Z7-20-DMA-2018.2-1/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7B862A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7B862A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7B862A"} -index 0
dow C:/ECE530spring24labs/Zybo-Z7-20-DMA-2018.2-1/Zybo-Z7-20-DMA-2018.2-1/vivado_proj/Zybo-Z7-20-DMA.sdk/ECE530FinalProject/Debug/ECE530FinalProject.elf
configparams force-mem-access 0
----------------End of Script----------------

23:45:26 INFO  : Memory regions updated for context APU
23:45:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:45:26 INFO  : 'con' command is executed.
23:45:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7B862A"} -index 0
con
----------------End of Script----------------

23:45:26 INFO  : Launch script is exported to file 'C:\ECE530spring24labs\Zybo-Z7-20-DMA-2018.2-1\Zybo-Z7-20-DMA-2018.2-1\vivado_proj\Zybo-Z7-20-DMA.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ece530finalproject.elf_on_local.tcl'
23:48:37 INFO  : Disconnected from the channel tcfchan#9.
23:48:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7B862A" && level==0} -index 1' command is executed.
23:48:38 INFO  : 'fpga -state' command is executed.
23:48:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:48:38 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7B862A' is selected.
23:48:38 INFO  : 'jtag frequency' command is executed.
23:48:38 INFO  : Sourcing of 'C:/ECE530spring24labs/Zybo-Z7-20-DMA-2018.2-1/Zybo-Z7-20-DMA-2018.2-1/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:48:38 INFO  : Context for 'APU' is selected.
23:48:40 INFO  : Hardware design information is loaded from 'C:/ECE530spring24labs/Zybo-Z7-20-DMA-2018.2-1/Zybo-Z7-20-DMA-2018.2-1/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/system.hdf'.
23:48:40 INFO  : 'configparams force-mem-access 1' command is executed.
23:48:40 INFO  : Context for 'APU' is selected.
23:48:40 INFO  : 'stop' command is executed.
23:48:40 INFO  : 'ps7_init' command is executed.
23:48:40 INFO  : 'ps7_post_config' command is executed.
23:48:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:48:40 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:48:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:48:41 INFO  : The application 'C:/ECE530spring24labs/Zybo-Z7-20-DMA-2018.2-1/Zybo-Z7-20-DMA-2018.2-1/vivado_proj/Zybo-Z7-20-DMA.sdk/ECE530FinalProject/Debug/ECE530FinalProject.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:48:41 INFO  : 'configparams force-mem-access 0' command is executed.
23:48:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/ECE530spring24labs/Zybo-Z7-20-DMA-2018.2-1/Zybo-Z7-20-DMA-2018.2-1/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7B862A"} -index 0
loadhw -hw C:/ECE530spring24labs/Zybo-Z7-20-DMA-2018.2-1/Zybo-Z7-20-DMA-2018.2-1/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7B862A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7B862A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7B862A"} -index 0
dow C:/ECE530spring24labs/Zybo-Z7-20-DMA-2018.2-1/Zybo-Z7-20-DMA-2018.2-1/vivado_proj/Zybo-Z7-20-DMA.sdk/ECE530FinalProject/Debug/ECE530FinalProject.elf
configparams force-mem-access 0
----------------End of Script----------------

23:48:41 INFO  : Memory regions updated for context APU
23:48:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:48:41 INFO  : 'con' command is executed.
23:48:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7B862A"} -index 0
con
----------------End of Script----------------

23:48:41 INFO  : Launch script is exported to file 'C:\ECE530spring24labs\Zybo-Z7-20-DMA-2018.2-1\Zybo-Z7-20-DMA-2018.2-1\vivado_proj\Zybo-Z7-20-DMA.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ece530finalproject.elf_on_local.tcl'
23:50:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:50:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7B862A" && level==0} -index 1' command is executed.
23:50:57 INFO  : FPGA configured successfully with bitstream "C:/ECE530spring24labs/Zybo-Z7-20-DMA-2018.2-1/Zybo-Z7-20-DMA-2018.2-1/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
23:51:05 INFO  : Disconnected from the channel tcfchan#10.
23:51:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7B862A" && level==0} -index 1' command is executed.
23:51:06 INFO  : 'fpga -state' command is executed.
23:51:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:51:06 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7B862A' is selected.
23:51:06 INFO  : 'jtag frequency' command is executed.
23:51:06 INFO  : Sourcing of 'C:/ECE530spring24labs/Zybo-Z7-20-DMA-2018.2-1/Zybo-Z7-20-DMA-2018.2-1/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:51:06 INFO  : Context for 'APU' is selected.
23:51:09 INFO  : Hardware design information is loaded from 'C:/ECE530spring24labs/Zybo-Z7-20-DMA-2018.2-1/Zybo-Z7-20-DMA-2018.2-1/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/system.hdf'.
23:51:09 INFO  : 'configparams force-mem-access 1' command is executed.
23:51:09 INFO  : Context for 'APU' is selected.
23:51:09 INFO  : 'stop' command is executed.
23:51:09 INFO  : 'ps7_init' command is executed.
23:51:09 INFO  : 'ps7_post_config' command is executed.
23:51:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:51:09 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:51:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:51:10 INFO  : The application 'C:/ECE530spring24labs/Zybo-Z7-20-DMA-2018.2-1/Zybo-Z7-20-DMA-2018.2-1/vivado_proj/Zybo-Z7-20-DMA.sdk/ECE530FinalProject/Debug/ECE530FinalProject.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:51:10 INFO  : 'configparams force-mem-access 0' command is executed.
23:51:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/ECE530spring24labs/Zybo-Z7-20-DMA-2018.2-1/Zybo-Z7-20-DMA-2018.2-1/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7B862A"} -index 0
loadhw -hw C:/ECE530spring24labs/Zybo-Z7-20-DMA-2018.2-1/Zybo-Z7-20-DMA-2018.2-1/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7B862A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7B862A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7B862A"} -index 0
dow C:/ECE530spring24labs/Zybo-Z7-20-DMA-2018.2-1/Zybo-Z7-20-DMA-2018.2-1/vivado_proj/Zybo-Z7-20-DMA.sdk/ECE530FinalProject/Debug/ECE530FinalProject.elf
configparams force-mem-access 0
----------------End of Script----------------

23:51:10 INFO  : Memory regions updated for context APU
23:51:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:51:10 INFO  : 'con' command is executed.
23:51:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7B862A"} -index 0
con
----------------End of Script----------------

23:51:10 INFO  : Launch script is exported to file 'C:\ECE530spring24labs\Zybo-Z7-20-DMA-2018.2-1\Zybo-Z7-20-DMA-2018.2-1\vivado_proj\Zybo-Z7-20-DMA.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ece530finalproject.elf_on_local.tcl'
07:19:39 INFO  : Disconnected from the channel tcfchan#11.
20:09:35 INFO  : Registering command handlers for SDK TCF services
20:09:36 INFO  : Launching XSCT server: xsct.bat -interactive C:\ECE530spring24labs\vivado_proj\Zybo-Z7-20-DMA.sdk\temp_xsdb_launch_script.tcl
20:09:40 INFO  : XSCT server has started successfully.
20:09:45 INFO  : Successfully done setting XSCT server connection channel  
20:09:45 INFO  : Successfully done setting SDK workspace  
20:09:45 INFO  : Processing command line option -hwspec C:/ECE530spring24labs/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper.hdf.
20:09:52 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1715899307162,  Project:1715622927588
20:09:52 INFO  : Project system_wrapper_hw_platform_0's source hardware specification located at C:/ECE530spring24labs/Zybo-Z7-20-DMA-2018.2-1/Zybo-Z7-20-DMA-2018.2-1/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
20:10:30 INFO  : Copied contents of C:/ECE530spring24labs/Zybo-Z7-20-DMA-2018.2-1/Zybo-Z7-20-DMA-2018.2-1/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper.hdf into \system_wrapper_hw_platform_0\system.hdf.
20:10:39 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
20:10:42 INFO  : 
20:10:44 INFO  : Updating hardware inferred compiler options for ECE530FinalProject.
20:10:44 INFO  : Clearing existing target manager status.
20:16:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:16:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7B862A" && level==0} -index 1' command is executed.
20:16:11 INFO  : FPGA configured successfully with bitstream "C:/ECE530spring24labs/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
20:16:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7B862A" && level==0} -index 1' command is executed.
20:16:24 INFO  : 'fpga -state' command is executed.
20:16:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:16:25 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7B862A' is selected.
20:16:25 INFO  : 'jtag frequency' command is executed.
20:16:25 INFO  : Sourcing of 'C:/ECE530spring24labs/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:16:25 INFO  : Context for 'APU' is selected.
20:16:25 INFO  : Hardware design information is loaded from 'C:/ECE530spring24labs/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/system.hdf'.
20:16:25 INFO  : 'configparams force-mem-access 1' command is executed.
20:16:25 INFO  : Context for 'APU' is selected.
20:16:25 INFO  : 'stop' command is executed.
20:16:25 INFO  : 'ps7_init' command is executed.
20:16:25 INFO  : 'ps7_post_config' command is executed.
20:16:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:16:25 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:16:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:16:26 INFO  : The application 'C:/ECE530spring24labs/vivado_proj/Zybo-Z7-20-DMA.sdk/ECE530FinalProject/Debug/ECE530FinalProject.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:16:26 INFO  : 'configparams force-mem-access 0' command is executed.
20:16:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/ECE530spring24labs/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7B862A"} -index 0
loadhw -hw C:/ECE530spring24labs/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7B862A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7B862A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7B862A"} -index 0
dow C:/ECE530spring24labs/vivado_proj/Zybo-Z7-20-DMA.sdk/ECE530FinalProject/Debug/ECE530FinalProject.elf
configparams force-mem-access 0
----------------End of Script----------------

20:16:26 INFO  : Memory regions updated for context APU
20:16:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:16:26 INFO  : 'con' command is executed.
20:16:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7B862A"} -index 0
con
----------------End of Script----------------

20:16:26 INFO  : Launch script is exported to file 'C:\ECE530spring24labs\vivado_proj\Zybo-Z7-20-DMA.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ece530finalproject.elf_on_local.tcl'
20:18:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:18:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7B862A" && level==0} -index 1' command is executed.
20:18:52 INFO  : FPGA configured successfully with bitstream "C:/ECE530spring24labs/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
20:19:06 INFO  : Disconnected from the channel tcfchan#1.
20:19:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7B862A" && level==0} -index 1' command is executed.
20:19:07 INFO  : 'fpga -state' command is executed.
20:19:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:19:08 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7B862A' is selected.
20:19:08 INFO  : 'jtag frequency' command is executed.
20:19:08 INFO  : Sourcing of 'C:/ECE530spring24labs/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:19:08 INFO  : Context for 'APU' is selected.
20:19:08 INFO  : Hardware design information is loaded from 'C:/ECE530spring24labs/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/system.hdf'.
20:19:08 INFO  : 'configparams force-mem-access 1' command is executed.
20:19:08 INFO  : Context for 'APU' is selected.
20:19:08 INFO  : 'stop' command is executed.
20:19:08 INFO  : 'ps7_init' command is executed.
20:19:08 INFO  : 'ps7_post_config' command is executed.
20:19:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:19:08 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:19:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:19:09 INFO  : The application 'C:/ECE530spring24labs/vivado_proj/Zybo-Z7-20-DMA.sdk/ECE530FinalProject/Debug/ECE530FinalProject.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:19:09 INFO  : 'configparams force-mem-access 0' command is executed.
20:19:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/ECE530spring24labs/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7B862A"} -index 0
loadhw -hw C:/ECE530spring24labs/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7B862A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7B862A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7B862A"} -index 0
dow C:/ECE530spring24labs/vivado_proj/Zybo-Z7-20-DMA.sdk/ECE530FinalProject/Debug/ECE530FinalProject.elf
configparams force-mem-access 0
----------------End of Script----------------

20:19:09 INFO  : Memory regions updated for context APU
20:19:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:19:09 INFO  : 'con' command is executed.
20:19:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7B862A"} -index 0
con
----------------End of Script----------------

20:19:09 INFO  : Launch script is exported to file 'C:\ECE530spring24labs\vivado_proj\Zybo-Z7-20-DMA.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ece530finalproject.elf_on_local.tcl'
20:25:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:25:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7B862A" && level==0} -index 1' command is executed.
20:25:27 INFO  : FPGA configured successfully with bitstream "C:/ECE530spring24labs/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
20:25:50 INFO  : Disconnected from the channel tcfchan#2.
20:25:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7B862A" && level==0} -index 1' command is executed.
20:25:51 INFO  : 'fpga -state' command is executed.
20:25:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:25:51 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7B862A' is selected.
20:25:51 INFO  : 'jtag frequency' command is executed.
20:25:51 INFO  : Sourcing of 'C:/ECE530spring24labs/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:25:51 INFO  : Context for 'APU' is selected.
20:25:51 INFO  : Hardware design information is loaded from 'C:/ECE530spring24labs/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/system.hdf'.
20:25:51 INFO  : 'configparams force-mem-access 1' command is executed.
20:25:51 INFO  : Context for 'APU' is selected.
20:25:51 INFO  : 'stop' command is executed.
20:25:51 INFO  : 'ps7_init' command is executed.
20:25:51 INFO  : 'ps7_post_config' command is executed.
20:25:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:25:51 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:25:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:25:52 INFO  : The application 'C:/ECE530spring24labs/vivado_proj/Zybo-Z7-20-DMA.sdk/ECE530FinalProject/Debug/ECE530FinalProject.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:25:52 INFO  : 'configparams force-mem-access 0' command is executed.
20:25:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/ECE530spring24labs/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7B862A"} -index 0
loadhw -hw C:/ECE530spring24labs/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7B862A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7B862A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7B862A"} -index 0
dow C:/ECE530spring24labs/vivado_proj/Zybo-Z7-20-DMA.sdk/ECE530FinalProject/Debug/ECE530FinalProject.elf
configparams force-mem-access 0
----------------End of Script----------------

20:25:52 INFO  : Memory regions updated for context APU
20:25:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:25:52 INFO  : 'con' command is executed.
20:25:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7B862A"} -index 0
con
----------------End of Script----------------

20:25:52 INFO  : Launch script is exported to file 'C:\ECE530spring24labs\vivado_proj\Zybo-Z7-20-DMA.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ece530finalproject.elf_on_local.tcl'
21:17:23 INFO  : Inferring section assignments and sizes from elf file: C:\ECE530spring24labs\vivado_proj\Zybo-Z7-20-DMA.sdk\ECE530FinalProject\Debug\ECE530FinalProject.elf
21:26:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:26:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7B862A" && level==0} -index 1' command is executed.
21:26:45 INFO  : FPGA configured successfully with bitstream "C:/ECE530spring24labs/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
21:28:04 INFO  : Disconnected from the channel tcfchan#3.
21:28:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7B862A" && level==0} -index 1' command is executed.
21:28:05 INFO  : 'fpga -state' command is executed.
21:28:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:28:05 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7B862A' is selected.
21:28:05 INFO  : 'jtag frequency' command is executed.
21:28:05 INFO  : Sourcing of 'C:/ECE530spring24labs/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:28:05 INFO  : Context for 'APU' is selected.
21:28:05 INFO  : Hardware design information is loaded from 'C:/ECE530spring24labs/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/system.hdf'.
21:28:05 INFO  : 'configparams force-mem-access 1' command is executed.
21:28:05 INFO  : Context for 'APU' is selected.
21:28:05 INFO  : 'stop' command is executed.
21:28:06 INFO  : 'ps7_init' command is executed.
21:28:06 INFO  : 'ps7_post_config' command is executed.
21:28:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:28:06 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:28:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:28:06 INFO  : The application 'C:/ECE530spring24labs/vivado_proj/Zybo-Z7-20-DMA.sdk/ECE530FinalProject/Debug/ECE530FinalProject.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:28:06 INFO  : 'configparams force-mem-access 0' command is executed.
21:28:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/ECE530spring24labs/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7B862A"} -index 0
loadhw -hw C:/ECE530spring24labs/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7B862A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7B862A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7B862A"} -index 0
dow C:/ECE530spring24labs/vivado_proj/Zybo-Z7-20-DMA.sdk/ECE530FinalProject/Debug/ECE530FinalProject.elf
configparams force-mem-access 0
----------------End of Script----------------

21:28:06 INFO  : Memory regions updated for context APU
21:28:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:28:06 INFO  : 'con' command is executed.
21:28:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7B862A"} -index 0
con
----------------End of Script----------------

21:28:06 INFO  : Launch script is exported to file 'C:\ECE530spring24labs\vivado_proj\Zybo-Z7-20-DMA.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ece530finalproject.elf_on_local.tcl'
21:43:39 INFO  : Disconnected from the channel tcfchan#4.
21:43:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7B862A" && level==0} -index 1' command is executed.
21:43:40 INFO  : 'fpga -state' command is executed.
21:43:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:43:40 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7B862A' is selected.
21:43:40 INFO  : 'jtag frequency' command is executed.
21:43:40 INFO  : Sourcing of 'C:/ECE530spring24labs/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:43:40 INFO  : Context for 'APU' is selected.
21:43:40 INFO  : Hardware design information is loaded from 'C:/ECE530spring24labs/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/system.hdf'.
21:43:40 INFO  : 'configparams force-mem-access 1' command is executed.
21:43:40 INFO  : Context for 'APU' is selected.
21:43:40 INFO  : 'stop' command is executed.
21:43:41 INFO  : 'ps7_init' command is executed.
21:43:41 INFO  : 'ps7_post_config' command is executed.
21:43:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:43:41 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:43:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:43:41 INFO  : The application 'C:/ECE530spring24labs/vivado_proj/Zybo-Z7-20-DMA.sdk/ECE530FinalProject/Debug/ECE530FinalProject.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:43:41 INFO  : 'configparams force-mem-access 0' command is executed.
21:43:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/ECE530spring24labs/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7B862A"} -index 0
loadhw -hw C:/ECE530spring24labs/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7B862A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7B862A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7B862A"} -index 0
dow C:/ECE530spring24labs/vivado_proj/Zybo-Z7-20-DMA.sdk/ECE530FinalProject/Debug/ECE530FinalProject.elf
configparams force-mem-access 0
----------------End of Script----------------

21:43:41 INFO  : Memory regions updated for context APU
21:43:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:43:41 INFO  : 'con' command is executed.
21:43:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7B862A"} -index 0
con
----------------End of Script----------------

21:43:41 INFO  : Launch script is exported to file 'C:\ECE530spring24labs\vivado_proj\Zybo-Z7-20-DMA.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ece530finalproject.elf_on_local.tcl'
23:00:03 INFO  : Disconnected from the channel tcfchan#5.
23:00:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7B862A" && level==0} -index 1' command is executed.
23:00:04 INFO  : 'fpga -state' command is executed.
23:00:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:00:04 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7B862A' is selected.
23:00:04 INFO  : 'jtag frequency' command is executed.
23:00:04 INFO  : Sourcing of 'C:/ECE530spring24labs/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:00:04 INFO  : Context for 'APU' is selected.
23:00:04 INFO  : Hardware design information is loaded from 'C:/ECE530spring24labs/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/system.hdf'.
23:00:04 INFO  : 'configparams force-mem-access 1' command is executed.
23:00:04 INFO  : Context for 'APU' is selected.
23:00:04 INFO  : 'stop' command is executed.
23:00:05 INFO  : 'ps7_init' command is executed.
23:00:05 INFO  : 'ps7_post_config' command is executed.
23:00:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:00:05 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:00:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:00:05 INFO  : The application 'C:/ECE530spring24labs/vivado_proj/Zybo-Z7-20-DMA.sdk/ECE530FinalProject/Debug/ECE530FinalProject.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:00:05 INFO  : 'configparams force-mem-access 0' command is executed.
23:00:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/ECE530spring24labs/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7B862A"} -index 0
loadhw -hw C:/ECE530spring24labs/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7B862A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7B862A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7B862A"} -index 0
dow C:/ECE530spring24labs/vivado_proj/Zybo-Z7-20-DMA.sdk/ECE530FinalProject/Debug/ECE530FinalProject.elf
configparams force-mem-access 0
----------------End of Script----------------

23:00:05 INFO  : Memory regions updated for context APU
23:00:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:00:05 INFO  : 'con' command is executed.
23:00:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7B862A"} -index 0
con
----------------End of Script----------------

23:00:05 INFO  : Launch script is exported to file 'C:\ECE530spring24labs\vivado_proj\Zybo-Z7-20-DMA.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ece530finalproject.elf_on_local.tcl'
23:03:28 INFO  : Disconnected from the channel tcfchan#6.
23:03:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7B862A" && level==0} -index 1' command is executed.
23:03:29 INFO  : 'fpga -state' command is executed.
23:03:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:03:29 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7B862A' is selected.
23:03:29 INFO  : 'jtag frequency' command is executed.
23:03:29 INFO  : Sourcing of 'C:/ECE530spring24labs/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:03:29 INFO  : Context for 'APU' is selected.
23:03:29 INFO  : Hardware design information is loaded from 'C:/ECE530spring24labs/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/system.hdf'.
23:03:29 INFO  : 'configparams force-mem-access 1' command is executed.
23:03:29 INFO  : Context for 'APU' is selected.
23:03:29 INFO  : 'stop' command is executed.
23:03:30 INFO  : 'ps7_init' command is executed.
23:03:30 INFO  : 'ps7_post_config' command is executed.
23:03:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:03:30 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:03:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:03:30 INFO  : The application 'C:/ECE530spring24labs/vivado_proj/Zybo-Z7-20-DMA.sdk/ECE530FinalProject/Debug/ECE530FinalProject.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:03:30 INFO  : 'configparams force-mem-access 0' command is executed.
23:03:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/ECE530spring24labs/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7B862A"} -index 0
loadhw -hw C:/ECE530spring24labs/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7B862A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7B862A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7B862A"} -index 0
dow C:/ECE530spring24labs/vivado_proj/Zybo-Z7-20-DMA.sdk/ECE530FinalProject/Debug/ECE530FinalProject.elf
configparams force-mem-access 0
----------------End of Script----------------

23:03:30 INFO  : Memory regions updated for context APU
23:03:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:03:30 INFO  : 'con' command is executed.
23:03:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7B862A"} -index 0
con
----------------End of Script----------------

23:03:30 INFO  : Launch script is exported to file 'C:\ECE530spring24labs\vivado_proj\Zybo-Z7-20-DMA.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ece530finalproject.elf_on_local.tcl'
00:20:13 INFO  : Disconnected from the channel tcfchan#7.
00:20:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7B862A" && level==0} -index 1' command is executed.
00:20:14 INFO  : 'fpga -state' command is executed.
00:20:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:20:14 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7B862A' is selected.
00:20:14 INFO  : 'jtag frequency' command is executed.
00:20:15 INFO  : Sourcing of 'C:/ECE530spring24labs/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:20:15 INFO  : Context for 'APU' is selected.
00:20:15 INFO  : Hardware design information is loaded from 'C:/ECE530spring24labs/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/system.hdf'.
00:20:15 INFO  : 'configparams force-mem-access 1' command is executed.
00:20:15 INFO  : Context for 'APU' is selected.
00:20:15 INFO  : 'stop' command is executed.
00:20:15 INFO  : 'ps7_init' command is executed.
00:20:15 INFO  : 'ps7_post_config' command is executed.
00:20:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:20:15 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:20:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:20:15 INFO  : The application 'C:/ECE530spring24labs/vivado_proj/Zybo-Z7-20-DMA.sdk/ECE530FinalProject/Debug/ECE530FinalProject.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:20:15 INFO  : 'configparams force-mem-access 0' command is executed.
00:20:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/ECE530spring24labs/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7B862A"} -index 0
loadhw -hw C:/ECE530spring24labs/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7B862A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7B862A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7B862A"} -index 0
dow C:/ECE530spring24labs/vivado_proj/Zybo-Z7-20-DMA.sdk/ECE530FinalProject/Debug/ECE530FinalProject.elf
configparams force-mem-access 0
----------------End of Script----------------

00:20:16 INFO  : Memory regions updated for context APU
00:20:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:20:16 INFO  : 'con' command is executed.
00:20:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7B862A"} -index 0
con
----------------End of Script----------------

00:20:16 INFO  : Launch script is exported to file 'C:\ECE530spring24labs\vivado_proj\Zybo-Z7-20-DMA.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ece530finalproject.elf_on_local.tcl'
00:22:37 INFO  : Disconnected from the channel tcfchan#8.
00:22:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7B862A" && level==0} -index 1' command is executed.
00:22:38 INFO  : 'fpga -state' command is executed.
00:22:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:22:38 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7B862A' is selected.
00:22:38 INFO  : 'jtag frequency' command is executed.
00:22:38 INFO  : Sourcing of 'C:/ECE530spring24labs/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:22:38 INFO  : Context for 'APU' is selected.
00:22:38 INFO  : Hardware design information is loaded from 'C:/ECE530spring24labs/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/system.hdf'.
00:22:38 INFO  : 'configparams force-mem-access 1' command is executed.
00:22:38 INFO  : Context for 'APU' is selected.
00:22:39 INFO  : 'stop' command is executed.
00:22:39 INFO  : 'ps7_init' command is executed.
00:22:39 INFO  : 'ps7_post_config' command is executed.
00:22:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:22:39 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:22:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:22:39 INFO  : The application 'C:/ECE530spring24labs/vivado_proj/Zybo-Z7-20-DMA.sdk/ECE530FinalProject/Debug/ECE530FinalProject.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:22:39 INFO  : 'configparams force-mem-access 0' command is executed.
00:22:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/ECE530spring24labs/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7B862A"} -index 0
loadhw -hw C:/ECE530spring24labs/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7B862A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7B862A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7B862A"} -index 0
dow C:/ECE530spring24labs/vivado_proj/Zybo-Z7-20-DMA.sdk/ECE530FinalProject/Debug/ECE530FinalProject.elf
configparams force-mem-access 0
----------------End of Script----------------

00:22:39 INFO  : Memory regions updated for context APU
00:22:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:22:39 INFO  : 'con' command is executed.
00:22:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7B862A"} -index 0
con
----------------End of Script----------------

00:22:39 INFO  : Launch script is exported to file 'C:\ECE530spring24labs\vivado_proj\Zybo-Z7-20-DMA.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ece530finalproject.elf_on_local.tcl'
00:25:31 INFO  : Disconnected from the channel tcfchan#9.
00:25:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7B862A" && level==0} -index 1' command is executed.
00:25:32 INFO  : 'fpga -state' command is executed.
00:25:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:25:32 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7B862A' is selected.
00:25:32 INFO  : 'jtag frequency' command is executed.
00:25:32 INFO  : Sourcing of 'C:/ECE530spring24labs/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:25:32 INFO  : Context for 'APU' is selected.
00:25:32 INFO  : Hardware design information is loaded from 'C:/ECE530spring24labs/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/system.hdf'.
00:25:32 INFO  : 'configparams force-mem-access 1' command is executed.
00:25:32 INFO  : Context for 'APU' is selected.
00:25:32 INFO  : 'stop' command is executed.
00:25:32 INFO  : 'ps7_init' command is executed.
00:25:32 INFO  : 'ps7_post_config' command is executed.
00:25:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:25:32 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:25:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:25:33 INFO  : The application 'C:/ECE530spring24labs/vivado_proj/Zybo-Z7-20-DMA.sdk/ECE530FinalProject/Debug/ECE530FinalProject.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:25:33 INFO  : 'configparams force-mem-access 0' command is executed.
00:25:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/ECE530spring24labs/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7B862A"} -index 0
loadhw -hw C:/ECE530spring24labs/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7B862A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7B862A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7B862A"} -index 0
dow C:/ECE530spring24labs/vivado_proj/Zybo-Z7-20-DMA.sdk/ECE530FinalProject/Debug/ECE530FinalProject.elf
configparams force-mem-access 0
----------------End of Script----------------

00:25:33 INFO  : Memory regions updated for context APU
00:25:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:25:33 INFO  : 'con' command is executed.
00:25:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7B862A"} -index 0
con
----------------End of Script----------------

00:25:33 INFO  : Launch script is exported to file 'C:\ECE530spring24labs\vivado_proj\Zybo-Z7-20-DMA.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ece530finalproject.elf_on_local.tcl'
00:26:28 INFO  : Disconnected from the channel tcfchan#10.
00:26:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7B862A" && level==0} -index 1' command is executed.
00:26:29 INFO  : 'fpga -state' command is executed.
00:26:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:26:30 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7B862A' is selected.
00:26:30 INFO  : 'jtag frequency' command is executed.
00:26:30 INFO  : Sourcing of 'C:/ECE530spring24labs/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:26:30 INFO  : Context for 'APU' is selected.
00:26:30 INFO  : Hardware design information is loaded from 'C:/ECE530spring24labs/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/system.hdf'.
00:26:30 INFO  : 'configparams force-mem-access 1' command is executed.
00:26:30 INFO  : Context for 'APU' is selected.
00:26:30 INFO  : 'stop' command is executed.
00:26:30 INFO  : 'ps7_init' command is executed.
00:26:30 INFO  : 'ps7_post_config' command is executed.
00:26:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:26:30 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:26:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:26:31 INFO  : The application 'C:/ECE530spring24labs/vivado_proj/Zybo-Z7-20-DMA.sdk/ECE530FinalProject/Debug/ECE530FinalProject.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:26:31 INFO  : 'configparams force-mem-access 0' command is executed.
00:26:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/ECE530spring24labs/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7B862A"} -index 0
loadhw -hw C:/ECE530spring24labs/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7B862A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7B862A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7B862A"} -index 0
dow C:/ECE530spring24labs/vivado_proj/Zybo-Z7-20-DMA.sdk/ECE530FinalProject/Debug/ECE530FinalProject.elf
configparams force-mem-access 0
----------------End of Script----------------

00:26:31 INFO  : Memory regions updated for context APU
00:26:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:26:31 INFO  : 'con' command is executed.
00:26:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7B862A"} -index 0
con
----------------End of Script----------------

00:26:31 INFO  : Launch script is exported to file 'C:\ECE530spring24labs\vivado_proj\Zybo-Z7-20-DMA.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ece530finalproject.elf_on_local.tcl'
00:29:27 INFO  : Disconnected from the channel tcfchan#11.
00:29:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7B862A" && level==0} -index 1' command is executed.
00:29:28 INFO  : 'fpga -state' command is executed.
00:29:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:29:28 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7B862A' is selected.
00:29:28 INFO  : 'jtag frequency' command is executed.
00:29:28 INFO  : Sourcing of 'C:/ECE530spring24labs/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:29:28 INFO  : Context for 'APU' is selected.
00:29:28 INFO  : Hardware design information is loaded from 'C:/ECE530spring24labs/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/system.hdf'.
00:29:28 INFO  : 'configparams force-mem-access 1' command is executed.
00:29:28 INFO  : Context for 'APU' is selected.
00:29:28 INFO  : 'stop' command is executed.
00:29:28 INFO  : 'ps7_init' command is executed.
00:29:28 INFO  : 'ps7_post_config' command is executed.
00:29:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:29:28 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:29:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:29:29 INFO  : The application 'C:/ECE530spring24labs/vivado_proj/Zybo-Z7-20-DMA.sdk/ECE530FinalProject/Debug/ECE530FinalProject.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:29:29 INFO  : 'configparams force-mem-access 0' command is executed.
00:29:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/ECE530spring24labs/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7B862A"} -index 0
loadhw -hw C:/ECE530spring24labs/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7B862A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7B862A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7B862A"} -index 0
dow C:/ECE530spring24labs/vivado_proj/Zybo-Z7-20-DMA.sdk/ECE530FinalProject/Debug/ECE530FinalProject.elf
configparams force-mem-access 0
----------------End of Script----------------

00:29:29 INFO  : Memory regions updated for context APU
00:29:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:29:29 INFO  : 'con' command is executed.
00:29:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7B862A"} -index 0
con
----------------End of Script----------------

00:29:29 INFO  : Launch script is exported to file 'C:\ECE530spring24labs\vivado_proj\Zybo-Z7-20-DMA.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ece530finalproject.elf_on_local.tcl'
00:32:01 INFO  : Disconnected from the channel tcfchan#12.
00:32:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7B862A" && level==0} -index 1' command is executed.
00:32:02 INFO  : 'fpga -state' command is executed.
00:32:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:32:02 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7B862A' is selected.
00:32:02 INFO  : 'jtag frequency' command is executed.
00:32:02 INFO  : Sourcing of 'C:/ECE530spring24labs/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:32:02 INFO  : Context for 'APU' is selected.
00:32:02 INFO  : Hardware design information is loaded from 'C:/ECE530spring24labs/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/system.hdf'.
00:32:02 INFO  : 'configparams force-mem-access 1' command is executed.
00:32:02 INFO  : Context for 'APU' is selected.
00:32:02 INFO  : 'stop' command is executed.
00:32:02 INFO  : 'ps7_init' command is executed.
00:32:02 INFO  : 'ps7_post_config' command is executed.
00:32:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:32:02 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:32:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:32:03 INFO  : The application 'C:/ECE530spring24labs/vivado_proj/Zybo-Z7-20-DMA.sdk/ECE530FinalProject/Debug/ECE530FinalProject.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:32:03 INFO  : 'configparams force-mem-access 0' command is executed.
00:32:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/ECE530spring24labs/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7B862A"} -index 0
loadhw -hw C:/ECE530spring24labs/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7B862A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7B862A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7B862A"} -index 0
dow C:/ECE530spring24labs/vivado_proj/Zybo-Z7-20-DMA.sdk/ECE530FinalProject/Debug/ECE530FinalProject.elf
configparams force-mem-access 0
----------------End of Script----------------

00:32:03 INFO  : Memory regions updated for context APU
00:32:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:32:03 INFO  : 'con' command is executed.
00:32:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7B862A"} -index 0
con
----------------End of Script----------------

00:32:03 INFO  : Launch script is exported to file 'C:\ECE530spring24labs\vivado_proj\Zybo-Z7-20-DMA.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ece530finalproject.elf_on_local.tcl'
00:33:41 INFO  : Disconnected from the channel tcfchan#13.
00:33:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7B862A" && level==0} -index 1' command is executed.
00:33:42 INFO  : 'fpga -state' command is executed.
00:33:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:33:42 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7B862A' is selected.
00:33:42 INFO  : 'jtag frequency' command is executed.
00:33:42 INFO  : Sourcing of 'C:/ECE530spring24labs/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:33:42 INFO  : Context for 'APU' is selected.
00:33:42 INFO  : Hardware design information is loaded from 'C:/ECE530spring24labs/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/system.hdf'.
00:33:42 INFO  : 'configparams force-mem-access 1' command is executed.
00:33:42 INFO  : Context for 'APU' is selected.
00:33:42 INFO  : 'stop' command is executed.
00:33:42 INFO  : 'ps7_init' command is executed.
00:33:42 INFO  : 'ps7_post_config' command is executed.
00:33:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:33:42 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:33:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:33:43 INFO  : The application 'C:/ECE530spring24labs/vivado_proj/Zybo-Z7-20-DMA.sdk/ECE530FinalProject/Debug/ECE530FinalProject.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:33:43 INFO  : 'configparams force-mem-access 0' command is executed.
00:33:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/ECE530spring24labs/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7B862A"} -index 0
loadhw -hw C:/ECE530spring24labs/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7B862A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7B862A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7B862A"} -index 0
dow C:/ECE530spring24labs/vivado_proj/Zybo-Z7-20-DMA.sdk/ECE530FinalProject/Debug/ECE530FinalProject.elf
configparams force-mem-access 0
----------------End of Script----------------

00:33:43 INFO  : Memory regions updated for context APU
00:33:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:33:43 INFO  : 'con' command is executed.
00:33:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7B862A"} -index 0
con
----------------End of Script----------------

00:33:43 INFO  : Launch script is exported to file 'C:\ECE530spring24labs\vivado_proj\Zybo-Z7-20-DMA.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ece530finalproject.elf_on_local.tcl'
00:38:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:38:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7B862A" && level==0} -index 1' command is executed.
00:38:29 INFO  : FPGA configured successfully with bitstream "C:/ECE530spring24labs/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
00:38:42 INFO  : Disconnected from the channel tcfchan#14.
00:38:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7B862A" && level==0} -index 1' command is executed.
00:38:43 INFO  : 'fpga -state' command is executed.
00:38:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:38:43 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7B862A' is selected.
00:38:43 INFO  : 'jtag frequency' command is executed.
00:38:43 INFO  : Sourcing of 'C:/ECE530spring24labs/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:38:43 INFO  : Context for 'APU' is selected.
00:38:43 INFO  : Hardware design information is loaded from 'C:/ECE530spring24labs/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/system.hdf'.
00:38:43 INFO  : 'configparams force-mem-access 1' command is executed.
00:38:43 INFO  : Context for 'APU' is selected.
00:38:43 INFO  : 'stop' command is executed.
00:38:44 INFO  : 'ps7_init' command is executed.
00:38:44 INFO  : 'ps7_post_config' command is executed.
00:38:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:38:44 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:38:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:38:44 INFO  : The application 'C:/ECE530spring24labs/vivado_proj/Zybo-Z7-20-DMA.sdk/ECE530FinalProject/Debug/ECE530FinalProject.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:38:44 INFO  : 'configparams force-mem-access 0' command is executed.
00:38:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/ECE530spring24labs/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7B862A"} -index 0
loadhw -hw C:/ECE530spring24labs/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7B862A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7B862A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7B862A"} -index 0
dow C:/ECE530spring24labs/vivado_proj/Zybo-Z7-20-DMA.sdk/ECE530FinalProject/Debug/ECE530FinalProject.elf
configparams force-mem-access 0
----------------End of Script----------------

00:38:44 INFO  : Memory regions updated for context APU
00:38:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:38:44 INFO  : 'con' command is executed.
00:38:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7B862A"} -index 0
con
----------------End of Script----------------

00:38:44 INFO  : Launch script is exported to file 'C:\ECE530spring24labs\vivado_proj\Zybo-Z7-20-DMA.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ece530finalproject.elf_on_local.tcl'
00:39:31 INFO  : Disconnected from the channel tcfchan#15.
02:27:46 INFO  : Registering command handlers for SDK TCF services
02:27:47 INFO  : Launching XSCT server: xsct.bat -interactive C:\ECE530Labs\Project_Stuff\term_proj_new\vivado_proj\Zybo-Z7-20-DMA.sdk\temp_xsdb_launch_script.tcl
02:27:49 INFO  : XSCT server has started successfully.
02:27:49 INFO  : Successfully done setting XSCT server connection channel  
02:27:50 INFO  : Successfully done setting SDK workspace  
02:27:50 INFO  : Processing command line option -hwspec C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper.hdf.
02:41:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:41:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA" && level==0} -index 1' command is executed.
02:41:43 INFO  : FPGA configured successfully with bitstream "C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
02:45:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:45:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA" && level==0} -index 1' command is executed.
02:45:31 INFO  : FPGA configured successfully with bitstream "C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
02:45:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA" && level==0} -index 1' command is executed.
02:45:36 INFO  : 'fpga -state' command is executed.
02:45:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:45:36 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7C0DAA' is selected.
02:45:36 INFO  : 'jtag frequency' command is executed.
02:45:36 INFO  : Sourcing of 'C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:45:36 INFO  : Context for 'APU' is selected.
02:45:36 INFO  : Hardware design information is loaded from 'C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/system.hdf'.
02:45:36 INFO  : 'configparams force-mem-access 1' command is executed.
02:45:36 INFO  : Context for 'APU' is selected.
02:45:36 INFO  : 'stop' command is executed.
02:45:37 INFO  : 'ps7_init' command is executed.
02:45:37 INFO  : 'ps7_post_config' command is executed.
02:45:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:45:37 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:45:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:45:37 INFO  : The application 'C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/ECE530FinalProject/Debug/ECE530FinalProject.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:45:37 INFO  : 'configparams force-mem-access 0' command is executed.
02:45:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
loadhw -hw C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
dow C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/ECE530FinalProject/Debug/ECE530FinalProject.elf
configparams force-mem-access 0
----------------End of Script----------------

02:45:37 INFO  : Memory regions updated for context APU
02:45:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:45:37 INFO  : 'con' command is executed.
02:45:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
con
----------------End of Script----------------

02:45:37 INFO  : Launch script is exported to file 'C:\ECE530Labs\Project_Stuff\term_proj_new\vivado_proj\Zybo-Z7-20-DMA.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ece530finalproject.elf_on_local.tcl'
02:52:58 INFO  : Disconnected from the channel tcfchan#1.
02:52:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA" && level==0} -index 1' command is executed.
02:52:59 INFO  : 'fpga -state' command is executed.
02:53:04 INFO  : Memory regions updated for context APU
02:53:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:53:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA" && level==0} -index 1' command is executed.
02:53:14 INFO  : FPGA configured successfully with bitstream "C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
02:53:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA" && level==0} -index 1' command is executed.
02:53:20 INFO  : 'fpga -state' command is executed.
02:53:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:53:20 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7C0DAA' is selected.
02:53:20 INFO  : 'jtag frequency' command is executed.
02:53:20 INFO  : Sourcing of 'C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:53:20 INFO  : Context for 'APU' is selected.
02:53:20 INFO  : Hardware design information is loaded from 'C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/system.hdf'.
02:53:20 INFO  : 'configparams force-mem-access 1' command is executed.
02:53:20 INFO  : Context for 'APU' is selected.
02:53:20 INFO  : 'stop' command is executed.
02:53:21 INFO  : 'ps7_init' command is executed.
02:53:21 INFO  : 'ps7_post_config' command is executed.
02:53:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:53:21 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:53:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:53:21 INFO  : The application 'C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/ECE530FinalProject/Debug/ECE530FinalProject.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:53:21 INFO  : 'configparams force-mem-access 0' command is executed.
02:53:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
loadhw -hw C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
dow C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/ECE530FinalProject/Debug/ECE530FinalProject.elf
configparams force-mem-access 0
----------------End of Script----------------

02:53:21 INFO  : Memory regions updated for context APU
02:53:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:53:21 INFO  : 'con' command is executed.
02:53:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
con
----------------End of Script----------------

02:53:21 INFO  : Launch script is exported to file 'C:\ECE530Labs\Project_Stuff\term_proj_new\vivado_proj\Zybo-Z7-20-DMA.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ece530finalproject.elf_on_local.tcl'
03:09:08 INFO  : Disconnected from the channel tcfchan#2.
03:09:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA" && level==0} -index 1' command is executed.
03:09:09 INFO  : 'fpga -state' command is executed.
03:09:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:09:10 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7C0DAA' is selected.
03:09:10 INFO  : 'jtag frequency' command is executed.
03:09:10 INFO  : Sourcing of 'C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
03:09:10 INFO  : Context for 'APU' is selected.
03:09:10 INFO  : Hardware design information is loaded from 'C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/system.hdf'.
03:09:10 INFO  : 'configparams force-mem-access 1' command is executed.
03:09:10 INFO  : Context for 'APU' is selected.
03:09:10 INFO  : 'stop' command is executed.
03:09:10 INFO  : 'ps7_init' command is executed.
03:09:10 INFO  : 'ps7_post_config' command is executed.
03:09:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:09:10 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
03:09:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:09:10 INFO  : The application 'C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/ECE530FinalProject/Debug/ECE530FinalProject.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:09:10 INFO  : 'configparams force-mem-access 0' command is executed.
03:09:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
loadhw -hw C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
dow C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/ECE530FinalProject/Debug/ECE530FinalProject.elf
configparams force-mem-access 0
----------------End of Script----------------

03:09:11 INFO  : Memory regions updated for context APU
03:09:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:09:11 INFO  : 'con' command is executed.
03:09:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
con
----------------End of Script----------------

03:09:11 INFO  : Launch script is exported to file 'C:\ECE530Labs\Project_Stuff\term_proj_new\vivado_proj\Zybo-Z7-20-DMA.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ece530finalproject.elf_on_local.tcl'
03:11:08 INFO  : Disconnected from the channel tcfchan#3.
03:11:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA" && level==0} -index 1' command is executed.
03:11:09 INFO  : 'fpga -state' command is executed.
03:11:11 INFO  : Memory regions updated for context APU
03:11:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:11:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA" && level==0} -index 1' command is executed.
03:11:36 INFO  : FPGA configured successfully with bitstream "C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
03:11:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA" && level==0} -index 1' command is executed.
03:11:40 INFO  : 'fpga -state' command is executed.
03:11:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:11:41 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7C0DAA' is selected.
03:11:41 INFO  : 'jtag frequency' command is executed.
03:11:41 INFO  : Sourcing of 'C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
03:11:41 INFO  : Context for 'APU' is selected.
03:11:41 INFO  : Hardware design information is loaded from 'C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/system.hdf'.
03:11:41 INFO  : 'configparams force-mem-access 1' command is executed.
03:11:41 INFO  : Context for 'APU' is selected.
03:11:41 INFO  : 'stop' command is executed.
03:11:41 INFO  : 'ps7_init' command is executed.
03:11:41 INFO  : 'ps7_post_config' command is executed.
03:11:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:11:41 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
03:11:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:11:42 INFO  : The application 'C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/ECE530FinalProject/Debug/ECE530FinalProject.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:11:42 INFO  : 'configparams force-mem-access 0' command is executed.
03:11:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
loadhw -hw C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
dow C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/ECE530FinalProject/Debug/ECE530FinalProject.elf
configparams force-mem-access 0
----------------End of Script----------------

03:11:42 INFO  : Memory regions updated for context APU
03:11:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:11:42 INFO  : 'con' command is executed.
03:11:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
con
----------------End of Script----------------

03:11:42 INFO  : Launch script is exported to file 'C:\ECE530Labs\Project_Stuff\term_proj_new\vivado_proj\Zybo-Z7-20-DMA.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ece530finalproject.elf_on_local.tcl'
03:14:39 INFO  : Disconnected from the channel tcfchan#4.
03:14:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA" && level==0} -index 1' command is executed.
03:14:40 INFO  : 'fpga -state' command is executed.
03:15:42 INFO  : Memory regions updated for context APU
03:15:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:15:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA" && level==0} -index 1' command is executed.
03:15:49 INFO  : FPGA configured successfully with bitstream "C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
03:16:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:16:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA" && level==0} -index 1' command is executed.
03:16:35 INFO  : FPGA configured successfully with bitstream "C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
03:16:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA" && level==0} -index 1' command is executed.
03:16:39 INFO  : 'fpga -state' command is executed.
03:16:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:16:39 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7C0DAA' is selected.
03:16:39 INFO  : 'jtag frequency' command is executed.
03:16:39 INFO  : Sourcing of 'C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
03:16:39 INFO  : Context for 'APU' is selected.
03:16:39 INFO  : Hardware design information is loaded from 'C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/system.hdf'.
03:16:39 INFO  : 'configparams force-mem-access 1' command is executed.
03:16:39 INFO  : Context for 'APU' is selected.
03:16:39 INFO  : 'stop' command is executed.
03:16:40 INFO  : 'ps7_init' command is executed.
03:16:40 INFO  : 'ps7_post_config' command is executed.
03:16:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:16:40 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
03:16:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:16:40 INFO  : The application 'C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/ECE530FinalProject/Debug/ECE530FinalProject.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:16:40 INFO  : 'configparams force-mem-access 0' command is executed.
03:16:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
loadhw -hw C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
dow C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/ECE530FinalProject/Debug/ECE530FinalProject.elf
configparams force-mem-access 0
----------------End of Script----------------

03:16:40 INFO  : Memory regions updated for context APU
03:16:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:16:40 INFO  : 'con' command is executed.
03:16:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
con
----------------End of Script----------------

03:16:40 INFO  : Launch script is exported to file 'C:\ECE530Labs\Project_Stuff\term_proj_new\vivado_proj\Zybo-Z7-20-DMA.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ece530finalproject.elf_on_local.tcl'
03:19:00 INFO  : Disconnected from the channel tcfchan#5.
03:19:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA" && level==0} -index 1' command is executed.
03:19:01 INFO  : 'fpga -state' command is executed.
03:19:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:19:02 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7C0DAA' is selected.
03:19:02 INFO  : 'jtag frequency' command is executed.
03:19:02 INFO  : Sourcing of 'C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
03:19:02 INFO  : Context for 'APU' is selected.
03:19:02 INFO  : Hardware design information is loaded from 'C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/system.hdf'.
03:19:02 INFO  : 'configparams force-mem-access 1' command is executed.
03:19:02 INFO  : Context for 'APU' is selected.
03:19:02 INFO  : 'stop' command is executed.
03:19:02 INFO  : 'ps7_init' command is executed.
03:19:02 INFO  : 'ps7_post_config' command is executed.
03:19:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:19:02 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
03:19:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:19:03 INFO  : The application 'C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/ECE530FinalProject/Debug/ECE530FinalProject.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:19:03 INFO  : 'configparams force-mem-access 0' command is executed.
03:19:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
loadhw -hw C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
dow C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/ECE530FinalProject/Debug/ECE530FinalProject.elf
configparams force-mem-access 0
----------------End of Script----------------

03:19:03 INFO  : Memory regions updated for context APU
03:19:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:19:03 INFO  : 'con' command is executed.
03:19:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
con
----------------End of Script----------------

03:19:03 INFO  : Launch script is exported to file 'C:\ECE530Labs\Project_Stuff\term_proj_new\vivado_proj\Zybo-Z7-20-DMA.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ece530finalproject.elf_on_local.tcl'
03:24:39 INFO  : Disconnected from the channel tcfchan#6.
03:24:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA" && level==0} -index 1' command is executed.
03:24:41 INFO  : 'fpga -state' command is executed.
03:24:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:24:41 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7C0DAA' is selected.
03:24:41 INFO  : 'jtag frequency' command is executed.
03:24:41 INFO  : Sourcing of 'C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
03:24:41 INFO  : Context for 'APU' is selected.
03:24:41 INFO  : Hardware design information is loaded from 'C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/system.hdf'.
03:24:41 INFO  : 'configparams force-mem-access 1' command is executed.
03:24:41 INFO  : Context for 'APU' is selected.
03:24:41 INFO  : 'stop' command is executed.
03:24:41 INFO  : 'ps7_init' command is executed.
03:24:41 INFO  : 'ps7_post_config' command is executed.
03:24:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:24:41 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
03:24:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:24:42 INFO  : The application 'C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/ECE530FinalProject/Debug/ECE530FinalProject.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:24:42 INFO  : 'configparams force-mem-access 0' command is executed.
03:24:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
loadhw -hw C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
dow C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/ECE530FinalProject/Debug/ECE530FinalProject.elf
configparams force-mem-access 0
----------------End of Script----------------

03:24:42 INFO  : Memory regions updated for context APU
03:24:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:24:42 INFO  : 'con' command is executed.
03:24:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
con
----------------End of Script----------------

03:24:42 INFO  : Launch script is exported to file 'C:\ECE530Labs\Project_Stuff\term_proj_new\vivado_proj\Zybo-Z7-20-DMA.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ece530finalproject.elf_on_local.tcl'
03:25:59 INFO  : Disconnected from the channel tcfchan#7.
03:26:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA" && level==0} -index 1' command is executed.
03:26:01 INFO  : 'fpga -state' command is executed.
03:26:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:26:01 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7C0DAA' is selected.
03:26:01 INFO  : 'jtag frequency' command is executed.
03:26:01 INFO  : Sourcing of 'C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
03:26:01 INFO  : Context for 'APU' is selected.
03:26:01 INFO  : Hardware design information is loaded from 'C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/system.hdf'.
03:26:01 INFO  : 'configparams force-mem-access 1' command is executed.
03:26:01 INFO  : Context for 'APU' is selected.
03:26:01 INFO  : 'stop' command is executed.
03:26:01 INFO  : 'ps7_init' command is executed.
03:26:01 INFO  : 'ps7_post_config' command is executed.
03:26:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:26:01 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
03:26:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:26:02 INFO  : The application 'C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/ECE530FinalProject/Debug/ECE530FinalProject.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:26:02 INFO  : 'configparams force-mem-access 0' command is executed.
03:26:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
loadhw -hw C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
dow C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/ECE530FinalProject/Debug/ECE530FinalProject.elf
configparams force-mem-access 0
----------------End of Script----------------

03:26:02 INFO  : Memory regions updated for context APU
03:26:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:26:02 INFO  : 'con' command is executed.
03:26:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
con
----------------End of Script----------------

03:26:02 INFO  : Launch script is exported to file 'C:\ECE530Labs\Project_Stuff\term_proj_new\vivado_proj\Zybo-Z7-20-DMA.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ece530finalproject.elf_on_local.tcl'
03:27:29 INFO  : Disconnected from the channel tcfchan#8.
03:27:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA" && level==0} -index 1' command is executed.
03:27:30 INFO  : 'fpga -state' command is executed.
03:27:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:27:31 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7C0DAA' is selected.
03:27:31 INFO  : 'jtag frequency' command is executed.
03:27:31 INFO  : Sourcing of 'C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
03:27:31 INFO  : Context for 'APU' is selected.
03:27:31 INFO  : Hardware design information is loaded from 'C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/system.hdf'.
03:27:31 INFO  : 'configparams force-mem-access 1' command is executed.
03:27:31 INFO  : Context for 'APU' is selected.
03:27:31 INFO  : 'stop' command is executed.
03:27:31 INFO  : 'ps7_init' command is executed.
03:27:31 INFO  : 'ps7_post_config' command is executed.
03:27:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:27:31 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
03:27:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:27:32 INFO  : The application 'C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/ECE530FinalProject/Debug/ECE530FinalProject.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:27:32 INFO  : 'configparams force-mem-access 0' command is executed.
03:27:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
loadhw -hw C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
dow C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/ECE530FinalProject/Debug/ECE530FinalProject.elf
configparams force-mem-access 0
----------------End of Script----------------

03:27:32 INFO  : Memory regions updated for context APU
03:27:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:27:32 INFO  : 'con' command is executed.
03:27:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
con
----------------End of Script----------------

03:27:32 INFO  : Launch script is exported to file 'C:\ECE530Labs\Project_Stuff\term_proj_new\vivado_proj\Zybo-Z7-20-DMA.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ece530finalproject.elf_on_local.tcl'
04:08:59 INFO  : Disconnected from the channel tcfchan#9.
04:09:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA" && level==0} -index 1' command is executed.
04:09:00 INFO  : 'fpga -state' command is executed.
04:09:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:09:00 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7C0DAA' is selected.
04:09:00 INFO  : 'jtag frequency' command is executed.
04:09:00 INFO  : Sourcing of 'C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
04:09:00 INFO  : Context for 'APU' is selected.
04:09:00 INFO  : Hardware design information is loaded from 'C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/system.hdf'.
04:09:00 INFO  : 'configparams force-mem-access 1' command is executed.
04:09:00 INFO  : Context for 'APU' is selected.
04:09:00 INFO  : 'stop' command is executed.
04:09:00 INFO  : 'ps7_init' command is executed.
04:09:00 INFO  : 'ps7_post_config' command is executed.
04:09:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:09:01 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
04:09:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:09:01 INFO  : The application 'C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/ECE530FinalProject/Debug/ECE530FinalProject.elf' is downloaded to processor 'ps7_cortexa9_0'.
04:09:01 INFO  : 'configparams force-mem-access 0' command is executed.
04:09:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
loadhw -hw C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
dow C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/ECE530FinalProject/Debug/ECE530FinalProject.elf
configparams force-mem-access 0
----------------End of Script----------------

04:09:01 INFO  : Memory regions updated for context APU
04:09:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:09:01 INFO  : 'con' command is executed.
04:09:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
con
----------------End of Script----------------

04:09:01 INFO  : Launch script is exported to file 'C:\ECE530Labs\Project_Stuff\term_proj_new\vivado_proj\Zybo-Z7-20-DMA.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ece530finalproject.elf_on_local.tcl'
04:27:26 INFO  : Disconnected from the channel tcfchan#10.
04:27:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA" && level==0} -index 1' command is executed.
04:27:27 INFO  : 'fpga -state' command is executed.
04:27:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:27:27 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7C0DAA' is selected.
04:27:27 INFO  : 'jtag frequency' command is executed.
04:27:27 INFO  : Sourcing of 'C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
04:27:27 INFO  : Context for 'APU' is selected.
04:27:27 INFO  : Hardware design information is loaded from 'C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/system.hdf'.
04:27:27 INFO  : 'configparams force-mem-access 1' command is executed.
04:27:27 INFO  : Context for 'APU' is selected.
04:27:27 INFO  : 'stop' command is executed.
04:27:27 INFO  : 'ps7_init' command is executed.
04:27:27 INFO  : 'ps7_post_config' command is executed.
04:27:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:27:28 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
04:27:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:27:28 INFO  : The application 'C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/ECE530FinalProject/Debug/ECE530FinalProject.elf' is downloaded to processor 'ps7_cortexa9_0'.
04:27:28 INFO  : 'configparams force-mem-access 0' command is executed.
04:27:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
loadhw -hw C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
dow C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/ECE530FinalProject/Debug/ECE530FinalProject.elf
configparams force-mem-access 0
----------------End of Script----------------

04:27:28 INFO  : Memory regions updated for context APU
04:27:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:27:28 INFO  : 'con' command is executed.
04:27:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
con
----------------End of Script----------------

04:27:28 INFO  : Launch script is exported to file 'C:\ECE530Labs\Project_Stuff\term_proj_new\vivado_proj\Zybo-Z7-20-DMA.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ece530finalproject.elf_on_local.tcl'
04:30:18 INFO  : Disconnected from the channel tcfchan#11.
04:30:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA" && level==0} -index 1' command is executed.
04:30:20 INFO  : 'fpga -state' command is executed.
04:30:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:30:20 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7C0DAA' is selected.
04:30:20 INFO  : 'jtag frequency' command is executed.
04:30:20 INFO  : Sourcing of 'C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
04:30:20 INFO  : Context for 'APU' is selected.
04:30:20 INFO  : Hardware design information is loaded from 'C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/system.hdf'.
04:30:20 INFO  : 'configparams force-mem-access 1' command is executed.
04:30:20 INFO  : Context for 'APU' is selected.
04:30:20 INFO  : 'stop' command is executed.
04:30:20 INFO  : 'ps7_init' command is executed.
04:30:20 INFO  : 'ps7_post_config' command is executed.
04:30:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:30:20 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
04:30:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:30:21 INFO  : The application 'C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/ECE530FinalProject/Debug/ECE530FinalProject.elf' is downloaded to processor 'ps7_cortexa9_0'.
04:30:21 INFO  : 'configparams force-mem-access 0' command is executed.
04:30:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
loadhw -hw C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
dow C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/ECE530FinalProject/Debug/ECE530FinalProject.elf
configparams force-mem-access 0
----------------End of Script----------------

04:30:21 INFO  : Memory regions updated for context APU
04:30:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:30:21 INFO  : 'con' command is executed.
04:30:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
con
----------------End of Script----------------

04:30:21 INFO  : Launch script is exported to file 'C:\ECE530Labs\Project_Stuff\term_proj_new\vivado_proj\Zybo-Z7-20-DMA.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ece530finalproject.elf_on_local.tcl'
04:31:45 INFO  : Disconnected from the channel tcfchan#12.
04:31:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA" && level==0} -index 1' command is executed.
04:31:46 INFO  : 'fpga -state' command is executed.
04:31:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:31:46 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7C0DAA' is selected.
04:31:46 INFO  : 'jtag frequency' command is executed.
04:31:46 INFO  : Sourcing of 'C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
04:31:46 INFO  : Context for 'APU' is selected.
04:31:46 INFO  : Hardware design information is loaded from 'C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/system.hdf'.
04:31:46 INFO  : 'configparams force-mem-access 1' command is executed.
04:31:46 INFO  : Context for 'APU' is selected.
04:31:46 INFO  : 'stop' command is executed.
04:31:47 INFO  : 'ps7_init' command is executed.
04:31:47 INFO  : 'ps7_post_config' command is executed.
04:31:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:31:47 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
04:31:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:31:47 INFO  : The application 'C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/ECE530FinalProject/Debug/ECE530FinalProject.elf' is downloaded to processor 'ps7_cortexa9_0'.
04:31:47 INFO  : 'configparams force-mem-access 0' command is executed.
04:31:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
loadhw -hw C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
dow C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/ECE530FinalProject/Debug/ECE530FinalProject.elf
configparams force-mem-access 0
----------------End of Script----------------

04:31:47 INFO  : Memory regions updated for context APU
04:31:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:31:47 INFO  : 'con' command is executed.
04:31:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
con
----------------End of Script----------------

04:31:47 INFO  : Launch script is exported to file 'C:\ECE530Labs\Project_Stuff\term_proj_new\vivado_proj\Zybo-Z7-20-DMA.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ece530finalproject.elf_on_local.tcl'
04:32:30 INFO  : Disconnected from the channel tcfchan#13.
04:32:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA" && level==0} -index 1' command is executed.
04:32:32 INFO  : 'fpga -state' command is executed.
04:32:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:32:32 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7C0DAA' is selected.
04:32:32 INFO  : 'jtag frequency' command is executed.
04:32:32 INFO  : Sourcing of 'C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
04:32:32 INFO  : Context for 'APU' is selected.
04:32:32 INFO  : Hardware design information is loaded from 'C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/system.hdf'.
04:32:32 INFO  : 'configparams force-mem-access 1' command is executed.
04:32:32 INFO  : Context for 'APU' is selected.
04:32:32 INFO  : 'stop' command is executed.
04:32:32 INFO  : 'ps7_init' command is executed.
04:32:32 INFO  : 'ps7_post_config' command is executed.
04:32:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:32:32 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
04:32:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:32:33 INFO  : The application 'C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/ECE530FinalProject/Debug/ECE530FinalProject.elf' is downloaded to processor 'ps7_cortexa9_0'.
04:32:33 INFO  : 'configparams force-mem-access 0' command is executed.
04:32:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
loadhw -hw C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
dow C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/ECE530FinalProject/Debug/ECE530FinalProject.elf
configparams force-mem-access 0
----------------End of Script----------------

04:32:33 INFO  : Memory regions updated for context APU
04:32:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:32:33 INFO  : 'con' command is executed.
04:32:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
con
----------------End of Script----------------

04:32:33 INFO  : Launch script is exported to file 'C:\ECE530Labs\Project_Stuff\term_proj_new\vivado_proj\Zybo-Z7-20-DMA.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ece530finalproject.elf_on_local.tcl'
04:32:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:32:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA" && level==0} -index 1' command is executed.
04:32:56 INFO  : FPGA configured successfully with bitstream "C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
04:33:07 INFO  : Disconnected from the channel tcfchan#14.
04:33:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA" && level==0} -index 1' command is executed.
04:33:09 INFO  : 'fpga -state' command is executed.
04:33:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:33:09 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7C0DAA' is selected.
04:33:09 INFO  : 'jtag frequency' command is executed.
04:33:09 INFO  : Sourcing of 'C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
04:33:09 INFO  : Context for 'APU' is selected.
04:33:09 INFO  : Hardware design information is loaded from 'C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/system.hdf'.
04:33:09 INFO  : 'configparams force-mem-access 1' command is executed.
04:33:09 INFO  : Context for 'APU' is selected.
04:33:09 INFO  : 'stop' command is executed.
04:33:09 INFO  : 'ps7_init' command is executed.
04:33:09 INFO  : 'ps7_post_config' command is executed.
04:33:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:33:09 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
04:33:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:33:10 INFO  : The application 'C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/ECE530FinalProject/Debug/ECE530FinalProject.elf' is downloaded to processor 'ps7_cortexa9_0'.
04:33:10 INFO  : 'configparams force-mem-access 0' command is executed.
04:33:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
loadhw -hw C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
dow C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/ECE530FinalProject/Debug/ECE530FinalProject.elf
configparams force-mem-access 0
----------------End of Script----------------

04:33:10 INFO  : Memory regions updated for context APU
04:33:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:33:10 INFO  : 'con' command is executed.
04:33:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
con
----------------End of Script----------------

04:33:10 INFO  : Launch script is exported to file 'C:\ECE530Labs\Project_Stuff\term_proj_new\vivado_proj\Zybo-Z7-20-DMA.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ece530finalproject.elf_on_local.tcl'
05:09:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:09:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA" && level==0} -index 1' command is executed.
05:09:12 INFO  : FPGA configured successfully with bitstream "C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
05:09:20 INFO  : Disconnected from the channel tcfchan#15.
05:09:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA" && level==0} -index 1' command is executed.
05:09:21 INFO  : 'fpga -state' command is executed.
05:09:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:09:21 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7C0DAA' is selected.
05:09:21 INFO  : 'jtag frequency' command is executed.
05:09:21 INFO  : Sourcing of 'C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
05:09:21 INFO  : Context for 'APU' is selected.
05:09:21 INFO  : Hardware design information is loaded from 'C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/system.hdf'.
05:09:21 INFO  : 'configparams force-mem-access 1' command is executed.
05:09:21 INFO  : Context for 'APU' is selected.
05:09:21 INFO  : 'stop' command is executed.
05:09:22 INFO  : 'ps7_init' command is executed.
05:09:22 INFO  : 'ps7_post_config' command is executed.
05:09:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:09:22 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
05:09:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:09:22 INFO  : The application 'C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/ECE530FinalProject/Debug/ECE530FinalProject.elf' is downloaded to processor 'ps7_cortexa9_0'.
05:09:22 INFO  : 'configparams force-mem-access 0' command is executed.
05:09:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
loadhw -hw C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
dow C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/ECE530FinalProject/Debug/ECE530FinalProject.elf
configparams force-mem-access 0
----------------End of Script----------------

05:09:22 INFO  : Memory regions updated for context APU
05:09:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:09:22 INFO  : 'con' command is executed.
05:09:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
con
----------------End of Script----------------

05:09:22 INFO  : Launch script is exported to file 'C:\ECE530Labs\Project_Stuff\term_proj_new\vivado_proj\Zybo-Z7-20-DMA.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ece530finalproject.elf_on_local.tcl'
05:12:58 INFO  : Disconnected from the channel tcfchan#16.
05:12:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA" && level==0} -index 1' command is executed.
05:12:59 INFO  : 'fpga -state' command is executed.
05:12:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:13:00 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7C0DAA' is selected.
05:13:00 INFO  : 'jtag frequency' command is executed.
05:13:00 INFO  : Sourcing of 'C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
05:13:00 INFO  : Context for 'APU' is selected.
05:13:00 INFO  : Hardware design information is loaded from 'C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/system.hdf'.
05:13:00 INFO  : 'configparams force-mem-access 1' command is executed.
05:13:00 INFO  : Context for 'APU' is selected.
05:13:00 INFO  : 'stop' command is executed.
05:13:00 INFO  : 'ps7_init' command is executed.
05:13:00 INFO  : 'ps7_post_config' command is executed.
05:13:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:13:00 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
05:13:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:13:00 INFO  : The application 'C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/ECE530FinalProject/Debug/ECE530FinalProject.elf' is downloaded to processor 'ps7_cortexa9_0'.
05:13:00 INFO  : 'configparams force-mem-access 0' command is executed.
05:13:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
loadhw -hw C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
dow C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/ECE530FinalProject/Debug/ECE530FinalProject.elf
configparams force-mem-access 0
----------------End of Script----------------

05:13:01 INFO  : Memory regions updated for context APU
05:13:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:13:01 INFO  : 'con' command is executed.
05:13:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
con
----------------End of Script----------------

05:13:01 INFO  : Launch script is exported to file 'C:\ECE530Labs\Project_Stuff\term_proj_new\vivado_proj\Zybo-Z7-20-DMA.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ece530finalproject.elf_on_local.tcl'
05:15:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:15:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA" && level==0} -index 1' command is executed.
05:16:00 INFO  : FPGA configured successfully with bitstream "C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
05:17:24 INFO  : Disconnected from the channel tcfchan#17.
05:17:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA" && level==0} -index 1' command is executed.
05:17:25 INFO  : 'fpga -state' command is executed.
05:17:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:17:25 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7C0DAA' is selected.
05:17:25 INFO  : 'jtag frequency' command is executed.
05:17:25 INFO  : Sourcing of 'C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
05:17:25 INFO  : Context for 'APU' is selected.
05:17:25 INFO  : Hardware design information is loaded from 'C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/system.hdf'.
05:17:25 INFO  : 'configparams force-mem-access 1' command is executed.
05:17:25 INFO  : Context for 'APU' is selected.
05:17:25 INFO  : 'stop' command is executed.
05:17:26 INFO  : 'ps7_init' command is executed.
05:17:26 INFO  : 'ps7_post_config' command is executed.
05:17:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:17:26 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
05:17:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:17:26 INFO  : The application 'C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/ECE530FinalProject/Debug/ECE530FinalProject.elf' is downloaded to processor 'ps7_cortexa9_0'.
05:17:26 INFO  : 'configparams force-mem-access 0' command is executed.
05:17:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
loadhw -hw C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
dow C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/ECE530FinalProject/Debug/ECE530FinalProject.elf
configparams force-mem-access 0
----------------End of Script----------------

05:17:26 INFO  : Memory regions updated for context APU
05:17:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:17:26 INFO  : 'con' command is executed.
05:17:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
con
----------------End of Script----------------

05:17:26 INFO  : Launch script is exported to file 'C:\ECE530Labs\Project_Stuff\term_proj_new\vivado_proj\Zybo-Z7-20-DMA.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ece530finalproject.elf_on_local.tcl'
06:53:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
06:53:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA" && level==0} -index 1' command is executed.
06:53:52 INFO  : FPGA configured successfully with bitstream "C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
06:54:01 INFO  : Disconnected from the channel tcfchan#18.
06:54:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA" && level==0} -index 1' command is executed.
06:54:02 INFO  : 'fpga -state' command is executed.
06:54:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
06:54:03 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7C0DAA' is selected.
06:54:03 INFO  : 'jtag frequency' command is executed.
06:54:03 INFO  : Sourcing of 'C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
06:54:03 INFO  : Context for 'APU' is selected.
06:54:03 INFO  : Hardware design information is loaded from 'C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/system.hdf'.
06:54:03 INFO  : 'configparams force-mem-access 1' command is executed.
06:54:03 INFO  : Context for 'APU' is selected.
06:54:03 INFO  : 'stop' command is executed.
06:54:03 INFO  : 'ps7_init' command is executed.
06:54:03 INFO  : 'ps7_post_config' command is executed.
06:54:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:54:03 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
06:54:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:54:03 INFO  : The application 'C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/ECE530FinalProject/Debug/ECE530FinalProject.elf' is downloaded to processor 'ps7_cortexa9_0'.
06:54:03 INFO  : 'configparams force-mem-access 0' command is executed.
06:54:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
loadhw -hw C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
dow C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/ECE530FinalProject/Debug/ECE530FinalProject.elf
configparams force-mem-access 0
----------------End of Script----------------

06:54:03 INFO  : Memory regions updated for context APU
06:54:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:54:04 INFO  : 'con' command is executed.
06:54:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
con
----------------End of Script----------------

06:54:04 INFO  : Launch script is exported to file 'C:\ECE530Labs\Project_Stuff\term_proj_new\vivado_proj\Zybo-Z7-20-DMA.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ece530finalproject.elf_on_local.tcl'
06:56:37 INFO  : Disconnected from the channel tcfchan#19.
06:56:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA" && level==0} -index 1' command is executed.
06:56:38 INFO  : 'fpga -state' command is executed.
06:56:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
06:56:38 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7C0DAA' is selected.
06:56:38 INFO  : 'jtag frequency' command is executed.
06:56:38 INFO  : Sourcing of 'C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
06:56:38 INFO  : Context for 'APU' is selected.
06:56:38 INFO  : Hardware design information is loaded from 'C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/system.hdf'.
06:56:38 INFO  : 'configparams force-mem-access 1' command is executed.
06:56:38 INFO  : Context for 'APU' is selected.
06:56:38 INFO  : 'stop' command is executed.
06:56:39 INFO  : 'ps7_init' command is executed.
06:56:39 INFO  : 'ps7_post_config' command is executed.
06:56:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:56:39 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
06:56:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:56:39 INFO  : The application 'C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/ECE530FinalProject/Debug/ECE530FinalProject.elf' is downloaded to processor 'ps7_cortexa9_0'.
06:56:39 INFO  : 'configparams force-mem-access 0' command is executed.
06:56:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
loadhw -hw C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
dow C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/ECE530FinalProject/Debug/ECE530FinalProject.elf
configparams force-mem-access 0
----------------End of Script----------------

06:56:39 INFO  : Memory regions updated for context APU
06:56:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:56:39 INFO  : 'con' command is executed.
06:56:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
con
----------------End of Script----------------

06:56:39 INFO  : Launch script is exported to file 'C:\ECE530Labs\Project_Stuff\term_proj_new\vivado_proj\Zybo-Z7-20-DMA.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ece530finalproject.elf_on_local.tcl'
09:53:12 INFO  : Inferring section assignments and sizes from elf file: C:\ECE530Labs\Project_Stuff\term_proj_new\vivado_proj\Zybo-Z7-20-DMA.sdk\ECE530FinalProject\Debug\ECE530FinalProject.elf
09:58:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:58:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA" && level==0} -index 1' command is executed.
09:58:35 INFO  : FPGA configured successfully with bitstream "C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
09:58:49 INFO  : Disconnected from the channel tcfchan#20.
09:58:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA" && level==0} -index 1' command is executed.
09:58:50 INFO  : 'fpga -state' command is executed.
09:58:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:58:50 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7C0DAA' is selected.
09:58:50 INFO  : 'jtag frequency' command is executed.
09:58:50 INFO  : Sourcing of 'C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:58:50 INFO  : Context for 'APU' is selected.
09:58:50 INFO  : Hardware design information is loaded from 'C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/system.hdf'.
09:58:50 INFO  : 'configparams force-mem-access 1' command is executed.
09:58:50 INFO  : Context for 'APU' is selected.
09:58:50 INFO  : 'stop' command is executed.
09:58:51 INFO  : 'ps7_init' command is executed.
09:58:51 INFO  : 'ps7_post_config' command is executed.
09:58:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:58:51 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
09:58:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:58:51 INFO  : The application 'C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/ECE530FinalProject/Debug/ECE530FinalProject.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:58:51 INFO  : 'configparams force-mem-access 0' command is executed.
09:58:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
loadhw -hw C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
dow C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/ECE530FinalProject/Debug/ECE530FinalProject.elf
configparams force-mem-access 0
----------------End of Script----------------

09:58:51 INFO  : Memory regions updated for context APU
09:58:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:58:51 INFO  : 'con' command is executed.
09:58:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
con
----------------End of Script----------------

09:58:51 INFO  : Launch script is exported to file 'C:\ECE530Labs\Project_Stuff\term_proj_new\vivado_proj\Zybo-Z7-20-DMA.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ece530finalproject.elf_on_local.tcl'
10:07:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:07:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA" && level==0} -index 1' command is executed.
10:07:09 INFO  : FPGA configured successfully with bitstream "C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
10:07:19 INFO  : Disconnected from the channel tcfchan#21.
10:07:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA" && level==0} -index 1' command is executed.
10:07:20 INFO  : 'fpga -state' command is executed.
10:07:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:07:20 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7C0DAA' is selected.
10:07:20 INFO  : 'jtag frequency' command is executed.
10:07:20 INFO  : Sourcing of 'C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:07:20 INFO  : Context for 'APU' is selected.
10:07:20 INFO  : Hardware design information is loaded from 'C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/system.hdf'.
10:07:20 INFO  : 'configparams force-mem-access 1' command is executed.
10:07:20 INFO  : Context for 'APU' is selected.
10:07:20 INFO  : 'stop' command is executed.
10:07:21 INFO  : 'ps7_init' command is executed.
10:07:21 INFO  : 'ps7_post_config' command is executed.
10:07:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:07:21 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:07:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:07:21 INFO  : The application 'C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/ECE530FinalProject/Debug/ECE530FinalProject.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:07:21 INFO  : 'configparams force-mem-access 0' command is executed.
10:07:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
loadhw -hw C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
dow C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/ECE530FinalProject/Debug/ECE530FinalProject.elf
configparams force-mem-access 0
----------------End of Script----------------

10:07:21 INFO  : Memory regions updated for context APU
10:07:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:07:21 INFO  : 'con' command is executed.
10:07:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
con
----------------End of Script----------------

10:07:21 INFO  : Launch script is exported to file 'C:\ECE530Labs\Project_Stuff\term_proj_new\vivado_proj\Zybo-Z7-20-DMA.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ece530finalproject.elf_on_local.tcl'
10:10:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:10:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA" && level==0} -index 1' command is executed.
10:10:59 INFO  : FPGA configured successfully with bitstream "C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
10:11:08 INFO  : Disconnected from the channel tcfchan#22.
10:11:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA" && level==0} -index 1' command is executed.
10:11:09 INFO  : 'fpga -state' command is executed.
10:11:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:11:09 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7C0DAA' is selected.
10:11:09 INFO  : 'jtag frequency' command is executed.
10:11:09 INFO  : Sourcing of 'C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:11:09 INFO  : Context for 'APU' is selected.
10:11:09 INFO  : Hardware design information is loaded from 'C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/system.hdf'.
10:11:09 INFO  : 'configparams force-mem-access 1' command is executed.
10:11:09 INFO  : Context for 'APU' is selected.
10:11:09 INFO  : 'stop' command is executed.
10:11:09 INFO  : 'ps7_init' command is executed.
10:11:09 INFO  : 'ps7_post_config' command is executed.
10:11:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:11:10 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:11:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:11:10 INFO  : The application 'C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/ECE530FinalProject/Debug/ECE530FinalProject.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:11:10 INFO  : 'configparams force-mem-access 0' command is executed.
10:11:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
loadhw -hw C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
dow C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/ECE530FinalProject/Debug/ECE530FinalProject.elf
configparams force-mem-access 0
----------------End of Script----------------

10:11:10 INFO  : Memory regions updated for context APU
10:11:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:11:10 INFO  : 'con' command is executed.
10:11:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
con
----------------End of Script----------------

10:11:10 INFO  : Launch script is exported to file 'C:\ECE530Labs\Project_Stuff\term_proj_new\vivado_proj\Zybo-Z7-20-DMA.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ece530finalproject.elf_on_local.tcl'
10:13:15 INFO  : Disconnected from the channel tcfchan#23.
10:13:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA" && level==0} -index 1' command is executed.
10:13:16 INFO  : 'fpga -state' command is executed.
10:13:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:13:16 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7C0DAA' is selected.
10:13:16 INFO  : 'jtag frequency' command is executed.
10:13:16 INFO  : Sourcing of 'C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:13:16 INFO  : Context for 'APU' is selected.
10:13:16 INFO  : Hardware design information is loaded from 'C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/system.hdf'.
10:13:16 INFO  : 'configparams force-mem-access 1' command is executed.
10:13:16 INFO  : Context for 'APU' is selected.
10:13:16 INFO  : 'stop' command is executed.
10:13:17 INFO  : 'ps7_init' command is executed.
10:13:17 INFO  : 'ps7_post_config' command is executed.
10:13:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:13:17 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:13:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:13:17 INFO  : The application 'C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/ECE530FinalProject/Debug/ECE530FinalProject.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:13:17 INFO  : 'configparams force-mem-access 0' command is executed.
10:13:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
loadhw -hw C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
dow C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/ECE530FinalProject/Debug/ECE530FinalProject.elf
configparams force-mem-access 0
----------------End of Script----------------

10:13:17 INFO  : Memory regions updated for context APU
10:13:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:13:17 INFO  : 'con' command is executed.
10:13:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
con
----------------End of Script----------------

10:13:17 INFO  : Launch script is exported to file 'C:\ECE530Labs\Project_Stuff\term_proj_new\vivado_proj\Zybo-Z7-20-DMA.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ece530finalproject.elf_on_local.tcl'
10:13:50 INFO  : Disconnected from the channel tcfchan#24.
10:13:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA" && level==0} -index 1' command is executed.
10:13:51 INFO  : 'fpga -state' command is executed.
10:13:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:13:53 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7C0DAA' is selected.
10:13:53 INFO  : 'jtag frequency' command is executed.
10:13:53 INFO  : Sourcing of 'C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:13:53 INFO  : Context for 'APU' is selected.
10:13:53 INFO  : Hardware design information is loaded from 'C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/system.hdf'.
10:13:53 INFO  : 'configparams force-mem-access 1' command is executed.
10:13:53 INFO  : Context for 'APU' is selected.
10:13:53 INFO  : 'stop' command is executed.
10:13:53 INFO  : 'ps7_init' command is executed.
10:13:53 INFO  : 'ps7_post_config' command is executed.
10:13:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:13:54 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:13:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:13:54 INFO  : The application 'C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/ECE530FinalProject/Debug/ECE530FinalProject.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:13:54 INFO  : 'configparams force-mem-access 0' command is executed.
10:13:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
loadhw -hw C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
dow C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/ECE530FinalProject/Debug/ECE530FinalProject.elf
configparams force-mem-access 0
----------------End of Script----------------

10:13:54 INFO  : Memory regions updated for context APU
10:13:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:13:54 INFO  : 'con' command is executed.
10:13:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
con
----------------End of Script----------------

10:13:54 INFO  : Launch script is exported to file 'C:\ECE530Labs\Project_Stuff\term_proj_new\vivado_proj\Zybo-Z7-20-DMA.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ece530finalproject.elf_on_local.tcl'
10:14:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:14:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA" && level==0} -index 1' command is executed.
10:14:10 INFO  : FPGA configured successfully with bitstream "C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
10:14:19 INFO  : Disconnected from the channel tcfchan#25.
10:14:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA" && level==0} -index 1' command is executed.
10:14:20 INFO  : 'fpga -state' command is executed.
10:14:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:14:20 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7C0DAA' is selected.
10:14:20 INFO  : 'jtag frequency' command is executed.
10:14:20 INFO  : Sourcing of 'C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:14:20 INFO  : Context for 'APU' is selected.
10:14:20 INFO  : Hardware design information is loaded from 'C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/system.hdf'.
10:14:20 INFO  : 'configparams force-mem-access 1' command is executed.
10:14:20 INFO  : Context for 'APU' is selected.
10:14:21 INFO  : 'stop' command is executed.
10:14:21 INFO  : 'ps7_init' command is executed.
10:14:21 INFO  : 'ps7_post_config' command is executed.
10:14:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:14:21 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:14:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:14:21 INFO  : The application 'C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/ECE530FinalProject/Debug/ECE530FinalProject.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:14:21 INFO  : 'configparams force-mem-access 0' command is executed.
10:14:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
loadhw -hw C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
dow C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/ECE530FinalProject/Debug/ECE530FinalProject.elf
configparams force-mem-access 0
----------------End of Script----------------

10:14:21 INFO  : Memory regions updated for context APU
10:14:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:14:21 INFO  : 'con' command is executed.
10:14:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
con
----------------End of Script----------------

10:14:21 INFO  : Launch script is exported to file 'C:\ECE530Labs\Project_Stuff\term_proj_new\vivado_proj\Zybo-Z7-20-DMA.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ece530finalproject.elf_on_local.tcl'
10:15:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:15:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA" && level==0} -index 1' command is executed.
10:15:36 INFO  : FPGA configured successfully with bitstream "C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
10:15:51 INFO  : Disconnected from the channel tcfchan#26.
10:15:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA" && level==0} -index 1' command is executed.
10:15:53 INFO  : 'fpga -state' command is executed.
10:15:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:15:53 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7C0DAA' is selected.
10:15:53 INFO  : 'jtag frequency' command is executed.
10:15:53 INFO  : Sourcing of 'C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:15:53 INFO  : Context for 'APU' is selected.
10:15:53 INFO  : Hardware design information is loaded from 'C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/system.hdf'.
10:15:53 INFO  : 'configparams force-mem-access 1' command is executed.
10:15:53 INFO  : Context for 'APU' is selected.
10:15:53 INFO  : 'stop' command is executed.
10:15:53 INFO  : 'ps7_init' command is executed.
10:15:53 INFO  : 'ps7_post_config' command is executed.
10:15:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:15:53 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:15:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:15:54 INFO  : The application 'C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/ECE530FinalProject/Debug/ECE530FinalProject.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:15:54 INFO  : 'configparams force-mem-access 0' command is executed.
10:15:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
loadhw -hw C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
dow C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/ECE530FinalProject/Debug/ECE530FinalProject.elf
configparams force-mem-access 0
----------------End of Script----------------

10:15:54 INFO  : Memory regions updated for context APU
10:15:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:15:54 INFO  : 'con' command is executed.
10:15:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
con
----------------End of Script----------------

10:15:54 INFO  : Launch script is exported to file 'C:\ECE530Labs\Project_Stuff\term_proj_new\vivado_proj\Zybo-Z7-20-DMA.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ece530finalproject.elf_on_local.tcl'
10:17:03 INFO  : Disconnected from the channel tcfchan#27.
10:17:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA" && level==0} -index 1' command is executed.
10:17:04 INFO  : 'fpga -state' command is executed.
10:17:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:17:05 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7C0DAA' is selected.
10:17:05 INFO  : 'jtag frequency' command is executed.
10:17:05 INFO  : Sourcing of 'C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:17:05 INFO  : Context for 'APU' is selected.
10:17:05 INFO  : Hardware design information is loaded from 'C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/system.hdf'.
10:17:05 INFO  : 'configparams force-mem-access 1' command is executed.
10:17:05 INFO  : Context for 'APU' is selected.
10:17:05 INFO  : 'stop' command is executed.
10:17:05 INFO  : 'ps7_init' command is executed.
10:17:05 INFO  : 'ps7_post_config' command is executed.
10:17:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:17:05 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:17:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:17:06 INFO  : The application 'C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/ECE530FinalProject/Debug/ECE530FinalProject.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:17:06 INFO  : 'configparams force-mem-access 0' command is executed.
10:17:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
loadhw -hw C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
dow C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/ECE530FinalProject/Debug/ECE530FinalProject.elf
configparams force-mem-access 0
----------------End of Script----------------

10:17:06 INFO  : Memory regions updated for context APU
10:17:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:17:06 INFO  : 'con' command is executed.
10:17:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
con
----------------End of Script----------------

10:17:06 INFO  : Launch script is exported to file 'C:\ECE530Labs\Project_Stuff\term_proj_new\vivado_proj\Zybo-Z7-20-DMA.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ece530finalproject.elf_on_local.tcl'
10:19:36 INFO  : Disconnected from the channel tcfchan#28.
10:19:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA" && level==0} -index 1' command is executed.
10:19:38 INFO  : 'fpga -state' command is executed.
10:19:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:19:38 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7C0DAA' is selected.
10:19:38 INFO  : 'jtag frequency' command is executed.
10:19:38 INFO  : Sourcing of 'C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:19:38 INFO  : Context for 'APU' is selected.
10:19:38 INFO  : Hardware design information is loaded from 'C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/system.hdf'.
10:19:38 INFO  : 'configparams force-mem-access 1' command is executed.
10:19:38 INFO  : Context for 'APU' is selected.
10:19:38 INFO  : 'stop' command is executed.
10:19:38 INFO  : 'ps7_init' command is executed.
10:19:38 INFO  : 'ps7_post_config' command is executed.
10:19:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:19:38 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:19:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:19:39 INFO  : The application 'C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/ECE530FinalProject/Debug/ECE530FinalProject.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:19:39 INFO  : 'configparams force-mem-access 0' command is executed.
10:19:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
loadhw -hw C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
dow C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/ECE530FinalProject/Debug/ECE530FinalProject.elf
configparams force-mem-access 0
----------------End of Script----------------

10:19:39 INFO  : Memory regions updated for context APU
10:19:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:19:39 INFO  : 'con' command is executed.
10:19:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
con
----------------End of Script----------------

10:19:39 INFO  : Launch script is exported to file 'C:\ECE530Labs\Project_Stuff\term_proj_new\vivado_proj\Zybo-Z7-20-DMA.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ece530finalproject.elf_on_local.tcl'
10:19:57 INFO  : Disconnected from the channel tcfchan#29.
10:19:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA" && level==0} -index 1' command is executed.
10:19:58 INFO  : 'fpga -state' command is executed.
10:19:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:19:58 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7C0DAA' is selected.
10:19:58 INFO  : 'jtag frequency' command is executed.
10:19:58 INFO  : Sourcing of 'C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:19:58 INFO  : Context for 'APU' is selected.
10:19:58 INFO  : Hardware design information is loaded from 'C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/system.hdf'.
10:19:58 INFO  : 'configparams force-mem-access 1' command is executed.
10:19:58 INFO  : Context for 'APU' is selected.
10:19:58 INFO  : 'stop' command is executed.
10:19:59 INFO  : 'ps7_init' command is executed.
10:19:59 INFO  : 'ps7_post_config' command is executed.
10:19:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:19:59 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:19:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:19:59 INFO  : The application 'C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/ECE530FinalProject/Debug/ECE530FinalProject.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:19:59 INFO  : 'configparams force-mem-access 0' command is executed.
10:19:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
loadhw -hw C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
dow C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/ECE530FinalProject/Debug/ECE530FinalProject.elf
configparams force-mem-access 0
----------------End of Script----------------

10:19:59 INFO  : Memory regions updated for context APU
10:19:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:19:59 INFO  : 'con' command is executed.
10:19:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
con
----------------End of Script----------------

10:19:59 INFO  : Launch script is exported to file 'C:\ECE530Labs\Project_Stuff\term_proj_new\vivado_proj\Zybo-Z7-20-DMA.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ece530finalproject.elf_on_local.tcl'
10:26:28 INFO  : Disconnected from the channel tcfchan#30.
10:26:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA" && level==0} -index 1' command is executed.
10:26:29 INFO  : 'fpga -state' command is executed.
10:26:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:26:29 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7C0DAA' is selected.
10:26:29 INFO  : 'jtag frequency' command is executed.
10:26:29 INFO  : Sourcing of 'C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:26:29 INFO  : Context for 'APU' is selected.
10:26:29 INFO  : Hardware design information is loaded from 'C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/system.hdf'.
10:26:29 INFO  : 'configparams force-mem-access 1' command is executed.
10:26:29 INFO  : Context for 'APU' is selected.
10:26:29 INFO  : 'stop' command is executed.
10:26:30 INFO  : 'ps7_init' command is executed.
10:26:30 INFO  : 'ps7_post_config' command is executed.
10:26:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:26:30 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:26:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:26:30 INFO  : The application 'C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/ECE530FinalProject/Debug/ECE530FinalProject.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:26:30 INFO  : 'configparams force-mem-access 0' command is executed.
10:26:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
loadhw -hw C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
dow C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/ECE530FinalProject/Debug/ECE530FinalProject.elf
configparams force-mem-access 0
----------------End of Script----------------

10:26:30 INFO  : Memory regions updated for context APU
10:26:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:26:31 INFO  : 'con' command is executed.
10:26:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
con
----------------End of Script----------------

10:26:31 INFO  : Launch script is exported to file 'C:\ECE530Labs\Project_Stuff\term_proj_new\vivado_proj\Zybo-Z7-20-DMA.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ece530finalproject.elf_on_local.tcl'
10:29:24 INFO  : Disconnected from the channel tcfchan#31.
10:29:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA" && level==0} -index 1' command is executed.
10:29:25 INFO  : 'fpga -state' command is executed.
10:29:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:29:26 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7C0DAA' is selected.
10:29:26 INFO  : 'jtag frequency' command is executed.
10:29:26 INFO  : Sourcing of 'C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:29:26 INFO  : Context for 'APU' is selected.
10:29:26 INFO  : Hardware design information is loaded from 'C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/system.hdf'.
10:29:26 INFO  : 'configparams force-mem-access 1' command is executed.
10:29:26 INFO  : Context for 'APU' is selected.
10:29:26 INFO  : 'stop' command is executed.
10:29:26 INFO  : 'ps7_init' command is executed.
10:29:26 INFO  : 'ps7_post_config' command is executed.
10:29:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:29:26 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:29:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:29:26 INFO  : The application 'C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/ECE530FinalProject/Debug/ECE530FinalProject.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:29:26 INFO  : 'configparams force-mem-access 0' command is executed.
10:29:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
loadhw -hw C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
dow C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/ECE530FinalProject/Debug/ECE530FinalProject.elf
configparams force-mem-access 0
----------------End of Script----------------

10:29:27 INFO  : Memory regions updated for context APU
10:29:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:29:27 INFO  : 'con' command is executed.
10:29:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
con
----------------End of Script----------------

10:29:27 INFO  : Launch script is exported to file 'C:\ECE530Labs\Project_Stuff\term_proj_new\vivado_proj\Zybo-Z7-20-DMA.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ece530finalproject.elf_on_local.tcl'
10:31:26 INFO  : Disconnected from the channel tcfchan#32.
10:31:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA" && level==0} -index 1' command is executed.
10:31:27 INFO  : 'fpga -state' command is executed.
10:31:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:31:27 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7C0DAA' is selected.
10:31:27 INFO  : 'jtag frequency' command is executed.
10:31:27 INFO  : Sourcing of 'C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:31:27 INFO  : Context for 'APU' is selected.
10:31:27 INFO  : Hardware design information is loaded from 'C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/system.hdf'.
10:31:27 INFO  : 'configparams force-mem-access 1' command is executed.
10:31:27 INFO  : Context for 'APU' is selected.
10:31:28 INFO  : 'stop' command is executed.
10:31:28 INFO  : 'ps7_init' command is executed.
10:31:28 INFO  : 'ps7_post_config' command is executed.
10:31:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:31:28 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:31:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:31:29 INFO  : The application 'C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/ECE530FinalProject/Debug/ECE530FinalProject.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:31:29 INFO  : 'configparams force-mem-access 0' command is executed.
10:31:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
loadhw -hw C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
dow C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/ECE530FinalProject/Debug/ECE530FinalProject.elf
configparams force-mem-access 0
----------------End of Script----------------

10:31:29 INFO  : Memory regions updated for context APU
10:31:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:31:29 INFO  : 'con' command is executed.
10:31:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
con
----------------End of Script----------------

10:31:29 INFO  : Launch script is exported to file 'C:\ECE530Labs\Project_Stuff\term_proj_new\vivado_proj\Zybo-Z7-20-DMA.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ece530finalproject.elf_on_local.tcl'
10:32:38 INFO  : Disconnected from the channel tcfchan#33.
10:32:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA" && level==0} -index 1' command is executed.
10:32:39 INFO  : 'fpga -state' command is executed.
10:32:41 INFO  : Memory regions updated for context APU
10:32:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:32:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA" && level==0} -index 1' command is executed.
10:32:48 INFO  : FPGA configured successfully with bitstream "C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
10:32:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA" && level==0} -index 1' command is executed.
10:32:59 INFO  : 'fpga -state' command is executed.
10:32:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:32:59 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7C0DAA' is selected.
10:32:59 INFO  : 'jtag frequency' command is executed.
10:32:59 INFO  : Sourcing of 'C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:32:59 INFO  : Context for 'APU' is selected.
10:32:59 INFO  : Hardware design information is loaded from 'C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/system.hdf'.
10:32:59 INFO  : 'configparams force-mem-access 1' command is executed.
10:32:59 INFO  : Context for 'APU' is selected.
10:32:59 INFO  : 'stop' command is executed.
10:33:00 INFO  : 'ps7_init' command is executed.
10:33:00 INFO  : 'ps7_post_config' command is executed.
10:33:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:33:00 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:33:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:33:00 INFO  : The application 'C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/ECE530FinalProject/Debug/ECE530FinalProject.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:33:00 INFO  : 'configparams force-mem-access 0' command is executed.
10:33:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
loadhw -hw C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
dow C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/ECE530FinalProject/Debug/ECE530FinalProject.elf
configparams force-mem-access 0
----------------End of Script----------------

10:33:00 INFO  : Memory regions updated for context APU
10:33:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:33:01 INFO  : 'con' command is executed.
10:33:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
con
----------------End of Script----------------

10:33:01 INFO  : Launch script is exported to file 'C:\ECE530Labs\Project_Stuff\term_proj_new\vivado_proj\Zybo-Z7-20-DMA.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ece530finalproject.elf_on_local.tcl'
10:34:04 INFO  : Disconnected from the channel tcfchan#34.
10:34:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA" && level==0} -index 1' command is executed.
10:34:05 INFO  : 'fpga -state' command is executed.
10:34:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:34:05 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7C0DAA' is selected.
10:34:05 INFO  : 'jtag frequency' command is executed.
10:34:05 INFO  : Sourcing of 'C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:34:05 INFO  : Context for 'APU' is selected.
10:34:05 INFO  : Hardware design information is loaded from 'C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/system.hdf'.
10:34:05 INFO  : 'configparams force-mem-access 1' command is executed.
10:34:05 INFO  : Context for 'APU' is selected.
10:34:05 INFO  : 'stop' command is executed.
10:34:06 INFO  : 'ps7_init' command is executed.
10:34:06 INFO  : 'ps7_post_config' command is executed.
10:34:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:34:06 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:34:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:34:06 INFO  : The application 'C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/ECE530FinalProject/Debug/ECE530FinalProject.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:34:06 INFO  : 'configparams force-mem-access 0' command is executed.
10:34:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
loadhw -hw C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
dow C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/ECE530FinalProject/Debug/ECE530FinalProject.elf
configparams force-mem-access 0
----------------End of Script----------------

10:34:06 INFO  : Memory regions updated for context APU
10:34:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:34:06 INFO  : 'con' command is executed.
10:34:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
con
----------------End of Script----------------

10:34:06 INFO  : Launch script is exported to file 'C:\ECE530Labs\Project_Stuff\term_proj_new\vivado_proj\Zybo-Z7-20-DMA.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ece530finalproject.elf_on_local.tcl'
10:34:39 INFO  : Disconnected from the channel tcfchan#35.
10:34:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA" && level==0} -index 1' command is executed.
10:34:40 INFO  : 'fpga -state' command is executed.
10:34:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:34:41 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7C0DAA' is selected.
10:34:41 INFO  : 'jtag frequency' command is executed.
10:34:41 INFO  : Sourcing of 'C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:34:41 INFO  : Context for 'APU' is selected.
10:34:41 INFO  : Hardware design information is loaded from 'C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/system.hdf'.
10:34:41 INFO  : 'configparams force-mem-access 1' command is executed.
10:34:41 INFO  : Context for 'APU' is selected.
10:34:41 INFO  : 'stop' command is executed.
10:34:41 INFO  : 'ps7_init' command is executed.
10:34:41 INFO  : 'ps7_post_config' command is executed.
10:34:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:34:41 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:34:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:34:42 INFO  : The application 'C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/ECE530FinalProject/Debug/ECE530FinalProject.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:34:42 INFO  : 'configparams force-mem-access 0' command is executed.
10:34:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
loadhw -hw C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
dow C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/ECE530FinalProject/Debug/ECE530FinalProject.elf
configparams force-mem-access 0
----------------End of Script----------------

10:34:42 INFO  : Memory regions updated for context APU
10:34:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:34:42 INFO  : 'con' command is executed.
10:34:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
con
----------------End of Script----------------

10:34:42 INFO  : Launch script is exported to file 'C:\ECE530Labs\Project_Stuff\term_proj_new\vivado_proj\Zybo-Z7-20-DMA.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ece530finalproject.elf_on_local.tcl'
10:37:03 INFO  : Disconnected from the channel tcfchan#36.
10:37:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA" && level==0} -index 1' command is executed.
10:37:04 INFO  : 'fpga -state' command is executed.
10:37:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:37:04 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7C0DAA' is selected.
10:37:04 INFO  : 'jtag frequency' command is executed.
10:37:04 INFO  : Sourcing of 'C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:37:04 INFO  : Context for 'APU' is selected.
10:37:04 INFO  : Hardware design information is loaded from 'C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/system.hdf'.
10:37:04 INFO  : 'configparams force-mem-access 1' command is executed.
10:37:04 INFO  : Context for 'APU' is selected.
10:37:04 INFO  : 'stop' command is executed.
10:37:05 INFO  : 'ps7_init' command is executed.
10:37:05 INFO  : 'ps7_post_config' command is executed.
10:37:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:37:05 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:37:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:37:05 INFO  : The application 'C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/ECE530FinalProject/Debug/ECE530FinalProject.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:37:05 INFO  : 'configparams force-mem-access 0' command is executed.
10:37:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
loadhw -hw C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
dow C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/ECE530FinalProject/Debug/ECE530FinalProject.elf
configparams force-mem-access 0
----------------End of Script----------------

10:37:05 INFO  : Memory regions updated for context APU
10:37:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:37:05 INFO  : 'con' command is executed.
10:37:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
con
----------------End of Script----------------

10:37:05 INFO  : Launch script is exported to file 'C:\ECE530Labs\Project_Stuff\term_proj_new\vivado_proj\Zybo-Z7-20-DMA.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ece530finalproject.elf_on_local.tcl'
10:48:17 INFO  : Disconnected from the channel tcfchan#37.
10:48:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA" && level==0} -index 1' command is executed.
10:48:18 INFO  : 'fpga -state' command is executed.
10:48:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:48:18 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7C0DAA' is selected.
10:48:18 INFO  : 'jtag frequency' command is executed.
10:48:18 INFO  : Sourcing of 'C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:48:18 INFO  : Context for 'APU' is selected.
10:48:18 INFO  : Hardware design information is loaded from 'C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/system.hdf'.
10:48:18 INFO  : 'configparams force-mem-access 1' command is executed.
10:48:18 INFO  : Context for 'APU' is selected.
10:48:18 INFO  : 'stop' command is executed.
10:48:19 INFO  : 'ps7_init' command is executed.
10:48:19 INFO  : 'ps7_post_config' command is executed.
10:48:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:48:19 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:48:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:48:19 INFO  : The application 'C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/ECE530FinalProject/Debug/ECE530FinalProject.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:48:19 INFO  : 'configparams force-mem-access 0' command is executed.
10:48:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
loadhw -hw C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
dow C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/ECE530FinalProject/Debug/ECE530FinalProject.elf
configparams force-mem-access 0
----------------End of Script----------------

10:48:19 INFO  : Memory regions updated for context APU
10:48:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:48:19 INFO  : 'con' command is executed.
10:48:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
con
----------------End of Script----------------

10:48:19 INFO  : Launch script is exported to file 'C:\ECE530Labs\Project_Stuff\term_proj_new\vivado_proj\Zybo-Z7-20-DMA.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ece530finalproject.elf_on_local.tcl'
10:51:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:51:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA" && level==0} -index 1' command is executed.
10:51:12 INFO  : FPGA configured successfully with bitstream "C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
10:51:20 INFO  : Disconnected from the channel tcfchan#38.
10:51:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA" && level==0} -index 1' command is executed.
10:51:21 INFO  : 'fpga -state' command is executed.
10:51:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:51:21 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7C0DAA' is selected.
10:51:21 INFO  : 'jtag frequency' command is executed.
10:51:21 INFO  : Sourcing of 'C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:51:21 INFO  : Context for 'APU' is selected.
10:51:21 INFO  : Hardware design information is loaded from 'C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/system.hdf'.
10:51:21 INFO  : 'configparams force-mem-access 1' command is executed.
10:51:21 INFO  : Context for 'APU' is selected.
10:51:22 INFO  : 'stop' command is executed.
10:51:22 INFO  : 'ps7_init' command is executed.
10:51:22 INFO  : 'ps7_post_config' command is executed.
10:51:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:51:22 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:51:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:51:22 INFO  : The application 'C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/ECE530FinalProject/Debug/ECE530FinalProject.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:51:22 INFO  : 'configparams force-mem-access 0' command is executed.
10:51:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
loadhw -hw C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
dow C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/ECE530FinalProject/Debug/ECE530FinalProject.elf
configparams force-mem-access 0
----------------End of Script----------------

10:51:22 INFO  : Memory regions updated for context APU
10:51:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:51:23 INFO  : 'con' command is executed.
10:51:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
con
----------------End of Script----------------

10:51:23 INFO  : Launch script is exported to file 'C:\ECE530Labs\Project_Stuff\term_proj_new\vivado_proj\Zybo-Z7-20-DMA.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ece530finalproject.elf_on_local.tcl'
10:51:47 INFO  : Disconnected from the channel tcfchan#39.
10:51:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA" && level==0} -index 1' command is executed.
10:51:48 INFO  : 'fpga -state' command is executed.
10:51:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:51:48 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7C0DAA' is selected.
10:51:48 INFO  : 'jtag frequency' command is executed.
10:51:48 INFO  : Sourcing of 'C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:51:48 INFO  : Context for 'APU' is selected.
10:51:48 INFO  : Hardware design information is loaded from 'C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/system.hdf'.
10:51:48 INFO  : 'configparams force-mem-access 1' command is executed.
10:51:48 INFO  : Context for 'APU' is selected.
10:51:49 INFO  : 'stop' command is executed.
10:51:49 INFO  : 'ps7_init' command is executed.
10:51:49 INFO  : 'ps7_post_config' command is executed.
10:51:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:51:49 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:51:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:51:49 INFO  : The application 'C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/ECE530FinalProject/Debug/ECE530FinalProject.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:51:49 INFO  : 'configparams force-mem-access 0' command is executed.
10:51:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
loadhw -hw C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
dow C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/ECE530FinalProject/Debug/ECE530FinalProject.elf
configparams force-mem-access 0
----------------End of Script----------------

10:51:49 INFO  : Memory regions updated for context APU
10:51:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:51:49 INFO  : 'con' command is executed.
10:51:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
con
----------------End of Script----------------

10:51:49 INFO  : Launch script is exported to file 'C:\ECE530Labs\Project_Stuff\term_proj_new\vivado_proj\Zybo-Z7-20-DMA.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ece530finalproject.elf_on_local.tcl'
10:52:12 INFO  : Disconnected from the channel tcfchan#40.
10:52:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA" && level==0} -index 1' command is executed.
10:52:13 INFO  : 'fpga -state' command is executed.
10:52:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:52:13 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7C0DAA' is selected.
10:52:13 INFO  : 'jtag frequency' command is executed.
10:52:13 INFO  : Sourcing of 'C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:52:14 INFO  : Context for 'APU' is selected.
10:52:14 INFO  : Hardware design information is loaded from 'C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/system.hdf'.
10:52:14 INFO  : 'configparams force-mem-access 1' command is executed.
10:52:14 INFO  : Context for 'APU' is selected.
10:52:14 INFO  : 'stop' command is executed.
10:52:14 INFO  : 'ps7_init' command is executed.
10:52:14 INFO  : 'ps7_post_config' command is executed.
10:52:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:52:14 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:52:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:52:14 INFO  : The application 'C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/ECE530FinalProject/Debug/ECE530FinalProject.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:52:14 INFO  : 'configparams force-mem-access 0' command is executed.
10:52:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
loadhw -hw C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
dow C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/ECE530FinalProject/Debug/ECE530FinalProject.elf
configparams force-mem-access 0
----------------End of Script----------------

10:52:14 INFO  : Memory regions updated for context APU
10:52:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:52:15 INFO  : 'con' command is executed.
10:52:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
con
----------------End of Script----------------

10:52:15 INFO  : Launch script is exported to file 'C:\ECE530Labs\Project_Stuff\term_proj_new\vivado_proj\Zybo-Z7-20-DMA.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ece530finalproject.elf_on_local.tcl'
10:59:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:59:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA" && level==0} -index 1' command is executed.
10:59:05 INFO  : FPGA configured successfully with bitstream "C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
10:59:10 INFO  : Disconnected from the channel tcfchan#41.
10:59:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA" && level==0} -index 1' command is executed.
10:59:11 INFO  : 'fpga -state' command is executed.
10:59:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:59:12 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7C0DAA' is selected.
10:59:12 INFO  : 'jtag frequency' command is executed.
10:59:12 INFO  : Sourcing of 'C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:59:12 INFO  : Context for 'APU' is selected.
10:59:12 INFO  : Hardware design information is loaded from 'C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/system.hdf'.
10:59:12 INFO  : 'configparams force-mem-access 1' command is executed.
10:59:12 INFO  : Context for 'APU' is selected.
10:59:12 INFO  : 'stop' command is executed.
10:59:12 INFO  : 'ps7_init' command is executed.
10:59:12 INFO  : 'ps7_post_config' command is executed.
10:59:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:59:12 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:59:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:59:13 INFO  : The application 'C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/ECE530FinalProject/Debug/ECE530FinalProject.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:59:13 INFO  : 'configparams force-mem-access 0' command is executed.
10:59:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
loadhw -hw C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
dow C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/ECE530FinalProject/Debug/ECE530FinalProject.elf
configparams force-mem-access 0
----------------End of Script----------------

10:59:13 INFO  : Memory regions updated for context APU
10:59:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:59:13 INFO  : 'con' command is executed.
10:59:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
con
----------------End of Script----------------

10:59:13 INFO  : Launch script is exported to file 'C:\ECE530Labs\Project_Stuff\term_proj_new\vivado_proj\Zybo-Z7-20-DMA.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ece530finalproject.elf_on_local.tcl'
11:00:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:00:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA" && level==0} -index 1' command is executed.
11:00:18 INFO  : FPGA configured successfully with bitstream "C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
11:00:48 INFO  : Disconnected from the channel tcfchan#42.
11:00:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA" && level==0} -index 1' command is executed.
11:00:50 INFO  : 'fpga -state' command is executed.
11:00:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:00:50 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7C0DAA' is selected.
11:00:50 INFO  : 'jtag frequency' command is executed.
11:00:50 INFO  : Sourcing of 'C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:00:50 INFO  : Context for 'APU' is selected.
11:00:50 INFO  : Hardware design information is loaded from 'C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/system.hdf'.
11:00:50 INFO  : 'configparams force-mem-access 1' command is executed.
11:00:50 INFO  : Context for 'APU' is selected.
11:00:50 INFO  : 'stop' command is executed.
11:00:50 INFO  : 'ps7_init' command is executed.
11:00:50 INFO  : 'ps7_post_config' command is executed.
11:00:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:00:50 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:00:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:00:51 INFO  : The application 'C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/ECE530FinalProject/Debug/ECE530FinalProject.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:00:51 INFO  : 'configparams force-mem-access 0' command is executed.
11:00:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
loadhw -hw C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
dow C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/ECE530FinalProject/Debug/ECE530FinalProject.elf
configparams force-mem-access 0
----------------End of Script----------------

11:00:51 INFO  : Memory regions updated for context APU
11:00:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:00:51 INFO  : 'con' command is executed.
11:00:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
con
----------------End of Script----------------

11:00:51 INFO  : Launch script is exported to file 'C:\ECE530Labs\Project_Stuff\term_proj_new\vivado_proj\Zybo-Z7-20-DMA.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ece530finalproject.elf_on_local.tcl'
11:01:21 INFO  : Disconnected from the channel tcfchan#43.
11:01:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA" && level==0} -index 1' command is executed.
11:01:22 INFO  : 'fpga -state' command is executed.
11:01:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:01:22 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7C0DAA' is selected.
11:01:22 INFO  : 'jtag frequency' command is executed.
11:01:22 INFO  : Sourcing of 'C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:01:22 INFO  : Context for 'APU' is selected.
11:01:22 INFO  : Hardware design information is loaded from 'C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/system.hdf'.
11:01:22 INFO  : 'configparams force-mem-access 1' command is executed.
11:01:22 INFO  : Context for 'APU' is selected.
11:01:22 INFO  : 'stop' command is executed.
11:01:23 INFO  : 'ps7_init' command is executed.
11:01:23 INFO  : 'ps7_post_config' command is executed.
11:01:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:01:23 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:01:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:01:23 INFO  : The application 'C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/ECE530FinalProject/Debug/ECE530FinalProject.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:01:23 INFO  : 'configparams force-mem-access 0' command is executed.
11:01:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
loadhw -hw C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
dow C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/ECE530FinalProject/Debug/ECE530FinalProject.elf
configparams force-mem-access 0
----------------End of Script----------------

11:01:23 INFO  : Memory regions updated for context APU
11:01:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:01:23 INFO  : 'con' command is executed.
11:01:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
con
----------------End of Script----------------

11:01:23 INFO  : Launch script is exported to file 'C:\ECE530Labs\Project_Stuff\term_proj_new\vivado_proj\Zybo-Z7-20-DMA.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ece530finalproject.elf_on_local.tcl'
11:01:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:01:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA" && level==0} -index 1' command is executed.
11:01:45 INFO  : FPGA configured successfully with bitstream "C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
11:01:52 INFO  : Disconnected from the channel tcfchan#44.
11:01:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA" && level==0} -index 1' command is executed.
11:01:53 INFO  : 'fpga -state' command is executed.
11:01:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:01:53 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7C0DAA' is selected.
11:01:53 INFO  : 'jtag frequency' command is executed.
11:01:53 INFO  : Sourcing of 'C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:01:53 INFO  : Context for 'APU' is selected.
11:01:53 INFO  : Hardware design information is loaded from 'C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/system.hdf'.
11:01:53 INFO  : 'configparams force-mem-access 1' command is executed.
11:01:54 INFO  : Context for 'APU' is selected.
11:01:54 INFO  : 'stop' command is executed.
11:01:54 INFO  : 'ps7_init' command is executed.
11:01:54 INFO  : 'ps7_post_config' command is executed.
11:01:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:01:54 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:01:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:01:54 INFO  : The application 'C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/ECE530FinalProject/Debug/ECE530FinalProject.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:01:54 INFO  : 'configparams force-mem-access 0' command is executed.
11:01:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
loadhw -hw C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
dow C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/ECE530FinalProject/Debug/ECE530FinalProject.elf
configparams force-mem-access 0
----------------End of Script----------------

11:01:54 INFO  : Memory regions updated for context APU
11:01:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:01:55 INFO  : 'con' command is executed.
11:01:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
con
----------------End of Script----------------

11:01:55 INFO  : Launch script is exported to file 'C:\ECE530Labs\Project_Stuff\term_proj_new\vivado_proj\Zybo-Z7-20-DMA.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ece530finalproject.elf_on_local.tcl'
11:20:39 INFO  : Disconnected from the channel tcfchan#45.
11:20:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA" && level==0} -index 1' command is executed.
11:20:40 INFO  : 'fpga -state' command is executed.
11:20:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:20:40 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7C0DAA' is selected.
11:20:40 INFO  : 'jtag frequency' command is executed.
11:20:40 INFO  : Sourcing of 'C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:20:40 INFO  : Context for 'APU' is selected.
11:20:40 INFO  : Hardware design information is loaded from 'C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/system.hdf'.
11:20:40 INFO  : 'configparams force-mem-access 1' command is executed.
11:20:40 INFO  : Context for 'APU' is selected.
11:20:40 INFO  : 'stop' command is executed.
11:20:40 INFO  : 'ps7_init' command is executed.
11:20:40 INFO  : 'ps7_post_config' command is executed.
11:20:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:20:40 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:20:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:20:41 INFO  : The application 'C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/ECE530FinalProject/Debug/ECE530FinalProject.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:20:41 INFO  : 'configparams force-mem-access 0' command is executed.
11:20:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
loadhw -hw C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
dow C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/ECE530FinalProject/Debug/ECE530FinalProject.elf
configparams force-mem-access 0
----------------End of Script----------------

11:20:41 INFO  : Memory regions updated for context APU
11:20:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:20:41 INFO  : 'con' command is executed.
11:20:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
con
----------------End of Script----------------

11:20:41 INFO  : Launch script is exported to file 'C:\ECE530Labs\Project_Stuff\term_proj_new\vivado_proj\Zybo-Z7-20-DMA.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ece530finalproject.elf_on_local.tcl'
11:24:07 INFO  : Disconnected from the channel tcfchan#46.
11:24:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA" && level==0} -index 1' command is executed.
11:24:08 INFO  : 'fpga -state' command is executed.
11:24:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:24:08 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7C0DAA' is selected.
11:24:08 INFO  : 'jtag frequency' command is executed.
11:24:08 INFO  : Sourcing of 'C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:24:08 INFO  : Context for 'APU' is selected.
11:24:08 INFO  : Hardware design information is loaded from 'C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/system.hdf'.
11:24:08 INFO  : 'configparams force-mem-access 1' command is executed.
11:24:08 INFO  : Context for 'APU' is selected.
11:24:08 INFO  : 'stop' command is executed.
11:24:08 INFO  : 'ps7_init' command is executed.
11:24:08 INFO  : 'ps7_post_config' command is executed.
11:24:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:24:09 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:24:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:24:09 INFO  : The application 'C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/ECE530FinalProject/Debug/ECE530FinalProject.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:24:09 INFO  : 'configparams force-mem-access 0' command is executed.
11:24:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
loadhw -hw C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
dow C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/ECE530FinalProject/Debug/ECE530FinalProject.elf
configparams force-mem-access 0
----------------End of Script----------------

11:24:09 INFO  : Memory regions updated for context APU
11:24:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:24:09 INFO  : 'con' command is executed.
11:24:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
con
----------------End of Script----------------

11:24:09 INFO  : Launch script is exported to file 'C:\ECE530Labs\Project_Stuff\term_proj_new\vivado_proj\Zybo-Z7-20-DMA.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ece530finalproject.elf_on_local.tcl'
11:25:18 INFO  : Disconnected from the channel tcfchan#47.
11:25:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA" && level==0} -index 1' command is executed.
11:25:19 INFO  : 'fpga -state' command is executed.
11:25:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:25:19 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7C0DAA' is selected.
11:25:19 INFO  : 'jtag frequency' command is executed.
11:25:19 INFO  : Sourcing of 'C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:25:19 INFO  : Context for 'APU' is selected.
11:25:19 INFO  : Hardware design information is loaded from 'C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/system.hdf'.
11:25:19 INFO  : 'configparams force-mem-access 1' command is executed.
11:25:19 INFO  : Context for 'APU' is selected.
11:25:19 INFO  : 'stop' command is executed.
11:25:20 INFO  : 'ps7_init' command is executed.
11:25:20 INFO  : 'ps7_post_config' command is executed.
11:25:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:25:20 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:25:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:25:20 INFO  : The application 'C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/ECE530FinalProject/Debug/ECE530FinalProject.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:25:20 INFO  : 'configparams force-mem-access 0' command is executed.
11:25:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
loadhw -hw C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
dow C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/ECE530FinalProject/Debug/ECE530FinalProject.elf
configparams force-mem-access 0
----------------End of Script----------------

11:25:20 INFO  : Memory regions updated for context APU
11:25:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:25:20 INFO  : 'con' command is executed.
11:25:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
con
----------------End of Script----------------

11:25:20 INFO  : Launch script is exported to file 'C:\ECE530Labs\Project_Stuff\term_proj_new\vivado_proj\Zybo-Z7-20-DMA.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ece530finalproject.elf_on_local.tcl'
13:16:58 INFO  : Disconnected from the channel tcfchan#48.
16:27:15 INFO  : Registering command handlers for SDK TCF services
16:27:17 INFO  : Launching XSCT server: xsct.bat -interactive C:\ECE530Labs\Project_Stuff\term_proj_new\vivado_proj\Zybo-Z7-20-DMA.sdk\temp_xsdb_launch_script.tcl
16:27:21 INFO  : XSCT server has started successfully.
16:27:21 INFO  : Successfully done setting XSCT server connection channel  
16:27:23 INFO  : Successfully done setting SDK workspace  
16:27:23 INFO  : Processing command line option -hwspec C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper.hdf.
16:27:24 INFO  : Checking for hwspec changes in the project system_wrapper_hw_platform_2.
16:31:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:33:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:33:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA" && level==0} -index 1' command is executed.
16:33:19 INFO  : FPGA configured successfully with bitstream "C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
16:33:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA" && level==0} -index 1' command is executed.
16:33:40 INFO  : 'fpga -state' command is executed.
16:33:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:33:41 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7C0DAA' is selected.
16:33:41 INFO  : 'jtag frequency' command is executed.
16:33:41 INFO  : Sourcing of 'C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:33:41 INFO  : Context for 'APU' is selected.
16:33:41 INFO  : Hardware design information is loaded from 'C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/system.hdf'.
16:33:41 INFO  : 'configparams force-mem-access 1' command is executed.
16:33:41 INFO  : Context for 'APU' is selected.
16:33:41 INFO  : 'stop' command is executed.
16:33:42 INFO  : 'ps7_init' command is executed.
16:33:42 INFO  : 'ps7_post_config' command is executed.
16:33:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:33:42 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:33:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:33:43 INFO  : The application 'C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/ECE530FinalProject/Debug/ECE530FinalProject.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:33:43 INFO  : 'configparams force-mem-access 0' command is executed.
16:33:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
loadhw -hw C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
dow C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/ECE530FinalProject/Debug/ECE530FinalProject.elf
configparams force-mem-access 0
----------------End of Script----------------

16:33:43 INFO  : Memory regions updated for context APU
16:33:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:33:43 INFO  : 'con' command is executed.
16:33:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
con
----------------End of Script----------------

16:33:43 INFO  : Launch script is exported to file 'C:\ECE530Labs\Project_Stuff\term_proj_new\vivado_proj\Zybo-Z7-20-DMA.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ece530finalproject.elf_on_local.tcl'
16:34:27 INFO  : Disconnected from the channel tcfchan#1.
16:34:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA" && level==0} -index 1' command is executed.
16:34:28 INFO  : 'fpga -state' command is executed.
16:34:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:34:29 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7C0DAA' is selected.
16:34:29 INFO  : 'jtag frequency' command is executed.
16:34:29 INFO  : Sourcing of 'C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:34:29 INFO  : Context for 'APU' is selected.
16:34:31 INFO  : Hardware design information is loaded from 'C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/system.hdf'.
16:34:31 INFO  : 'configparams force-mem-access 1' command is executed.
16:34:32 INFO  : Context for 'APU' is selected.
16:34:32 INFO  : 'stop' command is executed.
16:34:32 INFO  : 'ps7_init' command is executed.
16:34:32 INFO  : 'ps7_post_config' command is executed.
16:34:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:34:32 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:34:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:34:33 INFO  : The application 'C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/ECE530FinalProject/Debug/ECE530FinalProject.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:34:33 INFO  : 'configparams force-mem-access 0' command is executed.
16:34:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
loadhw -hw C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
dow C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/ECE530FinalProject/Debug/ECE530FinalProject.elf
configparams force-mem-access 0
----------------End of Script----------------

16:34:33 INFO  : Memory regions updated for context APU
16:34:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:34:33 INFO  : 'con' command is executed.
16:34:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
con
----------------End of Script----------------

16:34:33 INFO  : Launch script is exported to file 'C:\ECE530Labs\Project_Stuff\term_proj_new\vivado_proj\Zybo-Z7-20-DMA.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ece530finalproject.elf_on_local.tcl'
16:41:20 INFO  : Disconnected from the channel tcfchan#2.
16:41:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA" && level==0} -index 1' command is executed.
16:41:21 INFO  : 'fpga -state' command is executed.
16:41:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:41:21 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7C0DAA' is selected.
16:41:21 INFO  : 'jtag frequency' command is executed.
16:41:21 INFO  : Sourcing of 'C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:41:21 INFO  : Context for 'APU' is selected.
16:41:21 INFO  : Hardware design information is loaded from 'C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/system.hdf'.
16:41:21 INFO  : 'configparams force-mem-access 1' command is executed.
16:41:21 INFO  : Context for 'APU' is selected.
16:41:21 INFO  : 'stop' command is executed.
16:41:22 INFO  : 'ps7_init' command is executed.
16:41:22 INFO  : 'ps7_post_config' command is executed.
16:41:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:41:22 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:41:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:41:22 INFO  : The application 'C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/ECE530FinalProject/Debug/ECE530FinalProject.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:41:22 INFO  : 'configparams force-mem-access 0' command is executed.
16:41:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
loadhw -hw C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
dow C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/ECE530FinalProject/Debug/ECE530FinalProject.elf
configparams force-mem-access 0
----------------End of Script----------------

16:41:22 INFO  : Memory regions updated for context APU
16:41:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:41:22 INFO  : 'con' command is executed.
16:41:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
con
----------------End of Script----------------

16:41:22 INFO  : Launch script is exported to file 'C:\ECE530Labs\Project_Stuff\term_proj_new\vivado_proj\Zybo-Z7-20-DMA.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ece530finalproject.elf_on_local.tcl'
16:42:57 INFO  : Disconnected from the channel tcfchan#3.
16:42:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA" && level==0} -index 1' command is executed.
16:42:58 INFO  : 'fpga -state' command is executed.
16:42:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:42:59 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7C0DAA' is selected.
16:42:59 INFO  : 'jtag frequency' command is executed.
16:42:59 INFO  : Sourcing of 'C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:42:59 INFO  : Context for 'APU' is selected.
16:42:59 INFO  : Hardware design information is loaded from 'C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/system.hdf'.
16:42:59 INFO  : 'configparams force-mem-access 1' command is executed.
16:42:59 INFO  : Context for 'APU' is selected.
16:42:59 INFO  : 'stop' command is executed.
16:42:59 INFO  : 'ps7_init' command is executed.
16:42:59 INFO  : 'ps7_post_config' command is executed.
16:42:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:42:59 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:42:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:42:59 INFO  : The application 'C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/ECE530FinalProject/Debug/ECE530FinalProject.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:42:59 INFO  : 'configparams force-mem-access 0' command is executed.
16:42:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
loadhw -hw C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
dow C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/ECE530FinalProject/Debug/ECE530FinalProject.elf
configparams force-mem-access 0
----------------End of Script----------------

16:43:00 INFO  : Memory regions updated for context APU
16:43:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:43:00 INFO  : 'con' command is executed.
16:43:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
con
----------------End of Script----------------

16:43:00 INFO  : Launch script is exported to file 'C:\ECE530Labs\Project_Stuff\term_proj_new\vivado_proj\Zybo-Z7-20-DMA.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ece530finalproject.elf_on_local.tcl'
16:44:15 INFO  : Disconnected from the channel tcfchan#4.
16:44:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA" && level==0} -index 1' command is executed.
16:44:16 INFO  : 'fpga -state' command is executed.
16:44:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:44:16 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7C0DAA' is selected.
16:44:16 INFO  : 'jtag frequency' command is executed.
16:44:16 INFO  : Sourcing of 'C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:44:16 INFO  : Context for 'APU' is selected.
16:44:16 INFO  : Hardware design information is loaded from 'C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/system.hdf'.
16:44:16 INFO  : 'configparams force-mem-access 1' command is executed.
16:44:16 INFO  : Context for 'APU' is selected.
16:44:17 INFO  : 'stop' command is executed.
16:44:17 INFO  : 'ps7_init' command is executed.
16:44:17 INFO  : 'ps7_post_config' command is executed.
16:44:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:44:17 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:44:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:44:17 INFO  : The application 'C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/ECE530FinalProject/Debug/ECE530FinalProject.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:44:17 INFO  : 'configparams force-mem-access 0' command is executed.
16:44:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
loadhw -hw C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
dow C:/ECE530Labs/Project_Stuff/term_proj_new/vivado_proj/Zybo-Z7-20-DMA.sdk/ECE530FinalProject/Debug/ECE530FinalProject.elf
configparams force-mem-access 0
----------------End of Script----------------

16:44:17 INFO  : Memory regions updated for context APU
16:44:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:44:17 INFO  : 'con' command is executed.
16:44:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7C0DAA"} -index 0
con
----------------End of Script----------------

16:44:17 INFO  : Launch script is exported to file 'C:\ECE530Labs\Project_Stuff\term_proj_new\vivado_proj\Zybo-Z7-20-DMA.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ece530finalproject.elf_on_local.tcl'
14:18:37 INFO  : Disconnected from the channel tcfchan#5.
