 
****************************************
Report : timing
        -path full_clock_expanded
        -delay min
        -physical
        -derate
        -input_pins
        -nets
        -max_paths 100
        -transition_time
        -crosstalk_delta
        -capacitance
Design : khu_sensor_pad
Scenario(s): func1_wst
Version: N-2017.09
Date   : Sat Sep  5 06:14:09 2020
****************************************

 * Some/all delay information is back-annotated.
	Scenario            : func1_wst
	Parasitic source    : LPE
	Parasitic mode      : RealRC
	Extraction mode     : MIN_MAX
	Extraction derating : 125/125

Information: Percent of Arnoldi-based delays = 71.69% on scenario func1_wst

  Startpoint: khu_sensor_top/uart_controller/uart_rx/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_reg
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/uart_controller/uart_rx/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (937.69,660.88) d i    1.05
  khu_sensor_top/uart_controller/uart_rx/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000   0.9250   0.3424    1.0924 f    (945.46,660.47)        d i            1.05
  khu_sensor_top/uart_controller/uart_rx/async_rst_synchronizer/o_RST (net)     1   0.0000       0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/uart_controller/uart_rx/async_rst_synchronizer/o_RST (async_rst_synchronizer_5)   0.9250   0.0000    1.0924 f    (netlink)              i              
  khu_sensor_top/uart_controller/uart_rx/w_rst (net)    0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/uart_controller/uart_rx/eco_cell_2_1/A (nid1_hd)   0.0000   0.0000   0.0000     0.9250    0.0000     1.0924 f    (962.61,657.62)        d i            1.05
  khu_sensor_top/uart_controller/uart_rx/eco_cell_2_1/Y (nid1_hd)           0.0000               0.9250    0.0000     1.0924 f    (963.56,657.56)        d i            1.05
  khu_sensor_top/uart_controller/uart_rx/eco_net_2_1 (net)     1   0.0000                        0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/uart_controller/uart_rx/eco_cell/A (nid1_hd)     0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (967.01,657.62)        d i            1.05
  khu_sensor_top/uart_controller/uart_rx/eco_cell/Y (nid1_hd)               0.0000               0.9250    0.0000     1.0924 f    (967.96,657.56)        d i            1.05
  khu_sensor_top/uart_controller/uart_rx/eco_net (net)     1   0.0000                            0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/uart_controller/uart_rx/U3/A (ivd1_hd)           0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (971.48,660.83)        d i            1.05
  khu_sensor_top/uart_controller/uart_rx/U3/Y (ivd1_hd)                     0.0000               0.9250    0.0000     1.0924 r    (971.91,660.97)        d i            1.05
  khu_sensor_top/uart_controller/uart_rx/n1 (net)    25   0.0000                                 0.9250    0.0000     1.0924 r    [0.00,0.00]            d i            
  khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_reg/SN (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000    1.0924 r    (1005.10,668.42)       d i            1.05
  data arrival time                                                                                                   1.0924                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_reg/CK (fd3qd1_hd)                                      0.0000     0.9900 r                                          
  library removal time                                                                                     0.3138     1.3038                                            
  data required time                                                                                                  1.3038                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.3038                                            
  data arrival time                                                                                                  -1.0924                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.2114                                            


  Startpoint: khu_sensor_top/uart_controller/uart_rx/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_R_reg
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/uart_controller/uart_rx/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (937.69,660.88) d i    1.05
  khu_sensor_top/uart_controller/uart_rx/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000   0.9250   0.3424    1.0924 f    (945.46,660.47)        d i            1.05
  khu_sensor_top/uart_controller/uart_rx/async_rst_synchronizer/o_RST (net)     1   0.0000       0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/uart_controller/uart_rx/async_rst_synchronizer/o_RST (async_rst_synchronizer_5)   0.9250   0.0000    1.0924 f    (netlink)              i              
  khu_sensor_top/uart_controller/uart_rx/w_rst (net)    0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/uart_controller/uart_rx/eco_cell_2_1/A (nid1_hd)   0.0000   0.0000   0.0000     0.9250    0.0000     1.0924 f    (962.61,657.62)        d i            1.05
  khu_sensor_top/uart_controller/uart_rx/eco_cell_2_1/Y (nid1_hd)           0.0000               0.9250    0.0000     1.0924 f    (963.56,657.56)        d i            1.05
  khu_sensor_top/uart_controller/uart_rx/eco_net_2_1 (net)     1   0.0000                        0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/uart_controller/uart_rx/eco_cell/A (nid1_hd)     0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (967.01,657.62)        d i            1.05
  khu_sensor_top/uart_controller/uart_rx/eco_cell/Y (nid1_hd)               0.0000               0.9250    0.0000     1.0924 f    (967.96,657.56)        d i            1.05
  khu_sensor_top/uart_controller/uart_rx/eco_net (net)     1   0.0000                            0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/uart_controller/uart_rx/U3/A (ivd1_hd)           0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (971.48,660.83)        d i            1.05
  khu_sensor_top/uart_controller/uart_rx/U3/Y (ivd1_hd)                     0.0000               0.9250    0.0000     1.0924 r    (971.91,660.97)        d i            1.05
  khu_sensor_top/uart_controller/uart_rx/n1 (net)    25   0.0000                                 0.9250    0.0000     1.0924 r    [0.00,0.00]            d i            
  khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_R_reg/SN (fd3qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   1.0924 r   (1002.54,628.42)       d i            1.05
  data arrival time                                                                                                   1.0924                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_R_reg/CK (fd3qd1_hd)                                    0.0000     0.9900 r                                          
  library removal time                                                                                     0.3138     1.3038                                            
  data required time                                                                                                  1.3038                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.3038                                            
  data arrival time                                                                                                  -1.0924                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.2114                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_pstate_reg_4_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (876.79,463.17)     d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.3424     1.0924 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     1.0924 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     1.0924 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     1.0924 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     1.0924 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     1.0924 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/r_mpr_pstate_reg_4_/SN (fd3qd1_hd)   0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 r    (984.42,693.22)        d i            1.05
  data arrival time                                                                                                   1.0924                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/r_mpr_pstate_reg_4_/CK (fd3qd1_hd)                                            0.0000     0.9900 r                                          
  library removal time                                                                                     0.3138     1.3038                                            
  data required time                                                                                                  1.3038                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.3038                                            
  data arrival time                                                                                                  -1.0924                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.2114                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_ads_lstate_reg_1_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (876.79,463.17)     d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.3424     1.0924 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     1.0924 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     1.0924 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     1.0924 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     1.0924 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     1.0924 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/r_ads_lstate_reg_1_/SN (fd3qd1_hd)   0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 r    (931.70,290.02)        d i            1.05
  data arrival time                                                                                                   1.0924                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/r_ads_lstate_reg_1_/CK (fd3qd1_hd)                                            0.0000     0.9900 r                                          
  library removal time                                                                                     0.3138     1.3038                                            
  data required time                                                                                                  1.3038                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.3038                                            
  data arrival time                                                                                                  -1.0924                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.2114                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_ads_lstate_reg_0_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (876.79,463.17)     d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.3424     1.0924 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     1.0924 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     1.0924 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     1.0924 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     1.0924 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     1.0924 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/r_ads_lstate_reg_0_/SN (fd3qd1_hd)   0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 r    (924.58,290.02)        d i            1.05
  data arrival time                                                                                                   1.0924                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/r_ads_lstate_reg_0_/CK (fd3qd1_hd)                                            0.0000     0.9900 r                                          
  library removal time                                                                                     0.3138     1.3038                                            
  data required time                                                                                                  1.3038                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.3038                                            
  data arrival time                                                                                                  -1.0924                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.2114                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_ads_pstate_reg_0_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (876.79,463.17)     d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.3424     1.0924 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     1.0924 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     1.0924 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     1.0924 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     1.0924 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     1.0924 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/r_ads_pstate_reg_0_/SN (fd3qd1_hd)   0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 r    (913.58,308.42)        d i            1.05
  data arrival time                                                                                                   1.0924                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/r_ads_pstate_reg_0_/CK (fd3qd1_hd)                                            0.0000     0.9900 r                                          
  library removal time                                                                                     0.3138     1.3038                                            
  data required time                                                                                                  1.3038                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.3038                                            
  data arrival time                                                                                                  -1.0924                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.2114                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_ads_pstate_reg_1_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (876.79,463.17)     d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.3424     1.0924 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     1.0924 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     1.0924 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     1.0924 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     1.0924 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     1.0924 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/r_ads_pstate_reg_1_/SN (fd3qd1_hd)   0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 r    (914.46,315.62)        d i            1.05
  data arrival time                                                                                                   1.0924                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/r_ads_pstate_reg_1_/CK (fd3qd1_hd)                                            0.0000     0.9900 r                                          
  library removal time                                                                                     0.3138     1.3038                                            
  data required time                                                                                                  1.3038                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.3038                                            
  data arrival time                                                                                                  -1.0924                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.2114                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_lstate_reg_4_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (876.79,463.17)     d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.3424     1.0924 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     1.0924 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     1.0924 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     1.0924 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     1.0924 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     1.0924 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/r_mpr_lstate_reg_4_/SN (fd3qd1_hd)   0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 r    (950.10,704.42)        d i            1.05
  data arrival time                                                                                                   1.0924                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/r_mpr_lstate_reg_4_/CK (fd3qd1_hd)                                            0.0000     0.9900 r                                          
  library removal time                                                                                     0.3138     1.3038                                            
  data required time                                                                                                  1.3038                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.3038                                            
  data arrival time                                                                                                  -1.0924                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.2114                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_ads_clk_counter_reg_0_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (876.79,463.17)     d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.3424     1.0924 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     1.0924 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     1.0924 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     1.0924 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     1.0924 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     1.0924 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/r_ads_clk_counter_reg_0_/RN (fj2d1_hd)   0.0000   0.0000   0.0000   0.9250    0.0000     1.0924 r    (970.15,315.25)        d i            1.05
  data arrival time                                                                                                   1.0924                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/r_ads_clk_counter_reg_0_/CK (fj2d1_hd)                                        0.0000     0.9900 r                                          
  library removal time                                                                                     0.1240     1.1140                                            
  data required time                                                                                                  1.1140                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.1140                                            
  data arrival time                                                                                                  -1.0924                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0216                                            


  Startpoint: khu_sensor_top/uart_controller/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/r_pstate_reg_0_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/uart_controller/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (862.89,452.08) d i            1.05
  khu_sensor_top/uart_controller/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000         0.9250    0.3424     1.0924 f    (870.66,451.67)        d i            1.05
  khu_sensor_top/uart_controller/async_rst_synchronizer/o_RST (net)     1   0.0000               0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/uart_controller/async_rst_synchronizer/o_RST (async_rst_synchronizer)           0.9250    0.0000     1.0924 f    (netlink)              i              
  khu_sensor_top/uart_controller/w_rst (net)            0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/uart_controller/U171/A (ivd2_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (874.18,448.81)        d i            1.05
  khu_sensor_top/uart_controller/U171/Y (ivd2_hd)                           0.0000               0.9250    0.0000     1.0924 r    (874.67,448.67)        d i            1.05
  khu_sensor_top/uart_controller/N32 (net)     89       0.0000                                   0.9250    0.0000     1.0924 r    [0.00,0.00]            d i            
  khu_sensor_top/uart_controller/r_pstate_reg_0_/RN (fd2d1_hd)    0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 r    (976.86,394.42)        d i            1.05
  data arrival time                                                                                                   1.0924                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/uart_controller/r_pstate_reg_0_/CK (fd2d1_hd)                                             0.0000     0.9900 r                                          
  library removal time                                                                                     0.0993     1.0893                                            
  data required time                                                                                                  1.0893                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0893                                            
  data arrival time                                                                                                  -1.0924                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0031                                            


  Startpoint: khu_sensor_top/uart_controller/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/r_data_counter_reg_2_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/uart_controller/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (862.89,452.08) d i            1.05
  khu_sensor_top/uart_controller/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000         0.9250    0.3424     1.0924 f    (870.66,451.67)        d i            1.05
  khu_sensor_top/uart_controller/async_rst_synchronizer/o_RST (net)     1   0.0000               0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/uart_controller/async_rst_synchronizer/o_RST (async_rst_synchronizer)           0.9250    0.0000     1.0924 f    (netlink)              i              
  khu_sensor_top/uart_controller/w_rst (net)            0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/uart_controller/U171/A (ivd2_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (874.18,448.81)        d i            1.05
  khu_sensor_top/uart_controller/U171/Y (ivd2_hd)                           0.0000               0.9250    0.0000     1.0924 r    (874.67,448.67)        d i            1.05
  khu_sensor_top/uart_controller/N32 (net)     89       0.0000                                   0.9250    0.0000     1.0924 r    [0.00,0.00]            d i            
  khu_sensor_top/uart_controller/r_data_counter_reg_2_/RN (fd2d1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000     1.0924 r    (949.58,376.83)        d i            1.05
  data arrival time                                                                                                   1.0924                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/uart_controller/r_data_counter_reg_2_/CK (fd2d1_hd)                                       0.0000     0.9900 r                                          
  library removal time                                                                                     0.0993     1.0893                                            
  data required time                                                                                                  1.0893                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0893                                            
  data arrival time                                                                                                  -1.0924                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0031                                            


  Startpoint: khu_sensor_top/uart_controller/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/r_data_counter_reg_1_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/uart_controller/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (862.89,452.08) d i            1.05
  khu_sensor_top/uart_controller/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000         0.9250    0.3424     1.0924 f    (870.66,451.67)        d i            1.05
  khu_sensor_top/uart_controller/async_rst_synchronizer/o_RST (net)     1   0.0000               0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/uart_controller/async_rst_synchronizer/o_RST (async_rst_synchronizer)           0.9250    0.0000     1.0924 f    (netlink)              i              
  khu_sensor_top/uart_controller/w_rst (net)            0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/uart_controller/U171/A (ivd2_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (874.18,448.81)        d i            1.05
  khu_sensor_top/uart_controller/U171/Y (ivd2_hd)                           0.0000               0.9250    0.0000     1.0924 r    (874.67,448.67)        d i            1.05
  khu_sensor_top/uart_controller/N32 (net)     89       0.0000                                   0.9250    0.0000     1.0924 r    [0.00,0.00]            d i            
  khu_sensor_top/uart_controller/r_data_counter_reg_1_/RN (fd2d1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000     1.0924 r    (953.98,372.82)        d i            1.05
  data arrival time                                                                                                   1.0924                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/uart_controller/r_data_counter_reg_1_/CK (fd2d1_hd)                                       0.0000     0.9900 r                                          
  library removal time                                                                                     0.0993     1.0893                                            
  data required time                                                                                                  1.0893                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0893                                            
  data arrival time                                                                                                  -1.0924                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0031                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_clk_counter_reg_2_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (876.79,463.17)     d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.3424     1.0924 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     1.0924 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     1.0924 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     1.0924 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     1.0924 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     1.0924 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/r_mpr_clk_counter_reg_2_/RN (fd2d1_hd)   0.0000   0.0000   0.0000   0.9250    0.0000     1.0924 r    (944.30,679.22)        d i            1.05
  data arrival time                                                                                                   1.0924                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/r_mpr_clk_counter_reg_2_/CK (fd2d1_hd)                                        0.0000     0.9900 r                                          
  library removal time                                                                                     0.0993     1.0893                                            
  data required time                                                                                                  1.0893                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0893                                            
  data arrival time                                                                                                  -1.0924                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0031                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_core_pstate_reg_2_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (876.79,463.17)     d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.3424     1.0924 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     1.0924 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     1.0924 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     1.0924 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     1.0924 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     1.0924 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/r_core_pstate_reg_2_/RN (fd2d1_hd)   0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 r    (935.06,427.23)        d i            1.05
  data arrival time                                                                                                   1.0924                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/r_core_pstate_reg_2_/CK (fd2d1_hd)                                            0.0000     0.9900 r                                          
  library removal time                                                                                     0.0993     1.0893                                            
  data required time                                                                                                  1.0893                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0893                                            
  data arrival time                                                                                                  -1.0924                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0031                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_uart_data_rx_reg_12_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (876.79,463.17)     d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.3424     1.0924 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     1.0924 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     1.0924 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     1.0924 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     1.0924 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     1.0924 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/r_uart_data_rx_reg_12_/RN (fd2d1_hd)   0.0000   0.0000   0.0000     0.9250    0.0000     1.0924 r    (1003.70,430.42)       d i            1.05
  data arrival time                                                                                                   1.0924                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/r_uart_data_rx_reg_12_/CK (fd2d1_hd)                                          0.0000     0.9900 r                                          
  library removal time                                                                                     0.0993     1.0893                                            
  data required time                                                                                                  1.0893                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0893                                            
  data arrival time                                                                                                  -1.0924                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0031                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_lstate_reg_0_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (876.79,463.17)     d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.3424     1.0924 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     1.0924 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     1.0924 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     1.0924 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     1.0924 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     1.0924 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/r_mpr_lstate_reg_0_/RN (fd2d1_hd)    0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 r    (948.70,696.82)        d i            1.05
  data arrival time                                                                                                   1.0924                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/r_mpr_lstate_reg_0_/CK (fd2d1_hd)                                             0.0000     0.9900 r                                          
  library removal time                                                                                     0.0993     1.0893                                            
  data required time                                                                                                  1.0893                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0893                                            
  data arrival time                                                                                                  -1.0924                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0031                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_read_reg_reg
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (876.79,463.17)     d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.3424     1.0924 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     1.0924 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     1.0924 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     1.0924 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     1.0924 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     1.0924 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/r_mpr_read_reg_reg/RN (fd2d1_hd)     0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 r    (944.74,444.82)        d i            1.05
  data arrival time                                                                                                   1.0924                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/r_mpr_read_reg_reg/CK (fd2d1_hd)                                              0.0000     0.9900 r                                          
  library removal time                                                                                     0.0993     1.0893                                            
  data required time                                                                                                  1.0893                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0893                                            
  data arrival time                                                                                                  -1.0924                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0031                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_UART_DATA_TX_VALID_reg
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (876.79,463.17)     d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.3424     1.0924 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     1.0924 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     1.0924 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     1.0924 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     1.0924 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     1.0924 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/o_UART_DATA_TX_VALID_reg/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000     1.0924 r    (969.58,401.67)        d i            1.05
  data arrival time                                                                                                   1.0924                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/o_UART_DATA_TX_VALID_reg/CK (fd4qd1_hd)                                       0.0000     0.9900 r                                          
  library removal time                                                                                     0.0979     1.0879                                            
  data required time                                                                                                  1.0879                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0879                                            
  data arrival time                                                                                                  -1.0924                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0045                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_MPR121_READ_ENABLE_reg
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (876.79,463.17)     d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.3424     1.0924 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     1.0924 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     1.0924 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     1.0924 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     1.0924 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     1.0924 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/o_MPR121_READ_ENABLE_reg/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000     1.0924 r    (984.97,700.77)        d i            1.05
  data arrival time                                                                                                   1.0924                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/o_MPR121_READ_ENABLE_reg/CK (fd4qd1_hd)                                       0.0000     0.9900 r                                          
  library removal time                                                                                     0.0979     1.0879                                            
  data required time                                                                                                  1.0879                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0879                                            
  data arrival time                                                                                                  -1.0924                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0045                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_ADS1292_CONTROL_reg_2_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (876.79,463.17)     d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.3424     1.0924 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     1.0924 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     1.0924 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     1.0924 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     1.0924 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     1.0924 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/o_ADS1292_CONTROL_reg_2_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000     1.0924 r    (905.62,293.67)        d i            1.05
  data arrival time                                                                                                   1.0924                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/o_ADS1292_CONTROL_reg_2_/CK (fd4qd1_hd)                                       0.0000     0.9900 r                                          
  library removal time                                                                                     0.0979     1.0879                                            
  data required time                                                                                                  1.0879                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0879                                            
  data arrival time                                                                                                  -1.0924                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0045                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_MPR121_DATA_IN_reg_0_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (876.79,463.17)     d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.3424     1.0924 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     1.0924 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     1.0924 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     1.0924 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     1.0924 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     1.0924 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/o_MPR121_DATA_IN_reg_0_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250    0.0000     1.0924 r    (992.90,779.97)        d i            1.05
  data arrival time                                                                                                   1.0924                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/o_MPR121_DATA_IN_reg_0_/CK (fd4qd1_hd)                                        0.0000     0.9900 r                                          
  library removal time                                                                                     0.0979     1.0879                                            
  data required time                                                                                                  1.0879                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0879                                            
  data arrival time                                                                                                  -1.0924                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0045                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_MPR121_DATA_IN_reg_1_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (876.79,463.17)     d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.3424     1.0924 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     1.0924 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     1.0924 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     1.0924 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     1.0924 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     1.0924 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/o_MPR121_DATA_IN_reg_1_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250    0.0000     1.0924 r    (1000.38,783.28)       d i            1.05
  data arrival time                                                                                                   1.0924                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/o_MPR121_DATA_IN_reg_1_/CK (fd4qd1_hd)                                        0.0000     0.9900 r                                          
  library removal time                                                                                     0.0979     1.0879                                            
  data required time                                                                                                  1.0879                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0879                                            
  data arrival time                                                                                                  -1.0924                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0045                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_MPR121_DATA_IN_reg_2_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (876.79,463.17)     d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.3424     1.0924 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     1.0924 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     1.0924 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     1.0924 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     1.0924 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     1.0924 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/o_MPR121_DATA_IN_reg_2_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250    0.0000     1.0924 r    (986.73,772.77)        d i            1.05
  data arrival time                                                                                                   1.0924                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/o_MPR121_DATA_IN_reg_2_/CK (fd4qd1_hd)                                        0.0000     0.9900 r                                          
  library removal time                                                                                     0.0979     1.0879                                            
  data required time                                                                                                  1.0879                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0879                                            
  data arrival time                                                                                                  -1.0924                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0045                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_MPR121_DATA_IN_reg_3_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (876.79,463.17)     d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.3424     1.0924 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     1.0924 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     1.0924 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     1.0924 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     1.0924 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     1.0924 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/o_MPR121_DATA_IN_reg_3_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250    0.0000     1.0924 r    (999.78,765.57)        d i            1.05
  data arrival time                                                                                                   1.0924                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/o_MPR121_DATA_IN_reg_3_/CK (fd4qd1_hd)                                        0.0000     0.9900 r                                          
  library removal time                                                                                     0.0979     1.0879                                            
  data required time                                                                                                  1.0879                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0879                                            
  data arrival time                                                                                                  -1.0924                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0045                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_MPR121_DATA_IN_reg_4_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (876.79,463.17)     d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.3424     1.0924 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     1.0924 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     1.0924 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     1.0924 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     1.0924 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     1.0924 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/o_MPR121_DATA_IN_reg_4_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250    0.0000     1.0924 r    (980.58,779.97)        d i            1.05
  data arrival time                                                                                                   1.0924                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/o_MPR121_DATA_IN_reg_4_/CK (fd4qd1_hd)                                        0.0000     0.9900 r                                          
  library removal time                                                                                     0.0979     1.0879                                            
  data required time                                                                                                  1.0879                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0879                                            
  data arrival time                                                                                                  -1.0924                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0045                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_MPR121_DATA_IN_reg_6_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (876.79,463.17)     d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.3424     1.0924 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     1.0924 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     1.0924 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     1.0924 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     1.0924 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     1.0924 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/o_MPR121_DATA_IN_reg_6_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250    0.0000     1.0924 r    (1005.22,787.16)       d i            1.05
  data arrival time                                                                                                   1.0924                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/o_MPR121_DATA_IN_reg_6_/CK (fd4qd1_hd)                                        0.0000     0.9900 r                                          
  library removal time                                                                                     0.0979     1.0879                                            
  data required time                                                                                                  1.0879                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0879                                            
  data arrival time                                                                                                  -1.0924                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0045                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_MPR121_DATA_IN_reg_7_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (876.79,463.17)     d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.3424     1.0924 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     1.0924 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     1.0924 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     1.0924 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     1.0924 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     1.0924 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/o_MPR121_DATA_IN_reg_7_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250    0.0000     1.0924 r    (1005.22,776.08)       d i            1.05
  data arrival time                                                                                                   1.0924                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/o_MPR121_DATA_IN_reg_7_/CK (fd4qd1_hd)                                        0.0000     0.9900 r                                          
  library removal time                                                                                     0.0979     1.0879                                            
  data required time                                                                                                  1.0879                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0879                                            
  data arrival time                                                                                                  -1.0924                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0045                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_ADS1292_DATA_IN_reg_0_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (876.79,463.17)     d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.3424     1.0924 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     1.0924 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     1.0924 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     1.0924 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     1.0924 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     1.0924 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/o_ADS1292_DATA_IN_reg_0_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000     1.0924 r    (988.78,250.48)        d i            1.05
  data arrival time                                                                                                   1.0924                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/o_ADS1292_DATA_IN_reg_0_/CK (fd4qd1_hd)                                       0.0000     0.9900 r                                          
  library removal time                                                                                     0.0979     1.0879                                            
  data required time                                                                                                  1.0879                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0879                                            
  data arrival time                                                                                                  -1.0924                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0045                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_ADS1292_DATA_IN_reg_1_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (876.79,463.17)     d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.3424     1.0924 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     1.0924 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     1.0924 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     1.0924 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     1.0924 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     1.0924 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/o_ADS1292_DATA_IN_reg_1_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000     1.0924 r    (978.22,250.48)        d i            1.05
  data arrival time                                                                                                   1.0924                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/o_ADS1292_DATA_IN_reg_1_/CK (fd4qd1_hd)                                       0.0000     0.9900 r                                          
  library removal time                                                                                     0.0979     1.0879                                            
  data required time                                                                                                  1.0879                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0879                                            
  data arrival time                                                                                                  -1.0924                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0045                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_ADS1292_DATA_IN_reg_2_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (876.79,463.17)     d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.3424     1.0924 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     1.0924 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     1.0924 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     1.0924 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     1.0924 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     1.0924 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/o_ADS1292_DATA_IN_reg_2_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000     1.0924 r    (989.22,247.16)        d i            1.05
  data arrival time                                                                                                   1.0924                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/o_ADS1292_DATA_IN_reg_2_/CK (fd4qd1_hd)                                       0.0000     0.9900 r                                          
  library removal time                                                                                     0.0979     1.0879                                            
  data required time                                                                                                  1.0879                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0879                                            
  data arrival time                                                                                                  -1.0924                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0045                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_ADS1292_DATA_IN_reg_3_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (876.79,463.17)     d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.3424     1.0924 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     1.0924 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     1.0924 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     1.0924 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     1.0924 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     1.0924 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/o_ADS1292_DATA_IN_reg_3_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000     1.0924 r    (1000.66,254.37)       d i            1.05
  data arrival time                                                                                                   1.0924                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/o_ADS1292_DATA_IN_reg_3_/CK (fd4qd1_hd)                                       0.0000     0.9900 r                                          
  library removal time                                                                                     0.0979     1.0879                                            
  data required time                                                                                                  1.0879                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0879                                            
  data arrival time                                                                                                  -1.0924                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0045                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_ADS1292_DATA_IN_reg_4_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (876.79,463.17)     d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.3424     1.0924 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     1.0924 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     1.0924 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     1.0924 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     1.0924 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     1.0924 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/o_ADS1292_DATA_IN_reg_4_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000     1.0924 r    (969.58,254.37)        d i            1.05
  data arrival time                                                                                                   1.0924                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/o_ADS1292_DATA_IN_reg_4_/CK (fd4qd1_hd)                                       0.0000     0.9900 r                                          
  library removal time                                                                                     0.0979     1.0879                                            
  data required time                                                                                                  1.0879                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0879                                            
  data arrival time                                                                                                  -1.0924                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0045                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_ADS1292_DATA_IN_reg_5_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (876.79,463.17)     d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.3424     1.0924 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     1.0924 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     1.0924 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     1.0924 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     1.0924 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     1.0924 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/o_ADS1292_DATA_IN_reg_5_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000     1.0924 r    (976.03,257.67)        d i            1.05
  data arrival time                                                                                                   1.0924                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/o_ADS1292_DATA_IN_reg_5_/CK (fd4qd1_hd)                                       0.0000     0.9900 r                                          
  library removal time                                                                                     0.0979     1.0879                                            
  data required time                                                                                                  1.0879                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0879                                            
  data arrival time                                                                                                  -1.0924                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0045                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_ADS1292_DATA_IN_reg_6_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (876.79,463.17)     d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.3424     1.0924 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     1.0924 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     1.0924 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     1.0924 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     1.0924 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     1.0924 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/o_ADS1292_DATA_IN_reg_6_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000     1.0924 r    (961.07,261.57)        d i            1.05
  data arrival time                                                                                                   1.0924                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/o_ADS1292_DATA_IN_reg_6_/CK (fd4qd1_hd)                                       0.0000     0.9900 r                                          
  library removal time                                                                                     0.0979     1.0879                                            
  data required time                                                                                                  1.0879                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0879                                            
  data arrival time                                                                                                  -1.0924                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0045                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_ADS1292_DATA_IN_reg_7_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (876.79,463.17)     d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.3424     1.0924 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     1.0924 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     1.0924 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     1.0924 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     1.0924 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     1.0924 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/o_ADS1292_DATA_IN_reg_7_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000     1.0924 r    (999.78,247.16)        d i            1.05
  data arrival time                                                                                                   1.0924                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/o_ADS1292_DATA_IN_reg_7_/CK (fd4qd1_hd)                                       0.0000     0.9900 r                                          
  library removal time                                                                                     0.0979     1.0879                                            
  data required time                                                                                                  1.0879                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0879                                            
  data arrival time                                                                                                  -1.0924                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0045                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_ADS1292_FILTERED_DATA_ACK_reg
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (876.79,463.17)     d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.3424     1.0924 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     1.0924 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     1.0924 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     1.0924 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     1.0924 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     1.0924 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/o_ADS1292_FILTERED_DATA_ACK_reg/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000   1.0924 r (890.22,308.08)      d i            1.05
  data arrival time                                                                                                   1.0924                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/o_ADS1292_FILTERED_DATA_ACK_reg/CK (fd4qd1_hd)                                0.0000     0.9900 r                                          
  library removal time                                                                                     0.0979     1.0879                                            
  data required time                                                                                                  1.0879                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0879                                            
  data arrival time                                                                                                  -1.0924                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0045                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_15_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (876.79,463.17)     d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.3424     1.0924 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     1.0924 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     1.0924 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     1.0924 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     1.0924 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     1.0924 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_15_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000    0.9250    0.0000     1.0924 r    (897.27,398.36)        d i            1.05
  data arrival time                                                                                                   1.0924                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_15_/CK (fd4qd1_hd)                                         0.0000     0.9900 r                                          
  library removal time                                                                                     0.0979     1.0879                                            
  data required time                                                                                                  1.0879                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0879                                            
  data arrival time                                                                                                  -1.0924                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0045                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_16_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (876.79,463.17)     d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.3424     1.0924 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     1.0924 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     1.0924 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     1.0924 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     1.0924 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     1.0924 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_16_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000    0.9250    0.0000     1.0924 r    (852.53,391.17)        d i            1.05
  data arrival time                                                                                                   1.0924                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_16_/CK (fd4qd1_hd)                                         0.0000     0.9900 r                                          
  library removal time                                                                                     0.0979     1.0879                                            
  data required time                                                                                                  1.0879                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0879                                            
  data arrival time                                                                                                  -1.0924                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0045                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_17_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (876.79,463.17)     d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.3424     1.0924 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     1.0924 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     1.0924 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     1.0924 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     1.0924 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     1.0924 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_17_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000    0.9250    0.0000     1.0924 r    (887.73,405.57)        d i            1.05
  data arrival time                                                                                                   1.0924                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_17_/CK (fd4qd1_hd)                                         0.0000     0.9900 r                                          
  library removal time                                                                                     0.0979     1.0879                                            
  data required time                                                                                                  1.0879                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0879                                            
  data arrival time                                                                                                  -1.0924                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0045                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_18_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (876.79,463.17)     d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.3424     1.0924 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     1.0924 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     1.0924 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     1.0924 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     1.0924 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     1.0924 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_18_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000    0.9250    0.0000     1.0924 r    (865.73,405.57)        d i            1.05
  data arrival time                                                                                                   1.0924                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_18_/CK (fd4qd1_hd)                                         0.0000     0.9900 r                                          
  library removal time                                                                                     0.0979     1.0879                                            
  data required time                                                                                                  1.0879                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0879                                            
  data arrival time                                                                                                  -1.0924                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0045                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_19_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (876.79,463.17)     d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.3424     1.0924 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     1.0924 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     1.0924 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     1.0924 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     1.0924 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     1.0924 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_19_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000    0.9250    0.0000     1.0924 r    (885.83,401.67)        d i            1.05
  data arrival time                                                                                                   1.0924                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_19_/CK (fd4qd1_hd)                                         0.0000     0.9900 r                                          
  library removal time                                                                                     0.0979     1.0879                                            
  data required time                                                                                                  1.0879                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0879                                            
  data arrival time                                                                                                  -1.0924                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0045                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_24_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (876.79,463.17)     d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.3424     1.0924 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     1.0924 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     1.0924 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     1.0924 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     1.0924 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     1.0924 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_24_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000    0.9250    0.0000     1.0924 r    (845.49,344.08)        d i            1.05
  data arrival time                                                                                                   1.0924                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_24_/CK (fd4qd1_hd)                                         0.0000     0.9900 r                                          
  library removal time                                                                                     0.0979     1.0879                                            
  data required time                                                                                                  1.0879                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0879                                            
  data arrival time                                                                                                  -1.0924                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0045                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_25_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (876.79,463.17)     d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.3424     1.0924 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     1.0924 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     1.0924 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     1.0924 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     1.0924 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     1.0924 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_25_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000    0.9250    0.0000     1.0924 r    (872.34,308.08)        d i            1.05
  data arrival time                                                                                                   1.0924                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_25_/CK (fd4qd1_hd)                                         0.0000     0.9900 r                                          
  library removal time                                                                                     0.0979     1.0879                                            
  data required time                                                                                                  1.0879                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0879                                            
  data arrival time                                                                                                  -1.0924                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0045                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_26_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (876.79,463.17)     d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.3424     1.0924 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     1.0924 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     1.0924 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     1.0924 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     1.0924 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     1.0924 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_26_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000    0.9250    0.0000     1.0924 r    (844.17,333.57)        d i            1.05
  data arrival time                                                                                                   1.0924                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_26_/CK (fd4qd1_hd)                                         0.0000     0.9900 r                                          
  library removal time                                                                                     0.0979     1.0879                                            
  data required time                                                                                                  1.0879                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0879                                            
  data arrival time                                                                                                  -1.0924                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0045                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_27_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (876.79,463.17)     d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.3424     1.0924 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     1.0924 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     1.0924 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     1.0924 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     1.0924 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     1.0924 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_27_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000    0.9250    0.0000     1.0924 r    (851.22,311.96)        d i            1.05
  data arrival time                                                                                                   1.0924                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_27_/CK (fd4qd1_hd)                                         0.0000     0.9900 r                                          
  library removal time                                                                                     0.0979     1.0879                                            
  data required time                                                                                                  1.0879                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0879                                            
  data arrival time                                                                                                  -1.0924                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0045                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_28_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (876.79,463.17)     d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.3424     1.0924 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     1.0924 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     1.0924 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     1.0924 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     1.0924 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     1.0924 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_28_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000    0.9250    0.0000     1.0924 r    (854.15,333.57)        d i            1.05
  data arrival time                                                                                                   1.0924                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_28_/CK (fd4qd1_hd)                                         0.0000     0.9900 r                                          
  library removal time                                                                                     0.0979     1.0879                                            
  data required time                                                                                                  1.0879                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0879                                            
  data arrival time                                                                                                  -1.0924                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0045                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_29_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (876.79,463.17)     d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.3424     1.0924 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     1.0924 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     1.0924 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     1.0924 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     1.0924 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     1.0924 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_29_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000    0.9250    0.0000     1.0924 r    (848.58,322.48)        d i            1.05
  data arrival time                                                                                                   1.0924                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_29_/CK (fd4qd1_hd)                                         0.0000     0.9900 r                                          
  library removal time                                                                                     0.0979     1.0879                                            
  data required time                                                                                                  1.0879                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0879                                            
  data arrival time                                                                                                  -1.0924                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0045                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_30_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (876.79,463.17)     d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.3424     1.0924 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     1.0924 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     1.0924 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     1.0924 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     1.0924 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     1.0924 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_30_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000    0.9250    0.0000     1.0924 r    (847.70,329.67)        d i            1.05
  data arrival time                                                                                                   1.0924                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_30_/CK (fd4qd1_hd)                                         0.0000     0.9900 r                                          
  library removal time                                                                                     0.0979     1.0879                                            
  data required time                                                                                                  1.0879                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0879                                            
  data arrival time                                                                                                  -1.0924                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0045                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_31_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (876.79,463.17)     d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.3424     1.0924 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     1.0924 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     1.0924 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     1.0924 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     1.0924 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     1.0924 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_31_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000    0.9250    0.0000     1.0924 r    (858.70,315.27)        d i            1.05
  data arrival time                                                                                                   1.0924                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_31_/CK (fd4qd1_hd)                                         0.0000     0.9900 r                                          
  library removal time                                                                                     0.0979     1.0879                                            
  data required time                                                                                                  1.0879                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0879                                            
  data arrival time                                                                                                  -1.0924                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0045                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_48_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (876.79,463.17)     d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.3424     1.0924 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     1.0924 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     1.0924 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     1.0924 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     1.0924 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     1.0924 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_48_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000    0.9250    0.0000     1.0924 r    (926.46,362.36)        d i            1.05
  data arrival time                                                                                                   1.0924                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_48_/CK (fd4qd1_hd)                                         0.0000     0.9900 r                                          
  library removal time                                                                                     0.0979     1.0879                                            
  data required time                                                                                                  1.0879                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0879                                            
  data arrival time                                                                                                  -1.0924                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0045                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_0_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (876.79,463.17)     d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.3424     1.0924 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     1.0924 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     1.0924 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     1.0924 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     1.0924 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     1.0924 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_0_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000     0.9250    0.0000     1.0924 r    (844.17,376.77)        d i            1.05
  data arrival time                                                                                                   1.0924                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_0_/CK (fd4qd1_hd)                                          0.0000     0.9900 r                                          
  library removal time                                                                                     0.0979     1.0879                                            
  data required time                                                                                                  1.0879                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0879                                            
  data arrival time                                                                                                  -1.0924                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0045                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_1_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (876.79,463.17)     d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.3424     1.0924 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     1.0924 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     1.0924 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     1.0924 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     1.0924 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     1.0924 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_1_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000     0.9250    0.0000     1.0924 r    (862.22,398.36)        d i            1.05
  data arrival time                                                                                                   1.0924                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_1_/CK (fd4qd1_hd)                                          0.0000     0.9900 r                                          
  library removal time                                                                                     0.0979     1.0879                                            
  data required time                                                                                                  1.0879                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0879                                            
  data arrival time                                                                                                  -1.0924                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0045                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_3_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (876.79,463.17)     d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.3424     1.0924 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     1.0924 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     1.0924 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     1.0924 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     1.0924 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     1.0924 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_3_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000     0.9250    0.0000     1.0924 r    (873.95,401.67)        d i            1.05
  data arrival time                                                                                                   1.0924                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_3_/CK (fd4qd1_hd)                                          0.0000     0.9900 r                                          
  library removal time                                                                                     0.0979     1.0879                                            
  data required time                                                                                                  1.0879                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0879                                            
  data arrival time                                                                                                  -1.0924                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0045                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_4_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (876.79,463.17)     d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.3424     1.0924 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     1.0924 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     1.0924 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     1.0924 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     1.0924 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     1.0924 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_4_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000     0.9250    0.0000     1.0924 r    (903.42,394.48)        d i            1.05
  data arrival time                                                                                                   1.0924                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_4_/CK (fd4qd1_hd)                                          0.0000     0.9900 r                                          
  library removal time                                                                                     0.0979     1.0879                                            
  data required time                                                                                                  1.0879                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0879                                            
  data arrival time                                                                                                  -1.0924                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0045                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_5_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (876.79,463.17)     d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.3424     1.0924 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     1.0924 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     1.0924 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     1.0924 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     1.0924 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     1.0924 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_5_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000     0.9250    0.0000     1.0924 r    (847.70,383.96)        d i            1.05
  data arrival time                                                                                                   1.0924                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_5_/CK (fd4qd1_hd)                                          0.0000     0.9900 r                                          
  library removal time                                                                                     0.0979     1.0879                                            
  data required time                                                                                                  1.0879                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0879                                            
  data arrival time                                                                                                  -1.0924                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0045                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_7_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (876.79,463.17)     d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.3424     1.0924 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     1.0924 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     1.0924 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     1.0924 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     1.0924 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     1.0924 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_7_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000     0.9250    0.0000     1.0924 r    (847.70,362.36)        d i            1.05
  data arrival time                                                                                                   1.0924                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_7_/CK (fd4qd1_hd)                                          0.0000     0.9900 r                                          
  library removal time                                                                                     0.0979     1.0879                                            
  data required time                                                                                                  1.0879                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0879                                            
  data arrival time                                                                                                  -1.0924                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0045                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_49_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (876.79,463.17)     d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.3424     1.0924 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     1.0924 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     1.0924 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     1.0924 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     1.0924 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     1.0924 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_49_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000    0.9250    0.0000     1.0924 r    (935.98,347.96)        d i            1.05
  data arrival time                                                                                                   1.0924                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_49_/CK (fd4qd1_hd)                                         0.0000     0.9900 r                                          
  library removal time                                                                                     0.0979     1.0879                                            
  data required time                                                                                                  1.0879                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0879                                            
  data arrival time                                                                                                  -1.0924                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0045                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_50_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (876.79,463.17)     d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.3424     1.0924 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     1.0924 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     1.0924 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     1.0924 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     1.0924 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     1.0924 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_50_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000    0.9250    0.0000     1.0924 r    (922.49,344.08)        d i            1.05
  data arrival time                                                                                                   1.0924                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_50_/CK (fd4qd1_hd)                                         0.0000     0.9900 r                                          
  library removal time                                                                                     0.0979     1.0879                                            
  data required time                                                                                                  1.0879                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0879                                            
  data arrival time                                                                                                  -1.0924                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0045                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_ADS1292_CONTROL_reg_0_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (876.79,463.17)     d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.3424     1.0924 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     1.0924 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     1.0924 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     1.0924 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     1.0924 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     1.0924 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/o_ADS1292_CONTROL_reg_0_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000     1.0924 r    (904.30,297.57)        d i            1.05
  data arrival time                                                                                                   1.0924                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/o_ADS1292_CONTROL_reg_0_/CK (fd4qd1_hd)                                       0.0000     0.9900 r                                          
  library removal time                                                                                     0.0979     1.0879                                            
  data required time                                                                                                  1.0879                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0879                                            
  data arrival time                                                                                                  -1.0924                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0045                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_ADS1292_CONTROL_reg_1_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (876.79,463.17)     d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.3424     1.0924 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     1.0924 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     1.0924 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     1.0924 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     1.0924 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     1.0924 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/o_ADS1292_CONTROL_reg_1_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000     1.0924 r    (910.91,286.48)        d i            1.05
  data arrival time                                                                                                   1.0924                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/o_ADS1292_CONTROL_reg_1_/CK (fd4qd1_hd)                                       0.0000     0.9900 r                                          
  library removal time                                                                                     0.0979     1.0879                                            
  data required time                                                                                                  1.0879                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0879                                            
  data arrival time                                                                                                  -1.0924                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0045                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_ADS1292_REG_ADDR_reg_0_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (876.79,463.17)     d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.3424     1.0924 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     1.0924 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     1.0924 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     1.0924 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     1.0924 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     1.0924 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/o_ADS1292_REG_ADDR_reg_0_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000    1.0924 r    (951.53,268.77)        d i            1.05
  data arrival time                                                                                                   1.0924                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/o_ADS1292_REG_ADDR_reg_0_/CK (fd4qd1_hd)                                      0.0000     0.9900 r                                          
  library removal time                                                                                     0.0979     1.0879                                            
  data required time                                                                                                  1.0879                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0879                                            
  data arrival time                                                                                                  -1.0924                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0045                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_ADS1292_REG_ADDR_reg_1_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (876.79,463.17)     d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.3424     1.0924 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     1.0924 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     1.0924 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     1.0924 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     1.0924 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     1.0924 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/o_ADS1292_REG_ADDR_reg_1_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000    1.0924 r    (955.93,257.67)        d i            1.05
  data arrival time                                                                                                   1.0924                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/o_ADS1292_REG_ADDR_reg_1_/CK (fd4qd1_hd)                                      0.0000     0.9900 r                                          
  library removal time                                                                                     0.0979     1.0879                                            
  data required time                                                                                                  1.0879                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0879                                            
  data arrival time                                                                                                  -1.0924                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0045                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_ADS1292_REG_ADDR_reg_2_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (876.79,463.17)     d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.3424     1.0924 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     1.0924 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     1.0924 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     1.0924 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     1.0924 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     1.0924 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/o_ADS1292_REG_ADDR_reg_2_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000    1.0924 r    (950.66,261.57)        d i            1.05
  data arrival time                                                                                                   1.0924                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/o_ADS1292_REG_ADDR_reg_2_/CK (fd4qd1_hd)                                      0.0000     0.9900 r                                          
  library removal time                                                                                     0.0979     1.0879                                            
  data required time                                                                                                  1.0879                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0879                                            
  data arrival time                                                                                                  -1.0924                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0045                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_ADS1292_REG_ADDR_reg_3_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (876.79,463.17)     d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.3424     1.0924 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     1.0924 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     1.0924 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     1.0924 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     1.0924 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     1.0924 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/o_ADS1292_REG_ADDR_reg_3_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000    1.0924 r    (939.51,272.08)        d i            1.05
  data arrival time                                                                                                   1.0924                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/o_ADS1292_REG_ADDR_reg_3_/CK (fd4qd1_hd)                                      0.0000     0.9900 r                                          
  library removal time                                                                                     0.0979     1.0879                                            
  data required time                                                                                                  1.0879                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0879                                            
  data arrival time                                                                                                  -1.0924                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0045                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_ADS1292_REG_ADDR_reg_4_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (876.79,463.17)     d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.3424     1.0924 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     1.0924 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     1.0924 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     1.0924 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     1.0924 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     1.0924 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/o_ADS1292_REG_ADDR_reg_4_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000    1.0924 r    (939.07,283.17)        d i            1.05
  data arrival time                                                                                                   1.0924                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/o_ADS1292_REG_ADDR_reg_4_/CK (fd4qd1_hd)                                      0.0000     0.9900 r                                          
  library removal time                                                                                     0.0979     1.0879                                            
  data required time                                                                                                  1.0879                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0879                                            
  data arrival time                                                                                                  -1.0924                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0045                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_ADS1292_REG_ADDR_reg_5_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (876.79,463.17)     d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.3424     1.0924 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     1.0924 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     1.0924 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     1.0924 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     1.0924 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     1.0924 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/o_ADS1292_REG_ADDR_reg_5_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000    1.0924 r    (927.34,275.96)        d i            1.05
  data arrival time                                                                                                   1.0924                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/o_ADS1292_REG_ADDR_reg_5_/CK (fd4qd1_hd)                                      0.0000     0.9900 r                                          
  library removal time                                                                                     0.0979     1.0879                                            
  data required time                                                                                                  1.0879                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0879                                            
  data arrival time                                                                                                  -1.0924                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0045                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_ADS1292_REG_ADDR_reg_6_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (876.79,463.17)     d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.3424     1.0924 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     1.0924 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     1.0924 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     1.0924 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     1.0924 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     1.0924 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/o_ADS1292_REG_ADDR_reg_6_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000    1.0924 r    (931.73,272.08)        d i            1.05
  data arrival time                                                                                                   1.0924                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/o_ADS1292_REG_ADDR_reg_6_/CK (fd4qd1_hd)                                      0.0000     0.9900 r                                          
  library removal time                                                                                     0.0979     1.0879                                            
  data required time                                                                                                  1.0879                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0879                                            
  data arrival time                                                                                                  -1.0924                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0045                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_ADS1292_REG_ADDR_reg_7_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (876.79,463.17)     d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.3424     1.0924 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     1.0924 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     1.0924 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     1.0924 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     1.0924 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     1.0924 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/o_ADS1292_REG_ADDR_reg_7_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000    1.0924 r    (939.22,275.96)        d i            1.05
  data arrival time                                                                                                   1.0924                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/o_ADS1292_REG_ADDR_reg_7_/CK (fd4qd1_hd)                                      0.0000     0.9900 r                                          
  library removal time                                                                                     0.0979     1.0879                                            
  data required time                                                                                                  1.0879                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0879                                            
  data arrival time                                                                                                  -1.0924                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0045                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_MPR121_WRITE_ENABLE_reg
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (876.79,463.17)     d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.3424     1.0924 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     1.0924 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     1.0924 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     1.0924 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     1.0924 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     1.0924 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/o_MPR121_WRITE_ENABLE_reg/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000    1.0924 r    (983.22,704.08)        d i            1.05
  data arrival time                                                                                                   1.0924                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/o_MPR121_WRITE_ENABLE_reg/CK (fd4qd1_hd)                                      0.0000     0.9900 r                                          
  library removal time                                                                                     0.0979     1.0879                                            
  data required time                                                                                                  1.0879                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0879                                            
  data arrival time                                                                                                  -1.0924                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0045                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_32_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (876.79,463.17)     d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.3424     1.0924 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     1.0924 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     1.0924 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     1.0924 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     1.0924 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     1.0924 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_32_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000    0.9250    0.0000     1.0924 r    (889.49,322.48)        d i            1.05
  data arrival time                                                                                                   1.0924                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_32_/CK (fd4qd1_hd)                                         0.0000     0.9900 r                                          
  library removal time                                                                                     0.0979     1.0879                                            
  data required time                                                                                                  1.0879                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0879                                            
  data arrival time                                                                                                  -1.0924                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0045                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_33_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (876.79,463.17)     d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.3424     1.0924 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     1.0924 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     1.0924 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     1.0924 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     1.0924 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     1.0924 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_33_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000    0.9250    0.0000     1.0924 r    (883.34,329.67)        d i            1.05
  data arrival time                                                                                                   1.0924                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_33_/CK (fd4qd1_hd)                                         0.0000     0.9900 r                                          
  library removal time                                                                                     0.0979     1.0879                                            
  data required time                                                                                                  1.0879                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0879                                            
  data arrival time                                                                                                  -1.0924                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0045                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_34_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (876.79,463.17)     d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.3424     1.0924 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     1.0924 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     1.0924 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     1.0924 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     1.0924 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     1.0924 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_34_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000    0.9250    0.0000     1.0924 r    (867.34,326.36)        d i            1.05
  data arrival time                                                                                                   1.0924                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_34_/CK (fd4qd1_hd)                                         0.0000     0.9900 r                                          
  library removal time                                                                                     0.0979     1.0879                                            
  data required time                                                                                                  1.0879                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0879                                            
  data arrival time                                                                                                  -1.0924                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0045                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_35_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (876.79,463.17)     d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.3424     1.0924 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     1.0924 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     1.0924 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     1.0924 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     1.0924 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     1.0924 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_35_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000    0.9250    0.0000     1.0924 r    (860.46,326.36)        d i            1.05
  data arrival time                                                                                                   1.0924                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_35_/CK (fd4qd1_hd)                                         0.0000     0.9900 r                                          
  library removal time                                                                                     0.0979     1.0879                                            
  data required time                                                                                                  1.0879                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0879                                            
  data arrival time                                                                                                  -1.0924                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0045                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_36_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (876.79,463.17)     d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.3424     1.0924 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     1.0924 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     1.0924 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     1.0924 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     1.0924 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     1.0924 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_36_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000    0.9250    0.0000     1.0924 r    (904.90,311.96)        d i            1.05
  data arrival time                                                                                                   1.0924                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_36_/CK (fd4qd1_hd)                                         0.0000     0.9900 r                                          
  library removal time                                                                                     0.0979     1.0879                                            
  data required time                                                                                                  1.0879                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0879                                            
  data arrival time                                                                                                  -1.0924                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0045                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_37_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (876.79,463.17)     d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.3424     1.0924 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     1.0924 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     1.0924 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     1.0924 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     1.0924 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     1.0924 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_37_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000    0.9250    0.0000     1.0924 r    (878.93,322.48)        d i            1.05
  data arrival time                                                                                                   1.0924                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_37_/CK (fd4qd1_hd)                                         0.0000     0.9900 r                                          
  library removal time                                                                                     0.0979     1.0879                                            
  data required time                                                                                                  1.0879                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0879                                            
  data arrival time                                                                                                  -1.0924                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0045                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_38_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (876.79,463.17)     d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.3424     1.0924 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     1.0924 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     1.0924 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     1.0924 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     1.0924 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     1.0924 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_38_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000    0.9250    0.0000     1.0924 r    (859.14,322.48)        d i            1.05
  data arrival time                                                                                                   1.0924                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_38_/CK (fd4qd1_hd)                                         0.0000     0.9900 r                                          
  library removal time                                                                                     0.0979     1.0879                                            
  data required time                                                                                                  1.0879                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0879                                            
  data arrival time                                                                                                  -1.0924                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0045                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_39_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (876.79,463.17)     d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.3424     1.0924 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     1.0924 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     1.0924 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     1.0924 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     1.0924 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     1.0924 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_39_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000    0.9250    0.0000     1.0924 r    (884.22,311.96)        d i            1.05
  data arrival time                                                                                                   1.0924                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_39_/CK (fd4qd1_hd)                                         0.0000     0.9900 r                                          
  library removal time                                                                                     0.0979     1.0879                                            
  data required time                                                                                                  1.0879                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0879                                            
  data arrival time                                                                                                  -1.0924                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0045                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_40_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (876.79,463.17)     d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.3424     1.0924 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     1.0924 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     1.0924 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     1.0924 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     1.0924 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     1.0924 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_40_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000    0.9250    0.0000     1.0924 r    (913.54,319.17)        d i            1.05
  data arrival time                                                                                                   1.0924                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_40_/CK (fd4qd1_hd)                                         0.0000     0.9900 r                                          
  library removal time                                                                                     0.0979     1.0879                                            
  data required time                                                                                                  1.0879                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0879                                            
  data arrival time                                                                                                  -1.0924                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0045                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_41_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (876.79,463.17)     d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.3424     1.0924 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     1.0924 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     1.0924 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     1.0924 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     1.0924 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     1.0924 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_41_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000    0.9250    0.0000     1.0924 r    (931.15,336.88)        d i            1.05
  data arrival time                                                                                                   1.0924                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_41_/CK (fd4qd1_hd)                                         0.0000     0.9900 r                                          
  library removal time                                                                                     0.0979     1.0879                                            
  data required time                                                                                                  1.0879                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0879                                            
  data arrival time                                                                                                  -1.0924                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0045                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_42_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (876.79,463.17)     d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.3424     1.0924 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     1.0924 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     1.0924 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     1.0924 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     1.0924 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     1.0924 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_42_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000    0.9250    0.0000     1.0924 r    (907.83,326.36)        d i            1.05
  data arrival time                                                                                                   1.0924                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_42_/CK (fd4qd1_hd)                                         0.0000     0.9900 r                                          
  library removal time                                                                                     0.0979     1.0879                                            
  data required time                                                                                                  1.0879                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0879                                            
  data arrival time                                                                                                  -1.0924                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0045                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_43_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (876.79,463.17)     d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.3424     1.0924 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     1.0924 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     1.0924 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     1.0924 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     1.0924 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     1.0924 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_43_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000    0.9250    0.0000     1.0924 r    (915.90,336.88)        d i            1.05
  data arrival time                                                                                                   1.0924                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_43_/CK (fd4qd1_hd)                                         0.0000     0.9900 r                                          
  library removal time                                                                                     0.0979     1.0879                                            
  data required time                                                                                                  1.0879                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0879                                            
  data arrival time                                                                                                  -1.0924                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0045                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_44_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (876.79,463.17)     d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.3424     1.0924 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     1.0924 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     1.0924 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     1.0924 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     1.0924 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     1.0924 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_44_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000    0.9250    0.0000     1.0924 r    (930.71,340.77)        d i            1.05
  data arrival time                                                                                                   1.0924                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_44_/CK (fd4qd1_hd)                                         0.0000     0.9900 r                                          
  library removal time                                                                                     0.0979     1.0879                                            
  data required time                                                                                                  1.0879                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0879                                            
  data arrival time                                                                                                  -1.0924                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0045                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_45_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (876.79,463.17)     d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.3424     1.0924 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     1.0924 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     1.0924 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     1.0924 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     1.0924 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     1.0924 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_45_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000    0.9250    0.0000     1.0924 r    (902.98,319.17)        d i            1.05
  data arrival time                                                                                                   1.0924                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_45_/CK (fd4qd1_hd)                                         0.0000     0.9900 r                                          
  library removal time                                                                                     0.0979     1.0879                                            
  data required time                                                                                                  1.0879                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0879                                            
  data arrival time                                                                                                  -1.0924                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0045                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_46_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (876.79,463.17)     d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.3424     1.0924 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     1.0924 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     1.0924 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     1.0924 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     1.0924 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     1.0924 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_46_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000    0.9250    0.0000     1.0924 r    (899.61,326.36)        d i            1.05
  data arrival time                                                                                                   1.0924                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_46_/CK (fd4qd1_hd)                                         0.0000     0.9900 r                                          
  library removal time                                                                                     0.0979     1.0879                                            
  data required time                                                                                                  1.0879                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0879                                            
  data arrival time                                                                                                  -1.0924                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0045                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_47_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (876.79,463.17)     d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.3424     1.0924 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     1.0924 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     1.0924 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     1.0924 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     1.0924 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     1.0924 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_47_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000    0.9250    0.0000     1.0924 r    (896.09,336.88)        d i            1.05
  data arrival time                                                                                                   1.0924                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_47_/CK (fd4qd1_hd)                                         0.0000     0.9900 r                                          
  library removal time                                                                                     0.0979     1.0879                                            
  data required time                                                                                                  1.0879                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0879                                            
  data arrival time                                                                                                  -1.0924                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0045                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_MPR121_REG_ADDR_reg_0_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (876.79,463.17)     d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.3424     1.0924 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     1.0924 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     1.0924 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     1.0924 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     1.0924 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     1.0924 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/o_MPR121_REG_ADDR_reg_0_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000     1.0924 r    (973.97,772.77)        d i            1.05
  data arrival time                                                                                                   1.0924                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/o_MPR121_REG_ADDR_reg_0_/CK (fd4qd1_hd)                                       0.0000     0.9900 r                                          
  library removal time                                                                                     0.0979     1.0879                                            
  data required time                                                                                                  1.0879                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0879                                            
  data arrival time                                                                                                  -1.0924                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0045                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_MPR121_REG_ADDR_reg_1_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (876.79,463.17)     d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.3424     1.0924 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     1.0924 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     1.0924 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     1.0924 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     1.0924 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     1.0924 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/o_MPR121_REG_ADDR_reg_1_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000     1.0924 r    (956.82,768.88)        d i            1.05
  data arrival time                                                                                                   1.0924                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/o_MPR121_REG_ADDR_reg_1_/CK (fd4qd1_hd)                                       0.0000     0.9900 r                                          
  library removal time                                                                                     0.0979     1.0879                                            
  data required time                                                                                                  1.0879                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0879                                            
  data arrival time                                                                                                  -1.0924                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0045                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_MPR121_REG_ADDR_reg_2_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (876.79,463.17)     d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.3424     1.0924 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     1.0924 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     1.0924 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     1.0924 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     1.0924 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     1.0924 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/o_MPR121_REG_ADDR_reg_2_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000     1.0924 r    (969.58,758.36)        d i            1.05
  data arrival time                                                                                                   1.0924                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/o_MPR121_REG_ADDR_reg_2_/CK (fd4qd1_hd)                                       0.0000     0.9900 r                                          
  library removal time                                                                                     0.0979     1.0879                                            
  data required time                                                                                                  1.0879                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0879                                            
  data arrival time                                                                                                  -1.0924                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0045                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_MPR121_REG_ADDR_reg_3_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (876.79,463.17)     d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.3424     1.0924 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     1.0924 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     1.0924 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     1.0924 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     1.0924 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     1.0924 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/o_MPR121_REG_ADDR_reg_3_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000     1.0924 r    (981.46,768.88)        d i            1.05
  data arrival time                                                                                                   1.0924                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/o_MPR121_REG_ADDR_reg_3_/CK (fd4qd1_hd)                                       0.0000     0.9900 r                                          
  library removal time                                                                                     0.0979     1.0879                                            
  data required time                                                                                                  1.0879                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0879                                            
  data arrival time                                                                                                  -1.0924                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0045                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_MPR121_REG_ADDR_reg_4_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (876.79,463.17)     d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.3424     1.0924 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     1.0924 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     1.0924 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     1.0924 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     1.0924 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     1.0924 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/o_MPR121_REG_ADDR_reg_4_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000     1.0924 r    (966.93,776.08)        d i            1.05
  data arrival time                                                                                                   1.0924                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/o_MPR121_REG_ADDR_reg_4_/CK (fd4qd1_hd)                                       0.0000     0.9900 r                                          
  library removal time                                                                                     0.0979     1.0879                                            
  data required time                                                                                                  1.0879                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0879                                            
  data arrival time                                                                                                  -1.0924                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0045                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_MPR121_REG_ADDR_reg_5_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (876.79,463.17)     d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.3424     1.0924 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     1.0924 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     1.0924 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     1.0924 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     1.0924 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     1.0924 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/o_MPR121_REG_ADDR_reg_5_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000     1.0924 r    (967.82,768.88)        d i            1.05
  data arrival time                                                                                                   1.0924                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/o_MPR121_REG_ADDR_reg_5_/CK (fd4qd1_hd)                                       0.0000     0.9900 r                                          
  library removal time                                                                                     0.0979     1.0879                                            
  data required time                                                                                                  1.0879                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0879                                            
  data arrival time                                                                                                  -1.0924                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0045                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_MPR121_REG_ADDR_reg_6_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (876.79,463.17)     d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.3424     1.0924 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     1.0924 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     1.0924 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     1.0924 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     1.0924 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     1.0924 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/o_MPR121_REG_ADDR_reg_6_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000     1.0924 r    (961.22,783.28)        d i            1.05
  data arrival time                                                                                                   1.0924                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/o_MPR121_REG_ADDR_reg_6_/CK (fd4qd1_hd)                                       0.0000     0.9900 r                                          
  library removal time                                                                                     0.0979     1.0879                                            
  data required time                                                                                                  1.0879                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0879                                            
  data arrival time                                                                                                  -1.0924                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0045                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_MPR121_REG_ADDR_reg_7_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (876.79,463.17)     d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.3424     1.0924 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     1.0924 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     1.0924 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     1.0924 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     1.0924 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     1.0924 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/o_MPR121_REG_ADDR_reg_7_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000   0.9250   0.0000     1.0924 r    (983.66,761.67)        d i            1.05
  data arrival time                                                                                                   1.0924                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/o_MPR121_REG_ADDR_reg_7_/CK (fd4qd1_hd)                                       0.0000     0.9900 r                                          
  library removal time                                                                                     0.0979     1.0879                                            
  data required time                                                                                                  1.0879                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0879                                            
  data arrival time                                                                                                  -1.0924                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0045                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_8_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (876.79,463.17)     d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.3424     1.0924 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     1.0924 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     1.0924 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     1.0924 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     1.0924 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     1.0924 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_8_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000     0.9250    0.0000     1.0924 r    (858.98,416.08)        d i            1.05
  data arrival time                                                                                                   1.0924                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_8_/CK (fd4qd1_hd)                                          0.0000     0.9900 r                                          
  library removal time                                                                                     0.0979     1.0879                                            
  data required time                                                                                                  1.0879                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0879                                            
  data arrival time                                                                                                  -1.0924                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0045                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_9_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (876.79,463.17)     d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.3424     1.0924 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     1.0924 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     1.0924 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     1.0924 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     1.0924 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     1.0924 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_9_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000     0.9250    0.0000     1.0924 r    (906.07,412.77)        d i            1.05
  data arrival time                                                                                                   1.0924                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_9_/CK (fd4qd1_hd)                                          0.0000     0.9900 r                                          
  library removal time                                                                                     0.0979     1.0879                                            
  data required time                                                                                                  1.0879                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0879                                            
  data arrival time                                                                                                  -1.0924                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0045                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_10_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (876.79,463.17)     d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.3424     1.0924 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     1.0924 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     1.0924 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     1.0924 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     1.0924 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     1.0924 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_10_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000    0.9250    0.0000     1.0924 r    (864.41,408.88)        d i            1.05
  data arrival time                                                                                                   1.0924                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_10_/CK (fd4qd1_hd)                                         0.0000     0.9900 r                                          
  library removal time                                                                                     0.0979     1.0879                                            
  data required time                                                                                                  1.0879                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0879                                            
  data arrival time                                                                                                  -1.0924                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0045                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_11_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (876.79,463.17)     d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.3424     1.0924 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     1.0924 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     1.0924 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     1.0924 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     1.0924 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     1.0924 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_11_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000    0.9250    0.0000     1.0924 r    (895.07,405.57)        d i            1.05
  data arrival time                                                                                                   1.0924                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_11_/CK (fd4qd1_hd)                                         0.0000     0.9900 r                                          
  library removal time                                                                                     0.0979     1.0879                                            
  data required time                                                                                                  1.0879                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0879                                            
  data arrival time                                                                                                  -1.0924                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0045                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_12_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (876.79,463.17)     d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.3424     1.0924 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     1.0924 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     1.0924 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     1.0924 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     1.0924 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     1.0924 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_12_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000    0.9250    0.0000     1.0924 r    (912.82,405.57)        d i            1.05
  data arrival time                                                                                                   1.0924                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_12_/CK (fd4qd1_hd)                                         0.0000     0.9900 r                                          
  library removal time                                                                                     0.0979     1.0879                                            
  data required time                                                                                                  1.0879                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0879                                            
  data arrival time                                                                                                  -1.0924                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0045                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_13_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (876.79,463.17)     d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.3424     1.0924 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     1.0924 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     1.0924 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     1.0924 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     1.0924 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     1.0924 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_13_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000    0.9250    0.0000     1.0924 r    (877.17,408.88)        d i            1.05
  data arrival time                                                                                                   1.0924                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_13_/CK (fd4qd1_hd)                                         0.0000     0.9900 r                                          
  library removal time                                                                                     0.0979     1.0879                                            
  data required time                                                                                                  1.0879                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0879                                            
  data arrival time                                                                                                  -1.0924                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0045                                            


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_14_
            (rising-edge removal check against clock clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (876.79,463.17)     d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/Q (fd3qd1_hd)   0.0000             0.9250    0.3424     1.0924 f    (869.02,463.57)        d i            1.05
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (net)     1   0.0000                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST (async_rst_synchronizer_4)             0.9250    0.0000     1.0924 f    (netlink)              i              
  khu_sensor_top/sensor_core/w_rst (net)                0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell_2_1/A (nid4_hd)             0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (868.01,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell_2_1/Y (nid4_hd)                       0.0000               0.9250    0.0000     1.0924 f    (868.93,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net_2_1 (net)     1    0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/eco_cell/A (nid4_hd)                 0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (872.41,459.20)        d i            1.05
  khu_sensor_top/sensor_core/eco_cell/Y (nid4_hd)                           0.0000               0.9250    0.0000     1.0924 f    (873.33,459.28)        d i            1.05
  khu_sensor_top/sensor_core/eco_net (net)      1       0.0000                                   0.9250    0.0000     1.0924 f    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/U650/A (ivd4_hd)                     0.0000    0.0000    0.0000     0.9250    0.0000     1.0924 f    (876.04,459.20)        d i            1.05
  khu_sensor_top/sensor_core/U650/Y (ivd4_hd)                               0.0000               0.9250    0.0000     1.0924 r    (876.52,458.95)        d i            1.05
  khu_sensor_top/sensor_core/N142 (net)       273       0.0000                                   0.9250    0.0000     1.0924 r    [0.00,0.00]            d i            
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_14_/RN (fd4qd1_hd)   0.0000   0.0000   0.0000    0.9250    0.0000     1.0924 r    (893.30,416.08)        d i            1.05
  data arrival time                                                                                                   1.0924                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_14_/CK (fd4qd1_hd)                                         0.0000     0.9900 r                                          
  library removal time                                                                                     0.0979     1.0879                                            
  data required time                                                                                                  1.0879                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0879                                            
  data arrival time                                                                                                  -1.0924                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0045                                            


1
