module top_module( 
    input [99:0] in,
    output out_and,
    output out_or,
    output out_xor 
);

    // 100-input AND gate using reduction operator
    assign out_and = &in;
    
    // 100-input OR gate using reduction operator
    assign out_or = |in;
    
    // 100-input XOR gate using reduction operator
    assign out_xor = ^in;

endmodule