#include "uart.h"

#include "mmio.h"
// #include <stdint.h>

char tx_buf[MAX_BUF_SIZE] = {0},
     rx_buf[MAX_BUF_SIZE] = {0};
uint32_t tx_buf_head = 0,
         tx_buf_tail = 0,
         rx_buf_head = 0,
         rx_buf_tail = 0;

void uart_init() {
    uint32_t t;

    /* Init GPIO */
    // mini UART  -> set ALT5, PL011 UART -> set ALT0
    // Configure GPFSELn register to change alternate function
    t = mmio_read(GPFSEL1);
    t &= ~(7 << 12);  // clean gpio14
    t |= (2 << 12);   // set alt5
    t &= ~(7 << 15);  // clean gpio15
    t |= (2 << 15);   // set alt5
    mmio_write(GPFSEL1, t);

    /* Configure pull up/down register to disable GPIO pull up/down */
    /*
        The GPIO Pull-up/down Clock Registers control the actuation of internal pull-downs on
        the respective GPIO pins. These registers must be used in conjunction with the GPPUD
        register to effect GPIO Pull-up/down changes. The following sequence of events is
        required:
        1. Write to GPPUD to set the required control signal (i.e. Pull-up or Pull-Down or neither
        to remove the current Pull-up/down)
        2. Wait 150 cycles – this provides the required set-up time for the control signal
        3. Write to GPPUDCLK0/1 to clock the control signal into the GPIO pads you wish to
        modify – NOTE only the pads which receive a clock will be modified, all others will
        retain their previous state.
        4. Wait 150 cycles – this provides the required hold time for the control signal
        5. Write to GPPUD to remove the control signal
        6. Write to GPPUDCLK0/1 to remove the clock
    */
    mmio_write(GPPUD, 0);
    delay(150);
    mmio_write(GPPUDCLK0, (1 << 14) | (1 << 15));
    delay(150);
    mmio_write(GPPUDCLK0, 0);

    /* Init mini UART */
    // 0. The MMIO area base address is 0x3F000000 on raspi3
    // 1. Set AUXENB register to enable mini UART. Then mini UART register can be accessed.
    t = mmio_read(AUX_ENABLES);
    mmio_write(AUX_ENABLES, t | 1);

    // 2. Set AUX_MU_CNTL_REG to 0. Disable transmitter and receiver during configuration.
    mmio_write(AUX_MU_CNTL_REG, 0);

    // 3. Set AUX_MU_IER_REG to 0. Disable interrupt because currently you don’t need interrupt.
    mmio_write(AUX_MU_IER_REG, 0);

    // 4. Set AUX_MU_LCR_REG to 3. Set the data size to 8 bit.
    mmio_write(AUX_MU_LCR_REG, 3);

    // 5. Set AUX_MU_MCR_REG to 0. Don’t need auto flow control.
    mmio_write(AUX_MU_MCR_REG, 0);

    // 6. Set AUX_MU_BAUD to 270. Set baud rate to 115200
    mmio_write(AUX_MU_BAUD_REG, 270);

    // 7. Set AUX_MU_IIR_REG to 6. No FIFO.
    mmio_write(AUX_MU_IIR_REG, 6);

    // 8. Set AUX_MU_CNTL_REG to 3. Enable the transmitter and receiver.
    mmio_write(AUX_MU_CNTL_REG, 3);

    // clear rx data
    uart_flush();
}

void _putchar(char c) {
    while (!(mmio_read(AUX_MU_LSR_REG) & (1 << 5))) delay(1);
    mmio_write(AUX_MU_IO_REG, c);
}

void _async_putchar(char c) {
    while ((tx_buf_tail + 1) % MAX_BUF_SIZE == tx_buf_head) uart_enable_int(TX);  // wait, while tx_buf is full

    tx_buf[tx_buf_tail++] = c;
    tx_buf_tail %= MAX_BUF_SIZE;

    uart_enable_int(TX);
}

void uart_read(char* buf, uint32_t size) {
    for (uint32_t i = 0; i < size; i++) {
        while (!(mmio_read(AUX_MU_LSR_REG) & 1)) delay(1);
        buf[i] = mmio_read(AUX_MU_IO_REG) & 0xff;
        // _putchar(buf[i]);  // echo user input
    }
}

void async_uart_read(char* buf, uint32_t size) {
    for (uint32_t i = 0; i < size; i++) {
        while (rx_buf_head == rx_buf_tail) uart_enable_int(RX);  // wait, while rx_buf is empty
        buf[i] = rx_buf[rx_buf_head++];
    }
}

void uart_flush() {
    while (mmio_read(AUX_MU_LSR_REG) & 1) mmio_read(AUX_MU_IO_REG);
}

void uart_write_string(char* str) {
    for (uint32_t i = 0; str[i] != '\0'; i++) {
        _putchar((char)str[i]);
    }
}

void uart_puth(uint32_t d) {
    uint32_t c;

    for (int i = 28; i >= 0; i -= 4) {
        /* Highest 4 bits */
        c = (d >> i) & 0xF;
        /* Translate to hex */
        c = (c > 9) ? (0x37 + c) : (0x30 + c);
        _putchar(c);
    }
}

void uart_putc(char* buf, uint32_t size) {
    for (uint32_t i = 0; i < size; i++) {
        _putchar(buf[i]);
    }
}

void delay(uint32_t t) {
    for (uint32_t i = 0; i < t; i++)
        asm volatile("nop");
}

void uart_enable_aux_int() {
    uint32_t t = mmio_read(IRQ_ENABLE_1);
    t |= IRQ_PEND_AUX_INT;
    mmio_write(IRQ_ENABLE_1, t);
}

void uart_enable_int(uint32_t type) {
    uint32_t t = mmio_read(AUX_MU_IER_REG);
    mmio_write(AUX_MU_IER_REG, t | type);
}

void uart_disable_int(uint32_t type) {
    uint32_t t = mmio_read(AUX_MU_IER_REG);
    mmio_write(AUX_MU_IER_REG, t & ~(type));
}

void uart_int_handler() {
    if (mmio_read(AUX_MU_IIR_REG) & (0b01 << 1)) {  // Transmit holding register empty -> tx can write
        uart_disable_int(TX);                       // [ Lab3 - AD2 ] 1. masks the device’s interrupt line
        add_task(uart_write_callback, PRIORITY_NORMAL);
    } else if (mmio_read(AUX_MU_IIR_REG) & (0b10 << 1)) {  // Receiver holds valid byte -> rx can read
        uart_disable_int(RX);                              // [ Lab3 - AD2 ] 1. masks the device’s interrupt line
        add_task(uart_read_callback, PRIORITY_NORMAL);
    } else {
        uart_write_string("[+] uart_int_handler() Error" ENDL);
    }
}

void uart_write_callback() {
    if (tx_buf_head == tx_buf_tail) {  // tx_buf is empty
        uart_disable_int(TX);
        return;
    }
    _putchar(tx_buf[tx_buf_head++]);
    tx_buf_head %= MAX_BUF_SIZE;

    // [ Lab3 - AD2 ] 5. unmasks the interrupt line to get the next interrupt at the end of the task.
    uart_enable_int(TX);
}

void uart_read_callback() {
    if ((rx_buf_tail + 1) % MAX_BUF_SIZE == rx_buf_head) {  // rx_buf is full
        uart_disable_int(RX);
        return;
    }
    uart_read(&(rx_buf[rx_buf_tail++]), 1);  // transfer pointer!!
    rx_buf_tail %= MAX_BUF_SIZE;

    // [ Lab3 - AD2 ] 5. unmasks the interrupt line to get the next interrupt at the end of the task.
    uart_enable_int(RX);
}
