# PDM

Not a demo.  Use Icarus Verilog to generate timing diagrams
showing how the PDM module should interleave reads and write
to SPRAM.

View the resulting .vcd file in GTKWave.
