-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
-- Version: 2022.1
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity runge_kutta_45_multiply is
port (
    ap_ready : OUT STD_LOGIC;
    x : IN STD_LOGIC_VECTOR (99 downto 0);
    y : IN STD_LOGIC_VECTOR (99 downto 0);
    ap_return : OUT STD_LOGIC_VECTOR (199 downto 0) );
end;


architecture behav of runge_kutta_45_multiply is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_logic_0 : STD_LOGIC := '0';

attribute shreg_extract : string;
    signal r_V_fu_26_p2 : STD_LOGIC_VECTOR (199 downto 0);

    component runge_kutta_45_mul_100s_100s_200_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (99 downto 0);
        din1 : IN STD_LOGIC_VECTOR (99 downto 0);
        dout : OUT STD_LOGIC_VECTOR (199 downto 0) );
    end component;



begin
    mul_100s_100s_200_1_1_U73 : component runge_kutta_45_mul_100s_100s_200_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 100,
        din1_WIDTH => 100,
        dout_WIDTH => 200)
    port map (
        din0 => y,
        din1 => x,
        dout => r_V_fu_26_p2);




    ap_ready <= ap_const_logic_1;
    ap_return <= r_V_fu_26_p2;
end behav;
