{"vcs1":{"timestamp_begin":1698963860.771635755, "rt":0.37, "ut":0.16, "st":0.11}}
{"vcselab":{"timestamp_begin":1698963861.195553692, "rt":0.39, "ut":0.23, "st":0.12}}
{"link":{"timestamp_begin":1698963861.625432995, "rt":0.26, "ut":0.07, "st":0.15}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1698963860.442377778}
{"VCS_COMP_START_TIME": 1698963860.442377778}
{"VCS_COMP_END_TIME": 1698963861.947871703}
{"VCS_USER_OPTIONS": "-q -nc -sverilog TB.sv uart.sv"}
{"vcs1": {"peak_mem": 338400}}
{"stitch_vcselab": {"peak_mem": 222600}}
