{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1518057265040 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1518057265042 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb  7 21:34:24 2018 " "Processing started: Wed Feb  7 21:34:24 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1518057265042 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518057265042 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off hdl_modulator -c hdl_modulator " "Command: quartus_map --read_settings_files=on --write_settings_files=off hdl_modulator -c hdl_modulator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518057265043 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1518057265615 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1518057265615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "real_carrier_wave.vhd 2 1 " "Found 2 design units, including 1 entities, in source file real_carrier_wave.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 real_carrier_wave-rtl " "Found design unit 1: real_carrier_wave-rtl" {  } { { "real_carrier_wave.vhd" "" { Text "/home/mw/Documents/Design-Project/hdl_prj/hdlsrc/hdl_modulator/real_carrier_wave.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518057278340 ""} { "Info" "ISGN_ENTITY_NAME" "1 real_carrier_wave " "Found entity 1: real_carrier_wave" {  } { { "real_carrier_wave.vhd" "" { Text "/home/mw/Documents/Design-Project/hdl_prj/hdlsrc/hdl_modulator/real_carrier_wave.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518057278340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518057278340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imag_carrier_wave.vhd 2 1 " "Found 2 design units, including 1 entities, in source file imag_carrier_wave.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 imag_carrier_wave-rtl " "Found design unit 1: imag_carrier_wave-rtl" {  } { { "imag_carrier_wave.vhd" "" { Text "/home/mw/Documents/Design-Project/hdl_prj/hdlsrc/hdl_modulator/imag_carrier_wave.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518057278357 ""} { "Info" "ISGN_ENTITY_NAME" "1 imag_carrier_wave " "Found entity 1: imag_carrier_wave" {  } { { "imag_carrier_wave.vhd" "" { Text "/home/mw/Documents/Design-Project/hdl_prj/hdlsrc/hdl_modulator/imag_carrier_wave.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518057278357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518057278357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl_modulator_pac.vhd 1 0 " "Found 1 design units, including 0 entities, in source file hdl_modulator_pac.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hdl_modulator_pac " "Found design unit 1: hdl_modulator_pac" {  } { { "hdl_modulator_pac.vhd" "" { Text "/home/mw/Documents/Design-Project/hdl_prj/hdlsrc/hdl_modulator/hdl_modulator_pac.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518057278358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518057278358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl_modulator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl_modulator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hdl_modulator-rtl " "Found design unit 1: hdl_modulator-rtl" {  } { { "hdl_modulator.vhd" "" { Text "/home/mw/Documents/Design-Project/hdl_prj/hdlsrc/hdl_modulator/hdl_modulator.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518057278359 ""} { "Info" "ISGN_ENTITY_NAME" "1 hdl_modulator " "Found entity 1: hdl_modulator" {  } { { "hdl_modulator.vhd" "" { Text "/home/mw/Documents/Design-Project/hdl_prj/hdlsrc/hdl_modulator/hdl_modulator.vhd" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518057278359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518057278359 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "hdl_modulator " "Elaborating entity \"hdl_modulator\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1518057278471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "imag_carrier_wave imag_carrier_wave:Uimag_carrier_wave_1 A:rtl " "Elaborating entity \"imag_carrier_wave\" using architecture \"A:rtl\" for hierarchy \"imag_carrier_wave:Uimag_carrier_wave_1\"" {  } { { "hdl_modulator.vhd" "Uimag_carrier_wave_1" { Text "/home/mw/Documents/Design-Project/hdl_prj/hdlsrc/hdl_modulator/hdl_modulator.vhd" 98 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518057278594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "real_carrier_wave real_carrier_wave:Ureal_carrier_wave_1 A:rtl " "Elaborating entity \"real_carrier_wave\" using architecture \"A:rtl\" for hierarchy \"real_carrier_wave:Ureal_carrier_wave_1\"" {  } { { "hdl_modulator.vhd" "Ureal_carrier_wave_1" { Text "/home/mw/Documents/Design-Project/hdl_prj/hdlsrc/hdl_modulator/hdl_modulator.vhd" 103 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518057278620 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1518057281513 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1518057282153 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518057282153 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "311 " "Implemented 311 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "43 " "Implemented 43 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1518057283046 ""} { "Info" "ICUT_CUT_TM_OPINS" "38 " "Implemented 38 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1518057283046 ""} { "Info" "ICUT_CUT_TM_LCELLS" "228 " "Implemented 228 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1518057283046 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1518057283046 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1518057283046 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1033 " "Peak virtual memory: 1033 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1518057283054 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb  7 21:34:43 2018 " "Processing ended: Wed Feb  7 21:34:43 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1518057283054 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1518057283054 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1518057283054 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1518057283054 ""}
