v 20010722
T 500 2200 2 10 1 1 0 6
uref=U?
T 300 1950 9 10 1 0 0 0
4517
T 2600 950 5 10 0 0 0 0
device=4517
T 2600 1150 5 10 0 0 0 0
footprint=None
T 2600 1350 5 10 0 0 0 0
net=VSS:8
T 2600 1550 5 10 0 0 0 0
net=VDD:16
P 1700 0 1700 300 1
{
T 1750 100 5 8 1 1 0 0
pin1=5
T 1700 350 3 8 1 1 0 3
label=Q64
T 1700 500 5 8 0 1 0 3
type=io
}
P 1300 0 1300 300 1
{
T 1350 100 5 8 1 1 0 0
pin2=2
T 1300 350 3 8 1 1 0 3
label=Q48
T 1300 500 5 8 0 1 0 3
type=io
}
P 900 0 900 300 1
{
T 950 100 5 8 1 1 0 0
pin3=6
T 900 350 3 8 1 1 0 3
label=Q32
T 900 500 5 8 0 1 0 3
type=io
}
P 500 0 500 300 1
{
T 550 100 5 8 1 1 0 0
pin4=1
T 500 350 3 8 1 1 0 3
label=Q16
T 500 500 5 8 0 1 0 3
type=io
}
P 0 700 300 700 1
{
T 100 750 5 8 1 1 0 0
pin5=3
T 350 700 3 8 1 1 0 0
label=WE
T 350 700 5 8 0 1 0 2
type=in
}
P 0 1100 300 1100 1
{
T 100 1150 5 8 1 1 0 0
pin6=7
T 350 1100 3 8 1 1 0 0
label=D1
T 350 1100 5 8 0 1 0 2
type=in
}
P 0 1500 300 1500 1
{
T 100 1550 5 8 1 1 0 0
pin7=4
T 425 1500 3 8 1 1 0 0
label=CLK
T 425 1500 5 8 0 1 0 2
type=in
}
L 400 1500 300 1575 3 0 0 0 -1 -1
L 400 1500 300 1425 3 0 0 0 -1 -1
B 300 300 1600 1600 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 2600 1750 5 10 0 0 0 0
slot=1
T 2600 1950 5 10 0 0 0 0
numslots=2
T 2600 2150 5 10 0 0 0 0
slot1=5,2,6,1,3,7,4
T 2600 2350 5 10 0 0 0 0
slot2=11,14,10,15,13,19,12
