
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003347                       # Number of seconds simulated
sim_ticks                                  3346657686                       # Number of ticks simulated
final_tick                               574877695362                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  61675                       # Simulator instruction rate (inst/s)
host_op_rate                                    80932                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                  97994                       # Simulator tick rate (ticks/s)
host_mem_usage                               16894120                       # Number of bytes of host memory used
host_seconds                                 34151.53                       # Real time elapsed on the host
sim_insts                                  2106305665                       # Number of instructions simulated
sim_ops                                    2763956815                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       194560                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5376                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       224512                       # Number of bytes read from this memory
system.physmem.bytes_read::total               429696                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5376                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           10624                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks        80896                       # Number of bytes written to this memory
system.physmem.bytes_written::total             80896                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           41                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         1520                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           42                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1754                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  3357                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             632                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  632                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1568132                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     58135614                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1606379                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     67085439                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               128395564                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1568132                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1606379                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            3174511                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          24172176                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               24172176                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          24172176                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1568132                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     58135614                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1606379                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     67085439                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              152567740                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   8                       # Number of system calls
system.switch_cpus0.numCycles                 8025559                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         2856549                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2489624                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       189661                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1437534                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1384309                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          201019                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         5742                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3502236                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              15860164                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            2856549                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1585328                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3359479                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         876725                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        339692                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles            4                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1722569                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        91726                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      7887314                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.317338                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.291181                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4527835     57.41%     57.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          600291      7.61%     65.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          294155      3.73%     68.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          222711      2.82%     71.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          182916      2.32%     73.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          160149      2.03%     75.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6           54963      0.70%     76.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          195698      2.48%     79.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1648596     20.90%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      7887314                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.355931                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.976207                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3625882                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       316346                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3245840                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        16186                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        683059                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       313253                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         2865                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      17730830                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         4486                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        683059                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3776845                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         136182                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        40142                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3109737                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       141342                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      17169901                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           18                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         71051                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        58116                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     22739177                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     78173866                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     78173866                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     14903407                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         7835727                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         2154                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1156                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           360920                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      2625853                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       595039                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         7558                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       201587                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          16141808                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         2163                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         13768080                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        17659                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      4656159                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     12652695                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          127                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      7887314                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.745598                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.857693                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2825626     35.82%     35.82% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1676334     21.25%     57.08% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2       853686     10.82%     67.90% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       999368     12.67%     80.57% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       742462      9.41%     89.99% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       477091      6.05%     96.03% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       205051      2.60%     98.63% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        60907      0.77%     99.41% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        46789      0.59%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      7887314                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          58667     73.01%     73.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     73.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     73.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     73.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     73.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     73.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     73.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     73.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     73.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     73.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     73.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     73.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     73.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     73.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     73.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     73.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     73.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     73.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     73.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     73.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     73.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     73.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     73.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     73.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     73.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     73.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     73.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     73.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     73.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         12612     15.69%     88.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         9080     11.30%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     10806328     78.49%     78.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       109520      0.80%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc          996      0.01%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      2358277     17.13%     96.42% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       492959      3.58%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      13768080                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.715529                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              80359                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005837                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     35521488                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     20800243                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     13285609                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      13848439                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        22606                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       737775                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           95                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          118                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       155282                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        683059                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          76646                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         6985                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     16143972                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        64011                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      2625853                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       595039                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1147                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          3919                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           29                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          118                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        95963                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       111729                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       207692                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     13466429                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      2257060                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       301647                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2737258                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2017030                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            480198                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.677943                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              13311061                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             13285609                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          7996934                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         19699230                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.655412                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.405952                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     11370184                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      4773890                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         2036                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       187890                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7204255                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.578260                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.290381                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3367671     46.75%     46.75% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      1532980     21.28%     68.02% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       837579     11.63%     79.65% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       305749      4.24%     83.89% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       262161      3.64%     87.53% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       116183      1.61%     89.15% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       281460      3.91%     93.05% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        77296      1.07%     94.13% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       423176      5.87%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7204255                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      11370184                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2327830                       # Number of memory references committed
system.switch_cpus0.commit.loads              1888073                       # Number of loads committed
system.switch_cpus0.commit.membars               1012                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1779014                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          9928958                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       154568                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       423176                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            22925049                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           32972079                       # The number of ROB writes
system.switch_cpus0.timesIdled                   3299                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 138245                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             11370184                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.802556                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.802556                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.246019                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.246019                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        62351321                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       17438778                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18286525                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          2032                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  12                       # Number of system calls
system.switch_cpus1.numCycles                 8025559                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         2930373                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2377947                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       199580                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1215383                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1153414                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          311634                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         8683                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3070922                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              16167461                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            2930373                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1465048                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3412865                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1049939                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        539474                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines          1510667                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        90765                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      7869011                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.532574                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.326810                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4456146     56.63%     56.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          214202      2.72%     59.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          243583      3.10%     62.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          444723      5.65%     68.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          197968      2.52%     70.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          306703      3.90%     74.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          168114      2.14%     76.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          141331      1.80%     78.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1696241     21.56%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      7869011                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.365130                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.014497                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3241136                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       494413                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3256957                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        32694                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        843806                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       498314                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         2553                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      19239396                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         4590                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        843806                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3417129                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         126234                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       126445                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3109625                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       245767                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      18491346                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents         3375                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        132188                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        72133                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents          291                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands     25898105                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     86141172                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     86141172                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     15936998                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         9961042                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3912                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2360                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           632368                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1723736                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       882836                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        12820                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       292045                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          17373874                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3903                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         13987909                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        27591                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      5859295                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     17563677                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          755                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      7869011                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.777594                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.922409                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2748179     34.92%     34.92% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1666721     21.18%     56.10% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1143932     14.54%     70.64% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       791409     10.06%     80.70% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       658152      8.36%     89.06% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       356720      4.53%     93.60% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       353692      4.49%     98.09% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        80911      1.03%     99.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        69295      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      7869011                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         101371     76.65%     76.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             4      0.00%     76.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     76.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     76.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     76.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     76.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     76.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     76.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     76.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     76.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     76.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     76.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     76.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     76.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     76.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     76.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     76.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     76.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     76.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     76.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     76.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     76.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     76.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     76.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     76.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     76.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     76.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     76.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     76.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         14341     10.84%     87.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        16534     12.50%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     11662421     83.38%     83.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       197780      1.41%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1542      0.01%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1393578      9.96%     94.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       732588      5.24%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      13987909                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.742920                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             132250                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.009455                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     36004665                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     23237227                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     13584795                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      14120159                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        26934                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       672473                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          237                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          167                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       224151                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        843806                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          50173                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         7885                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     17377777                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        60821                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1723736                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       882836                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2335                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          5691                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           17                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          167                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       117894                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       114777                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       232671                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     13725213                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1301067                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       262691                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2005211                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         1944580                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            704144                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.710188                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              13595252                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             13584795                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          8893532                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         24951014                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.692691                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.356440                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9341151                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     11472922                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      5904852                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3148                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       202129                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7025205                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.633109                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.162011                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2765613     39.37%     39.37% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      1916352     27.28%     66.65% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       785902     11.19%     77.83% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       392722      5.59%     83.42% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       400518      5.70%     89.12% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       158018      2.25%     91.37% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       172539      2.46%     93.83% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        89124      1.27%     95.10% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       344417      4.90%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7025205                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9341151                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      11472922                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1709940                       # Number of memory references committed
system.switch_cpus1.commit.loads              1051259                       # Number of loads committed
system.switch_cpus1.commit.membars               1566                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1649635                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10336044                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       233435                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       344417                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            24058406                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           35600151                       # The number of ROB writes
system.switch_cpus1.timesIdled                   4182                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 156548                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9341151                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             11472922                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9341151                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.859162                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.859162                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.163925                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.163925                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        61701294                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       18780515                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       17806972                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3140                       # number of misc regfile writes
system.l2.replacements                           3357                       # number of replacements
system.l2.tagsinuse                      16381.569169                       # Cycle average of tags in use
system.l2.total_refs                           578542                       # Total number of references to valid blocks.
system.l2.sampled_refs                          19736                       # Sample count of references to valid blocks.
system.l2.avg_refs                          29.314045                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           262.820514                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     37.677880                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    795.249125                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     37.709454                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    869.755332                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           8005.951261                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           6372.405602                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.016041                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.002300                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.048538                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.002302                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.053086                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.488644                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.388941                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999852                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            4                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data         3901                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            4                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         5188                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    9097                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             2758                       # number of Writeback hits
system.l2.Writeback_hits::total                  2758                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data           24                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           58                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    82                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            4                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         3925                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            4                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         5246                       # number of demand (read+write) hits
system.l2.demand_hits::total                     9179                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            4                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         3925                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            4                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         5246                       # number of overall hits
system.l2.overall_hits::total                    9179                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           41                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         1520                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           42                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         1754                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  3357                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           41                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         1520                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           42                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         1754                       # number of demand (read+write) misses
system.l2.demand_misses::total                   3357                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           41                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         1520                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           42                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         1754                       # number of overall misses
system.l2.overall_misses::total                  3357                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      2342548                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data     94405015                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2615333                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    104740162                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       204103058                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      2342548                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data     94405015                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2615333                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    104740162                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        204103058                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      2342548                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data     94405015                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2615333                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    104740162                       # number of overall miss cycles
system.l2.overall_miss_latency::total       204103058                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           45                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         5421                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           46                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         6942                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               12454                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         2758                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              2758                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           24                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data           58                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                82                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           45                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         5445                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           46                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         7000                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                12536                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           45                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         5445                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           46                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         7000                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               12536                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.911111                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.280391                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.913043                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.252665                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.269552                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.911111                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.279155                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.913043                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.250571                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.267789                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.911111                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.279155                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.913043                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.250571                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.267789                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 57135.317073                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 62108.562500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 62269.833333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 59715.029647                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 60799.242776                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 57135.317073                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 62108.562500                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 62269.833333                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 59715.029647                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 60799.242776                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 57135.317073                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 62108.562500                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 62269.833333                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 59715.029647                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 60799.242776                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                  632                       # number of writebacks
system.l2.writebacks::total                       632                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           41                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         1520                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           42                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         1754                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             3357                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           41                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         1520                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           42                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         1754                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              3357                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           41                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         1520                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           42                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         1754                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             3357                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      2107972                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     85582328                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      2373567                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     94604241                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    184668108                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      2107972                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     85582328                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      2373567                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     94604241                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    184668108                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      2107972                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     85582328                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      2373567                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     94604241                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    184668108                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.911111                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.280391                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.913043                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.252665                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.269552                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.911111                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.279155                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.913043                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.250571                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.267789                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.911111                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.279155                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.913043                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.250571                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.267789                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 51413.951220                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 56304.163158                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 56513.500000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 53936.283352                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 55009.862377                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 51413.951220                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 56304.163158                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 56513.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 53936.283352                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 55009.862377                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 51413.951220                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 56304.163158                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 56513.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 53936.283352                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 55009.862377                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     3                       # number of replacements
system.cpu0.icache.tagsinuse               556.283707                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001755036                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   563                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1779316.227353                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    40.914486                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   515.369221                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.065568                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.825912                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.891480                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1722515                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1722515                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1722515                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1722515                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1722515                       # number of overall hits
system.cpu0.icache.overall_hits::total        1722515                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           54                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           54                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           54                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            54                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           54                       # number of overall misses
system.cpu0.icache.overall_misses::total           54                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3707580                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3707580                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3707580                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3707580                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3707580                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3707580                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1722569                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1722569                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1722569                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1722569                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1722569                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1722569                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000031                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000031                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000031                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000031                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000031                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000031                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 68658.888889                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 68658.888889                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 68658.888889                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 68658.888889                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 68658.888889                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 68658.888889                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            9                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            9                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            9                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           45                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           45                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           45                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           45                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           45                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           45                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      3051341                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      3051341                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      3051341                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      3051341                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      3051341                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      3051341                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000026                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000026                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000026                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000026                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 67807.577778                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 67807.577778                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 67807.577778                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 67807.577778                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 67807.577778                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 67807.577778                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  5445                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               223250419                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  5701                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              39159.870023                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   200.952518                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    55.047482                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.784971                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.215029                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      2055964                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2055964                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       437584                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        437584                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1124                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1124                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1016                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1016                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      2493548                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         2493548                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      2493548                       # number of overall hits
system.cpu0.dcache.overall_hits::total        2493548                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        16782                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        16782                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           72                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           72                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        16854                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         16854                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        16854                       # number of overall misses
system.cpu0.dcache.overall_misses::total        16854                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    746692658                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    746692658                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      2287179                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      2287179                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    748979837                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    748979837                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    748979837                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    748979837                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      2072746                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2072746                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       437656                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       437656                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1124                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1124                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1016                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1016                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      2510402                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      2510402                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      2510402                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      2510402                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.008097                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.008097                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000165                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000165                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.006714                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.006714                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.006714                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.006714                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 44493.663330                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 44493.663330                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 31766.375000                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 31766.375000                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 44439.292571                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 44439.292571                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 44439.292571                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 44439.292571                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1038                       # number of writebacks
system.cpu0.dcache.writebacks::total             1038                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        11361                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        11361                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           48                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           48                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        11409                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        11409                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        11409                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        11409                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         5421                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         5421                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           24                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           24                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         5445                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         5445                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         5445                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         5445                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    128270047                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    128270047                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       512275                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       512275                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    128782322                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    128782322                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    128782322                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    128782322                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002615                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002615                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000055                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000055                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002169                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002169                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002169                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002169                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 23661.694706                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 23661.694706                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 21344.791667                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 21344.791667                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 23651.482461                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 23651.482461                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 23651.482461                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 23651.482461                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               513.431214                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1088483959                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   518                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2101320.384170                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    41.431214                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          472                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.066396                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.756410                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.822806                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1510608                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1510608                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1510608                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1510608                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1510608                       # number of overall hits
system.cpu1.icache.overall_hits::total        1510608                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           59                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           59                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           59                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            59                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           59                       # number of overall misses
system.cpu1.icache.overall_misses::total           59                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3725441                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3725441                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3725441                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3725441                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3725441                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3725441                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1510667                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1510667                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1510667                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1510667                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1510667                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1510667                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000039                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000039                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000039                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000039                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000039                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000039                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 63143.067797                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 63143.067797                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 63143.067797                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 63143.067797                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 63143.067797                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 63143.067797                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           13                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           13                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           13                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           46                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           46                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           46                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           46                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           46                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           46                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      3042566                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      3042566                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      3042566                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      3042566                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      3042566                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      3042566                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000030                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000030                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000030                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000030                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 66142.739130                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 66142.739130                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 66142.739130                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 66142.739130                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 66142.739130                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 66142.739130                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  7000                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               177683723                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  7256                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              24487.833931                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   226.972006                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    29.027994                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.886609                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.113391                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1014872                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1014872                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       655248                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        655248                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         2268                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         2268                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1570                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1570                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1670120                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1670120                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1670120                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1670120                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        13458                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        13458                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          225                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          225                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        13683                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         13683                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        13683                       # number of overall misses
system.cpu1.dcache.overall_misses::total        13683                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    444994609                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    444994609                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      9137945                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      9137945                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    454132554                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    454132554                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    454132554                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    454132554                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1028330                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1028330                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       655473                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       655473                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         2268                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         2268                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1570                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1570                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1683803                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1683803                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1683803                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1683803                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.013087                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.013087                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000343                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000343                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008126                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008126                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008126                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008126                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 33065.433868                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 33065.433868                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 40613.088889                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 40613.088889                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 33189.545714                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 33189.545714                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 33189.545714                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 33189.545714                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1720                       # number of writebacks
system.cpu1.dcache.writebacks::total             1720                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         6516                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         6516                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          167                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          167                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         6683                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         6683                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         6683                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         6683                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         6942                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         6942                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           58                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           58                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         7000                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         7000                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         7000                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         7000                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    152698056                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    152698056                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1613013                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1613013                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    154311069                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    154311069                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    154311069                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    154311069                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006751                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006751                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000088                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000088                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004157                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004157                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004157                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004157                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 21996.262748                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 21996.262748                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 27810.568966                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 27810.568966                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 22044.438429                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 22044.438429                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 22044.438429                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 22044.438429                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
