<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Full_Adder_128bit.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="Full_Adder_128bit.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Full_Adder_128bit.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Full_Adder_128bit.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Full_Adder_128bit.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Full_Adder_128bit.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Full_Adder_128bit.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Full_Adder_128bit.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Full_Adder_128bit.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Full_Adder_128bit.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Full_Adder_128bit_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Full_Adder_128bit_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Full_Adder_128bit_xst.xrpt"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="Full_adder.vhi"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="netgen"/>
    <file xil_pn:fileType="FILE_NETGEN_REPORT" xil_pn:name="netgen/synthesis/Full_Adder_128bit_synthesis.nlf"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="netgen/synthesis/Full_Adder_128bit_synthesis.vhd"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1609694432" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1609694432">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1609694432" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="2990658314671632204" xil_pn:start_ts="1609694432">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1609694432" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-2740939429578591244" xil_pn:start_ts="1609694432">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1609694432" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1609694432">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1609694432" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-4509588728030918866" xil_pn:start_ts="1609694432">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1609694432" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="3206529612922900429" xil_pn:start_ts="1609694432">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1609694432" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-6352398721727308994" xil_pn:start_ts="1609694432">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1609695118" xil_pn:in_ck="7880734599667277883" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="-4359141776783815621" xil_pn:start_ts="1609695108">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Full_Adder_128bit.lso"/>
      <outfile xil_pn:name="Full_Adder_128bit.ngc"/>
      <outfile xil_pn:name="Full_Adder_128bit.ngr"/>
      <outfile xil_pn:name="Full_Adder_128bit.prj"/>
      <outfile xil_pn:name="Full_Adder_128bit.stx"/>
      <outfile xil_pn:name="Full_Adder_128bit.syr"/>
      <outfile xil_pn:name="Full_Adder_128bit.xst"/>
      <outfile xil_pn:name="Full_Adder_128bit_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1609695197" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="9069387633186430883" xil_pn:start_ts="1609695197">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1609695213" xil_pn:in_ck="7880734599667269137" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-2535778169679427857" xil_pn:start_ts="1609695205">
      <status xil_pn:value="AbortedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Full_Adder_128bit.bld"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1609695201" xil_pn:in_ck="7880734599667269137" xil_pn:name="TRAN_postSynthesisSimModel" xil_pn:prop_ck="-694650075908629646" xil_pn:start_ts="1609695197">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="netgen"/>
      <outfile xil_pn:name="netgen/synthesis/Full_Adder_128bit_synthesis.nlf"/>
      <outfile xil_pn:name="netgen/synthesis/Full_Adder_128bit_synthesis.vhd"/>
    </transform>
  </transforms>

</generated_project>
