#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
:vpi_module "v2009";
S_00000000026dfda0 .scope module, "Core" "Core" 2 120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /OUTPUT 8 "mem_addr"
    .port_info 2 /INOUT 8 "mem_data"
    .port_info 3 /OUTPUT 1 "mrd"
    .port_info 4 /OUTPUT 1 "mwr"
o00000000026fd0c8 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002758210_0 .net "clk", 0 0, o00000000026fd0c8;  0 drivers
o00000000026fd518 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0000000002758710_0 .net "mem_addr", 7 0, o00000000026fd518;  0 drivers
o00000000026fd548 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0000000002757d10_0 .net "mem_data", 7 0, o00000000026fd548;  0 drivers
o00000000026fd578 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002758ad0_0 .net "mrd", 0 0, o00000000026fd578;  0 drivers
o00000000026fd5a8 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002757810_0 .net "mwr", 0 0, o00000000026fd5a8;  0 drivers
S_00000000026dff20 .scope module, "l2_cache" "L2_Cache" 2 130, 3 3 0, S_00000000026dfda0;
 .timescale 0 0;
S_00000000026929b0 .scope module, "score" "SubCore" 2 135, 2 73 0, S_00000000026dfda0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /OUTPUT 8 "mem_addr"
    .port_info 2 /INOUT 8 "mem_data"
    .port_info 3 /OUTPUT 1 "mrd"
    .port_info 4 /OUTPUT 1 "mwr"
v00000000027583f0_0 .net "clk", 0 0, o00000000026fd0c8;  alias, 0 drivers
v00000000027592f0_0 .net "mem_addr", 7 0, o00000000026fd518;  alias, 0 drivers
v0000000002757e50_0 .net "mem_data", 7 0, o00000000026fd548;  alias, 0 drivers
v00000000027580d0_0 .net "mrd", 0 0, o00000000026fd578;  alias, 0 drivers
v0000000002758a30_0 .net "mwr", 0 0, o00000000026fd5a8;  alias, 0 drivers
v00000000027578b0_0 .net "uc_eos", 0 0, L_0000000002759070;  1 drivers
v0000000002758c10_0 .var "uc_opcode", 5 0;
v0000000002757ef0_0 .var "uc_sos", 0 0;
v0000000002757f90_0 .net "uop", 32 0, v000000000274e300_0;  1 drivers
S_0000000002692b30 .scope module, "l1_dcache" "L1_DCache" 2 99, 4 4 0, S_00000000026929b0;
 .timescale 0 0;
S_00000000026e4d60 .scope module, "l1_icache" "L1_ICache" 2 94, 5 4 0, S_00000000026929b0;
 .timescale 0 0;
S_00000000026e4ee0 .scope module, "s_fetch" "Stage_Fetch" 2 104, 6 26 0, S_00000000026929b0;
 .timescale 0 0;
S_00000000026c3e50 .scope module, "ucode" "Microcode" 2 89, 7 3 0, S_00000000026929b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /OUTPUT 33 "ctrl"
    .port_info 2 /INPUT 6 "opcode"
    .port_info 3 /OUTPUT 1 "eos"
    .port_info 4 /INPUT 1 "sos"
P_00000000026d9a80 .param/l "CTRL_DEPTH_ENC" 1 7 5, +C4<000000000000000000000000000000111>;
P_00000000026d9ab8 .param/l "SEGMENT_MAXCOUNT_ENC" 1 7 6, +C4<000000000000000000000000000000111>;
v000000000274e120 .array "call_stack", 255 0, 7 0;
v000000000274e800_0 .net "clk", 0 0, o00000000026fd0c8;  alias, 0 drivers
v000000000274eb20 .array "code", 200 0, 65 0;
v000000000274eee0_0 .var "code_ip", 7 0;
v000000000274e300_0 .var "ctrl", 32 0;
v000000000274ebc0_0 .net "eos", 0 0, L_0000000002759070;  alias, 1 drivers
v000000000274eda0_0 .var "flag_jmp", 0 0;
v000000000274e6c0_0 .var "flag_jmp_addr", 7 0;
v000000000274e580_0 .var "func_fmt", 31 0;
v000000000274ee40_0 .var/i "i", 31 0;
v000000000274ef80_0 .var "instruction_type", 1 0;
v000000000274e1c0 .array "int_seg_start", 199 0, 7 0;
v000000000274e4e0_0 .var/i "int_segment_counter", 31 0;
v000000000274ec60_0 .var/i "microinstr_ctr", 31 0;
v000000000274e260_0 .var "microunit_init", 0 0;
v000000000274e760_0 .var "microunit_running", 0 0;
v000000000274e8a0_0 .net "opcode", 5 0, v0000000002758c10_0;  1 drivers
v000000000274e940 .array "seg_start", 199 0, 7 0;
v000000000274e9e0_0 .var/i "segment_counter", 31 0;
v000000000274ea80_0 .net "sos", 0 0, v0000000002757ef0_0;  1 drivers
v000000000274e3a0_0 .var "stack_ptr", 7 0;
v000000000274e440_0 .var "zero", 0 0;
E_00000000026f15c0/0 .event edge, v000000000274e8a0_0, v000000000274ebc0_0, v000000000274e6c0_0, v000000000274eda0_0;
E_00000000026f15c0/1 .event edge, v000000000274e260_0, v000000000274eee0_0, v000000000274ea80_0, v000000000274e800_0;
E_00000000026f15c0 .event/or E_00000000026f15c0/0, E_00000000026f15c0/1;
L_0000000002759070 .part v000000000274e300_0, 32, 1;
S_00000000026c3fd0 .scope task, "check_microcode_running" "check_microcode_running" 7 122, 7 122 0, S_00000000026c3e50;
 .timescale 0 0;
TD_Core.score.ucode.check_microcode_running ;
    %load/vec4 v000000000274e8a0_0;
    %cmpi/e 63, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_0.1, 8;
T_0.0 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %jmp/0 T_0.1, 8;
 ; End of false expr.
    %blend;
T_0.1;
    %store/vec4 v000000000274e760_0, 0, 1;
    %end;
S_00000000026c4150 .scope task, "exec_microinstruction" "exec_microinstruction" 7 63, 7 63 0, S_00000000026c3e50;
 .timescale 0 0;
v00000000026e5060_0 .var "address", 7 0;
TD_Core.score.ucode.exec_microinstruction ;
    %load/vec4 v00000000026e5060_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v000000000274eb20, 4;
    %parti/s 2, 33, 7;
    %store/vec4 v000000000274ef80_0, 0, 2;
    %load/vec4 v00000000026e5060_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v000000000274eb20, 4;
    %parti/s 31, 35, 7;
    %pad/u 32;
    %store/vec4 v000000000274e580_0, 0, 32;
    %load/vec4 v000000000274e580_0;
    %parti/s 4, 28, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %jmp T_1.5;
T_1.2 ;
    %jmp T_1.5;
T_1.3 ;
    %load/vec4 v000000000274e580_0;
    %parti/s 27, 0, 2;
    %ix/vec4 4;
    %load/vec4a v000000000274e940, 4;
    %store/vec4 v000000000274e080_0, 0, 8;
    %fork TD_Core.score.ucode.schedule_jmp, S_000000000274f340;
    %join;
    %load/vec4 v00000000026e5060_0;
    %addi 1, 0, 8;
    %store/vec4 v000000000274e620_0, 0, 8;
    %fork TD_Core.score.ucode.push_stack, S_000000000274f1c0;
    %join;
    %jmp T_1.5;
T_1.4 ;
    %load/vec4 v000000000274e580_0;
    %parti/s 27, 0, 2;
    %ix/vec4 4;
    %load/vec4a v000000000274e1c0, 4;
    %store/vec4 v000000000274e080_0, 0, 8;
    %fork TD_Core.score.ucode.schedule_jmp, S_000000000274f340;
    %join;
    %load/vec4 v00000000026e5060_0;
    %addi 1, 0, 8;
    %store/vec4 v000000000274e620_0, 0, 8;
    %fork TD_Core.score.ucode.push_stack, S_000000000274f1c0;
    %join;
    %jmp T_1.5;
T_1.5 ;
    %pop/vec4 1;
    %load/vec4 v00000000026e5060_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v000000000274eb20, 4;
    %parti/s 33, 0, 2;
    %store/vec4 v000000000274e300_0, 0, 33;
    %end;
S_00000000026c4ae0 .scope task, "microinstr" "microinstr" 7 126, 7 126 0, S_00000000026c3e50;
 .timescale 0 0;
v0000000002692cb0_0 .var "control", 31 0;
v00000000026e00a0_0 .var "func", 31 0;
v00000000026c4c60_0 .var/i "is_eos", 31 0;
v00000000026c4d00_0 .var/i "is_sos", 31 0;
v000000000274ed00_0 .var "seg_type", 1 0;
TD_Core.score.ucode.microinstr ;
    %load/vec4 v00000000026c4d00_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_2.6, 4;
    %load/vec4 v000000000274ed00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.8, 8;
    %load/vec4 v000000000274ec60_0;
    %pad/s 8;
    %ix/getv/s 4, v000000000274e9e0_0;
    %store/vec4a v000000000274e940, 4, 0;
    %load/vec4 v000000000274e9e0_0;
    %addi 1, 0, 32;
    %store/vec4 v000000000274e9e0_0, 0, 32;
    %jmp T_2.9;
T_2.8 ;
    %load/vec4 v000000000274ed00_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.10, 4;
    %load/vec4 v000000000274ec60_0;
    %pad/s 8;
    %ix/getv/s 4, v000000000274e4e0_0;
    %store/vec4a v000000000274e1c0, 4, 0;
    %load/vec4 v000000000274e4e0_0;
    %addi 1, 0, 32;
    %store/vec4 v000000000274e4e0_0, 0, 32;
T_2.10 ;
T_2.9 ;
T_2.6 ;
    %load/vec4 v00000000026e00a0_0;
    %load/vec4 v000000000274ed00_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000000026c4c60_0;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_2.12, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_2.13, 8;
T_2.12 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_2.13, 8;
 ; End of false expr.
    %blend;
T_2.13;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000002692cb0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 66;
    %ix/getv/s 4, v000000000274ec60_0;
    %store/vec4a v000000000274eb20, 4, 0;
    %load/vec4 v000000000274ec60_0;
    %addi 1, 0, 32;
    %store/vec4 v000000000274ec60_0, 0, 32;
    %end;
S_000000000274f040 .scope task, "pop_stack" "pop_stack" 7 56, 7 56 0, S_00000000026c3e50;
 .timescale 0 0;
TD_Core.score.ucode.pop_stack ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000000000274e3a0_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz  T_3.14, 5;
    %load/vec4 v000000000274e3a0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %pad/u 8;
    %store/vec4 v000000000274e3a0_0, 0, 8;
    %load/vec4 v000000000274e3a0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v000000000274e120, 4;
    %store/vec4 v000000000274e080_0, 0, 8;
    %fork TD_Core.score.ucode.schedule_jmp, S_000000000274f340;
    %join;
T_3.14 ;
    %end;
S_000000000274f1c0 .scope task, "push_stack" "push_stack" 7 49, 7 49 0, S_00000000026c3e50;
 .timescale 0 0;
v000000000274e620_0 .var "address", 7 0;
TD_Core.score.ucode.push_stack ;
    %load/vec4 v000000000274e620_0;
    %load/vec4 v000000000274e3a0_0;
    %pad/u 10;
    %ix/vec4 4;
    %store/vec4a v000000000274e120, 4, 0;
    %load/vec4 v000000000274e3a0_0;
    %addi 1, 0, 8;
    %store/vec4 v000000000274e3a0_0, 0, 8;
    %end;
S_000000000274f340 .scope task, "schedule_jmp" "schedule_jmp" 7 42, 7 42 0, S_00000000026c3e50;
 .timescale 0 0;
v000000000274e080_0 .var "new_addr", 7 0;
TD_Core.score.ucode.schedule_jmp ;
    %load/vec4 v000000000274e080_0;
    %store/vec4 v000000000274e6c0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000274eda0_0, 0, 1;
    %end;
    .scope S_00000000026c3e50;
T_6 ;
    %pushi/vec4 0, 0, 33;
    %store/vec4 v000000000274e300_0, 0, 33;
    %end;
    .thread T_6;
    .scope S_00000000026c3e50;
T_7 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000000000274eee0_0, 0, 8;
    %end;
    .thread T_7;
    .scope S_00000000026c3e50;
T_8 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000000000274e3a0_0, 0, 8;
    %end;
    .thread T_8;
    .scope S_00000000026c3e50;
T_9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000274e9e0_0, 0, 32;
    %end;
    .thread T_9;
    .scope S_00000000026c3e50;
T_10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000274e4e0_0, 0, 32;
    %end;
    .thread T_10;
    .scope S_00000000026c3e50;
T_11 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000274ec60_0, 0, 32;
    %end;
    .thread T_11;
    .scope S_00000000026c3e50;
T_12 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000274e760_0, 0, 1;
    %end;
    .thread T_12;
    .scope S_00000000026c3e50;
T_13 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000274e260_0, 0, 1;
    %end;
    .thread T_13;
    .scope S_00000000026c3e50;
T_14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000274eda0_0, 0, 1;
    %end;
    .thread T_14;
    .scope S_00000000026c3e50;
T_15 ;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v000000000274e6c0_0, 0, 8;
    %end;
    .thread T_15;
    .scope S_00000000026c3e50;
T_16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000274e440_0, 0, 1;
    %end;
    .thread T_16;
    .scope S_00000000026c3e50;
T_17 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000000000274ef80_0, 0, 2;
    %end;
    .thread T_17;
    .scope S_00000000026c3e50;
T_18 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000274e580_0, 0, 32;
    %end;
    .thread T_18;
    .scope S_00000000026c3e50;
T_19 ;
    %wait E_00000000026f15c0;
    %load/vec4 v000000000274e800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %fork TD_Core.score.ucode.check_microcode_running, S_00000000026c3fd0;
    %join;
    %load/vec4 v000000000274e760_0;
    %load/vec4 v000000000274eee0_0;
    %pad/u 32;
    %pushi/vec4 255, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v000000000274ea80_0;
    %nor/r;
    %and;
    %load/vec4 v000000000274e260_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v000000000274eda0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.4, 8;
    %load/vec4 v000000000274e6c0_0;
    %store/vec4 v000000000274eee0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000274eda0_0, 0, 1;
    %jmp T_19.5;
T_19.4 ;
    %load/vec4 v000000000274ebc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.6, 8;
    %fork TD_Core.score.ucode.pop_stack, S_000000000274f040;
    %join;
    %jmp T_19.7;
T_19.6 ;
    %load/vec4 v000000000274eee0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %pad/u 8;
    %store/vec4 v000000000274eee0_0, 0, 8;
T_19.7 ;
T_19.5 ;
    %load/vec4 v000000000274eee0_0;
    %store/vec4 v00000000026e5060_0, 0, 8;
    %fork TD_Core.score.ucode.exec_microinstruction, S_00000000026c4150;
    %join;
T_19.2 ;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v000000000274ea80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.8, 8;
    %fork TD_Core.score.ucode.check_microcode_running, S_00000000026c3fd0;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000274e260_0, 0, 1;
    %load/vec4 v000000000274e760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.10, 8;
    %load/vec4 v000000000274e8a0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v000000000274e940, 4;
    %store/vec4 v000000000274eee0_0, 0, 8;
    %load/vec4 v000000000274eee0_0;
    %store/vec4 v00000000026e5060_0, 0, 8;
    %fork TD_Core.score.ucode.exec_microinstruction, S_00000000026c4150;
    %join;
T_19.10 ;
T_19.8 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_00000000026c3e50;
T_20 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000002692cb0_0, 0, 32;
    %pushi/vec4 536870913, 0, 32;
    %store/vec4 v00000000026e00a0_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000000026c4d00_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000026c4c60_0, 0, 32;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000000000274ed00_0, 0, 2;
    %fork TD_Core.score.ucode.microinstr, S_00000000026c4ae0;
    %join;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000002692cb0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000026e00a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000026c4d00_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000000026c4c60_0, 0, 32;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000000000274ed00_0, 0, 2;
    %fork TD_Core.score.ucode.microinstr, S_00000000026c4ae0;
    %join;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000002692cb0_0, 0, 32;
    %pushi/vec4 536870914, 0, 32;
    %store/vec4 v00000000026e00a0_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000000026c4d00_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000026c4c60_0, 0, 32;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000000000274ed00_0, 0, 2;
    %fork TD_Core.score.ucode.microinstr, S_00000000026c4ae0;
    %join;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000002692cb0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000026e00a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000026c4d00_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000000026c4c60_0, 0, 32;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000000000274ed00_0, 0, 2;
    %fork TD_Core.score.ucode.microinstr, S_00000000026c4ae0;
    %join;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000002692cb0_0, 0, 32;
    %pushi/vec4 536870912, 0, 32;
    %store/vec4 v00000000026e00a0_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000000026c4d00_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000026c4c60_0, 0, 32;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000000000274ed00_0, 0, 2;
    %fork TD_Core.score.ucode.microinstr, S_00000000026c4ae0;
    %join;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000002692cb0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000026e00a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000026c4d00_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000000026c4c60_0, 0, 32;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000000000274ed00_0, 0, 2;
    %fork TD_Core.score.ucode.microinstr, S_00000000026c4ae0;
    %join;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000002692cb0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000026e00a0_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000000026c4d00_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000000026c4c60_0, 0, 32;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000000000274ed00_0, 0, 2;
    %fork TD_Core.score.ucode.microinstr, S_00000000026c4ae0;
    %join;
    %pushi/vec4 74, 0, 32;
    %store/vec4 v0000000002692cb0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000026e00a0_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000000026c4d00_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000000026c4c60_0, 0, 32;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000000000274ed00_0, 0, 2;
    %fork TD_Core.score.ucode.microinstr, S_00000000026c4ae0;
    %join;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000274ee40_0, 0, 32;
T_20.0 ;
    %load/vec4 v000000000274ee40_0;
    %cmpi/s 200, 0, 32;
    %jmp/0xz T_20.1, 5;
    %pushi/vec4 0, 0, 66;
    %ix/getv/s 4, v000000000274ee40_0;
    %store/vec4a v000000000274eb20, 4, 0;
    %load/vec4 v000000000274ee40_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v000000000274ee40_0, 0, 32;
    %jmp T_20.0;
T_20.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000274ee40_0, 0, 32;
T_20.2 ;
    %load/vec4 v000000000274ee40_0;
    %cmpi/s 200, 0, 32;
    %jmp/0xz T_20.3, 5;
    %pushi/vec4 255, 0, 8;
    %ix/getv/s 4, v000000000274ee40_0;
    %store/vec4a v000000000274e940, 4, 0;
    %load/vec4 v000000000274ee40_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v000000000274ee40_0, 0, 32;
    %jmp T_20.2;
T_20.3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000274ee40_0, 0, 32;
T_20.4 ;
    %load/vec4 v000000000274ee40_0;
    %cmpi/s 200, 0, 32;
    %jmp/0xz T_20.5, 5;
    %pushi/vec4 255, 0, 8;
    %ix/getv/s 4, v000000000274ee40_0;
    %store/vec4a v000000000274e1c0, 4, 0;
    %load/vec4 v000000000274ee40_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v000000000274ee40_0, 0, 32;
    %jmp T_20.4;
T_20.5 ;
    %end;
    .thread T_20;
    .scope S_00000000026929b0;
T_21 ;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0000000002758c10_0, 0, 6;
    %end;
    .thread T_21;
    .scope S_00000000026929b0;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002757ef0_0, 0, 1;
    %end;
    .thread T_22;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "src/core_main.sv";
    "src/l2_cache.sv";
    "src/l1_dcache.sv";
    "src/l1_icache.sv";
    "src/fetch_stage.sv";
    "src/microcode.sv";
