# RISC-V-with-5-stage-pipeline-in-VHDL
An implementation of a 5-stage pipelined CPU, designed using VHDL. This repository contains the necessary source code, testbenches, and documentation for understanding and simulating the 5-stage pipelined CPU. 
