{
  "id": "CVE-2025-45006",
  "sourceIdentifier": "cve@mitre.org",
  "published": "2025-07-01T20:15:24.993",
  "lastModified": "2025-07-01T20:15:24.993",
  "vulnStatus": "Received",
  "cveTags": [],
  "descriptions": [
    {
      "lang": "en",
      "value": "Improper mstatus.SUM bit retention (non-zero) in Open-Source RISC-V Processor commit f517abb violates privileged spec constraints, enabling potential physical memory access attacks."
    }
  ],
  "metrics": {},
  "references": [
    {
      "url": "https://github.com/chipsalliance/rocket-chip.git",
      "source": "cve@mitre.org"
    },
    {
      "url": "https://github.com/heyfenny/Vulnerability_disclosure/blob/main/RISCV/Rocket-chip/CVE-2025-45006/details.md",
      "source": "cve@mitre.org"
    },
    {
      "url": "https://lf-riscv.atlassian.net/wiki/spaces/HOME/pages/16154769/RISC-V+Technical+Specifications#ISA-Specifications",
      "source": "cve@mitre.org"
    }
  ]
}