Generated by Fabric Compiler ( version 2022.2-SP6.4 <build 146967> ) at Fri May 16 19:39:12 2025

In normal mode(fast, normal, performance).

Placement started.
Placement done.
Total placement takes 3.30 sec.

Routing started.
Building routing graph takes 2.88 sec.
Processing design graph takes 0.75 sec.
Total nets for routing : 619.
Global routing takes 0.55 sec.
Detailed routing takes 0.55 sec.
Hold Violation Fix in router takes 0.31 sec.
Finish routing takes 0.05 sec.
Cleanup routing takes 0.00 sec.
Routing done.
Total routing takes 5.91 sec.

IO Port Info:
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| PORT       | DIRECTION     | LOC     | BANK       | VCCIO     | IOSTANDARD     | DRIVE     | BUS_KEEPER     | SLEW     | OFF_CHIP_TERMINATION     | VREF_MODE     | VREF_IN_MODE     | VREF_OUT_MODE     | DDR_TERM_MODE     | DIFF_IN_TERM_MODE     | OPEN_DRAIN     | DDR_RES     | IN_MAG     | HYS     | DYN_TERM     | CONSTRAINT     | IO_REGISTER     
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| clk        | input         | R3      | BANKR5     | 1.5       | LVCMOS15       | NA        | PULLUP         | NA       | NA                       | NA            | NA               | NA                | NA                | NA                    | NA             | NA          | NA         | OFF     | NA           | YES            | NA              
| led[0]     | output        | K3      | BANKR5     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | NA                       | NA            | NA               | NA                | NA                | NA                    | OFF            | NA          | NA         | NA      | NA           | NO             | NA              
| led[1]     | output        | L7      | BANKR5     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | NA                       | NA            | NA               | NA                | NA                | NA                    | OFF            | NA          | NA         | NA      | NA           | NO             | NA              
| led[2]     | output        | J3      | BANKR5     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | NA                       | NA            | NA               | NA                | NA                | NA                    | OFF            | NA          | NA         | NA      | NA           | NO             | NA              
| led[3]     | output        | G2      | BANKR4     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | NA                       | NA            | NA               | NA                | NA                | NA                    | OFF            | NA          | NA         | NA      | NA           | NO             | NA              
| led[4]     | output        | E1      | BANKR4     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | NA                       | NA            | NA               | NA                | NA                | NA                    | OFF            | NA          | NA         | NA      | NA           | NO             | NA              
| led[5]     | output        | N8      | BANKR5     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | NA                       | NA            | NA               | NA                | NA                | NA                    | OFF            | NA          | NA         | NA      | NA           | NO             | NA              
| led[6]     | output        | G1      | BANKR4     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | NA                       | NA            | NA               | NA                | NA                | NA                    | OFF            | NA          | NA         | NA      | NA           | NO             | NA              
| led[7]     | output        | H3      | BANKR4     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | NA                       | NA            | NA               | NA                | NA                | NA                    | OFF            | NA          | NA         | NA      | NA           | NO             | NA              
| rstn       | input         | G25     | BANKL4     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NA            | NA               | NA                | NA                | NA                    | NA             | NA          | NA         | OFF     | NA           | YES            | NA              
| rx         | input         | L25     | BANKL5     | 3.3       | LVCMOS33       | NA        | UNUSED         | NA       | NA                       | NA            | NA               | NA                | NA                | NA                    | NA             | NA          | NA         | OFF     | NA           | YES            | NA              
| tx         | output        | L24     | BANKL5     | 3.3       | LVCMOS33       | 4         | UNUSED         | FAST     | N                        | NA            | NA               | NA                | NA                | NA                    | OFF            | NA          | NA         | NA      | NA           | YES            | NA              
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Device Utilization Summary :
+------------------------------------------------------------------------------+
| Logic Utilization           | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------------+
| Use of ADC                  | 0        | 1             | 0                  
| Use of ANALOG               | 0        | 1             | 0                  
| Use of APM                  | 0        | 240           | 0                  
| Use of BKCL                 | 3        | 6             | 50                 
| Use of CCS                  | 1        | 1             | 100                
| Use of CLMA                 | 100      | 11675         | 1                  
|   FF                        | 330      | 93400         | 1                  
|   LUT                       | 216      | 46700         | 1                  
|   LUT-FF pairs              | 147      | 46700         | 1                  
| Use of CLMS                 | 27       | 4975          | 1                  
|   FF                        | 53       | 39800         | 1                  
|   LUT                       | 39       | 19900         | 1                  
|   LUT-FF pairs              | 25       | 19900         | 1                  
|   Distributed RAM           | 0        | 19900         | 0                  
| Use of DDRPHY_CPD           | 0        | 12            | 0                  
| Use of DDRPHY_IOCLK_DIV     | 0        | 6             | 0                  
| Use of DDR_PHY              | 0        | 24            | 0                  
| Use of DRM                  | 0.5      | 155           | 1                  
| Use of GPLL                 | 0        | 6             | 0                  
| Use of GSEB                 | 0        | 218           | 0                  
| Use of HARD0                | 47       | 10550         | 1                  
| Use of HCKB                 | 2        | 96            | 3                  
|  HCKB dataused              | 0        | 96            | 0                  
| Use of HCKMUX_TEST          | 0        | 8             | 0                  
| Use of HSSTLP               | 0        | 2             | 0                  
| Use of IO                   | 12       | 300           | 4                  
|   IOBD                      | 6        | 144           | 5                  
|   IOBS                      | 6        | 156           | 4                  
| Use of IOCKB                | 0        | 24            | 0                  
| Use of IOCKMUX_TEST         | 0        | 6             | 0                  
| Use of IOLHR                | 12       | 300           | 4                  
| Use of KEYRAM               | 0        | 1             | 0                  
| Use of MFG_TEST             | 0        | 1             | 0                  
| Use of MRCKB                | 0        | 12            | 0                  
| Use of MRCKMUX_TEST         | 0        | 6             | 0                  
| Use of MRPOSTMUX_TEST       | 0        | 6             | 0                  
| Use of PCIE                 | 0        | 1             | 0                  
| Use of PCKMUX_TEST          | 0        | 12            | 0                  
| Use of PLLMRMUX_TEST        | 0        | 6             | 0                  
| Use of PLLREFMUX_TEST       | 0        | 6             | 0                  
| Use of PPLL                 | 0        | 6             | 0                  
| Use of PREGMUXC_TEST        | 0        | 4             | 0                  
| Use of PREGMUXLR_TEST       | 0        | 6             | 0                  
| Use of RCKB                 | 0        | 24            | 0                  
|  RCKB dataused              | 0        | 24            | 0                  
| Use of RCKMUX_TEST          | 0        | 6             | 0                  
| Use of SCANCHAIN            | 1        | 1             | 100                
| Use of SCKMUX_TEST          | 0        | 12            | 0                  
| Use of SFB                  | 0        | 2225          | 0                  
| Use of SPAD                 | 0        | 8             | 0                  
| Use of TSERDES              | 0        | 48            | 0                  
| Use of USCM                 | 2        | 32            | 7                  
|  USCM dataused              | 0        | 32            | 0                  
| Use of USCMMUX_TEST         | 0        | 32            | 0                  
+------------------------------------------------------------------------------+

Global Clock Info:
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| GClk Inst                | Site Of GClk Inst     | GClk Fanout Net     | Clock Loads     | Non_Clock Loads     | Driver Inst                              | Driver Pin     | Site Of Driver Inst     
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| clkbufg_3/gopclkbufg     | USCM_215_576          | ntclkbufg_0         | 174             | 0                   | clk_ibuf/opit_1                          | DI_TO_CLK      | IOLHR_364_450           
| clkbufg_4/gopclkbufg     | USCM_215_579          | ntclkbufg_1         | 86              | 0                   | u_CORES/u_GTP_SCANCHAIN_PG/scanchain     | TCK1           | SCANCHAIN_88_312        
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Device Utilization Summary Of Each Module:
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Module Inst Name         | LUT     | FF      | Distributed RAM     | APM     | DRM     | ADC     | ANALOG     | CCS     | DDRPHY_CPD     | DDRPHY_IOCLK_DIV     | DDR_PHY     | GPLL     | HCKB     | HSSTLP     | IO     | IOCKB     | KEYRAM     | MRCKB     | PCIE     | PPLL     | RCKB     | SCANCHAIN     | TSERDES     | USCM     
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| uart                     | 255     | 383     | 0                   | 0       | 0.5     | 0       | 0          | 1       | 0              | 0                    | 0           | 0        | 2        | 0          | 12     | 0         | 0          | 0         | 0        | 0        | 0        | 1             | 0           | 2        
| + baud_rate_gen_inst     | 18      | 14      | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
| + uart_rx_inst           | 5       | 24      | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
| + u_CORES                | 232     | 345     | 0                   | 0       | 0.5     | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 1             | 0           | 0        
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Inputs and Outputs :
+---------------------------------------------------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                                                                           
+---------------------------------------------------------------------------------------------------------------------------------------------------+
| Input      | E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/13_uart/prj/uart_test/device_map/uart_map.adf               
|            | E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/13_uart/prj/uart_test/device_map/uart.pcf                   
| Output     | E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/13_uart/prj/uart_test/place_route/uart_pnr.adf              
|            | E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/13_uart/prj/uart_test/place_route/clock_utilization.txt     
|            | E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/13_uart/prj/uart_test/place_route/uart_plc.adf              
|            | E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/13_uart/prj/uart_test/place_route/uart.prr                  
|            | E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/13_uart/prj/uart_test/place_route/uart_prr.prt              
|            | E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/13_uart/prj/uart_test/place_route/uart_pnr.netlist          
|            | E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/13_uart/prj/uart_test/place_route/prr.db                    
+---------------------------------------------------------------------------------------------------------------------------------------------------+


Flow Command: pnr 
Peak memory: 1,165 MB
Total CPU time to pnr completion : 0h:0m:21s
Process Total CPU time to pnr completion : 0h:0m:21s
Total real time to pnr completion : 0h:0m:32s
