TimeQuest Timing Analyzer report for neural
Sat Dec 03 15:45:23 2016
Quartus II 64-Bit Version 15.0.0 Build 145 04/22/2015 Patches 0.01we SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'main_clk_50'
 14. Slow 1200mV 85C Model Setup: 'altera_reserved_tck'
 15. Slow 1200mV 85C Model Hold: 'main_clk_50'
 16. Slow 1200mV 85C Model Hold: 'altera_reserved_tck'
 17. Slow 1200mV 85C Model Recovery: 'main_clk_50'
 18. Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'
 19. Slow 1200mV 85C Model Removal: 'altera_reserved_tck'
 20. Slow 1200mV 85C Model Removal: 'main_clk_50'
 21. Slow 1200mV 85C Model Minimum Pulse Width: 'main_clk_50'
 22. Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'
 23. Setup Times
 24. Hold Times
 25. Clock to Output Times
 26. Minimum Clock to Output Times
 27. Output Enable Times
 28. Minimum Output Enable Times
 29. Output Disable Times
 30. Minimum Output Disable Times
 31. Slow 1200mV 85C Model Metastability Summary
 32. Slow 1200mV 0C Model Fmax Summary
 33. Slow 1200mV 0C Model Setup Summary
 34. Slow 1200mV 0C Model Hold Summary
 35. Slow 1200mV 0C Model Recovery Summary
 36. Slow 1200mV 0C Model Removal Summary
 37. Slow 1200mV 0C Model Minimum Pulse Width Summary
 38. Slow 1200mV 0C Model Setup: 'main_clk_50'
 39. Slow 1200mV 0C Model Setup: 'altera_reserved_tck'
 40. Slow 1200mV 0C Model Hold: 'main_clk_50'
 41. Slow 1200mV 0C Model Hold: 'altera_reserved_tck'
 42. Slow 1200mV 0C Model Recovery: 'main_clk_50'
 43. Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'
 44. Slow 1200mV 0C Model Removal: 'altera_reserved_tck'
 45. Slow 1200mV 0C Model Removal: 'main_clk_50'
 46. Slow 1200mV 0C Model Minimum Pulse Width: 'main_clk_50'
 47. Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 48. Setup Times
 49. Hold Times
 50. Clock to Output Times
 51. Minimum Clock to Output Times
 52. Output Enable Times
 53. Minimum Output Enable Times
 54. Output Disable Times
 55. Minimum Output Disable Times
 56. Slow 1200mV 0C Model Metastability Summary
 57. Fast 1200mV 0C Model Setup Summary
 58. Fast 1200mV 0C Model Hold Summary
 59. Fast 1200mV 0C Model Recovery Summary
 60. Fast 1200mV 0C Model Removal Summary
 61. Fast 1200mV 0C Model Minimum Pulse Width Summary
 62. Fast 1200mV 0C Model Setup: 'main_clk_50'
 63. Fast 1200mV 0C Model Setup: 'altera_reserved_tck'
 64. Fast 1200mV 0C Model Hold: 'main_clk_50'
 65. Fast 1200mV 0C Model Hold: 'altera_reserved_tck'
 66. Fast 1200mV 0C Model Recovery: 'main_clk_50'
 67. Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'
 68. Fast 1200mV 0C Model Removal: 'altera_reserved_tck'
 69. Fast 1200mV 0C Model Removal: 'main_clk_50'
 70. Fast 1200mV 0C Model Minimum Pulse Width: 'main_clk_50'
 71. Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 72. Setup Times
 73. Hold Times
 74. Clock to Output Times
 75. Minimum Clock to Output Times
 76. Output Enable Times
 77. Minimum Output Enable Times
 78. Output Disable Times
 79. Minimum Output Disable Times
 80. Fast 1200mV 0C Model Metastability Summary
 81. Multicorner Timing Analysis Summary
 82. Setup Times
 83. Hold Times
 84. Clock to Output Times
 85. Minimum Clock to Output Times
 86. Board Trace Model Assignments
 87. Input Transition Times
 88. Signal Integrity Metrics (Slow 1200mv 0c Model)
 89. Signal Integrity Metrics (Slow 1200mv 85c Model)
 90. Signal Integrity Metrics (Fast 1200mv 0c Model)
 91. Setup Transfers
 92. Hold Transfers
 93. Recovery Transfers
 94. Removal Transfers
 95. Report TCCS
 96. Report RSKM
 97. Unconstrained Paths
 98. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 15.0.0 Build 145 04/22/2015 Patches 0.01we SJ Web Edition ;
; Revision Name      ; neural                                                            ;
; Device Family      ; Cyclone IV E                                                      ;
; Device Name        ; EP4CE115F29C7                                                     ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Enabled                                                           ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------+
; SDC File List                                                                                       ;
+-----------------------------------------------------------------+--------+--------------------------+
; SDC File Path                                                   ; Status ; Read at                  ;
+-----------------------------------------------------------------+--------+--------------------------+
; neural.sdc                                                      ; OK     ; Sat Dec 03 15:44:55 2016 ;
; neural_soc/synthesis/submodules/altera_reset_controller.sdc     ; OK     ; Sat Dec 03 15:44:55 2016 ;
; neural_soc/synthesis/submodules/neural_soc_nios2_gen2_0_cpu.sdc ; OK     ; Sat Dec 03 15:44:55 2016 ;
+-----------------------------------------------------------------+--------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                    ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; Clock Name          ; Type ; Period  ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                 ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; altera_reserved_tck ; Base ; 100.000 ; 10.0 MHz  ; 0.000 ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { altera_reserved_tck } ;
; main_clk_50         ; Base ; 20.000  ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_50 }            ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+


+-----------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                        ;
+------------+-----------------+---------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name          ; Note ;
+------------+-----------------+---------------------+------+
; 3.73 MHz   ; 3.73 MHz        ; main_clk_50         ;      ;
; 175.62 MHz ; 175.62 MHz      ; altera_reserved_tck ;      ;
+------------+-----------------+---------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary            ;
+---------------------+----------+---------------+
; Clock               ; Slack    ; End Point TNS ;
+---------------------+----------+---------------+
; main_clk_50         ; -247.918 ; -7110.491     ;
; altera_reserved_tck ; 47.153   ; 0.000         ;
+---------------------+----------+---------------+


+---------------------------------------------+
; Slow 1200mV 85C Model Hold Summary          ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; main_clk_50         ; 0.402 ; 0.000         ;
; altera_reserved_tck ; 0.403 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary       ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; main_clk_50         ; 12.987 ; 0.000         ;
; altera_reserved_tck ; 48.280 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 85C Model Removal Summary       ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 1.394 ; 0.000         ;
; main_clk_50         ; 4.014 ; 0.000         ;
+---------------------+-------+---------------+


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+---------------------+--------+--------------------+
; Clock               ; Slack  ; End Point TNS      ;
+---------------------+--------+--------------------+
; main_clk_50         ; 9.488  ; 0.000              ;
; altera_reserved_tck ; 49.627 ; 0.000              ;
+---------------------+--------+--------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'main_clk_50'                                                                                                                                                                                     ;
+----------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack    ; From Node                                                             ; To Node                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+----------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -247.918 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[23] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[21] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.080     ; 267.856    ;
; -247.537 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[23] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[20] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.332      ; 267.887    ;
; -247.447 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[27] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[21] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.080     ; 267.385    ;
; -247.391 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[25] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[21] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.080     ; 267.329    ;
; -247.308 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[24] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[21] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.080     ; 267.246    ;
; -247.284 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[26] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[21] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.080     ; 267.222    ;
; -247.258 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[21] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[21] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.081     ; 267.195    ;
; -247.233 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[23] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[17] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.306      ; 267.557    ;
; -247.184 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[8]  ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[21] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.056     ; 267.146    ;
; -247.174 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[23] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[11] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.297      ; 267.489    ;
; -247.155 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[23] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[16] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.309      ; 267.482    ;
; -247.080 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[23] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[23] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.291      ; 267.389    ;
; -247.077 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[28] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[21] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.080     ; 267.015    ;
; -247.067 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[23] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[28] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.117     ; 266.968    ;
; -247.066 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[27] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[20] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.332      ; 267.416    ;
; -247.019 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[7]  ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[21] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.060     ; 266.977    ;
; -247.010 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[25] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[20] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.332      ; 267.360    ;
; -247.005 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[23] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[25] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.297      ; 267.320    ;
; -247.002 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[23] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[24] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.297      ; 267.317    ;
; -246.989 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[23] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[13] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.307      ; 267.314    ;
; -246.986 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[23] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[8]  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.307      ; 267.311    ;
; -246.964 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[15] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[21] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.081     ; 266.901    ;
; -246.956 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[6]  ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[21] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.080     ; 266.894    ;
; -246.947 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[19] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[21] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.081     ; 266.884    ;
; -246.938 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[5]  ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[21] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.523     ; 266.433    ;
; -246.927 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[24] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[20] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.332      ; 267.277    ;
; -246.911 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[23] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[19] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.293      ; 267.222    ;
; -246.903 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[26] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[20] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.332      ; 267.253    ;
; -246.896 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[29] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[21] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.080     ; 266.834    ;
; -246.880 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[23] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[15] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.306      ; 267.204    ;
; -246.877 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[21] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[20] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.331      ; 267.226    ;
; -246.875 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[23] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[22] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.296      ; 267.189    ;
; -246.872 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[20] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[21] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.083     ; 266.807    ;
; -246.822 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[23] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[12] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.322      ; 267.162    ;
; -246.821 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[23] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[14] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.322      ; 267.161    ;
; -246.804 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[18] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[21] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.081     ; 266.741    ;
; -246.803 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[8]  ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[20] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.356      ; 267.177    ;
; -246.802 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[23] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[18] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.306      ; 267.126    ;
; -246.776 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[22] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[21] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.080     ; 266.714    ;
; -246.762 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[27] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[17] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.306      ; 267.086    ;
; -246.760 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[16] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[21] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.083     ; 266.695    ;
; -246.706 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[25] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[17] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.306      ; 267.030    ;
; -246.703 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[14] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[21] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.083     ; 266.638    ;
; -246.703 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[27] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[11] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.297      ; 267.018    ;
; -246.696 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[28] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[20] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.332      ; 267.046    ;
; -246.684 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[27] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[16] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.309      ; 267.011    ;
; -246.654 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[4]  ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[21] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.061     ; 266.611    ;
; -246.647 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[25] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[11] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.297      ; 266.962    ;
; -246.638 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[7]  ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[20] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.352      ; 267.008    ;
; -246.630 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[17] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[21] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.081     ; 266.567    ;
; -246.628 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[25] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[16] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.309      ; 266.955    ;
; -246.623 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[24] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[17] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.306      ; 266.947    ;
; -246.609 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[27] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[23] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.291      ; 266.918    ;
; -246.599 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[26] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[17] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.306      ; 266.923    ;
; -246.596 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[27] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[28] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.117     ; 266.497    ;
; -246.583 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[15] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[20] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.331      ; 266.932    ;
; -246.577 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[10] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[21] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.546     ; 266.049    ;
; -246.575 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[6]  ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[20] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.332      ; 266.925    ;
; -246.573 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[21] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[17] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.305      ; 266.896    ;
; -246.570 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[23] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[5]  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.286      ; 266.874    ;
; -246.566 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[23] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[3]  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.286      ; 266.870    ;
; -246.566 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[19] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[20] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.331      ; 266.915    ;
; -246.564 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[23] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[7]  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.286      ; 266.868    ;
; -246.564 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[24] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[11] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.297      ; 266.879    ;
; -246.557 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[5]  ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[20] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.111     ; 266.464    ;
; -246.553 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[25] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[23] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.291      ; 266.862    ;
; -246.545 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[24] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[16] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.309      ; 266.872    ;
; -246.540 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[25] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[28] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.117     ; 266.441    ;
; -246.540 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[26] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[11] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.297      ; 266.855    ;
; -246.534 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[27] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[25] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.297      ; 266.849    ;
; -246.531 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[27] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[24] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.297      ; 266.846    ;
; -246.521 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[26] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[16] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.309      ; 266.848    ;
; -246.520 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[12] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[21] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.083     ; 266.455    ;
; -246.518 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[27] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[13] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.307      ; 266.843    ;
; -246.515 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[29] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[20] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.332      ; 266.865    ;
; -246.515 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[27] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[8]  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.307      ; 266.840    ;
; -246.514 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[21] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[11] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.296      ; 266.828    ;
; -246.499 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[8]  ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[17] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.330      ; 266.847    ;
; -246.495 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[21] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[16] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.308      ; 266.821    ;
; -246.491 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[20] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[20] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.329      ; 266.838    ;
; -246.478 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[25] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[25] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.297      ; 266.793    ;
; -246.475 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[25] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[24] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.297      ; 266.790    ;
; -246.470 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[23] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[9]  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.287      ; 266.775    ;
; -246.470 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[11] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[21] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.083     ; 266.405    ;
; -246.470 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[24] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[23] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.291      ; 266.779    ;
; -246.467 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[23] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[10] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.287      ; 266.772    ;
; -246.462 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[25] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[13] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.307      ; 266.787    ;
; -246.459 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[23] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[2]  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.304      ; 266.781    ;
; -246.459 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[25] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[8]  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.307      ; 266.784    ;
; -246.457 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[23] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[0]  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.304      ; 266.779    ;
; -246.457 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[24] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[28] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.117     ; 266.358    ;
; -246.446 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[26] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[23] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.291      ; 266.755    ;
; -246.440 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[27] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[19] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.293      ; 266.751    ;
; -246.440 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[8]  ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[11] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.321      ; 266.779    ;
; -246.433 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[26] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[28] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.117     ; 266.334    ;
; -246.423 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[23] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[6]  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.350      ; 266.791    ;
; -246.423 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[18] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[20] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.331      ; 266.772    ;
; -246.421 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[8]  ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[16] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.333      ; 266.772    ;
; -246.420 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[3]  ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[21] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.072     ; 266.366    ;
; -246.420 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[21] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[23] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.290      ; 266.728    ;
+----------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                                                          ; To Node                                                                                                                                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 47.153 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.090      ; 2.955      ;
; 47.346 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.072      ; 2.744      ;
; 47.375 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.090      ; 2.733      ;
; 47.578 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.083      ; 2.523      ;
; 47.598 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.083      ; 2.503      ;
; 47.627 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.071      ; 2.462      ;
; 47.641 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.083      ; 2.460      ;
; 47.644 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.112      ; 2.486      ;
; 47.685 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.073      ; 2.406      ;
; 47.713 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.081      ; 2.386      ;
; 47.782 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.073      ; 2.309      ;
; 47.812 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.068      ; 2.274      ;
; 47.909 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.072      ; 2.181      ;
; 47.945 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.084      ; 2.157      ;
; 47.956 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.084      ; 2.146      ;
; 48.010 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.087      ; 2.095      ;
; 48.107 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                                                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.081      ; 1.992      ;
; 48.803 ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                  ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|tdo                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.077      ; 1.292      ;
; 94.824 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                                                                                            ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 5.098      ;
; 95.053 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.122     ; 4.843      ;
; 95.058 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.122     ; 4.838      ;
; 95.059 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.122     ; 4.837      ;
; 95.062 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.122     ; 4.834      ;
; 95.063 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.122     ; 4.833      ;
; 95.069 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.122     ; 4.827      ;
; 95.070 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.122     ; 4.826      ;
; 95.070 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.122     ; 4.826      ;
; 95.237 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 4.669      ;
; 95.237 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 4.669      ;
; 95.237 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 4.669      ;
; 95.237 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 4.669      ;
; 95.237 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 4.669      ;
; 95.237 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 4.669      ;
; 95.237 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 4.669      ;
; 95.237 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 4.669      ;
; 95.306 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.630      ;
; 95.389 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                                                            ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 4.533      ;
; 95.402 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 4.513      ;
; 95.405 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.122     ; 4.491      ;
; 95.406 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 4.521      ;
; 95.406 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 4.521      ;
; 95.407 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 4.508      ;
; 95.408 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 4.507      ;
; 95.409 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.122     ; 4.487      ;
; 95.420 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 4.495      ;
; 95.421 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 4.494      ;
; 95.428 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 4.487      ;
; 95.428 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 4.487      ;
; 95.429 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 4.486      ;
; 95.492 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.457      ;
; 95.505 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 4.435      ;
; 95.505 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 4.435      ;
; 95.507 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 4.402      ;
; 95.512 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 4.397      ;
; 95.513 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 4.396      ;
; 95.525 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 4.384      ;
; 95.526 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 4.383      ;
; 95.533 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 4.376      ;
; 95.533 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 4.376      ;
; 95.534 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 4.375      ;
; 95.597 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.328      ;
; 95.597 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.328      ;
; 95.597 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.328      ;
; 95.597 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.328      ;
; 95.597 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.328      ;
; 95.597 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.328      ;
; 95.597 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.328      ;
; 95.597 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.328      ;
; 95.602 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.344      ;
; 95.602 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.344      ;
; 95.637 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                                                            ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.283      ;
; 95.637 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                                                            ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.283      ;
; 95.637 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                                                            ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.283      ;
; 95.637 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                                                            ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.283      ;
; 95.637 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                                                            ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.283      ;
; 95.637 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                                                            ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.283      ;
; 95.637 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                                                            ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.283      ;
; 95.637 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                                                            ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.283      ;
; 95.650 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.286      ;
; 95.650 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.286      ;
; 95.650 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.286      ;
; 95.650 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.286      ;
; 95.650 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.286      ;
; 95.680 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[35] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.120     ; 4.218      ;
; 95.680 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.120     ; 4.218      ;
; 95.714 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.222      ;
; 95.714 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.222      ;
; 95.714 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.222      ;
; 95.736 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 4.179      ;
; 95.741 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 4.174      ;
; 95.742 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                                                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 4.198      ;
; 95.742 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                                                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 4.198      ;
; 95.780 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.164      ;
; 95.791 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 4.117      ;
; 95.794 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.149      ;
; 95.794 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.149      ;
; 95.801 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.124      ;
; 95.801 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.124      ;
; 95.801 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.124      ;
; 95.801 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.124      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'main_clk_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                       ; To Node                                                                                                                                                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.402 ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|neural_soc_jtag_uart_0_scfifo_r:the_neural_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                      ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|neural_soc_jtag_uart_0_scfifo_r:the_neural_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|ac                                                                                                                                                                                                                                   ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|ac                                                                                                                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|E_ci_multi_clk_en                                                                                                                                                                                  ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|E_ci_multi_clk_en                                                                                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|pause_irq                                                                                                                                                                                                                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|pause_irq                                                                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|neural_soc_jtag_uart_0_scfifo_w:the_neural_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                 ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|neural_soc_jtag_uart_0_scfifo_w:the_neural_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|neural_soc_jtag_uart_0_scfifo_w:the_neural_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                      ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|neural_soc_jtag_uart_0_scfifo_w:the_neural_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                       ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[0]                                                                                                                                                                ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[0]                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.403 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                              ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                     ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                     ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                     ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                     ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                    ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer                                                                                                                                    ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted                                                                                                                                        ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                    ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; neural_soc:m_neural_soc|neural_soc_sdram_pll:sdram_pll|pfdena_reg                                                                                                                                                                                                                               ; neural_soc:m_neural_soc|neural_soc_sdram_pll:sdram_pll|pfdena_reg                                                                                                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|wait_for_one_post_bret_inst                                                                                                                                                                        ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|wait_for_one_post_bret_inst                                                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|d_read                                                                                                                                                                                             ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|d_read                                                                                                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|av_ld_align_cycle[1]                                                                                                                                                                               ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|av_ld_align_cycle[1]                                                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|av_ld_waiting_for_data                                                                                                                                                                             ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|av_ld_waiting_for_data                                                                                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                  ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                           ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                  ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                  ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|wait_latency_counter[1]                                                                                                                                                 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|wait_latency_counter[1]                                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_hw_port_s1_translator|wait_latency_counter[1]                                                                                                                                          ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_hw_port_s1_translator|wait_latency_counter[1]                                                                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[1]                                                                                                                                                 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[1]                                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_hw_sig_s1_translator|wait_latency_counter[1]                                                                                                                                           ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_hw_sig_s1_translator|wait_latency_counter[1]                                                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_port_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                           ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_port_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_port_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                           ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_port_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|neural_soc_jtag_uart_0_scfifo_r:the_neural_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                 ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|neural_soc_jtag_uart_0_scfifo_r:the_neural_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|rvalid                                                                                                                                                                                                                               ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|rvalid                                                                                                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                  ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_sig_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                            ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_sig_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_sig_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                            ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_sig_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|woverflow                                                                                                                                                                                                                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|woverflow                                                                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_neural_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_neural_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|hbreak_pending                                                                                                                                                                                     ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|hbreak_pending                                                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_neural_soc_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break             ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_neural_soc_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_neural_soc_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset         ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_neural_soc_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[5]                                                                                                                                                                                   ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[5]                                                                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_neural_soc_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch             ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_neural_soc_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:div|div_step_en                                                                                                     ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:div|div_step_en                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:div|div_cnt[1]                                                                                                      ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:div|div_cnt[1]                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|busy                                                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|busy                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|counter[3]                                                                                                                                                ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|counter[3]                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|counter[1]                                                                                                                                                ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|counter[1]                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|i_cmd[3]                                                                                                                                                                                                                                         ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|i_cmd[3]                                                                                                                                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_state.000100000                                                                                                                                                                                                                                ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_state.000100000                                                                                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_count[1]                                                                                                                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_count[1]                                                                                                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_next.010000000                                                                                                                                                                                                                                 ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_next.010000000                                                                                                                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|neural_soc_sdram_input_efifo_module:the_neural_soc_sdram_input_efifo_module|entries[0]                                                                                                                                                           ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|neural_soc_sdram_input_efifo_module:the_neural_soc_sdram_input_efifo_module|entries[0]                                                                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                                                                                                ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|neural_soc_sdram_input_efifo_module:the_neural_soc_sdram_input_efifo_module|entries[1]                                                                                                                                                           ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|neural_soc_sdram_input_efifo_module:the_neural_soc_sdram_input_efifo_module|entries[1]                                                                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_state.000000001                                                                                                                                                                                                                                ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_state.000000001                                                                                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|active_cs_n                                                                                                                                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|active_cs_n                                                                                                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|neural_soc_sdram_input_efifo_module:the_neural_soc_sdram_input_efifo_module|rd_address                                                                                                                                                           ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|neural_soc_sdram_input_efifo_module:the_neural_soc_sdram_input_efifo_module|rd_address                                                                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][107]                                                                                                                                                                ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][107]                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                                                                                                                    ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|full                                                                                                                                                                     ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|full                                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[2]                                                                                                                                                                ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[2]                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[1]                                                                                                                                                                ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[1]                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][68]                                                                                                                                                                 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][68]                                                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][86]                                                                                                                                                                 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][86]                                                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[2]                                                                                                                                                                ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[2]                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[1]                                                                                                                                                                ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[1]                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|i_cmd[2]                                                                                                                                                                                                                                         ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|i_cmd[2]                                                                                                                                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|i_cmd[1]                                                                                                                                                                                                                                         ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|i_cmd[1]                                                                                                                                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|i_cmd[0]                                                                                                                                                                                                                                         ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|i_cmd[0]                                                                                                                                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|ack_refresh_request                                                                                                                                                                                                                              ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|ack_refresh_request                                                                                                                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|refresh_request                                                                                                                                                                                                                                  ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|refresh_request                                                                                                                                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|init_done                                                                                                                                                                                                                                        ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|init_done                                                                                                                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|i_next.101                                                                                                                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|i_next.101                                                                                                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|i_count[1]                                                                                                                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|i_count[1]                                                                                                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|i_count[2]                                                                                                                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|i_count[2]                                                                                                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|i_count[0]                                                                                                                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|i_count[0]                                                                                                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|i_next.000                                                                                                                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|i_next.000                                                                                                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|i_state.101                                                                                                                                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|i_state.101                                                                                                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|i_state.000                                                                                                                                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|i_state.000                                                                                                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|i_refs[2]                                                                                                                                                                                                                                        ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|i_refs[2]                                                                                                                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|i_refs[1]                                                                                                                                                                                                                                        ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|i_refs[1]                                                                                                                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|i_refs[0]                                                                                                                                                                                                                                        ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|i_refs[0]                                                                                                                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_neural_soc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go             ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_neural_soc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.404 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted                                                                                                                                 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|i_read                                                                                                                                                                                             ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|i_read                                                                                                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                             ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[1]                                                                                                                             ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[1]                                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                               ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                    ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                    ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_s1_translator|wait_latency_counter[1]                                                                                                                                              ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_s1_translator|wait_latency_counter[1]                                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                               ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.079      ; 0.669      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                                                                                 ; To Node                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.403 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                                     ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.408 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.674      ;
; 0.420 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.686      ;
; 0.428 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.694      ;
; 0.428 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.694      ;
; 0.428 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.694      ;
; 0.428 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.694      ;
; 0.429 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.695      ;
; 0.430 ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                                                                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                                                                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                                                                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                                                                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.431 ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                                                                                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.696      ;
; 0.432 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.697      ;
; 0.432 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.696      ;
; 0.432 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.697      ;
; 0.437 ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                                                                                                         ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.703      ;
; 0.437 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.703      ;
; 0.437 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.703      ;
; 0.438 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.704      ;
; 0.438 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.704      ;
; 0.438 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.704      ;
; 0.438 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.703      ;
; 0.438 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.703      ;
; 0.439 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|ir_out[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.704      ;
; 0.439 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.703      ;
; 0.442 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.707      ;
; 0.446 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.712      ;
; 0.447 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.712      ;
; 0.447 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.712      ;
; 0.448 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.713      ;
; 0.452 ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                                                                                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.718      ;
; 0.452 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[9]                                                        ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[8]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.717      ;
; 0.452 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[6]                                                        ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[5]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.717      ;
; 0.454 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[5]                                                        ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[4]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.719      ;
; 0.454 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[28]                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[27]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.719      ;
; 0.455 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[4]                                                        ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[3]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.720      ;
; 0.459 ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                                                                                        ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.725      ;
; 0.459 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.724      ;
; 0.461 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.726      ;
; 0.554 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.820      ;
; 0.555 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.821      ;
; 0.555 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.820      ;
; 0.556 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.821      ;
; 0.556 ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                                                                                         ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.822      ;
; 0.558 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.824      ;
; 0.558 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.824      ;
; 0.561 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[14]                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[13]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.826      ;
; 0.562 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[34]                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[33]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.827      ;
; 0.562 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[24]                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[23]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.827      ;
; 0.563 ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                                                                                         ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.829      ;
; 0.563 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[13]                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[12]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.828      ;
; 0.563 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[30]                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[29]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.828      ;
; 0.564 ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                                                                                         ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.830      ;
; 0.568 ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                                                                                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.834      ;
; 0.571 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.837      ;
; 0.576 ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                                                                         ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.842      ;
; 0.576 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.841      ;
; 0.577 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[12]                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[11]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.842      ;
; 0.578 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[22]                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[21]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.843      ;
; 0.578 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[25]                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[24]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.843      ;
; 0.587 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.852      ;
; 0.590 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                                                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.854      ;
; 0.593 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.859      ;
; 0.600 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.866      ;
; 0.600 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.866      ;
; 0.602 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.866      ;
; 0.603 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.869      ;
; 0.603 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.868      ;
; 0.608 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.874      ;
; 0.609 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.875      ;
; 0.610 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.876      ;
; 0.619 ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                                                                                        ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 0.890      ;
; 0.621 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.887      ;
; 0.622 ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                                                                                        ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 0.893      ;
; 0.622 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.888      ;
; 0.623 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.889      ;
; 0.623 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.889      ;
; 0.639 ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                                                                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.905      ;
; 0.639 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.905      ;
; 0.641 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.907      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'main_clk_50'                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                             ; To Node                                                                                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 12.987 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|za_data[22]                                                                                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.277     ; 6.631      ;
; 12.987 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|za_data[16]                                                                                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.277     ; 6.631      ;
; 12.989 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|za_data[17]                                                                                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.287     ; 6.619      ;
; 12.989 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|za_data[19]                                                                                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.280     ; 6.626      ;
; 12.989 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|za_data[20]                                                                                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.280     ; 6.626      ;
; 13.000 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|za_data[18]                                                                                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.272     ; 6.623      ;
; 13.004 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|za_data[23]                                                                                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.283     ; 6.608      ;
; 13.007 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_dqm[3]                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.160     ; 6.738      ;
; 13.007 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_addr[3]                                                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.160     ; 6.738      ;
; 13.009 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|za_data[21]                                                                                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.308     ; 6.578      ;
; 13.011 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_data[22]                                                                                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.166     ; 6.728      ;
; 13.011 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_data[16]                                                                                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.166     ; 6.728      ;
; 13.012 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_data[20]                                                                                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.169     ; 6.724      ;
; 13.012 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_data[19]                                                                                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.169     ; 6.724      ;
; 13.017 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_dqm[2]                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.176     ; 6.712      ;
; 13.017 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_data[17]                                                                                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.176     ; 6.712      ;
; 13.021 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|za_data[0]                                                                                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.270     ; 6.604      ;
; 13.025 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_data[18]                                                                                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.161     ; 6.719      ;
; 13.029 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|za_data[12]                                                                                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.232     ; 6.634      ;
; 13.029 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|za_data[5]                                                                                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.229     ; 6.637      ;
; 13.029 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|za_data[6]                                                                                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.229     ; 6.637      ;
; 13.029 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|za_data[10]                                                                                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.232     ; 6.634      ;
; 13.029 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|za_data[28]                                                                                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.229     ; 6.637      ;
; 13.029 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|za_data[30]                                                                                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.229     ; 6.637      ;
; 13.029 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|za_data[7]                                                                                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.229     ; 6.637      ;
; 13.030 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|za_data[25]                                                                                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.228     ; 6.637      ;
; 13.030 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|za_data[26]                                                                                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.228     ; 6.637      ;
; 13.030 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|za_data[27]                                                                                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.228     ; 6.637      ;
; 13.030 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|za_data[4]                                                                                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.226     ; 6.639      ;
; 13.030 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|za_data[3]                                                                                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.240     ; 6.625      ;
; 13.030 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|za_data[2]                                                                                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.226     ; 6.639      ;
; 13.031 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_data[23]                                                                                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.172     ; 6.702      ;
; 13.032 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|za_data[15]                                                                                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.243     ; 6.620      ;
; 13.032 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|za_data[9]                                                                                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.243     ; 6.620      ;
; 13.032 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|za_data[8]                                                                                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.243     ; 6.620      ;
; 13.032 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|za_data[24]                                                                                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.243     ; 6.620      ;
; 13.032 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|za_data[29]                                                                                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.230     ; 6.633      ;
; 13.032 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|za_data[31]                                                                                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.233     ; 6.630      ;
; 13.033 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|za_data[14]                                                                                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.270     ; 6.592      ;
; 13.034 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|za_data[11]                                                                                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.282     ; 6.579      ;
; 13.037 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_data[21]                                                                                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.197     ; 6.671      ;
; 13.045 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_addr[4]                                                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.171     ; 6.689      ;
; 13.045 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_addr[1]                                                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.171     ; 6.689      ;
; 13.046 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_dqm[1]                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.165     ; 6.694      ;
; 13.046 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_data[0]                                                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.159     ; 6.700      ;
; 13.046 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_addr[9]                                                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.159     ; 6.700      ;
; 13.046 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_addr[8]                                                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.154     ; 6.705      ;
; 13.046 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_addr[6]                                                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.154     ; 6.705      ;
; 13.047 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|za_data[1]                                                                                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.235     ; 6.613      ;
; 13.048 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_data[12]                                                                                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.121     ; 6.736      ;
; 13.048 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_data[10]                                                                                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.121     ; 6.736      ;
; 13.049 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_data[6]                                                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.118     ; 6.738      ;
; 13.049 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_data[5]                                                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.118     ; 6.738      ;
; 13.049 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_addr[5]                                                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.147     ; 6.709      ;
; 13.049 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_addr[12]                                                                                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.147     ; 6.709      ;
; 13.050 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_data[4]                                                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.115     ; 6.740      ;
; 13.050 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_data[3]                                                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.129     ; 6.726      ;
; 13.050 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_data[2]                                                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.115     ; 6.740      ;
; 13.050 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_addr[11]                                                                                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.142     ; 6.713      ;
; 13.050 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|za_data[13]                                                                                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.258     ; 6.587      ;
; 13.051 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_data[24]                                                                                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.132     ; 6.722      ;
; 13.051 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_data[15]                                                                                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.132     ; 6.722      ;
; 13.051 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_data[9]                                                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.132     ; 6.722      ;
; 13.051 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_data[8]                                                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.132     ; 6.722      ;
; 13.052 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_data[30]                                                                                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.118     ; 6.735      ;
; 13.052 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_data[28]                                                                                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.118     ; 6.735      ;
; 13.052 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_data[7]                                                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.118     ; 6.735      ;
; 13.052 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_addr[0]                                                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.118     ; 6.735      ;
; 13.052 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_bank[1]                                                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.119     ; 6.734      ;
; 13.053 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_data[27]                                                                                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.117     ; 6.735      ;
; 13.053 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_data[26]                                                                                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.117     ; 6.735      ;
; 13.053 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_data[25]                                                                                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.117     ; 6.735      ;
; 13.056 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_dqm[0]                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.122     ; 6.727      ;
; 13.056 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_data[31]                                                                                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.122     ; 6.727      ;
; 13.056 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_data[29]                                                                                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.119     ; 6.730      ;
; 13.056 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_addr[10]                                                                                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.119     ; 6.730      ;
; 13.057 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_data[14]                                                                                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.159     ; 6.689      ;
; 13.058 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_data[11]                                                                                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.171     ; 6.676      ;
; 13.059 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_addr[2]                                                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.179     ; 6.667      ;
; 13.059 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_bank[0]                                                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.179     ; 6.667      ;
; 13.061 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_addr[7]                                                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.140     ; 6.704      ;
; 13.064 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_data[1]                                                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.124     ; 6.717      ;
; 13.073 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_data[13]                                                                                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.147     ; 6.685      ;
; 13.115 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.109     ; 6.794      ;
; 13.115 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.109     ; 6.794      ;
; 13.115 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.092     ; 6.811      ;
; 13.115 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.095     ; 6.808      ;
; 13.115 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.095     ; 6.808      ;
; 13.115 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.095     ; 6.808      ;
; 13.115 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.098     ; 6.805      ;
; 13.115 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.098     ; 6.805      ;
; 13.115 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.095     ; 6.808      ;
; 13.115 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.095     ; 6.808      ;
; 13.115 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.095     ; 6.808      ;
; 13.115 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.095     ; 6.808      ;
; 13.115 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.095     ; 6.808      ;
; 13.116 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.102     ; 6.800      ;
; 13.117 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.103     ; 6.798      ;
; 13.117 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.104     ; 6.797      ;
; 13.117 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.103     ; 6.798      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                        ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.280 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.086      ; 1.824      ;
; 48.280 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|tdo                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.086      ; 1.824      ;
; 48.510 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.084      ; 1.592      ;
; 97.397 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.548      ;
; 97.397 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.548      ;
; 97.397 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.548      ;
; 97.397 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.548      ;
; 97.397 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.548      ;
; 97.397 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.548      ;
; 97.397 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.548      ;
; 97.397 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.548      ;
; 97.397 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.548      ;
; 97.397 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.548      ;
; 97.397 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.548      ;
; 97.397 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.548      ;
; 97.479 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.473      ;
; 97.479 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.473      ;
; 97.479 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.473      ;
; 97.479 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.473      ;
; 97.479 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.473      ;
; 97.684 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.278      ;
; 97.717 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 2.208      ;
; 97.761 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.183      ;
; 97.761 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.183      ;
; 97.761 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.183      ;
; 97.761 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.183      ;
; 97.761 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.183      ;
; 97.761 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.183      ;
; 97.769 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.178      ;
; 97.769 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.178      ;
; 97.769 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.178      ;
; 97.769 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.178      ;
; 97.769 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.178      ;
; 97.769 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.178      ;
; 97.769 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.178      ;
; 97.769 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.178      ;
; 97.769 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.178      ;
; 97.769 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.178      ;
; 97.769 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.178      ;
; 97.769 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.178      ;
; 97.769 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.178      ;
; 97.769 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.178      ;
; 97.769 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.178      ;
; 97.769 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.178      ;
; 97.778 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.179      ;
; 97.808 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.134      ;
; 97.808 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.134      ;
; 97.808 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.134      ;
; 97.808 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.134      ;
; 98.005 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.950      ;
; 98.005 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.950      ;
; 98.038 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.910      ;
; 98.038 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.910      ;
; 98.038 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.910      ;
; 98.038 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.910      ;
; 98.038 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.910      ;
; 98.038 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.910      ;
; 98.038 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.910      ;
; 98.038 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.910      ;
; 98.038 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.910      ;
; 98.038 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.910      ;
; 98.038 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.910      ;
; 98.038 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.910      ;
; 98.050 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.894      ;
; 98.050 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.894      ;
; 98.116 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 1.824      ;
; 98.116 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 1.824      ;
; 98.154 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.784      ;
; 98.154 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.784      ;
; 98.154 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.784      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                        ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.394  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.658      ;
; 1.394  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.658      ;
; 1.394  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.658      ;
; 1.433  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.700      ;
; 1.433  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.700      ;
; 1.469  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.739      ;
; 1.469  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.739      ;
; 1.486  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 1.762      ;
; 1.486  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 1.762      ;
; 1.486  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 1.762      ;
; 1.486  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 1.762      ;
; 1.486  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 1.762      ;
; 1.486  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 1.762      ;
; 1.486  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 1.762      ;
; 1.486  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 1.762      ;
; 1.486  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 1.762      ;
; 1.486  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 1.762      ;
; 1.486  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 1.762      ;
; 1.486  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 1.762      ;
; 1.510  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 1.792      ;
; 1.510  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 1.792      ;
; 1.729  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.998      ;
; 1.729  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.998      ;
; 1.729  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.998      ;
; 1.729  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.998      ;
; 1.755  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.098      ; 2.039      ;
; 1.762  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.036      ;
; 1.762  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.036      ;
; 1.762  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.036      ;
; 1.762  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.036      ;
; 1.762  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.036      ;
; 1.762  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.036      ;
; 1.762  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.036      ;
; 1.762  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.036      ;
; 1.762  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.036      ;
; 1.762  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.036      ;
; 1.762  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.036      ;
; 1.762  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.036      ;
; 1.762  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.036      ;
; 1.762  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.036      ;
; 1.762  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.036      ;
; 1.762  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.036      ;
; 1.780  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.051      ;
; 1.780  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.051      ;
; 1.780  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.051      ;
; 1.780  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.051      ;
; 1.780  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.051      ;
; 1.780  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.051      ;
; 1.806  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 2.058      ;
; 1.835  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.103      ; 2.124      ;
; 2.052  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 2.331      ;
; 2.052  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 2.331      ;
; 2.052  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 2.331      ;
; 2.052  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 2.331      ;
; 2.052  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 2.331      ;
; 2.118  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.390      ;
; 2.118  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.390      ;
; 2.118  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.390      ;
; 2.118  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.390      ;
; 2.118  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.390      ;
; 2.118  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.390      ;
; 2.118  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.390      ;
; 2.118  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.390      ;
; 2.118  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.390      ;
; 2.118  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.390      ;
; 2.118  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.390      ;
; 2.118  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.390      ;
; 51.025 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.245      ; 1.456      ;
; 51.266 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.248      ; 1.700      ;
; 51.266 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|tdo                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.248      ; 1.700      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'main_clk_50'                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+---------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                 ; To Node                                                                                                                                                                                                                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 4.014 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[6]                                                                                                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.591      ; 4.791      ;
; 4.017 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[10]                                                                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.583      ; 4.786      ;
; 4.028 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[5]                                                                                                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.560      ; 4.774      ;
; 4.043 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[14]                                                                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.562      ; 4.791      ;
; 4.043 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[12]                                                                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.562      ; 4.791      ;
; 4.058 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[8]                                                                                                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.546      ; 4.790      ;
; 4.058 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[13]                                                                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.546      ; 4.790      ;
; 4.059 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[15]                                                                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.546      ; 4.791      ;
; 4.059 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[18]                                                                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.546      ; 4.791      ;
; 4.059 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[17]                                                                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.546      ; 4.791      ;
; 4.059 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[2]                                                                                                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.544      ; 4.789      ;
; 4.059 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[0]                                                                                                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.544      ; 4.789      ;
; 4.060 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[4]                                                                                                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.531      ; 4.777      ;
; 4.060 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[22]                                                                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.535      ; 4.781      ;
; 4.060 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[24]                                                                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.536      ; 4.782      ;
; 4.060 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[23]                                                                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.530      ; 4.776      ;
; 4.060 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[7]                                                                                                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.525      ; 4.771      ;
; 4.060 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[26]                                                                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.530      ; 4.776      ;
; 4.060 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[25]                                                                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.536      ; 4.782      ;
; 4.060 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[19]                                                                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.532      ; 4.778      ;
; 4.060 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[11]                                                                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.536      ; 4.782      ;
; 4.060 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[5]                                                                                                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.525      ; 4.771      ;
; 4.060 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[3]                                                                                                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.525      ; 4.771      ;
; 4.060 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[1]                                                                                                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.531      ; 4.777      ;
; 4.061 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[10]                                                                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.525      ; 4.772      ;
; 4.061 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[9]                                                                                                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.525      ; 4.772      ;
; 4.070 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[20]                                                                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.548      ; 4.804      ;
; 4.083 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[16]                                                                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.525      ; 4.794      ;
; 4.476 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:div|denom_man[12]                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.108      ; 4.770      ;
; 4.476 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:div|denom_man_x3[15]                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.108      ; 4.770      ;
; 4.476 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:div|denom_man[13]                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.108      ; 4.770      ;
; 4.476 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:div|denom_man[14]                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.108      ; 4.770      ;
; 4.476 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:div|denom_man[15]                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.108      ; 4.770      ;
; 4.476 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:div|denom_man_x3[17]                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.108      ; 4.770      ;
; 4.476 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:div|denom_man[16]                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.108      ; 4.770      ;
; 4.476 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:div|denom_man[19]                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.108      ; 4.770      ;
; 4.476 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:div|denom_man[23]                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.108      ; 4.770      ;
; 4.476 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|dspba_delay:ld_FracX15dto0_uid37_fpSqrtTest_b_to_topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_a|delay_signals[1][2] ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.120      ; 4.782      ;
; 4.476 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|dspba_delay:ld_FracX15dto0_uid37_fpSqrtTest_b_to_topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_a|delay_signals[1][4] ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.118      ; 4.780      ;
; 4.476 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|dspba_delay:ld_FracX15dto0_uid37_fpSqrtTest_b_to_topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_a|delay_signals[1][6] ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.118      ; 4.780      ;
; 4.476 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|dspba_delay:ld_FracX15dto0_uid37_fpSqrtTest_b_to_topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_a|delay_signals[1][7] ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.120      ; 4.782      ;
; 4.476 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|dspba_delay:ld_addrTable_uid36_fpSqrtTest_q_to_memoryC0_uid59_sqrtTableGenerator_lutmem_a|delay_signals[3][4]          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.117      ; 4.779      ;
; 4.476 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|dspba_delay:ld_addrTable_uid36_fpSqrtTest_q_to_memoryC0_uid59_sqrtTableGenerator_lutmem_a|delay_signals[3][2]          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.116      ; 4.778      ;
; 4.476 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|dspba_delay:ld_addrTable_uid36_fpSqrtTest_q_to_memoryC0_uid59_sqrtTableGenerator_lutmem_a|delay_signals[3][0]          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.120      ; 4.782      ;
; 4.476 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|dspba_delay:ld_addrTable_uid36_fpSqrtTest_q_to_memoryC0_uid59_sqrtTableGenerator_lutmem_a|delay_signals[2][7]          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.116      ; 4.778      ;
; 4.476 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|dspba_delay:ld_addrTable_uid36_fpSqrtTest_q_to_memoryC0_uid59_sqrtTableGenerator_lutmem_a|delay_signals[2][4]          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.117      ; 4.779      ;
; 4.476 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|dspba_delay:ld_addrTable_uid36_fpSqrtTest_q_to_memoryC0_uid59_sqrtTableGenerator_lutmem_a|delay_signals[2][2]          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.116      ; 4.778      ;
; 4.476 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|dspba_delay:ld_addrTable_uid36_fpSqrtTest_q_to_memoryC0_uid59_sqrtTableGenerator_lutmem_a|delay_signals[2][0]          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.121      ; 4.783      ;
; 4.476 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|dspba_delay:ld_FracX15dto0_uid37_fpSqrtTest_b_to_topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_a|delay_signals[0][7] ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.120      ; 4.782      ;
; 4.476 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|dspba_delay:ld_FracX15dto0_uid37_fpSqrtTest_b_to_topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_a|delay_signals[0][6] ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.118      ; 4.780      ;
; 4.476 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|dspba_delay:ld_FracX15dto0_uid37_fpSqrtTest_b_to_topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_a|delay_signals[0][4] ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.118      ; 4.780      ;
; 4.476 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|dspba_delay:ld_FracX15dto0_uid37_fpSqrtTest_b_to_topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_a|delay_signals[0][3] ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.118      ; 4.780      ;
; 4.476 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|dspba_delay:ld_FracX15dto0_uid37_fpSqrtTest_b_to_topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_a|delay_signals[0][2] ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.120      ; 4.782      ;
; 4.476 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|dspba_delay:ld_FracX15dto0_uid37_fpSqrtTest_b_to_topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_a|delay_signals[0][1] ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.118      ; 4.780      ;
; 4.476 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|dspba_delay:ld_FracX15dto0_uid37_fpSqrtTest_b_to_topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_a|delay_signals[0][0] ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.120      ; 4.782      ;
; 4.476 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|dspba_delay:ld_addrTable_uid36_fpSqrtTest_q_to_memoryC0_uid59_sqrtTableGenerator_lutmem_a|delay_signals[1][7]          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.114      ; 4.776      ;
; 4.476 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|dspba_delay:ld_addrTable_uid36_fpSqrtTest_q_to_memoryC0_uid59_sqrtTableGenerator_lutmem_a|delay_signals[0][7]          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.114      ; 4.776      ;
; 4.476 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|dspba_delay:ld_addrTable_uid36_fpSqrtTest_q_to_memoryC0_uid59_sqrtTableGenerator_lutmem_a|delay_signals[1][4]          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.117      ; 4.779      ;
; 4.476 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|dspba_delay:ld_addrTable_uid36_fpSqrtTest_q_to_memoryC0_uid59_sqrtTableGenerator_lutmem_a|delay_signals[0][4]          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.116      ; 4.778      ;
; 4.476 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|dspba_delay:ld_addrTable_uid36_fpSqrtTest_q_to_memoryC0_uid59_sqrtTableGenerator_lutmem_a|delay_signals[1][2]          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.116      ; 4.778      ;
; 4.476 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|dspba_delay:ld_addrTable_uid36_fpSqrtTest_q_to_memoryC0_uid59_sqrtTableGenerator_lutmem_a|delay_signals[0][2]          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.116      ; 4.778      ;
; 4.476 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|dspba_delay:ld_addrTable_uid36_fpSqrtTest_q_to_memoryC0_uid59_sqrtTableGenerator_lutmem_a|delay_signals[1][0]          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.121      ; 4.783      ;
; 4.476 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|dspba_delay:ld_addrTable_uid36_fpSqrtTest_q_to_memoryC0_uid59_sqrtTableGenerator_lutmem_a|delay_signals[0][0]          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.114      ; 4.776      ;
; 4.477 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:div|quot_man[2]                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.098      ; 4.761      ;
; 4.477 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:div|quot_man[3]                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.090      ; 4.753      ;
; 4.477 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:div|quot_man[4]                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.098      ; 4.761      ;
; 4.477 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:div|quot_man[5]                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.090      ; 4.753      ;
; 4.477 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:div|quot_man[6]                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.098      ; 4.761      ;
; 4.477 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:div|quot_man[7]                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.090      ; 4.753      ;
; 4.477 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:div|quot_man[8]                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.098      ; 4.761      ;
; 4.477 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:div|quot_man[9]                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.090      ; 4.753      ;
; 4.477 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:div|quot_man[10]                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.098      ; 4.761      ;
; 4.477 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:div|quot_man[11]                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.090      ; 4.753      ;
; 4.477 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:div|quot_man[12]                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.098      ; 4.761      ;
; 4.477 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:div|quot_man[13]                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.090      ; 4.753      ;
; 4.477 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:div|quot_man[14]                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.098      ; 4.761      ;
; 4.477 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:div|quot_man[15]                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.090      ; 4.753      ;
; 4.477 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:div|quot_man[16]                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.090      ; 4.753      ;
; 4.477 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:div|quot_man[17]                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.090      ; 4.753      ;
; 4.477 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:div|quot_man[18]                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.090      ; 4.753      ;
; 4.477 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:div|quot_man[19]                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.090      ; 4.753      ;
; 4.477 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:div|quot_man[20]                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.090      ; 4.753      ;
; 4.477 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:div|quot_man[21]                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.090      ; 4.753      ;
; 4.477 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:div|quot_man[22]                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.090      ; 4.753      ;
; 4.477 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:div|quot_man[23]                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.090      ; 4.753      ;
; 4.477 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:div|quot_man[24]                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.090      ; 4.753      ;
; 4.477 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|counter[1]                                                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.096      ; 4.759      ;
; 4.477 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|counter[0]                                                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.096      ; 4.759      ;
; 4.477 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|counter[2]                                                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.096      ; 4.759      ;
; 4.477 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|busy                                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.096      ; 4.759      ;
; 4.477 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|counter[3]                                                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.096      ; 4.759      ;
; 4.477 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:div|div_step_en                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.096      ; 4.759      ;
; 4.477 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:div|quot_man[1]                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.098      ; 4.761      ;
; 4.477 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:div|div_cnt[0]                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.096      ; 4.759      ;
; 4.477 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:div|div_cnt[3]                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.096      ; 4.759      ;
; 4.477 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:div|div_cnt[1]                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.096      ; 4.759      ;
; 4.477 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:div|div_cnt[2]                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.096      ; 4.759      ;
; 4.477 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:div|pr[25]                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.104      ; 4.767      ;
; 4.477 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:div|pr[1]                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.094      ; 4.757      ;
; 4.477 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:div|pr[2]                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.098      ; 4.761      ;
+-------+---------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'main_clk_50'                                                                                                                                                                                                                                                                                                                                             ;
+-------+--------------+----------------+-----------------+-------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock       ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                          ;
+-------+--------------+----------------+-----------------+-------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.488 ; 9.839        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:sm0_uid83_pT2_uid69_sqrtPolynomialEvaluator_component|mult_6iu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT0      ;
; 9.488 ; 9.839        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:sm0_uid83_pT2_uid69_sqrtPolynomialEvaluator_component|mult_6iu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT1      ;
; 9.488 ; 9.839        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:sm0_uid83_pT2_uid69_sqrtPolynomialEvaluator_component|mult_6iu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT2      ;
; 9.488 ; 9.839        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:sm0_uid83_pT2_uid69_sqrtPolynomialEvaluator_component|mult_6iu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT3      ;
; 9.488 ; 9.839        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:sm0_uid83_pT2_uid69_sqrtPolynomialEvaluator_component|mult_6iu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT4      ;
; 9.488 ; 9.839        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:sm0_uid83_pT2_uid69_sqrtPolynomialEvaluator_component|mult_6iu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT0      ;
; 9.488 ; 9.839        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:sm0_uid83_pT2_uid69_sqrtPolynomialEvaluator_component|mult_6iu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT1      ;
; 9.488 ; 9.839        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:sm0_uid83_pT2_uid69_sqrtPolynomialEvaluator_component|mult_6iu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT2      ;
; 9.488 ; 9.839        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:sm0_uid83_pT2_uid69_sqrtPolynomialEvaluator_component|mult_6iu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT3      ;
; 9.488 ; 9.839        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:sm0_uid83_pT2_uid69_sqrtPolynomialEvaluator_component|mult_6iu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT4      ;
; 9.488 ; 9.839        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:sm0_uid83_pT2_uid69_sqrtPolynomialEvaluator_component|mult_6iu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT5      ;
; 9.488 ; 9.839        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:sm0_uid83_pT2_uid69_sqrtPolynomialEvaluator_component|mult_6iu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT6      ;
; 9.488 ; 9.839        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:sm0_uid83_pT2_uid69_sqrtPolynomialEvaluator_component|mult_6iu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT7      ;
; 9.488 ; 9.839        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:sm0_uid83_pT2_uid69_sqrtPolynomialEvaluator_component|mult_6iu:auto_generated|result[0]                              ;
; 9.488 ; 9.839        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:sm0_uid83_pT2_uid69_sqrtPolynomialEvaluator_component|mult_6iu:auto_generated|result[10]                             ;
; 9.488 ; 9.839        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:sm0_uid83_pT2_uid69_sqrtPolynomialEvaluator_component|mult_6iu:auto_generated|result[11]                             ;
; 9.488 ; 9.839        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:sm0_uid83_pT2_uid69_sqrtPolynomialEvaluator_component|mult_6iu:auto_generated|result[12]                             ;
; 9.488 ; 9.839        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:sm0_uid83_pT2_uid69_sqrtPolynomialEvaluator_component|mult_6iu:auto_generated|result[1]                              ;
; 9.488 ; 9.839        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:sm0_uid83_pT2_uid69_sqrtPolynomialEvaluator_component|mult_6iu:auto_generated|result[2]                              ;
; 9.488 ; 9.839        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:sm0_uid83_pT2_uid69_sqrtPolynomialEvaluator_component|mult_6iu:auto_generated|result[3]                              ;
; 9.488 ; 9.839        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:sm0_uid83_pT2_uid69_sqrtPolynomialEvaluator_component|mult_6iu:auto_generated|result[4]                              ;
; 9.488 ; 9.839        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:sm0_uid83_pT2_uid69_sqrtPolynomialEvaluator_component|mult_6iu:auto_generated|result[5]                              ;
; 9.488 ; 9.839        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:sm0_uid83_pT2_uid69_sqrtPolynomialEvaluator_component|mult_6iu:auto_generated|result[6]                              ;
; 9.488 ; 9.839        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:sm0_uid83_pT2_uid69_sqrtPolynomialEvaluator_component|mult_6iu:auto_generated|result[7]                              ;
; 9.488 ; 9.839        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:sm0_uid83_pT2_uid69_sqrtPolynomialEvaluator_component|mult_6iu:auto_generated|result[8]                              ;
; 9.488 ; 9.839        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:sm0_uid83_pT2_uid69_sqrtPolynomialEvaluator_component|mult_6iu:auto_generated|result[9]                              ;
; 9.488 ; 9.839        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT0  ;
; 9.488 ; 9.839        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT1  ;
; 9.488 ; 9.839        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT10 ;
; 9.488 ; 9.839        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT11 ;
; 9.488 ; 9.839        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT12 ;
; 9.488 ; 9.839        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT13 ;
; 9.488 ; 9.839        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT14 ;
; 9.488 ; 9.839        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT15 ;
; 9.488 ; 9.839        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT2  ;
; 9.488 ; 9.839        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT3  ;
; 9.488 ; 9.839        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT4  ;
; 9.488 ; 9.839        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT5  ;
; 9.488 ; 9.839        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT6  ;
; 9.488 ; 9.839        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT7  ;
; 9.488 ; 9.839        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT8  ;
; 9.488 ; 9.839        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT9  ;
; 9.488 ; 9.839        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT0  ;
; 9.488 ; 9.839        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT1  ;
; 9.488 ; 9.839        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT10 ;
; 9.488 ; 9.839        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT11 ;
; 9.488 ; 9.839        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT12 ;
; 9.488 ; 9.839        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT13 ;
; 9.488 ; 9.839        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT14 ;
; 9.488 ; 9.839        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT15 ;
; 9.488 ; 9.839        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT16 ;
; 9.488 ; 9.839        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT17 ;
; 9.488 ; 9.839        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT2  ;
; 9.488 ; 9.839        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT3  ;
; 9.488 ; 9.839        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT4  ;
; 9.488 ; 9.839        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT5  ;
; 9.488 ; 9.839        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT6  ;
; 9.488 ; 9.839        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT7  ;
; 9.488 ; 9.839        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT8  ;
; 9.488 ; 9.839        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT9  ;
; 9.488 ; 9.839        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[10]                         ;
; 9.488 ; 9.839        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[11]                         ;
; 9.488 ; 9.839        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[12]                         ;
; 9.488 ; 9.839        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[13]                         ;
; 9.488 ; 9.839        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[14]                         ;
; 9.488 ; 9.839        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[15]                         ;
; 9.488 ; 9.839        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[16]                         ;
; 9.488 ; 9.839        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[17]                         ;
; 9.488 ; 9.839        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[18]                         ;
; 9.488 ; 9.839        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[19]                         ;
; 9.488 ; 9.839        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[20]                         ;
; 9.488 ; 9.839        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[21]                         ;
; 9.488 ; 9.839        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[22]                         ;
; 9.488 ; 9.839        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[23]                         ;
; 9.488 ; 9.839        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[24]                         ;
; 9.488 ; 9.839        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[25]                         ;
; 9.488 ; 9.839        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[26]                         ;
; 9.488 ; 9.839        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[27]                         ;
; 9.488 ; 9.839        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[28]                         ;
; 9.488 ; 9.839        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[29]                         ;
; 9.488 ; 9.839        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[30]                         ;
; 9.488 ; 9.839        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[31]                         ;
; 9.488 ; 9.839        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[32]                         ;
; 9.488 ; 9.839        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[33]                         ;
; 9.488 ; 9.839        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[3]                          ;
; 9.488 ; 9.839        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[4]                          ;
; 9.488 ; 9.839        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[5]                          ;
; 9.488 ; 9.839        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[6]                          ;
; 9.488 ; 9.839        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[7]                          ;
; 9.488 ; 9.839        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[8]                          ;
; 9.488 ; 9.839        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[9]                          ;
; 9.493 ; 9.844        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|E_src2[0]                                                                                                                                                                                                          ;
; 9.493 ; 9.844        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|E_src2[1]                                                                                                                                                                                                          ;
; 9.493 ; 9.844        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|E_src2[2]                                                                                                                                                                                                          ;
; 9.493 ; 9.844        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|E_src2[3]                                                                                                                                                                                                          ;
; 9.493 ; 9.844        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|E_src2[4]                                                                                                                                                                                                          ;
; 9.493 ; 9.844        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|E_src2[5]                                                                                                                                                                                                          ;
; 9.493 ; 9.844        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:multiply|lpm_mult:sm0_uid99_prod_uid49_fpMulTest_component|mult_aiu:auto_generated|result[0]                                       ;
; 9.493 ; 9.844        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:multiply|lpm_mult:sm0_uid99_prod_uid49_fpMulTest_component|mult_aiu:auto_generated|result[10]                                      ;
; 9.493 ; 9.844        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:multiply|lpm_mult:sm0_uid99_prod_uid49_fpMulTest_component|mult_aiu:auto_generated|result[11]                                      ;
+-------+--------------+----------------+-----------------+-------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.627 ; 49.847       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Fall       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                                                             ;
; 49.627 ; 49.847       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Fall       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|tdo                                                                                                                                                                                                                                                                                                                 ;
; 49.627 ; 49.847       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                                                                             ;
; 49.675 ; 49.863       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                                                                                            ;
; 49.675 ; 49.863       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                                                                            ;
; 49.675 ; 49.863       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                                                                            ;
; 49.675 ; 49.863       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                                                                            ;
; 49.675 ; 49.863       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                                                                            ;
; 49.675 ; 49.863       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                                                                            ;
; 49.675 ; 49.863       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                                                                                            ;
; 49.675 ; 49.863       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                                                                                            ;
; 49.675 ; 49.863       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                                                                         ;
; 49.675 ; 49.863       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                                                                                        ;
; 49.675 ; 49.863       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                                                                         ;
; 49.675 ; 49.863       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                                                                            ;
; 49.675 ; 49.863       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                                                                            ;
; 49.675 ; 49.863       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                                                                            ;
; 49.675 ; 49.863       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                                                                            ;
; 49.675 ; 49.863       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                                                                                            ;
; 49.675 ; 49.863       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                              ;
; 49.675 ; 49.863       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                            ;
; 49.675 ; 49.863       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                            ;
; 49.675 ; 49.863       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                            ;
; 49.676 ; 49.864       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                                                                                                                ;
; 49.676 ; 49.864       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                                                                                            ;
; 49.676 ; 49.864       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                                                                                            ;
; 49.676 ; 49.864       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                                       ;
; 49.676 ; 49.864       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                                                                                         ;
; 49.677 ; 49.865       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.000                                                   ;
; 49.677 ; 49.865       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.010                                                   ;
; 49.677 ; 49.865       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.100                                                   ;
; 49.677 ; 49.865       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;
; 49.677 ; 49.865       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;
; 49.677 ; 49.865       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;
; 49.677 ; 49.865       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|ir_out[0]                                                    ;
; 49.677 ; 49.865       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|ir_out[1]                                                    ;
; 49.677 ; 49.865       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[0]                                                        ;
; 49.677 ; 49.865       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[10]                                                       ;
; 49.677 ; 49.865       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[11]                                                       ;
; 49.677 ; 49.865       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[12]                                                       ;
; 49.677 ; 49.865       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[13]                                                       ;
; 49.677 ; 49.865       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[14]                                                       ;
; 49.677 ; 49.865       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[15]                                                       ;
; 49.677 ; 49.865       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[1]                                                        ;
; 49.677 ; 49.865       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[26]                                                       ;
; 49.677 ; 49.865       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[27]                                                       ;
; 49.677 ; 49.865       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[28]                                                       ;
; 49.677 ; 49.865       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[29]                                                       ;
; 49.677 ; 49.865       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[2]                                                        ;
; 49.677 ; 49.865       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[30]                                                       ;
; 49.677 ; 49.865       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[31]                                                       ;
; 49.677 ; 49.865       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[32]                                                       ;
; 49.677 ; 49.865       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[33]                                                       ;
; 49.677 ; 49.865       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[34]                                                       ;
; 49.677 ; 49.865       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[35]                                                       ;
; 49.677 ; 49.865       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[36]                                                       ;
; 49.677 ; 49.865       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[37]                                                       ;
; 49.677 ; 49.865       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[3]                                                        ;
; 49.677 ; 49.865       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[4]                                                        ;
; 49.677 ; 49.865       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[5]                                                        ;
; 49.677 ; 49.865       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[6]                                                        ;
; 49.677 ; 49.865       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[7]                                                        ;
; 49.677 ; 49.865       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[8]                                                        ;
; 49.677 ; 49.865       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[9]                                                        ;
; 49.677 ; 49.865       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                                                                                                                 ;
; 49.677 ; 49.865       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                                                                                                                                   ;
; 49.677 ; 49.865       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                                                                                                                   ;
; 49.677 ; 49.865       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                                                                                                                   ;
; 49.677 ; 49.865       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                                                                                                                                   ;
; 49.677 ; 49.865       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                                                                                                                                                     ;
; 49.677 ; 49.865       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                              ;
; 49.677 ; 49.865       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                                                         ;
; 49.677 ; 49.865       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                                                         ;
; 49.677 ; 49.865       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                                                         ;
; 49.677 ; 49.865       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                                                         ;
; 49.677 ; 49.865       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                         ;
; 49.677 ; 49.865       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                                                                                                  ;
; 49.677 ; 49.865       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                                                                                                                                                             ;
; 49.677 ; 49.865       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                                                                                                                                                                             ;
; 49.677 ; 49.865       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                                                                                                                                                                             ;
; 49.677 ; 49.865       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                                                                                                                                                                             ;
; 49.678 ; 49.866       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                                                                           ;
; 49.678 ; 49.866       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                                                                                                               ;
; 49.678 ; 49.866       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[16]                                                       ;
; 49.678 ; 49.866       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[17]                                                       ;
; 49.678 ; 49.866       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[18]                                                       ;
; 49.678 ; 49.866       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[19]                                                       ;
; 49.678 ; 49.866       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[20]                                                       ;
; 49.678 ; 49.866       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[21]                                                       ;
; 49.678 ; 49.866       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[22]                                                       ;
; 49.678 ; 49.866       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[23]                                                       ;
; 49.678 ; 49.866       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[24]                                                       ;
; 49.678 ; 49.866       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[25]                                                       ;
; 49.678 ; 49.866       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                                                                                                                              ;
; 49.678 ; 49.866       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                                                                                                              ;
; 49.678 ; 49.866       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                                                                                                              ;
; 49.678 ; 49.866       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                                                                                                                                                              ;
; 49.678 ; 49.866       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                                                                                                                  ;
; 49.678 ; 49.866       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                                                                                                  ;
; 49.678 ; 49.866       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                                                                                                                  ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Setup Times                                                               ;
+--------------+-------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port  ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+-------------+-------+-------+------------+-----------------+
; DRAM_DQ[*]   ; main_clk_50 ; 1.384 ; 1.488 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[0]  ; main_clk_50 ; 1.336 ; 1.440 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[1]  ; main_clk_50 ; 1.321 ; 1.425 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[2]  ; main_clk_50 ; 1.312 ; 1.416 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[3]  ; main_clk_50 ; 1.336 ; 1.440 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[4]  ; main_clk_50 ; 1.302 ; 1.406 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[5]  ; main_clk_50 ; 1.325 ; 1.429 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[6]  ; main_clk_50 ; 1.335 ; 1.439 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[7]  ; main_clk_50 ; 1.315 ; 1.419 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[8]  ; main_clk_50 ; 1.319 ; 1.423 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[9]  ; main_clk_50 ; 1.329 ; 1.433 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[10] ; main_clk_50 ; 1.348 ; 1.452 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[11] ; main_clk_50 ; 1.358 ; 1.462 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[12] ; main_clk_50 ; 1.328 ; 1.432 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[13] ; main_clk_50 ; 1.384 ; 1.488 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[14] ; main_clk_50 ; 1.366 ; 1.470 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[15] ; main_clk_50 ; 1.349 ; 1.453 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[16] ; main_clk_50 ; 1.308 ; 1.412 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[17] ; main_clk_50 ; 1.318 ; 1.422 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[18] ; main_clk_50 ; 1.323 ; 1.427 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[19] ; main_clk_50 ; 1.331 ; 1.435 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[20] ; main_clk_50 ; 1.321 ; 1.425 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[21] ; main_clk_50 ; 1.349 ; 1.453 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[22] ; main_clk_50 ; 1.318 ; 1.422 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[23] ; main_clk_50 ; 1.304 ; 1.408 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[24] ; main_clk_50 ; 1.289 ; 1.393 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[25] ; main_clk_50 ; 1.274 ; 1.378 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[26] ; main_clk_50 ; 1.304 ; 1.408 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[27] ; main_clk_50 ; 1.304 ; 1.408 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[28] ; main_clk_50 ; 1.285 ; 1.389 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[29] ; main_clk_50 ; 1.286 ; 1.390 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[30] ; main_clk_50 ; 1.315 ; 1.419 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[31] ; main_clk_50 ; 1.329 ; 1.433 ; Rise       ; main_clk_50     ;
; KEY[*]       ; main_clk_50 ; 3.272 ; 3.794 ; Rise       ; main_clk_50     ;
;  KEY[0]      ; main_clk_50 ; 2.886 ; 3.351 ; Rise       ; main_clk_50     ;
;  KEY[1]      ; main_clk_50 ; 2.967 ; 3.482 ; Rise       ; main_clk_50     ;
;  KEY[2]      ; main_clk_50 ; 3.272 ; 3.794 ; Rise       ; main_clk_50     ;
;  KEY[3]      ; main_clk_50 ; 2.816 ; 3.280 ; Rise       ; main_clk_50     ;
; SW[*]        ; main_clk_50 ; 3.024 ; 3.530 ; Rise       ; main_clk_50     ;
;  SW[0]       ; main_clk_50 ; 3.024 ; 3.530 ; Rise       ; main_clk_50     ;
;  SW[1]       ; main_clk_50 ; 2.973 ; 3.463 ; Rise       ; main_clk_50     ;
;  SW[2]       ; main_clk_50 ; 2.915 ; 3.368 ; Rise       ; main_clk_50     ;
;  SW[3]       ; main_clk_50 ; 3.011 ; 3.520 ; Rise       ; main_clk_50     ;
;  SW[4]       ; main_clk_50 ; 2.763 ; 3.217 ; Rise       ; main_clk_50     ;
;  SW[5]       ; main_clk_50 ; 2.227 ; 2.661 ; Rise       ; main_clk_50     ;
;  SW[6]       ; main_clk_50 ; 2.479 ; 2.944 ; Rise       ; main_clk_50     ;
;  SW[7]       ; main_clk_50 ; 2.547 ; 3.017 ; Rise       ; main_clk_50     ;
+--------------+-------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Hold Times                                                                  ;
+--------------+-------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+-------------+--------+--------+------------+-----------------+
; DRAM_DQ[*]   ; main_clk_50 ; -0.641 ; -0.745 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[0]  ; main_clk_50 ; -0.704 ; -0.808 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[1]  ; main_clk_50 ; -0.688 ; -0.792 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[2]  ; main_clk_50 ; -0.678 ; -0.782 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[3]  ; main_clk_50 ; -0.703 ; -0.807 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[4]  ; main_clk_50 ; -0.668 ; -0.772 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[5]  ; main_clk_50 ; -0.691 ; -0.795 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[6]  ; main_clk_50 ; -0.701 ; -0.805 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[7]  ; main_clk_50 ; -0.682 ; -0.786 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[8]  ; main_clk_50 ; -0.687 ; -0.791 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[9]  ; main_clk_50 ; -0.697 ; -0.801 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[10] ; main_clk_50 ; -0.714 ; -0.818 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[11] ; main_clk_50 ; -0.727 ; -0.831 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[12] ; main_clk_50 ; -0.694 ; -0.798 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[13] ; main_clk_50 ; -0.752 ; -0.856 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[14] ; main_clk_50 ; -0.734 ; -0.838 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[15] ; main_clk_50 ; -0.717 ; -0.821 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[16] ; main_clk_50 ; -0.676 ; -0.780 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[17] ; main_clk_50 ; -0.686 ; -0.790 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[18] ; main_clk_50 ; -0.691 ; -0.795 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[19] ; main_clk_50 ; -0.699 ; -0.803 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[20] ; main_clk_50 ; -0.689 ; -0.793 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[21] ; main_clk_50 ; -0.718 ; -0.822 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[22] ; main_clk_50 ; -0.686 ; -0.790 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[23] ; main_clk_50 ; -0.672 ; -0.776 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[24] ; main_clk_50 ; -0.657 ; -0.761 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[25] ; main_clk_50 ; -0.641 ; -0.745 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[26] ; main_clk_50 ; -0.671 ; -0.775 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[27] ; main_clk_50 ; -0.671 ; -0.775 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[28] ; main_clk_50 ; -0.652 ; -0.756 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[29] ; main_clk_50 ; -0.652 ; -0.756 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[30] ; main_clk_50 ; -0.682 ; -0.786 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[31] ; main_clk_50 ; -0.696 ; -0.800 ; Rise       ; main_clk_50     ;
; KEY[*]       ; main_clk_50 ; -2.309 ; -2.746 ; Rise       ; main_clk_50     ;
;  KEY[0]      ; main_clk_50 ; -2.378 ; -2.815 ; Rise       ; main_clk_50     ;
;  KEY[1]      ; main_clk_50 ; -2.455 ; -2.940 ; Rise       ; main_clk_50     ;
;  KEY[2]      ; main_clk_50 ; -2.693 ; -3.172 ; Rise       ; main_clk_50     ;
;  KEY[3]      ; main_clk_50 ; -2.309 ; -2.746 ; Rise       ; main_clk_50     ;
; SW[*]        ; main_clk_50 ; -1.746 ; -2.154 ; Rise       ; main_clk_50     ;
;  SW[0]       ; main_clk_50 ; -2.514 ; -2.990 ; Rise       ; main_clk_50     ;
;  SW[1]       ; main_clk_50 ; -2.463 ; -2.925 ; Rise       ; main_clk_50     ;
;  SW[2]       ; main_clk_50 ; -2.407 ; -2.833 ; Rise       ; main_clk_50     ;
;  SW[3]       ; main_clk_50 ; -2.499 ; -2.979 ; Rise       ; main_clk_50     ;
;  SW[4]       ; main_clk_50 ; -2.242 ; -2.668 ; Rise       ; main_clk_50     ;
;  SW[5]       ; main_clk_50 ; -1.746 ; -2.154 ; Rise       ; main_clk_50     ;
;  SW[6]       ; main_clk_50 ; -1.969 ; -2.407 ; Rise       ; main_clk_50     ;
;  SW[7]       ; main_clk_50 ; -2.054 ; -2.495 ; Rise       ; main_clk_50     ;
+--------------+-------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Clock to Output Times                                                         ;
+----------------+-------------+--------+--------+------------+-----------------+
; Data Port      ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------+-------------+--------+--------+------------+-----------------+
; DRAM_ADDR[*]   ; main_clk_50 ; 3.360  ; 3.333  ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[0]  ; main_clk_50 ; 3.337  ; 3.310  ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[1]  ; main_clk_50 ; 3.282  ; 3.255  ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[2]  ; main_clk_50 ; 3.182  ; 3.152  ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[3]  ; main_clk_50 ; 3.360  ; 3.333  ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[4]  ; main_clk_50 ; 3.292  ; 3.265  ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[5]  ; main_clk_50 ; 3.307  ; 3.280  ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[6]  ; main_clk_50 ; 3.218  ; 3.188  ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[7]  ; main_clk_50 ; 3.243  ; 3.213  ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[8]  ; main_clk_50 ; 3.310  ; 3.283  ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[9]  ; main_clk_50 ; 3.305  ; 3.278  ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[10] ; main_clk_50 ; 3.255  ; 3.225  ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[11] ; main_clk_50 ; 3.332  ; 3.305  ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[12] ; main_clk_50 ; 3.317  ; 3.290  ; Rise       ; main_clk_50     ;
; DRAM_BA[*]     ; main_clk_50 ; 3.336  ; 3.309  ; Rise       ; main_clk_50     ;
;  DRAM_BA[0]    ; main_clk_50 ; 3.192  ; 3.162  ; Rise       ; main_clk_50     ;
;  DRAM_BA[1]    ; main_clk_50 ; 3.336  ; 3.309  ; Rise       ; main_clk_50     ;
; DRAM_CAS_N     ; main_clk_50 ; 3.298  ; 3.271  ; Rise       ; main_clk_50     ;
; DRAM_CLK       ; main_clk_50 ; 0.811  ; 0.904  ; Rise       ; main_clk_50     ;
; DRAM_CS_N      ; main_clk_50 ; 3.356  ; 3.329  ; Rise       ; main_clk_50     ;
; DRAM_DQ[*]     ; main_clk_50 ; 3.405  ; 3.378  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[0]    ; main_clk_50 ; 3.315  ; 3.288  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[1]    ; main_clk_50 ; 3.371  ; 3.344  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[2]    ; main_clk_50 ; 3.381  ; 3.354  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[3]    ; main_clk_50 ; 3.376  ; 3.349  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[4]    ; main_clk_50 ; 3.371  ; 3.344  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[5]    ; main_clk_50 ; 3.388  ; 3.361  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[6]    ; main_clk_50 ; 3.398  ; 3.371  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[7]    ; main_clk_50 ; 3.377  ; 3.350  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[8]    ; main_clk_50 ; 3.352  ; 3.325  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[9]    ; main_clk_50 ; 3.362  ; 3.335  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[10]   ; main_clk_50 ; 3.405  ; 3.378  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[11]   ; main_clk_50 ; 3.312  ; 3.285  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[12]   ; main_clk_50 ; 3.385  ; 3.358  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[13]   ; main_clk_50 ; 3.387  ; 3.360  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[14]   ; main_clk_50 ; 3.253  ; 3.223  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[15]   ; main_clk_50 ; 3.382  ; 3.355  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[16]   ; main_clk_50 ; 3.323  ; 3.296  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[17]   ; main_clk_50 ; 3.313  ; 3.286  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[18]   ; main_clk_50 ; 3.348  ; 3.321  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[19]   ; main_clk_50 ; 3.340  ; 3.313  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[20]   ; main_clk_50 ; 3.330  ; 3.303  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[21]   ; main_clk_50 ; 3.301  ; 3.274  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[22]   ; main_clk_50 ; 3.333  ; 3.306  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[23]   ; main_clk_50 ; 3.307  ; 3.280  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[24]   ; main_clk_50 ; 3.322  ; 3.295  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[25]   ; main_clk_50 ; 3.338  ; 3.311  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[26]   ; main_clk_50 ; 3.368  ; 3.341  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[27]   ; main_clk_50 ; 3.368  ; 3.341  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[28]   ; main_clk_50 ; 3.347  ; 3.320  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[29]   ; main_clk_50 ; 3.347  ; 3.320  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[30]   ; main_clk_50 ; 3.377  ; 3.350  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[31]   ; main_clk_50 ; 3.383  ; 3.356  ; Rise       ; main_clk_50     ;
; DRAM_DQM[*]    ; main_clk_50 ; 3.373  ; 3.346  ; Rise       ; main_clk_50     ;
;  DRAM_DQM[0]   ; main_clk_50 ; 3.373  ; 3.346  ; Rise       ; main_clk_50     ;
;  DRAM_DQM[1]   ; main_clk_50 ; 3.308  ; 3.281  ; Rise       ; main_clk_50     ;
;  DRAM_DQM[2]   ; main_clk_50 ; 3.333  ; 3.306  ; Rise       ; main_clk_50     ;
;  DRAM_DQM[3]   ; main_clk_50 ; 3.228  ; 3.198  ; Rise       ; main_clk_50     ;
; DRAM_RAS_N     ; main_clk_50 ; 3.326  ; 3.299  ; Rise       ; main_clk_50     ;
; DRAM_WE_N      ; main_clk_50 ; 3.294  ; 3.267  ; Rise       ; main_clk_50     ;
; LEDG[*]        ; main_clk_50 ; 10.537 ; 10.716 ; Rise       ; main_clk_50     ;
;  LEDG[0]       ; main_clk_50 ; 9.941  ; 10.167 ; Rise       ; main_clk_50     ;
;  LEDG[1]       ; main_clk_50 ; 9.179  ; 9.363  ; Rise       ; main_clk_50     ;
;  LEDG[2]       ; main_clk_50 ; 9.211  ; 9.356  ; Rise       ; main_clk_50     ;
;  LEDG[3]       ; main_clk_50 ; 9.168  ; 9.312  ; Rise       ; main_clk_50     ;
;  LEDG[4]       ; main_clk_50 ; 9.047  ; 9.181  ; Rise       ; main_clk_50     ;
;  LEDG[5]       ; main_clk_50 ; 8.923  ; 8.996  ; Rise       ; main_clk_50     ;
;  LEDG[6]       ; main_clk_50 ; 9.128  ; 9.175  ; Rise       ; main_clk_50     ;
;  LEDG[7]       ; main_clk_50 ; 10.537 ; 10.716 ; Rise       ; main_clk_50     ;
; DRAM_CLK       ; main_clk_50 ; 0.811  ; 0.904  ; Fall       ; main_clk_50     ;
+----------------+-------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                 ;
+----------------+-------------+--------+--------+------------+-----------------+
; Data Port      ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------+-------------+--------+--------+------------+-----------------+
; DRAM_ADDR[*]   ; main_clk_50 ; 2.701  ; 2.672  ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[0]  ; main_clk_50 ; 2.854  ; 2.828  ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[1]  ; main_clk_50 ; 2.801  ; 2.775  ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[2]  ; main_clk_50 ; 2.701  ; 2.672  ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[3]  ; main_clk_50 ; 2.877  ; 2.851  ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[4]  ; main_clk_50 ; 2.811  ; 2.785  ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[5]  ; main_clk_50 ; 2.825  ; 2.799  ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[6]  ; main_clk_50 ; 2.736  ; 2.707  ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[7]  ; main_clk_50 ; 2.760  ; 2.731  ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[8]  ; main_clk_50 ; 2.828  ; 2.802  ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[9]  ; main_clk_50 ; 2.823  ; 2.797  ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[10] ; main_clk_50 ; 2.771  ; 2.742  ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[11] ; main_clk_50 ; 2.850  ; 2.824  ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[12] ; main_clk_50 ; 2.835  ; 2.809  ; Rise       ; main_clk_50     ;
; DRAM_BA[*]     ; main_clk_50 ; 2.711  ; 2.682  ; Rise       ; main_clk_50     ;
;  DRAM_BA[0]    ; main_clk_50 ; 2.711  ; 2.682  ; Rise       ; main_clk_50     ;
;  DRAM_BA[1]    ; main_clk_50 ; 2.853  ; 2.827  ; Rise       ; main_clk_50     ;
; DRAM_CAS_N     ; main_clk_50 ; 2.817  ; 2.791  ; Rise       ; main_clk_50     ;
; DRAM_CLK       ; main_clk_50 ; 0.354  ; 0.443  ; Rise       ; main_clk_50     ;
; DRAM_CS_N      ; main_clk_50 ; 2.873  ; 2.847  ; Rise       ; main_clk_50     ;
; DRAM_DQ[*]     ; main_clk_50 ; 2.771  ; 2.742  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[0]    ; main_clk_50 ; 2.833  ; 2.807  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[1]    ; main_clk_50 ; 2.888  ; 2.862  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[2]    ; main_clk_50 ; 2.897  ; 2.871  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[3]    ; main_clk_50 ; 2.893  ; 2.867  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[4]    ; main_clk_50 ; 2.887  ; 2.861  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[5]    ; main_clk_50 ; 2.904  ; 2.878  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[6]    ; main_clk_50 ; 2.914  ; 2.888  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[7]    ; main_clk_50 ; 2.894  ; 2.868  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[8]    ; main_clk_50 ; 2.870  ; 2.844  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[9]    ; main_clk_50 ; 2.880  ; 2.854  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[10]   ; main_clk_50 ; 2.921  ; 2.895  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[11]   ; main_clk_50 ; 2.831  ; 2.805  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[12]   ; main_clk_50 ; 2.901  ; 2.875  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[13]   ; main_clk_50 ; 2.905  ; 2.879  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[14]   ; main_clk_50 ; 2.771  ; 2.742  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[15]   ; main_clk_50 ; 2.900  ; 2.874  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[16]   ; main_clk_50 ; 2.841  ; 2.815  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[17]   ; main_clk_50 ; 2.831  ; 2.805  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[18]   ; main_clk_50 ; 2.866  ; 2.840  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[19]   ; main_clk_50 ; 2.858  ; 2.832  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[20]   ; main_clk_50 ; 2.848  ; 2.822  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[21]   ; main_clk_50 ; 2.820  ; 2.794  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[22]   ; main_clk_50 ; 2.851  ; 2.825  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[23]   ; main_clk_50 ; 2.825  ; 2.799  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[24]   ; main_clk_50 ; 2.840  ; 2.814  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[25]   ; main_clk_50 ; 2.855  ; 2.829  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[26]   ; main_clk_50 ; 2.885  ; 2.859  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[27]   ; main_clk_50 ; 2.885  ; 2.859  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[28]   ; main_clk_50 ; 2.864  ; 2.838  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[29]   ; main_clk_50 ; 2.863  ; 2.837  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[30]   ; main_clk_50 ; 2.894  ; 2.868  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[31]   ; main_clk_50 ; 2.900  ; 2.874  ; Rise       ; main_clk_50     ;
; DRAM_DQM[*]    ; main_clk_50 ; 2.745  ; 2.716  ; Rise       ; main_clk_50     ;
;  DRAM_DQM[0]   ; main_clk_50 ; 2.890  ; 2.864  ; Rise       ; main_clk_50     ;
;  DRAM_DQM[1]   ; main_clk_50 ; 2.827  ; 2.801  ; Rise       ; main_clk_50     ;
;  DRAM_DQM[2]   ; main_clk_50 ; 2.851  ; 2.825  ; Rise       ; main_clk_50     ;
;  DRAM_DQM[3]   ; main_clk_50 ; 2.745  ; 2.716  ; Rise       ; main_clk_50     ;
; DRAM_RAS_N     ; main_clk_50 ; 2.843  ; 2.817  ; Rise       ; main_clk_50     ;
; DRAM_WE_N      ; main_clk_50 ; 2.813  ; 2.787  ; Rise       ; main_clk_50     ;
; LEDG[*]        ; main_clk_50 ; 8.615  ; 8.683  ; Rise       ; main_clk_50     ;
;  LEDG[0]       ; main_clk_50 ; 9.590  ; 9.805  ; Rise       ; main_clk_50     ;
;  LEDG[1]       ; main_clk_50 ; 8.858  ; 9.033  ; Rise       ; main_clk_50     ;
;  LEDG[2]       ; main_clk_50 ; 8.891  ; 9.028  ; Rise       ; main_clk_50     ;
;  LEDG[3]       ; main_clk_50 ; 8.851  ; 8.987  ; Rise       ; main_clk_50     ;
;  LEDG[4]       ; main_clk_50 ; 8.732  ; 8.859  ; Rise       ; main_clk_50     ;
;  LEDG[5]       ; main_clk_50 ; 8.615  ; 8.683  ; Rise       ; main_clk_50     ;
;  LEDG[6]       ; main_clk_50 ; 8.810  ; 8.853  ; Rise       ; main_clk_50     ;
;  LEDG[7]       ; main_clk_50 ; 10.164 ; 10.334 ; Rise       ; main_clk_50     ;
; DRAM_CLK       ; main_clk_50 ; 0.354  ; 0.443  ; Fall       ; main_clk_50     ;
+----------------+-------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------+
; Output Enable Times                                                       ;
+--------------+-------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port  ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+-------------+-------+-------+------------+-----------------+
; DRAM_DQ[*]   ; main_clk_50 ; 3.104 ; 3.022 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[0]  ; main_clk_50 ; 3.194 ; 3.117 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[1]  ; main_clk_50 ; 3.230 ; 3.153 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[2]  ; main_clk_50 ; 3.240 ; 3.163 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[3]  ; main_clk_50 ; 3.225 ; 3.148 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[4]  ; main_clk_50 ; 3.240 ; 3.163 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[5]  ; main_clk_50 ; 3.237 ; 3.160 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[6]  ; main_clk_50 ; 3.237 ; 3.160 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[7]  ; main_clk_50 ; 3.236 ; 3.159 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[8]  ; main_clk_50 ; 3.221 ; 3.144 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[9]  ; main_clk_50 ; 3.221 ; 3.144 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[10] ; main_clk_50 ; 3.234 ; 3.157 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[11] ; main_clk_50 ; 3.181 ; 3.104 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[12] ; main_clk_50 ; 3.234 ; 3.157 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[13] ; main_clk_50 ; 3.206 ; 3.129 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[14] ; main_clk_50 ; 3.104 ; 3.022 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[15] ; main_clk_50 ; 3.221 ; 3.144 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[16] ; main_clk_50 ; 3.212 ; 3.135 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[17] ; main_clk_50 ; 3.202 ; 3.125 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[18] ; main_clk_50 ; 3.217 ; 3.140 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[19] ; main_clk_50 ; 3.209 ; 3.132 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[20] ; main_clk_50 ; 3.209 ; 3.132 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[21] ; main_clk_50 ; 3.180 ; 3.103 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[22] ; main_clk_50 ; 3.212 ; 3.135 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[23] ; main_clk_50 ; 3.206 ; 3.129 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[24] ; main_clk_50 ; 3.221 ; 3.144 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[25] ; main_clk_50 ; 3.237 ; 3.160 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[26] ; main_clk_50 ; 3.237 ; 3.160 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[27] ; main_clk_50 ; 3.237 ; 3.160 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[28] ; main_clk_50 ; 3.236 ; 3.159 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[29] ; main_clk_50 ; 3.236 ; 3.159 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[30] ; main_clk_50 ; 3.236 ; 3.159 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[31] ; main_clk_50 ; 3.232 ; 3.155 ; Rise       ; main_clk_50     ;
+--------------+-------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Minimum Output Enable Times                                               ;
+--------------+-------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port  ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+-------------+-------+-------+------------+-----------------+
; DRAM_DQ[*]   ; main_clk_50 ; 2.624 ; 2.542 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[0]  ; main_clk_50 ; 2.714 ; 2.637 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[1]  ; main_clk_50 ; 2.749 ; 2.672 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[2]  ; main_clk_50 ; 2.758 ; 2.681 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[3]  ; main_clk_50 ; 2.744 ; 2.667 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[4]  ; main_clk_50 ; 2.758 ; 2.681 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[5]  ; main_clk_50 ; 2.755 ; 2.678 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[6]  ; main_clk_50 ; 2.755 ; 2.678 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[7]  ; main_clk_50 ; 2.755 ; 2.678 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[8]  ; main_clk_50 ; 2.741 ; 2.664 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[9]  ; main_clk_50 ; 2.741 ; 2.664 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[10] ; main_clk_50 ; 2.752 ; 2.675 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[11] ; main_clk_50 ; 2.702 ; 2.625 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[12] ; main_clk_50 ; 2.752 ; 2.675 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[13] ; main_clk_50 ; 2.726 ; 2.649 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[14] ; main_clk_50 ; 2.624 ; 2.542 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[15] ; main_clk_50 ; 2.741 ; 2.664 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[16] ; main_clk_50 ; 2.732 ; 2.655 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[17] ; main_clk_50 ; 2.722 ; 2.645 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[18] ; main_clk_50 ; 2.737 ; 2.660 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[19] ; main_clk_50 ; 2.729 ; 2.652 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[20] ; main_clk_50 ; 2.729 ; 2.652 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[21] ; main_clk_50 ; 2.701 ; 2.624 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[22] ; main_clk_50 ; 2.732 ; 2.655 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[23] ; main_clk_50 ; 2.726 ; 2.649 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[24] ; main_clk_50 ; 2.741 ; 2.664 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[25] ; main_clk_50 ; 2.756 ; 2.679 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[26] ; main_clk_50 ; 2.756 ; 2.679 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[27] ; main_clk_50 ; 2.756 ; 2.679 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[28] ; main_clk_50 ; 2.755 ; 2.678 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[29] ; main_clk_50 ; 2.754 ; 2.677 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[30] ; main_clk_50 ; 2.755 ; 2.678 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[31] ; main_clk_50 ; 2.751 ; 2.674 ; Rise       ; main_clk_50     ;
+--------------+-------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------------------+
; Output Disable Times                                                              ;
+--------------+-------------+-----------+-----------+------------+-----------------+
; Data Port    ; Clock Port  ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+--------------+-------------+-----------+-----------+------------+-----------------+
; DRAM_DQ[*]   ; main_clk_50 ; 3.090     ; 3.172     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[0]  ; main_clk_50 ; 3.185     ; 3.262     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[1]  ; main_clk_50 ; 3.221     ; 3.298     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[2]  ; main_clk_50 ; 3.231     ; 3.308     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[3]  ; main_clk_50 ; 3.216     ; 3.293     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[4]  ; main_clk_50 ; 3.231     ; 3.308     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[5]  ; main_clk_50 ; 3.228     ; 3.305     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[6]  ; main_clk_50 ; 3.228     ; 3.305     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[7]  ; main_clk_50 ; 3.227     ; 3.304     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[8]  ; main_clk_50 ; 3.212     ; 3.289     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[9]  ; main_clk_50 ; 3.212     ; 3.289     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[10] ; main_clk_50 ; 3.225     ; 3.302     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[11] ; main_clk_50 ; 3.172     ; 3.249     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[12] ; main_clk_50 ; 3.225     ; 3.302     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[13] ; main_clk_50 ; 3.197     ; 3.274     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[14] ; main_clk_50 ; 3.090     ; 3.172     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[15] ; main_clk_50 ; 3.212     ; 3.289     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[16] ; main_clk_50 ; 3.203     ; 3.280     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[17] ; main_clk_50 ; 3.193     ; 3.270     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[18] ; main_clk_50 ; 3.208     ; 3.285     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[19] ; main_clk_50 ; 3.200     ; 3.277     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[20] ; main_clk_50 ; 3.200     ; 3.277     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[21] ; main_clk_50 ; 3.171     ; 3.248     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[22] ; main_clk_50 ; 3.203     ; 3.280     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[23] ; main_clk_50 ; 3.197     ; 3.274     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[24] ; main_clk_50 ; 3.212     ; 3.289     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[25] ; main_clk_50 ; 3.228     ; 3.305     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[26] ; main_clk_50 ; 3.228     ; 3.305     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[27] ; main_clk_50 ; 3.228     ; 3.305     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[28] ; main_clk_50 ; 3.227     ; 3.304     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[29] ; main_clk_50 ; 3.227     ; 3.304     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[30] ; main_clk_50 ; 3.227     ; 3.304     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[31] ; main_clk_50 ; 3.223     ; 3.300     ; Rise       ; main_clk_50     ;
+--------------+-------------+-----------+-----------+------------+-----------------+


+-----------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                      ;
+--------------+-------------+-----------+-----------+------------+-----------------+
; Data Port    ; Clock Port  ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+--------------+-------------+-----------+-----------+------------+-----------------+
; DRAM_DQ[*]   ; main_clk_50 ; 2.608     ; 2.690     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[0]  ; main_clk_50 ; 2.703     ; 2.780     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[1]  ; main_clk_50 ; 2.738     ; 2.815     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[2]  ; main_clk_50 ; 2.747     ; 2.824     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[3]  ; main_clk_50 ; 2.733     ; 2.810     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[4]  ; main_clk_50 ; 2.747     ; 2.824     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[5]  ; main_clk_50 ; 2.744     ; 2.821     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[6]  ; main_clk_50 ; 2.744     ; 2.821     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[7]  ; main_clk_50 ; 2.744     ; 2.821     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[8]  ; main_clk_50 ; 2.730     ; 2.807     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[9]  ; main_clk_50 ; 2.730     ; 2.807     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[10] ; main_clk_50 ; 2.741     ; 2.818     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[11] ; main_clk_50 ; 2.691     ; 2.768     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[12] ; main_clk_50 ; 2.741     ; 2.818     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[13] ; main_clk_50 ; 2.715     ; 2.792     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[14] ; main_clk_50 ; 2.608     ; 2.690     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[15] ; main_clk_50 ; 2.730     ; 2.807     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[16] ; main_clk_50 ; 2.721     ; 2.798     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[17] ; main_clk_50 ; 2.711     ; 2.788     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[18] ; main_clk_50 ; 2.726     ; 2.803     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[19] ; main_clk_50 ; 2.718     ; 2.795     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[20] ; main_clk_50 ; 2.718     ; 2.795     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[21] ; main_clk_50 ; 2.690     ; 2.767     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[22] ; main_clk_50 ; 2.721     ; 2.798     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[23] ; main_clk_50 ; 2.715     ; 2.792     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[24] ; main_clk_50 ; 2.730     ; 2.807     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[25] ; main_clk_50 ; 2.745     ; 2.822     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[26] ; main_clk_50 ; 2.745     ; 2.822     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[27] ; main_clk_50 ; 2.745     ; 2.822     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[28] ; main_clk_50 ; 2.744     ; 2.821     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[29] ; main_clk_50 ; 2.743     ; 2.820     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[30] ; main_clk_50 ; 2.744     ; 2.821     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[31] ; main_clk_50 ; 2.740     ; 2.817     ; Rise       ; main_clk_50     ;
+--------------+-------------+-----------+-----------+------------+-----------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 13
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 30.844 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+-----------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                         ;
+------------+-----------------+---------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name          ; Note ;
+------------+-----------------+---------------------+------+
; 4.14 MHz   ; 4.14 MHz        ; main_clk_50         ;      ;
; 198.81 MHz ; 198.81 MHz      ; altera_reserved_tck ;      ;
+------------+-----------------+---------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary             ;
+---------------------+----------+---------------+
; Clock               ; Slack    ; End Point TNS ;
+---------------------+----------+---------------+
; main_clk_50         ; -221.423 ; -6349.432     ;
; altera_reserved_tck ; 47.485   ; 0.000         ;
+---------------------+----------+---------------+


+---------------------------------------------+
; Slow 1200mV 0C Model Hold Summary           ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; main_clk_50         ; 0.352 ; 0.000         ;
; altera_reserved_tck ; 0.354 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; main_clk_50         ; 13.574 ; 0.000         ;
; altera_reserved_tck ; 48.540 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 1.288 ; 0.000         ;
; main_clk_50         ; 3.644 ; 0.000         ;
+---------------------+-------+---------------+


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+---------------------+--------+-------------------+
; Clock               ; Slack  ; End Point TNS     ;
+---------------------+--------+-------------------+
; main_clk_50         ; 9.528  ; 0.000             ;
; altera_reserved_tck ; 49.567 ; 0.000             ;
+---------------------+--------+-------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'main_clk_50'                                                                                                                                                                                      ;
+----------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack    ; From Node                                                             ; To Node                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+----------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -221.423 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[23] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[21] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.069     ; 241.373    ;
; -221.075 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[23] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[20] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.310      ; 241.404    ;
; -220.922 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[27] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[21] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.069     ; 240.872    ;
; -220.870 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[25] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[21] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.069     ; 240.820    ;
; -220.842 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[21] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[21] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.070     ; 240.791    ;
; -220.819 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[24] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[21] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.069     ; 240.769    ;
; -220.797 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[8]  ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[21] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.047     ; 240.769    ;
; -220.787 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[23] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[17] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.286      ; 241.092    ;
; -220.774 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[26] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[21] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.069     ; 240.724    ;
; -220.741 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[23] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[11] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.276      ; 241.036    ;
; -220.722 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[23] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[16] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.289      ; 241.030    ;
; -220.658 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[7]  ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[21] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.051     ; 240.626    ;
; -220.630 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[28] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[21] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.069     ; 240.580    ;
; -220.628 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[23] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[23] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.270      ; 240.917    ;
; -220.627 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[23] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[28] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.104     ; 240.542    ;
; -220.574 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[27] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[20] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.310      ; 240.903    ;
; -220.566 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[23] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[13] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.288      ; 240.873    ;
; -220.563 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[23] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[25] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.276      ; 240.858    ;
; -220.562 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[23] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[8]  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.288      ; 240.869    ;
; -220.561 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[23] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[24] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.276      ; 240.856    ;
; -220.537 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[19] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[21] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.070     ; 240.486    ;
; -220.526 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[5]  ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[21] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.476     ; 240.069    ;
; -220.522 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[25] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[20] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.310      ; 240.851    ;
; -220.520 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[6]  ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[21] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.069     ; 240.470    ;
; -220.494 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[21] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[20] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.309      ; 240.822    ;
; -220.480 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[23] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[19] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.273      ; 240.772    ;
; -220.471 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[24] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[20] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.310      ; 240.800    ;
; -220.466 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[18] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[21] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.070     ; 240.415    ;
; -220.461 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[23] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[15] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.286      ; 240.766    ;
; -220.461 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[23] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[22] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.275      ; 240.755    ;
; -220.449 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[8]  ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[20] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.332      ; 240.800    ;
; -220.437 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[29] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[21] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.069     ; 240.387    ;
; -220.435 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[15] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[21] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.070     ; 240.384    ;
; -220.433 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[20] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[21] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.072     ; 240.380    ;
; -220.426 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[26] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[20] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.310      ; 240.755    ;
; -220.408 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[23] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[12] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.299      ; 240.726    ;
; -220.407 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[23] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[14] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.299      ; 240.725    ;
; -220.402 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[16] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[21] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.072     ; 240.349    ;
; -220.393 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[23] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[18] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.286      ; 240.698    ;
; -220.360 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[22] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[21] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.069     ; 240.310    ;
; -220.310 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[7]  ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[20] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.328      ; 240.657    ;
; -220.286 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[27] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[17] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.286      ; 240.591    ;
; -220.282 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[28] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[20] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.310      ; 240.611    ;
; -220.240 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[27] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[11] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.276      ; 240.535    ;
; -220.234 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[25] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[17] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.286      ; 240.539    ;
; -220.221 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[27] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[16] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.289      ; 240.529    ;
; -220.221 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[10] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[21] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.499     ; 239.741    ;
; -220.218 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[14] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[21] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.072     ; 240.165    ;
; -220.206 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[21] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[17] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.285      ; 240.510    ;
; -220.191 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[4]  ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[21] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.052     ; 240.158    ;
; -220.189 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[19] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[20] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.309      ; 240.517    ;
; -220.188 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[25] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[11] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.276      ; 240.483    ;
; -220.184 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[23] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[5]  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.267      ; 240.470    ;
; -220.183 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[24] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[17] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.286      ; 240.488    ;
; -220.178 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[5]  ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[20] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.097     ; 240.100    ;
; -220.177 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[23] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[3]  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.267      ; 240.463    ;
; -220.176 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[23] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[7]  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.267      ; 240.462    ;
; -220.172 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[6]  ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[20] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.310      ; 240.501    ;
; -220.169 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[25] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[16] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.289      ; 240.477    ;
; -220.162 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[17] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[21] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.070     ; 240.111    ;
; -220.161 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[8]  ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[17] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.308      ; 240.488    ;
; -220.160 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[21] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[11] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.275      ; 240.454    ;
; -220.141 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[21] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[16] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.288      ; 240.448    ;
; -220.138 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[26] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[17] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.286      ; 240.443    ;
; -220.137 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[24] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[11] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.276      ; 240.432    ;
; -220.127 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[27] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[23] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.270      ; 240.416    ;
; -220.126 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[27] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[28] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.104     ; 240.041    ;
; -220.118 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[24] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[16] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.289      ; 240.426    ;
; -220.118 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[18] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[20] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.309      ; 240.446    ;
; -220.115 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[8]  ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[11] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.298      ; 240.432    ;
; -220.096 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[8]  ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[16] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.311      ; 240.426    ;
; -220.092 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[26] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[11] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.276      ; 240.387    ;
; -220.089 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[23] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[9]  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.268      ; 240.376    ;
; -220.089 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[29] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[20] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.310      ; 240.418    ;
; -220.087 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[23] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[10] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.268      ; 240.374    ;
; -220.087 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[15] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[20] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.309      ; 240.415    ;
; -220.085 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[20] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[20] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.307      ; 240.411    ;
; -220.085 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[11] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[21] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.072     ; 240.032    ;
; -220.075 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[25] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[23] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.270      ; 240.364    ;
; -220.074 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[25] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[28] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.104     ; 239.989    ;
; -220.073 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[26] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[16] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.289      ; 240.381    ;
; -220.066 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[23] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[2]  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.285      ; 240.370    ;
; -220.065 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[27] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[13] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.288      ; 240.372    ;
; -220.062 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[23] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[0]  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.285      ; 240.366    ;
; -220.062 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[27] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[25] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.276      ; 240.357    ;
; -220.061 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[27] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[8]  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.288      ; 240.368    ;
; -220.060 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[27] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[24] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.276      ; 240.355    ;
; -220.054 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[16] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[20] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.307      ; 240.380    ;
; -220.047 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[21] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[23] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.269      ; 240.335    ;
; -220.046 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[23] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[6]  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.325      ; 240.390    ;
; -220.046 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[21] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[28] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.105     ; 239.960    ;
; -220.024 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[24] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[23] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.270      ; 240.313    ;
; -220.023 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[24] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[28] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.104     ; 239.938    ;
; -220.022 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[7]  ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[17] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.304      ; 240.345    ;
; -220.013 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[25] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[13] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.288      ; 240.320    ;
; -220.012 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[22] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[20] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.310      ; 240.341    ;
; -220.010 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[25] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[25] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.276      ; 240.305    ;
; -220.009 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[25] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[8]  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.288      ; 240.316    ;
; -220.008 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[25] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[24] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.276      ; 240.303    ;
; -220.002 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[8]  ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[23] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.292      ; 240.313    ;
+----------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                                                          ; To Node                                                                                                                                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 47.485 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.160      ; 2.694      ;
; 47.647 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.143      ; 2.515      ;
; 47.702 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.160      ; 2.477      ;
; 47.866 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.154      ; 2.307      ;
; 47.878 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.154      ; 2.295      ;
; 47.895 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.183      ; 2.307      ;
; 47.930 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.154      ; 2.243      ;
; 47.938 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.142      ; 2.223      ;
; 47.951 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.152      ; 2.220      ;
; 47.989 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.144      ; 2.174      ;
; 48.082 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.140      ; 2.077      ;
; 48.084 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.143      ; 2.078      ;
; 48.195 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.143      ; 1.967      ;
; 48.224 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.154      ; 1.949      ;
; 48.232 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.154      ; 1.941      ;
; 48.273 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.158      ; 1.904      ;
; 48.364 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                                                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.152      ; 1.807      ;
; 48.994 ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                  ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|tdo                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.146      ; 1.171      ;
; 95.255 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                                                                                            ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 4.677      ;
; 95.484 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 4.422      ;
; 95.488 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 4.418      ;
; 95.488 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 4.418      ;
; 95.489 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 4.417      ;
; 95.489 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 4.417      ;
; 95.494 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 4.412      ;
; 95.495 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 4.411      ;
; 95.496 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 4.410      ;
; 95.625 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.321      ;
; 95.641 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 4.276      ;
; 95.641 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 4.276      ;
; 95.641 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 4.276      ;
; 95.641 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 4.276      ;
; 95.641 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 4.276      ;
; 95.641 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 4.276      ;
; 95.641 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 4.276      ;
; 95.641 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 4.276      ;
; 95.710 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                                                            ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 4.222      ;
; 95.778 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.159      ;
; 95.778 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.159      ;
; 95.785 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 4.139      ;
; 95.789 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 4.135      ;
; 95.789 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 4.135      ;
; 95.790 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 4.134      ;
; 95.790 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 4.134      ;
; 95.795 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 4.129      ;
; 95.796 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 4.128      ;
; 95.797 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 4.127      ;
; 95.801 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.157      ;
; 95.805 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 4.101      ;
; 95.809 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 4.097      ;
; 95.850 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.099      ;
; 95.850 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.099      ;
; 95.885 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 4.033      ;
; 95.889 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 4.029      ;
; 95.889 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 4.029      ;
; 95.890 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 4.028      ;
; 95.890 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 4.028      ;
; 95.895 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 4.023      ;
; 95.896 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 4.022      ;
; 95.897 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 4.021      ;
; 95.902 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.033      ;
; 95.902 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.033      ;
; 95.902 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.033      ;
; 95.902 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.033      ;
; 95.902 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.033      ;
; 95.902 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.033      ;
; 95.902 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.033      ;
; 95.902 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.033      ;
; 95.949 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.997      ;
; 95.949 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.997      ;
; 95.949 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.997      ;
; 95.949 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.997      ;
; 95.949 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.997      ;
; 95.964 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 3.991      ;
; 95.964 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 3.991      ;
; 96.014 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                                                            ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 3.917      ;
; 96.014 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                                                            ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 3.917      ;
; 96.014 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                                                            ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 3.917      ;
; 96.014 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                                                            ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 3.917      ;
; 96.014 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                                                            ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 3.917      ;
; 96.014 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                                                            ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 3.917      ;
; 96.014 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                                                            ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 3.917      ;
; 96.014 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                                                            ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 3.917      ;
; 96.039 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 3.879      ;
; 96.056 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.889      ;
; 96.056 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.889      ;
; 96.056 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.889      ;
; 96.059 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[35] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 3.848      ;
; 96.059 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 3.848      ;
; 96.098 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.837      ;
; 96.098 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.837      ;
; 96.098 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.837      ;
; 96.098 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.837      ;
; 96.098 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.837      ;
; 96.098 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.837      ;
; 96.098 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.837      ;
; 96.098 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.837      ;
; 96.105 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                                                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.844      ;
; 96.105 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                                                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.844      ;
; 96.106 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 3.818      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'main_clk_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                       ; To Node                                                                                                                                                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.352 ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_state.000000001                                                                                                                                                                                                                                ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_state.000000001                                                                                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|active_cs_n                                                                                                                                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|active_cs_n                                                                                                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][107]                                                                                                                                                                ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][107]                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                                                                                                                    ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|full                                                                                                                                                                     ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|full                                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[2]                                                                                                                                                                ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[2]                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[0]                                                                                                                                                                ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[0]                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][68]                                                                                                                                                                 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][68]                                                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][86]                                                                                                                                                                 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][86]                                                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[2]                                                                                                                                                                ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[2]                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[1]                                                                                                                                                                ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[1]                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|refresh_request                                                                                                                                                                                                                                  ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|refresh_request                                                                                                                                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|i_count[1]                                                                                                                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|i_count[1]                                                                                                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|i_count[2]                                                                                                                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|i_count[2]                                                                                                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|i_count[0]                                                                                                                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|i_count[0]                                                                                                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|i_next.000                                                                                                                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|i_next.000                                                                                                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|i_state.000                                                                                                                                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|i_state.000                                                                                                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|i_refs[2]                                                                                                                                                                                                                                        ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|i_refs[2]                                                                                                                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|i_refs[1]                                                                                                                                                                                                                                        ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|i_refs[1]                                                                                                                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|i_refs[0]                                                                                                                                                                                                                                        ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|i_refs[0]                                                                                                                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.074      ; 0.597      ;
; 0.353 ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|neural_soc_jtag_uart_0_scfifo_r:the_neural_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                      ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|neural_soc_jtag_uart_0_scfifo_r:the_neural_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|i_cmd[3]                                                                                                                                                                                                                                         ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|i_cmd[3]                                                                                                                                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_state.000100000                                                                                                                                                                                                                                ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_state.000100000                                                                                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_count[1]                                                                                                                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_count[1]                                                                                                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_next.010000000                                                                                                                                                                                                                                 ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_next.010000000                                                                                                                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|neural_soc_sdram_input_efifo_module:the_neural_soc_sdram_input_efifo_module|entries[0]                                                                                                                                                           ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|neural_soc_sdram_input_efifo_module:the_neural_soc_sdram_input_efifo_module|entries[0]                                                                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                    ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                                                                                                ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|neural_soc_sdram_input_efifo_module:the_neural_soc_sdram_input_efifo_module|entries[1]                                                                                                                                                           ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|neural_soc_sdram_input_efifo_module:the_neural_soc_sdram_input_efifo_module|entries[1]                                                                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|neural_soc_sdram_input_efifo_module:the_neural_soc_sdram_input_efifo_module|rd_address                                                                                                                                                           ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|neural_soc_sdram_input_efifo_module:the_neural_soc_sdram_input_efifo_module|rd_address                                                                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[1]                                                                                                                                                                ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[1]                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|i_cmd[2]                                                                                                                                                                                                                                         ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|i_cmd[2]                                                                                                                                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|i_cmd[1]                                                                                                                                                                                                                                         ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|i_cmd[1]                                                                                                                                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|i_cmd[0]                                                                                                                                                                                                                                         ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|i_cmd[0]                                                                                                                                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|ack_refresh_request                                                                                                                                                                                                                              ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|ack_refresh_request                                                                                                                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|init_done                                                                                                                                                                                                                                        ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|init_done                                                                                                                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|i_next.101                                                                                                                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|i_next.101                                                                                                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|i_state.101                                                                                                                                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|i_state.101                                                                                                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.354 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer                                                                                                                                    ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted                                                                                                                                        ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|wait_for_one_post_bret_inst                                                                                                                                                                        ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|wait_for_one_post_bret_inst                                                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|d_read                                                                                                                                                                                             ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|d_read                                                                                                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|av_ld_align_cycle[1]                                                                                                                                                                               ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|av_ld_align_cycle[1]                                                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|av_ld_waiting_for_data                                                                                                                                                                             ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|av_ld_waiting_for_data                                                                                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                  ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                  ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|wait_latency_counter[1]                                                                                                                                                 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|wait_latency_counter[1]                                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_hw_port_s1_translator|wait_latency_counter[1]                                                                                                                                          ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_hw_port_s1_translator|wait_latency_counter[1]                                                                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_port_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                           ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_port_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_port_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                           ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_port_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|neural_soc_jtag_uart_0_scfifo_r:the_neural_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                 ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|neural_soc_jtag_uart_0_scfifo_r:the_neural_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|rvalid                                                                                                                                                                                                                               ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|rvalid                                                                                                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|woverflow                                                                                                                                                                                                                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|woverflow                                                                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|E_ci_multi_clk_en                                                                                                                                                                                  ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|E_ci_multi_clk_en                                                                                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|hbreak_pending                                                                                                                                                                                     ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|hbreak_pending                                                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_neural_soc_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break             ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_neural_soc_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|neural_soc_jtag_uart_0_scfifo_w:the_neural_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                 ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|neural_soc_jtag_uart_0_scfifo_w:the_neural_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|neural_soc_jtag_uart_0_scfifo_w:the_neural_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                      ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|neural_soc_jtag_uart_0_scfifo_w:the_neural_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                       ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:div|div_step_en                                                                                                     ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:div|div_step_en                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:div|div_cnt[1]                                                                                                      ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:div|div_cnt[1]                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                        ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                    ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|neural_soc_sdram_input_efifo_module:the_neural_soc_sdram_input_efifo_module|wr_address                                                                                                                                                           ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|neural_soc_sdram_input_efifo_module:the_neural_soc_sdram_input_efifo_module|wr_address                                                                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                             ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                             ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted                                                                                                                                 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|i_read                                                                                                                                                                                             ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|i_read                                                                                                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                             ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[1]                                                                                                                             ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[1]                                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                               ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                     ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                     ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                     ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                     ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                    ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; neural_soc:m_neural_soc|neural_soc_sdram_pll:sdram_pll|pfdena_reg                                                                                                                                                                                                                               ; neural_soc:m_neural_soc|neural_soc_sdram_pll:sdram_pll|pfdena_reg                                                                                                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                    ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                  ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                           ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_s1_translator|wait_latency_counter[1]                                                                                                                                              ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_s1_translator|wait_latency_counter[1]                                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                               ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                               ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[1]                                                                                                                                                 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[1]                                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_hw_sig_s1_translator|wait_latency_counter[1]                                                                                                                                           ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_hw_sig_s1_translator|wait_latency_counter[1]                                                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sw_port_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                           ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sw_port_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sw_port_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                           ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sw_port_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                  ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_sig_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                            ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_sig_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_sig_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                            ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_sig_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_sw_sig_s1_translator|wait_latency_counter[1]                                                                                                                                           ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_sw_sig_s1_translator|wait_latency_counter[1]                                                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sw_sig_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                            ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sw_sig_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sw_sig_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                            ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sw_sig_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|ac                                                                                                                                                                                                                                   ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|ac                                                                                                                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                             ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_neural_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_neural_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.071      ; 0.597      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                                                                                 ; To Node                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.354 ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                                     ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.356 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.597      ;
; 0.366 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.608      ;
; 0.380 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.622      ;
; 0.387 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.629      ;
; 0.388 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.630      ;
; 0.388 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.630      ;
; 0.388 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.630      ;
; 0.389 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.631      ;
; 0.396 ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                                                                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                                                                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                                                                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                                                                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.397 ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                                                                                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.398 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.641      ;
; 0.399 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.640      ;
; 0.399 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.640      ;
; 0.403 ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                                                                                                         ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.645      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.645      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.646      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.646      ;
; 0.404 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.645      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.646      ;
; 0.405 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.647      ;
; 0.405 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|ir_out[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.646      ;
; 0.405 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.646      ;
; 0.405 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.646      ;
; 0.406 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.649      ;
; 0.411 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.654      ;
; 0.411 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.654      ;
; 0.411 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.654      ;
; 0.412 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.654      ;
; 0.417 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[9]                                                        ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[8]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.658      ;
; 0.418 ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                                                                                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.660      ;
; 0.418 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[6]                                                        ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[5]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.659      ;
; 0.419 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[28]                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[27]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.660      ;
; 0.420 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[5]                                                        ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[4]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.661      ;
; 0.420 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[4]                                                        ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[3]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.661      ;
; 0.423 ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                                                                                        ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.666      ;
; 0.424 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.665      ;
; 0.426 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.667      ;
; 0.506 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.748      ;
; 0.506 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.748      ;
; 0.508 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.751      ;
; 0.508 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.751      ;
; 0.509 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.752      ;
; 0.509 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.752      ;
; 0.511 ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                                                                                         ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.753      ;
; 0.514 ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                                                                                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.757      ;
; 0.515 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[14]                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[13]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.756      ;
; 0.515 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[24]                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[23]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.756      ;
; 0.516 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[34]                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[33]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.757      ;
; 0.517 ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                                                                                         ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.759      ;
; 0.517 ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                                                                                         ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.759      ;
; 0.517 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[13]                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[12]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.758      ;
; 0.517 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[30]                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[29]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.758      ;
; 0.524 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.766      ;
; 0.527 ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                                                                         ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.770      ;
; 0.529 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.770      ;
; 0.530 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[12]                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[11]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.771      ;
; 0.531 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[22]                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[21]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.772      ;
; 0.531 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[25]                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[24]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.772      ;
; 0.539 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.780      ;
; 0.546 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                                                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.788      ;
; 0.547 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.789      ;
; 0.548 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.791      ;
; 0.548 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.791      ;
; 0.551 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.794      ;
; 0.557 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.799      ;
; 0.557 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.799      ;
; 0.558 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.800      ;
; 0.560 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.801      ;
; 0.560 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.801      ;
; 0.568 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.810      ;
; 0.569 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.811      ;
; 0.569 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.811      ;
; 0.569 ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                                                                                        ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.816      ;
; 0.570 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.812      ;
; 0.573 ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                                                                                        ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.820      ;
; 0.582 ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                                                                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.825      ;
; 0.585 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.827      ;
; 0.588 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.830      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'main_clk_50'                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                             ; To Node                                                                                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 13.574 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|za_data[22]                                                                                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.259     ; 6.067      ;
; 13.574 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|za_data[16]                                                                                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.259     ; 6.067      ;
; 13.575 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|za_data[19]                                                                                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.262     ; 6.063      ;
; 13.575 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|za_data[20]                                                                                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.262     ; 6.063      ;
; 13.578 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|za_data[17]                                                                                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.269     ; 6.053      ;
; 13.589 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|za_data[18]                                                                                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.253     ; 6.058      ;
; 13.591 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|za_data[23]                                                                                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.266     ; 6.043      ;
; 13.598 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|za_data[21]                                                                                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.290     ; 6.012      ;
; 13.603 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|za_data[0]                                                                                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.258     ; 6.039      ;
; 13.605 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_dqm[3]                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.144     ; 6.160      ;
; 13.605 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_addr[3]                                                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.144     ; 6.160      ;
; 13.607 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_data[22]                                                                                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.152     ; 6.150      ;
; 13.607 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_data[16]                                                                                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.152     ; 6.150      ;
; 13.608 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_data[20]                                                                                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.155     ; 6.146      ;
; 13.608 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_data[19]                                                                                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.155     ; 6.146      ;
; 13.611 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_dqm[2]                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.162     ; 6.136      ;
; 13.611 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_data[17]                                                                                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.162     ; 6.136      ;
; 13.611 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|za_data[5]                                                                                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.217     ; 6.072      ;
; 13.611 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|za_data[6]                                                                                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.217     ; 6.072      ;
; 13.612 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|za_data[12]                                                                                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.219     ; 6.069      ;
; 13.612 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|za_data[10]                                                                                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.219     ; 6.069      ;
; 13.612 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|za_data[31]                                                                                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.222     ; 6.066      ;
; 13.613 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|za_data[15]                                                                                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.231     ; 6.056      ;
; 13.613 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|za_data[9]                                                                                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.231     ; 6.056      ;
; 13.613 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|za_data[8]                                                                                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.231     ; 6.056      ;
; 13.613 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|za_data[24]                                                                                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.231     ; 6.056      ;
; 13.613 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|za_data[25]                                                                                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.215     ; 6.072      ;
; 13.613 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|za_data[26]                                                                                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.215     ; 6.072      ;
; 13.613 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|za_data[27]                                                                                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.215     ; 6.072      ;
; 13.613 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|za_data[28]                                                                                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.215     ; 6.072      ;
; 13.613 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|za_data[29]                                                                                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.217     ; 6.070      ;
; 13.613 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|za_data[30]                                                                                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.215     ; 6.072      ;
; 13.613 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|za_data[7]                                                                                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.215     ; 6.072      ;
; 13.613 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|za_data[4]                                                                                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.213     ; 6.074      ;
; 13.613 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|za_data[2]                                                                                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.213     ; 6.074      ;
; 13.614 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|za_data[14]                                                                                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.258     ; 6.028      ;
; 13.614 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|za_data[3]                                                                                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.227     ; 6.059      ;
; 13.616 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|za_data[11]                                                                                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.271     ; 6.013      ;
; 13.622 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_data[18]                                                                                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.146     ; 6.141      ;
; 13.624 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_data[23]                                                                                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.159     ; 6.126      ;
; 13.626 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|za_data[1]                                                                                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.224     ; 6.050      ;
; 13.630 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|za_data[13]                                                                                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.246     ; 6.024      ;
; 13.631 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_data[21]                                                                                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.183     ; 6.095      ;
; 13.634 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_addr[4]                                                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.164     ; 6.111      ;
; 13.634 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_addr[1]                                                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.164     ; 6.111      ;
; 13.635 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_dqm[1]                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.157     ; 6.117      ;
; 13.636 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_data[0]                                                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.151     ; 6.122      ;
; 13.636 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_addr[9]                                                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.151     ; 6.122      ;
; 13.636 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_addr[8]                                                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.145     ; 6.128      ;
; 13.636 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_addr[6]                                                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.145     ; 6.128      ;
; 13.637 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_addr[5]                                                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.139     ; 6.133      ;
; 13.637 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_addr[12]                                                                                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.139     ; 6.133      ;
; 13.638 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_addr[11]                                                                                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.134     ; 6.137      ;
; 13.644 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_data[6]                                                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.110     ; 6.155      ;
; 13.644 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_data[5]                                                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.110     ; 6.155      ;
; 13.645 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_dqm[0]                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.115     ; 6.149      ;
; 13.645 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_data[31]                                                                                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.115     ; 6.149      ;
; 13.645 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_data[12]                                                                                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.112     ; 6.152      ;
; 13.645 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_data[10]                                                                                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.112     ; 6.152      ;
; 13.646 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_data[30]                                                                                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.108     ; 6.155      ;
; 13.646 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_data[29]                                                                                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.110     ; 6.153      ;
; 13.646 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_data[28]                                                                                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.108     ; 6.155      ;
; 13.646 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_data[27]                                                                                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.108     ; 6.155      ;
; 13.646 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_data[26]                                                                                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.108     ; 6.155      ;
; 13.646 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_data[25]                                                                                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.108     ; 6.155      ;
; 13.646 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_data[24]                                                                                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.124     ; 6.139      ;
; 13.646 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_data[15]                                                                                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.124     ; 6.139      ;
; 13.646 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_data[9]                                                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.124     ; 6.139      ;
; 13.646 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_data[8]                                                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.124     ; 6.139      ;
; 13.646 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_data[7]                                                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.108     ; 6.155      ;
; 13.646 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_data[4]                                                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.106     ; 6.157      ;
; 13.646 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_data[2]                                                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.106     ; 6.157      ;
; 13.646 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_addr[10]                                                                                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.110     ; 6.153      ;
; 13.646 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_addr[0]                                                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.108     ; 6.155      ;
; 13.646 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_bank[1]                                                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.109     ; 6.154      ;
; 13.647 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_data[14]                                                                                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.151     ; 6.111      ;
; 13.647 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_data[3]                                                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.120     ; 6.142      ;
; 13.648 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_addr[2]                                                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.171     ; 6.090      ;
; 13.648 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_bank[0]                                                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.171     ; 6.090      ;
; 13.649 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_data[11]                                                                                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.164     ; 6.096      ;
; 13.654 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_addr[7]                                                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.130     ; 6.125      ;
; 13.659 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_data[1]                                                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.117     ; 6.133      ;
; 13.663 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_data[13]                                                                                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.139     ; 6.107      ;
; 13.695 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.097     ; 6.227      ;
; 13.696 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.098     ; 6.225      ;
; 13.696 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.099     ; 6.224      ;
; 13.696 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.098     ; 6.225      ;
; 13.696 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.089     ; 6.234      ;
; 13.696 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.089     ; 6.234      ;
; 13.696 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.089     ; 6.234      ;
; 13.696 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.089     ; 6.234      ;
; 13.696 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.089     ; 6.234      ;
; 13.696 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.098     ; 6.225      ;
; 13.696 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.089     ; 6.234      ;
; 13.696 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.089     ; 6.234      ;
; 13.696 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.089     ; 6.234      ;
; 13.696 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.099     ; 6.224      ;
; 13.696 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.099     ; 6.224      ;
; 13.697 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.091     ; 6.231      ;
; 13.697 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.091     ; 6.231      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                        ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.540 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.158      ; 1.637      ;
; 48.540 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|tdo                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.158      ; 1.637      ;
; 48.742 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.154      ; 1.431      ;
; 97.659 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.296      ;
; 97.659 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.296      ;
; 97.659 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.296      ;
; 97.659 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.296      ;
; 97.659 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.296      ;
; 97.659 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.296      ;
; 97.659 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.296      ;
; 97.659 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.296      ;
; 97.659 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.296      ;
; 97.659 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.296      ;
; 97.659 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.296      ;
; 97.659 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.296      ;
; 97.728 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.235      ;
; 97.728 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.235      ;
; 97.728 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.235      ;
; 97.728 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.235      ;
; 97.728 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.235      ;
; 97.914 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.021      ;
; 97.921 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.050      ;
; 97.984 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 1.970      ;
; 97.984 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 1.970      ;
; 97.984 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 1.970      ;
; 97.984 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 1.970      ;
; 97.984 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 1.970      ;
; 97.984 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 1.970      ;
; 98.001 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.958      ;
; 98.001 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.958      ;
; 98.001 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.958      ;
; 98.001 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.958      ;
; 98.001 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.958      ;
; 98.001 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.958      ;
; 98.001 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.958      ;
; 98.001 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.958      ;
; 98.001 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.958      ;
; 98.001 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.958      ;
; 98.001 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.958      ;
; 98.001 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.958      ;
; 98.001 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.958      ;
; 98.001 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.958      ;
; 98.001 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.958      ;
; 98.001 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.958      ;
; 98.009 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.957      ;
; 98.032 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.920      ;
; 98.032 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.920      ;
; 98.032 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.920      ;
; 98.032 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.920      ;
; 98.213 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 1.752      ;
; 98.213 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 1.752      ;
; 98.224 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.732      ;
; 98.224 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.732      ;
; 98.224 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.732      ;
; 98.224 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.732      ;
; 98.224 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.732      ;
; 98.224 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.732      ;
; 98.224 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.732      ;
; 98.224 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.732      ;
; 98.224 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.732      ;
; 98.224 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.732      ;
; 98.224 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.732      ;
; 98.224 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.732      ;
; 98.250 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 1.703      ;
; 98.250 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 1.703      ;
; 98.313 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.637      ;
; 98.313 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.637      ;
; 98.347 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.601      ;
; 98.347 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.601      ;
; 98.347 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.601      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                        ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.288  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.529      ;
; 1.288  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.529      ;
; 1.288  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.529      ;
; 1.315  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.558      ;
; 1.315  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.558      ;
; 1.350  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.597      ;
; 1.350  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.597      ;
; 1.363  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.613      ;
; 1.363  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.613      ;
; 1.363  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.613      ;
; 1.363  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.613      ;
; 1.363  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.613      ;
; 1.363  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.613      ;
; 1.363  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.613      ;
; 1.363  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.613      ;
; 1.363  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.613      ;
; 1.363  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.613      ;
; 1.363  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.613      ;
; 1.363  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.613      ;
; 1.391  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 1.649      ;
; 1.391  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 1.649      ;
; 1.592  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.837      ;
; 1.592  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.837      ;
; 1.592  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.837      ;
; 1.592  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.837      ;
; 1.614  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 1.874      ;
; 1.618  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.871      ;
; 1.618  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.871      ;
; 1.618  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.871      ;
; 1.618  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.871      ;
; 1.618  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.871      ;
; 1.618  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.871      ;
; 1.618  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.871      ;
; 1.618  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.871      ;
; 1.618  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.871      ;
; 1.618  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.871      ;
; 1.618  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.871      ;
; 1.618  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.871      ;
; 1.618  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.871      ;
; 1.618  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.871      ;
; 1.618  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.871      ;
; 1.618  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.871      ;
; 1.636  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.883      ;
; 1.636  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.883      ;
; 1.636  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.883      ;
; 1.636  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.883      ;
; 1.636  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.883      ;
; 1.636  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.883      ;
; 1.640  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.869      ;
; 1.690  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 1.955      ;
; 1.875  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.132      ;
; 1.875  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.132      ;
; 1.875  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.132      ;
; 1.875  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.132      ;
; 1.875  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.132      ;
; 1.949  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.197      ;
; 1.949  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.197      ;
; 1.949  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.197      ;
; 1.949  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.197      ;
; 1.949  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.197      ;
; 1.949  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.197      ;
; 1.949  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.197      ;
; 1.949  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.197      ;
; 1.949  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.197      ;
; 1.949  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.197      ;
; 1.949  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.197      ;
; 1.949  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.197      ;
; 50.860 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.302      ; 1.333      ;
; 51.083 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.304      ; 1.558      ;
; 51.083 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|tdo                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.304      ; 1.558      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'main_clk_50'                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+---------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                 ; To Node                                                                                                                                                                                                                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 3.644 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[10]                                                                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.535      ; 4.350      ;
; 3.644 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[6]                                                                                                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.541      ; 4.356      ;
; 3.657 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[5]                                                                                                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.512      ; 4.340      ;
; 3.672 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[14]                                                                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.514      ; 4.357      ;
; 3.672 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[12]                                                                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.514      ; 4.357      ;
; 3.683 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[8]                                                                                                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.502      ; 4.356      ;
; 3.683 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[13]                                                                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.502      ; 4.356      ;
; 3.685 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[15]                                                                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.501      ; 4.357      ;
; 3.685 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[18]                                                                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.501      ; 4.357      ;
; 3.685 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[17]                                                                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.501      ; 4.357      ;
; 3.685 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[2]                                                                                                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.499      ; 4.355      ;
; 3.685 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[0]                                                                                                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.499      ; 4.355      ;
; 3.686 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[4]                                                                                                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.486      ; 4.343      ;
; 3.686 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[10]                                                                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.481      ; 4.338      ;
; 3.686 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[22]                                                                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.489      ; 4.346      ;
; 3.686 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[24]                                                                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.490      ; 4.347      ;
; 3.686 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[23]                                                                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.484      ; 4.341      ;
; 3.686 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[7]                                                                                                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.480      ; 4.337      ;
; 3.686 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[26]                                                                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.484      ; 4.341      ;
; 3.686 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[25]                                                                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.490      ; 4.347      ;
; 3.686 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[19]                                                                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.487      ; 4.344      ;
; 3.686 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[11]                                                                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.490      ; 4.347      ;
; 3.686 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[9]                                                                                                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.481      ; 4.338      ;
; 3.686 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[5]                                                                                                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.480      ; 4.337      ;
; 3.686 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[3]                                                                                                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.480      ; 4.337      ;
; 3.686 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[1]                                                                                                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.486      ; 4.343      ;
; 3.694 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[20]                                                                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.504      ; 4.369      ;
; 3.706 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[16]                                                                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.483      ; 4.360      ;
; 4.070 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_hw_port_s1_translator|av_readdata_pre[16]                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.114      ; 4.355      ;
; 4.070 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_hw_port_s1_translator|av_readdata_pre[17]                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.114      ; 4.355      ;
; 4.070 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_hw_port_s1_translator|av_readdata_pre[20]                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.114      ; 4.355      ;
; 4.070 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_hw_port_s1_translator|av_readdata_pre[21]                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.114      ; 4.355      ;
; 4.070 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_sw_port_s1_translator|av_readdata_pre[20]                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.114      ; 4.355      ;
; 4.070 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_sw_port_s1_translator|av_readdata_pre[21]                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.114      ; 4.355      ;
; 4.070 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.114      ; 4.355      ;
; 4.070 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.114      ; 4.355      ;
; 4.071 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[30]                                                                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.105      ; 4.347      ;
; 4.071 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[23]                                                                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.105      ; 4.347      ;
; 4.071 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[24]                                                                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.105      ; 4.347      ;
; 4.071 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[25]                                                                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.105      ; 4.347      ;
; 4.071 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[26]                                                                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.105      ; 4.347      ;
; 4.071 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[27]                                                                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.105      ; 4.347      ;
; 4.071 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[9]                                                                                                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.107      ; 4.349      ;
; 4.071 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[17]                                                                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.106      ; 4.348      ;
; 4.071 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[18]                                                                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.106      ; 4.348      ;
; 4.071 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[16]                                                                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.108      ; 4.350      ;
; 4.071 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[15]                                                                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.106      ; 4.348      ;
; 4.071 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[6]                                                                                                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.105      ; 4.347      ;
; 4.071 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[19]                                                                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.106      ; 4.348      ;
; 4.071 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[20]                                                                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.108      ; 4.350      ;
; 4.071 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[21]                                                                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.106      ; 4.348      ;
; 4.071 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[22]                                                                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.105      ; 4.347      ;
; 4.071 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[13]                                                                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.108      ; 4.350      ;
; 4.071 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[14]                                                                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.108      ; 4.350      ;
; 4.071 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[12]                                                                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.108      ; 4.350      ;
; 4.071 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[11]                                                                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.108      ; 4.350      ;
; 4.071 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[28]                                                                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.105      ; 4.347      ;
; 4.071 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[29]                                                                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.105      ; 4.347      ;
; 4.071 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|dspba_delay:ld_FracX15dto0_uid37_fpSqrtTest_b_to_topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_a|delay_signals[1][2] ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.106      ; 4.348      ;
; 4.071 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|dspba_delay:ld_FracX15dto0_uid37_fpSqrtTest_b_to_topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_a|delay_signals[1][7] ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.106      ; 4.348      ;
; 4.071 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|dspba_delay:ld_addrTable_uid36_fpSqrtTest_q_to_memoryC0_uid59_sqrtTableGenerator_lutmem_a|delay_signals[3][4]          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.103      ; 4.345      ;
; 4.071 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|dspba_delay:ld_addrTable_uid36_fpSqrtTest_q_to_memoryC0_uid59_sqrtTableGenerator_lutmem_a|delay_signals[3][2]          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.102      ; 4.344      ;
; 4.071 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|dspba_delay:ld_addrTable_uid36_fpSqrtTest_q_to_memoryC0_uid59_sqrtTableGenerator_lutmem_a|delay_signals[3][0]          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.106      ; 4.348      ;
; 4.071 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|dspba_delay:ld_addrTable_uid36_fpSqrtTest_q_to_memoryC0_uid59_sqrtTableGenerator_lutmem_a|delay_signals[2][7]          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.102      ; 4.344      ;
; 4.071 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|dspba_delay:ld_addrTable_uid36_fpSqrtTest_q_to_memoryC0_uid59_sqrtTableGenerator_lutmem_a|delay_signals[2][4]          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.103      ; 4.345      ;
; 4.071 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|dspba_delay:ld_addrTable_uid36_fpSqrtTest_q_to_memoryC0_uid59_sqrtTableGenerator_lutmem_a|delay_signals[2][2]          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.102      ; 4.344      ;
; 4.071 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|dspba_delay:ld_FracX15dto0_uid37_fpSqrtTest_b_to_topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_a|delay_signals[0][7] ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.106      ; 4.348      ;
; 4.071 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|dspba_delay:ld_FracX15dto0_uid37_fpSqrtTest_b_to_topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_a|delay_signals[0][2] ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.106      ; 4.348      ;
; 4.071 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|dspba_delay:ld_FracX15dto0_uid37_fpSqrtTest_b_to_topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_a|delay_signals[0][0] ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.106      ; 4.348      ;
; 4.071 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|dspba_delay:ld_addrTable_uid36_fpSqrtTest_q_to_memoryC0_uid59_sqrtTableGenerator_lutmem_a|delay_signals[1][4]          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.103      ; 4.345      ;
; 4.071 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|dspba_delay:ld_addrTable_uid36_fpSqrtTest_q_to_memoryC0_uid59_sqrtTableGenerator_lutmem_a|delay_signals[0][4]          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.102      ; 4.344      ;
; 4.071 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|dspba_delay:ld_addrTable_uid36_fpSqrtTest_q_to_memoryC0_uid59_sqrtTableGenerator_lutmem_a|delay_signals[1][2]          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.102      ; 4.344      ;
; 4.071 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|dspba_delay:ld_addrTable_uid36_fpSqrtTest_q_to_memoryC0_uid59_sqrtTableGenerator_lutmem_a|delay_signals[0][2]          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.102      ; 4.344      ;
; 4.072 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:div|quot_man[2]                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.082      ; 4.325      ;
; 4.072 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:div|quot_man[4]                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.082      ; 4.325      ;
; 4.072 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:div|quot_man[6]                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.082      ; 4.325      ;
; 4.072 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:div|quot_man[8]                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.082      ; 4.325      ;
; 4.072 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:div|quot_man[10]                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.082      ; 4.325      ;
; 4.072 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:div|quot_man[12]                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.082      ; 4.325      ;
; 4.072 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:div|quot_man[14]                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.082      ; 4.325      ;
; 4.072 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:div|div_step_en                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 4.323      ;
; 4.072 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:div|quot_man[1]                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.082      ; 4.325      ;
; 4.072 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:div|div_cnt[0]                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 4.323      ;
; 4.072 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:div|div_cnt[3]                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 4.323      ;
; 4.072 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:div|div_cnt[1]                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 4.323      ;
; 4.072 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:div|div_cnt[2]                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 4.323      ;
; 4.072 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:div|pr[25]                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.088      ; 4.331      ;
; 4.072 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:div|pr[2]                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.082      ; 4.325      ;
; 4.072 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:div|pr[17]                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.090      ; 4.333      ;
; 4.072 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:div|pr[21]                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.090      ; 4.333      ;
; 4.072 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:div|quot_man[0]                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.082      ; 4.325      ;
; 4.072 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:div|denom_man_x3[13]                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.086      ; 4.329      ;
; 4.072 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:div|denom_man[12]                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.092      ; 4.335      ;
; 4.072 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:div|denom_man_x3[14]                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.086      ; 4.329      ;
; 4.072 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:div|denom_man_x3[15]                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.092      ; 4.335      ;
; 4.072 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:div|denom_man[13]                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.092      ; 4.335      ;
; 4.072 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:div|denom_man_x3[16]                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.086      ; 4.329      ;
; 4.072 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:div|denom_man[14]                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.092      ; 4.335      ;
; 4.072 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:div|denom_man[15]                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.092      ; 4.335      ;
; 4.072 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:div|denom_man_x3[17]                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.092      ; 4.335      ;
+-------+---------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'main_clk_50'                                                                                                                                                                                                                                                                                                                                              ;
+-------+--------------+----------------+-----------------+-------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock       ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                          ;
+-------+--------------+----------------+-----------------+-------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.528 ; 9.858        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT0  ;
; 9.528 ; 9.858        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT1  ;
; 9.528 ; 9.858        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT10 ;
; 9.528 ; 9.858        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT11 ;
; 9.528 ; 9.858        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT12 ;
; 9.528 ; 9.858        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT13 ;
; 9.528 ; 9.858        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT14 ;
; 9.528 ; 9.858        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT15 ;
; 9.528 ; 9.858        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT2  ;
; 9.528 ; 9.858        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT3  ;
; 9.528 ; 9.858        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT4  ;
; 9.528 ; 9.858        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT5  ;
; 9.528 ; 9.858        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT6  ;
; 9.528 ; 9.858        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT7  ;
; 9.528 ; 9.858        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT8  ;
; 9.528 ; 9.858        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT9  ;
; 9.528 ; 9.858        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT0  ;
; 9.528 ; 9.858        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT1  ;
; 9.528 ; 9.858        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT10 ;
; 9.528 ; 9.858        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT11 ;
; 9.528 ; 9.858        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT12 ;
; 9.528 ; 9.858        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT13 ;
; 9.528 ; 9.858        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT14 ;
; 9.528 ; 9.858        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT15 ;
; 9.528 ; 9.858        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT16 ;
; 9.528 ; 9.858        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT17 ;
; 9.528 ; 9.858        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT2  ;
; 9.528 ; 9.858        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT3  ;
; 9.528 ; 9.858        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT4  ;
; 9.528 ; 9.858        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT5  ;
; 9.528 ; 9.858        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT6  ;
; 9.528 ; 9.858        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT7  ;
; 9.528 ; 9.858        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT8  ;
; 9.528 ; 9.858        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT9  ;
; 9.528 ; 9.858        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[10]                         ;
; 9.528 ; 9.858        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[11]                         ;
; 9.528 ; 9.858        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[12]                         ;
; 9.528 ; 9.858        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[13]                         ;
; 9.528 ; 9.858        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[14]                         ;
; 9.528 ; 9.858        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[15]                         ;
; 9.528 ; 9.858        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[16]                         ;
; 9.528 ; 9.858        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[17]                         ;
; 9.528 ; 9.858        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[18]                         ;
; 9.528 ; 9.858        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[19]                         ;
; 9.528 ; 9.858        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[20]                         ;
; 9.528 ; 9.858        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[21]                         ;
; 9.528 ; 9.858        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[22]                         ;
; 9.528 ; 9.858        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[23]                         ;
; 9.528 ; 9.858        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[24]                         ;
; 9.528 ; 9.858        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[25]                         ;
; 9.528 ; 9.858        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[26]                         ;
; 9.528 ; 9.858        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[27]                         ;
; 9.528 ; 9.858        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[28]                         ;
; 9.528 ; 9.858        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[29]                         ;
; 9.528 ; 9.858        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[30]                         ;
; 9.528 ; 9.858        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[31]                         ;
; 9.528 ; 9.858        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[32]                         ;
; 9.528 ; 9.858        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[33]                         ;
; 9.528 ; 9.858        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[3]                          ;
; 9.528 ; 9.858        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[4]                          ;
; 9.528 ; 9.858        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[5]                          ;
; 9.528 ; 9.858        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[6]                          ;
; 9.528 ; 9.858        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[7]                          ;
; 9.528 ; 9.858        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[8]                          ;
; 9.528 ; 9.858        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[9]                          ;
; 9.529 ; 9.859        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:sm0_uid83_pT2_uid69_sqrtPolynomialEvaluator_component|mult_6iu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT0      ;
; 9.529 ; 9.859        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:sm0_uid83_pT2_uid69_sqrtPolynomialEvaluator_component|mult_6iu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT1      ;
; 9.529 ; 9.859        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:sm0_uid83_pT2_uid69_sqrtPolynomialEvaluator_component|mult_6iu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT2      ;
; 9.529 ; 9.859        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:sm0_uid83_pT2_uid69_sqrtPolynomialEvaluator_component|mult_6iu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT3      ;
; 9.529 ; 9.859        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:sm0_uid83_pT2_uid69_sqrtPolynomialEvaluator_component|mult_6iu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT4      ;
; 9.529 ; 9.859        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:sm0_uid83_pT2_uid69_sqrtPolynomialEvaluator_component|mult_6iu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT0      ;
; 9.529 ; 9.859        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:sm0_uid83_pT2_uid69_sqrtPolynomialEvaluator_component|mult_6iu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT1      ;
; 9.529 ; 9.859        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:sm0_uid83_pT2_uid69_sqrtPolynomialEvaluator_component|mult_6iu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT2      ;
; 9.529 ; 9.859        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:sm0_uid83_pT2_uid69_sqrtPolynomialEvaluator_component|mult_6iu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT3      ;
; 9.529 ; 9.859        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:sm0_uid83_pT2_uid69_sqrtPolynomialEvaluator_component|mult_6iu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT4      ;
; 9.529 ; 9.859        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:sm0_uid83_pT2_uid69_sqrtPolynomialEvaluator_component|mult_6iu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT5      ;
; 9.529 ; 9.859        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:sm0_uid83_pT2_uid69_sqrtPolynomialEvaluator_component|mult_6iu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT6      ;
; 9.529 ; 9.859        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:sm0_uid83_pT2_uid69_sqrtPolynomialEvaluator_component|mult_6iu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT7      ;
; 9.529 ; 9.859        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:sm0_uid83_pT2_uid69_sqrtPolynomialEvaluator_component|mult_6iu:auto_generated|result[0]                              ;
; 9.529 ; 9.859        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:sm0_uid83_pT2_uid69_sqrtPolynomialEvaluator_component|mult_6iu:auto_generated|result[10]                             ;
; 9.529 ; 9.859        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:sm0_uid83_pT2_uid69_sqrtPolynomialEvaluator_component|mult_6iu:auto_generated|result[11]                             ;
; 9.529 ; 9.859        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:sm0_uid83_pT2_uid69_sqrtPolynomialEvaluator_component|mult_6iu:auto_generated|result[12]                             ;
; 9.529 ; 9.859        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:sm0_uid83_pT2_uid69_sqrtPolynomialEvaluator_component|mult_6iu:auto_generated|result[1]                              ;
; 9.529 ; 9.859        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:sm0_uid83_pT2_uid69_sqrtPolynomialEvaluator_component|mult_6iu:auto_generated|result[2]                              ;
; 9.529 ; 9.859        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:sm0_uid83_pT2_uid69_sqrtPolynomialEvaluator_component|mult_6iu:auto_generated|result[3]                              ;
; 9.529 ; 9.859        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:sm0_uid83_pT2_uid69_sqrtPolynomialEvaluator_component|mult_6iu:auto_generated|result[4]                              ;
; 9.529 ; 9.859        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:sm0_uid83_pT2_uid69_sqrtPolynomialEvaluator_component|mult_6iu:auto_generated|result[5]                              ;
; 9.529 ; 9.859        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:sm0_uid83_pT2_uid69_sqrtPolynomialEvaluator_component|mult_6iu:auto_generated|result[6]                              ;
; 9.529 ; 9.859        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:sm0_uid83_pT2_uid69_sqrtPolynomialEvaluator_component|mult_6iu:auto_generated|result[7]                              ;
; 9.529 ; 9.859        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:sm0_uid83_pT2_uid69_sqrtPolynomialEvaluator_component|mult_6iu:auto_generated|result[8]                              ;
; 9.529 ; 9.859        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:sm0_uid83_pT2_uid69_sqrtPolynomialEvaluator_component|mult_6iu:auto_generated|result[9]                              ;
; 9.531 ; 9.861        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|E_src2[0]                                                                                                                                                                                                          ;
; 9.531 ; 9.861        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|E_src2[1]                                                                                                                                                                                                          ;
; 9.531 ; 9.861        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|E_src2[2]                                                                                                                                                                                                          ;
; 9.531 ; 9.861        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|E_src2[3]                                                                                                                                                                                                          ;
; 9.531 ; 9.861        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|E_src2[4]                                                                                                                                                                                                          ;
; 9.531 ; 9.861        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|E_src2[5]                                                                                                                                                                                                          ;
; 9.531 ; 9.861        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:multiply|lpm_mult:sm0_uid99_prod_uid49_fpMulTest_component|mult_aiu:auto_generated|result[0]                                       ;
; 9.531 ; 9.861        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:multiply|lpm_mult:sm0_uid99_prod_uid49_fpMulTest_component|mult_aiu:auto_generated|result[10]                                      ;
; 9.531 ; 9.861        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:multiply|lpm_mult:sm0_uid99_prod_uid49_fpMulTest_component|mult_aiu:auto_generated|result[11]                                      ;
+-------+--------------+----------------+-----------------+-------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.567 ; 49.785       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Fall       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                           ;
; 49.567 ; 49.785       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Fall       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|tdo                                                                                                                                                                                                                                                               ;
; 49.568 ; 49.786       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                           ;
; 49.610 ; 49.796       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[10]     ;
; 49.610 ; 49.796       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[11]     ;
; 49.610 ; 49.796       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[12]     ;
; 49.610 ; 49.796       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[13]     ;
; 49.610 ; 49.796       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[14]     ;
; 49.610 ; 49.796       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[1]      ;
; 49.610 ; 49.796       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[26]     ;
; 49.610 ; 49.796       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[27]     ;
; 49.610 ; 49.796       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[28]     ;
; 49.610 ; 49.796       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[29]     ;
; 49.610 ; 49.796       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[2]      ;
; 49.610 ; 49.796       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[30]     ;
; 49.610 ; 49.796       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[31]     ;
; 49.610 ; 49.796       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[32]     ;
; 49.610 ; 49.796       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[33]     ;
; 49.610 ; 49.796       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[34]     ;
; 49.610 ; 49.796       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[36]     ;
; 49.610 ; 49.796       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[37]     ;
; 49.610 ; 49.796       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[3]      ;
; 49.610 ; 49.796       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[4]      ;
; 49.610 ; 49.796       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[5]      ;
; 49.610 ; 49.796       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[6]      ;
; 49.610 ; 49.796       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[7]      ;
; 49.610 ; 49.796       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[8]      ;
; 49.610 ; 49.796       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[9]      ;
; 49.610 ; 49.796       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                                                                                       ;
; 49.610 ; 49.796       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                           ;
; 49.610 ; 49.796       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                           ;
; 49.610 ; 49.796       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                           ;
; 49.610 ; 49.796       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                           ;
; 49.610 ; 49.796       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                           ;
; 49.610 ; 49.796       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                           ;
; 49.610 ; 49.796       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                            ;
; 49.610 ; 49.796       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                            ;
; 49.610 ; 49.796       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                            ;
; 49.611 ; 49.797       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                                          ;
; 49.611 ; 49.797       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                                          ;
; 49.611 ; 49.797       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                                                              ;
; 49.611 ; 49.797       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                                          ;
; 49.611 ; 49.797       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                                                                                                                             ;
; 49.611 ; 49.797       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                                                                       ;
; 49.611 ; 49.797       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                                                                       ;
; 49.611 ; 49.797       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                                       ;
; 49.611 ; 49.797       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                                       ;
; 49.611 ; 49.797       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                                       ;
; 49.611 ; 49.797       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                                                       ;
; 49.611 ; 49.797       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                                       ;
; 49.611 ; 49.797       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                       ;
; 49.611 ; 49.797       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                   ;
; 49.611 ; 49.797       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                                          ;
; 49.611 ; 49.797       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                          ;
; 49.611 ; 49.797       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                          ;
; 49.611 ; 49.797       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                                                             ;
; 49.611 ; 49.797       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                     ;
; 49.611 ; 49.797       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                                       ;
; 49.611 ; 49.797       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.000 ;
; 49.611 ; 49.797       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.010 ;
; 49.611 ; 49.797       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.100 ;
; 49.611 ; 49.797       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                                                               ;
; 49.611 ; 49.797       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                                                                                 ;
; 49.611 ; 49.797       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                                                                 ;
; 49.611 ; 49.797       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                                                                 ;
; 49.611 ; 49.797       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                                                                                 ;
; 49.611 ; 49.797       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                                                                                                 ;
; 49.611 ; 49.797       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                                                                 ;
; 49.611 ; 49.797       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                                                                                   ;
; 49.611 ; 49.797       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                                                                   ;
; 49.611 ; 49.797       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                                                                   ;
; 49.611 ; 49.797       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                                                                   ;
; 49.611 ; 49.797       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                                                                   ;
; 49.611 ; 49.797       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                                                                                   ;
; 49.611 ; 49.797       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                                                                                                   ;
; 49.611 ; 49.797       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                                                                ;
; 49.611 ; 49.797       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                                                ;
; 49.611 ; 49.797       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                                                                ;
; 49.611 ; 49.797       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                                                                ;
; 49.611 ; 49.797       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                                                                                ;
; 49.611 ; 49.797       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                                                                                ;
; 49.611 ; 49.797       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                                                                                ;
; 49.611 ; 49.797       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                                                                                ;
; 49.611 ; 49.797       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                                                                                ;
; 49.611 ; 49.797       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                                                                                                                                ;
; 49.611 ; 49.797       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]                                                                                                                    ;
; 49.611 ; 49.797       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]                                                                                                                    ;
; 49.611 ; 49.797       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]                                                                                                                    ;
; 49.611 ; 49.797       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]                                                                                                                    ;
; 49.611 ; 49.797       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                                                                                                                    ;
; 49.611 ; 49.797       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                                                                                          ;
; 49.611 ; 49.797       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                                                                                                                          ;
; 49.611 ; 49.797       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                                                                                                                          ;
; 49.611 ; 49.797       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                            ;
; 49.611 ; 49.797       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                                                ;
; 49.611 ; 49.797       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                                                                                           ;
; 49.611 ; 49.797       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                           ;
; 49.611 ; 49.797       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                                                                                                           ;
; 49.611 ; 49.797       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                                                                                                                           ;
; 49.611 ; 49.797       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                                                                                                                           ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Setup Times                                                               ;
+--------------+-------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port  ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+-------------+-------+-------+------------+-----------------+
; DRAM_DQ[*]   ; main_clk_50 ; 1.208 ; 1.291 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[0]  ; main_clk_50 ; 1.160 ; 1.243 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[1]  ; main_clk_50 ; 1.146 ; 1.229 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[2]  ; main_clk_50 ; 1.135 ; 1.218 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[3]  ; main_clk_50 ; 1.159 ; 1.242 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[4]  ; main_clk_50 ; 1.125 ; 1.208 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[5]  ; main_clk_50 ; 1.149 ; 1.232 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[6]  ; main_clk_50 ; 1.159 ; 1.242 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[7]  ; main_clk_50 ; 1.137 ; 1.220 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[8]  ; main_clk_50 ; 1.143 ; 1.226 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[9]  ; main_clk_50 ; 1.153 ; 1.236 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[10] ; main_clk_50 ; 1.171 ; 1.254 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[11] ; main_clk_50 ; 1.183 ; 1.266 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[12] ; main_clk_50 ; 1.151 ; 1.234 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[13] ; main_clk_50 ; 1.208 ; 1.291 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[14] ; main_clk_50 ; 1.190 ; 1.273 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[15] ; main_clk_50 ; 1.173 ; 1.256 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[16] ; main_clk_50 ; 1.131 ; 1.214 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[17] ; main_clk_50 ; 1.141 ; 1.224 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[18] ; main_clk_50 ; 1.145 ; 1.228 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[19] ; main_clk_50 ; 1.154 ; 1.237 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[20] ; main_clk_50 ; 1.144 ; 1.227 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[21] ; main_clk_50 ; 1.172 ; 1.255 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[22] ; main_clk_50 ; 1.141 ; 1.224 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[23] ; main_clk_50 ; 1.128 ; 1.211 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[24] ; main_clk_50 ; 1.113 ; 1.196 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[25] ; main_clk_50 ; 1.097 ; 1.180 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[26] ; main_clk_50 ; 1.127 ; 1.210 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[27] ; main_clk_50 ; 1.127 ; 1.210 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[28] ; main_clk_50 ; 1.107 ; 1.190 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[29] ; main_clk_50 ; 1.109 ; 1.192 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[30] ; main_clk_50 ; 1.137 ; 1.220 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[31] ; main_clk_50 ; 1.154 ; 1.237 ; Rise       ; main_clk_50     ;
; KEY[*]       ; main_clk_50 ; 2.955 ; 3.268 ; Rise       ; main_clk_50     ;
;  KEY[0]      ; main_clk_50 ; 2.606 ; 2.867 ; Rise       ; main_clk_50     ;
;  KEY[1]      ; main_clk_50 ; 2.670 ; 2.981 ; Rise       ; main_clk_50     ;
;  KEY[2]      ; main_clk_50 ; 2.955 ; 3.268 ; Rise       ; main_clk_50     ;
;  KEY[3]      ; main_clk_50 ; 2.529 ; 2.800 ; Rise       ; main_clk_50     ;
; SW[*]        ; main_clk_50 ; 2.742 ; 3.043 ; Rise       ; main_clk_50     ;
;  SW[0]       ; main_clk_50 ; 2.742 ; 3.043 ; Rise       ; main_clk_50     ;
;  SW[1]       ; main_clk_50 ; 2.678 ; 2.970 ; Rise       ; main_clk_50     ;
;  SW[2]       ; main_clk_50 ; 2.634 ; 2.886 ; Rise       ; main_clk_50     ;
;  SW[3]       ; main_clk_50 ; 2.715 ; 3.030 ; Rise       ; main_clk_50     ;
;  SW[4]       ; main_clk_50 ; 2.478 ; 2.742 ; Rise       ; main_clk_50     ;
;  SW[5]       ; main_clk_50 ; 1.981 ; 2.250 ; Rise       ; main_clk_50     ;
;  SW[6]       ; main_clk_50 ; 2.213 ; 2.501 ; Rise       ; main_clk_50     ;
;  SW[7]       ; main_clk_50 ; 2.284 ; 2.568 ; Rise       ; main_clk_50     ;
+--------------+-------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Hold Times                                                                  ;
+--------------+-------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+-------------+--------+--------+------------+-----------------+
; DRAM_DQ[*]   ; main_clk_50 ; -0.529 ; -0.612 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[0]  ; main_clk_50 ; -0.594 ; -0.677 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[1]  ; main_clk_50 ; -0.578 ; -0.661 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[2]  ; main_clk_50 ; -0.567 ; -0.650 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[3]  ; main_clk_50 ; -0.591 ; -0.674 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[4]  ; main_clk_50 ; -0.557 ; -0.640 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[5]  ; main_clk_50 ; -0.581 ; -0.664 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[6]  ; main_clk_50 ; -0.591 ; -0.674 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[7]  ; main_clk_50 ; -0.569 ; -0.652 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[8]  ; main_clk_50 ; -0.576 ; -0.659 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[9]  ; main_clk_50 ; -0.586 ; -0.669 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[10] ; main_clk_50 ; -0.604 ; -0.687 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[11] ; main_clk_50 ; -0.618 ; -0.701 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[12] ; main_clk_50 ; -0.584 ; -0.667 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[13] ; main_clk_50 ; -0.642 ; -0.725 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[14] ; main_clk_50 ; -0.624 ; -0.707 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[15] ; main_clk_50 ; -0.606 ; -0.689 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[16] ; main_clk_50 ; -0.564 ; -0.647 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[17] ; main_clk_50 ; -0.575 ; -0.658 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[18] ; main_clk_50 ; -0.579 ; -0.662 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[19] ; main_clk_50 ; -0.587 ; -0.670 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[20] ; main_clk_50 ; -0.577 ; -0.660 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[21] ; main_clk_50 ; -0.607 ; -0.690 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[22] ; main_clk_50 ; -0.574 ; -0.657 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[23] ; main_clk_50 ; -0.561 ; -0.644 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[24] ; main_clk_50 ; -0.546 ; -0.629 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[25] ; main_clk_50 ; -0.529 ; -0.612 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[26] ; main_clk_50 ; -0.559 ; -0.642 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[27] ; main_clk_50 ; -0.559 ; -0.642 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[28] ; main_clk_50 ; -0.539 ; -0.622 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[29] ; main_clk_50 ; -0.542 ; -0.625 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[30] ; main_clk_50 ; -0.569 ; -0.652 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[31] ; main_clk_50 ; -0.586 ; -0.669 ; Rise       ; main_clk_50     ;
; KEY[*]       ; main_clk_50 ; -2.075 ; -2.326 ; Rise       ; main_clk_50     ;
;  KEY[0]      ; main_clk_50 ; -2.150 ; -2.392 ; Rise       ; main_clk_50     ;
;  KEY[1]      ; main_clk_50 ; -2.211 ; -2.500 ; Rise       ; main_clk_50     ;
;  KEY[2]      ; main_clk_50 ; -2.435 ; -2.712 ; Rise       ; main_clk_50     ;
;  KEY[3]      ; main_clk_50 ; -2.075 ; -2.326 ; Rise       ; main_clk_50     ;
; SW[*]        ; main_clk_50 ; -1.551 ; -1.800 ; Rise       ; main_clk_50     ;
;  SW[0]       ; main_clk_50 ; -2.284 ; -2.564 ; Rise       ; main_clk_50     ;
;  SW[1]       ; main_clk_50 ; -2.222 ; -2.492 ; Rise       ; main_clk_50     ;
;  SW[2]       ; main_clk_50 ; -2.179 ; -2.412 ; Rise       ; main_clk_50     ;
;  SW[3]       ; main_clk_50 ; -2.256 ; -2.549 ; Rise       ; main_clk_50     ;
;  SW[4]       ; main_clk_50 ; -2.006 ; -2.256 ; Rise       ; main_clk_50     ;
;  SW[5]       ; main_clk_50 ; -1.551 ; -1.800 ; Rise       ; main_clk_50     ;
;  SW[6]       ; main_clk_50 ; -1.752 ; -2.025 ; Rise       ; main_clk_50     ;
;  SW[7]       ; main_clk_50 ; -1.843 ; -2.105 ; Rise       ; main_clk_50     ;
+--------------+-------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Clock to Output Times                                                       ;
+----------------+-------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port  ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+-------------+-------+-------+------------+-----------------+
; DRAM_ADDR[*]   ; main_clk_50 ; 3.081 ; 3.054 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[0]  ; main_clk_50 ; 3.058 ; 3.031 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[1]  ; main_clk_50 ; 2.999 ; 2.972 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[2]  ; main_clk_50 ; 2.886 ; 2.882 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[3]  ; main_clk_50 ; 3.081 ; 3.054 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[4]  ; main_clk_50 ; 3.009 ; 2.982 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[5]  ; main_clk_50 ; 3.025 ; 2.998 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[6]  ; main_clk_50 ; 2.923 ; 2.919 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[7]  ; main_clk_50 ; 2.949 ; 2.945 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[8]  ; main_clk_50 ; 3.029 ; 3.002 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[9]  ; main_clk_50 ; 3.023 ; 2.996 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[10] ; main_clk_50 ; 2.959 ; 2.955 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[11] ; main_clk_50 ; 3.051 ; 3.024 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[12] ; main_clk_50 ; 3.035 ; 3.008 ; Rise       ; main_clk_50     ;
; DRAM_BA[*]     ; main_clk_50 ; 3.057 ; 3.030 ; Rise       ; main_clk_50     ;
;  DRAM_BA[0]    ; main_clk_50 ; 2.896 ; 2.892 ; Rise       ; main_clk_50     ;
;  DRAM_BA[1]    ; main_clk_50 ; 3.057 ; 3.030 ; Rise       ; main_clk_50     ;
; DRAM_CAS_N     ; main_clk_50 ; 3.016 ; 2.989 ; Rise       ; main_clk_50     ;
; DRAM_CLK       ; main_clk_50 ; 0.827 ; 0.941 ; Rise       ; main_clk_50     ;
; DRAM_CS_N      ; main_clk_50 ; 3.077 ; 3.050 ; Rise       ; main_clk_50     ;
; DRAM_DQ[*]     ; main_clk_50 ; 3.123 ; 3.096 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[0]    ; main_clk_50 ; 3.033 ; 3.006 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[1]    ; main_clk_50 ; 3.089 ; 3.062 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[2]    ; main_clk_50 ; 3.100 ; 3.073 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[3]    ; main_clk_50 ; 3.096 ; 3.069 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[4]    ; main_clk_50 ; 3.090 ; 3.063 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[5]    ; main_clk_50 ; 3.106 ; 3.079 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[6]    ; main_clk_50 ; 3.116 ; 3.089 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[7]    ; main_clk_50 ; 3.098 ; 3.071 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[8]    ; main_clk_50 ; 3.071 ; 3.044 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[9]    ; main_clk_50 ; 3.081 ; 3.054 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[10]   ; main_clk_50 ; 3.123 ; 3.096 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[11]   ; main_clk_50 ; 3.029 ; 3.002 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[12]   ; main_clk_50 ; 3.103 ; 3.076 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[13]   ; main_clk_50 ; 3.105 ; 3.078 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[14]   ; main_clk_50 ; 2.957 ; 2.953 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[15]   ; main_clk_50 ; 3.101 ; 3.074 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[16]   ; main_clk_50 ; 3.043 ; 3.016 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[17]   ; main_clk_50 ; 3.032 ; 3.005 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[18]   ; main_clk_50 ; 3.068 ; 3.041 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[19]   ; main_clk_50 ; 3.060 ; 3.033 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[20]   ; main_clk_50 ; 3.050 ; 3.023 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[21]   ; main_clk_50 ; 3.020 ; 2.993 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[22]   ; main_clk_50 ; 3.053 ; 3.026 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[23]   ; main_clk_50 ; 3.026 ; 2.999 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[24]   ; main_clk_50 ; 3.041 ; 3.014 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[25]   ; main_clk_50 ; 3.058 ; 3.031 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[26]   ; main_clk_50 ; 3.088 ; 3.061 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[27]   ; main_clk_50 ; 3.088 ; 3.061 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[28]   ; main_clk_50 ; 3.068 ; 3.041 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[29]   ; main_clk_50 ; 3.065 ; 3.038 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[30]   ; main_clk_50 ; 3.098 ; 3.071 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[31]   ; main_clk_50 ; 3.101 ; 3.074 ; Rise       ; main_clk_50     ;
; DRAM_DQM[*]    ; main_clk_50 ; 3.091 ; 3.064 ; Rise       ; main_clk_50     ;
;  DRAM_DQM[0]   ; main_clk_50 ; 3.091 ; 3.064 ; Rise       ; main_clk_50     ;
;  DRAM_DQM[1]   ; main_clk_50 ; 3.026 ; 2.999 ; Rise       ; main_clk_50     ;
;  DRAM_DQM[2]   ; main_clk_50 ; 3.052 ; 3.025 ; Rise       ; main_clk_50     ;
;  DRAM_DQM[3]   ; main_clk_50 ; 2.935 ; 2.931 ; Rise       ; main_clk_50     ;
; DRAM_RAS_N     ; main_clk_50 ; 3.046 ; 3.019 ; Rise       ; main_clk_50     ;
; DRAM_WE_N      ; main_clk_50 ; 3.012 ; 2.985 ; Rise       ; main_clk_50     ;
; LEDG[*]        ; main_clk_50 ; 9.607 ; 9.623 ; Rise       ; main_clk_50     ;
;  LEDG[0]       ; main_clk_50 ; 9.058 ; 9.139 ; Rise       ; main_clk_50     ;
;  LEDG[1]       ; main_clk_50 ; 8.351 ; 8.408 ; Rise       ; main_clk_50     ;
;  LEDG[2]       ; main_clk_50 ; 8.367 ; 8.408 ; Rise       ; main_clk_50     ;
;  LEDG[3]       ; main_clk_50 ; 8.336 ; 8.365 ; Rise       ; main_clk_50     ;
;  LEDG[4]       ; main_clk_50 ; 8.218 ; 8.246 ; Rise       ; main_clk_50     ;
;  LEDG[5]       ; main_clk_50 ; 8.112 ; 8.084 ; Rise       ; main_clk_50     ;
;  LEDG[6]       ; main_clk_50 ; 8.291 ; 8.235 ; Rise       ; main_clk_50     ;
;  LEDG[7]       ; main_clk_50 ; 9.607 ; 9.623 ; Rise       ; main_clk_50     ;
; DRAM_CLK       ; main_clk_50 ; 0.827 ; 0.941 ; Fall       ; main_clk_50     ;
+----------------+-------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Minimum Clock to Output Times                                               ;
+----------------+-------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port  ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+-------------+-------+-------+------------+-----------------+
; DRAM_ADDR[*]   ; main_clk_50 ; 2.460 ; 2.455 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[0]  ; main_clk_50 ; 2.629 ; 2.601 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[1]  ; main_clk_50 ; 2.573 ; 2.545 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[2]  ; main_clk_50 ; 2.460 ; 2.455 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[3]  ; main_clk_50 ; 2.653 ; 2.625 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[4]  ; main_clk_50 ; 2.583 ; 2.555 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[5]  ; main_clk_50 ; 2.598 ; 2.570 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[6]  ; main_clk_50 ; 2.496 ; 2.491 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[7]  ; main_clk_50 ; 2.521 ; 2.516 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[8]  ; main_clk_50 ; 2.602 ; 2.574 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[9]  ; main_clk_50 ; 2.596 ; 2.568 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[10] ; main_clk_50 ; 2.531 ; 2.526 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[11] ; main_clk_50 ; 2.623 ; 2.595 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[12] ; main_clk_50 ; 2.608 ; 2.580 ; Rise       ; main_clk_50     ;
; DRAM_BA[*]     ; main_clk_50 ; 2.470 ; 2.465 ; Rise       ; main_clk_50     ;
;  DRAM_BA[0]    ; main_clk_50 ; 2.470 ; 2.465 ; Rise       ; main_clk_50     ;
;  DRAM_BA[1]    ; main_clk_50 ; 2.628 ; 2.600 ; Rise       ; main_clk_50     ;
; DRAM_CAS_N     ; main_clk_50 ; 2.590 ; 2.562 ; Rise       ; main_clk_50     ;
; DRAM_CLK       ; main_clk_50 ; 0.404 ; 0.516 ; Rise       ; main_clk_50     ;
; DRAM_CS_N      ; main_clk_50 ; 2.648 ; 2.620 ; Rise       ; main_clk_50     ;
; DRAM_DQ[*]     ; main_clk_50 ; 2.530 ; 2.525 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[0]    ; main_clk_50 ; 2.606 ; 2.578 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[1]    ; main_clk_50 ; 2.660 ; 2.632 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[2]    ; main_clk_50 ; 2.671 ; 2.643 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[3]    ; main_clk_50 ; 2.667 ; 2.639 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[4]    ; main_clk_50 ; 2.661 ; 2.633 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[5]    ; main_clk_50 ; 2.677 ; 2.649 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[6]    ; main_clk_50 ; 2.687 ; 2.659 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[7]    ; main_clk_50 ; 2.669 ; 2.641 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[8]    ; main_clk_50 ; 2.643 ; 2.615 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[9]    ; main_clk_50 ; 2.653 ; 2.625 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[10]   ; main_clk_50 ; 2.695 ; 2.667 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[11]   ; main_clk_50 ; 2.603 ; 2.575 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[12]   ; main_clk_50 ; 2.675 ; 2.647 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[13]   ; main_clk_50 ; 2.678 ; 2.650 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[14]   ; main_clk_50 ; 2.530 ; 2.525 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[15]   ; main_clk_50 ; 2.673 ; 2.645 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[16]   ; main_clk_50 ; 2.615 ; 2.587 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[17]   ; main_clk_50 ; 2.605 ; 2.577 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[18]   ; main_clk_50 ; 2.641 ; 2.613 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[19]   ; main_clk_50 ; 2.632 ; 2.604 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[20]   ; main_clk_50 ; 2.622 ; 2.594 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[21]   ; main_clk_50 ; 2.594 ; 2.566 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[22]   ; main_clk_50 ; 2.625 ; 2.597 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[23]   ; main_clk_50 ; 2.598 ; 2.570 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[24]   ; main_clk_50 ; 2.613 ; 2.585 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[25]   ; main_clk_50 ; 2.629 ; 2.601 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[26]   ; main_clk_50 ; 2.659 ; 2.631 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[27]   ; main_clk_50 ; 2.659 ; 2.631 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[28]   ; main_clk_50 ; 2.639 ; 2.611 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[29]   ; main_clk_50 ; 2.637 ; 2.609 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[30]   ; main_clk_50 ; 2.669 ; 2.641 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[31]   ; main_clk_50 ; 2.672 ; 2.644 ; Rise       ; main_clk_50     ;
; DRAM_DQM[*]    ; main_clk_50 ; 2.507 ; 2.502 ; Rise       ; main_clk_50     ;
;  DRAM_DQM[0]   ; main_clk_50 ; 2.662 ; 2.634 ; Rise       ; main_clk_50     ;
;  DRAM_DQM[1]   ; main_clk_50 ; 2.600 ; 2.572 ; Rise       ; main_clk_50     ;
;  DRAM_DQM[2]   ; main_clk_50 ; 2.625 ; 2.597 ; Rise       ; main_clk_50     ;
;  DRAM_DQM[3]   ; main_clk_50 ; 2.507 ; 2.502 ; Rise       ; main_clk_50     ;
; DRAM_RAS_N     ; main_clk_50 ; 2.617 ; 2.589 ; Rise       ; main_clk_50     ;
; DRAM_WE_N      ; main_clk_50 ; 2.586 ; 2.558 ; Rise       ; main_clk_50     ;
; LEDG[*]        ; main_clk_50 ; 7.815 ; 7.787 ; Rise       ; main_clk_50     ;
;  LEDG[0]       ; main_clk_50 ; 8.720 ; 8.797 ; Rise       ; main_clk_50     ;
;  LEDG[1]       ; main_clk_50 ; 8.042 ; 8.095 ; Rise       ; main_clk_50     ;
;  LEDG[2]       ; main_clk_50 ; 8.059 ; 8.098 ; Rise       ; main_clk_50     ;
;  LEDG[3]       ; main_clk_50 ; 8.030 ; 8.057 ; Rise       ; main_clk_50     ;
;  LEDG[4]       ; main_clk_50 ; 7.915 ; 7.941 ; Rise       ; main_clk_50     ;
;  LEDG[5]       ; main_clk_50 ; 7.815 ; 7.787 ; Rise       ; main_clk_50     ;
;  LEDG[6]       ; main_clk_50 ; 7.986 ; 7.931 ; Rise       ; main_clk_50     ;
;  LEDG[7]       ; main_clk_50 ; 9.250 ; 9.264 ; Rise       ; main_clk_50     ;
; DRAM_CLK       ; main_clk_50 ; 0.404 ; 0.516 ; Fall       ; main_clk_50     ;
+----------------+-------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Output Enable Times                                                       ;
+--------------+-------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port  ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+-------------+-------+-------+------------+-----------------+
; DRAM_DQ[*]   ; main_clk_50 ; 2.819 ; 2.764 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[0]  ; main_clk_50 ; 2.924 ; 2.836 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[1]  ; main_clk_50 ; 2.960 ; 2.872 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[2]  ; main_clk_50 ; 2.971 ; 2.883 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[3]  ; main_clk_50 ; 2.957 ; 2.869 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[4]  ; main_clk_50 ; 2.971 ; 2.883 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[5]  ; main_clk_50 ; 2.967 ; 2.879 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[6]  ; main_clk_50 ; 2.967 ; 2.879 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[7]  ; main_clk_50 ; 2.969 ; 2.881 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[8]  ; main_clk_50 ; 2.952 ; 2.864 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[9]  ; main_clk_50 ; 2.952 ; 2.864 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[10] ; main_clk_50 ; 2.964 ; 2.876 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[11] ; main_clk_50 ; 2.910 ; 2.822 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[12] ; main_clk_50 ; 2.964 ; 2.876 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[13] ; main_clk_50 ; 2.936 ; 2.848 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[14] ; main_clk_50 ; 2.819 ; 2.764 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[15] ; main_clk_50 ; 2.952 ; 2.864 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[16] ; main_clk_50 ; 2.944 ; 2.856 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[17] ; main_clk_50 ; 2.933 ; 2.845 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[18] ; main_clk_50 ; 2.949 ; 2.861 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[19] ; main_clk_50 ; 2.941 ; 2.853 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[20] ; main_clk_50 ; 2.941 ; 2.853 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[21] ; main_clk_50 ; 2.911 ; 2.823 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[22] ; main_clk_50 ; 2.944 ; 2.856 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[23] ; main_clk_50 ; 2.937 ; 2.849 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[24] ; main_clk_50 ; 2.952 ; 2.864 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[25] ; main_clk_50 ; 2.969 ; 2.881 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[26] ; main_clk_50 ; 2.969 ; 2.881 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[27] ; main_clk_50 ; 2.969 ; 2.881 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[28] ; main_clk_50 ; 2.969 ; 2.881 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[29] ; main_clk_50 ; 2.966 ; 2.878 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[30] ; main_clk_50 ; 2.969 ; 2.881 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[31] ; main_clk_50 ; 2.962 ; 2.874 ; Rise       ; main_clk_50     ;
+--------------+-------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Minimum Output Enable Times                                               ;
+--------------+-------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port  ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+-------------+-------+-------+------------+-----------------+
; DRAM_DQ[*]   ; main_clk_50 ; 2.395 ; 2.340 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[0]  ; main_clk_50 ; 2.500 ; 2.412 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[1]  ; main_clk_50 ; 2.534 ; 2.446 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[2]  ; main_clk_50 ; 2.545 ; 2.457 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[3]  ; main_clk_50 ; 2.531 ; 2.443 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[4]  ; main_clk_50 ; 2.545 ; 2.457 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[5]  ; main_clk_50 ; 2.541 ; 2.453 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[6]  ; main_clk_50 ; 2.541 ; 2.453 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[7]  ; main_clk_50 ; 2.543 ; 2.455 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[8]  ; main_clk_50 ; 2.527 ; 2.439 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[9]  ; main_clk_50 ; 2.527 ; 2.439 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[10] ; main_clk_50 ; 2.539 ; 2.451 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[11] ; main_clk_50 ; 2.487 ; 2.399 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[12] ; main_clk_50 ; 2.539 ; 2.451 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[13] ; main_clk_50 ; 2.512 ; 2.424 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[14] ; main_clk_50 ; 2.395 ; 2.340 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[15] ; main_clk_50 ; 2.527 ; 2.439 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[16] ; main_clk_50 ; 2.519 ; 2.431 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[17] ; main_clk_50 ; 2.509 ; 2.421 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[18] ; main_clk_50 ; 2.525 ; 2.437 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[19] ; main_clk_50 ; 2.516 ; 2.428 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[20] ; main_clk_50 ; 2.516 ; 2.428 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[21] ; main_clk_50 ; 2.488 ; 2.400 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[22] ; main_clk_50 ; 2.519 ; 2.431 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[23] ; main_clk_50 ; 2.512 ; 2.424 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[24] ; main_clk_50 ; 2.527 ; 2.439 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[25] ; main_clk_50 ; 2.543 ; 2.455 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[26] ; main_clk_50 ; 2.543 ; 2.455 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[27] ; main_clk_50 ; 2.543 ; 2.455 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[28] ; main_clk_50 ; 2.543 ; 2.455 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[29] ; main_clk_50 ; 2.541 ; 2.453 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[30] ; main_clk_50 ; 2.543 ; 2.455 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[31] ; main_clk_50 ; 2.536 ; 2.448 ; Rise       ; main_clk_50     ;
+--------------+-------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------------------+
; Output Disable Times                                                              ;
+--------------+-------------+-----------+-----------+------------+-----------------+
; Data Port    ; Clock Port  ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+--------------+-------------+-----------+-----------+------------+-----------------+
; DRAM_DQ[*]   ; main_clk_50 ; 2.831     ; 2.886     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[0]  ; main_clk_50 ; 2.903     ; 2.991     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[1]  ; main_clk_50 ; 2.939     ; 3.027     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[2]  ; main_clk_50 ; 2.950     ; 3.038     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[3]  ; main_clk_50 ; 2.936     ; 3.024     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[4]  ; main_clk_50 ; 2.950     ; 3.038     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[5]  ; main_clk_50 ; 2.946     ; 3.034     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[6]  ; main_clk_50 ; 2.946     ; 3.034     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[7]  ; main_clk_50 ; 2.948     ; 3.036     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[8]  ; main_clk_50 ; 2.931     ; 3.019     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[9]  ; main_clk_50 ; 2.931     ; 3.019     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[10] ; main_clk_50 ; 2.943     ; 3.031     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[11] ; main_clk_50 ; 2.889     ; 2.977     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[12] ; main_clk_50 ; 2.943     ; 3.031     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[13] ; main_clk_50 ; 2.915     ; 3.003     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[14] ; main_clk_50 ; 2.831     ; 2.886     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[15] ; main_clk_50 ; 2.931     ; 3.019     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[16] ; main_clk_50 ; 2.923     ; 3.011     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[17] ; main_clk_50 ; 2.912     ; 3.000     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[18] ; main_clk_50 ; 2.928     ; 3.016     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[19] ; main_clk_50 ; 2.920     ; 3.008     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[20] ; main_clk_50 ; 2.920     ; 3.008     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[21] ; main_clk_50 ; 2.890     ; 2.978     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[22] ; main_clk_50 ; 2.923     ; 3.011     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[23] ; main_clk_50 ; 2.916     ; 3.004     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[24] ; main_clk_50 ; 2.931     ; 3.019     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[25] ; main_clk_50 ; 2.948     ; 3.036     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[26] ; main_clk_50 ; 2.948     ; 3.036     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[27] ; main_clk_50 ; 2.948     ; 3.036     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[28] ; main_clk_50 ; 2.948     ; 3.036     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[29] ; main_clk_50 ; 2.945     ; 3.033     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[30] ; main_clk_50 ; 2.948     ; 3.036     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[31] ; main_clk_50 ; 2.941     ; 3.029     ; Rise       ; main_clk_50     ;
+--------------+-------------+-----------+-----------+------------+-----------------+


+-----------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                      ;
+--------------+-------------+-----------+-----------+------------+-----------------+
; Data Port    ; Clock Port  ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+--------------+-------------+-----------+-----------+------------+-----------------+
; DRAM_DQ[*]   ; main_clk_50 ; 2.404     ; 2.459     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[0]  ; main_clk_50 ; 2.476     ; 2.564     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[1]  ; main_clk_50 ; 2.510     ; 2.598     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[2]  ; main_clk_50 ; 2.521     ; 2.609     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[3]  ; main_clk_50 ; 2.507     ; 2.595     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[4]  ; main_clk_50 ; 2.521     ; 2.609     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[5]  ; main_clk_50 ; 2.517     ; 2.605     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[6]  ; main_clk_50 ; 2.517     ; 2.605     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[7]  ; main_clk_50 ; 2.519     ; 2.607     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[8]  ; main_clk_50 ; 2.503     ; 2.591     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[9]  ; main_clk_50 ; 2.503     ; 2.591     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[10] ; main_clk_50 ; 2.515     ; 2.603     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[11] ; main_clk_50 ; 2.463     ; 2.551     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[12] ; main_clk_50 ; 2.515     ; 2.603     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[13] ; main_clk_50 ; 2.488     ; 2.576     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[14] ; main_clk_50 ; 2.404     ; 2.459     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[15] ; main_clk_50 ; 2.503     ; 2.591     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[16] ; main_clk_50 ; 2.495     ; 2.583     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[17] ; main_clk_50 ; 2.485     ; 2.573     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[18] ; main_clk_50 ; 2.501     ; 2.589     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[19] ; main_clk_50 ; 2.492     ; 2.580     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[20] ; main_clk_50 ; 2.492     ; 2.580     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[21] ; main_clk_50 ; 2.464     ; 2.552     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[22] ; main_clk_50 ; 2.495     ; 2.583     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[23] ; main_clk_50 ; 2.488     ; 2.576     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[24] ; main_clk_50 ; 2.503     ; 2.591     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[25] ; main_clk_50 ; 2.519     ; 2.607     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[26] ; main_clk_50 ; 2.519     ; 2.607     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[27] ; main_clk_50 ; 2.519     ; 2.607     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[28] ; main_clk_50 ; 2.519     ; 2.607     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[29] ; main_clk_50 ; 2.517     ; 2.605     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[30] ; main_clk_50 ; 2.519     ; 2.607     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[31] ; main_clk_50 ; 2.512     ; 2.600     ; Rise       ; main_clk_50     ;
+--------------+-------------+-----------+-----------+------------+-----------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 13
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 31.496 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary             ;
+---------------------+----------+---------------+
; Clock               ; Slack    ; End Point TNS ;
+---------------------+----------+---------------+
; main_clk_50         ; -113.761 ; -3260.955     ;
; altera_reserved_tck ; 48.803   ; 0.000         ;
+---------------------+----------+---------------+


+---------------------------------------------+
; Fast 1200mV 0C Model Hold Summary           ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; main_clk_50         ; 0.181 ; 0.000         ;
; altera_reserved_tck ; 0.182 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; main_clk_50         ; 16.240 ; 0.000         ;
; altera_reserved_tck ; 49.369 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Fast 1200mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.660 ; 0.000         ;
; main_clk_50         ; 2.116 ; 0.000         ;
+---------------------+-------+---------------+


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+---------------------+--------+-------------------+
; Clock               ; Slack  ; End Point TNS     ;
+---------------------+--------+-------------------+
; main_clk_50         ; 9.357  ; 0.000             ;
; altera_reserved_tck ; 49.473 ; 0.000             ;
+---------------------+--------+-------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'main_clk_50'                                                                                                                                                                                      ;
+----------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack    ; From Node                                                             ; To Node                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+----------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -113.761 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[23] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[21] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.036     ; 133.732    ;
; -113.591 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[23] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[20] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.158      ; 133.756    ;
; -113.459 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[24] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[21] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.036     ; 133.430    ;
; -113.454 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[27] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[21] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.036     ; 133.425    ;
; -113.453 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[21] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[21] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.039     ; 133.421    ;
; -113.446 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[23] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[23] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.133      ; 133.586    ;
; -113.434 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[23] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[17] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.141      ; 133.582    ;
; -113.433 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[8]  ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[21] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.018     ; 133.422    ;
; -113.425 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[23] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[16] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.144      ; 133.576    ;
; -113.423 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[25] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[21] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.036     ; 133.394    ;
; -113.416 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[23] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[11] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.136      ; 133.559    ;
; -113.399 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[23] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[28] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.059     ; 133.347    ;
; -113.390 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[26] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[21] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.036     ; 133.361    ;
; -113.374 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[23] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[25] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.136      ; 133.517    ;
; -113.372 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[23] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[24] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.136      ; 133.515    ;
; -113.363 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[7]  ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[21] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.022     ; 133.348    ;
; -113.349 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[6]  ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[21] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.038     ; 133.318    ;
; -113.336 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[23] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[13] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.141      ; 133.484    ;
; -113.334 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[23] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[8]  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.141      ; 133.482    ;
; -113.290 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[19] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[21] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.039     ; 133.258    ;
; -113.289 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[24] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[20] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.158      ; 133.454    ;
; -113.284 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[27] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[20] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.158      ; 133.449    ;
; -113.283 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[21] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[20] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.155      ; 133.445    ;
; -113.283 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[15] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[21] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.039     ; 133.251    ;
; -113.282 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[23] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[15] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.141      ; 133.430    ;
; -113.282 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[23] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[19] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.133      ; 133.422    ;
; -113.279 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[23] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[22] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.135      ; 133.421    ;
; -113.263 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[8]  ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[20] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.176      ; 133.446    ;
; -113.262 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[5]  ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[21] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.236     ; 133.033    ;
; -113.257 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[23] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[12] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.149      ; 133.413    ;
; -113.255 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[23] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[14] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.149      ; 133.411    ;
; -113.253 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[25] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[20] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.158      ; 133.418    ;
; -113.249 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[20] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[21] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.040     ; 133.216    ;
; -113.245 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[23] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[18] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.141      ; 133.393    ;
; -113.240 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[28] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[21] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.036     ; 133.211    ;
; -113.233 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[16] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[21] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.040     ; 133.200    ;
; -113.220 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[26] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[20] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.158      ; 133.385    ;
; -113.216 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[22] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[21] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.038     ; 133.185    ;
; -113.202 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[18] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[21] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.039     ; 133.170    ;
; -113.193 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[7]  ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[20] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.172      ; 133.372    ;
; -113.189 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[29] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[21] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.036     ; 133.160    ;
; -113.179 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[6]  ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[20] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.156      ; 133.342    ;
; -113.151 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[23] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[5]  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.129      ; 133.287    ;
; -113.151 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[14] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[21] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.040     ; 133.118    ;
; -113.150 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[23] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[7]  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.129      ; 133.286    ;
; -113.150 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[23] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[3]  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.129      ; 133.286    ;
; -113.144 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[24] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[23] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.133      ; 133.284    ;
; -113.139 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[27] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[23] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.133      ; 133.279    ;
; -113.138 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[21] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[23] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.130      ; 133.275    ;
; -113.132 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[24] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[17] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.141      ; 133.280    ;
; -113.129 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[4]  ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[21] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.023     ; 133.113    ;
; -113.127 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[27] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[17] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.141      ; 133.275    ;
; -113.126 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[21] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[17] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.138      ; 133.271    ;
; -113.123 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[24] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[16] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.144      ; 133.274    ;
; -113.120 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[19] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[20] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.155      ; 133.282    ;
; -113.118 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[27] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[16] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.144      ; 133.269    ;
; -113.118 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[8]  ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[23] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.151      ; 133.276    ;
; -113.117 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[21] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[16] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.141      ; 133.265    ;
; -113.114 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[24] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[11] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.136      ; 133.257    ;
; -113.113 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[15] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[20] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.155      ; 133.275    ;
; -113.109 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[27] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[11] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.136      ; 133.252    ;
; -113.108 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[21] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[11] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.133      ; 133.248    ;
; -113.108 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[25] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[23] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.133      ; 133.248    ;
; -113.107 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[23] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[2]  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.140      ; 133.254    ;
; -113.106 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[8]  ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[17] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.159      ; 133.272    ;
; -113.104 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[23] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[0]  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.140      ; 133.251    ;
; -113.103 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[17] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[21] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.039     ; 133.071    ;
; -113.099 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[23] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[9]  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.130      ; 133.236    ;
; -113.097 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[24] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[28] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.059     ; 133.045    ;
; -113.097 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[8]  ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[16] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.162      ; 133.266    ;
; -113.096 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[25] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[17] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.141      ; 133.244    ;
; -113.095 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[23] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[10] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.130      ; 133.232    ;
; -113.095 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[10] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[21] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.255     ; 132.847    ;
; -113.092 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[27] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[28] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.059     ; 133.040    ;
; -113.092 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[5]  ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[20] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.042     ; 133.057    ;
; -113.091 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[21] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[28] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.062     ; 133.036    ;
; -113.088 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[8]  ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[11] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.154      ; 133.249    ;
; -113.087 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[23] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[6]  ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.159      ; 133.253    ;
; -113.087 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[25] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[16] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.144      ; 133.238    ;
; -113.079 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[20] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[20] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.154      ; 133.240    ;
; -113.078 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[25] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[11] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.136      ; 133.221    ;
; -113.075 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[26] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[23] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.133      ; 133.215    ;
; -113.072 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[24] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[25] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.136      ; 133.215    ;
; -113.071 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[8]  ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[28] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.041     ; 133.037    ;
; -113.070 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[24] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[24] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.136      ; 133.213    ;
; -113.070 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[28] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[20] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.158      ; 133.235    ;
; -113.067 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[27] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[25] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.136      ; 133.210    ;
; -113.066 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[21] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[25] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.133      ; 133.206    ;
; -113.065 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[27] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[24] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.136      ; 133.208    ;
; -113.064 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[21] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[24] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.133      ; 133.204    ;
; -113.063 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[16] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[20] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.154      ; 133.224    ;
; -113.063 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[26] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[17] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.141      ; 133.211    ;
; -113.061 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[25] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[28] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.059     ; 133.009    ;
; -113.054 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[26] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[16] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.144      ; 133.205    ;
; -113.048 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[11] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[21] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.040     ; 133.015    ;
; -113.048 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[7]  ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[23] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.147      ; 133.202    ;
; -113.046 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[22] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[20] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.156      ; 133.209    ;
; -113.046 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[8]  ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[25] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.154      ; 133.207    ;
; -113.045 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[26] ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[11] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.136      ; 133.188    ;
; -113.044 ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[8]  ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[24] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.154      ; 133.205    ;
+----------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                                                          ; To Node                                                                                                                                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.803 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.277      ; 1.481      ;
; 48.924 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.259      ; 1.342      ;
; 48.957 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.277      ; 1.327      ;
; 49.043 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.257      ; 1.221      ;
; 49.061 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.270      ; 1.216      ;
; 49.063 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.270      ; 1.214      ;
; 49.064 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.300      ; 1.243      ;
; 49.079 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.268      ; 1.196      ;
; 49.079 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.261      ; 1.189      ;
; 49.089 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.270      ; 1.188      ;
; 49.127 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.260      ; 1.140      ;
; 49.148 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.254      ; 1.113      ;
; 49.185 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.259      ; 1.081      ;
; 49.236 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.271      ; 1.042      ;
; 49.244 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.271      ; 1.034      ;
; 49.252 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.274      ; 1.029      ;
; 49.299 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                                                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.268      ; 0.976      ;
; 49.612 ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                  ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|tdo                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.261      ; 0.656      ;
; 97.471 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                                                                                            ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.479      ;
; 97.498 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 2.423      ;
; 97.503 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 2.418      ;
; 97.504 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 2.417      ;
; 97.506 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 2.415      ;
; 97.507 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 2.414      ;
; 97.514 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 2.407      ;
; 97.514 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 2.407      ;
; 97.515 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 2.406      ;
; 97.587 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.354      ;
; 97.592 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.349      ;
; 97.593 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.348      ;
; 97.595 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.346      ;
; 97.596 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.345      ;
; 97.597 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.366      ;
; 97.603 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.338      ;
; 97.603 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.338      ;
; 97.604 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.337      ;
; 97.613 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.318      ;
; 97.613 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.318      ;
; 97.613 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.318      ;
; 97.613 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.318      ;
; 97.613 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.318      ;
; 97.613 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.318      ;
; 97.613 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.318      ;
; 97.613 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.318      ;
; 97.629 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.306      ;
; 97.634 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.301      ;
; 97.635 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.300      ;
; 97.637 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.298      ;
; 97.638 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.297      ;
; 97.639 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                                                            ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.311      ;
; 97.645 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.290      ;
; 97.645 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.290      ;
; 97.646 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.289      ;
; 97.672 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 2.249      ;
; 97.677 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 2.244      ;
; 97.699 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.269      ;
; 97.699 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.269      ;
; 97.709 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 2.245      ;
; 97.709 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 2.245      ;
; 97.730 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.247      ;
; 97.761 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.180      ;
; 97.766 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.175      ;
; 97.775 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.176      ;
; 97.775 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.176      ;
; 97.775 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.176      ;
; 97.775 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.176      ;
; 97.775 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.176      ;
; 97.775 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.176      ;
; 97.775 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.176      ;
; 97.775 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.176      ;
; 97.777 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.186      ;
; 97.777 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.186      ;
; 97.777 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.186      ;
; 97.777 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.186      ;
; 97.777 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.186      ;
; 97.779 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.195      ;
; 97.779 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.195      ;
; 97.781 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.152      ;
; 97.803 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.132      ;
; 97.808 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.154      ;
; 97.808 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.154      ;
; 97.808 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.154      ;
; 97.808 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.127      ;
; 97.817 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[35] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.106      ;
; 97.817 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.106      ;
; 97.835 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                                                            ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.113      ;
; 97.835 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                                                            ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.113      ;
; 97.835 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                                                            ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.113      ;
; 97.835 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                                                            ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.113      ;
; 97.835 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                                                            ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.113      ;
; 97.835 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                                                            ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.113      ;
; 97.835 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                                                            ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.113      ;
; 97.835 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                                                            ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.113      ;
; 97.866 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.079      ;
; 97.866 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.079      ;
; 97.866 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.079      ;
; 97.866 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.079      ;
; 97.866 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.079      ;
; 97.866 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.079      ;
; 97.866 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.079      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'main_clk_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.181 ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|neural_soc_jtag_uart_0_scfifo_r:the_neural_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                     ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|neural_soc_jtag_uart_0_scfifo_r:the_neural_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|rvalid                                                                                                                                                                                                                   ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|rvalid                                                                                                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|woverflow                                                                                                                                                                                                                ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|woverflow                                                                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|neural_soc_jtag_uart_0_scfifo_w:the_neural_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                     ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|neural_soc_jtag_uart_0_scfifo_w:the_neural_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|neural_soc_jtag_uart_0_scfifo_w:the_neural_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                          ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|neural_soc_jtag_uart_0_scfifo_w:the_neural_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|i_cmd[3]                                                                                                                                                                                                                             ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|i_cmd[3]                                                                                                                                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_state.000100000                                                                                                                                                                                                                    ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_state.000100000                                                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_next.010000000                                                                                                                                                                                                                     ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_next.010000000                                                                                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|neural_soc_sdram_input_efifo_module:the_neural_soc_sdram_input_efifo_module|entries[0]                                                                                                                                               ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|neural_soc_sdram_input_efifo_module:the_neural_soc_sdram_input_efifo_module|entries[0]                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|neural_soc_sdram_input_efifo_module:the_neural_soc_sdram_input_efifo_module|entries[1]                                                                                                                                               ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|neural_soc_sdram_input_efifo_module:the_neural_soc_sdram_input_efifo_module|entries[1]                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_state.000000001                                                                                                                                                                                                                    ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_state.000000001                                                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|active_cs_n                                                                                                                                                                                                                          ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|active_cs_n                                                                                                                                                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|neural_soc_sdram_input_efifo_module:the_neural_soc_sdram_input_efifo_module|rd_address                                                                                                                                               ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|neural_soc_sdram_input_efifo_module:the_neural_soc_sdram_input_efifo_module|rd_address                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][107]                                                                                                                                                    ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][107]                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                                                                                                        ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|full                                                                                                                                                         ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|full                                                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[2]                                                                                                                                                    ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[2]                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[0]                                                                                                                                                    ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[0]                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[1]                                                                                                                                                    ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[1]                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][68]                                                                                                                                                     ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][68]                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][86]                                                                                                                                                     ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][86]                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[2]                                                                                                                                                    ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[2]                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[1]                                                                                                                                                    ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[1]                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|i_cmd[2]                                                                                                                                                                                                                             ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|i_cmd[2]                                                                                                                                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|i_cmd[1]                                                                                                                                                                                                                             ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|i_cmd[1]                                                                                                                                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|i_cmd[0]                                                                                                                                                                                                                             ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|i_cmd[0]                                                                                                                                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|refresh_request                                                                                                                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|refresh_request                                                                                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|init_done                                                                                                                                                                                                                            ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|init_done                                                                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|i_next.101                                                                                                                                                                                                                           ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|i_next.101                                                                                                                                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|i_count[1]                                                                                                                                                                                                                           ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|i_count[1]                                                                                                                                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|i_count[2]                                                                                                                                                                                                                           ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|i_count[2]                                                                                                                                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|i_count[0]                                                                                                                                                                                                                           ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|i_count[0]                                                                                                                                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|i_next.000                                                                                                                                                                                                                           ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|i_next.000                                                                                                                                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|i_state.101                                                                                                                                                                                                                          ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|i_state.101                                                                                                                                                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|i_state.000                                                                                                                                                                                                                          ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|i_state.000                                                                                                                                                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|i_refs[2]                                                                                                                                                                                                                            ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|i_refs[2]                                                                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|i_refs[1]                                                                                                                                                                                                                            ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|i_refs[1]                                                                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|i_refs[0]                                                                                                                                                                                                                            ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|i_refs[0]                                                                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                         ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                         ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                          ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer                                                                                                                        ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted                                                                                                                           ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted                                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted                                                                                                                            ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                        ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; neural_soc:m_neural_soc|neural_soc_sdram_pll:sdram_pll|pfdena_reg                                                                                                                                                                                                                   ; neural_soc:m_neural_soc|neural_soc_sdram_pll:sdram_pll|pfdena_reg                                                                                                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|wait_for_one_post_bret_inst                                                                                                                                                            ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|wait_for_one_post_bret_inst                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|wait_latency_counter[1]                                                                                                                                     ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|wait_latency_counter[1]                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|neural_soc_jtag_uart_0_scfifo_r:the_neural_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                          ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|neural_soc_jtag_uart_0_scfifo_r:the_neural_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|ac                                                                                                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|ac                                                                                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|E_ci_multi_clk_en                                                                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|E_ci_multi_clk_en                                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|hbreak_pending                                                                                                                                                                         ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|hbreak_pending                                                                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_neural_soc_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_neural_soc_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[5]                                                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[5]                                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                          ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|pause_irq                                                                                                                                                                                                                ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|pause_irq                                                                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                           ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:div|div_step_en                                                                                         ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:div|div_step_en                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:div|div_cnt[1]                                                                                          ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:div|div_cnt[1]                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|busy                                                                                                                                          ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|busy                                                                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|counter[3]                                                                                                                                    ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|counter[3]                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|counter[1]                                                                                                                                    ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|counter[1]                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_count[1]                                                                                                                                                                                                                           ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_count[1]                                                                                                                                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                            ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                        ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                        ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                                                                                    ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                    ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|neural_soc_sdram_input_efifo_module:the_neural_soc_sdram_input_efifo_module|wr_address                                                                                                                                               ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|neural_soc_sdram_input_efifo_module:the_neural_soc_sdram_input_efifo_module|wr_address                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|ack_refresh_request                                                                                                                                                                                                                  ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|ack_refresh_request                                                                                                                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.183 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted                                                                                                                     ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|i_read                                                                                                                                                                                 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|i_read                                                                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[1]                                                                                                                 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[1]                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                  ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                   ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                         ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                         ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                          ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                        ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                        ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                        ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|d_read                                                                                                                                                                                 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|d_read                                                                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|av_ld_align_cycle[1]                                                                                                                                                                   ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|av_ld_align_cycle[1]                                                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|av_ld_waiting_for_data                                                                                                                                                                 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|av_ld_waiting_for_data                                                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                                                                               ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_s1_translator|wait_latency_counter[1]                                                                                                                                  ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_s1_translator|wait_latency_counter[1]                                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                   ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                   ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_hw_port_s1_translator|wait_latency_counter[1]                                                                                                                              ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_hw_port_s1_translator|wait_latency_counter[1]                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[1]                                                                                                                                     ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[1]                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_hw_sig_s1_translator|wait_latency_counter[1]                                                                                                                               ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_hw_sig_s1_translator|wait_latency_counter[1]                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sw_port_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                               ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sw_port_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sw_port_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                               ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sw_port_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_port_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                               ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_port_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.040      ; 0.307      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                                                                                 ; To Node                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.182 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                                     ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.183 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.189 ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                                                                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                                                                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                                                                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                                                                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.190 ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                                                                                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.315      ;
; 0.192 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.318      ;
; 0.192 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.317      ;
; 0.192 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.317      ;
; 0.192 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.317      ;
; 0.193 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.318      ;
; 0.193 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.318      ;
; 0.193 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.318      ;
; 0.193 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.317      ;
; 0.193 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.318      ;
; 0.193 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.318      ;
; 0.194 ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                                                                                                         ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.318      ;
; 0.194 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|ir_out[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.318      ;
; 0.195 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.320      ;
; 0.195 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.320      ;
; 0.196 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.322      ;
; 0.196 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.322      ;
; 0.196 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.322      ;
; 0.198 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.323      ;
; 0.199 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.324      ;
; 0.199 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.324      ;
; 0.200 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.325      ;
; 0.202 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[9]                                                        ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[8]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.325      ;
; 0.202 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[6]                                                        ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[5]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.326      ;
; 0.202 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[28]                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[27]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.326      ;
; 0.203 ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                                                                                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.327      ;
; 0.203 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[5]                                                        ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[4]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.327      ;
; 0.203 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[4]                                                        ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[3]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.327      ;
; 0.204 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.329      ;
; 0.205 ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                                                                                        ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.330      ;
; 0.205 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.330      ;
; 0.248 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.373      ;
; 0.249 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.374      ;
; 0.249 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.374      ;
; 0.250 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.375      ;
; 0.252 ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                                                                                         ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.376      ;
; 0.254 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.380      ;
; 0.254 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[34]                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[33]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.378      ;
; 0.254 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[14]                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[13]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.377      ;
; 0.254 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[24]                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[23]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.377      ;
; 0.255 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.381      ;
; 0.255 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.381      ;
; 0.255 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[30]                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[29]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.379      ;
; 0.256 ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                                                                                         ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.380      ;
; 0.256 ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                                                                                         ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.380      ;
; 0.256 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[13]                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[12]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.379      ;
; 0.257 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.383      ;
; 0.259 ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                                                                         ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.384      ;
; 0.260 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.385      ;
; 0.260 ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                                                                                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.385      ;
; 0.261 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                                                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.384      ;
; 0.262 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.387      ;
; 0.262 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.386      ;
; 0.262 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[12]                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[11]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.385      ;
; 0.263 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.388      ;
; 0.263 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.388      ;
; 0.263 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[25]                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[24]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.386      ;
; 0.264 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[22]                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[21]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.387      ;
; 0.265 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.390      ;
; 0.266 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.392      ;
; 0.267 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.392      ;
; 0.268 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.393      ;
; 0.268 ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                                                                                        ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.397      ;
; 0.269 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.394      ;
; 0.272 ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                                                                                        ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.401      ;
; 0.272 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.398      ;
; 0.272 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.398      ;
; 0.274 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.399      ;
; 0.274 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.399      ;
; 0.290 ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                                                                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.415      ;
; 0.291 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.416      ;
; 0.293 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.417      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'main_clk_50'                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                             ; To Node                                                                                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 16.240 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_dqm[3]                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.088     ; 3.632      ;
; 16.240 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_data[22]                                                                                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.096     ; 3.624      ;
; 16.240 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_data[16]                                                                                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.096     ; 3.624      ;
; 16.240 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_addr[3]                                                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.088     ; 3.632      ;
; 16.242 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_data[20]                                                                                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.099     ; 3.619      ;
; 16.242 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_data[19]                                                                                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.099     ; 3.619      ;
; 16.242 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|za_data[22]                                                                                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.150     ; 3.566      ;
; 16.242 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|za_data[16]                                                                                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.150     ; 3.566      ;
; 16.244 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|za_data[19]                                                                                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.153     ; 3.561      ;
; 16.244 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|za_data[20]                                                                                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.153     ; 3.561      ;
; 16.245 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_dqm[2]                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.107     ; 3.608      ;
; 16.245 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_data[17]                                                                                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.107     ; 3.608      ;
; 16.247 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|za_data[17]                                                                                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.161     ; 3.550      ;
; 16.248 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_data[18]                                                                                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.090     ; 3.622      ;
; 16.250 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|za_data[18]                                                                                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.144     ; 3.564      ;
; 16.253 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_data[23]                                                                                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.102     ; 3.605      ;
; 16.255 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|za_data[23]                                                                                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.156     ; 3.547      ;
; 16.257 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_data[21]                                                                                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.127     ; 3.576      ;
; 16.257 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_addr[4]                                                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.116     ; 3.587      ;
; 16.257 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_addr[1]                                                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.116     ; 3.587      ;
; 16.258 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_dqm[1]                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.109     ; 3.593      ;
; 16.258 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_data[0]                                                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.103     ; 3.599      ;
; 16.258 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_addr[9]                                                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.103     ; 3.599      ;
; 16.258 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_addr[8]                                                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.097     ; 3.605      ;
; 16.258 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_addr[6]                                                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.097     ; 3.605      ;
; 16.258 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_addr[5]                                                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.092     ; 3.610      ;
; 16.258 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_addr[12]                                                                                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.092     ; 3.610      ;
; 16.258 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_addr[11]                                                                                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.088     ; 3.614      ;
; 16.259 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|za_data[21]                                                                                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.181     ; 3.518      ;
; 16.260 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|za_data[0]                                                                                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.157     ; 3.541      ;
; 16.264 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_data[6]                                                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.066     ; 3.630      ;
; 16.264 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_data[5]                                                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.066     ; 3.630      ;
; 16.265 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_data[24]                                                                                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.082     ; 3.613      ;
; 16.265 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_data[15]                                                                                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.082     ; 3.613      ;
; 16.265 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_data[9]                                                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.082     ; 3.613      ;
; 16.265 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_data[8]                                                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.082     ; 3.613      ;
; 16.266 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_data[29]                                                                                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.063     ; 3.631      ;
; 16.266 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_data[12]                                                                                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.069     ; 3.625      ;
; 16.266 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_data[10]                                                                                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.069     ; 3.625      ;
; 16.266 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_data[4]                                                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.063     ; 3.631      ;
; 16.266 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_data[3]                                                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.076     ; 3.618      ;
; 16.266 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_data[2]                                                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.063     ; 3.631      ;
; 16.266 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_addr[10]                                                                                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.063     ; 3.631      ;
; 16.266 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|za_data[5]                                                                                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.120     ; 3.572      ;
; 16.266 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|za_data[6]                                                                                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.120     ; 3.572      ;
; 16.267 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_dqm[0]                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.067     ; 3.626      ;
; 16.267 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_data[31]                                                                                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.067     ; 3.626      ;
; 16.267 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_data[30]                                                                                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.061     ; 3.632      ;
; 16.267 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_data[28]                                                                                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.061     ; 3.632      ;
; 16.267 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_data[7]                                                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.061     ; 3.632      ;
; 16.267 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_addr[0]                                                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.061     ; 3.632      ;
; 16.267 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_bank[1]                                                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.062     ; 3.631      ;
; 16.267 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|za_data[15]                                                                                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.136     ; 3.555      ;
; 16.267 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|za_data[9]                                                                                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.136     ; 3.555      ;
; 16.267 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|za_data[8]                                                                                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.136     ; 3.555      ;
; 16.267 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|za_data[24]                                                                                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.136     ; 3.555      ;
; 16.268 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_data[27]                                                                                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.060     ; 3.632      ;
; 16.268 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_data[26]                                                                                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.060     ; 3.632      ;
; 16.268 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_data[25]                                                                                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.060     ; 3.632      ;
; 16.268 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_addr[7]                                                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.082     ; 3.610      ;
; 16.268 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|za_data[12]                                                                                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.123     ; 3.567      ;
; 16.268 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|za_data[10]                                                                                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.123     ; 3.567      ;
; 16.268 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|za_data[29]                                                                                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.117     ; 3.573      ;
; 16.268 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|za_data[4]                                                                                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.117     ; 3.573      ;
; 16.268 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|za_data[3]                                                                                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.130     ; 3.560      ;
; 16.268 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|za_data[2]                                                                                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.117     ; 3.573      ;
; 16.269 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|za_data[28]                                                                                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.115     ; 3.574      ;
; 16.269 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|za_data[30]                                                                                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.115     ; 3.574      ;
; 16.269 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|za_data[31]                                                                                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.121     ; 3.568      ;
; 16.269 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|za_data[7]                                                                                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.115     ; 3.574      ;
; 16.270 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_data[14]                                                                                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.103     ; 3.587      ;
; 16.270 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|za_data[25]                                                                                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.114     ; 3.574      ;
; 16.270 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|za_data[26]                                                                                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.114     ; 3.574      ;
; 16.270 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|za_data[27]                                                                                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.114     ; 3.574      ;
; 16.271 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_data[11]                                                                                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.116     ; 3.573      ;
; 16.271 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_addr[2]                                                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.123     ; 3.566      ;
; 16.271 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_bank[0]                                                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.123     ; 3.566      ;
; 16.272 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|za_data[14]                                                                                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.157     ; 3.529      ;
; 16.273 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|za_data[11]                                                                                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.170     ; 3.515      ;
; 16.274 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_data[1]                                                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.072     ; 3.614      ;
; 16.276 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|za_data[1]                                                                                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.126     ; 3.556      ;
; 16.277 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_data[13]                                                                                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.092     ; 3.591      ;
; 16.279 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|za_data[13]                                                                                                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.146     ; 3.533      ;
; 16.304 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.057     ; 3.646      ;
; 16.304 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.057     ; 3.646      ;
; 16.304 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.057     ; 3.646      ;
; 16.304 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.057     ; 3.646      ;
; 16.304 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.057     ; 3.646      ;
; 16.304 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.057     ; 3.646      ;
; 16.304 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.057     ; 3.646      ;
; 16.304 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.057     ; 3.646      ;
; 16.305 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.067     ; 3.635      ;
; 16.305 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.067     ; 3.635      ;
; 16.305 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.067     ; 3.635      ;
; 16.306 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.064     ; 3.637      ;
; 16.306 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.054     ; 3.647      ;
; 16.306 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.068     ; 3.633      ;
; 16.306 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.060     ; 3.641      ;
; 16.306 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.060     ; 3.641      ;
; 16.306 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.068     ; 3.633      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                        ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 49.369 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.273      ; 0.911      ;
; 49.369 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|tdo                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.273      ; 0.911      ;
; 49.492 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.271      ; 0.786      ;
; 98.639 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.334      ;
; 98.639 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.334      ;
; 98.639 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.334      ;
; 98.639 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.334      ;
; 98.639 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.334      ;
; 98.639 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.334      ;
; 98.639 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.334      ;
; 98.639 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.334      ;
; 98.639 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.334      ;
; 98.639 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.334      ;
; 98.639 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.334      ;
; 98.639 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.334      ;
; 98.696 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 1.286      ;
; 98.696 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 1.286      ;
; 98.696 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 1.286      ;
; 98.696 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 1.286      ;
; 98.696 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 1.286      ;
; 98.802 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.020     ; 1.185      ;
; 98.804 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.147      ;
; 98.837 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.135      ;
; 98.837 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.135      ;
; 98.837 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.135      ;
; 98.837 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.135      ;
; 98.837 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.135      ;
; 98.837 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.135      ;
; 98.863 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 1.115      ;
; 98.863 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 1.115      ;
; 98.863 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 1.115      ;
; 98.863 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 1.115      ;
; 98.863 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 1.115      ;
; 98.863 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 1.115      ;
; 98.863 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 1.115      ;
; 98.863 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 1.115      ;
; 98.863 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 1.115      ;
; 98.863 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 1.115      ;
; 98.863 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 1.115      ;
; 98.863 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 1.115      ;
; 98.863 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 1.115      ;
; 98.863 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 1.115      ;
; 98.863 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 1.115      ;
; 98.863 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 1.115      ;
; 98.864 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.022     ; 1.121      ;
; 98.879 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.090      ;
; 98.879 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.090      ;
; 98.879 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.090      ;
; 98.879 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.090      ;
; 98.985 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 0.998      ;
; 98.985 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 0.998      ;
; 98.997 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 0.977      ;
; 98.997 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 0.977      ;
; 98.997 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 0.977      ;
; 98.997 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 0.977      ;
; 98.997 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 0.977      ;
; 98.997 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 0.977      ;
; 98.997 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 0.977      ;
; 98.997 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 0.977      ;
; 98.997 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 0.977      ;
; 98.997 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 0.977      ;
; 98.997 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 0.977      ;
; 98.997 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 0.977      ;
; 99.011 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.960      ;
; 99.011 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.960      ;
; 99.057 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 0.911      ;
; 99.057 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 0.911      ;
; 99.077 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 0.888      ;
; 99.077 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 0.888      ;
; 99.077 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 0.888      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                        ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.660  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.784      ;
; 0.660  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.784      ;
; 0.660  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.784      ;
; 0.678  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.805      ;
; 0.678  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.805      ;
; 0.699  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 0.833      ;
; 0.699  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 0.833      ;
; 0.699  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 0.833      ;
; 0.699  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 0.833      ;
; 0.699  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 0.833      ;
; 0.699  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 0.833      ;
; 0.699  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 0.833      ;
; 0.699  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 0.833      ;
; 0.699  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 0.833      ;
; 0.699  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 0.833      ;
; 0.699  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 0.833      ;
; 0.699  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 0.833      ;
; 0.702  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.832      ;
; 0.702  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.832      ;
; 0.720  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 0.862      ;
; 0.720  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 0.862      ;
; 0.825  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.952      ;
; 0.825  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.952      ;
; 0.825  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.952      ;
; 0.825  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.952      ;
; 0.833  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.977      ;
; 0.836  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 0.973      ;
; 0.836  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 0.973      ;
; 0.836  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 0.973      ;
; 0.836  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 0.973      ;
; 0.836  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 0.973      ;
; 0.836  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 0.973      ;
; 0.836  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 0.973      ;
; 0.836  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 0.973      ;
; 0.836  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 0.973      ;
; 0.836  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 0.973      ;
; 0.836  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 0.973      ;
; 0.836  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 0.973      ;
; 0.836  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 0.973      ;
; 0.836  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 0.973      ;
; 0.836  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 0.973      ;
; 0.836  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 0.973      ;
; 0.863  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.026      ; 0.973      ;
; 0.863  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.994      ;
; 0.863  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.994      ;
; 0.863  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.994      ;
; 0.863  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.994      ;
; 0.863  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.994      ;
; 0.863  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.994      ;
; 0.879  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.026      ;
; 0.980  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.121      ;
; 0.980  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.121      ;
; 0.980  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.121      ;
; 0.980  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.121      ;
; 0.980  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.121      ;
; 1.023  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 1.154      ;
; 1.023  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 1.154      ;
; 1.023  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 1.154      ;
; 1.023  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 1.154      ;
; 1.023  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 1.154      ;
; 1.023  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 1.154      ;
; 1.023  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 1.154      ;
; 1.023  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 1.154      ;
; 1.023  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 1.154      ;
; 1.023  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 1.154      ;
; 1.023  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 1.154      ;
; 1.023  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 1.154      ;
; 50.248 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.359      ; 0.691      ;
; 50.360 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.361      ; 0.805      ;
; 50.360 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|tdo                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.361      ; 0.805      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'main_clk_50'                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+---------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                 ; To Node                                                                                                                                                                                                                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.116 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[6]                                                                                                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.286      ; 2.486      ;
; 2.117 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[10]                                                                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.280      ; 2.481      ;
; 2.124 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[5]                                                                                                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.261      ; 2.469      ;
; 2.128 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[14]                                                                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.275      ; 2.487      ;
; 2.128 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[12]                                                                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.275      ; 2.487      ;
; 2.134 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[8]                                                                                                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.268      ; 2.486      ;
; 2.134 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[15]                                                                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.268      ; 2.486      ;
; 2.134 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[18]                                                                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.268      ; 2.486      ;
; 2.134 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[17]                                                                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.268      ; 2.486      ;
; 2.134 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[13]                                                                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.268      ; 2.486      ;
; 2.135 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[4]                                                                                                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.258      ; 2.477      ;
; 2.135 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[10]                                                                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.256      ; 2.475      ;
; 2.135 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[22]                                                                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.261      ; 2.480      ;
; 2.135 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[24]                                                                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.261      ; 2.480      ;
; 2.135 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[23]                                                                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.259      ; 2.478      ;
; 2.135 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[7]                                                                                                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.255      ; 2.474      ;
; 2.135 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[26]                                                                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.259      ; 2.478      ;
; 2.135 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[25]                                                                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.261      ; 2.480      ;
; 2.135 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[19]                                                                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.259      ; 2.478      ;
; 2.135 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[11]                                                                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.261      ; 2.480      ;
; 2.135 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[9]                                                                                                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.256      ; 2.475      ;
; 2.135 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[5]                                                                                                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.255      ; 2.474      ;
; 2.135 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[3]                                                                                                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.255      ; 2.474      ;
; 2.135 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[2]                                                                                                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.266      ; 2.485      ;
; 2.135 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[1]                                                                                                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.258      ; 2.477      ;
; 2.135 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[0]                                                                                                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.266      ; 2.485      ;
; 2.140 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[20]                                                                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.270      ; 2.494      ;
; 2.149 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_to_sw_port:to_sw_port|readdata[16]                                                                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.256      ; 2.489      ;
; 2.330 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|dspba_delay:ld_addrTable_uid36_fpSqrtTest_q_to_memoryC0_uid59_sqrtTableGenerator_lutmem_a|delay_signals[3][2]          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.059      ; 2.473      ;
; 2.330 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|dspba_delay:ld_addrTable_uid36_fpSqrtTest_q_to_memoryC0_uid59_sqrtTableGenerator_lutmem_a|delay_signals[2][7]          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.059      ; 2.473      ;
; 2.330 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|dspba_delay:ld_addrTable_uid36_fpSqrtTest_q_to_memoryC0_uid59_sqrtTableGenerator_lutmem_a|delay_signals[2][2]          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.059      ; 2.473      ;
; 2.330 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|dspba_delay:ld_addrTable_uid36_fpSqrtTest_q_to_memoryC0_uid59_sqrtTableGenerator_lutmem_a|delay_signals[0][4]          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.059      ; 2.473      ;
; 2.330 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|dspba_delay:ld_addrTable_uid36_fpSqrtTest_q_to_memoryC0_uid59_sqrtTableGenerator_lutmem_a|delay_signals[1][2]          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.059      ; 2.473      ;
; 2.330 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|dspba_delay:ld_addrTable_uid36_fpSqrtTest_q_to_memoryC0_uid59_sqrtTableGenerator_lutmem_a|delay_signals[0][2]          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.059      ; 2.473      ;
; 2.331 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|dspba_delay:ld_FracX15dto0_uid37_fpSqrtTest_b_to_topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_a|delay_signals[1][2] ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.064      ; 2.479      ;
; 2.331 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|dspba_delay:ld_FracX15dto0_uid37_fpSqrtTest_b_to_topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_a|delay_signals[1][4] ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.061      ; 2.476      ;
; 2.331 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|dspba_delay:ld_FracX15dto0_uid37_fpSqrtTest_b_to_topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_a|delay_signals[1][6] ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.061      ; 2.476      ;
; 2.331 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|dspba_delay:ld_FracX15dto0_uid37_fpSqrtTest_b_to_topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_a|delay_signals[1][7] ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.064      ; 2.479      ;
; 2.331 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|dspba_delay:ld_addrTable_uid36_fpSqrtTest_q_to_memoryC0_uid59_sqrtTableGenerator_lutmem_a|delay_signals[3][4]          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.060      ; 2.475      ;
; 2.331 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|dspba_delay:ld_addrTable_uid36_fpSqrtTest_q_to_memoryC0_uid59_sqrtTableGenerator_lutmem_a|delay_signals[3][0]          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.064      ; 2.479      ;
; 2.331 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|dspba_delay:ld_addrTable_uid36_fpSqrtTest_q_to_memoryC0_uid59_sqrtTableGenerator_lutmem_a|delay_signals[2][4]          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.060      ; 2.475      ;
; 2.331 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|dspba_delay:ld_addrTable_uid36_fpSqrtTest_q_to_memoryC0_uid59_sqrtTableGenerator_lutmem_a|delay_signals[2][0]          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.065      ; 2.480      ;
; 2.331 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|dspba_delay:ld_FracX15dto0_uid37_fpSqrtTest_b_to_topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_a|delay_signals[0][7] ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.064      ; 2.479      ;
; 2.331 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|dspba_delay:ld_FracX15dto0_uid37_fpSqrtTest_b_to_topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_a|delay_signals[0][6] ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.061      ; 2.476      ;
; 2.331 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|dspba_delay:ld_FracX15dto0_uid37_fpSqrtTest_b_to_topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_a|delay_signals[0][4] ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.061      ; 2.476      ;
; 2.331 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|dspba_delay:ld_FracX15dto0_uid37_fpSqrtTest_b_to_topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_a|delay_signals[0][3] ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.061      ; 2.476      ;
; 2.331 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|dspba_delay:ld_FracX15dto0_uid37_fpSqrtTest_b_to_topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_a|delay_signals[0][2] ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.064      ; 2.479      ;
; 2.331 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|dspba_delay:ld_FracX15dto0_uid37_fpSqrtTest_b_to_topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_a|delay_signals[0][1] ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.061      ; 2.476      ;
; 2.331 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|dspba_delay:ld_FracX15dto0_uid37_fpSqrtTest_b_to_topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_a|delay_signals[0][0] ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.064      ; 2.479      ;
; 2.331 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|dspba_delay:ld_addrTable_uid36_fpSqrtTest_q_to_memoryC0_uid59_sqrtTableGenerator_lutmem_a|delay_signals[1][7]          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.055      ; 2.470      ;
; 2.331 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|dspba_delay:ld_addrTable_uid36_fpSqrtTest_q_to_memoryC0_uid59_sqrtTableGenerator_lutmem_a|delay_signals[0][7]          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.055      ; 2.470      ;
; 2.331 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|dspba_delay:ld_addrTable_uid36_fpSqrtTest_q_to_memoryC0_uid59_sqrtTableGenerator_lutmem_a|delay_signals[1][4]          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.060      ; 2.475      ;
; 2.331 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|dspba_delay:ld_addrTable_uid36_fpSqrtTest_q_to_memoryC0_uid59_sqrtTableGenerator_lutmem_a|delay_signals[1][0]          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.065      ; 2.480      ;
; 2.331 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|dspba_delay:ld_addrTable_uid36_fpSqrtTest_q_to_memoryC0_uid59_sqrtTableGenerator_lutmem_a|delay_signals[0][0]          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.055      ; 2.470      ;
; 2.332 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[30]                                                                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.061      ; 2.477      ;
; 2.332 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[23]                                                                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.061      ; 2.477      ;
; 2.332 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[24]                                                                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.061      ; 2.477      ;
; 2.332 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[25]                                                                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.061      ; 2.477      ;
; 2.332 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[26]                                                                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.061      ; 2.477      ;
; 2.332 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[27]                                                                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.061      ; 2.477      ;
; 2.332 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[9]                                                                                                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.065      ; 2.481      ;
; 2.332 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[17]                                                                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.064      ; 2.480      ;
; 2.332 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[18]                                                                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.064      ; 2.480      ;
; 2.332 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[16]                                                                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.065      ; 2.481      ;
; 2.332 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[15]                                                                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.064      ; 2.480      ;
; 2.332 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[6]                                                                                                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.063      ; 2.479      ;
; 2.332 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[19]                                                                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.064      ; 2.480      ;
; 2.332 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[20]                                                                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.065      ; 2.481      ;
; 2.332 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[21]                                                                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.064      ; 2.480      ;
; 2.332 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[22]                                                                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.063      ; 2.479      ;
; 2.332 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[13]                                                                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.065      ; 2.481      ;
; 2.332 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[14]                                                                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.065      ; 2.481      ;
; 2.332 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[12]                                                                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.065      ; 2.481      ;
; 2.332 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[11]                                                                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.065      ; 2.481      ;
; 2.332 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[28]                                                                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.061      ; 2.477      ;
; 2.332 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_to_hw_port:to_hw_port|data_out[29]                                                                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.061      ; 2.477      ;
; 2.332 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:div|quot_man[2]                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.039      ; 2.455      ;
; 2.332 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:div|quot_man[3]                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.031      ; 2.447      ;
; 2.332 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:div|quot_man[4]                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.039      ; 2.455      ;
; 2.332 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:div|quot_man[5]                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.031      ; 2.447      ;
; 2.332 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:div|quot_man[6]                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.039      ; 2.455      ;
; 2.332 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:div|quot_man[7]                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.031      ; 2.447      ;
; 2.332 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:div|quot_man[8]                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.039      ; 2.455      ;
; 2.332 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:div|quot_man[9]                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.031      ; 2.447      ;
; 2.332 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:div|quot_man[10]                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.039      ; 2.455      ;
; 2.332 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:div|quot_man[11]                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.031      ; 2.447      ;
; 2.332 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:div|quot_man[12]                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.039      ; 2.455      ;
; 2.332 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:div|quot_man[13]                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.031      ; 2.447      ;
; 2.332 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:div|quot_man[14]                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.039      ; 2.455      ;
; 2.332 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:div|quot_man[15]                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.031      ; 2.447      ;
; 2.332 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:div|quot_man[16]                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.031      ; 2.447      ;
; 2.332 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:div|quot_man[17]                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.031      ; 2.447      ;
; 2.332 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:div|quot_man[18]                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.031      ; 2.447      ;
; 2.332 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:div|quot_man[19]                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.031      ; 2.447      ;
; 2.332 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:div|quot_man[20]                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.031      ; 2.447      ;
; 2.332 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:div|quot_man[21]                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.031      ; 2.447      ;
; 2.332 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:div|quot_man[22]                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.031      ; 2.447      ;
; 2.332 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:div|quot_man[23]                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.031      ; 2.447      ;
; 2.332 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:div|quot_man[24]                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.031      ; 2.447      ;
; 2.332 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|counter[1]                                                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.037      ; 2.453      ;
+-------+---------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'main_clk_50'                                                                                                                                                                                                                                                                                                                                        ;
+-------+--------------+----------------+-----------------+-------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock       ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                    ;
+-------+--------------+----------------+-----------------+-------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.357 ; 9.512        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|oe~_Duplicate_1                                                                                                                                                                                                                                            ;
; 9.357 ; 9.512        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|oe~_Duplicate_10                                                                                                                                                                                                                                           ;
; 9.357 ; 9.512        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|oe~_Duplicate_12                                                                                                                                                                                                                                           ;
; 9.357 ; 9.512        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|oe~_Duplicate_15                                                                                                                                                                                                                                           ;
; 9.357 ; 9.512        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|oe~_Duplicate_2                                                                                                                                                                                                                                            ;
; 9.357 ; 9.512        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|oe~_Duplicate_24                                                                                                                                                                                                                                           ;
; 9.357 ; 9.512        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|oe~_Duplicate_3                                                                                                                                                                                                                                            ;
; 9.357 ; 9.512        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|oe~_Duplicate_4                                                                                                                                                                                                                                            ;
; 9.357 ; 9.512        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|oe~_Duplicate_8                                                                                                                                                                                                                                            ;
; 9.357 ; 9.512        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|oe~_Duplicate_9                                                                                                                                                                                                                                            ;
; 9.358 ; 9.513        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|oe~_Duplicate_16                                                                                                                                                                                                                                           ;
; 9.358 ; 9.513        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|oe~_Duplicate_22                                                                                                                                                                                                                                           ;
; 9.358 ; 9.513        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|oe~_Duplicate_5                                                                                                                                                                                                                                            ;
; 9.358 ; 9.513        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|oe~_Duplicate_6                                                                                                                                                                                                                                            ;
; 9.359 ; 9.514        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|oe~_Duplicate_11                                                                                                                                                                                                                                           ;
; 9.359 ; 9.514        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|oe~_Duplicate_17                                                                                                                                                                                                                                           ;
; 9.359 ; 9.514        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|oe~_Duplicate_19                                                                                                                                                                                                                                           ;
; 9.359 ; 9.514        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|oe~_Duplicate_20                                                                                                                                                                                                                                           ;
; 9.359 ; 9.514        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|oe~_Duplicate_23                                                                                                                                                                                                                                           ;
; 9.360 ; 9.544        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|neural_soc_sdram_input_efifo_module:the_neural_soc_sdram_input_efifo_module|entry_1[22]                                                                                                                                                                    ;
; 9.360 ; 9.515        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|oe~_Duplicate_13                                                                                                                                                                                                                                           ;
; 9.360 ; 9.515        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|oe~_Duplicate_18                                                                                                                                                                                                                                           ;
; 9.360 ; 9.515        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|oe~_Duplicate_21                                                                                                                                                                                                                                           ;
; 9.360 ; 9.515        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|oe~_Duplicate_25                                                                                                                                                                                                                                           ;
; 9.360 ; 9.515        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|oe~_Duplicate_26                                                                                                                                                                                                                                           ;
; 9.360 ; 9.515        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|oe~_Duplicate_27                                                                                                                                                                                                                                           ;
; 9.360 ; 9.515        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|oe~_Duplicate_29                                                                                                                                                                                                                                           ;
; 9.360 ; 9.515        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|oe~_Duplicate_31                                                                                                                                                                                                                                           ;
; 9.361 ; 9.516        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|oe                                                                                                                                                                                                                                                         ;
; 9.361 ; 9.516        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|oe~_Duplicate_14                                                                                                                                                                                                                                           ;
; 9.361 ; 9.516        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|oe~_Duplicate_28                                                                                                                                                                                                                                           ;
; 9.361 ; 9.516        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|oe~_Duplicate_30                                                                                                                                                                                                                                           ;
; 9.361 ; 9.516        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|oe~_Duplicate_7                                                                                                                                                                                                                                            ;
; 9.362 ; 9.546        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~70                                                                                                                                                                             ;
; 9.362 ; 9.546        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~71                                                                                                                                                                             ;
; 9.362 ; 9.546        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~72                                                                                                                                                                             ;
; 9.362 ; 9.546        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~75                                                                                                                                                                             ;
; 9.362 ; 9.546        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~76                                                                                                                                                                             ;
; 9.362 ; 9.546        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~91                                                                                                                                                                             ;
; 9.362 ; 9.517        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|za_data[10]                                                                                                                                                                                                                                                ;
; 9.362 ; 9.517        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|za_data[12]                                                                                                                                                                                                                                                ;
; 9.362 ; 9.517        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|za_data[15]                                                                                                                                                                                                                                                ;
; 9.362 ; 9.517        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|za_data[1]                                                                                                                                                                                                                                                 ;
; 9.362 ; 9.517        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|za_data[24]                                                                                                                                                                                                                                                ;
; 9.362 ; 9.517        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|za_data[2]                                                                                                                                                                                                                                                 ;
; 9.362 ; 9.517        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|za_data[3]                                                                                                                                                                                                                                                 ;
; 9.362 ; 9.517        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|za_data[4]                                                                                                                                                                                                                                                 ;
; 9.362 ; 9.517        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|za_data[8]                                                                                                                                                                                                                                                 ;
; 9.362 ; 9.517        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|za_data[9]                                                                                                                                                                                                                                                 ;
; 9.363 ; 9.518        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|za_data[16]                                                                                                                                                                                                                                                ;
; 9.363 ; 9.518        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|za_data[22]                                                                                                                                                                                                                                                ;
; 9.363 ; 9.518        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|za_data[5]                                                                                                                                                                                                                                                 ;
; 9.363 ; 9.518        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|za_data[6]                                                                                                                                                                                                                                                 ;
; 9.364 ; 9.519        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|za_data[11]                                                                                                                                                                                                                                                ;
; 9.364 ; 9.519        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|za_data[17]                                                                                                                                                                                                                                                ;
; 9.364 ; 9.519        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|za_data[19]                                                                                                                                                                                                                                                ;
; 9.364 ; 9.519        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|za_data[20]                                                                                                                                                                                                                                                ;
; 9.364 ; 9.519        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|za_data[23]                                                                                                                                                                                                                                                ;
; 9.365 ; 9.520        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|za_data[13]                                                                                                                                                                                                                                                ;
; 9.365 ; 9.520        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|za_data[18]                                                                                                                                                                                                                                                ;
; 9.365 ; 9.520        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|za_data[21]                                                                                                                                                                                                                                                ;
; 9.365 ; 9.520        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|za_data[25]                                                                                                                                                                                                                                                ;
; 9.365 ; 9.520        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|za_data[26]                                                                                                                                                                                                                                                ;
; 9.365 ; 9.520        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|za_data[27]                                                                                                                                                                                                                                                ;
; 9.365 ; 9.520        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|za_data[29]                                                                                                                                                                                                                                                ;
; 9.365 ; 9.520        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|za_data[31]                                                                                                                                                                                                                                                ;
; 9.366 ; 9.521        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|za_data[0]                                                                                                                                                                                                                                                 ;
; 9.366 ; 9.521        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|za_data[14]                                                                                                                                                                                                                                                ;
; 9.366 ; 9.521        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|za_data[28]                                                                                                                                                                                                                                                ;
; 9.366 ; 9.521        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|za_data[30]                                                                                                                                                                                                                                                ;
; 9.366 ; 9.521        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|za_data[7]                                                                                                                                                                                                                                                 ;
; 9.370 ; 9.554        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~230                                                                                                                                                                            ;
; 9.370 ; 9.554        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~231                                                                                                                                                                            ;
; 9.370 ; 9.554        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~232                                                                                                                                                                            ;
; 9.370 ; 9.554        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~233                                                                                                                                                                            ;
; 9.370 ; 9.554        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~234                                                                                                                                                                            ;
; 9.370 ; 9.554        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~235                                                                                                                                                                            ;
; 9.370 ; 9.554        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~236                                                                                                                                                                            ;
; 9.370 ; 9.554        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~237                                                                                                                                                                            ;
; 9.370 ; 9.554        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~64                                                                                                                                                                             ;
; 9.370 ; 9.554        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~65                                                                                                                                                                             ;
; 9.370 ; 9.554        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~68                                                                                                                                                                             ;
; 9.370 ; 9.554        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~77                                                                                                                                                                             ;
; 9.370 ; 9.554        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~80                                                                                                                                                                             ;
; 9.370 ; 9.554        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~86                                                                                                                                                                             ;
; 9.370 ; 9.554        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~87                                                                                                                                                                             ;
; 9.370 ; 9.554        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~88                                                                                                                                                                             ;
; 9.370 ; 9.554        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~89                                                                                                                                                                             ;
; 9.370 ; 9.554        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~90                                                                                                                                                                             ;
; 9.371 ; 9.601        ; 0.230          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|altsyncram:memoryC0_uid59_sqrtTableGenerator_lutmem_dmem|altsyncram_g1v3:auto_generated|ram_block1a0~porta_address_reg0 ;
; 9.371 ; 9.555        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|neural_soc_sdram_input_efifo_module:the_neural_soc_sdram_input_efifo_module|entry_0[22]                                                                                                                                                                    ;
; 9.372 ; 9.602        ; 0.230          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|altsyncram:memoryC0_uid59_sqrtTableGenerator_lutmem_dmem|altsyncram_g1v3:auto_generated|q_b[0]                          ;
; 9.372 ; 9.602        ; 0.230          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|altsyncram:memoryC0_uid59_sqrtTableGenerator_lutmem_dmem|altsyncram_g1v3:auto_generated|q_b[10]                         ;
; 9.372 ; 9.602        ; 0.230          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|altsyncram:memoryC0_uid59_sqrtTableGenerator_lutmem_dmem|altsyncram_g1v3:auto_generated|q_b[11]                         ;
; 9.372 ; 9.602        ; 0.230          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|altsyncram:memoryC0_uid59_sqrtTableGenerator_lutmem_dmem|altsyncram_g1v3:auto_generated|q_b[12]                         ;
; 9.372 ; 9.602        ; 0.230          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|altsyncram:memoryC0_uid59_sqrtTableGenerator_lutmem_dmem|altsyncram_g1v3:auto_generated|q_b[13]                         ;
; 9.372 ; 9.602        ; 0.230          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|altsyncram:memoryC0_uid59_sqrtTableGenerator_lutmem_dmem|altsyncram_g1v3:auto_generated|q_b[14]                         ;
; 9.372 ; 9.602        ; 0.230          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|altsyncram:memoryC0_uid59_sqrtTableGenerator_lutmem_dmem|altsyncram_g1v3:auto_generated|q_b[15]                         ;
; 9.372 ; 9.602        ; 0.230          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|altsyncram:memoryC0_uid59_sqrtTableGenerator_lutmem_dmem|altsyncram_g1v3:auto_generated|q_b[16]                         ;
; 9.372 ; 9.602        ; 0.230          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|altsyncram:memoryC0_uid59_sqrtTableGenerator_lutmem_dmem|altsyncram_g1v3:auto_generated|q_b[17]                         ;
+-------+--------------+----------------+-----------------+-------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+--------------+----------------+------------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+--------------+----------------+------------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.473 ; 49.689       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                                                                            ;
; 49.474 ; 49.690       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                                                            ;
; 49.474 ; 49.690       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|tdo                                                                                                                                                                                                                                                                                                                ;
; 49.503 ; 49.687       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                                                                                                               ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                                                                                           ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                                                                                           ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                                                                                                              ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                                      ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                                                                                        ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                                                                                                                ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                                                                                                                                                    ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                                                                                                                 ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                                                                                                 ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                                                                                                                 ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                                                                                                                 ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                                                                                                                                 ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                                                                                                                                 ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                                                                                                                                 ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                                                                                                                                 ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                                                                                                                                 ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                                                                                                                                                                                 ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                                                                                                 ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                                                                                                                                            ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                                                            ;
; 49.517 ; 49.701       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                                                                                           ;
; 49.517 ; 49.701       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                                                                           ;
; 49.517 ; 49.701       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                                                                           ;
; 49.517 ; 49.701       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                                                                           ;
; 49.517 ; 49.701       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                                                                           ;
; 49.517 ; 49.701       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                                                                           ;
; 49.517 ; 49.701       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                                                                                           ;
; 49.517 ; 49.701       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                                                                                           ;
; 49.517 ; 49.701       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                                                                          ;
; 49.517 ; 49.701       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                                                                        ;
; 49.517 ; 49.701       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                                                                                       ;
; 49.517 ; 49.701       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                                                                        ;
; 49.517 ; 49.701       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                                                                           ;
; 49.517 ; 49.701       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                                                                           ;
; 49.517 ; 49.701       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                                                                           ;
; 49.517 ; 49.701       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                                                                           ;
; 49.517 ; 49.701       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                                                                                           ;
; 49.517 ; 49.701       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                                                                                                                                        ;
; 49.517 ; 49.701       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                                                                                                                             ;
; 49.517 ; 49.701       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                                                                                                             ;
; 49.517 ; 49.701       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                                                                                                             ;
; 49.517 ; 49.701       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                                                                                                                                                             ;
; 49.517 ; 49.701       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                                                                                                                                           ;
; 49.517 ; 49.701       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                                                                                                                           ;
; 49.517 ; 49.701       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                                                                                                                           ;
; 49.517 ; 49.701       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                                                                                                                                                                           ;
; 49.517 ; 49.701       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                                                                                                                ;
; 49.517 ; 49.701       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                                                                                ;
; 49.517 ; 49.701       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                                                                                                                  ;
; 49.517 ; 49.701       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                                                                                                                                    ;
; 49.517 ; 49.701       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                                                                                                                    ;
; 49.517 ; 49.701       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                                                                                                                    ;
; 49.517 ; 49.701       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                                                                                                                    ;
; 49.517 ; 49.701       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                                                                                                                    ;
; 49.517 ; 49.701       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                                                                                                                                    ;
; 49.517 ; 49.701       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                                                                                                                                                                                  ;
; 49.517 ; 49.701       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                                                                                                                                           ;
; 49.517 ; 49.701       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                             ;
; 49.517 ; 49.701       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                             ;
; 49.517 ; 49.701       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                             ;
; 49.517 ; 49.701       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                                             ;
; 49.517 ; 49.701       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                                                        ;
; 49.517 ; 49.701       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                                                        ;
; 49.517 ; 49.701       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                                                        ;
; 49.517 ; 49.701       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                                                        ;
; 49.517 ; 49.701       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                        ;
; 49.517 ; 49.701       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                             ;
; 49.517 ; 49.701       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                            ;
; 49.517 ; 49.701       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                            ;
; 49.517 ; 49.701       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                            ;
; 49.517 ; 49.701       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                            ;
; 49.517 ; 49.701       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                            ;
; 49.517 ; 49.701       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                            ;
; 49.517 ; 49.701       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                             ;
; 49.517 ; 49.701       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                             ;
; 49.517 ; 49.701       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                             ;
; 49.517 ; 49.701       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                             ;
; 49.517 ; 49.701       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                             ;
; 49.517 ; 49.701       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                             ;
; 49.517 ; 49.701       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                             ;
; 49.517 ; 49.701       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                             ;
; 49.517 ; 49.701       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                             ;
; 49.517 ; 49.701       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                           ;
; 49.517 ; 49.701       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                           ;
; 49.517 ; 49.701       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                           ;
; 49.517 ; 49.701       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                                                                                             ;
; 49.517 ; 49.701       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                                                                                             ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                                                                                           ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                                                                                           ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                                                                                                                                                                              ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                                                                                                                        ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                                                                                                                        ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                                                                                        ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                                                                                        ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                                                                                        ;
+--------+--------------+----------------+------------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Setup Times                                                               ;
+--------------+-------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port  ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+-------------+-------+-------+------------+-----------------+
; DRAM_DQ[*]   ; main_clk_50 ; 0.742 ; 1.121 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[0]  ; main_clk_50 ; 0.693 ; 1.072 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[1]  ; main_clk_50 ; 0.682 ; 1.061 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[2]  ; main_clk_50 ; 0.673 ; 1.052 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[3]  ; main_clk_50 ; 0.696 ; 1.075 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[4]  ; main_clk_50 ; 0.663 ; 1.042 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[5]  ; main_clk_50 ; 0.686 ; 1.065 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[6]  ; main_clk_50 ; 0.696 ; 1.075 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[7]  ; main_clk_50 ; 0.671 ; 1.050 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[8]  ; main_clk_50 ; 0.682 ; 1.061 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[9]  ; main_clk_50 ; 0.692 ; 1.071 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[10] ; main_clk_50 ; 0.709 ; 1.088 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[11] ; main_clk_50 ; 0.716 ; 1.095 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[12] ; main_clk_50 ; 0.689 ; 1.068 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[13] ; main_clk_50 ; 0.742 ; 1.121 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[14] ; main_clk_50 ; 0.723 ; 1.102 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[15] ; main_clk_50 ; 0.712 ; 1.091 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[16] ; main_clk_50 ; 0.661 ; 1.040 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[17] ; main_clk_50 ; 0.672 ; 1.051 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[18] ; main_clk_50 ; 0.675 ; 1.054 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[19] ; main_clk_50 ; 0.684 ; 1.063 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[20] ; main_clk_50 ; 0.674 ; 1.053 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[21] ; main_clk_50 ; 0.702 ; 1.081 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[22] ; main_clk_50 ; 0.671 ; 1.050 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[23] ; main_clk_50 ; 0.657 ; 1.036 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[24] ; main_clk_50 ; 0.652 ; 1.031 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[25] ; main_clk_50 ; 0.630 ; 1.009 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[26] ; main_clk_50 ; 0.660 ; 1.039 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[27] ; main_clk_50 ; 0.660 ; 1.039 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[28] ; main_clk_50 ; 0.641 ; 1.020 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[29] ; main_clk_50 ; 0.643 ; 1.022 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[30] ; main_clk_50 ; 0.671 ; 1.050 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[31] ; main_clk_50 ; 0.687 ; 1.066 ; Rise       ; main_clk_50     ;
; KEY[*]       ; main_clk_50 ; 1.609 ; 2.384 ; Rise       ; main_clk_50     ;
;  KEY[0]      ; main_clk_50 ; 1.399 ; 2.146 ; Rise       ; main_clk_50     ;
;  KEY[1]      ; main_clk_50 ; 1.452 ; 2.212 ; Rise       ; main_clk_50     ;
;  KEY[2]      ; main_clk_50 ; 1.609 ; 2.384 ; Rise       ; main_clk_50     ;
;  KEY[3]      ; main_clk_50 ; 1.347 ; 2.083 ; Rise       ; main_clk_50     ;
; SW[*]        ; main_clk_50 ; 1.540 ; 2.302 ; Rise       ; main_clk_50     ;
;  SW[0]       ; main_clk_50 ; 1.540 ; 2.302 ; Rise       ; main_clk_50     ;
;  SW[1]       ; main_clk_50 ; 1.475 ; 2.225 ; Rise       ; main_clk_50     ;
;  SW[2]       ; main_clk_50 ; 1.434 ; 2.175 ; Rise       ; main_clk_50     ;
;  SW[3]       ; main_clk_50 ; 1.511 ; 2.267 ; Rise       ; main_clk_50     ;
;  SW[4]       ; main_clk_50 ; 1.314 ; 2.033 ; Rise       ; main_clk_50     ;
;  SW[5]       ; main_clk_50 ; 1.082 ; 1.760 ; Rise       ; main_clk_50     ;
;  SW[6]       ; main_clk_50 ; 1.195 ; 1.894 ; Rise       ; main_clk_50     ;
;  SW[7]       ; main_clk_50 ; 1.250 ; 1.965 ; Rise       ; main_clk_50     ;
+--------------+-------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Hold Times                                                                  ;
+--------------+-------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+-------------+--------+--------+------------+-----------------+
; DRAM_DQ[*]   ; main_clk_50 ; -0.311 ; -0.690 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[0]  ; main_clk_50 ; -0.374 ; -0.753 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[1]  ; main_clk_50 ; -0.363 ; -0.742 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[2]  ; main_clk_50 ; -0.353 ; -0.732 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[3]  ; main_clk_50 ; -0.377 ; -0.756 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[4]  ; main_clk_50 ; -0.343 ; -0.722 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[5]  ; main_clk_50 ; -0.366 ; -0.745 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[6]  ; main_clk_50 ; -0.376 ; -0.755 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[7]  ; main_clk_50 ; -0.351 ; -0.730 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[8]  ; main_clk_50 ; -0.363 ; -0.742 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[9]  ; main_clk_50 ; -0.373 ; -0.752 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[10] ; main_clk_50 ; -0.390 ; -0.769 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[11] ; main_clk_50 ; -0.399 ; -0.778 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[12] ; main_clk_50 ; -0.370 ; -0.749 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[13] ; main_clk_50 ; -0.424 ; -0.803 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[14] ; main_clk_50 ; -0.404 ; -0.783 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[15] ; main_clk_50 ; -0.393 ; -0.772 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[16] ; main_clk_50 ; -0.342 ; -0.721 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[17] ; main_clk_50 ; -0.353 ; -0.732 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[18] ; main_clk_50 ; -0.356 ; -0.735 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[19] ; main_clk_50 ; -0.365 ; -0.744 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[20] ; main_clk_50 ; -0.355 ; -0.734 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[21] ; main_clk_50 ; -0.384 ; -0.763 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[22] ; main_clk_50 ; -0.352 ; -0.731 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[23] ; main_clk_50 ; -0.339 ; -0.718 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[24] ; main_clk_50 ; -0.333 ; -0.712 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[25] ; main_clk_50 ; -0.311 ; -0.690 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[26] ; main_clk_50 ; -0.341 ; -0.720 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[27] ; main_clk_50 ; -0.341 ; -0.720 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[28] ; main_clk_50 ; -0.321 ; -0.700 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[29] ; main_clk_50 ; -0.323 ; -0.702 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[30] ; main_clk_50 ; -0.351 ; -0.730 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[31] ; main_clk_50 ; -0.367 ; -0.746 ; Rise       ; main_clk_50     ;
; KEY[*]       ; main_clk_50 ; -1.091 ; -1.808 ; Rise       ; main_clk_50     ;
;  KEY[0]      ; main_clk_50 ; -1.144 ; -1.871 ; Rise       ; main_clk_50     ;
;  KEY[1]      ; main_clk_50 ; -1.193 ; -1.933 ; Rise       ; main_clk_50     ;
;  KEY[2]      ; main_clk_50 ; -1.318 ; -2.066 ; Rise       ; main_clk_50     ;
;  KEY[3]      ; main_clk_50 ; -1.091 ; -1.808 ; Rise       ; main_clk_50     ;
; SW[*]        ; main_clk_50 ; -0.841 ; -1.502 ; Rise       ; main_clk_50     ;
;  SW[0]       ; main_clk_50 ; -1.282 ; -2.023 ; Rise       ; main_clk_50     ;
;  SW[1]       ; main_clk_50 ; -1.218 ; -1.949 ; Rise       ; main_clk_50     ;
;  SW[2]       ; main_clk_50 ; -1.179 ; -1.901 ; Rise       ; main_clk_50     ;
;  SW[3]       ; main_clk_50 ; -1.253 ; -1.988 ; Rise       ; main_clk_50     ;
;  SW[4]       ; main_clk_50 ; -1.057 ; -1.753 ; Rise       ; main_clk_50     ;
;  SW[5]       ; main_clk_50 ; -0.841 ; -1.502 ; Rise       ; main_clk_50     ;
;  SW[6]       ; main_clk_50 ; -0.944 ; -1.621 ; Rise       ; main_clk_50     ;
;  SW[7]       ; main_clk_50 ; -1.000 ; -1.697 ; Rise       ; main_clk_50     ;
+--------------+-------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Clock to Output Times                                                       ;
+----------------+-------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port  ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+-------------+-------+-------+------------+-----------------+
; DRAM_ADDR[*]   ; main_clk_50 ; 1.819 ; 1.838 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[0]  ; main_clk_50 ; 1.792 ; 1.811 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[1]  ; main_clk_50 ; 1.734 ; 1.753 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[2]  ; main_clk_50 ; 1.673 ; 1.672 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[3]  ; main_clk_50 ; 1.819 ; 1.838 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[4]  ; main_clk_50 ; 1.744 ; 1.763 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[5]  ; main_clk_50 ; 1.759 ; 1.778 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[6]  ; main_clk_50 ; 1.710 ; 1.709 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[7]  ; main_clk_50 ; 1.736 ; 1.735 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[8]  ; main_clk_50 ; 1.764 ; 1.783 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[9]  ; main_clk_50 ; 1.759 ; 1.778 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[10] ; main_clk_50 ; 1.746 ; 1.745 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[11] ; main_clk_50 ; 1.784 ; 1.803 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[12] ; main_clk_50 ; 1.769 ; 1.788 ; Rise       ; main_clk_50     ;
; DRAM_BA[*]     ; main_clk_50 ; 1.791 ; 1.810 ; Rise       ; main_clk_50     ;
;  DRAM_BA[0]    ; main_clk_50 ; 1.683 ; 1.682 ; Rise       ; main_clk_50     ;
;  DRAM_BA[1]    ; main_clk_50 ; 1.791 ; 1.810 ; Rise       ; main_clk_50     ;
; DRAM_CAS_N     ; main_clk_50 ; 1.752 ; 1.771 ; Rise       ; main_clk_50     ;
; DRAM_CLK       ; main_clk_50 ; 0.419 ; 0.850 ; Rise       ; main_clk_50     ;
; DRAM_CS_N      ; main_clk_50 ; 1.811 ; 1.830 ; Rise       ; main_clk_50     ;
; DRAM_DQ[*]     ; main_clk_50 ; 1.853 ; 1.872 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[0]    ; main_clk_50 ; 1.769 ; 1.788 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[1]    ; main_clk_50 ; 1.820 ; 1.839 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[2]    ; main_clk_50 ; 1.830 ; 1.849 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[3]    ; main_clk_50 ; 1.826 ; 1.845 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[4]    ; main_clk_50 ; 1.820 ; 1.839 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[5]    ; main_clk_50 ; 1.837 ; 1.856 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[6]    ; main_clk_50 ; 1.847 ; 1.866 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[7]    ; main_clk_50 ; 1.832 ; 1.851 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[8]    ; main_clk_50 ; 1.800 ; 1.819 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[9]    ; main_clk_50 ; 1.810 ; 1.829 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[10]   ; main_clk_50 ; 1.853 ; 1.872 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[11]   ; main_clk_50 ; 1.764 ; 1.783 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[12]   ; main_clk_50 ; 1.833 ; 1.852 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[13]   ; main_clk_50 ; 1.839 ; 1.858 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[14]   ; main_clk_50 ; 1.745 ; 1.744 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[15]   ; main_clk_50 ; 1.830 ; 1.849 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[16]   ; main_clk_50 ; 1.781 ; 1.800 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[17]   ; main_clk_50 ; 1.770 ; 1.789 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[18]   ; main_clk_50 ; 1.807 ; 1.826 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[19]   ; main_clk_50 ; 1.798 ; 1.817 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[20]   ; main_clk_50 ; 1.788 ; 1.807 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[21]   ; main_clk_50 ; 1.759 ; 1.778 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[22]   ; main_clk_50 ; 1.791 ; 1.810 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[23]   ; main_clk_50 ; 1.764 ; 1.783 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[24]   ; main_clk_50 ; 1.770 ; 1.789 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[25]   ; main_clk_50 ; 1.792 ; 1.811 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[26]   ; main_clk_50 ; 1.822 ; 1.841 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[27]   ; main_clk_50 ; 1.822 ; 1.841 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[28]   ; main_clk_50 ; 1.802 ; 1.821 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[29]   ; main_clk_50 ; 1.800 ; 1.819 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[30]   ; main_clk_50 ; 1.832 ; 1.851 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[31]   ; main_clk_50 ; 1.836 ; 1.855 ; Rise       ; main_clk_50     ;
; DRAM_DQM[*]    ; main_clk_50 ; 1.826 ; 1.845 ; Rise       ; main_clk_50     ;
;  DRAM_DQM[0]   ; main_clk_50 ; 1.826 ; 1.845 ; Rise       ; main_clk_50     ;
;  DRAM_DQM[1]   ; main_clk_50 ; 1.762 ; 1.781 ; Rise       ; main_clk_50     ;
;  DRAM_DQM[2]   ; main_clk_50 ; 1.790 ; 1.809 ; Rise       ; main_clk_50     ;
;  DRAM_DQM[3]   ; main_clk_50 ; 1.725 ; 1.724 ; Rise       ; main_clk_50     ;
; DRAM_RAS_N     ; main_clk_50 ; 1.776 ; 1.795 ; Rise       ; main_clk_50     ;
; DRAM_WE_N      ; main_clk_50 ; 1.747 ; 1.766 ; Rise       ; main_clk_50     ;
; LEDG[*]        ; main_clk_50 ; 5.538 ; 5.896 ; Rise       ; main_clk_50     ;
;  LEDG[0]       ; main_clk_50 ; 5.257 ; 5.599 ; Rise       ; main_clk_50     ;
;  LEDG[1]       ; main_clk_50 ; 4.858 ; 5.129 ; Rise       ; main_clk_50     ;
;  LEDG[2]       ; main_clk_50 ; 4.879 ; 5.141 ; Rise       ; main_clk_50     ;
;  LEDG[3]       ; main_clk_50 ; 4.873 ; 5.129 ; Rise       ; main_clk_50     ;
;  LEDG[4]       ; main_clk_50 ; 4.768 ; 5.017 ; Rise       ; main_clk_50     ;
;  LEDG[5]       ; main_clk_50 ; 4.728 ; 4.935 ; Rise       ; main_clk_50     ;
;  LEDG[6]       ; main_clk_50 ; 4.787 ; 5.013 ; Rise       ; main_clk_50     ;
;  LEDG[7]       ; main_clk_50 ; 5.538 ; 5.896 ; Rise       ; main_clk_50     ;
; DRAM_CLK       ; main_clk_50 ; 0.419 ; 0.850 ; Fall       ; main_clk_50     ;
+----------------+-------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Minimum Clock to Output Times                                               ;
+----------------+-------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port  ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+-------------+-------+-------+------------+-----------------+
; DRAM_ADDR[*]   ; main_clk_50 ; 1.421 ; 1.421 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[0]  ; main_clk_50 ; 1.537 ; 1.557 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[1]  ; main_clk_50 ; 1.482 ; 1.502 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[2]  ; main_clk_50 ; 1.421 ; 1.421 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[3]  ; main_clk_50 ; 1.565 ; 1.585 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[4]  ; main_clk_50 ; 1.492 ; 1.512 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[5]  ; main_clk_50 ; 1.506 ; 1.526 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[6]  ; main_clk_50 ; 1.457 ; 1.457 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[7]  ; main_clk_50 ; 1.482 ; 1.482 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[8]  ; main_clk_50 ; 1.511 ; 1.531 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[9]  ; main_clk_50 ; 1.505 ; 1.525 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[10] ; main_clk_50 ; 1.491 ; 1.491 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[11] ; main_clk_50 ; 1.530 ; 1.550 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[12] ; main_clk_50 ; 1.516 ; 1.536 ; Rise       ; main_clk_50     ;
; DRAM_BA[*]     ; main_clk_50 ; 1.431 ; 1.431 ; Rise       ; main_clk_50     ;
;  DRAM_BA[0]    ; main_clk_50 ; 1.431 ; 1.431 ; Rise       ; main_clk_50     ;
;  DRAM_BA[1]    ; main_clk_50 ; 1.536 ; 1.556 ; Rise       ; main_clk_50     ;
; DRAM_CAS_N     ; main_clk_50 ; 1.499 ; 1.519 ; Rise       ; main_clk_50     ;
; DRAM_CLK       ; main_clk_50 ; 0.180 ; 0.609 ; Rise       ; main_clk_50     ;
; DRAM_CS_N      ; main_clk_50 ; 1.556 ; 1.576 ; Rise       ; main_clk_50     ;
; DRAM_DQ[*]     ; main_clk_50 ; 1.491 ; 1.491 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[0]    ; main_clk_50 ; 1.515 ; 1.535 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[1]    ; main_clk_50 ; 1.566 ; 1.586 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[2]    ; main_clk_50 ; 1.575 ; 1.595 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[3]    ; main_clk_50 ; 1.572 ; 1.592 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[4]    ; main_clk_50 ; 1.565 ; 1.585 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[5]    ; main_clk_50 ; 1.582 ; 1.602 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[6]    ; main_clk_50 ; 1.592 ; 1.612 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[7]    ; main_clk_50 ; 1.577 ; 1.597 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[8]    ; main_clk_50 ; 1.546 ; 1.566 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[9]    ; main_clk_50 ; 1.556 ; 1.576 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[10]   ; main_clk_50 ; 1.599 ; 1.619 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[11]   ; main_clk_50 ; 1.512 ; 1.532 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[12]   ; main_clk_50 ; 1.579 ; 1.599 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[13]   ; main_clk_50 ; 1.586 ; 1.606 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[14]   ; main_clk_50 ; 1.491 ; 1.491 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[15]   ; main_clk_50 ; 1.576 ; 1.596 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[16]   ; main_clk_50 ; 1.527 ; 1.547 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[17]   ; main_clk_50 ; 1.516 ; 1.536 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[18]   ; main_clk_50 ; 1.553 ; 1.573 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[19]   ; main_clk_50 ; 1.544 ; 1.564 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[20]   ; main_clk_50 ; 1.534 ; 1.554 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[21]   ; main_clk_50 ; 1.506 ; 1.526 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[22]   ; main_clk_50 ; 1.537 ; 1.557 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[23]   ; main_clk_50 ; 1.511 ; 1.531 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[24]   ; main_clk_50 ; 1.516 ; 1.536 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[25]   ; main_clk_50 ; 1.538 ; 1.558 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[26]   ; main_clk_50 ; 1.568 ; 1.588 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[27]   ; main_clk_50 ; 1.568 ; 1.588 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[28]   ; main_clk_50 ; 1.547 ; 1.567 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[29]   ; main_clk_50 ; 1.545 ; 1.565 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[30]   ; main_clk_50 ; 1.577 ; 1.597 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[31]   ; main_clk_50 ; 1.581 ; 1.601 ; Rise       ; main_clk_50     ;
; DRAM_DQM[*]    ; main_clk_50 ; 1.471 ; 1.471 ; Rise       ; main_clk_50     ;
;  DRAM_DQM[0]   ; main_clk_50 ; 1.571 ; 1.591 ; Rise       ; main_clk_50     ;
;  DRAM_DQM[1]   ; main_clk_50 ; 1.509 ; 1.529 ; Rise       ; main_clk_50     ;
;  DRAM_DQM[2]   ; main_clk_50 ; 1.536 ; 1.556 ; Rise       ; main_clk_50     ;
;  DRAM_DQM[3]   ; main_clk_50 ; 1.471 ; 1.471 ; Rise       ; main_clk_50     ;
; DRAM_RAS_N     ; main_clk_50 ; 1.522 ; 1.542 ; Rise       ; main_clk_50     ;
; DRAM_WE_N      ; main_clk_50 ; 1.495 ; 1.515 ; Rise       ; main_clk_50     ;
; LEDG[*]        ; main_clk_50 ; 4.568 ; 4.767 ; Rise       ; main_clk_50     ;
;  LEDG[0]       ; main_clk_50 ; 5.073 ; 5.402 ; Rise       ; main_clk_50     ;
;  LEDG[1]       ; main_clk_50 ; 4.690 ; 4.950 ; Rise       ; main_clk_50     ;
;  LEDG[2]       ; main_clk_50 ; 4.712 ; 4.963 ; Rise       ; main_clk_50     ;
;  LEDG[3]       ; main_clk_50 ; 4.708 ; 4.954 ; Rise       ; main_clk_50     ;
;  LEDG[4]       ; main_clk_50 ; 4.604 ; 4.843 ; Rise       ; main_clk_50     ;
;  LEDG[5]       ; main_clk_50 ; 4.568 ; 4.767 ; Rise       ; main_clk_50     ;
;  LEDG[6]       ; main_clk_50 ; 4.622 ; 4.840 ; Rise       ; main_clk_50     ;
;  LEDG[7]       ; main_clk_50 ; 5.346 ; 5.690 ; Rise       ; main_clk_50     ;
; DRAM_CLK       ; main_clk_50 ; 0.180 ; 0.609 ; Fall       ; main_clk_50     ;
+----------------+-------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Output Enable Times                                                       ;
+--------------+-------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port  ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+-------------+-------+-------+------------+-----------------+
; DRAM_DQ[*]   ; main_clk_50 ; 1.657 ; 1.644 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[0]  ; main_clk_50 ; 1.712 ; 1.711 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[1]  ; main_clk_50 ; 1.743 ; 1.742 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[2]  ; main_clk_50 ; 1.753 ; 1.752 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[3]  ; main_clk_50 ; 1.739 ; 1.738 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[4]  ; main_clk_50 ; 1.753 ; 1.752 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[5]  ; main_clk_50 ; 1.750 ; 1.749 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[6]  ; main_clk_50 ; 1.750 ; 1.749 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[7]  ; main_clk_50 ; 1.755 ; 1.754 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[8]  ; main_clk_50 ; 1.733 ; 1.732 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[9]  ; main_clk_50 ; 1.733 ; 1.732 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[10] ; main_clk_50 ; 1.746 ; 1.745 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[11] ; main_clk_50 ; 1.697 ; 1.696 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[12] ; main_clk_50 ; 1.746 ; 1.745 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[13] ; main_clk_50 ; 1.722 ; 1.721 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[14] ; main_clk_50 ; 1.657 ; 1.644 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[15] ; main_clk_50 ; 1.733 ; 1.732 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[16] ; main_clk_50 ; 1.734 ; 1.733 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[17] ; main_clk_50 ; 1.723 ; 1.722 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[18] ; main_clk_50 ; 1.740 ; 1.739 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[19] ; main_clk_50 ; 1.731 ; 1.730 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[20] ; main_clk_50 ; 1.731 ; 1.730 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[21] ; main_clk_50 ; 1.702 ; 1.701 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[22] ; main_clk_50 ; 1.734 ; 1.733 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[23] ; main_clk_50 ; 1.727 ; 1.726 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[24] ; main_clk_50 ; 1.733 ; 1.732 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[25] ; main_clk_50 ; 1.755 ; 1.754 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[26] ; main_clk_50 ; 1.755 ; 1.754 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[27] ; main_clk_50 ; 1.755 ; 1.754 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[28] ; main_clk_50 ; 1.755 ; 1.754 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[29] ; main_clk_50 ; 1.753 ; 1.752 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[30] ; main_clk_50 ; 1.755 ; 1.754 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[31] ; main_clk_50 ; 1.749 ; 1.748 ; Rise       ; main_clk_50     ;
+--------------+-------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Minimum Output Enable Times                                               ;
+--------------+-------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port  ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+-------------+-------+-------+------------+-----------------+
; DRAM_DQ[*]   ; main_clk_50 ; 1.404 ; 1.391 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[0]  ; main_clk_50 ; 1.459 ; 1.458 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[1]  ; main_clk_50 ; 1.490 ; 1.489 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[2]  ; main_clk_50 ; 1.499 ; 1.498 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[3]  ; main_clk_50 ; 1.486 ; 1.485 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[4]  ; main_clk_50 ; 1.499 ; 1.498 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[5]  ; main_clk_50 ; 1.496 ; 1.495 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[6]  ; main_clk_50 ; 1.496 ; 1.495 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[7]  ; main_clk_50 ; 1.501 ; 1.500 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[8]  ; main_clk_50 ; 1.480 ; 1.479 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[9]  ; main_clk_50 ; 1.480 ; 1.479 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[10] ; main_clk_50 ; 1.493 ; 1.492 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[11] ; main_clk_50 ; 1.446 ; 1.445 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[12] ; main_clk_50 ; 1.493 ; 1.492 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[13] ; main_clk_50 ; 1.470 ; 1.469 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[14] ; main_clk_50 ; 1.404 ; 1.391 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[15] ; main_clk_50 ; 1.480 ; 1.479 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[16] ; main_clk_50 ; 1.481 ; 1.480 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[17] ; main_clk_50 ; 1.470 ; 1.469 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[18] ; main_clk_50 ; 1.487 ; 1.486 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[19] ; main_clk_50 ; 1.478 ; 1.477 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[20] ; main_clk_50 ; 1.478 ; 1.477 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[21] ; main_clk_50 ; 1.450 ; 1.449 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[22] ; main_clk_50 ; 1.481 ; 1.480 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[23] ; main_clk_50 ; 1.475 ; 1.474 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[24] ; main_clk_50 ; 1.480 ; 1.479 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[25] ; main_clk_50 ; 1.502 ; 1.501 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[26] ; main_clk_50 ; 1.502 ; 1.501 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[27] ; main_clk_50 ; 1.502 ; 1.501 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[28] ; main_clk_50 ; 1.501 ; 1.500 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[29] ; main_clk_50 ; 1.499 ; 1.498 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[30] ; main_clk_50 ; 1.501 ; 1.500 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[31] ; main_clk_50 ; 1.495 ; 1.494 ; Rise       ; main_clk_50     ;
+--------------+-------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------------------+
; Output Disable Times                                                              ;
+--------------+-------------+-----------+-----------+------------+-----------------+
; Data Port    ; Clock Port  ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+--------------+-------------+-----------+-----------+------------+-----------------+
; DRAM_DQ[*]   ; main_clk_50 ; 1.676     ; 1.689     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[0]  ; main_clk_50 ; 1.743     ; 1.744     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[1]  ; main_clk_50 ; 1.774     ; 1.775     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[2]  ; main_clk_50 ; 1.784     ; 1.785     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[3]  ; main_clk_50 ; 1.770     ; 1.771     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[4]  ; main_clk_50 ; 1.784     ; 1.785     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[5]  ; main_clk_50 ; 1.781     ; 1.782     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[6]  ; main_clk_50 ; 1.781     ; 1.782     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[7]  ; main_clk_50 ; 1.786     ; 1.787     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[8]  ; main_clk_50 ; 1.764     ; 1.765     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[9]  ; main_clk_50 ; 1.764     ; 1.765     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[10] ; main_clk_50 ; 1.777     ; 1.778     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[11] ; main_clk_50 ; 1.728     ; 1.729     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[12] ; main_clk_50 ; 1.777     ; 1.778     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[13] ; main_clk_50 ; 1.753     ; 1.754     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[14] ; main_clk_50 ; 1.676     ; 1.689     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[15] ; main_clk_50 ; 1.764     ; 1.765     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[16] ; main_clk_50 ; 1.765     ; 1.766     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[17] ; main_clk_50 ; 1.754     ; 1.755     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[18] ; main_clk_50 ; 1.771     ; 1.772     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[19] ; main_clk_50 ; 1.762     ; 1.763     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[20] ; main_clk_50 ; 1.762     ; 1.763     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[21] ; main_clk_50 ; 1.733     ; 1.734     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[22] ; main_clk_50 ; 1.765     ; 1.766     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[23] ; main_clk_50 ; 1.758     ; 1.759     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[24] ; main_clk_50 ; 1.764     ; 1.765     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[25] ; main_clk_50 ; 1.786     ; 1.787     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[26] ; main_clk_50 ; 1.786     ; 1.787     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[27] ; main_clk_50 ; 1.786     ; 1.787     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[28] ; main_clk_50 ; 1.786     ; 1.787     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[29] ; main_clk_50 ; 1.784     ; 1.785     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[30] ; main_clk_50 ; 1.786     ; 1.787     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[31] ; main_clk_50 ; 1.780     ; 1.781     ; Rise       ; main_clk_50     ;
+--------------+-------------+-----------+-----------+------------+-----------------+


+-----------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                      ;
+--------------+-------------+-----------+-----------+------------+-----------------+
; Data Port    ; Clock Port  ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+--------------+-------------+-----------+-----------+------------+-----------------+
; DRAM_DQ[*]   ; main_clk_50 ; 1.422     ; 1.435     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[0]  ; main_clk_50 ; 1.489     ; 1.490     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[1]  ; main_clk_50 ; 1.520     ; 1.521     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[2]  ; main_clk_50 ; 1.529     ; 1.530     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[3]  ; main_clk_50 ; 1.516     ; 1.517     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[4]  ; main_clk_50 ; 1.529     ; 1.530     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[5]  ; main_clk_50 ; 1.526     ; 1.527     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[6]  ; main_clk_50 ; 1.526     ; 1.527     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[7]  ; main_clk_50 ; 1.531     ; 1.532     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[8]  ; main_clk_50 ; 1.510     ; 1.511     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[9]  ; main_clk_50 ; 1.510     ; 1.511     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[10] ; main_clk_50 ; 1.523     ; 1.524     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[11] ; main_clk_50 ; 1.476     ; 1.477     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[12] ; main_clk_50 ; 1.523     ; 1.524     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[13] ; main_clk_50 ; 1.500     ; 1.501     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[14] ; main_clk_50 ; 1.422     ; 1.435     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[15] ; main_clk_50 ; 1.510     ; 1.511     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[16] ; main_clk_50 ; 1.511     ; 1.512     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[17] ; main_clk_50 ; 1.500     ; 1.501     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[18] ; main_clk_50 ; 1.517     ; 1.518     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[19] ; main_clk_50 ; 1.508     ; 1.509     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[20] ; main_clk_50 ; 1.508     ; 1.509     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[21] ; main_clk_50 ; 1.480     ; 1.481     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[22] ; main_clk_50 ; 1.511     ; 1.512     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[23] ; main_clk_50 ; 1.505     ; 1.506     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[24] ; main_clk_50 ; 1.510     ; 1.511     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[25] ; main_clk_50 ; 1.532     ; 1.533     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[26] ; main_clk_50 ; 1.532     ; 1.533     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[27] ; main_clk_50 ; 1.532     ; 1.533     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[28] ; main_clk_50 ; 1.531     ; 1.532     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[29] ; main_clk_50 ; 1.529     ; 1.530     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[30] ; main_clk_50 ; 1.531     ; 1.532     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[31] ; main_clk_50 ; 1.525     ; 1.526     ; Rise       ; main_clk_50     ;
+--------------+-------------+-----------+-----------+------------+-----------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 13
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 35.288 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+-------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                 ;
+----------------------+-----------+-------+----------+---------+---------------------+
; Clock                ; Setup     ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------+-----------+-------+----------+---------+---------------------+
; Worst-case Slack     ; -247.918  ; 0.181 ; 12.987   ; 0.660   ; 9.357               ;
;  altera_reserved_tck ; 47.153    ; 0.182 ; 48.280   ; 0.660   ; 49.473              ;
;  main_clk_50         ; -247.918  ; 0.181 ; 12.987   ; 2.116   ; 9.357               ;
; Design-wide TNS      ; -7110.491 ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  altera_reserved_tck ; 0.000     ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  main_clk_50         ; -7110.491 ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+----------------------+-----------+-------+----------+---------+---------------------+


+---------------------------------------------------------------------------+
; Setup Times                                                               ;
+--------------+-------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port  ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+-------------+-------+-------+------------+-----------------+
; DRAM_DQ[*]   ; main_clk_50 ; 1.384 ; 1.488 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[0]  ; main_clk_50 ; 1.336 ; 1.440 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[1]  ; main_clk_50 ; 1.321 ; 1.425 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[2]  ; main_clk_50 ; 1.312 ; 1.416 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[3]  ; main_clk_50 ; 1.336 ; 1.440 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[4]  ; main_clk_50 ; 1.302 ; 1.406 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[5]  ; main_clk_50 ; 1.325 ; 1.429 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[6]  ; main_clk_50 ; 1.335 ; 1.439 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[7]  ; main_clk_50 ; 1.315 ; 1.419 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[8]  ; main_clk_50 ; 1.319 ; 1.423 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[9]  ; main_clk_50 ; 1.329 ; 1.433 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[10] ; main_clk_50 ; 1.348 ; 1.452 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[11] ; main_clk_50 ; 1.358 ; 1.462 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[12] ; main_clk_50 ; 1.328 ; 1.432 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[13] ; main_clk_50 ; 1.384 ; 1.488 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[14] ; main_clk_50 ; 1.366 ; 1.470 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[15] ; main_clk_50 ; 1.349 ; 1.453 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[16] ; main_clk_50 ; 1.308 ; 1.412 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[17] ; main_clk_50 ; 1.318 ; 1.422 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[18] ; main_clk_50 ; 1.323 ; 1.427 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[19] ; main_clk_50 ; 1.331 ; 1.435 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[20] ; main_clk_50 ; 1.321 ; 1.425 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[21] ; main_clk_50 ; 1.349 ; 1.453 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[22] ; main_clk_50 ; 1.318 ; 1.422 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[23] ; main_clk_50 ; 1.304 ; 1.408 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[24] ; main_clk_50 ; 1.289 ; 1.393 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[25] ; main_clk_50 ; 1.274 ; 1.378 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[26] ; main_clk_50 ; 1.304 ; 1.408 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[27] ; main_clk_50 ; 1.304 ; 1.408 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[28] ; main_clk_50 ; 1.285 ; 1.389 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[29] ; main_clk_50 ; 1.286 ; 1.390 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[30] ; main_clk_50 ; 1.315 ; 1.419 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[31] ; main_clk_50 ; 1.329 ; 1.433 ; Rise       ; main_clk_50     ;
; KEY[*]       ; main_clk_50 ; 3.272 ; 3.794 ; Rise       ; main_clk_50     ;
;  KEY[0]      ; main_clk_50 ; 2.886 ; 3.351 ; Rise       ; main_clk_50     ;
;  KEY[1]      ; main_clk_50 ; 2.967 ; 3.482 ; Rise       ; main_clk_50     ;
;  KEY[2]      ; main_clk_50 ; 3.272 ; 3.794 ; Rise       ; main_clk_50     ;
;  KEY[3]      ; main_clk_50 ; 2.816 ; 3.280 ; Rise       ; main_clk_50     ;
; SW[*]        ; main_clk_50 ; 3.024 ; 3.530 ; Rise       ; main_clk_50     ;
;  SW[0]       ; main_clk_50 ; 3.024 ; 3.530 ; Rise       ; main_clk_50     ;
;  SW[1]       ; main_clk_50 ; 2.973 ; 3.463 ; Rise       ; main_clk_50     ;
;  SW[2]       ; main_clk_50 ; 2.915 ; 3.368 ; Rise       ; main_clk_50     ;
;  SW[3]       ; main_clk_50 ; 3.011 ; 3.520 ; Rise       ; main_clk_50     ;
;  SW[4]       ; main_clk_50 ; 2.763 ; 3.217 ; Rise       ; main_clk_50     ;
;  SW[5]       ; main_clk_50 ; 2.227 ; 2.661 ; Rise       ; main_clk_50     ;
;  SW[6]       ; main_clk_50 ; 2.479 ; 2.944 ; Rise       ; main_clk_50     ;
;  SW[7]       ; main_clk_50 ; 2.547 ; 3.017 ; Rise       ; main_clk_50     ;
+--------------+-------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Hold Times                                                                  ;
+--------------+-------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+-------------+--------+--------+------------+-----------------+
; DRAM_DQ[*]   ; main_clk_50 ; -0.311 ; -0.612 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[0]  ; main_clk_50 ; -0.374 ; -0.677 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[1]  ; main_clk_50 ; -0.363 ; -0.661 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[2]  ; main_clk_50 ; -0.353 ; -0.650 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[3]  ; main_clk_50 ; -0.377 ; -0.674 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[4]  ; main_clk_50 ; -0.343 ; -0.640 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[5]  ; main_clk_50 ; -0.366 ; -0.664 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[6]  ; main_clk_50 ; -0.376 ; -0.674 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[7]  ; main_clk_50 ; -0.351 ; -0.652 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[8]  ; main_clk_50 ; -0.363 ; -0.659 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[9]  ; main_clk_50 ; -0.373 ; -0.669 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[10] ; main_clk_50 ; -0.390 ; -0.687 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[11] ; main_clk_50 ; -0.399 ; -0.701 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[12] ; main_clk_50 ; -0.370 ; -0.667 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[13] ; main_clk_50 ; -0.424 ; -0.725 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[14] ; main_clk_50 ; -0.404 ; -0.707 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[15] ; main_clk_50 ; -0.393 ; -0.689 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[16] ; main_clk_50 ; -0.342 ; -0.647 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[17] ; main_clk_50 ; -0.353 ; -0.658 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[18] ; main_clk_50 ; -0.356 ; -0.662 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[19] ; main_clk_50 ; -0.365 ; -0.670 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[20] ; main_clk_50 ; -0.355 ; -0.660 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[21] ; main_clk_50 ; -0.384 ; -0.690 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[22] ; main_clk_50 ; -0.352 ; -0.657 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[23] ; main_clk_50 ; -0.339 ; -0.644 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[24] ; main_clk_50 ; -0.333 ; -0.629 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[25] ; main_clk_50 ; -0.311 ; -0.612 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[26] ; main_clk_50 ; -0.341 ; -0.642 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[27] ; main_clk_50 ; -0.341 ; -0.642 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[28] ; main_clk_50 ; -0.321 ; -0.622 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[29] ; main_clk_50 ; -0.323 ; -0.625 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[30] ; main_clk_50 ; -0.351 ; -0.652 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[31] ; main_clk_50 ; -0.367 ; -0.669 ; Rise       ; main_clk_50     ;
; KEY[*]       ; main_clk_50 ; -1.091 ; -1.808 ; Rise       ; main_clk_50     ;
;  KEY[0]      ; main_clk_50 ; -1.144 ; -1.871 ; Rise       ; main_clk_50     ;
;  KEY[1]      ; main_clk_50 ; -1.193 ; -1.933 ; Rise       ; main_clk_50     ;
;  KEY[2]      ; main_clk_50 ; -1.318 ; -2.066 ; Rise       ; main_clk_50     ;
;  KEY[3]      ; main_clk_50 ; -1.091 ; -1.808 ; Rise       ; main_clk_50     ;
; SW[*]        ; main_clk_50 ; -0.841 ; -1.502 ; Rise       ; main_clk_50     ;
;  SW[0]       ; main_clk_50 ; -1.282 ; -2.023 ; Rise       ; main_clk_50     ;
;  SW[1]       ; main_clk_50 ; -1.218 ; -1.949 ; Rise       ; main_clk_50     ;
;  SW[2]       ; main_clk_50 ; -1.179 ; -1.901 ; Rise       ; main_clk_50     ;
;  SW[3]       ; main_clk_50 ; -1.253 ; -1.988 ; Rise       ; main_clk_50     ;
;  SW[4]       ; main_clk_50 ; -1.057 ; -1.753 ; Rise       ; main_clk_50     ;
;  SW[5]       ; main_clk_50 ; -0.841 ; -1.502 ; Rise       ; main_clk_50     ;
;  SW[6]       ; main_clk_50 ; -0.944 ; -1.621 ; Rise       ; main_clk_50     ;
;  SW[7]       ; main_clk_50 ; -1.000 ; -1.697 ; Rise       ; main_clk_50     ;
+--------------+-------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Clock to Output Times                                                         ;
+----------------+-------------+--------+--------+------------+-----------------+
; Data Port      ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------+-------------+--------+--------+------------+-----------------+
; DRAM_ADDR[*]   ; main_clk_50 ; 3.360  ; 3.333  ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[0]  ; main_clk_50 ; 3.337  ; 3.310  ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[1]  ; main_clk_50 ; 3.282  ; 3.255  ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[2]  ; main_clk_50 ; 3.182  ; 3.152  ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[3]  ; main_clk_50 ; 3.360  ; 3.333  ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[4]  ; main_clk_50 ; 3.292  ; 3.265  ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[5]  ; main_clk_50 ; 3.307  ; 3.280  ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[6]  ; main_clk_50 ; 3.218  ; 3.188  ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[7]  ; main_clk_50 ; 3.243  ; 3.213  ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[8]  ; main_clk_50 ; 3.310  ; 3.283  ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[9]  ; main_clk_50 ; 3.305  ; 3.278  ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[10] ; main_clk_50 ; 3.255  ; 3.225  ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[11] ; main_clk_50 ; 3.332  ; 3.305  ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[12] ; main_clk_50 ; 3.317  ; 3.290  ; Rise       ; main_clk_50     ;
; DRAM_BA[*]     ; main_clk_50 ; 3.336  ; 3.309  ; Rise       ; main_clk_50     ;
;  DRAM_BA[0]    ; main_clk_50 ; 3.192  ; 3.162  ; Rise       ; main_clk_50     ;
;  DRAM_BA[1]    ; main_clk_50 ; 3.336  ; 3.309  ; Rise       ; main_clk_50     ;
; DRAM_CAS_N     ; main_clk_50 ; 3.298  ; 3.271  ; Rise       ; main_clk_50     ;
; DRAM_CLK       ; main_clk_50 ; 0.827  ; 0.941  ; Rise       ; main_clk_50     ;
; DRAM_CS_N      ; main_clk_50 ; 3.356  ; 3.329  ; Rise       ; main_clk_50     ;
; DRAM_DQ[*]     ; main_clk_50 ; 3.405  ; 3.378  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[0]    ; main_clk_50 ; 3.315  ; 3.288  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[1]    ; main_clk_50 ; 3.371  ; 3.344  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[2]    ; main_clk_50 ; 3.381  ; 3.354  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[3]    ; main_clk_50 ; 3.376  ; 3.349  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[4]    ; main_clk_50 ; 3.371  ; 3.344  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[5]    ; main_clk_50 ; 3.388  ; 3.361  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[6]    ; main_clk_50 ; 3.398  ; 3.371  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[7]    ; main_clk_50 ; 3.377  ; 3.350  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[8]    ; main_clk_50 ; 3.352  ; 3.325  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[9]    ; main_clk_50 ; 3.362  ; 3.335  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[10]   ; main_clk_50 ; 3.405  ; 3.378  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[11]   ; main_clk_50 ; 3.312  ; 3.285  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[12]   ; main_clk_50 ; 3.385  ; 3.358  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[13]   ; main_clk_50 ; 3.387  ; 3.360  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[14]   ; main_clk_50 ; 3.253  ; 3.223  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[15]   ; main_clk_50 ; 3.382  ; 3.355  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[16]   ; main_clk_50 ; 3.323  ; 3.296  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[17]   ; main_clk_50 ; 3.313  ; 3.286  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[18]   ; main_clk_50 ; 3.348  ; 3.321  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[19]   ; main_clk_50 ; 3.340  ; 3.313  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[20]   ; main_clk_50 ; 3.330  ; 3.303  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[21]   ; main_clk_50 ; 3.301  ; 3.274  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[22]   ; main_clk_50 ; 3.333  ; 3.306  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[23]   ; main_clk_50 ; 3.307  ; 3.280  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[24]   ; main_clk_50 ; 3.322  ; 3.295  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[25]   ; main_clk_50 ; 3.338  ; 3.311  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[26]   ; main_clk_50 ; 3.368  ; 3.341  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[27]   ; main_clk_50 ; 3.368  ; 3.341  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[28]   ; main_clk_50 ; 3.347  ; 3.320  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[29]   ; main_clk_50 ; 3.347  ; 3.320  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[30]   ; main_clk_50 ; 3.377  ; 3.350  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[31]   ; main_clk_50 ; 3.383  ; 3.356  ; Rise       ; main_clk_50     ;
; DRAM_DQM[*]    ; main_clk_50 ; 3.373  ; 3.346  ; Rise       ; main_clk_50     ;
;  DRAM_DQM[0]   ; main_clk_50 ; 3.373  ; 3.346  ; Rise       ; main_clk_50     ;
;  DRAM_DQM[1]   ; main_clk_50 ; 3.308  ; 3.281  ; Rise       ; main_clk_50     ;
;  DRAM_DQM[2]   ; main_clk_50 ; 3.333  ; 3.306  ; Rise       ; main_clk_50     ;
;  DRAM_DQM[3]   ; main_clk_50 ; 3.228  ; 3.198  ; Rise       ; main_clk_50     ;
; DRAM_RAS_N     ; main_clk_50 ; 3.326  ; 3.299  ; Rise       ; main_clk_50     ;
; DRAM_WE_N      ; main_clk_50 ; 3.294  ; 3.267  ; Rise       ; main_clk_50     ;
; LEDG[*]        ; main_clk_50 ; 10.537 ; 10.716 ; Rise       ; main_clk_50     ;
;  LEDG[0]       ; main_clk_50 ; 9.941  ; 10.167 ; Rise       ; main_clk_50     ;
;  LEDG[1]       ; main_clk_50 ; 9.179  ; 9.363  ; Rise       ; main_clk_50     ;
;  LEDG[2]       ; main_clk_50 ; 9.211  ; 9.356  ; Rise       ; main_clk_50     ;
;  LEDG[3]       ; main_clk_50 ; 9.168  ; 9.312  ; Rise       ; main_clk_50     ;
;  LEDG[4]       ; main_clk_50 ; 9.047  ; 9.181  ; Rise       ; main_clk_50     ;
;  LEDG[5]       ; main_clk_50 ; 8.923  ; 8.996  ; Rise       ; main_clk_50     ;
;  LEDG[6]       ; main_clk_50 ; 9.128  ; 9.175  ; Rise       ; main_clk_50     ;
;  LEDG[7]       ; main_clk_50 ; 10.537 ; 10.716 ; Rise       ; main_clk_50     ;
; DRAM_CLK       ; main_clk_50 ; 0.827  ; 0.941  ; Fall       ; main_clk_50     ;
+----------------+-------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Minimum Clock to Output Times                                               ;
+----------------+-------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port  ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+-------------+-------+-------+------------+-----------------+
; DRAM_ADDR[*]   ; main_clk_50 ; 1.421 ; 1.421 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[0]  ; main_clk_50 ; 1.537 ; 1.557 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[1]  ; main_clk_50 ; 1.482 ; 1.502 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[2]  ; main_clk_50 ; 1.421 ; 1.421 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[3]  ; main_clk_50 ; 1.565 ; 1.585 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[4]  ; main_clk_50 ; 1.492 ; 1.512 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[5]  ; main_clk_50 ; 1.506 ; 1.526 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[6]  ; main_clk_50 ; 1.457 ; 1.457 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[7]  ; main_clk_50 ; 1.482 ; 1.482 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[8]  ; main_clk_50 ; 1.511 ; 1.531 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[9]  ; main_clk_50 ; 1.505 ; 1.525 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[10] ; main_clk_50 ; 1.491 ; 1.491 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[11] ; main_clk_50 ; 1.530 ; 1.550 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[12] ; main_clk_50 ; 1.516 ; 1.536 ; Rise       ; main_clk_50     ;
; DRAM_BA[*]     ; main_clk_50 ; 1.431 ; 1.431 ; Rise       ; main_clk_50     ;
;  DRAM_BA[0]    ; main_clk_50 ; 1.431 ; 1.431 ; Rise       ; main_clk_50     ;
;  DRAM_BA[1]    ; main_clk_50 ; 1.536 ; 1.556 ; Rise       ; main_clk_50     ;
; DRAM_CAS_N     ; main_clk_50 ; 1.499 ; 1.519 ; Rise       ; main_clk_50     ;
; DRAM_CLK       ; main_clk_50 ; 0.180 ; 0.443 ; Rise       ; main_clk_50     ;
; DRAM_CS_N      ; main_clk_50 ; 1.556 ; 1.576 ; Rise       ; main_clk_50     ;
; DRAM_DQ[*]     ; main_clk_50 ; 1.491 ; 1.491 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[0]    ; main_clk_50 ; 1.515 ; 1.535 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[1]    ; main_clk_50 ; 1.566 ; 1.586 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[2]    ; main_clk_50 ; 1.575 ; 1.595 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[3]    ; main_clk_50 ; 1.572 ; 1.592 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[4]    ; main_clk_50 ; 1.565 ; 1.585 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[5]    ; main_clk_50 ; 1.582 ; 1.602 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[6]    ; main_clk_50 ; 1.592 ; 1.612 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[7]    ; main_clk_50 ; 1.577 ; 1.597 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[8]    ; main_clk_50 ; 1.546 ; 1.566 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[9]    ; main_clk_50 ; 1.556 ; 1.576 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[10]   ; main_clk_50 ; 1.599 ; 1.619 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[11]   ; main_clk_50 ; 1.512 ; 1.532 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[12]   ; main_clk_50 ; 1.579 ; 1.599 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[13]   ; main_clk_50 ; 1.586 ; 1.606 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[14]   ; main_clk_50 ; 1.491 ; 1.491 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[15]   ; main_clk_50 ; 1.576 ; 1.596 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[16]   ; main_clk_50 ; 1.527 ; 1.547 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[17]   ; main_clk_50 ; 1.516 ; 1.536 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[18]   ; main_clk_50 ; 1.553 ; 1.573 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[19]   ; main_clk_50 ; 1.544 ; 1.564 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[20]   ; main_clk_50 ; 1.534 ; 1.554 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[21]   ; main_clk_50 ; 1.506 ; 1.526 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[22]   ; main_clk_50 ; 1.537 ; 1.557 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[23]   ; main_clk_50 ; 1.511 ; 1.531 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[24]   ; main_clk_50 ; 1.516 ; 1.536 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[25]   ; main_clk_50 ; 1.538 ; 1.558 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[26]   ; main_clk_50 ; 1.568 ; 1.588 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[27]   ; main_clk_50 ; 1.568 ; 1.588 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[28]   ; main_clk_50 ; 1.547 ; 1.567 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[29]   ; main_clk_50 ; 1.545 ; 1.565 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[30]   ; main_clk_50 ; 1.577 ; 1.597 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[31]   ; main_clk_50 ; 1.581 ; 1.601 ; Rise       ; main_clk_50     ;
; DRAM_DQM[*]    ; main_clk_50 ; 1.471 ; 1.471 ; Rise       ; main_clk_50     ;
;  DRAM_DQM[0]   ; main_clk_50 ; 1.571 ; 1.591 ; Rise       ; main_clk_50     ;
;  DRAM_DQM[1]   ; main_clk_50 ; 1.509 ; 1.529 ; Rise       ; main_clk_50     ;
;  DRAM_DQM[2]   ; main_clk_50 ; 1.536 ; 1.556 ; Rise       ; main_clk_50     ;
;  DRAM_DQM[3]   ; main_clk_50 ; 1.471 ; 1.471 ; Rise       ; main_clk_50     ;
; DRAM_RAS_N     ; main_clk_50 ; 1.522 ; 1.542 ; Rise       ; main_clk_50     ;
; DRAM_WE_N      ; main_clk_50 ; 1.495 ; 1.515 ; Rise       ; main_clk_50     ;
; LEDG[*]        ; main_clk_50 ; 4.568 ; 4.767 ; Rise       ; main_clk_50     ;
;  LEDG[0]       ; main_clk_50 ; 5.073 ; 5.402 ; Rise       ; main_clk_50     ;
;  LEDG[1]       ; main_clk_50 ; 4.690 ; 4.950 ; Rise       ; main_clk_50     ;
;  LEDG[2]       ; main_clk_50 ; 4.712 ; 4.963 ; Rise       ; main_clk_50     ;
;  LEDG[3]       ; main_clk_50 ; 4.708 ; 4.954 ; Rise       ; main_clk_50     ;
;  LEDG[4]       ; main_clk_50 ; 4.604 ; 4.843 ; Rise       ; main_clk_50     ;
;  LEDG[5]       ; main_clk_50 ; 4.568 ; 4.767 ; Rise       ; main_clk_50     ;
;  LEDG[6]       ; main_clk_50 ; 4.622 ; 4.840 ; Rise       ; main_clk_50     ;
;  LEDG[7]       ; main_clk_50 ; 5.346 ; 5.690 ; Rise       ; main_clk_50     ;
; DRAM_CLK       ; main_clk_50 ; 0.180 ; 0.443 ; Fall       ; main_clk_50     ;
+----------------+-------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LEDG[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[7]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[4]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[5]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[6]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[7]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[8]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[9]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[10]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[11]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[12]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CAS_N          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CKE            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CS_N           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[0]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[1]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[2]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[3]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_RAS_N          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_WE_N           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CLK            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; result[0]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; result[1]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; result[2]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; result[3]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; result[4]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; result[5]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; result[6]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; result[7]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; result[8]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; result[9]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; result[10]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; result[11]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; result[12]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; result[13]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; result[14]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; result[15]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; result[16]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; result[17]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; result[18]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; result[19]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; result[20]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; result[21]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; result[22]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; result[23]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; result[24]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; result[25]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; result[26]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; result[27]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; result[28]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; result[29]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; result[30]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; result[31]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[5]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[6]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[7]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[8]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[9]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[10]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[11]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[12]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[13]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[14]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[15]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[16]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[17]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[18]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[19]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[20]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[21]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[22]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[23]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[24]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[25]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[26]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[27]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[28]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[29]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[30]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[31]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; x[0]                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; x[1]                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; x[2]                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; x[3]                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; x[4]                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; x[5]                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; x[6]                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; x[7]                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; x[8]                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; x[9]                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; x[10]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; x[11]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; x[12]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; x[13]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; x[14]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; x[15]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; x[16]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; x[17]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; x[18]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; x[19]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; x[20]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; x[21]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; x[22]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; x[23]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; x[24]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; x[25]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; x[26]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; x[27]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; x[28]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; x[29]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; x[30]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; x[31]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[0]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[1]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[2]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[3]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[4]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[5]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[6]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[7]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[8]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[9]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[10]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[11]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[12]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[13]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[14]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[15]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[16]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[17]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[18]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[19]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[20]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[21]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[22]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[23]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[24]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[25]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[26]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[27]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[28]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[29]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[30]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[31]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLOCK_50                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[0]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[1]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[1]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[2]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[2]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[3]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[3]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[4]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[5]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[6]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[7]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tms     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tck     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tdi     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[12]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_BA[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_BA[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CAS_N          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CKE            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CS_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_RAS_N          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_WE_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CLK            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; result[0]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; result[1]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; result[2]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; result[3]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; result[4]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; result[5]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; result[6]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; result[7]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; result[8]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; result[9]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; result[10]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; result[11]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; result[12]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; result[13]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; result[14]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; result[15]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; result[16]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; result[17]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; result[18]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; result[19]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; result[20]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; result[21]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; result[22]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; result[23]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; result[24]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; result[25]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; result[26]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; result[27]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; result[28]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; result[29]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; result[30]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; result[31]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[16]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[17]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[18]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[19]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[20]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[21]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[22]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[23]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[24]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[25]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[26]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[27]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[28]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[29]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[30]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[31]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-08 V                   ; 2.33 V              ; -0.0049 V           ; 0.041 V                              ; 0.094 V                              ; 8.74e-10 s                  ; 1.89e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-08 V                  ; 2.33 V             ; -0.0049 V          ; 0.041 V                             ; 0.094 V                             ; 8.74e-10 s                 ; 1.89e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[12]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_BA[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_BA[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CAS_N          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CKE            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CS_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_RAS_N          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_WE_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CLK            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; result[0]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; result[1]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; result[2]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; result[3]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; result[4]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; result[5]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; result[6]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; result[7]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; result[8]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; result[9]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; result[10]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; result[11]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; result[12]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; result[13]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; result[14]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; result[15]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; result[16]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; result[17]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; result[18]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; result[19]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; result[20]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; result[21]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; result[22]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; result[23]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; result[24]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; result[25]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; result[26]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; result[27]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; result[28]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; result[29]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; result[30]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; result[31]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[16]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[17]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[18]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[19]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[20]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[21]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[22]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[23]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[24]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[25]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[26]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[27]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[28]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[29]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[30]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[31]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.15e-06 V                   ; 2.33 V              ; 3.15e-06 V          ; 0.014 V                              ; 0.05 V                               ; 1.08e-09 s                  ; 2.51e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.15e-06 V                  ; 2.33 V             ; 3.15e-06 V         ; 0.014 V                             ; 0.05 V                              ; 1.08e-09 s                 ; 2.51e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[12]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_BA[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_BA[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_CAS_N          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_CKE            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_CS_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQM[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQM[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQM[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQM[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_RAS_N          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_WE_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_CLK            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; result[0]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; result[1]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; result[2]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; result[3]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; result[4]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; result[5]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; result[6]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; result[7]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; result[8]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; result[9]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; result[10]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; result[11]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; result[12]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; result[13]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; result[14]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; result[15]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; result[16]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; result[17]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; result[18]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; result[19]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; result[20]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; result[21]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; result[22]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; result[23]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; result[24]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; result[25]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; result[26]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; result[27]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; result[28]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; result[29]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; result[30]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; result[31]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[16]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[17]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[18]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[19]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[20]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[21]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[22]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[23]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[24]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[25]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[26]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[27]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[28]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[29]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[30]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[31]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.77e-07 V                   ; 2.65 V              ; -0.0108 V           ; 0.18 V                               ; 0.17 V                               ; 6.63e-10 s                  ; 1.56e-09 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 1.77e-07 V                  ; 2.65 V             ; -0.0108 V          ; 0.18 V                              ; 0.17 V                              ; 6.63e-10 s                 ; 1.56e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------+
; Setup Transfers                                                                             ;
+---------------------+---------------------+--------------+------------+----------+----------+
; From Clock          ; To Clock            ; RR Paths     ; FR Paths   ; RF Paths ; FF Paths ;
+---------------------+---------------------+--------------+------------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 1529         ; 0          ; 32       ; 2        ;
; main_clk_50         ; altera_reserved_tck ; false path   ; 0          ; 0        ; 0        ;
; altera_reserved_tck ; main_clk_50         ; false path   ; false path ; 0        ; 0        ;
; main_clk_50         ; main_clk_50         ; > 2147483647 ; 0          ; 0        ; 0        ;
+---------------------+---------------------+--------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------+
; Hold Transfers                                                                              ;
+---------------------+---------------------+--------------+------------+----------+----------+
; From Clock          ; To Clock            ; RR Paths     ; FR Paths   ; RF Paths ; FF Paths ;
+---------------------+---------------------+--------------+------------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 1529         ; 0          ; 32       ; 2        ;
; main_clk_50         ; altera_reserved_tck ; false path   ; 0          ; 0        ; 0        ;
; altera_reserved_tck ; main_clk_50         ; false path   ; false path ; 0        ; 0        ;
; main_clk_50         ; main_clk_50         ; > 2147483647 ; 0          ; 0        ; 0        ;
+---------------------+---------------------+--------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------+
; Recovery Transfers                                                                    ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 67       ; 0        ; 3        ; 0        ;
; main_clk_50         ; main_clk_50         ; 2269     ; 0        ; 0        ; 0        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------+
; Removal Transfers                                                                     ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 67       ; 0        ; 3        ; 0        ;
; main_clk_50         ; main_clk_50         ; 2269     ; 0        ; 0        ; 0        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 33    ; 33   ;
; Unconstrained Input Port Paths  ; 33    ; 33   ;
; Unconstrained Output Ports      ; 56    ; 56   ;
; Unconstrained Output Port Paths ; 88    ; 88   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 15.0.0 Build 145 04/22/2015 Patches 0.01we SJ Web Edition
    Info: Processing started: Sat Dec 03 15:44:53 2016
Info: Command: quartus_sta neural -c neural
Info: qsta_default_script.tcl version: #11
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_avalon_st_clock_crosser
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'neural.sdc'
Warning (332043): Overwriting existing clock: altera_reserved_tck
Warning (332174): Ignored filter at neural.sdc(50): m_lab7_soc|sdram_pll|sd1|pll7|inclk[0] could not be matched with a pin
Warning (332174): Ignored filter at neural.sdc(50): m_lab7_soc|sdram_pll|sd1|pll7|clk[0] could not be matched with a pin
Critical Warning (332049): Ignored create_generated_clock at neural.sdc(50): Argument <targets> is an empty collection
    Info (332050): create_generated_clock -name {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]} -source [get_pins {m_lab7_soc|sdram_pll|sd1|pll7|inclk[0]}] -duty_cycle 50.000 -multiply_by 1 -phase -54.000 -master_clock {main_clk_50} [get_pins {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}] 
Warning (332049): Ignored create_generated_clock at neural.sdc(50): Argument -source is an empty collection
Warning (332174): Ignored filter at neural.sdc(51): m_lab7_soc|sdram_pll|sd1|pll7|clk[1] could not be matched with a pin
Critical Warning (332049): Ignored create_generated_clock at neural.sdc(51): Argument <targets> is an empty collection
    Info (332050): create_generated_clock -name {m_lab7_soc|sdram_pll|sd1|pll7|clk[1]} -source [get_pins {m_lab7_soc|sdram_pll|sd1|pll7|inclk[0]}] -duty_cycle 50.000 -multiply_by 1 -phase -54.000 -master_clock {main_clk_50} [get_pins {m_lab7_soc|sdram_pll|sd1|pll7|clk[1]}] 
Warning (332049): Ignored create_generated_clock at neural.sdc(51): Argument -source is an empty collection
Warning (332174): Ignored filter at neural.sdc(70): m_lab7_soc|sdram_pll|sd1|pll7|clk[0] could not be matched with a clock
Warning (332049): Ignored set_input_delay at neural.sdc(70): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  3.000 [get_ports {DRAM_DQ[0]}]
Warning (332049): Ignored set_input_delay at neural.sdc(71): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[0]}]
Warning (332049): Ignored set_input_delay at neural.sdc(72): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  3.000 [get_ports {DRAM_DQ[1]}]
Warning (332049): Ignored set_input_delay at neural.sdc(73): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[1]}]
Warning (332049): Ignored set_input_delay at neural.sdc(74): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  3.000 [get_ports {DRAM_DQ[2]}]
Warning (332049): Ignored set_input_delay at neural.sdc(75): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[2]}]
Warning (332049): Ignored set_input_delay at neural.sdc(76): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  3.000 [get_ports {DRAM_DQ[3]}]
Warning (332049): Ignored set_input_delay at neural.sdc(77): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[3]}]
Warning (332049): Ignored set_input_delay at neural.sdc(78): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  3.000 [get_ports {DRAM_DQ[4]}]
Warning (332049): Ignored set_input_delay at neural.sdc(79): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[4]}]
Warning (332049): Ignored set_input_delay at neural.sdc(80): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  3.000 [get_ports {DRAM_DQ[5]}]
Warning (332049): Ignored set_input_delay at neural.sdc(81): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[5]}]
Warning (332049): Ignored set_input_delay at neural.sdc(82): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  3.000 [get_ports {DRAM_DQ[6]}]
Warning (332049): Ignored set_input_delay at neural.sdc(83): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[6]}]
Warning (332049): Ignored set_input_delay at neural.sdc(84): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  3.000 [get_ports {DRAM_DQ[7]}]
Warning (332049): Ignored set_input_delay at neural.sdc(85): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[7]}]
Warning (332049): Ignored set_input_delay at neural.sdc(86): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  3.000 [get_ports {DRAM_DQ[8]}]
Warning (332049): Ignored set_input_delay at neural.sdc(87): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[8]}]
Warning (332049): Ignored set_input_delay at neural.sdc(88): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  3.000 [get_ports {DRAM_DQ[9]}]
Warning (332049): Ignored set_input_delay at neural.sdc(89): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[9]}]
Warning (332049): Ignored set_input_delay at neural.sdc(90): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  3.000 [get_ports {DRAM_DQ[10]}]
Warning (332049): Ignored set_input_delay at neural.sdc(91): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[10]}]
Warning (332049): Ignored set_input_delay at neural.sdc(92): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  3.000 [get_ports {DRAM_DQ[11]}]
Warning (332049): Ignored set_input_delay at neural.sdc(93): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[11]}]
Warning (332049): Ignored set_input_delay at neural.sdc(94): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  3.000 [get_ports {DRAM_DQ[12]}]
Warning (332049): Ignored set_input_delay at neural.sdc(95): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[12]}]
Warning (332049): Ignored set_input_delay at neural.sdc(96): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  3.000 [get_ports {DRAM_DQ[13]}]
Warning (332049): Ignored set_input_delay at neural.sdc(97): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[13]}]
Warning (332049): Ignored set_input_delay at neural.sdc(98): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  3.000 [get_ports {DRAM_DQ[14]}]
Warning (332049): Ignored set_input_delay at neural.sdc(99): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[14]}]
Warning (332049): Ignored set_input_delay at neural.sdc(100): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  3.000 [get_ports {DRAM_DQ[15]}]
Warning (332049): Ignored set_input_delay at neural.sdc(101): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[15]}]
Warning (332049): Ignored set_input_delay at neural.sdc(102): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  3.000 [get_ports {DRAM_DQ[16]}]
Warning (332049): Ignored set_input_delay at neural.sdc(103): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[16]}]
Warning (332049): Ignored set_input_delay at neural.sdc(104): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  3.000 [get_ports {DRAM_DQ[17]}]
Warning (332049): Ignored set_input_delay at neural.sdc(105): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[17]}]
Warning (332049): Ignored set_input_delay at neural.sdc(106): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  3.000 [get_ports {DRAM_DQ[18]}]
Warning (332049): Ignored set_input_delay at neural.sdc(107): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[18]}]
Warning (332049): Ignored set_input_delay at neural.sdc(108): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  3.000 [get_ports {DRAM_DQ[19]}]
Warning (332049): Ignored set_input_delay at neural.sdc(109): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[19]}]
Warning (332049): Ignored set_input_delay at neural.sdc(110): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  3.000 [get_ports {DRAM_DQ[20]}]
Warning (332049): Ignored set_input_delay at neural.sdc(111): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[20]}]
Warning (332049): Ignored set_input_delay at neural.sdc(112): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  3.000 [get_ports {DRAM_DQ[21]}]
Warning (332049): Ignored set_input_delay at neural.sdc(113): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[21]}]
Warning (332049): Ignored set_input_delay at neural.sdc(114): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  3.000 [get_ports {DRAM_DQ[22]}]
Warning (332049): Ignored set_input_delay at neural.sdc(115): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[22]}]
Warning (332049): Ignored set_input_delay at neural.sdc(116): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  3.000 [get_ports {DRAM_DQ[23]}]
Warning (332049): Ignored set_input_delay at neural.sdc(117): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[23]}]
Warning (332049): Ignored set_input_delay at neural.sdc(118): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  3.000 [get_ports {DRAM_DQ[24]}]
Warning (332049): Ignored set_input_delay at neural.sdc(119): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[24]}]
Warning (332049): Ignored set_input_delay at neural.sdc(120): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  3.000 [get_ports {DRAM_DQ[25]}]
Warning (332049): Ignored set_input_delay at neural.sdc(121): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[25]}]
Warning (332049): Ignored set_input_delay at neural.sdc(122): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  3.000 [get_ports {DRAM_DQ[26]}]
Warning (332049): Ignored set_input_delay at neural.sdc(123): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[26]}]
Warning (332049): Ignored set_input_delay at neural.sdc(124): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  3.000 [get_ports {DRAM_DQ[27]}]
Warning (332049): Ignored set_input_delay at neural.sdc(125): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[27]}]
Warning (332049): Ignored set_input_delay at neural.sdc(126): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  3.000 [get_ports {DRAM_DQ[28]}]
Warning (332049): Ignored set_input_delay at neural.sdc(127): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[28]}]
Warning (332049): Ignored set_input_delay at neural.sdc(128): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  3.000 [get_ports {DRAM_DQ[29]}]
Warning (332049): Ignored set_input_delay at neural.sdc(129): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[29]}]
Warning (332049): Ignored set_input_delay at neural.sdc(130): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  3.000 [get_ports {DRAM_DQ[30]}]
Warning (332049): Ignored set_input_delay at neural.sdc(131): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[30]}]
Warning (332049): Ignored set_input_delay at neural.sdc(132): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  3.000 [get_ports {DRAM_DQ[31]}]
Warning (332049): Ignored set_input_delay at neural.sdc(133): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[31]}]
Warning (332049): Ignored set_output_delay at neural.sdc(173): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_ADDR[0]}]
Warning (332049): Ignored set_output_delay at neural.sdc(174): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_ADDR[1]}]
Warning (332049): Ignored set_output_delay at neural.sdc(175): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_ADDR[2]}]
Warning (332049): Ignored set_output_delay at neural.sdc(176): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_ADDR[3]}]
Warning (332049): Ignored set_output_delay at neural.sdc(177): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_ADDR[4]}]
Warning (332049): Ignored set_output_delay at neural.sdc(178): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_ADDR[5]}]
Warning (332049): Ignored set_output_delay at neural.sdc(179): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_ADDR[6]}]
Warning (332049): Ignored set_output_delay at neural.sdc(180): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_ADDR[7]}]
Warning (332049): Ignored set_output_delay at neural.sdc(181): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_ADDR[8]}]
Warning (332049): Ignored set_output_delay at neural.sdc(182): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_ADDR[9]}]
Warning (332049): Ignored set_output_delay at neural.sdc(183): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_ADDR[10]}]
Warning (332049): Ignored set_output_delay at neural.sdc(184): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_ADDR[11]}]
Warning (332049): Ignored set_output_delay at neural.sdc(185): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_ADDR[12]}]
Warning (332049): Ignored set_output_delay at neural.sdc(186): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_BA[0]}]
Warning (332049): Ignored set_output_delay at neural.sdc(187): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_BA[1]}]
Warning (332049): Ignored set_output_delay at neural.sdc(188): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_CAS_N}]
Warning (332049): Ignored set_output_delay at neural.sdc(189): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_CKE}]
Warning (332049): Ignored set_output_delay at neural.sdc(190): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_CS_N}]
Warning (332049): Ignored set_output_delay at neural.sdc(191): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQM[0]}]
Warning (332049): Ignored set_output_delay at neural.sdc(192): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQM[1]}]
Warning (332049): Ignored set_output_delay at neural.sdc(193): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQM[2]}]
Warning (332049): Ignored set_output_delay at neural.sdc(194): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQM[3]}]
Warning (332049): Ignored set_output_delay at neural.sdc(195): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[0]}]
Warning (332049): Ignored set_output_delay at neural.sdc(196): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[1]}]
Warning (332049): Ignored set_output_delay at neural.sdc(197): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[2]}]
Warning (332049): Ignored set_output_delay at neural.sdc(198): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[3]}]
Warning (332049): Ignored set_output_delay at neural.sdc(199): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[4]}]
Warning (332049): Ignored set_output_delay at neural.sdc(200): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[5]}]
Warning (332049): Ignored set_output_delay at neural.sdc(201): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[6]}]
Warning (332049): Ignored set_output_delay at neural.sdc(202): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[7]}]
Warning (332049): Ignored set_output_delay at neural.sdc(203): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[8]}]
Warning (332049): Ignored set_output_delay at neural.sdc(204): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[9]}]
Warning (332049): Ignored set_output_delay at neural.sdc(205): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[10]}]
Warning (332049): Ignored set_output_delay at neural.sdc(206): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[11]}]
Warning (332049): Ignored set_output_delay at neural.sdc(207): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[12]}]
Warning (332049): Ignored set_output_delay at neural.sdc(208): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[13]}]
Warning (332049): Ignored set_output_delay at neural.sdc(209): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[14]}]
Warning (332049): Ignored set_output_delay at neural.sdc(210): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[15]}]
Warning (332049): Ignored set_output_delay at neural.sdc(211): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[16]}]
Warning (332049): Ignored set_output_delay at neural.sdc(212): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[17]}]
Warning (332049): Ignored set_output_delay at neural.sdc(213): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[18]}]
Warning (332049): Ignored set_output_delay at neural.sdc(214): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[19]}]
Warning (332049): Ignored set_output_delay at neural.sdc(215): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[20]}]
Warning (332049): Ignored set_output_delay at neural.sdc(216): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[21]}]
Warning (332049): Ignored set_output_delay at neural.sdc(217): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[22]}]
Warning (332049): Ignored set_output_delay at neural.sdc(218): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[23]}]
Warning (332049): Ignored set_output_delay at neural.sdc(219): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[24]}]
Warning (332049): Ignored set_output_delay at neural.sdc(220): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[25]}]
Warning (332049): Ignored set_output_delay at neural.sdc(221): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[26]}]
Warning (332049): Ignored set_output_delay at neural.sdc(222): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[27]}]
Warning (332049): Ignored set_output_delay at neural.sdc(223): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[28]}]
Warning (332049): Ignored set_output_delay at neural.sdc(224): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[29]}]
Warning (332049): Ignored set_output_delay at neural.sdc(225): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[30]}]
Warning (332049): Ignored set_output_delay at neural.sdc(226): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[31]}]
Warning (332049): Ignored set_output_delay at neural.sdc(227): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_RAS_N}]
Warning (332049): Ignored set_output_delay at neural.sdc(228): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_WE_N}]
Warning (332049): Ignored set_output_delay at neural.sdc(229): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_CLK}]
Warning (332174): Ignored filter at neural.sdc(257): *lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_nios2_oci_break:the_lab7_soc_nios2_qsys_0_nios2_oci_break|break_readreg* could not be matched with a keeper
Warning (332174): Ignored filter at neural.sdc(257): *lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck|*sr* could not be matched with a keeper
Warning (332049): Ignored set_false_path at neural.sdc(257): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_keepers {*lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_nios2_oci_break:the_lab7_soc_nios2_qsys_0_nios2_oci_break|break_readreg*}] -to [get_keepers {*lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck|*sr*}]
Warning (332049): Ignored set_false_path at neural.sdc(257): Argument <to> is an empty collection
Warning (332174): Ignored filter at neural.sdc(258): *lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug|*resetlatch could not be matched with a keeper
Warning (332174): Ignored filter at neural.sdc(258): *lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck|*sr[33] could not be matched with a keeper
Warning (332049): Ignored set_false_path at neural.sdc(258): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_keepers {*lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug|*resetlatch}] -to [get_keepers {*lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck|*sr[33]}]
Warning (332049): Ignored set_false_path at neural.sdc(258): Argument <to> is an empty collection
Warning (332174): Ignored filter at neural.sdc(259): *lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug|monitor_ready could not be matched with a keeper
Warning (332174): Ignored filter at neural.sdc(259): *lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck|*sr[0] could not be matched with a keeper
Warning (332049): Ignored set_false_path at neural.sdc(259): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_keepers {*lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug|monitor_ready}] -to [get_keepers {*lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck|*sr[0]}]
Warning (332049): Ignored set_false_path at neural.sdc(259): Argument <to> is an empty collection
Warning (332174): Ignored filter at neural.sdc(260): *lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug|monitor_error could not be matched with a keeper
Warning (332174): Ignored filter at neural.sdc(260): *lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck|*sr[34] could not be matched with a keeper
Warning (332049): Ignored set_false_path at neural.sdc(260): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_keepers {*lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug|monitor_error}] -to [get_keepers {*lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck|*sr[34]}]
Warning (332049): Ignored set_false_path at neural.sdc(260): Argument <to> is an empty collection
Warning (332174): Ignored filter at neural.sdc(261): *lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_nios2_ocimem:the_lab7_soc_nios2_qsys_0_nios2_ocimem|*MonDReg* could not be matched with a keeper
Warning (332049): Ignored set_false_path at neural.sdc(261): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_keepers {*lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_nios2_ocimem:the_lab7_soc_nios2_qsys_0_nios2_ocimem|*MonDReg*}] -to [get_keepers {*lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck|*sr*}]
Warning (332049): Ignored set_false_path at neural.sdc(261): Argument <to> is an empty collection
Warning (332174): Ignored filter at neural.sdc(262): *lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk|*jdo* could not be matched with a keeper
Warning (332049): Ignored set_false_path at neural.sdc(262): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_keepers {*lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck|*sr*}] -to [get_keepers {*lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk|*jdo*}]
Warning (332049): Ignored set_false_path at neural.sdc(262): Argument <to> is an empty collection
Warning (332174): Ignored filter at neural.sdc(263): *lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk|ir* could not be matched with a keeper
Warning (332049): Ignored set_false_path at neural.sdc(263): Argument <to> is an empty collection
    Info (332050): set_false_path -from [get_keepers {sld_hub:*|irf_reg*}] -to [get_keepers {*lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk|ir*}]
Warning (332174): Ignored filter at neural.sdc(264): *lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug|monitor_go could not be matched with a keeper
Warning (332049): Ignored set_false_path at neural.sdc(264): Argument <to> is an empty collection
    Info (332050): set_false_path -from [get_keepers {sld_hub:*|sld_shadow_jsm:shadow_jsm|state[1]}] -to [get_keepers {*lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug|monitor_go}]
Info (332104): Reading SDC File: 'neural_soc/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'neural_soc/synthesis/submodules/neural_soc_nios2_gen2_0_cpu.sdc'
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: m_neural_soc|sdram_pll|sd1|pll7|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: m_neural_soc|sdram_pll|sd1|pll7|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From main_clk_50 (Rise) to main_clk_50 (Rise) (setup and hold)
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -247.918
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):  -247.918           -7110.491 main_clk_50 
    Info (332119):    47.153               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.402
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.402               0.000 main_clk_50 
    Info (332119):     0.403               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 12.987
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    12.987               0.000 main_clk_50 
    Info (332119):    48.280               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.394
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.394               0.000 altera_reserved_tck 
    Info (332119):     4.014               0.000 main_clk_50 
Info (332146): Worst-case minimum pulse width slack is 9.488
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.488               0.000 main_clk_50 
    Info (332119):    49.627               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 13 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 13
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 30.844 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: m_neural_soc|sdram_pll|sd1|pll7|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: m_neural_soc|sdram_pll|sd1|pll7|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From main_clk_50 (Rise) to main_clk_50 (Rise) (setup and hold)
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -221.423
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):  -221.423           -6349.432 main_clk_50 
    Info (332119):    47.485               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.352
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.352               0.000 main_clk_50 
    Info (332119):     0.354               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 13.574
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    13.574               0.000 main_clk_50 
    Info (332119):    48.540               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.288
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.288               0.000 altera_reserved_tck 
    Info (332119):     3.644               0.000 main_clk_50 
Info (332146): Worst-case minimum pulse width slack is 9.528
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.528               0.000 main_clk_50 
    Info (332119):    49.567               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 13 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 13
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 31.496 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Fast 1200mV 0C Model
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: m_neural_soc|sdram_pll|sd1|pll7|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: m_neural_soc|sdram_pll|sd1|pll7|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From main_clk_50 (Rise) to main_clk_50 (Rise) (setup and hold)
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -113.761
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):  -113.761           -3260.955 main_clk_50 
    Info (332119):    48.803               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.181
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.181               0.000 main_clk_50 
    Info (332119):     0.182               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 16.240
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    16.240               0.000 main_clk_50 
    Info (332119):    49.369               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.660
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.660               0.000 altera_reserved_tck 
    Info (332119):     2.116               0.000 main_clk_50 
Info (332146): Worst-case minimum pulse width slack is 9.357
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.357               0.000 main_clk_50 
    Info (332119):    49.473               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 13 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 13
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 35.288 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 184 warnings
    Info: Peak virtual memory: 895 megabytes
    Info: Processing ended: Sat Dec 03 15:45:23 2016
    Info: Elapsed time: 00:00:30
    Info: Total CPU time (on all processors): 00:00:29


