# do /home/borg/Documents/Elementos/Z01.1-Anonymous-vm/Projetos/F-Computador/Z01-Simulator-RTL/do/sim.do
# 1
# 1
# 1
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:38:56 on Nov 21,2020
# vcom -reportprogress 300 -work work ../../B-LogicaCombinacional/src/rtl/*.vhd 
# ** Error: (vcom-7) Failed to open design unit file "../../B-LogicaCombinacional/src/rtl/*.vhd" in read mode.
# No such file or directory. (errno = ENOENT)
# End time: 19:38:56 on Nov 21,2020, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: /home/borg/intelFPGA/17.1/modelsim_ase/linuxaloem/vcom failed.
# Error in macro /home/borg/Documents/Elementos/Z01.1-Anonymous-vm/Projetos/F-Computador/Z01-Simulator-RTL/do/load.do line 3
# /home/borg/intelFPGA/17.1/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom -reportprogress 300 -work work ../../B-LogicaCombinacional/src/rtl/*.vhd"
# Break key hit
# Break key hit
# Break key hit
# Break key hit
# Break key hit
# 
# <EOF>
