<stg><name>gesvj<ap_fixed<64, 21, 0, 3, 0>, 160, 3, 2, 2></name>


<trans_list>

<trans id="980" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1202" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln406" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1203" from="2" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln406" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="983" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1205" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln413" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1206" from="4" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln413" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="986" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1208" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln427" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1209" from="6" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln427" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="989" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1215" from="8" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln442" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1216" from="8" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln442" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1211" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1212" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1213" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1214" from="12" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="997" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="998" from="14" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1009" from="14" to="22">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="999" from="15" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln490" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1008" from="15" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln490" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1000" from="16" to="17">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln493" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1007" from="16" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln493" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1002" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1003" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1004" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1005" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1006" from="21" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1010" from="22" to="23">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln525" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1186" from="22" to="184">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln525" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1012" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1013" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1014" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1015" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1016" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1017" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1018" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1019" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1020" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1021" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1022" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1023" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1024" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1025" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1026" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1221" from="38" to="42">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln532" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1222" from="38" to="39">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln532" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1218" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1219" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1220" from="41" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1033" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1225" from="43" to="45">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln542" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1226" from="43" to="44">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln542" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1224" from="44" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1038" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1229" from="46" to="48">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln548" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1230" from="46" to="47">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln548" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1228" from="47" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1043" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1233" from="49" to="51">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln554" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1234" from="49" to="50">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln554" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1232" from="50" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1048" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1049" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1050" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1051" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1052" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1053" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1054" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1055" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1056" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1057" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1058" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1059" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1060" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1061" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1062" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1063" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1064" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1065" from="68" to="69">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1066" from="68" to="183">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1068" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1069" from="70" to="183">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1505" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1070" from="70" to="71">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1505" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1347" from="71" to="183">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln569" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1348" from="71" to="72">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln569" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1236" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1237" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1238" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1239" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1240" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1241" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1242" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1243" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1244" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1245" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1246" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1247" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1248" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1249" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1250" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1251" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1252" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1253" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1254" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1255" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1256" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1257" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1258" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1259" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1260" from="96" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1261" from="97" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1262" from="98" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1263" from="99" to="100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1264" from="100" to="101">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1265" from="101" to="102">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1266" from="102" to="103">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1267" from="103" to="104">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1268" from="104" to="105">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1269" from="105" to="106">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1270" from="106" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1271" from="107" to="108">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1272" from="108" to="109">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1273" from="109" to="110">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1274" from="110" to="111">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1275" from="111" to="112">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1276" from="112" to="113">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1277" from="113" to="114">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1278" from="114" to="115">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1279" from="115" to="116">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1280" from="116" to="117">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1281" from="117" to="118">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1282" from="118" to="119">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1283" from="119" to="120">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1284" from="120" to="121">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1285" from="121" to="122">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1286" from="122" to="123">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1287" from="123" to="124">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1288" from="124" to="125">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1289" from="125" to="126">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1290" from="126" to="127">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1291" from="127" to="128">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1292" from="128" to="129">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1293" from="129" to="130">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1294" from="130" to="131">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1295" from="131" to="132">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1296" from="132" to="133">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1297" from="133" to="134">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1298" from="134" to="135">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1299" from="135" to="136">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1300" from="136" to="137">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1301" from="137" to="138">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1302" from="138" to="139">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1303" from="139" to="140">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1304" from="140" to="141">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1305" from="141" to="142">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1306" from="142" to="143">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1307" from="143" to="144">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1308" from="144" to="145">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1309" from="145" to="146">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1310" from="146" to="147">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1311" from="147" to="148">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1312" from="148" to="149">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1313" from="149" to="150">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1314" from="150" to="151">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1315" from="151" to="152">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1316" from="152" to="153">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1317" from="153" to="154">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1318" from="154" to="155">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1319" from="155" to="156">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1320" from="156" to="157">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1321" from="157" to="158">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1322" from="158" to="159">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1323" from="159" to="160">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1324" from="160" to="161">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1325" from="161" to="162">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1326" from="162" to="163">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1327" from="163" to="164">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1328" from="164" to="165">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1329" from="165" to="166">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1330" from="166" to="167">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1331" from="167" to="168">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1332" from="168" to="169">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1333" from="169" to="170">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1334" from="170" to="171">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1335" from="171" to="172">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1336" from="172" to="173">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1337" from="173" to="174">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1338" from="174" to="175">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1339" from="175" to="176">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1340" from="176" to="177">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1341" from="177" to="178">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1342" from="178" to="179">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1343" from="179" to="180">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1344" from="180" to="181">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1345" from="181" to="182">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1346" from="182" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1185" from="183" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1351" from="184" to="186">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln581" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1352" from="184" to="185">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln581" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1350" from="185" to="184">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1191" from="186" to="187">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1355" from="187" to="189">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln591" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1356" from="187" to="188">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln591" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1354" from="188" to="187">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1196" from="189" to="190">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1359" from="190" to="192">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln598" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1360" from="190" to="191">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln598" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1358" from="191" to="190">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="193" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
codeRepl:0 %n_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %n

]]></Node>
<StgValue><ssdm name="n_read"/></StgValue>
</operation>

<operation id="194" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="64">
<![CDATA[
codeRepl:1 %alpha_strm = alloca i64 1

]]></Node>
<StgValue><ssdm name="alpha_strm"/></StgValue>
</operation>

<operation id="195" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="64">
<![CDATA[
codeRepl:2 %empty = specchannel i32 @_ssdm_op_SpecChannel, void @alpha_strm_str, i32 1, void @p_str, void @p_str, i32 16, i32 16, i64 %alpha_strm, i64 %alpha_strm

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="196" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %alpha_strm, void @empty_44, i32 0, i32 0, void @empty_39, i32 0, i32 0, void @empty_39, void @empty_39, void @empty_39, i32 0, i32 0, i32 0, i32 0, void @empty_39, void @empty_39

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="197" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="64">
<![CDATA[
codeRepl:4 %beta_strm = alloca i64 1

]]></Node>
<StgValue><ssdm name="beta_strm"/></StgValue>
</operation>

<operation id="198" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="64">
<![CDATA[
codeRepl:5 %empty_126 = specchannel i32 @_ssdm_op_SpecChannel, void @beta_strm_str, i32 1, void @p_str, void @p_str, i32 16, i32 16, i64 %beta_strm, i64 %beta_strm

]]></Node>
<StgValue><ssdm name="empty_126"/></StgValue>
</operation>

<operation id="199" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %beta_strm, void @empty_44, i32 0, i32 0, void @empty_39, i32 0, i32 0, void @empty_39, void @empty_39, void @empty_39, i32 0, i32 0, i32 0, i32 0, void @empty_39, void @empty_39

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="200" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="64">
<![CDATA[
codeRepl:7 %gamma_strm = alloca i64 1

]]></Node>
<StgValue><ssdm name="gamma_strm"/></StgValue>
</operation>

<operation id="201" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="64">
<![CDATA[
codeRepl:8 %empty_127 = specchannel i32 @_ssdm_op_SpecChannel, void @gamma_strm_str, i32 1, void @p_str, void @p_str, i32 16, i32 16, i64 %gamma_strm, i64 %gamma_strm

]]></Node>
<StgValue><ssdm name="empty_127"/></StgValue>
</operation>

<operation id="202" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %gamma_strm, void @empty_44, i32 0, i32 0, void @empty_39, i32 0, i32 0, void @empty_39, void @empty_39, void @empty_39, i32 0, i32 0, i32 0, i32 0, void @empty_39, void @empty_39

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="203" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="64">
<![CDATA[
codeRepl:10 %s_strm = alloca i64 1

]]></Node>
<StgValue><ssdm name="s_strm"/></StgValue>
</operation>

<operation id="204" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="64">
<![CDATA[
codeRepl:11 %empty_128 = specchannel i32 @_ssdm_op_SpecChannel, void @s_strm_str, i32 1, void @p_str, void @p_str, i32 16, i32 16, i64 %s_strm, i64 %s_strm

]]></Node>
<StgValue><ssdm name="empty_128"/></StgValue>
</operation>

<operation id="205" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:12 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %s_strm, void @empty_44, i32 0, i32 0, void @empty_39, i32 0, i32 0, void @empty_39, void @empty_39, void @empty_39, i32 0, i32 0, i32 0, i32 0, void @empty_39, void @empty_39

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="206" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="64">
<![CDATA[
codeRepl:13 %c_strm = alloca i64 1

]]></Node>
<StgValue><ssdm name="c_strm"/></StgValue>
</operation>

<operation id="207" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="64">
<![CDATA[
codeRepl:14 %empty_129 = specchannel i32 @_ssdm_op_SpecChannel, void @c_strm_str, i32 1, void @p_str, void @p_str, i32 16, i32 16, i64 %c_strm, i64 %c_strm

]]></Node>
<StgValue><ssdm name="empty_129"/></StgValue>
</operation>

<operation id="208" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:15 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %c_strm, void @empty_44, i32 0, i32 0, void @empty_39, i32 0, i32 0, void @empty_39, void @empty_39, void @empty_39, i32 0, i32 0, i32 0, i32 0, void @empty_39, void @empty_39

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="209" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="64">
<![CDATA[
codeRepl:16 %conv_strm = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv_strm"/></StgValue>
</operation>

<operation id="210" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="64">
<![CDATA[
codeRepl:17 %empty_130 = specchannel i32 @_ssdm_op_SpecChannel, void @conv_strm_str, i32 1, void @p_str, void @p_str, i32 16, i32 16, i64 %conv_strm, i64 %conv_strm

]]></Node>
<StgValue><ssdm name="empty_130"/></StgValue>
</operation>

<operation id="211" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:18 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv_strm, void @empty_44, i32 0, i32 0, void @empty_39, i32 0, i32 0, void @empty_39, void @empty_39, void @empty_39, i32 0, i32 0, i32 0, i32 0, void @empty_39, void @empty_39

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="212" st_id="1" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="64">
<![CDATA[
codeRepl:19 %AUS_accu_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="AUS_accu_V"/></StgValue>
</operation>

<operation id="213" st_id="1" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="64">
<![CDATA[
codeRepl:20 %AUS_accu_tmp0_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="AUS_accu_tmp0_V"/></StgValue>
</operation>

<operation id="214" st_id="1" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="64">
<![CDATA[
codeRepl:21 %AUS_accu_tmp1_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="AUS_accu_tmp1_V"/></StgValue>
</operation>

<operation id="215" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="64">
<![CDATA[
codeRepl:22 %AUS_accu_tmp2_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="AUS_accu_tmp2_V"/></StgValue>
</operation>

<operation id="216" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64">
<![CDATA[
codeRepl:23 %specmemcore_ln381 = specmemcore void @_ssdm_op_SpecMemCore, i64 %matA_V_0, i64 %matA_V_1, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln381"/></StgValue>
</operation>

<operation id="217" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
codeRepl:24 %specmemcore_ln384 = specmemcore void @_ssdm_op_SpecMemCore, i64 %matU_V, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln384"/></StgValue>
</operation>

<operation id="218" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64">
<![CDATA[
codeRepl:25 %specmemcore_ln386 = specmemcore void @_ssdm_op_SpecMemCore, i64 %matV_V_0, i64 %matV_V_1, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln386"/></StgValue>
</operation>

<operation id="219" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64">
<![CDATA[
codeRepl:26 %specmemcore_ln389 = specmemcore void @_ssdm_op_SpecMemCore, i64 %A_i_V_0, i64 %A_i_V_1, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln389"/></StgValue>
</operation>

<operation id="220" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64">
<![CDATA[
codeRepl:27 %specmemcore_ln392 = specmemcore void @_ssdm_op_SpecMemCore, i64 %A_j_V_0, i64 %A_j_V_1, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln392"/></StgValue>
</operation>

<operation id="221" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64">
<![CDATA[
codeRepl:28 %specmemcore_ln395 = specmemcore void @_ssdm_op_SpecMemCore, i64 %V_i_V_0, i64 %V_i_V_1, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln395"/></StgValue>
</operation>

<operation id="222" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64">
<![CDATA[
codeRepl:29 %specmemcore_ln398 = specmemcore void @_ssdm_op_SpecMemCore, i64 %V_j_V_0, i64 %V_j_V_1, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln398"/></StgValue>
</operation>

<operation id="223" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
codeRepl:30 %specmemcore_ln402 = specmemcore void @_ssdm_op_SpecMemCore, i64 %sigma_V, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln402"/></StgValue>
</operation>

<operation id="224" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0">
<![CDATA[
codeRepl:31 %br_ln406 = br void

]]></Node>
<StgValue><ssdm name="br_ln406"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="225" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:0 %j = phi i2 %add_ln406, void %.split48, i2 0, void %codeRepl

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="226" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:1 %add_ln406 = add i2 %j, i2 1

]]></Node>
<StgValue><ssdm name="add_ln406"/></StgValue>
</operation>

<operation id="227" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:2 %icmp_ln406 = icmp_eq  i2 %j, i2 %n_read

]]></Node>
<StgValue><ssdm name="icmp_ln406"/></StgValue>
</operation>

<operation id="228" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3 %br_ln406 = br i1 %icmp_ln406, void %.split48, void %._crit_edge69.loopexit.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln406"/></StgValue>
</operation>

<operation id="229" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln406" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="2">
<![CDATA[
.split48:0 %zext_ln406 = zext i2 %j

]]></Node>
<StgValue><ssdm name="zext_ln406"/></StgValue>
</operation>

<operation id="230" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln406" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split48:1 %specpipeline_ln406 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_39

]]></Node>
<StgValue><ssdm name="specpipeline_ln406"/></StgValue>
</operation>

<operation id="231" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln406" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.split48:2 %speclooptripcount_ln406 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln406"/></StgValue>
</operation>

<operation id="232" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln406" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split48:3 %specloopname_ln406 = specloopname void @_ssdm_op_SpecLoopName, void @empty_35

]]></Node>
<StgValue><ssdm name="specloopname_ln406"/></StgValue>
</operation>

<operation id="233" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln406" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="2" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split48:4 %sigma_V_addr = getelementptr i64 %sigma_V, i64 0, i64 %zext_ln406

]]></Node>
<StgValue><ssdm name="sigma_V_addr"/></StgValue>
</operation>

<operation id="234" st_id="2" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln406" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="64" op_1_bw="2">
<![CDATA[
.split48:5 %store_ln409 = store i64 0, i2 %sigma_V_addr

]]></Node>
<StgValue><ssdm name="store_ln409"/></StgValue>
</operation>

<operation id="235" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln406" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0">
<![CDATA[
.split48:6 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="236" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge69.loopexit.preheader.preheader:0 %br_ln413 = br void %._crit_edge69.loopexit.preheader

]]></Node>
<StgValue><ssdm name="br_ln413"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="237" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="15" op_0_bw="15" op_1_bw="0" op_2_bw="15" op_3_bw="0">
<![CDATA[
._crit_edge69.loopexit.preheader:0 %indvar_flatten = phi i15 %add_ln413_1, void, i15 0, void %._crit_edge69.loopexit.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="238" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
._crit_edge69.loopexit.preheader:1 %i = phi i8 %select_ln413_1, void, i8 0, void %._crit_edge69.loopexit.preheader.preheader

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="239" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
._crit_edge69.loopexit.preheader:2 %j_1 = phi i8 %add_ln415, void, i8 0, void %._crit_edge69.loopexit.preheader.preheader

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="240" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
._crit_edge69.loopexit.preheader:3 %add_ln413_1 = add i15 %indvar_flatten, i15 1

]]></Node>
<StgValue><ssdm name="add_ln413_1"/></StgValue>
</operation>

<operation id="241" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
._crit_edge69.loopexit.preheader:4 %icmp_ln413 = icmp_eq  i15 %indvar_flatten, i15 25600

]]></Node>
<StgValue><ssdm name="icmp_ln413"/></StgValue>
</operation>

<operation id="242" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge69.loopexit.preheader:5 %br_ln413 = br i1 %icmp_ln413, void %._crit_edge69.loopexit, void %.lr.ph56.preheader

]]></Node>
<StgValue><ssdm name="br_ln413"/></StgValue>
</operation>

<operation id="243" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln413" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge69.loopexit:0 %add_ln413 = add i8 %i, i8 1

]]></Node>
<StgValue><ssdm name="add_ln413"/></StgValue>
</operation>

<operation id="244" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln413" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
._crit_edge69.loopexit:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @INIT_U_VITIS_LOOP_415_1_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="245" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln413" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
._crit_edge69.loopexit:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 25600, i64 25600, i64 25600

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="246" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln413" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge69.loopexit:3 %icmp_ln415 = icmp_eq  i8 %j_1, i8 160

]]></Node>
<StgValue><ssdm name="icmp_ln415"/></StgValue>
</operation>

<operation id="247" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln413" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge69.loopexit:4 %select_ln413 = select i1 %icmp_ln415, i8 0, i8 %j_1

]]></Node>
<StgValue><ssdm name="select_ln413"/></StgValue>
</operation>

<operation id="248" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln413" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge69.loopexit:5 %select_ln413_1 = select i1 %icmp_ln415, i8 %add_ln413, i8 %i

]]></Node>
<StgValue><ssdm name="select_ln413_1"/></StgValue>
</operation>

<operation id="249" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln413" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="15" op_0_bw="8">
<![CDATA[
._crit_edge69.loopexit:6 %zext_ln421 = zext i8 %select_ln413_1

]]></Node>
<StgValue><ssdm name="zext_ln421"/></StgValue>
</operation>

<operation id="250" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln413" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="15" op_0_bw="15" op_1_bw="8" op_2_bw="7">
<![CDATA[
._crit_edge69.loopexit:7 %tmp_5 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i7, i8 %select_ln413_1, i7 0

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="251" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln413" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="5">
<![CDATA[
._crit_edge69.loopexit:8 %tmp_6 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %select_ln413_1, i5 0

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="252" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln413" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="15" op_0_bw="13">
<![CDATA[
._crit_edge69.loopexit:9 %zext_ln421_1 = zext i13 %tmp_6

]]></Node>
<StgValue><ssdm name="zext_ln421_1"/></StgValue>
</operation>

<operation id="253" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln413" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
._crit_edge69.loopexit:10 %add_ln421 = add i15 %tmp_5, i15 %zext_ln421_1

]]></Node>
<StgValue><ssdm name="add_ln421"/></StgValue>
</operation>

<operation id="254" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln413" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
._crit_edge69.loopexit:11 %empty_131 = add i15 %add_ln421, i15 %zext_ln421

]]></Node>
<StgValue><ssdm name="empty_131"/></StgValue>
</operation>

<operation id="255" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln413" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="64" op_0_bw="15">
<![CDATA[
._crit_edge69.loopexit:12 %p_cast = zext i15 %empty_131

]]></Node>
<StgValue><ssdm name="p_cast"/></StgValue>
</operation>

<operation id="256" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln413" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="15" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge69.loopexit:13 %matU_V_addr = getelementptr i64 %matU_V, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="matU_V_addr"/></StgValue>
</operation>

<operation id="257" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln413" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="15" op_0_bw="8">
<![CDATA[
._crit_edge69.loopexit:14 %zext_ln421_2 = zext i8 %select_ln413

]]></Node>
<StgValue><ssdm name="zext_ln421_2"/></StgValue>
</operation>

<operation id="258" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln413" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
._crit_edge69.loopexit:15 %add_ln421_1 = add i15 %add_ln421, i15 %zext_ln421_2

]]></Node>
<StgValue><ssdm name="add_ln421_1"/></StgValue>
</operation>

<operation id="259" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln413" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="15">
<![CDATA[
._crit_edge69.loopexit:16 %zext_ln421_3 = zext i15 %add_ln421_1

]]></Node>
<StgValue><ssdm name="zext_ln421_3"/></StgValue>
</operation>

<operation id="260" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln413" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="15" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge69.loopexit:17 %matU_V_addr_1 = getelementptr i64 %matU_V, i64 0, i64 %zext_ln421_3

]]></Node>
<StgValue><ssdm name="matU_V_addr_1"/></StgValue>
</operation>

<operation id="261" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln413" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
._crit_edge69.loopexit:18 %specpipeline_ln415 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_39

]]></Node>
<StgValue><ssdm name="specpipeline_ln415"/></StgValue>
</operation>

<operation id="262" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln413" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
._crit_edge69.loopexit:19 %specloopname_ln415 = specloopname void @_ssdm_op_SpecLoopName, void @empty_34

]]></Node>
<StgValue><ssdm name="specloopname_ln415"/></StgValue>
</operation>

<operation id="263" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln413" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge69.loopexit:20 %icmp_ln418 = icmp_eq  i8 %select_ln413_1, i8 %select_ln413

]]></Node>
<StgValue><ssdm name="icmp_ln418"/></StgValue>
</operation>

<operation id="264" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln413" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge69.loopexit:21 %br_ln418 = br i1 %icmp_ln418, void, void %ap_fixed_base.exit176

]]></Node>
<StgValue><ssdm name="br_ln418"/></StgValue>
</operation>

<operation id="265" st_id="4" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln413" val="0"/>
<literal name="icmp_ln418" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="64" op_1_bw="15">
<![CDATA[
:0 %store_ln421 = store i64 0, i15 %matU_V_addr_1

]]></Node>
<StgValue><ssdm name="store_ln421"/></StgValue>
</operation>

<operation id="266" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln413" val="0"/>
<literal name="icmp_ln418" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="267" st_id="4" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln413" val="0"/>
<literal name="icmp_ln418" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="64" op_1_bw="15">
<![CDATA[
ap_fixed_base.exit176:0 %store_ln419 = store i64 8796093022208, i15 %matU_V_addr

]]></Node>
<StgValue><ssdm name="store_ln419"/></StgValue>
</operation>

<operation id="268" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln413" val="0"/>
<literal name="icmp_ln418" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0">
<![CDATA[
ap_fixed_base.exit176:1 %br_ln420 = br void

]]></Node>
<StgValue><ssdm name="br_ln420"/></StgValue>
</operation>

<operation id="269" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln413" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0 %add_ln415 = add i8 %select_ln413, i8 1

]]></Node>
<StgValue><ssdm name="add_ln415"/></StgValue>
</operation>

<operation id="270" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln413" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln0 = br void %._crit_edge69.loopexit.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="271" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="4" op_0_bw="2">
<![CDATA[
.lr.ph56.preheader:0 %zext_ln427 = zext i2 %n_read

]]></Node>
<StgValue><ssdm name="zext_ln427"/></StgValue>
</operation>

<operation id="272" st_id="5" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.lr.ph56.preheader:1 %mul_ln427 = mul i4 %zext_ln427, i4 %zext_ln427

]]></Node>
<StgValue><ssdm name="mul_ln427"/></StgValue>
</operation>

<operation id="273" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph56.preheader:2 %br_ln427 = br void

]]></Node>
<StgValue><ssdm name="br_ln427"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="274" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:0 %indvar_flatten10 = phi i4 0, void %.lr.ph56.preheader, i4 %add_ln427_1, void

]]></Node>
<StgValue><ssdm name="indvar_flatten10"/></StgValue>
</operation>

<operation id="275" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:1 %i_1 = phi i2 0, void %.lr.ph56.preheader, i2 %select_ln427_1, void

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="276" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:2 %j_2 = phi i2 0, void %.lr.ph56.preheader, i2 %add_ln429, void

]]></Node>
<StgValue><ssdm name="j_2"/></StgValue>
</operation>

<operation id="277" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3 %add_ln427_1 = add i4 %indvar_flatten10, i4 1

]]></Node>
<StgValue><ssdm name="add_ln427_1"/></StgValue>
</operation>

<operation id="278" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:4 %icmp_ln427 = icmp_eq  i4 %indvar_flatten10, i4 %mul_ln427

]]></Node>
<StgValue><ssdm name="icmp_ln427"/></StgValue>
</operation>

<operation id="279" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln427 = br i1 %icmp_ln427, void %._crit_edge57, void %._crit_edge62.loopexit

]]></Node>
<StgValue><ssdm name="br_ln427"/></StgValue>
</operation>

<operation id="280" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln427" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge57:0 %add_ln427 = add i2 %i_1, i2 1

]]></Node>
<StgValue><ssdm name="add_ln427"/></StgValue>
</operation>

<operation id="281" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln427" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
._crit_edge57:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @INIT_V_VITIS_LOOP_429_2_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="282" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln427" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
._crit_edge57:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="283" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln427" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge57:3 %icmp_ln429 = icmp_eq  i2 %j_2, i2 %n_read

]]></Node>
<StgValue><ssdm name="icmp_ln429"/></StgValue>
</operation>

<operation id="284" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln427" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
._crit_edge57:4 %select_ln427 = select i1 %icmp_ln429, i2 0, i2 %j_2

]]></Node>
<StgValue><ssdm name="select_ln427"/></StgValue>
</operation>

<operation id="285" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln427" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
._crit_edge57:5 %select_ln427_1 = select i1 %icmp_ln429, i2 %add_ln427, i2 %i_1

]]></Node>
<StgValue><ssdm name="select_ln427_1"/></StgValue>
</operation>

<operation id="286" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln427" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="3" op_0_bw="2">
<![CDATA[
._crit_edge57:6 %zext_ln427_1 = zext i2 %select_ln427_1

]]></Node>
<StgValue><ssdm name="zext_ln427_1"/></StgValue>
</operation>

<operation id="287" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln427" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="1" op_1_bw="2" op_2_bw="32">
<![CDATA[
._crit_edge57:7 %tmp_49 = bitselect i1 @_ssdm_op_BitSelect.i1.i2.i32, i2 %select_ln427_1, i32 1

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="288" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln427" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
._crit_edge57:8 %select_ln435 = select i1 %tmp_49, i2 3, i2 0

]]></Node>
<StgValue><ssdm name="select_ln435"/></StgValue>
</operation>

<operation id="289" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln427" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="3" op_0_bw="3" op_1_bw="1" op_2_bw="2">
<![CDATA[
._crit_edge57:9 %tmp_29_cast = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i2, i1 0, i2 %select_ln435

]]></Node>
<StgValue><ssdm name="tmp_29_cast"/></StgValue>
</operation>

<operation id="290" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln427" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
._crit_edge57:10 %empty_132 = add i3 %tmp_29_cast, i3 %zext_ln427_1

]]></Node>
<StgValue><ssdm name="empty_132"/></StgValue>
</operation>

<operation id="291" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln427" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="3">
<![CDATA[
._crit_edge57:11 %p_cast57 = zext i3 %empty_132

]]></Node>
<StgValue><ssdm name="p_cast57"/></StgValue>
</operation>

<operation id="292" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln427" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge57:12 %matV_V_0_addr = getelementptr i64 %matV_V_0, i64 0, i64 %p_cast57

]]></Node>
<StgValue><ssdm name="matV_V_0_addr"/></StgValue>
</operation>

<operation id="293" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln427" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge57:13 %matV_V_1_addr = getelementptr i64 %matV_V_1, i64 0, i64 %p_cast57

]]></Node>
<StgValue><ssdm name="matV_V_1_addr"/></StgValue>
</operation>

<operation id="294" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln427" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="2">
<![CDATA[
._crit_edge57:14 %trunc_ln427 = trunc i2 %select_ln427_1

]]></Node>
<StgValue><ssdm name="trunc_ln427"/></StgValue>
</operation>

<operation id="295" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln427" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="3" op_0_bw="2">
<![CDATA[
._crit_edge57:15 %zext_ln435 = zext i2 %select_ln427

]]></Node>
<StgValue><ssdm name="zext_ln435"/></StgValue>
</operation>

<operation id="296" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln427" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
._crit_edge57:16 %add_ln435 = add i3 %tmp_29_cast, i3 %zext_ln435

]]></Node>
<StgValue><ssdm name="add_ln435"/></StgValue>
</operation>

<operation id="297" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln427" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="3">
<![CDATA[
._crit_edge57:17 %zext_ln435_1 = zext i3 %add_ln435

]]></Node>
<StgValue><ssdm name="zext_ln435_1"/></StgValue>
</operation>

<operation id="298" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln427" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge57:18 %matV_V_0_addr_3 = getelementptr i64 %matV_V_0, i64 0, i64 %zext_ln435_1

]]></Node>
<StgValue><ssdm name="matV_V_0_addr_3"/></StgValue>
</operation>

<operation id="299" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln427" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge57:19 %matV_V_1_addr_3 = getelementptr i64 %matV_V_1, i64 0, i64 %zext_ln435_1

]]></Node>
<StgValue><ssdm name="matV_V_1_addr_3"/></StgValue>
</operation>

<operation id="300" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln427" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
._crit_edge57:20 %specpipeline_ln429 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_39

]]></Node>
<StgValue><ssdm name="specpipeline_ln429"/></StgValue>
</operation>

<operation id="301" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln427" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
._crit_edge57:21 %specloopname_ln429 = specloopname void @_ssdm_op_SpecLoopName, void @empty_50

]]></Node>
<StgValue><ssdm name="specloopname_ln429"/></StgValue>
</operation>

<operation id="302" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln427" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge57:22 %icmp_ln432 = icmp_eq  i2 %select_ln427_1, i2 %select_ln427

]]></Node>
<StgValue><ssdm name="icmp_ln432"/></StgValue>
</operation>

<operation id="303" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln427" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge57:23 %br_ln432 = br i1 %icmp_ln432, void, void %ap_fixed_base.exit141

]]></Node>
<StgValue><ssdm name="br_ln432"/></StgValue>
</operation>

<operation id="304" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln427" val="0"/>
<literal name="icmp_ln432" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0 %br_ln435 = br i1 %trunc_ln427, void %branch8, void %branch9

]]></Node>
<StgValue><ssdm name="br_ln435"/></StgValue>
</operation>

<operation id="305" st_id="6" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln427" val="0"/>
<literal name="icmp_ln432" val="0"/>
<literal name="trunc_ln427" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
branch8:0 %store_ln435 = store i64 0, i3 %matV_V_0_addr_3

]]></Node>
<StgValue><ssdm name="store_ln435"/></StgValue>
</operation>

<operation id="306" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln427" val="0"/>
<literal name="icmp_ln432" val="0"/>
<literal name="trunc_ln427" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="0">
<![CDATA[
branch8:1 %br_ln435 = br void

]]></Node>
<StgValue><ssdm name="br_ln435"/></StgValue>
</operation>

<operation id="307" st_id="6" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln427" val="0"/>
<literal name="icmp_ln432" val="0"/>
<literal name="trunc_ln427" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
branch9:0 %store_ln435 = store i64 0, i3 %matV_V_1_addr_3

]]></Node>
<StgValue><ssdm name="store_ln435"/></StgValue>
</operation>

<operation id="308" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln427" val="0"/>
<literal name="icmp_ln432" val="0"/>
<literal name="trunc_ln427" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="0">
<![CDATA[
branch9:1 %br_ln435 = br void

]]></Node>
<StgValue><ssdm name="br_ln435"/></StgValue>
</operation>

<operation id="309" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln427" val="0"/>
<literal name="icmp_ln432" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="310" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln427" val="0"/>
<literal name="icmp_ln432" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
ap_fixed_base.exit141:0 %br_ln433 = br i1 %trunc_ln427, void %branch10, void %branch11

]]></Node>
<StgValue><ssdm name="br_ln433"/></StgValue>
</operation>

<operation id="311" st_id="6" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln427" val="0"/>
<literal name="icmp_ln432" val="1"/>
<literal name="trunc_ln427" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
branch10:0 %store_ln433 = store i64 8796093022208, i3 %matV_V_0_addr

]]></Node>
<StgValue><ssdm name="store_ln433"/></StgValue>
</operation>

<operation id="312" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln427" val="0"/>
<literal name="icmp_ln432" val="1"/>
<literal name="trunc_ln427" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="0">
<![CDATA[
branch10:1 %br_ln433 = br void %ap_fixed_base.exit14132

]]></Node>
<StgValue><ssdm name="br_ln433"/></StgValue>
</operation>

<operation id="313" st_id="6" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln427" val="0"/>
<literal name="icmp_ln432" val="1"/>
<literal name="trunc_ln427" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
branch11:0 %store_ln433 = store i64 8796093022208, i3 %matV_V_1_addr

]]></Node>
<StgValue><ssdm name="store_ln433"/></StgValue>
</operation>

<operation id="314" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln427" val="0"/>
<literal name="icmp_ln432" val="1"/>
<literal name="trunc_ln427" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="0">
<![CDATA[
branch11:1 %br_ln433 = br void %ap_fixed_base.exit14132

]]></Node>
<StgValue><ssdm name="br_ln433"/></StgValue>
</operation>

<operation id="315" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln427" val="0"/>
<literal name="icmp_ln432" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="0">
<![CDATA[
ap_fixed_base.exit14132:0 %br_ln434 = br void

]]></Node>
<StgValue><ssdm name="br_ln434"/></StgValue>
</operation>

<operation id="316" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln427" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:0 %add_ln429 = add i2 %select_ln427, i2 1

]]></Node>
<StgValue><ssdm name="add_ln429"/></StgValue>
</operation>

<operation id="317" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln427" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="318" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="9" op_0_bw="2">
<![CDATA[
._crit_edge62.loopexit:0 %n_cast3 = zext i2 %n_read

]]></Node>
<StgValue><ssdm name="n_cast3"/></StgValue>
</operation>

<operation id="319" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="9" op_0_bw="9" op_1_bw="2" op_2_bw="7">
<![CDATA[
._crit_edge62.loopexit:1 %tmp_7 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i2.i7, i2 %n_read, i7 0

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="320" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="10" op_0_bw="9">
<![CDATA[
._crit_edge62.loopexit:2 %zext_ln442 = zext i9 %tmp_7

]]></Node>
<StgValue><ssdm name="zext_ln442"/></StgValue>
</operation>

<operation id="321" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="7" op_0_bw="7" op_1_bw="2" op_2_bw="5">
<![CDATA[
._crit_edge62.loopexit:3 %tmp_8 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i2.i5, i2 %n_read, i5 0

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="322" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="10" op_0_bw="7">
<![CDATA[
._crit_edge62.loopexit:4 %zext_ln442_1 = zext i7 %tmp_8

]]></Node>
<StgValue><ssdm name="zext_ln442_1"/></StgValue>
</operation>

<operation id="323" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge62.loopexit:5 %add_ln442_1 = add i10 %zext_ln442, i10 %zext_ln442_1

]]></Node>
<StgValue><ssdm name="add_ln442_1"/></StgValue>
</operation>

<operation id="324" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge62.loopexit:6 %br_ln442 = br void

]]></Node>
<StgValue><ssdm name="br_ln442"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="325" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
:0 %indvar_flatten18 = phi i10 0, void %._crit_edge62.loopexit, i10 %add_ln442_2, void %.split3721

]]></Node>
<StgValue><ssdm name="indvar_flatten18"/></StgValue>
</operation>

<operation id="326" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:1 %i_2 = phi i8 0, void %._crit_edge62.loopexit, i8 %p_mid2_v_v, void %.split3721

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="327" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:2 %j_3 = phi i2 0, void %._crit_edge62.loopexit, i2 %add_ln444, void %.split3721

]]></Node>
<StgValue><ssdm name="j_3"/></StgValue>
</operation>

<operation id="328" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:3 %add_ln442_2 = add i10 %indvar_flatten18, i10 1

]]></Node>
<StgValue><ssdm name="add_ln442_2"/></StgValue>
</operation>

<operation id="329" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:4 %icmp_ln442 = icmp_eq  i10 %indvar_flatten18, i10 %add_ln442_1

]]></Node>
<StgValue><ssdm name="icmp_ln442"/></StgValue>
</operation>

<operation id="330" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln442 = br i1 %icmp_ln442, void %._crit_edge51.loopexit, void %_ZN13ap_fixed_baseILi64ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EE19quantization_adjustEbbb.exit.i101.preheader

]]></Node>
<StgValue><ssdm name="br_ln442"/></StgValue>
</operation>

<operation id="331" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln442" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge51.loopexit:0 %add_ln442 = add i8 %i_2, i8 1

]]></Node>
<StgValue><ssdm name="add_ln442"/></StgValue>
</operation>

<operation id="332" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln442" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge51.loopexit:3 %icmp_ln444 = icmp_eq  i2 %j_3, i2 %n_read

]]></Node>
<StgValue><ssdm name="icmp_ln444"/></StgValue>
</operation>

<operation id="333" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln442" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
._crit_edge51.loopexit:4 %j_3_mid2 = select i1 %icmp_ln444, i2 0, i2 %j_3

]]></Node>
<StgValue><ssdm name="j_3_mid2"/></StgValue>
</operation>

<operation id="334" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln442" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge51.loopexit:5 %p_mid2_v_v = select i1 %icmp_ln444, i8 %add_ln442, i8 %i_2

]]></Node>
<StgValue><ssdm name="p_mid2_v_v"/></StgValue>
</operation>

<operation id="335" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln442" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="9" op_0_bw="8">
<![CDATA[
._crit_edge51.loopexit:6 %p_mid2_v = zext i8 %p_mid2_v_v

]]></Node>
<StgValue><ssdm name="p_mid2_v"/></StgValue>
</operation>

<operation id="336" st_id="8" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln442" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge51.loopexit:7 %p_mid2 = mul i9 %p_mid2_v, i9 %n_cast3

]]></Node>
<StgValue><ssdm name="p_mid2"/></StgValue>
</operation>

<operation id="337" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln442" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="7" op_0_bw="7" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge51.loopexit:8 %idxprom14119_mid2_v = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %p_mid2_v_v, i32 1, i32 7

]]></Node>
<StgValue><ssdm name="idxprom14119_mid2_v"/></StgValue>
</operation>

<operation id="338" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln442" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge51.loopexit:9 %zext_ln447_1 = zext i7 %idxprom14119_mid2_v

]]></Node>
<StgValue><ssdm name="zext_ln447_1"/></StgValue>
</operation>

<operation id="339" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln442" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="6" op_0_bw="6" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge51.loopexit:10 %tmp_50 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %p_mid2_v_v, i32 1, i32 6

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="340" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln442" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="8" op_0_bw="8" op_1_bw="6" op_2_bw="2">
<![CDATA[
._crit_edge51.loopexit:11 %tmp_30_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %tmp_50, i2 0

]]></Node>
<StgValue><ssdm name="tmp_30_cast"/></StgValue>
</operation>

<operation id="341" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln442" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge51.loopexit:12 %sub_ln447 = sub i8 %tmp_30_cast, i8 %zext_ln447_1

]]></Node>
<StgValue><ssdm name="sub_ln447"/></StgValue>
</operation>

<operation id="342" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln442" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="1" op_0_bw="8">
<![CDATA[
._crit_edge51.loopexit:13 %empty_133 = trunc i8 %p_mid2_v_v

]]></Node>
<StgValue><ssdm name="empty_133"/></StgValue>
</operation>

<operation id="343" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln442" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="8" op_0_bw="2">
<![CDATA[
._crit_edge51.loopexit:14 %zext_ln447_2 = zext i2 %j_3_mid2

]]></Node>
<StgValue><ssdm name="zext_ln447_2"/></StgValue>
</operation>

<operation id="344" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln442" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge51.loopexit:15 %add_ln447_1 = add i8 %sub_ln447, i8 %zext_ln447_2

]]></Node>
<StgValue><ssdm name="add_ln447_1"/></StgValue>
</operation>

<operation id="345" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln442" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge51.loopexit:26 %br_ln447 = br i1 %empty_133, void %branch4, void %branch5

]]></Node>
<StgValue><ssdm name="br_ln447"/></StgValue>
</operation>

<operation id="346" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln442" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split3721:0 %add_ln444 = add i2 %j_3_mid2, i2 1

]]></Node>
<StgValue><ssdm name="add_ln444"/></StgValue>
</operation>

<operation id="347" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln442" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="0">
<![CDATA[
.split3721:1 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="348" st_id="9" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln442" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge51.loopexit:7 %p_mid2 = mul i9 %p_mid2_v, i9 %n_cast3

]]></Node>
<StgValue><ssdm name="p_mid2"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="349" st_id="10" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln442" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge51.loopexit:7 %p_mid2 = mul i9 %p_mid2_v, i9 %n_cast3

]]></Node>
<StgValue><ssdm name="p_mid2"/></StgValue>
</operation>

<operation id="350" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln442" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="9" op_0_bw="2">
<![CDATA[
._crit_edge51.loopexit:19 %zext_ln444 = zext i2 %j_3_mid2

]]></Node>
<StgValue><ssdm name="zext_ln444"/></StgValue>
</operation>

<operation id="351" st_id="10" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln442" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge51.loopexit:22 %add_ln447 = add i9 %p_mid2, i9 %zext_ln444

]]></Node>
<StgValue><ssdm name="add_ln447"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="352" st_id="11" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln442" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge51.loopexit:22 %add_ln447 = add i9 %p_mid2, i9 %zext_ln444

]]></Node>
<StgValue><ssdm name="add_ln447"/></StgValue>
</operation>

<operation id="353" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln442" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="64" op_0_bw="9">
<![CDATA[
._crit_edge51.loopexit:23 %zext_ln447 = zext i9 %add_ln447

]]></Node>
<StgValue><ssdm name="zext_ln447"/></StgValue>
</operation>

<operation id="354" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln442" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge51.loopexit:24 %A_addr = getelementptr i64 %A, i64 0, i64 %zext_ln447

]]></Node>
<StgValue><ssdm name="A_addr"/></StgValue>
</operation>

<operation id="355" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln442" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="64" op_0_bw="9">
<![CDATA[
._crit_edge51.loopexit:25 %A_load = load i9 %A_addr

]]></Node>
<StgValue><ssdm name="A_load"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="356" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln442" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
._crit_edge51.loopexit:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @READ_A_VITIS_LOOP_444_3_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="357" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln442" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
._crit_edge51.loopexit:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 480, i64 480, i64 480

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="358" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln442" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="64" op_0_bw="8">
<![CDATA[
._crit_edge51.loopexit:16 %zext_ln447_3 = zext i8 %add_ln447_1

]]></Node>
<StgValue><ssdm name="zext_ln447_3"/></StgValue>
</operation>

<operation id="359" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln442" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge51.loopexit:17 %matA_V_0_addr = getelementptr i64 %matA_V_0, i64 0, i64 %zext_ln447_3

]]></Node>
<StgValue><ssdm name="matA_V_0_addr"/></StgValue>
</operation>

<operation id="360" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln442" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge51.loopexit:18 %matA_V_1_addr = getelementptr i64 %matA_V_1, i64 0, i64 %zext_ln447_3

]]></Node>
<StgValue><ssdm name="matA_V_1_addr"/></StgValue>
</operation>

<operation id="361" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln442" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
._crit_edge51.loopexit:20 %specpipeline_ln444 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_39

]]></Node>
<StgValue><ssdm name="specpipeline_ln444"/></StgValue>
</operation>

<operation id="362" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln442" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
._crit_edge51.loopexit:21 %specloopname_ln444 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18

]]></Node>
<StgValue><ssdm name="specloopname_ln444"/></StgValue>
</operation>

<operation id="363" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln442" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="64" op_0_bw="9">
<![CDATA[
._crit_edge51.loopexit:25 %A_load = load i9 %A_addr

]]></Node>
<StgValue><ssdm name="A_load"/></StgValue>
</operation>

<operation id="364" st_id="12" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_133" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
branch4:0 %store_ln447 = store i64 %A_load, i8 %matA_V_0_addr

]]></Node>
<StgValue><ssdm name="store_ln447"/></StgValue>
</operation>

<operation id="365" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_133" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="0">
<![CDATA[
branch4:1 %br_ln447 = br void %.split3721

]]></Node>
<StgValue><ssdm name="br_ln447"/></StgValue>
</operation>

<operation id="366" st_id="12" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_133" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
branch5:0 %store_ln447 = store i64 %A_load, i8 %matA_V_1_addr

]]></Node>
<StgValue><ssdm name="store_ln447"/></StgValue>
</operation>

<operation id="367" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_133" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="0">
<![CDATA[
branch5:1 %br_ln447 = br void %.split3721

]]></Node>
<StgValue><ssdm name="br_ln447"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="368" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi64ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EE19quantization_adjustEbbb.exit.i101.preheader:0 %br_ln1494 = br void %_ZN13ap_fixed_baseILi64ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EE19quantization_adjustEbbb.exit.i101

]]></Node>
<StgValue><ssdm name="br_ln1494"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="369" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi64ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EE19quantization_adjustEbbb.exit.i101:0 %converge_V = phi i64 %ref_tmp158508_load_09_lcssa1142, void %._crit_edge46.loopexit, i64 8796093022208, void %_ZN13ap_fixed_baseILi64ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EE19quantization_adjustEbbb.exit.i101.preheader

]]></Node>
<StgValue><ssdm name="converge_V"/></StgValue>
</operation>

<operation id="370" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi64ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EE19quantization_adjustEbbb.exit.i101:1 %icmp_ln1494 = icmp_sgt  i64 %converge_V, i64 87961

]]></Node>
<StgValue><ssdm name="icmp_ln1494"/></StgValue>
</operation>

<operation id="371" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi64ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EE19quantization_adjustEbbb.exit.i101:2 %br_ln484 = br i1 %icmp_ln1494, void %_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit253, void %.lr.ph45

]]></Node>
<StgValue><ssdm name="br_ln484"/></StgValue>
</operation>

<operation id="372" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.lr.ph45:0 %speclooptripcount_ln191 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 5, i64 15, i64 10

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln191"/></StgValue>
</operation>

<operation id="373" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.lr.ph45:1 %specloopname_ln191 = specloopname void @_ssdm_op_SpecLoopName, void @empty_30

]]></Node>
<StgValue><ssdm name="specloopname_ln191"/></StgValue>
</operation>

<operation id="374" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph45:2 %br_ln490 = br void

]]></Node>
<StgValue><ssdm name="br_ln490"/></StgValue>
</operation>

<operation id="375" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit253:0 %jj = alloca i32 1

]]></Node>
<StgValue><ssdm name="jj"/></StgValue>
</operation>

<operation id="376" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="1" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit253:1 %AUS_accu_tmp2_V_addr = getelementptr i64 %AUS_accu_tmp2_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="AUS_accu_tmp2_V_addr"/></StgValue>
</operation>

<operation id="377" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="1" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit253:2 %AUS_accu_tmp2_V_addr_1 = getelementptr i64 %AUS_accu_tmp2_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="AUS_accu_tmp2_V_addr_1"/></StgValue>
</operation>

<operation id="378" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit253:3 %AUS_accu_V_addr = getelementptr i64 %AUS_accu_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="AUS_accu_V_addr"/></StgValue>
</operation>

<operation id="379" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit253:4 %AUS_accu_V_addr_1 = getelementptr i64 %AUS_accu_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="AUS_accu_V_addr_1"/></StgValue>
</operation>

<operation id="380" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit253:5 %AUS_accu_V_addr_2 = getelementptr i64 %AUS_accu_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="AUS_accu_V_addr_2"/></StgValue>
</operation>

<operation id="381" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit253:6 %AUS_accu_V_addr_3 = getelementptr i64 %AUS_accu_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="AUS_accu_V_addr_3"/></StgValue>
</operation>

<operation id="382" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit253:7 %AUS_accu_V_addr_4 = getelementptr i64 %AUS_accu_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="AUS_accu_V_addr_4"/></StgValue>
</operation>

<operation id="383" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit253:8 %AUS_accu_V_addr_5 = getelementptr i64 %AUS_accu_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="AUS_accu_V_addr_5"/></StgValue>
</operation>

<operation id="384" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit253:9 %AUS_accu_V_addr_6 = getelementptr i64 %AUS_accu_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="AUS_accu_V_addr_6"/></StgValue>
</operation>

<operation id="385" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit253:10 %AUS_accu_V_addr_7 = getelementptr i64 %AUS_accu_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="AUS_accu_V_addr_7"/></StgValue>
</operation>

<operation id="386" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit253:11 %AUS_accu_V_addr_8 = getelementptr i64 %AUS_accu_V, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="AUS_accu_V_addr_8"/></StgValue>
</operation>

<operation id="387" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit253:12 %AUS_accu_V_addr_9 = getelementptr i64 %AUS_accu_V, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="AUS_accu_V_addr_9"/></StgValue>
</operation>

<operation id="388" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit253:13 %AUS_accu_V_addr_10 = getelementptr i64 %AUS_accu_V, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="AUS_accu_V_addr_10"/></StgValue>
</operation>

<operation id="389" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit253:14 %AUS_accu_V_addr_11 = getelementptr i64 %AUS_accu_V, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="AUS_accu_V_addr_11"/></StgValue>
</operation>

<operation id="390" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit253:15 %AUS_accu_V_addr_12 = getelementptr i64 %AUS_accu_V, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="AUS_accu_V_addr_12"/></StgValue>
</operation>

<operation id="391" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit253:16 %AUS_accu_V_addr_13 = getelementptr i64 %AUS_accu_V, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="AUS_accu_V_addr_13"/></StgValue>
</operation>

<operation id="392" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit253:17 %AUS_accu_V_addr_14 = getelementptr i64 %AUS_accu_V, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="AUS_accu_V_addr_14"/></StgValue>
</operation>

<operation id="393" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit253:18 %AUS_accu_V_addr_15 = getelementptr i64 %AUS_accu_V, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="AUS_accu_V_addr_15"/></StgValue>
</operation>

<operation id="394" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit253:19 %store_ln525 = store i32 0, i32 %jj

]]></Node>
<StgValue><ssdm name="store_ln525"/></StgValue>
</operation>

<operation id="395" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit253:20 %br_ln525 = br void

]]></Node>
<StgValue><ssdm name="br_ln525"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="396" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:0 %i_4 = phi i2 1, void %.lr.ph45, i2 %i_7, void

]]></Node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="397" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:1 %ref_tmp158508_load_09_lcssa1142 = phi i64 0, void %.lr.ph45, i64 %ref_tmp158508_load_0939, void

]]></Node>
<StgValue><ssdm name="ref_tmp158508_load_09_lcssa1142"/></StgValue>
</operation>

<operation id="398" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:2 %icmp_ln490 = icmp_ult  i2 %i_4, i2 %n_read

]]></Node>
<StgValue><ssdm name="icmp_ln490"/></StgValue>
</operation>

<operation id="399" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3 %br_ln490 = br i1 %icmp_ln490, void %._crit_edge46.loopexit, void %.split35

]]></Node>
<StgValue><ssdm name="br_ln490"/></StgValue>
</operation>

<operation id="400" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln490" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.split35:0 %speclooptripcount_ln490 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln490"/></StgValue>
</operation>

<operation id="401" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln490" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split35:1 %specloopname_ln490 = specloopname void @_ssdm_op_SpecLoopName, void @empty_49

]]></Node>
<StgValue><ssdm name="specloopname_ln490"/></StgValue>
</operation>

<operation id="402" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln490" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="0" op_0_bw="0">
<![CDATA[
.split35:2 %br_ln493 = br void %_ZeqILi64ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit304

]]></Node>
<StgValue><ssdm name="br_ln493"/></StgValue>
</operation>

<operation id="403" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln490" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge46.loopexit:0 %br_ln484 = br void %_ZN13ap_fixed_baseILi64ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EE19quantization_adjustEbbb.exit.i101

]]></Node>
<StgValue><ssdm name="br_ln484"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="404" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
_ZeqILi64ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit304:0 %j_5 = phi i2 0, void %.split35, i2 %j_6, void %_ZeqILi64ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit304.split

]]></Node>
<StgValue><ssdm name="j_5"/></StgValue>
</operation>

<operation id="405" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
_ZeqILi64ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit304:1 %ref_tmp158508_load_0939 = phi i64 %ref_tmp158508_load_09_lcssa1142, void %.split35, i64 %select_ln255, void %_ZeqILi64ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit304.split

]]></Node>
<StgValue><ssdm name="ref_tmp158508_load_0939"/></StgValue>
</operation>

<operation id="406" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ZeqILi64ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit304:2 %j_6 = add i2 %j_5, i2 1

]]></Node>
<StgValue><ssdm name="j_6"/></StgValue>
</operation>

<operation id="407" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ZeqILi64ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit304:3 %icmp_ln493 = icmp_eq  i2 %j_5, i2 %i_4

]]></Node>
<StgValue><ssdm name="icmp_ln493"/></StgValue>
</operation>

<operation id="408" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZeqILi64ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit304:4 %br_ln493 = br i1 %icmp_ln493, void %_ZeqILi64ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit304.split, void

]]></Node>
<StgValue><ssdm name="br_ln493"/></StgValue>
</operation>

<operation id="409" st_id="16" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln493" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="2" op_5_bw="2" op_6_bw="2" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="64" op_11_bw="64" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="64" op_16_bw="64" op_17_bw="64" op_18_bw="64">
<![CDATA[
_ZeqILi64ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit304.split:2 %call_ln497 = call void @read_to_2cols<ap_fixed<64, 21, 0, 3, 0>, 160, 3, 2, 80, 2, 2>, i64 %alpha_strm, i64 %beta_strm, i64 %gamma_strm, i2 %n_read, i2 %i_4, i2 %j_5, i64 %A_i_V_0, i64 %A_i_V_1, i64 %A_j_V_0, i64 %A_j_V_1, i64 %matA_V_0, i64 %matA_V_1, i64 %V_i_V_0, i64 %V_i_V_1, i64 %V_j_V_0, i64 %V_j_V_1, i64 %matV_V_0, i64 %matV_V_1

]]></Node>
<StgValue><ssdm name="call_ln497"/></StgValue>
</operation>

<operation id="410" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln493" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:0 %i_7 = add i2 %i_4, i2 1

]]></Node>
<StgValue><ssdm name="i_7"/></StgValue>
</operation>

<operation id="411" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln493" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="412" st_id="17" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="2" op_5_bw="2" op_6_bw="2" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="64" op_11_bw="64" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="64" op_16_bw="64" op_17_bw="64" op_18_bw="64">
<![CDATA[
_ZeqILi64ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit304.split:2 %call_ln497 = call void @read_to_2cols<ap_fixed<64, 21, 0, 3, 0>, 160, 3, 2, 80, 2, 2>, i64 %alpha_strm, i64 %beta_strm, i64 %gamma_strm, i2 %n_read, i2 %i_4, i2 %j_5, i64 %A_i_V_0, i64 %A_i_V_1, i64 %A_j_V_0, i64 %A_j_V_1, i64 %matA_V_0, i64 %matA_V_1, i64 %V_i_V_0, i64 %V_i_V_1, i64 %V_j_V_0, i64 %V_j_V_1, i64 %matV_V_0, i64 %matV_V_1

]]></Node>
<StgValue><ssdm name="call_ln497"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="413" st_id="18" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
_ZeqILi64ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit304.split:3 %tmp_71 = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %alpha_strm

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="414" st_id="18" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
_ZeqILi64ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit304.split:4 %tmp_72 = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %beta_strm

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="415" st_id="18" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
_ZeqILi64ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit304.split:5 %tmp_73 = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %gamma_strm

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="416" st_id="18" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64">
<![CDATA[
_ZeqILi64ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit304.split:6 %call_ln503 = call void @svd_and_conv<ap_fixed<64, 21, 0, 3, 0> >, i64 %conv_strm, i64 %s_strm, i64 %c_strm, i64 %tmp_71, i64 %tmp_72, i64 %tmp_73

]]></Node>
<StgValue><ssdm name="call_ln503"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="417" st_id="19" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64">
<![CDATA[
_ZeqILi64ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit304.split:6 %call_ln503 = call void @svd_and_conv<ap_fixed<64, 21, 0, 3, 0> >, i64 %conv_strm, i64 %s_strm, i64 %c_strm, i64 %tmp_71, i64 %tmp_72, i64 %tmp_73

]]></Node>
<StgValue><ssdm name="call_ln503"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="418" st_id="20" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
_ZeqILi64ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit304.split:7 %s_V = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %s_strm

]]></Node>
<StgValue><ssdm name="s_V"/></StgValue>
</operation>

<operation id="419" st_id="20" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
_ZeqILi64ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit304.split:8 %c_V = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %c_strm

]]></Node>
<StgValue><ssdm name="c_V"/></StgValue>
</operation>

<operation id="420" st_id="20" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
_ZeqILi64ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit304.split:9 %tmp_74 = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %conv_strm

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="421" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZeqILi64ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit304.split:10 %icmp_ln1498 = icmp_eq  i64 %c_V, i64 8796093022208

]]></Node>
<StgValue><ssdm name="icmp_ln1498"/></StgValue>
</operation>

<operation id="422" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZeqILi64ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit304.split:11 %icmp_ln1498_1 = icmp_eq  i64 %s_V, i64 0

]]></Node>
<StgValue><ssdm name="icmp_ln1498_1"/></StgValue>
</operation>

<operation id="423" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZeqILi64ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit304.split:12 %and_ln508 = and i1 %icmp_ln1498, i1 %icmp_ln1498_1

]]></Node>
<StgValue><ssdm name="and_ln508"/></StgValue>
</operation>

<operation id="424" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZeqILi64ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit304.split:13 %conv_tmp = select i1 %and_ln508, i64 0, i64 %tmp_74

]]></Node>
<StgValue><ssdm name="conv_tmp"/></StgValue>
</operation>

<operation id="425" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZeqILi64ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit304.split:14 %icmp_ln1494_1 = icmp_sgt  i64 %ref_tmp158508_load_0939, i64 %conv_tmp

]]></Node>
<StgValue><ssdm name="icmp_ln1494_1"/></StgValue>
</operation>

<operation id="426" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZeqILi64ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit304.split:15 %select_ln255 = select i1 %icmp_ln1494_1, i64 %ref_tmp158508_load_0939, i64 %conv_tmp

]]></Node>
<StgValue><ssdm name="select_ln255"/></StgValue>
</operation>

<operation id="427" st_id="20" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="2" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="64" op_11_bw="64" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="64" op_16_bw="64" op_17_bw="0" op_18_bw="0">
<![CDATA[
_ZeqILi64ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit304.split:16 %call_ln513 = call void @update_AV<ap_fixed<64, 21, 0, 3, 0>, 160, 3, 2, 80, 2, 2>, i2 %i_4, i2 %j_5, i64 %s_V, i64 %c_V, i64 %A_i_V_0, i64 %A_j_V_0, i64 %A_i_V_1, i64 %A_j_V_1, i64 %matA_V_0, i64 %matA_V_1, i64 %V_i_V_0, i64 %V_j_V_0, i64 %V_i_V_1, i64 %V_j_V_1, i64 %matV_V_0, i64 %matV_V_1

]]></Node>
<StgValue><ssdm name="call_ln513"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="428" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_ZeqILi64ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit304.split:0 %speclooptripcount_ln493 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 1, i64 1

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln493"/></StgValue>
</operation>

<operation id="429" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ZeqILi64ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit304.split:1 %specloopname_ln493 = specloopname void @_ssdm_op_SpecLoopName, void @empty_41

]]></Node>
<StgValue><ssdm name="specloopname_ln493"/></StgValue>
</operation>

<operation id="430" st_id="21" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="2" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="64" op_11_bw="64" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="64" op_16_bw="64" op_17_bw="0" op_18_bw="0">
<![CDATA[
_ZeqILi64ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit304.split:16 %call_ln513 = call void @update_AV<ap_fixed<64, 21, 0, 3, 0>, 160, 3, 2, 80, 2, 2>, i2 %i_4, i2 %j_5, i64 %s_V, i64 %c_V, i64 %A_i_V_0, i64 %A_j_V_0, i64 %A_i_V_1, i64 %A_j_V_1, i64 %matA_V_0, i64 %matA_V_1, i64 %V_i_V_0, i64 %V_j_V_0, i64 %V_i_V_1, i64 %V_j_V_1, i64 %matV_V_0, i64 %matV_V_1

]]></Node>
<StgValue><ssdm name="call_ln513"/></StgValue>
</operation>

<operation id="431" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="0" op_0_bw="0">
<![CDATA[
_ZeqILi64ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit304.split:17 %br_ln0 = br void %_ZeqILi64ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit304

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="432" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:0 %j_4 = phi i2 0, void %_ZN8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit253, i2 %add_ln525, void %_ZNK13ap_fixed_baseILi64ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEgtEd.exit.thread

]]></Node>
<StgValue><ssdm name="j_4"/></StgValue>
</operation>

<operation id="433" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:1 %add_ln525 = add i2 %j_4, i2 1

]]></Node>
<StgValue><ssdm name="add_ln525"/></StgValue>
</operation>

<operation id="434" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:2 %icmp_ln525 = icmp_eq  i2 %j_4, i2 %n_read

]]></Node>
<StgValue><ssdm name="icmp_ln525"/></StgValue>
</operation>

<operation id="435" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3 %br_ln525 = br i1 %icmp_ln525, void %.split32, void %._crit_edge38.loopexit.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln525"/></StgValue>
</operation>

<operation id="436" st_id="22" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln525" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="0" op_0_bw="64" op_1_bw="4">
<![CDATA[
.split32:4 %store_ln530 = store i64 0, i4 %AUS_accu_V_addr

]]></Node>
<StgValue><ssdm name="store_ln530"/></StgValue>
</operation>

<operation id="437" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln525" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge38.loopexit.preheader.preheader:0 %br_ln581 = br void %._crit_edge38.loopexit.preheader

]]></Node>
<StgValue><ssdm name="br_ln581"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="438" st_id="23" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="0" op_0_bw="64" op_1_bw="4">
<![CDATA[
.split32:5 %store_ln530 = store i64 0, i4 %AUS_accu_V_addr_1

]]></Node>
<StgValue><ssdm name="store_ln530"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="439" st_id="24" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="0" op_0_bw="64" op_1_bw="4">
<![CDATA[
.split32:6 %store_ln530 = store i64 0, i4 %AUS_accu_V_addr_2

]]></Node>
<StgValue><ssdm name="store_ln530"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="440" st_id="25" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="0" op_0_bw="64" op_1_bw="4">
<![CDATA[
.split32:7 %store_ln530 = store i64 0, i4 %AUS_accu_V_addr_3

]]></Node>
<StgValue><ssdm name="store_ln530"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="441" st_id="26" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="0" op_0_bw="64" op_1_bw="4">
<![CDATA[
.split32:8 %store_ln530 = store i64 0, i4 %AUS_accu_V_addr_4

]]></Node>
<StgValue><ssdm name="store_ln530"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="442" st_id="27" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="0" op_0_bw="64" op_1_bw="4">
<![CDATA[
.split32:9 %store_ln530 = store i64 0, i4 %AUS_accu_V_addr_5

]]></Node>
<StgValue><ssdm name="store_ln530"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="443" st_id="28" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="0" op_0_bw="64" op_1_bw="4">
<![CDATA[
.split32:10 %store_ln530 = store i64 0, i4 %AUS_accu_V_addr_6

]]></Node>
<StgValue><ssdm name="store_ln530"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="444" st_id="29" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="0" op_0_bw="64" op_1_bw="4">
<![CDATA[
.split32:11 %store_ln530 = store i64 0, i4 %AUS_accu_V_addr_7

]]></Node>
<StgValue><ssdm name="store_ln530"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="445" st_id="30" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="0" op_0_bw="64" op_1_bw="4">
<![CDATA[
.split32:12 %store_ln530 = store i64 0, i4 %AUS_accu_V_addr_8

]]></Node>
<StgValue><ssdm name="store_ln530"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="446" st_id="31" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="0" op_0_bw="64" op_1_bw="4">
<![CDATA[
.split32:13 %store_ln530 = store i64 0, i4 %AUS_accu_V_addr_9

]]></Node>
<StgValue><ssdm name="store_ln530"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="447" st_id="32" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="0" op_0_bw="64" op_1_bw="4">
<![CDATA[
.split32:14 %store_ln530 = store i64 0, i4 %AUS_accu_V_addr_10

]]></Node>
<StgValue><ssdm name="store_ln530"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="448" st_id="33" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="0" op_0_bw="64" op_1_bw="4">
<![CDATA[
.split32:15 %store_ln530 = store i64 0, i4 %AUS_accu_V_addr_11

]]></Node>
<StgValue><ssdm name="store_ln530"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="449" st_id="34" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="0" op_0_bw="64" op_1_bw="4">
<![CDATA[
.split32:16 %store_ln530 = store i64 0, i4 %AUS_accu_V_addr_12

]]></Node>
<StgValue><ssdm name="store_ln530"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="450" st_id="35" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="0" op_0_bw="64" op_1_bw="4">
<![CDATA[
.split32:17 %store_ln530 = store i64 0, i4 %AUS_accu_V_addr_13

]]></Node>
<StgValue><ssdm name="store_ln530"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="451" st_id="36" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="0" op_0_bw="64" op_1_bw="4">
<![CDATA[
.split32:18 %store_ln530 = store i64 0, i4 %AUS_accu_V_addr_14

]]></Node>
<StgValue><ssdm name="store_ln530"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="452" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="64" op_0_bw="2">
<![CDATA[
.split32:0 %zext_ln525 = zext i2 %j_4

]]></Node>
<StgValue><ssdm name="zext_ln525"/></StgValue>
</operation>

<operation id="453" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="8" op_0_bw="2">
<![CDATA[
.split32:1 %zext_ln525_1 = zext i2 %j_4

]]></Node>
<StgValue><ssdm name="zext_ln525_1"/></StgValue>
</operation>

<operation id="454" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.split32:2 %speclooptripcount_ln525 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln525"/></StgValue>
</operation>

<operation id="455" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split32:3 %specloopname_ln525 = specloopname void @_ssdm_op_SpecLoopName, void @empty_43

]]></Node>
<StgValue><ssdm name="specloopname_ln525"/></StgValue>
</operation>

<operation id="456" st_id="37" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="0" op_0_bw="64" op_1_bw="4">
<![CDATA[
.split32:19 %store_ln530 = store i64 0, i4 %AUS_accu_V_addr_15

]]></Node>
<StgValue><ssdm name="store_ln530"/></StgValue>
</operation>

<operation id="457" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="0" op_0_bw="0">
<![CDATA[
.split32:20 %br_ln532 = br void %_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i

]]></Node>
<StgValue><ssdm name="br_ln532"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="458" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:0 %i_6 = phi i8 0, void %.split32, i8 %i_9, void %_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split_ifconv

]]></Node>
<StgValue><ssdm name="i_6"/></StgValue>
</operation>

<operation id="459" st_id="38" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:1 %i_9 = add i8 %i_6, i8 1

]]></Node>
<StgValue><ssdm name="i_9"/></StgValue>
</operation>

<operation id="460" st_id="38" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:2 %icmp_ln532 = icmp_eq  i8 %i_6, i8 160

]]></Node>
<StgValue><ssdm name="icmp_ln532"/></StgValue>
</operation>

<operation id="461" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:3 %br_ln532 = br i1 %icmp_ln532, void %_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split_ifconv, void %_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i191.preheader

]]></Node>
<StgValue><ssdm name="br_ln532"/></StgValue>
</operation>

<operation id="462" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln532" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="4" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split_ifconv:0 %trunc_ln532 = trunc i8 %i_6

]]></Node>
<StgValue><ssdm name="trunc_ln532"/></StgValue>
</operation>

<operation id="463" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln532" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="7" op_0_bw="7" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split_ifconv:4 %div182_udiv = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %i_6, i32 1, i32 7

]]></Node>
<StgValue><ssdm name="div182_udiv"/></StgValue>
</operation>

<operation id="464" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln532" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="8" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split_ifconv:5 %zext_ln535 = zext i7 %div182_udiv

]]></Node>
<StgValue><ssdm name="zext_ln535"/></StgValue>
</operation>

<operation id="465" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln532" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="6" op_0_bw="6" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split_ifconv:6 %tmp_56 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %i_6, i32 1, i32 6

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="466" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln532" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="8" op_0_bw="8" op_1_bw="6" op_2_bw="2">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split_ifconv:7 %tmp_34_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %tmp_56, i2 0

]]></Node>
<StgValue><ssdm name="tmp_34_cast"/></StgValue>
</operation>

<operation id="467" st_id="38" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln532" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split_ifconv:8 %sub_ln535 = sub i8 %tmp_34_cast, i8 %zext_ln535

]]></Node>
<StgValue><ssdm name="sub_ln535"/></StgValue>
</operation>

<operation id="468" st_id="38" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln532" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split_ifconv:9 %add_ln535 = add i8 %sub_ln535, i8 %zext_ln525_1

]]></Node>
<StgValue><ssdm name="add_ln535"/></StgValue>
</operation>

<operation id="469" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln532" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="64" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split_ifconv:10 %zext_ln535_1 = zext i8 %add_ln535

]]></Node>
<StgValue><ssdm name="zext_ln535_1"/></StgValue>
</operation>

<operation id="470" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln532" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split_ifconv:11 %matA_V_0_addr_3 = getelementptr i64 %matA_V_0, i64 0, i64 %zext_ln535_1

]]></Node>
<StgValue><ssdm name="matA_V_0_addr_3"/></StgValue>
</operation>

<operation id="471" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln532" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split_ifconv:12 %matA_V_1_addr_3 = getelementptr i64 %matA_V_1, i64 0, i64 %zext_ln535_1

]]></Node>
<StgValue><ssdm name="matA_V_1_addr_3"/></StgValue>
</operation>

<operation id="472" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln532" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="1" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split_ifconv:13 %trunc_ln535 = trunc i8 %i_6

]]></Node>
<StgValue><ssdm name="trunc_ln535"/></StgValue>
</operation>

<operation id="473" st_id="38" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln532" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="64" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split_ifconv:14 %matA_V_1_load = load i8 %matA_V_1_addr_3

]]></Node>
<StgValue><ssdm name="matA_V_1_load"/></StgValue>
</operation>

<operation id="474" st_id="38" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln532" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="64" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split_ifconv:15 %matA_V_0_load = load i8 %matA_V_0_addr_3

]]></Node>
<StgValue><ssdm name="matA_V_0_load"/></StgValue>
</operation>

<operation id="475" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln532" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="64" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split_ifconv:19 %zext_ln536 = zext i4 %trunc_ln532

]]></Node>
<StgValue><ssdm name="zext_ln536"/></StgValue>
</operation>

<operation id="476" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln532" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split_ifconv:20 %AUS_accu_V_addr_16 = getelementptr i64 %AUS_accu_V, i64 0, i64 %zext_ln536

]]></Node>
<StgValue><ssdm name="AUS_accu_V_addr_16"/></StgValue>
</operation>

<operation id="477" st_id="38" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln532" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="64" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split_ifconv:21 %lhs = load i4 %AUS_accu_V_addr_16

]]></Node>
<StgValue><ssdm name="lhs"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="478" st_id="39" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln532" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="64" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split_ifconv:14 %matA_V_1_load = load i8 %matA_V_1_addr_3

]]></Node>
<StgValue><ssdm name="matA_V_1_load"/></StgValue>
</operation>

<operation id="479" st_id="39" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln532" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="64" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split_ifconv:15 %matA_V_0_load = load i8 %matA_V_0_addr_3

]]></Node>
<StgValue><ssdm name="matA_V_0_load"/></StgValue>
</operation>

<operation id="480" st_id="39" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln532" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split_ifconv:16 %Aij_V = select i1 %trunc_ln535, i64 %matA_V_1_load, i64 %matA_V_0_load

]]></Node>
<StgValue><ssdm name="Aij_V"/></StgValue>
</operation>

<operation id="481" st_id="39" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln532" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="64" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split_ifconv:21 %lhs = load i4 %AUS_accu_V_addr_16

]]></Node>
<StgValue><ssdm name="lhs"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="482" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln532" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="107" op_0_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split_ifconv:17 %sext_ln1115 = sext i64 %Aij_V

]]></Node>
<StgValue><ssdm name="sext_ln1115"/></StgValue>
</operation>

<operation id="483" st_id="40" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln532" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="107" op_0_bw="107" op_1_bw="107">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split_ifconv:18 %r_V_43 = mul i107 %sext_ln1115, i107 %sext_ln1115

]]></Node>
<StgValue><ssdm name="r_V_43"/></StgValue>
</operation>

<operation id="484" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln532" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="107" op_0_bw="107" op_1_bw="64" op_2_bw="43">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split_ifconv:22 %lhs_14 = bitconcatenate i107 @_ssdm_op_BitConcatenate.i107.i64.i43, i64 %lhs, i43 0

]]></Node>
<StgValue><ssdm name="lhs_14"/></StgValue>
</operation>

<operation id="485" st_id="40" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln532" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="107" op_0_bw="107" op_1_bw="107">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split_ifconv:23 %ret_V = add i107 %lhs_14, i107 %r_V_43

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="486" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln532" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="64" op_0_bw="64" op_1_bw="107" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split_ifconv:24 %trunc_ln = partselect i64 @_ssdm_op_PartSelect.i64.i107.i32.i32, i107 %ret_V, i32 43, i32 106

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="487" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln532" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="1" op_0_bw="1" op_1_bw="107" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split_ifconv:25 %tmp_57 = bitselect i1 @_ssdm_op_BitSelect.i1.i107.i32, i107 %r_V_43, i32 42

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="488" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln532" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split_ifconv:1 %specpipeline_ln532 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_39

]]></Node>
<StgValue><ssdm name="specpipeline_ln532"/></StgValue>
</operation>

<operation id="489" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln532" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split_ifconv:2 %speclooptripcount_ln532 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 160, i64 160, i64 160

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln532"/></StgValue>
</operation>

<operation id="490" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln532" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split_ifconv:3 %specloopname_ln532 = specloopname void @_ssdm_op_SpecLoopName, void @empty_22

]]></Node>
<StgValue><ssdm name="specloopname_ln532"/></StgValue>
</operation>

<operation id="491" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln532" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="64" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split_ifconv:26 %zext_ln415 = zext i1 %tmp_57

]]></Node>
<StgValue><ssdm name="zext_ln415"/></StgValue>
</operation>

<operation id="492" st_id="41" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln532" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split_ifconv:27 %add_ln415_12 = add i64 %trunc_ln, i64 %zext_ln415

]]></Node>
<StgValue><ssdm name="add_ln415_12"/></StgValue>
</operation>

<operation id="493" st_id="41" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln532" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="0" op_0_bw="64" op_1_bw="4" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split_ifconv:28 %store_ln415 = store i64 %add_ln415_12, i4 %AUS_accu_V_addr_16

]]></Node>
<StgValue><ssdm name="store_ln415"/></StgValue>
</operation>

<operation id="494" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln532" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split_ifconv:29 %br_ln0 = br void %_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="495" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i191.preheader:0 %br_ln542 = br void %_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i191

]]></Node>
<StgValue><ssdm name="br_ln542"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="496" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i191:0 %t = phi i4 %add_ln542, void %_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i191.split, i4 0, void %_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i191.preheader

]]></Node>
<StgValue><ssdm name="t"/></StgValue>
</operation>

<operation id="497" st_id="43" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i191:1 %add_ln542 = add i4 %t, i4 1

]]></Node>
<StgValue><ssdm name="add_ln542"/></StgValue>
</operation>

<operation id="498" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i191:2 %icmp_ln542 = icmp_eq  i4 %t, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln542"/></StgValue>
</operation>

<operation id="499" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i191:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="500" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i191:4 %br_ln542 = br i1 %icmp_ln542, void %_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i191.split, void %_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i157.preheader

]]></Node>
<StgValue><ssdm name="br_ln542"/></StgValue>
</operation>

<operation id="501" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln542" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i191.split:3 %shl_ln544 = shl i4 %t, i4 1

]]></Node>
<StgValue><ssdm name="shl_ln544"/></StgValue>
</operation>

<operation id="502" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln542" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="64" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i191.split:4 %zext_ln544 = zext i4 %shl_ln544

]]></Node>
<StgValue><ssdm name="zext_ln544"/></StgValue>
</operation>

<operation id="503" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln542" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i191.split:5 %or_ln544 = or i4 %shl_ln544, i4 1

]]></Node>
<StgValue><ssdm name="or_ln544"/></StgValue>
</operation>

<operation id="504" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln542" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="64" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i191.split:6 %zext_ln703 = zext i4 %or_ln544

]]></Node>
<StgValue><ssdm name="zext_ln703"/></StgValue>
</operation>

<operation id="505" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln542" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i191.split:7 %AUS_accu_V_addr_17 = getelementptr i64 %AUS_accu_V, i64 0, i64 %zext_ln544

]]></Node>
<StgValue><ssdm name="AUS_accu_V_addr_17"/></StgValue>
</operation>

<operation id="506" st_id="43" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln542" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="64" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i191.split:8 %AUS_accu_V_load = load i4 %AUS_accu_V_addr_17

]]></Node>
<StgValue><ssdm name="AUS_accu_V_load"/></StgValue>
</operation>

<operation id="507" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln542" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i191.split:9 %AUS_accu_V_addr_18 = getelementptr i64 %AUS_accu_V, i64 0, i64 %zext_ln703

]]></Node>
<StgValue><ssdm name="AUS_accu_V_addr_18"/></StgValue>
</operation>

<operation id="508" st_id="43" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln542" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="64" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i191.split:10 %AUS_accu_V_load_1 = load i4 %AUS_accu_V_addr_18

]]></Node>
<StgValue><ssdm name="AUS_accu_V_load_1"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="509" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln542" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="64" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i191.split:0 %zext_ln542 = zext i4 %t

]]></Node>
<StgValue><ssdm name="zext_ln542"/></StgValue>
</operation>

<operation id="510" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln542" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i191.split:1 %specpipeline_ln542 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_39

]]></Node>
<StgValue><ssdm name="specpipeline_ln542"/></StgValue>
</operation>

<operation id="511" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln542" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i191.split:2 %specloopname_ln542 = specloopname void @_ssdm_op_SpecLoopName, void @empty_31

]]></Node>
<StgValue><ssdm name="specloopname_ln542"/></StgValue>
</operation>

<operation id="512" st_id="44" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln542" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="64" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i191.split:8 %AUS_accu_V_load = load i4 %AUS_accu_V_addr_17

]]></Node>
<StgValue><ssdm name="AUS_accu_V_load"/></StgValue>
</operation>

<operation id="513" st_id="44" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln542" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="64" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i191.split:10 %AUS_accu_V_load_1 = load i4 %AUS_accu_V_addr_18

]]></Node>
<StgValue><ssdm name="AUS_accu_V_load_1"/></StgValue>
</operation>

<operation id="514" st_id="44" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln542" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i191.split:11 %add_ln703 = add i64 %AUS_accu_V_load_1, i64 %AUS_accu_V_load

]]></Node>
<StgValue><ssdm name="add_ln703"/></StgValue>
</operation>

<operation id="515" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln542" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i191.split:12 %AUS_accu_tmp0_V_addr = getelementptr i64 %AUS_accu_tmp0_V, i64 0, i64 %zext_ln542

]]></Node>
<StgValue><ssdm name="AUS_accu_tmp0_V_addr"/></StgValue>
</operation>

<operation id="516" st_id="44" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln542" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i191.split:13 %store_ln544 = store i64 %add_ln703, i3 %AUS_accu_tmp0_V_addr

]]></Node>
<StgValue><ssdm name="store_ln544"/></StgValue>
</operation>

<operation id="517" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln542" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i191.split:14 %br_ln0 = br void %_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i191

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="518" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i157.preheader:0 %br_ln548 = br void %_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i157

]]></Node>
<StgValue><ssdm name="br_ln548"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="519" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i157:0 %t_3 = phi i3 %add_ln548, void %_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i157.split, i3 0, void %_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i157.preheader

]]></Node>
<StgValue><ssdm name="t_3"/></StgValue>
</operation>

<operation id="520" st_id="46" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i157:1 %add_ln548 = add i3 %t_3, i3 1

]]></Node>
<StgValue><ssdm name="add_ln548"/></StgValue>
</operation>

<operation id="521" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i157:2 %icmp_ln548 = icmp_eq  i3 %t_3, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln548"/></StgValue>
</operation>

<operation id="522" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i157:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="523" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i157:4 %br_ln548 = br i1 %icmp_ln548, void %_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i157.split, void %_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i123.preheader

]]></Node>
<StgValue><ssdm name="br_ln548"/></StgValue>
</operation>

<operation id="524" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln548" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i157.split:3 %shl_ln550 = shl i3 %t_3, i3 1

]]></Node>
<StgValue><ssdm name="shl_ln550"/></StgValue>
</operation>

<operation id="525" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln548" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="64" op_0_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i157.split:4 %zext_ln550 = zext i3 %shl_ln550

]]></Node>
<StgValue><ssdm name="zext_ln550"/></StgValue>
</operation>

<operation id="526" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln548" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i157.split:5 %or_ln550 = or i3 %shl_ln550, i3 1

]]></Node>
<StgValue><ssdm name="or_ln550"/></StgValue>
</operation>

<operation id="527" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln548" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="64" op_0_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i157.split:6 %zext_ln703_3 = zext i3 %or_ln550

]]></Node>
<StgValue><ssdm name="zext_ln703_3"/></StgValue>
</operation>

<operation id="528" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln548" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i157.split:7 %AUS_accu_tmp0_V_addr_1 = getelementptr i64 %AUS_accu_tmp0_V, i64 0, i64 %zext_ln550

]]></Node>
<StgValue><ssdm name="AUS_accu_tmp0_V_addr_1"/></StgValue>
</operation>

<operation id="529" st_id="46" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln548" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="64" op_0_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i157.split:8 %AUS_accu_tmp0_V_load = load i3 %AUS_accu_tmp0_V_addr_1

]]></Node>
<StgValue><ssdm name="AUS_accu_tmp0_V_load"/></StgValue>
</operation>

<operation id="530" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln548" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i157.split:9 %AUS_accu_tmp0_V_addr_2 = getelementptr i64 %AUS_accu_tmp0_V, i64 0, i64 %zext_ln703_3

]]></Node>
<StgValue><ssdm name="AUS_accu_tmp0_V_addr_2"/></StgValue>
</operation>

<operation id="531" st_id="46" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln548" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="64" op_0_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i157.split:10 %AUS_accu_tmp0_V_load_1 = load i3 %AUS_accu_tmp0_V_addr_2

]]></Node>
<StgValue><ssdm name="AUS_accu_tmp0_V_load_1"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="532" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln548" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="64" op_0_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i157.split:0 %zext_ln548 = zext i3 %t_3

]]></Node>
<StgValue><ssdm name="zext_ln548"/></StgValue>
</operation>

<operation id="533" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln548" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i157.split:1 %specpipeline_ln548 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_39

]]></Node>
<StgValue><ssdm name="specpipeline_ln548"/></StgValue>
</operation>

<operation id="534" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln548" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i157.split:2 %specloopname_ln548 = specloopname void @_ssdm_op_SpecLoopName, void @empty_32

]]></Node>
<StgValue><ssdm name="specloopname_ln548"/></StgValue>
</operation>

<operation id="535" st_id="47" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln548" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="64" op_0_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i157.split:8 %AUS_accu_tmp0_V_load = load i3 %AUS_accu_tmp0_V_addr_1

]]></Node>
<StgValue><ssdm name="AUS_accu_tmp0_V_load"/></StgValue>
</operation>

<operation id="536" st_id="47" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln548" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="64" op_0_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i157.split:10 %AUS_accu_tmp0_V_load_1 = load i3 %AUS_accu_tmp0_V_addr_2

]]></Node>
<StgValue><ssdm name="AUS_accu_tmp0_V_load_1"/></StgValue>
</operation>

<operation id="537" st_id="47" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln548" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i157.split:11 %add_ln703_12 = add i64 %AUS_accu_tmp0_V_load_1, i64 %AUS_accu_tmp0_V_load

]]></Node>
<StgValue><ssdm name="add_ln703_12"/></StgValue>
</operation>

<operation id="538" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln548" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="2" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i157.split:12 %AUS_accu_tmp1_V_addr = getelementptr i64 %AUS_accu_tmp1_V, i64 0, i64 %zext_ln548

]]></Node>
<StgValue><ssdm name="AUS_accu_tmp1_V_addr"/></StgValue>
</operation>

<operation id="539" st_id="47" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln548" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="0" op_0_bw="64" op_1_bw="2">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i157.split:13 %store_ln550 = store i64 %add_ln703_12, i2 %AUS_accu_tmp1_V_addr

]]></Node>
<StgValue><ssdm name="store_ln550"/></StgValue>
</operation>

<operation id="540" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln548" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i157.split:14 %br_ln0 = br void %_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i157

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="541" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i123.preheader:0 %br_ln554 = br void %_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i123

]]></Node>
<StgValue><ssdm name="br_ln554"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="542" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i123:0 %t_5 = phi i2 %add_ln554, void %_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i123.split, i2 0, void %_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i123.preheader

]]></Node>
<StgValue><ssdm name="t_5"/></StgValue>
</operation>

<operation id="543" st_id="49" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i123:1 %add_ln554 = add i2 %t_5, i2 1

]]></Node>
<StgValue><ssdm name="add_ln554"/></StgValue>
</operation>

<operation id="544" st_id="49" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i123:2 %icmp_ln554 = icmp_eq  i2 %t_5, i2 2

]]></Node>
<StgValue><ssdm name="icmp_ln554"/></StgValue>
</operation>

<operation id="545" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i123:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="546" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i123:4 %br_ln554 = br i1 %icmp_ln554, void %_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i123.split, void %_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv

]]></Node>
<StgValue><ssdm name="br_ln554"/></StgValue>
</operation>

<operation id="547" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln554" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i123.split:3 %shl_ln556 = shl i2 %t_5, i2 1

]]></Node>
<StgValue><ssdm name="shl_ln556"/></StgValue>
</operation>

<operation id="548" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln554" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="64" op_0_bw="2">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i123.split:4 %zext_ln556 = zext i2 %shl_ln556

]]></Node>
<StgValue><ssdm name="zext_ln556"/></StgValue>
</operation>

<operation id="549" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln554" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i123.split:5 %or_ln556 = or i2 %shl_ln556, i2 1

]]></Node>
<StgValue><ssdm name="or_ln556"/></StgValue>
</operation>

<operation id="550" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln554" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="64" op_0_bw="2">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i123.split:6 %zext_ln703_4 = zext i2 %or_ln556

]]></Node>
<StgValue><ssdm name="zext_ln703_4"/></StgValue>
</operation>

<operation id="551" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln554" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="2" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i123.split:7 %AUS_accu_tmp1_V_addr_1 = getelementptr i64 %AUS_accu_tmp1_V, i64 0, i64 %zext_ln556

]]></Node>
<StgValue><ssdm name="AUS_accu_tmp1_V_addr_1"/></StgValue>
</operation>

<operation id="552" st_id="49" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln554" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="64" op_0_bw="2">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i123.split:8 %AUS_accu_tmp1_V_load = load i2 %AUS_accu_tmp1_V_addr_1

]]></Node>
<StgValue><ssdm name="AUS_accu_tmp1_V_load"/></StgValue>
</operation>

<operation id="553" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln554" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="2" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i123.split:9 %AUS_accu_tmp1_V_addr_2 = getelementptr i64 %AUS_accu_tmp1_V, i64 0, i64 %zext_ln703_4

]]></Node>
<StgValue><ssdm name="AUS_accu_tmp1_V_addr_2"/></StgValue>
</operation>

<operation id="554" st_id="49" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln554" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="64" op_0_bw="2">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i123.split:10 %AUS_accu_tmp1_V_load_1 = load i2 %AUS_accu_tmp1_V_addr_2

]]></Node>
<StgValue><ssdm name="AUS_accu_tmp1_V_load_1"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="555" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln554" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="64" op_0_bw="2">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i123.split:0 %zext_ln554 = zext i2 %t_5

]]></Node>
<StgValue><ssdm name="zext_ln554"/></StgValue>
</operation>

<operation id="556" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln554" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i123.split:1 %specpipeline_ln554 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_39

]]></Node>
<StgValue><ssdm name="specpipeline_ln554"/></StgValue>
</operation>

<operation id="557" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln554" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i123.split:2 %specloopname_ln554 = specloopname void @_ssdm_op_SpecLoopName, void @empty_38

]]></Node>
<StgValue><ssdm name="specloopname_ln554"/></StgValue>
</operation>

<operation id="558" st_id="50" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln554" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="64" op_0_bw="2">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i123.split:8 %AUS_accu_tmp1_V_load = load i2 %AUS_accu_tmp1_V_addr_1

]]></Node>
<StgValue><ssdm name="AUS_accu_tmp1_V_load"/></StgValue>
</operation>

<operation id="559" st_id="50" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln554" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="64" op_0_bw="2">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i123.split:10 %AUS_accu_tmp1_V_load_1 = load i2 %AUS_accu_tmp1_V_addr_2

]]></Node>
<StgValue><ssdm name="AUS_accu_tmp1_V_load_1"/></StgValue>
</operation>

<operation id="560" st_id="50" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln554" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i123.split:11 %add_ln703_14 = add i64 %AUS_accu_tmp1_V_load_1, i64 %AUS_accu_tmp1_V_load

]]></Node>
<StgValue><ssdm name="add_ln703_14"/></StgValue>
</operation>

<operation id="561" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln554" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="1" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i123.split:12 %op_V_addr = getelementptr i64 %AUS_accu_tmp2_V, i64 0, i64 %zext_ln554

]]></Node>
<StgValue><ssdm name="op_V_addr"/></StgValue>
</operation>

<operation id="562" st_id="50" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln554" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="0" op_0_bw="64" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i123.split:13 %store_ln556 = store i64 %add_ln703_14, i1 %op_V_addr

]]></Node>
<StgValue><ssdm name="store_ln556"/></StgValue>
</operation>

<operation id="563" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln554" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i123.split:14 %br_ln0 = br void %_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i123

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="564" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="64" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:0 %AUS_accu_tmp2_V_load = load i1 %AUS_accu_tmp2_V_addr

]]></Node>
<StgValue><ssdm name="AUS_accu_tmp2_V_load"/></StgValue>
</operation>

<operation id="565" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="64" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:1 %AUS_accu_tmp2_V_load_1 = load i1 %AUS_accu_tmp2_V_addr_1

]]></Node>
<StgValue><ssdm name="AUS_accu_tmp2_V_load_1"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="566" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="64" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:0 %AUS_accu_tmp2_V_load = load i1 %AUS_accu_tmp2_V_addr

]]></Node>
<StgValue><ssdm name="AUS_accu_tmp2_V_load"/></StgValue>
</operation>

<operation id="567" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="64" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:1 %AUS_accu_tmp2_V_load_1 = load i1 %AUS_accu_tmp2_V_addr_1

]]></Node>
<StgValue><ssdm name="AUS_accu_tmp2_V_load_1"/></StgValue>
</operation>

<operation id="568" st_id="52" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:2 %accu_s_V = add i64 %AUS_accu_tmp2_V_load_1, i64 %AUS_accu_tmp2_V_load

]]></Node>
<StgValue><ssdm name="accu_s_V"/></StgValue>
</operation>

<operation id="569" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:4 %p_Result_88 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %accu_s_V, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_88"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="570" st_id="53" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:3 %icmp_ln935 = icmp_eq  i64 %accu_s_V, i64 0

]]></Node>
<StgValue><ssdm name="icmp_ln935"/></StgValue>
</operation>

<operation id="571" st_id="53" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_Result_88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:5 %tmp_V_11 = sub i64 0, i64 %accu_s_V

]]></Node>
<StgValue><ssdm name="tmp_V_11"/></StgValue>
</operation>

<operation id="572" st_id="53" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:6 %tmp_V_14 = select i1 %p_Result_88, i64 %tmp_V_11, i64 %accu_s_V

]]></Node>
<StgValue><ssdm name="tmp_V_14"/></StgValue>
</operation>

<operation id="573" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:7 %p_Result_89 = partselect i64 @_ssdm_op_PartSelect.i64.i64.i32.i32, i64 %tmp_V_14, i32 63, i32 0

]]></Node>
<StgValue><ssdm name="p_Result_89"/></StgValue>
</operation>

<operation id="574" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:8 %tmp_s = cttz i64 @llvm.cttz.i64, i64 %p_Result_89, i1 1

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="575" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="32" op_0_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:9 %l = trunc i64 %tmp_s

]]></Node>
<StgValue><ssdm name="l"/></StgValue>
</operation>

<operation id="576" st_id="53" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:10 %sub_ln944 = sub i32 64, i32 %l

]]></Node>
<StgValue><ssdm name="sub_ln944"/></StgValue>
</operation>

<operation id="577" st_id="53" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:11 %lsb_index = add i32 %sub_ln944, i32 4294967272

]]></Node>
<StgValue><ssdm name="lsb_index"/></StgValue>
</operation>

<operation id="578" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:12 %tmp_60 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %lsb_index, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="579" st_id="53" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:13 %icmp_ln946 = icmp_sgt  i31 %tmp_60, i31 0

]]></Node>
<StgValue><ssdm name="icmp_ln946"/></StgValue>
</operation>

<operation id="580" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="7" op_0_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:14 %trunc_ln947 = trunc i32 %sub_ln944

]]></Node>
<StgValue><ssdm name="trunc_ln947"/></StgValue>
</operation>

<operation id="581" st_id="53" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:15 %sub_ln947 = sub i7 89, i7 %trunc_ln947

]]></Node>
<StgValue><ssdm name="sub_ln947"/></StgValue>
</operation>

<operation id="582" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="64" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:16 %zext_ln947 = zext i7 %sub_ln947

]]></Node>
<StgValue><ssdm name="zext_ln947"/></StgValue>
</operation>

<operation id="583" st_id="53" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:17 %lshr_ln947 = lshr i64 18446744073709551615, i64 %zext_ln947

]]></Node>
<StgValue><ssdm name="lshr_ln947"/></StgValue>
</operation>

<operation id="584" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="64" op_0_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:18 %zext_ln949 = zext i32 %lsb_index

]]></Node>
<StgValue><ssdm name="zext_ln949"/></StgValue>
</operation>

<operation id="585" st_id="53" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:19 %shl_ln949 = shl i64 1, i64 %zext_ln949

]]></Node>
<StgValue><ssdm name="shl_ln949"/></StgValue>
</operation>

<operation id="586" st_id="53" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:20 %or_ln949_1 = or i64 %lshr_ln947, i64 %shl_ln949

]]></Node>
<StgValue><ssdm name="or_ln949_1"/></StgValue>
</operation>

<operation id="587" st_id="53" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:21 %and_ln949 = and i64 %tmp_V_14, i64 %or_ln949_1

]]></Node>
<StgValue><ssdm name="and_ln949"/></StgValue>
</operation>

<operation id="588" st_id="53" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:22 %icmp_ln949 = icmp_ne  i64 %and_ln949, i64 0

]]></Node>
<StgValue><ssdm name="icmp_ln949"/></StgValue>
</operation>

<operation id="589" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:23 %tmp_61 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %lsb_index, i32 31

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="590" st_id="53" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:24 %xor_ln949 = xor i1 %tmp_61, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln949"/></StgValue>
</operation>

<operation id="591" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:25 %p_Result_90 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %tmp_V_14, i32 %lsb_index

]]></Node>
<StgValue><ssdm name="p_Result_90"/></StgValue>
</operation>

<operation id="592" st_id="53" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:26 %icmp_ln954 = icmp_sgt  i32 %lsb_index, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln954"/></StgValue>
</operation>

<operation id="593" st_id="53" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:27 %and_ln949_1 = and i1 %p_Result_90, i1 %xor_ln949

]]></Node>
<StgValue><ssdm name="and_ln949_1"/></StgValue>
</operation>

<operation id="594" st_id="53" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:31 %select_ln946 = select i1 %icmp_ln946, i1 %icmp_ln949, i1 %p_Result_90

]]></Node>
<StgValue><ssdm name="select_ln946"/></StgValue>
</operation>

<operation id="595" st_id="53" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:35 %select_ln954 = select i1 %icmp_ln954, i1 %select_ln946, i1 %and_ln949_1

]]></Node>
<StgValue><ssdm name="select_ln954"/></StgValue>
</operation>

<operation id="596" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="8" op_0_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:43 %trunc_ln943 = trunc i64 %tmp_s

]]></Node>
<StgValue><ssdm name="trunc_ln943"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="597" st_id="54" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln954" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:28 %sub_ln955 = sub i32 25, i32 %sub_ln944

]]></Node>
<StgValue><ssdm name="sub_ln955"/></StgValue>
</operation>

<operation id="598" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln954" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="64" op_0_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:29 %zext_ln955 = zext i32 %sub_ln955

]]></Node>
<StgValue><ssdm name="zext_ln955"/></StgValue>
</operation>

<operation id="599" st_id="54" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln954" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:30 %shl_ln955 = shl i64 %tmp_V_14, i64 %zext_ln955

]]></Node>
<StgValue><ssdm name="shl_ln955"/></StgValue>
</operation>

<operation id="600" st_id="54" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln954" val="1"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:32 %add_ln954 = add i32 %sub_ln944, i32 4294967271

]]></Node>
<StgValue><ssdm name="add_ln954"/></StgValue>
</operation>

<operation id="601" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln954" val="1"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="64" op_0_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:33 %zext_ln954 = zext i32 %add_ln954

]]></Node>
<StgValue><ssdm name="zext_ln954"/></StgValue>
</operation>

<operation id="602" st_id="54" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln954" val="1"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:34 %lshr_ln954 = lshr i64 %tmp_V_14, i64 %zext_ln954

]]></Node>
<StgValue><ssdm name="lshr_ln954"/></StgValue>
</operation>

<operation id="603" st_id="54" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:36 %m = select i1 %icmp_ln954, i64 %lshr_ln954, i64 %shl_ln955

]]></Node>
<StgValue><ssdm name="m"/></StgValue>
</operation>

<operation id="604" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="64" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:37 %zext_ln961 = zext i1 %select_ln954

]]></Node>
<StgValue><ssdm name="zext_ln961"/></StgValue>
</operation>

<operation id="605" st_id="54" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:38 %m_17 = add i64 %m, i64 %zext_ln961

]]></Node>
<StgValue><ssdm name="m_17"/></StgValue>
</operation>

<operation id="606" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:39 %m_24 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %m_17, i32 1, i32 63

]]></Node>
<StgValue><ssdm name="m_24"/></StgValue>
</operation>

<operation id="607" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="64" op_0_bw="63">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:40 %zext_ln962 = zext i63 %m_24

]]></Node>
<StgValue><ssdm name="zext_ln962"/></StgValue>
</operation>

<operation id="608" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:41 %p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %m_17, i32 25

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="609" st_id="54" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:42 %select_ln943 = select i1 %p_Result_s, i8 127, i8 126

]]></Node>
<StgValue><ssdm name="select_ln943"/></StgValue>
</operation>

<operation id="610" st_id="54" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:44 %sub_ln964 = sub i8 21, i8 %trunc_ln943

]]></Node>
<StgValue><ssdm name="sub_ln964"/></StgValue>
</operation>

<operation id="611" st_id="54" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:45 %add_ln964 = add i8 %sub_ln964, i8 %select_ln943

]]></Node>
<StgValue><ssdm name="add_ln964"/></StgValue>
</operation>

<operation id="612" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:46 %tmp_1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %p_Result_88, i8 %add_ln964

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="613" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="9" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:47 %p_Result_91 = partset i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32, i64 %zext_ln962, i9 %tmp_1, i32 23, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_91"/></StgValue>
</operation>

<operation id="614" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="32" op_0_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:48 %LD = trunc i64 %p_Result_91

]]></Node>
<StgValue><ssdm name="LD"/></StgValue>
</operation>

<operation id="615" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="32" op_0_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:49 %bitcast_ln744 = bitcast i32 %LD

]]></Node>
<StgValue><ssdm name="bitcast_ln744"/></StgValue>
</operation>

<operation id="616" st_id="54" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:50 %select_ln935 = select i1 %icmp_ln935, i32 0, i32 %bitcast_ln744

]]></Node>
<StgValue><ssdm name="select_ln935"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="617" st_id="55" stage="10" lat="10">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:51 %v_assign = fsqrt i32 @llvm.sqrt.f32, i32 %select_ln935

]]></Node>
<StgValue><ssdm name="v_assign"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="618" st_id="56" stage="9" lat="10">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:51 %v_assign = fsqrt i32 @llvm.sqrt.f32, i32 %select_ln935

]]></Node>
<StgValue><ssdm name="v_assign"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="619" st_id="57" stage="8" lat="10">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:51 %v_assign = fsqrt i32 @llvm.sqrt.f32, i32 %select_ln935

]]></Node>
<StgValue><ssdm name="v_assign"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="620" st_id="58" stage="7" lat="10">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:51 %v_assign = fsqrt i32 @llvm.sqrt.f32, i32 %select_ln935

]]></Node>
<StgValue><ssdm name="v_assign"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="621" st_id="59" stage="6" lat="10">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:51 %v_assign = fsqrt i32 @llvm.sqrt.f32, i32 %select_ln935

]]></Node>
<StgValue><ssdm name="v_assign"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="622" st_id="60" stage="5" lat="10">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:51 %v_assign = fsqrt i32 @llvm.sqrt.f32, i32 %select_ln935

]]></Node>
<StgValue><ssdm name="v_assign"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="623" st_id="61" stage="4" lat="10">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:51 %v_assign = fsqrt i32 @llvm.sqrt.f32, i32 %select_ln935

]]></Node>
<StgValue><ssdm name="v_assign"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="624" st_id="62" stage="3" lat="10">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:51 %v_assign = fsqrt i32 @llvm.sqrt.f32, i32 %select_ln935

]]></Node>
<StgValue><ssdm name="v_assign"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="625" st_id="63" stage="2" lat="10">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:51 %v_assign = fsqrt i32 @llvm.sqrt.f32, i32 %select_ln935

]]></Node>
<StgValue><ssdm name="v_assign"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="626" st_id="64" stage="1" lat="10">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:51 %v_assign = fsqrt i32 @llvm.sqrt.f32, i32 %select_ln935

]]></Node>
<StgValue><ssdm name="v_assign"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="627" st_id="65" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="64" op_0_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:52 %d = fpext i32 %v_assign

]]></Node>
<StgValue><ssdm name="d"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="628" st_id="66" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="64" op_0_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:52 %d = fpext i32 %v_assign

]]></Node>
<StgValue><ssdm name="d"/></StgValue>
</operation>

<operation id="629" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="64" op_0_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:53 %ireg = bitcast i64 %d

]]></Node>
<StgValue><ssdm name="ireg"/></StgValue>
</operation>

<operation id="630" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="63" op_0_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:54 %trunc_ln555 = trunc i64 %ireg

]]></Node>
<StgValue><ssdm name="trunc_ln555"/></StgValue>
</operation>

<operation id="631" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:55 %p_Result_92 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_92"/></StgValue>
</operation>

<operation id="632" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:56 %exp_tmp = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="exp_tmp"/></StgValue>
</operation>

<operation id="633" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="12" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:57 %zext_ln455 = zext i11 %exp_tmp

]]></Node>
<StgValue><ssdm name="zext_ln455"/></StgValue>
</operation>

<operation id="634" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="52" op_0_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:58 %trunc_ln565 = trunc i64 %ireg

]]></Node>
<StgValue><ssdm name="trunc_ln565"/></StgValue>
</operation>

<operation id="635" st_id="66" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:63 %icmp_ln571 = icmp_eq  i63 %trunc_ln555, i63 0

]]></Node>
<StgValue><ssdm name="icmp_ln571"/></StgValue>
</operation>

<operation id="636" st_id="66" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:64 %F2 = sub i12 1075, i12 %zext_ln455

]]></Node>
<StgValue><ssdm name="F2"/></StgValue>
</operation>

<operation id="637" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="11" op_0_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:65 %trunc_ln575 = trunc i12 %F2

]]></Node>
<StgValue><ssdm name="trunc_ln575"/></StgValue>
</operation>

<operation id="638" st_id="66" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:66 %icmp_ln581_2 = icmp_sgt  i12 %F2, i12 43

]]></Node>
<StgValue><ssdm name="icmp_ln581_2"/></StgValue>
</operation>

<operation id="639" st_id="66" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:67 %add_ln581_3 = add i12 %F2, i12 4053

]]></Node>
<StgValue><ssdm name="add_ln581_3"/></StgValue>
</operation>

<operation id="640" st_id="66" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:68 %sub_ln581 = sub i12 43, i12 %F2

]]></Node>
<StgValue><ssdm name="sub_ln581"/></StgValue>
</operation>

<operation id="641" st_id="66" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:69 %sh_amt = select i1 %icmp_ln581_2, i12 %add_ln581_3, i12 %sub_ln581

]]></Node>
<StgValue><ssdm name="sh_amt"/></StgValue>
</operation>

<operation id="642" st_id="66" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:70 %icmp_ln582 = icmp_eq  i12 %F2, i12 43

]]></Node>
<StgValue><ssdm name="icmp_ln582"/></StgValue>
</operation>

<operation id="643" st_id="66" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:72 %icmp_ln585 = icmp_ult  i12 %sh_amt, i12 54

]]></Node>
<StgValue><ssdm name="icmp_ln585"/></StgValue>
</operation>

<operation id="644" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="6" op_0_bw="6" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:73 %tmp_64 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %sh_amt, i32 6, i32 11

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="645" st_id="66" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:74 %icmp_ln603 = icmp_eq  i6 %tmp_64, i6 0

]]></Node>
<StgValue><ssdm name="icmp_ln603"/></StgValue>
</operation>

<operation id="646" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="6" op_0_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:75 %trunc_ln586 = trunc i12 %sh_amt

]]></Node>
<StgValue><ssdm name="trunc_ln586"/></StgValue>
</operation>

<operation id="647" st_id="66" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:85 %icmp_ln591_2 = icmp_sgt  i12 %add_ln581_3, i12 54

]]></Node>
<StgValue><ssdm name="icmp_ln591_2"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="648" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:59 %p_Result_93 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln565

]]></Node>
<StgValue><ssdm name="p_Result_93"/></StgValue>
</operation>

<operation id="649" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="54" op_0_bw="53">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:60 %zext_ln569 = zext i53 %p_Result_93

]]></Node>
<StgValue><ssdm name="zext_ln569"/></StgValue>
</operation>

<operation id="650" st_id="67" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_Result_92" val="1"/>
<literal name="icmp_ln571" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:61 %man_V_7 = sub i54 0, i54 %zext_ln569

]]></Node>
<StgValue><ssdm name="man_V_7"/></StgValue>
</operation>

<operation id="651" st_id="67" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:62 %man_V = select i1 %p_Result_92, i54 %man_V_7, i54 %zext_ln569

]]></Node>
<StgValue><ssdm name="man_V"/></StgValue>
</operation>

<operation id="652" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="64" op_0_bw="54">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:71 %sext_ln583 = sext i54 %man_V

]]></Node>
<StgValue><ssdm name="sext_ln583"/></StgValue>
</operation>

<operation id="653" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln585" val="1"/>
<literal name="icmp_ln571" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="54" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:76 %zext_ln586 = zext i6 %trunc_ln586

]]></Node>
<StgValue><ssdm name="zext_ln586"/></StgValue>
</operation>

<operation id="654" st_id="67" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln585" val="1"/>
<literal name="icmp_ln571" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:77 %ashr_ln586 = ashr i54 %man_V, i54 %zext_ln586

]]></Node>
<StgValue><ssdm name="ashr_ln586"/></StgValue>
</operation>

<operation id="655" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln585" val="0"/>
<literal name="icmp_ln571" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="32" op_0_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:78 %bitcast_ln702 = bitcast i32 %v_assign

]]></Node>
<StgValue><ssdm name="bitcast_ln702"/></StgValue>
</operation>

<operation id="656" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln585" val="0"/>
<literal name="icmp_ln571" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:79 %tmp_65 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %bitcast_ln702, i32 31

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="657" st_id="67" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln585" val="0"/>
<literal name="icmp_ln571" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:80 %trunc_ln588_cast = select i1 %tmp_65, i54 18014398509481983, i54 0

]]></Node>
<StgValue><ssdm name="trunc_ln588_cast"/></StgValue>
</operation>

<operation id="658" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="64" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:81 %zext_ln604 = zext i6 %trunc_ln586

]]></Node>
<StgValue><ssdm name="zext_ln604"/></StgValue>
</operation>

<operation id="659" st_id="67" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:82 %shl_ln604 = shl i64 %sext_ln583, i64 %zext_ln604

]]></Node>
<StgValue><ssdm name="shl_ln604"/></StgValue>
</operation>

<operation id="660" st_id="67" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:83 %select_ln585 = select i1 %icmp_ln585, i54 %ashr_ln586, i54 %trunc_ln588_cast

]]></Node>
<StgValue><ssdm name="select_ln585"/></StgValue>
</operation>

<operation id="661" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="55" op_0_bw="54">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:84 %sext_ln591 = sext i54 %select_ln585

]]></Node>
<StgValue><ssdm name="sext_ln591"/></StgValue>
</operation>

<operation id="662" st_id="67" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln591_2" val="0"/>
<literal name="icmp_ln571" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:86 %add_ln591_2 = add i11 %trunc_ln575, i11 2004

]]></Node>
<StgValue><ssdm name="add_ln591_2"/></StgValue>
</operation>

<operation id="663" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln591_2" val="0"/>
<literal name="icmp_ln571" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="32" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:87 %zext_ln591_2 = zext i11 %add_ln591_2

]]></Node>
<StgValue><ssdm name="zext_ln591_2"/></StgValue>
</operation>

<operation id="664" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln591_2" val="0"/>
<literal name="icmp_ln571" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="1" op_0_bw="1" op_1_bw="54" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:88 %p_Result_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %man_V, i32 %zext_ln591_2

]]></Node>
<StgValue><ssdm name="p_Result_3"/></StgValue>
</operation>

<operation id="665" st_id="67" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:89 %qb = select i1 %icmp_ln591_2, i1 %p_Result_92, i1 %p_Result_3

]]></Node>
<StgValue><ssdm name="qb"/></StgValue>
</operation>

<operation id="666" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="55" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:90 %zext_ln415_13 = zext i1 %qb

]]></Node>
<StgValue><ssdm name="zext_ln415_13"/></StgValue>
</operation>

<operation id="667" st_id="67" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:91 %add_ln415_13 = add i55 %sext_ln591, i55 %zext_ln415_13

]]></Node>
<StgValue><ssdm name="add_ln415_13"/></StgValue>
</operation>

<operation id="668" st_id="67" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:92 %xor_ln571 = xor i1 %icmp_ln571, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln571"/></StgValue>
</operation>

<operation id="669" st_id="67" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:93 %and_ln582 = and i1 %icmp_ln582, i1 %xor_ln571

]]></Node>
<StgValue><ssdm name="and_ln582"/></StgValue>
</operation>

<operation id="670" st_id="67" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:94 %select_ln582 = select i1 %and_ln582, i54 %man_V, i54 0

]]></Node>
<StgValue><ssdm name="select_ln582"/></StgValue>
</operation>

<operation id="671" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="55" op_0_bw="54">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:95 %sext_ln582 = sext i54 %select_ln582

]]></Node>
<StgValue><ssdm name="sext_ln582"/></StgValue>
</operation>

<operation id="672" st_id="67" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:96 %or_ln582 = or i1 %icmp_ln571, i1 %icmp_ln582

]]></Node>
<StgValue><ssdm name="or_ln582"/></StgValue>
</operation>

<operation id="673" st_id="67" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:97 %xor_ln582 = xor i1 %or_ln582, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln582"/></StgValue>
</operation>

<operation id="674" st_id="67" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:98 %and_ln581 = and i1 %icmp_ln581_2, i1 %xor_ln582

]]></Node>
<StgValue><ssdm name="and_ln581"/></StgValue>
</operation>

<operation id="675" st_id="67" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="55" op_0_bw="1" op_1_bw="55" op_2_bw="55">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:99 %select_ln581 = select i1 %and_ln581, i55 %add_ln415_13, i55 %sext_ln582

]]></Node>
<StgValue><ssdm name="select_ln581"/></StgValue>
</operation>

<operation id="676" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="64" op_0_bw="55">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:100 %sext_ln581 = sext i55 %select_ln581

]]></Node>
<StgValue><ssdm name="sext_ln581"/></StgValue>
</operation>

<operation id="677" st_id="67" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:101 %or_ln581 = or i1 %or_ln582, i1 %icmp_ln581_2

]]></Node>
<StgValue><ssdm name="or_ln581"/></StgValue>
</operation>

<operation id="678" st_id="67" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:102 %xor_ln581 = xor i1 %or_ln581, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln581"/></StgValue>
</operation>

<operation id="679" st_id="67" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:103 %and_ln603 = and i1 %icmp_ln603, i1 %xor_ln581

]]></Node>
<StgValue><ssdm name="and_ln603"/></StgValue>
</operation>

<operation id="680" st_id="67" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln571" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:104 %select_ln603 = select i1 %and_ln603, i64 %shl_ln604, i64 %sext_ln581

]]></Node>
<StgValue><ssdm name="select_ln603"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="681" st_id="68" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:105 %accu_s_V_1 = select i1 %icmp_ln571, i64 0, i64 %select_ln603

]]></Node>
<StgValue><ssdm name="accu_s_V_1"/></StgValue>
</operation>

<operation id="682" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="2" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:106 %sigma_V_addr_2 = getelementptr i64 %sigma_V, i64 0, i64 %zext_ln525

]]></Node>
<StgValue><ssdm name="sigma_V_addr_2"/></StgValue>
</operation>

<operation id="683" st_id="68" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="0" op_0_bw="64" op_1_bw="2">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:107 %store_ln566 = store i64 %accu_s_V_1, i2 %sigma_V_addr_2

]]></Node>
<StgValue><ssdm name="store_ln566"/></StgValue>
</operation>

<operation id="684" st_id="68" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:108 %icmp_ln885 = icmp_eq  i64 %accu_s_V_1, i64 0

]]></Node>
<StgValue><ssdm name="icmp_ln885"/></StgValue>
</operation>

<operation id="685" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i_ifconv:109 %br_ln885 = br i1 %icmp_ln885, void %_ifconv, void %_ZNK13ap_fixed_baseILi64ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEgtEd.exit.thread

]]></Node>
<StgValue><ssdm name="br_ln885"/></StgValue>
</operation>

<operation id="686" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ifconv:0 %p_Result_94 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %accu_s_V_1, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_94"/></StgValue>
</operation>

<operation id="687" st_id="68" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:1 %tmp_V = sub i64 0, i64 %accu_s_V_1

]]></Node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>

<operation id="688" st_id="68" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:2 %tmp_V_15 = select i1 %p_Result_94, i64 %tmp_V, i64 %accu_s_V_1

]]></Node>
<StgValue><ssdm name="tmp_V_15"/></StgValue>
</operation>

<operation id="689" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:3 %p_Result_95 = partselect i64 @_ssdm_op_PartSelect.i64.i64.i32.i32, i64 %tmp_V_15, i32 63, i32 0

]]></Node>
<StgValue><ssdm name="p_Result_95"/></StgValue>
</operation>

<operation id="690" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1">
<![CDATA[
_ifconv:4 %tmp_3 = cttz i64 @llvm.cttz.i64, i64 %p_Result_95, i1 1

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="691" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="32" op_0_bw="64">
<![CDATA[
_ifconv:5 %l_3 = trunc i64 %tmp_3

]]></Node>
<StgValue><ssdm name="l_3"/></StgValue>
</operation>

<operation id="692" st_id="68" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:6 %sub_ln894 = sub i32 64, i32 %l_3

]]></Node>
<StgValue><ssdm name="sub_ln894"/></StgValue>
</operation>

<operation id="693" st_id="68" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:7 %lsb_index_3 = add i32 %sub_ln894, i32 4294967243

]]></Node>
<StgValue><ssdm name="lsb_index_3"/></StgValue>
</operation>

<operation id="694" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:8 %tmp_67 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %lsb_index_3, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="695" st_id="68" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
_ifconv:9 %icmp_ln896 = icmp_sgt  i31 %tmp_67, i31 0

]]></Node>
<StgValue><ssdm name="icmp_ln896"/></StgValue>
</operation>

<operation id="696" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="7" op_0_bw="32">
<![CDATA[
_ifconv:10 %trunc_ln897 = trunc i32 %sub_ln894

]]></Node>
<StgValue><ssdm name="trunc_ln897"/></StgValue>
</operation>

<operation id="697" st_id="68" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ifconv:11 %sub_ln897 = sub i7 118, i7 %trunc_ln897

]]></Node>
<StgValue><ssdm name="sub_ln897"/></StgValue>
</operation>

<operation id="698" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="64" op_0_bw="7">
<![CDATA[
_ifconv:12 %zext_ln897 = zext i7 %sub_ln897

]]></Node>
<StgValue><ssdm name="zext_ln897"/></StgValue>
</operation>

<operation id="699" st_id="68" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:13 %lshr_ln897 = lshr i64 18446744073709551615, i64 %zext_ln897

]]></Node>
<StgValue><ssdm name="lshr_ln897"/></StgValue>
</operation>

<operation id="700" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:14 %zext_ln899 = zext i32 %lsb_index_3

]]></Node>
<StgValue><ssdm name="zext_ln899"/></StgValue>
</operation>

<operation id="701" st_id="68" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:15 %shl_ln899 = shl i64 1, i64 %zext_ln899

]]></Node>
<StgValue><ssdm name="shl_ln899"/></StgValue>
</operation>

<operation id="702" st_id="68" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:16 %or_ln899_5 = or i64 %lshr_ln897, i64 %shl_ln899

]]></Node>
<StgValue><ssdm name="or_ln899_5"/></StgValue>
</operation>

<operation id="703" st_id="68" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:17 %and_ln899 = and i64 %tmp_V_15, i64 %or_ln899_5

]]></Node>
<StgValue><ssdm name="and_ln899"/></StgValue>
</operation>

<operation id="704" st_id="68" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:18 %icmp_ln899 = icmp_ne  i64 %and_ln899, i64 0

]]></Node>
<StgValue><ssdm name="icmp_ln899"/></StgValue>
</operation>

<operation id="705" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:19 %tmp_68 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %lsb_index_3, i32 31

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="706" st_id="68" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:20 %xor_ln899 = xor i1 %tmp_68, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln899"/></StgValue>
</operation>

<operation id="707" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ifconv:21 %p_Result_96 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %tmp_V_15, i32 %lsb_index_3

]]></Node>
<StgValue><ssdm name="p_Result_96"/></StgValue>
</operation>

<operation id="708" st_id="68" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:22 %icmp_ln908 = icmp_sgt  i32 %lsb_index_3, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln908"/></StgValue>
</operation>

<operation id="709" st_id="68" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:23 %and_ln899_6 = and i1 %p_Result_96, i1 %xor_ln899

]]></Node>
<StgValue><ssdm name="and_ln899_6"/></StgValue>
</operation>

<operation id="710" st_id="68" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:24 %sub_ln909 = sub i32 54, i32 %sub_ln894

]]></Node>
<StgValue><ssdm name="sub_ln909"/></StgValue>
</operation>

<operation id="711" st_id="68" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:27 %select_ln896 = select i1 %icmp_ln896, i1 %icmp_ln899, i1 %p_Result_96

]]></Node>
<StgValue><ssdm name="select_ln896"/></StgValue>
</operation>

<operation id="712" st_id="68" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:28 %add_ln908 = add i32 %sub_ln894, i32 4294967242

]]></Node>
<StgValue><ssdm name="add_ln908"/></StgValue>
</operation>

<operation id="713" st_id="68" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:31 %select_ln908 = select i1 %icmp_ln908, i1 %select_ln896, i1 %and_ln899_6

]]></Node>
<StgValue><ssdm name="select_ln908"/></StgValue>
</operation>

<operation id="714" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="11" op_0_bw="64">
<![CDATA[
_ifconv:39 %trunc_ln893 = trunc i64 %tmp_3

]]></Node>
<StgValue><ssdm name="trunc_ln893"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="715" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln908" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:25 %zext_ln909 = zext i32 %sub_ln909

]]></Node>
<StgValue><ssdm name="zext_ln909"/></StgValue>
</operation>

<operation id="716" st_id="69" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln908" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:26 %shl_ln909 = shl i64 %tmp_V_15, i64 %zext_ln909

]]></Node>
<StgValue><ssdm name="shl_ln909"/></StgValue>
</operation>

<operation id="717" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln908" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:29 %zext_ln908 = zext i32 %add_ln908

]]></Node>
<StgValue><ssdm name="zext_ln908"/></StgValue>
</operation>

<operation id="718" st_id="69" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln908" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:30 %lshr_ln908 = lshr i64 %tmp_V_15, i64 %zext_ln908

]]></Node>
<StgValue><ssdm name="lshr_ln908"/></StgValue>
</operation>

<operation id="719" st_id="69" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:32 %m_21 = select i1 %icmp_ln908, i64 %lshr_ln908, i64 %shl_ln909

]]></Node>
<StgValue><ssdm name="m_21"/></StgValue>
</operation>

<operation id="720" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="64" op_0_bw="1">
<![CDATA[
_ifconv:33 %zext_ln911 = zext i1 %select_ln908

]]></Node>
<StgValue><ssdm name="zext_ln911"/></StgValue>
</operation>

<operation id="721" st_id="69" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:34 %m_22 = add i64 %m_21, i64 %zext_ln911

]]></Node>
<StgValue><ssdm name="m_22"/></StgValue>
</operation>

<operation id="722" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:35 %m_25 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %m_22, i32 1, i32 63

]]></Node>
<StgValue><ssdm name="m_25"/></StgValue>
</operation>

<operation id="723" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="64" op_0_bw="63">
<![CDATA[
_ifconv:36 %zext_ln912 = zext i63 %m_25

]]></Node>
<StgValue><ssdm name="zext_ln912"/></StgValue>
</operation>

<operation id="724" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ifconv:37 %p_Result_86 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %m_22, i32 54

]]></Node>
<StgValue><ssdm name="p_Result_86"/></StgValue>
</operation>

<operation id="725" st_id="69" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
_ifconv:38 %select_ln893 = select i1 %p_Result_86, i11 1023, i11 1022

]]></Node>
<StgValue><ssdm name="select_ln893"/></StgValue>
</operation>

<operation id="726" st_id="69" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:40 %sub_ln915 = sub i11 21, i11 %trunc_ln893

]]></Node>
<StgValue><ssdm name="sub_ln915"/></StgValue>
</operation>

<operation id="727" st_id="69" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:41 %add_ln915 = add i11 %sub_ln915, i11 %select_ln893

]]></Node>
<StgValue><ssdm name="add_ln915"/></StgValue>
</operation>

<operation id="728" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="12" op_0_bw="12" op_1_bw="1" op_2_bw="11">
<![CDATA[
_ifconv:42 %tmp_4 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i1.i11, i1 %p_Result_94, i11 %add_ln915

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="729" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="12" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv:43 %p_Result_97 = partset i64 @_ssdm_op_PartSet.i64.i64.i12.i32.i32, i64 %zext_ln912, i12 %tmp_4, i32 52, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_97"/></StgValue>
</operation>

<operation id="730" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="64" op_0_bw="64">
<![CDATA[
_ifconv:44 %bitcast_ln734 = bitcast i64 %p_Result_97

]]></Node>
<StgValue><ssdm name="bitcast_ln734"/></StgValue>
</operation>

<operation id="731" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="52" op_0_bw="52" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:45 %trunc_ln1 = partselect i52 @_ssdm_op_PartSelect.i52.i64.i32.i32, i64 %m_22, i32 1, i32 52

]]></Node>
<StgValue><ssdm name="trunc_ln1"/></StgValue>
</operation>

<operation id="732" st_id="69" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:46 %icmp_ln1505 = icmp_ne  i11 %add_ln915, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln1505"/></StgValue>
</operation>

<operation id="733" st_id="69" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
_ifconv:47 %icmp_ln1505_1 = icmp_eq  i52 %trunc_ln1, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln1505_1"/></StgValue>
</operation>

<operation id="734" st_id="69" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:49 %tmp = fcmp_ogt  i64 %bitcast_ln734, i64 1e-15

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="735" st_id="70" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:48 %or_ln1505 = or i1 %icmp_ln1505_1, i1 %icmp_ln1505

]]></Node>
<StgValue><ssdm name="or_ln1505"/></StgValue>
</operation>

<operation id="736" st_id="70" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:49 %tmp = fcmp_ogt  i64 %bitcast_ln734, i64 1e-15

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="737" st_id="70" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:50 %and_ln1505 = and i1 %or_ln1505, i1 %tmp

]]></Node>
<StgValue><ssdm name="and_ln1505"/></StgValue>
</operation>

<operation id="738" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv:51 %br_ln568 = br i1 %and_ln1505, void %_ZNK13ap_fixed_baseILi64ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEgtEd.exit.thread, void

]]></Node>
<StgValue><ssdm name="br_ln568"/></StgValue>
</operation>

<operation id="739" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1505" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0 %jj_load = load i32 %jj

]]></Node>
<StgValue><ssdm name="jj_load"/></StgValue>
</operation>

<operation id="740" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1505" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="107" op_0_bw="64">
<![CDATA[
:1 %conv_i = sext i64 %accu_s_V_1

]]></Node>
<StgValue><ssdm name="conv_i"/></StgValue>
</operation>

<operation id="741" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1505" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="15" op_0_bw="32">
<![CDATA[
:2 %trunc_ln569 = trunc i32 %jj_load

]]></Node>
<StgValue><ssdm name="trunc_ln569"/></StgValue>
</operation>

<operation id="742" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1505" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="0" op_0_bw="0">
<![CDATA[
:3 %br_ln569 = br void %_ZNK13ap_fixed_baseILi64ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi64ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit

]]></Node>
<StgValue><ssdm name="br_ln569"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="743" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi64ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:0 %i_10 = phi i8 0, void, i8 %add_ln569, void %_ZNK13ap_fixed_baseILi64ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi64ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split_ifconv

]]></Node>
<StgValue><ssdm name="i_10"/></StgValue>
</operation>

<operation id="744" st_id="71" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi64ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:1 %add_ln569 = add i8 %i_10, i8 1

]]></Node>
<StgValue><ssdm name="add_ln569"/></StgValue>
</operation>

<operation id="745" st_id="71" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi64ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:2 %icmp_ln569 = icmp_eq  i8 %i_10, i8 160

]]></Node>
<StgValue><ssdm name="icmp_ln569"/></StgValue>
</operation>

<operation id="746" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi64ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:3 %br_ln569 = br i1 %icmp_ln569, void %_ZNK13ap_fixed_baseILi64ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi64ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split_ifconv, void

]]></Node>
<StgValue><ssdm name="br_ln569"/></StgValue>
</operation>

<operation id="747" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln569" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="15" op_0_bw="15" op_1_bw="8" op_2_bw="7">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi64ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split_ifconv:0 %tmp_11 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i7, i8 %i_10, i7 0

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="748" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln569" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="5">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi64ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split_ifconv:1 %tmp_12 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %i_10, i5 0

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="749" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln569" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="15" op_0_bw="13">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi64ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split_ifconv:2 %zext_ln572 = zext i13 %tmp_12

]]></Node>
<StgValue><ssdm name="zext_ln572"/></StgValue>
</operation>

<operation id="750" st_id="71" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln569" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi64ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split_ifconv:3 %add_ln572 = add i15 %tmp_11, i15 %zext_ln572

]]></Node>
<StgValue><ssdm name="add_ln572"/></StgValue>
</operation>

<operation id="751" st_id="71" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln569" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi64ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split_ifconv:4 %add_ln572_1 = add i15 %add_ln572, i15 %trunc_ln569

]]></Node>
<StgValue><ssdm name="add_ln572_1"/></StgValue>
</operation>

<operation id="752" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln569" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="7" op_0_bw="7" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi64ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split_ifconv:10 %div267_udiv = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %i_10, i32 1, i32 7

]]></Node>
<StgValue><ssdm name="div267_udiv"/></StgValue>
</operation>

<operation id="753" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln569" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="8" op_0_bw="7">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi64ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split_ifconv:11 %zext_ln727 = zext i7 %div267_udiv

]]></Node>
<StgValue><ssdm name="zext_ln727"/></StgValue>
</operation>

<operation id="754" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln569" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="6" op_0_bw="6" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi64ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split_ifconv:12 %tmp_70 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %i_10, i32 1, i32 6

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="755" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln569" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="8" op_0_bw="8" op_1_bw="6" op_2_bw="2">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi64ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split_ifconv:13 %tmp_42_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %tmp_70, i2 0

]]></Node>
<StgValue><ssdm name="tmp_42_cast"/></StgValue>
</operation>

<operation id="756" st_id="71" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln569" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi64ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split_ifconv:14 %sub_ln727 = sub i8 %tmp_42_cast, i8 %zext_ln727

]]></Node>
<StgValue><ssdm name="sub_ln727"/></StgValue>
</operation>

<operation id="757" st_id="71" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln569" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi64ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split_ifconv:15 %add_ln727 = add i8 %sub_ln727, i8 %zext_ln525_1

]]></Node>
<StgValue><ssdm name="add_ln727"/></StgValue>
</operation>

<operation id="758" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln569" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="64" op_0_bw="8">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi64ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split_ifconv:16 %zext_ln727_1 = zext i8 %add_ln727

]]></Node>
<StgValue><ssdm name="zext_ln727_1"/></StgValue>
</operation>

<operation id="759" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln569" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi64ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split_ifconv:17 %matA_V_0_addr_4 = getelementptr i64 %matA_V_0, i64 0, i64 %zext_ln727_1

]]></Node>
<StgValue><ssdm name="matA_V_0_addr_4"/></StgValue>
</operation>

<operation id="760" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln569" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi64ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split_ifconv:18 %matA_V_1_addr_4 = getelementptr i64 %matA_V_1, i64 0, i64 %zext_ln727_1

]]></Node>
<StgValue><ssdm name="matA_V_1_addr_4"/></StgValue>
</operation>

<operation id="761" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln569" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="1" op_0_bw="8">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi64ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split_ifconv:19 %trunc_ln727 = trunc i8 %i_10

]]></Node>
<StgValue><ssdm name="trunc_ln727"/></StgValue>
</operation>

<operation id="762" st_id="71" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln569" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="64" op_0_bw="8">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi64ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split_ifconv:20 %matA_V_1_load_1 = load i8 %matA_V_1_addr_4

]]></Node>
<StgValue><ssdm name="matA_V_1_load_1"/></StgValue>
</operation>

<operation id="763" st_id="71" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln569" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="64" op_0_bw="8">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi64ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split_ifconv:21 %matA_V_0_load_1 = load i8 %matA_V_0_addr_4

]]></Node>
<StgValue><ssdm name="matA_V_0_load_1"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="764" st_id="72" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln569" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="64" op_0_bw="8">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi64ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split_ifconv:20 %matA_V_1_load_1 = load i8 %matA_V_1_addr_4

]]></Node>
<StgValue><ssdm name="matA_V_1_load_1"/></StgValue>
</operation>

<operation id="765" st_id="72" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln569" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="64" op_0_bw="8">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi64ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split_ifconv:21 %matA_V_0_load_1 = load i8 %matA_V_0_addr_4

]]></Node>
<StgValue><ssdm name="matA_V_0_load_1"/></StgValue>
</operation>

<operation id="766" st_id="72" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln569" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi64ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split_ifconv:22 %select_ln727 = select i1 %trunc_ln727, i64 %matA_V_1_load_1, i64 %matA_V_0_load_1

]]></Node>
<StgValue><ssdm name="select_ln727"/></StgValue>
</operation>

<operation id="767" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln569" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="107" op_0_bw="107" op_1_bw="64" op_2_bw="43">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi64ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split_ifconv:23 %t_7 = bitconcatenate i107 @_ssdm_op_BitConcatenate.i107.i64.i43, i64 %select_ln727, i43 0

]]></Node>
<StgValue><ssdm name="t_7"/></StgValue>
</operation>

<operation id="768" st_id="72" stage="111" lat="111">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln569" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="64" op_0_bw="107" op_1_bw="107">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi64ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split_ifconv:24 %sdiv_ln1148 = sdiv i107 %t_7, i107 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="769" st_id="73" stage="110" lat="111">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln569" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="64" op_0_bw="107" op_1_bw="107">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi64ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split_ifconv:24 %sdiv_ln1148 = sdiv i107 %t_7, i107 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="770" st_id="74" stage="109" lat="111">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln569" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="64" op_0_bw="107" op_1_bw="107">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi64ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split_ifconv:24 %sdiv_ln1148 = sdiv i107 %t_7, i107 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="771" st_id="75" stage="108" lat="111">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln569" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="64" op_0_bw="107" op_1_bw="107">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi64ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split_ifconv:24 %sdiv_ln1148 = sdiv i107 %t_7, i107 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="772" st_id="76" stage="107" lat="111">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln569" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="64" op_0_bw="107" op_1_bw="107">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi64ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split_ifconv:24 %sdiv_ln1148 = sdiv i107 %t_7, i107 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="773" st_id="77" stage="106" lat="111">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln569" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="64" op_0_bw="107" op_1_bw="107">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi64ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split_ifconv:24 %sdiv_ln1148 = sdiv i107 %t_7, i107 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="774" st_id="78" stage="105" lat="111">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln569" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="64" op_0_bw="107" op_1_bw="107">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi64ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split_ifconv:24 %sdiv_ln1148 = sdiv i107 %t_7, i107 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="775" st_id="79" stage="104" lat="111">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln569" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="64" op_0_bw="107" op_1_bw="107">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi64ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split_ifconv:24 %sdiv_ln1148 = sdiv i107 %t_7, i107 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="776" st_id="80" stage="103" lat="111">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln569" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="64" op_0_bw="107" op_1_bw="107">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi64ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split_ifconv:24 %sdiv_ln1148 = sdiv i107 %t_7, i107 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="777" st_id="81" stage="102" lat="111">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln569" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="64" op_0_bw="107" op_1_bw="107">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi64ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split_ifconv:24 %sdiv_ln1148 = sdiv i107 %t_7, i107 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="778" st_id="82" stage="101" lat="111">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln569" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="64" op_0_bw="107" op_1_bw="107">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi64ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split_ifconv:24 %sdiv_ln1148 = sdiv i107 %t_7, i107 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="779" st_id="83" stage="100" lat="111">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln569" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="64" op_0_bw="107" op_1_bw="107">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi64ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split_ifconv:24 %sdiv_ln1148 = sdiv i107 %t_7, i107 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="780" st_id="84" stage="99" lat="111">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln569" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="64" op_0_bw="107" op_1_bw="107">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi64ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split_ifconv:24 %sdiv_ln1148 = sdiv i107 %t_7, i107 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="781" st_id="85" stage="98" lat="111">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln569" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="64" op_0_bw="107" op_1_bw="107">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi64ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split_ifconv:24 %sdiv_ln1148 = sdiv i107 %t_7, i107 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="782" st_id="86" stage="97" lat="111">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln569" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="64" op_0_bw="107" op_1_bw="107">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi64ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split_ifconv:24 %sdiv_ln1148 = sdiv i107 %t_7, i107 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="783" st_id="87" stage="96" lat="111">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln569" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="64" op_0_bw="107" op_1_bw="107">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi64ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split_ifconv:24 %sdiv_ln1148 = sdiv i107 %t_7, i107 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="784" st_id="88" stage="95" lat="111">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln569" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="64" op_0_bw="107" op_1_bw="107">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi64ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split_ifconv:24 %sdiv_ln1148 = sdiv i107 %t_7, i107 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="785" st_id="89" stage="94" lat="111">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln569" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="64" op_0_bw="107" op_1_bw="107">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi64ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split_ifconv:24 %sdiv_ln1148 = sdiv i107 %t_7, i107 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="786" st_id="90" stage="93" lat="111">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln569" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="64" op_0_bw="107" op_1_bw="107">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi64ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split_ifconv:24 %sdiv_ln1148 = sdiv i107 %t_7, i107 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="787" st_id="91" stage="92" lat="111">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln569" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="64" op_0_bw="107" op_1_bw="107">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi64ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split_ifconv:24 %sdiv_ln1148 = sdiv i107 %t_7, i107 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="788" st_id="92" stage="91" lat="111">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln569" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="64" op_0_bw="107" op_1_bw="107">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi64ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split_ifconv:24 %sdiv_ln1148 = sdiv i107 %t_7, i107 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="789" st_id="93" stage="90" lat="111">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln569" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="64" op_0_bw="107" op_1_bw="107">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi64ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split_ifconv:24 %sdiv_ln1148 = sdiv i107 %t_7, i107 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="790" st_id="94" stage="89" lat="111">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln569" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="64" op_0_bw="107" op_1_bw="107">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi64ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split_ifconv:24 %sdiv_ln1148 = sdiv i107 %t_7, i107 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="791" st_id="95" stage="88" lat="111">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln569" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="64" op_0_bw="107" op_1_bw="107">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi64ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split_ifconv:24 %sdiv_ln1148 = sdiv i107 %t_7, i107 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="792" st_id="96" stage="87" lat="111">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln569" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="64" op_0_bw="107" op_1_bw="107">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi64ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split_ifconv:24 %sdiv_ln1148 = sdiv i107 %t_7, i107 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="793" st_id="97" stage="86" lat="111">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln569" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="64" op_0_bw="107" op_1_bw="107">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi64ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split_ifconv:24 %sdiv_ln1148 = sdiv i107 %t_7, i107 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="794" st_id="98" stage="85" lat="111">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln569" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="64" op_0_bw="107" op_1_bw="107">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi64ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split_ifconv:24 %sdiv_ln1148 = sdiv i107 %t_7, i107 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="795" st_id="99" stage="84" lat="111">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln569" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="64" op_0_bw="107" op_1_bw="107">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi64ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split_ifconv:24 %sdiv_ln1148 = sdiv i107 %t_7, i107 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="796" st_id="100" stage="83" lat="111">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln569" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="64" op_0_bw="107" op_1_bw="107">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi64ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split_ifconv:24 %sdiv_ln1148 = sdiv i107 %t_7, i107 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="797" st_id="101" stage="82" lat="111">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln569" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="64" op_0_bw="107" op_1_bw="107">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi64ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split_ifconv:24 %sdiv_ln1148 = sdiv i107 %t_7, i107 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="798" st_id="102" stage="81" lat="111">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln569" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="64" op_0_bw="107" op_1_bw="107">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi64ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split_ifconv:24 %sdiv_ln1148 = sdiv i107 %t_7, i107 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="799" st_id="103" stage="80" lat="111">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln569" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="64" op_0_bw="107" op_1_bw="107">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi64ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split_ifconv:24 %sdiv_ln1148 = sdiv i107 %t_7, i107 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="800" st_id="104" stage="79" lat="111">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln569" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="64" op_0_bw="107" op_1_bw="107">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi64ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split_ifconv:24 %sdiv_ln1148 = sdiv i107 %t_7, i107 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="801" st_id="105" stage="78" lat="111">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln569" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="64" op_0_bw="107" op_1_bw="107">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi64ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split_ifconv:24 %sdiv_ln1148 = sdiv i107 %t_7, i107 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="802" st_id="106" stage="77" lat="111">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln569" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="64" op_0_bw="107" op_1_bw="107">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi64ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split_ifconv:24 %sdiv_ln1148 = sdiv i107 %t_7, i107 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="803" st_id="107" stage="76" lat="111">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln569" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="64" op_0_bw="107" op_1_bw="107">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi64ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split_ifconv:24 %sdiv_ln1148 = sdiv i107 %t_7, i107 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="804" st_id="108" stage="75" lat="111">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln569" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="64" op_0_bw="107" op_1_bw="107">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi64ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split_ifconv:24 %sdiv_ln1148 = sdiv i107 %t_7, i107 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="805" st_id="109" stage="74" lat="111">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln569" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="64" op_0_bw="107" op_1_bw="107">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi64ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split_ifconv:24 %sdiv_ln1148 = sdiv i107 %t_7, i107 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="806" st_id="110" stage="73" lat="111">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln569" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="64" op_0_bw="107" op_1_bw="107">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi64ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split_ifconv:24 %sdiv_ln1148 = sdiv i107 %t_7, i107 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="807" st_id="111" stage="72" lat="111">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln569" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="64" op_0_bw="107" op_1_bw="107">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi64ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split_ifconv:24 %sdiv_ln1148 = sdiv i107 %t_7, i107 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="808" st_id="112" stage="71" lat="111">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln569" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="64" op_0_bw="107" op_1_bw="107">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi64ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split_ifconv:24 %sdiv_ln1148 = sdiv i107 %t_7, i107 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="809" st_id="113" stage="70" lat="111">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln569" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="64" op_0_bw="107" op_1_bw="107">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi64ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split_ifconv:24 %sdiv_ln1148 = sdiv i107 %t_7, i107 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="810" st_id="114" stage="69" lat="111">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln569" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="64" op_0_bw="107" op_1_bw="107">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi64ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split_ifconv:24 %sdiv_ln1148 = sdiv i107 %t_7, i107 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="811" st_id="115" stage="68" lat="111">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln569" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="64" op_0_bw="107" op_1_bw="107">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi64ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split_ifconv:24 %sdiv_ln1148 = sdiv i107 %t_7, i107 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="812" st_id="116" stage="67" lat="111">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln569" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="64" op_0_bw="107" op_1_bw="107">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi64ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split_ifconv:24 %sdiv_ln1148 = sdiv i107 %t_7, i107 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="813" st_id="117" stage="66" lat="111">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln569" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="64" op_0_bw="107" op_1_bw="107">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi64ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split_ifconv:24 %sdiv_ln1148 = sdiv i107 %t_7, i107 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="814" st_id="118" stage="65" lat="111">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln569" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="64" op_0_bw="107" op_1_bw="107">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi64ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split_ifconv:24 %sdiv_ln1148 = sdiv i107 %t_7, i107 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="815" st_id="119" stage="64" lat="111">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln569" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="64" op_0_bw="107" op_1_bw="107">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi64ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split_ifconv:24 %sdiv_ln1148 = sdiv i107 %t_7, i107 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="816" st_id="120" stage="63" lat="111">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln569" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="64" op_0_bw="107" op_1_bw="107">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi64ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split_ifconv:24 %sdiv_ln1148 = sdiv i107 %t_7, i107 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="817" st_id="121" stage="62" lat="111">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln569" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="64" op_0_bw="107" op_1_bw="107">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi64ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split_ifconv:24 %sdiv_ln1148 = sdiv i107 %t_7, i107 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="122" st_id="122">

<operation id="818" st_id="122" stage="61" lat="111">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln569" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="64" op_0_bw="107" op_1_bw="107">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi64ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split_ifconv:24 %sdiv_ln1148 = sdiv i107 %t_7, i107 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="123" st_id="123">

<operation id="819" st_id="123" stage="60" lat="111">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln569" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="64" op_0_bw="107" op_1_bw="107">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi64ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split_ifconv:24 %sdiv_ln1148 = sdiv i107 %t_7, i107 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="124" st_id="124">

<operation id="820" st_id="124" stage="59" lat="111">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln569" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="64" op_0_bw="107" op_1_bw="107">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi64ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split_ifconv:24 %sdiv_ln1148 = sdiv i107 %t_7, i107 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="125" st_id="125">

<operation id="821" st_id="125" stage="58" lat="111">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln569" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="64" op_0_bw="107" op_1_bw="107">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi64ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split_ifconv:24 %sdiv_ln1148 = sdiv i107 %t_7, i107 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="126" st_id="126">

<operation id="822" st_id="126" stage="57" lat="111">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln569" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="64" op_0_bw="107" op_1_bw="107">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi64ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split_ifconv:24 %sdiv_ln1148 = sdiv i107 %t_7, i107 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="127" st_id="127">

<operation id="823" st_id="127" stage="56" lat="111">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln569" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="64" op_0_bw="107" op_1_bw="107">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi64ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split_ifconv:24 %sdiv_ln1148 = sdiv i107 %t_7, i107 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="128" st_id="128">

<operation id="824" st_id="128" stage="55" lat="111">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln569" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="64" op_0_bw="107" op_1_bw="107">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi64ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split_ifconv:24 %sdiv_ln1148 = sdiv i107 %t_7, i107 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="129" st_id="129">

<operation id="825" st_id="129" stage="54" lat="111">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln569" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="64" op_0_bw="107" op_1_bw="107">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi64ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split_ifconv:24 %sdiv_ln1148 = sdiv i107 %t_7, i107 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="130" st_id="130">

<operation id="826" st_id="130" stage="53" lat="111">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln569" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="64" op_0_bw="107" op_1_bw="107">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi64ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split_ifconv:24 %sdiv_ln1148 = sdiv i107 %t_7, i107 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="131" st_id="131">

<operation id="827" st_id="131" stage="52" lat="111">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln569" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="64" op_0_bw="107" op_1_bw="107">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi64ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split_ifconv:24 %sdiv_ln1148 = sdiv i107 %t_7, i107 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="132" st_id="132">

<operation id="828" st_id="132" stage="51" lat="111">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln569" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="64" op_0_bw="107" op_1_bw="107">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi64ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split_ifconv:24 %sdiv_ln1148 = sdiv i107 %t_7, i107 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="133" st_id="133">

<operation id="829" st_id="133" stage="50" lat="111">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln569" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="64" op_0_bw="107" op_1_bw="107">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi64ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split_ifconv:24 %sdiv_ln1148 = sdiv i107 %t_7, i107 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="134" st_id="134">

<operation id="830" st_id="134" stage="49" lat="111">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln569" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="64" op_0_bw="107" op_1_bw="107">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi64ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split_ifconv:24 %sdiv_ln1148 = sdiv i107 %t_7, i107 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="135" st_id="135">

<operation id="831" st_id="135" stage="48" lat="111">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln569" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="64" op_0_bw="107" op_1_bw="107">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi64ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split_ifconv:24 %sdiv_ln1148 = sdiv i107 %t_7, i107 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="136" st_id="136">

<operation id="832" st_id="136" stage="47" lat="111">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln569" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="64" op_0_bw="107" op_1_bw="107">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi64ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split_ifconv:24 %sdiv_ln1148 = sdiv i107 %t_7, i107 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="137" st_id="137">

<operation id="833" st_id="137" stage="46" lat="111">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln569" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="64" op_0_bw="107" op_1_bw="107">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi64ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split_ifconv:24 %sdiv_ln1148 = sdiv i107 %t_7, i107 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="138" st_id="138">

<operation id="834" st_id="138" stage="45" lat="111">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln569" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="64" op_0_bw="107" op_1_bw="107">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi64ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split_ifconv:24 %sdiv_ln1148 = sdiv i107 %t_7, i107 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="139" st_id="139">

<operation id="835" st_id="139" stage="44" lat="111">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln569" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="64" op_0_bw="107" op_1_bw="107">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi64ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split_ifconv:24 %sdiv_ln1148 = sdiv i107 %t_7, i107 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="140" st_id="140">

<operation id="836" st_id="140" stage="43" lat="111">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln569" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="64" op_0_bw="107" op_1_bw="107">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi64ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split_ifconv:24 %sdiv_ln1148 = sdiv i107 %t_7, i107 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="141" st_id="141">

<operation id="837" st_id="141" stage="42" lat="111">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln569" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="64" op_0_bw="107" op_1_bw="107">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi64ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split_ifconv:24 %sdiv_ln1148 = sdiv i107 %t_7, i107 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="142" st_id="142">

<operation id="838" st_id="142" stage="41" lat="111">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln569" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="64" op_0_bw="107" op_1_bw="107">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi64ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split_ifconv:24 %sdiv_ln1148 = sdiv i107 %t_7, i107 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="143" st_id="143">

<operation id="839" st_id="143" stage="40" lat="111">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln569" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="64" op_0_bw="107" op_1_bw="107">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi64ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split_ifconv:24 %sdiv_ln1148 = sdiv i107 %t_7, i107 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="144" st_id="144">

<operation id="840" st_id="144" stage="39" lat="111">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln569" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="64" op_0_bw="107" op_1_bw="107">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi64ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split_ifconv:24 %sdiv_ln1148 = sdiv i107 %t_7, i107 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="145" st_id="145">

<operation id="841" st_id="145" stage="38" lat="111">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln569" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="64" op_0_bw="107" op_1_bw="107">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi64ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split_ifconv:24 %sdiv_ln1148 = sdiv i107 %t_7, i107 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="146" st_id="146">

<operation id="842" st_id="146" stage="37" lat="111">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln569" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="64" op_0_bw="107" op_1_bw="107">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi64ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split_ifconv:24 %sdiv_ln1148 = sdiv i107 %t_7, i107 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="147" st_id="147">

<operation id="843" st_id="147" stage="36" lat="111">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln569" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="64" op_0_bw="107" op_1_bw="107">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi64ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split_ifconv:24 %sdiv_ln1148 = sdiv i107 %t_7, i107 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="148" st_id="148">

<operation id="844" st_id="148" stage="35" lat="111">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln569" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="64" op_0_bw="107" op_1_bw="107">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi64ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split_ifconv:24 %sdiv_ln1148 = sdiv i107 %t_7, i107 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="149" st_id="149">

<operation id="845" st_id="149" stage="34" lat="111">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln569" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="64" op_0_bw="107" op_1_bw="107">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi64ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split_ifconv:24 %sdiv_ln1148 = sdiv i107 %t_7, i107 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="150" st_id="150">

<operation id="846" st_id="150" stage="33" lat="111">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln569" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="64" op_0_bw="107" op_1_bw="107">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi64ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split_ifconv:24 %sdiv_ln1148 = sdiv i107 %t_7, i107 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="151" st_id="151">

<operation id="847" st_id="151" stage="32" lat="111">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln569" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="64" op_0_bw="107" op_1_bw="107">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi64ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split_ifconv:24 %sdiv_ln1148 = sdiv i107 %t_7, i107 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="152" st_id="152">

<operation id="848" st_id="152" stage="31" lat="111">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln569" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="64" op_0_bw="107" op_1_bw="107">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi64ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split_ifconv:24 %sdiv_ln1148 = sdiv i107 %t_7, i107 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="153" st_id="153">

<operation id="849" st_id="153" stage="30" lat="111">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln569" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="64" op_0_bw="107" op_1_bw="107">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi64ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split_ifconv:24 %sdiv_ln1148 = sdiv i107 %t_7, i107 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="154" st_id="154">

<operation id="850" st_id="154" stage="29" lat="111">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln569" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="64" op_0_bw="107" op_1_bw="107">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi64ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split_ifconv:24 %sdiv_ln1148 = sdiv i107 %t_7, i107 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="155" st_id="155">

<operation id="851" st_id="155" stage="28" lat="111">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln569" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="64" op_0_bw="107" op_1_bw="107">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi64ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split_ifconv:24 %sdiv_ln1148 = sdiv i107 %t_7, i107 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="156" st_id="156">

<operation id="852" st_id="156" stage="27" lat="111">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln569" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="64" op_0_bw="107" op_1_bw="107">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi64ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split_ifconv:24 %sdiv_ln1148 = sdiv i107 %t_7, i107 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="157" st_id="157">

<operation id="853" st_id="157" stage="26" lat="111">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln569" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="64" op_0_bw="107" op_1_bw="107">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi64ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split_ifconv:24 %sdiv_ln1148 = sdiv i107 %t_7, i107 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="158" st_id="158">

<operation id="854" st_id="158" stage="25" lat="111">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln569" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="64" op_0_bw="107" op_1_bw="107">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi64ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split_ifconv:24 %sdiv_ln1148 = sdiv i107 %t_7, i107 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="159" st_id="159">

<operation id="855" st_id="159" stage="24" lat="111">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln569" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="64" op_0_bw="107" op_1_bw="107">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi64ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split_ifconv:24 %sdiv_ln1148 = sdiv i107 %t_7, i107 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="160" st_id="160">

<operation id="856" st_id="160" stage="23" lat="111">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln569" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="64" op_0_bw="107" op_1_bw="107">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi64ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split_ifconv:24 %sdiv_ln1148 = sdiv i107 %t_7, i107 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="161" st_id="161">

<operation id="857" st_id="161" stage="22" lat="111">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln569" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="64" op_0_bw="107" op_1_bw="107">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi64ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split_ifconv:24 %sdiv_ln1148 = sdiv i107 %t_7, i107 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="162" st_id="162">

<operation id="858" st_id="162" stage="21" lat="111">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln569" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="64" op_0_bw="107" op_1_bw="107">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi64ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split_ifconv:24 %sdiv_ln1148 = sdiv i107 %t_7, i107 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="163" st_id="163">

<operation id="859" st_id="163" stage="20" lat="111">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln569" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="64" op_0_bw="107" op_1_bw="107">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi64ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split_ifconv:24 %sdiv_ln1148 = sdiv i107 %t_7, i107 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="164" st_id="164">

<operation id="860" st_id="164" stage="19" lat="111">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln569" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="64" op_0_bw="107" op_1_bw="107">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi64ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split_ifconv:24 %sdiv_ln1148 = sdiv i107 %t_7, i107 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="165" st_id="165">

<operation id="861" st_id="165" stage="18" lat="111">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln569" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="64" op_0_bw="107" op_1_bw="107">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi64ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split_ifconv:24 %sdiv_ln1148 = sdiv i107 %t_7, i107 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="166" st_id="166">

<operation id="862" st_id="166" stage="17" lat="111">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln569" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="64" op_0_bw="107" op_1_bw="107">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi64ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split_ifconv:24 %sdiv_ln1148 = sdiv i107 %t_7, i107 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="167" st_id="167">

<operation id="863" st_id="167" stage="16" lat="111">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln569" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="64" op_0_bw="107" op_1_bw="107">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi64ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split_ifconv:24 %sdiv_ln1148 = sdiv i107 %t_7, i107 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="168" st_id="168">

<operation id="864" st_id="168" stage="15" lat="111">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln569" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="64" op_0_bw="107" op_1_bw="107">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi64ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split_ifconv:24 %sdiv_ln1148 = sdiv i107 %t_7, i107 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="169" st_id="169">

<operation id="865" st_id="169" stage="14" lat="111">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln569" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="64" op_0_bw="107" op_1_bw="107">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi64ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split_ifconv:24 %sdiv_ln1148 = sdiv i107 %t_7, i107 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="170" st_id="170">

<operation id="866" st_id="170" stage="13" lat="111">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln569" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="64" op_0_bw="107" op_1_bw="107">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi64ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split_ifconv:24 %sdiv_ln1148 = sdiv i107 %t_7, i107 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="171" st_id="171">

<operation id="867" st_id="171" stage="12" lat="111">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln569" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="64" op_0_bw="107" op_1_bw="107">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi64ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split_ifconv:24 %sdiv_ln1148 = sdiv i107 %t_7, i107 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="172" st_id="172">

<operation id="868" st_id="172" stage="11" lat="111">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln569" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="64" op_0_bw="107" op_1_bw="107">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi64ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split_ifconv:24 %sdiv_ln1148 = sdiv i107 %t_7, i107 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="173" st_id="173">

<operation id="869" st_id="173" stage="10" lat="111">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln569" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="64" op_0_bw="107" op_1_bw="107">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi64ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split_ifconv:24 %sdiv_ln1148 = sdiv i107 %t_7, i107 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="174" st_id="174">

<operation id="870" st_id="174" stage="9" lat="111">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln569" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="64" op_0_bw="107" op_1_bw="107">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi64ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split_ifconv:24 %sdiv_ln1148 = sdiv i107 %t_7, i107 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="175" st_id="175">

<operation id="871" st_id="175" stage="8" lat="111">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln569" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="64" op_0_bw="107" op_1_bw="107">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi64ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split_ifconv:24 %sdiv_ln1148 = sdiv i107 %t_7, i107 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="176" st_id="176">

<operation id="872" st_id="176" stage="7" lat="111">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln569" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="64" op_0_bw="107" op_1_bw="107">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi64ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split_ifconv:24 %sdiv_ln1148 = sdiv i107 %t_7, i107 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="177" st_id="177">

<operation id="873" st_id="177" stage="6" lat="111">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln569" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="64" op_0_bw="107" op_1_bw="107">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi64ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split_ifconv:24 %sdiv_ln1148 = sdiv i107 %t_7, i107 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="178" st_id="178">

<operation id="874" st_id="178" stage="5" lat="111">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln569" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="64" op_0_bw="107" op_1_bw="107">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi64ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split_ifconv:24 %sdiv_ln1148 = sdiv i107 %t_7, i107 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="179" st_id="179">

<operation id="875" st_id="179" stage="4" lat="111">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln569" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="64" op_0_bw="107" op_1_bw="107">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi64ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split_ifconv:24 %sdiv_ln1148 = sdiv i107 %t_7, i107 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="180" st_id="180">

<operation id="876" st_id="180" stage="3" lat="111">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln569" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="64" op_0_bw="107" op_1_bw="107">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi64ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split_ifconv:24 %sdiv_ln1148 = sdiv i107 %t_7, i107 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="181" st_id="181">

<operation id="877" st_id="181" stage="2" lat="111">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln569" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="64" op_0_bw="107" op_1_bw="107">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi64ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split_ifconv:24 %sdiv_ln1148 = sdiv i107 %t_7, i107 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="182" st_id="182">

<operation id="878" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln569" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="64" op_0_bw="15">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi64ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split_ifconv:5 %zext_ln572_1 = zext i15 %add_ln572_1

]]></Node>
<StgValue><ssdm name="zext_ln572_1"/></StgValue>
</operation>

<operation id="879" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln569" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="15" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi64ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split_ifconv:6 %matU_V_addr_3 = getelementptr i64 %matU_V, i64 0, i64 %zext_ln572_1

]]></Node>
<StgValue><ssdm name="matU_V_addr_3"/></StgValue>
</operation>

<operation id="880" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln569" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi64ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split_ifconv:7 %specpipeline_ln569 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_39

]]></Node>
<StgValue><ssdm name="specpipeline_ln569"/></StgValue>
</operation>

<operation id="881" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln569" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi64ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split_ifconv:8 %speclooptripcount_ln569 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 160, i64 160, i64 160

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln569"/></StgValue>
</operation>

<operation id="882" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln569" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi64ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split_ifconv:9 %specloopname_ln569 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5

]]></Node>
<StgValue><ssdm name="specloopname_ln569"/></StgValue>
</operation>

<operation id="883" st_id="182" stage="1" lat="111">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln569" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="64" op_0_bw="107" op_1_bw="107">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi64ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split_ifconv:24 %sdiv_ln1148 = sdiv i107 %t_7, i107 %conv_i

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>

<operation id="884" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln569" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="64" op_0_bw="64">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi64ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split_ifconv:25 %trunc_ln703 = trunc i64 %sdiv_ln1148

]]></Node>
<StgValue><ssdm name="trunc_ln703"/></StgValue>
</operation>

<operation id="885" st_id="182" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln569" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="0" op_0_bw="64" op_1_bw="15">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi64ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split_ifconv:26 %store_ln572 = store i64 %trunc_ln703, i15 %matU_V_addr_3

]]></Node>
<StgValue><ssdm name="store_ln572"/></StgValue>
</operation>

<operation id="886" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln569" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="0" op_0_bw="0">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi64ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.split_ifconv:27 %br_ln0 = br void %_ZNK13ap_fixed_baseILi64ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi64ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="183" st_id="183">

<operation id="887" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
<literal name="and_ln1505" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0 %jj_load_1 = load i32 %jj

]]></Node>
<StgValue><ssdm name="jj_load_1"/></StgValue>
</operation>

<operation id="888" st_id="183" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
<literal name="and_ln1505" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1 %jj_1 = add i32 %jj_load_1, i32 1

]]></Node>
<StgValue><ssdm name="jj_1"/></StgValue>
</operation>

<operation id="889" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
<literal name="and_ln1505" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
:2 %store_ln575 = store i32 %jj_1, i32 %jj

]]></Node>
<StgValue><ssdm name="store_ln575"/></StgValue>
</operation>

<operation id="890" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
<literal name="and_ln1505" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="0" op_0_bw="0">
<![CDATA[
:3 %br_ln575 = br void %_ZNK13ap_fixed_baseILi64ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEgtEd.exit.thread

]]></Node>
<StgValue><ssdm name="br_ln575"/></StgValue>
</operation>

<operation id="891" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="0" op_0_bw="0">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEgtEd.exit.thread:0 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="184" st_id="184">

<operation id="892" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="15" op_0_bw="15" op_1_bw="0" op_2_bw="15" op_3_bw="0">
<![CDATA[
._crit_edge38.loopexit.preheader:0 %indvar_flatten26 = phi i15 %add_ln581_2, void %._crit_edge38.loopexit, i15 0, void %._crit_edge38.loopexit.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten26"/></StgValue>
</operation>

<operation id="893" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
._crit_edge38.loopexit.preheader:1 %i_5 = phi i8 %select_ln581_2, void %._crit_edge38.loopexit, i8 0, void %._crit_edge38.loopexit.preheader.preheader

]]></Node>
<StgValue><ssdm name="i_5"/></StgValue>
</operation>

<operation id="894" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
._crit_edge38.loopexit.preheader:2 %j_7 = phi i8 %add_ln583, void %._crit_edge38.loopexit, i8 0, void %._crit_edge38.loopexit.preheader.preheader

]]></Node>
<StgValue><ssdm name="j_7"/></StgValue>
</operation>

<operation id="895" st_id="184" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
._crit_edge38.loopexit.preheader:3 %add_ln581_2 = add i15 %indvar_flatten26, i15 1

]]></Node>
<StgValue><ssdm name="add_ln581_2"/></StgValue>
</operation>

<operation id="896" st_id="184" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
._crit_edge38.loopexit.preheader:4 %icmp_ln581 = icmp_eq  i15 %indvar_flatten26, i15 25600

]]></Node>
<StgValue><ssdm name="icmp_ln581"/></StgValue>
</operation>

<operation id="897" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge38.loopexit.preheader:5 %br_ln581 = br i1 %icmp_ln581, void %._crit_edge38.loopexit, void %.lr.ph23.preheader

]]></Node>
<StgValue><ssdm name="br_ln581"/></StgValue>
</operation>

<operation id="898" st_id="184" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln581" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge38.loopexit:0 %add_ln581 = add i8 %i_5, i8 1

]]></Node>
<StgValue><ssdm name="add_ln581"/></StgValue>
</operation>

<operation id="899" st_id="184" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln581" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge38.loopexit:3 %icmp_ln583 = icmp_eq  i8 %j_7, i8 160

]]></Node>
<StgValue><ssdm name="icmp_ln583"/></StgValue>
</operation>

<operation id="900" st_id="184" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln581" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge38.loopexit:4 %select_ln581_1 = select i1 %icmp_ln583, i8 0, i8 %j_7

]]></Node>
<StgValue><ssdm name="select_ln581_1"/></StgValue>
</operation>

<operation id="901" st_id="184" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln581" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge38.loopexit:5 %select_ln581_2 = select i1 %icmp_ln583, i8 %add_ln581, i8 %i_5

]]></Node>
<StgValue><ssdm name="select_ln581_2"/></StgValue>
</operation>

<operation id="902" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln581" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="15" op_0_bw="15" op_1_bw="8" op_2_bw="7">
<![CDATA[
._crit_edge38.loopexit:6 %tmp_9 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i7, i8 %select_ln581_2, i7 0

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="903" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln581" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="5">
<![CDATA[
._crit_edge38.loopexit:7 %tmp_10 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %select_ln581_2, i5 0

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="904" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln581" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="15" op_0_bw="13">
<![CDATA[
._crit_edge38.loopexit:8 %zext_ln586_2 = zext i13 %tmp_10

]]></Node>
<StgValue><ssdm name="zext_ln586_2"/></StgValue>
</operation>

<operation id="905" st_id="184" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln581" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
._crit_edge38.loopexit:9 %add_ln586_2 = add i15 %tmp_9, i15 %zext_ln586_2

]]></Node>
<StgValue><ssdm name="add_ln586_2"/></StgValue>
</operation>

<operation id="906" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln581" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="14" op_0_bw="13">
<![CDATA[
._crit_edge38.loopexit:10 %zext_ln581 = zext i13 %tmp_10

]]></Node>
<StgValue><ssdm name="zext_ln581"/></StgValue>
</operation>

<operation id="907" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln581" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="15" op_0_bw="8">
<![CDATA[
._crit_edge38.loopexit:11 %zext_ln586_5 = zext i8 %select_ln581_1

]]></Node>
<StgValue><ssdm name="zext_ln586_5"/></StgValue>
</operation>

<operation id="908" st_id="184" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln581" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
._crit_edge38.loopexit:12 %add_ln586_3 = add i15 %add_ln586_2, i15 %zext_ln586_5

]]></Node>
<StgValue><ssdm name="add_ln586_3"/></StgValue>
</operation>

<operation id="909" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln581" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="64" op_0_bw="15">
<![CDATA[
._crit_edge38.loopexit:13 %zext_ln586_6 = zext i15 %add_ln586_3

]]></Node>
<StgValue><ssdm name="zext_ln586_6"/></StgValue>
</operation>

<operation id="910" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln581" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="15" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge38.loopexit:14 %matU_V_addr_2 = getelementptr i64 %matU_V, i64 0, i64 %zext_ln586_6

]]></Node>
<StgValue><ssdm name="matU_V_addr_2"/></StgValue>
</operation>

<operation id="911" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln581" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="14" op_0_bw="8">
<![CDATA[
._crit_edge38.loopexit:15 %zext_ln583 = zext i8 %select_ln581_1

]]></Node>
<StgValue><ssdm name="zext_ln583"/></StgValue>
</operation>

<operation id="912" st_id="184" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln581" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
._crit_edge38.loopexit:18 %add_ln586_1 = add i14 %zext_ln581, i14 %zext_ln583

]]></Node>
<StgValue><ssdm name="add_ln586_1"/></StgValue>
</operation>

<operation id="913" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln581" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="15" op_0_bw="14">
<![CDATA[
._crit_edge38.loopexit:19 %zext_ln586_4 = zext i14 %add_ln586_1

]]></Node>
<StgValue><ssdm name="zext_ln586_4"/></StgValue>
</operation>

<operation id="914" st_id="184" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln581" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
._crit_edge38.loopexit:20 %add_ln586 = add i15 %zext_ln586_4, i15 %tmp_9

]]></Node>
<StgValue><ssdm name="add_ln586"/></StgValue>
</operation>

<operation id="915" st_id="184" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln581" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="64" op_0_bw="15">
<![CDATA[
._crit_edge38.loopexit:23 %matU_V_load = load i15 %matU_V_addr_2

]]></Node>
<StgValue><ssdm name="matU_V_load"/></StgValue>
</operation>

<operation id="916" st_id="184" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln581" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge38.loopexit:25 %add_ln583 = add i8 %select_ln581_1, i8 1

]]></Node>
<StgValue><ssdm name="add_ln583"/></StgValue>
</operation>
</state>

<state id="185" st_id="185">

<operation id="917" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln581" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
._crit_edge38.loopexit:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @OUT_U_VITIS_LOOP_583_10_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="918" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln581" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
._crit_edge38.loopexit:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 25600, i64 25600, i64 25600

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="919" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln581" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
._crit_edge38.loopexit:16 %specpipeline_ln583 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_39

]]></Node>
<StgValue><ssdm name="specpipeline_ln583"/></StgValue>
</operation>

<operation id="920" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln581" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
._crit_edge38.loopexit:17 %specloopname_ln583 = specloopname void @_ssdm_op_SpecLoopName, void @empty_45

]]></Node>
<StgValue><ssdm name="specloopname_ln583"/></StgValue>
</operation>

<operation id="921" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln581" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="64" op_0_bw="15">
<![CDATA[
._crit_edge38.loopexit:21 %zext_ln586_3 = zext i15 %add_ln586

]]></Node>
<StgValue><ssdm name="zext_ln586_3"/></StgValue>
</operation>

<operation id="922" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln581" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="15" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge38.loopexit:22 %U_V_addr = getelementptr i64 %U_V, i64 0, i64 %zext_ln586_3

]]></Node>
<StgValue><ssdm name="U_V_addr"/></StgValue>
</operation>

<operation id="923" st_id="185" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln581" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="64" op_0_bw="15">
<![CDATA[
._crit_edge38.loopexit:23 %matU_V_load = load i15 %matU_V_addr_2

]]></Node>
<StgValue><ssdm name="matU_V_load"/></StgValue>
</operation>

<operation id="924" st_id="185" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln581" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="0" op_0_bw="64" op_1_bw="15">
<![CDATA[
._crit_edge38.loopexit:24 %store_ln586 = store i64 %matU_V_load, i15 %U_V_addr

]]></Node>
<StgValue><ssdm name="store_ln586"/></StgValue>
</operation>

<operation id="925" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln581" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge38.loopexit:26 %br_ln0 = br void %._crit_edge38.loopexit.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="186" st_id="186">

<operation id="926" st_id="186" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph23.preheader:0 %br_ln591 = br void %.lr.ph23

]]></Node>
<StgValue><ssdm name="br_ln591"/></StgValue>
</operation>
</state>

<state id="187" st_id="187">

<operation id="927" st_id="187" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.lr.ph23:0 %i_8 = phi i2 %add_ln591, void %.split21, i2 0, void %.lr.ph23.preheader

]]></Node>
<StgValue><ssdm name="i_8"/></StgValue>
</operation>

<operation id="928" st_id="187" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.lr.ph23:1 %add_ln591 = add i2 %i_8, i2 1

]]></Node>
<StgValue><ssdm name="add_ln591"/></StgValue>
</operation>

<operation id="929" st_id="187" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.lr.ph23:2 %icmp_ln591 = icmp_eq  i2 %i_8, i2 %n_read

]]></Node>
<StgValue><ssdm name="icmp_ln591"/></StgValue>
</operation>

<operation id="930" st_id="187" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.lr.ph23:3 %br_ln591 = br i1 %icmp_ln591, void %.split21, void %.lr.ph.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln591"/></StgValue>
</operation>

<operation id="931" st_id="187" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln591" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="64" op_0_bw="2">
<![CDATA[
.split21:0 %zext_ln591 = zext i2 %i_8

]]></Node>
<StgValue><ssdm name="zext_ln591"/></StgValue>
</operation>

<operation id="932" st_id="187" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln591" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="2" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split21:4 %sigma_V_addr_1 = getelementptr i64 %sigma_V, i64 0, i64 %zext_ln591

]]></Node>
<StgValue><ssdm name="sigma_V_addr_1"/></StgValue>
</operation>

<operation id="933" st_id="187" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln591" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="64" op_0_bw="2">
<![CDATA[
.split21:6 %sigma_V_load = load i2 %sigma_V_addr_1

]]></Node>
<StgValue><ssdm name="sigma_V_load"/></StgValue>
</operation>
</state>

<state id="188" st_id="188">

<operation id="934" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln591" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split21:1 %specpipeline_ln591 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_39

]]></Node>
<StgValue><ssdm name="specpipeline_ln591"/></StgValue>
</operation>

<operation id="935" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln591" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.split21:2 %speclooptripcount_ln591 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln591"/></StgValue>
</operation>

<operation id="936" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln591" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split21:3 %specloopname_ln591 = specloopname void @_ssdm_op_SpecLoopName, void @empty_42

]]></Node>
<StgValue><ssdm name="specloopname_ln591"/></StgValue>
</operation>

<operation id="937" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln591" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="2" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split21:5 %S_V_addr = getelementptr i64 %S_V, i64 0, i64 %zext_ln591

]]></Node>
<StgValue><ssdm name="S_V_addr"/></StgValue>
</operation>

<operation id="938" st_id="188" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln591" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="64" op_0_bw="2">
<![CDATA[
.split21:6 %sigma_V_load = load i2 %sigma_V_addr_1

]]></Node>
<StgValue><ssdm name="sigma_V_load"/></StgValue>
</operation>

<operation id="939" st_id="188" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln591" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="0" op_0_bw="64" op_1_bw="2">
<![CDATA[
.split21:7 %store_ln594 = store i64 %sigma_V_load, i2 %S_V_addr

]]></Node>
<StgValue><ssdm name="store_ln594"/></StgValue>
</operation>

<operation id="940" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln591" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="0" op_0_bw="0">
<![CDATA[
.split21:8 %br_ln0 = br void %.lr.ph23

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="189" st_id="189">

<operation id="941" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph.preheader.preheader:0 %br_ln598 = br void %.lr.ph.preheader

]]></Node>
<StgValue><ssdm name="br_ln598"/></StgValue>
</operation>
</state>

<state id="190" st_id="190">

<operation id="942" st_id="190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.lr.ph.preheader:0 %indvar_flatten34 = phi i4 %add_ln598_1, void %._crit_edge, i4 0, void %.lr.ph.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten34"/></StgValue>
</operation>

<operation id="943" st_id="190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.lr.ph.preheader:1 %i_11 = phi i2 %select_ln598_1, void %._crit_edge, i2 0, void %.lr.ph.preheader.preheader

]]></Node>
<StgValue><ssdm name="i_11"/></StgValue>
</operation>

<operation id="944" st_id="190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.lr.ph.preheader:2 %j_8 = phi i2 %add_ln600, void %._crit_edge, i2 0, void %.lr.ph.preheader.preheader

]]></Node>
<StgValue><ssdm name="j_8"/></StgValue>
</operation>

<operation id="945" st_id="190" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.lr.ph.preheader:3 %add_ln598_1 = add i4 %indvar_flatten34, i4 1

]]></Node>
<StgValue><ssdm name="add_ln598_1"/></StgValue>
</operation>

<operation id="946" st_id="190" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.lr.ph.preheader:4 %icmp_ln598 = icmp_eq  i4 %indvar_flatten34, i4 %mul_ln427

]]></Node>
<StgValue><ssdm name="icmp_ln598"/></StgValue>
</operation>

<operation id="947" st_id="190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.lr.ph.preheader:5 %br_ln598 = br i1 %icmp_ln598, void %._crit_edge, void %._crit_edge19

]]></Node>
<StgValue><ssdm name="br_ln598"/></StgValue>
</operation>

<operation id="948" st_id="190" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln598" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge:0 %add_ln598 = add i2 %i_11, i2 1

]]></Node>
<StgValue><ssdm name="add_ln598"/></StgValue>
</operation>

<operation id="949" st_id="190" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln598" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="707" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge:3 %icmp_ln600 = icmp_eq  i2 %j_8, i2 %n_read

]]></Node>
<StgValue><ssdm name="icmp_ln600"/></StgValue>
</operation>

<operation id="950" st_id="190" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln598" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
._crit_edge:4 %select_ln598 = select i1 %icmp_ln600, i2 0, i2 %j_8

]]></Node>
<StgValue><ssdm name="select_ln598"/></StgValue>
</operation>

<operation id="951" st_id="190" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln598" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="709" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
._crit_edge:5 %select_ln598_1 = select i1 %icmp_ln600, i2 %add_ln598, i2 %i_11

]]></Node>
<StgValue><ssdm name="select_ln598_1"/></StgValue>
</operation>

<operation id="952" st_id="190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln598" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="1" op_0_bw="1" op_1_bw="2" op_2_bw="32">
<![CDATA[
._crit_edge:6 %tmp_58 = bitselect i1 @_ssdm_op_BitSelect.i1.i2.i32, i2 %select_ln598_1, i32 1

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="953" st_id="190" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln598" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
._crit_edge:7 %select_ln603_2 = select i1 %tmp_58, i2 3, i2 0

]]></Node>
<StgValue><ssdm name="select_ln603_2"/></StgValue>
</operation>

<operation id="954" st_id="190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln598" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="3" op_0_bw="3" op_1_bw="1" op_2_bw="2">
<![CDATA[
._crit_edge:8 %tmp_38_cast = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i2, i1 0, i2 %select_ln603_2

]]></Node>
<StgValue><ssdm name="tmp_38_cast"/></StgValue>
</operation>

<operation id="955" st_id="190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln598" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="1" op_0_bw="2">
<![CDATA[
._crit_edge:11 %trunc_ln598 = trunc i2 %select_ln598_1

]]></Node>
<StgValue><ssdm name="trunc_ln598"/></StgValue>
</operation>

<operation id="956" st_id="190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln598" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="3" op_0_bw="2">
<![CDATA[
._crit_edge:12 %zext_ln603_1 = zext i2 %select_ln598

]]></Node>
<StgValue><ssdm name="zext_ln603_1"/></StgValue>
</operation>

<operation id="957" st_id="190" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln598" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
._crit_edge:13 %add_ln603_1 = add i3 %tmp_38_cast, i3 %zext_ln603_1

]]></Node>
<StgValue><ssdm name="add_ln603_1"/></StgValue>
</operation>

<operation id="958" st_id="190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln598" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="64" op_0_bw="3">
<![CDATA[
._crit_edge:14 %zext_ln603_2 = zext i3 %add_ln603_1

]]></Node>
<StgValue><ssdm name="zext_ln603_2"/></StgValue>
</operation>

<operation id="959" st_id="190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln598" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:15 %matV_V_0_addr_4 = getelementptr i64 %matV_V_0, i64 0, i64 %zext_ln603_2

]]></Node>
<StgValue><ssdm name="matV_V_0_addr_4"/></StgValue>
</operation>

<operation id="960" st_id="190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln598" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:16 %matV_V_1_addr_4 = getelementptr i64 %matV_V_1, i64 0, i64 %zext_ln603_2

]]></Node>
<StgValue><ssdm name="matV_V_1_addr_4"/></StgValue>
</operation>

<operation id="961" st_id="190" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln598" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="64" op_0_bw="3">
<![CDATA[
._crit_edge:23 %matV_V_1_load = load i3 %matV_V_1_addr_4

]]></Node>
<StgValue><ssdm name="matV_V_1_load"/></StgValue>
</operation>

<operation id="962" st_id="190" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln598" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="64" op_0_bw="3">
<![CDATA[
._crit_edge:24 %matV_V_0_load = load i3 %matV_V_0_addr_4

]]></Node>
<StgValue><ssdm name="matV_V_0_load"/></StgValue>
</operation>

<operation id="963" st_id="190" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln598" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="731" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge:27 %add_ln600 = add i2 %select_ln598, i2 1

]]></Node>
<StgValue><ssdm name="add_ln600"/></StgValue>
</operation>
</state>

<state id="191" st_id="191">

<operation id="964" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln598" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
._crit_edge:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @OUT_V_VITIS_LOOP_600_11_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="965" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln598" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
._crit_edge:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="966" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln598" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="4" op_0_bw="2">
<![CDATA[
._crit_edge:9 %zext_ln598 = zext i2 %select_ln598_1

]]></Node>
<StgValue><ssdm name="zext_ln598"/></StgValue>
</operation>

<operation id="967" st_id="191" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln598" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
._crit_edge:10 %mul_ln598 = mul i4 %zext_ln598, i4 %zext_ln427

]]></Node>
<StgValue><ssdm name="mul_ln598"/></StgValue>
</operation>

<operation id="968" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln598" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="721" bw="4" op_0_bw="2">
<![CDATA[
._crit_edge:17 %zext_ln600 = zext i2 %select_ln598

]]></Node>
<StgValue><ssdm name="zext_ln600"/></StgValue>
</operation>

<operation id="969" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln598" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
._crit_edge:18 %specpipeline_ln600 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_39

]]></Node>
<StgValue><ssdm name="specpipeline_ln600"/></StgValue>
</operation>

<operation id="970" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln598" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="723" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
._crit_edge:19 %specloopname_ln600 = specloopname void @_ssdm_op_SpecLoopName, void @empty_47

]]></Node>
<StgValue><ssdm name="specloopname_ln600"/></StgValue>
</operation>

<operation id="971" st_id="191" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln598" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="724" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
._crit_edge:20 %add_ln603 = add i4 %mul_ln598, i4 %zext_ln600

]]></Node>
<StgValue><ssdm name="add_ln603"/></StgValue>
</operation>

<operation id="972" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln598" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="725" bw="64" op_0_bw="4">
<![CDATA[
._crit_edge:21 %zext_ln603 = zext i4 %add_ln603

]]></Node>
<StgValue><ssdm name="zext_ln603"/></StgValue>
</operation>

<operation id="973" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln598" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:22 %V_V_addr = getelementptr i64 %V_V, i64 0, i64 %zext_ln603

]]></Node>
<StgValue><ssdm name="V_V_addr"/></StgValue>
</operation>

<operation id="974" st_id="191" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln598" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="64" op_0_bw="3">
<![CDATA[
._crit_edge:23 %matV_V_1_load = load i3 %matV_V_1_addr_4

]]></Node>
<StgValue><ssdm name="matV_V_1_load"/></StgValue>
</operation>

<operation id="975" st_id="191" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln598" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="64" op_0_bw="3">
<![CDATA[
._crit_edge:24 %matV_V_0_load = load i3 %matV_V_0_addr_4

]]></Node>
<StgValue><ssdm name="matV_V_0_load"/></StgValue>
</operation>

<operation id="976" st_id="191" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln598" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="729" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:25 %select_ln603_1 = select i1 %trunc_ln598, i64 %matV_V_1_load, i64 %matV_V_0_load

]]></Node>
<StgValue><ssdm name="select_ln603_1"/></StgValue>
</operation>

<operation id="977" st_id="191" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln598" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="730" bw="0" op_0_bw="64" op_1_bw="4">
<![CDATA[
._crit_edge:26 %store_ln603 = store i64 %select_ln603_1, i4 %V_V_addr

]]></Node>
<StgValue><ssdm name="store_ln603"/></StgValue>
</operation>

<operation id="978" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln598" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge:28 %br_ln0 = br void %.lr.ph.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="192" st_id="192">

<operation id="979" st_id="192" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="0">
<![CDATA[
._crit_edge19:0 %ret_ln612 = ret

]]></Node>
<StgValue><ssdm name="ret_ln612"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
