
---------- Begin Simulation Statistics ----------
final_tick                                90424344000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 229278                       # Simulator instruction rate (inst/s)
host_mem_usage                                 680888                       # Number of bytes of host memory used
host_op_rate                                   229728                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   436.15                       # Real time elapsed on the host
host_tick_rate                              207322839                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196363                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.090424                       # Number of seconds simulated
sim_ticks                                 90424344000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.615129                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2096245                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2104344                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             81381                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3728932                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                300                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            1020                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              720                       # Number of indirect misses.
system.cpu.branchPred.lookups                 4479333                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   65357                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          165                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196363                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.808487                       # CPI: cycles per instruction
system.cpu.discardedOps                        190037                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           42613538                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          43407521                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         11001754                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        48389545                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.552948                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        180848688                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46531400     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42693601     42.61%     89.07% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10950624     10.93%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196363                       # Class of committed instruction
system.cpu.tickCycles                       132459143                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests          113                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       326747                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        654790                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  90424344000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             133882                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       283604                       # Transaction distribution
system.membus.trans_dist::WritebackClean            2                       # Transaction distribution
system.membus.trans_dist::CleanEvict            43140                       # Transaction distribution
system.membus.trans_dist::ReadExReq            194162                       # Transaction distribution
system.membus.trans_dist::ReadExResp           194161                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            275                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        133607                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port          552                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       982281                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 982833                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port        70912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port    156511232                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               156582144                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            328044                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000348                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.018639                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  327930     99.97%     99.97% # Request fanout histogram
system.membus.snoop_fanout::1                     114      0.03%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              328044                       # Request fanout histogram
system.membus.reqLayer0.occupancy          5256292500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               5.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy            4777750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy         5728323500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              6.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  90424344000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          70400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       83908864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           83979264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        70400                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         70400                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     72602624                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        72602624                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             275                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          327769                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              328044                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       283604                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             283604                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            778551                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         927945510                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             928724061                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       778551                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           778551                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      802910154                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            802910154                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      802910154                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           778551                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        927945510                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1731634216                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1129364.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1100.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   1280290.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.012842208500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        64165                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        64165                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1781988                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1066696                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      328044                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     283606                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1312176                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1134424                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  30786                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  5060                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             90517                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            112754                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             75277                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             85016                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             92586                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             88355                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             74198                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             66720                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             92486                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             88176                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            64297                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            60772                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            71621                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            76113                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            69243                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            73259                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             81109                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            111875                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             65437                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             74822                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             83569                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             76778                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             63780                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             55696                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             82460                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             78689                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            54696                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            51660                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            61713                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            65526                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            58580                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            62952                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.52                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      28.09                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  56905097250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 6406950000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             80931159750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     44408.88                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                63158.88                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1040170                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  883617                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 81.18                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                78.24                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1312176                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1134424                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  236601                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  243499                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  245803                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  255086                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   84233                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   76757                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   74375                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   65028                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  16140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  16984                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  21039                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  24510                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  40739                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  49221                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  54137                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  58349                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  70929                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  73921                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  74493                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  74779                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  74197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  75537                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  72763                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  69989                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  69463                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  66471                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  59724                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  54544                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  10922                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       486931                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    316.848046                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   282.782194                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   189.798136                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        12612      2.59%      2.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        13618      2.80%      5.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       387859     79.65%     85.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2745      0.56%     85.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        36220      7.44%     93.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2207      0.45%     93.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         8498      1.75%     95.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          428      0.09%     95.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        22744      4.67%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       486931                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        64165                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.969859                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.333245                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     50.960408                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255         64143     99.97%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            9      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            1      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023            1      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047            1      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-3071            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3327            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3583            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351            6      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5375            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         64165                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        64165                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.600592                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.441862                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      2.508666                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            41221     64.24%     64.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1213      1.89%     66.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2224      3.47%     69.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             3346      5.21%     74.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             9281     14.46%     89.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21             1425      2.22%     91.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              889      1.39%     92.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              583      0.91%     93.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24             3189      4.97%     98.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25              573      0.89%     99.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               29      0.05%     99.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27               23      0.04%     99.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28              125      0.19%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29               27      0.04%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                2      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32               11      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::33                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::38                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         64165                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               82008960                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 1970304                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                72277888                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                83979264                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             72603136                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       906.93                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       799.32                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    928.72                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    802.92                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        13.33                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     7.09                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.24                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   90424335500                       # Total gap between requests
system.mem_ctrls.avgGap                     147836.73                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        70400                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     81938560                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     72277888                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 778551.404254588764                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 906155979.411915898323                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 799318909.076077938080                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1100                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      1311076                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1134424                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     43455000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  80887704750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2209481954000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     39504.55                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     61695.66                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1947668.56                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    79.80                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1592626980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            846474750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          4255204380                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         2694960720                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     7137814320.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      23296016850                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      15105250080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        54928348080                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        607.450888                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  39002717000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   3019380000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  48402247000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1884160320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1001428395                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          4893920220                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         3200204520                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     7137814320.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      23535518880                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      14903564160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        56556610815                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        625.457795                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  38483942250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   3019380000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  48921021750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     90424344000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  90424344000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      7018881                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          7018881                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      7018881                       # number of overall hits
system.cpu.icache.overall_hits::total         7018881                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          275                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            275                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          275                       # number of overall misses
system.cpu.icache.overall_misses::total           275                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     21965500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     21965500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     21965500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     21965500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      7019156                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      7019156                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      7019156                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      7019156                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000039                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000039                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000039                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000039                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 79874.545455                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 79874.545455                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 79874.545455                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 79874.545455                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks            2                       # number of writebacks
system.cpu.icache.writebacks::total                 2                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          275                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          275                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          275                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          275                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     21690500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     21690500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     21690500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     21690500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000039                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000039                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000039                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000039                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 78874.545455                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 78874.545455                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 78874.545455                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 78874.545455                       # average overall mshr miss latency
system.cpu.icache.replacements                      2                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      7018881                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         7018881                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          275                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           275                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     21965500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     21965500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      7019156                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      7019156                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000039                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000039                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 79874.545455                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 79874.545455                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          275                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          275                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     21690500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     21690500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000039                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000039                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 78874.545455                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 78874.545455                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  90424344000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           240.776701                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             7019156                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               275                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          25524.203636                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             92000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   240.776701                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.235133                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.235133                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          273                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           24                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          249                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.266602                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          14038587                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         14038587                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  90424344000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  90424344000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  90424344000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     51743839                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51743839                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51744526                       # number of overall hits
system.cpu.dcache.overall_hits::total        51744526                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       343225                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         343225                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       350959                       # number of overall misses
system.cpu.dcache.overall_misses::total        350959                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  34994058000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  34994058000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  34994058000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  34994058000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52087064                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52087064                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52095485                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52095485                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.006589                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.006589                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.006737                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.006737                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 101956.611552                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 101956.611552                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 99709.817956                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 99709.817956                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       283604                       # number of writebacks
system.cpu.dcache.writebacks::total            283604                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        17436                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        17436                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        17436                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        17436                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       325789                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       325789                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       327769                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       327769                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  33236938000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  33236938000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  33383440500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  33383440500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.006255                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.006255                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.006292                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.006292                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 102019.828785                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 102019.828785                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 101850.512098                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 101850.512098                       # average overall mshr miss latency
system.cpu.dcache.replacements                 326744                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     41003040                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        41003040                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       133938                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        133938                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  12557634000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  12557634000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41136978                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41136978                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003256                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003256                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 93757.066703                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 93757.066703                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         2311                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         2311                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       131627                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       131627                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  12285397000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  12285397000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003200                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003200                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 93334.931283                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 93334.931283                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10740799                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10740799                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       209287                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       209287                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  22436424000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  22436424000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10950086                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10950086                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.019113                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.019113                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 107204.097722                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 107204.097722                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        15125                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        15125                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       194162                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       194162                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  20951541000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  20951541000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.017732                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.017732                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 107907.525674                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 107907.525674                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          687                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           687                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7734                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7734                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8421                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8421                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.918418                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.918418                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         1980                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         1980                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    146502500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    146502500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.235126                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.235126                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 73991.161616                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 73991.161616                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  90424344000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1006.194016                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52072370                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            327768                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            158.869597                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            179000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1006.194016                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.982611                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.982611                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          131                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          342                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          550                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         104518890                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        104518890                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  90424344000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  90424344000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
