# //  ModelSim SE 6.2g Feb 21 2007 Linux 3.10.0-1062.12.1.el7.x86_64
# //
# //  Copyright 1991-2007 Mentor Graphics Corporation
# //              All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND 
# //  PROPRIETARY INFORMATION WHICH IS THE PROPERTY
# //  OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
# //  AND IS SUBJECT TO LICENSE TERMS.
# //
source sim_script.sh
# couldn't read file "sim_script.sh": no such file or directory
pwd
# /home/ms21.5/Desktop/gere/fpuvhdl/MBE/sim
cd ../../multiplier/sim
source sim_script.sh
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity reg
# -- Compiling architecture behav of reg
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity reg1bit
# -- Compiling architecture behav of reg1bit
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Compiling entity data_maker
# -- Compiling architecture beh of data_maker
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity clk_gen
# -- Compiling architecture beh of clk_gen
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Compiling entity data_sink
# -- Compiling architecture beh of data_sink
# Model Technology ModelSim SE vlog 6.2g Compiler 2007.02 Feb 21 2007
# -- Compiling module mult_tb
# 
# Top level modules:
# 	mult_tb
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity unpackfp
# -- Compiling architecture unpackfp of unpackfp
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity fpround
# -- Compiling architecture fpround of fpround
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity fpnormalize
# -- Compiling architecture fpnormalize of fpnormalize
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity packfp
# -- Compiling architecture packfp of packfp
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# ** Error: (vcom-11) Could not find ./work.packg.
# ** Error: ../src/MBE/MBE.vhd(4): (vcom-1195) Cannot find expanded name: 'work.packg'.
# ** Error: ../src/MBE/MBE.vhd(4): Unknown record element "packg".
# ** Error: ../src/MBE/MBE.vhd(6): VHDL Compiler exiting
# /software/mentor/modelsim_6.2g/linux/vcom failed.
source sim_script.sh
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity reg
# -- Compiling architecture behav of reg
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity reg1bit
# -- Compiling architecture behav of reg1bit
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Compiling entity data_maker
# -- Compiling architecture beh of data_maker
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity clk_gen
# -- Compiling architecture beh of clk_gen
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Compiling entity data_sink
# -- Compiling architecture beh of data_sink
# Model Technology ModelSim SE vlog 6.2g Compiler 2007.02 Feb 21 2007
# -- Compiling module mult_tb
# 
# Top level modules:
# 	mult_tb
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity unpackfp
# -- Compiling architecture unpackfp of unpackfp
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity fpround
# -- Compiling architecture fpround of fpround
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity fpnormalize
# -- Compiling architecture fpnormalize of fpnormalize
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity packfp
# -- Compiling architecture packfp of packfp
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling package packg
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package packg
# -- Compiling entity mbe
# -- Compiling architecture struct of mbe
# -- Compiling entity adder_gen
# -- Compiling architecture struct of adder_gen
# -- Compiling entity booth_encoder
# -- Compiling architecture struct of booth_encoder
# -- Loading package math_real
# -- Compiling entity booth_mux
# -- Compiling architecture struct of booth_mux
# -- Compiling entity dadda_l1
# -- Compiling architecture struct of dadda_l1
# -- Compiling entity dadda_l2
# -- Compiling architecture struct of dadda_l2
# -- Compiling entity dadda_l3
# -- Compiling architecture struct of dadda_l3
# -- Compiling entity dadda_l4
# -- Compiling architecture struct of dadda_l4
# -- Compiling entity dadda_l5
# -- Compiling architecture struct of dadda_l5
# -- Compiling entity dadda_l6
# -- Compiling architecture struct of dadda_l6
# -- Compiling entity dadda_tree
# -- Compiling architecture struct of dadda_tree
# -- Compiling entity full_adder
# -- Compiling architecture behav of full_adder
# -- Compiling entity half_adder
# -- Compiling architecture behav of half_adder
# -- Compiling package packg
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity fpmul_stage1
# -- Compiling architecture struct of fpmul_stage1
# -- Loading entity unpackfp
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# ** Error: (vcom-7) Failed to open design unit file "../src/fpmul_stage2_struct.vhd" in read mode.
# No such file or directory. (errno = ENOENT)
# /software/mentor/modelsim_6.2g/linux/vcom failed.
source sim_script.sh
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity reg
# -- Compiling architecture behav of reg
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity reg1bit
# -- Compiling architecture behav of reg1bit
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Compiling entity data_maker
# -- Compiling architecture beh of data_maker
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity clk_gen
# -- Compiling architecture beh of clk_gen
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Compiling entity data_sink
# -- Compiling architecture beh of data_sink
# Model Technology ModelSim SE vlog 6.2g Compiler 2007.02 Feb 21 2007
# -- Compiling module mult_tb
# 
# Top level modules:
# 	mult_tb
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity unpackfp
# -- Compiling architecture unpackfp of unpackfp
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity fpround
# -- Compiling architecture fpround of fpround
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity fpnormalize
# -- Compiling architecture fpnormalize of fpnormalize
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity packfp
# -- Compiling architecture packfp of packfp
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling package packg
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package packg
# -- Compiling entity mbe
# -- Compiling architecture struct of mbe
# -- Compiling entity adder_gen
# -- Compiling architecture struct of adder_gen
# -- Compiling entity booth_encoder
# -- Compiling architecture struct of booth_encoder
# -- Loading package math_real
# -- Compiling entity booth_mux
# -- Compiling architecture struct of booth_mux
# -- Compiling entity dadda_l1
# -- Compiling architecture struct of dadda_l1
# -- Compiling entity dadda_l2
# -- Compiling architecture struct of dadda_l2
# -- Compiling entity dadda_l3
# -- Compiling architecture struct of dadda_l3
# -- Compiling entity dadda_l4
# -- Compiling architecture struct of dadda_l4
# -- Compiling entity dadda_l5
# -- Compiling architecture struct of dadda_l5
# -- Compiling entity dadda_l6
# -- Compiling architecture struct of dadda_l6
# -- Compiling entity dadda_tree
# -- Compiling architecture struct of dadda_tree
# -- Compiling entity full_adder
# -- Compiling architecture behav of full_adder
# -- Compiling entity half_adder
# -- Compiling architecture behav of half_adder
# -- Compiling package packg
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity fpmul_stage1
# -- Compiling architecture struct of fpmul_stage1
# -- Loading entity unpackfp
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity fpmul_stage2
# -- Compiling architecture struct of fpmul_stage2
# ** Error: ../src/fpmul_stage2_struct_MBE.vhd(63): (vcom-1136) Unknown identifier "nbit".
# ** Error: ../src/fpmul_stage2_struct_MBE.vhd(63): Bad expression in left bound of range expression.
# ** Error: ../src/fpmul_stage2_struct_MBE.vhd(63): Type error in range expression.
# ** Error: ../src/fpmul_stage2_struct_MBE.vhd(64): (vcom-1136) Unknown identifier "nbit".
# ** Error: ../src/fpmul_stage2_struct_MBE.vhd(64): Bad expression in left bound of range expression.
# ** Error: ../src/fpmul_stage2_struct_MBE.vhd(64): Type error in range expression.
# ** Error: ../src/fpmul_stage2_struct_MBE.vhd(65): (vcom-1136) Unknown identifier "nbit".
# ** Error: ../src/fpmul_stage2_struct_MBE.vhd(65): Bad expression in left operand of infix expression "-".
# ** Error: ../src/fpmul_stage2_struct_MBE.vhd(65): Bad expression in left bound of range expression.
# ** Error: ../src/fpmul_stage2_struct_MBE.vhd(65): Type error in range expression.
# ** Error: ../src/fpmul_stage2_struct_MBE.vhd(66): near "end": expecting: ')' ';'
# /software/mentor/modelsim_6.2g/linux/vcom failed.
source sim_script.sh
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity reg
# -- Compiling architecture behav of reg
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity reg1bit
# -- Compiling architecture behav of reg1bit
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Compiling entity data_maker
# -- Compiling architecture beh of data_maker
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity clk_gen
# -- Compiling architecture beh of clk_gen
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Compiling entity data_sink
# -- Compiling architecture beh of data_sink
# Model Technology ModelSim SE vlog 6.2g Compiler 2007.02 Feb 21 2007
# -- Compiling module mult_tb
# 
# Top level modules:
# 	mult_tb
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity unpackfp
# -- Compiling architecture unpackfp of unpackfp
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity fpround
# -- Compiling architecture fpround of fpround
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity fpnormalize
# -- Compiling architecture fpnormalize of fpnormalize
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity packfp
# -- Compiling architecture packfp of packfp
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling package packg
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package packg
# -- Compiling entity mbe
# -- Compiling architecture struct of mbe
# -- Compiling entity adder_gen
# -- Compiling architecture struct of adder_gen
# -- Compiling entity booth_encoder
# -- Compiling architecture struct of booth_encoder
# -- Loading package math_real
# -- Compiling entity booth_mux
# -- Compiling architecture struct of booth_mux
# -- Compiling entity dadda_l1
# -- Compiling architecture struct of dadda_l1
# -- Compiling entity dadda_l2
# -- Compiling architecture struct of dadda_l2
# -- Compiling entity dadda_l3
# -- Compiling architecture struct of dadda_l3
# -- Compiling entity dadda_l4
# -- Compiling architecture struct of dadda_l4
# -- Compiling entity dadda_l5
# -- Compiling architecture struct of dadda_l5
# -- Compiling entity dadda_l6
# -- Compiling architecture struct of dadda_l6
# -- Compiling entity dadda_tree
# -- Compiling architecture struct of dadda_tree
# -- Compiling entity full_adder
# -- Compiling architecture behav of full_adder
# -- Compiling entity half_adder
# -- Compiling architecture behav of half_adder
# -- Compiling package packg
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity fpmul_stage1
# -- Compiling architecture struct of fpmul_stage1
# -- Loading entity unpackfp
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package packg
# -- Compiling entity fpmul_stage2
# -- Compiling architecture struct of fpmul_stage2
# ** Error: ../src/fpmul_stage2_struct_MBE.vhd(67): near "end": expecting: ')' ';'
# /software/mentor/modelsim_6.2g/linux/vcom failed.
source sim_script.sh
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity reg
# -- Compiling architecture behav of reg
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity reg1bit
# -- Compiling architecture behav of reg1bit
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Compiling entity data_maker
# -- Compiling architecture beh of data_maker
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity clk_gen
# -- Compiling architecture beh of clk_gen
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Compiling entity data_sink
# -- Compiling architecture beh of data_sink
# Model Technology ModelSim SE vlog 6.2g Compiler 2007.02 Feb 21 2007
# -- Compiling module mult_tb
# 
# Top level modules:
# 	mult_tb
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity unpackfp
# -- Compiling architecture unpackfp of unpackfp
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity fpround
# -- Compiling architecture fpround of fpround
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity fpnormalize
# -- Compiling architecture fpnormalize of fpnormalize
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity packfp
# -- Compiling architecture packfp of packfp
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling package packg
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package packg
# -- Compiling entity mbe
# -- Compiling architecture struct of mbe
# -- Compiling entity adder_gen
# -- Compiling architecture struct of adder_gen
# -- Compiling entity booth_encoder
# -- Compiling architecture struct of booth_encoder
# -- Loading package math_real
# -- Compiling entity booth_mux
# -- Compiling architecture struct of booth_mux
# -- Compiling entity dadda_l1
# -- Compiling architecture struct of dadda_l1
# -- Compiling entity dadda_l2
# -- Compiling architecture struct of dadda_l2
# -- Compiling entity dadda_l3
# -- Compiling architecture struct of dadda_l3
# -- Compiling entity dadda_l4
# -- Compiling architecture struct of dadda_l4
# -- Compiling entity dadda_l5
# -- Compiling architecture struct of dadda_l5
# -- Compiling entity dadda_l6
# -- Compiling architecture struct of dadda_l6
# -- Compiling entity dadda_tree
# -- Compiling architecture struct of dadda_tree
# -- Compiling entity full_adder
# -- Compiling architecture behav of full_adder
# -- Compiling entity half_adder
# -- Compiling architecture behav of half_adder
# -- Compiling package packg
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity fpmul_stage1
# -- Compiling architecture struct of fpmul_stage1
# -- Loading entity unpackfp
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package packg
# -- Compiling entity fpmul_stage2
# -- Compiling architecture struct of fpmul_stage2
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity fpmul_stage3
# -- Compiling architecture struct of fpmul_stage3
# -- Loading package std_logic_unsigned
# -- Loading entity fpnormalize
# -- Loading entity fpround
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity fpmul_stage4
# -- Compiling architecture struct of fpmul_stage4
# -- Loading package std_logic_unsigned
# -- Loading entity fpnormalize
# -- Loading entity packfp
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity fpmul_pipeline
# -- Compiling architecture pipeline of fpmul_pipeline
# -- Loading entity fpmul_stage1
# -- Loading package packg
# -- Loading entity fpmul_stage2
# -- Loading entity fpmul_stage3
# -- Loading entity fpmul_stage4
# vsim -t 100ps work.mult_tb 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.mult_tb(fast)
# Loading /software/mentor/modelsim_6.2g/linux/../std.standard
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_1164(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_arith(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_unsigned(body)
# Loading work.clk_gen(beh)
# Loading /software/mentor/modelsim_6.2g/linux/../std.textio(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_textio(body)
# Loading work.data_maker(beh)
# Loading work.packg
# Loading work.fpmul_pipeline(pipeline)#1
# Loading work.reg(behav)#1
# Loading work.fpmul_stage1(struct)
# Loading work.unpackfp(unpackfp)
# Loading work.fpmul_stage2(struct)#1
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.numeric_std(body)
# Loading work.mbe(struct)#1
# Loading work.booth_encoder(struct)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.math_real(body)
# Loading work.booth_mux(struct)
# Loading work.dadda_tree(struct)#1
# Loading work.dadda_l6(struct)
# Loading work.adder_gen(struct)#1
# Loading work.adder_gen(struct)#2
# Loading work.half_adder(behav)
# Loading work.full_adder(behav)
# Loading work.adder_gen(struct)#3
# Loading work.adder_gen(struct)#4
# Loading work.dadda_l5(struct)
# Loading work.adder_gen(struct)#5
# Loading work.dadda_l4(struct)
# Loading work.adder_gen(struct)#6
# Loading work.adder_gen(struct)#7
# Loading work.adder_gen(struct)#8
# Loading work.adder_gen(struct)#9
# Loading work.dadda_l3(struct)
# Loading work.adder_gen(struct)#10
# Loading work.adder_gen(struct)#11
# Loading work.adder_gen(struct)#12
# Loading work.adder_gen(struct)#13
# Loading work.dadda_l2(struct)#1
# Loading work.adder_gen(struct)#14
# Loading work.adder_gen(struct)#15
# Loading work.adder_gen(struct)#16
# Loading work.adder_gen(struct)#17
# Loading work.adder_gen(struct)#18
# Loading work.dadda_l1(struct)#1
# Loading work.adder_gen(struct)#19
# Loading work.adder_gen(struct)#20
# Loading work.fpmul_stage3(struct)#1
# Loading work.fpnormalize(fpnormalize)#1
# Loading work.fpround(fpround)#1
# Loading work.fpmul_stage4(struct)
# Loading work.packfp(packfp)
# Loading work.data_sink(beh)
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /mult_tb/UUT/i3/i11
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /mult_tb/UUT/i3/i11
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /mult_tb/UUT/i2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /mult_tb/UUT/i2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /mult_tb/UUT/i2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /mult_tb/UUT/i2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /mult_tb/UUT/i2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /mult_tb/UUT/i2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /mult_tb/UUT/i2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /mult_tb/UUT/i2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /mult_tb/UUT/i2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 3  Instance: /mult_tb/UUT/i2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 3  Instance: /mult_tb/UUT/i2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 3  Instance: /mult_tb/UUT/i2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 3  Instance: /mult_tb/UUT/i2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 4  Instance: /mult_tb/UUT/i3/i11
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 4  Instance: /mult_tb/UUT/i3/i11
