Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L blk_mem_gen_v8_4_6 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 33 differs from formal bit length 32 for port 'in_data' [/home/afonso/vivadoprojects/aula/aula.srcs/sources_1/new/top.v:141]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 7 for port 'addra_0' [/home/afonso/vivadoprojects/aula/aula.srcs/sources_1/new/top.v:174]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'addra_1' [/home/afonso/vivadoprojects/aula/aula.srcs/sources_1/new/top.v:175]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 7 for port 'addrb_0' [/home/afonso/vivadoprojects/aula/aula.srcs/sources_1/new/top.v:176]
WARNING: [VRFC 10-3091] actual bit length 33 differs from formal bit length 32 for port 'dina_0' [/home/afonso/vivadoprojects/aula/aula.srcs/sources_1/new/top.v:180]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.register_bank
Compiling module xil_defaultlib.Program_Counter
Compiling module xil_defaultlib.Instruction_Register
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_output_stage(...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_output_stage(...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_softecc_outpu...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_mem_module(C_...
Compiling module blk_mem_gen_v8_4_6.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6(C_FAMILY="zyn...
Compiling module xil_defaultlib.memoryAf_axi_bram_ctrl_0_bram_0
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_output_stage(...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_output_stage(...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_softecc_outpu...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_mem_module(C_...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6(C_FAMILY="zyn...
Compiling module xil_defaultlib.memoryAf_blk_mem_gen_0_1
Compiling module xil_defaultlib.memoryAf
Compiling module xil_defaultlib.memoryAf_wrapper
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
