Fitter Place Stage Report for syntest_scaler
Tue Apr 30 14:41:52 2019
Quartus Prime Version 18.1.0 Build 222 09/21/2018 SJ Pro Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Resource Usage Summary
  3. Fitter Resource Utilization by Entity
  4. Fitter RAM Summary
  5. Fitter DSP Block Usage Summary
  6. Place Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                                ;
+-------------------------------------------------------------+------------------------+-------+
; Resource                                                    ; Usage                  ; %     ;
+-------------------------------------------------------------+------------------------+-------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 439 / 427,200          ; < 1 % ;
; ALMs needed [=A-B+C]                                        ; 439                    ;       ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 587 / 427,200          ; < 1 % ;
;         [a] ALMs used for LUT logic and registers           ; 189                    ;       ;
;         [b] ALMs used for LUT logic                         ; 254                    ;       ;
;         [c] ALMs used for registers                         ; 144                    ;       ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                      ;       ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 148 / 427,200          ; < 1 % ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 0 / 427,200            ; 0 %   ;
;         [a] Due to location constrained logic               ; 0                      ;       ;
;         [b] Due to LAB-wide signal conflicts                ; 0                      ;       ;
;         [c] Due to LAB input limits                         ; 0                      ;       ;
;         [d] Due to virtual I/Os                             ; 0                      ;       ;
;                                                             ;                        ;       ;
; Difficulty packing design                                   ; Low                    ;       ;
;                                                             ;                        ;       ;
; Total LABs:  partially or completely used                   ; 99 / 42,720            ; < 1 % ;
;     -- Logic LABs                                           ; 99                     ;       ;
;     -- Memory LABs (up to half of total LABs)               ; 0                      ;       ;
;                                                             ;                        ;       ;
; Combinational ALUT usage for logic                          ; 736                    ;       ;
;     -- 7 input functions                                    ; 0                      ;       ;
;     -- 6 input functions                                    ; 438                    ;       ;
;     -- 5 input functions                                    ; 115                    ;       ;
;     -- 4 input functions                                    ; 7                      ;       ;
;     -- <=3 input functions                                  ; 176                    ;       ;
; Combinational ALUT usage for route-throughs                 ; 219                    ;       ;
;                                                             ;                        ;       ;
; Dedicated logic registers                                   ; 802                    ;       ;
;     -- By type:                                             ;                        ;       ;
;         -- Primary logic registers                          ; 665 / 854,400          ; < 1 % ;
;         -- Secondary logic registers                        ; 137 / 854,400          ; < 1 % ;
;     -- By function:                                         ;                        ;       ;
;         -- Design implementation registers                  ; 802                    ;       ;
;         -- Routing optimization registers                   ; 0                      ;       ;
;                                                             ;                        ;       ;
; ALMs adjustment for power estimation                        ; 49                     ;       ;
;                                                             ;                        ;       ;
; Virtual pins                                                ; 0                      ;       ;
; I/O pins                                                    ; 2 / 960                ; < 1 % ;
;     -- Clock pins                                           ; 1 / 50                 ; 2 %   ;
;     -- Dedicated input pins                                 ; 0 / 155                ; 0 %   ;
;                                                             ;                        ;       ;
; M20K blocks                                                 ; 200 / 2,713            ; 7 %   ;
; Total MLAB memory bits                                      ; 0                      ;       ;
; Total block memory bits                                     ; 3,200,000 / 55,562,240 ; 6 %   ;
; Total block memory implementation bits                      ; 4,096,000 / 55,562,240 ; 7 %   ;
;                                                             ;                        ;       ;
; DSP Blocks Needed [=A+B-C]                                  ; 2 / 1,518              ; < 1 % ;
;     [A] Total Fixed Point DSP Blocks                        ; 3                      ;       ;
;     [B] Total Floating Point DSP Blocks                     ; 0                      ;       ;
;     [C] Estimate of DSP Blocks recoverable by dense merging ; 1                      ;       ;
;                                                             ;                        ;       ;
; IOPLLs                                                      ; 0 / 13                 ; 0 %   ;
; FPLLs                                                       ; 0 / 32                 ; 0 %   ;
; Global signals                                              ; 1                      ;       ;
;     -- Global clocks                                        ; 1 / 32                 ; 3 %   ;
;     -- Regional clocks                                      ; 0 / 16                 ; 0 %   ;
;     -- Periphery clocks                                     ; 0 / 384                ; 0 %   ;
; JTAGs                                                       ; 0 / 1                  ; 0 %   ;
; ASMI blocks                                                 ; 0 / 1                  ; 0 %   ;
; CRC blocks                                                  ; 0 / 1                  ; 0 %   ;
; Remote update blocks                                        ; 0 / 1                  ; 0 %   ;
; Oscillator blocks                                           ; 0 / 1                  ; 0 %   ;
; PCIe Hard IPs                                               ; 0 / 4                  ; 0 %   ;
; HSSI RX PCSs                                                ; 0 / 72                 ; 0 %   ;
; HSSI PMA RX DESERs                                          ; 0 / 72                 ; 0 %   ;
; HSSI TX PCSs                                                ; 0 / 72                 ; 0 %   ;
; HSSI PMA TX SERs                                            ; 0 / 72                 ; 0 %   ;
; HSSI CDR PLL                                                ; 0 / 72                 ; 0 %   ;
;     -- CDR PLLs for Unused RX Clock Workaround              ; 0 / 72                 ; 0 %   ;
; HSSI ATX PLL                                                ; 0 / 24                 ; 0 %   ;
; Impedance control blocks                                    ; 0 / 16                 ; 0 %   ;
; Maximum fan-out                                             ; 1045                   ;       ;
; Highest non-global fan-out                                  ; 240                    ;       ;
; Total fan-out                                               ; 12981                  ;       ;
; Average fan-out                                             ; 7.25                   ;       ;
+-------------------------------------------------------------+------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+--------+-----------------------------------------------------------------------------------------------+------------------+--------------+
; Compilation Hierarchy Node                      ; ALMs needed [=A-B+C] ; [A] ALMs used in final placement ; [B] Estimate of ALMs recoverable by dense packing ; [C] Estimate of ALMs unavailable ; ALMs used for memory ; Combinational ALUTs ; Dedicated Logic Registers ; I/O Registers ; Block Memory Bits ; M20Ks ; DSP Blocks ; Pins ; Virtual Pins ; IOPLLs ; Full Hierarchy Name                                                                           ; Entity Name      ; Library Name ;
+-------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+--------+-----------------------------------------------------------------------------------------------+------------------+--------------+
; |                                               ; 439.0 (0.0)          ; 586.0 (0.0)                      ; 147.0 (0.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 736 (0)             ; 802 (0)                   ; 0 (0)         ; 3200000           ; 200   ; 3          ; 2    ; 0            ; 0 (0)  ; |                                                                                             ; syntest_scaler   ; altera_work  ;
;    |i_mut|                                      ; 167.9 (143.2)        ; 263.2 (209.2)                    ; 95.3 (65.9)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 249 (166)           ; 484 (482)                 ; 0 (0)         ; 3200000           ; 200   ; 3          ; 0    ; 0            ; 0 (0)  ; i_mut                                                                                         ; scaler           ; altera_work  ;
;       |framebuffer|                             ; 24.7 (0.0)           ; 54.1 (0.0)                       ; 29.4 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 83 (0)              ; 2 (0)                     ; 0 (0)         ; 3200000           ; 200   ; 0          ; 0    ; 0            ; 0 (0)  ; i_mut|framebuffer                                                                             ; simple_dpram     ; altera_work  ;
;          |ram_data_rtl_0|                       ; 24.7 (0.0)           ; 54.1 (0.0)                       ; 29.4 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 83 (0)              ; 2 (0)                     ; 0 (0)         ; 3200000           ; 200   ; 0          ; 0    ; 0            ; 0 (0)  ; i_mut|framebuffer|ram_data_rtl_0                                                              ; altsyncram       ; work         ;
;             |auto_generated|                    ; 24.7 (0.0)           ; 54.1 (0.5)                       ; 29.4 (0.5)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 83 (0)              ; 2 (2)                     ; 0 (0)         ; 3200000           ; 200   ; 0          ; 0    ; 0            ; 0 (0)  ; i_mut|framebuffer|ram_data_rtl_0|auto_generated                                               ; altsyncram_dn12  ; work         ;
;                |decode2|                        ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; i_mut|framebuffer|ram_data_rtl_0|auto_generated|decode2                                       ; decode_kda       ; altera_work  ;
;                |mux3|                           ; 24.2 (24.2)          ; 53.3 (53.3)                      ; 29.2 (29.2)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 80 (80)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; i_mut|framebuffer|ram_data_rtl_0|auto_generated|mux3                                          ; mux_k9b          ; altera_work  ;
;    |i_sink|                                     ; 270.2 (251.2)        ; 279.6 (261.8)                    ; 9.4 (10.7)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 486 (464)           ; 152 (130)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; i_sink                                                                                        ; atv_dummy_sink   ; altera_work  ;
;       |i_atv_dummy_reduce|                      ; 17.7 (14.5)          ; 17.7 (14.5)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 22 (17)             ; 22 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; i_sink|i_atv_dummy_reduce                                                                     ; atv_dummy_reduce ; altera_work  ;
;          |\g_reduce_more:i_atv_dummy_reduce|    ; 3.2 (2.7)            ; 3.2 (2.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (4)               ; 5 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; i_sink|i_atv_dummy_reduce|\g_reduce_more:i_atv_dummy_reduce                                   ; atv_dummy_reduce ; altera_work  ;
;             |\g_reduce_more:i_atv_dummy_reduce| ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; i_sink|i_atv_dummy_reduce|\g_reduce_more:i_atv_dummy_reduce|\g_reduce_more:i_atv_dummy_reduce ; atv_dummy_reduce ; altera_work  ;
;    |i_source|                                   ; 0.9 (0.9)            ; 43.2 (43.2)                      ; 42.3 (42.3)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 166 (166)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; i_source                                                                                      ; atv_dummy_source ; altera_work  ;
+-------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+--------+-----------------------------------------------------------------------------------------------+------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+---------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+-----------------+-----------------+----------+------------------------+-----------------------+
; Name                                                       ; Type       ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size    ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M20K blocks ; MLABs ; MIF  ; Location                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Mixed Port RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs         ;
+------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+---------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+-----------------+-----------------+----------+------------------------+-----------------------+
; i_mut|framebuffer|ram_data_rtl_0|auto_generated|ALTSYNCRAM ; M20K block ; Simple Dual Port ; Single Clock ; --           ; --           ; 40000        ; 80           ; yes                    ; no                      ; yes                    ; no                      ; 3200000 ; --                          ; --                          ; 40000                       ; 80                          ; 3200000             ; 200         ; 0     ; None ; M20K_X32_Y128_N0, M20K_X32_Y127_N0, M20K_X32_Y126_N0, M20K_X48_Y132_N0, M20K_X32_Y132_N0, M20K_X32_Y131_N0, M20K_X32_Y136_N0, M20K_X32_Y135_N0, M20K_X32_Y134_N0, M20K_X32_Y133_N0, M20K_X32_Y98_N0, M20K_X20_Y99_N0, M20K_X20_Y97_N0, M20K_X48_Y93_N0, M20K_X48_Y92_N0, M20K_X48_Y131_N0, M20K_X48_Y134_N0, M20K_X48_Y133_N0, M20K_X48_Y136_N0, M20K_X48_Y135_N0, M20K_X48_Y102_N0, M20K_X48_Y96_N0, M20K_X48_Y97_N0, M20K_X48_Y103_N0, M20K_X48_Y101_N0, M20K_X20_Y125_N0, M20K_X32_Y125_N0, M20K_X32_Y124_N0, M20K_X20_Y124_N0, M20K_X20_Y123_N0, M20K_X20_Y85_N0, M20K_X32_Y83_N0, M20K_X32_Y85_N0, M20K_X20_Y84_N0, M20K_X20_Y86_N0, M20K_X20_Y90_N0, M20K_X48_Y91_N0, M20K_X48_Y90_N0, M20K_X20_Y89_N0, M20K_X20_Y87_N0, M20K_X8_Y126_N0, M20K_X8_Y134_N0, M20K_X8_Y135_N0, M20K_X8_Y124_N0, M20K_X8_Y125_N0, M20K_X32_Y105_N0, M20K_X32_Y106_N0, M20K_X32_Y107_N0, M20K_X20_Y105_N0, M20K_X20_Y104_N0, M20K_X32_Y122_N0, M20K_X32_Y118_N0, M20K_X32_Y120_N0, M20K_X20_Y126_N0, M20K_X20_Y132_N0, M20K_X20_Y93_N0, M20K_X20_Y103_N0, M20K_X20_Y102_N0, M20K_X20_Y92_N0, M20K_X32_Y94_N0, M20K_X48_Y100_N0, M20K_X48_Y98_N0, M20K_X48_Y99_N0, M20K_X48_Y94_N0, M20K_X48_Y95_N0, M20K_X32_Y123_N0, M20K_X20_Y136_N0, M20K_X20_Y133_N0, M20K_X32_Y119_N0, M20K_X32_Y115_N0, M20K_X8_Y127_N0, M20K_X8_Y132_N0, M20K_X8_Y133_N0, M20K_X8_Y129_N0, M20K_X8_Y128_N0, M20K_X20_Y78_N0, M20K_X20_Y83_N0, M20K_X20_Y80_N0, M20K_X20_Y82_N0, M20K_X20_Y79_N0, M20K_X20_Y98_N0, M20K_X20_Y96_N0, M20K_X20_Y95_N0, M20K_X20_Y91_N0, M20K_X20_Y94_N0, M20K_X8_Y122_N0, M20K_X8_Y130_N0, M20K_X8_Y131_N0, M20K_X8_Y121_N0, M20K_X8_Y123_N0, M20K_X20_Y116_N0, M20K_X20_Y119_N0, M20K_X8_Y119_N0, M20K_X20_Y113_N0, M20K_X20_Y117_N0, M20K_X32_Y112_N0, M20K_X32_Y113_N0, M20K_X32_Y109_N0, M20K_X32_Y114_N0, M20K_X32_Y111_N0, M20K_X48_Y128_N0, M20K_X48_Y127_N0, M20K_X48_Y125_N0, M20K_X48_Y124_N0, M20K_X48_Y126_N0, M20K_X48_Y119_N0, M20K_X48_Y121_N0, M20K_X48_Y120_N0, M20K_X48_Y122_N0, M20K_X48_Y123_N0, M20K_X48_Y85_N0, M20K_X32_Y95_N0, M20K_X32_Y90_N0, M20K_X32_Y92_N0, M20K_X48_Y84_N0, M20K_X20_Y108_N0, M20K_X20_Y120_N0, M20K_X20_Y118_N0, M20K_X20_Y107_N0, M20K_X20_Y106_N0, M20K_X32_Y91_N0, M20K_X48_Y86_N0, M20K_X48_Y87_N0, M20K_X48_Y83_N0, M20K_X48_Y81_N0, M20K_X32_Y129_N0, M20K_X20_Y128_N0, M20K_X20_Y127_N0, M20K_X32_Y138_N0, M20K_X32_Y137_N0, M20K_X20_Y110_N0, M20K_X8_Y114_N0, M20K_X20_Y111_N0, M20K_X20_Y109_N0, M20K_X32_Y110_N0, M20K_X32_Y81_N0, M20K_X32_Y82_N0, M20K_X32_Y80_N0, M20K_X20_Y81_N0, M20K_X32_Y79_N0, M20K_X48_Y118_N0, M20K_X48_Y116_N0, M20K_X48_Y114_N0, M20K_X48_Y117_N0, M20K_X48_Y115_N0, M20K_X48_Y106_N0, M20K_X48_Y108_N0, M20K_X48_Y107_N0, M20K_X48_Y105_N0, M20K_X48_Y104_N0, M20K_X32_Y101_N0, M20K_X20_Y100_N0, M20K_X20_Y101_N0, M20K_X32_Y100_N0, M20K_X32_Y97_N0, M20K_X8_Y120_N0, M20K_X8_Y116_N0, M20K_X8_Y118_N0, M20K_X8_Y136_N0, M20K_X8_Y137_N0, M20K_X20_Y130_N0, M20K_X20_Y134_N0, M20K_X20_Y135_N0, M20K_X20_Y129_N0, M20K_X20_Y131_N0, M20K_X32_Y121_N0, M20K_X32_Y116_N0, M20K_X32_Y117_N0, M20K_X20_Y121_N0, M20K_X20_Y122_N0, M20K_X32_Y88_N0, M20K_X32_Y86_N0, M20K_X32_Y84_N0, M20K_X32_Y87_N0, M20K_X20_Y88_N0, M20K_X32_Y130_N0, M20K_X20_Y138_N0, M20K_X20_Y137_N0, M20K_X48_Y129_N0, M20K_X48_Y130_N0, M20K_X48_Y110_N0, M20K_X48_Y112_N0, M20K_X48_Y111_N0, M20K_X48_Y109_N0, M20K_X48_Y113_N0, M20K_X32_Y103_N0, M20K_X32_Y104_N0, M20K_X32_Y108_N0, M20K_X32_Y102_N0, M20K_X32_Y99_N0, M20K_X32_Y89_N0, M20K_X32_Y96_N0, M20K_X32_Y93_N0, M20K_X48_Y88_N0, M20K_X48_Y89_N0, M20K_X20_Y115_N0, M20K_X20_Y112_N0, M20K_X20_Y114_N0, M20K_X8_Y115_N0, M20K_X8_Y117_N0 ; Old data            ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide ;
+------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+---------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+-----------------+-----------------+----------+------------------------+-----------------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-----------------------------------------------+
; Fitter DSP Block Usage Summary                ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Two Independent 18x18           ; 3           ;
; Total number of DSP blocks      ; 3           ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 3           ;
+---------------------------------+-------------+


+----------------+
; Place Messages ;
+----------------+
Info: *******************************************************************
Info: Running Quartus Prime Fitter
    Info: Version 18.1.0 Build 222 09/21/2018 SJ Pro Edition
    Info: Processing started: Tue Apr 30 14:40:07 2019
Info: Command: quartus_fit --read_settings_files=on --write_settings_files=off syntest_scaler -c syntest_scaler
Info: qfit2_default_script.tcl version: #1
Info: Project  = syntest_scaler
Info: Revision = syntest_scaler
Info (11165): Fitter preparation operations ending: elapsed time is 00:00:30
Info (170189): Fitter placement preparation operations beginning
Info (14951): The Fitter is using Advanced Physical Optimization.
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:13
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:24


