<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3895" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3895{left:782px;bottom:68px;letter-spacing:0.1px;}
#t2_3895{left:827px;bottom:68px;letter-spacing:0.11px;}
#t3_3895{left:668px;bottom:1141px;letter-spacing:-0.14px;}
#t4_3895{left:70px;bottom:1079px;letter-spacing:0.16px;}
#t5_3895{left:151px;bottom:1079px;letter-spacing:0.2px;}
#t6_3895{left:70px;bottom:1054px;letter-spacing:-0.15px;word-spacing:-0.8px;}
#t7_3895{left:556px;bottom:1054px;letter-spacing:-0.09px;}
#t8_3895{left:571px;bottom:1054px;letter-spacing:-0.2px;word-spacing:-0.73px;}
#t9_3895{left:70px;bottom:1037px;letter-spacing:-0.13px;word-spacing:-0.86px;}
#ta_3895{left:70px;bottom:1020px;letter-spacing:-0.16px;word-spacing:-0.49px;}
#tb_3895{left:70px;bottom:1004px;letter-spacing:-0.14px;word-spacing:-1.2px;}
#tc_3895{left:70px;bottom:987px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#td_3895{left:70px;bottom:970px;letter-spacing:-0.14px;word-spacing:-0.9px;}
#te_3895{left:369px;bottom:977px;}
#tf_3895{left:383px;bottom:970px;letter-spacing:-0.15px;word-spacing:-0.88px;}
#tg_3895{left:70px;bottom:953px;letter-spacing:-0.12px;word-spacing:-0.52px;}
#th_3895{left:175px;bottom:960px;}
#ti_3895{left:191px;bottom:953px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#tj_3895{left:70px;bottom:885px;letter-spacing:0.16px;}
#tk_3895{left:151px;bottom:885px;letter-spacing:0.19px;word-spacing:-0.01px;}
#tl_3895{left:70px;bottom:860px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tm_3895{left:70px;bottom:843px;letter-spacing:-0.15px;word-spacing:-0.97px;}
#tn_3895{left:70px;bottom:826px;letter-spacing:-0.15px;word-spacing:-0.5px;}
#to_3895{left:70px;bottom:810px;letter-spacing:-0.15px;word-spacing:-0.8px;}
#tp_3895{left:70px;bottom:793px;letter-spacing:-0.15px;word-spacing:-1.09px;}
#tq_3895{left:388px;bottom:800px;}
#tr_3895{left:403px;bottom:793px;letter-spacing:-0.15px;word-spacing:-1.12px;}
#ts_3895{left:70px;bottom:776px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tt_3895{left:193px;bottom:783px;}
#tu_3895{left:209px;bottom:776px;letter-spacing:-0.16px;word-spacing:-0.4px;}
#tv_3895{left:70px;bottom:708px;letter-spacing:0.16px;}
#tw_3895{left:151px;bottom:708px;letter-spacing:0.19px;word-spacing:-0.01px;}
#tx_3895{left:70px;bottom:683px;letter-spacing:-0.12px;word-spacing:-0.45px;}
#ty_3895{left:70px;bottom:666px;letter-spacing:-0.14px;word-spacing:-1.05px;}
#tz_3895{left:70px;bottom:649px;letter-spacing:-0.11px;word-spacing:-0.45px;}
#t10_3895{left:70px;bottom:632px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t11_3895{left:70px;bottom:616px;letter-spacing:-0.12px;word-spacing:-0.45px;}
#t12_3895{left:70px;bottom:599px;letter-spacing:-0.12px;word-spacing:-0.47px;}
#t13_3895{left:675px;bottom:606px;}
#t14_3895{left:690px;bottom:599px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#t15_3895{left:70px;bottom:582px;letter-spacing:-0.15px;word-spacing:-0.55px;}
#t16_3895{left:497px;bottom:589px;}
#t17_3895{left:512px;bottom:582px;letter-spacing:-0.14px;word-spacing:-0.56px;}
#t18_3895{left:70px;bottom:565px;letter-spacing:-0.19px;word-spacing:-0.33px;}
#t19_3895{left:70px;bottom:497px;letter-spacing:0.16px;}
#t1a_3895{left:151px;bottom:497px;letter-spacing:0.2px;word-spacing:-0.03px;}
#t1b_3895{left:70px;bottom:472px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1c_3895{left:70px;bottom:455px;letter-spacing:-0.15px;word-spacing:-0.87px;}
#t1d_3895{left:70px;bottom:438px;letter-spacing:-0.14px;word-spacing:-1.05px;}
#t1e_3895{left:70px;bottom:422px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#t1f_3895{left:675px;bottom:428px;}
#t1g_3895{left:690px;bottom:422px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t1h_3895{left:70px;bottom:405px;letter-spacing:-0.16px;word-spacing:-0.53px;}
#t1i_3895{left:497px;bottom:411px;}
#t1j_3895{left:512px;bottom:405px;letter-spacing:-0.14px;word-spacing:-0.55px;}
#t1k_3895{left:70px;bottom:388px;letter-spacing:-0.19px;word-spacing:-0.34px;}
#t1l_3895{left:70px;bottom:320px;letter-spacing:0.18px;}
#t1m_3895{left:151px;bottom:320px;letter-spacing:0.22px;word-spacing:-0.04px;}
#t1n_3895{left:70px;bottom:295px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#t1o_3895{left:70px;bottom:278px;letter-spacing:-0.13px;}
#t1p_3895{left:120px;bottom:278px;letter-spacing:-0.13px;}
#t1q_3895{left:173px;bottom:278px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1r_3895{left:70px;bottom:254px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#t1s_3895{left:70px;bottom:237px;letter-spacing:-0.19px;word-spacing:-0.44px;}
#t1t_3895{left:70px;bottom:220px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#t1u_3895{left:70px;bottom:195px;letter-spacing:-0.21px;word-spacing:-0.41px;}
#t1v_3895{left:70px;bottom:171px;letter-spacing:-0.16px;word-spacing:-0.49px;}
#t1w_3895{left:70px;bottom:154px;letter-spacing:-0.42px;}

.s1_3895{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3895{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3895{font-size:21px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_3895{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s5_3895{font-size:14px;font-family:Arial_b5v;color:#000;}
.s6_3895{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s7_3895{font-size:14px;font-family:Verdana-Italic_b5x;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3895" type="text/css" >

@font-face {
	font-family: Arial_b5v;
	src: url("fonts/Arial_b5v.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana-Italic_b5x;
	src: url("fonts/Verdana-Italic_b5x.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3895Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3895" style="-webkit-user-select: none;"><object width="935" height="1210" data="3895/3895.svg" type="image/svg+xml" id="pdf3895" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3895" class="t s1_3895">Vol. 3B </span><span id="t2_3895" class="t s1_3895">23-3 </span>
<span id="t3_3895" class="t s2_3895">ARCHITECTURE COMPATIBILITY </span>
<span id="t4_3895" class="t s3_3895">23.6 </span><span id="t5_3895" class="t s3_3895">STREAMING SIMD EXTENSIONS (SSE) </span>
<span id="t6_3895" class="t s4_3895">The Streaming SIMD Extensions (SSE) were introduced in the Pentium </span><span id="t7_3895" class="t s5_3895">III </span><span id="t8_3895" class="t s4_3895">processor. The SSE extensions consist of </span>
<span id="t9_3895" class="t s4_3895">a new set of instructions and a new set of registers. The new registers include the eight 128-bit XMM registers and </span>
<span id="ta_3895" class="t s4_3895">the 32-bit MXCSR control and status register. These instructions and registers are designed to allow SIMD compu- </span>
<span id="tb_3895" class="t s4_3895">tations to be made on single precision floating-point numbers. Several of these new instructions also operate in the </span>
<span id="tc_3895" class="t s4_3895">MMX registers. SSE instructions and registers are described in Section 10, “Programming with Intel® Streaming </span>
<span id="td_3895" class="t s4_3895">SIMD Extensions (Intel® SSE),” in the Intel </span>
<span id="te_3895" class="t s6_3895">® </span>
<span id="tf_3895" class="t s4_3895">64 and IA-32 Architectures Software Developer’s Manual, Volume 1, </span>
<span id="tg_3895" class="t s4_3895">and in the Intel </span>
<span id="th_3895" class="t s6_3895">® </span>
<span id="ti_3895" class="t s4_3895">64 and IA-32 Architectures Software Developer’s Manual, Volumes 2A, 2B, 2C, &amp; 2D. </span>
<span id="tj_3895" class="t s3_3895">23.7 </span><span id="tk_3895" class="t s3_3895">STREAMING SIMD EXTENSIONS 2 (SSE2) </span>
<span id="tl_3895" class="t s4_3895">The Streaming SIMD Extensions 2 (SSE2) were introduced in the Pentium 4 and Intel Xeon processors. They </span>
<span id="tm_3895" class="t s4_3895">consist of a new set of instructions that operate on the XMM and MXCSR registers and perform SIMD operations on </span>
<span id="tn_3895" class="t s4_3895">double precision floating-point values and on integer values. Several of these new instructions also operate in the </span>
<span id="to_3895" class="t s4_3895">MMX registers. SSE2 instructions and registers are described in Chapter 11, “Programming with Intel® Streaming </span>
<span id="tp_3895" class="t s4_3895">SIMD Extensions 2 (Intel® SSE2),” in the Intel </span>
<span id="tq_3895" class="t s6_3895">® </span>
<span id="tr_3895" class="t s4_3895">64 and IA-32 Architectures Software Developer’s Manual, Volume </span>
<span id="ts_3895" class="t s4_3895">1, and in the Intel </span>
<span id="tt_3895" class="t s6_3895">® </span>
<span id="tu_3895" class="t s4_3895">64 and IA-32 Architectures Software Developer’s Manual, Volumes 2A, 2B, 2C, &amp; 2D. </span>
<span id="tv_3895" class="t s3_3895">23.8 </span><span id="tw_3895" class="t s3_3895">STREAMING SIMD EXTENSIONS 3 (SSE3) </span>
<span id="tx_3895" class="t s4_3895">The Streaming SIMD Extensions 3 (SSE3) were introduced in Pentium 4 processors supporting Intel Hyper- </span>
<span id="ty_3895" class="t s4_3895">Threading Technology and Intel Xeon processors. SSE3 extensions include 13 instructions. Ten of these 13 instruc- </span>
<span id="tz_3895" class="t s4_3895">tions support the single instruction multiple data (SIMD) execution model used with SSE/SSE2 extensions. One </span>
<span id="t10_3895" class="t s4_3895">SSE3 instruction accelerates x87 style programming for conversion to integer. The remaining two instructions </span>
<span id="t11_3895" class="t s4_3895">(MONITOR and MWAIT) accelerate synchronization of threads. SSE3 instructions are described in Chapter 12, </span>
<span id="t12_3895" class="t s4_3895">“Programming with Intel® SSE3, SSSE3, Intel® SSE4, and Intel® AES-NI,” in the Intel </span>
<span id="t13_3895" class="t s6_3895">® </span>
<span id="t14_3895" class="t s4_3895">64 and IA-32 Architec- </span>
<span id="t15_3895" class="t s4_3895">tures Software Developer’s Manual, Volume 1, and in the Intel </span>
<span id="t16_3895" class="t s6_3895">® </span>
<span id="t17_3895" class="t s4_3895">64 and IA-32 Architectures Software Developer’s </span>
<span id="t18_3895" class="t s4_3895">Manual, Volumes 2A, 2B, 2C, &amp; 2D. </span>
<span id="t19_3895" class="t s3_3895">23.9 </span><span id="t1a_3895" class="t s3_3895">ADDITIONAL STREAMING SIMD EXTENSIONS </span>
<span id="t1b_3895" class="t s4_3895">The Supplemental Streaming SIMD Extensions 3 (SSSE3) were introduced in the Intel Core 2 processor and Intel </span>
<span id="t1c_3895" class="t s4_3895">Xeon processor 5100 series. Streaming SIMD Extensions 4 provided 54 new instructions introduced in 45 nm Intel </span>
<span id="t1d_3895" class="t s4_3895">Xeon processors and Intel Core 2 processors. SSSE3, SSE4.1 and SSE4.2 instructions are described in Chapter 12, </span>
<span id="t1e_3895" class="t s4_3895">“Programming with Intel® SSE3, SSSE3, Intel® SSE4, and Intel® AES-NI,” in the Intel </span>
<span id="t1f_3895" class="t s6_3895">® </span>
<span id="t1g_3895" class="t s4_3895">64 and IA-32 Architec- </span>
<span id="t1h_3895" class="t s4_3895">tures Software Developer’s Manual, Volume 1, and in the Intel </span>
<span id="t1i_3895" class="t s6_3895">® </span>
<span id="t1j_3895" class="t s4_3895">64 and IA-32 Architectures Software Developer’s </span>
<span id="t1k_3895" class="t s4_3895">Manual, Volumes 2A, 2B, 2C, &amp; 2D. </span>
<span id="t1l_3895" class="t s3_3895">23.10 </span><span id="t1m_3895" class="t s3_3895">INTEL HYPER-THREADING TECHNOLOGY </span>
<span id="t1n_3895" class="t s4_3895">Intel Hyper-Threading Technology provides two logical processors that can execute two separate code streams </span>
<span id="t1o_3895" class="t s4_3895">(called </span><span id="t1p_3895" class="t s7_3895">threads</span><span id="t1q_3895" class="t s4_3895">) concurrently by using shared resources in a single processor core or in a physical package. </span>
<span id="t1r_3895" class="t s4_3895">This feature was introduced in the Intel Xeon processor MP and later steppings of the Intel Xeon processor, and </span>
<span id="t1s_3895" class="t s4_3895">Pentium 4 processors supporting Intel Hyper-Threading Technology. The feature is also found in the Pentium </span>
<span id="t1t_3895" class="t s4_3895">processor Extreme Edition. See also: Section 9.7, “Intel® Hyper-Threading Technology Architecture.” </span>
<span id="t1u_3895" class="t s4_3895">45 nm and 32 nm Intel Atom processors support Intel Hyper-Threading Technology. </span>
<span id="t1v_3895" class="t s4_3895">Intel Atom processors based on Silvermont and Airmont microarchitectures do not support Intel Hyper-Threading </span>
<span id="t1w_3895" class="t s4_3895">Technology. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
