|flappybird
horiz_sync_out <= VGA_SYNC:inst2.horiz_sync_out
clk => pll:inst.refclk
PS2_DAT <> MOUSE:inst6.mouse_data
PS2_CLK <> MOUSE:inst6.mouse_clk
SW9 => new_fsm:inst31.reset
SW9 => pipe_pipe_pipe:inst13.reset
SW9 => level_fsm:inst20.reset
pb[0] => new_fsm:inst31.pb0
pb[1] => new_fsm:inst31.pb1
pb[2] => new_fsm:inst31.pb2
pb[3] => new_fsm:inst31.pb3
SW0 => new_fsm:inst31.witch0
SW1 => new_fsm:inst31.witch1
SW2 => new_fsm:inst31.witch2
LEDR1 <= left_click.DB_MAX_OUTPUT_PORT_TYPE
LEDR0 <= right_click.DB_MAX_OUTPUT_PORT_TYPE
LEDR9 <= menu_state.DB_MAX_OUTPUT_PORT_TYPE
LEDR8 <= training_state.DB_MAX_OUTPUT_PORT_TYPE
LEDR7 <= normal_state.DB_MAX_OUTPUT_PORT_TYPE
LEDR6 <= settings_state.DB_MAX_OUTPUT_PORT_TYPE
LEDR5 <= pause_training_state.DB_MAX_OUTPUT_PORT_TYPE
LEDR4 <= pause_normal_state.DB_MAX_OUTPUT_PORT_TYPE
LEDR3 <= end_game_state.DB_MAX_OUTPUT_PORT_TYPE
vert_sync_out <= vert_sync.DB_MAX_OUTPUT_PORT_TYPE
blue_out[0] <= VGA_SYNC:inst2.blue_out[0]
blue_out[1] <= VGA_SYNC:inst2.blue_out[1]
blue_out[2] <= VGA_SYNC:inst2.blue_out[2]
blue_out[3] <= VGA_SYNC:inst2.blue_out[3]
green_out[0] <= VGA_SYNC:inst2.green_out[0]
green_out[1] <= VGA_SYNC:inst2.green_out[1]
green_out[2] <= VGA_SYNC:inst2.green_out[2]
green_out[3] <= VGA_SYNC:inst2.green_out[3]
red_out[0] <= VGA_SYNC:inst2.red_out[0]
red_out[1] <= VGA_SYNC:inst2.red_out[1]
red_out[2] <= VGA_SYNC:inst2.red_out[2]
red_out[3] <= VGA_SYNC:inst2.red_out[3]


|flappybird|VGA_SYNC:inst2
clock_25Mhz => vert_sync_out~reg0.CLK
clock_25Mhz => horiz_sync_out~reg0.CLK
clock_25Mhz => blue_out[0]~reg0.CLK
clock_25Mhz => blue_out[1]~reg0.CLK
clock_25Mhz => blue_out[2]~reg0.CLK
clock_25Mhz => blue_out[3]~reg0.CLK
clock_25Mhz => green_out[0]~reg0.CLK
clock_25Mhz => green_out[1]~reg0.CLK
clock_25Mhz => green_out[2]~reg0.CLK
clock_25Mhz => green_out[3]~reg0.CLK
clock_25Mhz => red_out[0]~reg0.CLK
clock_25Mhz => red_out[1]~reg0.CLK
clock_25Mhz => red_out[2]~reg0.CLK
clock_25Mhz => red_out[3]~reg0.CLK
clock_25Mhz => video_on_four[0].CLK
clock_25Mhz => video_on_four[1].CLK
clock_25Mhz => video_on_four[2].CLK
clock_25Mhz => video_on_four[3].CLK
clock_25Mhz => pixel_row[0]~reg0.CLK
clock_25Mhz => pixel_row[1]~reg0.CLK
clock_25Mhz => pixel_row[2]~reg0.CLK
clock_25Mhz => pixel_row[3]~reg0.CLK
clock_25Mhz => pixel_row[4]~reg0.CLK
clock_25Mhz => pixel_row[5]~reg0.CLK
clock_25Mhz => pixel_row[6]~reg0.CLK
clock_25Mhz => pixel_row[7]~reg0.CLK
clock_25Mhz => pixel_row[8]~reg0.CLK
clock_25Mhz => pixel_row[9]~reg0.CLK
clock_25Mhz => video_on_v.CLK
clock_25Mhz => pixel_column[0]~reg0.CLK
clock_25Mhz => pixel_column[1]~reg0.CLK
clock_25Mhz => pixel_column[2]~reg0.CLK
clock_25Mhz => pixel_column[3]~reg0.CLK
clock_25Mhz => pixel_column[4]~reg0.CLK
clock_25Mhz => pixel_column[5]~reg0.CLK
clock_25Mhz => pixel_column[6]~reg0.CLK
clock_25Mhz => pixel_column[7]~reg0.CLK
clock_25Mhz => pixel_column[8]~reg0.CLK
clock_25Mhz => pixel_column[9]~reg0.CLK
clock_25Mhz => video_on_h.CLK
clock_25Mhz => vert_sync.CLK
clock_25Mhz => v_count[0].CLK
clock_25Mhz => v_count[1].CLK
clock_25Mhz => v_count[2].CLK
clock_25Mhz => v_count[3].CLK
clock_25Mhz => v_count[4].CLK
clock_25Mhz => v_count[5].CLK
clock_25Mhz => v_count[6].CLK
clock_25Mhz => v_count[7].CLK
clock_25Mhz => v_count[8].CLK
clock_25Mhz => v_count[9].CLK
clock_25Mhz => horiz_sync.CLK
clock_25Mhz => h_count[0].CLK
clock_25Mhz => h_count[1].CLK
clock_25Mhz => h_count[2].CLK
clock_25Mhz => h_count[3].CLK
clock_25Mhz => h_count[4].CLK
clock_25Mhz => h_count[5].CLK
clock_25Mhz => h_count[6].CLK
clock_25Mhz => h_count[7].CLK
clock_25Mhz => h_count[8].CLK
clock_25Mhz => h_count[9].CLK
red[0] => red_out.IN1
red[1] => red_out.IN1
red[2] => red_out.IN1
red[3] => red_out.IN1
green[0] => green_out.IN1
green[1] => green_out.IN1
green[2] => green_out.IN1
green[3] => green_out.IN1
blue[0] => blue_out.IN1
blue[1] => blue_out.IN1
blue[2] => blue_out.IN1
blue[3] => blue_out.IN1
horiz_sync_out <= horiz_sync_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
vert_sync_out <= vert_sync_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
red_out[0] <= red_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
red_out[1] <= red_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
red_out[2] <= red_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
red_out[3] <= red_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
green_out[0] <= green_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
green_out[1] <= green_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
green_out[2] <= green_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
green_out[3] <= green_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
blue_out[0] <= blue_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
blue_out[1] <= blue_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
blue_out[2] <= blue_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
blue_out[3] <= blue_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[0] <= pixel_row[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[1] <= pixel_row[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[2] <= pixel_row[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[3] <= pixel_row[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[4] <= pixel_row[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[5] <= pixel_row[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[6] <= pixel_row[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[7] <= pixel_row[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[8] <= pixel_row[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[9] <= pixel_row[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[0] <= pixel_column[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[1] <= pixel_column[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[2] <= pixel_column[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[3] <= pixel_column[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[4] <= pixel_column[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[5] <= pixel_column[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[6] <= pixel_column[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[7] <= pixel_column[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[8] <= pixel_column[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[9] <= pixel_column[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|flappybird|pll:inst
refclk => pll_0002:pll_inst.refclk
rst => pll_0002:pll_inst.rst
outclk_0 <= pll_0002:pll_inst.outclk_0
locked <= pll_0002:pll_inst.locked


|flappybird|pll:inst|pll_0002:pll_inst
refclk => refclk.IN1
rst => rst.IN1
outclk_0 <= altera_pll:altera_pll_i.outclk
locked <= altera_pll:altera_pll_i.locked


|flappybird|pll:inst|pll_0002:pll_inst|altera_pll:altera_pll_i
refclk => general[0].gpll.I_REFCLK
refclk1 => ~NO_FANOUT~
fbclk => ~NO_FANOUT~
rst => general[0].gpll.I_RST
phase_en => ~NO_FANOUT~
updn => ~NO_FANOUT~
num_phase_shifts[0] => ~NO_FANOUT~
num_phase_shifts[1] => ~NO_FANOUT~
num_phase_shifts[2] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
cntsel[0] => ~NO_FANOUT~
cntsel[1] => ~NO_FANOUT~
cntsel[2] => ~NO_FANOUT~
cntsel[3] => ~NO_FANOUT~
cntsel[4] => ~NO_FANOUT~
reconfig_to_pll[0] => ~NO_FANOUT~
reconfig_to_pll[1] => ~NO_FANOUT~
reconfig_to_pll[2] => ~NO_FANOUT~
reconfig_to_pll[3] => ~NO_FANOUT~
reconfig_to_pll[4] => ~NO_FANOUT~
reconfig_to_pll[5] => ~NO_FANOUT~
reconfig_to_pll[6] => ~NO_FANOUT~
reconfig_to_pll[7] => ~NO_FANOUT~
reconfig_to_pll[8] => ~NO_FANOUT~
reconfig_to_pll[9] => ~NO_FANOUT~
reconfig_to_pll[10] => ~NO_FANOUT~
reconfig_to_pll[11] => ~NO_FANOUT~
reconfig_to_pll[12] => ~NO_FANOUT~
reconfig_to_pll[13] => ~NO_FANOUT~
reconfig_to_pll[14] => ~NO_FANOUT~
reconfig_to_pll[15] => ~NO_FANOUT~
reconfig_to_pll[16] => ~NO_FANOUT~
reconfig_to_pll[17] => ~NO_FANOUT~
reconfig_to_pll[18] => ~NO_FANOUT~
reconfig_to_pll[19] => ~NO_FANOUT~
reconfig_to_pll[20] => ~NO_FANOUT~
reconfig_to_pll[21] => ~NO_FANOUT~
reconfig_to_pll[22] => ~NO_FANOUT~
reconfig_to_pll[23] => ~NO_FANOUT~
reconfig_to_pll[24] => ~NO_FANOUT~
reconfig_to_pll[25] => ~NO_FANOUT~
reconfig_to_pll[26] => ~NO_FANOUT~
reconfig_to_pll[27] => ~NO_FANOUT~
reconfig_to_pll[28] => ~NO_FANOUT~
reconfig_to_pll[29] => ~NO_FANOUT~
reconfig_to_pll[30] => ~NO_FANOUT~
reconfig_to_pll[31] => ~NO_FANOUT~
reconfig_to_pll[32] => ~NO_FANOUT~
reconfig_to_pll[33] => ~NO_FANOUT~
reconfig_to_pll[34] => ~NO_FANOUT~
reconfig_to_pll[35] => ~NO_FANOUT~
reconfig_to_pll[36] => ~NO_FANOUT~
reconfig_to_pll[37] => ~NO_FANOUT~
reconfig_to_pll[38] => ~NO_FANOUT~
reconfig_to_pll[39] => ~NO_FANOUT~
reconfig_to_pll[40] => ~NO_FANOUT~
reconfig_to_pll[41] => ~NO_FANOUT~
reconfig_to_pll[42] => ~NO_FANOUT~
reconfig_to_pll[43] => ~NO_FANOUT~
reconfig_to_pll[44] => ~NO_FANOUT~
reconfig_to_pll[45] => ~NO_FANOUT~
reconfig_to_pll[46] => ~NO_FANOUT~
reconfig_to_pll[47] => ~NO_FANOUT~
reconfig_to_pll[48] => ~NO_FANOUT~
reconfig_to_pll[49] => ~NO_FANOUT~
reconfig_to_pll[50] => ~NO_FANOUT~
reconfig_to_pll[51] => ~NO_FANOUT~
reconfig_to_pll[52] => ~NO_FANOUT~
reconfig_to_pll[53] => ~NO_FANOUT~
reconfig_to_pll[54] => ~NO_FANOUT~
reconfig_to_pll[55] => ~NO_FANOUT~
reconfig_to_pll[56] => ~NO_FANOUT~
reconfig_to_pll[57] => ~NO_FANOUT~
reconfig_to_pll[58] => ~NO_FANOUT~
reconfig_to_pll[59] => ~NO_FANOUT~
reconfig_to_pll[60] => ~NO_FANOUT~
reconfig_to_pll[61] => ~NO_FANOUT~
reconfig_to_pll[62] => ~NO_FANOUT~
reconfig_to_pll[63] => ~NO_FANOUT~
extswitch => ~NO_FANOUT~
adjpllin => ~NO_FANOUT~
cclk => ~NO_FANOUT~
outclk[0] <= general[0].gpll.O_OUTCLK
fboutclk <= general[0].gpll.O_FBOUTCLK
locked <= general[0].gpll.LOCKED
phase_done <= <GND>
reconfig_from_pll[0] <= <GND>
reconfig_from_pll[1] <= <GND>
reconfig_from_pll[2] <= <GND>
reconfig_from_pll[3] <= <GND>
reconfig_from_pll[4] <= <GND>
reconfig_from_pll[5] <= <GND>
reconfig_from_pll[6] <= <GND>
reconfig_from_pll[7] <= <GND>
reconfig_from_pll[8] <= <GND>
reconfig_from_pll[9] <= <GND>
reconfig_from_pll[10] <= <GND>
reconfig_from_pll[11] <= <GND>
reconfig_from_pll[12] <= <GND>
reconfig_from_pll[13] <= <GND>
reconfig_from_pll[14] <= <GND>
reconfig_from_pll[15] <= <GND>
reconfig_from_pll[16] <= <GND>
reconfig_from_pll[17] <= <GND>
reconfig_from_pll[18] <= <GND>
reconfig_from_pll[19] <= <GND>
reconfig_from_pll[20] <= <GND>
reconfig_from_pll[21] <= <GND>
reconfig_from_pll[22] <= <GND>
reconfig_from_pll[23] <= <GND>
reconfig_from_pll[24] <= <GND>
reconfig_from_pll[25] <= <GND>
reconfig_from_pll[26] <= <GND>
reconfig_from_pll[27] <= <GND>
reconfig_from_pll[28] <= <GND>
reconfig_from_pll[29] <= <GND>
reconfig_from_pll[30] <= <GND>
reconfig_from_pll[31] <= <GND>
reconfig_from_pll[32] <= <GND>
reconfig_from_pll[33] <= <GND>
reconfig_from_pll[34] <= <GND>
reconfig_from_pll[35] <= <GND>
reconfig_from_pll[36] <= <GND>
reconfig_from_pll[37] <= <GND>
reconfig_from_pll[38] <= <GND>
reconfig_from_pll[39] <= <GND>
reconfig_from_pll[40] <= <GND>
reconfig_from_pll[41] <= <GND>
reconfig_from_pll[42] <= <GND>
reconfig_from_pll[43] <= <GND>
reconfig_from_pll[44] <= <GND>
reconfig_from_pll[45] <= <GND>
reconfig_from_pll[46] <= <GND>
reconfig_from_pll[47] <= <GND>
reconfig_from_pll[48] <= <GND>
reconfig_from_pll[49] <= <GND>
reconfig_from_pll[50] <= <GND>
reconfig_from_pll[51] <= <GND>
reconfig_from_pll[52] <= <GND>
reconfig_from_pll[53] <= <GND>
reconfig_from_pll[54] <= <GND>
reconfig_from_pll[55] <= <GND>
reconfig_from_pll[56] <= <GND>
reconfig_from_pll[57] <= <GND>
reconfig_from_pll[58] <= <GND>
reconfig_from_pll[59] <= <GND>
reconfig_from_pll[60] <= <GND>
reconfig_from_pll[61] <= <GND>
reconfig_from_pll[62] <= <GND>
reconfig_from_pll[63] <= <GND>
activeclk <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
phout[0] <= <GND>
phout[1] <= <GND>
phout[2] <= <GND>
phout[3] <= <GND>
phout[4] <= <GND>
phout[5] <= <GND>
phout[6] <= <GND>
phout[7] <= <GND>
lvds_clk[0] <= <GND>
lvds_clk[1] <= <GND>
loaden[0] <= <GND>
loaden[1] <= <GND>
extclk_out[0] <= <GND>
extclk_out[1] <= <GND>
cascade_out[0] <= <GND>
zdbfbclk <> <GND>


|flappybird|display_priority_controller:inst11
clk => blue[0]~reg0.CLK
clk => blue[1]~reg0.CLK
clk => blue[2]~reg0.CLK
clk => blue[3]~reg0.CLK
clk => green[0]~reg0.CLK
clk => green[1]~reg0.CLK
clk => green[2]~reg0.CLK
clk => green[3]~reg0.CLK
clk => red[0]~reg0.CLK
clk => red[1]~reg0.CLK
clk => red[2]~reg0.CLK
clk => red[3]~reg0.CLK
ball_on => red.OUTPUTSELECT
ball_on => red.OUTPUTSELECT
ball_on => red.OUTPUTSELECT
ball_on => red.OUTPUTSELECT
ball_on => green.OUTPUTSELECT
ball_on => green.OUTPUTSELECT
ball_on => green.OUTPUTSELECT
ball_on => green.OUTPUTSELECT
ball_on => blue.OUTPUTSELECT
ball_on => blue.OUTPUTSELECT
ball_on => blue.OUTPUTSELECT
ball_on => blue.OUTPUTSELECT
pipe_on => red.DATAA
pipe_on => red.DATAA
pipe_on => red.DATAA
ground_on => red.OUTPUTSELECT
ground_on => red.OUTPUTSELECT
ground_on => red.OUTPUTSELECT
ground_on => green.DATAA
ground_on => green.DATAA
score_text_on => process_0.IN0
image_on => red.OUTPUTSELECT
image_on => red.OUTPUTSELECT
image_on => red.OUTPUTSELECT
image_on => red.OUTPUTSELECT
image_on => green.OUTPUTSELECT
image_on => green.OUTPUTSELECT
image_on => green.OUTPUTSELECT
image_on => green.OUTPUTSELECT
image_on => blue.OUTPUTSELECT
image_on => blue.OUTPUTSELECT
image_on => blue.OUTPUTSELECT
image_on => blue.OUTPUTSELECT
static_text_on => process_0.IN1
lives_on => red.OUTPUTSELECT
lives_on => red.OUTPUTSELECT
lives_on => red.OUTPUTSELECT
lives_on => red.OUTPUTSELECT
lives_on => green.OUTPUTSELECT
lives_on => green.OUTPUTSELECT
lives_on => green.OUTPUTSELECT
lives_on => green.OUTPUTSELECT
lives_on => blue.OUTPUTSELECT
lives_on => blue.OUTPUTSELECT
lives_on => blue.OUTPUTSELECT
lives_on => blue.OUTPUTSELECT
powerups_on => red.OUTPUTSELECT
powerups_on => red.OUTPUTSELECT
powerups_on => red.OUTPUTSELECT
powerups_on => red.OUTPUTSELECT
powerups_on => green.OUTPUTSELECT
powerups_on => green.OUTPUTSELECT
powerups_on => green.OUTPUTSELECT
powerups_on => green.OUTPUTSELECT
powerups_on => blue.OUTPUTSELECT
powerups_on => blue.OUTPUTSELECT
powerups_on => blue.OUTPUTSELECT
powerups_on => blue.OUTPUTSELECT
rgb_image_on[0] => blue.DATAB
rgb_image_on[0] => blue.DATAB
rgb_image_on[1] => blue.DATAB
rgb_image_on[1] => blue.DATAB
rgb_image_on[2] => blue.DATAB
rgb_image_on[2] => blue.DATAB
rgb_image_on[3] => blue.DATAB
rgb_image_on[3] => blue.DATAB
rgb_image_on[4] => green.DATAB
rgb_image_on[4] => green.DATAB
rgb_image_on[5] => green.DATAB
rgb_image_on[5] => green.DATAB
rgb_image_on[6] => green.DATAB
rgb_image_on[6] => green.DATAB
rgb_image_on[7] => green.DATAB
rgb_image_on[7] => green.DATAB
rgb_image_on[8] => red.DATAB
rgb_image_on[8] => red.DATAB
rgb_image_on[9] => red.DATAB
rgb_image_on[9] => red.DATAB
rgb_image_on[10] => red.DATAB
rgb_image_on[10] => red.DATAB
rgb_image_on[11] => red.DATAB
rgb_image_on[11] => red.DATAB
rgb_image_on[12] => ~NO_FANOUT~
pixel_row[0] => ~NO_FANOUT~
pixel_row[1] => ~NO_FANOUT~
pixel_row[2] => ~NO_FANOUT~
pixel_row[3] => ~NO_FANOUT~
pixel_row[4] => ~NO_FANOUT~
pixel_row[5] => ~NO_FANOUT~
pixel_row[6] => ~NO_FANOUT~
pixel_row[7] => ~NO_FANOUT~
pixel_row[8] => ~NO_FANOUT~
pixel_row[9] => ~NO_FANOUT~
pixel_column[0] => ~NO_FANOUT~
pixel_column[1] => ~NO_FANOUT~
pixel_column[2] => ~NO_FANOUT~
pixel_column[3] => ~NO_FANOUT~
pixel_column[4] => ~NO_FANOUT~
pixel_column[5] => ~NO_FANOUT~
pixel_column[6] => ~NO_FANOUT~
pixel_column[7] => ~NO_FANOUT~
pixel_column[8] => ~NO_FANOUT~
pixel_column[9] => ~NO_FANOUT~
red[0] <= red[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
red[1] <= red[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
red[2] <= red[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
red[3] <= red[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
green[0] <= green[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
green[1] <= green[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
green[2] <= green[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
green[3] <= green[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
blue[0] <= blue[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
blue[1] <= blue[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
blue[2] <= blue[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
blue[3] <= blue[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|flappybird|bird:inst14
clk => image_rom:image_rom_inst.clock
clk => bird_y_pos[0].CLK
clk => bird_y_pos[1].CLK
clk => bird_y_pos[2].CLK
clk => bird_y_pos[3].CLK
clk => bird_y_pos[4].CLK
clk => bird_y_pos[5].CLK
clk => bird_y_pos[6].CLK
clk => bird_y_pos[7].CLK
clk => bird_y_pos[8].CLK
clk => bird_y_pos[9].CLK
clk => bird_y_motion[0].CLK
clk => bird_y_motion[1].CLK
clk => bird_y_motion[2].CLK
clk => bird_y_motion[3].CLK
clk => bird_y_motion[4].CLK
clk => bird_y_motion[5].CLK
clk => bird_y_motion[6].CLK
clk => bird_y_motion[7].CLK
clk => bird_y_motion[8].CLK
clk => bird_y_motion[9].CLK
clk => \Move_bird:left_click_pressed.CLK
clk => \Move_bird:previousYbirdMotion[0].CLK
clk => \Move_bird:previousYbirdMotion[1].CLK
clk => \Move_bird:previousYbirdMotion[2].CLK
clk => \Move_bird:previousYbirdMotion[3].CLK
clk => \Move_bird:previousYbirdMotion[4].CLK
clk => \Move_bird:previousYbirdMotion[5].CLK
clk => \Move_bird:previousYbirdMotion[6].CLK
clk => \Move_bird:previousYbirdMotion[7].CLK
clk => \Move_bird:previousYbirdMotion[8].CLK
clk => \Move_bird:previousYbirdMotion[9].CLK
left_click => Move_bird.IN1
left_click => left_click_pressed.OUTPUTSELECT
left_click => Move_bird.IN1
pause_training_state => Move_bird.IN0
pause_normal_state => Move_bird.IN1
end_game_state => Move_bird.IN1
pixel_row[0] => Add6.IN17
pixel_row[0] => LessThan5.IN22
pixel_row[0] => Add10.IN20
pixel_row[1] => Add6.IN16
pixel_row[1] => LessThan5.IN21
pixel_row[1] => Add10.IN19
pixel_row[2] => Add6.IN15
pixel_row[2] => LessThan5.IN20
pixel_row[2] => Add10.IN18
pixel_row[3] => Add6.IN14
pixel_row[3] => LessThan5.IN19
pixel_row[3] => Add10.IN17
pixel_row[4] => Add6.IN13
pixel_row[4] => LessThan5.IN18
pixel_row[4] => Add10.IN16
pixel_row[5] => Add6.IN12
pixel_row[5] => LessThan5.IN17
pixel_row[5] => Add10.IN15
pixel_row[6] => Add6.IN11
pixel_row[6] => LessThan5.IN16
pixel_row[6] => Add10.IN14
pixel_row[7] => Add6.IN10
pixel_row[7] => LessThan5.IN15
pixel_row[7] => Add10.IN13
pixel_row[8] => Add6.IN9
pixel_row[8] => LessThan5.IN14
pixel_row[8] => Add10.IN12
pixel_row[9] => Add6.IN8
pixel_row[9] => LessThan5.IN13
pixel_row[9] => Add10.IN11
pixel_column[0] => Add4.IN19
pixel_column[0] => LessThan3.IN24
pixel_column[0] => u_f_col[0].DATAB
pixel_column[1] => Add4.IN18
pixel_column[1] => LessThan3.IN23
pixel_column[1] => Add8.IN18
pixel_column[2] => Add4.IN17
pixel_column[2] => LessThan3.IN22
pixel_column[2] => Add8.IN17
pixel_column[3] => Add4.IN16
pixel_column[3] => LessThan3.IN21
pixel_column[3] => Add8.IN16
pixel_column[4] => Add4.IN15
pixel_column[4] => LessThan3.IN20
pixel_column[4] => Add8.IN15
pixel_column[5] => Add4.IN14
pixel_column[5] => LessThan3.IN19
pixel_column[5] => Add8.IN14
pixel_column[6] => Add4.IN13
pixel_column[6] => LessThan3.IN18
pixel_column[6] => Add8.IN13
pixel_column[7] => Add4.IN12
pixel_column[7] => LessThan3.IN17
pixel_column[7] => Add8.IN12
pixel_column[8] => Add4.IN11
pixel_column[8] => LessThan3.IN16
pixel_column[8] => Add8.IN11
pixel_column[9] => Add4.IN10
pixel_column[9] => LessThan3.IN15
pixel_column[9] => Add8.IN10
powerup_active => size.IN1
powerup_active => size[2].IN1
active_powerup_type[0] => Equal0.IN5
active_powerup_type[0] => Equal1.IN5
active_powerup_type[1] => Equal0.IN4
active_powerup_type[1] => Equal1.IN4
active_powerup_type[2] => Equal0.IN3
active_powerup_type[2] => Equal1.IN3
bird_on <= SPRITE.DB_MAX_OUTPUT_PORT_TYPE
rgb_image_on[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
rgb_image_on[1] <= rgb_image_on[1].DB_MAX_OUTPUT_PORT_TYPE
rgb_image_on[2] <= rgb_image_on[2].DB_MAX_OUTPUT_PORT_TYPE
rgb_image_on[3] <= rgb_image_on[3].DB_MAX_OUTPUT_PORT_TYPE
rgb_image_on[4] <= rgb_image_on[4].DB_MAX_OUTPUT_PORT_TYPE
rgb_image_on[5] <= rgb_image_on[5].DB_MAX_OUTPUT_PORT_TYPE
rgb_image_on[6] <= rgb_image_on[6].DB_MAX_OUTPUT_PORT_TYPE
rgb_image_on[7] <= rgb_image_on[7].DB_MAX_OUTPUT_PORT_TYPE
rgb_image_on[8] <= rgb_image_on[8].DB_MAX_OUTPUT_PORT_TYPE
rgb_image_on[9] <= rgb_image_on[9].DB_MAX_OUTPUT_PORT_TYPE
rgb_image_on[10] <= rgb_image_on[10].DB_MAX_OUTPUT_PORT_TYPE
rgb_image_on[11] <= rgb_image_on[11].DB_MAX_OUTPUT_PORT_TYPE
rgb_image_on[12] <= rgb_image_on[12].DB_MAX_OUTPUT_PORT_TYPE


|flappybird|bird:inst14|image_rom:image_rom_inst
clock => altsyncram:altsyncram_inst.clock0
font_row[0] => altsyncram:altsyncram_inst.address_a[4]
font_row[1] => altsyncram:altsyncram_inst.address_a[5]
font_row[2] => altsyncram:altsyncram_inst.address_a[6]
font_row[3] => altsyncram:altsyncram_inst.address_a[7]
font_col[0] => altsyncram:altsyncram_inst.address_a[0]
font_col[1] => altsyncram:altsyncram_inst.address_a[1]
font_col[2] => altsyncram:altsyncram_inst.address_a[2]
font_col[3] => altsyncram:altsyncram_inst.address_a[3]
rom_output[0] <= altsyncram:altsyncram_inst.q_a[0]
rom_output[1] <= altsyncram:altsyncram_inst.q_a[1]
rom_output[2] <= altsyncram:altsyncram_inst.q_a[2]
rom_output[3] <= altsyncram:altsyncram_inst.q_a[3]
rom_output[4] <= altsyncram:altsyncram_inst.q_a[4]
rom_output[5] <= altsyncram:altsyncram_inst.q_a[5]
rom_output[6] <= altsyncram:altsyncram_inst.q_a[6]
rom_output[7] <= altsyncram:altsyncram_inst.q_a[7]
rom_output[8] <= altsyncram:altsyncram_inst.q_a[8]
rom_output[9] <= altsyncram:altsyncram_inst.q_a[9]
rom_output[10] <= altsyncram:altsyncram_inst.q_a[10]
rom_output[11] <= altsyncram:altsyncram_inst.q_a[11]
rom_output[12] <= altsyncram:altsyncram_inst.q_a[12]


|flappybird|bird:inst14|image_rom:image_rom_inst|altsyncram:altsyncram_inst
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_t1h1:auto_generated.address_a[0]
address_a[1] => altsyncram_t1h1:auto_generated.address_a[1]
address_a[2] => altsyncram_t1h1:auto_generated.address_a[2]
address_a[3] => altsyncram_t1h1:auto_generated.address_a[3]
address_a[4] => altsyncram_t1h1:auto_generated.address_a[4]
address_a[5] => altsyncram_t1h1:auto_generated.address_a[5]
address_a[6] => altsyncram_t1h1:auto_generated.address_a[6]
address_a[7] => altsyncram_t1h1:auto_generated.address_a[7]
address_a[8] => altsyncram_t1h1:auto_generated.address_a[8]
address_a[9] => altsyncram_t1h1:auto_generated.address_a[9]
address_a[10] => altsyncram_t1h1:auto_generated.address_a[10]
address_a[11] => altsyncram_t1h1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_t1h1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_t1h1:auto_generated.q_a[0]
q_a[1] <= altsyncram_t1h1:auto_generated.q_a[1]
q_a[2] <= altsyncram_t1h1:auto_generated.q_a[2]
q_a[3] <= altsyncram_t1h1:auto_generated.q_a[3]
q_a[4] <= altsyncram_t1h1:auto_generated.q_a[4]
q_a[5] <= altsyncram_t1h1:auto_generated.q_a[5]
q_a[6] <= altsyncram_t1h1:auto_generated.q_a[6]
q_a[7] <= altsyncram_t1h1:auto_generated.q_a[7]
q_a[8] <= altsyncram_t1h1:auto_generated.q_a[8]
q_a[9] <= altsyncram_t1h1:auto_generated.q_a[9]
q_a[10] <= altsyncram_t1h1:auto_generated.q_a[10]
q_a[11] <= altsyncram_t1h1:auto_generated.q_a[11]
q_a[12] <= altsyncram_t1h1:auto_generated.q_a[12]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|flappybird|bird:inst14|image_rom:image_rom_inst|altsyncram:altsyncram_inst|altsyncram_t1h1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[8] => ~NO_FANOUT~
address_a[9] => ~NO_FANOUT~
address_a[10] => ~NO_FANOUT~
address_a[11] => ~NO_FANOUT~
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT


|flappybird|MOUSE:inst6
clock_25Mhz => MOUSE_CLK_FILTER.CLK
clock_25Mhz => filter[0].CLK
clock_25Mhz => filter[1].CLK
clock_25Mhz => filter[2].CLK
clock_25Mhz => filter[3].CLK
clock_25Mhz => filter[4].CLK
clock_25Mhz => filter[5].CLK
clock_25Mhz => filter[6].CLK
clock_25Mhz => filter[7].CLK
clock_25Mhz => CHAROUT[0].CLK
clock_25Mhz => CHAROUT[1].CLK
clock_25Mhz => CHAROUT[2].CLK
clock_25Mhz => CHAROUT[3].CLK
clock_25Mhz => CHAROUT[4].CLK
clock_25Mhz => CHAROUT[5].CLK
clock_25Mhz => CHAROUT[6].CLK
clock_25Mhz => CHAROUT[7].CLK
clock_25Mhz => send_data.CLK
clock_25Mhz => inhibit_wait_count[0].CLK
clock_25Mhz => inhibit_wait_count[1].CLK
clock_25Mhz => inhibit_wait_count[2].CLK
clock_25Mhz => inhibit_wait_count[3].CLK
clock_25Mhz => inhibit_wait_count[4].CLK
clock_25Mhz => inhibit_wait_count[5].CLK
clock_25Mhz => inhibit_wait_count[6].CLK
clock_25Mhz => inhibit_wait_count[7].CLK
clock_25Mhz => inhibit_wait_count[8].CLK
clock_25Mhz => inhibit_wait_count[9].CLK
clock_25Mhz => inhibit_wait_count[10].CLK
clock_25Mhz => inhibit_wait_count[11].CLK
clock_25Mhz => mouse_state~7.DATAIN
reset => right_button~reg0.ACLR
reset => left_button~reg0.ACLR
reset => PACKET_COUNT[0].ACLR
reset => PACKET_COUNT[1].ACLR
reset => READ_CHAR.ACLR
reset => INCNT[0].ACLR
reset => INCNT[1].ACLR
reset => INCNT[2].ACLR
reset => INCNT[3].ACLR
reset => send_data.ACLR
reset => inhibit_wait_count[0].ACLR
reset => inhibit_wait_count[1].ACLR
reset => inhibit_wait_count[2].ACLR
reset => inhibit_wait_count[3].ACLR
reset => inhibit_wait_count[4].ACLR
reset => inhibit_wait_count[5].ACLR
reset => inhibit_wait_count[6].ACLR
reset => inhibit_wait_count[7].ACLR
reset => inhibit_wait_count[8].ACLR
reset => inhibit_wait_count[9].ACLR
reset => inhibit_wait_count[10].ACLR
reset => inhibit_wait_count[11].ACLR
reset => mouse_state~9.DATAIN
reset => CHAROUT[7].ENA
reset => CHAROUT[6].ENA
reset => CHAROUT[5].ENA
reset => CHAROUT[4].ENA
reset => CHAROUT[3].ENA
reset => CHAROUT[2].ENA
reset => CHAROUT[1].ENA
reset => CHAROUT[0].ENA
reset => iready_set.ENA
reset => SHIFTIN[8].ENA
reset => SHIFTIN[7].ENA
reset => SHIFTIN[6].ENA
reset => SHIFTIN[5].ENA
reset => SHIFTIN[4].ENA
reset => SHIFTIN[3].ENA
reset => SHIFTIN[2].ENA
reset => SHIFTIN[1].ENA
reset => SHIFTIN[0].ENA
reset => cursor_column[9].ENA
reset => cursor_column[8].ENA
reset => cursor_column[7].ENA
reset => cursor_column[6].ENA
reset => cursor_column[5].ENA
reset => cursor_column[4].ENA
reset => cursor_column[3].ENA
reset => cursor_column[2].ENA
reset => cursor_column[1].ENA
reset => cursor_column[0].ENA
reset => cursor_row[9].ENA
reset => cursor_row[8].ENA
reset => cursor_row[7].ENA
reset => cursor_row[6].ENA
reset => cursor_row[5].ENA
reset => cursor_row[4].ENA
reset => cursor_row[3].ENA
reset => cursor_row[2].ENA
reset => cursor_row[1].ENA
reset => cursor_row[0].ENA
reset => new_cursor_column[9].ENA
reset => new_cursor_column[8].ENA
reset => new_cursor_column[7].ENA
reset => new_cursor_column[6].ENA
reset => new_cursor_column[5].ENA
reset => new_cursor_column[4].ENA
reset => new_cursor_column[3].ENA
reset => new_cursor_column[2].ENA
reset => new_cursor_column[1].ENA
reset => new_cursor_column[0].ENA
reset => new_cursor_row[9].ENA
reset => new_cursor_row[8].ENA
reset => new_cursor_row[7].ENA
reset => new_cursor_row[6].ENA
reset => new_cursor_row[5].ENA
reset => new_cursor_row[4].ENA
reset => new_cursor_row[3].ENA
reset => new_cursor_row[2].ENA
reset => new_cursor_row[1].ENA
reset => PACKET_CHAR3[0].ENA
reset => new_cursor_row[0].ENA
reset => PACKET_CHAR1[1].ENA
reset => PACKET_CHAR1[0].ENA
reset => PACKET_CHAR2[7].ENA
reset => PACKET_CHAR2[6].ENA
reset => PACKET_CHAR2[5].ENA
reset => PACKET_CHAR2[4].ENA
reset => PACKET_CHAR2[3].ENA
reset => PACKET_CHAR2[2].ENA
reset => PACKET_CHAR2[1].ENA
reset => PACKET_CHAR2[0].ENA
reset => PACKET_CHAR3[7].ENA
reset => PACKET_CHAR3[6].ENA
reset => PACKET_CHAR3[5].ENA
reset => PACKET_CHAR3[4].ENA
reset => PACKET_CHAR3[3].ENA
reset => PACKET_CHAR3[2].ENA
reset => PACKET_CHAR3[1].ENA
mouse_data <> mouse_data
mouse_clk <> mouse_clk
left_button <= left_button~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_button <= right_button~reg0.DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_row[0] <= cursor_row[0].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_row[1] <= cursor_row[1].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_row[2] <= cursor_row[2].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_row[3] <= cursor_row[3].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_row[4] <= cursor_row[4].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_row[5] <= cursor_row[5].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_row[6] <= cursor_row[6].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_row[7] <= cursor_row[7].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_row[8] <= cursor_row[8].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_row[9] <= cursor_row[9].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_column[0] <= cursor_column[0].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_column[1] <= cursor_column[1].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_column[2] <= cursor_column[2].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_column[3] <= cursor_column[3].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_column[4] <= cursor_column[4].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_column[5] <= cursor_column[5].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_column[6] <= cursor_column[6].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_column[7] <= cursor_column[7].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_column[8] <= cursor_column[8].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_column[9] <= cursor_column[9].DB_MAX_OUTPUT_PORT_TYPE


|flappybird|new_fsm:inst31
clk => state~1.DATAIN
reset => state~3.DATAIN
right_click => next_state.DATAA
right_click => Selector8.IN5
right_click => next_state.dead.IN1
right_click => next_state.Normal.OUTPUTSELECT
right_click => next_state.Training.OUTPUTSELECT
right_click => Selector10.IN4
right_click => Selector1.IN4
right_click => next_state.DATAA
pb0 => next_state.DATAA
pb0 => Selector4.IN4
pb0 => Selector10.IN2
pb0 => next_state.DATAA
pb1 => ~NO_FANOUT~
pb2 => NextState.IN0
pb2 => NextState.IN0
pb3 => NextState.IN0
pb3 => NextState.IN0
witch0 => NextState.IN1
witch0 => NextState.IN1
witch0 => NextState.IN1
witch0 => NextState.IN1
witch0 => NextState.IN1
witch0 => NextState.IN0
witch0 => NextState.IN1
witch1 => NextState.IN1
witch1 => NextState.IN1
witch1 => NextState.IN1
witch1 => NextState.IN1
witch1 => NextState.IN1
witch1 => NextState.IN0
witch1 => NextState.IN1
witch2 => NextState.IN1
witch2 => NextState.IN1
witch2 => NextState.IN1
witch2 => NextState.IN1
witch2 => NextState.IN0
left_click => NextState.IN1
left_click => NextState.IN1
left_click => NextState.IN1
output_collision => next_state.OUTPUTSELECT
output_collision => next_state.OUTPUTSELECT
output_collision => Selector3.IN1
menu_state <= menu_state.DB_MAX_OUTPUT_PORT_TYPE
training_state <= training_state.DB_MAX_OUTPUT_PORT_TYPE
normal_state <= normal_state.DB_MAX_OUTPUT_PORT_TYPE
settings_state <= settings_state.DB_MAX_OUTPUT_PORT_TYPE
pause_training_state <= pause_training_state.DB_MAX_OUTPUT_PORT_TYPE
pause_normal_state <= <GND>
end_game_state <= end_game_state.DB_MAX_OUTPUT_PORT_TYPE


|flappybird|collision_module:inst8
clk => collision_flag.CLK
menu_state => ~NO_FANOUT~
bird_on => collision_detection.IN0
pipe_on => collision_detection.IN1
pipe_passed => ~NO_FANOUT~
collision_counter[0] <= v_collision_counter[0].DB_MAX_OUTPUT_PORT_TYPE
collision_counter[1] <= v_collision_counter[1].DB_MAX_OUTPUT_PORT_TYPE
output_collision <= collision_flag.DB_MAX_OUTPUT_PORT_TYPE


|flappybird|pipe_pipe_pipe:inst13
normal_state => speed_control:SPEED_CHANGER.normal_state
normal_state => gap_width_control:GAP_WIDTH.normal_state
training_state => ~NO_FANOUT~
clk => GaloisLFSR8:LFSR1.clk
reset => ~NO_FANOUT~
vert_sync => gap_pos_cent2[0].CLK
vert_sync => gap_pos_cent2[1].CLK
vert_sync => gap_pos_cent2[2].CLK
vert_sync => gap_pos_cent2[3].CLK
vert_sync => gap_pos_cent2[4].CLK
vert_sync => gap_pos_cent2[5].CLK
vert_sync => gap_pos_cent2[6].CLK
vert_sync => gap_pos_cent2[7].CLK
vert_sync => gap_pos_cent2[8].CLK
vert_sync => gap_pos_cent1[0].CLK
vert_sync => gap_pos_cent1[1].CLK
vert_sync => gap_pos_cent1[2].CLK
vert_sync => gap_pos_cent1[3].CLK
vert_sync => gap_pos_cent1[4].CLK
vert_sync => gap_pos_cent1[5].CLK
vert_sync => gap_pos_cent1[6].CLK
vert_sync => gap_pos_cent1[7].CLK
vert_sync => gap_pos_cent1[8].CLK
vert_sync => pipe2_x_pos[0].CLK
vert_sync => pipe2_x_pos[1].CLK
vert_sync => pipe2_x_pos[2].CLK
vert_sync => pipe2_x_pos[3].CLK
vert_sync => pipe2_x_pos[4].CLK
vert_sync => pipe2_x_pos[5].CLK
vert_sync => pipe2_x_pos[6].CLK
vert_sync => pipe2_x_pos[7].CLK
vert_sync => pipe2_x_pos[8].CLK
vert_sync => pipe2_x_pos[9].CLK
vert_sync => pipe2_x_pos[10].CLK
vert_sync => pipe_x_pos[0].CLK
vert_sync => pipe_x_pos[1].CLK
vert_sync => pipe_x_pos[2].CLK
vert_sync => pipe_x_pos[3].CLK
vert_sync => pipe_x_pos[4].CLK
vert_sync => pipe_x_pos[5].CLK
vert_sync => pipe_x_pos[6].CLK
vert_sync => pipe_x_pos[7].CLK
vert_sync => pipe_x_pos[8].CLK
vert_sync => pipe_x_pos[9].CLK
vert_sync => pipe_x_pos[10].CLK
vert_sync => \pipe_movement:prev_x2[0].CLK
vert_sync => \pipe_movement:prev_x2[1].CLK
vert_sync => \pipe_movement:prev_x2[2].CLK
vert_sync => \pipe_movement:prev_x2[3].CLK
vert_sync => \pipe_movement:prev_x2[4].CLK
vert_sync => \pipe_movement:prev_x2[5].CLK
vert_sync => \pipe_movement:prev_x2[6].CLK
vert_sync => \pipe_movement:prev_x2[7].CLK
vert_sync => \pipe_movement:prev_x2[8].CLK
vert_sync => \pipe_movement:prev_x2[9].CLK
vert_sync => \pipe_movement:prev_x2[10].CLK
vert_sync => \pipe_movement:prev_x1[0].CLK
vert_sync => \pipe_movement:prev_x1[1].CLK
vert_sync => \pipe_movement:prev_x1[2].CLK
vert_sync => \pipe_movement:prev_x1[3].CLK
vert_sync => \pipe_movement:prev_x1[4].CLK
vert_sync => \pipe_movement:prev_x1[5].CLK
vert_sync => \pipe_movement:prev_x1[6].CLK
vert_sync => \pipe_movement:prev_x1[7].CLK
vert_sync => \pipe_movement:prev_x1[8].CLK
vert_sync => \pipe_movement:prev_x1[9].CLK
vert_sync => \pipe_movement:prev_x1[10].CLK
pause_training_state => pipe_movement.IN0
pause_normal_state => pipe_movement.IN1
end_game_state => pipe_movement.IN1
medium_mode_out => speed_control:SPEED_CHANGER.medium_mode_out
medium_mode_out => gap_width_control:GAP_WIDTH.medium_mode_out
hard_mode_out => speed_control:SPEED_CHANGER.hard_mode_out
hard_mode_out => gap_width_control:GAP_WIDTH.hard_mode_out
impossible_mode_out => speed_control:SPEED_CHANGER.impossible_mode_out
impossible_mode_out => gap_width_control:GAP_WIDTH.impossible_mode_out
pixel_row[0] => LessThan3.IN22
pixel_row[0] => LessThan4.IN20
pixel_row[0] => LessThan7.IN22
pixel_row[0] => LessThan8.IN20
pixel_row[0] => LessThan9.IN22
pixel_row[0] => LessThan12.IN22
pixel_row[1] => LessThan3.IN21
pixel_row[1] => LessThan4.IN19
pixel_row[1] => LessThan7.IN21
pixel_row[1] => LessThan8.IN19
pixel_row[1] => LessThan9.IN21
pixel_row[1] => LessThan12.IN21
pixel_row[2] => LessThan3.IN20
pixel_row[2] => LessThan4.IN18
pixel_row[2] => LessThan7.IN20
pixel_row[2] => LessThan8.IN18
pixel_row[2] => LessThan9.IN20
pixel_row[2] => LessThan12.IN20
pixel_row[3] => LessThan3.IN19
pixel_row[3] => LessThan4.IN17
pixel_row[3] => LessThan7.IN19
pixel_row[3] => LessThan8.IN17
pixel_row[3] => LessThan9.IN19
pixel_row[3] => LessThan12.IN19
pixel_row[4] => LessThan3.IN18
pixel_row[4] => LessThan4.IN16
pixel_row[4] => LessThan7.IN18
pixel_row[4] => LessThan8.IN16
pixel_row[4] => LessThan9.IN18
pixel_row[4] => LessThan12.IN18
pixel_row[5] => LessThan3.IN17
pixel_row[5] => LessThan4.IN15
pixel_row[5] => LessThan7.IN17
pixel_row[5] => LessThan8.IN15
pixel_row[5] => LessThan9.IN17
pixel_row[5] => LessThan12.IN17
pixel_row[6] => LessThan3.IN16
pixel_row[6] => LessThan4.IN14
pixel_row[6] => LessThan7.IN16
pixel_row[6] => LessThan8.IN14
pixel_row[6] => LessThan9.IN16
pixel_row[6] => LessThan12.IN16
pixel_row[7] => LessThan3.IN15
pixel_row[7] => LessThan4.IN13
pixel_row[7] => LessThan7.IN15
pixel_row[7] => LessThan8.IN13
pixel_row[7] => LessThan9.IN15
pixel_row[7] => LessThan12.IN15
pixel_row[8] => LessThan3.IN14
pixel_row[8] => LessThan4.IN12
pixel_row[8] => LessThan7.IN14
pixel_row[8] => LessThan8.IN12
pixel_row[8] => LessThan9.IN14
pixel_row[8] => LessThan12.IN14
pixel_row[9] => LessThan3.IN13
pixel_row[9] => LessThan4.IN11
pixel_row[9] => LessThan7.IN13
pixel_row[9] => LessThan8.IN11
pixel_row[9] => LessThan9.IN13
pixel_row[9] => LessThan12.IN13
pixel_column[0] => LessThan5.IN11
pixel_column[0] => LessThan6.IN22
pixel_column[0] => LessThan10.IN11
pixel_column[0] => LessThan11.IN22
pixel_column[1] => LessThan5.IN10
pixel_column[1] => LessThan6.IN21
pixel_column[1] => LessThan10.IN10
pixel_column[1] => LessThan11.IN21
pixel_column[2] => LessThan5.IN9
pixel_column[2] => LessThan6.IN20
pixel_column[2] => LessThan10.IN9
pixel_column[2] => LessThan11.IN20
pixel_column[3] => LessThan5.IN8
pixel_column[3] => LessThan6.IN19
pixel_column[3] => LessThan10.IN8
pixel_column[3] => LessThan11.IN19
pixel_column[4] => LessThan5.IN7
pixel_column[4] => LessThan6.IN18
pixel_column[4] => LessThan10.IN7
pixel_column[4] => LessThan11.IN18
pixel_column[5] => LessThan5.IN6
pixel_column[5] => LessThan6.IN17
pixel_column[5] => LessThan10.IN6
pixel_column[5] => LessThan11.IN17
pixel_column[6] => LessThan5.IN5
pixel_column[6] => LessThan6.IN16
pixel_column[6] => LessThan10.IN5
pixel_column[6] => LessThan11.IN16
pixel_column[7] => LessThan5.IN4
pixel_column[7] => LessThan6.IN15
pixel_column[7] => LessThan10.IN4
pixel_column[7] => LessThan11.IN15
pixel_column[8] => LessThan5.IN3
pixel_column[8] => LessThan6.IN14
pixel_column[8] => LessThan10.IN3
pixel_column[8] => LessThan11.IN14
pixel_column[9] => LessThan5.IN2
pixel_column[9] => LessThan6.IN13
pixel_column[9] => LessThan10.IN2
pixel_column[9] => LessThan11.IN13
score[0] => ~NO_FANOUT~
score[1] => ~NO_FANOUT~
score[2] => ~NO_FANOUT~
score[3] => ~NO_FANOUT~
score[4] => ~NO_FANOUT~
score[5] => ~NO_FANOUT~
score[6] => ~NO_FANOUT~
score[7] => ~NO_FANOUT~
score[8] => ~NO_FANOUT~
powerup_active => pipe_width[2].IN1
active_powerup_type[0] => Equal0.IN5
active_powerup_type[1] => Equal0.IN4
active_powerup_type[2] => Equal0.IN3
pipe_on <= pipe_on.DB_MAX_OUTPUT_PORT_TYPE
piped_pass <= piped_pass.DB_MAX_OUTPUT_PORT_TYPE


|flappybird|pipe_pipe_pipe:inst13|GaloisLFSR8:LFSR1
clk => lfsr[0].CLK
clk => lfsr[1].CLK
clk => lfsr[2].CLK
clk => lfsr[3].CLK
clk => lfsr[4].CLK
clk => lfsr[5].CLK
clk => lfsr[6].CLK
clk => lfsr[7].CLK
reset => lfsr[0].PRESET
reset => lfsr[1].ACLR
reset => lfsr[2].ACLR
reset => lfsr[3].ACLR
reset => lfsr[4].ACLR
reset => lfsr[5].ACLR
reset => lfsr[6].ACLR
reset => lfsr[7].ACLR
lfsr_out[0] <= lfsr[0].DB_MAX_OUTPUT_PORT_TYPE
lfsr_out[1] <= lfsr[1].DB_MAX_OUTPUT_PORT_TYPE
lfsr_out[2] <= lfsr[2].DB_MAX_OUTPUT_PORT_TYPE
lfsr_out[3] <= lfsr[3].DB_MAX_OUTPUT_PORT_TYPE
lfsr_out[4] <= lfsr[4].DB_MAX_OUTPUT_PORT_TYPE
lfsr_out[5] <= lfsr[5].DB_MAX_OUTPUT_PORT_TYPE
lfsr_out[6] <= lfsr[6].DB_MAX_OUTPUT_PORT_TYPE
lfsr_out[7] <= lfsr[7].DB_MAX_OUTPUT_PORT_TYPE


|flappybird|pipe_pipe_pipe:inst13|speed_control:SPEED_CHANGER
medium_mode_out => speed[0].OUTPUTSELECT
medium_mode_out => speed[1].OUTPUTSELECT
medium_mode_out => speed[31].IN1
hard_mode_out => speed[31].IN0
hard_mode_out => speed[0].DATAA
hard_mode_out => speed[1].DATAA
impossible_mode_out => speed[31].IN1
normal_state => comb.IN1
normal_state => speed[31].IN1
normal_state => comb.IN1
normal_state => speed[1].OUTPUTSELECT
normal_state => speed[0].OUTPUTSELECT
speed[0] <= speed[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
speed[1] <= speed[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
speed[2] <= speed[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
speed[3] <= <GND>
speed[4] <= <GND>
speed[5] <= <GND>
speed[6] <= <GND>
speed[7] <= <GND>
speed[8] <= <GND>
speed[9] <= <GND>
speed[10] <= <GND>
speed[11] <= <GND>
speed[12] <= <GND>
speed[13] <= <GND>
speed[14] <= <GND>
speed[15] <= <GND>
speed[16] <= <GND>
speed[17] <= <GND>
speed[18] <= <GND>
speed[19] <= <GND>
speed[20] <= <GND>
speed[21] <= <GND>
speed[22] <= <GND>
speed[23] <= <GND>
speed[24] <= <GND>
speed[25] <= <GND>
speed[26] <= <GND>
speed[27] <= <GND>
speed[28] <= <GND>
speed[29] <= <GND>
speed[30] <= <GND>
speed[31] <= <GND>


|flappybird|pipe_pipe_pipe:inst13|gap_width_control:GAP_WIDTH
medium_mode_out => gap_half_width[2].OUTPUTSELECT
medium_mode_out => gap_half_width[31].IN1
medium_mode_out => gap_half_width[3].DATAA
hard_mode_out => gap_half_width[31].IN0
hard_mode_out => gap_half_width[2].DATAA
impossible_mode_out => gap_half_width[31].IN1
normal_state => comb.IN1
normal_state => gap_half_width[31].IN1
normal_state => gap_half_width[3].OUTPUTSELECT
normal_state => gap_half_width[2].OUTPUTSELECT
normal_state => comb.IN1
gap_half_width[0] <= <GND>
gap_half_width[1] <= gap_half_width[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
gap_half_width[2] <= gap_half_width[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
gap_half_width[3] <= gap_half_width[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
gap_half_width[4] <= <VCC>
gap_half_width[5] <= <VCC>
gap_half_width[6] <= <GND>
gap_half_width[7] <= <GND>
gap_half_width[8] <= <GND>
gap_half_width[9] <= <GND>
gap_half_width[10] <= <GND>
gap_half_width[11] <= <GND>
gap_half_width[12] <= <GND>
gap_half_width[13] <= <GND>
gap_half_width[14] <= <GND>
gap_half_width[15] <= <GND>
gap_half_width[16] <= <GND>
gap_half_width[17] <= <GND>
gap_half_width[18] <= <GND>
gap_half_width[19] <= <GND>
gap_half_width[20] <= <GND>
gap_half_width[21] <= <GND>
gap_half_width[22] <= <GND>
gap_half_width[23] <= <GND>
gap_half_width[24] <= <GND>
gap_half_width[25] <= <GND>
gap_half_width[26] <= <GND>
gap_half_width[27] <= <GND>
gap_half_width[28] <= <GND>
gap_half_width[29] <= <GND>
gap_half_width[30] <= <GND>
gap_half_width[31] <= <GND>


|flappybird|level_fsm:inst20
clk => state~1.DATAIN
score[0] => LessThan0.IN18
score[0] => LessThan1.IN18
score[0] => LessThan2.IN18
score[1] => LessThan0.IN17
score[1] => LessThan1.IN17
score[1] => LessThan2.IN17
score[2] => LessThan0.IN16
score[2] => LessThan1.IN16
score[2] => LessThan2.IN16
score[3] => LessThan0.IN15
score[3] => LessThan1.IN15
score[3] => LessThan2.IN15
score[4] => LessThan0.IN14
score[4] => LessThan1.IN14
score[4] => LessThan2.IN14
score[5] => LessThan0.IN13
score[5] => LessThan1.IN13
score[5] => LessThan2.IN13
score[6] => LessThan0.IN12
score[6] => LessThan1.IN12
score[6] => LessThan2.IN12
score[7] => LessThan0.IN11
score[7] => LessThan1.IN11
score[7] => LessThan2.IN11
score[8] => LessThan0.IN10
score[8] => LessThan1.IN10
score[8] => LessThan2.IN10
reset => state~3.DATAIN
end_game_state => Selector0.IN3
end_game_state => Selector3.IN2
easy_mode_out <= easy_mode_out.DB_MAX_OUTPUT_PORT_TYPE
medium_mode_out <= medium_mode_out.DB_MAX_OUTPUT_PORT_TYPE
hard_mode_out <= hard_mode_out.DB_MAX_OUTPUT_PORT_TYPE
impossible_mode_out <= impossible_mode_out.DB_MAX_OUTPUT_PORT_TYPE


|flappybird|score:inst35
clk => ~NO_FANOUT~
menu_state => score_V[0].ACLR
menu_state => score_V[1].ACLR
menu_state => score_V[2].ACLR
menu_state => score_V[3].ACLR
menu_state => score_V[4].ACLR
menu_state => score_V[5].ACLR
menu_state => score_V[6].ACLR
menu_state => score_V[7].ACLR
menu_state => score_V[8].ACLR
pipe_passed => score_V[0].CLK
pipe_passed => score_V[1].CLK
pipe_passed => score_V[2].CLK
pipe_passed => score_V[3].CLK
pipe_passed => score_V[4].CLK
pipe_passed => score_V[5].CLK
pipe_passed => score_V[6].CLK
pipe_passed => score_V[7].CLK
pipe_passed => score_V[8].CLK
output_collision => ~NO_FANOUT~
score[0] <= score_V[0].DB_MAX_OUTPUT_PORT_TYPE
score[1] <= score_V[1].DB_MAX_OUTPUT_PORT_TYPE
score[2] <= score_V[2].DB_MAX_OUTPUT_PORT_TYPE
score[3] <= score_V[3].DB_MAX_OUTPUT_PORT_TYPE
score[4] <= score_V[4].DB_MAX_OUTPUT_PORT_TYPE
score[5] <= score_V[5].DB_MAX_OUTPUT_PORT_TYPE
score[6] <= score_V[6].DB_MAX_OUTPUT_PORT_TYPE
score[7] <= score_V[7].DB_MAX_OUTPUT_PORT_TYPE
score[8] <= score_V[8].DB_MAX_OUTPUT_PORT_TYPE


|flappybird|powerup_collision:inst15
clk => active_powerup_type_temp[0].CLK
clk => active_powerup_type_temp[1].CLK
clk => active_powerup_type_temp[2].CLK
clk => score_at_collision[0].CLK
clk => score_at_collision[1].CLK
clk => score_at_collision[2].CLK
clk => score_at_collision[3].CLK
clk => score_at_collision[4].CLK
clk => score_at_collision[5].CLK
clk => score_at_collision[6].CLK
clk => score_at_collision[7].CLK
clk => score_at_collision[8].CLK
clk => score_at_collision[9].CLK
clk => score_at_collision[10].CLK
clk => score_at_collision[11].CLK
clk => score_at_collision[12].CLK
clk => score_at_collision[13].CLK
clk => score_at_collision[14].CLK
clk => score_at_collision[15].CLK
clk => score_at_collision[16].CLK
clk => score_at_collision[17].CLK
clk => score_at_collision[18].CLK
clk => score_at_collision[19].CLK
clk => score_at_collision[20].CLK
clk => score_at_collision[21].CLK
clk => score_at_collision[22].CLK
clk => score_at_collision[23].CLK
clk => score_at_collision[24].CLK
clk => score_at_collision[25].CLK
clk => score_at_collision[26].CLK
clk => score_at_collision[27].CLK
clk => score_at_collision[28].CLK
clk => score_at_collision[29].CLK
clk => score_at_collision[30].CLK
clk => score_at_collision[31].CLK
clk => powerup_active_temp.CLK
powerup_on => process_0.IN0
bird_on => process_0.IN1
powerup_type[0] => active_powerup_type_temp[0].DATAIN
powerup_type[1] => active_powerup_type_temp[1].DATAIN
powerup_type[2] => active_powerup_type_temp[2].DATAIN
score[0] => Add0.IN64
score[0] => score_at_collision[0].DATAIN
score[1] => Add0.IN63
score[1] => score_at_collision[1].DATAIN
score[2] => Add0.IN62
score[2] => score_at_collision[2].DATAIN
score[3] => Add0.IN61
score[3] => score_at_collision[3].DATAIN
score[4] => Add0.IN60
score[4] => score_at_collision[4].DATAIN
score[5] => Add0.IN59
score[5] => score_at_collision[5].DATAIN
score[6] => Add0.IN58
score[6] => score_at_collision[6].DATAIN
score[7] => Add0.IN57
score[7] => score_at_collision[7].DATAIN
score[8] => Add0.IN56
score[8] => score_at_collision[8].DATAIN
powerup_active <= powerup_active_temp.DB_MAX_OUTPUT_PORT_TYPE
active_powerup_type[0] <= active_powerup_type_temp[0].DB_MAX_OUTPUT_PORT_TYPE
active_powerup_type[1] <= active_powerup_type_temp[1].DB_MAX_OUTPUT_PORT_TYPE
active_powerup_type[2] <= active_powerup_type_temp[2].DB_MAX_OUTPUT_PORT_TYPE


|flappybird|powerups:inst3
normal_mode => ~NO_FANOUT~
training_mode => ~NO_FANOUT~
clk => GaloisLFSR8:LFSR1.clk
reset => ~NO_FANOUT~
vert_sync => powerup_y_pos[0].CLK
vert_sync => powerup_y_pos[1].CLK
vert_sync => powerup_y_pos[2].CLK
vert_sync => powerup_y_pos[3].CLK
vert_sync => powerup_y_pos[4].CLK
vert_sync => powerup_y_pos[5].CLK
vert_sync => powerup_y_pos[6].CLK
vert_sync => powerup_y_pos[7].CLK
vert_sync => powerup_y_pos[8].CLK
vert_sync => powerup_y_pos[9].CLK
vert_sync => powerup_y_pos[10].CLK
vert_sync => powerup_type_int[0].CLK
vert_sync => powerup_type_int[1].CLK
vert_sync => powerup_type_int[2].CLK
vert_sync => powerup_x_pos[0].CLK
vert_sync => powerup_x_pos[1].CLK
vert_sync => powerup_x_pos[2].CLK
vert_sync => powerup_x_pos[3].CLK
vert_sync => powerup_x_pos[4].CLK
vert_sync => powerup_x_pos[5].CLK
vert_sync => powerup_x_pos[6].CLK
vert_sync => powerup_x_pos[7].CLK
vert_sync => powerup_x_pos[8].CLK
vert_sync => powerup_x_pos[9].CLK
vert_sync => powerup_x_pos[10].CLK
easy_mode_out => ~NO_FANOUT~
medium_mode_out => speed_control:SPEED_CHANGER.medium_mode_out
hard_mode_out => speed_control:SPEED_CHANGER.hard_mode_out
impossible_mode_out => speed_control:SPEED_CHANGER.impossible_mode_out
pixel_row[0] => LessThan1.IN11
pixel_row[0] => LessThan2.IN22
pixel_row[1] => LessThan1.IN10
pixel_row[1] => LessThan2.IN21
pixel_row[2] => LessThan1.IN9
pixel_row[2] => LessThan2.IN20
pixel_row[3] => LessThan1.IN8
pixel_row[3] => LessThan2.IN19
pixel_row[4] => LessThan1.IN7
pixel_row[4] => LessThan2.IN18
pixel_row[5] => LessThan1.IN6
pixel_row[5] => LessThan2.IN17
pixel_row[6] => LessThan1.IN5
pixel_row[6] => LessThan2.IN16
pixel_row[7] => LessThan1.IN4
pixel_row[7] => LessThan2.IN15
pixel_row[8] => LessThan1.IN3
pixel_row[8] => LessThan2.IN14
pixel_row[9] => LessThan1.IN1
pixel_row[9] => LessThan1.IN2
pixel_row[9] => LessThan2.IN12
pixel_row[9] => LessThan2.IN13
pixel_column[0] => LessThan3.IN22
pixel_column[0] => LessThan4.IN22
pixel_column[1] => LessThan3.IN21
pixel_column[1] => LessThan4.IN21
pixel_column[2] => LessThan3.IN20
pixel_column[2] => LessThan4.IN20
pixel_column[3] => LessThan3.IN19
pixel_column[3] => LessThan4.IN19
pixel_column[4] => LessThan3.IN18
pixel_column[4] => LessThan4.IN18
pixel_column[5] => LessThan3.IN17
pixel_column[5] => LessThan4.IN17
pixel_column[6] => LessThan3.IN16
pixel_column[6] => LessThan4.IN16
pixel_column[7] => LessThan3.IN15
pixel_column[7] => LessThan4.IN15
pixel_column[8] => LessThan3.IN14
pixel_column[8] => LessThan4.IN14
pixel_column[9] => LessThan3.IN12
pixel_column[9] => LessThan3.IN13
pixel_column[9] => LessThan4.IN12
pixel_column[9] => LessThan4.IN13
pipe_on => ~NO_FANOUT~
powerup_active => powerup_on.OUTPUTSELECT
powerup_on <= powerup_on.DB_MAX_OUTPUT_PORT_TYPE
powerup_type[0] <= powerup_type_int[0].DB_MAX_OUTPUT_PORT_TYPE
powerup_type[1] <= powerup_type_int[1].DB_MAX_OUTPUT_PORT_TYPE
powerup_type[2] <= powerup_type_int[2].DB_MAX_OUTPUT_PORT_TYPE


|flappybird|powerups:inst3|GaloisLFSR8:LFSR1
clk => lfsr[0].CLK
clk => lfsr[1].CLK
clk => lfsr[2].CLK
clk => lfsr[3].CLK
clk => lfsr[4].CLK
clk => lfsr[5].CLK
clk => lfsr[6].CLK
clk => lfsr[7].CLK
reset => lfsr[0].PRESET
reset => lfsr[1].ACLR
reset => lfsr[2].ACLR
reset => lfsr[3].ACLR
reset => lfsr[4].ACLR
reset => lfsr[5].ACLR
reset => lfsr[6].ACLR
reset => lfsr[7].ACLR
lfsr_out[0] <= lfsr[0].DB_MAX_OUTPUT_PORT_TYPE
lfsr_out[1] <= lfsr[1].DB_MAX_OUTPUT_PORT_TYPE
lfsr_out[2] <= lfsr[2].DB_MAX_OUTPUT_PORT_TYPE
lfsr_out[3] <= lfsr[3].DB_MAX_OUTPUT_PORT_TYPE
lfsr_out[4] <= lfsr[4].DB_MAX_OUTPUT_PORT_TYPE
lfsr_out[5] <= lfsr[5].DB_MAX_OUTPUT_PORT_TYPE
lfsr_out[6] <= lfsr[6].DB_MAX_OUTPUT_PORT_TYPE
lfsr_out[7] <= lfsr[7].DB_MAX_OUTPUT_PORT_TYPE


|flappybird|powerups:inst3|speed_control:SPEED_CHANGER
medium_mode_out => speed[0].OUTPUTSELECT
medium_mode_out => speed[1].OUTPUTSELECT
medium_mode_out => speed[31].IN1
hard_mode_out => speed[31].IN0
hard_mode_out => speed[0].DATAA
hard_mode_out => speed[1].DATAA
impossible_mode_out => speed[31].IN1
normal_state => comb.IN1
normal_state => speed[31].IN1
normal_state => comb.IN1
normal_state => speed[1].OUTPUTSELECT
normal_state => speed[0].OUTPUTSELECT
speed[0] <= speed[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
speed[1] <= speed[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
speed[2] <= speed[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
speed[3] <= <GND>
speed[4] <= <GND>
speed[5] <= <GND>
speed[6] <= <GND>
speed[7] <= <GND>
speed[8] <= <GND>
speed[9] <= <GND>
speed[10] <= <GND>
speed[11] <= <GND>
speed[12] <= <GND>
speed[13] <= <GND>
speed[14] <= <GND>
speed[15] <= <GND>
speed[16] <= <GND>
speed[17] <= <GND>
speed[18] <= <GND>
speed[19] <= <GND>
speed[20] <= <GND>
speed[21] <= <GND>
speed[22] <= <GND>
speed[23] <= <GND>
speed[24] <= <GND>
speed[25] <= <GND>
speed[26] <= <GND>
speed[27] <= <GND>
speed[28] <= <GND>
speed[29] <= <GND>
speed[30] <= <GND>
speed[31] <= <GND>


|flappybird|ground:inst7
vert_sync => ~NO_FANOUT~
pixel_row[0] => LessThan1.IN22
pixel_row[1] => LessThan1.IN21
pixel_row[2] => LessThan1.IN20
pixel_row[3] => LessThan1.IN19
pixel_row[4] => LessThan1.IN18
pixel_row[5] => LessThan1.IN17
pixel_row[6] => LessThan1.IN16
pixel_row[7] => LessThan1.IN15
pixel_row[8] => LessThan1.IN14
pixel_row[9] => LessThan1.IN13
pixel_column[0] => LessThan0.IN22
pixel_column[1] => LessThan0.IN21
pixel_column[2] => LessThan0.IN20
pixel_column[3] => LessThan0.IN19
pixel_column[4] => LessThan0.IN18
pixel_column[5] => LessThan0.IN17
pixel_column[6] => LessThan0.IN16
pixel_column[7] => LessThan0.IN15
pixel_column[8] => LessThan0.IN14
pixel_column[9] => LessThan0.IN13
ground_on <= ground_on.DB_MAX_OUTPUT_PORT_TYPE


|flappybird|score_display:inst10
clk => char_rom:char_rom_inst.clock
training_state => process_0.IN0
normal_state => process_0.IN1
score[0] => Mod0.IN17
score[0] => Div0.IN12
score[0] => Div1.IN15
score[1] => Mod0.IN16
score[1] => Div0.IN11
score[1] => Div1.IN14
score[2] => Mod0.IN15
score[2] => Div0.IN10
score[2] => Div1.IN13
score[3] => Mod0.IN14
score[3] => Div0.IN9
score[3] => Div1.IN12
score[4] => Mod0.IN13
score[4] => Div0.IN8
score[4] => Div1.IN11
score[5] => Mod0.IN12
score[5] => Div0.IN7
score[5] => Div1.IN10
score[6] => Mod0.IN11
score[6] => Div0.IN6
score[6] => Div1.IN9
score[7] => Mod0.IN10
score[7] => Div0.IN5
score[7] => Div1.IN8
score[8] => Mod0.IN9
score[8] => Div0.IN4
score[8] => Div1.IN7
pixel_row[0] => LessThan0.IN20
pixel_row[0] => LessThan1.IN20
pixel_row[1] => LessThan0.IN19
pixel_row[1] => LessThan1.IN19
pixel_row[1] => u_font_row[0].DATAIN
pixel_row[2] => LessThan0.IN18
pixel_row[2] => LessThan1.IN18
pixel_row[2] => u_font_row[1].DATAIN
pixel_row[3] => LessThan0.IN17
pixel_row[3] => LessThan1.IN17
pixel_row[3] => u_font_row[2].DATAIN
pixel_row[4] => LessThan0.IN16
pixel_row[4] => LessThan1.IN16
pixel_row[5] => LessThan0.IN15
pixel_row[5] => LessThan1.IN15
pixel_row[6] => LessThan0.IN14
pixel_row[6] => LessThan1.IN14
pixel_row[7] => LessThan0.IN13
pixel_row[7] => LessThan1.IN13
pixel_row[8] => LessThan0.IN12
pixel_row[8] => LessThan1.IN12
pixel_row[9] => LessThan0.IN11
pixel_row[9] => LessThan1.IN11
pixel_column[0] => LessThan2.IN20
pixel_column[0] => LessThan3.IN20
pixel_column[0] => LessThan4.IN20
pixel_column[0] => LessThan5.IN20
pixel_column[0] => LessThan6.IN20
pixel_column[0] => LessThan7.IN20
pixel_column[1] => LessThan2.IN19
pixel_column[1] => LessThan3.IN19
pixel_column[1] => LessThan4.IN19
pixel_column[1] => LessThan5.IN19
pixel_column[1] => LessThan6.IN19
pixel_column[1] => LessThan7.IN19
pixel_column[1] => u_font_col[0].DATAIN
pixel_column[2] => LessThan2.IN18
pixel_column[2] => LessThan3.IN18
pixel_column[2] => LessThan4.IN18
pixel_column[2] => LessThan5.IN18
pixel_column[2] => LessThan6.IN18
pixel_column[2] => LessThan7.IN18
pixel_column[2] => u_font_col[1].DATAIN
pixel_column[3] => LessThan2.IN17
pixel_column[3] => LessThan3.IN17
pixel_column[3] => LessThan4.IN17
pixel_column[3] => LessThan5.IN17
pixel_column[3] => LessThan6.IN17
pixel_column[3] => LessThan7.IN17
pixel_column[3] => u_font_col[2].DATAIN
pixel_column[4] => LessThan2.IN16
pixel_column[4] => LessThan3.IN16
pixel_column[4] => LessThan4.IN16
pixel_column[4] => LessThan5.IN16
pixel_column[4] => LessThan6.IN16
pixel_column[4] => LessThan7.IN16
pixel_column[5] => LessThan2.IN15
pixel_column[5] => LessThan3.IN15
pixel_column[5] => LessThan4.IN15
pixel_column[5] => LessThan5.IN15
pixel_column[5] => LessThan6.IN15
pixel_column[5] => LessThan7.IN15
pixel_column[6] => LessThan2.IN14
pixel_column[6] => LessThan3.IN14
pixel_column[6] => LessThan4.IN14
pixel_column[6] => LessThan5.IN14
pixel_column[6] => LessThan6.IN14
pixel_column[6] => LessThan7.IN14
pixel_column[7] => LessThan2.IN13
pixel_column[7] => LessThan3.IN13
pixel_column[7] => LessThan4.IN13
pixel_column[7] => LessThan5.IN13
pixel_column[7] => LessThan6.IN13
pixel_column[7] => LessThan7.IN13
pixel_column[8] => LessThan2.IN12
pixel_column[8] => LessThan3.IN12
pixel_column[8] => LessThan4.IN12
pixel_column[8] => LessThan5.IN12
pixel_column[8] => LessThan6.IN12
pixel_column[8] => LessThan7.IN12
pixel_column[9] => LessThan2.IN11
pixel_column[9] => LessThan3.IN11
pixel_column[9] => LessThan4.IN11
pixel_column[9] => LessThan5.IN11
pixel_column[9] => LessThan6.IN11
pixel_column[9] => LessThan7.IN11
score_text_out <= char_rom:char_rom_inst.rom_mux_output


|flappybird|score_display:inst10|char_rom:char_rom_inst
character_address[0] => altsyncram:altsyncram_component.address_a[3]
character_address[1] => altsyncram:altsyncram_component.address_a[4]
character_address[2] => altsyncram:altsyncram_component.address_a[5]
character_address[3] => altsyncram:altsyncram_component.address_a[6]
character_address[4] => altsyncram:altsyncram_component.address_a[7]
character_address[5] => altsyncram:altsyncram_component.address_a[8]
font_row[0] => altsyncram:altsyncram_component.address_a[0]
font_row[1] => altsyncram:altsyncram_component.address_a[1]
font_row[2] => altsyncram:altsyncram_component.address_a[2]
font_col[0] => Mux0.IN2
font_col[1] => Mux0.IN1
font_col[2] => Mux0.IN0
clock => altsyncram:altsyncram_component.clock0
rom_mux_output <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|flappybird|score_display:inst10|char_rom:char_rom_inst|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_vtf1:auto_generated.address_a[0]
address_a[1] => altsyncram_vtf1:auto_generated.address_a[1]
address_a[2] => altsyncram_vtf1:auto_generated.address_a[2]
address_a[3] => altsyncram_vtf1:auto_generated.address_a[3]
address_a[4] => altsyncram_vtf1:auto_generated.address_a[4]
address_a[5] => altsyncram_vtf1:auto_generated.address_a[5]
address_a[6] => altsyncram_vtf1:auto_generated.address_a[6]
address_a[7] => altsyncram_vtf1:auto_generated.address_a[7]
address_a[8] => altsyncram_vtf1:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_vtf1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_vtf1:auto_generated.q_a[0]
q_a[1] <= altsyncram_vtf1:auto_generated.q_a[1]
q_a[2] <= altsyncram_vtf1:auto_generated.q_a[2]
q_a[3] <= altsyncram_vtf1:auto_generated.q_a[3]
q_a[4] <= altsyncram_vtf1:auto_generated.q_a[4]
q_a[5] <= altsyncram_vtf1:auto_generated.q_a[5]
q_a[6] <= altsyncram_vtf1:auto_generated.q_a[6]
q_a[7] <= altsyncram_vtf1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|flappybird|score_display:inst10|char_rom:char_rom_inst|altsyncram:altsyncram_component|altsyncram_vtf1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|flappybird|testImage:inst37
clk => image_rom:image_rom_inst.clock
pixel_row[0] => LessThan0.IN20
pixel_row[0] => LessThan1.IN20
pixel_row[1] => LessThan0.IN19
pixel_row[1] => LessThan1.IN19
pixel_row[2] => LessThan0.IN18
pixel_row[2] => LessThan1.IN18
pixel_row[3] => LessThan0.IN17
pixel_row[3] => LessThan1.IN17
pixel_row[3] => image_rom:image_rom_inst.font_row[0]
pixel_row[4] => LessThan0.IN16
pixel_row[4] => LessThan1.IN16
pixel_row[4] => image_rom:image_rom_inst.font_row[1]
pixel_row[5] => LessThan0.IN15
pixel_row[5] => LessThan1.IN15
pixel_row[5] => image_rom:image_rom_inst.font_row[2]
pixel_row[6] => LessThan0.IN14
pixel_row[6] => LessThan1.IN14
pixel_row[6] => image_rom:image_rom_inst.font_row[3]
pixel_row[7] => LessThan0.IN13
pixel_row[7] => LessThan1.IN13
pixel_row[8] => LessThan0.IN12
pixel_row[8] => LessThan1.IN12
pixel_row[9] => LessThan0.IN11
pixel_row[9] => LessThan1.IN11
pixel_column[0] => LessThan2.IN20
pixel_column[0] => LessThan3.IN20
pixel_column[1] => LessThan2.IN19
pixel_column[1] => LessThan3.IN19
pixel_column[2] => LessThan2.IN18
pixel_column[2] => LessThan3.IN18
pixel_column[3] => LessThan2.IN17
pixel_column[3] => LessThan3.IN17
pixel_column[3] => image_rom:image_rom_inst.font_col[0]
pixel_column[4] => LessThan2.IN16
pixel_column[4] => LessThan3.IN16
pixel_column[4] => image_rom:image_rom_inst.font_col[1]
pixel_column[5] => LessThan2.IN15
pixel_column[5] => LessThan3.IN15
pixel_column[5] => image_rom:image_rom_inst.font_col[2]
pixel_column[6] => LessThan2.IN14
pixel_column[6] => LessThan3.IN14
pixel_column[6] => image_rom:image_rom_inst.font_col[3]
pixel_column[7] => LessThan2.IN13
pixel_column[7] => LessThan3.IN13
pixel_column[8] => LessThan2.IN12
pixel_column[8] => LessThan3.IN12
pixel_column[9] => LessThan2.IN11
pixel_column[9] => LessThan3.IN11
image_out <= image_out$latch.DB_MAX_OUTPUT_PORT_TYPE
rbg_image_on[0] <= rbg_image_on[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
rbg_image_on[1] <= rbg_image_on[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
rbg_image_on[2] <= rbg_image_on[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
rbg_image_on[3] <= rbg_image_on[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
rbg_image_on[4] <= rbg_image_on[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
rbg_image_on[5] <= rbg_image_on[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
rbg_image_on[6] <= rbg_image_on[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
rbg_image_on[7] <= rbg_image_on[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
rbg_image_on[8] <= rbg_image_on[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
rbg_image_on[9] <= rbg_image_on[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
rbg_image_on[10] <= rbg_image_on[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
rbg_image_on[11] <= rbg_image_on[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
rbg_image_on[12] <= rbg_image_on[12]$latch.DB_MAX_OUTPUT_PORT_TYPE


|flappybird|testImage:inst37|image_rom:image_rom_inst
clock => altsyncram:altsyncram_inst.clock0
font_row[0] => altsyncram:altsyncram_inst.address_a[4]
font_row[1] => altsyncram:altsyncram_inst.address_a[5]
font_row[2] => altsyncram:altsyncram_inst.address_a[6]
font_row[3] => altsyncram:altsyncram_inst.address_a[7]
font_col[0] => altsyncram:altsyncram_inst.address_a[0]
font_col[1] => altsyncram:altsyncram_inst.address_a[1]
font_col[2] => altsyncram:altsyncram_inst.address_a[2]
font_col[3] => altsyncram:altsyncram_inst.address_a[3]
rom_output[0] <= altsyncram:altsyncram_inst.q_a[0]
rom_output[1] <= altsyncram:altsyncram_inst.q_a[1]
rom_output[2] <= altsyncram:altsyncram_inst.q_a[2]
rom_output[3] <= altsyncram:altsyncram_inst.q_a[3]
rom_output[4] <= altsyncram:altsyncram_inst.q_a[4]
rom_output[5] <= altsyncram:altsyncram_inst.q_a[5]
rom_output[6] <= altsyncram:altsyncram_inst.q_a[6]
rom_output[7] <= altsyncram:altsyncram_inst.q_a[7]
rom_output[8] <= altsyncram:altsyncram_inst.q_a[8]
rom_output[9] <= altsyncram:altsyncram_inst.q_a[9]
rom_output[10] <= altsyncram:altsyncram_inst.q_a[10]
rom_output[11] <= altsyncram:altsyncram_inst.q_a[11]
rom_output[12] <= altsyncram:altsyncram_inst.q_a[12]


|flappybird|testImage:inst37|image_rom:image_rom_inst|altsyncram:altsyncram_inst
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_t1h1:auto_generated.address_a[0]
address_a[1] => altsyncram_t1h1:auto_generated.address_a[1]
address_a[2] => altsyncram_t1h1:auto_generated.address_a[2]
address_a[3] => altsyncram_t1h1:auto_generated.address_a[3]
address_a[4] => altsyncram_t1h1:auto_generated.address_a[4]
address_a[5] => altsyncram_t1h1:auto_generated.address_a[5]
address_a[6] => altsyncram_t1h1:auto_generated.address_a[6]
address_a[7] => altsyncram_t1h1:auto_generated.address_a[7]
address_a[8] => altsyncram_t1h1:auto_generated.address_a[8]
address_a[9] => altsyncram_t1h1:auto_generated.address_a[9]
address_a[10] => altsyncram_t1h1:auto_generated.address_a[10]
address_a[11] => altsyncram_t1h1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_t1h1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_t1h1:auto_generated.q_a[0]
q_a[1] <= altsyncram_t1h1:auto_generated.q_a[1]
q_a[2] <= altsyncram_t1h1:auto_generated.q_a[2]
q_a[3] <= altsyncram_t1h1:auto_generated.q_a[3]
q_a[4] <= altsyncram_t1h1:auto_generated.q_a[4]
q_a[5] <= altsyncram_t1h1:auto_generated.q_a[5]
q_a[6] <= altsyncram_t1h1:auto_generated.q_a[6]
q_a[7] <= altsyncram_t1h1:auto_generated.q_a[7]
q_a[8] <= altsyncram_t1h1:auto_generated.q_a[8]
q_a[9] <= altsyncram_t1h1:auto_generated.q_a[9]
q_a[10] <= altsyncram_t1h1:auto_generated.q_a[10]
q_a[11] <= altsyncram_t1h1:auto_generated.q_a[11]
q_a[12] <= altsyncram_t1h1:auto_generated.q_a[12]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|flappybird|testImage:inst37|image_rom:image_rom_inst|altsyncram:altsyncram_inst|altsyncram_t1h1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[8] => ~NO_FANOUT~
address_a[9] => ~NO_FANOUT~
address_a[10] => ~NO_FANOUT~
address_a[11] => ~NO_FANOUT~
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT


|flappybird|static_text:inst12
clk => char_rom:char_rom_inst.clock
menu_state => u_char_address[0].OUTPUTSELECT
menu_state => u_char_address[1].OUTPUTSELECT
menu_state => u_char_address[1].IN1
menu_state => u_char_address[2].OUTPUTSELECT
menu_state => u_char_address[3].OUTPUTSELECT
menu_state => u_char_address[4].OUTPUTSELECT
menu_state => u_char_address[5].OUTPUTSELECT
menu_state => u_f_col[0].OUTPUTSELECT
menu_state => u_f_col[0].OUTPUTSELECT
menu_state => u_f_col[1].OUTPUTSELECT
menu_state => u_f_col[2].OUTPUTSELECT
menu_state => u_f_row[0].OUTPUTSELECT
menu_state => u_f_row[1].OUTPUTSELECT
menu_state => u_f_row[2].OUTPUTSELECT
training_state => ~NO_FANOUT~
normal_state => ~NO_FANOUT~
settings_state => u_char_address[0].OUTPUTSELECT
settings_state => u_char_address[1].OUTPUTSELECT
settings_state => u_char_address[2].OUTPUTSELECT
settings_state => u_char_address[3].OUTPUTSELECT
settings_state => u_char_address[4].OUTPUTSELECT
settings_state => u_char_address[5].OUTPUTSELECT
settings_state => u_f_col[0].OUTPUTSELECT
settings_state => u_f_col[0].IN1
settings_state => u_f_col[1].OUTPUTSELECT
settings_state => u_f_col[2].OUTPUTSELECT
settings_state => u_f_row[0].OUTPUTSELECT
settings_state => u_f_row[1].OUTPUTSELECT
settings_state => u_f_row[2].OUTPUTSELECT
settings_state => u_char_address[1].IN1
pause_training_state => state_chooser.IN0
pause_normal_state => state_chooser.IN1
end_game_state => u_char_address.OUTPUTSELECT
end_game_state => u_char_address.OUTPUTSELECT
end_game_state => u_char_address.OUTPUTSELECT
end_game_state => u_char_address.OUTPUTSELECT
end_game_state => u_char_address.OUTPUTSELECT
end_game_state => u_char_address.OUTPUTSELECT
end_game_state => u_f_col[0].IN1
pixel_row[0] => LessThan0.IN20
pixel_row[0] => LessThan19.IN20
pixel_row[0] => LessThan20.IN20
pixel_row[0] => LessThan21.IN20
pixel_row[0] => LessThan22.IN20
pixel_row[0] => LessThan23.IN20
pixel_row[0] => LessThan24.IN20
pixel_row[0] => LessThan25.IN20
pixel_row[0] => LessThan26.IN20
pixel_row[0] => LessThan35.IN20
pixel_row[0] => LessThan36.IN20
pixel_row[0] => LessThan43.IN20
pixel_row[0] => LessThan44.IN20
pixel_row[0] => LessThan45.IN20
pixel_row[0] => LessThan46.IN20
pixel_row[0] => LessThan63.IN20
pixel_row[0] => LessThan64.IN20
pixel_row[0] => LessThan65.IN20
pixel_row[0] => LessThan66.IN20
pixel_row[0] => LessThan71.IN20
pixel_row[0] => LessThan72.IN20
pixel_row[0] => LessThan75.IN20
pixel_row[0] => LessThan76.IN20
pixel_row[0] => LessThan77.IN20
pixel_row[0] => LessThan78.IN20
pixel_row[0] => u_f_row[0].DATAB
pixel_row[0] => u_f_row[0].DATAB
pixel_row[0] => u_f_row[0].DATAB
pixel_row[0] => u_f_row[0].DATAB
pixel_row[0] => u_f_row[0].DATAA
pixel_row[1] => LessThan0.IN19
pixel_row[1] => LessThan19.IN19
pixel_row[1] => LessThan20.IN19
pixel_row[1] => LessThan21.IN19
pixel_row[1] => LessThan22.IN19
pixel_row[1] => LessThan23.IN19
pixel_row[1] => LessThan24.IN19
pixel_row[1] => LessThan25.IN19
pixel_row[1] => LessThan26.IN19
pixel_row[1] => LessThan35.IN19
pixel_row[1] => LessThan36.IN19
pixel_row[1] => LessThan43.IN19
pixel_row[1] => LessThan44.IN19
pixel_row[1] => LessThan45.IN19
pixel_row[1] => LessThan46.IN19
pixel_row[1] => LessThan63.IN19
pixel_row[1] => LessThan64.IN19
pixel_row[1] => LessThan65.IN19
pixel_row[1] => LessThan66.IN19
pixel_row[1] => LessThan71.IN19
pixel_row[1] => LessThan72.IN19
pixel_row[1] => LessThan75.IN19
pixel_row[1] => LessThan76.IN19
pixel_row[1] => LessThan77.IN19
pixel_row[1] => LessThan78.IN19
pixel_row[1] => u_f_row[0].DATAB
pixel_row[1] => u_f_row[0].DATAB
pixel_row[1] => u_f_row[0].DATAB
pixel_row[1] => u_f_row[0].DATAA
pixel_row[1] => u_f_row[1].DATAB
pixel_row[1] => u_f_row[1].DATAB
pixel_row[1] => u_f_row[1].DATAB
pixel_row[1] => u_f_row[1].DATAB
pixel_row[1] => u_f_row[1].DATAA
pixel_row[2] => LessThan0.IN18
pixel_row[2] => LessThan19.IN18
pixel_row[2] => LessThan20.IN18
pixel_row[2] => LessThan21.IN18
pixel_row[2] => LessThan22.IN18
pixel_row[2] => LessThan23.IN18
pixel_row[2] => LessThan24.IN18
pixel_row[2] => LessThan25.IN18
pixel_row[2] => LessThan26.IN18
pixel_row[2] => LessThan35.IN18
pixel_row[2] => LessThan36.IN18
pixel_row[2] => LessThan43.IN18
pixel_row[2] => LessThan44.IN18
pixel_row[2] => LessThan45.IN18
pixel_row[2] => LessThan46.IN18
pixel_row[2] => LessThan63.IN18
pixel_row[2] => LessThan64.IN18
pixel_row[2] => LessThan65.IN18
pixel_row[2] => LessThan66.IN18
pixel_row[2] => LessThan71.IN18
pixel_row[2] => LessThan72.IN18
pixel_row[2] => LessThan75.IN18
pixel_row[2] => LessThan76.IN18
pixel_row[2] => LessThan77.IN18
pixel_row[2] => LessThan78.IN18
pixel_row[2] => u_f_row[0].DATAB
pixel_row[2] => u_f_row[1].DATAB
pixel_row[2] => u_f_row[1].DATAB
pixel_row[2] => u_f_row[1].DATAB
pixel_row[2] => u_f_row[1].DATAA
pixel_row[2] => u_f_row[2].DATAB
pixel_row[2] => u_f_row[2].DATAB
pixel_row[2] => u_f_row[2].DATAB
pixel_row[2] => u_f_row[2].DATAB
pixel_row[2] => u_f_row[2].DATAA
pixel_row[3] => LessThan0.IN17
pixel_row[3] => LessThan19.IN17
pixel_row[3] => LessThan20.IN17
pixel_row[3] => LessThan21.IN17
pixel_row[3] => LessThan22.IN17
pixel_row[3] => LessThan23.IN17
pixel_row[3] => LessThan24.IN17
pixel_row[3] => LessThan25.IN17
pixel_row[3] => LessThan26.IN17
pixel_row[3] => LessThan35.IN17
pixel_row[3] => LessThan36.IN17
pixel_row[3] => LessThan43.IN17
pixel_row[3] => LessThan44.IN17
pixel_row[3] => LessThan45.IN17
pixel_row[3] => LessThan46.IN17
pixel_row[3] => LessThan63.IN17
pixel_row[3] => LessThan64.IN17
pixel_row[3] => LessThan65.IN17
pixel_row[3] => LessThan66.IN17
pixel_row[3] => LessThan71.IN17
pixel_row[3] => LessThan72.IN17
pixel_row[3] => LessThan75.IN17
pixel_row[3] => LessThan76.IN17
pixel_row[3] => LessThan77.IN17
pixel_row[3] => LessThan78.IN17
pixel_row[3] => u_f_row[1].DATAB
pixel_row[3] => u_f_row[2].DATAB
pixel_row[3] => u_f_row[2].DATAB
pixel_row[3] => u_f_row[2].DATAB
pixel_row[3] => u_f_row[2].DATAA
pixel_row[4] => LessThan0.IN16
pixel_row[4] => LessThan19.IN16
pixel_row[4] => LessThan20.IN16
pixel_row[4] => LessThan21.IN16
pixel_row[4] => LessThan22.IN16
pixel_row[4] => LessThan23.IN16
pixel_row[4] => LessThan24.IN16
pixel_row[4] => LessThan25.IN16
pixel_row[4] => LessThan26.IN16
pixel_row[4] => LessThan35.IN16
pixel_row[4] => LessThan36.IN16
pixel_row[4] => LessThan43.IN16
pixel_row[4] => LessThan44.IN16
pixel_row[4] => LessThan45.IN16
pixel_row[4] => LessThan46.IN16
pixel_row[4] => LessThan63.IN16
pixel_row[4] => LessThan64.IN16
pixel_row[4] => LessThan65.IN16
pixel_row[4] => LessThan66.IN16
pixel_row[4] => LessThan71.IN16
pixel_row[4] => LessThan72.IN16
pixel_row[4] => LessThan75.IN16
pixel_row[4] => LessThan76.IN16
pixel_row[4] => LessThan77.IN16
pixel_row[4] => LessThan78.IN16
pixel_row[4] => u_f_row[2].DATAB
pixel_row[5] => LessThan0.IN15
pixel_row[5] => LessThan19.IN15
pixel_row[5] => LessThan20.IN15
pixel_row[5] => LessThan21.IN15
pixel_row[5] => LessThan22.IN15
pixel_row[5] => LessThan23.IN15
pixel_row[5] => LessThan24.IN15
pixel_row[5] => LessThan25.IN15
pixel_row[5] => LessThan26.IN15
pixel_row[5] => LessThan35.IN15
pixel_row[5] => LessThan36.IN15
pixel_row[5] => LessThan43.IN15
pixel_row[5] => LessThan44.IN15
pixel_row[5] => LessThan45.IN15
pixel_row[5] => LessThan46.IN15
pixel_row[5] => LessThan63.IN15
pixel_row[5] => LessThan64.IN15
pixel_row[5] => LessThan65.IN15
pixel_row[5] => LessThan66.IN15
pixel_row[5] => LessThan71.IN15
pixel_row[5] => LessThan72.IN15
pixel_row[5] => LessThan75.IN15
pixel_row[5] => LessThan76.IN15
pixel_row[5] => LessThan77.IN15
pixel_row[5] => LessThan78.IN15
pixel_row[6] => LessThan0.IN14
pixel_row[6] => LessThan19.IN14
pixel_row[6] => LessThan20.IN14
pixel_row[6] => LessThan21.IN14
pixel_row[6] => LessThan22.IN14
pixel_row[6] => LessThan23.IN14
pixel_row[6] => LessThan24.IN14
pixel_row[6] => LessThan25.IN14
pixel_row[6] => LessThan26.IN14
pixel_row[6] => LessThan35.IN14
pixel_row[6] => LessThan36.IN14
pixel_row[6] => LessThan43.IN14
pixel_row[6] => LessThan44.IN14
pixel_row[6] => LessThan45.IN14
pixel_row[6] => LessThan46.IN14
pixel_row[6] => LessThan63.IN14
pixel_row[6] => LessThan64.IN14
pixel_row[6] => LessThan65.IN14
pixel_row[6] => LessThan66.IN14
pixel_row[6] => LessThan71.IN14
pixel_row[6] => LessThan72.IN14
pixel_row[6] => LessThan75.IN14
pixel_row[6] => LessThan76.IN14
pixel_row[6] => LessThan77.IN14
pixel_row[6] => LessThan78.IN14
pixel_row[7] => LessThan0.IN13
pixel_row[7] => LessThan19.IN13
pixel_row[7] => LessThan20.IN13
pixel_row[7] => LessThan21.IN13
pixel_row[7] => LessThan22.IN13
pixel_row[7] => LessThan23.IN13
pixel_row[7] => LessThan24.IN13
pixel_row[7] => LessThan25.IN13
pixel_row[7] => LessThan26.IN13
pixel_row[7] => LessThan35.IN13
pixel_row[7] => LessThan36.IN13
pixel_row[7] => LessThan43.IN13
pixel_row[7] => LessThan44.IN13
pixel_row[7] => LessThan45.IN13
pixel_row[7] => LessThan46.IN13
pixel_row[7] => LessThan63.IN13
pixel_row[7] => LessThan64.IN13
pixel_row[7] => LessThan65.IN13
pixel_row[7] => LessThan66.IN13
pixel_row[7] => LessThan71.IN13
pixel_row[7] => LessThan72.IN13
pixel_row[7] => LessThan75.IN13
pixel_row[7] => LessThan76.IN13
pixel_row[7] => LessThan77.IN13
pixel_row[7] => LessThan78.IN13
pixel_row[8] => LessThan0.IN12
pixel_row[8] => LessThan19.IN12
pixel_row[8] => LessThan20.IN12
pixel_row[8] => LessThan21.IN12
pixel_row[8] => LessThan22.IN12
pixel_row[8] => LessThan23.IN12
pixel_row[8] => LessThan24.IN12
pixel_row[8] => LessThan25.IN12
pixel_row[8] => LessThan26.IN12
pixel_row[8] => LessThan35.IN12
pixel_row[8] => LessThan36.IN12
pixel_row[8] => LessThan43.IN12
pixel_row[8] => LessThan44.IN12
pixel_row[8] => LessThan45.IN12
pixel_row[8] => LessThan46.IN12
pixel_row[8] => LessThan63.IN12
pixel_row[8] => LessThan64.IN12
pixel_row[8] => LessThan65.IN12
pixel_row[8] => LessThan66.IN12
pixel_row[8] => LessThan71.IN12
pixel_row[8] => LessThan72.IN12
pixel_row[8] => LessThan75.IN12
pixel_row[8] => LessThan76.IN12
pixel_row[8] => LessThan77.IN12
pixel_row[8] => LessThan78.IN12
pixel_row[9] => LessThan0.IN11
pixel_row[9] => LessThan19.IN11
pixel_row[9] => LessThan20.IN11
pixel_row[9] => LessThan21.IN11
pixel_row[9] => LessThan22.IN11
pixel_row[9] => LessThan23.IN11
pixel_row[9] => LessThan24.IN11
pixel_row[9] => LessThan25.IN11
pixel_row[9] => LessThan26.IN11
pixel_row[9] => LessThan35.IN11
pixel_row[9] => LessThan36.IN11
pixel_row[9] => LessThan43.IN11
pixel_row[9] => LessThan44.IN11
pixel_row[9] => LessThan45.IN11
pixel_row[9] => LessThan46.IN11
pixel_row[9] => LessThan63.IN11
pixel_row[9] => LessThan64.IN11
pixel_row[9] => LessThan65.IN11
pixel_row[9] => LessThan66.IN11
pixel_row[9] => LessThan71.IN11
pixel_row[9] => LessThan72.IN11
pixel_row[9] => LessThan75.IN11
pixel_row[9] => LessThan76.IN11
pixel_row[9] => LessThan77.IN11
pixel_row[9] => LessThan78.IN11
pixel_column[0] => LessThan1.IN20
pixel_column[0] => LessThan2.IN20
pixel_column[0] => LessThan3.IN20
pixel_column[0] => LessThan4.IN20
pixel_column[0] => LessThan5.IN20
pixel_column[0] => LessThan6.IN20
pixel_column[0] => LessThan7.IN20
pixel_column[0] => LessThan8.IN20
pixel_column[0] => LessThan9.IN20
pixel_column[0] => LessThan10.IN20
pixel_column[0] => LessThan11.IN20
pixel_column[0] => LessThan12.IN20
pixel_column[0] => LessThan13.IN20
pixel_column[0] => LessThan14.IN20
pixel_column[0] => LessThan15.IN20
pixel_column[0] => LessThan16.IN20
pixel_column[0] => LessThan17.IN20
pixel_column[0] => LessThan18.IN20
pixel_column[0] => LessThan27.IN20
pixel_column[0] => LessThan28.IN20
pixel_column[0] => LessThan29.IN20
pixel_column[0] => LessThan30.IN20
pixel_column[0] => LessThan31.IN20
pixel_column[0] => LessThan32.IN20
pixel_column[0] => LessThan33.IN20
pixel_column[0] => LessThan34.IN20
pixel_column[0] => LessThan37.IN20
pixel_column[0] => LessThan38.IN20
pixel_column[0] => LessThan39.IN20
pixel_column[0] => LessThan40.IN20
pixel_column[0] => LessThan41.IN20
pixel_column[0] => LessThan42.IN20
pixel_column[0] => LessThan47.IN20
pixel_column[0] => LessThan48.IN20
pixel_column[0] => LessThan49.IN20
pixel_column[0] => LessThan50.IN20
pixel_column[0] => LessThan51.IN20
pixel_column[0] => LessThan52.IN20
pixel_column[0] => LessThan53.IN20
pixel_column[0] => LessThan54.IN20
pixel_column[0] => LessThan55.IN20
pixel_column[0] => LessThan56.IN20
pixel_column[0] => LessThan57.IN20
pixel_column[0] => LessThan58.IN20
pixel_column[0] => LessThan59.IN20
pixel_column[0] => LessThan60.IN20
pixel_column[0] => LessThan61.IN20
pixel_column[0] => LessThan62.IN20
pixel_column[0] => LessThan67.IN20
pixel_column[0] => LessThan68.IN20
pixel_column[0] => LessThan69.IN20
pixel_column[0] => LessThan70.IN20
pixel_column[0] => LessThan73.IN20
pixel_column[0] => LessThan74.IN20
pixel_column[0] => LessThan79.IN20
pixel_column[0] => LessThan80.IN20
pixel_column[0] => LessThan81.IN20
pixel_column[0] => LessThan82.IN20
pixel_column[0] => LessThan83.IN20
pixel_column[0] => LessThan84.IN20
pixel_column[0] => LessThan85.IN20
pixel_column[0] => LessThan86.IN20
pixel_column[0] => LessThan87.IN20
pixel_column[0] => LessThan88.IN20
pixel_column[0] => LessThan89.IN20
pixel_column[0] => LessThan90.IN20
pixel_column[0] => LessThan91.IN20
pixel_column[0] => LessThan92.IN20
pixel_column[0] => LessThan93.IN20
pixel_column[0] => LessThan94.IN20
pixel_column[0] => LessThan95.IN20
pixel_column[0] => LessThan96.IN20
pixel_column[0] => LessThan97.IN20
pixel_column[0] => LessThan98.IN20
pixel_column[0] => LessThan99.IN20
pixel_column[0] => LessThan100.IN20
pixel_column[0] => LessThan101.IN20
pixel_column[0] => LessThan102.IN20
pixel_column[0] => LessThan103.IN20
pixel_column[0] => LessThan104.IN20
pixel_column[0] => LessThan105.IN20
pixel_column[0] => LessThan106.IN20
pixel_column[0] => LessThan107.IN20
pixel_column[0] => LessThan108.IN20
pixel_column[0] => LessThan109.IN20
pixel_column[0] => LessThan110.IN20
pixel_column[0] => u_f_col[0].DATAB
pixel_column[0] => u_f_col[0].DATAB
pixel_column[0] => u_f_col[0].DATAB
pixel_column[0] => u_f_col[0].DATAB
pixel_column[0] => u_f_col[0].DATAA
pixel_column[1] => LessThan1.IN19
pixel_column[1] => LessThan2.IN19
pixel_column[1] => LessThan3.IN19
pixel_column[1] => LessThan4.IN19
pixel_column[1] => LessThan5.IN19
pixel_column[1] => LessThan6.IN19
pixel_column[1] => LessThan7.IN19
pixel_column[1] => LessThan8.IN19
pixel_column[1] => LessThan9.IN19
pixel_column[1] => LessThan10.IN19
pixel_column[1] => LessThan11.IN19
pixel_column[1] => LessThan12.IN19
pixel_column[1] => LessThan13.IN19
pixel_column[1] => LessThan14.IN19
pixel_column[1] => LessThan15.IN19
pixel_column[1] => LessThan16.IN19
pixel_column[1] => LessThan17.IN19
pixel_column[1] => LessThan18.IN19
pixel_column[1] => LessThan27.IN19
pixel_column[1] => LessThan28.IN19
pixel_column[1] => LessThan29.IN19
pixel_column[1] => LessThan30.IN19
pixel_column[1] => LessThan31.IN19
pixel_column[1] => LessThan32.IN19
pixel_column[1] => LessThan33.IN19
pixel_column[1] => LessThan34.IN19
pixel_column[1] => LessThan37.IN19
pixel_column[1] => LessThan38.IN19
pixel_column[1] => LessThan39.IN19
pixel_column[1] => LessThan40.IN19
pixel_column[1] => LessThan41.IN19
pixel_column[1] => LessThan42.IN19
pixel_column[1] => LessThan47.IN19
pixel_column[1] => LessThan48.IN19
pixel_column[1] => LessThan49.IN19
pixel_column[1] => LessThan50.IN19
pixel_column[1] => LessThan51.IN19
pixel_column[1] => LessThan52.IN19
pixel_column[1] => LessThan53.IN19
pixel_column[1] => LessThan54.IN19
pixel_column[1] => LessThan55.IN19
pixel_column[1] => LessThan56.IN19
pixel_column[1] => LessThan57.IN19
pixel_column[1] => LessThan58.IN19
pixel_column[1] => LessThan59.IN19
pixel_column[1] => LessThan60.IN19
pixel_column[1] => LessThan61.IN19
pixel_column[1] => LessThan62.IN19
pixel_column[1] => LessThan67.IN19
pixel_column[1] => LessThan68.IN19
pixel_column[1] => LessThan69.IN19
pixel_column[1] => LessThan70.IN19
pixel_column[1] => LessThan73.IN19
pixel_column[1] => LessThan74.IN19
pixel_column[1] => LessThan79.IN19
pixel_column[1] => LessThan80.IN19
pixel_column[1] => LessThan81.IN19
pixel_column[1] => LessThan82.IN19
pixel_column[1] => LessThan83.IN19
pixel_column[1] => LessThan84.IN19
pixel_column[1] => LessThan85.IN19
pixel_column[1] => LessThan86.IN19
pixel_column[1] => LessThan87.IN19
pixel_column[1] => LessThan88.IN19
pixel_column[1] => LessThan89.IN19
pixel_column[1] => LessThan90.IN19
pixel_column[1] => LessThan91.IN19
pixel_column[1] => LessThan92.IN19
pixel_column[1] => LessThan93.IN19
pixel_column[1] => LessThan94.IN19
pixel_column[1] => LessThan95.IN19
pixel_column[1] => LessThan96.IN19
pixel_column[1] => LessThan97.IN19
pixel_column[1] => LessThan98.IN19
pixel_column[1] => LessThan99.IN19
pixel_column[1] => LessThan100.IN19
pixel_column[1] => LessThan101.IN19
pixel_column[1] => LessThan102.IN19
pixel_column[1] => LessThan103.IN19
pixel_column[1] => LessThan104.IN19
pixel_column[1] => LessThan105.IN19
pixel_column[1] => LessThan106.IN19
pixel_column[1] => LessThan107.IN19
pixel_column[1] => LessThan108.IN19
pixel_column[1] => LessThan109.IN19
pixel_column[1] => LessThan110.IN19
pixel_column[1] => u_f_col[0].DATAB
pixel_column[1] => u_f_col[0].DATAB
pixel_column[1] => u_f_col[0].DATAB
pixel_column[1] => u_f_col[0].DATAA
pixel_column[1] => u_f_col[1].DATAB
pixel_column[1] => u_f_col[1].DATAB
pixel_column[1] => u_f_col[1].DATAB
pixel_column[1] => u_f_col[1].DATAB
pixel_column[1] => u_f_col[1].DATAA
pixel_column[2] => LessThan1.IN18
pixel_column[2] => LessThan2.IN18
pixel_column[2] => LessThan3.IN18
pixel_column[2] => LessThan4.IN18
pixel_column[2] => LessThan5.IN18
pixel_column[2] => LessThan6.IN18
pixel_column[2] => LessThan7.IN18
pixel_column[2] => LessThan8.IN18
pixel_column[2] => LessThan9.IN18
pixel_column[2] => LessThan10.IN18
pixel_column[2] => LessThan11.IN18
pixel_column[2] => LessThan12.IN18
pixel_column[2] => LessThan13.IN18
pixel_column[2] => LessThan14.IN18
pixel_column[2] => LessThan15.IN18
pixel_column[2] => LessThan16.IN18
pixel_column[2] => LessThan17.IN18
pixel_column[2] => LessThan18.IN18
pixel_column[2] => LessThan27.IN18
pixel_column[2] => LessThan28.IN18
pixel_column[2] => LessThan29.IN18
pixel_column[2] => LessThan30.IN18
pixel_column[2] => LessThan31.IN18
pixel_column[2] => LessThan32.IN18
pixel_column[2] => LessThan33.IN18
pixel_column[2] => LessThan34.IN18
pixel_column[2] => LessThan37.IN18
pixel_column[2] => LessThan38.IN18
pixel_column[2] => LessThan39.IN18
pixel_column[2] => LessThan40.IN18
pixel_column[2] => LessThan41.IN18
pixel_column[2] => LessThan42.IN18
pixel_column[2] => LessThan47.IN18
pixel_column[2] => LessThan48.IN18
pixel_column[2] => LessThan49.IN18
pixel_column[2] => LessThan50.IN18
pixel_column[2] => LessThan51.IN18
pixel_column[2] => LessThan52.IN18
pixel_column[2] => LessThan53.IN18
pixel_column[2] => LessThan54.IN18
pixel_column[2] => LessThan55.IN18
pixel_column[2] => LessThan56.IN18
pixel_column[2] => LessThan57.IN18
pixel_column[2] => LessThan58.IN18
pixel_column[2] => LessThan59.IN18
pixel_column[2] => LessThan60.IN18
pixel_column[2] => LessThan61.IN18
pixel_column[2] => LessThan62.IN18
pixel_column[2] => LessThan67.IN18
pixel_column[2] => LessThan68.IN18
pixel_column[2] => LessThan69.IN18
pixel_column[2] => LessThan70.IN18
pixel_column[2] => LessThan73.IN18
pixel_column[2] => LessThan74.IN18
pixel_column[2] => LessThan79.IN18
pixel_column[2] => LessThan80.IN18
pixel_column[2] => LessThan81.IN18
pixel_column[2] => LessThan82.IN18
pixel_column[2] => LessThan83.IN18
pixel_column[2] => LessThan84.IN18
pixel_column[2] => LessThan85.IN18
pixel_column[2] => LessThan86.IN18
pixel_column[2] => LessThan87.IN18
pixel_column[2] => LessThan88.IN18
pixel_column[2] => LessThan89.IN18
pixel_column[2] => LessThan90.IN18
pixel_column[2] => LessThan91.IN18
pixel_column[2] => LessThan92.IN18
pixel_column[2] => LessThan93.IN18
pixel_column[2] => LessThan94.IN18
pixel_column[2] => LessThan95.IN18
pixel_column[2] => LessThan96.IN18
pixel_column[2] => LessThan97.IN18
pixel_column[2] => LessThan98.IN18
pixel_column[2] => LessThan99.IN18
pixel_column[2] => LessThan100.IN18
pixel_column[2] => LessThan101.IN18
pixel_column[2] => LessThan102.IN18
pixel_column[2] => LessThan103.IN18
pixel_column[2] => LessThan104.IN18
pixel_column[2] => LessThan105.IN18
pixel_column[2] => LessThan106.IN18
pixel_column[2] => LessThan107.IN18
pixel_column[2] => LessThan108.IN18
pixel_column[2] => LessThan109.IN18
pixel_column[2] => LessThan110.IN18
pixel_column[2] => u_f_col[0].DATAB
pixel_column[2] => u_f_col[1].DATAB
pixel_column[2] => u_f_col[1].DATAB
pixel_column[2] => u_f_col[1].DATAB
pixel_column[2] => u_f_col[1].DATAA
pixel_column[2] => u_f_col[2].DATAB
pixel_column[2] => u_f_col[2].DATAB
pixel_column[2] => u_f_col[2].DATAB
pixel_column[2] => u_f_col[2].DATAB
pixel_column[2] => u_f_col[2].DATAA
pixel_column[3] => LessThan1.IN17
pixel_column[3] => LessThan2.IN17
pixel_column[3] => LessThan3.IN17
pixel_column[3] => LessThan4.IN17
pixel_column[3] => LessThan5.IN17
pixel_column[3] => LessThan6.IN17
pixel_column[3] => LessThan7.IN17
pixel_column[3] => LessThan8.IN17
pixel_column[3] => LessThan9.IN17
pixel_column[3] => LessThan10.IN17
pixel_column[3] => LessThan11.IN17
pixel_column[3] => LessThan12.IN17
pixel_column[3] => LessThan13.IN17
pixel_column[3] => LessThan14.IN17
pixel_column[3] => LessThan15.IN17
pixel_column[3] => LessThan16.IN17
pixel_column[3] => LessThan17.IN17
pixel_column[3] => LessThan18.IN17
pixel_column[3] => LessThan27.IN17
pixel_column[3] => LessThan28.IN17
pixel_column[3] => LessThan29.IN17
pixel_column[3] => LessThan30.IN17
pixel_column[3] => LessThan31.IN17
pixel_column[3] => LessThan32.IN17
pixel_column[3] => LessThan33.IN17
pixel_column[3] => LessThan34.IN17
pixel_column[3] => LessThan37.IN17
pixel_column[3] => LessThan38.IN17
pixel_column[3] => LessThan39.IN17
pixel_column[3] => LessThan40.IN17
pixel_column[3] => LessThan41.IN17
pixel_column[3] => LessThan42.IN17
pixel_column[3] => LessThan47.IN17
pixel_column[3] => LessThan48.IN17
pixel_column[3] => LessThan49.IN17
pixel_column[3] => LessThan50.IN17
pixel_column[3] => LessThan51.IN17
pixel_column[3] => LessThan52.IN17
pixel_column[3] => LessThan53.IN17
pixel_column[3] => LessThan54.IN17
pixel_column[3] => LessThan55.IN17
pixel_column[3] => LessThan56.IN17
pixel_column[3] => LessThan57.IN17
pixel_column[3] => LessThan58.IN17
pixel_column[3] => LessThan59.IN17
pixel_column[3] => LessThan60.IN17
pixel_column[3] => LessThan61.IN17
pixel_column[3] => LessThan62.IN17
pixel_column[3] => LessThan67.IN17
pixel_column[3] => LessThan68.IN17
pixel_column[3] => LessThan69.IN17
pixel_column[3] => LessThan70.IN17
pixel_column[3] => LessThan73.IN17
pixel_column[3] => LessThan74.IN17
pixel_column[3] => LessThan79.IN17
pixel_column[3] => LessThan80.IN17
pixel_column[3] => LessThan81.IN17
pixel_column[3] => LessThan82.IN17
pixel_column[3] => LessThan83.IN17
pixel_column[3] => LessThan84.IN17
pixel_column[3] => LessThan85.IN17
pixel_column[3] => LessThan86.IN17
pixel_column[3] => LessThan87.IN17
pixel_column[3] => LessThan88.IN17
pixel_column[3] => LessThan89.IN17
pixel_column[3] => LessThan90.IN17
pixel_column[3] => LessThan91.IN17
pixel_column[3] => LessThan92.IN17
pixel_column[3] => LessThan93.IN17
pixel_column[3] => LessThan94.IN17
pixel_column[3] => LessThan95.IN17
pixel_column[3] => LessThan96.IN17
pixel_column[3] => LessThan97.IN17
pixel_column[3] => LessThan98.IN17
pixel_column[3] => LessThan99.IN17
pixel_column[3] => LessThan100.IN17
pixel_column[3] => LessThan101.IN17
pixel_column[3] => LessThan102.IN17
pixel_column[3] => LessThan103.IN17
pixel_column[3] => LessThan104.IN17
pixel_column[3] => LessThan105.IN17
pixel_column[3] => LessThan106.IN17
pixel_column[3] => LessThan107.IN17
pixel_column[3] => LessThan108.IN17
pixel_column[3] => LessThan109.IN17
pixel_column[3] => LessThan110.IN17
pixel_column[3] => u_f_col[1].DATAB
pixel_column[3] => u_f_col[2].DATAB
pixel_column[3] => u_f_col[2].DATAB
pixel_column[3] => u_f_col[2].DATAB
pixel_column[3] => u_f_col[2].DATAA
pixel_column[4] => LessThan1.IN16
pixel_column[4] => LessThan2.IN16
pixel_column[4] => LessThan3.IN16
pixel_column[4] => LessThan4.IN16
pixel_column[4] => LessThan5.IN16
pixel_column[4] => LessThan6.IN16
pixel_column[4] => LessThan7.IN16
pixel_column[4] => LessThan8.IN16
pixel_column[4] => LessThan9.IN16
pixel_column[4] => LessThan10.IN16
pixel_column[4] => LessThan11.IN16
pixel_column[4] => LessThan12.IN16
pixel_column[4] => LessThan13.IN16
pixel_column[4] => LessThan14.IN16
pixel_column[4] => LessThan15.IN16
pixel_column[4] => LessThan16.IN16
pixel_column[4] => LessThan17.IN16
pixel_column[4] => LessThan18.IN16
pixel_column[4] => LessThan27.IN16
pixel_column[4] => LessThan28.IN16
pixel_column[4] => LessThan29.IN16
pixel_column[4] => LessThan30.IN16
pixel_column[4] => LessThan31.IN16
pixel_column[4] => LessThan32.IN16
pixel_column[4] => LessThan33.IN16
pixel_column[4] => LessThan34.IN16
pixel_column[4] => LessThan37.IN16
pixel_column[4] => LessThan38.IN16
pixel_column[4] => LessThan39.IN16
pixel_column[4] => LessThan40.IN16
pixel_column[4] => LessThan41.IN16
pixel_column[4] => LessThan42.IN16
pixel_column[4] => LessThan47.IN16
pixel_column[4] => LessThan48.IN16
pixel_column[4] => LessThan49.IN16
pixel_column[4] => LessThan50.IN16
pixel_column[4] => LessThan51.IN16
pixel_column[4] => LessThan52.IN16
pixel_column[4] => LessThan53.IN16
pixel_column[4] => LessThan54.IN16
pixel_column[4] => LessThan55.IN16
pixel_column[4] => LessThan56.IN16
pixel_column[4] => LessThan57.IN16
pixel_column[4] => LessThan58.IN16
pixel_column[4] => LessThan59.IN16
pixel_column[4] => LessThan60.IN16
pixel_column[4] => LessThan61.IN16
pixel_column[4] => LessThan62.IN16
pixel_column[4] => LessThan67.IN16
pixel_column[4] => LessThan68.IN16
pixel_column[4] => LessThan69.IN16
pixel_column[4] => LessThan70.IN16
pixel_column[4] => LessThan73.IN16
pixel_column[4] => LessThan74.IN16
pixel_column[4] => LessThan79.IN16
pixel_column[4] => LessThan80.IN16
pixel_column[4] => LessThan81.IN16
pixel_column[4] => LessThan82.IN16
pixel_column[4] => LessThan83.IN16
pixel_column[4] => LessThan84.IN16
pixel_column[4] => LessThan85.IN16
pixel_column[4] => LessThan86.IN16
pixel_column[4] => LessThan87.IN16
pixel_column[4] => LessThan88.IN16
pixel_column[4] => LessThan89.IN16
pixel_column[4] => LessThan90.IN16
pixel_column[4] => LessThan91.IN16
pixel_column[4] => LessThan92.IN16
pixel_column[4] => LessThan93.IN16
pixel_column[4] => LessThan94.IN16
pixel_column[4] => LessThan95.IN16
pixel_column[4] => LessThan96.IN16
pixel_column[4] => LessThan97.IN16
pixel_column[4] => LessThan98.IN16
pixel_column[4] => LessThan99.IN16
pixel_column[4] => LessThan100.IN16
pixel_column[4] => LessThan101.IN16
pixel_column[4] => LessThan102.IN16
pixel_column[4] => LessThan103.IN16
pixel_column[4] => LessThan104.IN16
pixel_column[4] => LessThan105.IN16
pixel_column[4] => LessThan106.IN16
pixel_column[4] => LessThan107.IN16
pixel_column[4] => LessThan108.IN16
pixel_column[4] => LessThan109.IN16
pixel_column[4] => LessThan110.IN16
pixel_column[4] => u_f_col[2].DATAB
pixel_column[5] => LessThan1.IN15
pixel_column[5] => LessThan2.IN15
pixel_column[5] => LessThan3.IN15
pixel_column[5] => LessThan4.IN15
pixel_column[5] => LessThan5.IN15
pixel_column[5] => LessThan6.IN15
pixel_column[5] => LessThan7.IN15
pixel_column[5] => LessThan8.IN15
pixel_column[5] => LessThan9.IN15
pixel_column[5] => LessThan10.IN15
pixel_column[5] => LessThan11.IN15
pixel_column[5] => LessThan12.IN15
pixel_column[5] => LessThan13.IN15
pixel_column[5] => LessThan14.IN15
pixel_column[5] => LessThan15.IN15
pixel_column[5] => LessThan16.IN15
pixel_column[5] => LessThan17.IN15
pixel_column[5] => LessThan18.IN15
pixel_column[5] => LessThan27.IN15
pixel_column[5] => LessThan28.IN15
pixel_column[5] => LessThan29.IN15
pixel_column[5] => LessThan30.IN15
pixel_column[5] => LessThan31.IN15
pixel_column[5] => LessThan32.IN15
pixel_column[5] => LessThan33.IN15
pixel_column[5] => LessThan34.IN15
pixel_column[5] => LessThan37.IN15
pixel_column[5] => LessThan38.IN15
pixel_column[5] => LessThan39.IN15
pixel_column[5] => LessThan40.IN15
pixel_column[5] => LessThan41.IN15
pixel_column[5] => LessThan42.IN15
pixel_column[5] => LessThan47.IN15
pixel_column[5] => LessThan48.IN15
pixel_column[5] => LessThan49.IN15
pixel_column[5] => LessThan50.IN15
pixel_column[5] => LessThan51.IN15
pixel_column[5] => LessThan52.IN15
pixel_column[5] => LessThan53.IN15
pixel_column[5] => LessThan54.IN15
pixel_column[5] => LessThan55.IN15
pixel_column[5] => LessThan56.IN15
pixel_column[5] => LessThan57.IN15
pixel_column[5] => LessThan58.IN15
pixel_column[5] => LessThan59.IN15
pixel_column[5] => LessThan60.IN15
pixel_column[5] => LessThan61.IN15
pixel_column[5] => LessThan62.IN15
pixel_column[5] => LessThan67.IN15
pixel_column[5] => LessThan68.IN15
pixel_column[5] => LessThan69.IN15
pixel_column[5] => LessThan70.IN15
pixel_column[5] => LessThan73.IN15
pixel_column[5] => LessThan74.IN15
pixel_column[5] => LessThan79.IN15
pixel_column[5] => LessThan80.IN15
pixel_column[5] => LessThan81.IN15
pixel_column[5] => LessThan82.IN15
pixel_column[5] => LessThan83.IN15
pixel_column[5] => LessThan84.IN15
pixel_column[5] => LessThan85.IN15
pixel_column[5] => LessThan86.IN15
pixel_column[5] => LessThan87.IN15
pixel_column[5] => LessThan88.IN15
pixel_column[5] => LessThan89.IN15
pixel_column[5] => LessThan90.IN15
pixel_column[5] => LessThan91.IN15
pixel_column[5] => LessThan92.IN15
pixel_column[5] => LessThan93.IN15
pixel_column[5] => LessThan94.IN15
pixel_column[5] => LessThan95.IN15
pixel_column[5] => LessThan96.IN15
pixel_column[5] => LessThan97.IN15
pixel_column[5] => LessThan98.IN15
pixel_column[5] => LessThan99.IN15
pixel_column[5] => LessThan100.IN15
pixel_column[5] => LessThan101.IN15
pixel_column[5] => LessThan102.IN15
pixel_column[5] => LessThan103.IN15
pixel_column[5] => LessThan104.IN15
pixel_column[5] => LessThan105.IN15
pixel_column[5] => LessThan106.IN15
pixel_column[5] => LessThan107.IN15
pixel_column[5] => LessThan108.IN15
pixel_column[5] => LessThan109.IN15
pixel_column[5] => LessThan110.IN15
pixel_column[6] => LessThan1.IN14
pixel_column[6] => LessThan2.IN14
pixel_column[6] => LessThan3.IN14
pixel_column[6] => LessThan4.IN14
pixel_column[6] => LessThan5.IN14
pixel_column[6] => LessThan6.IN14
pixel_column[6] => LessThan7.IN14
pixel_column[6] => LessThan8.IN14
pixel_column[6] => LessThan9.IN14
pixel_column[6] => LessThan10.IN14
pixel_column[6] => LessThan11.IN14
pixel_column[6] => LessThan12.IN14
pixel_column[6] => LessThan13.IN14
pixel_column[6] => LessThan14.IN14
pixel_column[6] => LessThan15.IN14
pixel_column[6] => LessThan16.IN14
pixel_column[6] => LessThan17.IN14
pixel_column[6] => LessThan18.IN14
pixel_column[6] => LessThan27.IN14
pixel_column[6] => LessThan28.IN14
pixel_column[6] => LessThan29.IN14
pixel_column[6] => LessThan30.IN14
pixel_column[6] => LessThan31.IN14
pixel_column[6] => LessThan32.IN14
pixel_column[6] => LessThan33.IN14
pixel_column[6] => LessThan34.IN14
pixel_column[6] => LessThan37.IN14
pixel_column[6] => LessThan38.IN14
pixel_column[6] => LessThan39.IN14
pixel_column[6] => LessThan40.IN14
pixel_column[6] => LessThan41.IN14
pixel_column[6] => LessThan42.IN14
pixel_column[6] => LessThan47.IN14
pixel_column[6] => LessThan48.IN14
pixel_column[6] => LessThan49.IN14
pixel_column[6] => LessThan50.IN14
pixel_column[6] => LessThan51.IN14
pixel_column[6] => LessThan52.IN14
pixel_column[6] => LessThan53.IN14
pixel_column[6] => LessThan54.IN14
pixel_column[6] => LessThan55.IN14
pixel_column[6] => LessThan56.IN14
pixel_column[6] => LessThan57.IN14
pixel_column[6] => LessThan58.IN14
pixel_column[6] => LessThan59.IN14
pixel_column[6] => LessThan60.IN14
pixel_column[6] => LessThan61.IN14
pixel_column[6] => LessThan62.IN14
pixel_column[6] => LessThan67.IN14
pixel_column[6] => LessThan68.IN14
pixel_column[6] => LessThan69.IN14
pixel_column[6] => LessThan70.IN14
pixel_column[6] => LessThan73.IN14
pixel_column[6] => LessThan74.IN14
pixel_column[6] => LessThan79.IN14
pixel_column[6] => LessThan80.IN14
pixel_column[6] => LessThan81.IN14
pixel_column[6] => LessThan82.IN14
pixel_column[6] => LessThan83.IN14
pixel_column[6] => LessThan84.IN14
pixel_column[6] => LessThan85.IN14
pixel_column[6] => LessThan86.IN14
pixel_column[6] => LessThan87.IN14
pixel_column[6] => LessThan88.IN14
pixel_column[6] => LessThan89.IN14
pixel_column[6] => LessThan90.IN14
pixel_column[6] => LessThan91.IN14
pixel_column[6] => LessThan92.IN14
pixel_column[6] => LessThan93.IN14
pixel_column[6] => LessThan94.IN14
pixel_column[6] => LessThan95.IN14
pixel_column[6] => LessThan96.IN14
pixel_column[6] => LessThan97.IN14
pixel_column[6] => LessThan98.IN14
pixel_column[6] => LessThan99.IN14
pixel_column[6] => LessThan100.IN14
pixel_column[6] => LessThan101.IN14
pixel_column[6] => LessThan102.IN14
pixel_column[6] => LessThan103.IN14
pixel_column[6] => LessThan104.IN14
pixel_column[6] => LessThan105.IN14
pixel_column[6] => LessThan106.IN14
pixel_column[6] => LessThan107.IN14
pixel_column[6] => LessThan108.IN14
pixel_column[6] => LessThan109.IN14
pixel_column[6] => LessThan110.IN14
pixel_column[7] => LessThan1.IN13
pixel_column[7] => LessThan2.IN13
pixel_column[7] => LessThan3.IN13
pixel_column[7] => LessThan4.IN13
pixel_column[7] => LessThan5.IN13
pixel_column[7] => LessThan6.IN13
pixel_column[7] => LessThan7.IN13
pixel_column[7] => LessThan8.IN13
pixel_column[7] => LessThan9.IN13
pixel_column[7] => LessThan10.IN13
pixel_column[7] => LessThan11.IN13
pixel_column[7] => LessThan12.IN13
pixel_column[7] => LessThan13.IN13
pixel_column[7] => LessThan14.IN13
pixel_column[7] => LessThan15.IN13
pixel_column[7] => LessThan16.IN13
pixel_column[7] => LessThan17.IN13
pixel_column[7] => LessThan18.IN13
pixel_column[7] => LessThan27.IN13
pixel_column[7] => LessThan28.IN13
pixel_column[7] => LessThan29.IN13
pixel_column[7] => LessThan30.IN13
pixel_column[7] => LessThan31.IN13
pixel_column[7] => LessThan32.IN13
pixel_column[7] => LessThan33.IN13
pixel_column[7] => LessThan34.IN13
pixel_column[7] => LessThan37.IN13
pixel_column[7] => LessThan38.IN13
pixel_column[7] => LessThan39.IN13
pixel_column[7] => LessThan40.IN13
pixel_column[7] => LessThan41.IN13
pixel_column[7] => LessThan42.IN13
pixel_column[7] => LessThan47.IN13
pixel_column[7] => LessThan48.IN13
pixel_column[7] => LessThan49.IN13
pixel_column[7] => LessThan50.IN13
pixel_column[7] => LessThan51.IN13
pixel_column[7] => LessThan52.IN13
pixel_column[7] => LessThan53.IN13
pixel_column[7] => LessThan54.IN13
pixel_column[7] => LessThan55.IN13
pixel_column[7] => LessThan56.IN13
pixel_column[7] => LessThan57.IN13
pixel_column[7] => LessThan58.IN13
pixel_column[7] => LessThan59.IN13
pixel_column[7] => LessThan60.IN13
pixel_column[7] => LessThan61.IN13
pixel_column[7] => LessThan62.IN13
pixel_column[7] => LessThan67.IN13
pixel_column[7] => LessThan68.IN13
pixel_column[7] => LessThan69.IN13
pixel_column[7] => LessThan70.IN13
pixel_column[7] => LessThan73.IN13
pixel_column[7] => LessThan74.IN13
pixel_column[7] => LessThan79.IN13
pixel_column[7] => LessThan80.IN13
pixel_column[7] => LessThan81.IN13
pixel_column[7] => LessThan82.IN13
pixel_column[7] => LessThan83.IN13
pixel_column[7] => LessThan84.IN13
pixel_column[7] => LessThan85.IN13
pixel_column[7] => LessThan86.IN13
pixel_column[7] => LessThan87.IN13
pixel_column[7] => LessThan88.IN13
pixel_column[7] => LessThan89.IN13
pixel_column[7] => LessThan90.IN13
pixel_column[7] => LessThan91.IN13
pixel_column[7] => LessThan92.IN13
pixel_column[7] => LessThan93.IN13
pixel_column[7] => LessThan94.IN13
pixel_column[7] => LessThan95.IN13
pixel_column[7] => LessThan96.IN13
pixel_column[7] => LessThan97.IN13
pixel_column[7] => LessThan98.IN13
pixel_column[7] => LessThan99.IN13
pixel_column[7] => LessThan100.IN13
pixel_column[7] => LessThan101.IN13
pixel_column[7] => LessThan102.IN13
pixel_column[7] => LessThan103.IN13
pixel_column[7] => LessThan104.IN13
pixel_column[7] => LessThan105.IN13
pixel_column[7] => LessThan106.IN13
pixel_column[7] => LessThan107.IN13
pixel_column[7] => LessThan108.IN13
pixel_column[7] => LessThan109.IN13
pixel_column[7] => LessThan110.IN13
pixel_column[8] => LessThan1.IN12
pixel_column[8] => LessThan2.IN12
pixel_column[8] => LessThan3.IN12
pixel_column[8] => LessThan4.IN12
pixel_column[8] => LessThan5.IN12
pixel_column[8] => LessThan6.IN12
pixel_column[8] => LessThan7.IN12
pixel_column[8] => LessThan8.IN12
pixel_column[8] => LessThan9.IN12
pixel_column[8] => LessThan10.IN12
pixel_column[8] => LessThan11.IN12
pixel_column[8] => LessThan12.IN12
pixel_column[8] => LessThan13.IN12
pixel_column[8] => LessThan14.IN12
pixel_column[8] => LessThan15.IN12
pixel_column[8] => LessThan16.IN12
pixel_column[8] => LessThan17.IN12
pixel_column[8] => LessThan18.IN12
pixel_column[8] => LessThan27.IN12
pixel_column[8] => LessThan28.IN12
pixel_column[8] => LessThan29.IN12
pixel_column[8] => LessThan30.IN12
pixel_column[8] => LessThan31.IN12
pixel_column[8] => LessThan32.IN12
pixel_column[8] => LessThan33.IN12
pixel_column[8] => LessThan34.IN12
pixel_column[8] => LessThan37.IN12
pixel_column[8] => LessThan38.IN12
pixel_column[8] => LessThan39.IN12
pixel_column[8] => LessThan40.IN12
pixel_column[8] => LessThan41.IN12
pixel_column[8] => LessThan42.IN12
pixel_column[8] => LessThan47.IN12
pixel_column[8] => LessThan48.IN12
pixel_column[8] => LessThan49.IN12
pixel_column[8] => LessThan50.IN12
pixel_column[8] => LessThan51.IN12
pixel_column[8] => LessThan52.IN12
pixel_column[8] => LessThan53.IN12
pixel_column[8] => LessThan54.IN12
pixel_column[8] => LessThan55.IN12
pixel_column[8] => LessThan56.IN12
pixel_column[8] => LessThan57.IN12
pixel_column[8] => LessThan58.IN12
pixel_column[8] => LessThan59.IN12
pixel_column[8] => LessThan60.IN12
pixel_column[8] => LessThan61.IN12
pixel_column[8] => LessThan62.IN12
pixel_column[8] => LessThan67.IN12
pixel_column[8] => LessThan68.IN12
pixel_column[8] => LessThan69.IN12
pixel_column[8] => LessThan70.IN12
pixel_column[8] => LessThan73.IN12
pixel_column[8] => LessThan74.IN12
pixel_column[8] => LessThan79.IN12
pixel_column[8] => LessThan80.IN12
pixel_column[8] => LessThan81.IN12
pixel_column[8] => LessThan82.IN12
pixel_column[8] => LessThan83.IN12
pixel_column[8] => LessThan84.IN12
pixel_column[8] => LessThan85.IN12
pixel_column[8] => LessThan86.IN12
pixel_column[8] => LessThan87.IN12
pixel_column[8] => LessThan88.IN12
pixel_column[8] => LessThan89.IN12
pixel_column[8] => LessThan90.IN12
pixel_column[8] => LessThan91.IN12
pixel_column[8] => LessThan92.IN12
pixel_column[8] => LessThan93.IN12
pixel_column[8] => LessThan94.IN12
pixel_column[8] => LessThan95.IN12
pixel_column[8] => LessThan96.IN12
pixel_column[8] => LessThan97.IN12
pixel_column[8] => LessThan98.IN12
pixel_column[8] => LessThan99.IN12
pixel_column[8] => LessThan100.IN12
pixel_column[8] => LessThan101.IN12
pixel_column[8] => LessThan102.IN12
pixel_column[8] => LessThan103.IN12
pixel_column[8] => LessThan104.IN12
pixel_column[8] => LessThan105.IN12
pixel_column[8] => LessThan106.IN12
pixel_column[8] => LessThan107.IN12
pixel_column[8] => LessThan108.IN12
pixel_column[8] => LessThan109.IN12
pixel_column[8] => LessThan110.IN12
pixel_column[9] => LessThan1.IN11
pixel_column[9] => LessThan2.IN11
pixel_column[9] => LessThan3.IN11
pixel_column[9] => LessThan4.IN11
pixel_column[9] => LessThan5.IN11
pixel_column[9] => LessThan6.IN11
pixel_column[9] => LessThan7.IN11
pixel_column[9] => LessThan8.IN11
pixel_column[9] => LessThan9.IN11
pixel_column[9] => LessThan10.IN11
pixel_column[9] => LessThan11.IN11
pixel_column[9] => LessThan12.IN11
pixel_column[9] => LessThan13.IN11
pixel_column[9] => LessThan14.IN11
pixel_column[9] => LessThan15.IN11
pixel_column[9] => LessThan16.IN11
pixel_column[9] => LessThan17.IN11
pixel_column[9] => LessThan18.IN11
pixel_column[9] => LessThan27.IN11
pixel_column[9] => LessThan28.IN11
pixel_column[9] => LessThan29.IN11
pixel_column[9] => LessThan30.IN11
pixel_column[9] => LessThan31.IN11
pixel_column[9] => LessThan32.IN11
pixel_column[9] => LessThan33.IN11
pixel_column[9] => LessThan34.IN11
pixel_column[9] => LessThan37.IN11
pixel_column[9] => LessThan38.IN11
pixel_column[9] => LessThan39.IN11
pixel_column[9] => LessThan40.IN11
pixel_column[9] => LessThan41.IN11
pixel_column[9] => LessThan42.IN11
pixel_column[9] => LessThan47.IN11
pixel_column[9] => LessThan48.IN11
pixel_column[9] => LessThan49.IN11
pixel_column[9] => LessThan50.IN11
pixel_column[9] => LessThan51.IN11
pixel_column[9] => LessThan52.IN11
pixel_column[9] => LessThan53.IN11
pixel_column[9] => LessThan54.IN11
pixel_column[9] => LessThan55.IN11
pixel_column[9] => LessThan56.IN11
pixel_column[9] => LessThan57.IN11
pixel_column[9] => LessThan58.IN11
pixel_column[9] => LessThan59.IN11
pixel_column[9] => LessThan60.IN11
pixel_column[9] => LessThan61.IN11
pixel_column[9] => LessThan62.IN11
pixel_column[9] => LessThan67.IN11
pixel_column[9] => LessThan68.IN11
pixel_column[9] => LessThan69.IN11
pixel_column[9] => LessThan70.IN11
pixel_column[9] => LessThan73.IN11
pixel_column[9] => LessThan74.IN11
pixel_column[9] => LessThan79.IN11
pixel_column[9] => LessThan80.IN11
pixel_column[9] => LessThan81.IN11
pixel_column[9] => LessThan82.IN11
pixel_column[9] => LessThan83.IN11
pixel_column[9] => LessThan84.IN11
pixel_column[9] => LessThan85.IN11
pixel_column[9] => LessThan86.IN11
pixel_column[9] => LessThan87.IN11
pixel_column[9] => LessThan88.IN11
pixel_column[9] => LessThan89.IN11
pixel_column[9] => LessThan90.IN11
pixel_column[9] => LessThan91.IN11
pixel_column[9] => LessThan92.IN11
pixel_column[9] => LessThan93.IN11
pixel_column[9] => LessThan94.IN11
pixel_column[9] => LessThan95.IN11
pixel_column[9] => LessThan96.IN11
pixel_column[9] => LessThan97.IN11
pixel_column[9] => LessThan98.IN11
pixel_column[9] => LessThan99.IN11
pixel_column[9] => LessThan100.IN11
pixel_column[9] => LessThan101.IN11
pixel_column[9] => LessThan102.IN11
pixel_column[9] => LessThan103.IN11
pixel_column[9] => LessThan104.IN11
pixel_column[9] => LessThan105.IN11
pixel_column[9] => LessThan106.IN11
pixel_column[9] => LessThan107.IN11
pixel_column[9] => LessThan108.IN11
pixel_column[9] => LessThan109.IN11
pixel_column[9] => LessThan110.IN11
static_text_out <= char_rom:char_rom_inst.rom_mux_output


|flappybird|static_text:inst12|char_rom:char_rom_inst
character_address[0] => altsyncram:altsyncram_component.address_a[3]
character_address[1] => altsyncram:altsyncram_component.address_a[4]
character_address[2] => altsyncram:altsyncram_component.address_a[5]
character_address[3] => altsyncram:altsyncram_component.address_a[6]
character_address[4] => altsyncram:altsyncram_component.address_a[7]
character_address[5] => altsyncram:altsyncram_component.address_a[8]
font_row[0] => altsyncram:altsyncram_component.address_a[0]
font_row[1] => altsyncram:altsyncram_component.address_a[1]
font_row[2] => altsyncram:altsyncram_component.address_a[2]
font_col[0] => Mux0.IN2
font_col[1] => Mux0.IN1
font_col[2] => Mux0.IN0
clock => altsyncram:altsyncram_component.clock0
rom_mux_output <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|flappybird|static_text:inst12|char_rom:char_rom_inst|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_vtf1:auto_generated.address_a[0]
address_a[1] => altsyncram_vtf1:auto_generated.address_a[1]
address_a[2] => altsyncram_vtf1:auto_generated.address_a[2]
address_a[3] => altsyncram_vtf1:auto_generated.address_a[3]
address_a[4] => altsyncram_vtf1:auto_generated.address_a[4]
address_a[5] => altsyncram_vtf1:auto_generated.address_a[5]
address_a[6] => altsyncram_vtf1:auto_generated.address_a[6]
address_a[7] => altsyncram_vtf1:auto_generated.address_a[7]
address_a[8] => altsyncram_vtf1:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_vtf1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_vtf1:auto_generated.q_a[0]
q_a[1] <= altsyncram_vtf1:auto_generated.q_a[1]
q_a[2] <= altsyncram_vtf1:auto_generated.q_a[2]
q_a[3] <= altsyncram_vtf1:auto_generated.q_a[3]
q_a[4] <= altsyncram_vtf1:auto_generated.q_a[4]
q_a[5] <= altsyncram_vtf1:auto_generated.q_a[5]
q_a[6] <= altsyncram_vtf1:auto_generated.q_a[6]
q_a[7] <= altsyncram_vtf1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|flappybird|static_text:inst12|char_rom:char_rom_inst|altsyncram:altsyncram_component|altsyncram_vtf1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|flappybird|lives_display:inst41
clk => char_rom:char_rom_inst.clock
training_state => u_char_address[0].OUTPUTSELECT
training_state => u_char_address[5].OUTPUTSELECT
training_state => u_f_col[1].IN0
normal_state => u_char_address[5].OUTPUTSELECT
normal_state => u_f_col[1].IN1
normal_state => u_char_address[0].IN1
pause_training_state => ~NO_FANOUT~
pause_normal_state => ~NO_FANOUT~
collision_counter[0] => Equal0.IN3
collision_counter[0] => Equal1.IN3
collision_counter[0] => Equal2.IN3
collision_counter[1] => Equal0.IN2
collision_counter[1] => Equal1.IN2
collision_counter[1] => Equal2.IN2
pixel_row[0] => LessThan8.IN20
pixel_row[0] => LessThan9.IN20
pixel_row[1] => LessThan8.IN19
pixel_row[1] => LessThan9.IN19
pixel_row[1] => u_f_row[0].DATAIN
pixel_row[2] => LessThan8.IN18
pixel_row[2] => LessThan9.IN18
pixel_row[2] => u_f_row[1].DATAIN
pixel_row[3] => LessThan8.IN17
pixel_row[3] => LessThan9.IN17
pixel_row[3] => u_f_row[2].DATAIN
pixel_row[4] => LessThan8.IN16
pixel_row[4] => LessThan9.IN16
pixel_row[5] => LessThan8.IN15
pixel_row[5] => LessThan9.IN15
pixel_row[6] => LessThan8.IN14
pixel_row[6] => LessThan9.IN14
pixel_row[7] => LessThan8.IN13
pixel_row[7] => LessThan9.IN13
pixel_row[8] => LessThan8.IN12
pixel_row[8] => LessThan9.IN12
pixel_row[9] => LessThan8.IN11
pixel_row[9] => LessThan9.IN11
pixel_column[0] => LessThan0.IN20
pixel_column[0] => LessThan1.IN20
pixel_column[0] => LessThan2.IN20
pixel_column[0] => LessThan3.IN20
pixel_column[0] => LessThan4.IN20
pixel_column[0] => LessThan5.IN20
pixel_column[0] => LessThan6.IN20
pixel_column[0] => LessThan7.IN20
pixel_column[0] => LessThan10.IN20
pixel_column[0] => LessThan11.IN20
pixel_column[1] => LessThan0.IN19
pixel_column[1] => LessThan1.IN19
pixel_column[1] => LessThan2.IN19
pixel_column[1] => LessThan3.IN19
pixel_column[1] => LessThan4.IN19
pixel_column[1] => LessThan5.IN19
pixel_column[1] => LessThan6.IN19
pixel_column[1] => LessThan7.IN19
pixel_column[1] => LessThan10.IN19
pixel_column[1] => LessThan11.IN19
pixel_column[1] => u_f_col[0].DATAIN
pixel_column[2] => LessThan0.IN18
pixel_column[2] => LessThan1.IN18
pixel_column[2] => LessThan2.IN18
pixel_column[2] => LessThan3.IN18
pixel_column[2] => LessThan4.IN18
pixel_column[2] => LessThan5.IN18
pixel_column[2] => LessThan6.IN18
pixel_column[2] => LessThan7.IN18
pixel_column[2] => LessThan10.IN18
pixel_column[2] => LessThan11.IN18
pixel_column[2] => u_f_col[1].DATAIN
pixel_column[3] => LessThan0.IN17
pixel_column[3] => LessThan1.IN17
pixel_column[3] => LessThan2.IN17
pixel_column[3] => LessThan3.IN17
pixel_column[3] => LessThan4.IN17
pixel_column[3] => LessThan5.IN17
pixel_column[3] => LessThan6.IN17
pixel_column[3] => LessThan7.IN17
pixel_column[3] => LessThan10.IN17
pixel_column[3] => LessThan11.IN17
pixel_column[3] => u_f_col[2].DATAIN
pixel_column[4] => LessThan0.IN16
pixel_column[4] => LessThan1.IN16
pixel_column[4] => LessThan2.IN16
pixel_column[4] => LessThan3.IN16
pixel_column[4] => LessThan4.IN16
pixel_column[4] => LessThan5.IN16
pixel_column[4] => LessThan6.IN16
pixel_column[4] => LessThan7.IN16
pixel_column[4] => LessThan10.IN16
pixel_column[4] => LessThan11.IN16
pixel_column[5] => LessThan0.IN15
pixel_column[5] => LessThan1.IN15
pixel_column[5] => LessThan2.IN15
pixel_column[5] => LessThan3.IN15
pixel_column[5] => LessThan4.IN15
pixel_column[5] => LessThan5.IN15
pixel_column[5] => LessThan6.IN15
pixel_column[5] => LessThan7.IN15
pixel_column[5] => LessThan10.IN15
pixel_column[5] => LessThan11.IN15
pixel_column[6] => LessThan0.IN14
pixel_column[6] => LessThan1.IN14
pixel_column[6] => LessThan2.IN14
pixel_column[6] => LessThan3.IN14
pixel_column[6] => LessThan4.IN14
pixel_column[6] => LessThan5.IN14
pixel_column[6] => LessThan6.IN14
pixel_column[6] => LessThan7.IN14
pixel_column[6] => LessThan10.IN14
pixel_column[6] => LessThan11.IN14
pixel_column[7] => LessThan0.IN13
pixel_column[7] => LessThan1.IN13
pixel_column[7] => LessThan2.IN13
pixel_column[7] => LessThan3.IN13
pixel_column[7] => LessThan4.IN13
pixel_column[7] => LessThan5.IN13
pixel_column[7] => LessThan6.IN13
pixel_column[7] => LessThan7.IN13
pixel_column[7] => LessThan10.IN13
pixel_column[7] => LessThan11.IN13
pixel_column[8] => LessThan0.IN12
pixel_column[8] => LessThan1.IN12
pixel_column[8] => LessThan2.IN12
pixel_column[8] => LessThan3.IN12
pixel_column[8] => LessThan4.IN12
pixel_column[8] => LessThan5.IN12
pixel_column[8] => LessThan6.IN12
pixel_column[8] => LessThan7.IN12
pixel_column[8] => LessThan10.IN12
pixel_column[8] => LessThan11.IN12
pixel_column[9] => LessThan0.IN11
pixel_column[9] => LessThan1.IN11
pixel_column[9] => LessThan2.IN11
pixel_column[9] => LessThan3.IN11
pixel_column[9] => LessThan4.IN11
pixel_column[9] => LessThan5.IN11
pixel_column[9] => LessThan6.IN11
pixel_column[9] => LessThan7.IN11
pixel_column[9] => LessThan10.IN11
pixel_column[9] => LessThan11.IN11
lives_out <= char_rom:char_rom_inst.rom_mux_output


|flappybird|lives_display:inst41|char_rom:char_rom_inst
character_address[0] => altsyncram:altsyncram_component.address_a[3]
character_address[1] => altsyncram:altsyncram_component.address_a[4]
character_address[2] => altsyncram:altsyncram_component.address_a[5]
character_address[3] => altsyncram:altsyncram_component.address_a[6]
character_address[4] => altsyncram:altsyncram_component.address_a[7]
character_address[5] => altsyncram:altsyncram_component.address_a[8]
font_row[0] => altsyncram:altsyncram_component.address_a[0]
font_row[1] => altsyncram:altsyncram_component.address_a[1]
font_row[2] => altsyncram:altsyncram_component.address_a[2]
font_col[0] => Mux0.IN2
font_col[1] => Mux0.IN1
font_col[2] => Mux0.IN0
clock => altsyncram:altsyncram_component.clock0
rom_mux_output <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|flappybird|lives_display:inst41|char_rom:char_rom_inst|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_vtf1:auto_generated.address_a[0]
address_a[1] => altsyncram_vtf1:auto_generated.address_a[1]
address_a[2] => altsyncram_vtf1:auto_generated.address_a[2]
address_a[3] => altsyncram_vtf1:auto_generated.address_a[3]
address_a[4] => altsyncram_vtf1:auto_generated.address_a[4]
address_a[5] => altsyncram_vtf1:auto_generated.address_a[5]
address_a[6] => altsyncram_vtf1:auto_generated.address_a[6]
address_a[7] => altsyncram_vtf1:auto_generated.address_a[7]
address_a[8] => altsyncram_vtf1:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_vtf1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_vtf1:auto_generated.q_a[0]
q_a[1] <= altsyncram_vtf1:auto_generated.q_a[1]
q_a[2] <= altsyncram_vtf1:auto_generated.q_a[2]
q_a[3] <= altsyncram_vtf1:auto_generated.q_a[3]
q_a[4] <= altsyncram_vtf1:auto_generated.q_a[4]
q_a[5] <= altsyncram_vtf1:auto_generated.q_a[5]
q_a[6] <= altsyncram_vtf1:auto_generated.q_a[6]
q_a[7] <= altsyncram_vtf1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|flappybird|lives_display:inst41|char_rom:char_rom_inst|altsyncram:altsyncram_component|altsyncram_vtf1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|flappybird|gap_width_control:inst1
medium_mode_out => gap_half_width[2].OUTPUTSELECT
medium_mode_out => gap_half_width[31].IN1
medium_mode_out => gap_half_width[3].DATAA
hard_mode_out => gap_half_width[31].IN0
hard_mode_out => gap_half_width[2].DATAA
impossible_mode_out => gap_half_width[31].IN1
normal_state => comb.IN1
normal_state => gap_half_width[31].IN1
normal_state => gap_half_width[3].OUTPUTSELECT
normal_state => gap_half_width[2].OUTPUTSELECT
normal_state => comb.IN1
gap_half_width[0] <= <GND>
gap_half_width[1] <= gap_half_width[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
gap_half_width[2] <= gap_half_width[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
gap_half_width[3] <= gap_half_width[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
gap_half_width[4] <= <VCC>
gap_half_width[5] <= <VCC>
gap_half_width[6] <= <GND>
gap_half_width[7] <= <GND>
gap_half_width[8] <= <GND>
gap_half_width[9] <= <GND>
gap_half_width[10] <= <GND>
gap_half_width[11] <= <GND>
gap_half_width[12] <= <GND>
gap_half_width[13] <= <GND>
gap_half_width[14] <= <GND>
gap_half_width[15] <= <GND>
gap_half_width[16] <= <GND>
gap_half_width[17] <= <GND>
gap_half_width[18] <= <GND>
gap_half_width[19] <= <GND>
gap_half_width[20] <= <GND>
gap_half_width[21] <= <GND>
gap_half_width[22] <= <GND>
gap_half_width[23] <= <GND>
gap_half_width[24] <= <GND>
gap_half_width[25] <= <GND>
gap_half_width[26] <= <GND>
gap_half_width[27] <= <GND>
gap_half_width[28] <= <GND>
gap_half_width[29] <= <GND>
gap_half_width[30] <= <GND>
gap_half_width[31] <= <GND>


