<?xml version="1.0" ?>
<HDLGen>
	<genFolder>
		<vhdl_folder>numOf1sInByte\VHDL\model</vhdl_folder>
		<vhdl_folder>numOf1sInByte\VHDL\testbench</vhdl_folder>
		<vhdl_folder>numOf1sInByte\VHDL\AMDprj</vhdl_folder>
	</genFolder>
	<projectManager>
		<settings>
			<name>numOf1sInByte</name>
			<location>C:/2022/projects/AbishekBupathi/HDLGen3/HDLGen/Projects</location>
		</settings>
		<EDA>
			<tool>
				<name>Xilinx Vivado</name>
				<dir/>
				<version>2019.1</version>
			</tool>
		</EDA>
		<HDL>
			<language>
				<name>VHDL</name>
			</language>
		</HDL>
	</projectManager>
	<hdlDesign>
		<header>
			<compName>numOf1sInByte</compName>
			<title>Register the number of asserted bits in a byte</title>
			<description>Registers the number of asserted bits in dIn byte.  &amp;#10;Result is 0 to 8 as std_logic_vector(3:0) signal, i.e, “0000” to “1000”&amp;#10;Process NSDecode_p uses a variable VarNSNumOf1sInByte and loop to combinationally generate the number of asserted bits in dIn byte, and generates NSNumOf1sInByte signal. &amp;#10;Process synch_p registers NSNumOf1sInByte as CSNumOf1sInByte </description>
			<authors>Fearghal Morgan</authors>
			<company>NUI Galway </company>
			<email>fearghal.morgan@nuigalway.ie</email>
			<date>22/07/2022</date>
		</header>
		<clkAndRst/>
		<entityIOPorts>
			<signal>
				<name>clk</name>
				<mode>in</mode>
				<type>std_logic</type>
				<description>system clock strobe, rising edge active</description>
			</signal>
			<signal>
				<name>rst</name>
				<mode>in</mode>
				<type>std_logic</type>
				<description>Asynchronous, high asserted reset</description>
			</signal>
			<signal>
				<name>dIn</name>
				<mode>in</mode>
				<type>std_logic_vector(7 downto 0)</type>
				<description>8-bit input data </description>
			</signal>
			<signal>
				<name>CSNumOf1sInByte</name>
				<mode>out</mode>
				<type>std_logic_vector(3 downto 0)</type>
				<description>Registered number of asserted bits (1s) in byte. Max number if 8</description>
			</signal>
		</entityIOPorts>
		<internalSignals>
			<signal>
				<name>NSNumOf1sInByte</name>
				<type>std_logic_vector</type>
				<description>unregistered number of asserted bits (1s) in byte</description>
			</signal>
		</internalSignals>
		<architecture>
			<archName>RTL</archName>
			<process>
				<label>synch_p</label>
				<inputSignal>clk</inputSignal>
				<inputSignal>rst</inputSignal>
				<defaultOutput>NSNumOf1sInByte,''</defaultOutput>
			</process>
			<process>
				<label>NSDecode_p</label>
				<inputSignal>dIn</inputSignal>
				<defaultOutput>NSNumOf1sInByte,''</defaultOutput>
			</process>
		</architecture>
	</hdlDesign>
</HDLGen>