//! Implementation of the 1-Wire protocol.
//!
//! [1-Wire](https://www.maximintegrated.com/en/design/technical-documents/app-notes/1/126.html)

#![no_std]
#![feature(decl_macro)]
#![feature(error_in_core)]
#![feature(trait_alias)]

pub use self::{
    command::{Command, Commander},
    error::{Error, Result},
    rom::Rom,
    scratchpad::Configuration,
};

use core::convert::Infallible;
use embedded_hal::{
    delay::DelayNs,
    digital::{ErrorType, InputPin, OutputPin},
};
use standard::*;

pub const FAMILY_CODE: u8 = 0x28;

/// Alias for `InputPin` + `OutputPin` + `ErrorType`.
pub trait Pin = InputPin + OutputPin + ErrorType<Error = Infallible>;

/// Ds18b20
pub struct Ds18b20 {
    rom: Rom,
}

impl Ds18b20 {
    /// Checks that the given code contains the correct family code, reads
    /// configuration data, then returns a device
    pub fn new(rom: Rom) -> Result<Ds18b20> {
        match rom.family_code {
            FAMILY_CODE => Ok(Self { rom }),
            _ => Err(Error::MismatchedFamilyCode),
        }
    }

    /// Returns the device rom
    pub fn rom(&self) -> &Rom {
        &self.rom
    }
}

/// Ds18b20 driver
#[derive(Clone, Copy, Debug, Default)]
pub struct Driver<T, U> {
    pin: T,
    delay: U,
    speed: Speed,
}

impl<T: InputPin + ErrorType, U> Driver<T, U> {
    pub fn is_high(&mut self) -> Result<bool, T::Error> {
        Ok(self.pin.is_high()?)
    }

    pub fn is_low(&mut self) -> Result<bool, T::Error> {
        Ok(self.pin.is_low()?)
    }
}

impl<T: OutputPin + ErrorType, U> Driver<T, U> {
    pub fn new(pin: T, delay: U) -> Result<Self, T::Error> {
        let mut one_wire = Self {
            pin,
            delay,
            speed: Speed::Standard,
        };
        // Pin should be high during idle.
        one_wire.set_high()?;
        Ok(one_wire)
    }

    /// Set the output as high.
    ///
    /// Disconnects the bus, letting another device (or the pull-up resistor)
    pub fn set_high(&mut self) -> Result<(), T::Error> {
        Ok(self.pin.set_high()?)
    }

    /// Set the output as low.
    pub fn set_low(&mut self) -> Result<(), T::Error> {
        Ok(self.pin.set_low()?)
    }
}

impl<T, U: DelayNs> Driver<T, U> {
    pub fn wait(&mut self, us: u32) {
        self.delay.delay_us(us);
    }
}

/// Bit (basic) operations
impl<T: InputPin + OutputPin + ErrorType, U: DelayNs> Driver<T, U> {
    /// Initialization.
    ///
    /// All transactions on the 1-Wire bus begin with an initialization
    /// sequence. The initialization sequence consists of a reset pulse
    /// transmitted by the bus master followed by presence pulse(s) transmitted
    /// by the slave(s). The presence pulse lets the bus master know that the
    /// DS18B20 is on the bus and is ready to operate.
    pub fn initialization(&mut self) -> Result<bool, T::Error> {
        self.set_low()?;
        self.wait(H);
        self.set_high()?;
        self.wait(I);
        let presence = self.is_low()?;
        self.wait(J);
        Ok(presence)
    }

    /// Read a bit from the 1-Wire bus and return it. Provide 10us recovery
    /// time.
    pub fn read_bit(&mut self) -> Result<bool, T::Error> {
        self.set_low()?;
        self.wait(A);
        self.set_high()?;
        self.wait(E);
        let bit = self.is_high()?;
        self.wait(F);
        Ok(bit)
    }

    /// Send a 1-Wire write bit. Provide 10us recovery time.
    pub fn write_bit(&mut self, bit: bool) -> Result<(), T::Error> {
        self.set_low()?;
        self.wait(if bit { A } else { C });
        self.set_high()?;
        self.wait(if bit { B } else { D });
        Ok(())
    }
}

/// Byte operations
impl<T: InputPin + OutputPin + ErrorType, U: DelayNs> Driver<T, U> {
    /// Read 1-Wire data byte.
    pub fn read_byte(&mut self) -> Result<u8, T::Error> {
        let mut byte = 0;
        for _ in 0..u8::BITS {
            byte >>= 1;
            if self.read_bit()? {
                byte |= 0x80;
            }
        }
        Ok(byte)
    }

    pub fn read_bytes(&mut self, bytes: &mut [u8]) -> Result<(), T::Error> {
        for byte in bytes {
            *byte = self.read_byte()?;
        }
        Ok(())
    }

    /// Write 1-Wire data byte.
    pub fn write_byte(&mut self, mut byte: u8) -> Result<(), T::Error> {
        for _ in 0..u8::BITS {
            self.write_bit(byte & 0x01 == 0x01)?;
            byte >>= 1;
        }
        Ok(())
    }

    pub fn write_bytes(&mut self, bytes: &[u8]) -> Result<(), T::Error> {
        for byte in bytes {
            self.write_byte(*byte)?;
        }
        Ok(())
    }
}

/// Speed
#[derive(Clone, Copy, Debug, Default, Eq, PartialEq)]
pub enum Speed {
    #[default]
    Standard,
    Overdrive,
}

mod standard {
    pub(super) const A: u32 = 6;
    pub(super) const B: u32 = 64;
    pub(super) const C: u32 = 60;
    pub(super) const D: u32 = 10;
    pub(super) const E: u32 = 9;
    pub(super) const F: u32 = 55;
    pub(super) const G: u32 = 0;
    pub(super) const H: u32 = 480;
    pub(super) const I: u32 = 70;
    pub(super) const J: u32 = 410;
}

mod overdrive {
    pub(super) const A: f32 = 1.0;
    pub(super) const B: f32 = 7.5;
    pub(super) const C: f32 = 7.5;
    pub(super) const D: f32 = 2.5;
    pub(super) const E: f32 = 1.0;
    pub(super) const F: f32 = 7.0;
    pub(super) const G: f32 = 2.5;
    pub(super) const H: f32 = 70.0;
    pub(super) const I: f32 = 8.5;
    pub(super) const J: f32 = 40.0;
}

pub mod commands;
pub mod crc8;

mod command;
mod configuration;
mod error;
mod rom;
mod scratchpad;
mod transactions;
