# 5-stage-Pipelined-CPU-Design
This repository focuses on a 5-stage pipelined built of a CPU design. This project has been built in Cadence Virtuoso as well as in Verilog. The performance review is conducted through power optimization techniques and through overall power consumption.
