TimeQuest Timing Analyzer report for state_generator
Thu Jan 12 20:30:09 2017
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'clk'
 12. Slow Model Hold: 'clk'
 13. Slow Model Recovery: 'clk'
 14. Slow Model Removal: 'clk'
 15. Slow Model Minimum Pulse Width: 'clk'
 16. Setup Times
 17. Hold Times
 18. Clock to Output Times
 19. Minimum Clock to Output Times
 20. Propagation Delay
 21. Minimum Propagation Delay
 22. Fast Model Setup Summary
 23. Fast Model Hold Summary
 24. Fast Model Recovery Summary
 25. Fast Model Removal Summary
 26. Fast Model Minimum Pulse Width Summary
 27. Fast Model Setup: 'clk'
 28. Fast Model Hold: 'clk'
 29. Fast Model Recovery: 'clk'
 30. Fast Model Removal: 'clk'
 31. Fast Model Minimum Pulse Width: 'clk'
 32. Setup Times
 33. Hold Times
 34. Clock to Output Times
 35. Minimum Clock to Output Times
 36. Propagation Delay
 37. Minimum Propagation Delay
 38. Multicorner Timing Analysis Summary
 39. Setup Times
 40. Hold Times
 41. Clock to Output Times
 42. Minimum Clock to Output Times
 43. Progagation Delay
 44. Minimum Progagation Delay
 45. Setup Transfers
 46. Hold Transfers
 47. Recovery Transfers
 48. Removal Transfers
 49. Report TCCS
 50. Report RSKM
 51. Unconstrained Paths
 52. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; state_generator                                                   ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C5AT144A7                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                          ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; clk        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+


+-------------------------------------------------+
; Slow Model Fmax Summary                         ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 54.01 MHz ; 54.01 MHz       ; clk        ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------+
; Slow Model Setup Summary       ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; clk   ; -8.757 ; -21.363       ;
+-------+--------+---------------+


+-------------------------------+
; Slow Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; clk   ; 0.438 ; 0.000         ;
+-------+-------+---------------+


+--------------------------------+
; Slow Model Recovery Summary    ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; clk   ; -1.228 ; -1.228        ;
+-------+--------+---------------+


+--------------------------------+
; Slow Model Removal Summary     ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; clk   ; -0.418 ; -0.418        ;
+-------+--------+---------------+


+----------------------------------------+
; Slow Model Minimum Pulse Width Summary ;
+-------+--------+-----------------------+
; Clock ; Slack  ; End Point TNS         ;
+-------+--------+-----------------------+
; clk   ; -1.631 ; -1.631                ;
+-------+--------+-----------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk'                                                                                                                                                                                                                                                                                      ;
+--------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                     ; To Node                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -8.757 ; clk                                                                                                           ; s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                           ; clk          ; clk         ; 0.500        ; 2.715      ; 10.779     ;
; -8.257 ; clk                                                                                                           ; s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                           ; clk          ; clk         ; 1.000        ; 2.715      ; 10.779     ;
; -3.702 ; clk                                                                                                           ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 0.500        ; 2.763      ; 5.471      ;
; -3.380 ; clk                                                                                                           ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 0.500        ; 2.601      ; 5.171      ;
; -3.202 ; clk                                                                                                           ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 1.000        ; 2.763      ; 5.471      ;
; -3.192 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 1.000        ; -0.162     ; 2.920      ;
; -3.045 ; clk                                                                                                           ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 0.500        ; 2.601      ; 5.036      ;
; -2.921 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 1.000        ; 0.000      ; 2.427      ;
; -2.905 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 1.000        ; 0.162      ; 2.573      ;
; -2.880 ; clk                                                                                                           ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 1.000        ; 2.601      ; 5.171      ;
; -2.691 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 1.000        ; 0.000      ; 2.581      ;
; -2.572 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 1.000        ; 0.000      ; 2.262      ;
; -2.545 ; clk                                                                                                           ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 1.000        ; 2.601      ; 5.036      ;
; -2.349 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 1.000        ; 0.000      ; 2.239      ;
; -2.332 ; s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_1|output~1                           ; s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                           ; clk          ; clk         ; 0.500        ; -0.904     ; 0.493      ;
; -1.689 ; s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                           ; s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                           ; clk          ; clk         ; 1.000        ; 0.590      ; 2.086      ;
; -1.352 ; s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                           ; s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                           ; clk          ; clk         ; 1.000        ; 0.000      ; 1.159      ;
+--------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk'                                                                                                                                                                                                                                                                                      ;
+-------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                     ; To Node                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.438 ; clk                                                                                                           ; s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                           ; clk          ; clk         ; 0.000        ; 2.715      ; 3.153      ;
; 0.893 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 0.000        ; 0.162      ; 1.055      ;
; 0.938 ; clk                                                                                                           ; s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                           ; clk          ; clk         ; -0.500       ; 2.715      ; 3.153      ;
; 1.159 ; s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                           ; s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                           ; clk          ; clk         ; 0.000        ; 0.000      ; 1.159      ;
; 1.433 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 0.000        ; 0.000      ; 1.433      ;
; 1.496 ; s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                           ; s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                           ; clk          ; clk         ; 0.000        ; 0.590      ; 2.086      ;
; 1.753 ; clk                                                                                                           ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 0.000        ; 2.763      ; 4.516      ;
; 1.842 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 0.000        ; 0.000      ; 1.842      ;
; 1.856 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 0.000        ; -0.162     ; 1.694      ;
; 1.857 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 0.000        ; 0.000      ; 1.857      ;
; 1.897 ; s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_1|output~1                           ; s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                           ; clk          ; clk         ; -0.500       ; -0.904     ; 0.493      ;
; 1.958 ; clk                                                                                                           ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 0.000        ; 2.601      ; 4.559      ;
; 2.015 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 0.000        ; 0.000      ; 2.015      ;
; 2.049 ; clk                                                                                                           ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 0.000        ; 2.601      ; 4.650      ;
; 2.253 ; clk                                                                                                           ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; clk          ; clk         ; -0.500       ; 2.763      ; 4.516      ;
; 2.458 ; clk                                                                                                           ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; -0.500       ; 2.601      ; 4.559      ;
; 2.549 ; clk                                                                                                           ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; clk          ; clk         ; -0.500       ; 2.601      ; 4.650      ;
+-------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'clk'                                                                                                                                                                                                                               ;
+--------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                           ; To Node                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.228 ; s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_1|output~1 ; clk          ; clk         ; 0.500        ; 0.904      ; 0.972      ;
; -0.742 ; clk                                                                                 ; s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_1|output~1 ; clk          ; clk         ; 0.500        ; 3.029      ; 2.611      ;
; -0.242 ; clk                                                                                 ; s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_1|output~1 ; clk          ; clk         ; 1.000        ; 3.029      ; 2.611      ;
+--------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'clk'                                                                                                                                                                                                                                ;
+--------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                           ; To Node                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.418 ; clk                                                                                 ; s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_1|output~1 ; clk          ; clk         ; 0.000        ; 3.029      ; 2.611      ;
; 0.082  ; clk                                                                                 ; s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_1|output~1 ; clk          ; clk         ; -0.500       ; 3.029      ; 2.611      ;
; 0.568  ; s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_1|output~1 ; clk          ; clk         ; -0.500       ; 0.904      ; 0.972      ;
+--------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk'                                                                                                                                                          ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                        ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------+
; -1.631 ; 1.000        ; 2.631          ; Port Rate        ; clk   ; Rise       ; clk                                                                                                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk|combout                                                                                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk|combout                                                                                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~clkctrl|inclk[0]                                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~clkctrl|inclk[0]                                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~clkctrl|outclk                                                                                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~clkctrl|outclk                                                                                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Fall       ; s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_1|output~1                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Fall       ; s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_1|output~1                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; s_state_generator_0|ms_jk_ff_0|nand_1|output~1|datac                                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; s_state_generator_0|ms_jk_ff_0|nand_1|output~1|datac                                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; s_state_generator_0|ms_jk_ff_0|nand_5|output~1|datac                                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; s_state_generator_0|ms_jk_ff_0|nand_5|output~1|datac                                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; s_state_generator_0|ms_jk_ff_1|nand_3_1|output~0|combout                                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; s_state_generator_0|ms_jk_ff_1|nand_3_1|output~0|combout                                                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; s_state_generator_0|ms_jk_ff_1|nand_3_1|output~0|datac                                                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; s_state_generator_0|ms_jk_ff_1|nand_3_1|output~0|datac                                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; s_state_generator_0|ms_jk_ff_1|nand_5|output~1|datac                                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; s_state_generator_0|ms_jk_ff_1|nand_5|output~1|datac                                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; t_state_generator_0|counter_3_0|ms_jk_ff_0|nand_5|output~1|datad                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; t_state_generator_0|counter_3_0|ms_jk_ff_0|nand_5|output~1|datad                                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; t_state_generator_0|counter_3_0|ms_jk_ff_1|nand_5|output~1|datac                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; t_state_generator_0|counter_3_0|ms_jk_ff_1|nand_5|output~1|datac                                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_5|output~1|datad                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_5|output~1|datad                                              ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Setup Times                                                              ;
+------------+------------+--------+--------+------------+-----------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------+------------+--------+--------+------------+-----------------+
; END_STATE  ; clk        ; 15.733 ; 15.733 ; Rise       ; clk             ;
; LOAD[*]    ; clk        ; 15.525 ; 15.525 ; Rise       ; clk             ;
;  LOAD[0]   ; clk        ; 10.904 ; 10.904 ; Rise       ; clk             ;
;  LOAD[1]   ; clk        ; 15.525 ; 15.525 ; Rise       ; clk             ;
; NEXT_STATE ; clk        ; 14.555 ; 14.555 ; Rise       ; clk             ;
; clk        ; clk        ; 9.257  ; 9.257  ; Rise       ; clk             ;
; not_reset  ; clk        ; 14.041 ; 14.041 ; Rise       ; clk             ;
+------------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------+
; Hold Times                                                               ;
+------------+------------+--------+--------+------------+-----------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------+------------+--------+--------+------------+-----------------+
; END_STATE  ; clk        ; -5.296 ; -5.296 ; Rise       ; clk             ;
; LOAD[*]    ; clk        ; -4.569 ; -4.569 ; Rise       ; clk             ;
;  LOAD[0]   ; clk        ; -4.569 ; -4.569 ; Rise       ; clk             ;
;  LOAD[1]   ; clk        ; -6.506 ; -6.506 ; Rise       ; clk             ;
; NEXT_STATE ; clk        ; -5.866 ; -5.866 ; Rise       ; clk             ;
; clk        ; clk        ; -0.438 ; -0.438 ; Rise       ; clk             ;
; not_reset  ; clk        ; -4.940 ; -4.940 ; Rise       ; clk             ;
+------------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Clock to Output Times                                                       ;
+---------------+------------+--------+--------+------------+-----------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------+------------+--------+--------+------------+-----------------+
; HLT_indicator ; clk        ; 6.569  ; 6.569  ; Rise       ; clk             ;
; s_states[*]   ; clk        ; 14.701 ; 14.701 ; Rise       ; clk             ;
;  s_states[0]  ; clk        ; 14.673 ; 14.673 ; Rise       ; clk             ;
;  s_states[1]  ; clk        ; 14.701 ; 14.701 ; Rise       ; clk             ;
;  s_states[2]  ; clk        ; 14.656 ; 14.656 ; Rise       ; clk             ;
;  s_states[3]  ; clk        ; 14.689 ; 14.689 ; Rise       ; clk             ;
;  s_states[4]  ; clk        ; 14.237 ; 14.237 ; Rise       ; clk             ;
;  s_states[5]  ; clk        ; 14.434 ; 14.434 ; Rise       ; clk             ;
;  s_states[6]  ; clk        ; 14.576 ; 14.576 ; Rise       ; clk             ;
;  s_states[7]  ; clk        ; 14.491 ; 14.491 ; Rise       ; clk             ;
; t_states[*]   ; clk        ; 8.045  ; 8.045  ; Rise       ; clk             ;
;  t_states[0]  ; clk        ; 8.012  ; 8.012  ; Rise       ; clk             ;
;  t_states[1]  ; clk        ; 7.692  ; 7.692  ; Rise       ; clk             ;
;  t_states[2]  ; clk        ; 7.656  ; 7.656  ; Rise       ; clk             ;
;  t_states[3]  ; clk        ; 7.276  ; 7.276  ; Rise       ; clk             ;
;  t_states[4]  ; clk        ; 7.995  ; 7.995  ; Rise       ; clk             ;
;  t_states[5]  ; clk        ; 8.045  ; 8.045  ; Rise       ; clk             ;
;  t_states[6]  ; clk        ; 7.603  ; 7.603  ; Rise       ; clk             ;
;  t_states[7]  ; clk        ; 8.040  ; 8.040  ; Rise       ; clk             ;
; s_states[*]   ; clk        ; 14.701 ; 14.701 ; Fall       ; clk             ;
;  s_states[0]  ; clk        ; 14.673 ; 14.673 ; Fall       ; clk             ;
;  s_states[1]  ; clk        ; 14.701 ; 14.701 ; Fall       ; clk             ;
;  s_states[2]  ; clk        ; 14.656 ; 14.656 ; Fall       ; clk             ;
;  s_states[3]  ; clk        ; 14.689 ; 14.689 ; Fall       ; clk             ;
;  s_states[4]  ; clk        ; 14.237 ; 14.237 ; Fall       ; clk             ;
;  s_states[5]  ; clk        ; 14.434 ; 14.434 ; Fall       ; clk             ;
;  s_states[6]  ; clk        ; 14.576 ; 14.576 ; Fall       ; clk             ;
;  s_states[7]  ; clk        ; 14.491 ; 14.491 ; Fall       ; clk             ;
+---------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------+
; Minimum Clock to Output Times                                             ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; HLT_indicator ; clk        ; 6.569 ; 6.569 ; Rise       ; clk             ;
; s_states[*]   ; clk        ; 6.451 ; 6.451 ; Rise       ; clk             ;
;  s_states[0]  ; clk        ; 6.813 ; 6.813 ; Rise       ; clk             ;
;  s_states[1]  ; clk        ; 6.811 ; 6.811 ; Rise       ; clk             ;
;  s_states[2]  ; clk        ; 6.821 ; 6.821 ; Rise       ; clk             ;
;  s_states[3]  ; clk        ; 6.818 ; 6.818 ; Rise       ; clk             ;
;  s_states[4]  ; clk        ; 6.451 ; 6.451 ; Rise       ; clk             ;
;  s_states[5]  ; clk        ; 6.610 ; 6.610 ; Rise       ; clk             ;
;  s_states[6]  ; clk        ; 6.809 ; 6.809 ; Rise       ; clk             ;
;  s_states[7]  ; clk        ; 6.617 ; 6.617 ; Rise       ; clk             ;
; t_states[*]   ; clk        ; 6.892 ; 6.892 ; Rise       ; clk             ;
;  t_states[0]  ; clk        ; 7.233 ; 7.233 ; Rise       ; clk             ;
;  t_states[1]  ; clk        ; 6.892 ; 6.892 ; Rise       ; clk             ;
;  t_states[2]  ; clk        ; 7.111 ; 7.111 ; Rise       ; clk             ;
;  t_states[3]  ; clk        ; 7.117 ; 7.117 ; Rise       ; clk             ;
;  t_states[4]  ; clk        ; 7.224 ; 7.224 ; Rise       ; clk             ;
;  t_states[5]  ; clk        ; 7.230 ; 7.230 ; Rise       ; clk             ;
;  t_states[6]  ; clk        ; 6.901 ; 6.901 ; Rise       ; clk             ;
;  t_states[7]  ; clk        ; 7.242 ; 7.242 ; Rise       ; clk             ;
; s_states[*]   ; clk        ; 6.451 ; 6.451 ; Fall       ; clk             ;
;  s_states[0]  ; clk        ; 6.813 ; 6.813 ; Fall       ; clk             ;
;  s_states[1]  ; clk        ; 6.811 ; 6.811 ; Fall       ; clk             ;
;  s_states[2]  ; clk        ; 6.821 ; 6.821 ; Fall       ; clk             ;
;  s_states[3]  ; clk        ; 6.818 ; 6.818 ; Fall       ; clk             ;
;  s_states[4]  ; clk        ; 6.451 ; 6.451 ; Fall       ; clk             ;
;  s_states[5]  ; clk        ; 6.610 ; 6.610 ; Fall       ; clk             ;
;  s_states[6]  ; clk        ; 6.809 ; 6.809 ; Fall       ; clk             ;
;  s_states[7]  ; clk        ; 6.617 ; 6.617 ; Fall       ; clk             ;
+---------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------+
; Propagation Delay                                            ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; END_STATE  ; s_states[0] ; 21.149 ; 21.149 ; 21.149 ; 21.149 ;
; END_STATE  ; s_states[1] ; 21.177 ; 21.177 ; 21.177 ; 21.177 ;
; END_STATE  ; s_states[2] ; 21.132 ; 21.132 ; 21.132 ; 21.132 ;
; END_STATE  ; s_states[3] ; 21.165 ; 21.165 ; 21.165 ; 21.165 ;
; END_STATE  ; s_states[4] ; 20.713 ; 20.713 ; 20.713 ; 20.713 ;
; END_STATE  ; s_states[5] ; 20.910 ; 20.910 ; 20.910 ; 20.910 ;
; END_STATE  ; s_states[6] ; 21.052 ; 21.052 ; 21.052 ; 21.052 ;
; END_STATE  ; s_states[7] ; 20.967 ; 20.967 ; 20.967 ; 20.967 ;
; LOAD[0]    ; s_states[0] ; 16.320 ; 16.320 ; 16.320 ; 16.320 ;
; LOAD[0]    ; s_states[1] ; 16.348 ; 16.348 ; 16.348 ; 16.348 ;
; LOAD[0]    ; s_states[2] ; 16.303 ; 16.303 ; 16.303 ; 16.303 ;
; LOAD[0]    ; s_states[3] ; 16.336 ; 16.336 ; 16.336 ; 16.336 ;
; LOAD[0]    ; s_states[4] ; 15.884 ; 15.884 ; 15.884 ; 15.884 ;
; LOAD[0]    ; s_states[5] ; 16.081 ; 16.081 ; 16.081 ; 16.081 ;
; LOAD[0]    ; s_states[6] ; 16.223 ; 16.223 ; 16.223 ; 16.223 ;
; LOAD[0]    ; s_states[7] ; 16.138 ; 16.138 ; 16.138 ; 16.138 ;
; LOAD[1]    ; s_states[0] ; 20.941 ; 20.941 ; 20.941 ; 20.941 ;
; LOAD[1]    ; s_states[1] ; 20.969 ; 20.969 ; 20.969 ; 20.969 ;
; LOAD[1]    ; s_states[2] ; 20.924 ; 20.924 ; 20.924 ; 20.924 ;
; LOAD[1]    ; s_states[3] ; 20.957 ; 20.957 ; 20.957 ; 20.957 ;
; LOAD[1]    ; s_states[4] ; 20.505 ; 20.505 ; 20.505 ; 20.505 ;
; LOAD[1]    ; s_states[5] ; 20.702 ; 20.702 ; 20.702 ; 20.702 ;
; LOAD[1]    ; s_states[6] ; 20.844 ; 20.844 ; 20.844 ; 20.844 ;
; LOAD[1]    ; s_states[7] ; 20.759 ; 20.759 ; 20.759 ; 20.759 ;
; NEXT_STATE ; s_states[0] ; 19.971 ; 19.971 ; 19.971 ; 19.971 ;
; NEXT_STATE ; s_states[1] ; 19.999 ; 19.999 ; 19.999 ; 19.999 ;
; NEXT_STATE ; s_states[2] ; 19.954 ; 19.954 ; 19.954 ; 19.954 ;
; NEXT_STATE ; s_states[3] ; 19.987 ; 19.987 ; 19.987 ; 19.987 ;
; NEXT_STATE ; s_states[4] ; 19.535 ; 19.535 ; 19.535 ; 19.535 ;
; NEXT_STATE ; s_states[5] ; 19.732 ; 19.732 ; 19.732 ; 19.732 ;
; NEXT_STATE ; s_states[6] ; 19.874 ; 19.874 ; 19.874 ; 19.874 ;
; NEXT_STATE ; s_states[7] ; 19.789 ; 19.789 ; 19.789 ; 19.789 ;
; not_reset  ; s_states[0] ; 19.457 ; 19.457 ; 19.457 ; 19.457 ;
; not_reset  ; s_states[1] ; 19.485 ; 19.485 ; 19.485 ; 19.485 ;
; not_reset  ; s_states[2] ; 19.440 ; 19.440 ; 19.440 ; 19.440 ;
; not_reset  ; s_states[3] ; 19.473 ; 19.473 ; 19.473 ; 19.473 ;
; not_reset  ; s_states[4] ; 19.021 ; 19.021 ; 19.021 ; 19.021 ;
; not_reset  ; s_states[5] ; 19.218 ; 19.218 ; 19.218 ; 19.218 ;
; not_reset  ; s_states[6] ; 19.360 ; 19.360 ; 19.360 ; 19.360 ;
; not_reset  ; s_states[7] ; 19.275 ; 19.275 ; 19.275 ; 19.275 ;
+------------+-------------+--------+--------+--------+--------+


+--------------------------------------------------------------+
; Minimum Propagation Delay                                    ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; END_STATE  ; s_states[0] ; 14.491 ; 14.491 ; 14.491 ; 14.491 ;
; END_STATE  ; s_states[1] ; 14.519 ; 14.519 ; 14.519 ; 14.519 ;
; END_STATE  ; s_states[2] ; 14.474 ; 14.474 ; 14.474 ; 14.474 ;
; END_STATE  ; s_states[3] ; 14.507 ; 14.507 ; 14.507 ; 14.507 ;
; END_STATE  ; s_states[4] ; 14.055 ; 14.055 ; 14.055 ; 14.055 ;
; END_STATE  ; s_states[5] ; 14.252 ; 14.252 ; 14.252 ; 14.252 ;
; END_STATE  ; s_states[6] ; 14.394 ; 14.394 ; 14.394 ; 14.394 ;
; END_STATE  ; s_states[7] ; 14.309 ; 14.309 ; 14.309 ; 14.309 ;
; LOAD[0]    ; s_states[0] ; 10.491 ; 10.491 ; 10.491 ; 10.491 ;
; LOAD[0]    ; s_states[1] ; 10.489 ; 10.489 ; 10.489 ; 10.489 ;
; LOAD[0]    ; s_states[2] ; 10.499 ; 10.499 ; 10.499 ; 10.499 ;
; LOAD[0]    ; s_states[3] ; 10.496 ; 10.496 ; 10.496 ; 10.496 ;
; LOAD[0]    ; s_states[4] ; 10.129 ; 10.129 ; 10.129 ; 10.129 ;
; LOAD[0]    ; s_states[5] ; 10.288 ; 10.288 ; 10.288 ; 10.288 ;
; LOAD[0]    ; s_states[6] ; 10.487 ; 10.487 ; 10.487 ; 10.487 ;
; LOAD[0]    ; s_states[7] ; 10.295 ; 10.295 ; 10.295 ; 10.295 ;
; LOAD[1]    ; s_states[0] ; 13.115 ; 13.115 ; 13.115 ; 13.115 ;
; LOAD[1]    ; s_states[1] ; 13.143 ; 13.143 ; 13.143 ; 13.143 ;
; LOAD[1]    ; s_states[2] ; 13.098 ; 13.098 ; 13.098 ; 13.098 ;
; LOAD[1]    ; s_states[3] ; 13.131 ; 13.131 ; 13.131 ; 13.131 ;
; LOAD[1]    ; s_states[4] ; 12.679 ; 12.679 ; 12.679 ; 12.679 ;
; LOAD[1]    ; s_states[5] ; 12.876 ; 12.876 ; 12.876 ; 12.876 ;
; LOAD[1]    ; s_states[6] ; 13.018 ; 13.018 ; 13.018 ; 13.018 ;
; LOAD[1]    ; s_states[7] ; 12.933 ; 12.933 ; 12.933 ; 12.933 ;
; NEXT_STATE ; s_states[0] ; 12.148 ; 12.148 ; 12.148 ; 12.148 ;
; NEXT_STATE ; s_states[1] ; 12.146 ; 12.146 ; 12.146 ; 12.146 ;
; NEXT_STATE ; s_states[2] ; 12.156 ; 12.156 ; 12.156 ; 12.156 ;
; NEXT_STATE ; s_states[3] ; 12.153 ; 12.153 ; 12.153 ; 12.153 ;
; NEXT_STATE ; s_states[4] ; 11.786 ; 11.786 ; 11.786 ; 11.786 ;
; NEXT_STATE ; s_states[5] ; 11.945 ; 11.945 ; 11.945 ; 11.945 ;
; NEXT_STATE ; s_states[6] ; 12.144 ; 12.144 ; 12.144 ; 12.144 ;
; NEXT_STATE ; s_states[7] ; 11.952 ; 11.952 ; 11.952 ; 11.952 ;
; not_reset  ; s_states[0] ; 15.819 ; 13.118 ; 13.118 ; 15.819 ;
; not_reset  ; s_states[1] ; 13.626 ; 13.146 ; 13.146 ; 13.626 ;
; not_reset  ; s_states[2] ; 13.189 ; 13.101 ; 13.101 ; 13.189 ;
; not_reset  ; s_states[3] ; 13.188 ; 13.134 ; 13.134 ; 13.188 ;
; not_reset  ; s_states[4] ; 12.682 ; 12.820 ; 12.820 ; 12.682 ;
; not_reset  ; s_states[5] ; 12.879 ; 12.980 ; 12.980 ; 12.879 ;
; not_reset  ; s_states[6] ; 13.021 ; 13.624 ; 13.624 ; 13.021 ;
; not_reset  ; s_states[7] ; 12.936 ; 15.637 ; 15.637 ; 12.936 ;
+------------+-------------+--------+--------+--------+--------+


+--------------------------------+
; Fast Model Setup Summary       ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; clk   ; -2.314 ; -4.506        ;
+-------+--------+---------------+


+--------------------------------+
; Fast Model Hold Summary        ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; clk   ; -0.063 ; -0.063        ;
+-------+--------+---------------+


+--------------------------------+
; Fast Model Recovery Summary    ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; clk   ; -0.039 ; -0.039        ;
+-------+--------+---------------+


+--------------------------------+
; Fast Model Removal Summary     ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; clk   ; -0.136 ; -0.136        ;
+-------+--------+---------------+


+----------------------------------------+
; Fast Model Minimum Pulse Width Summary ;
+-------+--------+-----------------------+
; Clock ; Slack  ; End Point TNS         ;
+-------+--------+-----------------------+
; clk   ; -1.380 ; -1.380                ;
+-------+--------+-----------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk'                                                                                                                                                                                                                                                                                      ;
+--------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                     ; To Node                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.314 ; clk                                                                                                           ; s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                           ; clk          ; clk         ; 0.500        ; 1.286      ; 3.725      ;
; -1.814 ; clk                                                                                                           ; s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                           ; clk          ; clk         ; 1.000        ; 1.286      ; 3.725      ;
; -0.702 ; clk                                                                                                           ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 0.500        ; 1.324      ; 2.054      ;
; -0.600 ; clk                                                                                                           ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 0.500        ; 1.273      ; 1.945      ;
; -0.451 ; clk                                                                                                           ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 0.500        ; 1.274      ; 1.867      ;
; -0.439 ; s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_1|output~1                           ; s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                           ; clk          ; clk         ; 0.500        ; -0.319     ; 0.158      ;
; -0.343 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 1.000        ; -0.050     ; 0.935      ;
; -0.286 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 1.000        ; 0.051      ; 0.865      ;
; -0.283 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 1.000        ; 0.000      ; 0.811      ;
; -0.202 ; clk                                                                                                           ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 1.000        ; 1.324      ; 2.054      ;
; -0.190 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 1.000        ; 0.001      ; 0.833      ;
; -0.181 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 1.000        ; 0.000      ; 0.753      ;
; -0.100 ; clk                                                                                                           ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 1.000        ; 1.273      ; 1.945      ;
; -0.074 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 1.000        ; 0.000      ; 0.716      ;
; 0.049  ; clk                                                                                                           ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 1.000        ; 1.274      ; 1.867      ;
; 0.255  ; s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                           ; s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                           ; clk          ; clk         ; 1.000        ; 0.000      ; 0.370      ;
; 0.345  ; s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                           ; s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                           ; clk          ; clk         ; 1.000        ; 0.398      ; 0.678      ;
+--------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk'                                                                                                                                                                                                                                                                                       ;
+--------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                     ; To Node                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.063 ; clk                                                                                                           ; s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                           ; clk          ; clk         ; 0.000        ; 1.286      ; 1.223      ;
; 0.280  ; s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                           ; s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                           ; clk          ; clk         ; 0.000        ; 0.398      ; 0.678      ;
; 0.299  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 0.000        ; 0.051      ; 0.350      ;
; 0.370  ; s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                           ; s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.370      ;
; 0.393  ; clk                                                                                                           ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 0.000        ; 1.324      ; 1.717      ;
; 0.437  ; clk                                                                                                           ; s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                           ; clk          ; clk         ; -0.500       ; 1.286      ; 1.223      ;
; 0.451  ; clk                                                                                                           ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 0.000        ; 1.273      ; 1.724      ;
; 0.467  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 0.000        ; 0.000      ; 0.467      ;
; 0.475  ; clk                                                                                                           ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 0.000        ; 1.274      ; 1.749      ;
; 0.598  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 0.000        ; 0.000      ; 0.598      ;
; 0.599  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 0.000        ; -0.050     ; 0.549      ;
; 0.628  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 0.000        ; 0.000      ; 0.628      ;
; 0.681  ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 0.000        ; 0.001      ; 0.682      ;
; 0.893  ; clk                                                                                                           ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; clk          ; clk         ; -0.500       ; 1.324      ; 1.717      ;
; 0.951  ; clk                                                                                                           ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; -0.500       ; 1.273      ; 1.724      ;
; 0.975  ; clk                                                                                                           ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; clk          ; clk         ; -0.500       ; 1.274      ; 1.749      ;
; 0.977  ; s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_1|output~1                           ; s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                           ; clk          ; clk         ; -0.500       ; -0.319     ; 0.158      ;
+--------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'clk'                                                                                                                                                                                                                               ;
+--------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                           ; To Node                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.039 ; s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_1|output~1 ; clk          ; clk         ; 0.500        ; 0.319      ; 0.312      ;
; 0.090  ; clk                                                                                 ; s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_1|output~1 ; clk          ; clk         ; 0.500        ; 1.207      ; 1.071      ;
; 0.590  ; clk                                                                                 ; s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_1|output~1 ; clk          ; clk         ; 1.000        ; 1.207      ; 1.071      ;
+--------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'clk'                                                                                                                                                                                                                                ;
+--------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                           ; To Node                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.136 ; clk                                                                                 ; s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_1|output~1 ; clk          ; clk         ; 0.000        ; 1.207      ; 1.071      ;
; 0.364  ; clk                                                                                 ; s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_1|output~1 ; clk          ; clk         ; -0.500       ; 1.207      ; 1.071      ;
; 0.493  ; s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_1|output~1 ; clk          ; clk         ; -0.500       ; 0.319      ; 0.312      ;
+--------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk'                                                                                                                                                          ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                        ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; clk   ; Rise       ; clk                                                                                                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk|combout                                                                                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk|combout                                                                                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~clkctrl|inclk[0]                                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~clkctrl|inclk[0]                                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~clkctrl|outclk                                                                                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~clkctrl|outclk                                                                                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Fall       ; s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_1|output~1                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Fall       ; s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_1|output~1                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; s_state_generator_0|ms_jk_ff_0|nand_1|output~1|datac                                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; s_state_generator_0|ms_jk_ff_0|nand_1|output~1|datac                                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; s_state_generator_0|ms_jk_ff_0|nand_5|output~1|datac                                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; s_state_generator_0|ms_jk_ff_0|nand_5|output~1|datac                                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; s_state_generator_0|ms_jk_ff_1|nand_3_1|output~0|combout                                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; s_state_generator_0|ms_jk_ff_1|nand_3_1|output~0|combout                                                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; s_state_generator_0|ms_jk_ff_1|nand_3_1|output~0|datac                                                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; s_state_generator_0|ms_jk_ff_1|nand_3_1|output~0|datac                                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; s_state_generator_0|ms_jk_ff_1|nand_5|output~1|datac                                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; s_state_generator_0|ms_jk_ff_1|nand_5|output~1|datac                                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; t_state_generator_0|counter_3_0|ms_jk_ff_0|nand_5|output~1|datad                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; t_state_generator_0|counter_3_0|ms_jk_ff_0|nand_5|output~1|datad                                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; t_state_generator_0|counter_3_0|ms_jk_ff_1|nand_5|output~1|datac                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; t_state_generator_0|counter_3_0|ms_jk_ff_1|nand_5|output~1|datac                                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_5|output~1|datad                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_5|output~1|datad                                              ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Setup Times                                                            ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; END_STATE  ; clk        ; 5.896 ; 5.896 ; Rise       ; clk             ;
; LOAD[*]    ; clk        ; 5.780 ; 5.780 ; Rise       ; clk             ;
;  LOAD[0]   ; clk        ; 3.357 ; 3.357 ; Rise       ; clk             ;
;  LOAD[1]   ; clk        ; 5.780 ; 5.780 ; Rise       ; clk             ;
; NEXT_STATE ; clk        ; 5.461 ; 5.461 ; Rise       ; clk             ;
; clk        ; clk        ; 2.814 ; 2.814 ; Rise       ; clk             ;
; not_reset  ; clk        ; 5.345 ; 5.345 ; Rise       ; clk             ;
+------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Hold Times                                                               ;
+------------+------------+--------+--------+------------+-----------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------+------------+--------+--------+------------+-----------------+
; END_STATE  ; clk        ; -2.405 ; -2.405 ; Rise       ; clk             ;
; LOAD[*]    ; clk        ; -1.278 ; -1.278 ; Rise       ; clk             ;
;  LOAD[0]   ; clk        ; -1.278 ; -1.278 ; Rise       ; clk             ;
;  LOAD[1]   ; clk        ; -2.843 ; -2.843 ; Rise       ; clk             ;
; NEXT_STATE ; clk        ; -2.636 ; -2.636 ; Rise       ; clk             ;
; clk        ; clk        ; 0.063  ; 0.063  ; Rise       ; clk             ;
; not_reset  ; clk        ; -2.294 ; -2.294 ; Rise       ; clk             ;
+------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------+
; Clock to Output Times                                                     ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; HLT_indicator ; clk        ; 2.978 ; 2.978 ; Rise       ; clk             ;
; s_states[*]   ; clk        ; 5.507 ; 5.507 ; Rise       ; clk             ;
;  s_states[0]  ; clk        ; 5.507 ; 5.507 ; Rise       ; clk             ;
;  s_states[1]  ; clk        ; 5.462 ; 5.462 ; Rise       ; clk             ;
;  s_states[2]  ; clk        ; 5.503 ; 5.503 ; Rise       ; clk             ;
;  s_states[3]  ; clk        ; 5.456 ; 5.456 ; Rise       ; clk             ;
;  s_states[4]  ; clk        ; 5.328 ; 5.328 ; Rise       ; clk             ;
;  s_states[5]  ; clk        ; 5.437 ; 5.437 ; Rise       ; clk             ;
;  s_states[6]  ; clk        ; 5.484 ; 5.484 ; Rise       ; clk             ;
;  s_states[7]  ; clk        ; 5.429 ; 5.429 ; Rise       ; clk             ;
; t_states[*]   ; clk        ; 3.540 ; 3.540 ; Rise       ; clk             ;
;  t_states[0]  ; clk        ; 3.487 ; 3.487 ; Rise       ; clk             ;
;  t_states[1]  ; clk        ; 3.367 ; 3.367 ; Rise       ; clk             ;
;  t_states[2]  ; clk        ; 3.414 ; 3.414 ; Rise       ; clk             ;
;  t_states[3]  ; clk        ; 3.301 ; 3.301 ; Rise       ; clk             ;
;  t_states[4]  ; clk        ; 3.527 ; 3.527 ; Rise       ; clk             ;
;  t_states[5]  ; clk        ; 3.540 ; 3.540 ; Rise       ; clk             ;
;  t_states[6]  ; clk        ; 3.370 ; 3.370 ; Rise       ; clk             ;
;  t_states[7]  ; clk        ; 3.475 ; 3.475 ; Rise       ; clk             ;
; s_states[*]   ; clk        ; 5.507 ; 5.507 ; Fall       ; clk             ;
;  s_states[0]  ; clk        ; 5.507 ; 5.507 ; Fall       ; clk             ;
;  s_states[1]  ; clk        ; 5.462 ; 5.462 ; Fall       ; clk             ;
;  s_states[2]  ; clk        ; 5.503 ; 5.503 ; Fall       ; clk             ;
;  s_states[3]  ; clk        ; 5.456 ; 5.456 ; Fall       ; clk             ;
;  s_states[4]  ; clk        ; 5.328 ; 5.328 ; Fall       ; clk             ;
;  s_states[5]  ; clk        ; 5.437 ; 5.437 ; Fall       ; clk             ;
;  s_states[6]  ; clk        ; 5.484 ; 5.484 ; Fall       ; clk             ;
;  s_states[7]  ; clk        ; 5.429 ; 5.429 ; Fall       ; clk             ;
+---------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Minimum Clock to Output Times                                             ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; HLT_indicator ; clk        ; 2.978 ; 2.978 ; Rise       ; clk             ;
; s_states[*]   ; clk        ; 2.775 ; 2.775 ; Rise       ; clk             ;
;  s_states[0]  ; clk        ; 2.946 ; 2.946 ; Rise       ; clk             ;
;  s_states[1]  ; clk        ; 2.902 ; 2.902 ; Rise       ; clk             ;
;  s_states[2]  ; clk        ; 2.952 ; 2.952 ; Rise       ; clk             ;
;  s_states[3]  ; clk        ; 2.908 ; 2.908 ; Rise       ; clk             ;
;  s_states[4]  ; clk        ; 2.775 ; 2.775 ; Rise       ; clk             ;
;  s_states[5]  ; clk        ; 2.880 ; 2.880 ; Rise       ; clk             ;
;  s_states[6]  ; clk        ; 2.942 ; 2.942 ; Rise       ; clk             ;
;  s_states[7]  ; clk        ; 2.883 ; 2.883 ; Rise       ; clk             ;
; t_states[*]   ; clk        ; 3.113 ; 3.113 ; Rise       ; clk             ;
;  t_states[0]  ; clk        ; 3.225 ; 3.225 ; Rise       ; clk             ;
;  t_states[1]  ; clk        ; 3.113 ; 3.113 ; Rise       ; clk             ;
;  t_states[2]  ; clk        ; 3.245 ; 3.245 ; Rise       ; clk             ;
;  t_states[3]  ; clk        ; 3.219 ; 3.219 ; Rise       ; clk             ;
;  t_states[4]  ; clk        ; 3.269 ; 3.269 ; Rise       ; clk             ;
;  t_states[5]  ; clk        ; 3.277 ; 3.277 ; Rise       ; clk             ;
;  t_states[6]  ; clk        ; 3.123 ; 3.123 ; Rise       ; clk             ;
;  t_states[7]  ; clk        ; 3.230 ; 3.230 ; Rise       ; clk             ;
; s_states[*]   ; clk        ; 2.775 ; 2.775 ; Fall       ; clk             ;
;  s_states[0]  ; clk        ; 2.946 ; 2.946 ; Fall       ; clk             ;
;  s_states[1]  ; clk        ; 2.902 ; 2.902 ; Fall       ; clk             ;
;  s_states[2]  ; clk        ; 2.952 ; 2.952 ; Fall       ; clk             ;
;  s_states[3]  ; clk        ; 2.908 ; 2.908 ; Fall       ; clk             ;
;  s_states[4]  ; clk        ; 2.775 ; 2.775 ; Fall       ; clk             ;
;  s_states[5]  ; clk        ; 2.880 ; 2.880 ; Fall       ; clk             ;
;  s_states[6]  ; clk        ; 2.942 ; 2.942 ; Fall       ; clk             ;
;  s_states[7]  ; clk        ; 2.883 ; 2.883 ; Fall       ; clk             ;
+---------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; END_STATE  ; s_states[0] ; 8.589 ; 8.589 ; 8.589 ; 8.589 ;
; END_STATE  ; s_states[1] ; 8.544 ; 8.544 ; 8.544 ; 8.544 ;
; END_STATE  ; s_states[2] ; 8.585 ; 8.585 ; 8.585 ; 8.585 ;
; END_STATE  ; s_states[3] ; 8.538 ; 8.538 ; 8.538 ; 8.538 ;
; END_STATE  ; s_states[4] ; 8.410 ; 8.410 ; 8.410 ; 8.410 ;
; END_STATE  ; s_states[5] ; 8.519 ; 8.519 ; 8.519 ; 8.519 ;
; END_STATE  ; s_states[6] ; 8.566 ; 8.566 ; 8.566 ; 8.566 ;
; END_STATE  ; s_states[7] ; 8.511 ; 8.511 ; 8.511 ; 8.511 ;
; LOAD[0]    ; s_states[0] ; 6.050 ; 6.050 ; 6.050 ; 6.050 ;
; LOAD[0]    ; s_states[1] ; 6.005 ; 6.005 ; 6.005 ; 6.005 ;
; LOAD[0]    ; s_states[2] ; 6.046 ; 6.046 ; 6.046 ; 6.046 ;
; LOAD[0]    ; s_states[3] ; 5.999 ; 5.999 ; 5.999 ; 5.999 ;
; LOAD[0]    ; s_states[4] ; 5.871 ; 5.871 ; 5.871 ; 5.871 ;
; LOAD[0]    ; s_states[5] ; 5.980 ; 5.980 ; 5.980 ; 5.980 ;
; LOAD[0]    ; s_states[6] ; 6.027 ; 6.027 ; 6.027 ; 6.027 ;
; LOAD[0]    ; s_states[7] ; 5.972 ; 5.972 ; 5.972 ; 5.972 ;
; LOAD[1]    ; s_states[0] ; 8.473 ; 8.473 ; 8.473 ; 8.473 ;
; LOAD[1]    ; s_states[1] ; 8.428 ; 8.428 ; 8.428 ; 8.428 ;
; LOAD[1]    ; s_states[2] ; 8.469 ; 8.469 ; 8.469 ; 8.469 ;
; LOAD[1]    ; s_states[3] ; 8.422 ; 8.422 ; 8.422 ; 8.422 ;
; LOAD[1]    ; s_states[4] ; 8.294 ; 8.294 ; 8.294 ; 8.294 ;
; LOAD[1]    ; s_states[5] ; 8.403 ; 8.403 ; 8.403 ; 8.403 ;
; LOAD[1]    ; s_states[6] ; 8.450 ; 8.450 ; 8.450 ; 8.450 ;
; LOAD[1]    ; s_states[7] ; 8.395 ; 8.395 ; 8.395 ; 8.395 ;
; NEXT_STATE ; s_states[0] ; 8.154 ; 8.154 ; 8.154 ; 8.154 ;
; NEXT_STATE ; s_states[1] ; 8.109 ; 8.109 ; 8.109 ; 8.109 ;
; NEXT_STATE ; s_states[2] ; 8.150 ; 8.150 ; 8.150 ; 8.150 ;
; NEXT_STATE ; s_states[3] ; 8.103 ; 8.103 ; 8.103 ; 8.103 ;
; NEXT_STATE ; s_states[4] ; 7.975 ; 7.975 ; 7.975 ; 7.975 ;
; NEXT_STATE ; s_states[5] ; 8.084 ; 8.084 ; 8.084 ; 8.084 ;
; NEXT_STATE ; s_states[6] ; 8.131 ; 8.131 ; 8.131 ; 8.131 ;
; NEXT_STATE ; s_states[7] ; 8.076 ; 8.076 ; 8.076 ; 8.076 ;
; not_reset  ; s_states[0] ; 8.038 ; 8.038 ; 8.038 ; 8.038 ;
; not_reset  ; s_states[1] ; 7.993 ; 7.993 ; 7.993 ; 7.993 ;
; not_reset  ; s_states[2] ; 8.034 ; 8.034 ; 8.034 ; 8.034 ;
; not_reset  ; s_states[3] ; 7.987 ; 7.987 ; 7.987 ; 7.987 ;
; not_reset  ; s_states[4] ; 7.859 ; 7.859 ; 7.859 ; 7.859 ;
; not_reset  ; s_states[5] ; 7.968 ; 7.968 ; 7.968 ; 7.968 ;
; not_reset  ; s_states[6] ; 8.015 ; 8.015 ; 8.015 ; 8.015 ;
; not_reset  ; s_states[7] ; 7.960 ; 7.960 ; 7.960 ; 7.960 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; END_STATE  ; s_states[0] ; 6.406 ; 6.406 ; 6.406 ; 6.406 ;
; END_STATE  ; s_states[1] ; 6.361 ; 6.361 ; 6.361 ; 6.361 ;
; END_STATE  ; s_states[2] ; 6.402 ; 6.402 ; 6.402 ; 6.402 ;
; END_STATE  ; s_states[3] ; 6.355 ; 6.355 ; 6.355 ; 6.355 ;
; END_STATE  ; s_states[4] ; 6.227 ; 6.227 ; 6.227 ; 6.227 ;
; END_STATE  ; s_states[5] ; 6.336 ; 6.336 ; 6.336 ; 6.336 ;
; END_STATE  ; s_states[6] ; 6.383 ; 6.383 ; 6.383 ; 6.383 ;
; END_STATE  ; s_states[7] ; 6.328 ; 6.328 ; 6.328 ; 6.328 ;
; LOAD[0]    ; s_states[0] ; 4.137 ; 4.137 ; 4.137 ; 4.137 ;
; LOAD[0]    ; s_states[1] ; 4.093 ; 4.093 ; 4.093 ; 4.093 ;
; LOAD[0]    ; s_states[2] ; 4.143 ; 4.143 ; 4.143 ; 4.143 ;
; LOAD[0]    ; s_states[3] ; 4.099 ; 4.099 ; 4.099 ; 4.099 ;
; LOAD[0]    ; s_states[4] ; 3.966 ; 3.966 ; 3.966 ; 3.966 ;
; LOAD[0]    ; s_states[5] ; 4.071 ; 4.071 ; 4.071 ; 4.071 ;
; LOAD[0]    ; s_states[6] ; 4.133 ; 4.133 ; 4.133 ; 4.133 ;
; LOAD[0]    ; s_states[7] ; 4.074 ; 4.074 ; 4.074 ; 4.074 ;
; LOAD[1]    ; s_states[0] ; 5.911 ; 5.911 ; 5.911 ; 5.911 ;
; LOAD[1]    ; s_states[1] ; 5.866 ; 5.866 ; 5.866 ; 5.866 ;
; LOAD[1]    ; s_states[2] ; 5.907 ; 5.907 ; 5.907 ; 5.907 ;
; LOAD[1]    ; s_states[3] ; 5.860 ; 5.860 ; 5.860 ; 5.860 ;
; LOAD[1]    ; s_states[4] ; 5.732 ; 5.732 ; 5.732 ; 5.732 ;
; LOAD[1]    ; s_states[5] ; 5.841 ; 5.841 ; 5.841 ; 5.841 ;
; LOAD[1]    ; s_states[6] ; 5.888 ; 5.888 ; 5.888 ; 5.888 ;
; LOAD[1]    ; s_states[7] ; 5.833 ; 5.833 ; 5.833 ; 5.833 ;
; NEXT_STATE ; s_states[0] ; 5.590 ; 5.590 ; 5.590 ; 5.590 ;
; NEXT_STATE ; s_states[1] ; 5.546 ; 5.546 ; 5.546 ; 5.546 ;
; NEXT_STATE ; s_states[2] ; 5.596 ; 5.596 ; 5.596 ; 5.596 ;
; NEXT_STATE ; s_states[3] ; 5.552 ; 5.552 ; 5.552 ; 5.552 ;
; NEXT_STATE ; s_states[4] ; 5.419 ; 5.419 ; 5.419 ; 5.419 ;
; NEXT_STATE ; s_states[5] ; 5.524 ; 5.524 ; 5.524 ; 5.524 ;
; NEXT_STATE ; s_states[6] ; 5.586 ; 5.586 ; 5.586 ; 5.586 ;
; NEXT_STATE ; s_states[7] ; 5.527 ; 5.527 ; 5.527 ; 5.527 ;
; not_reset  ; s_states[0] ; 6.843 ; 5.969 ; 5.969 ; 6.843 ;
; not_reset  ; s_states[1] ; 6.081 ; 5.924 ; 5.924 ; 6.081 ;
; not_reset  ; s_states[2] ; 5.984 ; 5.965 ; 5.965 ; 5.984 ;
; not_reset  ; s_states[3] ; 5.943 ; 5.918 ; 5.918 ; 5.943 ;
; not_reset  ; s_states[4] ; 5.790 ; 5.832 ; 5.832 ; 5.790 ;
; not_reset  ; s_states[5] ; 5.899 ; 5.937 ; 5.937 ; 5.899 ;
; not_reset  ; s_states[6] ; 5.946 ; 6.121 ; 6.121 ; 5.946 ;
; not_reset  ; s_states[7] ; 5.891 ; 6.765 ; 6.765 ; 5.891 ;
+------------+-------------+-------+-------+-------+-------+


+--------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                            ;
+------------------+---------+--------+----------+---------+---------------------+
; Clock            ; Setup   ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+---------+--------+----------+---------+---------------------+
; Worst-case Slack ; -8.757  ; -0.063 ; -1.228   ; -0.418  ; -1.631              ;
;  clk             ; -8.757  ; -0.063 ; -1.228   ; -0.418  ; -1.631              ;
; Design-wide TNS  ; -21.363 ; -0.063 ; -1.228   ; -0.418  ; -1.631              ;
;  clk             ; -21.363 ; -0.063 ; -1.228   ; -0.418  ; -1.631              ;
+------------------+---------+--------+----------+---------+---------------------+


+--------------------------------------------------------------------------+
; Setup Times                                                              ;
+------------+------------+--------+--------+------------+-----------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------+------------+--------+--------+------------+-----------------+
; END_STATE  ; clk        ; 15.733 ; 15.733 ; Rise       ; clk             ;
; LOAD[*]    ; clk        ; 15.525 ; 15.525 ; Rise       ; clk             ;
;  LOAD[0]   ; clk        ; 10.904 ; 10.904 ; Rise       ; clk             ;
;  LOAD[1]   ; clk        ; 15.525 ; 15.525 ; Rise       ; clk             ;
; NEXT_STATE ; clk        ; 14.555 ; 14.555 ; Rise       ; clk             ;
; clk        ; clk        ; 9.257  ; 9.257  ; Rise       ; clk             ;
; not_reset  ; clk        ; 14.041 ; 14.041 ; Rise       ; clk             ;
+------------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------+
; Hold Times                                                               ;
+------------+------------+--------+--------+------------+-----------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------+------------+--------+--------+------------+-----------------+
; END_STATE  ; clk        ; -2.405 ; -2.405 ; Rise       ; clk             ;
; LOAD[*]    ; clk        ; -1.278 ; -1.278 ; Rise       ; clk             ;
;  LOAD[0]   ; clk        ; -1.278 ; -1.278 ; Rise       ; clk             ;
;  LOAD[1]   ; clk        ; -2.843 ; -2.843 ; Rise       ; clk             ;
; NEXT_STATE ; clk        ; -2.636 ; -2.636 ; Rise       ; clk             ;
; clk        ; clk        ; 0.063  ; 0.063  ; Rise       ; clk             ;
; not_reset  ; clk        ; -2.294 ; -2.294 ; Rise       ; clk             ;
+------------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Clock to Output Times                                                       ;
+---------------+------------+--------+--------+------------+-----------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------+------------+--------+--------+------------+-----------------+
; HLT_indicator ; clk        ; 6.569  ; 6.569  ; Rise       ; clk             ;
; s_states[*]   ; clk        ; 14.701 ; 14.701 ; Rise       ; clk             ;
;  s_states[0]  ; clk        ; 14.673 ; 14.673 ; Rise       ; clk             ;
;  s_states[1]  ; clk        ; 14.701 ; 14.701 ; Rise       ; clk             ;
;  s_states[2]  ; clk        ; 14.656 ; 14.656 ; Rise       ; clk             ;
;  s_states[3]  ; clk        ; 14.689 ; 14.689 ; Rise       ; clk             ;
;  s_states[4]  ; clk        ; 14.237 ; 14.237 ; Rise       ; clk             ;
;  s_states[5]  ; clk        ; 14.434 ; 14.434 ; Rise       ; clk             ;
;  s_states[6]  ; clk        ; 14.576 ; 14.576 ; Rise       ; clk             ;
;  s_states[7]  ; clk        ; 14.491 ; 14.491 ; Rise       ; clk             ;
; t_states[*]   ; clk        ; 8.045  ; 8.045  ; Rise       ; clk             ;
;  t_states[0]  ; clk        ; 8.012  ; 8.012  ; Rise       ; clk             ;
;  t_states[1]  ; clk        ; 7.692  ; 7.692  ; Rise       ; clk             ;
;  t_states[2]  ; clk        ; 7.656  ; 7.656  ; Rise       ; clk             ;
;  t_states[3]  ; clk        ; 7.276  ; 7.276  ; Rise       ; clk             ;
;  t_states[4]  ; clk        ; 7.995  ; 7.995  ; Rise       ; clk             ;
;  t_states[5]  ; clk        ; 8.045  ; 8.045  ; Rise       ; clk             ;
;  t_states[6]  ; clk        ; 7.603  ; 7.603  ; Rise       ; clk             ;
;  t_states[7]  ; clk        ; 8.040  ; 8.040  ; Rise       ; clk             ;
; s_states[*]   ; clk        ; 14.701 ; 14.701 ; Fall       ; clk             ;
;  s_states[0]  ; clk        ; 14.673 ; 14.673 ; Fall       ; clk             ;
;  s_states[1]  ; clk        ; 14.701 ; 14.701 ; Fall       ; clk             ;
;  s_states[2]  ; clk        ; 14.656 ; 14.656 ; Fall       ; clk             ;
;  s_states[3]  ; clk        ; 14.689 ; 14.689 ; Fall       ; clk             ;
;  s_states[4]  ; clk        ; 14.237 ; 14.237 ; Fall       ; clk             ;
;  s_states[5]  ; clk        ; 14.434 ; 14.434 ; Fall       ; clk             ;
;  s_states[6]  ; clk        ; 14.576 ; 14.576 ; Fall       ; clk             ;
;  s_states[7]  ; clk        ; 14.491 ; 14.491 ; Fall       ; clk             ;
+---------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------+
; Minimum Clock to Output Times                                             ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; HLT_indicator ; clk        ; 2.978 ; 2.978 ; Rise       ; clk             ;
; s_states[*]   ; clk        ; 2.775 ; 2.775 ; Rise       ; clk             ;
;  s_states[0]  ; clk        ; 2.946 ; 2.946 ; Rise       ; clk             ;
;  s_states[1]  ; clk        ; 2.902 ; 2.902 ; Rise       ; clk             ;
;  s_states[2]  ; clk        ; 2.952 ; 2.952 ; Rise       ; clk             ;
;  s_states[3]  ; clk        ; 2.908 ; 2.908 ; Rise       ; clk             ;
;  s_states[4]  ; clk        ; 2.775 ; 2.775 ; Rise       ; clk             ;
;  s_states[5]  ; clk        ; 2.880 ; 2.880 ; Rise       ; clk             ;
;  s_states[6]  ; clk        ; 2.942 ; 2.942 ; Rise       ; clk             ;
;  s_states[7]  ; clk        ; 2.883 ; 2.883 ; Rise       ; clk             ;
; t_states[*]   ; clk        ; 3.113 ; 3.113 ; Rise       ; clk             ;
;  t_states[0]  ; clk        ; 3.225 ; 3.225 ; Rise       ; clk             ;
;  t_states[1]  ; clk        ; 3.113 ; 3.113 ; Rise       ; clk             ;
;  t_states[2]  ; clk        ; 3.245 ; 3.245 ; Rise       ; clk             ;
;  t_states[3]  ; clk        ; 3.219 ; 3.219 ; Rise       ; clk             ;
;  t_states[4]  ; clk        ; 3.269 ; 3.269 ; Rise       ; clk             ;
;  t_states[5]  ; clk        ; 3.277 ; 3.277 ; Rise       ; clk             ;
;  t_states[6]  ; clk        ; 3.123 ; 3.123 ; Rise       ; clk             ;
;  t_states[7]  ; clk        ; 3.230 ; 3.230 ; Rise       ; clk             ;
; s_states[*]   ; clk        ; 2.775 ; 2.775 ; Fall       ; clk             ;
;  s_states[0]  ; clk        ; 2.946 ; 2.946 ; Fall       ; clk             ;
;  s_states[1]  ; clk        ; 2.902 ; 2.902 ; Fall       ; clk             ;
;  s_states[2]  ; clk        ; 2.952 ; 2.952 ; Fall       ; clk             ;
;  s_states[3]  ; clk        ; 2.908 ; 2.908 ; Fall       ; clk             ;
;  s_states[4]  ; clk        ; 2.775 ; 2.775 ; Fall       ; clk             ;
;  s_states[5]  ; clk        ; 2.880 ; 2.880 ; Fall       ; clk             ;
;  s_states[6]  ; clk        ; 2.942 ; 2.942 ; Fall       ; clk             ;
;  s_states[7]  ; clk        ; 2.883 ; 2.883 ; Fall       ; clk             ;
+---------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------+
; Progagation Delay                                            ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; END_STATE  ; s_states[0] ; 21.149 ; 21.149 ; 21.149 ; 21.149 ;
; END_STATE  ; s_states[1] ; 21.177 ; 21.177 ; 21.177 ; 21.177 ;
; END_STATE  ; s_states[2] ; 21.132 ; 21.132 ; 21.132 ; 21.132 ;
; END_STATE  ; s_states[3] ; 21.165 ; 21.165 ; 21.165 ; 21.165 ;
; END_STATE  ; s_states[4] ; 20.713 ; 20.713 ; 20.713 ; 20.713 ;
; END_STATE  ; s_states[5] ; 20.910 ; 20.910 ; 20.910 ; 20.910 ;
; END_STATE  ; s_states[6] ; 21.052 ; 21.052 ; 21.052 ; 21.052 ;
; END_STATE  ; s_states[7] ; 20.967 ; 20.967 ; 20.967 ; 20.967 ;
; LOAD[0]    ; s_states[0] ; 16.320 ; 16.320 ; 16.320 ; 16.320 ;
; LOAD[0]    ; s_states[1] ; 16.348 ; 16.348 ; 16.348 ; 16.348 ;
; LOAD[0]    ; s_states[2] ; 16.303 ; 16.303 ; 16.303 ; 16.303 ;
; LOAD[0]    ; s_states[3] ; 16.336 ; 16.336 ; 16.336 ; 16.336 ;
; LOAD[0]    ; s_states[4] ; 15.884 ; 15.884 ; 15.884 ; 15.884 ;
; LOAD[0]    ; s_states[5] ; 16.081 ; 16.081 ; 16.081 ; 16.081 ;
; LOAD[0]    ; s_states[6] ; 16.223 ; 16.223 ; 16.223 ; 16.223 ;
; LOAD[0]    ; s_states[7] ; 16.138 ; 16.138 ; 16.138 ; 16.138 ;
; LOAD[1]    ; s_states[0] ; 20.941 ; 20.941 ; 20.941 ; 20.941 ;
; LOAD[1]    ; s_states[1] ; 20.969 ; 20.969 ; 20.969 ; 20.969 ;
; LOAD[1]    ; s_states[2] ; 20.924 ; 20.924 ; 20.924 ; 20.924 ;
; LOAD[1]    ; s_states[3] ; 20.957 ; 20.957 ; 20.957 ; 20.957 ;
; LOAD[1]    ; s_states[4] ; 20.505 ; 20.505 ; 20.505 ; 20.505 ;
; LOAD[1]    ; s_states[5] ; 20.702 ; 20.702 ; 20.702 ; 20.702 ;
; LOAD[1]    ; s_states[6] ; 20.844 ; 20.844 ; 20.844 ; 20.844 ;
; LOAD[1]    ; s_states[7] ; 20.759 ; 20.759 ; 20.759 ; 20.759 ;
; NEXT_STATE ; s_states[0] ; 19.971 ; 19.971 ; 19.971 ; 19.971 ;
; NEXT_STATE ; s_states[1] ; 19.999 ; 19.999 ; 19.999 ; 19.999 ;
; NEXT_STATE ; s_states[2] ; 19.954 ; 19.954 ; 19.954 ; 19.954 ;
; NEXT_STATE ; s_states[3] ; 19.987 ; 19.987 ; 19.987 ; 19.987 ;
; NEXT_STATE ; s_states[4] ; 19.535 ; 19.535 ; 19.535 ; 19.535 ;
; NEXT_STATE ; s_states[5] ; 19.732 ; 19.732 ; 19.732 ; 19.732 ;
; NEXT_STATE ; s_states[6] ; 19.874 ; 19.874 ; 19.874 ; 19.874 ;
; NEXT_STATE ; s_states[7] ; 19.789 ; 19.789 ; 19.789 ; 19.789 ;
; not_reset  ; s_states[0] ; 19.457 ; 19.457 ; 19.457 ; 19.457 ;
; not_reset  ; s_states[1] ; 19.485 ; 19.485 ; 19.485 ; 19.485 ;
; not_reset  ; s_states[2] ; 19.440 ; 19.440 ; 19.440 ; 19.440 ;
; not_reset  ; s_states[3] ; 19.473 ; 19.473 ; 19.473 ; 19.473 ;
; not_reset  ; s_states[4] ; 19.021 ; 19.021 ; 19.021 ; 19.021 ;
; not_reset  ; s_states[5] ; 19.218 ; 19.218 ; 19.218 ; 19.218 ;
; not_reset  ; s_states[6] ; 19.360 ; 19.360 ; 19.360 ; 19.360 ;
; not_reset  ; s_states[7] ; 19.275 ; 19.275 ; 19.275 ; 19.275 ;
+------------+-------------+--------+--------+--------+--------+


+----------------------------------------------------------+
; Minimum Progagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; END_STATE  ; s_states[0] ; 6.406 ; 6.406 ; 6.406 ; 6.406 ;
; END_STATE  ; s_states[1] ; 6.361 ; 6.361 ; 6.361 ; 6.361 ;
; END_STATE  ; s_states[2] ; 6.402 ; 6.402 ; 6.402 ; 6.402 ;
; END_STATE  ; s_states[3] ; 6.355 ; 6.355 ; 6.355 ; 6.355 ;
; END_STATE  ; s_states[4] ; 6.227 ; 6.227 ; 6.227 ; 6.227 ;
; END_STATE  ; s_states[5] ; 6.336 ; 6.336 ; 6.336 ; 6.336 ;
; END_STATE  ; s_states[6] ; 6.383 ; 6.383 ; 6.383 ; 6.383 ;
; END_STATE  ; s_states[7] ; 6.328 ; 6.328 ; 6.328 ; 6.328 ;
; LOAD[0]    ; s_states[0] ; 4.137 ; 4.137 ; 4.137 ; 4.137 ;
; LOAD[0]    ; s_states[1] ; 4.093 ; 4.093 ; 4.093 ; 4.093 ;
; LOAD[0]    ; s_states[2] ; 4.143 ; 4.143 ; 4.143 ; 4.143 ;
; LOAD[0]    ; s_states[3] ; 4.099 ; 4.099 ; 4.099 ; 4.099 ;
; LOAD[0]    ; s_states[4] ; 3.966 ; 3.966 ; 3.966 ; 3.966 ;
; LOAD[0]    ; s_states[5] ; 4.071 ; 4.071 ; 4.071 ; 4.071 ;
; LOAD[0]    ; s_states[6] ; 4.133 ; 4.133 ; 4.133 ; 4.133 ;
; LOAD[0]    ; s_states[7] ; 4.074 ; 4.074 ; 4.074 ; 4.074 ;
; LOAD[1]    ; s_states[0] ; 5.911 ; 5.911 ; 5.911 ; 5.911 ;
; LOAD[1]    ; s_states[1] ; 5.866 ; 5.866 ; 5.866 ; 5.866 ;
; LOAD[1]    ; s_states[2] ; 5.907 ; 5.907 ; 5.907 ; 5.907 ;
; LOAD[1]    ; s_states[3] ; 5.860 ; 5.860 ; 5.860 ; 5.860 ;
; LOAD[1]    ; s_states[4] ; 5.732 ; 5.732 ; 5.732 ; 5.732 ;
; LOAD[1]    ; s_states[5] ; 5.841 ; 5.841 ; 5.841 ; 5.841 ;
; LOAD[1]    ; s_states[6] ; 5.888 ; 5.888 ; 5.888 ; 5.888 ;
; LOAD[1]    ; s_states[7] ; 5.833 ; 5.833 ; 5.833 ; 5.833 ;
; NEXT_STATE ; s_states[0] ; 5.590 ; 5.590 ; 5.590 ; 5.590 ;
; NEXT_STATE ; s_states[1] ; 5.546 ; 5.546 ; 5.546 ; 5.546 ;
; NEXT_STATE ; s_states[2] ; 5.596 ; 5.596 ; 5.596 ; 5.596 ;
; NEXT_STATE ; s_states[3] ; 5.552 ; 5.552 ; 5.552 ; 5.552 ;
; NEXT_STATE ; s_states[4] ; 5.419 ; 5.419 ; 5.419 ; 5.419 ;
; NEXT_STATE ; s_states[5] ; 5.524 ; 5.524 ; 5.524 ; 5.524 ;
; NEXT_STATE ; s_states[6] ; 5.586 ; 5.586 ; 5.586 ; 5.586 ;
; NEXT_STATE ; s_states[7] ; 5.527 ; 5.527 ; 5.527 ; 5.527 ;
; not_reset  ; s_states[0] ; 6.843 ; 5.969 ; 5.969 ; 6.843 ;
; not_reset  ; s_states[1] ; 6.081 ; 5.924 ; 5.924 ; 6.081 ;
; not_reset  ; s_states[2] ; 5.984 ; 5.965 ; 5.965 ; 5.984 ;
; not_reset  ; s_states[3] ; 5.943 ; 5.918 ; 5.918 ; 5.943 ;
; not_reset  ; s_states[4] ; 5.790 ; 5.832 ; 5.832 ; 5.790 ;
; not_reset  ; s_states[5] ; 5.899 ; 5.937 ; 5.937 ; 5.899 ;
; not_reset  ; s_states[6] ; 5.946 ; 6.121 ; 6.121 ; 5.946 ;
; not_reset  ; s_states[7] ; 5.891 ; 6.765 ; 6.765 ; 5.891 ;
+------------+-------------+-------+-------+-------+-------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 36       ; 23       ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 36       ; 23       ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Recovery Transfers                                                ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 0        ; 0        ; 2        ; 1        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Removal Transfers                                                 ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 0        ; 0        ; 2        ; 1        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 7     ; 7    ;
; Unconstrained Input Port Paths  ; 64    ; 64   ;
; Unconstrained Output Ports      ; 17    ; 17   ;
; Unconstrained Output Port Paths ; 73    ; 73   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Thu Jan 12 20:30:08 2017
Info: Command: quartus_sta state_generator -c state_generator
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is -40 degrees C
Info (21077): High junction temperature is 125 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 6 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'state_generator.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk clk
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "s_state_generator_0|ms_jk_ff_1|nand_1|output~3|combout"
    Warning (332126): Node "s_state_generator_0|ms_jk_ff_1|nand_1|output~1|datad"
    Warning (332126): Node "s_state_generator_0|ms_jk_ff_1|nand_1|output~1|combout"
    Warning (332126): Node "s_state_generator_0|ms_jk_ff_1|nand_1|output~3|datab"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "t_state_generator_0|counter_3_0|ms_jk_ff_0|nand_1|output~2|combout"
    Warning (332126): Node "t_state_generator_0|counter_3_0|ms_jk_ff_0|nand_1|output~1|dataa"
    Warning (332126): Node "t_state_generator_0|counter_3_0|ms_jk_ff_0|nand_1|output~1|combout"
    Warning (332126): Node "t_state_generator_0|counter_3_0|ms_jk_ff_0|nand_1|output~2|datab"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "t_state_generator_0|counter_3_0|ms_jk_ff_1|nand_1|output~1|combout"
    Warning (332126): Node "t_state_generator_0|counter_3_0|ms_jk_ff_1|nand_3_3|output~1|dataa"
    Warning (332126): Node "t_state_generator_0|counter_3_0|ms_jk_ff_1|nand_3_3|output~1|combout"
    Warning (332126): Node "t_state_generator_0|counter_3_0|ms_jk_ff_1|nand_1|output~1|dataa"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_1|output~3|combout"
    Warning (332126): Node "t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_1|output~2|dataa"
    Warning (332126): Node "t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_1|output~2|combout"
    Warning (332126): Node "t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_1|output~3|dataa"
Warning (332125): Found combinational loop of 12 nodes
    Warning (332126): Node "s_state_generator_0|counter|ff_2|nand_5|output~1|combout"
    Warning (332126): Node "s_state_generator_0|counter|ff_2|nand_5|output~1|dataa"
    Warning (332126): Node "s_state_generator_0|counter|ff_2|nand_1|output~4|dataa"
    Warning (332126): Node "s_state_generator_0|counter|ff_2|nand_1|output~4|combout"
    Warning (332126): Node "s_state_generator_0|counter|ff_2|nand_1|output~4|datac"
    Warning (332126): Node "s_state_generator_0|counter|ff_2|nand_5|output~1|datac"
    Warning (332126): Node "s_state_generator_0|counter|ff_2|nand_1|output~3|dataa"
    Warning (332126): Node "s_state_generator_0|counter|ff_2|nand_1|output~3|combout"
    Warning (332126): Node "s_state_generator_0|counter|ff_2|nand_1|output~4|datad"
    Warning (332126): Node "s_state_generator_0|counter|ff_2|nand_1|output~2|dataa"
    Warning (332126): Node "s_state_generator_0|counter|ff_2|nand_1|output~2|combout"
    Warning (332126): Node "s_state_generator_0|counter|ff_2|nand_1|output~3|datab"
Warning (332125): Found combinational loop of 11 nodes
    Warning (332126): Node "s_state_generator_0|counter|ff_1|nand_5|output~1|combout"
    Warning (332126): Node "s_state_generator_0|counter|ff_1|nand_1|output~1|datac"
    Warning (332126): Node "s_state_generator_0|counter|ff_1|nand_1|output~1|combout"
    Warning (332126): Node "s_state_generator_0|counter|ff_1|nand_1|output~2|datab"
    Warning (332126): Node "s_state_generator_0|counter|ff_1|nand_1|output~2|combout"
    Warning (332126): Node "s_state_generator_0|counter|ff_1|nand_1|output~3|dataa"
    Warning (332126): Node "s_state_generator_0|counter|ff_1|nand_1|output~3|combout"
    Warning (332126): Node "s_state_generator_0|counter|ff_1|nand_1|output~3|datad"
    Warning (332126): Node "s_state_generator_0|counter|ff_1|nand_5|output~1|dataa"
    Warning (332126): Node "s_state_generator_0|counter|ff_1|nand_1|output~3|datac"
    Warning (332126): Node "s_state_generator_0|counter|ff_1|nand_5|output~1|datac"
Warning (332125): Found combinational loop of 9 nodes
    Warning (332126): Node "s_state_generator_0|counter|ff_0|nand_5|output~1|combout"
    Warning (332126): Node "s_state_generator_0|counter|ff_0|nand_1|output~3|datab"
    Warning (332126): Node "s_state_generator_0|counter|ff_0|nand_1|output~3|combout"
    Warning (332126): Node "s_state_generator_0|counter|ff_0|nand_1|output~3|datad"
    Warning (332126): Node "s_state_generator_0|counter|ff_0|nand_5|output~1|dataa"
    Warning (332126): Node "s_state_generator_0|counter|ff_0|nand_1|output~2|datac"
    Warning (332126): Node "s_state_generator_0|counter|ff_0|nand_1|output~2|combout"
    Warning (332126): Node "s_state_generator_0|counter|ff_0|nand_1|output~3|datac"
    Warning (332126): Node "s_state_generator_0|counter|ff_0|nand_5|output~1|datac"
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -8.757
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -8.757       -21.363 clk 
Info (332146): Worst-case hold slack is 0.438
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.438         0.000 clk 
Info (332146): Worst-case recovery slack is -1.228
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.228        -1.228 clk 
Info (332146): Worst-case removal slack is -0.418
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.418        -0.418 clk 
Info (332146): Worst-case minimum pulse width slack is -1.631
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.631        -1.631 clk 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -2.314
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.314        -4.506 clk 
Info (332146): Worst-case hold slack is -0.063
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.063        -0.063 clk 
Info (332146): Worst-case recovery slack is -0.039
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.039        -0.039 clk 
Info (332146): Worst-case removal slack is -0.136
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.136        -0.136 clk 
Info (332146): Worst-case minimum pulse width slack is -1.380
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.380        -1.380 clk 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 60 warnings
    Info: Peak virtual memory: 583 megabytes
    Info: Processing ended: Thu Jan 12 20:30:09 2017
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


