// Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2020.2.2 (lin64) Build 3118627 Tue Feb  9 05:13:49 MST 2021
// Date        : Wed Jun 28 00:01:39 2023
// Host        : empcarlabhc198 running 64-bit Ubuntu 20.04.6 LTS
// Command     : write_verilog /home/carlosln/Desktop/AsianHOST/ASCON/ASCON.v
// Design      : core_interface
// Purpose     : This is a Verilog netlist of the current design or from a specific cell of the design. The output is an
//               IEEE 1364-2001 compliant Verilog HDL file that contains netlist information obtained from the input
//               design files.
// Device      : xc7z010clg400-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* NBITS = "736" *) (* WID = "32" *) 
(* STRUCTURAL_NETLIST = "yes" *)
module core_interface (clk_i, rst_i, 
ctr_i, inputs, outputs);
  input clk_i;
  input rst_i;
  input [22:0]ctr_i;
  input [31:0]inputs;
  output [31:0]outputs;

  wire \<const0> ;
  wire \<const1> ;
  wire BusyxSO;
  wire DataReadyxSO;
  wire [191:0]DataxDO;
  wire \FFxDP[0]_i_1__0_n_0 ;
  wire \FFxDP[0]_i_1__1_n_0 ;
  wire \FFxDP[0]_i_1__2_n_0 ;
  wire \FFxDP[0]_i_1__3_n_0 ;
  wire \FFxDP[0]_i_1_n_0 ;
  wire \FFxDP[1]_i_1__0_n_0 ;
  wire \FFxDP[1]_i_1__1_n_0 ;
  wire \FFxDP[1]_i_1__2_n_0 ;
  wire \FFxDP[1]_i_1__3_n_0 ;
  wire \FFxDP[1]_i_1_n_0 ;
  wire \FFxDP[3]_i_1__0_n_0 ;
  wire \FFxDP[3]_i_1__1_n_0 ;
  wire \FFxDP[3]_i_1__2_n_0 ;
  wire \FFxDP[3]_i_1__3_n_0 ;
  wire \FFxDP[3]_i_1_n_0 ;
  wire \FFxDP[6]_i_1__0_n_0 ;
  wire \FFxDP[6]_i_1__1_n_0 ;
  wire \FFxDP[6]_i_1__2_n_0 ;
  wire \FFxDP[6]_i_1__3_n_0 ;
  wire \FFxDP[6]_i_1_n_0 ;
  wire \FFxDP[7]_i_1__0_n_0 ;
  wire \FFxDP[7]_i_1__1_n_0 ;
  wire \FFxDP[7]_i_1__2_n_0 ;
  wire \FFxDP[7]_i_1__3_n_0 ;
  wire \FFxDP[7]_i_1_n_0 ;
  wire \FFxDP[8]_i_2_n_0 ;
  wire \FSM_sequential_FSMxDP[0]_i_1_n_0 ;
  wire \FSM_sequential_FSMxDP[0]_i_2_n_0 ;
  wire \FSM_sequential_FSMxDP[0]_i_3_n_0 ;
  wire \FSM_sequential_FSMxDP[0]_i_4_n_0 ;
  wire \FSM_sequential_FSMxDP[0]_i_5_n_0 ;
  wire \FSM_sequential_FSMxDP[1]_i_1_n_0 ;
  wire \FSM_sequential_FSMxDP[1]_i_2_n_0 ;
  wire \FSM_sequential_FSMxDP[2]_i_1_n_0 ;
  wire \FSM_sequential_FSMxDP[2]_i_2_n_0 ;
  wire \FSM_sequential_FSMxDP[2]_i_3_n_0 ;
  wire \FSM_sequential_FSMxDP[2]_i_4_n_0 ;
  wire \FSM_sequential_[0].StateFSMxDP[0]_i_1_n_0 ;
  wire \FSM_sequential_[0].StateFSMxDP[0]_i_2_n_0 ;
  wire \FSM_sequential_[0].StateFSMxDP[0]_i_3_n_0 ;
  wire \FSM_sequential_[0].StateFSMxDP[0]_rep__0_i_1_n_0 ;
  wire \FSM_sequential_[0].StateFSMxDP[0]_rep__1_i_1_n_0 ;
  wire \FSM_sequential_[0].StateFSMxDP[0]_rep_i_1_n_0 ;
  wire \FSM_sequential_[0].StateFSMxDP[1]_i_1_n_0 ;
  wire \FSM_sequential_[0].StateFSMxDP[1]_rep__0_i_1_n_0 ;
  wire \FSM_sequential_[0].StateFSMxDP[1]_rep__1_i_1_n_0 ;
  wire \FSM_sequential_[0].StateFSMxDP[1]_rep__2_i_1_n_0 ;
  wire \FSM_sequential_[0].StateFSMxDP[1]_rep_i_1_n_0 ;
  wire \I1xD0[1]_i_1_n_0 ;
  wire \I1xD0[2]_i_1_n_0 ;
  wire \I2xD0[1]_i_1_n_0 ;
  wire \I2xD0[2]_i_1_n_0 ;
  wire \I3xD0[1]_i_1_n_0 ;
  wire \I3xD0[2]_i_1_n_0 ;
  wire \I4xD0[1]_i_1_n_0 ;
  wire \I4xD0[2]_i_1_n_0 ;
  wire \L1xDP[1]_i_1_n_0 ;
  wire \L1xDP[2]_i_1_n_0 ;
  wire \L2xDP[1]_i_1_n_0 ;
  wire \L2xDP[2]_i_1_n_0 ;
  wire \L3xDP[1]_i_1_n_0 ;
  wire \L3xDP[2]_i_1_n_0 ;
  wire \L4xDP[1]_i_1_n_0 ;
  wire \L4xDP[2]_i_1_n_0 ;
  wire \RoundCounter[0]_i_1_n_0 ;
  wire \RoundCounter[1]_i_1_n_0 ;
  wire \RoundCounter[1]_i_2_n_0 ;
  wire \RoundCounter[1]_i_3_n_0 ;
  wire \RoundCounter[2]_i_1_n_0 ;
  wire \RoundCounter[2]_i_2_n_0 ;
  wire \RoundCounter[2]_i_3_n_0 ;
  wire \RoundCounter[3]_i_2_n_0 ;
  wire \RoundCounter[3]_i_3_n_0 ;
  wire \RoundCounter[3]_i_4_n_0 ;
  wire \SboxCounterxD[6]_i_3_n_0 ;
  wire [383:0]TagxDO;
  wire \[0].X0xDP[0][0]_i_2_n_0 ;
  wire \[0].X0xDP[0][10]_i_2_n_0 ;
  wire \[0].X0xDP[0][11]_i_2_n_0 ;
  wire \[0].X0xDP[0][12]_i_2_n_0 ;
  wire \[0].X0xDP[0][13]_i_2_n_0 ;
  wire \[0].X0xDP[0][14]_i_2_n_0 ;
  wire \[0].X0xDP[0][15]_i_2_n_0 ;
  wire \[0].X0xDP[0][16]_i_2_n_0 ;
  wire \[0].X0xDP[0][17]_i_2_n_0 ;
  wire \[0].X0xDP[0][18]_i_2_n_0 ;
  wire \[0].X0xDP[0][19]_i_2_n_0 ;
  wire \[0].X0xDP[0][1]_i_2_n_0 ;
  wire \[0].X0xDP[0][20]_i_2_n_0 ;
  wire \[0].X0xDP[0][21]_i_2_n_0 ;
  wire \[0].X0xDP[0][22]_i_2_n_0 ;
  wire \[0].X0xDP[0][23]_i_2_n_0 ;
  wire \[0].X0xDP[0][24]_i_2_n_0 ;
  wire \[0].X0xDP[0][25]_i_2_n_0 ;
  wire \[0].X0xDP[0][26]_i_2_n_0 ;
  wire \[0].X0xDP[0][27]_i_2_n_0 ;
  wire \[0].X0xDP[0][28]_i_2_n_0 ;
  wire \[0].X0xDP[0][29]_i_2_n_0 ;
  wire \[0].X0xDP[0][2]_i_2_n_0 ;
  wire \[0].X0xDP[0][30]_i_2_n_0 ;
  wire \[0].X0xDP[0][31]_i_2_n_0 ;
  wire \[0].X0xDP[0][32]_i_2_n_0 ;
  wire \[0].X0xDP[0][33]_i_2_n_0 ;
  wire \[0].X0xDP[0][33]_i_3_n_0 ;
  wire \[0].X0xDP[0][34]_i_2_n_0 ;
  wire \[0].X0xDP[0][34]_i_3_n_0 ;
  wire \[0].X0xDP[0][35]_i_2_n_0 ;
  wire \[0].X0xDP[0][36]_i_2_n_0 ;
  wire \[0].X0xDP[0][37]_i_2_n_0 ;
  wire \[0].X0xDP[0][38]_i_2_n_0 ;
  wire \[0].X0xDP[0][39]_i_2_n_0 ;
  wire \[0].X0xDP[0][3]_i_2_n_0 ;
  wire \[0].X0xDP[0][40]_i_2_n_0 ;
  wire \[0].X0xDP[0][41]_i_2_n_0 ;
  wire \[0].X0xDP[0][42]_i_2_n_0 ;
  wire \[0].X0xDP[0][42]_i_3_n_0 ;
  wire \[0].X0xDP[0][43]_i_2_n_0 ;
  wire \[0].X0xDP[0][43]_i_3_n_0 ;
  wire \[0].X0xDP[0][44]_i_2_n_0 ;
  wire \[0].X0xDP[0][45]_i_2_n_0 ;
  wire \[0].X0xDP[0][46]_i_2_n_0 ;
  wire \[0].X0xDP[0][47]_i_2_n_0 ;
  wire \[0].X0xDP[0][48]_i_2_n_0 ;
  wire \[0].X0xDP[0][49]_i_2_n_0 ;
  wire \[0].X0xDP[0][4]_i_2_n_0 ;
  wire \[0].X0xDP[0][50]_i_2_n_0 ;
  wire \[0].X0xDP[0][51]_i_2_n_0 ;
  wire \[0].X0xDP[0][52]_i_2_n_0 ;
  wire \[0].X0xDP[0][53]_i_2_n_0 ;
  wire \[0].X0xDP[0][54]_i_2_n_0 ;
  wire \[0].X0xDP[0][54]_i_3_n_0 ;
  wire \[0].X0xDP[0][55]_i_2_n_0 ;
  wire \[0].X0xDP[0][56]_i_2_n_0 ;
  wire \[0].X0xDP[0][57]_i_2_n_0 ;
  wire \[0].X0xDP[0][58]_i_2_n_0 ;
  wire \[0].X0xDP[0][59]_i_2_n_0 ;
  wire \[0].X0xDP[0][5]_i_2_n_0 ;
  wire \[0].X0xDP[0][60]_i_2_n_0 ;
  wire \[0].X0xDP[0][61]_i_2_n_0 ;
  wire \[0].X0xDP[0][62]_i_2_n_0 ;
  wire \[0].X0xDP[0][63]_i_2_n_0 ;
  wire \[0].X0xDP[0][63]_i_3_n_0 ;
  wire \[0].X0xDP[0][63]_i_4_n_0 ;
  wire \[0].X0xDP[0][6]_i_2_n_0 ;
  wire \[0].X0xDP[0][7]_i_2_n_0 ;
  wire \[0].X0xDP[0][8]_i_2_n_0 ;
  wire \[0].X0xDP[0][9]_i_2_n_0 ;
  wire \[0].X1xDP[0][0]_i_2_n_0 ;
  wire \[0].X1xDP[0][10]_i_2_n_0 ;
  wire \[0].X1xDP[0][11]_i_2_n_0 ;
  wire \[0].X1xDP[0][12]_i_2_n_0 ;
  wire \[0].X1xDP[0][13]_i_2_n_0 ;
  wire \[0].X1xDP[0][14]_i_2_n_0 ;
  wire \[0].X1xDP[0][15]_i_2_n_0 ;
  wire \[0].X1xDP[0][16]_i_2_n_0 ;
  wire \[0].X1xDP[0][17]_i_2_n_0 ;
  wire \[0].X1xDP[0][18]_i_2_n_0 ;
  wire \[0].X1xDP[0][19]_i_2_n_0 ;
  wire \[0].X1xDP[0][1]_i_2_n_0 ;
  wire \[0].X1xDP[0][20]_i_2_n_0 ;
  wire \[0].X1xDP[0][21]_i_2_n_0 ;
  wire \[0].X1xDP[0][22]_i_2_n_0 ;
  wire \[0].X1xDP[0][23]_i_2_n_0 ;
  wire \[0].X1xDP[0][24]_i_2_n_0 ;
  wire \[0].X1xDP[0][25]_i_2_n_0 ;
  wire \[0].X1xDP[0][26]_i_2_n_0 ;
  wire \[0].X1xDP[0][27]_i_2_n_0 ;
  wire \[0].X1xDP[0][28]_i_2_n_0 ;
  wire \[0].X1xDP[0][29]_i_2_n_0 ;
  wire \[0].X1xDP[0][2]_i_2_n_0 ;
  wire \[0].X1xDP[0][30]_i_2_n_0 ;
  wire \[0].X1xDP[0][31]_i_2_n_0 ;
  wire \[0].X1xDP[0][32]_i_2_n_0 ;
  wire \[0].X1xDP[0][33]_i_2_n_0 ;
  wire \[0].X1xDP[0][34]_i_2_n_0 ;
  wire \[0].X1xDP[0][35]_i_2_n_0 ;
  wire \[0].X1xDP[0][36]_i_2_n_0 ;
  wire \[0].X1xDP[0][37]_i_2_n_0 ;
  wire \[0].X1xDP[0][38]_i_2_n_0 ;
  wire \[0].X1xDP[0][39]_i_2_n_0 ;
  wire \[0].X1xDP[0][3]_i_2_n_0 ;
  wire \[0].X1xDP[0][40]_i_2_n_0 ;
  wire \[0].X1xDP[0][41]_i_2_n_0 ;
  wire \[0].X1xDP[0][42]_i_2_n_0 ;
  wire \[0].X1xDP[0][43]_i_2_n_0 ;
  wire \[0].X1xDP[0][44]_i_2_n_0 ;
  wire \[0].X1xDP[0][45]_i_2_n_0 ;
  wire \[0].X1xDP[0][46]_i_2_n_0 ;
  wire \[0].X1xDP[0][47]_i_2_n_0 ;
  wire \[0].X1xDP[0][48]_i_2_n_0 ;
  wire \[0].X1xDP[0][49]_i_2_n_0 ;
  wire \[0].X1xDP[0][4]_i_2_n_0 ;
  wire \[0].X1xDP[0][50]_i_2_n_0 ;
  wire \[0].X1xDP[0][51]_i_2_n_0 ;
  wire \[0].X1xDP[0][52]_i_2_n_0 ;
  wire \[0].X1xDP[0][53]_i_2_n_0 ;
  wire \[0].X1xDP[0][54]_i_2_n_0 ;
  wire \[0].X1xDP[0][55]_i_2_n_0 ;
  wire \[0].X1xDP[0][56]_i_2_n_0 ;
  wire \[0].X1xDP[0][57]_i_2_n_0 ;
  wire \[0].X1xDP[0][58]_i_2_n_0 ;
  wire \[0].X1xDP[0][59]_i_2_n_0 ;
  wire \[0].X1xDP[0][5]_i_2_n_0 ;
  wire \[0].X1xDP[0][60]_i_2_n_0 ;
  wire \[0].X1xDP[0][61]_i_2_n_0 ;
  wire \[0].X1xDP[0][62]_i_2_n_0 ;
  wire \[0].X1xDP[0][62]_i_3_n_0 ;
  wire \[0].X1xDP[0][63]_i_2_n_0 ;
  wire \[0].X1xDP[0][63]_i_3_n_0 ;
  wire \[0].X1xDP[0][63]_i_4_n_0 ;
  wire \[0].X1xDP[0][6]_i_2_n_0 ;
  wire \[0].X1xDP[0][7]_i_2_n_0 ;
  wire \[0].X1xDP[0][8]_i_2_n_0 ;
  wire \[0].X1xDP[0][9]_i_2_n_0 ;
  wire \[0].X2xDP[0][0]_i_2_n_0 ;
  wire \[0].X2xDP[0][0]_i_3_n_0 ;
  wire \[0].X2xDP[0][1]_i_2_n_0 ;
  wire \[0].X2xDP[0][1]_i_3_n_0 ;
  wire \[0].X2xDP[0][2]_i_2_n_0 ;
  wire \[0].X2xDP[0][2]_i_3_n_0 ;
  wire \[0].X2xDP[0][3]_i_2_n_0 ;
  wire \[0].X2xDP[0][3]_i_3_n_0 ;
  wire \[0].X2xDP[0][4]_i_2_n_0 ;
  wire \[0].X2xDP[0][4]_i_3_n_0 ;
  wire \[0].X2xDP[0][5]_i_2_n_0 ;
  wire \[0].X2xDP[0][5]_i_3_n_0 ;
  wire \[0].X2xDP[0][62]_i_2_n_0 ;
  wire \[0].X2xDP[0][63]_i_2_n_0 ;
  wire \[0].X2xDP[0][6]_i_2_n_0 ;
  wire \[0].X2xDP[0][6]_i_3_n_0 ;
  wire \[0].X2xDP[0][7]_i_1_n_0 ;
  wire \[0].X2xDP[0][7]_i_3_n_0 ;
  wire \[0].X2xDP[0][7]_i_4_n_0 ;
  wire \[0].X3xDP[0][0]_i_2_n_0 ;
  wire \[0].X3xDP[0][10]_i_2_n_0 ;
  wire \[0].X3xDP[0][11]_i_2_n_0 ;
  wire \[0].X3xDP[0][12]_i_2_n_0 ;
  wire \[0].X3xDP[0][13]_i_2_n_0 ;
  wire \[0].X3xDP[0][14]_i_2_n_0 ;
  wire \[0].X3xDP[0][15]_i_2_n_0 ;
  wire \[0].X3xDP[0][16]_i_2_n_0 ;
  wire \[0].X3xDP[0][17]_i_2_n_0 ;
  wire \[0].X3xDP[0][18]_i_2_n_0 ;
  wire \[0].X3xDP[0][19]_i_2_n_0 ;
  wire \[0].X3xDP[0][1]_i_2_n_0 ;
  wire \[0].X3xDP[0][20]_i_2_n_0 ;
  wire \[0].X3xDP[0][21]_i_2_n_0 ;
  wire \[0].X3xDP[0][22]_i_2_n_0 ;
  wire \[0].X3xDP[0][23]_i_2_n_0 ;
  wire \[0].X3xDP[0][24]_i_2_n_0 ;
  wire \[0].X3xDP[0][25]_i_2_n_0 ;
  wire \[0].X3xDP[0][26]_i_2_n_0 ;
  wire \[0].X3xDP[0][27]_i_2_n_0 ;
  wire \[0].X3xDP[0][28]_i_2_n_0 ;
  wire \[0].X3xDP[0][29]_i_2_n_0 ;
  wire \[0].X3xDP[0][2]_i_2_n_0 ;
  wire \[0].X3xDP[0][30]_i_2_n_0 ;
  wire \[0].X3xDP[0][31]_i_2_n_0 ;
  wire \[0].X3xDP[0][32]_i_2_n_0 ;
  wire \[0].X3xDP[0][33]_i_2_n_0 ;
  wire \[0].X3xDP[0][34]_i_2_n_0 ;
  wire \[0].X3xDP[0][35]_i_2_n_0 ;
  wire \[0].X3xDP[0][36]_i_2_n_0 ;
  wire \[0].X3xDP[0][37]_i_2_n_0 ;
  wire \[0].X3xDP[0][38]_i_2_n_0 ;
  wire \[0].X3xDP[0][39]_i_2_n_0 ;
  wire \[0].X3xDP[0][3]_i_2_n_0 ;
  wire \[0].X3xDP[0][40]_i_2_n_0 ;
  wire \[0].X3xDP[0][41]_i_2_n_0 ;
  wire \[0].X3xDP[0][42]_i_2_n_0 ;
  wire \[0].X3xDP[0][43]_i_2_n_0 ;
  wire \[0].X3xDP[0][44]_i_2_n_0 ;
  wire \[0].X3xDP[0][45]_i_2_n_0 ;
  wire \[0].X3xDP[0][46]_i_2_n_0 ;
  wire \[0].X3xDP[0][47]_i_2_n_0 ;
  wire \[0].X3xDP[0][48]_i_2_n_0 ;
  wire \[0].X3xDP[0][49]_i_2_n_0 ;
  wire \[0].X3xDP[0][4]_i_2_n_0 ;
  wire \[0].X3xDP[0][50]_i_2_n_0 ;
  wire \[0].X3xDP[0][51]_i_2_n_0 ;
  wire \[0].X3xDP[0][52]_i_2_n_0 ;
  wire \[0].X3xDP[0][53]_i_2_n_0 ;
  wire \[0].X3xDP[0][54]_i_2_n_0 ;
  wire \[0].X3xDP[0][55]_i_2_n_0 ;
  wire \[0].X3xDP[0][56]_i_2_n_0 ;
  wire \[0].X3xDP[0][57]_i_2_n_0 ;
  wire \[0].X3xDP[0][58]_i_2_n_0 ;
  wire \[0].X3xDP[0][59]_i_2_n_0 ;
  wire \[0].X3xDP[0][5]_i_2_n_0 ;
  wire \[0].X3xDP[0][60]_i_2_n_0 ;
  wire \[0].X3xDP[0][61]_i_2_n_0 ;
  wire \[0].X3xDP[0][62]_i_2_n_0 ;
  wire \[0].X3xDP[0][62]_i_3_n_0 ;
  wire \[0].X3xDP[0][63]_i_2_n_0 ;
  wire \[0].X3xDP[0][63]_i_3_n_0 ;
  wire \[0].X3xDP[0][63]_i_4_n_0 ;
  wire \[0].X3xDP[0][6]_i_2_n_0 ;
  wire \[0].X3xDP[0][7]_i_2_n_0 ;
  wire \[0].X3xDP[0][8]_i_2_n_0 ;
  wire \[0].X3xDP[0][9]_i_2_n_0 ;
  wire \[0].X4xDP[0][0]_i_2_n_0 ;
  wire \[0].X4xDP[0][0]_i_3_n_0 ;
  wire \[0].X4xDP[0][0]_i_4_n_0 ;
  wire \[0].X4xDP[0][10]_i_2_n_0 ;
  wire \[0].X4xDP[0][10]_i_3_n_0 ;
  wire \[0].X4xDP[0][11]_i_2_n_0 ;
  wire \[0].X4xDP[0][11]_i_3_n_0 ;
  wire \[0].X4xDP[0][12]_i_2_n_0 ;
  wire \[0].X4xDP[0][12]_i_3_n_0 ;
  wire \[0].X4xDP[0][13]_i_2_n_0 ;
  wire \[0].X4xDP[0][13]_i_3_n_0 ;
  wire \[0].X4xDP[0][14]_i_2_n_0 ;
  wire \[0].X4xDP[0][14]_i_3_n_0 ;
  wire \[0].X4xDP[0][15]_i_2_n_0 ;
  wire \[0].X4xDP[0][15]_i_3_n_0 ;
  wire \[0].X4xDP[0][16]_i_2_n_0 ;
  wire \[0].X4xDP[0][16]_i_3_n_0 ;
  wire \[0].X4xDP[0][17]_i_2_n_0 ;
  wire \[0].X4xDP[0][17]_i_3_n_0 ;
  wire \[0].X4xDP[0][18]_i_2_n_0 ;
  wire \[0].X4xDP[0][18]_i_3_n_0 ;
  wire \[0].X4xDP[0][19]_i_2_n_0 ;
  wire \[0].X4xDP[0][19]_i_3_n_0 ;
  wire \[0].X4xDP[0][1]_i_2_n_0 ;
  wire \[0].X4xDP[0][1]_i_3_n_0 ;
  wire \[0].X4xDP[0][20]_i_2_n_0 ;
  wire \[0].X4xDP[0][20]_i_3_n_0 ;
  wire \[0].X4xDP[0][21]_i_2_n_0 ;
  wire \[0].X4xDP[0][21]_i_3_n_0 ;
  wire \[0].X4xDP[0][22]_i_2_n_0 ;
  wire \[0].X4xDP[0][22]_i_3_n_0 ;
  wire \[0].X4xDP[0][23]_i_2_n_0 ;
  wire \[0].X4xDP[0][23]_i_3_n_0 ;
  wire \[0].X4xDP[0][24]_i_2_n_0 ;
  wire \[0].X4xDP[0][24]_i_3_n_0 ;
  wire \[0].X4xDP[0][25]_i_2_n_0 ;
  wire \[0].X4xDP[0][25]_i_3_n_0 ;
  wire \[0].X4xDP[0][26]_i_2_n_0 ;
  wire \[0].X4xDP[0][26]_i_3_n_0 ;
  wire \[0].X4xDP[0][27]_i_2_n_0 ;
  wire \[0].X4xDP[0][27]_i_3_n_0 ;
  wire \[0].X4xDP[0][28]_i_2_n_0 ;
  wire \[0].X4xDP[0][28]_i_3_n_0 ;
  wire \[0].X4xDP[0][29]_i_2_n_0 ;
  wire \[0].X4xDP[0][29]_i_3_n_0 ;
  wire \[0].X4xDP[0][2]_i_2_n_0 ;
  wire \[0].X4xDP[0][2]_i_3_n_0 ;
  wire \[0].X4xDP[0][30]_i_2_n_0 ;
  wire \[0].X4xDP[0][30]_i_3_n_0 ;
  wire \[0].X4xDP[0][31]_i_2_n_0 ;
  wire \[0].X4xDP[0][31]_i_3_n_0 ;
  wire \[0].X4xDP[0][32]_i_2_n_0 ;
  wire \[0].X4xDP[0][32]_i_3_n_0 ;
  wire \[0].X4xDP[0][33]_i_2_n_0 ;
  wire \[0].X4xDP[0][33]_i_3_n_0 ;
  wire \[0].X4xDP[0][34]_i_2_n_0 ;
  wire \[0].X4xDP[0][34]_i_3_n_0 ;
  wire \[0].X4xDP[0][35]_i_2_n_0 ;
  wire \[0].X4xDP[0][35]_i_3_n_0 ;
  wire \[0].X4xDP[0][36]_i_2_n_0 ;
  wire \[0].X4xDP[0][36]_i_3_n_0 ;
  wire \[0].X4xDP[0][37]_i_2_n_0 ;
  wire \[0].X4xDP[0][37]_i_3_n_0 ;
  wire \[0].X4xDP[0][38]_i_2_n_0 ;
  wire \[0].X4xDP[0][38]_i_3_n_0 ;
  wire \[0].X4xDP[0][39]_i_2_n_0 ;
  wire \[0].X4xDP[0][39]_i_3_n_0 ;
  wire \[0].X4xDP[0][3]_i_2_n_0 ;
  wire \[0].X4xDP[0][3]_i_3_n_0 ;
  wire \[0].X4xDP[0][40]_i_2_n_0 ;
  wire \[0].X4xDP[0][40]_i_3_n_0 ;
  wire \[0].X4xDP[0][41]_i_2_n_0 ;
  wire \[0].X4xDP[0][41]_i_3_n_0 ;
  wire \[0].X4xDP[0][42]_i_2_n_0 ;
  wire \[0].X4xDP[0][42]_i_3_n_0 ;
  wire \[0].X4xDP[0][43]_i_2_n_0 ;
  wire \[0].X4xDP[0][43]_i_3_n_0 ;
  wire \[0].X4xDP[0][44]_i_2_n_0 ;
  wire \[0].X4xDP[0][44]_i_3_n_0 ;
  wire \[0].X4xDP[0][45]_i_2_n_0 ;
  wire \[0].X4xDP[0][45]_i_3_n_0 ;
  wire \[0].X4xDP[0][46]_i_2_n_0 ;
  wire \[0].X4xDP[0][46]_i_3_n_0 ;
  wire \[0].X4xDP[0][47]_i_2_n_0 ;
  wire \[0].X4xDP[0][47]_i_3_n_0 ;
  wire \[0].X4xDP[0][48]_i_2_n_0 ;
  wire \[0].X4xDP[0][48]_i_3_n_0 ;
  wire \[0].X4xDP[0][49]_i_2_n_0 ;
  wire \[0].X4xDP[0][49]_i_3_n_0 ;
  wire \[0].X4xDP[0][4]_i_2_n_0 ;
  wire \[0].X4xDP[0][4]_i_3_n_0 ;
  wire \[0].X4xDP[0][50]_i_2_n_0 ;
  wire \[0].X4xDP[0][50]_i_3_n_0 ;
  wire \[0].X4xDP[0][51]_i_2_n_0 ;
  wire \[0].X4xDP[0][51]_i_3_n_0 ;
  wire \[0].X4xDP[0][52]_i_2_n_0 ;
  wire \[0].X4xDP[0][52]_i_3_n_0 ;
  wire \[0].X4xDP[0][53]_i_2_n_0 ;
  wire \[0].X4xDP[0][53]_i_3_n_0 ;
  wire \[0].X4xDP[0][54]_i_2_n_0 ;
  wire \[0].X4xDP[0][54]_i_3_n_0 ;
  wire \[0].X4xDP[0][55]_i_2_n_0 ;
  wire \[0].X4xDP[0][55]_i_3_n_0 ;
  wire \[0].X4xDP[0][56]_i_2_n_0 ;
  wire \[0].X4xDP[0][56]_i_3_n_0 ;
  wire \[0].X4xDP[0][57]_i_2_n_0 ;
  wire \[0].X4xDP[0][57]_i_3_n_0 ;
  wire \[0].X4xDP[0][58]_i_2_n_0 ;
  wire \[0].X4xDP[0][58]_i_3_n_0 ;
  wire \[0].X4xDP[0][59]_i_2_n_0 ;
  wire \[0].X4xDP[0][59]_i_3_n_0 ;
  wire \[0].X4xDP[0][5]_i_2_n_0 ;
  wire \[0].X4xDP[0][5]_i_3_n_0 ;
  wire \[0].X4xDP[0][60]_i_2_n_0 ;
  wire \[0].X4xDP[0][60]_i_3_n_0 ;
  wire \[0].X4xDP[0][61]_i_2_n_0 ;
  wire \[0].X4xDP[0][61]_i_3_n_0 ;
  wire \[0].X4xDP[0][62]_i_2_n_0 ;
  wire \[0].X4xDP[0][62]_i_3_n_0 ;
  wire \[0].X4xDP[0][63]_i_2_n_0 ;
  wire \[0].X4xDP[0][63]_i_3_n_0 ;
  wire \[0].X4xDP[0][6]_i_2_n_0 ;
  wire \[0].X4xDP[0][6]_i_3_n_0 ;
  wire \[0].X4xDP[0][7]_i_2_n_0 ;
  wire \[0].X4xDP[0][7]_i_3_n_0 ;
  wire \[0].X4xDP[0][8]_i_2_n_0 ;
  wire \[0].X4xDP[0][8]_i_3_n_0 ;
  wire \[0].X4xDP[0][9]_i_2_n_0 ;
  wire \[0].X4xDP[0][9]_i_3_n_0 ;
  wire \[1].X0xDP[1][0]_i_2_n_0 ;
  wire \[1].X0xDP[1][10]_i_2_n_0 ;
  wire \[1].X0xDP[1][11]_i_2_n_0 ;
  wire \[1].X0xDP[1][12]_i_2_n_0 ;
  wire \[1].X0xDP[1][13]_i_2_n_0 ;
  wire \[1].X0xDP[1][14]_i_2_n_0 ;
  wire \[1].X0xDP[1][15]_i_2_n_0 ;
  wire \[1].X0xDP[1][16]_i_2_n_0 ;
  wire \[1].X0xDP[1][17]_i_2_n_0 ;
  wire \[1].X0xDP[1][18]_i_2_n_0 ;
  wire \[1].X0xDP[1][19]_i_2_n_0 ;
  wire \[1].X0xDP[1][1]_i_2_n_0 ;
  wire \[1].X0xDP[1][20]_i_2_n_0 ;
  wire \[1].X0xDP[1][21]_i_2_n_0 ;
  wire \[1].X0xDP[1][22]_i_2_n_0 ;
  wire \[1].X0xDP[1][23]_i_2_n_0 ;
  wire \[1].X0xDP[1][24]_i_2_n_0 ;
  wire \[1].X0xDP[1][25]_i_2_n_0 ;
  wire \[1].X0xDP[1][26]_i_2_n_0 ;
  wire \[1].X0xDP[1][27]_i_2_n_0 ;
  wire \[1].X0xDP[1][28]_i_2_n_0 ;
  wire \[1].X0xDP[1][29]_i_2_n_0 ;
  wire \[1].X0xDP[1][2]_i_2_n_0 ;
  wire \[1].X0xDP[1][30]_i_2_n_0 ;
  wire \[1].X0xDP[1][31]_i_2_n_0 ;
  wire \[1].X0xDP[1][32]_i_2_n_0 ;
  wire \[1].X0xDP[1][33]_i_2_n_0 ;
  wire \[1].X0xDP[1][34]_i_2_n_0 ;
  wire \[1].X0xDP[1][35]_i_2_n_0 ;
  wire \[1].X0xDP[1][36]_i_2_n_0 ;
  wire \[1].X0xDP[1][37]_i_2_n_0 ;
  wire \[1].X0xDP[1][38]_i_2_n_0 ;
  wire \[1].X0xDP[1][39]_i_2_n_0 ;
  wire \[1].X0xDP[1][3]_i_2_n_0 ;
  wire \[1].X0xDP[1][40]_i_2_n_0 ;
  wire \[1].X0xDP[1][41]_i_2_n_0 ;
  wire \[1].X0xDP[1][42]_i_2_n_0 ;
  wire \[1].X0xDP[1][43]_i_2_n_0 ;
  wire \[1].X0xDP[1][44]_i_2_n_0 ;
  wire \[1].X0xDP[1][45]_i_2_n_0 ;
  wire \[1].X0xDP[1][46]_i_2_n_0 ;
  wire \[1].X0xDP[1][47]_i_2_n_0 ;
  wire \[1].X0xDP[1][48]_i_2_n_0 ;
  wire \[1].X0xDP[1][49]_i_2_n_0 ;
  wire \[1].X0xDP[1][4]_i_2_n_0 ;
  wire \[1].X0xDP[1][50]_i_2_n_0 ;
  wire \[1].X0xDP[1][51]_i_2_n_0 ;
  wire \[1].X0xDP[1][52]_i_2_n_0 ;
  wire \[1].X0xDP[1][53]_i_2_n_0 ;
  wire \[1].X0xDP[1][54]_i_2_n_0 ;
  wire \[1].X0xDP[1][55]_i_2_n_0 ;
  wire \[1].X0xDP[1][56]_i_2_n_0 ;
  wire \[1].X0xDP[1][57]_i_2_n_0 ;
  wire \[1].X0xDP[1][58]_i_2_n_0 ;
  wire \[1].X0xDP[1][59]_i_2_n_0 ;
  wire \[1].X0xDP[1][5]_i_2_n_0 ;
  wire \[1].X0xDP[1][60]_i_2_n_0 ;
  wire \[1].X0xDP[1][61]_i_2_n_0 ;
  wire \[1].X0xDP[1][62]_i_2_n_0 ;
  wire \[1].X0xDP[1][63]_i_1_n_0 ;
  wire \[1].X0xDP[1][63]_i_3_n_0 ;
  wire \[1].X0xDP[1][63]_i_4_n_0 ;
  wire \[1].X0xDP[1][63]_i_5_n_0 ;
  wire \[1].X0xDP[1][63]_i_7_n_0 ;
  wire \[1].X0xDP[1][6]_i_2_n_0 ;
  wire \[1].X0xDP[1][7]_i_2_n_0 ;
  wire \[1].X0xDP[1][8]_i_2_n_0 ;
  wire \[1].X0xDP[1][9]_i_2_n_0 ;
  wire \[1].X1xDP[1][0]_i_2_n_0 ;
  wire \[1].X1xDP[1][10]_i_2_n_0 ;
  wire \[1].X1xDP[1][11]_i_2_n_0 ;
  wire \[1].X1xDP[1][12]_i_2_n_0 ;
  wire \[1].X1xDP[1][13]_i_2_n_0 ;
  wire \[1].X1xDP[1][14]_i_2_n_0 ;
  wire \[1].X1xDP[1][15]_i_2_n_0 ;
  wire \[1].X1xDP[1][16]_i_2_n_0 ;
  wire \[1].X1xDP[1][17]_i_2_n_0 ;
  wire \[1].X1xDP[1][18]_i_2_n_0 ;
  wire \[1].X1xDP[1][19]_i_2_n_0 ;
  wire \[1].X1xDP[1][1]_i_2_n_0 ;
  wire \[1].X1xDP[1][20]_i_2_n_0 ;
  wire \[1].X1xDP[1][21]_i_2_n_0 ;
  wire \[1].X1xDP[1][22]_i_2_n_0 ;
  wire \[1].X1xDP[1][23]_i_2_n_0 ;
  wire \[1].X1xDP[1][24]_i_2_n_0 ;
  wire \[1].X1xDP[1][25]_i_2_n_0 ;
  wire \[1].X1xDP[1][26]_i_2_n_0 ;
  wire \[1].X1xDP[1][27]_i_2_n_0 ;
  wire \[1].X1xDP[1][28]_i_2_n_0 ;
  wire \[1].X1xDP[1][29]_i_2_n_0 ;
  wire \[1].X1xDP[1][2]_i_2_n_0 ;
  wire \[1].X1xDP[1][30]_i_2_n_0 ;
  wire \[1].X1xDP[1][31]_i_2_n_0 ;
  wire \[1].X1xDP[1][32]_i_2_n_0 ;
  wire \[1].X1xDP[1][33]_i_2_n_0 ;
  wire \[1].X1xDP[1][34]_i_2_n_0 ;
  wire \[1].X1xDP[1][35]_i_2_n_0 ;
  wire \[1].X1xDP[1][36]_i_2_n_0 ;
  wire \[1].X1xDP[1][37]_i_2_n_0 ;
  wire \[1].X1xDP[1][38]_i_2_n_0 ;
  wire \[1].X1xDP[1][39]_i_2_n_0 ;
  wire \[1].X1xDP[1][3]_i_2_n_0 ;
  wire \[1].X1xDP[1][40]_i_2_n_0 ;
  wire \[1].X1xDP[1][41]_i_2_n_0 ;
  wire \[1].X1xDP[1][42]_i_2_n_0 ;
  wire \[1].X1xDP[1][43]_i_2_n_0 ;
  wire \[1].X1xDP[1][44]_i_2_n_0 ;
  wire \[1].X1xDP[1][45]_i_2_n_0 ;
  wire \[1].X1xDP[1][46]_i_2_n_0 ;
  wire \[1].X1xDP[1][47]_i_2_n_0 ;
  wire \[1].X1xDP[1][48]_i_2_n_0 ;
  wire \[1].X1xDP[1][49]_i_2_n_0 ;
  wire \[1].X1xDP[1][4]_i_2_n_0 ;
  wire \[1].X1xDP[1][50]_i_2_n_0 ;
  wire \[1].X1xDP[1][51]_i_2_n_0 ;
  wire \[1].X1xDP[1][52]_i_2_n_0 ;
  wire \[1].X1xDP[1][53]_i_2_n_0 ;
  wire \[1].X1xDP[1][54]_i_2_n_0 ;
  wire \[1].X1xDP[1][55]_i_2_n_0 ;
  wire \[1].X1xDP[1][56]_i_2_n_0 ;
  wire \[1].X1xDP[1][57]_i_2_n_0 ;
  wire \[1].X1xDP[1][58]_i_2_n_0 ;
  wire \[1].X1xDP[1][59]_i_2_n_0 ;
  wire \[1].X1xDP[1][5]_i_2_n_0 ;
  wire \[1].X1xDP[1][60]_i_2_n_0 ;
  wire \[1].X1xDP[1][61]_i_2_n_0 ;
  wire \[1].X1xDP[1][62]_i_2_n_0 ;
  wire \[1].X1xDP[1][62]_i_3_n_0 ;
  wire \[1].X1xDP[1][63]_i_2_n_0 ;
  wire \[1].X1xDP[1][63]_i_3_n_0 ;
  wire \[1].X1xDP[1][63]_i_4_n_0 ;
  wire \[1].X1xDP[1][6]_i_2_n_0 ;
  wire \[1].X1xDP[1][7]_i_2_n_0 ;
  wire \[1].X1xDP[1][8]_i_2_n_0 ;
  wire \[1].X1xDP[1][9]_i_2_n_0 ;
  wire \[1].X2xDP[1][62]_i_2_n_0 ;
  wire \[1].X2xDP[1][62]_i_3_n_0 ;
  wire \[1].X2xDP[1][63]_i_2_n_0 ;
  wire \[1].X3xDP[1][0]_i_2_n_0 ;
  wire \[1].X3xDP[1][10]_i_2_n_0 ;
  wire \[1].X3xDP[1][11]_i_2_n_0 ;
  wire \[1].X3xDP[1][12]_i_2_n_0 ;
  wire \[1].X3xDP[1][13]_i_2_n_0 ;
  wire \[1].X3xDP[1][14]_i_2_n_0 ;
  wire \[1].X3xDP[1][15]_i_2_n_0 ;
  wire \[1].X3xDP[1][16]_i_2_n_0 ;
  wire \[1].X3xDP[1][17]_i_2_n_0 ;
  wire \[1].X3xDP[1][18]_i_2_n_0 ;
  wire \[1].X3xDP[1][19]_i_2_n_0 ;
  wire \[1].X3xDP[1][1]_i_2_n_0 ;
  wire \[1].X3xDP[1][20]_i_2_n_0 ;
  wire \[1].X3xDP[1][21]_i_2_n_0 ;
  wire \[1].X3xDP[1][22]_i_2_n_0 ;
  wire \[1].X3xDP[1][23]_i_2_n_0 ;
  wire \[1].X3xDP[1][24]_i_2_n_0 ;
  wire \[1].X3xDP[1][25]_i_2_n_0 ;
  wire \[1].X3xDP[1][26]_i_2_n_0 ;
  wire \[1].X3xDP[1][27]_i_2_n_0 ;
  wire \[1].X3xDP[1][28]_i_2_n_0 ;
  wire \[1].X3xDP[1][29]_i_2_n_0 ;
  wire \[1].X3xDP[1][2]_i_2_n_0 ;
  wire \[1].X3xDP[1][30]_i_2_n_0 ;
  wire \[1].X3xDP[1][31]_i_2_n_0 ;
  wire \[1].X3xDP[1][32]_i_2_n_0 ;
  wire \[1].X3xDP[1][33]_i_2_n_0 ;
  wire \[1].X3xDP[1][34]_i_2_n_0 ;
  wire \[1].X3xDP[1][35]_i_2_n_0 ;
  wire \[1].X3xDP[1][36]_i_2_n_0 ;
  wire \[1].X3xDP[1][37]_i_2_n_0 ;
  wire \[1].X3xDP[1][38]_i_2_n_0 ;
  wire \[1].X3xDP[1][39]_i_2_n_0 ;
  wire \[1].X3xDP[1][3]_i_2_n_0 ;
  wire \[1].X3xDP[1][40]_i_2_n_0 ;
  wire \[1].X3xDP[1][41]_i_2_n_0 ;
  wire \[1].X3xDP[1][42]_i_2_n_0 ;
  wire \[1].X3xDP[1][43]_i_2_n_0 ;
  wire \[1].X3xDP[1][44]_i_2_n_0 ;
  wire \[1].X3xDP[1][45]_i_2_n_0 ;
  wire \[1].X3xDP[1][46]_i_2_n_0 ;
  wire \[1].X3xDP[1][47]_i_2_n_0 ;
  wire \[1].X3xDP[1][48]_i_2_n_0 ;
  wire \[1].X3xDP[1][49]_i_2_n_0 ;
  wire \[1].X3xDP[1][4]_i_2_n_0 ;
  wire \[1].X3xDP[1][50]_i_2_n_0 ;
  wire \[1].X3xDP[1][51]_i_2_n_0 ;
  wire \[1].X3xDP[1][52]_i_2_n_0 ;
  wire \[1].X3xDP[1][53]_i_2_n_0 ;
  wire \[1].X3xDP[1][54]_i_2_n_0 ;
  wire \[1].X3xDP[1][55]_i_2_n_0 ;
  wire \[1].X3xDP[1][56]_i_2_n_0 ;
  wire \[1].X3xDP[1][57]_i_2_n_0 ;
  wire \[1].X3xDP[1][58]_i_2_n_0 ;
  wire \[1].X3xDP[1][59]_i_2_n_0 ;
  wire \[1].X3xDP[1][5]_i_2_n_0 ;
  wire \[1].X3xDP[1][60]_i_2_n_0 ;
  wire \[1].X3xDP[1][61]_i_2_n_0 ;
  wire \[1].X3xDP[1][62]_i_2_n_0 ;
  wire \[1].X3xDP[1][63]_i_2_n_0 ;
  wire \[1].X3xDP[1][63]_i_3_n_0 ;
  wire \[1].X3xDP[1][6]_i_2_n_0 ;
  wire \[1].X3xDP[1][7]_i_2_n_0 ;
  wire \[1].X3xDP[1][8]_i_2_n_0 ;
  wire \[1].X3xDP[1][9]_i_2_n_0 ;
  wire \[1].X4xDP[1][0]_i_2_n_0 ;
  wire \[1].X4xDP[1][10]_i_2_n_0 ;
  wire \[1].X4xDP[1][11]_i_2_n_0 ;
  wire \[1].X4xDP[1][12]_i_2_n_0 ;
  wire \[1].X4xDP[1][13]_i_2_n_0 ;
  wire \[1].X4xDP[1][14]_i_2_n_0 ;
  wire \[1].X4xDP[1][15]_i_2_n_0 ;
  wire \[1].X4xDP[1][16]_i_2_n_0 ;
  wire \[1].X4xDP[1][17]_i_2_n_0 ;
  wire \[1].X4xDP[1][18]_i_2_n_0 ;
  wire \[1].X4xDP[1][19]_i_2_n_0 ;
  wire \[1].X4xDP[1][1]_i_2_n_0 ;
  wire \[1].X4xDP[1][20]_i_2_n_0 ;
  wire \[1].X4xDP[1][21]_i_2_n_0 ;
  wire \[1].X4xDP[1][22]_i_2_n_0 ;
  wire \[1].X4xDP[1][23]_i_2_n_0 ;
  wire \[1].X4xDP[1][24]_i_2_n_0 ;
  wire \[1].X4xDP[1][25]_i_2_n_0 ;
  wire \[1].X4xDP[1][26]_i_2_n_0 ;
  wire \[1].X4xDP[1][27]_i_2_n_0 ;
  wire \[1].X4xDP[1][28]_i_2_n_0 ;
  wire \[1].X4xDP[1][29]_i_2_n_0 ;
  wire \[1].X4xDP[1][2]_i_2_n_0 ;
  wire \[1].X4xDP[1][30]_i_2_n_0 ;
  wire \[1].X4xDP[1][31]_i_2_n_0 ;
  wire \[1].X4xDP[1][32]_i_2_n_0 ;
  wire \[1].X4xDP[1][33]_i_2_n_0 ;
  wire \[1].X4xDP[1][34]_i_2_n_0 ;
  wire \[1].X4xDP[1][35]_i_2_n_0 ;
  wire \[1].X4xDP[1][36]_i_2_n_0 ;
  wire \[1].X4xDP[1][37]_i_2_n_0 ;
  wire \[1].X4xDP[1][38]_i_2_n_0 ;
  wire \[1].X4xDP[1][39]_i_2_n_0 ;
  wire \[1].X4xDP[1][3]_i_2_n_0 ;
  wire \[1].X4xDP[1][40]_i_2_n_0 ;
  wire \[1].X4xDP[1][41]_i_2_n_0 ;
  wire \[1].X4xDP[1][42]_i_2_n_0 ;
  wire \[1].X4xDP[1][43]_i_2_n_0 ;
  wire \[1].X4xDP[1][44]_i_2_n_0 ;
  wire \[1].X4xDP[1][45]_i_2_n_0 ;
  wire \[1].X4xDP[1][46]_i_2_n_0 ;
  wire \[1].X4xDP[1][47]_i_2_n_0 ;
  wire \[1].X4xDP[1][48]_i_2_n_0 ;
  wire \[1].X4xDP[1][49]_i_2_n_0 ;
  wire \[1].X4xDP[1][4]_i_2_n_0 ;
  wire \[1].X4xDP[1][50]_i_2_n_0 ;
  wire \[1].X4xDP[1][51]_i_2_n_0 ;
  wire \[1].X4xDP[1][52]_i_2_n_0 ;
  wire \[1].X4xDP[1][53]_i_2_n_0 ;
  wire \[1].X4xDP[1][54]_i_2_n_0 ;
  wire \[1].X4xDP[1][55]_i_2_n_0 ;
  wire \[1].X4xDP[1][56]_i_2_n_0 ;
  wire \[1].X4xDP[1][57]_i_2_n_0 ;
  wire \[1].X4xDP[1][58]_i_2_n_0 ;
  wire \[1].X4xDP[1][59]_i_2_n_0 ;
  wire \[1].X4xDP[1][5]_i_2_n_0 ;
  wire \[1].X4xDP[1][60]_i_2_n_0 ;
  wire \[1].X4xDP[1][61]_i_2_n_0 ;
  wire \[1].X4xDP[1][62]_i_2_n_0 ;
  wire \[1].X4xDP[1][63]_i_2_n_0 ;
  wire \[1].X4xDP[1][6]_i_2_n_0 ;
  wire \[1].X4xDP[1][7]_i_2_n_0 ;
  wire \[1].X4xDP[1][8]_i_2_n_0 ;
  wire \[1].X4xDP[1][9]_i_2_n_0 ;
  wire \[2].X0xDP[2][0]_i_2_n_0 ;
  wire \[2].X0xDP[2][10]_i_2_n_0 ;
  wire \[2].X0xDP[2][11]_i_2_n_0 ;
  wire \[2].X0xDP[2][12]_i_2_n_0 ;
  wire \[2].X0xDP[2][13]_i_2_n_0 ;
  wire \[2].X0xDP[2][14]_i_2_n_0 ;
  wire \[2].X0xDP[2][15]_i_2_n_0 ;
  wire \[2].X0xDP[2][16]_i_2_n_0 ;
  wire \[2].X0xDP[2][17]_i_2_n_0 ;
  wire \[2].X0xDP[2][18]_i_2_n_0 ;
  wire \[2].X0xDP[2][19]_i_2_n_0 ;
  wire \[2].X0xDP[2][1]_i_2_n_0 ;
  wire \[2].X0xDP[2][20]_i_2_n_0 ;
  wire \[2].X0xDP[2][21]_i_2_n_0 ;
  wire \[2].X0xDP[2][22]_i_2_n_0 ;
  wire \[2].X0xDP[2][23]_i_2_n_0 ;
  wire \[2].X0xDP[2][24]_i_2_n_0 ;
  wire \[2].X0xDP[2][25]_i_2_n_0 ;
  wire \[2].X0xDP[2][26]_i_2_n_0 ;
  wire \[2].X0xDP[2][27]_i_2_n_0 ;
  wire \[2].X0xDP[2][28]_i_2_n_0 ;
  wire \[2].X0xDP[2][29]_i_2_n_0 ;
  wire \[2].X0xDP[2][2]_i_2_n_0 ;
  wire \[2].X0xDP[2][30]_i_2_n_0 ;
  wire \[2].X0xDP[2][31]_i_2_n_0 ;
  wire \[2].X0xDP[2][32]_i_2_n_0 ;
  wire \[2].X0xDP[2][33]_i_2_n_0 ;
  wire \[2].X0xDP[2][34]_i_2_n_0 ;
  wire \[2].X0xDP[2][35]_i_2_n_0 ;
  wire \[2].X0xDP[2][36]_i_2_n_0 ;
  wire \[2].X0xDP[2][37]_i_2_n_0 ;
  wire \[2].X0xDP[2][38]_i_2_n_0 ;
  wire \[2].X0xDP[2][39]_i_2_n_0 ;
  wire \[2].X0xDP[2][3]_i_2_n_0 ;
  wire \[2].X0xDP[2][40]_i_2_n_0 ;
  wire \[2].X0xDP[2][41]_i_2_n_0 ;
  wire \[2].X0xDP[2][42]_i_2_n_0 ;
  wire \[2].X0xDP[2][43]_i_2_n_0 ;
  wire \[2].X0xDP[2][44]_i_2_n_0 ;
  wire \[2].X0xDP[2][45]_i_2_n_0 ;
  wire \[2].X0xDP[2][46]_i_2_n_0 ;
  wire \[2].X0xDP[2][47]_i_2_n_0 ;
  wire \[2].X0xDP[2][48]_i_2_n_0 ;
  wire \[2].X0xDP[2][49]_i_2_n_0 ;
  wire \[2].X0xDP[2][4]_i_2_n_0 ;
  wire \[2].X0xDP[2][50]_i_2_n_0 ;
  wire \[2].X0xDP[2][51]_i_2_n_0 ;
  wire \[2].X0xDP[2][52]_i_2_n_0 ;
  wire \[2].X0xDP[2][53]_i_2_n_0 ;
  wire \[2].X0xDP[2][54]_i_2_n_0 ;
  wire \[2].X0xDP[2][55]_i_2_n_0 ;
  wire \[2].X0xDP[2][56]_i_2_n_0 ;
  wire \[2].X0xDP[2][57]_i_2_n_0 ;
  wire \[2].X0xDP[2][58]_i_2_n_0 ;
  wire \[2].X0xDP[2][59]_i_2_n_0 ;
  wire \[2].X0xDP[2][5]_i_2_n_0 ;
  wire \[2].X0xDP[2][60]_i_2_n_0 ;
  wire \[2].X0xDP[2][61]_i_2_n_0 ;
  wire \[2].X0xDP[2][62]_i_2_n_0 ;
  wire \[2].X0xDP[2][63]_i_2_n_0 ;
  wire \[2].X0xDP[2][63]_i_3_n_0 ;
  wire \[2].X0xDP[2][63]_i_4_n_0 ;
  wire \[2].X0xDP[2][6]_i_2_n_0 ;
  wire \[2].X0xDP[2][7]_i_2_n_0 ;
  wire \[2].X0xDP[2][8]_i_2_n_0 ;
  wire \[2].X0xDP[2][9]_i_2_n_0 ;
  wire \[2].X1xDP[2][0]_i_2_n_0 ;
  wire \[2].X1xDP[2][10]_i_2_n_0 ;
  wire \[2].X1xDP[2][11]_i_2_n_0 ;
  wire \[2].X1xDP[2][12]_i_2_n_0 ;
  wire \[2].X1xDP[2][13]_i_2_n_0 ;
  wire \[2].X1xDP[2][14]_i_2_n_0 ;
  wire \[2].X1xDP[2][15]_i_2_n_0 ;
  wire \[2].X1xDP[2][16]_i_2_n_0 ;
  wire \[2].X1xDP[2][17]_i_2_n_0 ;
  wire \[2].X1xDP[2][18]_i_2_n_0 ;
  wire \[2].X1xDP[2][19]_i_2_n_0 ;
  wire \[2].X1xDP[2][1]_i_2_n_0 ;
  wire \[2].X1xDP[2][20]_i_2_n_0 ;
  wire \[2].X1xDP[2][21]_i_2_n_0 ;
  wire \[2].X1xDP[2][22]_i_2_n_0 ;
  wire \[2].X1xDP[2][23]_i_2_n_0 ;
  wire \[2].X1xDP[2][24]_i_2_n_0 ;
  wire \[2].X1xDP[2][25]_i_2_n_0 ;
  wire \[2].X1xDP[2][26]_i_2_n_0 ;
  wire \[2].X1xDP[2][27]_i_2_n_0 ;
  wire \[2].X1xDP[2][28]_i_2_n_0 ;
  wire \[2].X1xDP[2][29]_i_2_n_0 ;
  wire \[2].X1xDP[2][2]_i_2_n_0 ;
  wire \[2].X1xDP[2][30]_i_2_n_0 ;
  wire \[2].X1xDP[2][31]_i_2_n_0 ;
  wire \[2].X1xDP[2][32]_i_2_n_0 ;
  wire \[2].X1xDP[2][33]_i_2_n_0 ;
  wire \[2].X1xDP[2][34]_i_2_n_0 ;
  wire \[2].X1xDP[2][35]_i_2_n_0 ;
  wire \[2].X1xDP[2][36]_i_2_n_0 ;
  wire \[2].X1xDP[2][37]_i_2_n_0 ;
  wire \[2].X1xDP[2][38]_i_2_n_0 ;
  wire \[2].X1xDP[2][39]_i_2_n_0 ;
  wire \[2].X1xDP[2][3]_i_2_n_0 ;
  wire \[2].X1xDP[2][40]_i_2_n_0 ;
  wire \[2].X1xDP[2][41]_i_2_n_0 ;
  wire \[2].X1xDP[2][42]_i_2_n_0 ;
  wire \[2].X1xDP[2][43]_i_2_n_0 ;
  wire \[2].X1xDP[2][44]_i_2_n_0 ;
  wire \[2].X1xDP[2][45]_i_2_n_0 ;
  wire \[2].X1xDP[2][46]_i_2_n_0 ;
  wire \[2].X1xDP[2][47]_i_2_n_0 ;
  wire \[2].X1xDP[2][48]_i_2_n_0 ;
  wire \[2].X1xDP[2][49]_i_2_n_0 ;
  wire \[2].X1xDP[2][4]_i_2_n_0 ;
  wire \[2].X1xDP[2][50]_i_2_n_0 ;
  wire \[2].X1xDP[2][51]_i_2_n_0 ;
  wire \[2].X1xDP[2][52]_i_2_n_0 ;
  wire \[2].X1xDP[2][53]_i_2_n_0 ;
  wire \[2].X1xDP[2][54]_i_2_n_0 ;
  wire \[2].X1xDP[2][55]_i_2_n_0 ;
  wire \[2].X1xDP[2][56]_i_2_n_0 ;
  wire \[2].X1xDP[2][57]_i_2_n_0 ;
  wire \[2].X1xDP[2][58]_i_2_n_0 ;
  wire \[2].X1xDP[2][59]_i_2_n_0 ;
  wire \[2].X1xDP[2][5]_i_2_n_0 ;
  wire \[2].X1xDP[2][60]_i_2_n_0 ;
  wire \[2].X1xDP[2][61]_i_2_n_0 ;
  wire \[2].X1xDP[2][62]_i_2_n_0 ;
  wire \[2].X1xDP[2][62]_i_3_n_0 ;
  wire \[2].X1xDP[2][63]_i_10_n_0 ;
  wire \[2].X1xDP[2][63]_i_12_n_0 ;
  wire \[2].X1xDP[2][63]_i_1_n_0 ;
  wire \[2].X1xDP[2][63]_i_3_n_0 ;
  wire \[2].X1xDP[2][63]_i_5_n_0 ;
  wire \[2].X1xDP[2][63]_i_6_n_0 ;
  wire \[2].X1xDP[2][63]_i_7_n_0 ;
  wire \[2].X1xDP[2][63]_i_8_n_0 ;
  wire \[2].X1xDP[2][63]_i_9_n_0 ;
  wire \[2].X1xDP[2][6]_i_2_n_0 ;
  wire \[2].X1xDP[2][7]_i_2_n_0 ;
  wire \[2].X1xDP[2][8]_i_2_n_0 ;
  wire \[2].X1xDP[2][9]_i_2_n_0 ;
  wire \[2].X2xDP[2][0]_i_2_n_0 ;
  wire \[2].X2xDP[2][10]_i_2_n_0 ;
  wire \[2].X2xDP[2][11]_i_2_n_0 ;
  wire \[2].X2xDP[2][12]_i_2_n_0 ;
  wire \[2].X2xDP[2][13]_i_2_n_0 ;
  wire \[2].X2xDP[2][14]_i_2_n_0 ;
  wire \[2].X2xDP[2][15]_i_2_n_0 ;
  wire \[2].X2xDP[2][16]_i_2_n_0 ;
  wire \[2].X2xDP[2][17]_i_2_n_0 ;
  wire \[2].X2xDP[2][18]_i_2_n_0 ;
  wire \[2].X2xDP[2][19]_i_2_n_0 ;
  wire \[2].X2xDP[2][1]_i_2_n_0 ;
  wire \[2].X2xDP[2][20]_i_2_n_0 ;
  wire \[2].X2xDP[2][21]_i_2_n_0 ;
  wire \[2].X2xDP[2][22]_i_2_n_0 ;
  wire \[2].X2xDP[2][23]_i_2_n_0 ;
  wire \[2].X2xDP[2][24]_i_2_n_0 ;
  wire \[2].X2xDP[2][25]_i_2_n_0 ;
  wire \[2].X2xDP[2][26]_i_2_n_0 ;
  wire \[2].X2xDP[2][27]_i_2_n_0 ;
  wire \[2].X2xDP[2][28]_i_2_n_0 ;
  wire \[2].X2xDP[2][29]_i_2_n_0 ;
  wire \[2].X2xDP[2][2]_i_2_n_0 ;
  wire \[2].X2xDP[2][30]_i_2_n_0 ;
  wire \[2].X2xDP[2][31]_i_2_n_0 ;
  wire \[2].X2xDP[2][32]_i_2_n_0 ;
  wire \[2].X2xDP[2][33]_i_2_n_0 ;
  wire \[2].X2xDP[2][34]_i_2_n_0 ;
  wire \[2].X2xDP[2][35]_i_2_n_0 ;
  wire \[2].X2xDP[2][36]_i_2_n_0 ;
  wire \[2].X2xDP[2][37]_i_2_n_0 ;
  wire \[2].X2xDP[2][38]_i_2_n_0 ;
  wire \[2].X2xDP[2][39]_i_2_n_0 ;
  wire \[2].X2xDP[2][3]_i_2_n_0 ;
  wire \[2].X2xDP[2][40]_i_2_n_0 ;
  wire \[2].X2xDP[2][41]_i_2_n_0 ;
  wire \[2].X2xDP[2][42]_i_2_n_0 ;
  wire \[2].X2xDP[2][43]_i_2_n_0 ;
  wire \[2].X2xDP[2][44]_i_2_n_0 ;
  wire \[2].X2xDP[2][45]_i_2_n_0 ;
  wire \[2].X2xDP[2][46]_i_2_n_0 ;
  wire \[2].X2xDP[2][47]_i_2_n_0 ;
  wire \[2].X2xDP[2][48]_i_2_n_0 ;
  wire \[2].X2xDP[2][49]_i_2_n_0 ;
  wire \[2].X2xDP[2][4]_i_2_n_0 ;
  wire \[2].X2xDP[2][50]_i_2_n_0 ;
  wire \[2].X2xDP[2][51]_i_2_n_0 ;
  wire \[2].X2xDP[2][52]_i_2_n_0 ;
  wire \[2].X2xDP[2][53]_i_2_n_0 ;
  wire \[2].X2xDP[2][54]_i_2_n_0 ;
  wire \[2].X2xDP[2][55]_i_2_n_0 ;
  wire \[2].X2xDP[2][56]_i_2_n_0 ;
  wire \[2].X2xDP[2][5]_i_2_n_0 ;
  wire \[2].X2xDP[2][62]_i_2_n_0 ;
  wire \[2].X2xDP[2][63]_i_2_n_0 ;
  wire \[2].X2xDP[2][63]_i_3_n_0 ;
  wire \[2].X2xDP[2][6]_i_2_n_0 ;
  wire \[2].X2xDP[2][7]_i_2_n_0 ;
  wire \[2].X2xDP[2][8]_i_2_n_0 ;
  wire \[2].X2xDP[2][9]_i_2_n_0 ;
  wire \[2].X3xDP[2][0]_i_2_n_0 ;
  wire \[2].X3xDP[2][10]_i_2_n_0 ;
  wire \[2].X3xDP[2][11]_i_2_n_0 ;
  wire \[2].X3xDP[2][12]_i_2_n_0 ;
  wire \[2].X3xDP[2][13]_i_2_n_0 ;
  wire \[2].X3xDP[2][14]_i_2_n_0 ;
  wire \[2].X3xDP[2][15]_i_2_n_0 ;
  wire \[2].X3xDP[2][16]_i_2_n_0 ;
  wire \[2].X3xDP[2][17]_i_2_n_0 ;
  wire \[2].X3xDP[2][18]_i_2_n_0 ;
  wire \[2].X3xDP[2][19]_i_2_n_0 ;
  wire \[2].X3xDP[2][1]_i_2_n_0 ;
  wire \[2].X3xDP[2][20]_i_2_n_0 ;
  wire \[2].X3xDP[2][21]_i_2_n_0 ;
  wire \[2].X3xDP[2][22]_i_2_n_0 ;
  wire \[2].X3xDP[2][23]_i_2_n_0 ;
  wire \[2].X3xDP[2][24]_i_2_n_0 ;
  wire \[2].X3xDP[2][25]_i_2_n_0 ;
  wire \[2].X3xDP[2][26]_i_2_n_0 ;
  wire \[2].X3xDP[2][27]_i_2_n_0 ;
  wire \[2].X3xDP[2][28]_i_2_n_0 ;
  wire \[2].X3xDP[2][29]_i_2_n_0 ;
  wire \[2].X3xDP[2][2]_i_2_n_0 ;
  wire \[2].X3xDP[2][30]_i_2_n_0 ;
  wire \[2].X3xDP[2][31]_i_2_n_0 ;
  wire \[2].X3xDP[2][32]_i_2_n_0 ;
  wire \[2].X3xDP[2][33]_i_2_n_0 ;
  wire \[2].X3xDP[2][34]_i_2_n_0 ;
  wire \[2].X3xDP[2][35]_i_2_n_0 ;
  wire \[2].X3xDP[2][36]_i_2_n_0 ;
  wire \[2].X3xDP[2][37]_i_2_n_0 ;
  wire \[2].X3xDP[2][38]_i_2_n_0 ;
  wire \[2].X3xDP[2][39]_i_2_n_0 ;
  wire \[2].X3xDP[2][3]_i_2_n_0 ;
  wire \[2].X3xDP[2][40]_i_2_n_0 ;
  wire \[2].X3xDP[2][41]_i_2_n_0 ;
  wire \[2].X3xDP[2][42]_i_2_n_0 ;
  wire \[2].X3xDP[2][43]_i_2_n_0 ;
  wire \[2].X3xDP[2][44]_i_2_n_0 ;
  wire \[2].X3xDP[2][45]_i_2_n_0 ;
  wire \[2].X3xDP[2][46]_i_2_n_0 ;
  wire \[2].X3xDP[2][47]_i_2_n_0 ;
  wire \[2].X3xDP[2][48]_i_2_n_0 ;
  wire \[2].X3xDP[2][49]_i_2_n_0 ;
  wire \[2].X3xDP[2][4]_i_2_n_0 ;
  wire \[2].X3xDP[2][50]_i_2_n_0 ;
  wire \[2].X3xDP[2][51]_i_2_n_0 ;
  wire \[2].X3xDP[2][52]_i_2_n_0 ;
  wire \[2].X3xDP[2][53]_i_2_n_0 ;
  wire \[2].X3xDP[2][54]_i_2_n_0 ;
  wire \[2].X3xDP[2][55]_i_2_n_0 ;
  wire \[2].X3xDP[2][56]_i_2_n_0 ;
  wire \[2].X3xDP[2][57]_i_2_n_0 ;
  wire \[2].X3xDP[2][58]_i_2_n_0 ;
  wire \[2].X3xDP[2][59]_i_2_n_0 ;
  wire \[2].X3xDP[2][5]_i_2_n_0 ;
  wire \[2].X3xDP[2][60]_i_2_n_0 ;
  wire \[2].X3xDP[2][61]_i_2_n_0 ;
  wire \[2].X3xDP[2][62]_i_2_n_0 ;
  wire \[2].X3xDP[2][62]_i_3_n_0 ;
  wire \[2].X3xDP[2][63]_i_1_n_0 ;
  wire \[2].X3xDP[2][63]_i_3_n_0 ;
  wire \[2].X3xDP[2][63]_i_4_n_0 ;
  wire \[2].X3xDP[2][63]_i_5_n_0 ;
  wire \[2].X3xDP[2][63]_i_6_n_0 ;
  wire \[2].X3xDP[2][6]_i_2_n_0 ;
  wire \[2].X3xDP[2][7]_i_2_n_0 ;
  wire \[2].X3xDP[2][8]_i_2_n_0 ;
  wire \[2].X3xDP[2][9]_i_2_n_0 ;
  wire \[2].X4xDP[2][0]_i_2_n_0 ;
  wire \[2].X4xDP[2][10]_i_2_n_0 ;
  wire \[2].X4xDP[2][11]_i_2_n_0 ;
  wire \[2].X4xDP[2][12]_i_2_n_0 ;
  wire \[2].X4xDP[2][13]_i_2_n_0 ;
  wire \[2].X4xDP[2][14]_i_2_n_0 ;
  wire \[2].X4xDP[2][15]_i_2_n_0 ;
  wire \[2].X4xDP[2][16]_i_2_n_0 ;
  wire \[2].X4xDP[2][17]_i_2_n_0 ;
  wire \[2].X4xDP[2][18]_i_2_n_0 ;
  wire \[2].X4xDP[2][19]_i_2_n_0 ;
  wire \[2].X4xDP[2][1]_i_2_n_0 ;
  wire \[2].X4xDP[2][20]_i_2_n_0 ;
  wire \[2].X4xDP[2][21]_i_2_n_0 ;
  wire \[2].X4xDP[2][22]_i_2_n_0 ;
  wire \[2].X4xDP[2][23]_i_2_n_0 ;
  wire \[2].X4xDP[2][24]_i_2_n_0 ;
  wire \[2].X4xDP[2][25]_i_2_n_0 ;
  wire \[2].X4xDP[2][26]_i_2_n_0 ;
  wire \[2].X4xDP[2][27]_i_2_n_0 ;
  wire \[2].X4xDP[2][28]_i_2_n_0 ;
  wire \[2].X4xDP[2][29]_i_2_n_0 ;
  wire \[2].X4xDP[2][2]_i_2_n_0 ;
  wire \[2].X4xDP[2][30]_i_2_n_0 ;
  wire \[2].X4xDP[2][31]_i_2_n_0 ;
  wire \[2].X4xDP[2][32]_i_2_n_0 ;
  wire \[2].X4xDP[2][33]_i_2_n_0 ;
  wire \[2].X4xDP[2][34]_i_2_n_0 ;
  wire \[2].X4xDP[2][35]_i_2_n_0 ;
  wire \[2].X4xDP[2][36]_i_2_n_0 ;
  wire \[2].X4xDP[2][37]_i_2_n_0 ;
  wire \[2].X4xDP[2][38]_i_2_n_0 ;
  wire \[2].X4xDP[2][39]_i_2_n_0 ;
  wire \[2].X4xDP[2][3]_i_2_n_0 ;
  wire \[2].X4xDP[2][40]_i_2_n_0 ;
  wire \[2].X4xDP[2][41]_i_2_n_0 ;
  wire \[2].X4xDP[2][42]_i_2_n_0 ;
  wire \[2].X4xDP[2][43]_i_2_n_0 ;
  wire \[2].X4xDP[2][44]_i_2_n_0 ;
  wire \[2].X4xDP[2][45]_i_2_n_0 ;
  wire \[2].X4xDP[2][46]_i_2_n_0 ;
  wire \[2].X4xDP[2][47]_i_2_n_0 ;
  wire \[2].X4xDP[2][48]_i_2_n_0 ;
  wire \[2].X4xDP[2][49]_i_2_n_0 ;
  wire \[2].X4xDP[2][4]_i_2_n_0 ;
  wire \[2].X4xDP[2][50]_i_2_n_0 ;
  wire \[2].X4xDP[2][51]_i_2_n_0 ;
  wire \[2].X4xDP[2][52]_i_2_n_0 ;
  wire \[2].X4xDP[2][52]_i_3_n_0 ;
  wire \[2].X4xDP[2][53]_i_2_n_0 ;
  wire \[2].X4xDP[2][54]_i_2_n_0 ;
  wire \[2].X4xDP[2][55]_i_2_n_0 ;
  wire \[2].X4xDP[2][56]_i_2_n_0 ;
  wire \[2].X4xDP[2][57]_i_2_n_0 ;
  wire \[2].X4xDP[2][58]_i_2_n_0 ;
  wire \[2].X4xDP[2][59]_i_2_n_0 ;
  wire \[2].X4xDP[2][5]_i_2_n_0 ;
  wire \[2].X4xDP[2][60]_i_2_n_0 ;
  wire \[2].X4xDP[2][61]_i_2_n_0 ;
  wire \[2].X4xDP[2][62]_i_2_n_0 ;
  wire \[2].X4xDP[2][63]_i_2_n_0 ;
  wire \[2].X4xDP[2][6]_i_2_n_0 ;
  wire \[2].X4xDP[2][7]_i_2_n_0 ;
  wire \[2].X4xDP[2][8]_i_2_n_0 ;
  wire \[2].X4xDP[2][9]_i_2_n_0 ;
  wire addedDomainSeparationxSP_i_1_n_0;
  wire addedKeyAtInitxSP_i_1_n_0;
  wire clk_i;
  wire clk_i_IBUF;
  wire clk_i_IBUF_BUFG;
  wire [2:0]\core/core/FSMxDP ;
  wire \core/core/RoundCounter ;
  wire \core/core/RoundCounter_reg_n_0_[0] ;
  wire \core/core/RoundCounter_reg_n_0_[1] ;
  wire \core/core/RoundCounter_reg_n_0_[2] ;
  wire \core/core/RoundCounter_reg_n_0_[3] ;
  wire \core/core/addedDomainSeparationxSP ;
  wire \core/core/addedKeyAtInitxSP ;
  wire \core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__0_n_0 ;
  wire \core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__1_n_0 ;
  wire \core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep_n_0 ;
  wire \core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__0_n_0 ;
  wire \core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__1_n_0 ;
  wire \core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__2_n_0 ;
  wire \core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep_n_0 ;
  wire \core/core/ascon128_g.ascons_state/SboxCounterxD0 ;
  wire [6:0]\core/core/ascon128_g.ascons_state/SboxCounterxD_reg ;
  wire [1:0]\core/core/ascon128_g.ascons_state/StateFSMxDP ;
  wire [2:0]\core/core/ascon128_g.ascons_state/X0SboxInxD[0] ;
  wire [63:0]\core/core/ascon128_g.ascons_state/X0xDN[0] ;
  wire [63:0]\core/core/ascon128_g.ascons_state/X0xDN[1] ;
  wire [63:0]\core/core/ascon128_g.ascons_state/X0xDN[2]0_in ;
  wire [2:0]\core/core/ascon128_g.ascons_state/X1SboxInxD[0] ;
  wire [63:0]\core/core/ascon128_g.ascons_state/X1xDN[0] ;
  wire [63:0]\core/core/ascon128_g.ascons_state/X1xDN[1] ;
  wire [63:0]\core/core/ascon128_g.ascons_state/X1xDN[2] ;
  wire [2:0]\core/core/ascon128_g.ascons_state/X2SboxInxD[0] ;
  wire [2:1]\core/core/ascon128_g.ascons_state/X2SboxOutxD[0] ;
  wire [63:0]\core/core/ascon128_g.ascons_state/X2xDN[0] ;
  wire [63:0]\core/core/ascon128_g.ascons_state/X2xDN[1] ;
  wire [63:0]\core/core/ascon128_g.ascons_state/X2xDN[2] ;
  wire [2:0]\core/core/ascon128_g.ascons_state/X3SboxInxD[0] ;
  wire [63:0]\core/core/ascon128_g.ascons_state/X3xDN[0] ;
  wire [63:0]\core/core/ascon128_g.ascons_state/X3xDN[1] ;
  wire [63:0]\core/core/ascon128_g.ascons_state/X3xDN[2] ;
  wire [2:0]\core/core/ascon128_g.ascons_state/X4SboxInxD[0] ;
  wire [2:0]\core/core/ascon128_g.ascons_state/X4SboxOutxD[0] ;
  wire [63:0]\core/core/ascon128_g.ascons_state/X4xDN[0] ;
  wire [63:0]\core/core/ascon128_g.ascons_state/X4xDN[1] ;
  wire [63:0]\core/core/ascon128_g.ascons_state/X4xDN[2] ;
  wire \core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][10] ;
  wire \core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][11] ;
  wire \core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][12] ;
  wire \core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][13] ;
  wire \core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][14] ;
  wire \core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][15] ;
  wire \core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][16] ;
  wire \core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][17] ;
  wire \core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][18] ;
  wire \core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][19] ;
  wire \core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][1] ;
  wire \core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][20] ;
  wire \core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][21] ;
  wire \core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][22] ;
  wire \core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][23] ;
  wire \core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][24] ;
  wire \core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][25] ;
  wire \core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][26] ;
  wire \core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][27] ;
  wire \core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][28] ;
  wire \core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][29] ;
  wire \core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][2] ;
  wire \core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][30] ;
  wire \core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][31] ;
  wire \core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][32] ;
  wire \core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][33] ;
  wire \core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][34] ;
  wire \core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][35] ;
  wire \core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][36] ;
  wire \core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][37] ;
  wire \core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][38] ;
  wire \core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][39] ;
  wire \core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][3] ;
  wire \core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][40] ;
  wire \core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][41] ;
  wire \core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][42] ;
  wire \core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][43] ;
  wire \core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][44] ;
  wire \core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][45] ;
  wire \core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][46] ;
  wire \core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][47] ;
  wire \core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][48] ;
  wire \core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][49] ;
  wire \core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][4] ;
  wire \core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][50] ;
  wire \core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][51] ;
  wire \core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][52] ;
  wire \core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][53] ;
  wire \core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][54] ;
  wire \core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][55] ;
  wire \core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][56] ;
  wire \core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][57] ;
  wire \core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][58] ;
  wire \core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][59] ;
  wire \core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][5] ;
  wire \core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][60] ;
  wire \core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][61] ;
  wire \core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][62] ;
  wire \core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][63] ;
  wire \core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][6] ;
  wire \core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][7] ;
  wire \core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][8] ;
  wire \core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][9] ;
  wire \core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][10] ;
  wire \core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][11] ;
  wire \core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][12] ;
  wire \core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][13] ;
  wire \core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][14] ;
  wire \core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][15] ;
  wire \core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][16] ;
  wire \core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][17] ;
  wire \core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][18] ;
  wire \core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][19] ;
  wire \core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][1] ;
  wire \core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][20] ;
  wire \core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][21] ;
  wire \core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][22] ;
  wire \core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][23] ;
  wire \core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][24] ;
  wire \core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][25] ;
  wire \core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][26] ;
  wire \core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][27] ;
  wire \core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][28] ;
  wire \core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][29] ;
  wire \core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][2] ;
  wire \core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][30] ;
  wire \core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][31] ;
  wire \core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][32] ;
  wire \core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][33] ;
  wire \core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][34] ;
  wire \core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][35] ;
  wire \core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][36] ;
  wire \core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][37] ;
  wire \core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][38] ;
  wire \core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][39] ;
  wire \core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][3] ;
  wire \core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][40] ;
  wire \core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][41] ;
  wire \core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][42] ;
  wire \core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][43] ;
  wire \core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][44] ;
  wire \core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][45] ;
  wire \core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][46] ;
  wire \core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][47] ;
  wire \core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][48] ;
  wire \core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][49] ;
  wire \core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][4] ;
  wire \core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][50] ;
  wire \core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][51] ;
  wire \core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][52] ;
  wire \core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][53] ;
  wire \core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][54] ;
  wire \core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][55] ;
  wire \core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][56] ;
  wire \core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][57] ;
  wire \core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][58] ;
  wire \core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][59] ;
  wire \core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][5] ;
  wire \core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][60] ;
  wire \core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][61] ;
  wire \core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][62] ;
  wire \core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][63] ;
  wire \core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][6] ;
  wire \core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][7] ;
  wire \core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][8] ;
  wire \core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][9] ;
  wire \core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][10] ;
  wire \core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][11] ;
  wire \core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][12] ;
  wire \core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][13] ;
  wire \core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][14] ;
  wire \core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][15] ;
  wire \core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][16] ;
  wire \core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][17] ;
  wire \core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][18] ;
  wire \core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][19] ;
  wire \core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][1] ;
  wire \core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][20] ;
  wire \core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][21] ;
  wire \core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][22] ;
  wire \core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][23] ;
  wire \core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][24] ;
  wire \core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][25] ;
  wire \core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][26] ;
  wire \core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][27] ;
  wire \core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][28] ;
  wire \core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][29] ;
  wire \core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][2] ;
  wire \core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][30] ;
  wire \core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][31] ;
  wire \core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][32] ;
  wire \core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][33] ;
  wire \core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][34] ;
  wire \core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][35] ;
  wire \core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][36] ;
  wire \core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][37] ;
  wire \core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][38] ;
  wire \core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][39] ;
  wire \core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][3] ;
  wire \core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][40] ;
  wire \core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][41] ;
  wire \core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][42] ;
  wire \core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][43] ;
  wire \core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][44] ;
  wire \core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][45] ;
  wire \core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][46] ;
  wire \core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][47] ;
  wire \core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][48] ;
  wire \core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][49] ;
  wire \core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][4] ;
  wire \core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][50] ;
  wire \core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][51] ;
  wire \core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][52] ;
  wire \core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][53] ;
  wire \core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][54] ;
  wire \core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][55] ;
  wire \core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][56] ;
  wire \core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][57] ;
  wire \core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][58] ;
  wire \core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][59] ;
  wire \core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][5] ;
  wire \core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][60] ;
  wire \core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][61] ;
  wire \core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][62] ;
  wire \core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][63] ;
  wire \core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][6] ;
  wire \core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][7] ;
  wire \core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][8] ;
  wire \core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][9] ;
  wire \core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][10] ;
  wire \core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][11] ;
  wire \core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][12] ;
  wire \core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][13] ;
  wire \core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][14] ;
  wire \core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][15] ;
  wire \core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][16] ;
  wire \core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][17] ;
  wire \core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][18] ;
  wire \core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][19] ;
  wire \core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][1] ;
  wire \core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][20] ;
  wire \core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][21] ;
  wire \core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][22] ;
  wire \core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][23] ;
  wire \core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][24] ;
  wire \core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][25] ;
  wire \core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][26] ;
  wire \core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][27] ;
  wire \core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][28] ;
  wire \core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][29] ;
  wire \core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][2] ;
  wire \core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][30] ;
  wire \core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][31] ;
  wire \core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][32] ;
  wire \core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][33] ;
  wire \core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][34] ;
  wire \core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][35] ;
  wire \core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][36] ;
  wire \core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][37] ;
  wire \core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][38] ;
  wire \core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][39] ;
  wire \core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][3] ;
  wire \core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][40] ;
  wire \core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][41] ;
  wire \core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][42] ;
  wire \core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][43] ;
  wire \core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][44] ;
  wire \core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][45] ;
  wire \core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][46] ;
  wire \core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][47] ;
  wire \core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][48] ;
  wire \core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][49] ;
  wire \core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][4] ;
  wire \core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][50] ;
  wire \core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][51] ;
  wire \core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][52] ;
  wire \core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][53] ;
  wire \core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][54] ;
  wire \core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][55] ;
  wire \core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][56] ;
  wire \core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][57] ;
  wire \core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][58] ;
  wire \core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][59] ;
  wire \core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][5] ;
  wire \core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][60] ;
  wire \core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][61] ;
  wire \core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][62] ;
  wire \core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][63] ;
  wire \core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][6] ;
  wire \core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][7] ;
  wire \core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][8] ;
  wire \core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][9] ;
  wire \core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][10] ;
  wire \core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][11] ;
  wire \core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][12] ;
  wire \core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][13] ;
  wire \core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][14] ;
  wire \core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][15] ;
  wire \core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][16] ;
  wire \core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][17] ;
  wire \core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][18] ;
  wire \core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][19] ;
  wire \core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][1] ;
  wire \core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][20] ;
  wire \core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][21] ;
  wire \core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][22] ;
  wire \core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][23] ;
  wire \core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][24] ;
  wire \core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][25] ;
  wire \core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][26] ;
  wire \core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][27] ;
  wire \core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][28] ;
  wire \core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][29] ;
  wire \core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][2] ;
  wire \core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][30] ;
  wire \core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][31] ;
  wire \core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][32] ;
  wire \core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][33] ;
  wire \core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][34] ;
  wire \core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][35] ;
  wire \core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][36] ;
  wire \core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][37] ;
  wire \core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][38] ;
  wire \core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][39] ;
  wire \core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][3] ;
  wire \core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][40] ;
  wire \core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][41] ;
  wire \core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][42] ;
  wire \core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][43] ;
  wire \core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][44] ;
  wire \core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][45] ;
  wire \core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][46] ;
  wire \core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][47] ;
  wire \core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][48] ;
  wire \core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][49] ;
  wire \core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][4] ;
  wire \core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][50] ;
  wire \core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][51] ;
  wire \core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][52] ;
  wire \core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][53] ;
  wire \core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][54] ;
  wire \core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][55] ;
  wire \core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][56] ;
  wire \core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][57] ;
  wire \core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][58] ;
  wire \core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][59] ;
  wire \core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][5] ;
  wire \core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][60] ;
  wire \core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][61] ;
  wire \core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][62] ;
  wire \core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][63] ;
  wire \core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][6] ;
  wire \core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][7] ;
  wire \core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][8] ;
  wire \core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][9] ;
  wire \core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][10] ;
  wire \core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][11] ;
  wire \core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][12] ;
  wire \core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][13] ;
  wire \core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][14] ;
  wire \core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][15] ;
  wire \core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][16] ;
  wire \core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][17] ;
  wire \core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][18] ;
  wire \core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][19] ;
  wire \core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][1] ;
  wire \core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][20] ;
  wire \core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][21] ;
  wire \core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][22] ;
  wire \core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][23] ;
  wire \core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][24] ;
  wire \core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][25] ;
  wire \core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][26] ;
  wire \core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][27] ;
  wire \core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][28] ;
  wire \core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][29] ;
  wire \core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][2] ;
  wire \core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][30] ;
  wire \core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][31] ;
  wire \core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][32] ;
  wire \core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][33] ;
  wire \core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][34] ;
  wire \core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][35] ;
  wire \core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][36] ;
  wire \core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][37] ;
  wire \core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][38] ;
  wire \core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][39] ;
  wire \core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][3] ;
  wire \core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][40] ;
  wire \core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][41] ;
  wire \core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][42] ;
  wire \core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][43] ;
  wire \core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][44] ;
  wire \core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][45] ;
  wire \core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][46] ;
  wire \core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][47] ;
  wire \core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][48] ;
  wire \core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][49] ;
  wire \core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][4] ;
  wire \core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][50] ;
  wire \core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][51] ;
  wire \core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][52] ;
  wire \core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][53] ;
  wire \core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][54] ;
  wire \core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][55] ;
  wire \core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][56] ;
  wire \core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][57] ;
  wire \core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][58] ;
  wire \core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][59] ;
  wire \core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][5] ;
  wire \core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][60] ;
  wire \core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][61] ;
  wire \core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][62] ;
  wire \core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][63] ;
  wire \core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][6] ;
  wire \core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][7] ;
  wire \core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][8] ;
  wire \core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][9] ;
  wire \core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][10] ;
  wire \core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][11] ;
  wire \core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][12] ;
  wire \core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][13] ;
  wire \core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][14] ;
  wire \core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][15] ;
  wire \core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][16] ;
  wire \core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][17] ;
  wire \core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][18] ;
  wire \core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][19] ;
  wire \core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][1] ;
  wire \core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][20] ;
  wire \core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][21] ;
  wire \core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][22] ;
  wire \core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][23] ;
  wire \core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][24] ;
  wire \core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][25] ;
  wire \core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][26] ;
  wire \core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][27] ;
  wire \core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][28] ;
  wire \core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][29] ;
  wire \core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][2] ;
  wire \core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][30] ;
  wire \core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][31] ;
  wire \core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][32] ;
  wire \core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][33] ;
  wire \core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][34] ;
  wire \core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][35] ;
  wire \core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][36] ;
  wire \core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][37] ;
  wire \core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][38] ;
  wire \core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][39] ;
  wire \core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][3] ;
  wire \core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][40] ;
  wire \core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][41] ;
  wire \core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][42] ;
  wire \core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][43] ;
  wire \core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][44] ;
  wire \core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][45] ;
  wire \core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][46] ;
  wire \core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][47] ;
  wire \core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][48] ;
  wire \core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][49] ;
  wire \core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][4] ;
  wire \core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][50] ;
  wire \core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][51] ;
  wire \core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][52] ;
  wire \core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][53] ;
  wire \core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][54] ;
  wire \core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][55] ;
  wire \core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][56] ;
  wire \core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][57] ;
  wire \core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][58] ;
  wire \core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][59] ;
  wire \core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][5] ;
  wire \core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][60] ;
  wire \core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][61] ;
  wire \core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][62] ;
  wire \core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][63] ;
  wire \core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][6] ;
  wire \core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][7] ;
  wire \core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][8] ;
  wire \core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][9] ;
  wire \core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][10] ;
  wire \core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][11] ;
  wire \core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][12] ;
  wire \core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][13] ;
  wire \core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][14] ;
  wire \core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][15] ;
  wire \core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][16] ;
  wire \core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][17] ;
  wire \core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][18] ;
  wire \core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][19] ;
  wire \core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][1] ;
  wire \core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][20] ;
  wire \core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][21] ;
  wire \core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][22] ;
  wire \core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][23] ;
  wire \core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][24] ;
  wire \core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][25] ;
  wire \core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][26] ;
  wire \core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][27] ;
  wire \core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][28] ;
  wire \core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][29] ;
  wire \core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][2] ;
  wire \core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][30] ;
  wire \core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][31] ;
  wire \core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][32] ;
  wire \core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][33] ;
  wire \core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][34] ;
  wire \core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][35] ;
  wire \core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][36] ;
  wire \core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][37] ;
  wire \core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][38] ;
  wire \core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][39] ;
  wire \core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][3] ;
  wire \core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][40] ;
  wire \core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][41] ;
  wire \core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][42] ;
  wire \core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][43] ;
  wire \core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][44] ;
  wire \core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][45] ;
  wire \core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][46] ;
  wire \core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][47] ;
  wire \core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][48] ;
  wire \core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][49] ;
  wire \core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][4] ;
  wire \core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][50] ;
  wire \core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][51] ;
  wire \core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][52] ;
  wire \core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][53] ;
  wire \core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][54] ;
  wire \core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][55] ;
  wire \core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][56] ;
  wire \core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][57] ;
  wire \core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][58] ;
  wire \core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][59] ;
  wire \core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][5] ;
  wire \core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][60] ;
  wire \core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][61] ;
  wire \core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][62] ;
  wire \core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][63] ;
  wire \core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][6] ;
  wire \core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][7] ;
  wire \core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][8] ;
  wire \core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][9] ;
  wire \core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][10] ;
  wire \core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][11] ;
  wire \core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][12] ;
  wire \core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][13] ;
  wire \core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][14] ;
  wire \core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][15] ;
  wire \core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][16] ;
  wire \core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][17] ;
  wire \core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][18] ;
  wire \core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][19] ;
  wire \core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][1] ;
  wire \core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][20] ;
  wire \core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][21] ;
  wire \core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][22] ;
  wire \core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][23] ;
  wire \core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][24] ;
  wire \core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][25] ;
  wire \core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][26] ;
  wire \core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][27] ;
  wire \core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][28] ;
  wire \core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][29] ;
  wire \core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][2] ;
  wire \core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][30] ;
  wire \core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][31] ;
  wire \core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][32] ;
  wire \core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][33] ;
  wire \core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][34] ;
  wire \core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][35] ;
  wire \core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][36] ;
  wire \core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][37] ;
  wire \core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][38] ;
  wire \core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][39] ;
  wire \core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][3] ;
  wire \core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][40] ;
  wire \core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][41] ;
  wire \core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][42] ;
  wire \core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][43] ;
  wire \core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][44] ;
  wire \core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][45] ;
  wire \core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][46] ;
  wire \core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][47] ;
  wire \core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][48] ;
  wire \core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][49] ;
  wire \core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][4] ;
  wire \core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][50] ;
  wire \core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][51] ;
  wire \core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][52] ;
  wire \core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][53] ;
  wire \core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][54] ;
  wire \core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][55] ;
  wire \core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][56] ;
  wire \core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][57] ;
  wire \core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][58] ;
  wire \core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][59] ;
  wire \core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][5] ;
  wire \core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][60] ;
  wire \core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][61] ;
  wire \core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][62] ;
  wire \core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][63] ;
  wire \core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][6] ;
  wire \core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][7] ;
  wire \core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][8] ;
  wire \core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][9] ;
  wire \core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][10] ;
  wire \core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][11] ;
  wire \core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][12] ;
  wire \core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][13] ;
  wire \core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][14] ;
  wire \core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][15] ;
  wire \core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][16] ;
  wire \core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][17] ;
  wire \core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][18] ;
  wire \core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][19] ;
  wire \core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][1] ;
  wire \core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][20] ;
  wire \core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][21] ;
  wire \core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][22] ;
  wire \core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][23] ;
  wire \core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][24] ;
  wire \core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][25] ;
  wire \core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][26] ;
  wire \core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][27] ;
  wire \core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][28] ;
  wire \core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][29] ;
  wire \core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][2] ;
  wire \core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][30] ;
  wire \core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][31] ;
  wire \core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][32] ;
  wire \core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][33] ;
  wire \core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][34] ;
  wire \core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][35] ;
  wire \core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][36] ;
  wire \core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][37] ;
  wire \core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][38] ;
  wire \core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][39] ;
  wire \core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][3] ;
  wire \core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][40] ;
  wire \core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][41] ;
  wire \core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][42] ;
  wire \core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][43] ;
  wire \core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][44] ;
  wire \core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][45] ;
  wire \core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][46] ;
  wire \core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][47] ;
  wire \core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][48] ;
  wire \core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][49] ;
  wire \core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][4] ;
  wire \core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][50] ;
  wire \core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][51] ;
  wire \core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][52] ;
  wire \core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][53] ;
  wire \core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][54] ;
  wire \core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][55] ;
  wire \core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][56] ;
  wire \core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][57] ;
  wire \core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][58] ;
  wire \core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][59] ;
  wire \core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][5] ;
  wire \core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][60] ;
  wire \core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][61] ;
  wire \core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][62] ;
  wire \core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][63] ;
  wire \core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][6] ;
  wire \core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][7] ;
  wire \core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][8] ;
  wire \core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][9] ;
  wire \core/core/ascon128_g.ascons_state/[2].X0xDP_reg_n_0_[2][1] ;
  wire \core/core/ascon128_g.ascons_state/[2].X0xDP_reg_n_0_[2][63] ;
  wire \core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][10] ;
  wire \core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][11] ;
  wire \core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][12] ;
  wire \core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][13] ;
  wire \core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][14] ;
  wire \core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][15] ;
  wire \core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][16] ;
  wire \core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][17] ;
  wire \core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][18] ;
  wire \core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][19] ;
  wire \core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][1] ;
  wire \core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][20] ;
  wire \core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][21] ;
  wire \core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][22] ;
  wire \core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][23] ;
  wire \core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][24] ;
  wire \core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][25] ;
  wire \core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][26] ;
  wire \core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][27] ;
  wire \core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][28] ;
  wire \core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][29] ;
  wire \core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][2] ;
  wire \core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][30] ;
  wire \core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][31] ;
  wire \core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][32] ;
  wire \core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][33] ;
  wire \core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][34] ;
  wire \core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][35] ;
  wire \core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][36] ;
  wire \core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][37] ;
  wire \core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][38] ;
  wire \core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][39] ;
  wire \core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][3] ;
  wire \core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][40] ;
  wire \core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][41] ;
  wire \core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][42] ;
  wire \core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][43] ;
  wire \core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][44] ;
  wire \core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][45] ;
  wire \core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][46] ;
  wire \core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][47] ;
  wire \core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][48] ;
  wire \core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][49] ;
  wire \core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][4] ;
  wire \core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][50] ;
  wire \core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][51] ;
  wire \core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][52] ;
  wire \core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][53] ;
  wire \core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][54] ;
  wire \core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][55] ;
  wire \core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][56] ;
  wire \core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][57] ;
  wire \core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][58] ;
  wire \core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][59] ;
  wire \core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][5] ;
  wire \core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][60] ;
  wire \core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][61] ;
  wire \core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][62] ;
  wire \core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][63] ;
  wire \core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][6] ;
  wire \core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][7] ;
  wire \core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][8] ;
  wire \core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][9] ;
  wire \core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][10] ;
  wire \core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][11] ;
  wire \core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][12] ;
  wire \core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][13] ;
  wire \core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][14] ;
  wire \core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][15] ;
  wire \core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][16] ;
  wire \core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][17] ;
  wire \core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][18] ;
  wire \core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][19] ;
  wire \core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][1] ;
  wire \core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][20] ;
  wire \core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][21] ;
  wire \core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][22] ;
  wire \core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][23] ;
  wire \core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][24] ;
  wire \core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][25] ;
  wire \core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][26] ;
  wire \core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][27] ;
  wire \core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][28] ;
  wire \core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][29] ;
  wire \core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][2] ;
  wire \core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][30] ;
  wire \core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][31] ;
  wire \core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][32] ;
  wire \core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][33] ;
  wire \core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][34] ;
  wire \core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][35] ;
  wire \core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][36] ;
  wire \core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][37] ;
  wire \core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][38] ;
  wire \core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][39] ;
  wire \core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][3] ;
  wire \core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][40] ;
  wire \core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][41] ;
  wire \core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][42] ;
  wire \core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][43] ;
  wire \core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][44] ;
  wire \core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][45] ;
  wire \core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][46] ;
  wire \core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][47] ;
  wire \core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][48] ;
  wire \core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][49] ;
  wire \core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][4] ;
  wire \core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][50] ;
  wire \core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][51] ;
  wire \core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][52] ;
  wire \core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][53] ;
  wire \core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][54] ;
  wire \core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][55] ;
  wire \core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][56] ;
  wire \core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][57] ;
  wire \core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][58] ;
  wire \core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][59] ;
  wire \core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][5] ;
  wire \core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][60] ;
  wire \core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][61] ;
  wire \core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][62] ;
  wire \core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][63] ;
  wire \core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][6] ;
  wire \core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][7] ;
  wire \core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][8] ;
  wire \core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][9] ;
  wire \core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][10] ;
  wire \core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][11] ;
  wire \core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][12] ;
  wire \core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][13] ;
  wire \core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][14] ;
  wire \core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][15] ;
  wire \core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][16] ;
  wire \core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][17] ;
  wire \core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][18] ;
  wire \core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][19] ;
  wire \core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][1] ;
  wire \core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][20] ;
  wire \core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][21] ;
  wire \core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][22] ;
  wire \core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][23] ;
  wire \core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][24] ;
  wire \core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][25] ;
  wire \core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][26] ;
  wire \core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][27] ;
  wire \core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][28] ;
  wire \core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][29] ;
  wire \core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][2] ;
  wire \core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][30] ;
  wire \core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][31] ;
  wire \core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][32] ;
  wire \core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][33] ;
  wire \core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][34] ;
  wire \core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][35] ;
  wire \core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][36] ;
  wire \core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][37] ;
  wire \core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][38] ;
  wire \core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][39] ;
  wire \core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][3] ;
  wire \core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][40] ;
  wire \core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][41] ;
  wire \core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][42] ;
  wire \core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][43] ;
  wire \core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][44] ;
  wire \core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][45] ;
  wire \core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][46] ;
  wire \core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][47] ;
  wire \core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][48] ;
  wire \core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][49] ;
  wire \core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][4] ;
  wire \core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][50] ;
  wire \core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][51] ;
  wire \core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][52] ;
  wire \core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][53] ;
  wire \core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][54] ;
  wire \core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][55] ;
  wire \core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][56] ;
  wire \core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][57] ;
  wire \core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][58] ;
  wire \core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][59] ;
  wire \core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][5] ;
  wire \core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][60] ;
  wire \core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][61] ;
  wire \core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][62] ;
  wire \core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][63] ;
  wire \core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][6] ;
  wire \core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][7] ;
  wire \core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][8] ;
  wire \core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][9] ;
  wire \core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][10] ;
  wire \core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][11] ;
  wire \core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][12] ;
  wire \core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][13] ;
  wire \core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][14] ;
  wire \core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][15] ;
  wire \core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][16] ;
  wire \core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][17] ;
  wire \core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][18] ;
  wire \core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][19] ;
  wire \core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][1] ;
  wire \core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][20] ;
  wire \core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][21] ;
  wire \core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][22] ;
  wire \core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][23] ;
  wire \core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][24] ;
  wire \core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][25] ;
  wire \core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][26] ;
  wire \core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][27] ;
  wire \core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][28] ;
  wire \core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][29] ;
  wire \core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][2] ;
  wire \core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][30] ;
  wire \core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][31] ;
  wire \core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][32] ;
  wire \core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][33] ;
  wire \core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][34] ;
  wire \core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][35] ;
  wire \core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][36] ;
  wire \core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][37] ;
  wire \core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][38] ;
  wire \core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][39] ;
  wire \core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][3] ;
  wire \core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][40] ;
  wire \core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][41] ;
  wire \core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][42] ;
  wire \core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][43] ;
  wire \core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][44] ;
  wire \core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][45] ;
  wire \core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][46] ;
  wire \core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][47] ;
  wire \core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][48] ;
  wire \core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][49] ;
  wire \core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][4] ;
  wire \core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][50] ;
  wire \core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][51] ;
  wire \core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][52] ;
  wire \core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][53] ;
  wire \core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][54] ;
  wire \core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][55] ;
  wire \core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][56] ;
  wire \core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][57] ;
  wire \core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][58] ;
  wire \core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][59] ;
  wire \core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][5] ;
  wire \core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][60] ;
  wire \core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][61] ;
  wire \core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][62] ;
  wire \core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][63] ;
  wire \core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][6] ;
  wire \core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][7] ;
  wire \core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][8] ;
  wire \core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][9] ;
  wire \core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/I0xD_n_0_0[0] ;
  wire \core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/I1xD_n_0_0[0] ;
  wire \core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/I1xD_n_0_0[2] ;
  wire \core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/I2xD_n_0_0[0] ;
  wire \core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/I3xD_n_0_0[0] ;
  wire \core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/I3xD_n_0_0[2] ;
  wire \core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/I4xD_n_0_0[0] ;
  wire \core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/L0xDP_n_0_[0] ;
  wire \core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/L1xDP_n_0_[0] ;
  wire \core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/L1xDP_n_0_[1] ;
  wire \core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/L2xDP_n_0_[0] ;
  wire \core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/L2xDP_n_0_[1] ;
  wire \core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/L3xDP_n_0_[0] ;
  wire \core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/L3xDP_n_0_[1] ;
  wire \core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/L4xDP_n_0_[0] ;
  wire \core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/L4xDP_n_0_[1] ;
  wire \core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/X2xDO1 ;
  wire [2:2]\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/[2].I1xD0_reg ;
  wire [2:2]\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/[2].I2xD0_reg ;
  wire [2:2]\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/[2].I3xD0_reg ;
  wire [2:2]\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/[2].I4xD0_reg ;
  wire \core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/dom_variant_g.not_I0_and_I1/FFxDP010_out ;
  wire \core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/dom_variant_g.not_I0_and_I1/FFxDP06_out ;
  wire \core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/dom_variant_g.not_I0_and_I1/FFxDP_reg_n_0_[0] ;
  wire \core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/dom_variant_g.not_I0_and_I1/FFxDP_reg_n_0_[6] ;
  wire [8:4]\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/dom_variant_g.not_I0_and_I1/Xi_mul_Yj ;
  wire \core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/dom_variant_g.not_I0_and_I1/p_0_in11_in ;
  wire \core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/dom_variant_g.not_I0_and_I1/p_0_in12_in ;
  wire \core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/dom_variant_g.not_I0_and_I1/p_0_in13_in ;
  wire \core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/dom_variant_g.not_I0_and_I1/p_0_in16_in ;
  wire \core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/dom_variant_g.not_I0_and_I1/p_14_in ;
  wire \core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/dom_variant_g.not_I0_and_I1/p_17_in ;
  wire \core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/dom_variant_g.not_I0_and_I1/p_2_in ;
  wire \core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/dom_variant_g.not_I1_and_I2/FFxDP010_out ;
  wire \core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/dom_variant_g.not_I1_and_I2/FFxDP06_out ;
  wire \core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/dom_variant_g.not_I1_and_I2/FFxDP_reg_n_0_[0] ;
  wire \core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/dom_variant_g.not_I1_and_I2/FFxDP_reg_n_0_[6] ;
  wire [8:4]\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/dom_variant_g.not_I1_and_I2/Xi_mul_Yj ;
  wire \core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/dom_variant_g.not_I1_and_I2/p_0_in11_in ;
  wire \core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/dom_variant_g.not_I1_and_I2/p_0_in12_in ;
  wire \core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/dom_variant_g.not_I1_and_I2/p_0_in13_in ;
  wire \core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/dom_variant_g.not_I1_and_I2/p_0_in16_in ;
  wire \core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/dom_variant_g.not_I1_and_I2/p_14_in ;
  wire \core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/dom_variant_g.not_I1_and_I2/p_17_in ;
  wire \core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/dom_variant_g.not_I1_and_I2/p_2_in ;
  wire \core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/dom_variant_g.not_I2_and_I3/FFxDP010_out ;
  wire \core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/dom_variant_g.not_I2_and_I3/FFxDP06_out ;
  wire \core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/dom_variant_g.not_I2_and_I3/FFxDP_reg_n_0_[0] ;
  wire \core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/dom_variant_g.not_I2_and_I3/FFxDP_reg_n_0_[6] ;
  wire [8:4]\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/dom_variant_g.not_I2_and_I3/Xi_mul_Yj ;
  wire \core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/dom_variant_g.not_I2_and_I3/p_0_in11_in ;
  wire \core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/dom_variant_g.not_I2_and_I3/p_0_in12_in ;
  wire \core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/dom_variant_g.not_I2_and_I3/p_0_in13_in ;
  wire \core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/dom_variant_g.not_I2_and_I3/p_0_in16_in ;
  wire \core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/dom_variant_g.not_I2_and_I3/p_14_in ;
  wire \core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/dom_variant_g.not_I2_and_I3/p_17_in ;
  wire \core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/dom_variant_g.not_I2_and_I3/p_2_in ;
  wire \core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/dom_variant_g.not_I3_and_I4/FFxDP010_out ;
  wire \core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/dom_variant_g.not_I3_and_I4/FFxDP06_out ;
  wire \core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/dom_variant_g.not_I3_and_I4/FFxDP_reg_n_0_[0] ;
  wire \core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/dom_variant_g.not_I3_and_I4/FFxDP_reg_n_0_[6] ;
  wire [8:4]\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/dom_variant_g.not_I3_and_I4/Xi_mul_Yj ;
  wire \core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/dom_variant_g.not_I3_and_I4/p_0_in11_in ;
  wire \core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/dom_variant_g.not_I3_and_I4/p_0_in12_in ;
  wire \core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/dom_variant_g.not_I3_and_I4/p_0_in13_in ;
  wire \core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/dom_variant_g.not_I3_and_I4/p_0_in16_in ;
  wire \core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/dom_variant_g.not_I3_and_I4/p_14_in ;
  wire \core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/dom_variant_g.not_I3_and_I4/p_17_in ;
  wire \core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/dom_variant_g.not_I3_and_I4/p_2_in ;
  wire \core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/dom_variant_g.not_I4_and_I0/FFxDP010_out ;
  wire \core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/dom_variant_g.not_I4_and_I0/FFxDP06_out ;
  wire \core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/dom_variant_g.not_I4_and_I0/FFxDP_reg_n_0_[0] ;
  wire \core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/dom_variant_g.not_I4_and_I0/FFxDP_reg_n_0_[6] ;
  wire [8:4]\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/dom_variant_g.not_I4_and_I0/Xi_mul_Yj ;
  wire \core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/dom_variant_g.not_I4_and_I0/p_0_in11_in ;
  wire \core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/dom_variant_g.not_I4_and_I0/p_0_in12_in ;
  wire \core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/dom_variant_g.not_I4_and_I0/p_0_in13_in ;
  wire \core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/dom_variant_g.not_I4_and_I0/p_0_in16_in ;
  wire \core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/dom_variant_g.not_I4_and_I0/p_14_in ;
  wire \core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/dom_variant_g.not_I4_and_I0/p_17_in ;
  wire \core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/dom_variant_g.not_I4_and_I0/p_2_in ;
  wire \core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/p_0_out ;
  wire \core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/p_12_out ;
  wire \core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/p_1_in ;
  wire \core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/p_1_in27_in ;
  wire \core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/p_1_in29_in ;
  wire \core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/p_1_in45_in ;
  wire \core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/p_1_in48_in ;
  wire \core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/p_1_in51_in ;
  wire \core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/p_1_in54_in ;
  wire [2:1]\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/p_1_out ;
  wire \core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/p_2_in ;
  wire [2:1]\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/p_2_out ;
  wire \core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/p_3_in ;
  wire \core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/p_3_in35_in ;
  wire \core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/p_57_in ;
  wire \core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/p_59_in ;
  wire \core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/p_5_out ;
  wire \core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/p_62_in ;
  wire [6:0]\core/core/ascon128_g.ascons_state/p_0_in ;
  wire \core/core/ascon128_g.ascons_state/p_10_in ;
  wire \core/core/ascon128_g.ascons_state/p_11_in ;
  wire \core/core/ascon128_g.ascons_state/p_12_in ;
  wire \core/core/ascon128_g.ascons_state/p_13_in ;
  wire \core/core/ascon128_g.ascons_state/p_14_in ;
  wire \core/core/ascon128_g.ascons_state/p_15_in ;
  wire \core/core/ascon128_g.ascons_state/p_16_in ;
  wire \core/core/ascon128_g.ascons_state/p_17_in ;
  wire \core/core/ascon128_g.ascons_state/p_18_in ;
  wire \core/core/ascon128_g.ascons_state/p_19_in ;
  wire \core/core/ascon128_g.ascons_state/p_1_in ;
  wire \core/core/ascon128_g.ascons_state/p_20_in ;
  wire \core/core/ascon128_g.ascons_state/p_21_in ;
  wire \core/core/ascon128_g.ascons_state/p_22_in ;
  wire \core/core/ascon128_g.ascons_state/p_23_in ;
  wire \core/core/ascon128_g.ascons_state/p_24_in ;
  wire \core/core/ascon128_g.ascons_state/p_25_in ;
  wire \core/core/ascon128_g.ascons_state/p_26_in ;
  wire \core/core/ascon128_g.ascons_state/p_27_in ;
  wire \core/core/ascon128_g.ascons_state/p_28_in ;
  wire \core/core/ascon128_g.ascons_state/p_29_in ;
  wire \core/core/ascon128_g.ascons_state/p_2_in ;
  wire \core/core/ascon128_g.ascons_state/p_30_in ;
  wire \core/core/ascon128_g.ascons_state/p_31_in ;
  wire \core/core/ascon128_g.ascons_state/p_32_in ;
  wire \core/core/ascon128_g.ascons_state/p_33_in ;
  wire \core/core/ascon128_g.ascons_state/p_34_in ;
  wire \core/core/ascon128_g.ascons_state/p_35_in ;
  wire \core/core/ascon128_g.ascons_state/p_36_in ;
  wire \core/core/ascon128_g.ascons_state/p_37_in ;
  wire \core/core/ascon128_g.ascons_state/p_38_in ;
  wire \core/core/ascon128_g.ascons_state/p_39_in ;
  wire \core/core/ascon128_g.ascons_state/p_3_in ;
  wire \core/core/ascon128_g.ascons_state/p_40_in ;
  wire \core/core/ascon128_g.ascons_state/p_41_in ;
  wire \core/core/ascon128_g.ascons_state/p_42_in ;
  wire \core/core/ascon128_g.ascons_state/p_43_in ;
  wire \core/core/ascon128_g.ascons_state/p_44_in ;
  wire \core/core/ascon128_g.ascons_state/p_45_in ;
  wire \core/core/ascon128_g.ascons_state/p_46_in ;
  wire \core/core/ascon128_g.ascons_state/p_47_in ;
  wire \core/core/ascon128_g.ascons_state/p_48_in ;
  wire \core/core/ascon128_g.ascons_state/p_49_in ;
  wire \core/core/ascon128_g.ascons_state/p_4_in ;
  wire \core/core/ascon128_g.ascons_state/p_50_in ;
  wire \core/core/ascon128_g.ascons_state/p_51_in ;
  wire \core/core/ascon128_g.ascons_state/p_52_in ;
  wire \core/core/ascon128_g.ascons_state/p_53_in ;
  wire \core/core/ascon128_g.ascons_state/p_54_in ;
  wire \core/core/ascon128_g.ascons_state/p_55_in ;
  wire \core/core/ascon128_g.ascons_state/p_56_in ;
  wire \core/core/ascon128_g.ascons_state/p_57_in ;
  wire \core/core/ascon128_g.ascons_state/p_58_in ;
  wire \core/core/ascon128_g.ascons_state/p_59_in ;
  wire \core/core/ascon128_g.ascons_state/p_5_in ;
  wire \core/core/ascon128_g.ascons_state/p_60_in ;
  wire \core/core/ascon128_g.ascons_state/p_61_in ;
  wire \core/core/ascon128_g.ascons_state/p_6_in ;
  wire \core/core/ascon128_g.ascons_state/p_7_in ;
  wire \core/core/ascon128_g.ascons_state/p_8_in ;
  wire \core/core/ascon128_g.ascons_state/p_9_in ;
  wire \core/core/doIncrementRoundCounterxS ;
  wire \core/core/doRoundTransfromationxS ;
  wire \core/core/isEncryptionxSP ;
  wire \core/core/isFirstRoundOfTransformxS_reg_n_0 ;
  wire [22:0]ctr_i;
  wire [22:0]ctr_i_IBUF;
  wire [31:0]data10;
  wire [31:0]data11;
  wire [31:0]data12;
  wire [31:0]data13;
  wire [31:0]data14;
  wire [31:0]data15;
  wire [31:0]data16;
  wire [31:0]data17;
  wire [31:0]data18;
  wire [31:0]data19;
  wire [31:0]data20;
  wire [31:0]data21;
  wire [1:0]data4;
  wire [31:0]data5;
  wire [31:0]data6;
  wire [31:0]data7;
  wire [31:0]data8;
  wire [31:0]data9;
  wire [31:0]inputs;
  wire [31:0]inputs_IBUF;
  wire [724:0]inputs_r;
  wire isEncryptionxSP_i_1_n_0;
  wire isFirstRoundOfTransformxS_i_1_n_0;
  wire [31:0]outputs;
  wire [31:0]outputs_OBUF;
  wire \outputs_OBUF[0]_inst_i_10_n_0 ;
  wire \outputs_OBUF[0]_inst_i_2_n_0 ;
  wire \outputs_OBUF[0]_inst_i_3_n_0 ;
  wire \outputs_OBUF[0]_inst_i_4_n_0 ;
  wire \outputs_OBUF[0]_inst_i_5_n_0 ;
  wire \outputs_OBUF[0]_inst_i_6_n_0 ;
  wire \outputs_OBUF[0]_inst_i_7_n_0 ;
  wire \outputs_OBUF[0]_inst_i_8_n_0 ;
  wire \outputs_OBUF[0]_inst_i_9_n_0 ;
  wire \outputs_OBUF[10]_inst_i_2_n_0 ;
  wire \outputs_OBUF[10]_inst_i_3_n_0 ;
  wire \outputs_OBUF[10]_inst_i_4_n_0 ;
  wire \outputs_OBUF[10]_inst_i_5_n_0 ;
  wire \outputs_OBUF[10]_inst_i_6_n_0 ;
  wire \outputs_OBUF[10]_inst_i_7_n_0 ;
  wire \outputs_OBUF[10]_inst_i_8_n_0 ;
  wire \outputs_OBUF[10]_inst_i_9_n_0 ;
  wire \outputs_OBUF[11]_inst_i_2_n_0 ;
  wire \outputs_OBUF[11]_inst_i_3_n_0 ;
  wire \outputs_OBUF[11]_inst_i_4_n_0 ;
  wire \outputs_OBUF[11]_inst_i_5_n_0 ;
  wire \outputs_OBUF[11]_inst_i_6_n_0 ;
  wire \outputs_OBUF[11]_inst_i_7_n_0 ;
  wire \outputs_OBUF[11]_inst_i_8_n_0 ;
  wire \outputs_OBUF[11]_inst_i_9_n_0 ;
  wire \outputs_OBUF[12]_inst_i_2_n_0 ;
  wire \outputs_OBUF[12]_inst_i_3_n_0 ;
  wire \outputs_OBUF[12]_inst_i_4_n_0 ;
  wire \outputs_OBUF[12]_inst_i_5_n_0 ;
  wire \outputs_OBUF[12]_inst_i_6_n_0 ;
  wire \outputs_OBUF[12]_inst_i_7_n_0 ;
  wire \outputs_OBUF[12]_inst_i_8_n_0 ;
  wire \outputs_OBUF[12]_inst_i_9_n_0 ;
  wire \outputs_OBUF[13]_inst_i_2_n_0 ;
  wire \outputs_OBUF[13]_inst_i_3_n_0 ;
  wire \outputs_OBUF[13]_inst_i_4_n_0 ;
  wire \outputs_OBUF[13]_inst_i_5_n_0 ;
  wire \outputs_OBUF[13]_inst_i_6_n_0 ;
  wire \outputs_OBUF[13]_inst_i_7_n_0 ;
  wire \outputs_OBUF[13]_inst_i_8_n_0 ;
  wire \outputs_OBUF[13]_inst_i_9_n_0 ;
  wire \outputs_OBUF[14]_inst_i_2_n_0 ;
  wire \outputs_OBUF[14]_inst_i_3_n_0 ;
  wire \outputs_OBUF[14]_inst_i_4_n_0 ;
  wire \outputs_OBUF[14]_inst_i_5_n_0 ;
  wire \outputs_OBUF[14]_inst_i_6_n_0 ;
  wire \outputs_OBUF[14]_inst_i_7_n_0 ;
  wire \outputs_OBUF[14]_inst_i_8_n_0 ;
  wire \outputs_OBUF[14]_inst_i_9_n_0 ;
  wire \outputs_OBUF[15]_inst_i_2_n_0 ;
  wire \outputs_OBUF[15]_inst_i_3_n_0 ;
  wire \outputs_OBUF[15]_inst_i_4_n_0 ;
  wire \outputs_OBUF[15]_inst_i_5_n_0 ;
  wire \outputs_OBUF[15]_inst_i_6_n_0 ;
  wire \outputs_OBUF[15]_inst_i_7_n_0 ;
  wire \outputs_OBUF[15]_inst_i_8_n_0 ;
  wire \outputs_OBUF[15]_inst_i_9_n_0 ;
  wire \outputs_OBUF[16]_inst_i_2_n_0 ;
  wire \outputs_OBUF[16]_inst_i_3_n_0 ;
  wire \outputs_OBUF[16]_inst_i_4_n_0 ;
  wire \outputs_OBUF[16]_inst_i_5_n_0 ;
  wire \outputs_OBUF[16]_inst_i_6_n_0 ;
  wire \outputs_OBUF[16]_inst_i_7_n_0 ;
  wire \outputs_OBUF[16]_inst_i_8_n_0 ;
  wire \outputs_OBUF[16]_inst_i_9_n_0 ;
  wire \outputs_OBUF[17]_inst_i_2_n_0 ;
  wire \outputs_OBUF[17]_inst_i_3_n_0 ;
  wire \outputs_OBUF[17]_inst_i_4_n_0 ;
  wire \outputs_OBUF[17]_inst_i_5_n_0 ;
  wire \outputs_OBUF[17]_inst_i_6_n_0 ;
  wire \outputs_OBUF[17]_inst_i_7_n_0 ;
  wire \outputs_OBUF[17]_inst_i_8_n_0 ;
  wire \outputs_OBUF[17]_inst_i_9_n_0 ;
  wire \outputs_OBUF[18]_inst_i_2_n_0 ;
  wire \outputs_OBUF[18]_inst_i_3_n_0 ;
  wire \outputs_OBUF[18]_inst_i_4_n_0 ;
  wire \outputs_OBUF[18]_inst_i_5_n_0 ;
  wire \outputs_OBUF[18]_inst_i_6_n_0 ;
  wire \outputs_OBUF[18]_inst_i_7_n_0 ;
  wire \outputs_OBUF[18]_inst_i_8_n_0 ;
  wire \outputs_OBUF[18]_inst_i_9_n_0 ;
  wire \outputs_OBUF[19]_inst_i_2_n_0 ;
  wire \outputs_OBUF[19]_inst_i_3_n_0 ;
  wire \outputs_OBUF[19]_inst_i_4_n_0 ;
  wire \outputs_OBUF[19]_inst_i_5_n_0 ;
  wire \outputs_OBUF[19]_inst_i_6_n_0 ;
  wire \outputs_OBUF[19]_inst_i_7_n_0 ;
  wire \outputs_OBUF[19]_inst_i_8_n_0 ;
  wire \outputs_OBUF[19]_inst_i_9_n_0 ;
  wire \outputs_OBUF[1]_inst_i_10_n_0 ;
  wire \outputs_OBUF[1]_inst_i_2_n_0 ;
  wire \outputs_OBUF[1]_inst_i_3_n_0 ;
  wire \outputs_OBUF[1]_inst_i_4_n_0 ;
  wire \outputs_OBUF[1]_inst_i_5_n_0 ;
  wire \outputs_OBUF[1]_inst_i_6_n_0 ;
  wire \outputs_OBUF[1]_inst_i_7_n_0 ;
  wire \outputs_OBUF[1]_inst_i_8_n_0 ;
  wire \outputs_OBUF[1]_inst_i_9_n_0 ;
  wire \outputs_OBUF[20]_inst_i_2_n_0 ;
  wire \outputs_OBUF[20]_inst_i_3_n_0 ;
  wire \outputs_OBUF[20]_inst_i_4_n_0 ;
  wire \outputs_OBUF[20]_inst_i_5_n_0 ;
  wire \outputs_OBUF[20]_inst_i_6_n_0 ;
  wire \outputs_OBUF[20]_inst_i_7_n_0 ;
  wire \outputs_OBUF[20]_inst_i_8_n_0 ;
  wire \outputs_OBUF[20]_inst_i_9_n_0 ;
  wire \outputs_OBUF[21]_inst_i_2_n_0 ;
  wire \outputs_OBUF[21]_inst_i_3_n_0 ;
  wire \outputs_OBUF[21]_inst_i_4_n_0 ;
  wire \outputs_OBUF[21]_inst_i_5_n_0 ;
  wire \outputs_OBUF[21]_inst_i_6_n_0 ;
  wire \outputs_OBUF[21]_inst_i_7_n_0 ;
  wire \outputs_OBUF[21]_inst_i_8_n_0 ;
  wire \outputs_OBUF[21]_inst_i_9_n_0 ;
  wire \outputs_OBUF[22]_inst_i_2_n_0 ;
  wire \outputs_OBUF[22]_inst_i_3_n_0 ;
  wire \outputs_OBUF[22]_inst_i_4_n_0 ;
  wire \outputs_OBUF[22]_inst_i_5_n_0 ;
  wire \outputs_OBUF[22]_inst_i_6_n_0 ;
  wire \outputs_OBUF[22]_inst_i_7_n_0 ;
  wire \outputs_OBUF[22]_inst_i_8_n_0 ;
  wire \outputs_OBUF[22]_inst_i_9_n_0 ;
  wire \outputs_OBUF[23]_inst_i_2_n_0 ;
  wire \outputs_OBUF[23]_inst_i_3_n_0 ;
  wire \outputs_OBUF[23]_inst_i_4_n_0 ;
  wire \outputs_OBUF[23]_inst_i_5_n_0 ;
  wire \outputs_OBUF[23]_inst_i_6_n_0 ;
  wire \outputs_OBUF[23]_inst_i_7_n_0 ;
  wire \outputs_OBUF[23]_inst_i_8_n_0 ;
  wire \outputs_OBUF[23]_inst_i_9_n_0 ;
  wire \outputs_OBUF[24]_inst_i_2_n_0 ;
  wire \outputs_OBUF[24]_inst_i_3_n_0 ;
  wire \outputs_OBUF[24]_inst_i_4_n_0 ;
  wire \outputs_OBUF[24]_inst_i_5_n_0 ;
  wire \outputs_OBUF[24]_inst_i_6_n_0 ;
  wire \outputs_OBUF[24]_inst_i_7_n_0 ;
  wire \outputs_OBUF[24]_inst_i_8_n_0 ;
  wire \outputs_OBUF[24]_inst_i_9_n_0 ;
  wire \outputs_OBUF[25]_inst_i_2_n_0 ;
  wire \outputs_OBUF[25]_inst_i_3_n_0 ;
  wire \outputs_OBUF[25]_inst_i_4_n_0 ;
  wire \outputs_OBUF[25]_inst_i_5_n_0 ;
  wire \outputs_OBUF[25]_inst_i_6_n_0 ;
  wire \outputs_OBUF[25]_inst_i_7_n_0 ;
  wire \outputs_OBUF[25]_inst_i_8_n_0 ;
  wire \outputs_OBUF[25]_inst_i_9_n_0 ;
  wire \outputs_OBUF[26]_inst_i_2_n_0 ;
  wire \outputs_OBUF[26]_inst_i_3_n_0 ;
  wire \outputs_OBUF[26]_inst_i_4_n_0 ;
  wire \outputs_OBUF[26]_inst_i_5_n_0 ;
  wire \outputs_OBUF[26]_inst_i_6_n_0 ;
  wire \outputs_OBUF[26]_inst_i_7_n_0 ;
  wire \outputs_OBUF[26]_inst_i_8_n_0 ;
  wire \outputs_OBUF[26]_inst_i_9_n_0 ;
  wire \outputs_OBUF[27]_inst_i_2_n_0 ;
  wire \outputs_OBUF[27]_inst_i_3_n_0 ;
  wire \outputs_OBUF[27]_inst_i_4_n_0 ;
  wire \outputs_OBUF[27]_inst_i_5_n_0 ;
  wire \outputs_OBUF[27]_inst_i_6_n_0 ;
  wire \outputs_OBUF[27]_inst_i_7_n_0 ;
  wire \outputs_OBUF[27]_inst_i_8_n_0 ;
  wire \outputs_OBUF[27]_inst_i_9_n_0 ;
  wire \outputs_OBUF[28]_inst_i_2_n_0 ;
  wire \outputs_OBUF[28]_inst_i_3_n_0 ;
  wire \outputs_OBUF[28]_inst_i_4_n_0 ;
  wire \outputs_OBUF[28]_inst_i_5_n_0 ;
  wire \outputs_OBUF[28]_inst_i_6_n_0 ;
  wire \outputs_OBUF[28]_inst_i_7_n_0 ;
  wire \outputs_OBUF[28]_inst_i_8_n_0 ;
  wire \outputs_OBUF[28]_inst_i_9_n_0 ;
  wire \outputs_OBUF[29]_inst_i_2_n_0 ;
  wire \outputs_OBUF[29]_inst_i_3_n_0 ;
  wire \outputs_OBUF[29]_inst_i_4_n_0 ;
  wire \outputs_OBUF[29]_inst_i_5_n_0 ;
  wire \outputs_OBUF[29]_inst_i_6_n_0 ;
  wire \outputs_OBUF[29]_inst_i_7_n_0 ;
  wire \outputs_OBUF[29]_inst_i_8_n_0 ;
  wire \outputs_OBUF[29]_inst_i_9_n_0 ;
  wire \outputs_OBUF[2]_inst_i_2_n_0 ;
  wire \outputs_OBUF[2]_inst_i_3_n_0 ;
  wire \outputs_OBUF[2]_inst_i_4_n_0 ;
  wire \outputs_OBUF[2]_inst_i_5_n_0 ;
  wire \outputs_OBUF[2]_inst_i_6_n_0 ;
  wire \outputs_OBUF[2]_inst_i_7_n_0 ;
  wire \outputs_OBUF[2]_inst_i_8_n_0 ;
  wire \outputs_OBUF[2]_inst_i_9_n_0 ;
  wire \outputs_OBUF[30]_inst_i_2_n_0 ;
  wire \outputs_OBUF[30]_inst_i_3_n_0 ;
  wire \outputs_OBUF[30]_inst_i_4_n_0 ;
  wire \outputs_OBUF[30]_inst_i_5_n_0 ;
  wire \outputs_OBUF[30]_inst_i_6_n_0 ;
  wire \outputs_OBUF[30]_inst_i_7_n_0 ;
  wire \outputs_OBUF[30]_inst_i_8_n_0 ;
  wire \outputs_OBUF[30]_inst_i_9_n_0 ;
  wire \outputs_OBUF[31]_inst_i_10_n_0 ;
  wire \outputs_OBUF[31]_inst_i_11_n_0 ;
  wire \outputs_OBUF[31]_inst_i_12_n_0 ;
  wire \outputs_OBUF[31]_inst_i_13_n_0 ;
  wire \outputs_OBUF[31]_inst_i_14_n_0 ;
  wire \outputs_OBUF[31]_inst_i_2_n_0 ;
  wire \outputs_OBUF[31]_inst_i_3_n_0 ;
  wire \outputs_OBUF[31]_inst_i_4_n_0 ;
  wire \outputs_OBUF[31]_inst_i_5_n_0 ;
  wire \outputs_OBUF[31]_inst_i_6_n_0 ;
  wire \outputs_OBUF[31]_inst_i_7_n_0 ;
  wire \outputs_OBUF[31]_inst_i_8_n_0 ;
  wire \outputs_OBUF[31]_inst_i_9_n_0 ;
  wire \outputs_OBUF[3]_inst_i_2_n_0 ;
  wire \outputs_OBUF[3]_inst_i_3_n_0 ;
  wire \outputs_OBUF[3]_inst_i_4_n_0 ;
  wire \outputs_OBUF[3]_inst_i_5_n_0 ;
  wire \outputs_OBUF[3]_inst_i_6_n_0 ;
  wire \outputs_OBUF[3]_inst_i_7_n_0 ;
  wire \outputs_OBUF[3]_inst_i_8_n_0 ;
  wire \outputs_OBUF[3]_inst_i_9_n_0 ;
  wire \outputs_OBUF[4]_inst_i_2_n_0 ;
  wire \outputs_OBUF[4]_inst_i_3_n_0 ;
  wire \outputs_OBUF[4]_inst_i_4_n_0 ;
  wire \outputs_OBUF[4]_inst_i_5_n_0 ;
  wire \outputs_OBUF[4]_inst_i_6_n_0 ;
  wire \outputs_OBUF[4]_inst_i_7_n_0 ;
  wire \outputs_OBUF[4]_inst_i_8_n_0 ;
  wire \outputs_OBUF[4]_inst_i_9_n_0 ;
  wire \outputs_OBUF[5]_inst_i_2_n_0 ;
  wire \outputs_OBUF[5]_inst_i_3_n_0 ;
  wire \outputs_OBUF[5]_inst_i_4_n_0 ;
  wire \outputs_OBUF[5]_inst_i_5_n_0 ;
  wire \outputs_OBUF[5]_inst_i_6_n_0 ;
  wire \outputs_OBUF[5]_inst_i_7_n_0 ;
  wire \outputs_OBUF[5]_inst_i_8_n_0 ;
  wire \outputs_OBUF[5]_inst_i_9_n_0 ;
  wire \outputs_OBUF[6]_inst_i_2_n_0 ;
  wire \outputs_OBUF[6]_inst_i_3_n_0 ;
  wire \outputs_OBUF[6]_inst_i_4_n_0 ;
  wire \outputs_OBUF[6]_inst_i_5_n_0 ;
  wire \outputs_OBUF[6]_inst_i_6_n_0 ;
  wire \outputs_OBUF[6]_inst_i_7_n_0 ;
  wire \outputs_OBUF[6]_inst_i_8_n_0 ;
  wire \outputs_OBUF[6]_inst_i_9_n_0 ;
  wire \outputs_OBUF[7]_inst_i_2_n_0 ;
  wire \outputs_OBUF[7]_inst_i_3_n_0 ;
  wire \outputs_OBUF[7]_inst_i_4_n_0 ;
  wire \outputs_OBUF[7]_inst_i_5_n_0 ;
  wire \outputs_OBUF[7]_inst_i_6_n_0 ;
  wire \outputs_OBUF[7]_inst_i_7_n_0 ;
  wire \outputs_OBUF[7]_inst_i_8_n_0 ;
  wire \outputs_OBUF[7]_inst_i_9_n_0 ;
  wire \outputs_OBUF[8]_inst_i_2_n_0 ;
  wire \outputs_OBUF[8]_inst_i_3_n_0 ;
  wire \outputs_OBUF[8]_inst_i_4_n_0 ;
  wire \outputs_OBUF[8]_inst_i_5_n_0 ;
  wire \outputs_OBUF[8]_inst_i_6_n_0 ;
  wire \outputs_OBUF[8]_inst_i_7_n_0 ;
  wire \outputs_OBUF[8]_inst_i_8_n_0 ;
  wire \outputs_OBUF[8]_inst_i_9_n_0 ;
  wire \outputs_OBUF[9]_inst_i_2_n_0 ;
  wire \outputs_OBUF[9]_inst_i_3_n_0 ;
  wire \outputs_OBUF[9]_inst_i_4_n_0 ;
  wire \outputs_OBUF[9]_inst_i_5_n_0 ;
  wire \outputs_OBUF[9]_inst_i_6_n_0 ;
  wire \outputs_OBUF[9]_inst_i_7_n_0 ;
  wire \outputs_OBUF[9]_inst_i_8_n_0 ;
  wire \outputs_OBUF[9]_inst_i_9_n_0 ;
  wire \outputs_r[452]_i_1_n_0 ;
  wire \outputs_r[453]_i_1_n_0 ;
  wire \outputs_r[454]_i_1_n_0 ;
  wire \outputs_r[455]_i_1_n_0 ;
  wire \outputs_r[457]_i_1_n_0 ;
  wire \outputs_r[458]_i_1_n_0 ;
  wire \outputs_r[459]_i_1_n_0 ;
  wire \outputs_r[460]_i_1_n_0 ;
  wire \outputs_r[461]_i_1_n_0 ;
  wire \outputs_r[462]_i_1_n_0 ;
  wire \outputs_r[463]_i_1_n_0 ;
  wire \outputs_r[464]_i_1_n_0 ;
  wire \outputs_r[465]_i_1_n_0 ;
  wire \outputs_r[466]_i_1_n_0 ;
  wire \outputs_r[467]_i_1_n_0 ;
  wire \outputs_r[468]_i_1_n_0 ;
  wire \outputs_r[469]_i_1_n_0 ;
  wire \outputs_r[470]_i_1_n_0 ;
  wire \outputs_r[471]_i_1_n_0 ;
  wire \outputs_r[473]_i_1_n_0 ;
  wire \outputs_r[474]_i_1_n_0 ;
  wire \outputs_r[475]_i_1_n_0 ;
  wire \outputs_r[476]_i_1_n_0 ;
  wire \outputs_r[477]_i_1_n_0 ;
  wire \outputs_r[478]_i_1_n_0 ;
  wire \outputs_r[479]_i_1_n_0 ;
  wire \outputs_r[480]_i_1_n_0 ;
  wire \outputs_r[481]_i_1_n_0 ;
  wire \outputs_r[482]_i_1_n_0 ;
  wire \outputs_r[483]_i_1_n_0 ;
  wire \outputs_r[484]_i_1_n_0 ;
  wire \outputs_r[486]_i_1_n_0 ;
  wire \outputs_r[489]_i_1_n_0 ;
  wire \outputs_r[490]_i_1_n_0 ;
  wire \outputs_r[491]_i_1_n_0 ;
  wire \outputs_r[492]_i_1_n_0 ;
  wire \outputs_r[493]_i_1_n_0 ;
  wire \outputs_r[494]_i_1_n_0 ;
  wire \outputs_r[496]_i_1_n_0 ;
  wire \outputs_r[497]_i_1_n_0 ;
  wire \outputs_r[498]_i_1_n_0 ;
  wire \outputs_r[499]_i_1_n_0 ;
  wire \outputs_r[500]_i_1_n_0 ;
  wire \outputs_r[501]_i_1_n_0 ;
  wire \outputs_r[502]_i_1_n_0 ;
  wire \outputs_r[505]_i_1_n_0 ;
  wire \outputs_r[506]_i_1_n_0 ;
  wire \outputs_r[507]_i_1_n_0 ;
  wire \outputs_r[508]_i_1_n_0 ;
  wire \outputs_r[509]_i_1_n_0 ;
  wire \outputs_r[510]_i_1_n_0 ;
  wire \outputs_r[512]_i_1_n_0 ;
  wire \outputs_r[577]_i_2_n_0 ;
  wire \outputs_r_reg_n_0_[0] ;
  wire \outputs_r_reg_n_0_[10] ;
  wire \outputs_r_reg_n_0_[11] ;
  wire \outputs_r_reg_n_0_[12] ;
  wire \outputs_r_reg_n_0_[13] ;
  wire \outputs_r_reg_n_0_[14] ;
  wire \outputs_r_reg_n_0_[15] ;
  wire \outputs_r_reg_n_0_[16] ;
  wire \outputs_r_reg_n_0_[17] ;
  wire \outputs_r_reg_n_0_[18] ;
  wire \outputs_r_reg_n_0_[19] ;
  wire \outputs_r_reg_n_0_[1] ;
  wire \outputs_r_reg_n_0_[20] ;
  wire \outputs_r_reg_n_0_[21] ;
  wire \outputs_r_reg_n_0_[22] ;
  wire \outputs_r_reg_n_0_[23] ;
  wire \outputs_r_reg_n_0_[24] ;
  wire \outputs_r_reg_n_0_[25] ;
  wire \outputs_r_reg_n_0_[26] ;
  wire \outputs_r_reg_n_0_[27] ;
  wire \outputs_r_reg_n_0_[28] ;
  wire \outputs_r_reg_n_0_[29] ;
  wire \outputs_r_reg_n_0_[2] ;
  wire \outputs_r_reg_n_0_[30] ;
  wire \outputs_r_reg_n_0_[31] ;
  wire \outputs_r_reg_n_0_[3] ;
  wire \outputs_r_reg_n_0_[4] ;
  wire \outputs_r_reg_n_0_[5] ;
  wire \outputs_r_reg_n_0_[6] ;
  wire \outputs_r_reg_n_0_[7] ;
  wire \outputs_r_reg_n_0_[8] ;
  wire \outputs_r_reg_n_0_[9] ;
  wire rst_i;
  wire rst_i_IBUF;

  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \FFxDP[0]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/L1xDP_n_0_[0] ),
        .I1(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/L0xDP_n_0_[0] ),
        .O(\FFxDP[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \FFxDP[0]_i_1__0 
       (.I0(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/L2xDP_n_0_[0] ),
        .I1(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/L1xDP_n_0_[0] ),
        .O(\FFxDP[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \FFxDP[0]_i_1__1 
       (.I0(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/L3xDP_n_0_[0] ),
        .I1(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/L2xDP_n_0_[0] ),
        .O(\FFxDP[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \FFxDP[0]_i_1__2 
       (.I0(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/L4xDP_n_0_[0] ),
        .I1(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/L3xDP_n_0_[0] ),
        .O(\FFxDP[0]_i_1__2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \FFxDP[0]_i_1__3 
       (.I0(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/L0xDP_n_0_[0] ),
        .I1(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/L4xDP_n_0_[0] ),
        .O(\FFxDP[0]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \FFxDP[1]_i_1 
       (.I0(inputs_r[710]),
        .I1(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/L0xDP_n_0_[0] ),
        .I2(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/L1xDP_n_0_[1] ),
        .O(\FFxDP[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \FFxDP[1]_i_1__0 
       (.I0(inputs_r[713]),
        .I1(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/L1xDP_n_0_[0] ),
        .I2(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/L2xDP_n_0_[1] ),
        .O(\FFxDP[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \FFxDP[1]_i_1__1 
       (.I0(inputs_r[716]),
        .I1(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/L2xDP_n_0_[0] ),
        .I2(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/L3xDP_n_0_[1] ),
        .O(\FFxDP[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \FFxDP[1]_i_1__2 
       (.I0(inputs_r[719]),
        .I1(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/L3xDP_n_0_[0] ),
        .I2(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/L4xDP_n_0_[1] ),
        .O(\FFxDP[1]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \FFxDP[1]_i_1__3 
       (.I0(inputs_r[722]),
        .I1(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/L4xDP_n_0_[0] ),
        .I2(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/p_1_in ),
        .O(\FFxDP[1]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \FFxDP[2]_i_1 
       (.I0(inputs_r[711]),
        .I1(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/L0xDP_n_0_[0] ),
        .I2(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/[2].I1xD0_reg ),
        .O(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/dom_variant_g.not_I0_and_I1/FFxDP010_out ));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \FFxDP[2]_i_1__0 
       (.I0(inputs_r[714]),
        .I1(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/L1xDP_n_0_[0] ),
        .I2(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/[2].I2xD0_reg ),
        .O(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/dom_variant_g.not_I1_and_I2/FFxDP010_out ));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \FFxDP[2]_i_1__1 
       (.I0(inputs_r[717]),
        .I1(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/L2xDP_n_0_[0] ),
        .I2(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/[2].I3xD0_reg ),
        .O(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/dom_variant_g.not_I2_and_I3/FFxDP010_out ));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \FFxDP[2]_i_1__2 
       (.I0(inputs_r[720]),
        .I1(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/L3xDP_n_0_[0] ),
        .I2(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/[2].I4xD0_reg ),
        .O(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/dom_variant_g.not_I3_and_I4/FFxDP010_out ));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \FFxDP[2]_i_1__3 
       (.I0(inputs_r[723]),
        .I1(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/L4xDP_n_0_[0] ),
        .I2(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/p_2_in ),
        .O(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/dom_variant_g.not_I4_and_I0/FFxDP010_out ));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \FFxDP[3]_i_1 
       (.I0(inputs_r[710]),
        .I1(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/L1xDP_n_0_[0] ),
        .I2(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/p_1_in ),
        .O(\FFxDP[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \FFxDP[3]_i_1__0 
       (.I0(inputs_r[713]),
        .I1(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/L2xDP_n_0_[0] ),
        .I2(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/L1xDP_n_0_[1] ),
        .O(\FFxDP[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \FFxDP[3]_i_1__1 
       (.I0(inputs_r[716]),
        .I1(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/L3xDP_n_0_[0] ),
        .I2(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/L2xDP_n_0_[1] ),
        .O(\FFxDP[3]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \FFxDP[3]_i_1__2 
       (.I0(inputs_r[719]),
        .I1(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/L4xDP_n_0_[0] ),
        .I2(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/L3xDP_n_0_[1] ),
        .O(\FFxDP[3]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \FFxDP[3]_i_1__3 
       (.I0(inputs_r[722]),
        .I1(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/L0xDP_n_0_[0] ),
        .I2(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/L4xDP_n_0_[1] ),
        .O(\FFxDP[3]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \FFxDP[4]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/p_1_in ),
        .I1(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/L1xDP_n_0_[1] ),
        .O(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/dom_variant_g.not_I0_and_I1/Xi_mul_Yj [4]));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \FFxDP[4]_i_1__0 
       (.I0(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/L1xDP_n_0_[1] ),
        .I1(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/L2xDP_n_0_[1] ),
        .O(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/dom_variant_g.not_I1_and_I2/Xi_mul_Yj [4]));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \FFxDP[4]_i_1__1 
       (.I0(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/L2xDP_n_0_[1] ),
        .I1(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/L3xDP_n_0_[1] ),
        .O(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/dom_variant_g.not_I2_and_I3/Xi_mul_Yj [4]));
  LUT2 #(
    .INIT(4'h8)) 
    \FFxDP[4]_i_1__2 
       (.I0(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/L3xDP_n_0_[1] ),
        .I1(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/L4xDP_n_0_[1] ),
        .O(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/dom_variant_g.not_I3_and_I4/Xi_mul_Yj [4]));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \FFxDP[4]_i_1__3 
       (.I0(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/L4xDP_n_0_[1] ),
        .I1(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/p_1_in ),
        .O(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/dom_variant_g.not_I4_and_I0/Xi_mul_Yj [4]));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \FFxDP[5]_i_1 
       (.I0(inputs_r[712]),
        .I1(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/[2].I1xD0_reg ),
        .I2(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/p_1_in ),
        .O(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/dom_variant_g.not_I0_and_I1/FFxDP06_out ));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \FFxDP[5]_i_1__0 
       (.I0(inputs_r[715]),
        .I1(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/[2].I2xD0_reg ),
        .I2(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/L1xDP_n_0_[1] ),
        .O(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/dom_variant_g.not_I1_and_I2/FFxDP06_out ));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \FFxDP[5]_i_1__1 
       (.I0(inputs_r[718]),
        .I1(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/[2].I3xD0_reg ),
        .I2(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/L2xDP_n_0_[1] ),
        .O(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/dom_variant_g.not_I2_and_I3/FFxDP06_out ));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \FFxDP[5]_i_1__2 
       (.I0(inputs_r[721]),
        .I1(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/[2].I4xD0_reg ),
        .I2(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/L3xDP_n_0_[1] ),
        .O(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/dom_variant_g.not_I3_and_I4/FFxDP06_out ));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \FFxDP[5]_i_1__3 
       (.I0(inputs_r[724]),
        .I1(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/p_2_in ),
        .I2(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/L4xDP_n_0_[1] ),
        .O(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/dom_variant_g.not_I4_and_I0/FFxDP06_out ));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \FFxDP[6]_i_1 
       (.I0(inputs_r[711]),
        .I1(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/L1xDP_n_0_[0] ),
        .I2(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/p_2_in ),
        .O(\FFxDP[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \FFxDP[6]_i_1__0 
       (.I0(inputs_r[714]),
        .I1(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/L2xDP_n_0_[0] ),
        .I2(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/[2].I1xD0_reg ),
        .O(\FFxDP[6]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \FFxDP[6]_i_1__1 
       (.I0(inputs_r[717]),
        .I1(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/L3xDP_n_0_[0] ),
        .I2(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/[2].I2xD0_reg ),
        .O(\FFxDP[6]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \FFxDP[6]_i_1__2 
       (.I0(inputs_r[720]),
        .I1(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/L4xDP_n_0_[0] ),
        .I2(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/[2].I3xD0_reg ),
        .O(\FFxDP[6]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \FFxDP[6]_i_1__3 
       (.I0(inputs_r[723]),
        .I1(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/L0xDP_n_0_[0] ),
        .I2(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/[2].I4xD0_reg ),
        .O(\FFxDP[6]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \FFxDP[7]_i_1 
       (.I0(inputs_r[712]),
        .I1(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/L1xDP_n_0_[1] ),
        .I2(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/p_2_in ),
        .O(\FFxDP[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \FFxDP[7]_i_1__0 
       (.I0(inputs_r[715]),
        .I1(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/L2xDP_n_0_[1] ),
        .I2(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/[2].I1xD0_reg ),
        .O(\FFxDP[7]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \FFxDP[7]_i_1__1 
       (.I0(inputs_r[718]),
        .I1(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/L3xDP_n_0_[1] ),
        .I2(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/[2].I2xD0_reg ),
        .O(\FFxDP[7]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \FFxDP[7]_i_1__2 
       (.I0(inputs_r[721]),
        .I1(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/L4xDP_n_0_[1] ),
        .I2(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/[2].I3xD0_reg ),
        .O(\FFxDP[7]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \FFxDP[7]_i_1__3 
       (.I0(inputs_r[724]),
        .I1(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/p_1_in ),
        .I2(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/[2].I4xD0_reg ),
        .O(\FFxDP[7]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \FFxDP[8]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/p_2_in ),
        .I1(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/[2].I1xD0_reg ),
        .O(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/dom_variant_g.not_I0_and_I1/Xi_mul_Yj [8]));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \FFxDP[8]_i_1__0 
       (.I0(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/[2].I1xD0_reg ),
        .I1(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/[2].I2xD0_reg ),
        .O(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/dom_variant_g.not_I1_and_I2/Xi_mul_Yj [8]));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \FFxDP[8]_i_1__1 
       (.I0(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/[2].I2xD0_reg ),
        .I1(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/[2].I3xD0_reg ),
        .O(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/dom_variant_g.not_I2_and_I3/Xi_mul_Yj [8]));
  LUT2 #(
    .INIT(4'h8)) 
    \FFxDP[8]_i_1__2 
       (.I0(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/[2].I3xD0_reg ),
        .I1(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/[2].I4xD0_reg ),
        .O(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/dom_variant_g.not_I3_and_I4/Xi_mul_Yj [8]));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \FFxDP[8]_i_1__3 
       (.I0(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/[2].I4xD0_reg ),
        .I1(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/p_2_in ),
        .O(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/dom_variant_g.not_I4_and_I0/Xi_mul_Yj [8]));
  LUT1 #(
    .INIT(2'h1)) 
    \FFxDP[8]_i_2 
       (.I0(rst_i_IBUF),
        .O(\FFxDP[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFEEEEEEEEEEEE)) 
    \FSM_sequential_FSMxDP[0]_i_1 
       (.I0(\FSM_sequential_FSMxDP[0]_i_2_n_0 ),
        .I1(\FSM_sequential_FSMxDP[0]_i_3_n_0 ),
        .I2(\core/core/FSMxDP [2]),
        .I3(inputs_r[708]),
        .I4(\core/core/FSMxDP [0]),
        .I5(\core/core/FSMxDP [1]),
        .O(\FSM_sequential_FSMxDP[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7400743F7400740C)) 
    \FSM_sequential_FSMxDP[0]_i_2 
       (.I0(inputs_r[709]),
        .I1(\core/core/FSMxDP [2]),
        .I2(\RoundCounter[1]_i_3_n_0 ),
        .I3(\core/core/FSMxDP [0]),
        .I4(\core/core/FSMxDP [1]),
        .I5(\FSM_sequential_FSMxDP[0]_i_4_n_0 ),
        .O(\FSM_sequential_FSMxDP[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAABAAAAAA)) 
    \FSM_sequential_FSMxDP[0]_i_3 
       (.I0(\FSM_sequential_FSMxDP[0]_i_5_n_0 ),
        .I1(\RoundCounter[1]_i_3_n_0 ),
        .I2(\core/core/FSMxDP [2]),
        .I3(inputs_r[707]),
        .I4(\core/core/FSMxDP [1]),
        .I5(\core/core/FSMxDP [0]),
        .O(\FSM_sequential_FSMxDP[0]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \FSM_sequential_FSMxDP[0]_i_4 
       (.I0(inputs_r[704]),
        .I1(inputs_r[705]),
        .O(\FSM_sequential_FSMxDP[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0010001010100010)) 
    \FSM_sequential_FSMxDP[0]_i_5 
       (.I0(inputs_r[706]),
        .I1(\core/core/FSMxDP [2]),
        .I2(\core/core/FSMxDP [0]),
        .I3(inputs_r[708]),
        .I4(inputs_r[707]),
        .I5(\core/core/FSMxDP [1]),
        .O(\FSM_sequential_FSMxDP[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFF0050A8FF00FFA8)) 
    \FSM_sequential_FSMxDP[1]_i_1 
       (.I0(\core/core/FSMxDP [0]),
        .I1(inputs_r[706]),
        .I2(inputs_r[707]),
        .I3(\core/core/FSMxDP [1]),
        .I4(\FSM_sequential_FSMxDP[1]_i_2_n_0 ),
        .I5(inputs_r[708]),
        .O(\FSM_sequential_FSMxDP[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFBF)) 
    \FSM_sequential_FSMxDP[1]_i_2 
       (.I0(\core/core/RoundCounter_reg_n_0_[0] ),
        .I1(\core/core/RoundCounter_reg_n_0_[3] ),
        .I2(\core/core/RoundCounter_reg_n_0_[2] ),
        .I3(\core/core/RoundCounter_reg_n_0_[1] ),
        .I4(\core/core/FSMxDP [2]),
        .O(\FSM_sequential_FSMxDP[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0404FF04)) 
    \FSM_sequential_FSMxDP[2]_i_1 
       (.I0(\FSM_sequential_FSMxDP[2]_i_2_n_0 ),
        .I1(\core/core/FSMxDP [0]),
        .I2(\FSM_sequential_FSMxDP[2]_i_3_n_0 ),
        .I3(\core/core/FSMxDP [2]),
        .I4(inputs_r[709]),
        .I5(\FSM_sequential_FSMxDP[2]_i_4_n_0 ),
        .O(\FSM_sequential_FSMxDP[2]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \FSM_sequential_FSMxDP[2]_i_2 
       (.I0(inputs_r[706]),
        .I1(inputs_r[707]),
        .O(\FSM_sequential_FSMxDP[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFFFFFFFFFFF)) 
    \FSM_sequential_FSMxDP[2]_i_3 
       (.I0(\core/core/FSMxDP [2]),
        .I1(\core/core/RoundCounter_reg_n_0_[1] ),
        .I2(\core/core/RoundCounter_reg_n_0_[2] ),
        .I3(\core/core/RoundCounter_reg_n_0_[3] ),
        .I4(\core/core/RoundCounter_reg_n_0_[0] ),
        .I5(inputs_r[708]),
        .O(\FSM_sequential_FSMxDP[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hBA0ABB0AAA0AAA0A)) 
    \FSM_sequential_FSMxDP[2]_i_4 
       (.I0(\core/core/FSMxDP [2]),
        .I1(\RoundCounter[1]_i_3_n_0 ),
        .I2(\core/core/FSMxDP [0]),
        .I3(\core/core/FSMxDP [1]),
        .I4(inputs_r[707]),
        .I5(inputs_r[708]),
        .O(\FSM_sequential_FSMxDP[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hF000F0004444FF00)) 
    \FSM_sequential_[0].StateFSMxDP[0]_i_1 
       (.I0(\FSM_sequential_[0].StateFSMxDP[0]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/SboxCounterxD_reg [6]),
        .I2(\FSM_sequential_[0].StateFSMxDP[0]_i_3_n_0 ),
        .I3(\core/core/doRoundTransfromationxS ),
        .I4(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__2_n_0 ),
        .I5(\core/core/ascon128_g.ascons_state/StateFSMxDP [0]),
        .O(\FSM_sequential_[0].StateFSMxDP[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \FSM_sequential_[0].StateFSMxDP[0]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/SboxCounterxD_reg [0]),
        .I1(\core/core/ascon128_g.ascons_state/SboxCounterxD_reg [1]),
        .I2(\core/core/ascon128_g.ascons_state/SboxCounterxD_reg [2]),
        .I3(\core/core/ascon128_g.ascons_state/SboxCounterxD_reg [5]),
        .I4(\core/core/ascon128_g.ascons_state/SboxCounterxD_reg [3]),
        .I5(\core/core/ascon128_g.ascons_state/SboxCounterxD_reg [4]),
        .O(\FSM_sequential_[0].StateFSMxDP[0]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_sequential_[0].StateFSMxDP[0]_i_3 
       (.I0(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__0_n_0 ),
        .O(\FSM_sequential_[0].StateFSMxDP[0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT4 #(
    .INIT(16'h10E0)) 
    \FSM_sequential_[0].StateFSMxDP[0]_i_4 
       (.I0(\core/core/FSMxDP [0]),
        .I1(\core/core/FSMxDP [1]),
        .I2(\RoundCounter[1]_i_3_n_0 ),
        .I3(\core/core/FSMxDP [2]),
        .O(\core/core/doRoundTransfromationxS ));
  LUT6 #(
    .INIT(64'hF000F0004444FF00)) 
    \FSM_sequential_[0].StateFSMxDP[0]_rep__0_i_1 
       (.I0(\FSM_sequential_[0].StateFSMxDP[0]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/SboxCounterxD_reg [6]),
        .I2(\FSM_sequential_[0].StateFSMxDP[0]_i_3_n_0 ),
        .I3(\core/core/doRoundTransfromationxS ),
        .I4(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__2_n_0 ),
        .I5(\core/core/ascon128_g.ascons_state/StateFSMxDP [0]),
        .O(\FSM_sequential_[0].StateFSMxDP[0]_rep__0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF000F0004444FF00)) 
    \FSM_sequential_[0].StateFSMxDP[0]_rep__1_i_1 
       (.I0(\FSM_sequential_[0].StateFSMxDP[0]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/SboxCounterxD_reg [6]),
        .I2(\FSM_sequential_[0].StateFSMxDP[0]_i_3_n_0 ),
        .I3(\core/core/doRoundTransfromationxS ),
        .I4(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__2_n_0 ),
        .I5(\core/core/ascon128_g.ascons_state/StateFSMxDP [0]),
        .O(\FSM_sequential_[0].StateFSMxDP[0]_rep__1_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF000F0004444FF00)) 
    \FSM_sequential_[0].StateFSMxDP[0]_rep_i_1 
       (.I0(\FSM_sequential_[0].StateFSMxDP[0]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/SboxCounterxD_reg [6]),
        .I2(\FSM_sequential_[0].StateFSMxDP[0]_i_3_n_0 ),
        .I3(\core/core/doRoundTransfromationxS ),
        .I4(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__2_n_0 ),
        .I5(\core/core/ascon128_g.ascons_state/StateFSMxDP [0]),
        .O(\FSM_sequential_[0].StateFSMxDP[0]_rep_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \FSM_sequential_[0].StateFSMxDP[1]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__1_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__0_n_0 ),
        .O(\FSM_sequential_[0].StateFSMxDP[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \FSM_sequential_[0].StateFSMxDP[1]_rep__0_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__1_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__1_n_0 ),
        .O(\FSM_sequential_[0].StateFSMxDP[1]_rep__0_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \FSM_sequential_[0].StateFSMxDP[1]_rep__1_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__1_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__0_n_0 ),
        .O(\FSM_sequential_[0].StateFSMxDP[1]_rep__1_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \FSM_sequential_[0].StateFSMxDP[1]_rep__2_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__1_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__0_n_0 ),
        .O(\FSM_sequential_[0].StateFSMxDP[1]_rep__2_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \FSM_sequential_[0].StateFSMxDP[1]_rep_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__1_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__1_n_0 ),
        .O(\FSM_sequential_[0].StateFSMxDP[1]_rep_i_1_n_0 ));
  GND GND
       (.G(\<const0> ));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \I0xD0[1]_i_1 
       (.I0(rst_i_IBUF),
        .I1(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/p_1_in ),
        .O(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/p_2_out [1]));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \I0xD0[2]_i_1 
       (.I0(rst_i_IBUF),
        .I1(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/p_2_in ),
        .O(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/p_2_out [2]));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \I1xD0[1]_i_1 
       (.I0(rst_i_IBUF),
        .I1(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/L1xDP_n_0_[1] ),
        .O(\I1xD0[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \I1xD0[2]_i_1 
       (.I0(rst_i_IBUF),
        .I1(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/[2].I1xD0_reg ),
        .O(\I1xD0[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \I2xD0[1]_i_1 
       (.I0(rst_i_IBUF),
        .I1(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/L2xDP_n_0_[1] ),
        .O(\I2xD0[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \I2xD0[2]_i_1 
       (.I0(rst_i_IBUF),
        .I1(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/[2].I2xD0_reg ),
        .O(\I2xD0[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \I3xD0[1]_i_1 
       (.I0(rst_i_IBUF),
        .I1(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/L3xDP_n_0_[1] ),
        .O(\I3xD0[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \I3xD0[2]_i_1 
       (.I0(rst_i_IBUF),
        .I1(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/[2].I3xD0_reg ),
        .O(\I3xD0[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \I4xD0[1]_i_1 
       (.I0(rst_i_IBUF),
        .I1(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/L4xDP_n_0_[1] ),
        .O(\I4xD0[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \I4xD0[2]_i_1 
       (.I0(rst_i_IBUF),
        .I1(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/[2].I4xD0_reg ),
        .O(\I4xD0[2]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \L0xDP[0]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/X4SboxInxD[0] [0]),
        .I1(\core/core/ascon128_g.ascons_state/X0SboxInxD[0] [0]),
        .O(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/p_12_out ));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \L0xDP[1]_i_1 
       (.I0(rst_i_IBUF),
        .I1(\core/core/ascon128_g.ascons_state/X0SboxInxD[0] [1]),
        .I2(\core/core/ascon128_g.ascons_state/X4SboxInxD[0] [1]),
        .O(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/p_1_out [1]));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \L0xDP[2]_i_1 
       (.I0(rst_i_IBUF),
        .I1(\core/core/ascon128_g.ascons_state/X0SboxInxD[0] [2]),
        .I2(\core/core/ascon128_g.ascons_state/X4SboxInxD[0] [2]),
        .O(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/p_1_out [2]));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \L1xDP[1]_i_1 
       (.I0(rst_i_IBUF),
        .I1(\core/core/ascon128_g.ascons_state/X1SboxInxD[0] [1]),
        .O(\L1xDP[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \L1xDP[2]_i_1 
       (.I0(rst_i_IBUF),
        .I1(\core/core/ascon128_g.ascons_state/X1SboxInxD[0] [2]),
        .O(\L1xDP[2]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \L2xDP[0]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/X1SboxInxD[0] [0]),
        .I1(\core/core/ascon128_g.ascons_state/X2SboxInxD[0] [0]),
        .O(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/p_5_out ));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \L2xDP[1]_i_1 
       (.I0(rst_i_IBUF),
        .I1(\core/core/ascon128_g.ascons_state/X2SboxInxD[0] [1]),
        .I2(\core/core/ascon128_g.ascons_state/X1SboxInxD[0] [1]),
        .O(\L2xDP[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \L2xDP[2]_i_1 
       (.I0(rst_i_IBUF),
        .I1(\core/core/ascon128_g.ascons_state/X2SboxInxD[0] [2]),
        .I2(\core/core/ascon128_g.ascons_state/X1SboxInxD[0] [2]),
        .O(\L2xDP[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \L3xDP[1]_i_1 
       (.I0(rst_i_IBUF),
        .I1(\core/core/ascon128_g.ascons_state/X3SboxInxD[0] [1]),
        .O(\L3xDP[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \L3xDP[2]_i_1 
       (.I0(rst_i_IBUF),
        .I1(\core/core/ascon128_g.ascons_state/X3SboxInxD[0] [2]),
        .O(\L3xDP[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \L4xDP[0]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/X3SboxInxD[0] [0]),
        .I1(\core/core/ascon128_g.ascons_state/X4SboxInxD[0] [0]),
        .O(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/p_0_out ));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \L4xDP[1]_i_1 
       (.I0(rst_i_IBUF),
        .I1(\core/core/ascon128_g.ascons_state/X4SboxInxD[0] [1]),
        .I2(\core/core/ascon128_g.ascons_state/X3SboxInxD[0] [1]),
        .O(\L4xDP[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \L4xDP[2]_i_1 
       (.I0(rst_i_IBUF),
        .I1(\core/core/ascon128_g.ascons_state/X4SboxInxD[0] [2]),
        .I2(\core/core/ascon128_g.ascons_state/X3SboxInxD[0] [2]),
        .O(\L4xDP[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT5 #(
    .INIT(32'h40444444)) 
    \RoundCounter[0]_i_1 
       (.I0(\core/core/RoundCounter_reg_n_0_[0] ),
        .I1(\RoundCounter[3]_i_4_n_0 ),
        .I2(\core/core/RoundCounter_reg_n_0_[1] ),
        .I3(\core/core/RoundCounter_reg_n_0_[2] ),
        .I4(\core/core/RoundCounter_reg_n_0_[3] ),
        .O(\RoundCounter[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0A0AFFCAFFCA0A0A)) 
    \RoundCounter[1]_i_1 
       (.I0(\RoundCounter[2]_i_2_n_0 ),
        .I1(\RoundCounter[1]_i_2_n_0 ),
        .I2(\RoundCounter[1]_i_3_n_0 ),
        .I3(\core/core/FSMxDP [2]),
        .I4(\core/core/RoundCounter_reg_n_0_[1] ),
        .I5(\core/core/RoundCounter_reg_n_0_[0] ),
        .O(\RoundCounter[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \RoundCounter[1]_i_2 
       (.I0(\core/core/FSMxDP [0]),
        .I1(\core/core/FSMxDP [1]),
        .O(\RoundCounter[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'hFFBF)) 
    \RoundCounter[1]_i_3 
       (.I0(\core/core/RoundCounter_reg_n_0_[1] ),
        .I1(\core/core/RoundCounter_reg_n_0_[2] ),
        .I2(\core/core/RoundCounter_reg_n_0_[3] ),
        .I3(\core/core/RoundCounter_reg_n_0_[0] ),
        .O(\RoundCounter[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h33CCFF0000002000)) 
    \RoundCounter[2]_i_1 
       (.I0(\RoundCounter[2]_i_2_n_0 ),
        .I1(\core/core/RoundCounter_reg_n_0_[0] ),
        .I2(\core/core/RoundCounter_reg_n_0_[3] ),
        .I3(\core/core/RoundCounter_reg_n_0_[2] ),
        .I4(\core/core/RoundCounter_reg_n_0_[1] ),
        .I5(\RoundCounter[2]_i_3_n_0 ),
        .O(\RoundCounter[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hDDDDFDFDFFFDCCCC)) 
    \RoundCounter[2]_i_2 
       (.I0(inputs_r[708]),
        .I1(\core/core/FSMxDP [2]),
        .I2(inputs_r[707]),
        .I3(inputs_r[706]),
        .I4(\core/core/FSMxDP [0]),
        .I5(\core/core/FSMxDP [1]),
        .O(\RoundCounter[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT4 #(
    .INIT(16'hFFE0)) 
    \RoundCounter[2]_i_3 
       (.I0(\core/core/FSMxDP [0]),
        .I1(\core/core/FSMxDP [1]),
        .I2(\RoundCounter[1]_i_3_n_0 ),
        .I3(\core/core/FSMxDP [2]),
        .O(\RoundCounter[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAEAEAFAEAFAEAFAE)) 
    \RoundCounter[3]_i_1 
       (.I0(\RoundCounter[3]_i_3_n_0 ),
        .I1(inputs_r[707]),
        .I2(\FSM_sequential_FSMxDP[1]_i_2_n_0 ),
        .I3(inputs_r[706]),
        .I4(\core/core/FSMxDP [0]),
        .I5(\core/core/FSMxDP [1]),
        .O(\core/core/RoundCounter ));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT5 #(
    .INIT(32'h28808888)) 
    \RoundCounter[3]_i_2 
       (.I0(\RoundCounter[3]_i_4_n_0 ),
        .I1(\core/core/RoundCounter_reg_n_0_[3] ),
        .I2(\core/core/RoundCounter_reg_n_0_[1] ),
        .I3(\core/core/RoundCounter_reg_n_0_[0] ),
        .I4(\core/core/RoundCounter_reg_n_0_[2] ),
        .O(\RoundCounter[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0F0FFFFF0000444F)) 
    \RoundCounter[3]_i_3 
       (.I0(\RoundCounter[1]_i_3_n_0 ),
        .I1(inputs_r[708]),
        .I2(\core/core/FSMxDP [1]),
        .I3(\core/core/FSMxDP [0]),
        .I4(\core/core/FSMxDP [2]),
        .I5(\core/core/doIncrementRoundCounterxS ),
        .O(\RoundCounter[3]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \RoundCounter[3]_i_4 
       (.I0(\core/core/FSMxDP [1]),
        .I1(\core/core/FSMxDP [0]),
        .I2(\core/core/FSMxDP [2]),
        .O(\RoundCounter[3]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \SboxCounterxD[0]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/SboxCounterxD_reg [0]),
        .O(\core/core/ascon128_g.ascons_state/p_0_in [0]));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \SboxCounterxD[1]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/SboxCounterxD_reg [1]),
        .I1(\core/core/ascon128_g.ascons_state/SboxCounterxD_reg [0]),
        .O(\core/core/ascon128_g.ascons_state/p_0_in [1]));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \SboxCounterxD[2]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/SboxCounterxD_reg [2]),
        .I1(\core/core/ascon128_g.ascons_state/SboxCounterxD_reg [1]),
        .I2(\core/core/ascon128_g.ascons_state/SboxCounterxD_reg [0]),
        .O(\core/core/ascon128_g.ascons_state/p_0_in [2]));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \SboxCounterxD[3]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/SboxCounterxD_reg [3]),
        .I1(\core/core/ascon128_g.ascons_state/SboxCounterxD_reg [0]),
        .I2(\core/core/ascon128_g.ascons_state/SboxCounterxD_reg [1]),
        .I3(\core/core/ascon128_g.ascons_state/SboxCounterxD_reg [2]),
        .O(\core/core/ascon128_g.ascons_state/p_0_in [3]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \SboxCounterxD[4]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/SboxCounterxD_reg [2]),
        .I1(\core/core/ascon128_g.ascons_state/SboxCounterxD_reg [1]),
        .I2(\core/core/ascon128_g.ascons_state/SboxCounterxD_reg [0]),
        .I3(\core/core/ascon128_g.ascons_state/SboxCounterxD_reg [3]),
        .I4(\core/core/ascon128_g.ascons_state/SboxCounterxD_reg [4]),
        .O(\core/core/ascon128_g.ascons_state/p_0_in [4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \SboxCounterxD[5]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/SboxCounterxD_reg [5]),
        .I1(\core/core/ascon128_g.ascons_state/SboxCounterxD_reg [2]),
        .I2(\core/core/ascon128_g.ascons_state/SboxCounterxD_reg [1]),
        .I3(\core/core/ascon128_g.ascons_state/SboxCounterxD_reg [0]),
        .I4(\core/core/ascon128_g.ascons_state/SboxCounterxD_reg [3]),
        .I5(\core/core/ascon128_g.ascons_state/SboxCounterxD_reg [4]),
        .O(\core/core/ascon128_g.ascons_state/p_0_in [5]));
  LUT3 #(
    .INIT(8'h6A)) 
    \SboxCounterxD[6]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/SboxCounterxD_reg [6]),
        .I1(\SboxCounterxD[6]_i_3_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/SboxCounterxD_reg [5]),
        .O(\core/core/ascon128_g.ascons_state/p_0_in [6]));
  LUT2 #(
    .INIT(4'hB)) 
    \SboxCounterxD[6]_i_2 
       (.I0(\[1].X2xDP[1][62]_i_2_n_0 ),
        .I1(rst_i_IBUF),
        .O(\core/core/ascon128_g.ascons_state/SboxCounterxD0 ));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \SboxCounterxD[6]_i_3 
       (.I0(\core/core/ascon128_g.ascons_state/SboxCounterxD_reg [4]),
        .I1(\core/core/ascon128_g.ascons_state/SboxCounterxD_reg [3]),
        .I2(\core/core/ascon128_g.ascons_state/SboxCounterxD_reg [0]),
        .I3(\core/core/ascon128_g.ascons_state/SboxCounterxD_reg [1]),
        .I4(\core/core/ascon128_g.ascons_state/SboxCounterxD_reg [2]),
        .O(\SboxCounterxD[6]_i_3_n_0 ));
  VCC VCC
       (.P(\<const1> ));
  LUT4 #(
    .INIT(16'hB888)) 
    \[0].X0xDP[0][0]_i_1 
       (.I0(\[0].X0xDP[0][0]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__1_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__1_n_0 ),
        .I3(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][1] ),
        .O(\core/core/ascon128_g.ascons_state/X0xDN[0] [0]));
  LUT6 #(
    .INIT(64'h9F90909F6F6F6060)) 
    \[0].X0xDP[0][0]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][19] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][28] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__1_n_0 ),
        .I3(\[0].X0xDP[0][63]_i_2_n_0 ),
        .I4(inputs_r[512]),
        .I5(\core/core/ascon128_g.ascons_state/X0SboxInxD[0] [0]),
        .O(\[0].X0xDP[0][0]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \[0].X0xDP[0][10]_i_1 
       (.I0(\[0].X0xDP[0][10]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__1_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__1_n_0 ),
        .I3(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][11] ),
        .O(\core/core/ascon128_g.ascons_state/X0xDN[0] [10]));
  LUT6 #(
    .INIT(64'h9F90909F6F6F6060)) 
    \[0].X0xDP[0][10]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][29] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][38] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__1_n_0 ),
        .I3(\[0].X0xDP[0][63]_i_2_n_0 ),
        .I4(inputs_r[522]),
        .I5(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][10] ),
        .O(\[0].X0xDP[0][10]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \[0].X0xDP[0][11]_i_1 
       (.I0(\[0].X0xDP[0][11]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__0_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__0_n_0 ),
        .I3(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][12] ),
        .O(\core/core/ascon128_g.ascons_state/X0xDN[0] [11]));
  LUT6 #(
    .INIT(64'h9F90909F6F6F6060)) 
    \[0].X0xDP[0][11]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][30] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][39] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__0_n_0 ),
        .I3(\[0].X0xDP[0][63]_i_2_n_0 ),
        .I4(inputs_r[523]),
        .I5(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][11] ),
        .O(\[0].X0xDP[0][11]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \[0].X0xDP[0][12]_i_1 
       (.I0(\[0].X0xDP[0][12]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__0_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__0_n_0 ),
        .I3(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][13] ),
        .O(\core/core/ascon128_g.ascons_state/X0xDN[0] [12]));
  LUT6 #(
    .INIT(64'h9F90909F6F6F6060)) 
    \[0].X0xDP[0][12]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][31] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][40] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__0_n_0 ),
        .I3(\[0].X0xDP[0][63]_i_2_n_0 ),
        .I4(inputs_r[524]),
        .I5(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][12] ),
        .O(\[0].X0xDP[0][12]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \[0].X0xDP[0][13]_i_1 
       (.I0(\[0].X0xDP[0][13]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__0_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__0_n_0 ),
        .I3(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][14] ),
        .O(\core/core/ascon128_g.ascons_state/X0xDN[0] [13]));
  LUT6 #(
    .INIT(64'h9F90909F6F6F6060)) 
    \[0].X0xDP[0][13]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][32] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][41] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__0_n_0 ),
        .I3(\[0].X0xDP[0][63]_i_2_n_0 ),
        .I4(inputs_r[525]),
        .I5(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][13] ),
        .O(\[0].X0xDP[0][13]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT4 #(
    .INIT(16'hB888)) 
    \[0].X0xDP[0][14]_i_1 
       (.I0(\[0].X0xDP[0][14]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__0_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__2_n_0 ),
        .I3(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][15] ),
        .O(\core/core/ascon128_g.ascons_state/X0xDN[0] [14]));
  LUT6 #(
    .INIT(64'h9F90909F6F6F6060)) 
    \[0].X0xDP[0][14]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][33] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][42] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__2_n_0 ),
        .I3(\[0].X0xDP[0][63]_i_2_n_0 ),
        .I4(inputs_r[526]),
        .I5(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][14] ),
        .O(\[0].X0xDP[0][14]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT4 #(
    .INIT(16'hB888)) 
    \[0].X0xDP[0][15]_i_1 
       (.I0(\[0].X0xDP[0][15]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__0_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__2_n_0 ),
        .I3(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][16] ),
        .O(\core/core/ascon128_g.ascons_state/X0xDN[0] [15]));
  LUT6 #(
    .INIT(64'h9F90909F6F6F6060)) 
    \[0].X0xDP[0][15]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][43] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][34] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__2_n_0 ),
        .I3(\[0].X0xDP[0][63]_i_2_n_0 ),
        .I4(inputs_r[527]),
        .I5(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][15] ),
        .O(\[0].X0xDP[0][15]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT4 #(
    .INIT(16'hB888)) 
    \[0].X0xDP[0][16]_i_1 
       (.I0(\[0].X0xDP[0][16]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__0_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__2_n_0 ),
        .I3(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][17] ),
        .O(\core/core/ascon128_g.ascons_state/X0xDN[0] [16]));
  LUT6 #(
    .INIT(64'h9F90909F6F6F6060)) 
    \[0].X0xDP[0][16]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][44] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][35] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__2_n_0 ),
        .I3(\[0].X0xDP[0][63]_i_2_n_0 ),
        .I4(inputs_r[528]),
        .I5(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][16] ),
        .O(\[0].X0xDP[0][16]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \[0].X0xDP[0][17]_i_1 
       (.I0(\[0].X0xDP[0][17]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__1_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__1_n_0 ),
        .I3(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][18] ),
        .O(\core/core/ascon128_g.ascons_state/X0xDN[0] [17]));
  LUT6 #(
    .INIT(64'h9F90909F6F6F6060)) 
    \[0].X0xDP[0][17]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][36] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][45] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__1_n_0 ),
        .I3(\[0].X0xDP[0][63]_i_2_n_0 ),
        .I4(inputs_r[529]),
        .I5(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][17] ),
        .O(\[0].X0xDP[0][17]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \[0].X0xDP[0][18]_i_1 
       (.I0(\[0].X0xDP[0][18]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__1_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__1_n_0 ),
        .I3(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][19] ),
        .O(\core/core/ascon128_g.ascons_state/X0xDN[0] [18]));
  LUT6 #(
    .INIT(64'h9F90909F6F6F6060)) 
    \[0].X0xDP[0][18]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][37] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][46] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__1_n_0 ),
        .I3(\[0].X0xDP[0][63]_i_2_n_0 ),
        .I4(inputs_r[530]),
        .I5(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][18] ),
        .O(\[0].X0xDP[0][18]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \[0].X0xDP[0][19]_i_1 
       (.I0(\[0].X0xDP[0][19]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__1_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__1_n_0 ),
        .I3(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][20] ),
        .O(\core/core/ascon128_g.ascons_state/X0xDN[0] [19]));
  LUT6 #(
    .INIT(64'h9F90909F6F6F6060)) 
    \[0].X0xDP[0][19]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][38] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][47] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__1_n_0 ),
        .I3(\[0].X0xDP[0][63]_i_2_n_0 ),
        .I4(inputs_r[531]),
        .I5(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][19] ),
        .O(\[0].X0xDP[0][19]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \[0].X0xDP[0][1]_i_1 
       (.I0(\[0].X0xDP[0][1]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__1_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__1_n_0 ),
        .I3(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][2] ),
        .O(\core/core/ascon128_g.ascons_state/X0xDN[0] [1]));
  LUT6 #(
    .INIT(64'h9F90909F6F6F6060)) 
    \[0].X0xDP[0][1]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][20] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][29] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__1_n_0 ),
        .I3(\[0].X0xDP[0][63]_i_2_n_0 ),
        .I4(inputs_r[513]),
        .I5(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][1] ),
        .O(\[0].X0xDP[0][1]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \[0].X0xDP[0][20]_i_1 
       (.I0(\[0].X0xDP[0][20]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__0_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__0_n_0 ),
        .I3(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][21] ),
        .O(\core/core/ascon128_g.ascons_state/X0xDN[0] [20]));
  LUT6 #(
    .INIT(64'h9F90909F6F6F6060)) 
    \[0].X0xDP[0][20]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][39] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][48] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__0_n_0 ),
        .I3(\[0].X0xDP[0][63]_i_2_n_0 ),
        .I4(inputs_r[532]),
        .I5(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][20] ),
        .O(\[0].X0xDP[0][20]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \[0].X0xDP[0][21]_i_1 
       (.I0(\[0].X0xDP[0][21]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__0_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__0_n_0 ),
        .I3(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][22] ),
        .O(\core/core/ascon128_g.ascons_state/X0xDN[0] [21]));
  LUT6 #(
    .INIT(64'h9F90909F6F6F6060)) 
    \[0].X0xDP[0][21]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][40] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][49] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__0_n_0 ),
        .I3(\[0].X0xDP[0][63]_i_2_n_0 ),
        .I4(inputs_r[533]),
        .I5(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][21] ),
        .O(\[0].X0xDP[0][21]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \[0].X0xDP[0][22]_i_1 
       (.I0(\[0].X0xDP[0][22]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__0_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__0_n_0 ),
        .I3(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][23] ),
        .O(\core/core/ascon128_g.ascons_state/X0xDN[0] [22]));
  LUT6 #(
    .INIT(64'h9F90909F6F6F6060)) 
    \[0].X0xDP[0][22]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][41] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][50] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__0_n_0 ),
        .I3(\[0].X0xDP[0][63]_i_2_n_0 ),
        .I4(inputs_r[534]),
        .I5(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][22] ),
        .O(\[0].X0xDP[0][22]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \[0].X0xDP[0][23]_i_1 
       (.I0(\[0].X0xDP[0][23]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__0_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__2_n_0 ),
        .I3(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][24] ),
        .O(\core/core/ascon128_g.ascons_state/X0xDN[0] [23]));
  LUT6 #(
    .INIT(64'h9F90909F6F6F6060)) 
    \[0].X0xDP[0][23]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][42] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][51] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__2_n_0 ),
        .I3(\[0].X0xDP[0][63]_i_2_n_0 ),
        .I4(inputs_r[535]),
        .I5(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][23] ),
        .O(\[0].X0xDP[0][23]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \[0].X0xDP[0][24]_i_1 
       (.I0(\[0].X0xDP[0][24]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__0_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__2_n_0 ),
        .I3(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][25] ),
        .O(\core/core/ascon128_g.ascons_state/X0xDN[0] [24]));
  LUT6 #(
    .INIT(64'h9F90909F6F6F6060)) 
    \[0].X0xDP[0][24]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][43] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][52] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__2_n_0 ),
        .I3(\[0].X0xDP[0][63]_i_2_n_0 ),
        .I4(inputs_r[536]),
        .I5(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][24] ),
        .O(\[0].X0xDP[0][24]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \[0].X0xDP[0][25]_i_1 
       (.I0(\[0].X0xDP[0][25]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__1_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__1_n_0 ),
        .I3(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][26] ),
        .O(\core/core/ascon128_g.ascons_state/X0xDN[0] [25]));
  LUT6 #(
    .INIT(64'h9F90909F6F6F6060)) 
    \[0].X0xDP[0][25]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][44] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][53] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__1_n_0 ),
        .I3(\[0].X0xDP[0][63]_i_2_n_0 ),
        .I4(inputs_r[537]),
        .I5(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][25] ),
        .O(\[0].X0xDP[0][25]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \[0].X0xDP[0][26]_i_1 
       (.I0(\[0].X0xDP[0][26]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__0_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__2_n_0 ),
        .I3(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][27] ),
        .O(\core/core/ascon128_g.ascons_state/X0xDN[0] [26]));
  LUT6 #(
    .INIT(64'h9F90909F6F6F6060)) 
    \[0].X0xDP[0][26]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][45] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][54] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__2_n_0 ),
        .I3(\[0].X0xDP[0][63]_i_2_n_0 ),
        .I4(inputs_r[538]),
        .I5(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][26] ),
        .O(\[0].X0xDP[0][26]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \[0].X0xDP[0][27]_i_1 
       (.I0(\[0].X0xDP[0][27]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__1_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__1_n_0 ),
        .I3(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][28] ),
        .O(\core/core/ascon128_g.ascons_state/X0xDN[0] [27]));
  LUT6 #(
    .INIT(64'h9F90909F6F6F6060)) 
    \[0].X0xDP[0][27]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][55] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][46] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__1_n_0 ),
        .I3(\[0].X0xDP[0][63]_i_2_n_0 ),
        .I4(inputs_r[539]),
        .I5(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][27] ),
        .O(\[0].X0xDP[0][27]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \[0].X0xDP[0][28]_i_1 
       (.I0(\[0].X0xDP[0][28]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__1_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__1_n_0 ),
        .I3(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][29] ),
        .O(\core/core/ascon128_g.ascons_state/X0xDN[0] [28]));
  LUT6 #(
    .INIT(64'h9F90909F6F6F6060)) 
    \[0].X0xDP[0][28]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][47] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][56] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__1_n_0 ),
        .I3(\[0].X0xDP[0][63]_i_2_n_0 ),
        .I4(inputs_r[540]),
        .I5(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][28] ),
        .O(\[0].X0xDP[0][28]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \[0].X0xDP[0][29]_i_1 
       (.I0(\[0].X0xDP[0][29]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__0_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__0_n_0 ),
        .I3(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][30] ),
        .O(\core/core/ascon128_g.ascons_state/X0xDN[0] [29]));
  LUT6 #(
    .INIT(64'h9F90909F6F6F6060)) 
    \[0].X0xDP[0][29]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][48] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][57] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__0_n_0 ),
        .I3(\[0].X0xDP[0][63]_i_2_n_0 ),
        .I4(inputs_r[541]),
        .I5(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][29] ),
        .O(\[0].X0xDP[0][29]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \[0].X0xDP[0][2]_i_1 
       (.I0(\[0].X0xDP[0][2]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__0_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__0_n_0 ),
        .I3(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][3] ),
        .O(\core/core/ascon128_g.ascons_state/X0xDN[0] [2]));
  LUT6 #(
    .INIT(64'h9F90909F6F6F6060)) 
    \[0].X0xDP[0][2]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][21] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][30] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__0_n_0 ),
        .I3(\[0].X0xDP[0][63]_i_2_n_0 ),
        .I4(inputs_r[514]),
        .I5(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][2] ),
        .O(\[0].X0xDP[0][2]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \[0].X0xDP[0][30]_i_1 
       (.I0(\[0].X0xDP[0][30]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__0_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__0_n_0 ),
        .I3(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][31] ),
        .O(\core/core/ascon128_g.ascons_state/X0xDN[0] [30]));
  LUT6 #(
    .INIT(64'h9F90909F6F6F6060)) 
    \[0].X0xDP[0][30]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][49] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][58] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__0_n_0 ),
        .I3(\[0].X0xDP[0][63]_i_2_n_0 ),
        .I4(inputs_r[542]),
        .I5(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][30] ),
        .O(\[0].X0xDP[0][30]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \[0].X0xDP[0][31]_i_1 
       (.I0(\[0].X0xDP[0][31]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__0_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__0_n_0 ),
        .I3(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][32] ),
        .O(\core/core/ascon128_g.ascons_state/X0xDN[0] [31]));
  LUT6 #(
    .INIT(64'h9F90909F6F6F6060)) 
    \[0].X0xDP[0][31]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][50] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][59] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__0_n_0 ),
        .I3(\[0].X0xDP[0][63]_i_2_n_0 ),
        .I4(inputs_r[543]),
        .I5(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][31] ),
        .O(\[0].X0xDP[0][31]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \[0].X0xDP[0][32]_i_1 
       (.I0(\[0].X0xDP[0][32]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__0_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__2_n_0 ),
        .I3(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][33] ),
        .O(\core/core/ascon128_g.ascons_state/X0xDN[0] [32]));
  LUT6 #(
    .INIT(64'h9F90909F6F6F6060)) 
    \[0].X0xDP[0][32]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][51] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][60] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__2_n_0 ),
        .I3(\[0].X0xDP[0][63]_i_2_n_0 ),
        .I4(inputs_r[544]),
        .I5(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][32] ),
        .O(\[0].X0xDP[0][32]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF009C)) 
    \[0].X0xDP[0][33]_i_1 
       (.I0(\[0].X0xDP[0][63]_i_2_n_0 ),
        .I1(inputs_r[545]),
        .I2(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][33] ),
        .I3(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__1_n_0 ),
        .I4(\[0].X0xDP[0][33]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X0xDN[0] [33]));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[0].X0xDP[0][33]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][61] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][33] ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][52] ),
        .I3(\FSM_sequential_[0].StateFSMxDP[0]_i_3_n_0 ),
        .I4(\[0].X0xDP[0][33]_i_3_n_0 ),
        .O(\[0].X0xDP[0][33]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'h45)) 
    \[0].X0xDP[0][33]_i_3 
       (.I0(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__0_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][34] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__2_n_0 ),
        .O(\[0].X0xDP[0][33]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF009C)) 
    \[0].X0xDP[0][34]_i_1 
       (.I0(\[0].X0xDP[0][63]_i_2_n_0 ),
        .I1(inputs_r[546]),
        .I2(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][34] ),
        .I3(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__1_n_0 ),
        .I4(\[0].X0xDP[0][34]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X0xDN[0] [34]));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[0].X0xDP[0][34]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][62] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][34] ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][53] ),
        .I3(\FSM_sequential_[0].StateFSMxDP[0]_i_3_n_0 ),
        .I4(\[0].X0xDP[0][34]_i_3_n_0 ),
        .O(\[0].X0xDP[0][34]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'h45)) 
    \[0].X0xDP[0][34]_i_3 
       (.I0(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__0_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][35] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__2_n_0 ),
        .O(\[0].X0xDP[0][34]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \[0].X0xDP[0][35]_i_1 
       (.I0(\[0].X0xDP[0][35]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__0_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__2_n_0 ),
        .I3(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][36] ),
        .O(\core/core/ascon128_g.ascons_state/X0xDN[0] [35]));
  LUT6 #(
    .INIT(64'h9F90909F6F6F6060)) 
    \[0].X0xDP[0][35]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][54] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][63] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__2_n_0 ),
        .I3(\[0].X0xDP[0][63]_i_2_n_0 ),
        .I4(inputs_r[547]),
        .I5(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][35] ),
        .O(\[0].X0xDP[0][35]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \[0].X0xDP[0][36]_i_1 
       (.I0(\[0].X0xDP[0][36]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__1_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__1_n_0 ),
        .I3(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][37] ),
        .O(\core/core/ascon128_g.ascons_state/X0xDN[0] [36]));
  LUT6 #(
    .INIT(64'h9F90909F6F6F6060)) 
    \[0].X0xDP[0][36]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][55] ),
        .I1(\core/core/ascon128_g.ascons_state/X0SboxInxD[0] [0]),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__1_n_0 ),
        .I3(\[0].X0xDP[0][63]_i_2_n_0 ),
        .I4(inputs_r[548]),
        .I5(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][36] ),
        .O(\[0].X0xDP[0][36]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \[0].X0xDP[0][37]_i_1 
       (.I0(\[0].X0xDP[0][37]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__1_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__1_n_0 ),
        .I3(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][38] ),
        .O(\core/core/ascon128_g.ascons_state/X0xDN[0] [37]));
  LUT6 #(
    .INIT(64'h9F90909F6F6F6060)) 
    \[0].X0xDP[0][37]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][56] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][1] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__1_n_0 ),
        .I3(\[0].X0xDP[0][63]_i_2_n_0 ),
        .I4(inputs_r[549]),
        .I5(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][37] ),
        .O(\[0].X0xDP[0][37]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \[0].X0xDP[0][38]_i_1 
       (.I0(\[0].X0xDP[0][38]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__0_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__0_n_0 ),
        .I3(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][39] ),
        .O(\core/core/ascon128_g.ascons_state/X0xDN[0] [38]));
  LUT6 #(
    .INIT(64'h9F90909F6F6F6060)) 
    \[0].X0xDP[0][38]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][57] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][2] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__0_n_0 ),
        .I3(\[0].X0xDP[0][63]_i_2_n_0 ),
        .I4(inputs_r[550]),
        .I5(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][38] ),
        .O(\[0].X0xDP[0][38]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \[0].X0xDP[0][39]_i_1 
       (.I0(\[0].X0xDP[0][39]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__0_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__0_n_0 ),
        .I3(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][40] ),
        .O(\core/core/ascon128_g.ascons_state/X0xDN[0] [39]));
  LUT6 #(
    .INIT(64'h9F90909F6F6F6060)) 
    \[0].X0xDP[0][39]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][58] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][3] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__0_n_0 ),
        .I3(\[0].X0xDP[0][63]_i_2_n_0 ),
        .I4(inputs_r[551]),
        .I5(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][39] ),
        .O(\[0].X0xDP[0][39]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \[0].X0xDP[0][3]_i_1 
       (.I0(\[0].X0xDP[0][3]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__0_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__0_n_0 ),
        .I3(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][4] ),
        .O(\core/core/ascon128_g.ascons_state/X0xDN[0] [3]));
  LUT6 #(
    .INIT(64'h9F90909F6F6F6060)) 
    \[0].X0xDP[0][3]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][22] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][31] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__0_n_0 ),
        .I3(\[0].X0xDP[0][63]_i_2_n_0 ),
        .I4(inputs_r[515]),
        .I5(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][3] ),
        .O(\[0].X0xDP[0][3]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \[0].X0xDP[0][40]_i_1 
       (.I0(\[0].X0xDP[0][40]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__0_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__0_n_0 ),
        .I3(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][41] ),
        .O(\core/core/ascon128_g.ascons_state/X0xDN[0] [40]));
  LUT6 #(
    .INIT(64'h9F90909F6F6F6060)) 
    \[0].X0xDP[0][40]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][59] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][4] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__0_n_0 ),
        .I3(\[0].X0xDP[0][63]_i_2_n_0 ),
        .I4(inputs_r[552]),
        .I5(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][40] ),
        .O(\[0].X0xDP[0][40]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \[0].X0xDP[0][41]_i_1 
       (.I0(\[0].X0xDP[0][41]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__0_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__2_n_0 ),
        .I3(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][42] ),
        .O(\core/core/ascon128_g.ascons_state/X0xDN[0] [41]));
  LUT6 #(
    .INIT(64'h9F90909F6F6F6060)) 
    \[0].X0xDP[0][41]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][60] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][5] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__2_n_0 ),
        .I3(\[0].X0xDP[0][63]_i_2_n_0 ),
        .I4(inputs_r[553]),
        .I5(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][41] ),
        .O(\[0].X0xDP[0][41]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF009C)) 
    \[0].X0xDP[0][42]_i_1 
       (.I0(\[0].X0xDP[0][63]_i_2_n_0 ),
        .I1(inputs_r[554]),
        .I2(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][42] ),
        .I3(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__1_n_0 ),
        .I4(\[0].X0xDP[0][42]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X0xDN[0] [42]));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[0].X0xDP[0][42]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][61] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][6] ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][42] ),
        .I3(\FSM_sequential_[0].StateFSMxDP[0]_i_3_n_0 ),
        .I4(\[0].X0xDP[0][42]_i_3_n_0 ),
        .O(\[0].X0xDP[0][42]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'h45)) 
    \[0].X0xDP[0][42]_i_3 
       (.I0(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__0_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][43] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__2_n_0 ),
        .O(\[0].X0xDP[0][42]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF009C)) 
    \[0].X0xDP[0][43]_i_1 
       (.I0(\[0].X0xDP[0][63]_i_2_n_0 ),
        .I1(inputs_r[555]),
        .I2(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][43] ),
        .I3(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__1_n_0 ),
        .I4(\[0].X0xDP[0][43]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X0xDN[0] [43]));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[0].X0xDP[0][43]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][62] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][7] ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][43] ),
        .I3(\FSM_sequential_[0].StateFSMxDP[0]_i_3_n_0 ),
        .I4(\[0].X0xDP[0][43]_i_3_n_0 ),
        .O(\[0].X0xDP[0][43]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'h45)) 
    \[0].X0xDP[0][43]_i_3 
       (.I0(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__0_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][44] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__2_n_0 ),
        .O(\[0].X0xDP[0][43]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \[0].X0xDP[0][44]_i_1 
       (.I0(\[0].X0xDP[0][44]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__1_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__1_n_0 ),
        .I3(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][45] ),
        .O(\core/core/ascon128_g.ascons_state/X0xDN[0] [44]));
  LUT6 #(
    .INIT(64'h9F90909F6F6F6060)) 
    \[0].X0xDP[0][44]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][63] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][8] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__1_n_0 ),
        .I3(\[0].X0xDP[0][63]_i_2_n_0 ),
        .I4(inputs_r[556]),
        .I5(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][44] ),
        .O(\[0].X0xDP[0][44]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \[0].X0xDP[0][45]_i_1 
       (.I0(\[0].X0xDP[0][45]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__1_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__1_n_0 ),
        .I3(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][46] ),
        .O(\core/core/ascon128_g.ascons_state/X0xDN[0] [45]));
  LUT6 #(
    .INIT(64'h9F90909F6F6F6060)) 
    \[0].X0xDP[0][45]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/X0SboxInxD[0] [0]),
        .I1(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][9] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__1_n_0 ),
        .I3(\[0].X0xDP[0][63]_i_2_n_0 ),
        .I4(inputs_r[557]),
        .I5(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][45] ),
        .O(\[0].X0xDP[0][45]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \[0].X0xDP[0][46]_i_1 
       (.I0(\[0].X0xDP[0][46]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__1_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__1_n_0 ),
        .I3(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][47] ),
        .O(\core/core/ascon128_g.ascons_state/X0xDN[0] [46]));
  LUT6 #(
    .INIT(64'h9F90909F6F6F6060)) 
    \[0].X0xDP[0][46]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][1] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][10] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__1_n_0 ),
        .I3(\[0].X0xDP[0][63]_i_2_n_0 ),
        .I4(inputs_r[558]),
        .I5(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][46] ),
        .O(\[0].X0xDP[0][46]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \[0].X0xDP[0][47]_i_1 
       (.I0(\[0].X0xDP[0][47]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__0_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__0_n_0 ),
        .I3(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][48] ),
        .O(\core/core/ascon128_g.ascons_state/X0xDN[0] [47]));
  LUT6 #(
    .INIT(64'h9F90909F6F6F6060)) 
    \[0].X0xDP[0][47]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][2] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][11] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__0_n_0 ),
        .I3(\[0].X0xDP[0][63]_i_2_n_0 ),
        .I4(inputs_r[559]),
        .I5(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][47] ),
        .O(\[0].X0xDP[0][47]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \[0].X0xDP[0][48]_i_1 
       (.I0(\[0].X0xDP[0][48]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__0_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__0_n_0 ),
        .I3(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][49] ),
        .O(\core/core/ascon128_g.ascons_state/X0xDN[0] [48]));
  LUT6 #(
    .INIT(64'h9F90909F6F6F6060)) 
    \[0].X0xDP[0][48]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][3] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][12] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__0_n_0 ),
        .I3(\[0].X0xDP[0][63]_i_2_n_0 ),
        .I4(inputs_r[560]),
        .I5(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][48] ),
        .O(\[0].X0xDP[0][48]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \[0].X0xDP[0][49]_i_1 
       (.I0(\[0].X0xDP[0][49]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__0_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__0_n_0 ),
        .I3(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][50] ),
        .O(\core/core/ascon128_g.ascons_state/X0xDN[0] [49]));
  LUT6 #(
    .INIT(64'h9F90909F6F6F6060)) 
    \[0].X0xDP[0][49]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][4] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][13] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__0_n_0 ),
        .I3(\[0].X0xDP[0][63]_i_2_n_0 ),
        .I4(inputs_r[561]),
        .I5(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][49] ),
        .O(\[0].X0xDP[0][49]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \[0].X0xDP[0][4]_i_1 
       (.I0(\[0].X0xDP[0][4]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__0_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__0_n_0 ),
        .I3(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][5] ),
        .O(\core/core/ascon128_g.ascons_state/X0xDN[0] [4]));
  LUT6 #(
    .INIT(64'h9F90909F6F6F6060)) 
    \[0].X0xDP[0][4]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][23] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][32] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__0_n_0 ),
        .I3(\[0].X0xDP[0][63]_i_2_n_0 ),
        .I4(inputs_r[516]),
        .I5(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][4] ),
        .O(\[0].X0xDP[0][4]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \[0].X0xDP[0][50]_i_1 
       (.I0(\[0].X0xDP[0][50]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__0_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__0_n_0 ),
        .I3(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][51] ),
        .O(\core/core/ascon128_g.ascons_state/X0xDN[0] [50]));
  LUT6 #(
    .INIT(64'h9F90909F6F6F6060)) 
    \[0].X0xDP[0][50]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][5] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][14] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__0_n_0 ),
        .I3(\[0].X0xDP[0][63]_i_2_n_0 ),
        .I4(inputs_r[562]),
        .I5(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][50] ),
        .O(\[0].X0xDP[0][50]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \[0].X0xDP[0][51]_i_1 
       (.I0(\[0].X0xDP[0][51]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__0_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__2_n_0 ),
        .I3(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][52] ),
        .O(\core/core/ascon128_g.ascons_state/X0xDN[0] [51]));
  LUT6 #(
    .INIT(64'h9F90909F6F6F6060)) 
    \[0].X0xDP[0][51]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][6] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][15] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__2_n_0 ),
        .I3(\[0].X0xDP[0][63]_i_2_n_0 ),
        .I4(inputs_r[563]),
        .I5(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][51] ),
        .O(\[0].X0xDP[0][51]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \[0].X0xDP[0][52]_i_1 
       (.I0(\[0].X0xDP[0][52]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__1_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__1_n_0 ),
        .I3(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][53] ),
        .O(\core/core/ascon128_g.ascons_state/X0xDN[0] [52]));
  LUT6 #(
    .INIT(64'h9F90909F6F6F6060)) 
    \[0].X0xDP[0][52]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][7] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][16] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__1_n_0 ),
        .I3(\[0].X0xDP[0][63]_i_2_n_0 ),
        .I4(inputs_r[564]),
        .I5(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][52] ),
        .O(\[0].X0xDP[0][52]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \[0].X0xDP[0][53]_i_1 
       (.I0(\[0].X0xDP[0][53]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__0_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__2_n_0 ),
        .I3(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][54] ),
        .O(\core/core/ascon128_g.ascons_state/X0xDN[0] [53]));
  LUT6 #(
    .INIT(64'h9F90909F6F6F6060)) 
    \[0].X0xDP[0][53]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][8] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][17] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__2_n_0 ),
        .I3(\[0].X0xDP[0][63]_i_2_n_0 ),
        .I4(inputs_r[565]),
        .I5(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][53] ),
        .O(\[0].X0xDP[0][53]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF009C)) 
    \[0].X0xDP[0][54]_i_1 
       (.I0(\[0].X0xDP[0][63]_i_2_n_0 ),
        .I1(inputs_r[566]),
        .I2(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][54] ),
        .I3(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__1_n_0 ),
        .I4(\[0].X0xDP[0][54]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X0xDN[0] [54]));
  LUT5 #(
    .INIT(32'hFFFF8228)) 
    \[0].X0xDP[0][54]_i_2 
       (.I0(\FSM_sequential_[0].StateFSMxDP[0]_i_3_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][54] ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][9] ),
        .I3(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][18] ),
        .I4(\[0].X0xDP[0][54]_i_3_n_0 ),
        .O(\[0].X0xDP[0][54]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'h45)) 
    \[0].X0xDP[0][54]_i_3 
       (.I0(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__0_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][55] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__2_n_0 ),
        .O(\[0].X0xDP[0][54]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF90A0)) 
    \[0].X0xDP[0][55]_i_1 
       (.I0(inputs_r[567]),
        .I1(\[0].X0xDP[0][63]_i_2_n_0 ),
        .I2(\[2].X3xDP[2][63]_i_3_n_0 ),
        .I3(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][55] ),
        .I4(\[0].X0xDP[0][55]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X0xDN[0] [55]));
  LUT6 #(
    .INIT(64'hF44444F444F4F444)) 
    \[0].X0xDP[0][55]_i_2 
       (.I0(\[1].X2xDP[1][62]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][56] ),
        .I2(\FSM_sequential_[0].StateFSMxDP[0]_i_3_n_0 ),
        .I3(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][55] ),
        .I4(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][10] ),
        .I5(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][19] ),
        .O(\[0].X0xDP[0][55]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \[0].X0xDP[0][56]_i_1 
       (.I0(\[0].X0xDP[0][56]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__0_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__0_n_0 ),
        .I3(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][57] ),
        .O(\core/core/ascon128_g.ascons_state/X0xDN[0] [56]));
  LUT6 #(
    .INIT(64'h9F90909F6F6F6060)) 
    \[0].X0xDP[0][56]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][11] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][20] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__0_n_0 ),
        .I3(\[0].X0xDP[0][63]_i_2_n_0 ),
        .I4(inputs_r[568]),
        .I5(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][56] ),
        .O(\[0].X0xDP[0][56]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \[0].X0xDP[0][57]_i_1 
       (.I0(\[0].X0xDP[0][57]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__0_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__0_n_0 ),
        .I3(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][58] ),
        .O(\core/core/ascon128_g.ascons_state/X0xDN[0] [57]));
  LUT6 #(
    .INIT(64'h9F90909F6F6F6060)) 
    \[0].X0xDP[0][57]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][12] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][21] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__0_n_0 ),
        .I3(\[0].X0xDP[0][63]_i_2_n_0 ),
        .I4(inputs_r[569]),
        .I5(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][57] ),
        .O(\[0].X0xDP[0][57]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \[0].X0xDP[0][58]_i_1 
       (.I0(\[0].X0xDP[0][58]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__0_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__0_n_0 ),
        .I3(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][59] ),
        .O(\core/core/ascon128_g.ascons_state/X0xDN[0] [58]));
  LUT6 #(
    .INIT(64'h9F90909F6F6F6060)) 
    \[0].X0xDP[0][58]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][13] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][22] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__0_n_0 ),
        .I3(\[0].X0xDP[0][63]_i_2_n_0 ),
        .I4(inputs_r[570]),
        .I5(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][58] ),
        .O(\[0].X0xDP[0][58]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \[0].X0xDP[0][59]_i_1 
       (.I0(\[0].X0xDP[0][59]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__0_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__0_n_0 ),
        .I3(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][60] ),
        .O(\core/core/ascon128_g.ascons_state/X0xDN[0] [59]));
  LUT6 #(
    .INIT(64'h9F90909F6F6F6060)) 
    \[0].X0xDP[0][59]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][14] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][23] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__0_n_0 ),
        .I3(\[0].X0xDP[0][63]_i_2_n_0 ),
        .I4(inputs_r[571]),
        .I5(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][59] ),
        .O(\[0].X0xDP[0][59]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT4 #(
    .INIT(16'hB888)) 
    \[0].X0xDP[0][5]_i_1 
       (.I0(\[0].X0xDP[0][5]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__0_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__2_n_0 ),
        .I3(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][6] ),
        .O(\core/core/ascon128_g.ascons_state/X0xDN[0] [5]));
  LUT6 #(
    .INIT(64'h9F90909F6F6F6060)) 
    \[0].X0xDP[0][5]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][24] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][33] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__2_n_0 ),
        .I3(\[0].X0xDP[0][63]_i_2_n_0 ),
        .I4(inputs_r[517]),
        .I5(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][5] ),
        .O(\[0].X0xDP[0][5]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \[0].X0xDP[0][60]_i_1 
       (.I0(\[0].X0xDP[0][60]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__0_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__2_n_0 ),
        .I3(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][61] ),
        .O(\core/core/ascon128_g.ascons_state/X0xDN[0] [60]));
  LUT6 #(
    .INIT(64'h9F90909F6F6F6060)) 
    \[0].X0xDP[0][60]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][15] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][24] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__2_n_0 ),
        .I3(\[0].X0xDP[0][63]_i_2_n_0 ),
        .I4(inputs_r[572]),
        .I5(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][60] ),
        .O(\[0].X0xDP[0][60]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \[0].X0xDP[0][61]_i_1 
       (.I0(\[0].X0xDP[0][61]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__1_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__1_n_0 ),
        .I3(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][62] ),
        .O(\core/core/ascon128_g.ascons_state/X0xDN[0] [61]));
  LUT6 #(
    .INIT(64'h9F90909F6F6F6060)) 
    \[0].X0xDP[0][61]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][16] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][25] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__1_n_0 ),
        .I3(\[0].X0xDP[0][63]_i_2_n_0 ),
        .I4(inputs_r[573]),
        .I5(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][61] ),
        .O(\[0].X0xDP[0][61]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \[0].X0xDP[0][62]_i_1 
       (.I0(\[0].X0xDP[0][62]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__1_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__1_n_0 ),
        .I3(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][63] ),
        .O(\core/core/ascon128_g.ascons_state/X0xDN[0] [62]));
  LUT6 #(
    .INIT(64'h9F90909F6F6F6060)) 
    \[0].X0xDP[0][62]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][17] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][26] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__1_n_0 ),
        .I3(\[0].X0xDP[0][63]_i_2_n_0 ),
        .I4(inputs_r[574]),
        .I5(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][62] ),
        .O(\[0].X0xDP[0][62]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF009C)) 
    \[0].X0xDP[0][63]_i_1 
       (.I0(\[0].X0xDP[0][63]_i_2_n_0 ),
        .I1(inputs_r[575]),
        .I2(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][63] ),
        .I3(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__1_n_0 ),
        .I4(\[0].X0xDP[0][63]_i_3_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X0xDN[0] [63]));
  LUT4 #(
    .INIT(16'hFD4F)) 
    \[0].X0xDP[0][63]_i_2 
       (.I0(\core/core/isEncryptionxSP ),
        .I1(\core/core/FSMxDP [0]),
        .I2(\core/core/FSMxDP [1]),
        .I3(\core/core/FSMxDP [2]),
        .O(\[0].X0xDP[0][63]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h888888888FFFFF8F)) 
    \[0].X0xDP[0][63]_i_3 
       (.I0(\FSM_sequential_[0].StateFSMxDP[0]_i_3_n_0 ),
        .I1(\[0].X0xDP[0][63]_i_4_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__2_n_0 ),
        .I3(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/p_57_in ),
        .I4(\core/core/ascon128_g.ascons_state/X4SboxOutxD[0] [0]),
        .I5(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__0_n_0 ),
        .O(\[0].X0xDP[0][63]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \[0].X0xDP[0][63]_i_4 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][63] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][18] ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][27] ),
        .O(\[0].X0xDP[0][63]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \[0].X0xDP[0][63]_i_5 
       (.I0(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/dom_variant_g.not_I1_and_I2/p_0_in12_in ),
        .I1(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/dom_variant_g.not_I1_and_I2/FFxDP_reg_n_0_[0] ),
        .I2(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/dom_variant_g.not_I1_and_I2/p_0_in11_in ),
        .I3(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/I0xD_n_0_0[0] ),
        .O(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/p_57_in ));
  LUT4 #(
    .INIT(16'h6996)) 
    \[0].X0xDP[0][63]_i_6 
       (.I0(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/dom_variant_g.not_I0_and_I1/p_0_in12_in ),
        .I1(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/dom_variant_g.not_I0_and_I1/FFxDP_reg_n_0_[0] ),
        .I2(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/dom_variant_g.not_I0_and_I1/p_0_in11_in ),
        .I3(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/I4xD_n_0_0[0] ),
        .O(\core/core/ascon128_g.ascons_state/X4SboxOutxD[0] [0]));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT4 #(
    .INIT(16'hB888)) 
    \[0].X0xDP[0][6]_i_1 
       (.I0(\[0].X0xDP[0][6]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__0_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__2_n_0 ),
        .I3(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][7] ),
        .O(\core/core/ascon128_g.ascons_state/X0xDN[0] [6]));
  LUT6 #(
    .INIT(64'h9F90909F6F6F6060)) 
    \[0].X0xDP[0][6]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][34] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][25] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__2_n_0 ),
        .I3(\[0].X0xDP[0][63]_i_2_n_0 ),
        .I4(inputs_r[518]),
        .I5(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][6] ),
        .O(\[0].X0xDP[0][6]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF90A0)) 
    \[0].X0xDP[0][7]_i_1 
       (.I0(inputs_r[519]),
        .I1(\[0].X0xDP[0][63]_i_2_n_0 ),
        .I2(\[2].X3xDP[2][63]_i_3_n_0 ),
        .I3(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][7] ),
        .I4(\[0].X0xDP[0][7]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X0xDN[0] [7]));
  LUT6 #(
    .INIT(64'hF44444F444F4F444)) 
    \[0].X0xDP[0][7]_i_2 
       (.I0(\[1].X2xDP[1][62]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][8] ),
        .I2(\FSM_sequential_[0].StateFSMxDP[0]_i_3_n_0 ),
        .I3(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][35] ),
        .I4(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][7] ),
        .I5(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][26] ),
        .O(\[0].X0xDP[0][7]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \[0].X0xDP[0][8]_i_1 
       (.I0(\[0].X0xDP[0][8]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__1_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__1_n_0 ),
        .I3(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][9] ),
        .O(\core/core/ascon128_g.ascons_state/X0xDN[0] [8]));
  LUT6 #(
    .INIT(64'h9F90909F6F6F6060)) 
    \[0].X0xDP[0][8]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][27] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][36] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__1_n_0 ),
        .I3(\[0].X0xDP[0][63]_i_2_n_0 ),
        .I4(inputs_r[520]),
        .I5(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][8] ),
        .O(\[0].X0xDP[0][8]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \[0].X0xDP[0][9]_i_1 
       (.I0(\[0].X0xDP[0][9]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__1_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__1_n_0 ),
        .I3(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][10] ),
        .O(\core/core/ascon128_g.ascons_state/X0xDN[0] [9]));
  LUT6 #(
    .INIT(64'h9F90909F6F6F6060)) 
    \[0].X0xDP[0][9]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][28] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][37] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__1_n_0 ),
        .I3(\[0].X0xDP[0][63]_i_2_n_0 ),
        .I4(inputs_r[521]),
        .I5(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][9] ),
        .O(\[0].X0xDP[0][9]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[0].X1xDP[0][0]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/X1SboxInxD[0] [0]),
        .I1(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][39] ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][61] ),
        .I3(\[0].X1xDP[0][62]_i_2_n_0 ),
        .I4(\[0].X1xDP[0][0]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X1xDN[0] [0]));
  LUT6 #(
    .INIT(64'h44F488F8FFFF88F8)) 
    \[0].X1xDP[0][0]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/X1SboxInxD[0] [0]),
        .I1(\[2].X2xDP[2][63]_i_3_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][1] ),
        .I3(\[0].X1xDP[0][63]_i_4_n_0 ),
        .I4(inputs_r[64]),
        .I5(\[2].X1xDP[2][63]_i_3_n_0 ),
        .O(\[0].X1xDP[0][0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[0].X1xDP[0][10]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][7] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][10] ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][49] ),
        .I3(\[0].X1xDP[0][62]_i_2_n_0 ),
        .I4(\[0].X1xDP[0][10]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X1xDN[0] [10]));
  LUT6 #(
    .INIT(64'h44F488F8FFFF88F8)) 
    \[0].X1xDP[0][10]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][10] ),
        .I1(\[2].X2xDP[2][63]_i_3_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][11] ),
        .I3(\[0].X1xDP[0][63]_i_4_n_0 ),
        .I4(inputs_r[74]),
        .I5(\[2].X1xDP[2][63]_i_3_n_0 ),
        .O(\[0].X1xDP[0][10]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[0].X1xDP[0][11]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][8] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][11] ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][50] ),
        .I3(\[0].X1xDP[0][62]_i_2_n_0 ),
        .I4(\[0].X1xDP[0][11]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X1xDN[0] [11]));
  LUT6 #(
    .INIT(64'h44F488F8FFFF88F8)) 
    \[0].X1xDP[0][11]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][11] ),
        .I1(\[2].X2xDP[2][63]_i_3_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][12] ),
        .I3(\[0].X1xDP[0][63]_i_4_n_0 ),
        .I4(inputs_r[75]),
        .I5(\[2].X1xDP[2][63]_i_3_n_0 ),
        .O(\[0].X1xDP[0][11]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[0].X1xDP[0][12]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][9] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][12] ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][51] ),
        .I3(\[0].X1xDP[0][62]_i_2_n_0 ),
        .I4(\[0].X1xDP[0][12]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X1xDN[0] [12]));
  LUT6 #(
    .INIT(64'h44F488F8FFFF88F8)) 
    \[0].X1xDP[0][12]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][12] ),
        .I1(\[2].X2xDP[2][63]_i_3_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][13] ),
        .I3(\[0].X1xDP[0][63]_i_4_n_0 ),
        .I4(inputs_r[76]),
        .I5(\[2].X1xDP[2][63]_i_3_n_0 ),
        .O(\[0].X1xDP[0][12]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[0].X1xDP[0][13]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][10] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][13] ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][52] ),
        .I3(\[0].X1xDP[0][62]_i_2_n_0 ),
        .I4(\[0].X1xDP[0][13]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X1xDN[0] [13]));
  LUT6 #(
    .INIT(64'h44F488F8FFFF88F8)) 
    \[0].X1xDP[0][13]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][13] ),
        .I1(\[2].X2xDP[2][63]_i_3_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][14] ),
        .I3(\[0].X1xDP[0][63]_i_4_n_0 ),
        .I4(inputs_r[77]),
        .I5(\[2].X1xDP[2][63]_i_3_n_0 ),
        .O(\[0].X1xDP[0][13]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[0].X1xDP[0][14]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][11] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][14] ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][53] ),
        .I3(\[0].X1xDP[0][62]_i_2_n_0 ),
        .I4(\[0].X1xDP[0][14]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X1xDN[0] [14]));
  LUT6 #(
    .INIT(64'h44F488F8FFFF88F8)) 
    \[0].X1xDP[0][14]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][14] ),
        .I1(\[2].X2xDP[2][63]_i_3_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][15] ),
        .I3(\[0].X1xDP[0][63]_i_4_n_0 ),
        .I4(inputs_r[78]),
        .I5(\[2].X1xDP[2][63]_i_3_n_0 ),
        .O(\[0].X1xDP[0][14]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[0].X1xDP[0][15]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][12] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][15] ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][54] ),
        .I3(\[0].X1xDP[0][62]_i_2_n_0 ),
        .I4(\[0].X1xDP[0][15]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X1xDN[0] [15]));
  LUT6 #(
    .INIT(64'h44F488F8FFFF88F8)) 
    \[0].X1xDP[0][15]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][15] ),
        .I1(\[2].X2xDP[2][63]_i_3_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][16] ),
        .I3(\[0].X1xDP[0][63]_i_4_n_0 ),
        .I4(inputs_r[79]),
        .I5(\[2].X1xDP[2][63]_i_3_n_0 ),
        .O(\[0].X1xDP[0][15]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[0].X1xDP[0][16]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][13] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][16] ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][55] ),
        .I3(\[0].X1xDP[0][62]_i_2_n_0 ),
        .I4(\[0].X1xDP[0][16]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X1xDN[0] [16]));
  LUT6 #(
    .INIT(64'h44F488F8FFFF88F8)) 
    \[0].X1xDP[0][16]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][16] ),
        .I1(\[2].X2xDP[2][63]_i_3_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][17] ),
        .I3(\[0].X1xDP[0][63]_i_4_n_0 ),
        .I4(inputs_r[80]),
        .I5(\[2].X1xDP[2][63]_i_3_n_0 ),
        .O(\[0].X1xDP[0][16]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[0].X1xDP[0][17]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][14] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][17] ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][56] ),
        .I3(\[0].X1xDP[0][62]_i_2_n_0 ),
        .I4(\[0].X1xDP[0][17]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X1xDN[0] [17]));
  LUT6 #(
    .INIT(64'h44F488F8FFFF88F8)) 
    \[0].X1xDP[0][17]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][17] ),
        .I1(\[2].X2xDP[2][63]_i_3_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][18] ),
        .I3(\[0].X1xDP[0][63]_i_4_n_0 ),
        .I4(inputs_r[81]),
        .I5(\[2].X1xDP[2][63]_i_3_n_0 ),
        .O(\[0].X1xDP[0][17]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[0].X1xDP[0][18]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][15] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][18] ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][57] ),
        .I3(\[0].X1xDP[0][62]_i_2_n_0 ),
        .I4(\[0].X1xDP[0][18]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X1xDN[0] [18]));
  LUT6 #(
    .INIT(64'h44F488F8FFFF88F8)) 
    \[0].X1xDP[0][18]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][18] ),
        .I1(\[2].X2xDP[2][63]_i_3_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][19] ),
        .I3(\[0].X1xDP[0][63]_i_4_n_0 ),
        .I4(inputs_r[82]),
        .I5(\[2].X1xDP[2][63]_i_3_n_0 ),
        .O(\[0].X1xDP[0][18]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[0].X1xDP[0][19]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][16] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][19] ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][58] ),
        .I3(\[0].X1xDP[0][62]_i_2_n_0 ),
        .I4(\[0].X1xDP[0][19]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X1xDN[0] [19]));
  LUT6 #(
    .INIT(64'h44F488F8FFFF88F8)) 
    \[0].X1xDP[0][19]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][19] ),
        .I1(\[2].X2xDP[2][63]_i_3_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][20] ),
        .I3(\[0].X1xDP[0][63]_i_4_n_0 ),
        .I4(inputs_r[83]),
        .I5(\[2].X1xDP[2][63]_i_3_n_0 ),
        .O(\[0].X1xDP[0][19]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[0].X1xDP[0][1]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][1] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][40] ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][62] ),
        .I3(\[0].X1xDP[0][62]_i_2_n_0 ),
        .I4(\[0].X1xDP[0][1]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X1xDN[0] [1]));
  LUT6 #(
    .INIT(64'h44F488F8FFFF88F8)) 
    \[0].X1xDP[0][1]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][1] ),
        .I1(\[2].X2xDP[2][63]_i_3_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][2] ),
        .I3(\[0].X1xDP[0][63]_i_4_n_0 ),
        .I4(inputs_r[65]),
        .I5(\[2].X1xDP[2][63]_i_3_n_0 ),
        .O(\[0].X1xDP[0][1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[0].X1xDP[0][20]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][17] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][20] ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][59] ),
        .I3(\[0].X1xDP[0][62]_i_2_n_0 ),
        .I4(\[0].X1xDP[0][20]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X1xDN[0] [20]));
  LUT6 #(
    .INIT(64'h44F488F8FFFF88F8)) 
    \[0].X1xDP[0][20]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][20] ),
        .I1(\[2].X2xDP[2][63]_i_3_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][21] ),
        .I3(\[0].X1xDP[0][63]_i_4_n_0 ),
        .I4(inputs_r[84]),
        .I5(\[2].X1xDP[2][63]_i_3_n_0 ),
        .O(\[0].X1xDP[0][20]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[0].X1xDP[0][21]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][18] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][21] ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][60] ),
        .I3(\[0].X1xDP[0][62]_i_2_n_0 ),
        .I4(\[0].X1xDP[0][21]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X1xDN[0] [21]));
  LUT6 #(
    .INIT(64'h44F488F8FFFF88F8)) 
    \[0].X1xDP[0][21]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][21] ),
        .I1(\[2].X2xDP[2][63]_i_3_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][22] ),
        .I3(\[0].X1xDP[0][63]_i_4_n_0 ),
        .I4(inputs_r[85]),
        .I5(\[2].X1xDP[2][63]_i_3_n_0 ),
        .O(\[0].X1xDP[0][21]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[0].X1xDP[0][22]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][19] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][22] ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][61] ),
        .I3(\[0].X1xDP[0][62]_i_2_n_0 ),
        .I4(\[0].X1xDP[0][22]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X1xDN[0] [22]));
  LUT6 #(
    .INIT(64'h44F488F8FFFF88F8)) 
    \[0].X1xDP[0][22]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][22] ),
        .I1(\[2].X2xDP[2][63]_i_3_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][23] ),
        .I3(\[0].X1xDP[0][63]_i_4_n_0 ),
        .I4(inputs_r[86]),
        .I5(\[2].X1xDP[2][63]_i_3_n_0 ),
        .O(\[0].X1xDP[0][22]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[0].X1xDP[0][23]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][20] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][23] ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][62] ),
        .I3(\[0].X1xDP[0][62]_i_2_n_0 ),
        .I4(\[0].X1xDP[0][23]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X1xDN[0] [23]));
  LUT6 #(
    .INIT(64'h44F488F8FFFF88F8)) 
    \[0].X1xDP[0][23]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][23] ),
        .I1(\[2].X2xDP[2][63]_i_3_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][24] ),
        .I3(\[0].X1xDP[0][63]_i_4_n_0 ),
        .I4(inputs_r[87]),
        .I5(\[2].X1xDP[2][63]_i_3_n_0 ),
        .O(\[0].X1xDP[0][23]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[0].X1xDP[0][24]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][21] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][24] ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][63] ),
        .I3(\[0].X1xDP[0][62]_i_2_n_0 ),
        .I4(\[0].X1xDP[0][24]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X1xDN[0] [24]));
  LUT6 #(
    .INIT(64'h44F488F8FFFF88F8)) 
    \[0].X1xDP[0][24]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][24] ),
        .I1(\[2].X2xDP[2][63]_i_3_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][25] ),
        .I3(\[0].X1xDP[0][63]_i_4_n_0 ),
        .I4(inputs_r[88]),
        .I5(\[2].X1xDP[2][63]_i_3_n_0 ),
        .O(\[0].X1xDP[0][24]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[0].X1xDP[0][25]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/X1SboxInxD[0] [0]),
        .I1(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][22] ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][25] ),
        .I3(\[0].X1xDP[0][62]_i_2_n_0 ),
        .I4(\[0].X1xDP[0][25]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X1xDN[0] [25]));
  LUT6 #(
    .INIT(64'h44F488F8FFFF88F8)) 
    \[0].X1xDP[0][25]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][25] ),
        .I1(\[2].X2xDP[2][63]_i_3_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][26] ),
        .I3(\[0].X1xDP[0][63]_i_4_n_0 ),
        .I4(inputs_r[89]),
        .I5(\[2].X1xDP[2][63]_i_3_n_0 ),
        .O(\[0].X1xDP[0][25]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[0].X1xDP[0][26]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][1] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][23] ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][26] ),
        .I3(\[0].X1xDP[0][62]_i_2_n_0 ),
        .I4(\[0].X1xDP[0][26]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X1xDN[0] [26]));
  LUT6 #(
    .INIT(64'h44F488F8FFFF88F8)) 
    \[0].X1xDP[0][26]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][26] ),
        .I1(\[2].X2xDP[2][63]_i_3_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][27] ),
        .I3(\[0].X1xDP[0][63]_i_4_n_0 ),
        .I4(inputs_r[90]),
        .I5(\[2].X1xDP[2][63]_i_3_n_0 ),
        .O(\[0].X1xDP[0][26]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[0].X1xDP[0][27]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][2] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][24] ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][27] ),
        .I3(\[0].X1xDP[0][62]_i_2_n_0 ),
        .I4(\[0].X1xDP[0][27]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X1xDN[0] [27]));
  LUT6 #(
    .INIT(64'h44F488F8FFFF88F8)) 
    \[0].X1xDP[0][27]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][27] ),
        .I1(\[2].X2xDP[2][63]_i_3_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][28] ),
        .I3(\[0].X1xDP[0][63]_i_4_n_0 ),
        .I4(inputs_r[91]),
        .I5(\[2].X1xDP[2][63]_i_3_n_0 ),
        .O(\[0].X1xDP[0][27]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[0].X1xDP[0][28]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][3] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][25] ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][28] ),
        .I3(\[0].X1xDP[0][62]_i_2_n_0 ),
        .I4(\[0].X1xDP[0][28]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X1xDN[0] [28]));
  LUT6 #(
    .INIT(64'h44F488F8FFFF88F8)) 
    \[0].X1xDP[0][28]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][28] ),
        .I1(\[2].X2xDP[2][63]_i_3_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][29] ),
        .I3(\[0].X1xDP[0][63]_i_4_n_0 ),
        .I4(inputs_r[92]),
        .I5(\[2].X1xDP[2][63]_i_3_n_0 ),
        .O(\[0].X1xDP[0][28]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[0].X1xDP[0][29]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][4] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][26] ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][29] ),
        .I3(\[0].X1xDP[0][62]_i_2_n_0 ),
        .I4(\[0].X1xDP[0][29]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X1xDN[0] [29]));
  LUT6 #(
    .INIT(64'h44F488F8FFFF88F8)) 
    \[0].X1xDP[0][29]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][29] ),
        .I1(\[2].X2xDP[2][63]_i_3_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][30] ),
        .I3(\[0].X1xDP[0][63]_i_4_n_0 ),
        .I4(inputs_r[93]),
        .I5(\[2].X1xDP[2][63]_i_3_n_0 ),
        .O(\[0].X1xDP[0][29]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[0].X1xDP[0][2]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][2] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][41] ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][63] ),
        .I3(\[0].X1xDP[0][62]_i_2_n_0 ),
        .I4(\[0].X1xDP[0][2]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X1xDN[0] [2]));
  LUT6 #(
    .INIT(64'h44F488F8FFFF88F8)) 
    \[0].X1xDP[0][2]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][2] ),
        .I1(\[2].X2xDP[2][63]_i_3_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][3] ),
        .I3(\[0].X1xDP[0][63]_i_4_n_0 ),
        .I4(inputs_r[66]),
        .I5(\[2].X1xDP[2][63]_i_3_n_0 ),
        .O(\[0].X1xDP[0][2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[0].X1xDP[0][30]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][5] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][27] ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][30] ),
        .I3(\[0].X1xDP[0][62]_i_2_n_0 ),
        .I4(\[0].X1xDP[0][30]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X1xDN[0] [30]));
  LUT6 #(
    .INIT(64'h44F488F8FFFF88F8)) 
    \[0].X1xDP[0][30]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][30] ),
        .I1(\[2].X2xDP[2][63]_i_3_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][31] ),
        .I3(\[0].X1xDP[0][63]_i_4_n_0 ),
        .I4(inputs_r[94]),
        .I5(\[2].X1xDP[2][63]_i_3_n_0 ),
        .O(\[0].X1xDP[0][30]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[0].X1xDP[0][31]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][6] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][28] ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][31] ),
        .I3(\[0].X1xDP[0][62]_i_2_n_0 ),
        .I4(\[0].X1xDP[0][31]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X1xDN[0] [31]));
  LUT6 #(
    .INIT(64'h44F488F8FFFF88F8)) 
    \[0].X1xDP[0][31]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][31] ),
        .I1(\[2].X2xDP[2][63]_i_3_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][32] ),
        .I3(\[0].X1xDP[0][63]_i_4_n_0 ),
        .I4(inputs_r[95]),
        .I5(\[2].X1xDP[2][63]_i_3_n_0 ),
        .O(\[0].X1xDP[0][31]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[0].X1xDP[0][32]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][7] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][29] ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][32] ),
        .I3(\[0].X1xDP[0][62]_i_2_n_0 ),
        .I4(\[0].X1xDP[0][32]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X1xDN[0] [32]));
  LUT6 #(
    .INIT(64'h44F488F8FFFF88F8)) 
    \[0].X1xDP[0][32]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][32] ),
        .I1(\[2].X2xDP[2][63]_i_3_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][33] ),
        .I3(\[0].X1xDP[0][63]_i_4_n_0 ),
        .I4(inputs_r[96]),
        .I5(\[2].X1xDP[2][63]_i_3_n_0 ),
        .O(\[0].X1xDP[0][32]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[0].X1xDP[0][33]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][8] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][30] ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][33] ),
        .I3(\[0].X1xDP[0][62]_i_2_n_0 ),
        .I4(\[0].X1xDP[0][33]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X1xDN[0] [33]));
  LUT6 #(
    .INIT(64'h44F488F8FFFF88F8)) 
    \[0].X1xDP[0][33]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][33] ),
        .I1(\[2].X2xDP[2][63]_i_3_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][34] ),
        .I3(\[0].X1xDP[0][63]_i_4_n_0 ),
        .I4(inputs_r[97]),
        .I5(\[2].X1xDP[2][63]_i_3_n_0 ),
        .O(\[0].X1xDP[0][33]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[0].X1xDP[0][34]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][9] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][31] ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][34] ),
        .I3(\[0].X1xDP[0][62]_i_2_n_0 ),
        .I4(\[0].X1xDP[0][34]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X1xDN[0] [34]));
  LUT6 #(
    .INIT(64'h44F488F8FFFF88F8)) 
    \[0].X1xDP[0][34]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][34] ),
        .I1(\[2].X2xDP[2][63]_i_3_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][35] ),
        .I3(\[0].X1xDP[0][63]_i_4_n_0 ),
        .I4(inputs_r[98]),
        .I5(\[2].X1xDP[2][63]_i_3_n_0 ),
        .O(\[0].X1xDP[0][34]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[0].X1xDP[0][35]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][10] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][32] ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][35] ),
        .I3(\[0].X1xDP[0][62]_i_2_n_0 ),
        .I4(\[0].X1xDP[0][35]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X1xDN[0] [35]));
  LUT6 #(
    .INIT(64'h44F488F8FFFF88F8)) 
    \[0].X1xDP[0][35]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][35] ),
        .I1(\[2].X2xDP[2][63]_i_3_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][36] ),
        .I3(\[0].X1xDP[0][63]_i_4_n_0 ),
        .I4(inputs_r[99]),
        .I5(\[2].X1xDP[2][63]_i_3_n_0 ),
        .O(\[0].X1xDP[0][35]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[0].X1xDP[0][36]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][11] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][33] ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][36] ),
        .I3(\[0].X1xDP[0][62]_i_2_n_0 ),
        .I4(\[0].X1xDP[0][36]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X1xDN[0] [36]));
  LUT6 #(
    .INIT(64'h44F488F8FFFF88F8)) 
    \[0].X1xDP[0][36]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][36] ),
        .I1(\[2].X2xDP[2][63]_i_3_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][37] ),
        .I3(\[0].X1xDP[0][63]_i_4_n_0 ),
        .I4(inputs_r[100]),
        .I5(\[2].X1xDP[2][63]_i_3_n_0 ),
        .O(\[0].X1xDP[0][36]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[0].X1xDP[0][37]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][12] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][34] ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][37] ),
        .I3(\[0].X1xDP[0][62]_i_2_n_0 ),
        .I4(\[0].X1xDP[0][37]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X1xDN[0] [37]));
  LUT6 #(
    .INIT(64'h44F488F8FFFF88F8)) 
    \[0].X1xDP[0][37]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][37] ),
        .I1(\[2].X2xDP[2][63]_i_3_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][38] ),
        .I3(\[0].X1xDP[0][63]_i_4_n_0 ),
        .I4(inputs_r[101]),
        .I5(\[2].X1xDP[2][63]_i_3_n_0 ),
        .O(\[0].X1xDP[0][37]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[0].X1xDP[0][38]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][13] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][35] ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][38] ),
        .I3(\[0].X1xDP[0][62]_i_2_n_0 ),
        .I4(\[0].X1xDP[0][38]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X1xDN[0] [38]));
  LUT6 #(
    .INIT(64'h44F488F8FFFF88F8)) 
    \[0].X1xDP[0][38]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][38] ),
        .I1(\[2].X2xDP[2][63]_i_3_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][39] ),
        .I3(\[0].X1xDP[0][63]_i_4_n_0 ),
        .I4(inputs_r[102]),
        .I5(\[2].X1xDP[2][63]_i_3_n_0 ),
        .O(\[0].X1xDP[0][38]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[0].X1xDP[0][39]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][14] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][39] ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][36] ),
        .I3(\[0].X1xDP[0][62]_i_2_n_0 ),
        .I4(\[0].X1xDP[0][39]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X1xDN[0] [39]));
  LUT6 #(
    .INIT(64'h44F488F8FFFF88F8)) 
    \[0].X1xDP[0][39]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][39] ),
        .I1(\[2].X2xDP[2][63]_i_3_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][40] ),
        .I3(\[0].X1xDP[0][63]_i_4_n_0 ),
        .I4(inputs_r[103]),
        .I5(\[2].X1xDP[2][63]_i_3_n_0 ),
        .O(\[0].X1xDP[0][39]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[0].X1xDP[0][3]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/X1SboxInxD[0] [0]),
        .I1(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][3] ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][42] ),
        .I3(\[0].X1xDP[0][62]_i_2_n_0 ),
        .I4(\[0].X1xDP[0][3]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X1xDN[0] [3]));
  LUT6 #(
    .INIT(64'h44F488F8FFFF88F8)) 
    \[0].X1xDP[0][3]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][3] ),
        .I1(\[2].X2xDP[2][63]_i_3_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][4] ),
        .I3(\[0].X1xDP[0][63]_i_4_n_0 ),
        .I4(inputs_r[67]),
        .I5(\[2].X1xDP[2][63]_i_3_n_0 ),
        .O(\[0].X1xDP[0][3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[0].X1xDP[0][40]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][15] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][40] ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][37] ),
        .I3(\[0].X1xDP[0][62]_i_2_n_0 ),
        .I4(\[0].X1xDP[0][40]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X1xDN[0] [40]));
  LUT6 #(
    .INIT(64'h44F488F8FFFF88F8)) 
    \[0].X1xDP[0][40]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][40] ),
        .I1(\[2].X2xDP[2][63]_i_3_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][41] ),
        .I3(\[0].X1xDP[0][63]_i_4_n_0 ),
        .I4(inputs_r[104]),
        .I5(\[2].X1xDP[2][63]_i_3_n_0 ),
        .O(\[0].X1xDP[0][40]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[0].X1xDP[0][41]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][16] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][41] ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][38] ),
        .I3(\[0].X1xDP[0][62]_i_2_n_0 ),
        .I4(\[0].X1xDP[0][41]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X1xDN[0] [41]));
  LUT6 #(
    .INIT(64'h44F488F8FFFF88F8)) 
    \[0].X1xDP[0][41]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][41] ),
        .I1(\[2].X2xDP[2][63]_i_3_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][42] ),
        .I3(\[0].X1xDP[0][63]_i_4_n_0 ),
        .I4(inputs_r[105]),
        .I5(\[2].X1xDP[2][63]_i_3_n_0 ),
        .O(\[0].X1xDP[0][41]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[0].X1xDP[0][42]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][17] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][39] ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][42] ),
        .I3(\[0].X1xDP[0][62]_i_2_n_0 ),
        .I4(\[0].X1xDP[0][42]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X1xDN[0] [42]));
  LUT6 #(
    .INIT(64'h44F488F8FFFF88F8)) 
    \[0].X1xDP[0][42]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][42] ),
        .I1(\[2].X2xDP[2][63]_i_3_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][43] ),
        .I3(\[0].X1xDP[0][63]_i_4_n_0 ),
        .I4(inputs_r[106]),
        .I5(\[2].X1xDP[2][63]_i_3_n_0 ),
        .O(\[0].X1xDP[0][42]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[0].X1xDP[0][43]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][18] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][40] ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][43] ),
        .I3(\[0].X1xDP[0][62]_i_2_n_0 ),
        .I4(\[0].X1xDP[0][43]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X1xDN[0] [43]));
  LUT6 #(
    .INIT(64'h44F488F8FFFF88F8)) 
    \[0].X1xDP[0][43]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][43] ),
        .I1(\[2].X2xDP[2][63]_i_3_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][44] ),
        .I3(\[0].X1xDP[0][63]_i_4_n_0 ),
        .I4(inputs_r[107]),
        .I5(\[2].X1xDP[2][63]_i_3_n_0 ),
        .O(\[0].X1xDP[0][43]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[0].X1xDP[0][44]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][19] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][41] ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][44] ),
        .I3(\[0].X1xDP[0][62]_i_2_n_0 ),
        .I4(\[0].X1xDP[0][44]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X1xDN[0] [44]));
  LUT6 #(
    .INIT(64'h44F488F8FFFF88F8)) 
    \[0].X1xDP[0][44]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][44] ),
        .I1(\[2].X2xDP[2][63]_i_3_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][45] ),
        .I3(\[0].X1xDP[0][63]_i_4_n_0 ),
        .I4(inputs_r[108]),
        .I5(\[2].X1xDP[2][63]_i_3_n_0 ),
        .O(\[0].X1xDP[0][44]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[0].X1xDP[0][45]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][20] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][42] ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][45] ),
        .I3(\[0].X1xDP[0][62]_i_2_n_0 ),
        .I4(\[0].X1xDP[0][45]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X1xDN[0] [45]));
  LUT6 #(
    .INIT(64'h44F488F8FFFF88F8)) 
    \[0].X1xDP[0][45]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][45] ),
        .I1(\[2].X2xDP[2][63]_i_3_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][46] ),
        .I3(\[0].X1xDP[0][63]_i_4_n_0 ),
        .I4(inputs_r[109]),
        .I5(\[2].X1xDP[2][63]_i_3_n_0 ),
        .O(\[0].X1xDP[0][45]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[0].X1xDP[0][46]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][21] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][43] ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][46] ),
        .I3(\[0].X1xDP[0][62]_i_2_n_0 ),
        .I4(\[0].X1xDP[0][46]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X1xDN[0] [46]));
  LUT6 #(
    .INIT(64'h44F488F8FFFF88F8)) 
    \[0].X1xDP[0][46]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][46] ),
        .I1(\[2].X2xDP[2][63]_i_3_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][47] ),
        .I3(\[0].X1xDP[0][63]_i_4_n_0 ),
        .I4(inputs_r[110]),
        .I5(\[2].X1xDP[2][63]_i_3_n_0 ),
        .O(\[0].X1xDP[0][46]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF8228)) 
    \[0].X1xDP[0][47]_i_1 
       (.I0(\[0].X1xDP[0][62]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][47] ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][22] ),
        .I3(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][44] ),
        .I4(\[0].X1xDP[0][47]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X1xDN[0] [47]));
  LUT6 #(
    .INIT(64'h44F488F8FFFF88F8)) 
    \[0].X1xDP[0][47]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][47] ),
        .I1(\[2].X2xDP[2][63]_i_3_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][48] ),
        .I3(\[0].X1xDP[0][63]_i_4_n_0 ),
        .I4(inputs_r[111]),
        .I5(\[2].X1xDP[2][63]_i_3_n_0 ),
        .O(\[0].X1xDP[0][47]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF8228)) 
    \[0].X1xDP[0][48]_i_1 
       (.I0(\[0].X1xDP[0][62]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][48] ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][23] ),
        .I3(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][45] ),
        .I4(\[0].X1xDP[0][48]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X1xDN[0] [48]));
  LUT6 #(
    .INIT(64'h44F488F8FFFF88F8)) 
    \[0].X1xDP[0][48]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][48] ),
        .I1(\[2].X2xDP[2][63]_i_3_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][49] ),
        .I3(\[0].X1xDP[0][63]_i_4_n_0 ),
        .I4(inputs_r[112]),
        .I5(\[2].X1xDP[2][63]_i_3_n_0 ),
        .O(\[0].X1xDP[0][48]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF8228)) 
    \[0].X1xDP[0][49]_i_1 
       (.I0(\[0].X1xDP[0][62]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][49] ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][24] ),
        .I3(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][46] ),
        .I4(\[0].X1xDP[0][49]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X1xDN[0] [49]));
  LUT6 #(
    .INIT(64'h44F488F8FFFF88F8)) 
    \[0].X1xDP[0][49]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][49] ),
        .I1(\[2].X2xDP[2][63]_i_3_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][50] ),
        .I3(\[0].X1xDP[0][63]_i_4_n_0 ),
        .I4(inputs_r[113]),
        .I5(\[2].X1xDP[2][63]_i_3_n_0 ),
        .O(\[0].X1xDP[0][49]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[0].X1xDP[0][4]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][1] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][4] ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][43] ),
        .I3(\[0].X1xDP[0][62]_i_2_n_0 ),
        .I4(\[0].X1xDP[0][4]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X1xDN[0] [4]));
  LUT6 #(
    .INIT(64'h44F488F8FFFF88F8)) 
    \[0].X1xDP[0][4]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][4] ),
        .I1(\[2].X2xDP[2][63]_i_3_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][5] ),
        .I3(\[0].X1xDP[0][63]_i_4_n_0 ),
        .I4(inputs_r[68]),
        .I5(\[2].X1xDP[2][63]_i_3_n_0 ),
        .O(\[0].X1xDP[0][4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF8228)) 
    \[0].X1xDP[0][50]_i_1 
       (.I0(\[0].X1xDP[0][62]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][50] ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][25] ),
        .I3(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][47] ),
        .I4(\[0].X1xDP[0][50]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X1xDN[0] [50]));
  LUT6 #(
    .INIT(64'h44F488F8FFFF88F8)) 
    \[0].X1xDP[0][50]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][50] ),
        .I1(\[2].X2xDP[2][63]_i_3_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][51] ),
        .I3(\[0].X1xDP[0][63]_i_4_n_0 ),
        .I4(inputs_r[114]),
        .I5(\[2].X1xDP[2][63]_i_3_n_0 ),
        .O(\[0].X1xDP[0][50]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF8228)) 
    \[0].X1xDP[0][51]_i_1 
       (.I0(\[0].X1xDP[0][62]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][51] ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][26] ),
        .I3(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][48] ),
        .I4(\[0].X1xDP[0][51]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X1xDN[0] [51]));
  LUT6 #(
    .INIT(64'h44F488F8FFFF88F8)) 
    \[0].X1xDP[0][51]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][51] ),
        .I1(\[2].X2xDP[2][63]_i_3_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][52] ),
        .I3(\[0].X1xDP[0][63]_i_4_n_0 ),
        .I4(inputs_r[115]),
        .I5(\[2].X1xDP[2][63]_i_3_n_0 ),
        .O(\[0].X1xDP[0][51]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF8228)) 
    \[0].X1xDP[0][52]_i_1 
       (.I0(\[0].X1xDP[0][62]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][52] ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][27] ),
        .I3(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][49] ),
        .I4(\[0].X1xDP[0][52]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X1xDN[0] [52]));
  LUT6 #(
    .INIT(64'h44F488F8FFFF88F8)) 
    \[0].X1xDP[0][52]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][52] ),
        .I1(\[2].X2xDP[2][63]_i_3_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][53] ),
        .I3(\[0].X1xDP[0][63]_i_4_n_0 ),
        .I4(inputs_r[116]),
        .I5(\[2].X1xDP[2][63]_i_3_n_0 ),
        .O(\[0].X1xDP[0][52]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF8228)) 
    \[0].X1xDP[0][53]_i_1 
       (.I0(\[0].X1xDP[0][62]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][53] ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][28] ),
        .I3(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][50] ),
        .I4(\[0].X1xDP[0][53]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X1xDN[0] [53]));
  LUT6 #(
    .INIT(64'h44F488F8FFFF88F8)) 
    \[0].X1xDP[0][53]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][53] ),
        .I1(\[2].X2xDP[2][63]_i_3_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][54] ),
        .I3(\[0].X1xDP[0][63]_i_4_n_0 ),
        .I4(inputs_r[117]),
        .I5(\[2].X1xDP[2][63]_i_3_n_0 ),
        .O(\[0].X1xDP[0][53]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF8228)) 
    \[0].X1xDP[0][54]_i_1 
       (.I0(\[0].X1xDP[0][62]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][54] ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][29] ),
        .I3(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][51] ),
        .I4(\[0].X1xDP[0][54]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X1xDN[0] [54]));
  LUT6 #(
    .INIT(64'h44F488F8FFFF88F8)) 
    \[0].X1xDP[0][54]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][54] ),
        .I1(\[2].X2xDP[2][63]_i_3_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][55] ),
        .I3(\[0].X1xDP[0][63]_i_4_n_0 ),
        .I4(inputs_r[118]),
        .I5(\[2].X1xDP[2][63]_i_3_n_0 ),
        .O(\[0].X1xDP[0][54]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF8228)) 
    \[0].X1xDP[0][55]_i_1 
       (.I0(\[0].X1xDP[0][62]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][55] ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][30] ),
        .I3(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][52] ),
        .I4(\[0].X1xDP[0][55]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X1xDN[0] [55]));
  LUT6 #(
    .INIT(64'h44F488F8FFFF88F8)) 
    \[0].X1xDP[0][55]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][55] ),
        .I1(\[2].X2xDP[2][63]_i_3_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][56] ),
        .I3(\[0].X1xDP[0][63]_i_4_n_0 ),
        .I4(inputs_r[119]),
        .I5(\[2].X1xDP[2][63]_i_3_n_0 ),
        .O(\[0].X1xDP[0][55]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF8228)) 
    \[0].X1xDP[0][56]_i_1 
       (.I0(\[0].X1xDP[0][62]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][56] ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][31] ),
        .I3(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][53] ),
        .I4(\[0].X1xDP[0][56]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X1xDN[0] [56]));
  LUT6 #(
    .INIT(64'h44F488F8FFFF88F8)) 
    \[0].X1xDP[0][56]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][56] ),
        .I1(\[2].X2xDP[2][63]_i_3_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][57] ),
        .I3(\[0].X1xDP[0][63]_i_4_n_0 ),
        .I4(inputs_r[120]),
        .I5(\[2].X1xDP[2][63]_i_3_n_0 ),
        .O(\[0].X1xDP[0][56]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF8228)) 
    \[0].X1xDP[0][57]_i_1 
       (.I0(\[0].X1xDP[0][62]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][57] ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][32] ),
        .I3(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][54] ),
        .I4(\[0].X1xDP[0][57]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X1xDN[0] [57]));
  LUT6 #(
    .INIT(64'h44F488F8FFFF88F8)) 
    \[0].X1xDP[0][57]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][57] ),
        .I1(\[2].X2xDP[2][63]_i_3_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][58] ),
        .I3(\[0].X1xDP[0][63]_i_4_n_0 ),
        .I4(inputs_r[121]),
        .I5(\[2].X1xDP[2][63]_i_3_n_0 ),
        .O(\[0].X1xDP[0][57]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF8228)) 
    \[0].X1xDP[0][58]_i_1 
       (.I0(\[0].X1xDP[0][62]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][58] ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][33] ),
        .I3(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][55] ),
        .I4(\[0].X1xDP[0][58]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X1xDN[0] [58]));
  LUT6 #(
    .INIT(64'h44F488F8FFFF88F8)) 
    \[0].X1xDP[0][58]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][58] ),
        .I1(\[2].X2xDP[2][63]_i_3_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][59] ),
        .I3(\[0].X1xDP[0][63]_i_4_n_0 ),
        .I4(inputs_r[122]),
        .I5(\[2].X1xDP[2][63]_i_3_n_0 ),
        .O(\[0].X1xDP[0][58]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF8228)) 
    \[0].X1xDP[0][59]_i_1 
       (.I0(\[0].X1xDP[0][62]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][59] ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][34] ),
        .I3(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][56] ),
        .I4(\[0].X1xDP[0][59]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X1xDN[0] [59]));
  LUT6 #(
    .INIT(64'h44F488F8FFFF88F8)) 
    \[0].X1xDP[0][59]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][59] ),
        .I1(\[2].X2xDP[2][63]_i_3_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][60] ),
        .I3(\[0].X1xDP[0][63]_i_4_n_0 ),
        .I4(inputs_r[123]),
        .I5(\[2].X1xDP[2][63]_i_3_n_0 ),
        .O(\[0].X1xDP[0][59]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[0].X1xDP[0][5]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][2] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][5] ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][44] ),
        .I3(\[0].X1xDP[0][62]_i_2_n_0 ),
        .I4(\[0].X1xDP[0][5]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X1xDN[0] [5]));
  LUT6 #(
    .INIT(64'h44F488F8FFFF88F8)) 
    \[0].X1xDP[0][5]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][5] ),
        .I1(\[2].X2xDP[2][63]_i_3_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][6] ),
        .I3(\[0].X1xDP[0][63]_i_4_n_0 ),
        .I4(inputs_r[69]),
        .I5(\[2].X1xDP[2][63]_i_3_n_0 ),
        .O(\[0].X1xDP[0][5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF8228)) 
    \[0].X1xDP[0][60]_i_1 
       (.I0(\[0].X1xDP[0][62]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][60] ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][35] ),
        .I3(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][57] ),
        .I4(\[0].X1xDP[0][60]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X1xDN[0] [60]));
  LUT6 #(
    .INIT(64'h44F488F8FFFF88F8)) 
    \[0].X1xDP[0][60]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][60] ),
        .I1(\[2].X2xDP[2][63]_i_3_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][61] ),
        .I3(\[0].X1xDP[0][63]_i_4_n_0 ),
        .I4(inputs_r[124]),
        .I5(\[2].X1xDP[2][63]_i_3_n_0 ),
        .O(\[0].X1xDP[0][60]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF8228)) 
    \[0].X1xDP[0][61]_i_1 
       (.I0(\[0].X1xDP[0][62]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][61] ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][36] ),
        .I3(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][58] ),
        .I4(\[0].X1xDP[0][61]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X1xDN[0] [61]));
  LUT6 #(
    .INIT(64'h44F488F8FFFF88F8)) 
    \[0].X1xDP[0][61]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][61] ),
        .I1(\[2].X2xDP[2][63]_i_3_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][62] ),
        .I3(\[0].X1xDP[0][63]_i_4_n_0 ),
        .I4(inputs_r[125]),
        .I5(\[2].X1xDP[2][63]_i_3_n_0 ),
        .O(\[0].X1xDP[0][61]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF8228)) 
    \[0].X1xDP[0][62]_i_1 
       (.I0(\[0].X1xDP[0][62]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][62] ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][37] ),
        .I3(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][59] ),
        .I4(\[0].X1xDP[0][62]_i_3_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X1xDN[0] [62]));
  LUT2 #(
    .INIT(4'h8)) 
    \[0].X1xDP[0][62]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__0_n_0 ),
        .O(\[0].X1xDP[0][62]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h44F488F8FFFF88F8)) 
    \[0].X1xDP[0][62]_i_3 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][62] ),
        .I1(\[2].X2xDP[2][63]_i_3_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][63] ),
        .I3(\[0].X1xDP[0][63]_i_4_n_0 ),
        .I4(inputs_r[126]),
        .I5(\[2].X1xDP[2][63]_i_3_n_0 ),
        .O(\[0].X1xDP[0][62]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFBFFFBAFFFAFFBA)) 
    \[0].X1xDP[0][63]_i_1 
       (.I0(\[0].X1xDP[0][63]_i_2_n_0 ),
        .I1(\[2].X1xDP[2][63]_i_7_n_0 ),
        .I2(inputs_r[127]),
        .I3(\[0].X1xDP[0][63]_i_3_n_0 ),
        .I4(\[2].X1xDP[2][63]_i_9_n_0 ),
        .I5(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][63] ),
        .O(\core/core/ascon128_g.ascons_state/X1xDN[0] [63]));
  LUT4 #(
    .INIT(16'h9600)) 
    \[0].X1xDP[0][63]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][60] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][38] ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][63] ),
        .I3(\[0].X1xDP[0][62]_i_2_n_0 ),
        .O(\[0].X1xDP[0][63]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000096696996)) 
    \[0].X1xDP[0][63]_i_3 
       (.I0(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/p_57_in ),
        .I1(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/I1xD_n_0_0[0] ),
        .I2(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/dom_variant_g.not_I2_and_I3/p_0_in11_in ),
        .I3(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/dom_variant_g.not_I2_and_I3/FFxDP_reg_n_0_[0] ),
        .I4(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/dom_variant_g.not_I2_and_I3/p_0_in12_in ),
        .I5(\[0].X1xDP[0][63]_i_4_n_0 ),
        .O(\[0].X1xDP[0][63]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \[0].X1xDP[0][63]_i_4 
       (.I0(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__0_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__2_n_0 ),
        .O(\[0].X1xDP[0][63]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[0].X1xDP[0][6]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][3] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][6] ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][45] ),
        .I3(\[0].X1xDP[0][62]_i_2_n_0 ),
        .I4(\[0].X1xDP[0][6]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X1xDN[0] [6]));
  LUT6 #(
    .INIT(64'h44F488F8FFFF88F8)) 
    \[0].X1xDP[0][6]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][6] ),
        .I1(\[2].X2xDP[2][63]_i_3_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][7] ),
        .I3(\[0].X1xDP[0][63]_i_4_n_0 ),
        .I4(inputs_r[70]),
        .I5(\[2].X1xDP[2][63]_i_3_n_0 ),
        .O(\[0].X1xDP[0][6]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[0].X1xDP[0][7]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][4] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][7] ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][46] ),
        .I3(\[0].X1xDP[0][62]_i_2_n_0 ),
        .I4(\[0].X1xDP[0][7]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X1xDN[0] [7]));
  LUT6 #(
    .INIT(64'h44F488F8FFFF88F8)) 
    \[0].X1xDP[0][7]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][7] ),
        .I1(\[2].X2xDP[2][63]_i_3_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][8] ),
        .I3(\[0].X1xDP[0][63]_i_4_n_0 ),
        .I4(inputs_r[71]),
        .I5(\[2].X1xDP[2][63]_i_3_n_0 ),
        .O(\[0].X1xDP[0][7]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[0].X1xDP[0][8]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][5] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][8] ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][47] ),
        .I3(\[0].X1xDP[0][62]_i_2_n_0 ),
        .I4(\[0].X1xDP[0][8]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X1xDN[0] [8]));
  LUT6 #(
    .INIT(64'h44F488F8FFFF88F8)) 
    \[0].X1xDP[0][8]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][8] ),
        .I1(\[2].X2xDP[2][63]_i_3_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][9] ),
        .I3(\[0].X1xDP[0][63]_i_4_n_0 ),
        .I4(inputs_r[72]),
        .I5(\[2].X1xDP[2][63]_i_3_n_0 ),
        .O(\[0].X1xDP[0][8]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[0].X1xDP[0][9]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][6] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][9] ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][48] ),
        .I3(\[0].X1xDP[0][62]_i_2_n_0 ),
        .I4(\[0].X1xDP[0][9]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X1xDN[0] [9]));
  LUT6 #(
    .INIT(64'h44F488F8FFFF88F8)) 
    \[0].X1xDP[0][9]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][9] ),
        .I1(\[2].X2xDP[2][63]_i_3_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][10] ),
        .I3(\[0].X1xDP[0][63]_i_4_n_0 ),
        .I4(inputs_r[73]),
        .I5(\[2].X1xDP[2][63]_i_3_n_0 ),
        .O(\[0].X1xDP[0][9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF2DD20000)) 
    \[0].X2xDP[0][0]_i_1 
       (.I0(inputs_r[0]),
        .I1(\[2].X1xDP[2][63]_i_5_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/X2SboxInxD[0] [0]),
        .I3(\core/core/RoundCounter_reg_n_0_[0] ),
        .I4(\[2].X3xDP[2][63]_i_3_n_0 ),
        .I5(\[0].X2xDP[0][0]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X2xDN[0] [0]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \[0].X2xDP[0][0]_i_2 
       (.I0(\[1].X0xDP[1][63]_i_3_n_0 ),
        .I1(inputs_r[0]),
        .I2(\FSM_sequential_[0].StateFSMxDP[0]_i_3_n_0 ),
        .I3(\[0].X2xDP[0][0]_i_3_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][1] ),
        .I5(\[1].X2xDP[1][62]_i_2_n_0 ),
        .O(\[0].X2xDP[0][0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \[0].X2xDP[0][0]_i_3 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][1] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][6] ),
        .I2(\core/core/ascon128_g.ascons_state/X2SboxInxD[0] [0]),
        .O(\[0].X2xDP[0][0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h909F6F60AFA0AFA0)) 
    \[0].X2xDP[0][10]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][11] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][16] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__2_n_0 ),
        .I3(inputs_r[10]),
        .I4(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][10] ),
        .I5(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__0_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X2xDN[0] [10]));
  LUT6 #(
    .INIT(64'h909F6F60AFA0AFA0)) 
    \[0].X2xDP[0][11]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][12] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][17] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__2_n_0 ),
        .I3(inputs_r[11]),
        .I4(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][11] ),
        .I5(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__0_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X2xDN[0] [11]));
  LUT6 #(
    .INIT(64'h909F6F60AFA0AFA0)) 
    \[0].X2xDP[0][12]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][13] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][18] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__2_n_0 ),
        .I3(inputs_r[12]),
        .I4(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][12] ),
        .I5(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__0_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X2xDN[0] [12]));
  LUT6 #(
    .INIT(64'h909F6F60AFA0AFA0)) 
    \[0].X2xDP[0][13]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][14] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][19] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__2_n_0 ),
        .I3(inputs_r[13]),
        .I4(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][13] ),
        .I5(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__0_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X2xDN[0] [13]));
  LUT6 #(
    .INIT(64'h909F6F60AFA0AFA0)) 
    \[0].X2xDP[0][14]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][15] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][20] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__2_n_0 ),
        .I3(inputs_r[14]),
        .I4(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][14] ),
        .I5(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__0_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X2xDN[0] [14]));
  LUT6 #(
    .INIT(64'h909F6F60AFA0AFA0)) 
    \[0].X2xDP[0][15]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][16] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][21] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__2_n_0 ),
        .I3(inputs_r[15]),
        .I4(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][15] ),
        .I5(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__0_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X2xDN[0] [15]));
  LUT6 #(
    .INIT(64'h909F6F60AFA0AFA0)) 
    \[0].X2xDP[0][16]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][17] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][22] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__2_n_0 ),
        .I3(inputs_r[16]),
        .I4(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][16] ),
        .I5(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__0_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X2xDN[0] [16]));
  LUT6 #(
    .INIT(64'h909F6F60AFA0AFA0)) 
    \[0].X2xDP[0][17]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][18] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][23] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__2_n_0 ),
        .I3(inputs_r[17]),
        .I4(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][17] ),
        .I5(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__0_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X2xDN[0] [17]));
  LUT6 #(
    .INIT(64'h909F6F60AFA0AFA0)) 
    \[0].X2xDP[0][18]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][19] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][24] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__2_n_0 ),
        .I3(inputs_r[18]),
        .I4(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][18] ),
        .I5(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__0_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X2xDN[0] [18]));
  LUT6 #(
    .INIT(64'h909F6F60AFA0AFA0)) 
    \[0].X2xDP[0][19]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][20] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][25] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__2_n_0 ),
        .I3(inputs_r[19]),
        .I4(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][19] ),
        .I5(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__0_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X2xDN[0] [19]));
  LUT6 #(
    .INIT(64'hFFFFFFFF4BB40000)) 
    \[0].X2xDP[0][1]_i_1 
       (.I0(\[2].X1xDP[2][63]_i_5_n_0 ),
        .I1(inputs_r[1]),
        .I2(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][1] ),
        .I3(\core/core/RoundCounter_reg_n_0_[1] ),
        .I4(\[2].X3xDP[2][63]_i_3_n_0 ),
        .I5(\[0].X2xDP[0][1]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X2xDN[0] [1]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \[0].X2xDP[0][1]_i_2 
       (.I0(\[1].X0xDP[1][63]_i_3_n_0 ),
        .I1(inputs_r[1]),
        .I2(\FSM_sequential_[0].StateFSMxDP[0]_i_3_n_0 ),
        .I3(\[0].X2xDP[0][1]_i_3_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][2] ),
        .I5(\[1].X2xDP[1][62]_i_2_n_0 ),
        .O(\[0].X2xDP[0][1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \[0].X2xDP[0][1]_i_3 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][2] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][7] ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][1] ),
        .O(\[0].X2xDP[0][1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h909F6F60AFA0AFA0)) 
    \[0].X2xDP[0][20]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][21] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][26] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__2_n_0 ),
        .I3(inputs_r[20]),
        .I4(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][20] ),
        .I5(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__0_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X2xDN[0] [20]));
  LUT6 #(
    .INIT(64'h909F6F60AFA0AFA0)) 
    \[0].X2xDP[0][21]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][22] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][27] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__2_n_0 ),
        .I3(inputs_r[21]),
        .I4(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][21] ),
        .I5(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__0_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X2xDN[0] [21]));
  LUT6 #(
    .INIT(64'h909F6F60AFA0AFA0)) 
    \[0].X2xDP[0][22]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][23] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][28] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__2_n_0 ),
        .I3(inputs_r[22]),
        .I4(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][22] ),
        .I5(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__0_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X2xDN[0] [22]));
  LUT6 #(
    .INIT(64'h909F6F60AFA0AFA0)) 
    \[0].X2xDP[0][23]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][24] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][29] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__2_n_0 ),
        .I3(inputs_r[23]),
        .I4(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][23] ),
        .I5(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__0_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X2xDN[0] [23]));
  LUT6 #(
    .INIT(64'h909F6F60AFA0AFA0)) 
    \[0].X2xDP[0][24]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][25] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][30] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__2_n_0 ),
        .I3(inputs_r[24]),
        .I4(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][24] ),
        .I5(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__0_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X2xDN[0] [24]));
  LUT6 #(
    .INIT(64'h909F6F60AFA0AFA0)) 
    \[0].X2xDP[0][25]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][26] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][31] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__2_n_0 ),
        .I3(inputs_r[25]),
        .I4(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][25] ),
        .I5(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__0_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X2xDN[0] [25]));
  LUT6 #(
    .INIT(64'h909F6F60AFA0AFA0)) 
    \[0].X2xDP[0][26]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][27] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][32] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__2_n_0 ),
        .I3(inputs_r[26]),
        .I4(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][26] ),
        .I5(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__0_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X2xDN[0] [26]));
  LUT6 #(
    .INIT(64'h909F6F60AFA0AFA0)) 
    \[0].X2xDP[0][27]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][28] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][33] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__2_n_0 ),
        .I3(inputs_r[27]),
        .I4(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][27] ),
        .I5(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__0_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X2xDN[0] [27]));
  LUT6 #(
    .INIT(64'h909F6F60AFA0AFA0)) 
    \[0].X2xDP[0][28]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][29] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][34] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__2_n_0 ),
        .I3(inputs_r[28]),
        .I4(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][28] ),
        .I5(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__0_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X2xDN[0] [28]));
  LUT6 #(
    .INIT(64'h909F6F60AFA0AFA0)) 
    \[0].X2xDP[0][29]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][30] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][35] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__2_n_0 ),
        .I3(inputs_r[29]),
        .I4(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][29] ),
        .I5(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__0_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X2xDN[0] [29]));
  LUT6 #(
    .INIT(64'hFFFFFFFF4BB40000)) 
    \[0].X2xDP[0][2]_i_1 
       (.I0(\[2].X1xDP[2][63]_i_5_n_0 ),
        .I1(inputs_r[2]),
        .I2(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][2] ),
        .I3(\core/core/RoundCounter_reg_n_0_[2] ),
        .I4(\[2].X3xDP[2][63]_i_3_n_0 ),
        .I5(\[0].X2xDP[0][2]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X2xDN[0] [2]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \[0].X2xDP[0][2]_i_2 
       (.I0(\[1].X0xDP[1][63]_i_3_n_0 ),
        .I1(inputs_r[2]),
        .I2(\FSM_sequential_[0].StateFSMxDP[0]_i_3_n_0 ),
        .I3(\[0].X2xDP[0][2]_i_3_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][3] ),
        .I5(\[1].X2xDP[1][62]_i_2_n_0 ),
        .O(\[0].X2xDP[0][2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \[0].X2xDP[0][2]_i_3 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][3] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][8] ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][2] ),
        .O(\[0].X2xDP[0][2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h909F6F60AFA0AFA0)) 
    \[0].X2xDP[0][30]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][31] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][36] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__2_n_0 ),
        .I3(inputs_r[30]),
        .I4(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][30] ),
        .I5(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__0_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X2xDN[0] [30]));
  LUT6 #(
    .INIT(64'h909F6F60AFA0AFA0)) 
    \[0].X2xDP[0][31]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][32] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][37] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__2_n_0 ),
        .I3(inputs_r[31]),
        .I4(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][31] ),
        .I5(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__0_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X2xDN[0] [31]));
  LUT6 #(
    .INIT(64'h909F6F60AFA0AFA0)) 
    \[0].X2xDP[0][32]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][33] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][38] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__2_n_0 ),
        .I3(inputs_r[32]),
        .I4(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][32] ),
        .I5(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__0_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X2xDN[0] [32]));
  LUT6 #(
    .INIT(64'h909F6F60AFA0AFA0)) 
    \[0].X2xDP[0][33]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][34] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][39] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__2_n_0 ),
        .I3(inputs_r[33]),
        .I4(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][33] ),
        .I5(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__0_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X2xDN[0] [33]));
  LUT6 #(
    .INIT(64'h909F6F60AFA0AFA0)) 
    \[0].X2xDP[0][34]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][35] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][40] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__2_n_0 ),
        .I3(inputs_r[34]),
        .I4(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][34] ),
        .I5(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__0_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X2xDN[0] [34]));
  LUT6 #(
    .INIT(64'h909F6F60AFA0AFA0)) 
    \[0].X2xDP[0][35]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][36] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][41] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__2_n_0 ),
        .I3(inputs_r[35]),
        .I4(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][35] ),
        .I5(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__0_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X2xDN[0] [35]));
  LUT6 #(
    .INIT(64'h909F6F60AFA0AFA0)) 
    \[0].X2xDP[0][36]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][37] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][42] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__2_n_0 ),
        .I3(inputs_r[36]),
        .I4(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][36] ),
        .I5(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__1_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X2xDN[0] [36]));
  LUT6 #(
    .INIT(64'h909F6F60AFA0AFA0)) 
    \[0].X2xDP[0][37]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][38] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][43] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__2_n_0 ),
        .I3(inputs_r[37]),
        .I4(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][37] ),
        .I5(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__1_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X2xDN[0] [37]));
  LUT6 #(
    .INIT(64'h909F6F60AFA0AFA0)) 
    \[0].X2xDP[0][38]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][39] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][44] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__2_n_0 ),
        .I3(inputs_r[38]),
        .I4(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][38] ),
        .I5(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__1_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X2xDN[0] [38]));
  LUT6 #(
    .INIT(64'h909F6F60AFA0AFA0)) 
    \[0].X2xDP[0][39]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][40] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][45] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__2_n_0 ),
        .I3(inputs_r[39]),
        .I4(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][39] ),
        .I5(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__1_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X2xDN[0] [39]));
  LUT6 #(
    .INIT(64'hFFFFFFFF4BB40000)) 
    \[0].X2xDP[0][3]_i_1 
       (.I0(\[2].X1xDP[2][63]_i_5_n_0 ),
        .I1(inputs_r[3]),
        .I2(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][3] ),
        .I3(\core/core/RoundCounter_reg_n_0_[3] ),
        .I4(\[2].X3xDP[2][63]_i_3_n_0 ),
        .I5(\[0].X2xDP[0][3]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X2xDN[0] [3]));
  LUT6 #(
    .INIT(64'hF444F444FFFFF444)) 
    \[0].X2xDP[0][3]_i_2 
       (.I0(\[1].X0xDP[1][63]_i_3_n_0 ),
        .I1(inputs_r[3]),
        .I2(\[0].X2xDP[0][3]_i_3_n_0 ),
        .I3(\FSM_sequential_[0].StateFSMxDP[0]_i_3_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][4] ),
        .I5(\[1].X2xDP[1][62]_i_2_n_0 ),
        .O(\[0].X2xDP[0][3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \[0].X2xDP[0][3]_i_3 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][4] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][9] ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][3] ),
        .O(\[0].X2xDP[0][3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h909F6F60AFA0AFA0)) 
    \[0].X2xDP[0][40]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][41] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][46] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__2_n_0 ),
        .I3(inputs_r[40]),
        .I4(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][40] ),
        .I5(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__1_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X2xDN[0] [40]));
  LUT6 #(
    .INIT(64'h909F6F60AFA0AFA0)) 
    \[0].X2xDP[0][41]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][42] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][47] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__2_n_0 ),
        .I3(inputs_r[41]),
        .I4(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][41] ),
        .I5(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__1_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X2xDN[0] [41]));
  LUT6 #(
    .INIT(64'h909F6F60AFA0AFA0)) 
    \[0].X2xDP[0][42]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][43] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][48] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__2_n_0 ),
        .I3(inputs_r[42]),
        .I4(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][42] ),
        .I5(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__1_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X2xDN[0] [42]));
  LUT6 #(
    .INIT(64'h909F6F60AFA0AFA0)) 
    \[0].X2xDP[0][43]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][44] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][49] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__2_n_0 ),
        .I3(inputs_r[43]),
        .I4(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][43] ),
        .I5(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__1_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X2xDN[0] [43]));
  LUT6 #(
    .INIT(64'h909F6F60AFA0AFA0)) 
    \[0].X2xDP[0][44]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][45] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][50] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__2_n_0 ),
        .I3(inputs_r[44]),
        .I4(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][44] ),
        .I5(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__1_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X2xDN[0] [44]));
  LUT6 #(
    .INIT(64'h909F6F60AFA0AFA0)) 
    \[0].X2xDP[0][45]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][46] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][51] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__2_n_0 ),
        .I3(inputs_r[45]),
        .I4(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][45] ),
        .I5(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__1_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X2xDN[0] [45]));
  LUT6 #(
    .INIT(64'h909F6F60AFA0AFA0)) 
    \[0].X2xDP[0][46]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][47] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][52] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__2_n_0 ),
        .I3(inputs_r[46]),
        .I4(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][46] ),
        .I5(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__1_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X2xDN[0] [46]));
  LUT6 #(
    .INIT(64'h909F6F60AFA0AFA0)) 
    \[0].X2xDP[0][47]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][48] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][53] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__2_n_0 ),
        .I3(inputs_r[47]),
        .I4(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][47] ),
        .I5(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__1_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X2xDN[0] [47]));
  LUT6 #(
    .INIT(64'h909F6F60AFA0AFA0)) 
    \[0].X2xDP[0][48]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][49] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][54] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__2_n_0 ),
        .I3(inputs_r[48]),
        .I4(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][48] ),
        .I5(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__1_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X2xDN[0] [48]));
  LUT6 #(
    .INIT(64'h909F6F60AFA0AFA0)) 
    \[0].X2xDP[0][49]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][50] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][55] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__2_n_0 ),
        .I3(inputs_r[49]),
        .I4(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][49] ),
        .I5(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__1_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X2xDN[0] [49]));
  LUT6 #(
    .INIT(64'hFFFFFFFFB44B0000)) 
    \[0].X2xDP[0][4]_i_1 
       (.I0(\[2].X1xDP[2][63]_i_5_n_0 ),
        .I1(inputs_r[4]),
        .I2(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][4] ),
        .I3(\core/core/RoundCounter_reg_n_0_[0] ),
        .I4(\[2].X3xDP[2][63]_i_3_n_0 ),
        .I5(\[0].X2xDP[0][4]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X2xDN[0] [4]));
  LUT6 #(
    .INIT(64'hF444F444FFFFF444)) 
    \[0].X2xDP[0][4]_i_2 
       (.I0(\[1].X0xDP[1][63]_i_3_n_0 ),
        .I1(inputs_r[4]),
        .I2(\[0].X2xDP[0][4]_i_3_n_0 ),
        .I3(\FSM_sequential_[0].StateFSMxDP[0]_i_3_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][5] ),
        .I5(\[1].X2xDP[1][62]_i_2_n_0 ),
        .O(\[0].X2xDP[0][4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \[0].X2xDP[0][4]_i_3 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][5] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][10] ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][4] ),
        .O(\[0].X2xDP[0][4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h909F6F60AFA0AFA0)) 
    \[0].X2xDP[0][50]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][51] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][56] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__2_n_0 ),
        .I3(inputs_r[50]),
        .I4(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][50] ),
        .I5(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__1_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X2xDN[0] [50]));
  LUT6 #(
    .INIT(64'h909F6F60AFA0AFA0)) 
    \[0].X2xDP[0][51]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][52] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][57] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__2_n_0 ),
        .I3(inputs_r[51]),
        .I4(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][51] ),
        .I5(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__1_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X2xDN[0] [51]));
  LUT6 #(
    .INIT(64'h909F6F60AFA0AFA0)) 
    \[0].X2xDP[0][52]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][53] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][58] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__2_n_0 ),
        .I3(inputs_r[52]),
        .I4(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][52] ),
        .I5(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__1_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X2xDN[0] [52]));
  LUT6 #(
    .INIT(64'h909F6F60AFA0AFA0)) 
    \[0].X2xDP[0][53]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][54] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][59] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__2_n_0 ),
        .I3(inputs_r[53]),
        .I4(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][53] ),
        .I5(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__1_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X2xDN[0] [53]));
  LUT6 #(
    .INIT(64'h909F6F60AFA0AFA0)) 
    \[0].X2xDP[0][54]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][55] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][60] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__2_n_0 ),
        .I3(inputs_r[54]),
        .I4(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][54] ),
        .I5(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__1_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X2xDN[0] [54]));
  LUT6 #(
    .INIT(64'h909F6F60AFA0AFA0)) 
    \[0].X2xDP[0][55]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][56] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][61] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__2_n_0 ),
        .I3(inputs_r[55]),
        .I4(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][55] ),
        .I5(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__1_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X2xDN[0] [55]));
  LUT6 #(
    .INIT(64'h909F6F60AFA0AFA0)) 
    \[0].X2xDP[0][56]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][57] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][62] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__2_n_0 ),
        .I3(inputs_r[56]),
        .I4(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][56] ),
        .I5(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__1_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X2xDN[0] [56]));
  LUT6 #(
    .INIT(64'h909F6F60AFA0AFA0)) 
    \[0].X2xDP[0][57]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][58] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][63] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__2_n_0 ),
        .I3(inputs_r[57]),
        .I4(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][57] ),
        .I5(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__1_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X2xDN[0] [57]));
  LUT6 #(
    .INIT(64'h909F6F60AFA0AFA0)) 
    \[0].X2xDP[0][58]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][59] ),
        .I1(\core/core/ascon128_g.ascons_state/X2SboxInxD[0] [0]),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__2_n_0 ),
        .I3(inputs_r[58]),
        .I4(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][58] ),
        .I5(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__1_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X2xDN[0] [58]));
  LUT6 #(
    .INIT(64'h909F6F60AFA0AFA0)) 
    \[0].X2xDP[0][59]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][60] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][1] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__2_n_0 ),
        .I3(inputs_r[59]),
        .I4(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][59] ),
        .I5(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__1_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X2xDN[0] [59]));
  LUT6 #(
    .INIT(64'hFFFFFFFFB44B0000)) 
    \[0].X2xDP[0][5]_i_1 
       (.I0(\[2].X1xDP[2][63]_i_5_n_0 ),
        .I1(inputs_r[5]),
        .I2(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][5] ),
        .I3(\core/core/RoundCounter_reg_n_0_[1] ),
        .I4(\[2].X3xDP[2][63]_i_3_n_0 ),
        .I5(\[0].X2xDP[0][5]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X2xDN[0] [5]));
  LUT6 #(
    .INIT(64'hF444F444FFFFF444)) 
    \[0].X2xDP[0][5]_i_2 
       (.I0(\[1].X0xDP[1][63]_i_3_n_0 ),
        .I1(inputs_r[5]),
        .I2(\[0].X2xDP[0][5]_i_3_n_0 ),
        .I3(\FSM_sequential_[0].StateFSMxDP[0]_i_3_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][6] ),
        .I5(\[1].X2xDP[1][62]_i_2_n_0 ),
        .O(\[0].X2xDP[0][5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \[0].X2xDP[0][5]_i_3 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][6] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][11] ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][5] ),
        .O(\[0].X2xDP[0][5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h909F6F60AFA0AFA0)) 
    \[0].X2xDP[0][60]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][61] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][2] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__2_n_0 ),
        .I3(inputs_r[60]),
        .I4(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][60] ),
        .I5(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__1_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X2xDN[0] [60]));
  LUT6 #(
    .INIT(64'h909F6F60AFA0AFA0)) 
    \[0].X2xDP[0][61]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][62] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][3] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__2_n_0 ),
        .I3(inputs_r[61]),
        .I4(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][61] ),
        .I5(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__1_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X2xDN[0] [61]));
  LUT6 #(
    .INIT(64'hFFFFFFFF8228FF28)) 
    \[0].X2xDP[0][62]_i_1 
       (.I0(\FSM_sequential_[0].StateFSMxDP[0]_i_3_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][62] ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][4] ),
        .I3(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][63] ),
        .I4(\[1].X2xDP[1][62]_i_2_n_0 ),
        .I5(\[0].X2xDP[0][62]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X2xDN[0] [62]));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT4 #(
    .INIT(16'h1540)) 
    \[0].X2xDP[0][62]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__0_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][62] ),
        .I3(inputs_r[62]),
        .O(\[0].X2xDP[0][62]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[0].X2xDP[0][63]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][63] ),
        .I1(\core/core/ascon128_g.ascons_state/X2SboxInxD[0] [0]),
        .I2(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][5] ),
        .I3(\FSM_sequential_[0].StateFSMxDP[0]_i_3_n_0 ),
        .I4(\[0].X2xDP[0][63]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X2xDN[0] [63]));
  LUT6 #(
    .INIT(64'h444F888FFFFF888F)) 
    \[0].X2xDP[0][63]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][63] ),
        .I1(\[2].X3xDP[2][63]_i_3_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/X2xDO1 ),
        .I3(\[1].X2xDP[1][62]_i_2_n_0 ),
        .I4(inputs_r[63]),
        .I5(\[1].X0xDP[1][63]_i_3_n_0 ),
        .O(\[0].X2xDP[0][63]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \[0].X2xDP[0][63]_i_3 
       (.I0(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/dom_variant_g.not_I3_and_I4/p_0_in12_in ),
        .I1(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/dom_variant_g.not_I3_and_I4/FFxDP_reg_n_0_[0] ),
        .I2(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/dom_variant_g.not_I3_and_I4/p_0_in11_in ),
        .I3(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/I2xD_n_0_0[0] ),
        .O(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/X2xDO1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFB44B0000)) 
    \[0].X2xDP[0][6]_i_1 
       (.I0(\[2].X1xDP[2][63]_i_5_n_0 ),
        .I1(inputs_r[6]),
        .I2(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][6] ),
        .I3(\core/core/RoundCounter_reg_n_0_[2] ),
        .I4(\[2].X3xDP[2][63]_i_3_n_0 ),
        .I5(\[0].X2xDP[0][6]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X2xDN[0] [6]));
  LUT6 #(
    .INIT(64'hF444F444FFFFF444)) 
    \[0].X2xDP[0][6]_i_2 
       (.I0(\[1].X0xDP[1][63]_i_3_n_0 ),
        .I1(inputs_r[6]),
        .I2(\[0].X2xDP[0][6]_i_3_n_0 ),
        .I3(\FSM_sequential_[0].StateFSMxDP[0]_i_3_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][7] ),
        .I5(\[1].X2xDP[1][62]_i_2_n_0 ),
        .O(\[0].X2xDP[0][6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \[0].X2xDP[0][6]_i_3 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][7] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][6] ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][12] ),
        .O(\[0].X2xDP[0][6]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hAAAB)) 
    \[0].X2xDP[0][7]_i_1 
       (.I0(\[1].X0xDP[1][63]_i_3_n_0 ),
        .I1(\core/core/FSMxDP [2]),
        .I2(\core/core/FSMxDP [0]),
        .I3(\core/core/FSMxDP [1]),
        .O(\[0].X2xDP[0][7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFB44B0000)) 
    \[0].X2xDP[0][7]_i_2 
       (.I0(\[2].X1xDP[2][63]_i_5_n_0 ),
        .I1(inputs_r[7]),
        .I2(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][7] ),
        .I3(\core/core/RoundCounter_reg_n_0_[3] ),
        .I4(\[2].X3xDP[2][63]_i_3_n_0 ),
        .I5(\[0].X2xDP[0][7]_i_3_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X2xDN[0] [7]));
  LUT6 #(
    .INIT(64'hF444F444FFFFF444)) 
    \[0].X2xDP[0][7]_i_3 
       (.I0(\[1].X0xDP[1][63]_i_3_n_0 ),
        .I1(inputs_r[7]),
        .I2(\[0].X2xDP[0][7]_i_4_n_0 ),
        .I3(\FSM_sequential_[0].StateFSMxDP[0]_i_3_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][8] ),
        .I5(\[1].X2xDP[1][62]_i_2_n_0 ),
        .O(\[0].X2xDP[0][7]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \[0].X2xDP[0][7]_i_4 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][8] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][7] ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][13] ),
        .O(\[0].X2xDP[0][7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h909F6F60AFA0AFA0)) 
    \[0].X2xDP[0][8]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][9] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][14] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__2_n_0 ),
        .I3(inputs_r[8]),
        .I4(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][8] ),
        .I5(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__0_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X2xDN[0] [8]));
  LUT6 #(
    .INIT(64'h909F6F60AFA0AFA0)) 
    \[0].X2xDP[0][9]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][10] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][15] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__2_n_0 ),
        .I3(inputs_r[9]),
        .I4(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][9] ),
        .I5(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__0_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X2xDN[0] [9]));
  LUT5 #(
    .INIT(32'hFFFF8228)) 
    \[0].X3xDP[0][0]_i_1 
       (.I0(\[0].X3xDP[0][62]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][17] ),
        .I2(\core/core/ascon128_g.ascons_state/X3SboxInxD[0] [0]),
        .I3(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][10] ),
        .I4(\[0].X3xDP[0][0]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X3xDN[0] [0]));
  LUT6 #(
    .INIT(64'h88F888F8FFFF88F8)) 
    \[0].X3xDP[0][0]_i_2 
       (.I0(\core/core/doIncrementRoundCounterxS ),
        .I1(TagxDO[320]),
        .I2(inputs_r[640]),
        .I3(\[1].X0xDP[1][63]_i_3_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][1] ),
        .I5(\[0].X3xDP[0][63]_i_4_n_0 ),
        .O(\[0].X3xDP[0][0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[0].X3xDP[0][10]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][27] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][10] ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][20] ),
        .I3(\[0].X3xDP[0][62]_i_2_n_0 ),
        .I4(\[0].X3xDP[0][10]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X3xDN[0] [10]));
  LUT6 #(
    .INIT(64'h88F888F8FFFF88F8)) 
    \[0].X3xDP[0][10]_i_2 
       (.I0(\core/core/doIncrementRoundCounterxS ),
        .I1(TagxDO[330]),
        .I2(inputs_r[650]),
        .I3(\[1].X0xDP[1][63]_i_3_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][11] ),
        .I5(\[0].X3xDP[0][63]_i_4_n_0 ),
        .O(\[0].X3xDP[0][10]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[0].X3xDP[0][11]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][28] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][11] ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][21] ),
        .I3(\[0].X3xDP[0][62]_i_2_n_0 ),
        .I4(\[0].X3xDP[0][11]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X3xDN[0] [11]));
  LUT6 #(
    .INIT(64'h88F888F8FFFF88F8)) 
    \[0].X3xDP[0][11]_i_2 
       (.I0(\core/core/doIncrementRoundCounterxS ),
        .I1(TagxDO[331]),
        .I2(inputs_r[651]),
        .I3(\[1].X0xDP[1][63]_i_3_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][12] ),
        .I5(\[0].X3xDP[0][63]_i_4_n_0 ),
        .O(\[0].X3xDP[0][11]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[0].X3xDP[0][12]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][29] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][12] ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][22] ),
        .I3(\[0].X3xDP[0][62]_i_2_n_0 ),
        .I4(\[0].X3xDP[0][12]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X3xDN[0] [12]));
  LUT6 #(
    .INIT(64'h88F888F8FFFF88F8)) 
    \[0].X3xDP[0][12]_i_2 
       (.I0(\core/core/doIncrementRoundCounterxS ),
        .I1(TagxDO[332]),
        .I2(inputs_r[652]),
        .I3(\[1].X0xDP[1][63]_i_3_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][13] ),
        .I5(\[0].X3xDP[0][63]_i_4_n_0 ),
        .O(\[0].X3xDP[0][12]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[0].X3xDP[0][13]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][30] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][13] ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][23] ),
        .I3(\[0].X3xDP[0][62]_i_2_n_0 ),
        .I4(\[0].X3xDP[0][13]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X3xDN[0] [13]));
  LUT6 #(
    .INIT(64'h88F888F8FFFF88F8)) 
    \[0].X3xDP[0][13]_i_2 
       (.I0(\core/core/doIncrementRoundCounterxS ),
        .I1(TagxDO[333]),
        .I2(inputs_r[653]),
        .I3(\[1].X0xDP[1][63]_i_3_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][14] ),
        .I5(\[0].X3xDP[0][63]_i_4_n_0 ),
        .O(\[0].X3xDP[0][13]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[0].X3xDP[0][14]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][31] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][14] ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][24] ),
        .I3(\[0].X3xDP[0][62]_i_2_n_0 ),
        .I4(\[0].X3xDP[0][14]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X3xDN[0] [14]));
  LUT6 #(
    .INIT(64'h88F888F8FFFF88F8)) 
    \[0].X3xDP[0][14]_i_2 
       (.I0(\core/core/doIncrementRoundCounterxS ),
        .I1(TagxDO[334]),
        .I2(inputs_r[654]),
        .I3(\[1].X0xDP[1][63]_i_3_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][15] ),
        .I5(\[0].X3xDP[0][63]_i_4_n_0 ),
        .O(\[0].X3xDP[0][14]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[0].X3xDP[0][15]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][25] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][15] ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][32] ),
        .I3(\[0].X3xDP[0][62]_i_2_n_0 ),
        .I4(\[0].X3xDP[0][15]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X3xDN[0] [15]));
  LUT6 #(
    .INIT(64'h88F888F8FFFF88F8)) 
    \[0].X3xDP[0][15]_i_2 
       (.I0(\core/core/doIncrementRoundCounterxS ),
        .I1(TagxDO[335]),
        .I2(inputs_r[655]),
        .I3(\[1].X0xDP[1][63]_i_3_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][16] ),
        .I5(\[0].X3xDP[0][63]_i_4_n_0 ),
        .O(\[0].X3xDP[0][15]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[0].X3xDP[0][16]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][26] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][16] ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][33] ),
        .I3(\[0].X3xDP[0][62]_i_2_n_0 ),
        .I4(\[0].X3xDP[0][16]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X3xDN[0] [16]));
  LUT6 #(
    .INIT(64'h88F888F8FFFF88F8)) 
    \[0].X3xDP[0][16]_i_2 
       (.I0(\core/core/doIncrementRoundCounterxS ),
        .I1(TagxDO[336]),
        .I2(inputs_r[656]),
        .I3(\[1].X0xDP[1][63]_i_3_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][17] ),
        .I5(\[0].X3xDP[0][63]_i_4_n_0 ),
        .O(\[0].X3xDP[0][16]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[0].X3xDP[0][17]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][27] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][17] ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][34] ),
        .I3(\[0].X3xDP[0][62]_i_2_n_0 ),
        .I4(\[0].X3xDP[0][17]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X3xDN[0] [17]));
  LUT6 #(
    .INIT(64'h88F888F8FFFF88F8)) 
    \[0].X3xDP[0][17]_i_2 
       (.I0(\core/core/doIncrementRoundCounterxS ),
        .I1(TagxDO[337]),
        .I2(inputs_r[657]),
        .I3(\[1].X0xDP[1][63]_i_3_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][18] ),
        .I5(\[0].X3xDP[0][63]_i_4_n_0 ),
        .O(\[0].X3xDP[0][17]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[0].X3xDP[0][18]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][28] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][18] ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][35] ),
        .I3(\[0].X3xDP[0][62]_i_2_n_0 ),
        .I4(\[0].X3xDP[0][18]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X3xDN[0] [18]));
  LUT6 #(
    .INIT(64'h88F888F8FFFF88F8)) 
    \[0].X3xDP[0][18]_i_2 
       (.I0(\core/core/doIncrementRoundCounterxS ),
        .I1(TagxDO[338]),
        .I2(inputs_r[658]),
        .I3(\[1].X0xDP[1][63]_i_3_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][19] ),
        .I5(\[0].X3xDP[0][63]_i_4_n_0 ),
        .O(\[0].X3xDP[0][18]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[0].X3xDP[0][19]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][29] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][19] ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][36] ),
        .I3(\[0].X3xDP[0][62]_i_2_n_0 ),
        .I4(\[0].X3xDP[0][19]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X3xDN[0] [19]));
  LUT6 #(
    .INIT(64'h88F888F8FFFF88F8)) 
    \[0].X3xDP[0][19]_i_2 
       (.I0(\core/core/doIncrementRoundCounterxS ),
        .I1(TagxDO[339]),
        .I2(inputs_r[659]),
        .I3(\[1].X0xDP[1][63]_i_3_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][20] ),
        .I5(\[0].X3xDP[0][63]_i_4_n_0 ),
        .O(\[0].X3xDP[0][19]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF8228)) 
    \[0].X3xDP[0][1]_i_1 
       (.I0(\[0].X3xDP[0][62]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][18] ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][1] ),
        .I3(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][11] ),
        .I4(\[0].X3xDP[0][1]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X3xDN[0] [1]));
  LUT6 #(
    .INIT(64'h88F888F8FFFF88F8)) 
    \[0].X3xDP[0][1]_i_2 
       (.I0(\core/core/doIncrementRoundCounterxS ),
        .I1(TagxDO[321]),
        .I2(inputs_r[641]),
        .I3(\[1].X0xDP[1][63]_i_3_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][2] ),
        .I5(\[0].X3xDP[0][63]_i_4_n_0 ),
        .O(\[0].X3xDP[0][1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[0].X3xDP[0][20]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][30] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][20] ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][37] ),
        .I3(\[0].X3xDP[0][62]_i_2_n_0 ),
        .I4(\[0].X3xDP[0][20]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X3xDN[0] [20]));
  LUT6 #(
    .INIT(64'h88F888F8FFFF88F8)) 
    \[0].X3xDP[0][20]_i_2 
       (.I0(\core/core/doIncrementRoundCounterxS ),
        .I1(TagxDO[340]),
        .I2(inputs_r[660]),
        .I3(\[1].X0xDP[1][63]_i_3_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][21] ),
        .I5(\[0].X3xDP[0][63]_i_4_n_0 ),
        .O(\[0].X3xDP[0][20]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[0].X3xDP[0][21]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][31] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][21] ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][38] ),
        .I3(\[0].X3xDP[0][62]_i_2_n_0 ),
        .I4(\[0].X3xDP[0][21]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X3xDN[0] [21]));
  LUT6 #(
    .INIT(64'h88F888F8FFFF88F8)) 
    \[0].X3xDP[0][21]_i_2 
       (.I0(\core/core/doIncrementRoundCounterxS ),
        .I1(TagxDO[341]),
        .I2(inputs_r[661]),
        .I3(\[1].X0xDP[1][63]_i_3_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][22] ),
        .I5(\[0].X3xDP[0][63]_i_4_n_0 ),
        .O(\[0].X3xDP[0][21]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[0].X3xDP[0][22]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][22] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][32] ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][39] ),
        .I3(\[0].X3xDP[0][62]_i_2_n_0 ),
        .I4(\[0].X3xDP[0][22]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X3xDN[0] [22]));
  LUT6 #(
    .INIT(64'h88F888F8FFFF88F8)) 
    \[0].X3xDP[0][22]_i_2 
       (.I0(\core/core/doIncrementRoundCounterxS ),
        .I1(TagxDO[342]),
        .I2(inputs_r[662]),
        .I3(\[1].X0xDP[1][63]_i_3_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][23] ),
        .I5(\[0].X3xDP[0][63]_i_4_n_0 ),
        .O(\[0].X3xDP[0][22]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[0].X3xDP[0][23]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][23] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][33] ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][40] ),
        .I3(\[0].X3xDP[0][62]_i_2_n_0 ),
        .I4(\[0].X3xDP[0][23]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X3xDN[0] [23]));
  LUT6 #(
    .INIT(64'h88F888F8FFFF88F8)) 
    \[0].X3xDP[0][23]_i_2 
       (.I0(\core/core/doIncrementRoundCounterxS ),
        .I1(TagxDO[343]),
        .I2(inputs_r[663]),
        .I3(\[1].X0xDP[1][63]_i_3_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][24] ),
        .I5(\[0].X3xDP[0][63]_i_4_n_0 ),
        .O(\[0].X3xDP[0][23]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[0].X3xDP[0][24]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][24] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][34] ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][41] ),
        .I3(\[0].X3xDP[0][62]_i_2_n_0 ),
        .I4(\[0].X3xDP[0][24]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X3xDN[0] [24]));
  LUT6 #(
    .INIT(64'h88F888F8FFFF88F8)) 
    \[0].X3xDP[0][24]_i_2 
       (.I0(\core/core/doIncrementRoundCounterxS ),
        .I1(TagxDO[344]),
        .I2(inputs_r[664]),
        .I3(\[1].X0xDP[1][63]_i_3_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][25] ),
        .I5(\[0].X3xDP[0][63]_i_4_n_0 ),
        .O(\[0].X3xDP[0][24]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[0].X3xDP[0][25]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][25] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][35] ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][42] ),
        .I3(\[0].X3xDP[0][62]_i_2_n_0 ),
        .I4(\[0].X3xDP[0][25]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X3xDN[0] [25]));
  LUT6 #(
    .INIT(64'h88F888F8FFFF88F8)) 
    \[0].X3xDP[0][25]_i_2 
       (.I0(\core/core/doIncrementRoundCounterxS ),
        .I1(TagxDO[345]),
        .I2(inputs_r[665]),
        .I3(\[1].X0xDP[1][63]_i_3_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][26] ),
        .I5(\[0].X3xDP[0][63]_i_4_n_0 ),
        .O(\[0].X3xDP[0][25]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[0].X3xDP[0][26]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][26] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][36] ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][43] ),
        .I3(\[0].X3xDP[0][62]_i_2_n_0 ),
        .I4(\[0].X3xDP[0][26]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X3xDN[0] [26]));
  LUT6 #(
    .INIT(64'h88F888F8FFFF88F8)) 
    \[0].X3xDP[0][26]_i_2 
       (.I0(\core/core/doIncrementRoundCounterxS ),
        .I1(TagxDO[346]),
        .I2(inputs_r[666]),
        .I3(\[1].X0xDP[1][63]_i_3_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][27] ),
        .I5(\[0].X3xDP[0][63]_i_4_n_0 ),
        .O(\[0].X3xDP[0][26]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[0].X3xDP[0][27]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][27] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][37] ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][44] ),
        .I3(\[0].X3xDP[0][62]_i_2_n_0 ),
        .I4(\[0].X3xDP[0][27]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X3xDN[0] [27]));
  LUT6 #(
    .INIT(64'h88F888F8FFFF88F8)) 
    \[0].X3xDP[0][27]_i_2 
       (.I0(\core/core/doIncrementRoundCounterxS ),
        .I1(TagxDO[347]),
        .I2(inputs_r[667]),
        .I3(\[1].X0xDP[1][63]_i_3_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][28] ),
        .I5(\[0].X3xDP[0][63]_i_4_n_0 ),
        .O(\[0].X3xDP[0][27]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[0].X3xDP[0][28]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][28] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][38] ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][45] ),
        .I3(\[0].X3xDP[0][62]_i_2_n_0 ),
        .I4(\[0].X3xDP[0][28]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X3xDN[0] [28]));
  LUT6 #(
    .INIT(64'h88F888F8FFFF88F8)) 
    \[0].X3xDP[0][28]_i_2 
       (.I0(\core/core/doIncrementRoundCounterxS ),
        .I1(TagxDO[348]),
        .I2(inputs_r[668]),
        .I3(\[1].X0xDP[1][63]_i_3_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][29] ),
        .I5(\[0].X3xDP[0][63]_i_4_n_0 ),
        .O(\[0].X3xDP[0][28]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[0].X3xDP[0][29]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][29] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][39] ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][46] ),
        .I3(\[0].X3xDP[0][62]_i_2_n_0 ),
        .I4(\[0].X3xDP[0][29]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X3xDN[0] [29]));
  LUT6 #(
    .INIT(64'h88F888F8FFFF88F8)) 
    \[0].X3xDP[0][29]_i_2 
       (.I0(\core/core/doIncrementRoundCounterxS ),
        .I1(TagxDO[349]),
        .I2(inputs_r[669]),
        .I3(\[1].X0xDP[1][63]_i_3_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][30] ),
        .I5(\[0].X3xDP[0][63]_i_4_n_0 ),
        .O(\[0].X3xDP[0][29]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF8228)) 
    \[0].X3xDP[0][2]_i_1 
       (.I0(\[0].X3xDP[0][62]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][19] ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][2] ),
        .I3(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][12] ),
        .I4(\[0].X3xDP[0][2]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X3xDN[0] [2]));
  LUT6 #(
    .INIT(64'h88F888F8FFFF88F8)) 
    \[0].X3xDP[0][2]_i_2 
       (.I0(\core/core/doIncrementRoundCounterxS ),
        .I1(TagxDO[322]),
        .I2(inputs_r[642]),
        .I3(\[1].X0xDP[1][63]_i_3_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][3] ),
        .I5(\[0].X3xDP[0][63]_i_4_n_0 ),
        .O(\[0].X3xDP[0][2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[0].X3xDP[0][30]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][30] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][40] ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][47] ),
        .I3(\[0].X3xDP[0][62]_i_2_n_0 ),
        .I4(\[0].X3xDP[0][30]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X3xDN[0] [30]));
  LUT6 #(
    .INIT(64'h88F888F8FFFF88F8)) 
    \[0].X3xDP[0][30]_i_2 
       (.I0(\core/core/doIncrementRoundCounterxS ),
        .I1(TagxDO[350]),
        .I2(inputs_r[670]),
        .I3(\[1].X0xDP[1][63]_i_3_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][31] ),
        .I5(\[0].X3xDP[0][63]_i_4_n_0 ),
        .O(\[0].X3xDP[0][30]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[0].X3xDP[0][31]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][31] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][41] ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][48] ),
        .I3(\[0].X3xDP[0][62]_i_2_n_0 ),
        .I4(\[0].X3xDP[0][31]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X3xDN[0] [31]));
  LUT6 #(
    .INIT(64'h88F888F8FFFF88F8)) 
    \[0].X3xDP[0][31]_i_2 
       (.I0(\core/core/doIncrementRoundCounterxS ),
        .I1(TagxDO[351]),
        .I2(inputs_r[671]),
        .I3(\[1].X0xDP[1][63]_i_3_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][32] ),
        .I5(\[0].X3xDP[0][63]_i_4_n_0 ),
        .O(\[0].X3xDP[0][31]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF8228)) 
    \[0].X3xDP[0][32]_i_1 
       (.I0(\[0].X3xDP[0][62]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][49] ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][32] ),
        .I3(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][42] ),
        .I4(\[0].X3xDP[0][32]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X3xDN[0] [32]));
  LUT6 #(
    .INIT(64'h88F888F8FFFF88F8)) 
    \[0].X3xDP[0][32]_i_2 
       (.I0(\core/core/doIncrementRoundCounterxS ),
        .I1(TagxDO[352]),
        .I2(inputs_r[672]),
        .I3(\[1].X0xDP[1][63]_i_3_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][33] ),
        .I5(\[0].X3xDP[0][63]_i_4_n_0 ),
        .O(\[0].X3xDP[0][32]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF8228)) 
    \[0].X3xDP[0][33]_i_1 
       (.I0(\[0].X3xDP[0][62]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][50] ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][33] ),
        .I3(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][43] ),
        .I4(\[0].X3xDP[0][33]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X3xDN[0] [33]));
  LUT6 #(
    .INIT(64'h88F888F8FFFF88F8)) 
    \[0].X3xDP[0][33]_i_2 
       (.I0(\core/core/doIncrementRoundCounterxS ),
        .I1(TagxDO[353]),
        .I2(inputs_r[673]),
        .I3(\[1].X0xDP[1][63]_i_3_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][34] ),
        .I5(\[0].X3xDP[0][63]_i_4_n_0 ),
        .O(\[0].X3xDP[0][33]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF8228)) 
    \[0].X3xDP[0][34]_i_1 
       (.I0(\[0].X3xDP[0][62]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][51] ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][34] ),
        .I3(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][44] ),
        .I4(\[0].X3xDP[0][34]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X3xDN[0] [34]));
  LUT6 #(
    .INIT(64'h88F888F8FFFF88F8)) 
    \[0].X3xDP[0][34]_i_2 
       (.I0(\core/core/doIncrementRoundCounterxS ),
        .I1(TagxDO[354]),
        .I2(inputs_r[674]),
        .I3(\[1].X0xDP[1][63]_i_3_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][35] ),
        .I5(\[0].X3xDP[0][63]_i_4_n_0 ),
        .O(\[0].X3xDP[0][34]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF8228)) 
    \[0].X3xDP[0][35]_i_1 
       (.I0(\[0].X3xDP[0][62]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][52] ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][35] ),
        .I3(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][45] ),
        .I4(\[0].X3xDP[0][35]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X3xDN[0] [35]));
  LUT6 #(
    .INIT(64'h88F888F8FFFF88F8)) 
    \[0].X3xDP[0][35]_i_2 
       (.I0(\core/core/doIncrementRoundCounterxS ),
        .I1(TagxDO[355]),
        .I2(inputs_r[675]),
        .I3(\[1].X0xDP[1][63]_i_3_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][36] ),
        .I5(\[0].X3xDP[0][63]_i_4_n_0 ),
        .O(\[0].X3xDP[0][35]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF8228)) 
    \[0].X3xDP[0][36]_i_1 
       (.I0(\[0].X3xDP[0][62]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][53] ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][36] ),
        .I3(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][46] ),
        .I4(\[0].X3xDP[0][36]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X3xDN[0] [36]));
  LUT6 #(
    .INIT(64'h88F888F8FFFF88F8)) 
    \[0].X3xDP[0][36]_i_2 
       (.I0(\core/core/doIncrementRoundCounterxS ),
        .I1(TagxDO[356]),
        .I2(inputs_r[676]),
        .I3(\[1].X0xDP[1][63]_i_3_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][37] ),
        .I5(\[0].X3xDP[0][63]_i_4_n_0 ),
        .O(\[0].X3xDP[0][36]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[0].X3xDP[0][37]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][54] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][37] ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][47] ),
        .I3(\[0].X3xDP[0][62]_i_2_n_0 ),
        .I4(\[0].X3xDP[0][37]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X3xDN[0] [37]));
  LUT6 #(
    .INIT(64'h88F888F8FFFF88F8)) 
    \[0].X3xDP[0][37]_i_2 
       (.I0(\core/core/doIncrementRoundCounterxS ),
        .I1(TagxDO[357]),
        .I2(inputs_r[677]),
        .I3(\[1].X0xDP[1][63]_i_3_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][38] ),
        .I5(\[0].X3xDP[0][63]_i_4_n_0 ),
        .O(\[0].X3xDP[0][37]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[0].X3xDP[0][38]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][55] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][38] ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][48] ),
        .I3(\[0].X3xDP[0][62]_i_2_n_0 ),
        .I4(\[0].X3xDP[0][38]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X3xDN[0] [38]));
  LUT6 #(
    .INIT(64'h88F888F8FFFF88F8)) 
    \[0].X3xDP[0][38]_i_2 
       (.I0(\core/core/doIncrementRoundCounterxS ),
        .I1(TagxDO[358]),
        .I2(inputs_r[678]),
        .I3(\[1].X0xDP[1][63]_i_3_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][39] ),
        .I5(\[0].X3xDP[0][63]_i_4_n_0 ),
        .O(\[0].X3xDP[0][38]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[0].X3xDP[0][39]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][56] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][39] ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][49] ),
        .I3(\[0].X3xDP[0][62]_i_2_n_0 ),
        .I4(\[0].X3xDP[0][39]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X3xDN[0] [39]));
  LUT6 #(
    .INIT(64'h88F888F8FFFF88F8)) 
    \[0].X3xDP[0][39]_i_2 
       (.I0(\core/core/doIncrementRoundCounterxS ),
        .I1(TagxDO[359]),
        .I2(inputs_r[679]),
        .I3(\[1].X0xDP[1][63]_i_3_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][40] ),
        .I5(\[0].X3xDP[0][63]_i_4_n_0 ),
        .O(\[0].X3xDP[0][39]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF8228)) 
    \[0].X3xDP[0][3]_i_1 
       (.I0(\[0].X3xDP[0][62]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][20] ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][3] ),
        .I3(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][13] ),
        .I4(\[0].X3xDP[0][3]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X3xDN[0] [3]));
  LUT6 #(
    .INIT(64'h88F888F8FFFF88F8)) 
    \[0].X3xDP[0][3]_i_2 
       (.I0(\core/core/doIncrementRoundCounterxS ),
        .I1(TagxDO[323]),
        .I2(inputs_r[643]),
        .I3(\[1].X0xDP[1][63]_i_3_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][4] ),
        .I5(\[0].X3xDP[0][63]_i_4_n_0 ),
        .O(\[0].X3xDP[0][3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[0].X3xDP[0][40]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][57] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][40] ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][50] ),
        .I3(\[0].X3xDP[0][62]_i_2_n_0 ),
        .I4(\[0].X3xDP[0][40]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X3xDN[0] [40]));
  LUT6 #(
    .INIT(64'h88F888F8FFFF88F8)) 
    \[0].X3xDP[0][40]_i_2 
       (.I0(\core/core/doIncrementRoundCounterxS ),
        .I1(TagxDO[360]),
        .I2(inputs_r[680]),
        .I3(\[1].X0xDP[1][63]_i_3_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][41] ),
        .I5(\[0].X3xDP[0][63]_i_4_n_0 ),
        .O(\[0].X3xDP[0][40]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[0].X3xDP[0][41]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][58] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][41] ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][51] ),
        .I3(\[0].X3xDP[0][62]_i_2_n_0 ),
        .I4(\[0].X3xDP[0][41]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X3xDN[0] [41]));
  LUT6 #(
    .INIT(64'h88F888F8FFFF88F8)) 
    \[0].X3xDP[0][41]_i_2 
       (.I0(\core/core/doIncrementRoundCounterxS ),
        .I1(TagxDO[361]),
        .I2(inputs_r[681]),
        .I3(\[1].X0xDP[1][63]_i_3_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][42] ),
        .I5(\[0].X3xDP[0][63]_i_4_n_0 ),
        .O(\[0].X3xDP[0][41]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[0].X3xDP[0][42]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][59] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][42] ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][52] ),
        .I3(\[0].X3xDP[0][62]_i_2_n_0 ),
        .I4(\[0].X3xDP[0][42]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X3xDN[0] [42]));
  LUT6 #(
    .INIT(64'h88F888F8FFFF88F8)) 
    \[0].X3xDP[0][42]_i_2 
       (.I0(\core/core/doIncrementRoundCounterxS ),
        .I1(TagxDO[362]),
        .I2(inputs_r[682]),
        .I3(\[1].X0xDP[1][63]_i_3_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][43] ),
        .I5(\[0].X3xDP[0][63]_i_4_n_0 ),
        .O(\[0].X3xDP[0][42]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[0].X3xDP[0][43]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][60] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][43] ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][53] ),
        .I3(\[0].X3xDP[0][62]_i_2_n_0 ),
        .I4(\[0].X3xDP[0][43]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X3xDN[0] [43]));
  LUT6 #(
    .INIT(64'h88F888F8FFFF88F8)) 
    \[0].X3xDP[0][43]_i_2 
       (.I0(\core/core/doIncrementRoundCounterxS ),
        .I1(TagxDO[363]),
        .I2(inputs_r[683]),
        .I3(\[1].X0xDP[1][63]_i_3_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][44] ),
        .I5(\[0].X3xDP[0][63]_i_4_n_0 ),
        .O(\[0].X3xDP[0][43]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[0].X3xDP[0][44]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][61] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][44] ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][54] ),
        .I3(\[0].X3xDP[0][62]_i_2_n_0 ),
        .I4(\[0].X3xDP[0][44]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X3xDN[0] [44]));
  LUT6 #(
    .INIT(64'h88F888F8FFFF88F8)) 
    \[0].X3xDP[0][44]_i_2 
       (.I0(\core/core/doIncrementRoundCounterxS ),
        .I1(TagxDO[364]),
        .I2(inputs_r[684]),
        .I3(\[1].X0xDP[1][63]_i_3_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][45] ),
        .I5(\[0].X3xDP[0][63]_i_4_n_0 ),
        .O(\[0].X3xDP[0][44]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[0].X3xDP[0][45]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][62] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][45] ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][55] ),
        .I3(\[0].X3xDP[0][62]_i_2_n_0 ),
        .I4(\[0].X3xDP[0][45]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X3xDN[0] [45]));
  LUT6 #(
    .INIT(64'h88F888F8FFFF88F8)) 
    \[0].X3xDP[0][45]_i_2 
       (.I0(\core/core/doIncrementRoundCounterxS ),
        .I1(TagxDO[365]),
        .I2(inputs_r[685]),
        .I3(\[1].X0xDP[1][63]_i_3_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][46] ),
        .I5(\[0].X3xDP[0][63]_i_4_n_0 ),
        .O(\[0].X3xDP[0][45]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[0].X3xDP[0][46]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][63] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][46] ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][56] ),
        .I3(\[0].X3xDP[0][62]_i_2_n_0 ),
        .I4(\[0].X3xDP[0][46]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X3xDN[0] [46]));
  LUT6 #(
    .INIT(64'h88F888F8FFFF88F8)) 
    \[0].X3xDP[0][46]_i_2 
       (.I0(\core/core/doIncrementRoundCounterxS ),
        .I1(TagxDO[366]),
        .I2(inputs_r[686]),
        .I3(\[1].X0xDP[1][63]_i_3_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][47] ),
        .I5(\[0].X3xDP[0][63]_i_4_n_0 ),
        .O(\[0].X3xDP[0][46]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[0].X3xDP[0][47]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][57] ),
        .I1(\core/core/ascon128_g.ascons_state/X3SboxInxD[0] [0]),
        .I2(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][47] ),
        .I3(\[0].X3xDP[0][62]_i_2_n_0 ),
        .I4(\[0].X3xDP[0][47]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X3xDN[0] [47]));
  LUT6 #(
    .INIT(64'h88F888F8FFFF88F8)) 
    \[0].X3xDP[0][47]_i_2 
       (.I0(\core/core/doIncrementRoundCounterxS ),
        .I1(TagxDO[367]),
        .I2(inputs_r[687]),
        .I3(\[1].X0xDP[1][63]_i_3_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][48] ),
        .I5(\[0].X3xDP[0][63]_i_4_n_0 ),
        .O(\[0].X3xDP[0][47]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[0].X3xDP[0][48]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][58] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][1] ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][48] ),
        .I3(\[0].X3xDP[0][62]_i_2_n_0 ),
        .I4(\[0].X3xDP[0][48]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X3xDN[0] [48]));
  LUT6 #(
    .INIT(64'h88F888F8FFFF88F8)) 
    \[0].X3xDP[0][48]_i_2 
       (.I0(\core/core/doIncrementRoundCounterxS ),
        .I1(TagxDO[368]),
        .I2(inputs_r[688]),
        .I3(\[1].X0xDP[1][63]_i_3_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][49] ),
        .I5(\[0].X3xDP[0][63]_i_4_n_0 ),
        .O(\[0].X3xDP[0][48]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[0].X3xDP[0][49]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][59] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][2] ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][49] ),
        .I3(\[0].X3xDP[0][62]_i_2_n_0 ),
        .I4(\[0].X3xDP[0][49]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X3xDN[0] [49]));
  LUT6 #(
    .INIT(64'h88F888F8FFFF88F8)) 
    \[0].X3xDP[0][49]_i_2 
       (.I0(\core/core/doIncrementRoundCounterxS ),
        .I1(TagxDO[369]),
        .I2(inputs_r[689]),
        .I3(\[1].X0xDP[1][63]_i_3_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][50] ),
        .I5(\[0].X3xDP[0][63]_i_4_n_0 ),
        .O(\[0].X3xDP[0][49]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF8228)) 
    \[0].X3xDP[0][4]_i_1 
       (.I0(\[0].X3xDP[0][62]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][21] ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][4] ),
        .I3(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][14] ),
        .I4(\[0].X3xDP[0][4]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X3xDN[0] [4]));
  LUT6 #(
    .INIT(64'h88F888F8FFFF88F8)) 
    \[0].X3xDP[0][4]_i_2 
       (.I0(\core/core/doIncrementRoundCounterxS ),
        .I1(TagxDO[324]),
        .I2(inputs_r[644]),
        .I3(\[1].X0xDP[1][63]_i_3_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][5] ),
        .I5(\[0].X3xDP[0][63]_i_4_n_0 ),
        .O(\[0].X3xDP[0][4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[0].X3xDP[0][50]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][60] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][3] ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][50] ),
        .I3(\[0].X3xDP[0][62]_i_2_n_0 ),
        .I4(\[0].X3xDP[0][50]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X3xDN[0] [50]));
  LUT6 #(
    .INIT(64'h88F888F8FFFF88F8)) 
    \[0].X3xDP[0][50]_i_2 
       (.I0(\core/core/doIncrementRoundCounterxS ),
        .I1(TagxDO[370]),
        .I2(inputs_r[690]),
        .I3(\[1].X0xDP[1][63]_i_3_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][51] ),
        .I5(\[0].X3xDP[0][63]_i_4_n_0 ),
        .O(\[0].X3xDP[0][50]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[0].X3xDP[0][51]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][61] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][4] ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][51] ),
        .I3(\[0].X3xDP[0][62]_i_2_n_0 ),
        .I4(\[0].X3xDP[0][51]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X3xDN[0] [51]));
  LUT6 #(
    .INIT(64'h88F888F8FFFF88F8)) 
    \[0].X3xDP[0][51]_i_2 
       (.I0(\core/core/doIncrementRoundCounterxS ),
        .I1(TagxDO[371]),
        .I2(inputs_r[691]),
        .I3(\[1].X0xDP[1][63]_i_3_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][52] ),
        .I5(\[0].X3xDP[0][63]_i_4_n_0 ),
        .O(\[0].X3xDP[0][51]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[0].X3xDP[0][52]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][62] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][5] ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][52] ),
        .I3(\[0].X3xDP[0][62]_i_2_n_0 ),
        .I4(\[0].X3xDP[0][52]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X3xDN[0] [52]));
  LUT6 #(
    .INIT(64'h88F888F8FFFF88F8)) 
    \[0].X3xDP[0][52]_i_2 
       (.I0(\core/core/doIncrementRoundCounterxS ),
        .I1(TagxDO[372]),
        .I2(inputs_r[692]),
        .I3(\[1].X0xDP[1][63]_i_3_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][53] ),
        .I5(\[0].X3xDP[0][63]_i_4_n_0 ),
        .O(\[0].X3xDP[0][52]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[0].X3xDP[0][53]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][63] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][6] ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][53] ),
        .I3(\[0].X3xDP[0][62]_i_2_n_0 ),
        .I4(\[0].X3xDP[0][53]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X3xDN[0] [53]));
  LUT6 #(
    .INIT(64'h88F888F8FFFF88F8)) 
    \[0].X3xDP[0][53]_i_2 
       (.I0(\core/core/doIncrementRoundCounterxS ),
        .I1(TagxDO[373]),
        .I2(inputs_r[693]),
        .I3(\[1].X0xDP[1][63]_i_3_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][54] ),
        .I5(\[0].X3xDP[0][63]_i_4_n_0 ),
        .O(\[0].X3xDP[0][53]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[0].X3xDP[0][54]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][54] ),
        .I1(\core/core/ascon128_g.ascons_state/X3SboxInxD[0] [0]),
        .I2(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][7] ),
        .I3(\[0].X3xDP[0][62]_i_2_n_0 ),
        .I4(\[0].X3xDP[0][54]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X3xDN[0] [54]));
  LUT6 #(
    .INIT(64'h88F888F8FFFF88F8)) 
    \[0].X3xDP[0][54]_i_2 
       (.I0(\core/core/doIncrementRoundCounterxS ),
        .I1(TagxDO[374]),
        .I2(inputs_r[694]),
        .I3(\[1].X0xDP[1][63]_i_3_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][55] ),
        .I5(\[0].X3xDP[0][63]_i_4_n_0 ),
        .O(\[0].X3xDP[0][54]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[0].X3xDP[0][55]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][55] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][1] ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][8] ),
        .I3(\[0].X3xDP[0][62]_i_2_n_0 ),
        .I4(\[0].X3xDP[0][55]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X3xDN[0] [55]));
  LUT6 #(
    .INIT(64'h88F888F8FFFF88F8)) 
    \[0].X3xDP[0][55]_i_2 
       (.I0(\core/core/doIncrementRoundCounterxS ),
        .I1(TagxDO[375]),
        .I2(inputs_r[695]),
        .I3(\[1].X0xDP[1][63]_i_3_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][56] ),
        .I5(\[0].X3xDP[0][63]_i_4_n_0 ),
        .O(\[0].X3xDP[0][55]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[0].X3xDP[0][56]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][56] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][2] ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][9] ),
        .I3(\[0].X3xDP[0][62]_i_2_n_0 ),
        .I4(\[0].X3xDP[0][56]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X3xDN[0] [56]));
  LUT6 #(
    .INIT(64'h88F888F8FFFF88F8)) 
    \[0].X3xDP[0][56]_i_2 
       (.I0(\core/core/doIncrementRoundCounterxS ),
        .I1(TagxDO[376]),
        .I2(inputs_r[696]),
        .I3(\[1].X0xDP[1][63]_i_3_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][57] ),
        .I5(\[0].X3xDP[0][63]_i_4_n_0 ),
        .O(\[0].X3xDP[0][56]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[0].X3xDP[0][57]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][57] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][3] ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][10] ),
        .I3(\[0].X3xDP[0][62]_i_2_n_0 ),
        .I4(\[0].X3xDP[0][57]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X3xDN[0] [57]));
  LUT6 #(
    .INIT(64'h88F888F8FFFF88F8)) 
    \[0].X3xDP[0][57]_i_2 
       (.I0(\core/core/doIncrementRoundCounterxS ),
        .I1(TagxDO[377]),
        .I2(inputs_r[697]),
        .I3(\[1].X0xDP[1][63]_i_3_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][58] ),
        .I5(\[0].X3xDP[0][63]_i_4_n_0 ),
        .O(\[0].X3xDP[0][57]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[0].X3xDP[0][58]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][58] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][4] ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][11] ),
        .I3(\[0].X3xDP[0][62]_i_2_n_0 ),
        .I4(\[0].X3xDP[0][58]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X3xDN[0] [58]));
  LUT6 #(
    .INIT(64'h88F888F8FFFF88F8)) 
    \[0].X3xDP[0][58]_i_2 
       (.I0(\core/core/doIncrementRoundCounterxS ),
        .I1(TagxDO[378]),
        .I2(inputs_r[698]),
        .I3(\[1].X0xDP[1][63]_i_3_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][59] ),
        .I5(\[0].X3xDP[0][63]_i_4_n_0 ),
        .O(\[0].X3xDP[0][58]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[0].X3xDP[0][59]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][59] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][5] ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][12] ),
        .I3(\[0].X3xDP[0][62]_i_2_n_0 ),
        .I4(\[0].X3xDP[0][59]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X3xDN[0] [59]));
  LUT6 #(
    .INIT(64'h88F888F8FFFF88F8)) 
    \[0].X3xDP[0][59]_i_2 
       (.I0(\core/core/doIncrementRoundCounterxS ),
        .I1(TagxDO[379]),
        .I2(inputs_r[699]),
        .I3(\[1].X0xDP[1][63]_i_3_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][60] ),
        .I5(\[0].X3xDP[0][63]_i_4_n_0 ),
        .O(\[0].X3xDP[0][59]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[0].X3xDP[0][5]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][22] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][5] ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][15] ),
        .I3(\[0].X3xDP[0][62]_i_2_n_0 ),
        .I4(\[0].X3xDP[0][5]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X3xDN[0] [5]));
  LUT6 #(
    .INIT(64'h88F888F8FFFF88F8)) 
    \[0].X3xDP[0][5]_i_2 
       (.I0(\core/core/doIncrementRoundCounterxS ),
        .I1(TagxDO[325]),
        .I2(inputs_r[645]),
        .I3(\[1].X0xDP[1][63]_i_3_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][6] ),
        .I5(\[0].X3xDP[0][63]_i_4_n_0 ),
        .O(\[0].X3xDP[0][5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[0].X3xDP[0][60]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][60] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][6] ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][13] ),
        .I3(\[0].X3xDP[0][62]_i_2_n_0 ),
        .I4(\[0].X3xDP[0][60]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X3xDN[0] [60]));
  LUT6 #(
    .INIT(64'h88F888F8FFFF88F8)) 
    \[0].X3xDP[0][60]_i_2 
       (.I0(\core/core/doIncrementRoundCounterxS ),
        .I1(TagxDO[380]),
        .I2(inputs_r[700]),
        .I3(\[1].X0xDP[1][63]_i_3_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][61] ),
        .I5(\[0].X3xDP[0][63]_i_4_n_0 ),
        .O(\[0].X3xDP[0][60]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[0].X3xDP[0][61]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][61] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][7] ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][14] ),
        .I3(\[0].X3xDP[0][62]_i_2_n_0 ),
        .I4(\[0].X3xDP[0][61]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X3xDN[0] [61]));
  LUT6 #(
    .INIT(64'h88F888F8FFFF88F8)) 
    \[0].X3xDP[0][61]_i_2 
       (.I0(\core/core/doIncrementRoundCounterxS ),
        .I1(TagxDO[381]),
        .I2(inputs_r[701]),
        .I3(\[1].X0xDP[1][63]_i_3_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][62] ),
        .I5(\[0].X3xDP[0][63]_i_4_n_0 ),
        .O(\[0].X3xDP[0][61]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[0].X3xDP[0][62]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][62] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][8] ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][15] ),
        .I3(\[0].X3xDP[0][62]_i_2_n_0 ),
        .I4(\[0].X3xDP[0][62]_i_3_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X3xDN[0] [62]));
  LUT2 #(
    .INIT(4'h8)) 
    \[0].X3xDP[0][62]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__0_n_0 ),
        .O(\[0].X3xDP[0][62]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h88F888F8FFFF88F8)) 
    \[0].X3xDP[0][62]_i_3 
       (.I0(\core/core/doIncrementRoundCounterxS ),
        .I1(TagxDO[382]),
        .I2(inputs_r[702]),
        .I3(\[1].X0xDP[1][63]_i_3_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][63] ),
        .I5(\[0].X3xDP[0][63]_i_4_n_0 ),
        .O(\[0].X3xDP[0][62]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFEEEFEEEFEE)) 
    \[0].X3xDP[0][63]_i_1 
       (.I0(\[0].X3xDP[0][63]_i_2_n_0 ),
        .I1(\[0].X3xDP[0][63]_i_3_n_0 ),
        .I2(\[1].X0xDP[1][63]_i_3_n_0 ),
        .I3(inputs_r[703]),
        .I4(TagxDO[383]),
        .I5(\[2].X3xDP[2][63]_i_3_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X3xDN[0] [63]));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT4 #(
    .INIT(16'h8228)) 
    \[0].X3xDP[0][63]_i_2 
       (.I0(\[0].X3xDP[0][62]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][16] ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][9] ),
        .I3(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][63] ),
        .O(\[0].X3xDP[0][63]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000096696996)) 
    \[0].X3xDP[0][63]_i_3 
       (.I0(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/X2xDO1 ),
        .I1(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/I3xD_n_0_0[0] ),
        .I2(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/dom_variant_g.not_I4_and_I0/p_0_in11_in ),
        .I3(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/dom_variant_g.not_I4_and_I0/FFxDP_reg_n_0_[0] ),
        .I4(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/dom_variant_g.not_I4_and_I0/p_0_in12_in ),
        .I5(\[0].X3xDP[0][63]_i_4_n_0 ),
        .O(\[0].X3xDP[0][63]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \[0].X3xDP[0][63]_i_4 
       (.I0(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__0_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__2_n_0 ),
        .O(\[0].X3xDP[0][63]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[0].X3xDP[0][6]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][23] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][6] ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][16] ),
        .I3(\[0].X3xDP[0][62]_i_2_n_0 ),
        .I4(\[0].X3xDP[0][6]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X3xDN[0] [6]));
  LUT6 #(
    .INIT(64'h88F888F8FFFF88F8)) 
    \[0].X3xDP[0][6]_i_2 
       (.I0(\core/core/doIncrementRoundCounterxS ),
        .I1(TagxDO[326]),
        .I2(inputs_r[646]),
        .I3(\[1].X0xDP[1][63]_i_3_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][7] ),
        .I5(\[0].X3xDP[0][63]_i_4_n_0 ),
        .O(\[0].X3xDP[0][6]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[0].X3xDP[0][7]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][24] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][7] ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][17] ),
        .I3(\[0].X3xDP[0][62]_i_2_n_0 ),
        .I4(\[0].X3xDP[0][7]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X3xDN[0] [7]));
  LUT6 #(
    .INIT(64'h88F888F8FFFF88F8)) 
    \[0].X3xDP[0][7]_i_2 
       (.I0(\core/core/doIncrementRoundCounterxS ),
        .I1(TagxDO[327]),
        .I2(inputs_r[647]),
        .I3(\[1].X0xDP[1][63]_i_3_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][8] ),
        .I5(\[0].X3xDP[0][63]_i_4_n_0 ),
        .O(\[0].X3xDP[0][7]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[0].X3xDP[0][8]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][25] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][8] ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][18] ),
        .I3(\[0].X3xDP[0][62]_i_2_n_0 ),
        .I4(\[0].X3xDP[0][8]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X3xDN[0] [8]));
  LUT6 #(
    .INIT(64'h88F888F8FFFF88F8)) 
    \[0].X3xDP[0][8]_i_2 
       (.I0(\core/core/doIncrementRoundCounterxS ),
        .I1(TagxDO[328]),
        .I2(inputs_r[648]),
        .I3(\[1].X0xDP[1][63]_i_3_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][9] ),
        .I5(\[0].X3xDP[0][63]_i_4_n_0 ),
        .O(\[0].X3xDP[0][8]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[0].X3xDP[0][9]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][26] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][9] ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][19] ),
        .I3(\[0].X3xDP[0][62]_i_2_n_0 ),
        .I4(\[0].X3xDP[0][9]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X3xDN[0] [9]));
  LUT6 #(
    .INIT(64'h88F888F8FFFF88F8)) 
    \[0].X3xDP[0][9]_i_2 
       (.I0(\core/core/doIncrementRoundCounterxS ),
        .I1(TagxDO[329]),
        .I2(inputs_r[649]),
        .I3(\[1].X0xDP[1][63]_i_3_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][10] ),
        .I5(\[0].X3xDP[0][63]_i_4_n_0 ),
        .O(\[0].X3xDP[0][9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFEEEEEFEEEFEFEEE)) 
    \[0].X4xDP[0][0]_i_1 
       (.I0(\[0].X4xDP[0][0]_i_2_n_0 ),
        .I1(\[0].X4xDP[0][0]_i_3_n_0 ),
        .I2(\[0].X3xDP[0][62]_i_2_n_0 ),
        .I3(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][7] ),
        .I4(\core/core/ascon128_g.ascons_state/X4SboxInxD[0] [0]),
        .I5(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][41] ),
        .O(\core/core/ascon128_g.ascons_state/X4xDN[0] [0]));
  LUT6 #(
    .INIT(64'h8AAA200020008AAA)) 
    \[0].X4xDP[0][0]_i_2 
       (.I0(\[2].X3xDP[2][63]_i_3_n_0 ),
        .I1(\core/core/addedKeyAtInitxSP ),
        .I2(\core/core/isFirstRoundOfTransformxS_reg_n_0 ),
        .I3(inputs_r[0]),
        .I4(\core/core/ascon128_g.ascons_state/X4SboxInxD[0] [0]),
        .I5(\[0].X4xDP[0][0]_i_4_n_0 ),
        .O(\[0].X4xDP[0][0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \[0].X4xDP[0][0]_i_3 
       (.I0(\[1].X0xDP[1][63]_i_3_n_0 ),
        .I1(inputs_r[576]),
        .I2(\[0].X3xDP[0][63]_i_4_n_0 ),
        .I3(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][1] ),
        .O(\[0].X4xDP[0][0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT5 #(
    .INIT(32'hFFFFFD7F)) 
    \[0].X4xDP[0][0]_i_4 
       (.I0(\core/core/isFirstRoundOfTransformxS_reg_n_0 ),
        .I1(\core/core/FSMxDP [1]),
        .I2(\core/core/FSMxDP [0]),
        .I3(\core/core/FSMxDP [2]),
        .I4(\core/core/addedDomainSeparationxSP ),
        .O(\[0].X4xDP[0][0]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[0].X4xDP[0][10]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][51] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][10] ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][17] ),
        .I3(\[0].X3xDP[0][62]_i_2_n_0 ),
        .I4(\[0].X4xDP[0][10]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X4xDN[0] [10]));
  LUT6 #(
    .INIT(64'hFFFF22F222F222F2)) 
    \[0].X4xDP[0][10]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][11] ),
        .I1(\[0].X3xDP[0][63]_i_4_n_0 ),
        .I2(inputs_r[586]),
        .I3(\[1].X0xDP[1][63]_i_3_n_0 ),
        .I4(\core/core/doIncrementRoundCounterxS ),
        .I5(\[0].X4xDP[0][10]_i_3_n_0 ),
        .O(\[0].X4xDP[0][10]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT4 #(
    .INIT(16'hBF40)) 
    \[0].X4xDP[0][10]_i_3 
       (.I0(\core/core/addedKeyAtInitxSP ),
        .I1(\core/core/isFirstRoundOfTransformxS_reg_n_0 ),
        .I2(inputs_r[10]),
        .I3(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][10] ),
        .O(\[0].X4xDP[0][10]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[0].X4xDP[0][11]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][52] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][11] ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][18] ),
        .I3(\[0].X3xDP[0][62]_i_2_n_0 ),
        .I4(\[0].X4xDP[0][11]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X4xDN[0] [11]));
  LUT6 #(
    .INIT(64'hFFFF22F222F222F2)) 
    \[0].X4xDP[0][11]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][12] ),
        .I1(\[0].X3xDP[0][63]_i_4_n_0 ),
        .I2(inputs_r[587]),
        .I3(\[1].X0xDP[1][63]_i_3_n_0 ),
        .I4(\[2].X3xDP[2][63]_i_3_n_0 ),
        .I5(\[0].X4xDP[0][11]_i_3_n_0 ),
        .O(\[0].X4xDP[0][11]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT4 #(
    .INIT(16'hBF40)) 
    \[0].X4xDP[0][11]_i_3 
       (.I0(\core/core/addedKeyAtInitxSP ),
        .I1(\core/core/isFirstRoundOfTransformxS_reg_n_0 ),
        .I2(inputs_r[11]),
        .I3(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][11] ),
        .O(\[0].X4xDP[0][11]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[0].X4xDP[0][12]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][53] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][12] ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][19] ),
        .I3(\[0].X3xDP[0][62]_i_2_n_0 ),
        .I4(\[0].X4xDP[0][12]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X4xDN[0] [12]));
  LUT6 #(
    .INIT(64'hFFFF22F222F222F2)) 
    \[0].X4xDP[0][12]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][13] ),
        .I1(\[0].X3xDP[0][63]_i_4_n_0 ),
        .I2(inputs_r[588]),
        .I3(\[1].X0xDP[1][63]_i_3_n_0 ),
        .I4(\core/core/doIncrementRoundCounterxS ),
        .I5(\[0].X4xDP[0][12]_i_3_n_0 ),
        .O(\[0].X4xDP[0][12]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT4 #(
    .INIT(16'hBF40)) 
    \[0].X4xDP[0][12]_i_3 
       (.I0(\core/core/addedKeyAtInitxSP ),
        .I1(\core/core/isFirstRoundOfTransformxS_reg_n_0 ),
        .I2(inputs_r[12]),
        .I3(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][12] ),
        .O(\[0].X4xDP[0][12]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[0].X4xDP[0][13]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][54] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][13] ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][20] ),
        .I3(\[0].X3xDP[0][62]_i_2_n_0 ),
        .I4(\[0].X4xDP[0][13]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X4xDN[0] [13]));
  LUT6 #(
    .INIT(64'hFFFF22F222F222F2)) 
    \[0].X4xDP[0][13]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][14] ),
        .I1(\[0].X3xDP[0][63]_i_4_n_0 ),
        .I2(inputs_r[589]),
        .I3(\[1].X0xDP[1][63]_i_3_n_0 ),
        .I4(\[2].X3xDP[2][63]_i_3_n_0 ),
        .I5(\[0].X4xDP[0][13]_i_3_n_0 ),
        .O(\[0].X4xDP[0][13]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT4 #(
    .INIT(16'hBF40)) 
    \[0].X4xDP[0][13]_i_3 
       (.I0(\core/core/addedKeyAtInitxSP ),
        .I1(\core/core/isFirstRoundOfTransformxS_reg_n_0 ),
        .I2(inputs_r[13]),
        .I3(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][13] ),
        .O(\[0].X4xDP[0][13]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF8228)) 
    \[0].X4xDP[0][14]_i_1 
       (.I0(\[0].X3xDP[0][62]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][55] ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][14] ),
        .I3(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][21] ),
        .I4(\[0].X4xDP[0][14]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X4xDN[0] [14]));
  LUT6 #(
    .INIT(64'hFFFF22F222F222F2)) 
    \[0].X4xDP[0][14]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][15] ),
        .I1(\[0].X3xDP[0][63]_i_4_n_0 ),
        .I2(inputs_r[590]),
        .I3(\[1].X0xDP[1][63]_i_3_n_0 ),
        .I4(\core/core/doIncrementRoundCounterxS ),
        .I5(\[0].X4xDP[0][14]_i_3_n_0 ),
        .O(\[0].X4xDP[0][14]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT4 #(
    .INIT(16'hBF40)) 
    \[0].X4xDP[0][14]_i_3 
       (.I0(\core/core/addedKeyAtInitxSP ),
        .I1(\core/core/isFirstRoundOfTransformxS_reg_n_0 ),
        .I2(inputs_r[14]),
        .I3(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][14] ),
        .O(\[0].X4xDP[0][14]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF8228)) 
    \[0].X4xDP[0][15]_i_1 
       (.I0(\[0].X3xDP[0][62]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][56] ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][15] ),
        .I3(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][22] ),
        .I4(\[0].X4xDP[0][15]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X4xDN[0] [15]));
  LUT6 #(
    .INIT(64'hFFFF22F222F222F2)) 
    \[0].X4xDP[0][15]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][16] ),
        .I1(\[0].X3xDP[0][63]_i_4_n_0 ),
        .I2(inputs_r[591]),
        .I3(\[1].X0xDP[1][63]_i_3_n_0 ),
        .I4(\[2].X3xDP[2][63]_i_3_n_0 ),
        .I5(\[0].X4xDP[0][15]_i_3_n_0 ),
        .O(\[0].X4xDP[0][15]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT4 #(
    .INIT(16'hBF40)) 
    \[0].X4xDP[0][15]_i_3 
       (.I0(\core/core/addedKeyAtInitxSP ),
        .I1(\core/core/isFirstRoundOfTransformxS_reg_n_0 ),
        .I2(inputs_r[15]),
        .I3(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][15] ),
        .O(\[0].X4xDP[0][15]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[0].X4xDP[0][16]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][57] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][16] ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][23] ),
        .I3(\[0].X3xDP[0][62]_i_2_n_0 ),
        .I4(\[0].X4xDP[0][16]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X4xDN[0] [16]));
  LUT6 #(
    .INIT(64'hFFFF22F222F222F2)) 
    \[0].X4xDP[0][16]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][17] ),
        .I1(\[0].X3xDP[0][63]_i_4_n_0 ),
        .I2(inputs_r[592]),
        .I3(\[1].X0xDP[1][63]_i_3_n_0 ),
        .I4(\core/core/doIncrementRoundCounterxS ),
        .I5(\[0].X4xDP[0][16]_i_3_n_0 ),
        .O(\[0].X4xDP[0][16]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT4 #(
    .INIT(16'hBF40)) 
    \[0].X4xDP[0][16]_i_3 
       (.I0(\core/core/addedKeyAtInitxSP ),
        .I1(\core/core/isFirstRoundOfTransformxS_reg_n_0 ),
        .I2(inputs_r[16]),
        .I3(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][16] ),
        .O(\[0].X4xDP[0][16]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[0].X4xDP[0][17]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][58] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][17] ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][24] ),
        .I3(\[0].X3xDP[0][62]_i_2_n_0 ),
        .I4(\[0].X4xDP[0][17]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X4xDN[0] [17]));
  LUT6 #(
    .INIT(64'hFFFF22F222F222F2)) 
    \[0].X4xDP[0][17]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][18] ),
        .I1(\[0].X3xDP[0][63]_i_4_n_0 ),
        .I2(inputs_r[593]),
        .I3(\[1].X0xDP[1][63]_i_3_n_0 ),
        .I4(\[2].X3xDP[2][63]_i_3_n_0 ),
        .I5(\[0].X4xDP[0][17]_i_3_n_0 ),
        .O(\[0].X4xDP[0][17]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT4 #(
    .INIT(16'hBF40)) 
    \[0].X4xDP[0][17]_i_3 
       (.I0(\core/core/addedKeyAtInitxSP ),
        .I1(\core/core/isFirstRoundOfTransformxS_reg_n_0 ),
        .I2(inputs_r[17]),
        .I3(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][17] ),
        .O(\[0].X4xDP[0][17]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[0].X4xDP[0][18]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][59] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][18] ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][25] ),
        .I3(\[0].X3xDP[0][62]_i_2_n_0 ),
        .I4(\[0].X4xDP[0][18]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X4xDN[0] [18]));
  LUT6 #(
    .INIT(64'hFFFF22F222F222F2)) 
    \[0].X4xDP[0][18]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][19] ),
        .I1(\[0].X3xDP[0][63]_i_4_n_0 ),
        .I2(inputs_r[594]),
        .I3(\[1].X0xDP[1][63]_i_3_n_0 ),
        .I4(\core/core/doIncrementRoundCounterxS ),
        .I5(\[0].X4xDP[0][18]_i_3_n_0 ),
        .O(\[0].X4xDP[0][18]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT4 #(
    .INIT(16'hBF40)) 
    \[0].X4xDP[0][18]_i_3 
       (.I0(\core/core/addedKeyAtInitxSP ),
        .I1(\core/core/isFirstRoundOfTransformxS_reg_n_0 ),
        .I2(inputs_r[18]),
        .I3(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][18] ),
        .O(\[0].X4xDP[0][18]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[0].X4xDP[0][19]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][60] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][19] ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][26] ),
        .I3(\[0].X3xDP[0][62]_i_2_n_0 ),
        .I4(\[0].X4xDP[0][19]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X4xDN[0] [19]));
  LUT6 #(
    .INIT(64'hFFFF22F222F222F2)) 
    \[0].X4xDP[0][19]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][20] ),
        .I1(\[0].X3xDP[0][63]_i_4_n_0 ),
        .I2(inputs_r[595]),
        .I3(\[1].X0xDP[1][63]_i_3_n_0 ),
        .I4(\[2].X3xDP[2][63]_i_3_n_0 ),
        .I5(\[0].X4xDP[0][19]_i_3_n_0 ),
        .O(\[0].X4xDP[0][19]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT4 #(
    .INIT(16'hBF40)) 
    \[0].X4xDP[0][19]_i_3 
       (.I0(\core/core/addedKeyAtInitxSP ),
        .I1(\core/core/isFirstRoundOfTransformxS_reg_n_0 ),
        .I2(inputs_r[19]),
        .I3(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][19] ),
        .O(\[0].X4xDP[0][19]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[0].X4xDP[0][1]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][42] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][1] ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][8] ),
        .I3(\[0].X3xDP[0][62]_i_2_n_0 ),
        .I4(\[0].X4xDP[0][1]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X4xDN[0] [1]));
  LUT6 #(
    .INIT(64'hFFFF22F222F222F2)) 
    \[0].X4xDP[0][1]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][2] ),
        .I1(\[0].X3xDP[0][63]_i_4_n_0 ),
        .I2(inputs_r[577]),
        .I3(\[1].X0xDP[1][63]_i_3_n_0 ),
        .I4(\[2].X3xDP[2][63]_i_3_n_0 ),
        .I5(\[0].X4xDP[0][1]_i_3_n_0 ),
        .O(\[0].X4xDP[0][1]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hBF40)) 
    \[0].X4xDP[0][1]_i_3 
       (.I0(\core/core/addedKeyAtInitxSP ),
        .I1(\core/core/isFirstRoundOfTransformxS_reg_n_0 ),
        .I2(inputs_r[1]),
        .I3(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][1] ),
        .O(\[0].X4xDP[0][1]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[0].X4xDP[0][20]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][61] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][20] ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][27] ),
        .I3(\[0].X3xDP[0][62]_i_2_n_0 ),
        .I4(\[0].X4xDP[0][20]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X4xDN[0] [20]));
  LUT6 #(
    .INIT(64'hFFFF22F222F222F2)) 
    \[0].X4xDP[0][20]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][21] ),
        .I1(\[0].X3xDP[0][63]_i_4_n_0 ),
        .I2(inputs_r[596]),
        .I3(\[1].X0xDP[1][63]_i_3_n_0 ),
        .I4(\core/core/doIncrementRoundCounterxS ),
        .I5(\[0].X4xDP[0][20]_i_3_n_0 ),
        .O(\[0].X4xDP[0][20]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT4 #(
    .INIT(16'hBF40)) 
    \[0].X4xDP[0][20]_i_3 
       (.I0(\core/core/addedKeyAtInitxSP ),
        .I1(\core/core/isFirstRoundOfTransformxS_reg_n_0 ),
        .I2(inputs_r[20]),
        .I3(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][20] ),
        .O(\[0].X4xDP[0][20]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[0].X4xDP[0][21]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][62] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][21] ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][28] ),
        .I3(\[0].X3xDP[0][62]_i_2_n_0 ),
        .I4(\[0].X4xDP[0][21]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X4xDN[0] [21]));
  LUT6 #(
    .INIT(64'hFFFF22F222F222F2)) 
    \[0].X4xDP[0][21]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][22] ),
        .I1(\[0].X3xDP[0][63]_i_4_n_0 ),
        .I2(inputs_r[597]),
        .I3(\[1].X0xDP[1][63]_i_3_n_0 ),
        .I4(\[2].X3xDP[2][63]_i_3_n_0 ),
        .I5(\[0].X4xDP[0][21]_i_3_n_0 ),
        .O(\[0].X4xDP[0][21]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT4 #(
    .INIT(16'hBF40)) 
    \[0].X4xDP[0][21]_i_3 
       (.I0(\core/core/addedKeyAtInitxSP ),
        .I1(\core/core/isFirstRoundOfTransformxS_reg_n_0 ),
        .I2(inputs_r[21]),
        .I3(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][21] ),
        .O(\[0].X4xDP[0][21]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[0].X4xDP[0][22]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][63] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][22] ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][29] ),
        .I3(\[0].X3xDP[0][62]_i_2_n_0 ),
        .I4(\[0].X4xDP[0][22]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X4xDN[0] [22]));
  LUT6 #(
    .INIT(64'hFFFF22F222F222F2)) 
    \[0].X4xDP[0][22]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][23] ),
        .I1(\[0].X3xDP[0][63]_i_4_n_0 ),
        .I2(inputs_r[598]),
        .I3(\[1].X0xDP[1][63]_i_3_n_0 ),
        .I4(\core/core/doIncrementRoundCounterxS ),
        .I5(\[0].X4xDP[0][22]_i_3_n_0 ),
        .O(\[0].X4xDP[0][22]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT4 #(
    .INIT(16'hBF40)) 
    \[0].X4xDP[0][22]_i_3 
       (.I0(\core/core/addedKeyAtInitxSP ),
        .I1(\core/core/isFirstRoundOfTransformxS_reg_n_0 ),
        .I2(inputs_r[22]),
        .I3(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][22] ),
        .O(\[0].X4xDP[0][22]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[0].X4xDP[0][23]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][30] ),
        .I1(\core/core/ascon128_g.ascons_state/X4SboxInxD[0] [0]),
        .I2(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][23] ),
        .I3(\[0].X3xDP[0][62]_i_2_n_0 ),
        .I4(\[0].X4xDP[0][23]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X4xDN[0] [23]));
  LUT6 #(
    .INIT(64'hFFFF22F222F222F2)) 
    \[0].X4xDP[0][23]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][24] ),
        .I1(\[0].X3xDP[0][63]_i_4_n_0 ),
        .I2(inputs_r[599]),
        .I3(\[1].X0xDP[1][63]_i_3_n_0 ),
        .I4(\core/core/doIncrementRoundCounterxS ),
        .I5(\[0].X4xDP[0][23]_i_3_n_0 ),
        .O(\[0].X4xDP[0][23]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT4 #(
    .INIT(16'hBF40)) 
    \[0].X4xDP[0][23]_i_3 
       (.I0(\core/core/addedKeyAtInitxSP ),
        .I1(\core/core/isFirstRoundOfTransformxS_reg_n_0 ),
        .I2(inputs_r[23]),
        .I3(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][23] ),
        .O(\[0].X4xDP[0][23]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[0].X4xDP[0][24]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][31] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][1] ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][24] ),
        .I3(\[0].X3xDP[0][62]_i_2_n_0 ),
        .I4(\[0].X4xDP[0][24]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X4xDN[0] [24]));
  LUT6 #(
    .INIT(64'hFFFF22F222F222F2)) 
    \[0].X4xDP[0][24]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][25] ),
        .I1(\[0].X3xDP[0][63]_i_4_n_0 ),
        .I2(inputs_r[600]),
        .I3(\[1].X0xDP[1][63]_i_3_n_0 ),
        .I4(\core/core/doIncrementRoundCounterxS ),
        .I5(\[0].X4xDP[0][24]_i_3_n_0 ),
        .O(\[0].X4xDP[0][24]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT4 #(
    .INIT(16'hBF40)) 
    \[0].X4xDP[0][24]_i_3 
       (.I0(\core/core/addedKeyAtInitxSP ),
        .I1(\core/core/isFirstRoundOfTransformxS_reg_n_0 ),
        .I2(inputs_r[24]),
        .I3(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][24] ),
        .O(\[0].X4xDP[0][24]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[0].X4xDP[0][25]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][25] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][2] ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][32] ),
        .I3(\[0].X3xDP[0][62]_i_2_n_0 ),
        .I4(\[0].X4xDP[0][25]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X4xDN[0] [25]));
  LUT6 #(
    .INIT(64'hFFFF22F222F222F2)) 
    \[0].X4xDP[0][25]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][26] ),
        .I1(\[0].X3xDP[0][63]_i_4_n_0 ),
        .I2(inputs_r[601]),
        .I3(\[1].X0xDP[1][63]_i_3_n_0 ),
        .I4(\core/core/doIncrementRoundCounterxS ),
        .I5(\[0].X4xDP[0][25]_i_3_n_0 ),
        .O(\[0].X4xDP[0][25]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT4 #(
    .INIT(16'hBF40)) 
    \[0].X4xDP[0][25]_i_3 
       (.I0(\core/core/addedKeyAtInitxSP ),
        .I1(\core/core/isFirstRoundOfTransformxS_reg_n_0 ),
        .I2(inputs_r[25]),
        .I3(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][25] ),
        .O(\[0].X4xDP[0][25]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[0].X4xDP[0][26]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][26] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][3] ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][33] ),
        .I3(\[0].X3xDP[0][62]_i_2_n_0 ),
        .I4(\[0].X4xDP[0][26]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X4xDN[0] [26]));
  LUT6 #(
    .INIT(64'hFFFF22F222F222F2)) 
    \[0].X4xDP[0][26]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][27] ),
        .I1(\[0].X3xDP[0][63]_i_4_n_0 ),
        .I2(inputs_r[602]),
        .I3(\[1].X0xDP[1][63]_i_3_n_0 ),
        .I4(\core/core/doIncrementRoundCounterxS ),
        .I5(\[0].X4xDP[0][26]_i_3_n_0 ),
        .O(\[0].X4xDP[0][26]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT4 #(
    .INIT(16'hBF40)) 
    \[0].X4xDP[0][26]_i_3 
       (.I0(\core/core/addedKeyAtInitxSP ),
        .I1(\core/core/isFirstRoundOfTransformxS_reg_n_0 ),
        .I2(inputs_r[26]),
        .I3(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][26] ),
        .O(\[0].X4xDP[0][26]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[0].X4xDP[0][27]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][27] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][4] ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][34] ),
        .I3(\[0].X3xDP[0][62]_i_2_n_0 ),
        .I4(\[0].X4xDP[0][27]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X4xDN[0] [27]));
  LUT6 #(
    .INIT(64'hFFFF22F222F222F2)) 
    \[0].X4xDP[0][27]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][28] ),
        .I1(\[0].X3xDP[0][63]_i_4_n_0 ),
        .I2(inputs_r[603]),
        .I3(\[1].X0xDP[1][63]_i_3_n_0 ),
        .I4(\[2].X3xDP[2][63]_i_3_n_0 ),
        .I5(\[0].X4xDP[0][27]_i_3_n_0 ),
        .O(\[0].X4xDP[0][27]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT4 #(
    .INIT(16'hBF40)) 
    \[0].X4xDP[0][27]_i_3 
       (.I0(\core/core/addedKeyAtInitxSP ),
        .I1(\core/core/isFirstRoundOfTransformxS_reg_n_0 ),
        .I2(inputs_r[27]),
        .I3(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][27] ),
        .O(\[0].X4xDP[0][27]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[0].X4xDP[0][28]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][28] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][5] ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][35] ),
        .I3(\[0].X3xDP[0][62]_i_2_n_0 ),
        .I4(\[0].X4xDP[0][28]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X4xDN[0] [28]));
  LUT6 #(
    .INIT(64'hFFFF22F222F222F2)) 
    \[0].X4xDP[0][28]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][29] ),
        .I1(\[0].X3xDP[0][63]_i_4_n_0 ),
        .I2(inputs_r[604]),
        .I3(\[1].X0xDP[1][63]_i_3_n_0 ),
        .I4(\core/core/doIncrementRoundCounterxS ),
        .I5(\[0].X4xDP[0][28]_i_3_n_0 ),
        .O(\[0].X4xDP[0][28]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT4 #(
    .INIT(16'hBF40)) 
    \[0].X4xDP[0][28]_i_3 
       (.I0(\core/core/addedKeyAtInitxSP ),
        .I1(\core/core/isFirstRoundOfTransformxS_reg_n_0 ),
        .I2(inputs_r[28]),
        .I3(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][28] ),
        .O(\[0].X4xDP[0][28]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[0].X4xDP[0][29]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][29] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][6] ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][36] ),
        .I3(\[0].X3xDP[0][62]_i_2_n_0 ),
        .I4(\[0].X4xDP[0][29]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X4xDN[0] [29]));
  LUT6 #(
    .INIT(64'hFFFF22F222F222F2)) 
    \[0].X4xDP[0][29]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][30] ),
        .I1(\[0].X3xDP[0][63]_i_4_n_0 ),
        .I2(inputs_r[605]),
        .I3(\[1].X0xDP[1][63]_i_3_n_0 ),
        .I4(\[2].X3xDP[2][63]_i_3_n_0 ),
        .I5(\[0].X4xDP[0][29]_i_3_n_0 ),
        .O(\[0].X4xDP[0][29]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT4 #(
    .INIT(16'hBF40)) 
    \[0].X4xDP[0][29]_i_3 
       (.I0(\core/core/addedKeyAtInitxSP ),
        .I1(\core/core/isFirstRoundOfTransformxS_reg_n_0 ),
        .I2(inputs_r[29]),
        .I3(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][29] ),
        .O(\[0].X4xDP[0][29]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[0].X4xDP[0][2]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][43] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][2] ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][9] ),
        .I3(\[0].X3xDP[0][62]_i_2_n_0 ),
        .I4(\[0].X4xDP[0][2]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X4xDN[0] [2]));
  LUT6 #(
    .INIT(64'hFFFF22F222F222F2)) 
    \[0].X4xDP[0][2]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][3] ),
        .I1(\[0].X3xDP[0][63]_i_4_n_0 ),
        .I2(inputs_r[578]),
        .I3(\[1].X0xDP[1][63]_i_3_n_0 ),
        .I4(\core/core/doIncrementRoundCounterxS ),
        .I5(\[0].X4xDP[0][2]_i_3_n_0 ),
        .O(\[0].X4xDP[0][2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT4 #(
    .INIT(16'hBF40)) 
    \[0].X4xDP[0][2]_i_3 
       (.I0(\core/core/addedKeyAtInitxSP ),
        .I1(\core/core/isFirstRoundOfTransformxS_reg_n_0 ),
        .I2(inputs_r[2]),
        .I3(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][2] ),
        .O(\[0].X4xDP[0][2]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[0].X4xDP[0][30]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][30] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][7] ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][37] ),
        .I3(\[0].X3xDP[0][62]_i_2_n_0 ),
        .I4(\[0].X4xDP[0][30]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X4xDN[0] [30]));
  LUT6 #(
    .INIT(64'hFFFF22F222F222F2)) 
    \[0].X4xDP[0][30]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][31] ),
        .I1(\[0].X3xDP[0][63]_i_4_n_0 ),
        .I2(inputs_r[606]),
        .I3(\[1].X0xDP[1][63]_i_3_n_0 ),
        .I4(\core/core/doIncrementRoundCounterxS ),
        .I5(\[0].X4xDP[0][30]_i_3_n_0 ),
        .O(\[0].X4xDP[0][30]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT4 #(
    .INIT(16'hBF40)) 
    \[0].X4xDP[0][30]_i_3 
       (.I0(\core/core/addedKeyAtInitxSP ),
        .I1(\core/core/isFirstRoundOfTransformxS_reg_n_0 ),
        .I2(inputs_r[30]),
        .I3(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][30] ),
        .O(\[0].X4xDP[0][30]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[0].X4xDP[0][31]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][31] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][8] ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][38] ),
        .I3(\[0].X3xDP[0][62]_i_2_n_0 ),
        .I4(\[0].X4xDP[0][31]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X4xDN[0] [31]));
  LUT6 #(
    .INIT(64'hFFFF22F222F222F2)) 
    \[0].X4xDP[0][31]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][32] ),
        .I1(\[0].X3xDP[0][63]_i_4_n_0 ),
        .I2(inputs_r[607]),
        .I3(\[1].X0xDP[1][63]_i_3_n_0 ),
        .I4(\[2].X3xDP[2][63]_i_3_n_0 ),
        .I5(\[0].X4xDP[0][31]_i_3_n_0 ),
        .O(\[0].X4xDP[0][31]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT4 #(
    .INIT(16'hBF40)) 
    \[0].X4xDP[0][31]_i_3 
       (.I0(\core/core/addedKeyAtInitxSP ),
        .I1(\core/core/isFirstRoundOfTransformxS_reg_n_0 ),
        .I2(inputs_r[31]),
        .I3(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][31] ),
        .O(\[0].X4xDP[0][31]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF8228)) 
    \[0].X4xDP[0][32]_i_1 
       (.I0(\[0].X3xDP[0][62]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][39] ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][9] ),
        .I3(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][32] ),
        .I4(\[0].X4xDP[0][32]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X4xDN[0] [32]));
  LUT6 #(
    .INIT(64'hFFFF22F222F222F2)) 
    \[0].X4xDP[0][32]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][33] ),
        .I1(\[0].X3xDP[0][63]_i_4_n_0 ),
        .I2(inputs_r[608]),
        .I3(\[1].X0xDP[1][63]_i_3_n_0 ),
        .I4(\core/core/doIncrementRoundCounterxS ),
        .I5(\[0].X4xDP[0][32]_i_3_n_0 ),
        .O(\[0].X4xDP[0][32]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT4 #(
    .INIT(16'hBF40)) 
    \[0].X4xDP[0][32]_i_3 
       (.I0(\core/core/addedKeyAtInitxSP ),
        .I1(\core/core/isFirstRoundOfTransformxS_reg_n_0 ),
        .I2(inputs_r[32]),
        .I3(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][32] ),
        .O(\[0].X4xDP[0][32]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF8228)) 
    \[0].X4xDP[0][33]_i_1 
       (.I0(\[0].X3xDP[0][62]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][40] ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][10] ),
        .I3(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][33] ),
        .I4(\[0].X4xDP[0][33]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X4xDN[0] [33]));
  LUT6 #(
    .INIT(64'hFFFF22F222F222F2)) 
    \[0].X4xDP[0][33]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][34] ),
        .I1(\[0].X3xDP[0][63]_i_4_n_0 ),
        .I2(inputs_r[609]),
        .I3(\[1].X0xDP[1][63]_i_3_n_0 ),
        .I4(\[2].X3xDP[2][63]_i_3_n_0 ),
        .I5(\[0].X4xDP[0][33]_i_3_n_0 ),
        .O(\[0].X4xDP[0][33]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT4 #(
    .INIT(16'hBF40)) 
    \[0].X4xDP[0][33]_i_3 
       (.I0(\core/core/addedKeyAtInitxSP ),
        .I1(\core/core/isFirstRoundOfTransformxS_reg_n_0 ),
        .I2(inputs_r[33]),
        .I3(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][33] ),
        .O(\[0].X4xDP[0][33]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[0].X4xDP[0][34]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][41] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][11] ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][34] ),
        .I3(\[0].X3xDP[0][62]_i_2_n_0 ),
        .I4(\[0].X4xDP[0][34]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X4xDN[0] [34]));
  LUT6 #(
    .INIT(64'hFFFF22F222F222F2)) 
    \[0].X4xDP[0][34]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][35] ),
        .I1(\[0].X3xDP[0][63]_i_4_n_0 ),
        .I2(inputs_r[610]),
        .I3(\[1].X0xDP[1][63]_i_3_n_0 ),
        .I4(\core/core/doIncrementRoundCounterxS ),
        .I5(\[0].X4xDP[0][34]_i_3_n_0 ),
        .O(\[0].X4xDP[0][34]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT4 #(
    .INIT(16'hBF40)) 
    \[0].X4xDP[0][34]_i_3 
       (.I0(\core/core/addedKeyAtInitxSP ),
        .I1(\core/core/isFirstRoundOfTransformxS_reg_n_0 ),
        .I2(inputs_r[34]),
        .I3(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][34] ),
        .O(\[0].X4xDP[0][34]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[0].X4xDP[0][35]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][42] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][12] ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][35] ),
        .I3(\[0].X3xDP[0][62]_i_2_n_0 ),
        .I4(\[0].X4xDP[0][35]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X4xDN[0] [35]));
  LUT6 #(
    .INIT(64'hFFFF22F222F222F2)) 
    \[0].X4xDP[0][35]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][36] ),
        .I1(\[0].X3xDP[0][63]_i_4_n_0 ),
        .I2(inputs_r[611]),
        .I3(\[1].X0xDP[1][63]_i_3_n_0 ),
        .I4(\[2].X3xDP[2][63]_i_3_n_0 ),
        .I5(\[0].X4xDP[0][35]_i_3_n_0 ),
        .O(\[0].X4xDP[0][35]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT4 #(
    .INIT(16'hBF40)) 
    \[0].X4xDP[0][35]_i_3 
       (.I0(\core/core/addedKeyAtInitxSP ),
        .I1(\core/core/isFirstRoundOfTransformxS_reg_n_0 ),
        .I2(inputs_r[35]),
        .I3(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][35] ),
        .O(\[0].X4xDP[0][35]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[0].X4xDP[0][36]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][43] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][13] ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][36] ),
        .I3(\[0].X3xDP[0][62]_i_2_n_0 ),
        .I4(\[0].X4xDP[0][36]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X4xDN[0] [36]));
  LUT6 #(
    .INIT(64'hFFFF22F222F222F2)) 
    \[0].X4xDP[0][36]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][37] ),
        .I1(\[0].X3xDP[0][63]_i_4_n_0 ),
        .I2(inputs_r[612]),
        .I3(\[1].X0xDP[1][63]_i_3_n_0 ),
        .I4(\core/core/doIncrementRoundCounterxS ),
        .I5(\[0].X4xDP[0][36]_i_3_n_0 ),
        .O(\[0].X4xDP[0][36]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT4 #(
    .INIT(16'hBF40)) 
    \[0].X4xDP[0][36]_i_3 
       (.I0(\core/core/addedKeyAtInitxSP ),
        .I1(\core/core/isFirstRoundOfTransformxS_reg_n_0 ),
        .I2(inputs_r[36]),
        .I3(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][36] ),
        .O(\[0].X4xDP[0][36]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[0].X4xDP[0][37]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][44] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][14] ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][37] ),
        .I3(\[0].X3xDP[0][62]_i_2_n_0 ),
        .I4(\[0].X4xDP[0][37]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X4xDN[0] [37]));
  LUT6 #(
    .INIT(64'hFFFF22F222F222F2)) 
    \[0].X4xDP[0][37]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][38] ),
        .I1(\[0].X3xDP[0][63]_i_4_n_0 ),
        .I2(inputs_r[613]),
        .I3(\[1].X0xDP[1][63]_i_3_n_0 ),
        .I4(\[2].X3xDP[2][63]_i_3_n_0 ),
        .I5(\[0].X4xDP[0][37]_i_3_n_0 ),
        .O(\[0].X4xDP[0][37]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT4 #(
    .INIT(16'hBF40)) 
    \[0].X4xDP[0][37]_i_3 
       (.I0(\core/core/addedKeyAtInitxSP ),
        .I1(\core/core/isFirstRoundOfTransformxS_reg_n_0 ),
        .I2(inputs_r[37]),
        .I3(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][37] ),
        .O(\[0].X4xDP[0][37]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[0].X4xDP[0][38]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][45] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][15] ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][38] ),
        .I3(\[0].X3xDP[0][62]_i_2_n_0 ),
        .I4(\[0].X4xDP[0][38]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X4xDN[0] [38]));
  LUT6 #(
    .INIT(64'hFFFF22F222F222F2)) 
    \[0].X4xDP[0][38]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][39] ),
        .I1(\[0].X3xDP[0][63]_i_4_n_0 ),
        .I2(inputs_r[614]),
        .I3(\[1].X0xDP[1][63]_i_3_n_0 ),
        .I4(\core/core/doIncrementRoundCounterxS ),
        .I5(\[0].X4xDP[0][38]_i_3_n_0 ),
        .O(\[0].X4xDP[0][38]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT4 #(
    .INIT(16'hBF40)) 
    \[0].X4xDP[0][38]_i_3 
       (.I0(\core/core/addedKeyAtInitxSP ),
        .I1(\core/core/isFirstRoundOfTransformxS_reg_n_0 ),
        .I2(inputs_r[38]),
        .I3(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][38] ),
        .O(\[0].X4xDP[0][38]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[0].X4xDP[0][39]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][46] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][16] ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][39] ),
        .I3(\[0].X3xDP[0][62]_i_2_n_0 ),
        .I4(\[0].X4xDP[0][39]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X4xDN[0] [39]));
  LUT6 #(
    .INIT(64'hFFFF22F222F222F2)) 
    \[0].X4xDP[0][39]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][40] ),
        .I1(\[0].X3xDP[0][63]_i_4_n_0 ),
        .I2(inputs_r[615]),
        .I3(\[1].X0xDP[1][63]_i_3_n_0 ),
        .I4(\[2].X3xDP[2][63]_i_3_n_0 ),
        .I5(\[0].X4xDP[0][39]_i_3_n_0 ),
        .O(\[0].X4xDP[0][39]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT4 #(
    .INIT(16'hBF40)) 
    \[0].X4xDP[0][39]_i_3 
       (.I0(\core/core/addedKeyAtInitxSP ),
        .I1(\core/core/isFirstRoundOfTransformxS_reg_n_0 ),
        .I2(inputs_r[39]),
        .I3(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][39] ),
        .O(\[0].X4xDP[0][39]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[0].X4xDP[0][3]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][44] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][3] ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][10] ),
        .I3(\[0].X3xDP[0][62]_i_2_n_0 ),
        .I4(\[0].X4xDP[0][3]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X4xDN[0] [3]));
  LUT6 #(
    .INIT(64'hFFFF22F222F222F2)) 
    \[0].X4xDP[0][3]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][4] ),
        .I1(\[0].X3xDP[0][63]_i_4_n_0 ),
        .I2(inputs_r[579]),
        .I3(\[1].X0xDP[1][63]_i_3_n_0 ),
        .I4(\[2].X3xDP[2][63]_i_3_n_0 ),
        .I5(\[0].X4xDP[0][3]_i_3_n_0 ),
        .O(\[0].X4xDP[0][3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT4 #(
    .INIT(16'hBF40)) 
    \[0].X4xDP[0][3]_i_3 
       (.I0(\core/core/addedKeyAtInitxSP ),
        .I1(\core/core/isFirstRoundOfTransformxS_reg_n_0 ),
        .I2(inputs_r[3]),
        .I3(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][3] ),
        .O(\[0].X4xDP[0][3]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[0].X4xDP[0][40]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][47] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][17] ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][40] ),
        .I3(\[0].X3xDP[0][62]_i_2_n_0 ),
        .I4(\[0].X4xDP[0][40]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X4xDN[0] [40]));
  LUT6 #(
    .INIT(64'hFFFF22F222F222F2)) 
    \[0].X4xDP[0][40]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][41] ),
        .I1(\[0].X3xDP[0][63]_i_4_n_0 ),
        .I2(inputs_r[616]),
        .I3(\[1].X0xDP[1][63]_i_3_n_0 ),
        .I4(\core/core/doIncrementRoundCounterxS ),
        .I5(\[0].X4xDP[0][40]_i_3_n_0 ),
        .O(\[0].X4xDP[0][40]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT4 #(
    .INIT(16'hBF40)) 
    \[0].X4xDP[0][40]_i_3 
       (.I0(\core/core/addedKeyAtInitxSP ),
        .I1(\core/core/isFirstRoundOfTransformxS_reg_n_0 ),
        .I2(inputs_r[40]),
        .I3(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][40] ),
        .O(\[0].X4xDP[0][40]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[0].X4xDP[0][41]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][48] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][18] ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][41] ),
        .I3(\[0].X3xDP[0][62]_i_2_n_0 ),
        .I4(\[0].X4xDP[0][41]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X4xDN[0] [41]));
  LUT6 #(
    .INIT(64'hFFFF22F222F222F2)) 
    \[0].X4xDP[0][41]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][42] ),
        .I1(\[0].X3xDP[0][63]_i_4_n_0 ),
        .I2(inputs_r[617]),
        .I3(\[1].X0xDP[1][63]_i_3_n_0 ),
        .I4(\[2].X3xDP[2][63]_i_3_n_0 ),
        .I5(\[0].X4xDP[0][41]_i_3_n_0 ),
        .O(\[0].X4xDP[0][41]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT4 #(
    .INIT(16'hBF40)) 
    \[0].X4xDP[0][41]_i_3 
       (.I0(\core/core/addedKeyAtInitxSP ),
        .I1(\core/core/isFirstRoundOfTransformxS_reg_n_0 ),
        .I2(inputs_r[41]),
        .I3(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][41] ),
        .O(\[0].X4xDP[0][41]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[0].X4xDP[0][42]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][49] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][19] ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][42] ),
        .I3(\[0].X3xDP[0][62]_i_2_n_0 ),
        .I4(\[0].X4xDP[0][42]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X4xDN[0] [42]));
  LUT6 #(
    .INIT(64'hFFFF22F222F222F2)) 
    \[0].X4xDP[0][42]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][43] ),
        .I1(\[0].X3xDP[0][63]_i_4_n_0 ),
        .I2(inputs_r[618]),
        .I3(\[1].X0xDP[1][63]_i_3_n_0 ),
        .I4(\core/core/doIncrementRoundCounterxS ),
        .I5(\[0].X4xDP[0][42]_i_3_n_0 ),
        .O(\[0].X4xDP[0][42]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT4 #(
    .INIT(16'hBF40)) 
    \[0].X4xDP[0][42]_i_3 
       (.I0(\core/core/addedKeyAtInitxSP ),
        .I1(\core/core/isFirstRoundOfTransformxS_reg_n_0 ),
        .I2(inputs_r[42]),
        .I3(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][42] ),
        .O(\[0].X4xDP[0][42]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[0].X4xDP[0][43]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][50] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][20] ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][43] ),
        .I3(\[0].X3xDP[0][62]_i_2_n_0 ),
        .I4(\[0].X4xDP[0][43]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X4xDN[0] [43]));
  LUT6 #(
    .INIT(64'hFFFF22F222F222F2)) 
    \[0].X4xDP[0][43]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][44] ),
        .I1(\[0].X3xDP[0][63]_i_4_n_0 ),
        .I2(inputs_r[619]),
        .I3(\[1].X0xDP[1][63]_i_3_n_0 ),
        .I4(\[2].X3xDP[2][63]_i_3_n_0 ),
        .I5(\[0].X4xDP[0][43]_i_3_n_0 ),
        .O(\[0].X4xDP[0][43]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT4 #(
    .INIT(16'hBF40)) 
    \[0].X4xDP[0][43]_i_3 
       (.I0(\core/core/addedKeyAtInitxSP ),
        .I1(\core/core/isFirstRoundOfTransformxS_reg_n_0 ),
        .I2(inputs_r[43]),
        .I3(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][43] ),
        .O(\[0].X4xDP[0][43]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[0].X4xDP[0][44]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][51] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][21] ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][44] ),
        .I3(\[0].X3xDP[0][62]_i_2_n_0 ),
        .I4(\[0].X4xDP[0][44]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X4xDN[0] [44]));
  LUT6 #(
    .INIT(64'hFFFF22F222F222F2)) 
    \[0].X4xDP[0][44]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][45] ),
        .I1(\[0].X3xDP[0][63]_i_4_n_0 ),
        .I2(inputs_r[620]),
        .I3(\[1].X0xDP[1][63]_i_3_n_0 ),
        .I4(\core/core/doIncrementRoundCounterxS ),
        .I5(\[0].X4xDP[0][44]_i_3_n_0 ),
        .O(\[0].X4xDP[0][44]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT4 #(
    .INIT(16'hBF40)) 
    \[0].X4xDP[0][44]_i_3 
       (.I0(\core/core/addedKeyAtInitxSP ),
        .I1(\core/core/isFirstRoundOfTransformxS_reg_n_0 ),
        .I2(inputs_r[44]),
        .I3(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][44] ),
        .O(\[0].X4xDP[0][44]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[0].X4xDP[0][45]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][52] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][22] ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][45] ),
        .I3(\[0].X3xDP[0][62]_i_2_n_0 ),
        .I4(\[0].X4xDP[0][45]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X4xDN[0] [45]));
  LUT6 #(
    .INIT(64'hFFFF22F222F222F2)) 
    \[0].X4xDP[0][45]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][46] ),
        .I1(\[0].X3xDP[0][63]_i_4_n_0 ),
        .I2(inputs_r[621]),
        .I3(\[1].X0xDP[1][63]_i_3_n_0 ),
        .I4(\[2].X3xDP[2][63]_i_3_n_0 ),
        .I5(\[0].X4xDP[0][45]_i_3_n_0 ),
        .O(\[0].X4xDP[0][45]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT4 #(
    .INIT(16'hBF40)) 
    \[0].X4xDP[0][45]_i_3 
       (.I0(\core/core/addedKeyAtInitxSP ),
        .I1(\core/core/isFirstRoundOfTransformxS_reg_n_0 ),
        .I2(inputs_r[45]),
        .I3(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][45] ),
        .O(\[0].X4xDP[0][45]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[0].X4xDP[0][46]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][53] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][23] ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][46] ),
        .I3(\[0].X3xDP[0][62]_i_2_n_0 ),
        .I4(\[0].X4xDP[0][46]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X4xDN[0] [46]));
  LUT6 #(
    .INIT(64'hFFFF22F222F222F2)) 
    \[0].X4xDP[0][46]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][47] ),
        .I1(\[0].X3xDP[0][63]_i_4_n_0 ),
        .I2(inputs_r[622]),
        .I3(\[1].X0xDP[1][63]_i_3_n_0 ),
        .I4(\core/core/doIncrementRoundCounterxS ),
        .I5(\[0].X4xDP[0][46]_i_3_n_0 ),
        .O(\[0].X4xDP[0][46]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT4 #(
    .INIT(16'hBF40)) 
    \[0].X4xDP[0][46]_i_3 
       (.I0(\core/core/addedKeyAtInitxSP ),
        .I1(\core/core/isFirstRoundOfTransformxS_reg_n_0 ),
        .I2(inputs_r[46]),
        .I3(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][46] ),
        .O(\[0].X4xDP[0][46]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[0].X4xDP[0][47]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][54] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][24] ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][47] ),
        .I3(\[0].X3xDP[0][62]_i_2_n_0 ),
        .I4(\[0].X4xDP[0][47]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X4xDN[0] [47]));
  LUT6 #(
    .INIT(64'hFFFF22F222F222F2)) 
    \[0].X4xDP[0][47]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][48] ),
        .I1(\[0].X3xDP[0][63]_i_4_n_0 ),
        .I2(inputs_r[623]),
        .I3(\[1].X0xDP[1][63]_i_3_n_0 ),
        .I4(\[2].X3xDP[2][63]_i_3_n_0 ),
        .I5(\[0].X4xDP[0][47]_i_3_n_0 ),
        .O(\[0].X4xDP[0][47]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT4 #(
    .INIT(16'hBF40)) 
    \[0].X4xDP[0][47]_i_3 
       (.I0(\core/core/addedKeyAtInitxSP ),
        .I1(\core/core/isFirstRoundOfTransformxS_reg_n_0 ),
        .I2(inputs_r[47]),
        .I3(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][47] ),
        .O(\[0].X4xDP[0][47]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[0].X4xDP[0][48]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][25] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][48] ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][55] ),
        .I3(\[0].X3xDP[0][62]_i_2_n_0 ),
        .I4(\[0].X4xDP[0][48]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X4xDN[0] [48]));
  LUT6 #(
    .INIT(64'hFFFF22F222F222F2)) 
    \[0].X4xDP[0][48]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][49] ),
        .I1(\[0].X3xDP[0][63]_i_4_n_0 ),
        .I2(inputs_r[624]),
        .I3(\[1].X0xDP[1][63]_i_3_n_0 ),
        .I4(\core/core/doIncrementRoundCounterxS ),
        .I5(\[0].X4xDP[0][48]_i_3_n_0 ),
        .O(\[0].X4xDP[0][48]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT4 #(
    .INIT(16'hBF40)) 
    \[0].X4xDP[0][48]_i_3 
       (.I0(\core/core/addedKeyAtInitxSP ),
        .I1(\core/core/isFirstRoundOfTransformxS_reg_n_0 ),
        .I2(inputs_r[48]),
        .I3(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][48] ),
        .O(\[0].X4xDP[0][48]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[0].X4xDP[0][49]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][26] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][49] ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][56] ),
        .I3(\[0].X3xDP[0][62]_i_2_n_0 ),
        .I4(\[0].X4xDP[0][49]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X4xDN[0] [49]));
  LUT6 #(
    .INIT(64'hFFFF22F222F222F2)) 
    \[0].X4xDP[0][49]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][50] ),
        .I1(\[0].X3xDP[0][63]_i_4_n_0 ),
        .I2(inputs_r[625]),
        .I3(\[1].X0xDP[1][63]_i_3_n_0 ),
        .I4(\[2].X3xDP[2][63]_i_3_n_0 ),
        .I5(\[0].X4xDP[0][49]_i_3_n_0 ),
        .O(\[0].X4xDP[0][49]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT4 #(
    .INIT(16'hBF40)) 
    \[0].X4xDP[0][49]_i_3 
       (.I0(\core/core/addedKeyAtInitxSP ),
        .I1(\core/core/isFirstRoundOfTransformxS_reg_n_0 ),
        .I2(inputs_r[49]),
        .I3(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][49] ),
        .O(\[0].X4xDP[0][49]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[0].X4xDP[0][4]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][45] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][4] ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][11] ),
        .I3(\[0].X3xDP[0][62]_i_2_n_0 ),
        .I4(\[0].X4xDP[0][4]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X4xDN[0] [4]));
  LUT6 #(
    .INIT(64'hFFFF22F222F222F2)) 
    \[0].X4xDP[0][4]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][5] ),
        .I1(\[0].X3xDP[0][63]_i_4_n_0 ),
        .I2(inputs_r[580]),
        .I3(\[1].X0xDP[1][63]_i_3_n_0 ),
        .I4(\core/core/doIncrementRoundCounterxS ),
        .I5(\[0].X4xDP[0][4]_i_3_n_0 ),
        .O(\[0].X4xDP[0][4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT4 #(
    .INIT(16'hBF40)) 
    \[0].X4xDP[0][4]_i_3 
       (.I0(\core/core/addedKeyAtInitxSP ),
        .I1(\core/core/isFirstRoundOfTransformxS_reg_n_0 ),
        .I2(inputs_r[4]),
        .I3(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][4] ),
        .O(\[0].X4xDP[0][4]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[0].X4xDP[0][50]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][27] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][50] ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][57] ),
        .I3(\[0].X3xDP[0][62]_i_2_n_0 ),
        .I4(\[0].X4xDP[0][50]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X4xDN[0] [50]));
  LUT6 #(
    .INIT(64'hFFFF22F222F222F2)) 
    \[0].X4xDP[0][50]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][51] ),
        .I1(\[0].X3xDP[0][63]_i_4_n_0 ),
        .I2(inputs_r[626]),
        .I3(\[1].X0xDP[1][63]_i_3_n_0 ),
        .I4(\core/core/doIncrementRoundCounterxS ),
        .I5(\[0].X4xDP[0][50]_i_3_n_0 ),
        .O(\[0].X4xDP[0][50]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT4 #(
    .INIT(16'hBF40)) 
    \[0].X4xDP[0][50]_i_3 
       (.I0(\core/core/addedKeyAtInitxSP ),
        .I1(\core/core/isFirstRoundOfTransformxS_reg_n_0 ),
        .I2(inputs_r[50]),
        .I3(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][50] ),
        .O(\[0].X4xDP[0][50]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[0].X4xDP[0][51]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][28] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][51] ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][58] ),
        .I3(\[0].X3xDP[0][62]_i_2_n_0 ),
        .I4(\[0].X4xDP[0][51]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X4xDN[0] [51]));
  LUT6 #(
    .INIT(64'hFFFF22F222F222F2)) 
    \[0].X4xDP[0][51]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][52] ),
        .I1(\[0].X3xDP[0][63]_i_4_n_0 ),
        .I2(inputs_r[627]),
        .I3(\[1].X0xDP[1][63]_i_3_n_0 ),
        .I4(\[2].X3xDP[2][63]_i_3_n_0 ),
        .I5(\[0].X4xDP[0][51]_i_3_n_0 ),
        .O(\[0].X4xDP[0][51]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT4 #(
    .INIT(16'hBF40)) 
    \[0].X4xDP[0][51]_i_3 
       (.I0(\core/core/addedKeyAtInitxSP ),
        .I1(\core/core/isFirstRoundOfTransformxS_reg_n_0 ),
        .I2(inputs_r[51]),
        .I3(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][51] ),
        .O(\[0].X4xDP[0][51]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[0].X4xDP[0][52]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][29] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][52] ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][59] ),
        .I3(\[0].X3xDP[0][62]_i_2_n_0 ),
        .I4(\[0].X4xDP[0][52]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X4xDN[0] [52]));
  LUT6 #(
    .INIT(64'hFFFF22F222F222F2)) 
    \[0].X4xDP[0][52]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][53] ),
        .I1(\[0].X3xDP[0][63]_i_4_n_0 ),
        .I2(inputs_r[628]),
        .I3(\[1].X0xDP[1][63]_i_3_n_0 ),
        .I4(\core/core/doIncrementRoundCounterxS ),
        .I5(\[0].X4xDP[0][52]_i_3_n_0 ),
        .O(\[0].X4xDP[0][52]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT4 #(
    .INIT(16'hBF40)) 
    \[0].X4xDP[0][52]_i_3 
       (.I0(\core/core/addedKeyAtInitxSP ),
        .I1(\core/core/isFirstRoundOfTransformxS_reg_n_0 ),
        .I2(inputs_r[52]),
        .I3(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][52] ),
        .O(\[0].X4xDP[0][52]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[0].X4xDP[0][53]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][30] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][53] ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][60] ),
        .I3(\[0].X3xDP[0][62]_i_2_n_0 ),
        .I4(\[0].X4xDP[0][53]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X4xDN[0] [53]));
  LUT6 #(
    .INIT(64'hFFFF22F222F222F2)) 
    \[0].X4xDP[0][53]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][54] ),
        .I1(\[0].X3xDP[0][63]_i_4_n_0 ),
        .I2(inputs_r[629]),
        .I3(\[1].X0xDP[1][63]_i_3_n_0 ),
        .I4(\[2].X3xDP[2][63]_i_3_n_0 ),
        .I5(\[0].X4xDP[0][53]_i_3_n_0 ),
        .O(\[0].X4xDP[0][53]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT4 #(
    .INIT(16'hBF40)) 
    \[0].X4xDP[0][53]_i_3 
       (.I0(\core/core/addedKeyAtInitxSP ),
        .I1(\core/core/isFirstRoundOfTransformxS_reg_n_0 ),
        .I2(inputs_r[53]),
        .I3(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][53] ),
        .O(\[0].X4xDP[0][53]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[0].X4xDP[0][54]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][31] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][54] ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][61] ),
        .I3(\[0].X3xDP[0][62]_i_2_n_0 ),
        .I4(\[0].X4xDP[0][54]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X4xDN[0] [54]));
  LUT6 #(
    .INIT(64'hFFFF22F222F222F2)) 
    \[0].X4xDP[0][54]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][55] ),
        .I1(\[0].X3xDP[0][63]_i_4_n_0 ),
        .I2(inputs_r[630]),
        .I3(\[1].X0xDP[1][63]_i_3_n_0 ),
        .I4(\core/core/doIncrementRoundCounterxS ),
        .I5(\[0].X4xDP[0][54]_i_3_n_0 ),
        .O(\[0].X4xDP[0][54]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT4 #(
    .INIT(16'hBF40)) 
    \[0].X4xDP[0][54]_i_3 
       (.I0(\core/core/addedKeyAtInitxSP ),
        .I1(\core/core/isFirstRoundOfTransformxS_reg_n_0 ),
        .I2(inputs_r[54]),
        .I3(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][54] ),
        .O(\[0].X4xDP[0][54]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[0].X4xDP[0][55]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][62] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][32] ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][55] ),
        .I3(\[0].X3xDP[0][62]_i_2_n_0 ),
        .I4(\[0].X4xDP[0][55]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X4xDN[0] [55]));
  LUT6 #(
    .INIT(64'hFFFF22F222F222F2)) 
    \[0].X4xDP[0][55]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][56] ),
        .I1(\[0].X3xDP[0][63]_i_4_n_0 ),
        .I2(inputs_r[631]),
        .I3(\[1].X0xDP[1][63]_i_3_n_0 ),
        .I4(\[2].X3xDP[2][63]_i_3_n_0 ),
        .I5(\[0].X4xDP[0][55]_i_3_n_0 ),
        .O(\[0].X4xDP[0][55]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT4 #(
    .INIT(16'hBF40)) 
    \[0].X4xDP[0][55]_i_3 
       (.I0(\core/core/addedKeyAtInitxSP ),
        .I1(\core/core/isFirstRoundOfTransformxS_reg_n_0 ),
        .I2(inputs_r[55]),
        .I3(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][55] ),
        .O(\[0].X4xDP[0][55]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[0].X4xDP[0][56]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][63] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][33] ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][56] ),
        .I3(\[0].X3xDP[0][62]_i_2_n_0 ),
        .I4(\[0].X4xDP[0][56]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X4xDN[0] [56]));
  LUT6 #(
    .INIT(64'hFFFF22F222F222F2)) 
    \[0].X4xDP[0][56]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][57] ),
        .I1(\[0].X3xDP[0][63]_i_4_n_0 ),
        .I2(inputs_r[632]),
        .I3(\[1].X0xDP[1][63]_i_3_n_0 ),
        .I4(\core/core/doIncrementRoundCounterxS ),
        .I5(\[0].X4xDP[0][56]_i_3_n_0 ),
        .O(\[0].X4xDP[0][56]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT4 #(
    .INIT(16'hBF40)) 
    \[0].X4xDP[0][56]_i_3 
       (.I0(\core/core/addedKeyAtInitxSP ),
        .I1(\core/core/isFirstRoundOfTransformxS_reg_n_0 ),
        .I2(inputs_r[56]),
        .I3(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][56] ),
        .O(\[0].X4xDP[0][56]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[0].X4xDP[0][57]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][57] ),
        .I1(\core/core/ascon128_g.ascons_state/X4SboxInxD[0] [0]),
        .I2(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][34] ),
        .I3(\[0].X3xDP[0][62]_i_2_n_0 ),
        .I4(\[0].X4xDP[0][57]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X4xDN[0] [57]));
  LUT6 #(
    .INIT(64'hFFFF22F222F222F2)) 
    \[0].X4xDP[0][57]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][58] ),
        .I1(\[0].X3xDP[0][63]_i_4_n_0 ),
        .I2(inputs_r[633]),
        .I3(\[1].X0xDP[1][63]_i_3_n_0 ),
        .I4(\[2].X3xDP[2][63]_i_3_n_0 ),
        .I5(\[0].X4xDP[0][57]_i_3_n_0 ),
        .O(\[0].X4xDP[0][57]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT4 #(
    .INIT(16'hBF40)) 
    \[0].X4xDP[0][57]_i_3 
       (.I0(\core/core/addedKeyAtInitxSP ),
        .I1(\core/core/isFirstRoundOfTransformxS_reg_n_0 ),
        .I2(inputs_r[57]),
        .I3(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][57] ),
        .O(\[0].X4xDP[0][57]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[0].X4xDP[0][58]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][58] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][1] ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][35] ),
        .I3(\[0].X3xDP[0][62]_i_2_n_0 ),
        .I4(\[0].X4xDP[0][58]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X4xDN[0] [58]));
  LUT6 #(
    .INIT(64'hFFFF22F222F222F2)) 
    \[0].X4xDP[0][58]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][59] ),
        .I1(\[0].X3xDP[0][63]_i_4_n_0 ),
        .I2(inputs_r[634]),
        .I3(\[1].X0xDP[1][63]_i_3_n_0 ),
        .I4(\core/core/doIncrementRoundCounterxS ),
        .I5(\[0].X4xDP[0][58]_i_3_n_0 ),
        .O(\[0].X4xDP[0][58]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT4 #(
    .INIT(16'hBF40)) 
    \[0].X4xDP[0][58]_i_3 
       (.I0(\core/core/addedKeyAtInitxSP ),
        .I1(\core/core/isFirstRoundOfTransformxS_reg_n_0 ),
        .I2(inputs_r[58]),
        .I3(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][58] ),
        .O(\[0].X4xDP[0][58]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[0].X4xDP[0][59]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][59] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][2] ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][36] ),
        .I3(\[0].X3xDP[0][62]_i_2_n_0 ),
        .I4(\[0].X4xDP[0][59]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X4xDN[0] [59]));
  LUT6 #(
    .INIT(64'hFFFF22F222F222F2)) 
    \[0].X4xDP[0][59]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][60] ),
        .I1(\[0].X3xDP[0][63]_i_4_n_0 ),
        .I2(inputs_r[635]),
        .I3(\[1].X0xDP[1][63]_i_3_n_0 ),
        .I4(\[2].X3xDP[2][63]_i_3_n_0 ),
        .I5(\[0].X4xDP[0][59]_i_3_n_0 ),
        .O(\[0].X4xDP[0][59]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT4 #(
    .INIT(16'hBF40)) 
    \[0].X4xDP[0][59]_i_3 
       (.I0(\core/core/addedKeyAtInitxSP ),
        .I1(\core/core/isFirstRoundOfTransformxS_reg_n_0 ),
        .I2(inputs_r[59]),
        .I3(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][59] ),
        .O(\[0].X4xDP[0][59]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[0].X4xDP[0][5]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][46] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][5] ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][12] ),
        .I3(\[0].X3xDP[0][62]_i_2_n_0 ),
        .I4(\[0].X4xDP[0][5]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X4xDN[0] [5]));
  LUT6 #(
    .INIT(64'hFFFF22F222F222F2)) 
    \[0].X4xDP[0][5]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][6] ),
        .I1(\[0].X3xDP[0][63]_i_4_n_0 ),
        .I2(inputs_r[581]),
        .I3(\[1].X0xDP[1][63]_i_3_n_0 ),
        .I4(\[2].X3xDP[2][63]_i_3_n_0 ),
        .I5(\[0].X4xDP[0][5]_i_3_n_0 ),
        .O(\[0].X4xDP[0][5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT4 #(
    .INIT(16'hBF40)) 
    \[0].X4xDP[0][5]_i_3 
       (.I0(\core/core/addedKeyAtInitxSP ),
        .I1(\core/core/isFirstRoundOfTransformxS_reg_n_0 ),
        .I2(inputs_r[5]),
        .I3(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][5] ),
        .O(\[0].X4xDP[0][5]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[0].X4xDP[0][60]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][60] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][3] ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][37] ),
        .I3(\[0].X3xDP[0][62]_i_2_n_0 ),
        .I4(\[0].X4xDP[0][60]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X4xDN[0] [60]));
  LUT6 #(
    .INIT(64'hFFFF22F222F222F2)) 
    \[0].X4xDP[0][60]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][61] ),
        .I1(\[0].X3xDP[0][63]_i_4_n_0 ),
        .I2(inputs_r[636]),
        .I3(\[1].X0xDP[1][63]_i_3_n_0 ),
        .I4(\core/core/doIncrementRoundCounterxS ),
        .I5(\[0].X4xDP[0][60]_i_3_n_0 ),
        .O(\[0].X4xDP[0][60]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT4 #(
    .INIT(16'hBF40)) 
    \[0].X4xDP[0][60]_i_3 
       (.I0(\core/core/addedKeyAtInitxSP ),
        .I1(\core/core/isFirstRoundOfTransformxS_reg_n_0 ),
        .I2(inputs_r[60]),
        .I3(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][60] ),
        .O(\[0].X4xDP[0][60]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[0].X4xDP[0][61]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][61] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][4] ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][38] ),
        .I3(\[0].X3xDP[0][62]_i_2_n_0 ),
        .I4(\[0].X4xDP[0][61]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X4xDN[0] [61]));
  LUT6 #(
    .INIT(64'hFFFF22F222F222F2)) 
    \[0].X4xDP[0][61]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][62] ),
        .I1(\[0].X3xDP[0][63]_i_4_n_0 ),
        .I2(inputs_r[637]),
        .I3(\[1].X0xDP[1][63]_i_3_n_0 ),
        .I4(\[2].X3xDP[2][63]_i_3_n_0 ),
        .I5(\[0].X4xDP[0][61]_i_3_n_0 ),
        .O(\[0].X4xDP[0][61]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT4 #(
    .INIT(16'hBF40)) 
    \[0].X4xDP[0][61]_i_3 
       (.I0(\core/core/addedKeyAtInitxSP ),
        .I1(\core/core/isFirstRoundOfTransformxS_reg_n_0 ),
        .I2(inputs_r[61]),
        .I3(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][61] ),
        .O(\[0].X4xDP[0][61]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[0].X4xDP[0][62]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][62] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][5] ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][39] ),
        .I3(\[0].X3xDP[0][62]_i_2_n_0 ),
        .I4(\[0].X4xDP[0][62]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X4xDN[0] [62]));
  LUT6 #(
    .INIT(64'hFFFF22F222F222F2)) 
    \[0].X4xDP[0][62]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][63] ),
        .I1(\[0].X3xDP[0][63]_i_4_n_0 ),
        .I2(inputs_r[638]),
        .I3(\[1].X0xDP[1][63]_i_3_n_0 ),
        .I4(\core/core/doIncrementRoundCounterxS ),
        .I5(\[0].X4xDP[0][62]_i_3_n_0 ),
        .O(\[0].X4xDP[0][62]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT4 #(
    .INIT(16'hBF40)) 
    \[0].X4xDP[0][62]_i_3 
       (.I0(\core/core/addedKeyAtInitxSP ),
        .I1(\core/core/isFirstRoundOfTransformxS_reg_n_0 ),
        .I2(inputs_r[62]),
        .I3(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][62] ),
        .O(\[0].X4xDP[0][62]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[0].X4xDP[0][63]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][63] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][6] ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][40] ),
        .I3(\[0].X3xDP[0][62]_i_2_n_0 ),
        .I4(\[0].X4xDP[0][63]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X4xDN[0] [63]));
  LUT6 #(
    .INIT(64'hFFFF22F222F222F2)) 
    \[0].X4xDP[0][63]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/X4SboxOutxD[0] [0]),
        .I1(\[0].X3xDP[0][63]_i_4_n_0 ),
        .I2(inputs_r[639]),
        .I3(\[1].X0xDP[1][63]_i_3_n_0 ),
        .I4(\[2].X3xDP[2][63]_i_3_n_0 ),
        .I5(\[0].X4xDP[0][63]_i_3_n_0 ),
        .O(\[0].X4xDP[0][63]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT4 #(
    .INIT(16'hBF40)) 
    \[0].X4xDP[0][63]_i_3 
       (.I0(\core/core/addedKeyAtInitxSP ),
        .I1(\core/core/isFirstRoundOfTransformxS_reg_n_0 ),
        .I2(inputs_r[63]),
        .I3(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][63] ),
        .O(\[0].X4xDP[0][63]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[0].X4xDP[0][6]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][47] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][6] ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][13] ),
        .I3(\[0].X3xDP[0][62]_i_2_n_0 ),
        .I4(\[0].X4xDP[0][6]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X4xDN[0] [6]));
  LUT6 #(
    .INIT(64'hFFFF22F222F222F2)) 
    \[0].X4xDP[0][6]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][7] ),
        .I1(\[0].X3xDP[0][63]_i_4_n_0 ),
        .I2(inputs_r[582]),
        .I3(\[1].X0xDP[1][63]_i_3_n_0 ),
        .I4(\core/core/doIncrementRoundCounterxS ),
        .I5(\[0].X4xDP[0][6]_i_3_n_0 ),
        .O(\[0].X4xDP[0][6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT4 #(
    .INIT(16'hBF40)) 
    \[0].X4xDP[0][6]_i_3 
       (.I0(\core/core/addedKeyAtInitxSP ),
        .I1(\core/core/isFirstRoundOfTransformxS_reg_n_0 ),
        .I2(inputs_r[6]),
        .I3(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][6] ),
        .O(\[0].X4xDP[0][6]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[0].X4xDP[0][7]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][48] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][7] ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][14] ),
        .I3(\[0].X3xDP[0][62]_i_2_n_0 ),
        .I4(\[0].X4xDP[0][7]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X4xDN[0] [7]));
  LUT6 #(
    .INIT(64'hFFFF22F222F222F2)) 
    \[0].X4xDP[0][7]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][8] ),
        .I1(\[0].X3xDP[0][63]_i_4_n_0 ),
        .I2(inputs_r[583]),
        .I3(\[1].X0xDP[1][63]_i_3_n_0 ),
        .I4(\[2].X3xDP[2][63]_i_3_n_0 ),
        .I5(\[0].X4xDP[0][7]_i_3_n_0 ),
        .O(\[0].X4xDP[0][7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT4 #(
    .INIT(16'hBF40)) 
    \[0].X4xDP[0][7]_i_3 
       (.I0(\core/core/addedKeyAtInitxSP ),
        .I1(\core/core/isFirstRoundOfTransformxS_reg_n_0 ),
        .I2(inputs_r[7]),
        .I3(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][7] ),
        .O(\[0].X4xDP[0][7]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[0].X4xDP[0][8]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][49] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][8] ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][15] ),
        .I3(\[0].X3xDP[0][62]_i_2_n_0 ),
        .I4(\[0].X4xDP[0][8]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X4xDN[0] [8]));
  LUT6 #(
    .INIT(64'hFFFF22F222F222F2)) 
    \[0].X4xDP[0][8]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][9] ),
        .I1(\[0].X3xDP[0][63]_i_4_n_0 ),
        .I2(inputs_r[584]),
        .I3(\[1].X0xDP[1][63]_i_3_n_0 ),
        .I4(\core/core/doIncrementRoundCounterxS ),
        .I5(\[0].X4xDP[0][8]_i_3_n_0 ),
        .O(\[0].X4xDP[0][8]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT4 #(
    .INIT(16'hBF40)) 
    \[0].X4xDP[0][8]_i_3 
       (.I0(\core/core/addedKeyAtInitxSP ),
        .I1(\core/core/isFirstRoundOfTransformxS_reg_n_0 ),
        .I2(inputs_r[8]),
        .I3(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][8] ),
        .O(\[0].X4xDP[0][8]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[0].X4xDP[0][9]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][50] ),
        .I1(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][9] ),
        .I2(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][16] ),
        .I3(\[0].X3xDP[0][62]_i_2_n_0 ),
        .I4(\[0].X4xDP[0][9]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X4xDN[0] [9]));
  LUT6 #(
    .INIT(64'hFFFF22F222F222F2)) 
    \[0].X4xDP[0][9]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][10] ),
        .I1(\[0].X3xDP[0][63]_i_4_n_0 ),
        .I2(inputs_r[585]),
        .I3(\[1].X0xDP[1][63]_i_3_n_0 ),
        .I4(\[2].X3xDP[2][63]_i_3_n_0 ),
        .I5(\[0].X4xDP[0][9]_i_3_n_0 ),
        .O(\[0].X4xDP[0][9]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT4 #(
    .INIT(16'hBF40)) 
    \[0].X4xDP[0][9]_i_3 
       (.I0(\core/core/addedKeyAtInitxSP ),
        .I1(\core/core/isFirstRoundOfTransformxS_reg_n_0 ),
        .I2(inputs_r[9]),
        .I3(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][9] ),
        .O(\[0].X4xDP[0][9]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \[1].X0xDP[1][0]_i_1 
       (.I0(\[1].X0xDP[1][0]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep_n_0 ),
        .I3(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][1] ),
        .O(\core/core/ascon128_g.ascons_state/X0xDN[1] [0]));
  LUT6 #(
    .INIT(64'h9F90909F6F6F6060)) 
    \[1].X0xDP[1][0]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][19] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][28] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep_n_0 ),
        .I3(\[1].X0xDP[1][63]_i_7_n_0 ),
        .I4(inputs_r[448]),
        .I5(\core/core/ascon128_g.ascons_state/X0SboxInxD[0] [1]),
        .O(\[1].X0xDP[1][0]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \[1].X0xDP[1][10]_i_1 
       (.I0(\[1].X0xDP[1][10]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep_n_0 ),
        .I3(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][11] ),
        .O(\core/core/ascon128_g.ascons_state/X0xDN[1] [10]));
  LUT6 #(
    .INIT(64'h9F90909F6F6F6060)) 
    \[1].X0xDP[1][10]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][38] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][29] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep_n_0 ),
        .I3(\[1].X0xDP[1][63]_i_7_n_0 ),
        .I4(inputs_r[458]),
        .I5(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][10] ),
        .O(\[1].X0xDP[1][10]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \[1].X0xDP[1][11]_i_1 
       (.I0(\[1].X0xDP[1][11]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep_n_0 ),
        .I3(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][12] ),
        .O(\core/core/ascon128_g.ascons_state/X0xDN[1] [11]));
  LUT6 #(
    .INIT(64'h9F90909F6F6F6060)) 
    \[1].X0xDP[1][11]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][39] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][30] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep_n_0 ),
        .I3(\[1].X0xDP[1][63]_i_7_n_0 ),
        .I4(inputs_r[459]),
        .I5(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][11] ),
        .O(\[1].X0xDP[1][11]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \[1].X0xDP[1][12]_i_1 
       (.I0(\[1].X0xDP[1][12]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep_n_0 ),
        .I3(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][13] ),
        .O(\core/core/ascon128_g.ascons_state/X0xDN[1] [12]));
  LUT6 #(
    .INIT(64'h9F90909F6F6F6060)) 
    \[1].X0xDP[1][12]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][40] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][31] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep_n_0 ),
        .I3(\[1].X0xDP[1][63]_i_7_n_0 ),
        .I4(inputs_r[460]),
        .I5(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][12] ),
        .O(\[1].X0xDP[1][12]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \[1].X0xDP[1][13]_i_1 
       (.I0(\[1].X0xDP[1][13]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep_n_0 ),
        .I3(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][14] ),
        .O(\core/core/ascon128_g.ascons_state/X0xDN[1] [13]));
  LUT6 #(
    .INIT(64'h9F90909F6F6F6060)) 
    \[1].X0xDP[1][13]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][41] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][32] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep_n_0 ),
        .I3(\[1].X0xDP[1][63]_i_7_n_0 ),
        .I4(inputs_r[461]),
        .I5(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][13] ),
        .O(\[1].X0xDP[1][13]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \[1].X0xDP[1][14]_i_1 
       (.I0(\[1].X0xDP[1][14]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep_n_0 ),
        .I3(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][15] ),
        .O(\core/core/ascon128_g.ascons_state/X0xDN[1] [14]));
  LUT6 #(
    .INIT(64'h9F90909F6F6F6060)) 
    \[1].X0xDP[1][14]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][42] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][33] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep_n_0 ),
        .I3(\[1].X0xDP[1][63]_i_7_n_0 ),
        .I4(inputs_r[462]),
        .I5(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][14] ),
        .O(\[1].X0xDP[1][14]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \[1].X0xDP[1][15]_i_1 
       (.I0(\[1].X0xDP[1][15]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep_n_0 ),
        .I3(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][16] ),
        .O(\core/core/ascon128_g.ascons_state/X0xDN[1] [15]));
  LUT6 #(
    .INIT(64'h9F90909F6F6F6060)) 
    \[1].X0xDP[1][15]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][43] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][34] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep_n_0 ),
        .I3(\[1].X0xDP[1][63]_i_7_n_0 ),
        .I4(inputs_r[463]),
        .I5(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][15] ),
        .O(\[1].X0xDP[1][15]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \[1].X0xDP[1][16]_i_1 
       (.I0(\[1].X0xDP[1][16]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep_n_0 ),
        .I3(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][17] ),
        .O(\core/core/ascon128_g.ascons_state/X0xDN[1] [16]));
  LUT6 #(
    .INIT(64'h9F90909F6F6F6060)) 
    \[1].X0xDP[1][16]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][44] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][35] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep_n_0 ),
        .I3(\[1].X0xDP[1][63]_i_7_n_0 ),
        .I4(inputs_r[464]),
        .I5(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][16] ),
        .O(\[1].X0xDP[1][16]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \[1].X0xDP[1][17]_i_1 
       (.I0(\[1].X0xDP[1][17]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep_n_0 ),
        .I3(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][18] ),
        .O(\core/core/ascon128_g.ascons_state/X0xDN[1] [17]));
  LUT6 #(
    .INIT(64'h9F90909F6F6F6060)) 
    \[1].X0xDP[1][17]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][45] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][36] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep_n_0 ),
        .I3(\[1].X0xDP[1][63]_i_7_n_0 ),
        .I4(inputs_r[465]),
        .I5(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][17] ),
        .O(\[1].X0xDP[1][17]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \[1].X0xDP[1][18]_i_1 
       (.I0(\[1].X0xDP[1][18]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep_n_0 ),
        .I3(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][19] ),
        .O(\core/core/ascon128_g.ascons_state/X0xDN[1] [18]));
  LUT6 #(
    .INIT(64'h9F90909F6F6F6060)) 
    \[1].X0xDP[1][18]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][37] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][46] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep_n_0 ),
        .I3(\[1].X0xDP[1][63]_i_7_n_0 ),
        .I4(inputs_r[466]),
        .I5(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][18] ),
        .O(\[1].X0xDP[1][18]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \[1].X0xDP[1][19]_i_1 
       (.I0(\[1].X0xDP[1][19]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep_n_0 ),
        .I3(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][20] ),
        .O(\core/core/ascon128_g.ascons_state/X0xDN[1] [19]));
  LUT6 #(
    .INIT(64'h9F90909F6F6F6060)) 
    \[1].X0xDP[1][19]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][47] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][38] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep_n_0 ),
        .I3(\[1].X0xDP[1][63]_i_7_n_0 ),
        .I4(inputs_r[467]),
        .I5(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][19] ),
        .O(\[1].X0xDP[1][19]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \[1].X0xDP[1][1]_i_1 
       (.I0(\[1].X0xDP[1][1]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep_n_0 ),
        .I3(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][2] ),
        .O(\core/core/ascon128_g.ascons_state/X0xDN[1] [1]));
  LUT6 #(
    .INIT(64'h9F90909F6F6F6060)) 
    \[1].X0xDP[1][1]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][20] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][29] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep_n_0 ),
        .I3(\[1].X0xDP[1][63]_i_7_n_0 ),
        .I4(inputs_r[449]),
        .I5(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][1] ),
        .O(\[1].X0xDP[1][1]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \[1].X0xDP[1][20]_i_1 
       (.I0(\[1].X0xDP[1][20]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep_n_0 ),
        .I3(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][21] ),
        .O(\core/core/ascon128_g.ascons_state/X0xDN[1] [20]));
  LUT6 #(
    .INIT(64'h9F90909F6F6F6060)) 
    \[1].X0xDP[1][20]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][48] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][39] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep_n_0 ),
        .I3(\[1].X0xDP[1][63]_i_7_n_0 ),
        .I4(inputs_r[468]),
        .I5(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][20] ),
        .O(\[1].X0xDP[1][20]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \[1].X0xDP[1][21]_i_1 
       (.I0(\[1].X0xDP[1][21]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep_n_0 ),
        .I3(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][22] ),
        .O(\core/core/ascon128_g.ascons_state/X0xDN[1] [21]));
  LUT6 #(
    .INIT(64'h9F90909F6F6F6060)) 
    \[1].X0xDP[1][21]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][49] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][40] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep_n_0 ),
        .I3(\[1].X0xDP[1][63]_i_7_n_0 ),
        .I4(inputs_r[469]),
        .I5(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][21] ),
        .O(\[1].X0xDP[1][21]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \[1].X0xDP[1][22]_i_1 
       (.I0(\[1].X0xDP[1][22]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep_n_0 ),
        .I3(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][23] ),
        .O(\core/core/ascon128_g.ascons_state/X0xDN[1] [22]));
  LUT6 #(
    .INIT(64'h9F90909F6F6F6060)) 
    \[1].X0xDP[1][22]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][50] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][41] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep_n_0 ),
        .I3(\[1].X0xDP[1][63]_i_7_n_0 ),
        .I4(inputs_r[470]),
        .I5(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][22] ),
        .O(\[1].X0xDP[1][22]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \[1].X0xDP[1][23]_i_1 
       (.I0(\[1].X0xDP[1][23]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep_n_0 ),
        .I3(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][24] ),
        .O(\core/core/ascon128_g.ascons_state/X0xDN[1] [23]));
  LUT6 #(
    .INIT(64'h9F90909F6F6F6060)) 
    \[1].X0xDP[1][23]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][51] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][42] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep_n_0 ),
        .I3(\[1].X0xDP[1][63]_i_7_n_0 ),
        .I4(inputs_r[471]),
        .I5(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][23] ),
        .O(\[1].X0xDP[1][23]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \[1].X0xDP[1][24]_i_1 
       (.I0(\[1].X0xDP[1][24]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep_n_0 ),
        .I3(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][25] ),
        .O(\core/core/ascon128_g.ascons_state/X0xDN[1] [24]));
  LUT6 #(
    .INIT(64'h9F90909F6F6F6060)) 
    \[1].X0xDP[1][24]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][52] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][43] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep_n_0 ),
        .I3(\[1].X0xDP[1][63]_i_7_n_0 ),
        .I4(inputs_r[472]),
        .I5(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][24] ),
        .O(\[1].X0xDP[1][24]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \[1].X0xDP[1][25]_i_1 
       (.I0(\[1].X0xDP[1][25]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep_n_0 ),
        .I3(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][26] ),
        .O(\core/core/ascon128_g.ascons_state/X0xDN[1] [25]));
  LUT6 #(
    .INIT(64'h9F90909F6F6F6060)) 
    \[1].X0xDP[1][25]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][53] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][44] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep_n_0 ),
        .I3(\[1].X0xDP[1][63]_i_7_n_0 ),
        .I4(inputs_r[473]),
        .I5(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][25] ),
        .O(\[1].X0xDP[1][25]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \[1].X0xDP[1][26]_i_1 
       (.I0(\[1].X0xDP[1][26]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep_n_0 ),
        .I3(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][27] ),
        .O(\core/core/ascon128_g.ascons_state/X0xDN[1] [26]));
  LUT6 #(
    .INIT(64'h9F90909F6F6F6060)) 
    \[1].X0xDP[1][26]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][45] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][54] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep_n_0 ),
        .I3(\[1].X0xDP[1][63]_i_7_n_0 ),
        .I4(inputs_r[474]),
        .I5(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][26] ),
        .O(\[1].X0xDP[1][26]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \[1].X0xDP[1][27]_i_1 
       (.I0(\[1].X0xDP[1][27]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep_n_0 ),
        .I3(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][28] ),
        .O(\core/core/ascon128_g.ascons_state/X0xDN[1] [27]));
  LUT6 #(
    .INIT(64'h9F90909F6F6F6060)) 
    \[1].X0xDP[1][27]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][46] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][55] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep_n_0 ),
        .I3(\[1].X0xDP[1][63]_i_7_n_0 ),
        .I4(inputs_r[475]),
        .I5(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][27] ),
        .O(\[1].X0xDP[1][27]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \[1].X0xDP[1][28]_i_1 
       (.I0(\[1].X0xDP[1][28]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep_n_0 ),
        .I3(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][29] ),
        .O(\core/core/ascon128_g.ascons_state/X0xDN[1] [28]));
  LUT6 #(
    .INIT(64'h9F90909F6F6F6060)) 
    \[1].X0xDP[1][28]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][56] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][47] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep_n_0 ),
        .I3(\[1].X0xDP[1][63]_i_7_n_0 ),
        .I4(inputs_r[476]),
        .I5(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][28] ),
        .O(\[1].X0xDP[1][28]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \[1].X0xDP[1][29]_i_1 
       (.I0(\[1].X0xDP[1][29]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep_n_0 ),
        .I3(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][30] ),
        .O(\core/core/ascon128_g.ascons_state/X0xDN[1] [29]));
  LUT6 #(
    .INIT(64'h9F90909F6F6F6060)) 
    \[1].X0xDP[1][29]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][57] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][48] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep_n_0 ),
        .I3(\[1].X0xDP[1][63]_i_7_n_0 ),
        .I4(inputs_r[477]),
        .I5(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][29] ),
        .O(\[1].X0xDP[1][29]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \[1].X0xDP[1][2]_i_1 
       (.I0(\[1].X0xDP[1][2]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep_n_0 ),
        .I3(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][3] ),
        .O(\core/core/ascon128_g.ascons_state/X0xDN[1] [2]));
  LUT6 #(
    .INIT(64'h9F90909F6F6F6060)) 
    \[1].X0xDP[1][2]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][21] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][30] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep_n_0 ),
        .I3(\[1].X0xDP[1][63]_i_7_n_0 ),
        .I4(inputs_r[450]),
        .I5(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][2] ),
        .O(\[1].X0xDP[1][2]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \[1].X0xDP[1][30]_i_1 
       (.I0(\[1].X0xDP[1][30]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep_n_0 ),
        .I3(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][31] ),
        .O(\core/core/ascon128_g.ascons_state/X0xDN[1] [30]));
  LUT6 #(
    .INIT(64'h9F90909F6F6F6060)) 
    \[1].X0xDP[1][30]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][58] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][49] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep_n_0 ),
        .I3(\[1].X0xDP[1][63]_i_7_n_0 ),
        .I4(inputs_r[478]),
        .I5(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][30] ),
        .O(\[1].X0xDP[1][30]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \[1].X0xDP[1][31]_i_1 
       (.I0(\[1].X0xDP[1][31]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep_n_0 ),
        .I3(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][32] ),
        .O(\core/core/ascon128_g.ascons_state/X0xDN[1] [31]));
  LUT6 #(
    .INIT(64'h9F90909F6F6F6060)) 
    \[1].X0xDP[1][31]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][59] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][50] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep_n_0 ),
        .I3(\[1].X0xDP[1][63]_i_7_n_0 ),
        .I4(inputs_r[479]),
        .I5(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][31] ),
        .O(\[1].X0xDP[1][31]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \[1].X0xDP[1][32]_i_1 
       (.I0(\[1].X0xDP[1][32]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep_n_0 ),
        .I3(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][33] ),
        .O(\core/core/ascon128_g.ascons_state/X0xDN[1] [32]));
  LUT6 #(
    .INIT(64'h9F90909F6F6F6060)) 
    \[1].X0xDP[1][32]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][60] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][51] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep_n_0 ),
        .I3(\[1].X0xDP[1][63]_i_7_n_0 ),
        .I4(inputs_r[480]),
        .I5(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][32] ),
        .O(\[1].X0xDP[1][32]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \[1].X0xDP[1][33]_i_1 
       (.I0(\[1].X0xDP[1][33]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep_n_0 ),
        .I3(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][34] ),
        .O(\core/core/ascon128_g.ascons_state/X0xDN[1] [33]));
  LUT6 #(
    .INIT(64'h9F90909F6F6F6060)) 
    \[1].X0xDP[1][33]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][61] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][52] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep_n_0 ),
        .I3(\[1].X0xDP[1][63]_i_7_n_0 ),
        .I4(inputs_r[481]),
        .I5(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][33] ),
        .O(\[1].X0xDP[1][33]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \[1].X0xDP[1][34]_i_1 
       (.I0(\[1].X0xDP[1][34]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep_n_0 ),
        .I3(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][35] ),
        .O(\core/core/ascon128_g.ascons_state/X0xDN[1] [34]));
  LUT6 #(
    .INIT(64'h9F90909F6F6F6060)) 
    \[1].X0xDP[1][34]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][53] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][62] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep_n_0 ),
        .I3(\[1].X0xDP[1][63]_i_7_n_0 ),
        .I4(inputs_r[482]),
        .I5(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][34] ),
        .O(\[1].X0xDP[1][34]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \[1].X0xDP[1][35]_i_1 
       (.I0(\[1].X0xDP[1][35]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep_n_0 ),
        .I3(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][36] ),
        .O(\core/core/ascon128_g.ascons_state/X0xDN[1] [35]));
  LUT6 #(
    .INIT(64'h9F90909F6F6F6060)) 
    \[1].X0xDP[1][35]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][63] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][54] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep_n_0 ),
        .I3(\[1].X0xDP[1][63]_i_7_n_0 ),
        .I4(inputs_r[483]),
        .I5(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][35] ),
        .O(\[1].X0xDP[1][35]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \[1].X0xDP[1][36]_i_1 
       (.I0(\[1].X0xDP[1][36]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep_n_0 ),
        .I3(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][37] ),
        .O(\core/core/ascon128_g.ascons_state/X0xDN[1] [36]));
  LUT6 #(
    .INIT(64'h9F90909F6F6F6060)) 
    \[1].X0xDP[1][36]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][55] ),
        .I1(\core/core/ascon128_g.ascons_state/X0SboxInxD[0] [1]),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep_n_0 ),
        .I3(\[1].X0xDP[1][63]_i_7_n_0 ),
        .I4(inputs_r[484]),
        .I5(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][36] ),
        .O(\[1].X0xDP[1][36]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \[1].X0xDP[1][37]_i_1 
       (.I0(\[1].X0xDP[1][37]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep_n_0 ),
        .I3(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][38] ),
        .O(\core/core/ascon128_g.ascons_state/X0xDN[1] [37]));
  LUT6 #(
    .INIT(64'h9F90909F6F6F6060)) 
    \[1].X0xDP[1][37]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][56] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][1] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep_n_0 ),
        .I3(\[1].X0xDP[1][63]_i_7_n_0 ),
        .I4(inputs_r[485]),
        .I5(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][37] ),
        .O(\[1].X0xDP[1][37]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \[1].X0xDP[1][38]_i_1 
       (.I0(\[1].X0xDP[1][38]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep_n_0 ),
        .I3(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][39] ),
        .O(\core/core/ascon128_g.ascons_state/X0xDN[1] [38]));
  LUT6 #(
    .INIT(64'h9F90909F6F6F6060)) 
    \[1].X0xDP[1][38]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][57] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][2] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep_n_0 ),
        .I3(\[1].X0xDP[1][63]_i_7_n_0 ),
        .I4(inputs_r[486]),
        .I5(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][38] ),
        .O(\[1].X0xDP[1][38]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \[1].X0xDP[1][39]_i_1 
       (.I0(\[1].X0xDP[1][39]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep_n_0 ),
        .I3(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][40] ),
        .O(\core/core/ascon128_g.ascons_state/X0xDN[1] [39]));
  LUT6 #(
    .INIT(64'h9F90909F6F6F6060)) 
    \[1].X0xDP[1][39]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][58] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][3] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep_n_0 ),
        .I3(\[1].X0xDP[1][63]_i_7_n_0 ),
        .I4(inputs_r[487]),
        .I5(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][39] ),
        .O(\[1].X0xDP[1][39]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \[1].X0xDP[1][3]_i_1 
       (.I0(\[1].X0xDP[1][3]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep_n_0 ),
        .I3(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][4] ),
        .O(\core/core/ascon128_g.ascons_state/X0xDN[1] [3]));
  LUT6 #(
    .INIT(64'h9F90909F6F6F6060)) 
    \[1].X0xDP[1][3]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][31] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][22] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep_n_0 ),
        .I3(\[1].X0xDP[1][63]_i_7_n_0 ),
        .I4(inputs_r[451]),
        .I5(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][3] ),
        .O(\[1].X0xDP[1][3]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \[1].X0xDP[1][40]_i_1 
       (.I0(\[1].X0xDP[1][40]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep_n_0 ),
        .I3(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][41] ),
        .O(\core/core/ascon128_g.ascons_state/X0xDN[1] [40]));
  LUT6 #(
    .INIT(64'h9F90909F6F6F6060)) 
    \[1].X0xDP[1][40]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][59] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][4] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep_n_0 ),
        .I3(\[1].X0xDP[1][63]_i_7_n_0 ),
        .I4(inputs_r[488]),
        .I5(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][40] ),
        .O(\[1].X0xDP[1][40]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \[1].X0xDP[1][41]_i_1 
       (.I0(\[1].X0xDP[1][41]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep_n_0 ),
        .I3(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][42] ),
        .O(\core/core/ascon128_g.ascons_state/X0xDN[1] [41]));
  LUT6 #(
    .INIT(64'h9F90909F6F6F6060)) 
    \[1].X0xDP[1][41]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][60] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][5] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep_n_0 ),
        .I3(\[1].X0xDP[1][63]_i_7_n_0 ),
        .I4(inputs_r[489]),
        .I5(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][41] ),
        .O(\[1].X0xDP[1][41]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \[1].X0xDP[1][42]_i_1 
       (.I0(\[1].X0xDP[1][42]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep_n_0 ),
        .I3(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][43] ),
        .O(\core/core/ascon128_g.ascons_state/X0xDN[1] [42]));
  LUT6 #(
    .INIT(64'h9F90909F6F6F6060)) 
    \[1].X0xDP[1][42]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][61] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][6] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep_n_0 ),
        .I3(\[1].X0xDP[1][63]_i_7_n_0 ),
        .I4(inputs_r[490]),
        .I5(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][42] ),
        .O(\[1].X0xDP[1][42]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \[1].X0xDP[1][43]_i_1 
       (.I0(\[1].X0xDP[1][43]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep_n_0 ),
        .I3(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][44] ),
        .O(\core/core/ascon128_g.ascons_state/X0xDN[1] [43]));
  LUT6 #(
    .INIT(64'h9F90909F6F6F6060)) 
    \[1].X0xDP[1][43]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][62] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][7] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep_n_0 ),
        .I3(\[1].X0xDP[1][63]_i_7_n_0 ),
        .I4(inputs_r[491]),
        .I5(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][43] ),
        .O(\[1].X0xDP[1][43]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \[1].X0xDP[1][44]_i_1 
       (.I0(\[1].X0xDP[1][44]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep_n_0 ),
        .I3(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][45] ),
        .O(\core/core/ascon128_g.ascons_state/X0xDN[1] [44]));
  LUT6 #(
    .INIT(64'h9F90909F6F6F6060)) 
    \[1].X0xDP[1][44]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][63] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][8] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep_n_0 ),
        .I3(\[1].X0xDP[1][63]_i_7_n_0 ),
        .I4(inputs_r[492]),
        .I5(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][44] ),
        .O(\[1].X0xDP[1][44]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \[1].X0xDP[1][45]_i_1 
       (.I0(\[1].X0xDP[1][45]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep_n_0 ),
        .I3(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][46] ),
        .O(\core/core/ascon128_g.ascons_state/X0xDN[1] [45]));
  LUT6 #(
    .INIT(64'h9F90909F6F6F6060)) 
    \[1].X0xDP[1][45]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/X0SboxInxD[0] [1]),
        .I1(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][9] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep_n_0 ),
        .I3(\[1].X0xDP[1][63]_i_7_n_0 ),
        .I4(inputs_r[493]),
        .I5(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][45] ),
        .O(\[1].X0xDP[1][45]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \[1].X0xDP[1][46]_i_1 
       (.I0(\[1].X0xDP[1][46]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep_n_0 ),
        .I3(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][47] ),
        .O(\core/core/ascon128_g.ascons_state/X0xDN[1] [46]));
  LUT6 #(
    .INIT(64'h9F90909F6F6F6060)) 
    \[1].X0xDP[1][46]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][1] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][10] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep_n_0 ),
        .I3(\[1].X0xDP[1][63]_i_7_n_0 ),
        .I4(inputs_r[494]),
        .I5(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][46] ),
        .O(\[1].X0xDP[1][46]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \[1].X0xDP[1][47]_i_1 
       (.I0(\[1].X0xDP[1][47]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep_n_0 ),
        .I3(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][48] ),
        .O(\core/core/ascon128_g.ascons_state/X0xDN[1] [47]));
  LUT6 #(
    .INIT(64'h9F90909F6F6F6060)) 
    \[1].X0xDP[1][47]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][2] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][11] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep_n_0 ),
        .I3(\[1].X0xDP[1][63]_i_7_n_0 ),
        .I4(inputs_r[495]),
        .I5(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][47] ),
        .O(\[1].X0xDP[1][47]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \[1].X0xDP[1][48]_i_1 
       (.I0(\[1].X0xDP[1][48]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep_n_0 ),
        .I3(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][49] ),
        .O(\core/core/ascon128_g.ascons_state/X0xDN[1] [48]));
  LUT6 #(
    .INIT(64'h9F90909F6F6F6060)) 
    \[1].X0xDP[1][48]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][3] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][12] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep_n_0 ),
        .I3(\[1].X0xDP[1][63]_i_7_n_0 ),
        .I4(inputs_r[496]),
        .I5(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][48] ),
        .O(\[1].X0xDP[1][48]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \[1].X0xDP[1][49]_i_1 
       (.I0(\[1].X0xDP[1][49]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep_n_0 ),
        .I3(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][50] ),
        .O(\core/core/ascon128_g.ascons_state/X0xDN[1] [49]));
  LUT6 #(
    .INIT(64'h9F90909F6F6F6060)) 
    \[1].X0xDP[1][49]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][4] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][13] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep_n_0 ),
        .I3(\[1].X0xDP[1][63]_i_7_n_0 ),
        .I4(inputs_r[497]),
        .I5(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][49] ),
        .O(\[1].X0xDP[1][49]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \[1].X0xDP[1][4]_i_1 
       (.I0(\[1].X0xDP[1][4]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep_n_0 ),
        .I3(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][5] ),
        .O(\core/core/ascon128_g.ascons_state/X0xDN[1] [4]));
  LUT6 #(
    .INIT(64'h9F90909F6F6F6060)) 
    \[1].X0xDP[1][4]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][32] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][23] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep_n_0 ),
        .I3(\[1].X0xDP[1][63]_i_7_n_0 ),
        .I4(inputs_r[452]),
        .I5(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][4] ),
        .O(\[1].X0xDP[1][4]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \[1].X0xDP[1][50]_i_1 
       (.I0(\[1].X0xDP[1][50]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep_n_0 ),
        .I3(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][51] ),
        .O(\core/core/ascon128_g.ascons_state/X0xDN[1] [50]));
  LUT6 #(
    .INIT(64'h9F90909F6F6F6060)) 
    \[1].X0xDP[1][50]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][5] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][14] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep_n_0 ),
        .I3(\[1].X0xDP[1][63]_i_7_n_0 ),
        .I4(inputs_r[498]),
        .I5(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][50] ),
        .O(\[1].X0xDP[1][50]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \[1].X0xDP[1][51]_i_1 
       (.I0(\[1].X0xDP[1][51]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep_n_0 ),
        .I3(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][52] ),
        .O(\core/core/ascon128_g.ascons_state/X0xDN[1] [51]));
  LUT6 #(
    .INIT(64'h9F90909F6F6F6060)) 
    \[1].X0xDP[1][51]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][6] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][15] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep_n_0 ),
        .I3(\[1].X0xDP[1][63]_i_7_n_0 ),
        .I4(inputs_r[499]),
        .I5(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][51] ),
        .O(\[1].X0xDP[1][51]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \[1].X0xDP[1][52]_i_1 
       (.I0(\[1].X0xDP[1][52]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep_n_0 ),
        .I3(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][53] ),
        .O(\core/core/ascon128_g.ascons_state/X0xDN[1] [52]));
  LUT6 #(
    .INIT(64'h9F90909F6F6F6060)) 
    \[1].X0xDP[1][52]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][7] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][16] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep_n_0 ),
        .I3(\[1].X0xDP[1][63]_i_7_n_0 ),
        .I4(inputs_r[500]),
        .I5(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][52] ),
        .O(\[1].X0xDP[1][52]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \[1].X0xDP[1][53]_i_1 
       (.I0(\[1].X0xDP[1][53]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep_n_0 ),
        .I3(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][54] ),
        .O(\core/core/ascon128_g.ascons_state/X0xDN[1] [53]));
  LUT6 #(
    .INIT(64'h9F90909F6F6F6060)) 
    \[1].X0xDP[1][53]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][8] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][17] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep_n_0 ),
        .I3(\[1].X0xDP[1][63]_i_7_n_0 ),
        .I4(inputs_r[501]),
        .I5(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][53] ),
        .O(\[1].X0xDP[1][53]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \[1].X0xDP[1][54]_i_1 
       (.I0(\[1].X0xDP[1][54]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep_n_0 ),
        .I3(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][55] ),
        .O(\core/core/ascon128_g.ascons_state/X0xDN[1] [54]));
  LUT6 #(
    .INIT(64'h9F90909F6F6F6060)) 
    \[1].X0xDP[1][54]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][9] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][18] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep_n_0 ),
        .I3(\[1].X0xDP[1][63]_i_7_n_0 ),
        .I4(inputs_r[502]),
        .I5(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][54] ),
        .O(\[1].X0xDP[1][54]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \[1].X0xDP[1][55]_i_1 
       (.I0(\[1].X0xDP[1][55]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep_n_0 ),
        .I3(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][56] ),
        .O(\core/core/ascon128_g.ascons_state/X0xDN[1] [55]));
  LUT6 #(
    .INIT(64'h9F906F6F909F6060)) 
    \[1].X0xDP[1][55]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][10] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][19] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep_n_0 ),
        .I3(\[1].X0xDP[1][63]_i_7_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][55] ),
        .I5(inputs_r[503]),
        .O(\[1].X0xDP[1][55]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \[1].X0xDP[1][56]_i_1 
       (.I0(\[1].X0xDP[1][56]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep_n_0 ),
        .I3(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][57] ),
        .O(\core/core/ascon128_g.ascons_state/X0xDN[1] [56]));
  LUT6 #(
    .INIT(64'h9F906F6F909F6060)) 
    \[1].X0xDP[1][56]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][11] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][20] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep_n_0 ),
        .I3(\[1].X0xDP[1][63]_i_7_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][56] ),
        .I5(inputs_r[504]),
        .O(\[1].X0xDP[1][56]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \[1].X0xDP[1][57]_i_1 
       (.I0(\[1].X0xDP[1][57]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep_n_0 ),
        .I3(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][58] ),
        .O(\core/core/ascon128_g.ascons_state/X0xDN[1] [57]));
  LUT6 #(
    .INIT(64'h9F906F6F909F6060)) 
    \[1].X0xDP[1][57]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][12] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][21] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep_n_0 ),
        .I3(\[1].X0xDP[1][63]_i_7_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][57] ),
        .I5(inputs_r[505]),
        .O(\[1].X0xDP[1][57]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \[1].X0xDP[1][58]_i_1 
       (.I0(\[1].X0xDP[1][58]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep_n_0 ),
        .I3(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][59] ),
        .O(\core/core/ascon128_g.ascons_state/X0xDN[1] [58]));
  LUT6 #(
    .INIT(64'h9F906F6F909F6060)) 
    \[1].X0xDP[1][58]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][13] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][22] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep_n_0 ),
        .I3(\[1].X0xDP[1][63]_i_7_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][58] ),
        .I5(inputs_r[506]),
        .O(\[1].X0xDP[1][58]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \[1].X0xDP[1][59]_i_1 
       (.I0(\[1].X0xDP[1][59]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep_n_0 ),
        .I3(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][60] ),
        .O(\core/core/ascon128_g.ascons_state/X0xDN[1] [59]));
  LUT6 #(
    .INIT(64'h9F906F6F909F6060)) 
    \[1].X0xDP[1][59]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][14] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][23] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep_n_0 ),
        .I3(\[1].X0xDP[1][63]_i_7_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][59] ),
        .I5(inputs_r[507]),
        .O(\[1].X0xDP[1][59]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \[1].X0xDP[1][5]_i_1 
       (.I0(\[1].X0xDP[1][5]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep_n_0 ),
        .I3(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][6] ),
        .O(\core/core/ascon128_g.ascons_state/X0xDN[1] [5]));
  LUT6 #(
    .INIT(64'h9F90909F6F6F6060)) 
    \[1].X0xDP[1][5]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][33] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][24] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep_n_0 ),
        .I3(\[1].X0xDP[1][63]_i_7_n_0 ),
        .I4(inputs_r[453]),
        .I5(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][5] ),
        .O(\[1].X0xDP[1][5]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \[1].X0xDP[1][60]_i_1 
       (.I0(\[1].X0xDP[1][60]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep_n_0 ),
        .I3(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][61] ),
        .O(\core/core/ascon128_g.ascons_state/X0xDN[1] [60]));
  LUT6 #(
    .INIT(64'h9F906F6F909F6060)) 
    \[1].X0xDP[1][60]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][15] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][24] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep_n_0 ),
        .I3(\[1].X0xDP[1][63]_i_7_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][60] ),
        .I5(inputs_r[508]),
        .O(\[1].X0xDP[1][60]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \[1].X0xDP[1][61]_i_1 
       (.I0(\[1].X0xDP[1][61]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep_n_0 ),
        .I3(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][62] ),
        .O(\core/core/ascon128_g.ascons_state/X0xDN[1] [61]));
  LUT6 #(
    .INIT(64'h9F906F6F909F6060)) 
    \[1].X0xDP[1][61]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][16] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][25] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep_n_0 ),
        .I3(\[1].X0xDP[1][63]_i_7_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][61] ),
        .I5(inputs_r[509]),
        .O(\[1].X0xDP[1][61]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \[1].X0xDP[1][62]_i_1 
       (.I0(\[1].X0xDP[1][62]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep_n_0 ),
        .I3(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][63] ),
        .O(\core/core/ascon128_g.ascons_state/X0xDN[1] [62]));
  LUT6 #(
    .INIT(64'h9F906F6F909F6060)) 
    \[1].X0xDP[1][62]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][17] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][26] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep_n_0 ),
        .I3(\[1].X0xDP[1][63]_i_7_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][62] ),
        .I5(inputs_r[510]),
        .O(\[1].X0xDP[1][62]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h08000880AAAAAAAF)) 
    \[1].X0xDP[1][63]_i_1 
       (.I0(\[1].X0xDP[1][63]_i_3_n_0 ),
        .I1(\core/core/isFirstRoundOfTransformxS_reg_n_0 ),
        .I2(\core/core/FSMxDP [2]),
        .I3(\core/core/FSMxDP [1]),
        .I4(\core/core/FSMxDP [0]),
        .I5(\[2].X3xDP[2][63]_i_3_n_0 ),
        .O(\[1].X0xDP[1][63]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \[1].X0xDP[1][63]_i_3 
       (.I0(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__0_n_0 ),
        .O(\[1].X0xDP[1][63]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8228288228828228)) 
    \[1].X0xDP[1][63]_i_4 
       (.I0(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/p_59_in ),
        .I2(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/dom_variant_g.not_I0_and_I1/p_2_in ),
        .I3(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/dom_variant_g.not_I0_and_I1/p_14_in ),
        .I4(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/dom_variant_g.not_I0_and_I1/p_0_in13_in ),
        .I5(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/p_1_in45_in ),
        .O(\[1].X0xDP[1][63]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h9F906F6F909F6060)) 
    \[1].X0xDP[1][63]_i_5 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][18] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][27] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep_n_0 ),
        .I3(\[1].X0xDP[1][63]_i_7_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][63] ),
        .I5(inputs_r[511]),
        .O(\[1].X0xDP[1][63]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \[1].X0xDP[1][63]_i_6 
       (.I0(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/dom_variant_g.not_I1_and_I2/p_2_in ),
        .I1(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/dom_variant_g.not_I1_and_I2/p_14_in ),
        .I2(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/dom_variant_g.not_I1_and_I2/p_0_in13_in ),
        .I3(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/p_1_in48_in ),
        .O(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/p_59_in ));
  LUT4 #(
    .INIT(16'hFD4F)) 
    \[1].X0xDP[1][63]_i_7 
       (.I0(\core/core/isEncryptionxSP ),
        .I1(\core/core/FSMxDP [0]),
        .I2(\core/core/FSMxDP [1]),
        .I3(\core/core/FSMxDP [2]),
        .O(\[1].X0xDP[1][63]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \[1].X0xDP[1][6]_i_1 
       (.I0(\[1].X0xDP[1][6]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep_n_0 ),
        .I3(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][7] ),
        .O(\core/core/ascon128_g.ascons_state/X0xDN[1] [6]));
  LUT6 #(
    .INIT(64'h9F90909F6F6F6060)) 
    \[1].X0xDP[1][6]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][34] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][25] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep_n_0 ),
        .I3(\[1].X0xDP[1][63]_i_7_n_0 ),
        .I4(inputs_r[454]),
        .I5(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][6] ),
        .O(\[1].X0xDP[1][6]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \[1].X0xDP[1][7]_i_1 
       (.I0(\[1].X0xDP[1][7]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep_n_0 ),
        .I3(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][8] ),
        .O(\core/core/ascon128_g.ascons_state/X0xDN[1] [7]));
  LUT6 #(
    .INIT(64'h9F90909F6F6F6060)) 
    \[1].X0xDP[1][7]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][35] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][26] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep_n_0 ),
        .I3(\[1].X0xDP[1][63]_i_7_n_0 ),
        .I4(inputs_r[455]),
        .I5(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][7] ),
        .O(\[1].X0xDP[1][7]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \[1].X0xDP[1][8]_i_1 
       (.I0(\[1].X0xDP[1][8]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep_n_0 ),
        .I3(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][9] ),
        .O(\core/core/ascon128_g.ascons_state/X0xDN[1] [8]));
  LUT6 #(
    .INIT(64'h9F90909F6F6F6060)) 
    \[1].X0xDP[1][8]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][36] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][27] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep_n_0 ),
        .I3(\[1].X0xDP[1][63]_i_7_n_0 ),
        .I4(inputs_r[456]),
        .I5(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][8] ),
        .O(\[1].X0xDP[1][8]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \[1].X0xDP[1][9]_i_1 
       (.I0(\[1].X0xDP[1][9]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep_n_0 ),
        .I3(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][10] ),
        .O(\core/core/ascon128_g.ascons_state/X0xDN[1] [9]));
  LUT6 #(
    .INIT(64'h9F90909F6F6F6060)) 
    \[1].X0xDP[1][9]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][37] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][28] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep_n_0 ),
        .I3(\[1].X0xDP[1][63]_i_7_n_0 ),
        .I4(inputs_r[457]),
        .I5(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][9] ),
        .O(\[1].X0xDP[1][9]_i_2_n_0 ));
  MUXF7 \[1].X0xDP_reg[1][63]_i_2 
       (.I0(\[1].X0xDP[1][63]_i_4_n_0 ),
        .I1(\[1].X0xDP[1][63]_i_5_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X0xDN[1] [63]),
        .S(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[1].X1xDP[1][0]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/X1SboxInxD[0] [1]),
        .I1(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][39] ),
        .I2(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][61] ),
        .I3(\[1].X1xDP[1][62]_i_2_n_0 ),
        .I4(\[1].X1xDP[1][0]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X1xDN[1] [0]));
  LUT6 #(
    .INIT(64'h44F488F8FFFF88F8)) 
    \[1].X1xDP[1][0]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/X1SboxInxD[0] [1]),
        .I1(\[2].X2xDP[2][63]_i_3_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][1] ),
        .I3(\[1].X1xDP[1][63]_i_4_n_0 ),
        .I4(inputs_r[64]),
        .I5(\[2].X1xDP[2][63]_i_3_n_0 ),
        .O(\[1].X1xDP[1][0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[1].X1xDP[1][10]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][7] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][10] ),
        .I2(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][49] ),
        .I3(\[1].X1xDP[1][62]_i_2_n_0 ),
        .I4(\[1].X1xDP[1][10]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X1xDN[1] [10]));
  LUT6 #(
    .INIT(64'h44F488F8FFFF88F8)) 
    \[1].X1xDP[1][10]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][10] ),
        .I1(\[2].X2xDP[2][63]_i_3_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][11] ),
        .I3(\[1].X1xDP[1][63]_i_4_n_0 ),
        .I4(inputs_r[74]),
        .I5(\[2].X1xDP[2][63]_i_3_n_0 ),
        .O(\[1].X1xDP[1][10]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[1].X1xDP[1][11]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][8] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][11] ),
        .I2(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][50] ),
        .I3(\[1].X1xDP[1][62]_i_2_n_0 ),
        .I4(\[1].X1xDP[1][11]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X1xDN[1] [11]));
  LUT6 #(
    .INIT(64'h44F488F8FFFF88F8)) 
    \[1].X1xDP[1][11]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][11] ),
        .I1(\[2].X2xDP[2][63]_i_3_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][12] ),
        .I3(\[1].X1xDP[1][63]_i_4_n_0 ),
        .I4(inputs_r[75]),
        .I5(\[2].X1xDP[2][63]_i_3_n_0 ),
        .O(\[1].X1xDP[1][11]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[1].X1xDP[1][12]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][9] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][12] ),
        .I2(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][51] ),
        .I3(\[1].X1xDP[1][62]_i_2_n_0 ),
        .I4(\[1].X1xDP[1][12]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X1xDN[1] [12]));
  LUT6 #(
    .INIT(64'h44F488F8FFFF88F8)) 
    \[1].X1xDP[1][12]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][12] ),
        .I1(\[2].X2xDP[2][63]_i_3_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][13] ),
        .I3(\[1].X1xDP[1][63]_i_4_n_0 ),
        .I4(inputs_r[76]),
        .I5(\[2].X1xDP[2][63]_i_3_n_0 ),
        .O(\[1].X1xDP[1][12]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[1].X1xDP[1][13]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][10] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][13] ),
        .I2(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][52] ),
        .I3(\[1].X1xDP[1][62]_i_2_n_0 ),
        .I4(\[1].X1xDP[1][13]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X1xDN[1] [13]));
  LUT6 #(
    .INIT(64'h44F488F8FFFF88F8)) 
    \[1].X1xDP[1][13]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][13] ),
        .I1(\[2].X2xDP[2][63]_i_3_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][14] ),
        .I3(\[1].X1xDP[1][63]_i_4_n_0 ),
        .I4(inputs_r[77]),
        .I5(\[2].X1xDP[2][63]_i_3_n_0 ),
        .O(\[1].X1xDP[1][13]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[1].X1xDP[1][14]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][11] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][14] ),
        .I2(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][53] ),
        .I3(\[1].X1xDP[1][62]_i_2_n_0 ),
        .I4(\[1].X1xDP[1][14]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X1xDN[1] [14]));
  LUT6 #(
    .INIT(64'h44F488F8FFFF88F8)) 
    \[1].X1xDP[1][14]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][14] ),
        .I1(\[2].X2xDP[2][63]_i_3_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][15] ),
        .I3(\[1].X1xDP[1][63]_i_4_n_0 ),
        .I4(inputs_r[78]),
        .I5(\[2].X1xDP[2][63]_i_3_n_0 ),
        .O(\[1].X1xDP[1][14]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[1].X1xDP[1][15]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][12] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][15] ),
        .I2(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][54] ),
        .I3(\[1].X1xDP[1][62]_i_2_n_0 ),
        .I4(\[1].X1xDP[1][15]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X1xDN[1] [15]));
  LUT6 #(
    .INIT(64'h44F488F8FFFF88F8)) 
    \[1].X1xDP[1][15]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][15] ),
        .I1(\[2].X2xDP[2][63]_i_3_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][16] ),
        .I3(\[1].X1xDP[1][63]_i_4_n_0 ),
        .I4(inputs_r[79]),
        .I5(\[2].X1xDP[2][63]_i_3_n_0 ),
        .O(\[1].X1xDP[1][15]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[1].X1xDP[1][16]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][13] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][16] ),
        .I2(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][55] ),
        .I3(\[1].X1xDP[1][62]_i_2_n_0 ),
        .I4(\[1].X1xDP[1][16]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X1xDN[1] [16]));
  LUT6 #(
    .INIT(64'h44F488F8FFFF88F8)) 
    \[1].X1xDP[1][16]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][16] ),
        .I1(\[2].X2xDP[2][63]_i_3_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][17] ),
        .I3(\[1].X1xDP[1][63]_i_4_n_0 ),
        .I4(inputs_r[80]),
        .I5(\[2].X1xDP[2][63]_i_3_n_0 ),
        .O(\[1].X1xDP[1][16]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[1].X1xDP[1][17]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][14] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][17] ),
        .I2(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][56] ),
        .I3(\[1].X1xDP[1][62]_i_2_n_0 ),
        .I4(\[1].X1xDP[1][17]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X1xDN[1] [17]));
  LUT6 #(
    .INIT(64'h44F488F8FFFF88F8)) 
    \[1].X1xDP[1][17]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][17] ),
        .I1(\[2].X2xDP[2][63]_i_3_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][18] ),
        .I3(\[1].X1xDP[1][63]_i_4_n_0 ),
        .I4(inputs_r[81]),
        .I5(\[2].X1xDP[2][63]_i_3_n_0 ),
        .O(\[1].X1xDP[1][17]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[1].X1xDP[1][18]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][15] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][18] ),
        .I2(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][57] ),
        .I3(\[1].X1xDP[1][62]_i_2_n_0 ),
        .I4(\[1].X1xDP[1][18]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X1xDN[1] [18]));
  LUT6 #(
    .INIT(64'h44F488F8FFFF88F8)) 
    \[1].X1xDP[1][18]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][18] ),
        .I1(\[2].X2xDP[2][63]_i_3_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][19] ),
        .I3(\[1].X1xDP[1][63]_i_4_n_0 ),
        .I4(inputs_r[82]),
        .I5(\[2].X1xDP[2][63]_i_3_n_0 ),
        .O(\[1].X1xDP[1][18]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[1].X1xDP[1][19]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][16] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][19] ),
        .I2(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][58] ),
        .I3(\[1].X1xDP[1][62]_i_2_n_0 ),
        .I4(\[1].X1xDP[1][19]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X1xDN[1] [19]));
  LUT6 #(
    .INIT(64'h44F488F8FFFF88F8)) 
    \[1].X1xDP[1][19]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][19] ),
        .I1(\[2].X2xDP[2][63]_i_3_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][20] ),
        .I3(\[1].X1xDP[1][63]_i_4_n_0 ),
        .I4(inputs_r[83]),
        .I5(\[2].X1xDP[2][63]_i_3_n_0 ),
        .O(\[1].X1xDP[1][19]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[1].X1xDP[1][1]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][1] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][40] ),
        .I2(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][62] ),
        .I3(\[1].X1xDP[1][62]_i_2_n_0 ),
        .I4(\[1].X1xDP[1][1]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X1xDN[1] [1]));
  LUT6 #(
    .INIT(64'h44F488F8FFFF88F8)) 
    \[1].X1xDP[1][1]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][1] ),
        .I1(\[2].X2xDP[2][63]_i_3_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][2] ),
        .I3(\[1].X1xDP[1][63]_i_4_n_0 ),
        .I4(inputs_r[65]),
        .I5(\[2].X1xDP[2][63]_i_3_n_0 ),
        .O(\[1].X1xDP[1][1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[1].X1xDP[1][20]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][17] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][20] ),
        .I2(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][59] ),
        .I3(\[1].X1xDP[1][62]_i_2_n_0 ),
        .I4(\[1].X1xDP[1][20]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X1xDN[1] [20]));
  LUT6 #(
    .INIT(64'h44F488F8FFFF88F8)) 
    \[1].X1xDP[1][20]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][20] ),
        .I1(\[2].X2xDP[2][63]_i_3_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][21] ),
        .I3(\[1].X1xDP[1][63]_i_4_n_0 ),
        .I4(inputs_r[84]),
        .I5(\[2].X1xDP[2][63]_i_3_n_0 ),
        .O(\[1].X1xDP[1][20]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[1].X1xDP[1][21]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][18] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][21] ),
        .I2(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][60] ),
        .I3(\[1].X1xDP[1][62]_i_2_n_0 ),
        .I4(\[1].X1xDP[1][21]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X1xDN[1] [21]));
  LUT6 #(
    .INIT(64'h44F488F8FFFF88F8)) 
    \[1].X1xDP[1][21]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][21] ),
        .I1(\[2].X2xDP[2][63]_i_3_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][22] ),
        .I3(\[1].X1xDP[1][63]_i_4_n_0 ),
        .I4(inputs_r[85]),
        .I5(\[2].X1xDP[2][63]_i_3_n_0 ),
        .O(\[1].X1xDP[1][21]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[1].X1xDP[1][22]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][19] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][22] ),
        .I2(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][61] ),
        .I3(\[1].X1xDP[1][62]_i_2_n_0 ),
        .I4(\[1].X1xDP[1][22]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X1xDN[1] [22]));
  LUT6 #(
    .INIT(64'h44F488F8FFFF88F8)) 
    \[1].X1xDP[1][22]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][22] ),
        .I1(\[2].X2xDP[2][63]_i_3_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][23] ),
        .I3(\[1].X1xDP[1][63]_i_4_n_0 ),
        .I4(inputs_r[86]),
        .I5(\[2].X1xDP[2][63]_i_3_n_0 ),
        .O(\[1].X1xDP[1][22]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[1].X1xDP[1][23]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][20] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][23] ),
        .I2(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][62] ),
        .I3(\[1].X1xDP[1][62]_i_2_n_0 ),
        .I4(\[1].X1xDP[1][23]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X1xDN[1] [23]));
  LUT6 #(
    .INIT(64'h44F488F8FFFF88F8)) 
    \[1].X1xDP[1][23]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][23] ),
        .I1(\[2].X2xDP[2][63]_i_3_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][24] ),
        .I3(\[1].X1xDP[1][63]_i_4_n_0 ),
        .I4(inputs_r[87]),
        .I5(\[2].X1xDP[2][63]_i_3_n_0 ),
        .O(\[1].X1xDP[1][23]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[1].X1xDP[1][24]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][21] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][24] ),
        .I2(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][63] ),
        .I3(\[1].X1xDP[1][62]_i_2_n_0 ),
        .I4(\[1].X1xDP[1][24]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X1xDN[1] [24]));
  LUT6 #(
    .INIT(64'h44F488F8FFFF88F8)) 
    \[1].X1xDP[1][24]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][24] ),
        .I1(\[2].X2xDP[2][63]_i_3_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][25] ),
        .I3(\[1].X1xDP[1][63]_i_4_n_0 ),
        .I4(inputs_r[88]),
        .I5(\[2].X1xDP[2][63]_i_3_n_0 ),
        .O(\[1].X1xDP[1][24]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[1].X1xDP[1][25]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/X1SboxInxD[0] [1]),
        .I1(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][22] ),
        .I2(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][25] ),
        .I3(\[1].X1xDP[1][62]_i_2_n_0 ),
        .I4(\[1].X1xDP[1][25]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X1xDN[1] [25]));
  LUT6 #(
    .INIT(64'h44F488F8FFFF88F8)) 
    \[1].X1xDP[1][25]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][25] ),
        .I1(\[2].X2xDP[2][63]_i_3_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][26] ),
        .I3(\[1].X1xDP[1][63]_i_4_n_0 ),
        .I4(inputs_r[89]),
        .I5(\[2].X1xDP[2][63]_i_3_n_0 ),
        .O(\[1].X1xDP[1][25]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[1].X1xDP[1][26]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][1] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][23] ),
        .I2(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][26] ),
        .I3(\[1].X1xDP[1][62]_i_2_n_0 ),
        .I4(\[1].X1xDP[1][26]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X1xDN[1] [26]));
  LUT6 #(
    .INIT(64'h44F488F8FFFF88F8)) 
    \[1].X1xDP[1][26]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][26] ),
        .I1(\[2].X2xDP[2][63]_i_3_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][27] ),
        .I3(\[1].X1xDP[1][63]_i_4_n_0 ),
        .I4(inputs_r[90]),
        .I5(\[2].X1xDP[2][63]_i_3_n_0 ),
        .O(\[1].X1xDP[1][26]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[1].X1xDP[1][27]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][2] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][24] ),
        .I2(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][27] ),
        .I3(\[1].X1xDP[1][62]_i_2_n_0 ),
        .I4(\[1].X1xDP[1][27]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X1xDN[1] [27]));
  LUT6 #(
    .INIT(64'h44F488F8FFFF88F8)) 
    \[1].X1xDP[1][27]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][27] ),
        .I1(\[2].X2xDP[2][63]_i_3_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][28] ),
        .I3(\[1].X1xDP[1][63]_i_4_n_0 ),
        .I4(inputs_r[91]),
        .I5(\[2].X1xDP[2][63]_i_3_n_0 ),
        .O(\[1].X1xDP[1][27]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[1].X1xDP[1][28]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][3] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][25] ),
        .I2(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][28] ),
        .I3(\[1].X1xDP[1][62]_i_2_n_0 ),
        .I4(\[1].X1xDP[1][28]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X1xDN[1] [28]));
  LUT6 #(
    .INIT(64'h44F488F8FFFF88F8)) 
    \[1].X1xDP[1][28]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][28] ),
        .I1(\[2].X2xDP[2][63]_i_3_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][29] ),
        .I3(\[1].X1xDP[1][63]_i_4_n_0 ),
        .I4(inputs_r[92]),
        .I5(\[2].X1xDP[2][63]_i_3_n_0 ),
        .O(\[1].X1xDP[1][28]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[1].X1xDP[1][29]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][4] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][26] ),
        .I2(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][29] ),
        .I3(\[1].X1xDP[1][62]_i_2_n_0 ),
        .I4(\[1].X1xDP[1][29]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X1xDN[1] [29]));
  LUT6 #(
    .INIT(64'h44F488F8FFFF88F8)) 
    \[1].X1xDP[1][29]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][29] ),
        .I1(\[2].X2xDP[2][63]_i_3_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][30] ),
        .I3(\[1].X1xDP[1][63]_i_4_n_0 ),
        .I4(inputs_r[93]),
        .I5(\[2].X1xDP[2][63]_i_3_n_0 ),
        .O(\[1].X1xDP[1][29]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[1].X1xDP[1][2]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][2] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][41] ),
        .I2(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][63] ),
        .I3(\[1].X1xDP[1][62]_i_2_n_0 ),
        .I4(\[1].X1xDP[1][2]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X1xDN[1] [2]));
  LUT6 #(
    .INIT(64'h44F488F8FFFF88F8)) 
    \[1].X1xDP[1][2]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][2] ),
        .I1(\[2].X2xDP[2][63]_i_3_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][3] ),
        .I3(\[1].X1xDP[1][63]_i_4_n_0 ),
        .I4(inputs_r[66]),
        .I5(\[2].X1xDP[2][63]_i_3_n_0 ),
        .O(\[1].X1xDP[1][2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[1].X1xDP[1][30]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][5] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][27] ),
        .I2(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][30] ),
        .I3(\[1].X1xDP[1][62]_i_2_n_0 ),
        .I4(\[1].X1xDP[1][30]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X1xDN[1] [30]));
  LUT6 #(
    .INIT(64'h44F488F8FFFF88F8)) 
    \[1].X1xDP[1][30]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][30] ),
        .I1(\[2].X2xDP[2][63]_i_3_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][31] ),
        .I3(\[1].X1xDP[1][63]_i_4_n_0 ),
        .I4(inputs_r[94]),
        .I5(\[2].X1xDP[2][63]_i_3_n_0 ),
        .O(\[1].X1xDP[1][30]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[1].X1xDP[1][31]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][6] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][28] ),
        .I2(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][31] ),
        .I3(\[1].X1xDP[1][62]_i_2_n_0 ),
        .I4(\[1].X1xDP[1][31]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X1xDN[1] [31]));
  LUT6 #(
    .INIT(64'h44F488F8FFFF88F8)) 
    \[1].X1xDP[1][31]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][31] ),
        .I1(\[2].X2xDP[2][63]_i_3_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][32] ),
        .I3(\[1].X1xDP[1][63]_i_4_n_0 ),
        .I4(inputs_r[95]),
        .I5(\[2].X1xDP[2][63]_i_3_n_0 ),
        .O(\[1].X1xDP[1][31]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[1].X1xDP[1][32]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][7] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][29] ),
        .I2(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][32] ),
        .I3(\[1].X1xDP[1][62]_i_2_n_0 ),
        .I4(\[1].X1xDP[1][32]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X1xDN[1] [32]));
  LUT6 #(
    .INIT(64'h44F488F8FFFF88F8)) 
    \[1].X1xDP[1][32]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][32] ),
        .I1(\[2].X2xDP[2][63]_i_3_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][33] ),
        .I3(\[1].X1xDP[1][63]_i_4_n_0 ),
        .I4(inputs_r[96]),
        .I5(\[2].X1xDP[2][63]_i_3_n_0 ),
        .O(\[1].X1xDP[1][32]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[1].X1xDP[1][33]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][8] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][30] ),
        .I2(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][33] ),
        .I3(\[1].X1xDP[1][62]_i_2_n_0 ),
        .I4(\[1].X1xDP[1][33]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X1xDN[1] [33]));
  LUT6 #(
    .INIT(64'h44F488F8FFFF88F8)) 
    \[1].X1xDP[1][33]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][33] ),
        .I1(\[2].X2xDP[2][63]_i_3_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][34] ),
        .I3(\[1].X1xDP[1][63]_i_4_n_0 ),
        .I4(inputs_r[97]),
        .I5(\[2].X1xDP[2][63]_i_3_n_0 ),
        .O(\[1].X1xDP[1][33]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[1].X1xDP[1][34]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][9] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][31] ),
        .I2(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][34] ),
        .I3(\[1].X1xDP[1][62]_i_2_n_0 ),
        .I4(\[1].X1xDP[1][34]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X1xDN[1] [34]));
  LUT6 #(
    .INIT(64'h44F488F8FFFF88F8)) 
    \[1].X1xDP[1][34]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][34] ),
        .I1(\[2].X2xDP[2][63]_i_3_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][35] ),
        .I3(\[1].X1xDP[1][63]_i_4_n_0 ),
        .I4(inputs_r[98]),
        .I5(\[2].X1xDP[2][63]_i_3_n_0 ),
        .O(\[1].X1xDP[1][34]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[1].X1xDP[1][35]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][10] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][32] ),
        .I2(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][35] ),
        .I3(\[1].X1xDP[1][62]_i_2_n_0 ),
        .I4(\[1].X1xDP[1][35]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X1xDN[1] [35]));
  LUT6 #(
    .INIT(64'h44F488F8FFFF88F8)) 
    \[1].X1xDP[1][35]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][35] ),
        .I1(\[2].X2xDP[2][63]_i_3_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][36] ),
        .I3(\[1].X1xDP[1][63]_i_4_n_0 ),
        .I4(inputs_r[99]),
        .I5(\[2].X1xDP[2][63]_i_3_n_0 ),
        .O(\[1].X1xDP[1][35]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[1].X1xDP[1][36]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][11] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][33] ),
        .I2(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][36] ),
        .I3(\[1].X1xDP[1][62]_i_2_n_0 ),
        .I4(\[1].X1xDP[1][36]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X1xDN[1] [36]));
  LUT6 #(
    .INIT(64'h44F488F8FFFF88F8)) 
    \[1].X1xDP[1][36]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][36] ),
        .I1(\[2].X2xDP[2][63]_i_3_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][37] ),
        .I3(\[1].X1xDP[1][63]_i_4_n_0 ),
        .I4(inputs_r[100]),
        .I5(\[2].X1xDP[2][63]_i_3_n_0 ),
        .O(\[1].X1xDP[1][36]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[1].X1xDP[1][37]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][12] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][34] ),
        .I2(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][37] ),
        .I3(\[1].X1xDP[1][62]_i_2_n_0 ),
        .I4(\[1].X1xDP[1][37]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X1xDN[1] [37]));
  LUT6 #(
    .INIT(64'h44F488F8FFFF88F8)) 
    \[1].X1xDP[1][37]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][37] ),
        .I1(\[2].X2xDP[2][63]_i_3_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][38] ),
        .I3(\[1].X1xDP[1][63]_i_4_n_0 ),
        .I4(inputs_r[101]),
        .I5(\[2].X1xDP[2][63]_i_3_n_0 ),
        .O(\[1].X1xDP[1][37]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[1].X1xDP[1][38]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][13] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][35] ),
        .I2(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][38] ),
        .I3(\[1].X1xDP[1][62]_i_2_n_0 ),
        .I4(\[1].X1xDP[1][38]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X1xDN[1] [38]));
  LUT6 #(
    .INIT(64'h44F488F8FFFF88F8)) 
    \[1].X1xDP[1][38]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][38] ),
        .I1(\[2].X2xDP[2][63]_i_3_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][39] ),
        .I3(\[1].X1xDP[1][63]_i_4_n_0 ),
        .I4(inputs_r[102]),
        .I5(\[2].X1xDP[2][63]_i_3_n_0 ),
        .O(\[1].X1xDP[1][38]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[1].X1xDP[1][39]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][14] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][39] ),
        .I2(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][36] ),
        .I3(\[1].X1xDP[1][62]_i_2_n_0 ),
        .I4(\[1].X1xDP[1][39]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X1xDN[1] [39]));
  LUT6 #(
    .INIT(64'h44F488F8FFFF88F8)) 
    \[1].X1xDP[1][39]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][39] ),
        .I1(\[2].X2xDP[2][63]_i_3_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][40] ),
        .I3(\[1].X1xDP[1][63]_i_4_n_0 ),
        .I4(inputs_r[103]),
        .I5(\[2].X1xDP[2][63]_i_3_n_0 ),
        .O(\[1].X1xDP[1][39]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[1].X1xDP[1][3]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/X1SboxInxD[0] [1]),
        .I1(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][3] ),
        .I2(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][42] ),
        .I3(\[1].X1xDP[1][62]_i_2_n_0 ),
        .I4(\[1].X1xDP[1][3]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X1xDN[1] [3]));
  LUT6 #(
    .INIT(64'h44F488F8FFFF88F8)) 
    \[1].X1xDP[1][3]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][3] ),
        .I1(\[2].X2xDP[2][63]_i_3_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][4] ),
        .I3(\[1].X1xDP[1][63]_i_4_n_0 ),
        .I4(inputs_r[67]),
        .I5(\[2].X1xDP[2][63]_i_3_n_0 ),
        .O(\[1].X1xDP[1][3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[1].X1xDP[1][40]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][15] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][40] ),
        .I2(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][37] ),
        .I3(\[1].X1xDP[1][62]_i_2_n_0 ),
        .I4(\[1].X1xDP[1][40]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X1xDN[1] [40]));
  LUT6 #(
    .INIT(64'h44F488F8FFFF88F8)) 
    \[1].X1xDP[1][40]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][40] ),
        .I1(\[2].X2xDP[2][63]_i_3_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][41] ),
        .I3(\[1].X1xDP[1][63]_i_4_n_0 ),
        .I4(inputs_r[104]),
        .I5(\[2].X1xDP[2][63]_i_3_n_0 ),
        .O(\[1].X1xDP[1][40]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[1].X1xDP[1][41]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][16] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][41] ),
        .I2(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][38] ),
        .I3(\[1].X1xDP[1][62]_i_2_n_0 ),
        .I4(\[1].X1xDP[1][41]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X1xDN[1] [41]));
  LUT6 #(
    .INIT(64'h44F488F8FFFF88F8)) 
    \[1].X1xDP[1][41]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][41] ),
        .I1(\[2].X2xDP[2][63]_i_3_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][42] ),
        .I3(\[1].X1xDP[1][63]_i_4_n_0 ),
        .I4(inputs_r[105]),
        .I5(\[2].X1xDP[2][63]_i_3_n_0 ),
        .O(\[1].X1xDP[1][41]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[1].X1xDP[1][42]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][17] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][39] ),
        .I2(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][42] ),
        .I3(\[1].X1xDP[1][62]_i_2_n_0 ),
        .I4(\[1].X1xDP[1][42]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X1xDN[1] [42]));
  LUT6 #(
    .INIT(64'h44F488F8FFFF88F8)) 
    \[1].X1xDP[1][42]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][42] ),
        .I1(\[2].X2xDP[2][63]_i_3_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][43] ),
        .I3(\[1].X1xDP[1][63]_i_4_n_0 ),
        .I4(inputs_r[106]),
        .I5(\[2].X1xDP[2][63]_i_3_n_0 ),
        .O(\[1].X1xDP[1][42]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[1].X1xDP[1][43]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][18] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][40] ),
        .I2(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][43] ),
        .I3(\[1].X1xDP[1][62]_i_2_n_0 ),
        .I4(\[1].X1xDP[1][43]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X1xDN[1] [43]));
  LUT6 #(
    .INIT(64'h44F488F8FFFF88F8)) 
    \[1].X1xDP[1][43]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][43] ),
        .I1(\[2].X2xDP[2][63]_i_3_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][44] ),
        .I3(\[1].X1xDP[1][63]_i_4_n_0 ),
        .I4(inputs_r[107]),
        .I5(\[2].X1xDP[2][63]_i_3_n_0 ),
        .O(\[1].X1xDP[1][43]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[1].X1xDP[1][44]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][19] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][41] ),
        .I2(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][44] ),
        .I3(\[1].X1xDP[1][62]_i_2_n_0 ),
        .I4(\[1].X1xDP[1][44]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X1xDN[1] [44]));
  LUT6 #(
    .INIT(64'h44F488F8FFFF88F8)) 
    \[1].X1xDP[1][44]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][44] ),
        .I1(\[2].X2xDP[2][63]_i_3_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][45] ),
        .I3(\[1].X1xDP[1][63]_i_4_n_0 ),
        .I4(inputs_r[108]),
        .I5(\[2].X1xDP[2][63]_i_3_n_0 ),
        .O(\[1].X1xDP[1][44]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[1].X1xDP[1][45]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][20] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][42] ),
        .I2(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][45] ),
        .I3(\[1].X1xDP[1][62]_i_2_n_0 ),
        .I4(\[1].X1xDP[1][45]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X1xDN[1] [45]));
  LUT6 #(
    .INIT(64'h44F488F8FFFF88F8)) 
    \[1].X1xDP[1][45]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][45] ),
        .I1(\[2].X2xDP[2][63]_i_3_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][46] ),
        .I3(\[1].X1xDP[1][63]_i_4_n_0 ),
        .I4(inputs_r[109]),
        .I5(\[2].X1xDP[2][63]_i_3_n_0 ),
        .O(\[1].X1xDP[1][45]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[1].X1xDP[1][46]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][21] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][43] ),
        .I2(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][46] ),
        .I3(\[1].X1xDP[1][62]_i_2_n_0 ),
        .I4(\[1].X1xDP[1][46]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X1xDN[1] [46]));
  LUT6 #(
    .INIT(64'h44F488F8FFFF88F8)) 
    \[1].X1xDP[1][46]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][46] ),
        .I1(\[2].X2xDP[2][63]_i_3_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][47] ),
        .I3(\[1].X1xDP[1][63]_i_4_n_0 ),
        .I4(inputs_r[110]),
        .I5(\[2].X1xDP[2][63]_i_3_n_0 ),
        .O(\[1].X1xDP[1][46]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF8228)) 
    \[1].X1xDP[1][47]_i_1 
       (.I0(\[1].X1xDP[1][62]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][47] ),
        .I2(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][22] ),
        .I3(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][44] ),
        .I4(\[1].X1xDP[1][47]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X1xDN[1] [47]));
  LUT6 #(
    .INIT(64'h44F488F8FFFF88F8)) 
    \[1].X1xDP[1][47]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][47] ),
        .I1(\[2].X2xDP[2][63]_i_3_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][48] ),
        .I3(\[1].X1xDP[1][63]_i_4_n_0 ),
        .I4(inputs_r[111]),
        .I5(\[2].X1xDP[2][63]_i_3_n_0 ),
        .O(\[1].X1xDP[1][47]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF8228)) 
    \[1].X1xDP[1][48]_i_1 
       (.I0(\[1].X1xDP[1][62]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][48] ),
        .I2(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][23] ),
        .I3(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][45] ),
        .I4(\[1].X1xDP[1][48]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X1xDN[1] [48]));
  LUT6 #(
    .INIT(64'h44F488F8FFFF88F8)) 
    \[1].X1xDP[1][48]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][48] ),
        .I1(\[2].X2xDP[2][63]_i_3_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][49] ),
        .I3(\[1].X1xDP[1][63]_i_4_n_0 ),
        .I4(inputs_r[112]),
        .I5(\[2].X1xDP[2][63]_i_3_n_0 ),
        .O(\[1].X1xDP[1][48]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF8228)) 
    \[1].X1xDP[1][49]_i_1 
       (.I0(\[1].X1xDP[1][62]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][49] ),
        .I2(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][24] ),
        .I3(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][46] ),
        .I4(\[1].X1xDP[1][49]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X1xDN[1] [49]));
  LUT6 #(
    .INIT(64'h44F488F8FFFF88F8)) 
    \[1].X1xDP[1][49]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][49] ),
        .I1(\[2].X2xDP[2][63]_i_3_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][50] ),
        .I3(\[1].X1xDP[1][63]_i_4_n_0 ),
        .I4(inputs_r[113]),
        .I5(\[2].X1xDP[2][63]_i_3_n_0 ),
        .O(\[1].X1xDP[1][49]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[1].X1xDP[1][4]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][1] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][4] ),
        .I2(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][43] ),
        .I3(\[1].X1xDP[1][62]_i_2_n_0 ),
        .I4(\[1].X1xDP[1][4]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X1xDN[1] [4]));
  LUT6 #(
    .INIT(64'h44F488F8FFFF88F8)) 
    \[1].X1xDP[1][4]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][4] ),
        .I1(\[2].X2xDP[2][63]_i_3_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][5] ),
        .I3(\[1].X1xDP[1][63]_i_4_n_0 ),
        .I4(inputs_r[68]),
        .I5(\[2].X1xDP[2][63]_i_3_n_0 ),
        .O(\[1].X1xDP[1][4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF8228)) 
    \[1].X1xDP[1][50]_i_1 
       (.I0(\[1].X1xDP[1][62]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][50] ),
        .I2(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][25] ),
        .I3(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][47] ),
        .I4(\[1].X1xDP[1][50]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X1xDN[1] [50]));
  LUT6 #(
    .INIT(64'h44F488F8FFFF88F8)) 
    \[1].X1xDP[1][50]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][50] ),
        .I1(\[2].X2xDP[2][63]_i_3_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][51] ),
        .I3(\[1].X1xDP[1][63]_i_4_n_0 ),
        .I4(inputs_r[114]),
        .I5(\[2].X1xDP[2][63]_i_3_n_0 ),
        .O(\[1].X1xDP[1][50]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF8228)) 
    \[1].X1xDP[1][51]_i_1 
       (.I0(\[1].X1xDP[1][62]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][51] ),
        .I2(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][26] ),
        .I3(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][48] ),
        .I4(\[1].X1xDP[1][51]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X1xDN[1] [51]));
  LUT6 #(
    .INIT(64'h44F488F8FFFF88F8)) 
    \[1].X1xDP[1][51]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][51] ),
        .I1(\[2].X2xDP[2][63]_i_3_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][52] ),
        .I3(\[1].X1xDP[1][63]_i_4_n_0 ),
        .I4(inputs_r[115]),
        .I5(\[2].X1xDP[2][63]_i_3_n_0 ),
        .O(\[1].X1xDP[1][51]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF8228)) 
    \[1].X1xDP[1][52]_i_1 
       (.I0(\[1].X1xDP[1][62]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][52] ),
        .I2(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][27] ),
        .I3(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][49] ),
        .I4(\[1].X1xDP[1][52]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X1xDN[1] [52]));
  LUT6 #(
    .INIT(64'h44F488F8FFFF88F8)) 
    \[1].X1xDP[1][52]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][52] ),
        .I1(\[2].X2xDP[2][63]_i_3_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][53] ),
        .I3(\[1].X1xDP[1][63]_i_4_n_0 ),
        .I4(inputs_r[116]),
        .I5(\[2].X1xDP[2][63]_i_3_n_0 ),
        .O(\[1].X1xDP[1][52]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF8228)) 
    \[1].X1xDP[1][53]_i_1 
       (.I0(\[1].X1xDP[1][62]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][53] ),
        .I2(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][28] ),
        .I3(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][50] ),
        .I4(\[1].X1xDP[1][53]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X1xDN[1] [53]));
  LUT6 #(
    .INIT(64'h44F488F8FFFF88F8)) 
    \[1].X1xDP[1][53]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][53] ),
        .I1(\[2].X2xDP[2][63]_i_3_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][54] ),
        .I3(\[1].X1xDP[1][63]_i_4_n_0 ),
        .I4(inputs_r[117]),
        .I5(\[2].X1xDP[2][63]_i_3_n_0 ),
        .O(\[1].X1xDP[1][53]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF8228)) 
    \[1].X1xDP[1][54]_i_1 
       (.I0(\[1].X1xDP[1][62]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][54] ),
        .I2(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][29] ),
        .I3(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][51] ),
        .I4(\[1].X1xDP[1][54]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X1xDN[1] [54]));
  LUT6 #(
    .INIT(64'h44F488F8FFFF88F8)) 
    \[1].X1xDP[1][54]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][54] ),
        .I1(\[2].X2xDP[2][63]_i_3_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][55] ),
        .I3(\[1].X1xDP[1][63]_i_4_n_0 ),
        .I4(inputs_r[118]),
        .I5(\[2].X1xDP[2][63]_i_3_n_0 ),
        .O(\[1].X1xDP[1][54]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF8228)) 
    \[1].X1xDP[1][55]_i_1 
       (.I0(\[1].X1xDP[1][62]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][55] ),
        .I2(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][30] ),
        .I3(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][52] ),
        .I4(\[1].X1xDP[1][55]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X1xDN[1] [55]));
  LUT6 #(
    .INIT(64'h44F488F8FFFF88F8)) 
    \[1].X1xDP[1][55]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][55] ),
        .I1(\[2].X2xDP[2][63]_i_3_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][56] ),
        .I3(\[1].X1xDP[1][63]_i_4_n_0 ),
        .I4(inputs_r[119]),
        .I5(\[2].X1xDP[2][63]_i_3_n_0 ),
        .O(\[1].X1xDP[1][55]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF8228)) 
    \[1].X1xDP[1][56]_i_1 
       (.I0(\[1].X1xDP[1][62]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][56] ),
        .I2(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][31] ),
        .I3(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][53] ),
        .I4(\[1].X1xDP[1][56]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X1xDN[1] [56]));
  LUT6 #(
    .INIT(64'h44F488F8FFFF88F8)) 
    \[1].X1xDP[1][56]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][56] ),
        .I1(\[2].X2xDP[2][63]_i_3_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][57] ),
        .I3(\[1].X1xDP[1][63]_i_4_n_0 ),
        .I4(inputs_r[120]),
        .I5(\[2].X1xDP[2][63]_i_3_n_0 ),
        .O(\[1].X1xDP[1][56]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF8228)) 
    \[1].X1xDP[1][57]_i_1 
       (.I0(\[1].X1xDP[1][62]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][57] ),
        .I2(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][32] ),
        .I3(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][54] ),
        .I4(\[1].X1xDP[1][57]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X1xDN[1] [57]));
  LUT6 #(
    .INIT(64'h44F488F8FFFF88F8)) 
    \[1].X1xDP[1][57]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][57] ),
        .I1(\[2].X2xDP[2][63]_i_3_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][58] ),
        .I3(\[1].X1xDP[1][63]_i_4_n_0 ),
        .I4(inputs_r[121]),
        .I5(\[2].X1xDP[2][63]_i_3_n_0 ),
        .O(\[1].X1xDP[1][57]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF8228)) 
    \[1].X1xDP[1][58]_i_1 
       (.I0(\[1].X1xDP[1][62]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][58] ),
        .I2(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][33] ),
        .I3(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][55] ),
        .I4(\[1].X1xDP[1][58]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X1xDN[1] [58]));
  LUT6 #(
    .INIT(64'h44F488F8FFFF88F8)) 
    \[1].X1xDP[1][58]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][58] ),
        .I1(\[2].X2xDP[2][63]_i_3_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][59] ),
        .I3(\[1].X1xDP[1][63]_i_4_n_0 ),
        .I4(inputs_r[122]),
        .I5(\[2].X1xDP[2][63]_i_3_n_0 ),
        .O(\[1].X1xDP[1][58]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF8228)) 
    \[1].X1xDP[1][59]_i_1 
       (.I0(\[1].X1xDP[1][62]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][59] ),
        .I2(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][34] ),
        .I3(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][56] ),
        .I4(\[1].X1xDP[1][59]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X1xDN[1] [59]));
  LUT6 #(
    .INIT(64'h44F488F8FFFF88F8)) 
    \[1].X1xDP[1][59]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][59] ),
        .I1(\[2].X2xDP[2][63]_i_3_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][60] ),
        .I3(\[1].X1xDP[1][63]_i_4_n_0 ),
        .I4(inputs_r[123]),
        .I5(\[2].X1xDP[2][63]_i_3_n_0 ),
        .O(\[1].X1xDP[1][59]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[1].X1xDP[1][5]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][2] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][5] ),
        .I2(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][44] ),
        .I3(\[1].X1xDP[1][62]_i_2_n_0 ),
        .I4(\[1].X1xDP[1][5]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X1xDN[1] [5]));
  LUT6 #(
    .INIT(64'h44F488F8FFFF88F8)) 
    \[1].X1xDP[1][5]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][5] ),
        .I1(\[2].X2xDP[2][63]_i_3_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][6] ),
        .I3(\[1].X1xDP[1][63]_i_4_n_0 ),
        .I4(inputs_r[69]),
        .I5(\[2].X1xDP[2][63]_i_3_n_0 ),
        .O(\[1].X1xDP[1][5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF8228)) 
    \[1].X1xDP[1][60]_i_1 
       (.I0(\[1].X1xDP[1][62]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][60] ),
        .I2(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][35] ),
        .I3(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][57] ),
        .I4(\[1].X1xDP[1][60]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X1xDN[1] [60]));
  LUT6 #(
    .INIT(64'h44F488F8FFFF88F8)) 
    \[1].X1xDP[1][60]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][60] ),
        .I1(\[2].X2xDP[2][63]_i_3_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][61] ),
        .I3(\[1].X1xDP[1][63]_i_4_n_0 ),
        .I4(inputs_r[124]),
        .I5(\[2].X1xDP[2][63]_i_3_n_0 ),
        .O(\[1].X1xDP[1][60]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF8228)) 
    \[1].X1xDP[1][61]_i_1 
       (.I0(\[1].X1xDP[1][62]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][61] ),
        .I2(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][36] ),
        .I3(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][58] ),
        .I4(\[1].X1xDP[1][61]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X1xDN[1] [61]));
  LUT6 #(
    .INIT(64'h44F488F8FFFF88F8)) 
    \[1].X1xDP[1][61]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][61] ),
        .I1(\[2].X1xDP[2][63]_i_9_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][62] ),
        .I3(\[1].X1xDP[1][63]_i_4_n_0 ),
        .I4(inputs_r[125]),
        .I5(\[2].X1xDP[2][63]_i_7_n_0 ),
        .O(\[1].X1xDP[1][61]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF8228)) 
    \[1].X1xDP[1][62]_i_1 
       (.I0(\[1].X1xDP[1][62]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][62] ),
        .I2(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][37] ),
        .I3(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][59] ),
        .I4(\[1].X1xDP[1][62]_i_3_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X1xDN[1] [62]));
  LUT2 #(
    .INIT(4'h8)) 
    \[1].X1xDP[1][62]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__0_n_0 ),
        .O(\[1].X1xDP[1][62]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h44F488F8FFFF88F8)) 
    \[1].X1xDP[1][62]_i_3 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][62] ),
        .I1(\[2].X1xDP[2][63]_i_9_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][63] ),
        .I3(\[1].X1xDP[1][63]_i_4_n_0 ),
        .I4(inputs_r[126]),
        .I5(\[2].X1xDP[2][63]_i_7_n_0 ),
        .O(\[1].X1xDP[1][62]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFBFFFBAFFFAFFBA)) 
    \[1].X1xDP[1][63]_i_1 
       (.I0(\[1].X1xDP[1][63]_i_2_n_0 ),
        .I1(\[2].X1xDP[2][63]_i_7_n_0 ),
        .I2(inputs_r[127]),
        .I3(\[1].X1xDP[1][63]_i_3_n_0 ),
        .I4(\[2].X1xDP[2][63]_i_9_n_0 ),
        .I5(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][63] ),
        .O(\core/core/ascon128_g.ascons_state/X1xDN[1] [63]));
  LUT4 #(
    .INIT(16'h9600)) 
    \[1].X1xDP[1][63]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][60] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][38] ),
        .I2(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][63] ),
        .I3(\[1].X1xDP[1][62]_i_2_n_0 ),
        .O(\[1].X1xDP[1][63]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000096696996)) 
    \[1].X1xDP[1][63]_i_3 
       (.I0(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/p_59_in ),
        .I1(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/p_3_in35_in ),
        .I2(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/dom_variant_g.not_I2_and_I3/p_0_in13_in ),
        .I3(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/dom_variant_g.not_I2_and_I3/p_14_in ),
        .I4(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/dom_variant_g.not_I2_and_I3/p_2_in ),
        .I5(\[1].X1xDP[1][63]_i_4_n_0 ),
        .O(\[1].X1xDP[1][63]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \[1].X1xDP[1][63]_i_4 
       (.I0(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__0_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__2_n_0 ),
        .O(\[1].X1xDP[1][63]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[1].X1xDP[1][6]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][3] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][6] ),
        .I2(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][45] ),
        .I3(\[1].X1xDP[1][62]_i_2_n_0 ),
        .I4(\[1].X1xDP[1][6]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X1xDN[1] [6]));
  LUT6 #(
    .INIT(64'h44F488F8FFFF88F8)) 
    \[1].X1xDP[1][6]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][6] ),
        .I1(\[2].X2xDP[2][63]_i_3_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][7] ),
        .I3(\[1].X1xDP[1][63]_i_4_n_0 ),
        .I4(inputs_r[70]),
        .I5(\[2].X1xDP[2][63]_i_3_n_0 ),
        .O(\[1].X1xDP[1][6]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[1].X1xDP[1][7]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][4] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][7] ),
        .I2(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][46] ),
        .I3(\[1].X1xDP[1][62]_i_2_n_0 ),
        .I4(\[1].X1xDP[1][7]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X1xDN[1] [7]));
  LUT6 #(
    .INIT(64'h44F488F8FFFF88F8)) 
    \[1].X1xDP[1][7]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][7] ),
        .I1(\[2].X2xDP[2][63]_i_3_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][8] ),
        .I3(\[1].X1xDP[1][63]_i_4_n_0 ),
        .I4(inputs_r[71]),
        .I5(\[2].X1xDP[2][63]_i_3_n_0 ),
        .O(\[1].X1xDP[1][7]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[1].X1xDP[1][8]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][5] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][8] ),
        .I2(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][47] ),
        .I3(\[1].X1xDP[1][62]_i_2_n_0 ),
        .I4(\[1].X1xDP[1][8]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X1xDN[1] [8]));
  LUT6 #(
    .INIT(64'h44F488F8FFFF88F8)) 
    \[1].X1xDP[1][8]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][8] ),
        .I1(\[2].X2xDP[2][63]_i_3_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][9] ),
        .I3(\[1].X1xDP[1][63]_i_4_n_0 ),
        .I4(inputs_r[72]),
        .I5(\[2].X1xDP[2][63]_i_3_n_0 ),
        .O(\[1].X1xDP[1][8]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[1].X1xDP[1][9]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][6] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][9] ),
        .I2(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][48] ),
        .I3(\[1].X1xDP[1][62]_i_2_n_0 ),
        .I4(\[1].X1xDP[1][9]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X1xDN[1] [9]));
  LUT6 #(
    .INIT(64'h44F488F8FFFF88F8)) 
    \[1].X1xDP[1][9]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][9] ),
        .I1(\[2].X2xDP[2][63]_i_3_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][10] ),
        .I3(\[1].X1xDP[1][63]_i_4_n_0 ),
        .I4(inputs_r[73]),
        .I5(\[2].X1xDP[2][63]_i_3_n_0 ),
        .O(\[1].X1xDP[1][9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h909F6F60AFA0AFA0)) 
    \[1].X2xDP[1][0]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][1] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][6] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__2_n_0 ),
        .I3(inputs_r[0]),
        .I4(\core/core/ascon128_g.ascons_state/X2SboxInxD[0] [1]),
        .I5(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__1_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X2xDN[1] [0]));
  LUT6 #(
    .INIT(64'h909F6F60AFA0AFA0)) 
    \[1].X2xDP[1][10]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][11] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][16] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__1_n_0 ),
        .I3(inputs_r[10]),
        .I4(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][10] ),
        .I5(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__1_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X2xDN[1] [10]));
  LUT6 #(
    .INIT(64'h909F6F60AFA0AFA0)) 
    \[1].X2xDP[1][11]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][12] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][17] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__1_n_0 ),
        .I3(inputs_r[11]),
        .I4(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][11] ),
        .I5(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__1_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X2xDN[1] [11]));
  LUT6 #(
    .INIT(64'h909F6F60AFA0AFA0)) 
    \[1].X2xDP[1][12]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][13] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][18] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__1_n_0 ),
        .I3(inputs_r[12]),
        .I4(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][12] ),
        .I5(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__1_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X2xDN[1] [12]));
  LUT6 #(
    .INIT(64'h909F6F60AFA0AFA0)) 
    \[1].X2xDP[1][13]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][14] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][19] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__1_n_0 ),
        .I3(inputs_r[13]),
        .I4(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][13] ),
        .I5(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__1_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X2xDN[1] [13]));
  LUT6 #(
    .INIT(64'h909F6F60AFA0AFA0)) 
    \[1].X2xDP[1][14]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][15] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][20] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__1_n_0 ),
        .I3(inputs_r[14]),
        .I4(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][14] ),
        .I5(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__1_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X2xDN[1] [14]));
  LUT6 #(
    .INIT(64'h909F6F60AFA0AFA0)) 
    \[1].X2xDP[1][15]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][16] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][21] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__1_n_0 ),
        .I3(inputs_r[15]),
        .I4(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][15] ),
        .I5(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__1_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X2xDN[1] [15]));
  LUT6 #(
    .INIT(64'h909F6F60AFA0AFA0)) 
    \[1].X2xDP[1][16]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][17] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][22] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__1_n_0 ),
        .I3(inputs_r[16]),
        .I4(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][16] ),
        .I5(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__1_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X2xDN[1] [16]));
  LUT6 #(
    .INIT(64'h909F6F60AFA0AFA0)) 
    \[1].X2xDP[1][17]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][18] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][23] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__1_n_0 ),
        .I3(inputs_r[17]),
        .I4(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][17] ),
        .I5(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__1_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X2xDN[1] [17]));
  LUT6 #(
    .INIT(64'h909F6F60AFA0AFA0)) 
    \[1].X2xDP[1][18]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][19] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][24] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__1_n_0 ),
        .I3(inputs_r[18]),
        .I4(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][18] ),
        .I5(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__1_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X2xDN[1] [18]));
  LUT6 #(
    .INIT(64'h909F6F60AFA0AFA0)) 
    \[1].X2xDP[1][19]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][20] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][25] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__1_n_0 ),
        .I3(inputs_r[19]),
        .I4(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][19] ),
        .I5(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__1_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X2xDN[1] [19]));
  LUT6 #(
    .INIT(64'h909F6F60AFA0AFA0)) 
    \[1].X2xDP[1][1]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][2] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][7] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__2_n_0 ),
        .I3(inputs_r[1]),
        .I4(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][1] ),
        .I5(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__1_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X2xDN[1] [1]));
  LUT6 #(
    .INIT(64'h909F6F60AFA0AFA0)) 
    \[1].X2xDP[1][20]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][21] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][26] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__1_n_0 ),
        .I3(inputs_r[20]),
        .I4(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][20] ),
        .I5(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__1_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X2xDN[1] [20]));
  LUT6 #(
    .INIT(64'h909F6F60AFA0AFA0)) 
    \[1].X2xDP[1][21]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][22] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][27] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__1_n_0 ),
        .I3(inputs_r[21]),
        .I4(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][21] ),
        .I5(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__1_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X2xDN[1] [21]));
  LUT6 #(
    .INIT(64'h909F6F60AFA0AFA0)) 
    \[1].X2xDP[1][22]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][23] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][28] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__1_n_0 ),
        .I3(inputs_r[22]),
        .I4(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][22] ),
        .I5(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__1_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X2xDN[1] [22]));
  LUT6 #(
    .INIT(64'h909F6F60AFA0AFA0)) 
    \[1].X2xDP[1][23]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][24] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][29] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__1_n_0 ),
        .I3(inputs_r[23]),
        .I4(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][23] ),
        .I5(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__1_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X2xDN[1] [23]));
  LUT6 #(
    .INIT(64'h909F6F60AFA0AFA0)) 
    \[1].X2xDP[1][24]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][25] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][30] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__1_n_0 ),
        .I3(inputs_r[24]),
        .I4(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][24] ),
        .I5(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__1_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X2xDN[1] [24]));
  LUT6 #(
    .INIT(64'h909F6F60AFA0AFA0)) 
    \[1].X2xDP[1][25]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][26] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][31] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__1_n_0 ),
        .I3(inputs_r[25]),
        .I4(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][25] ),
        .I5(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__1_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X2xDN[1] [25]));
  LUT6 #(
    .INIT(64'h909F6F60AFA0AFA0)) 
    \[1].X2xDP[1][26]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][27] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][32] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__1_n_0 ),
        .I3(inputs_r[26]),
        .I4(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][26] ),
        .I5(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__1_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X2xDN[1] [26]));
  LUT6 #(
    .INIT(64'h909F6F60AFA0AFA0)) 
    \[1].X2xDP[1][27]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][28] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][33] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__1_n_0 ),
        .I3(inputs_r[27]),
        .I4(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][27] ),
        .I5(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__1_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X2xDN[1] [27]));
  LUT6 #(
    .INIT(64'h909F6F60AFA0AFA0)) 
    \[1].X2xDP[1][28]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][29] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][34] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__1_n_0 ),
        .I3(inputs_r[28]),
        .I4(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][28] ),
        .I5(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__1_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X2xDN[1] [28]));
  LUT6 #(
    .INIT(64'h909F6F60AFA0AFA0)) 
    \[1].X2xDP[1][29]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][30] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][35] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__1_n_0 ),
        .I3(inputs_r[29]),
        .I4(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][29] ),
        .I5(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__1_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X2xDN[1] [29]));
  LUT6 #(
    .INIT(64'h909F6F60AFA0AFA0)) 
    \[1].X2xDP[1][2]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][3] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][8] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__2_n_0 ),
        .I3(inputs_r[2]),
        .I4(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][2] ),
        .I5(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__1_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X2xDN[1] [2]));
  LUT6 #(
    .INIT(64'h909F6F60AFA0AFA0)) 
    \[1].X2xDP[1][30]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][31] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][36] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__1_n_0 ),
        .I3(inputs_r[30]),
        .I4(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][30] ),
        .I5(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__1_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X2xDN[1] [30]));
  LUT6 #(
    .INIT(64'h909F6F60AFA0AFA0)) 
    \[1].X2xDP[1][31]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][32] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][37] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__1_n_0 ),
        .I3(inputs_r[31]),
        .I4(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][31] ),
        .I5(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__1_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X2xDN[1] [31]));
  LUT6 #(
    .INIT(64'h909F6F60AFA0AFA0)) 
    \[1].X2xDP[1][32]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][33] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][38] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__1_n_0 ),
        .I3(inputs_r[32]),
        .I4(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][32] ),
        .I5(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__1_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X2xDN[1] [32]));
  LUT6 #(
    .INIT(64'h909F6F60AFA0AFA0)) 
    \[1].X2xDP[1][33]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][34] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][39] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__1_n_0 ),
        .I3(inputs_r[33]),
        .I4(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][33] ),
        .I5(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__1_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X2xDN[1] [33]));
  LUT6 #(
    .INIT(64'h909F6F60AFA0AFA0)) 
    \[1].X2xDP[1][34]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][35] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][40] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__1_n_0 ),
        .I3(inputs_r[34]),
        .I4(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][34] ),
        .I5(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__1_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X2xDN[1] [34]));
  LUT6 #(
    .INIT(64'h909F6F60AFA0AFA0)) 
    \[1].X2xDP[1][35]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][36] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][41] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__1_n_0 ),
        .I3(inputs_r[35]),
        .I4(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][35] ),
        .I5(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__1_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X2xDN[1] [35]));
  LUT6 #(
    .INIT(64'h909F6F60AFA0AFA0)) 
    \[1].X2xDP[1][36]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][37] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][42] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__1_n_0 ),
        .I3(inputs_r[36]),
        .I4(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][36] ),
        .I5(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__1_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X2xDN[1] [36]));
  LUT6 #(
    .INIT(64'h909F6F60AFA0AFA0)) 
    \[1].X2xDP[1][37]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][38] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][43] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__1_n_0 ),
        .I3(inputs_r[37]),
        .I4(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][37] ),
        .I5(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__1_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X2xDN[1] [37]));
  LUT6 #(
    .INIT(64'h909F6F60AFA0AFA0)) 
    \[1].X2xDP[1][38]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][39] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][44] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__1_n_0 ),
        .I3(inputs_r[38]),
        .I4(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][38] ),
        .I5(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__1_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X2xDN[1] [38]));
  LUT6 #(
    .INIT(64'h909F6F60AFA0AFA0)) 
    \[1].X2xDP[1][39]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][40] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][45] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__1_n_0 ),
        .I3(inputs_r[39]),
        .I4(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][39] ),
        .I5(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__1_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X2xDN[1] [39]));
  LUT6 #(
    .INIT(64'h909F6F60AFA0AFA0)) 
    \[1].X2xDP[1][3]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][4] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][9] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__2_n_0 ),
        .I3(inputs_r[3]),
        .I4(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][3] ),
        .I5(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__1_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X2xDN[1] [3]));
  LUT6 #(
    .INIT(64'h909F6F60AFA0AFA0)) 
    \[1].X2xDP[1][40]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][41] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][46] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__1_n_0 ),
        .I3(inputs_r[40]),
        .I4(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][40] ),
        .I5(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__1_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X2xDN[1] [40]));
  LUT6 #(
    .INIT(64'h909F6F60AFA0AFA0)) 
    \[1].X2xDP[1][41]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][42] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][47] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__1_n_0 ),
        .I3(inputs_r[41]),
        .I4(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][41] ),
        .I5(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__1_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X2xDN[1] [41]));
  LUT6 #(
    .INIT(64'h909F6F60AFA0AFA0)) 
    \[1].X2xDP[1][42]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][43] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][48] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__1_n_0 ),
        .I3(inputs_r[42]),
        .I4(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][42] ),
        .I5(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__1_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X2xDN[1] [42]));
  LUT6 #(
    .INIT(64'h909F6F60AFA0AFA0)) 
    \[1].X2xDP[1][43]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][44] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][49] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__1_n_0 ),
        .I3(inputs_r[43]),
        .I4(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][43] ),
        .I5(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__1_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X2xDN[1] [43]));
  LUT6 #(
    .INIT(64'h909F6F60AFA0AFA0)) 
    \[1].X2xDP[1][44]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][45] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][50] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__1_n_0 ),
        .I3(inputs_r[44]),
        .I4(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][44] ),
        .I5(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__1_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X2xDN[1] [44]));
  LUT6 #(
    .INIT(64'h909F6F60AFA0AFA0)) 
    \[1].X2xDP[1][45]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][46] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][51] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__1_n_0 ),
        .I3(inputs_r[45]),
        .I4(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][45] ),
        .I5(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__1_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X2xDN[1] [45]));
  LUT6 #(
    .INIT(64'h909F6F60AFA0AFA0)) 
    \[1].X2xDP[1][46]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][47] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][52] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__1_n_0 ),
        .I3(inputs_r[46]),
        .I4(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][46] ),
        .I5(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__1_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X2xDN[1] [46]));
  LUT6 #(
    .INIT(64'h909F6F60AFA0AFA0)) 
    \[1].X2xDP[1][47]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][48] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][53] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__1_n_0 ),
        .I3(inputs_r[47]),
        .I4(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][47] ),
        .I5(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__1_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X2xDN[1] [47]));
  LUT6 #(
    .INIT(64'h909F6F60AFA0AFA0)) 
    \[1].X2xDP[1][48]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][49] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][54] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__1_n_0 ),
        .I3(inputs_r[48]),
        .I4(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][48] ),
        .I5(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__1_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X2xDN[1] [48]));
  LUT6 #(
    .INIT(64'h909F6F60AFA0AFA0)) 
    \[1].X2xDP[1][49]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][50] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][55] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__1_n_0 ),
        .I3(inputs_r[49]),
        .I4(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][49] ),
        .I5(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__1_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X2xDN[1] [49]));
  LUT6 #(
    .INIT(64'h909F6F60AFA0AFA0)) 
    \[1].X2xDP[1][4]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][5] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][10] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__2_n_0 ),
        .I3(inputs_r[4]),
        .I4(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][4] ),
        .I5(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__1_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X2xDN[1] [4]));
  LUT6 #(
    .INIT(64'h909F6F60AFA0AFA0)) 
    \[1].X2xDP[1][50]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][51] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][56] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__1_n_0 ),
        .I3(inputs_r[50]),
        .I4(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][50] ),
        .I5(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__1_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X2xDN[1] [50]));
  LUT6 #(
    .INIT(64'h909F6F60AFA0AFA0)) 
    \[1].X2xDP[1][51]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][52] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][57] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__1_n_0 ),
        .I3(inputs_r[51]),
        .I4(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][51] ),
        .I5(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__1_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X2xDN[1] [51]));
  LUT6 #(
    .INIT(64'h909F6F60AFA0AFA0)) 
    \[1].X2xDP[1][52]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][53] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][58] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__1_n_0 ),
        .I3(inputs_r[52]),
        .I4(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][52] ),
        .I5(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__1_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X2xDN[1] [52]));
  LUT6 #(
    .INIT(64'h909F6F60AFA0AFA0)) 
    \[1].X2xDP[1][53]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][54] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][59] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__1_n_0 ),
        .I3(inputs_r[53]),
        .I4(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][53] ),
        .I5(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__1_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X2xDN[1] [53]));
  LUT6 #(
    .INIT(64'h909F6F60AFA0AFA0)) 
    \[1].X2xDP[1][54]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][55] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][60] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__1_n_0 ),
        .I3(inputs_r[54]),
        .I4(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][54] ),
        .I5(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__1_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X2xDN[1] [54]));
  LUT6 #(
    .INIT(64'h909F6F60AFA0AFA0)) 
    \[1].X2xDP[1][55]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][56] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][61] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__1_n_0 ),
        .I3(inputs_r[55]),
        .I4(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][55] ),
        .I5(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__1_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X2xDN[1] [55]));
  LUT6 #(
    .INIT(64'h909F6F60AFA0AFA0)) 
    \[1].X2xDP[1][56]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][57] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][62] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__1_n_0 ),
        .I3(inputs_r[56]),
        .I4(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][56] ),
        .I5(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__1_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X2xDN[1] [56]));
  LUT6 #(
    .INIT(64'h909F6F60AFA0AFA0)) 
    \[1].X2xDP[1][57]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][58] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][63] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__1_n_0 ),
        .I3(inputs_r[57]),
        .I4(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][57] ),
        .I5(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__1_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X2xDN[1] [57]));
  LUT6 #(
    .INIT(64'h909F6F60AFA0AFA0)) 
    \[1].X2xDP[1][58]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][59] ),
        .I1(\core/core/ascon128_g.ascons_state/X2SboxInxD[0] [1]),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__2_n_0 ),
        .I3(inputs_r[58]),
        .I4(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][58] ),
        .I5(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__1_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X2xDN[1] [58]));
  LUT6 #(
    .INIT(64'h909F6F60AFA0AFA0)) 
    \[1].X2xDP[1][59]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][60] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][1] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__2_n_0 ),
        .I3(inputs_r[59]),
        .I4(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][59] ),
        .I5(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__0_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X2xDN[1] [59]));
  LUT6 #(
    .INIT(64'h909F6F60AFA0AFA0)) 
    \[1].X2xDP[1][5]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][6] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][11] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__2_n_0 ),
        .I3(inputs_r[5]),
        .I4(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][5] ),
        .I5(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__1_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X2xDN[1] [5]));
  LUT6 #(
    .INIT(64'h909F6F60AFA0AFA0)) 
    \[1].X2xDP[1][60]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][61] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][2] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__2_n_0 ),
        .I3(inputs_r[60]),
        .I4(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][60] ),
        .I5(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__0_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X2xDN[1] [60]));
  LUT6 #(
    .INIT(64'h909F6F60AFA0AFA0)) 
    \[1].X2xDP[1][61]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][62] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][3] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__2_n_0 ),
        .I3(inputs_r[61]),
        .I4(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][61] ),
        .I5(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__0_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X2xDN[1] [61]));
  LUT6 #(
    .INIT(64'hFFFFFFFF8228FF28)) 
    \[1].X2xDP[1][62]_i_1 
       (.I0(\FSM_sequential_[0].StateFSMxDP[0]_i_3_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][62] ),
        .I2(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][4] ),
        .I3(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][63] ),
        .I4(\[1].X2xDP[1][62]_i_2_n_0 ),
        .I5(\[1].X2xDP[1][62]_i_3_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X2xDN[1] [62]));
  LUT2 #(
    .INIT(4'hB)) 
    \[1].X2xDP[1][62]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__0_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__2_n_0 ),
        .O(\[1].X2xDP[1][62]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT4 #(
    .INIT(16'h1540)) 
    \[1].X2xDP[1][62]_i_3 
       (.I0(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__0_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][62] ),
        .I3(inputs_r[62]),
        .O(\[1].X2xDP[1][62]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[1].X2xDP[1][63]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][63] ),
        .I1(\core/core/ascon128_g.ascons_state/X2SboxInxD[0] [1]),
        .I2(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][5] ),
        .I3(\FSM_sequential_[0].StateFSMxDP[0]_i_3_n_0 ),
        .I4(\[1].X2xDP[1][63]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X2xDN[1] [63]));
  LUT6 #(
    .INIT(64'h44F488F8FFFF88F8)) 
    \[1].X2xDP[1][63]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][63] ),
        .I1(\[2].X2xDP[2][63]_i_3_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/X2SboxOutxD[0] [1]),
        .I3(\[1].X2xDP[1][62]_i_2_n_0 ),
        .I4(inputs_r[63]),
        .I5(\[2].X1xDP[2][63]_i_3_n_0 ),
        .O(\[1].X2xDP[1][63]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \[1].X2xDP[1][63]_i_3 
       (.I0(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/dom_variant_g.not_I3_and_I4/p_2_in ),
        .I1(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/dom_variant_g.not_I3_and_I4/p_14_in ),
        .I2(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/dom_variant_g.not_I3_and_I4/p_0_in13_in ),
        .I3(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/p_1_in27_in ),
        .O(\core/core/ascon128_g.ascons_state/X2SboxOutxD[0] [1]));
  LUT6 #(
    .INIT(64'h909F6F60AFA0AFA0)) 
    \[1].X2xDP[1][6]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][7] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][12] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__2_n_0 ),
        .I3(inputs_r[6]),
        .I4(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][6] ),
        .I5(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__1_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X2xDN[1] [6]));
  LUT6 #(
    .INIT(64'h909F6F60AFA0AFA0)) 
    \[1].X2xDP[1][7]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][8] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][13] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__2_n_0 ),
        .I3(inputs_r[7]),
        .I4(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][7] ),
        .I5(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__1_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X2xDN[1] [7]));
  LUT6 #(
    .INIT(64'h909F6F60AFA0AFA0)) 
    \[1].X2xDP[1][8]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][9] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][14] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__2_n_0 ),
        .I3(inputs_r[8]),
        .I4(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][8] ),
        .I5(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__1_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X2xDN[1] [8]));
  LUT6 #(
    .INIT(64'h909F6F60AFA0AFA0)) 
    \[1].X2xDP[1][9]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][10] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][15] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__1_n_0 ),
        .I3(inputs_r[9]),
        .I4(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][9] ),
        .I5(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__1_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X2xDN[1] [9]));
  LUT4 #(
    .INIT(16'hB888)) 
    \[1].X3xDP[1][0]_i_1 
       (.I0(\[1].X3xDP[1][0]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__0_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__0_n_0 ),
        .I3(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][1] ),
        .O(\core/core/ascon128_g.ascons_state/X3xDN[1] [0]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT5 #(
    .INIT(32'h909F6F60)) 
    \[1].X3xDP[1][0]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][17] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][10] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__0_n_0 ),
        .I3(inputs_r[64]),
        .I4(\core/core/ascon128_g.ascons_state/X3SboxInxD[0] [1]),
        .O(\[1].X3xDP[1][0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[1].X3xDP[1][10]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][27] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][10] ),
        .I2(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][20] ),
        .I3(\FSM_sequential_[0].StateFSMxDP[0]_i_3_n_0 ),
        .I4(\[1].X3xDP[1][10]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X3xDN[1] [10]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT5 #(
    .INIT(32'h44F4F444)) 
    \[1].X3xDP[1][10]_i_2 
       (.I0(\[1].X2xDP[1][62]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][11] ),
        .I2(\[2].X4xDP[2][52]_i_3_n_0 ),
        .I3(inputs_r[74]),
        .I4(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][10] ),
        .O(\[1].X3xDP[1][10]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \[1].X3xDP[1][11]_i_1 
       (.I0(\[1].X3xDP[1][11]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__0_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__0_n_0 ),
        .I3(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][12] ),
        .O(\core/core/ascon128_g.ascons_state/X3xDN[1] [11]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT5 #(
    .INIT(32'h909F6F60)) 
    \[1].X3xDP[1][11]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][28] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][21] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__0_n_0 ),
        .I3(inputs_r[75]),
        .I4(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][11] ),
        .O(\[1].X3xDP[1][11]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[1].X3xDP[1][12]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][29] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][12] ),
        .I2(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][22] ),
        .I3(\FSM_sequential_[0].StateFSMxDP[0]_i_3_n_0 ),
        .I4(\[1].X3xDP[1][12]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X3xDN[1] [12]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT5 #(
    .INIT(32'h44F4F444)) 
    \[1].X3xDP[1][12]_i_2 
       (.I0(\[1].X2xDP[1][62]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][13] ),
        .I2(\[2].X4xDP[2][52]_i_3_n_0 ),
        .I3(inputs_r[76]),
        .I4(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][12] ),
        .O(\[1].X3xDP[1][12]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[1].X3xDP[1][13]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][30] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][13] ),
        .I2(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][23] ),
        .I3(\FSM_sequential_[0].StateFSMxDP[0]_i_3_n_0 ),
        .I4(\[1].X3xDP[1][13]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X3xDN[1] [13]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT5 #(
    .INIT(32'h44F4F444)) 
    \[1].X3xDP[1][13]_i_2 
       (.I0(\[1].X2xDP[1][62]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][14] ),
        .I2(\[2].X4xDP[2][52]_i_3_n_0 ),
        .I3(inputs_r[77]),
        .I4(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][13] ),
        .O(\[1].X3xDP[1][13]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[1].X3xDP[1][14]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][31] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][14] ),
        .I2(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][24] ),
        .I3(\FSM_sequential_[0].StateFSMxDP[0]_i_3_n_0 ),
        .I4(\[1].X3xDP[1][14]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X3xDN[1] [14]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT5 #(
    .INIT(32'h44F4F444)) 
    \[1].X3xDP[1][14]_i_2 
       (.I0(\[1].X2xDP[1][62]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][15] ),
        .I2(\[2].X4xDP[2][52]_i_3_n_0 ),
        .I3(inputs_r[78]),
        .I4(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][14] ),
        .O(\[1].X3xDP[1][14]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \[1].X3xDP[1][15]_i_1 
       (.I0(\[1].X3xDP[1][15]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__0_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__0_n_0 ),
        .I3(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][16] ),
        .O(\core/core/ascon128_g.ascons_state/X3xDN[1] [15]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT5 #(
    .INIT(32'h909F6F60)) 
    \[1].X3xDP[1][15]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][32] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][25] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__0_n_0 ),
        .I3(inputs_r[79]),
        .I4(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][15] ),
        .O(\[1].X3xDP[1][15]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \[1].X3xDP[1][16]_i_1 
       (.I0(\[1].X3xDP[1][16]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__0_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__0_n_0 ),
        .I3(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][17] ),
        .O(\core/core/ascon128_g.ascons_state/X3xDN[1] [16]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT5 #(
    .INIT(32'h909F6F60)) 
    \[1].X3xDP[1][16]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][26] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][33] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__0_n_0 ),
        .I3(inputs_r[80]),
        .I4(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][16] ),
        .O(\[1].X3xDP[1][16]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[1].X3xDP[1][17]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][27] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][17] ),
        .I2(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][34] ),
        .I3(\FSM_sequential_[0].StateFSMxDP[0]_i_3_n_0 ),
        .I4(\[1].X3xDP[1][17]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X3xDN[1] [17]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT5 #(
    .INIT(32'h44F4F444)) 
    \[1].X3xDP[1][17]_i_2 
       (.I0(\[1].X2xDP[1][62]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][18] ),
        .I2(\[2].X4xDP[2][52]_i_3_n_0 ),
        .I3(inputs_r[81]),
        .I4(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][17] ),
        .O(\[1].X3xDP[1][17]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF8228)) 
    \[1].X3xDP[1][18]_i_1 
       (.I0(\FSM_sequential_[0].StateFSMxDP[0]_i_3_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][35] ),
        .I2(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][18] ),
        .I3(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][28] ),
        .I4(\[1].X3xDP[1][18]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X3xDN[1] [18]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT5 #(
    .INIT(32'h44F4F444)) 
    \[1].X3xDP[1][18]_i_2 
       (.I0(\[1].X2xDP[1][62]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][19] ),
        .I2(\[2].X4xDP[2][52]_i_3_n_0 ),
        .I3(inputs_r[82]),
        .I4(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][18] ),
        .O(\[1].X3xDP[1][18]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[1].X3xDP[1][19]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][29] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][19] ),
        .I2(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][36] ),
        .I3(\FSM_sequential_[0].StateFSMxDP[0]_i_3_n_0 ),
        .I4(\[1].X3xDP[1][19]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X3xDN[1] [19]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT5 #(
    .INIT(32'h44F4F444)) 
    \[1].X3xDP[1][19]_i_2 
       (.I0(\[1].X2xDP[1][62]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][20] ),
        .I2(\[2].X4xDP[2][52]_i_3_n_0 ),
        .I3(inputs_r[83]),
        .I4(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][19] ),
        .O(\[1].X3xDP[1][19]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF8228)) 
    \[1].X3xDP[1][1]_i_1 
       (.I0(\FSM_sequential_[0].StateFSMxDP[0]_i_3_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][18] ),
        .I2(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][1] ),
        .I3(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][11] ),
        .I4(\[1].X3xDP[1][1]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X3xDN[1] [1]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT5 #(
    .INIT(32'h44F4F444)) 
    \[1].X3xDP[1][1]_i_2 
       (.I0(\[1].X2xDP[1][62]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][2] ),
        .I2(\[2].X4xDP[2][52]_i_3_n_0 ),
        .I3(inputs_r[65]),
        .I4(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][1] ),
        .O(\[1].X3xDP[1][1]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \[1].X3xDP[1][20]_i_1 
       (.I0(\[1].X3xDP[1][20]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__0_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__0_n_0 ),
        .I3(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][21] ),
        .O(\core/core/ascon128_g.ascons_state/X3xDN[1] [20]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT5 #(
    .INIT(32'h909F6F60)) 
    \[1].X3xDP[1][20]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][30] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][37] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__0_n_0 ),
        .I3(inputs_r[84]),
        .I4(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][20] ),
        .O(\[1].X3xDP[1][20]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[1].X3xDP[1][21]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][31] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][21] ),
        .I2(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][38] ),
        .I3(\FSM_sequential_[0].StateFSMxDP[0]_i_3_n_0 ),
        .I4(\[1].X3xDP[1][21]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X3xDN[1] [21]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT5 #(
    .INIT(32'h44F4F444)) 
    \[1].X3xDP[1][21]_i_2 
       (.I0(\[1].X2xDP[1][62]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][22] ),
        .I2(\[2].X4xDP[2][52]_i_3_n_0 ),
        .I3(inputs_r[85]),
        .I4(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][21] ),
        .O(\[1].X3xDP[1][21]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[1].X3xDP[1][22]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][22] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][32] ),
        .I2(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][39] ),
        .I3(\FSM_sequential_[0].StateFSMxDP[0]_i_3_n_0 ),
        .I4(\[1].X3xDP[1][22]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X3xDN[1] [22]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT5 #(
    .INIT(32'h28FF2828)) 
    \[1].X3xDP[1][22]_i_2 
       (.I0(\[2].X4xDP[2][52]_i_3_n_0 ),
        .I1(inputs_r[86]),
        .I2(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][22] ),
        .I3(\[1].X2xDP[1][62]_i_2_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][23] ),
        .O(\[1].X3xDP[1][22]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[1].X3xDP[1][23]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][23] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][33] ),
        .I2(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][40] ),
        .I3(\FSM_sequential_[0].StateFSMxDP[0]_i_3_n_0 ),
        .I4(\[1].X3xDP[1][23]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X3xDN[1] [23]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT5 #(
    .INIT(32'h28FF2828)) 
    \[1].X3xDP[1][23]_i_2 
       (.I0(\[2].X4xDP[2][52]_i_3_n_0 ),
        .I1(inputs_r[87]),
        .I2(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][23] ),
        .I3(\[1].X2xDP[1][62]_i_2_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][24] ),
        .O(\[1].X3xDP[1][23]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[1].X3xDP[1][24]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][24] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][34] ),
        .I2(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][41] ),
        .I3(\FSM_sequential_[0].StateFSMxDP[0]_i_3_n_0 ),
        .I4(\[1].X3xDP[1][24]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X3xDN[1] [24]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT5 #(
    .INIT(32'h28FF2828)) 
    \[1].X3xDP[1][24]_i_2 
       (.I0(\[2].X4xDP[2][52]_i_3_n_0 ),
        .I1(inputs_r[88]),
        .I2(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][24] ),
        .I3(\[1].X2xDP[1][62]_i_2_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][25] ),
        .O(\[1].X3xDP[1][24]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF8228)) 
    \[1].X3xDP[1][25]_i_1 
       (.I0(\FSM_sequential_[0].StateFSMxDP[0]_i_3_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][42] ),
        .I2(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][25] ),
        .I3(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][35] ),
        .I4(\[1].X3xDP[1][25]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X3xDN[1] [25]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT5 #(
    .INIT(32'h28FF2828)) 
    \[1].X3xDP[1][25]_i_2 
       (.I0(\[2].X4xDP[2][52]_i_3_n_0 ),
        .I1(inputs_r[89]),
        .I2(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][25] ),
        .I3(\[1].X2xDP[1][62]_i_2_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][26] ),
        .O(\[1].X3xDP[1][25]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF8228)) 
    \[1].X3xDP[1][26]_i_1 
       (.I0(\FSM_sequential_[0].StateFSMxDP[0]_i_3_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][43] ),
        .I2(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][26] ),
        .I3(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][36] ),
        .I4(\[1].X3xDP[1][26]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X3xDN[1] [26]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT5 #(
    .INIT(32'h28FF2828)) 
    \[1].X3xDP[1][26]_i_2 
       (.I0(\[2].X4xDP[2][52]_i_3_n_0 ),
        .I1(inputs_r[90]),
        .I2(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][26] ),
        .I3(\[1].X2xDP[1][62]_i_2_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][27] ),
        .O(\[1].X3xDP[1][26]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[1].X3xDP[1][27]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][27] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][37] ),
        .I2(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][44] ),
        .I3(\FSM_sequential_[0].StateFSMxDP[0]_i_3_n_0 ),
        .I4(\[1].X3xDP[1][27]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X3xDN[1] [27]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT5 #(
    .INIT(32'h28FF2828)) 
    \[1].X3xDP[1][27]_i_2 
       (.I0(\[2].X4xDP[2][52]_i_3_n_0 ),
        .I1(inputs_r[91]),
        .I2(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][27] ),
        .I3(\[1].X2xDP[1][62]_i_2_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][28] ),
        .O(\[1].X3xDP[1][27]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF8228)) 
    \[1].X3xDP[1][28]_i_1 
       (.I0(\FSM_sequential_[0].StateFSMxDP[0]_i_3_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][45] ),
        .I2(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][28] ),
        .I3(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][38] ),
        .I4(\[1].X3xDP[1][28]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X3xDN[1] [28]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT5 #(
    .INIT(32'h44F4F444)) 
    \[1].X3xDP[1][28]_i_2 
       (.I0(\[1].X2xDP[1][62]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][29] ),
        .I2(\[2].X4xDP[2][52]_i_3_n_0 ),
        .I3(inputs_r[92]),
        .I4(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][28] ),
        .O(\[1].X3xDP[1][28]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[1].X3xDP[1][29]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][29] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][39] ),
        .I2(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][46] ),
        .I3(\FSM_sequential_[0].StateFSMxDP[0]_i_3_n_0 ),
        .I4(\[1].X3xDP[1][29]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X3xDN[1] [29]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT5 #(
    .INIT(32'h28FF2828)) 
    \[1].X3xDP[1][29]_i_2 
       (.I0(\[2].X4xDP[2][52]_i_3_n_0 ),
        .I1(inputs_r[93]),
        .I2(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][29] ),
        .I3(\[1].X2xDP[1][62]_i_2_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][30] ),
        .O(\[1].X3xDP[1][29]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF8228)) 
    \[1].X3xDP[1][2]_i_1 
       (.I0(\FSM_sequential_[0].StateFSMxDP[0]_i_3_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][19] ),
        .I2(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][2] ),
        .I3(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][12] ),
        .I4(\[1].X3xDP[1][2]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X3xDN[1] [2]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT5 #(
    .INIT(32'h44F4F444)) 
    \[1].X3xDP[1][2]_i_2 
       (.I0(\[1].X2xDP[1][62]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][3] ),
        .I2(\[2].X4xDP[2][52]_i_3_n_0 ),
        .I3(inputs_r[66]),
        .I4(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][2] ),
        .O(\[1].X3xDP[1][2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[1].X3xDP[1][30]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][30] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][40] ),
        .I2(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][47] ),
        .I3(\FSM_sequential_[0].StateFSMxDP[0]_i_3_n_0 ),
        .I4(\[1].X3xDP[1][30]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X3xDN[1] [30]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT5 #(
    .INIT(32'h44F4F444)) 
    \[1].X3xDP[1][30]_i_2 
       (.I0(\[1].X2xDP[1][62]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][31] ),
        .I2(\[2].X4xDP[2][52]_i_3_n_0 ),
        .I3(inputs_r[94]),
        .I4(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][30] ),
        .O(\[1].X3xDP[1][30]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[1].X3xDP[1][31]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][31] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][41] ),
        .I2(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][48] ),
        .I3(\FSM_sequential_[0].StateFSMxDP[0]_i_3_n_0 ),
        .I4(\[1].X3xDP[1][31]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X3xDN[1] [31]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT5 #(
    .INIT(32'h28FF2828)) 
    \[1].X3xDP[1][31]_i_2 
       (.I0(\[2].X4xDP[2][52]_i_3_n_0 ),
        .I1(inputs_r[95]),
        .I2(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][31] ),
        .I3(\[1].X2xDP[1][62]_i_2_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][32] ),
        .O(\[1].X3xDP[1][31]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF8228)) 
    \[1].X3xDP[1][32]_i_1 
       (.I0(\FSM_sequential_[0].StateFSMxDP[0]_i_3_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][49] ),
        .I2(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][32] ),
        .I3(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][42] ),
        .I4(\[1].X3xDP[1][32]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X3xDN[1] [32]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT5 #(
    .INIT(32'h44F4F444)) 
    \[1].X3xDP[1][32]_i_2 
       (.I0(\[1].X2xDP[1][62]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][33] ),
        .I2(\[2].X4xDP[2][52]_i_3_n_0 ),
        .I3(inputs_r[96]),
        .I4(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][32] ),
        .O(\[1].X3xDP[1][32]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \[1].X3xDP[1][33]_i_1 
       (.I0(\[1].X3xDP[1][33]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__0_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__0_n_0 ),
        .I3(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][34] ),
        .O(\core/core/ascon128_g.ascons_state/X3xDN[1] [33]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT5 #(
    .INIT(32'h909F6F60)) 
    \[1].X3xDP[1][33]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][50] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][43] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__0_n_0 ),
        .I3(inputs_r[97]),
        .I4(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][33] ),
        .O(\[1].X3xDP[1][33]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF8228)) 
    \[1].X3xDP[1][34]_i_1 
       (.I0(\FSM_sequential_[0].StateFSMxDP[0]_i_3_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][51] ),
        .I2(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][34] ),
        .I3(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][44] ),
        .I4(\[1].X3xDP[1][34]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X3xDN[1] [34]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT5 #(
    .INIT(32'h44F4F444)) 
    \[1].X3xDP[1][34]_i_2 
       (.I0(\[1].X2xDP[1][62]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][35] ),
        .I2(\[2].X4xDP[2][52]_i_3_n_0 ),
        .I3(inputs_r[98]),
        .I4(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][34] ),
        .O(\[1].X3xDP[1][34]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF8228)) 
    \[1].X3xDP[1][35]_i_1 
       (.I0(\FSM_sequential_[0].StateFSMxDP[0]_i_3_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][52] ),
        .I2(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][35] ),
        .I3(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][45] ),
        .I4(\[1].X3xDP[1][35]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X3xDN[1] [35]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT5 #(
    .INIT(32'h44F4F444)) 
    \[1].X3xDP[1][35]_i_2 
       (.I0(\[1].X2xDP[1][62]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][36] ),
        .I2(\[2].X4xDP[2][52]_i_3_n_0 ),
        .I3(inputs_r[99]),
        .I4(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][35] ),
        .O(\[1].X3xDP[1][35]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \[1].X3xDP[1][36]_i_1 
       (.I0(\[1].X3xDP[1][36]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__0_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__0_n_0 ),
        .I3(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][37] ),
        .O(\core/core/ascon128_g.ascons_state/X3xDN[1] [36]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT5 #(
    .INIT(32'h909F6F60)) 
    \[1].X3xDP[1][36]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][53] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][46] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__0_n_0 ),
        .I3(inputs_r[100]),
        .I4(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][36] ),
        .O(\[1].X3xDP[1][36]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[1].X3xDP[1][37]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][54] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][37] ),
        .I2(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][47] ),
        .I3(\FSM_sequential_[0].StateFSMxDP[0]_i_3_n_0 ),
        .I4(\[1].X3xDP[1][37]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X3xDN[1] [37]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT5 #(
    .INIT(32'h44F4F444)) 
    \[1].X3xDP[1][37]_i_2 
       (.I0(\[1].X2xDP[1][62]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][38] ),
        .I2(\[2].X4xDP[2][52]_i_3_n_0 ),
        .I3(inputs_r[101]),
        .I4(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][37] ),
        .O(\[1].X3xDP[1][37]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[1].X3xDP[1][38]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][55] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][38] ),
        .I2(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][48] ),
        .I3(\FSM_sequential_[0].StateFSMxDP[0]_i_3_n_0 ),
        .I4(\[1].X3xDP[1][38]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X3xDN[1] [38]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT5 #(
    .INIT(32'h44F4F444)) 
    \[1].X3xDP[1][38]_i_2 
       (.I0(\[1].X2xDP[1][62]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][39] ),
        .I2(\[2].X4xDP[2][52]_i_3_n_0 ),
        .I3(inputs_r[102]),
        .I4(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][38] ),
        .O(\[1].X3xDP[1][38]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[1].X3xDP[1][39]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][56] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][39] ),
        .I2(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][49] ),
        .I3(\FSM_sequential_[0].StateFSMxDP[0]_i_3_n_0 ),
        .I4(\[1].X3xDP[1][39]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X3xDN[1] [39]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT5 #(
    .INIT(32'h44F4F444)) 
    \[1].X3xDP[1][39]_i_2 
       (.I0(\[1].X2xDP[1][62]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][40] ),
        .I2(\[2].X4xDP[2][52]_i_3_n_0 ),
        .I3(inputs_r[103]),
        .I4(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][39] ),
        .O(\[1].X3xDP[1][39]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \[1].X3xDP[1][3]_i_1 
       (.I0(\[1].X3xDP[1][3]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__0_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__0_n_0 ),
        .I3(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][4] ),
        .O(\core/core/ascon128_g.ascons_state/X3xDN[1] [3]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT5 #(
    .INIT(32'h909F6F60)) 
    \[1].X3xDP[1][3]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][20] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][13] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__0_n_0 ),
        .I3(inputs_r[67]),
        .I4(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][3] ),
        .O(\[1].X3xDP[1][3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[1].X3xDP[1][40]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][57] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][40] ),
        .I2(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][50] ),
        .I3(\FSM_sequential_[0].StateFSMxDP[0]_i_3_n_0 ),
        .I4(\[1].X3xDP[1][40]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X3xDN[1] [40]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT5 #(
    .INIT(32'h44F4F444)) 
    \[1].X3xDP[1][40]_i_2 
       (.I0(\[1].X2xDP[1][62]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][41] ),
        .I2(\[2].X4xDP[2][52]_i_3_n_0 ),
        .I3(inputs_r[104]),
        .I4(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][40] ),
        .O(\[1].X3xDP[1][40]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \[1].X3xDP[1][41]_i_1 
       (.I0(\[1].X3xDP[1][41]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__0_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__0_n_0 ),
        .I3(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][42] ),
        .O(\core/core/ascon128_g.ascons_state/X3xDN[1] [41]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT5 #(
    .INIT(32'h909F6F60)) 
    \[1].X3xDP[1][41]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][58] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][51] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__0_n_0 ),
        .I3(inputs_r[105]),
        .I4(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][41] ),
        .O(\[1].X3xDP[1][41]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF8228)) 
    \[1].X3xDP[1][42]_i_1 
       (.I0(\FSM_sequential_[0].StateFSMxDP[0]_i_3_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][59] ),
        .I2(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][42] ),
        .I3(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][52] ),
        .I4(\[1].X3xDP[1][42]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X3xDN[1] [42]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT5 #(
    .INIT(32'h44F4F444)) 
    \[1].X3xDP[1][42]_i_2 
       (.I0(\[1].X2xDP[1][62]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][43] ),
        .I2(\[2].X4xDP[2][52]_i_3_n_0 ),
        .I3(inputs_r[106]),
        .I4(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][42] ),
        .O(\[1].X3xDP[1][42]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[1].X3xDP[1][43]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][60] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][43] ),
        .I2(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][53] ),
        .I3(\FSM_sequential_[0].StateFSMxDP[0]_i_3_n_0 ),
        .I4(\[1].X3xDP[1][43]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X3xDN[1] [43]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT5 #(
    .INIT(32'h44F4F444)) 
    \[1].X3xDP[1][43]_i_2 
       (.I0(\[1].X2xDP[1][62]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][44] ),
        .I2(\[2].X4xDP[2][52]_i_3_n_0 ),
        .I3(inputs_r[107]),
        .I4(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][43] ),
        .O(\[1].X3xDP[1][43]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[1].X3xDP[1][44]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][61] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][44] ),
        .I2(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][54] ),
        .I3(\FSM_sequential_[0].StateFSMxDP[0]_i_3_n_0 ),
        .I4(\[1].X3xDP[1][44]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X3xDN[1] [44]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT5 #(
    .INIT(32'h44F4F444)) 
    \[1].X3xDP[1][44]_i_2 
       (.I0(\[1].X2xDP[1][62]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][45] ),
        .I2(\[2].X4xDP[2][52]_i_3_n_0 ),
        .I3(inputs_r[108]),
        .I4(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][44] ),
        .O(\[1].X3xDP[1][44]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[1].X3xDP[1][45]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][62] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][45] ),
        .I2(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][55] ),
        .I3(\FSM_sequential_[0].StateFSMxDP[0]_i_3_n_0 ),
        .I4(\[1].X3xDP[1][45]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X3xDN[1] [45]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT5 #(
    .INIT(32'h44F4F444)) 
    \[1].X3xDP[1][45]_i_2 
       (.I0(\[1].X2xDP[1][62]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][46] ),
        .I2(\[2].X4xDP[2][52]_i_3_n_0 ),
        .I3(inputs_r[109]),
        .I4(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][45] ),
        .O(\[1].X3xDP[1][45]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \[1].X3xDP[1][46]_i_1 
       (.I0(\[1].X3xDP[1][46]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__0_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__0_n_0 ),
        .I3(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][47] ),
        .O(\core/core/ascon128_g.ascons_state/X3xDN[1] [46]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT5 #(
    .INIT(32'h909F6F60)) 
    \[1].X3xDP[1][46]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][63] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][56] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__0_n_0 ),
        .I3(inputs_r[110]),
        .I4(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][46] ),
        .O(\[1].X3xDP[1][46]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \[1].X3xDP[1][47]_i_1 
       (.I0(\[1].X3xDP[1][47]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__0_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__0_n_0 ),
        .I3(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][48] ),
        .O(\core/core/ascon128_g.ascons_state/X3xDN[1] [47]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT5 #(
    .INIT(32'h909F6F60)) 
    \[1].X3xDP[1][47]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][57] ),
        .I1(\core/core/ascon128_g.ascons_state/X3SboxInxD[0] [1]),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__0_n_0 ),
        .I3(inputs_r[111]),
        .I4(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][47] ),
        .O(\[1].X3xDP[1][47]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \[1].X3xDP[1][48]_i_1 
       (.I0(\[1].X3xDP[1][48]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__0_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__0_n_0 ),
        .I3(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][49] ),
        .O(\core/core/ascon128_g.ascons_state/X3xDN[1] [48]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT5 #(
    .INIT(32'h909F6F60)) 
    \[1].X3xDP[1][48]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][58] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][1] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__0_n_0 ),
        .I3(inputs_r[112]),
        .I4(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][48] ),
        .O(\[1].X3xDP[1][48]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \[1].X3xDP[1][49]_i_1 
       (.I0(\[1].X3xDP[1][49]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__0_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__0_n_0 ),
        .I3(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][50] ),
        .O(\core/core/ascon128_g.ascons_state/X3xDN[1] [49]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT5 #(
    .INIT(32'h909F6F60)) 
    \[1].X3xDP[1][49]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][59] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][2] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__0_n_0 ),
        .I3(inputs_r[113]),
        .I4(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][49] ),
        .O(\[1].X3xDP[1][49]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \[1].X3xDP[1][4]_i_1 
       (.I0(\[1].X3xDP[1][4]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__0_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__0_n_0 ),
        .I3(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][5] ),
        .O(\core/core/ascon128_g.ascons_state/X3xDN[1] [4]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT5 #(
    .INIT(32'h909F6F60)) 
    \[1].X3xDP[1][4]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][21] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][14] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__0_n_0 ),
        .I3(inputs_r[68]),
        .I4(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][4] ),
        .O(\[1].X3xDP[1][4]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \[1].X3xDP[1][50]_i_1 
       (.I0(\[1].X3xDP[1][50]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__0_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__0_n_0 ),
        .I3(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][51] ),
        .O(\core/core/ascon128_g.ascons_state/X3xDN[1] [50]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT5 #(
    .INIT(32'h909F6F60)) 
    \[1].X3xDP[1][50]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][60] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][3] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__0_n_0 ),
        .I3(inputs_r[114]),
        .I4(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][50] ),
        .O(\[1].X3xDP[1][50]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[1].X3xDP[1][51]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][61] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][4] ),
        .I2(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][51] ),
        .I3(\FSM_sequential_[0].StateFSMxDP[0]_i_3_n_0 ),
        .I4(\[1].X3xDP[1][51]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X3xDN[1] [51]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT5 #(
    .INIT(32'h44F4F444)) 
    \[1].X3xDP[1][51]_i_2 
       (.I0(\[1].X2xDP[1][62]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][52] ),
        .I2(\[2].X4xDP[2][52]_i_3_n_0 ),
        .I3(inputs_r[115]),
        .I4(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][51] ),
        .O(\[1].X3xDP[1][51]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \[1].X3xDP[1][52]_i_1 
       (.I0(\[1].X3xDP[1][52]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__0_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__0_n_0 ),
        .I3(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][53] ),
        .O(\core/core/ascon128_g.ascons_state/X3xDN[1] [52]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT5 #(
    .INIT(32'h909F6F60)) 
    \[1].X3xDP[1][52]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][62] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][5] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__0_n_0 ),
        .I3(inputs_r[116]),
        .I4(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][52] ),
        .O(\[1].X3xDP[1][52]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[1].X3xDP[1][53]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][63] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][6] ),
        .I2(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][53] ),
        .I3(\FSM_sequential_[0].StateFSMxDP[0]_i_3_n_0 ),
        .I4(\[1].X3xDP[1][53]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X3xDN[1] [53]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT5 #(
    .INIT(32'h44F4F444)) 
    \[1].X3xDP[1][53]_i_2 
       (.I0(\[1].X2xDP[1][62]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][54] ),
        .I2(\[2].X4xDP[2][52]_i_3_n_0 ),
        .I3(inputs_r[117]),
        .I4(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][53] ),
        .O(\[1].X3xDP[1][53]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[1].X3xDP[1][54]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][54] ),
        .I1(\core/core/ascon128_g.ascons_state/X3SboxInxD[0] [1]),
        .I2(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][7] ),
        .I3(\FSM_sequential_[0].StateFSMxDP[0]_i_3_n_0 ),
        .I4(\[1].X3xDP[1][54]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X3xDN[1] [54]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT5 #(
    .INIT(32'h28FF2828)) 
    \[1].X3xDP[1][54]_i_2 
       (.I0(\[2].X4xDP[2][52]_i_3_n_0 ),
        .I1(inputs_r[118]),
        .I2(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][54] ),
        .I3(\[1].X2xDP[1][62]_i_2_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][55] ),
        .O(\[1].X3xDP[1][54]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[1].X3xDP[1][55]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][55] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][1] ),
        .I2(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][8] ),
        .I3(\FSM_sequential_[0].StateFSMxDP[0]_i_3_n_0 ),
        .I4(\[1].X3xDP[1][55]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X3xDN[1] [55]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT5 #(
    .INIT(32'h28FF2828)) 
    \[1].X3xDP[1][55]_i_2 
       (.I0(\[2].X4xDP[2][52]_i_3_n_0 ),
        .I1(inputs_r[119]),
        .I2(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][55] ),
        .I3(\[1].X2xDP[1][62]_i_2_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][56] ),
        .O(\[1].X3xDP[1][55]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[1].X3xDP[1][56]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][56] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][2] ),
        .I2(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][9] ),
        .I3(\FSM_sequential_[0].StateFSMxDP[0]_i_3_n_0 ),
        .I4(\[1].X3xDP[1][56]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X3xDN[1] [56]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT5 #(
    .INIT(32'h28FF2828)) 
    \[1].X3xDP[1][56]_i_2 
       (.I0(\[2].X4xDP[2][52]_i_3_n_0 ),
        .I1(inputs_r[120]),
        .I2(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][56] ),
        .I3(\[1].X2xDP[1][62]_i_2_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][57] ),
        .O(\[1].X3xDP[1][56]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[1].X3xDP[1][57]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][57] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][3] ),
        .I2(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][10] ),
        .I3(\FSM_sequential_[0].StateFSMxDP[0]_i_3_n_0 ),
        .I4(\[1].X3xDP[1][57]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X3xDN[1] [57]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT5 #(
    .INIT(32'h28FF2828)) 
    \[1].X3xDP[1][57]_i_2 
       (.I0(\[2].X4xDP[2][52]_i_3_n_0 ),
        .I1(inputs_r[121]),
        .I2(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][57] ),
        .I3(\[1].X2xDP[1][62]_i_2_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][58] ),
        .O(\[1].X3xDP[1][57]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF8228)) 
    \[1].X3xDP[1][58]_i_1 
       (.I0(\FSM_sequential_[0].StateFSMxDP[0]_i_3_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][58] ),
        .I2(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][4] ),
        .I3(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][11] ),
        .I4(\[1].X3xDP[1][58]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X3xDN[1] [58]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT5 #(
    .INIT(32'h28FF2828)) 
    \[1].X3xDP[1][58]_i_2 
       (.I0(\[2].X4xDP[2][52]_i_3_n_0 ),
        .I1(inputs_r[122]),
        .I2(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][58] ),
        .I3(\[1].X2xDP[1][62]_i_2_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][59] ),
        .O(\[1].X3xDP[1][58]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \[1].X3xDP[1][59]_i_1 
       (.I0(\[1].X3xDP[1][59]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__0_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__0_n_0 ),
        .I3(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][60] ),
        .O(\core/core/ascon128_g.ascons_state/X3xDN[1] [59]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT5 #(
    .INIT(32'h909F6F60)) 
    \[1].X3xDP[1][59]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][5] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][12] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__0_n_0 ),
        .I3(inputs_r[123]),
        .I4(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][59] ),
        .O(\[1].X3xDP[1][59]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[1].X3xDP[1][5]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][22] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][5] ),
        .I2(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][15] ),
        .I3(\FSM_sequential_[0].StateFSMxDP[0]_i_3_n_0 ),
        .I4(\[1].X3xDP[1][5]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X3xDN[1] [5]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT5 #(
    .INIT(32'h44F4F444)) 
    \[1].X3xDP[1][5]_i_2 
       (.I0(\[1].X2xDP[1][62]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][6] ),
        .I2(\[2].X4xDP[2][52]_i_3_n_0 ),
        .I3(inputs_r[69]),
        .I4(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][5] ),
        .O(\[1].X3xDP[1][5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[1].X3xDP[1][60]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][60] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][6] ),
        .I2(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][13] ),
        .I3(\FSM_sequential_[0].StateFSMxDP[0]_i_3_n_0 ),
        .I4(\[1].X3xDP[1][60]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X3xDN[1] [60]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT5 #(
    .INIT(32'h28FF2828)) 
    \[1].X3xDP[1][60]_i_2 
       (.I0(\[2].X4xDP[2][52]_i_3_n_0 ),
        .I1(inputs_r[124]),
        .I2(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][60] ),
        .I3(\[1].X2xDP[1][62]_i_2_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][61] ),
        .O(\[1].X3xDP[1][60]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[1].X3xDP[1][61]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][61] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][7] ),
        .I2(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][14] ),
        .I3(\FSM_sequential_[0].StateFSMxDP[0]_i_3_n_0 ),
        .I4(\[1].X3xDP[1][61]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X3xDN[1] [61]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT5 #(
    .INIT(32'h28FF2828)) 
    \[1].X3xDP[1][61]_i_2 
       (.I0(\[2].X4xDP[2][52]_i_3_n_0 ),
        .I1(inputs_r[125]),
        .I2(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][61] ),
        .I3(\[1].X2xDP[1][62]_i_2_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][62] ),
        .O(\[1].X3xDP[1][61]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[1].X3xDP[1][62]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][62] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][8] ),
        .I2(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][15] ),
        .I3(\FSM_sequential_[0].StateFSMxDP[0]_i_3_n_0 ),
        .I4(\[1].X3xDP[1][62]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X3xDN[1] [62]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT5 #(
    .INIT(32'h28FF2828)) 
    \[1].X3xDP[1][62]_i_2 
       (.I0(\[2].X4xDP[2][52]_i_3_n_0 ),
        .I1(inputs_r[126]),
        .I2(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][62] ),
        .I3(\[1].X2xDP[1][62]_i_2_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][63] ),
        .O(\[1].X3xDP[1][62]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hEFFEEEEE)) 
    \[1].X3xDP[1][63]_i_1 
       (.I0(\[1].X3xDP[1][63]_i_2_n_0 ),
        .I1(\[1].X3xDP[1][63]_i_3_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][63] ),
        .I3(inputs_r[127]),
        .I4(\[2].X3xDP[2][63]_i_3_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X3xDN[1] [63]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT4 #(
    .INIT(16'h8228)) 
    \[1].X3xDP[1][63]_i_2 
       (.I0(\FSM_sequential_[0].StateFSMxDP[0]_i_3_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][16] ),
        .I2(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][9] ),
        .I3(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][63] ),
        .O(\[1].X3xDP[1][63]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000096696996)) 
    \[1].X3xDP[1][63]_i_3 
       (.I0(\core/core/ascon128_g.ascons_state/X2SboxOutxD[0] [1]),
        .I1(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/p_3_in ),
        .I2(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/dom_variant_g.not_I4_and_I0/p_0_in13_in ),
        .I3(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/dom_variant_g.not_I4_and_I0/p_14_in ),
        .I4(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/dom_variant_g.not_I4_and_I0/p_2_in ),
        .I5(\[1].X2xDP[1][62]_i_2_n_0 ),
        .O(\[1].X3xDP[1][63]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[1].X3xDP[1][6]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][23] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][6] ),
        .I2(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][16] ),
        .I3(\FSM_sequential_[0].StateFSMxDP[0]_i_3_n_0 ),
        .I4(\[1].X3xDP[1][6]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X3xDN[1] [6]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT5 #(
    .INIT(32'h44F4F444)) 
    \[1].X3xDP[1][6]_i_2 
       (.I0(\[1].X2xDP[1][62]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][7] ),
        .I2(\[2].X4xDP[2][52]_i_3_n_0 ),
        .I3(inputs_r[70]),
        .I4(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][6] ),
        .O(\[1].X3xDP[1][6]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[1].X3xDP[1][7]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][24] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][7] ),
        .I2(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][17] ),
        .I3(\FSM_sequential_[0].StateFSMxDP[0]_i_3_n_0 ),
        .I4(\[1].X3xDP[1][7]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X3xDN[1] [7]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT5 #(
    .INIT(32'h44F4F444)) 
    \[1].X3xDP[1][7]_i_2 
       (.I0(\[1].X2xDP[1][62]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][8] ),
        .I2(\[2].X4xDP[2][52]_i_3_n_0 ),
        .I3(inputs_r[71]),
        .I4(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][7] ),
        .O(\[1].X3xDP[1][7]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \[1].X3xDP[1][8]_i_1 
       (.I0(\[1].X3xDP[1][8]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__0_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__0_n_0 ),
        .I3(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][9] ),
        .O(\core/core/ascon128_g.ascons_state/X3xDN[1] [8]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT5 #(
    .INIT(32'h909F6F60)) 
    \[1].X3xDP[1][8]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][25] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][18] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__0_n_0 ),
        .I3(inputs_r[72]),
        .I4(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][8] ),
        .O(\[1].X3xDP[1][8]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \[1].X3xDP[1][9]_i_1 
       (.I0(\[1].X3xDP[1][9]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__0_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__0_n_0 ),
        .I3(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][10] ),
        .O(\core/core/ascon128_g.ascons_state/X3xDN[1] [9]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT5 #(
    .INIT(32'h909F6F60)) 
    \[1].X3xDP[1][9]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][26] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][19] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__0_n_0 ),
        .I3(inputs_r[73]),
        .I4(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][9] ),
        .O(\[1].X3xDP[1][9]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \[1].X4xDP[1][0]_i_1 
       (.I0(\[1].X4xDP[1][0]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__1_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__1_n_0 ),
        .I3(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][1] ),
        .O(\core/core/ascon128_g.ascons_state/X4xDN[1] [0]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT5 #(
    .INIT(32'h909F6F60)) 
    \[1].X4xDP[1][0]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][41] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][7] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__1_n_0 ),
        .I3(inputs_r[0]),
        .I4(\core/core/ascon128_g.ascons_state/X4SboxInxD[0] [1]),
        .O(\[1].X4xDP[1][0]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \[1].X4xDP[1][10]_i_1 
       (.I0(\[1].X4xDP[1][10]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__0_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__0_n_0 ),
        .I3(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][11] ),
        .O(\core/core/ascon128_g.ascons_state/X4xDN[1] [10]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT5 #(
    .INIT(32'h909F6F60)) 
    \[1].X4xDP[1][10]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][51] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][17] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__0_n_0 ),
        .I3(inputs_r[10]),
        .I4(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][10] ),
        .O(\[1].X4xDP[1][10]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[1].X4xDP[1][11]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][52] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][11] ),
        .I2(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][18] ),
        .I3(\FSM_sequential_[0].StateFSMxDP[0]_i_3_n_0 ),
        .I4(\[1].X4xDP[1][11]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X4xDN[1] [11]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT5 #(
    .INIT(32'h28FF2828)) 
    \[1].X4xDP[1][11]_i_2 
       (.I0(\core/core/doIncrementRoundCounterxS ),
        .I1(inputs_r[11]),
        .I2(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][11] ),
        .I3(\[1].X2xDP[1][62]_i_2_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][12] ),
        .O(\[1].X4xDP[1][11]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[1].X4xDP[1][12]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][53] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][12] ),
        .I2(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][19] ),
        .I3(\FSM_sequential_[0].StateFSMxDP[0]_i_3_n_0 ),
        .I4(\[1].X4xDP[1][12]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X4xDN[1] [12]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT5 #(
    .INIT(32'h44F4F444)) 
    \[1].X4xDP[1][12]_i_2 
       (.I0(\[1].X2xDP[1][62]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][13] ),
        .I2(\core/core/doIncrementRoundCounterxS ),
        .I3(inputs_r[12]),
        .I4(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][12] ),
        .O(\[1].X4xDP[1][12]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[1].X4xDP[1][13]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][54] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][13] ),
        .I2(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][20] ),
        .I3(\FSM_sequential_[0].StateFSMxDP[0]_i_3_n_0 ),
        .I4(\[1].X4xDP[1][13]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X4xDN[1] [13]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT5 #(
    .INIT(32'h44F4F444)) 
    \[1].X4xDP[1][13]_i_2 
       (.I0(\[1].X2xDP[1][62]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][14] ),
        .I2(\core/core/doIncrementRoundCounterxS ),
        .I3(inputs_r[13]),
        .I4(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][13] ),
        .O(\[1].X4xDP[1][13]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \[1].X4xDP[1][14]_i_1 
       (.I0(\[1].X4xDP[1][14]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__0_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__0_n_0 ),
        .I3(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][15] ),
        .O(\core/core/ascon128_g.ascons_state/X4xDN[1] [14]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT5 #(
    .INIT(32'h909F6F60)) 
    \[1].X4xDP[1][14]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][55] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][21] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__0_n_0 ),
        .I3(inputs_r[14]),
        .I4(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][14] ),
        .O(\[1].X4xDP[1][14]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[1].X4xDP[1][15]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][56] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][15] ),
        .I2(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][22] ),
        .I3(\FSM_sequential_[0].StateFSMxDP[0]_i_3_n_0 ),
        .I4(\[1].X4xDP[1][15]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X4xDN[1] [15]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT5 #(
    .INIT(32'h44F4F444)) 
    \[1].X4xDP[1][15]_i_2 
       (.I0(\[1].X2xDP[1][62]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][16] ),
        .I2(\core/core/doIncrementRoundCounterxS ),
        .I3(inputs_r[15]),
        .I4(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][15] ),
        .O(\[1].X4xDP[1][15]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[1].X4xDP[1][16]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][57] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][16] ),
        .I2(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][23] ),
        .I3(\FSM_sequential_[0].StateFSMxDP[0]_i_3_n_0 ),
        .I4(\[1].X4xDP[1][16]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X4xDN[1] [16]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT5 #(
    .INIT(32'h44F4F444)) 
    \[1].X4xDP[1][16]_i_2 
       (.I0(\[1].X2xDP[1][62]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][17] ),
        .I2(\core/core/doIncrementRoundCounterxS ),
        .I3(inputs_r[16]),
        .I4(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][16] ),
        .O(\[1].X4xDP[1][16]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[1].X4xDP[1][17]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][58] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][17] ),
        .I2(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][24] ),
        .I3(\FSM_sequential_[0].StateFSMxDP[0]_i_3_n_0 ),
        .I4(\[1].X4xDP[1][17]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X4xDN[1] [17]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT5 #(
    .INIT(32'h28FF2828)) 
    \[1].X4xDP[1][17]_i_2 
       (.I0(\core/core/doIncrementRoundCounterxS ),
        .I1(inputs_r[17]),
        .I2(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][17] ),
        .I3(\[1].X2xDP[1][62]_i_2_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][18] ),
        .O(\[1].X4xDP[1][17]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \[1].X4xDP[1][18]_i_1 
       (.I0(\[1].X4xDP[1][18]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__0_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__0_n_0 ),
        .I3(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][19] ),
        .O(\core/core/ascon128_g.ascons_state/X4xDN[1] [18]));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT5 #(
    .INIT(32'h909F6F60)) 
    \[1].X4xDP[1][18]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][59] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][25] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__0_n_0 ),
        .I3(inputs_r[18]),
        .I4(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][18] ),
        .O(\[1].X4xDP[1][18]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[1].X4xDP[1][19]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][60] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][19] ),
        .I2(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][26] ),
        .I3(\FSM_sequential_[0].StateFSMxDP[0]_i_3_n_0 ),
        .I4(\[1].X4xDP[1][19]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X4xDN[1] [19]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT5 #(
    .INIT(32'h44F4F444)) 
    \[1].X4xDP[1][19]_i_2 
       (.I0(\[1].X2xDP[1][62]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][20] ),
        .I2(\core/core/doIncrementRoundCounterxS ),
        .I3(inputs_r[19]),
        .I4(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][19] ),
        .O(\[1].X4xDP[1][19]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[1].X4xDP[1][1]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][42] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][1] ),
        .I2(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][8] ),
        .I3(\FSM_sequential_[0].StateFSMxDP[0]_i_3_n_0 ),
        .I4(\[1].X4xDP[1][1]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X4xDN[1] [1]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'h28FF2828)) 
    \[1].X4xDP[1][1]_i_2 
       (.I0(\core/core/doIncrementRoundCounterxS ),
        .I1(inputs_r[1]),
        .I2(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][1] ),
        .I3(\[1].X2xDP[1][62]_i_2_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][2] ),
        .O(\[1].X4xDP[1][1]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \[1].X4xDP[1][20]_i_1 
       (.I0(\[1].X4xDP[1][20]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__0_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__0_n_0 ),
        .I3(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][21] ),
        .O(\core/core/ascon128_g.ascons_state/X4xDN[1] [20]));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT5 #(
    .INIT(32'h909F6F60)) 
    \[1].X4xDP[1][20]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][61] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][27] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__0_n_0 ),
        .I3(inputs_r[20]),
        .I4(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][20] ),
        .O(\[1].X4xDP[1][20]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[1].X4xDP[1][21]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][62] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][21] ),
        .I2(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][28] ),
        .I3(\FSM_sequential_[0].StateFSMxDP[0]_i_3_n_0 ),
        .I4(\[1].X4xDP[1][21]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X4xDN[1] [21]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT5 #(
    .INIT(32'h28FF2828)) 
    \[1].X4xDP[1][21]_i_2 
       (.I0(\core/core/doIncrementRoundCounterxS ),
        .I1(inputs_r[21]),
        .I2(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][21] ),
        .I3(\[1].X2xDP[1][62]_i_2_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][22] ),
        .O(\[1].X4xDP[1][21]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[1].X4xDP[1][22]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][63] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][22] ),
        .I2(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][29] ),
        .I3(\FSM_sequential_[0].StateFSMxDP[0]_i_3_n_0 ),
        .I4(\[1].X4xDP[1][22]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X4xDN[1] [22]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT5 #(
    .INIT(32'h44F4F444)) 
    \[1].X4xDP[1][22]_i_2 
       (.I0(\[1].X2xDP[1][62]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][23] ),
        .I2(\core/core/doIncrementRoundCounterxS ),
        .I3(inputs_r[22]),
        .I4(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][22] ),
        .O(\[1].X4xDP[1][22]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[1].X4xDP[1][23]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][30] ),
        .I1(\core/core/ascon128_g.ascons_state/X4SboxInxD[0] [1]),
        .I2(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][23] ),
        .I3(\FSM_sequential_[0].StateFSMxDP[0]_i_3_n_0 ),
        .I4(\[1].X4xDP[1][23]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X4xDN[1] [23]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT5 #(
    .INIT(32'h44F4F444)) 
    \[1].X4xDP[1][23]_i_2 
       (.I0(\[1].X2xDP[1][62]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][24] ),
        .I2(\core/core/doIncrementRoundCounterxS ),
        .I3(inputs_r[23]),
        .I4(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][23] ),
        .O(\[1].X4xDP[1][23]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[1].X4xDP[1][24]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][31] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][1] ),
        .I2(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][24] ),
        .I3(\FSM_sequential_[0].StateFSMxDP[0]_i_3_n_0 ),
        .I4(\[1].X4xDP[1][24]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X4xDN[1] [24]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT5 #(
    .INIT(32'h44F4F444)) 
    \[1].X4xDP[1][24]_i_2 
       (.I0(\[1].X2xDP[1][62]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][25] ),
        .I2(\core/core/doIncrementRoundCounterxS ),
        .I3(inputs_r[24]),
        .I4(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][24] ),
        .O(\[1].X4xDP[1][24]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[1].X4xDP[1][25]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][25] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][2] ),
        .I2(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][32] ),
        .I3(\FSM_sequential_[0].StateFSMxDP[0]_i_3_n_0 ),
        .I4(\[1].X4xDP[1][25]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X4xDN[1] [25]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT5 #(
    .INIT(32'h28FF2828)) 
    \[1].X4xDP[1][25]_i_2 
       (.I0(\core/core/doIncrementRoundCounterxS ),
        .I1(inputs_r[25]),
        .I2(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][25] ),
        .I3(\[1].X2xDP[1][62]_i_2_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][26] ),
        .O(\[1].X4xDP[1][25]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF8228)) 
    \[1].X4xDP[1][26]_i_1 
       (.I0(\FSM_sequential_[0].StateFSMxDP[0]_i_3_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][33] ),
        .I2(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][3] ),
        .I3(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][26] ),
        .I4(\[1].X4xDP[1][26]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X4xDN[1] [26]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT5 #(
    .INIT(32'h44F4F444)) 
    \[1].X4xDP[1][26]_i_2 
       (.I0(\[1].X2xDP[1][62]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][27] ),
        .I2(\core/core/doIncrementRoundCounterxS ),
        .I3(inputs_r[26]),
        .I4(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][26] ),
        .O(\[1].X4xDP[1][26]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF8228)) 
    \[1].X4xDP[1][27]_i_1 
       (.I0(\FSM_sequential_[0].StateFSMxDP[0]_i_3_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][34] ),
        .I2(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][4] ),
        .I3(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][27] ),
        .I4(\[1].X4xDP[1][27]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X4xDN[1] [27]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT5 #(
    .INIT(32'h28FF2828)) 
    \[1].X4xDP[1][27]_i_2 
       (.I0(\core/core/doIncrementRoundCounterxS ),
        .I1(inputs_r[27]),
        .I2(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][27] ),
        .I3(\[1].X2xDP[1][62]_i_2_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][28] ),
        .O(\[1].X4xDP[1][27]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF8228)) 
    \[1].X4xDP[1][28]_i_1 
       (.I0(\FSM_sequential_[0].StateFSMxDP[0]_i_3_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][35] ),
        .I2(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][5] ),
        .I3(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][28] ),
        .I4(\[1].X4xDP[1][28]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X4xDN[1] [28]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT5 #(
    .INIT(32'h44F4F444)) 
    \[1].X4xDP[1][28]_i_2 
       (.I0(\[1].X2xDP[1][62]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][29] ),
        .I2(\core/core/doIncrementRoundCounterxS ),
        .I3(inputs_r[28]),
        .I4(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][28] ),
        .O(\[1].X4xDP[1][28]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \[1].X4xDP[1][29]_i_1 
       (.I0(\[1].X4xDP[1][29]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__1_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__1_n_0 ),
        .I3(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][30] ),
        .O(\core/core/ascon128_g.ascons_state/X4xDN[1] [29]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT5 #(
    .INIT(32'h909F6F60)) 
    \[1].X4xDP[1][29]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][36] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][6] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__1_n_0 ),
        .I3(inputs_r[29]),
        .I4(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][29] ),
        .O(\[1].X4xDP[1][29]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \[1].X4xDP[1][2]_i_1 
       (.I0(\[1].X4xDP[1][2]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__1_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__1_n_0 ),
        .I3(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][3] ),
        .O(\core/core/ascon128_g.ascons_state/X4xDN[1] [2]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT5 #(
    .INIT(32'h909F6F60)) 
    \[1].X4xDP[1][2]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][43] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][9] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__1_n_0 ),
        .I3(inputs_r[2]),
        .I4(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][2] ),
        .O(\[1].X4xDP[1][2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[1].X4xDP[1][30]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][30] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][7] ),
        .I2(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][37] ),
        .I3(\FSM_sequential_[0].StateFSMxDP[0]_i_3_n_0 ),
        .I4(\[1].X4xDP[1][30]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X4xDN[1] [30]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT5 #(
    .INIT(32'h44F4F444)) 
    \[1].X4xDP[1][30]_i_2 
       (.I0(\[1].X2xDP[1][62]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][31] ),
        .I2(\core/core/doIncrementRoundCounterxS ),
        .I3(inputs_r[30]),
        .I4(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][30] ),
        .O(\[1].X4xDP[1][30]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \[1].X4xDP[1][31]_i_1 
       (.I0(\[1].X4xDP[1][31]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__0_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__0_n_0 ),
        .I3(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][32] ),
        .O(\core/core/ascon128_g.ascons_state/X4xDN[1] [31]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT5 #(
    .INIT(32'h909F6F60)) 
    \[1].X4xDP[1][31]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][8] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][38] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__0_n_0 ),
        .I3(inputs_r[31]),
        .I4(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][31] ),
        .O(\[1].X4xDP[1][31]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF8228)) 
    \[1].X4xDP[1][32]_i_1 
       (.I0(\FSM_sequential_[0].StateFSMxDP[0]_i_3_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][39] ),
        .I2(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][9] ),
        .I3(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][32] ),
        .I4(\[1].X4xDP[1][32]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X4xDN[1] [32]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT5 #(
    .INIT(32'h28FF2828)) 
    \[1].X4xDP[1][32]_i_2 
       (.I0(\core/core/doIncrementRoundCounterxS ),
        .I1(inputs_r[32]),
        .I2(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][32] ),
        .I3(\[1].X2xDP[1][62]_i_2_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][33] ),
        .O(\[1].X4xDP[1][32]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF8228)) 
    \[1].X4xDP[1][33]_i_1 
       (.I0(\FSM_sequential_[0].StateFSMxDP[0]_i_3_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][40] ),
        .I2(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][10] ),
        .I3(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][33] ),
        .I4(\[1].X4xDP[1][33]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X4xDN[1] [33]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT5 #(
    .INIT(32'h28FF2828)) 
    \[1].X4xDP[1][33]_i_2 
       (.I0(\core/core/doIncrementRoundCounterxS ),
        .I1(inputs_r[33]),
        .I2(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][33] ),
        .I3(\[1].X2xDP[1][62]_i_2_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][34] ),
        .O(\[1].X4xDP[1][33]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF8228)) 
    \[1].X4xDP[1][34]_i_1 
       (.I0(\FSM_sequential_[0].StateFSMxDP[0]_i_3_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][41] ),
        .I2(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][11] ),
        .I3(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][34] ),
        .I4(\[1].X4xDP[1][34]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X4xDN[1] [34]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT5 #(
    .INIT(32'h28FF2828)) 
    \[1].X4xDP[1][34]_i_2 
       (.I0(\[2].X4xDP[2][52]_i_3_n_0 ),
        .I1(inputs_r[34]),
        .I2(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][34] ),
        .I3(\[1].X2xDP[1][62]_i_2_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][35] ),
        .O(\[1].X4xDP[1][34]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[1].X4xDP[1][35]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][42] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][12] ),
        .I2(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][35] ),
        .I3(\FSM_sequential_[0].StateFSMxDP[0]_i_3_n_0 ),
        .I4(\[1].X4xDP[1][35]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X4xDN[1] [35]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT5 #(
    .INIT(32'h44F4F444)) 
    \[1].X4xDP[1][35]_i_2 
       (.I0(\[1].X2xDP[1][62]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][36] ),
        .I2(\[2].X4xDP[2][52]_i_3_n_0 ),
        .I3(inputs_r[35]),
        .I4(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][35] ),
        .O(\[1].X4xDP[1][35]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \[1].X4xDP[1][36]_i_1 
       (.I0(\[1].X4xDP[1][36]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__0_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__0_n_0 ),
        .I3(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][37] ),
        .O(\core/core/ascon128_g.ascons_state/X4xDN[1] [36]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT5 #(
    .INIT(32'h909F6F60)) 
    \[1].X4xDP[1][36]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][43] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][13] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__0_n_0 ),
        .I3(inputs_r[36]),
        .I4(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][36] ),
        .O(\[1].X4xDP[1][36]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[1].X4xDP[1][37]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][44] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][14] ),
        .I2(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][37] ),
        .I3(\FSM_sequential_[0].StateFSMxDP[0]_i_3_n_0 ),
        .I4(\[1].X4xDP[1][37]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X4xDN[1] [37]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT5 #(
    .INIT(32'h28FF2828)) 
    \[1].X4xDP[1][37]_i_2 
       (.I0(\[2].X4xDP[2][52]_i_3_n_0 ),
        .I1(inputs_r[37]),
        .I2(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][37] ),
        .I3(\[1].X2xDP[1][62]_i_2_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][38] ),
        .O(\[1].X4xDP[1][37]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF8228)) 
    \[1].X4xDP[1][38]_i_1 
       (.I0(\FSM_sequential_[0].StateFSMxDP[0]_i_3_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][45] ),
        .I2(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][15] ),
        .I3(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][38] ),
        .I4(\[1].X4xDP[1][38]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X4xDN[1] [38]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT5 #(
    .INIT(32'h28FF2828)) 
    \[1].X4xDP[1][38]_i_2 
       (.I0(\[2].X4xDP[2][52]_i_3_n_0 ),
        .I1(inputs_r[38]),
        .I2(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][38] ),
        .I3(\[1].X2xDP[1][62]_i_2_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][39] ),
        .O(\[1].X4xDP[1][38]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[1].X4xDP[1][39]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][46] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][16] ),
        .I2(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][39] ),
        .I3(\FSM_sequential_[0].StateFSMxDP[0]_i_3_n_0 ),
        .I4(\[1].X4xDP[1][39]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X4xDN[1] [39]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT5 #(
    .INIT(32'h44F4F444)) 
    \[1].X4xDP[1][39]_i_2 
       (.I0(\[1].X2xDP[1][62]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][40] ),
        .I2(\[2].X4xDP[2][52]_i_3_n_0 ),
        .I3(inputs_r[39]),
        .I4(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][39] ),
        .O(\[1].X4xDP[1][39]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[1].X4xDP[1][3]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][44] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][3] ),
        .I2(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][10] ),
        .I3(\FSM_sequential_[0].StateFSMxDP[0]_i_3_n_0 ),
        .I4(\[1].X4xDP[1][3]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X4xDN[1] [3]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'h44F4F444)) 
    \[1].X4xDP[1][3]_i_2 
       (.I0(\[1].X2xDP[1][62]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][4] ),
        .I2(\core/core/doIncrementRoundCounterxS ),
        .I3(inputs_r[3]),
        .I4(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][3] ),
        .O(\[1].X4xDP[1][3]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \[1].X4xDP[1][40]_i_1 
       (.I0(\[1].X4xDP[1][40]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__0_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__0_n_0 ),
        .I3(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][41] ),
        .O(\core/core/ascon128_g.ascons_state/X4xDN[1] [40]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT5 #(
    .INIT(32'h909F6F60)) 
    \[1].X4xDP[1][40]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][47] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][17] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__0_n_0 ),
        .I3(inputs_r[40]),
        .I4(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][40] ),
        .O(\[1].X4xDP[1][40]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \[1].X4xDP[1][41]_i_1 
       (.I0(\[1].X4xDP[1][41]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__0_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__0_n_0 ),
        .I3(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][42] ),
        .O(\core/core/ascon128_g.ascons_state/X4xDN[1] [41]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT5 #(
    .INIT(32'h909F6F60)) 
    \[1].X4xDP[1][41]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][48] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][18] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__0_n_0 ),
        .I3(inputs_r[41]),
        .I4(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][41] ),
        .O(\[1].X4xDP[1][41]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF8228)) 
    \[1].X4xDP[1][42]_i_1 
       (.I0(\FSM_sequential_[0].StateFSMxDP[0]_i_3_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][49] ),
        .I2(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][19] ),
        .I3(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][42] ),
        .I4(\[1].X4xDP[1][42]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X4xDN[1] [42]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT5 #(
    .INIT(32'h28FF2828)) 
    \[1].X4xDP[1][42]_i_2 
       (.I0(\[2].X4xDP[2][52]_i_3_n_0 ),
        .I1(inputs_r[42]),
        .I2(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][42] ),
        .I3(\[1].X2xDP[1][62]_i_2_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][43] ),
        .O(\[1].X4xDP[1][42]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF8228)) 
    \[1].X4xDP[1][43]_i_1 
       (.I0(\FSM_sequential_[0].StateFSMxDP[0]_i_3_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][50] ),
        .I2(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][20] ),
        .I3(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][43] ),
        .I4(\[1].X4xDP[1][43]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X4xDN[1] [43]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT5 #(
    .INIT(32'h28FF2828)) 
    \[1].X4xDP[1][43]_i_2 
       (.I0(\[2].X4xDP[2][52]_i_3_n_0 ),
        .I1(inputs_r[43]),
        .I2(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][43] ),
        .I3(\[1].X2xDP[1][62]_i_2_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][44] ),
        .O(\[1].X4xDP[1][43]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF8228)) 
    \[1].X4xDP[1][44]_i_1 
       (.I0(\FSM_sequential_[0].StateFSMxDP[0]_i_3_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][51] ),
        .I2(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][21] ),
        .I3(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][44] ),
        .I4(\[1].X4xDP[1][44]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X4xDN[1] [44]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT5 #(
    .INIT(32'h28FF2828)) 
    \[1].X4xDP[1][44]_i_2 
       (.I0(\[2].X4xDP[2][52]_i_3_n_0 ),
        .I1(inputs_r[44]),
        .I2(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][44] ),
        .I3(\[1].X2xDP[1][62]_i_2_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][45] ),
        .O(\[1].X4xDP[1][44]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[1].X4xDP[1][45]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][52] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][22] ),
        .I2(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][45] ),
        .I3(\FSM_sequential_[0].StateFSMxDP[0]_i_3_n_0 ),
        .I4(\[1].X4xDP[1][45]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X4xDN[1] [45]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT5 #(
    .INIT(32'h44F4F444)) 
    \[1].X4xDP[1][45]_i_2 
       (.I0(\[1].X2xDP[1][62]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][46] ),
        .I2(\[2].X4xDP[2][52]_i_3_n_0 ),
        .I3(inputs_r[45]),
        .I4(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][45] ),
        .O(\[1].X4xDP[1][45]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[1].X4xDP[1][46]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][53] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][23] ),
        .I2(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][46] ),
        .I3(\FSM_sequential_[0].StateFSMxDP[0]_i_3_n_0 ),
        .I4(\[1].X4xDP[1][46]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X4xDN[1] [46]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT5 #(
    .INIT(32'h28FF2828)) 
    \[1].X4xDP[1][46]_i_2 
       (.I0(\[2].X4xDP[2][52]_i_3_n_0 ),
        .I1(inputs_r[46]),
        .I2(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][46] ),
        .I3(\[1].X2xDP[1][62]_i_2_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][47] ),
        .O(\[1].X4xDP[1][46]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[1].X4xDP[1][47]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][54] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][24] ),
        .I2(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][47] ),
        .I3(\FSM_sequential_[0].StateFSMxDP[0]_i_3_n_0 ),
        .I4(\[1].X4xDP[1][47]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X4xDN[1] [47]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT5 #(
    .INIT(32'h28FF2828)) 
    \[1].X4xDP[1][47]_i_2 
       (.I0(\[2].X4xDP[2][52]_i_3_n_0 ),
        .I1(inputs_r[47]),
        .I2(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][47] ),
        .I3(\[1].X2xDP[1][62]_i_2_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][48] ),
        .O(\[1].X4xDP[1][47]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[1].X4xDP[1][48]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][25] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][48] ),
        .I2(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][55] ),
        .I3(\FSM_sequential_[0].StateFSMxDP[0]_i_3_n_0 ),
        .I4(\[1].X4xDP[1][48]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X4xDN[1] [48]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT5 #(
    .INIT(32'h28FF2828)) 
    \[1].X4xDP[1][48]_i_2 
       (.I0(\[2].X4xDP[2][52]_i_3_n_0 ),
        .I1(inputs_r[48]),
        .I2(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][48] ),
        .I3(\[1].X2xDP[1][62]_i_2_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][49] ),
        .O(\[1].X4xDP[1][48]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[1].X4xDP[1][49]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][56] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][26] ),
        .I2(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][49] ),
        .I3(\FSM_sequential_[0].StateFSMxDP[0]_i_3_n_0 ),
        .I4(\[1].X4xDP[1][49]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X4xDN[1] [49]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT5 #(
    .INIT(32'h28FF2828)) 
    \[1].X4xDP[1][49]_i_2 
       (.I0(\[2].X4xDP[2][52]_i_3_n_0 ),
        .I1(inputs_r[49]),
        .I2(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][49] ),
        .I3(\[1].X2xDP[1][62]_i_2_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][50] ),
        .O(\[1].X4xDP[1][49]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \[1].X4xDP[1][4]_i_1 
       (.I0(\[1].X4xDP[1][4]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__1_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__1_n_0 ),
        .I3(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][5] ),
        .O(\core/core/ascon128_g.ascons_state/X4xDN[1] [4]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT5 #(
    .INIT(32'h909F6F60)) 
    \[1].X4xDP[1][4]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][45] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][11] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__1_n_0 ),
        .I3(inputs_r[4]),
        .I4(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][4] ),
        .O(\[1].X4xDP[1][4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[1].X4xDP[1][50]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][57] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][27] ),
        .I2(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][50] ),
        .I3(\FSM_sequential_[0].StateFSMxDP[0]_i_3_n_0 ),
        .I4(\[1].X4xDP[1][50]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X4xDN[1] [50]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT5 #(
    .INIT(32'h44F4F444)) 
    \[1].X4xDP[1][50]_i_2 
       (.I0(\[1].X2xDP[1][62]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][51] ),
        .I2(\[2].X4xDP[2][52]_i_3_n_0 ),
        .I3(inputs_r[50]),
        .I4(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][50] ),
        .O(\[1].X4xDP[1][50]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[1].X4xDP[1][51]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][58] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][28] ),
        .I2(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][51] ),
        .I3(\FSM_sequential_[0].StateFSMxDP[0]_i_3_n_0 ),
        .I4(\[1].X4xDP[1][51]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X4xDN[1] [51]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT5 #(
    .INIT(32'h28FF2828)) 
    \[1].X4xDP[1][51]_i_2 
       (.I0(\[2].X4xDP[2][52]_i_3_n_0 ),
        .I1(inputs_r[51]),
        .I2(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][51] ),
        .I3(\[1].X2xDP[1][62]_i_2_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][52] ),
        .O(\[1].X4xDP[1][51]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \[1].X4xDP[1][52]_i_1 
       (.I0(\[1].X4xDP[1][52]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__0_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__0_n_0 ),
        .I3(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][53] ),
        .O(\core/core/ascon128_g.ascons_state/X4xDN[1] [52]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT5 #(
    .INIT(32'h909F6F60)) 
    \[1].X4xDP[1][52]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][59] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][29] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__0_n_0 ),
        .I3(inputs_r[52]),
        .I4(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][52] ),
        .O(\[1].X4xDP[1][52]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[1].X4xDP[1][53]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][60] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][30] ),
        .I2(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][53] ),
        .I3(\FSM_sequential_[0].StateFSMxDP[0]_i_3_n_0 ),
        .I4(\[1].X4xDP[1][53]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X4xDN[1] [53]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT5 #(
    .INIT(32'h28FF2828)) 
    \[1].X4xDP[1][53]_i_2 
       (.I0(\[2].X4xDP[2][52]_i_3_n_0 ),
        .I1(inputs_r[53]),
        .I2(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][53] ),
        .I3(\[1].X2xDP[1][62]_i_2_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][54] ),
        .O(\[1].X4xDP[1][53]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[1].X4xDP[1][54]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][31] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][54] ),
        .I2(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][61] ),
        .I3(\FSM_sequential_[0].StateFSMxDP[0]_i_3_n_0 ),
        .I4(\[1].X4xDP[1][54]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X4xDN[1] [54]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT5 #(
    .INIT(32'h28FF2828)) 
    \[1].X4xDP[1][54]_i_2 
       (.I0(\[2].X4xDP[2][52]_i_3_n_0 ),
        .I1(inputs_r[54]),
        .I2(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][54] ),
        .I3(\[1].X2xDP[1][62]_i_2_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][55] ),
        .O(\[1].X4xDP[1][54]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[1].X4xDP[1][55]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][62] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][32] ),
        .I2(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][55] ),
        .I3(\FSM_sequential_[0].StateFSMxDP[0]_i_3_n_0 ),
        .I4(\[1].X4xDP[1][55]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X4xDN[1] [55]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT5 #(
    .INIT(32'h44F4F444)) 
    \[1].X4xDP[1][55]_i_2 
       (.I0(\[1].X2xDP[1][62]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][56] ),
        .I2(\[2].X4xDP[2][52]_i_3_n_0 ),
        .I3(inputs_r[55]),
        .I4(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][55] ),
        .O(\[1].X4xDP[1][55]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[1].X4xDP[1][56]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][63] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][33] ),
        .I2(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][56] ),
        .I3(\FSM_sequential_[0].StateFSMxDP[0]_i_3_n_0 ),
        .I4(\[1].X4xDP[1][56]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X4xDN[1] [56]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT5 #(
    .INIT(32'h44F4F444)) 
    \[1].X4xDP[1][56]_i_2 
       (.I0(\[1].X2xDP[1][62]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][57] ),
        .I2(\[2].X4xDP[2][52]_i_3_n_0 ),
        .I3(inputs_r[56]),
        .I4(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][56] ),
        .O(\[1].X4xDP[1][56]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[1].X4xDP[1][57]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][57] ),
        .I1(\core/core/ascon128_g.ascons_state/X4SboxInxD[0] [1]),
        .I2(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][34] ),
        .I3(\FSM_sequential_[0].StateFSMxDP[0]_i_3_n_0 ),
        .I4(\[1].X4xDP[1][57]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X4xDN[1] [57]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT5 #(
    .INIT(32'h28FF2828)) 
    \[1].X4xDP[1][57]_i_2 
       (.I0(\[2].X4xDP[2][52]_i_3_n_0 ),
        .I1(inputs_r[57]),
        .I2(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][57] ),
        .I3(\[1].X2xDP[1][62]_i_2_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][58] ),
        .O(\[1].X4xDP[1][57]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[1].X4xDP[1][58]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][58] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][1] ),
        .I2(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][35] ),
        .I3(\FSM_sequential_[0].StateFSMxDP[0]_i_3_n_0 ),
        .I4(\[1].X4xDP[1][58]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X4xDN[1] [58]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT5 #(
    .INIT(32'h28FF2828)) 
    \[1].X4xDP[1][58]_i_2 
       (.I0(\[2].X4xDP[2][52]_i_3_n_0 ),
        .I1(inputs_r[58]),
        .I2(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][58] ),
        .I3(\[1].X2xDP[1][62]_i_2_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][59] ),
        .O(\[1].X4xDP[1][58]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF8228)) 
    \[1].X4xDP[1][59]_i_1 
       (.I0(\FSM_sequential_[0].StateFSMxDP[0]_i_3_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][59] ),
        .I2(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][2] ),
        .I3(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][36] ),
        .I4(\[1].X4xDP[1][59]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X4xDN[1] [59]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT5 #(
    .INIT(32'h28FF2828)) 
    \[1].X4xDP[1][59]_i_2 
       (.I0(\[2].X4xDP[2][52]_i_3_n_0 ),
        .I1(inputs_r[59]),
        .I2(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][59] ),
        .I3(\[1].X2xDP[1][62]_i_2_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][60] ),
        .O(\[1].X4xDP[1][59]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[1].X4xDP[1][5]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][46] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][5] ),
        .I2(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][12] ),
        .I3(\FSM_sequential_[0].StateFSMxDP[0]_i_3_n_0 ),
        .I4(\[1].X4xDP[1][5]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X4xDN[1] [5]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'h28FF2828)) 
    \[1].X4xDP[1][5]_i_2 
       (.I0(\core/core/doIncrementRoundCounterxS ),
        .I1(inputs_r[5]),
        .I2(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][5] ),
        .I3(\[1].X2xDP[1][62]_i_2_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][6] ),
        .O(\[1].X4xDP[1][5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[1].X4xDP[1][60]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][60] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][3] ),
        .I2(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][37] ),
        .I3(\FSM_sequential_[0].StateFSMxDP[0]_i_3_n_0 ),
        .I4(\[1].X4xDP[1][60]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X4xDN[1] [60]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT5 #(
    .INIT(32'h28FF2828)) 
    \[1].X4xDP[1][60]_i_2 
       (.I0(\[2].X4xDP[2][52]_i_3_n_0 ),
        .I1(inputs_r[60]),
        .I2(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][60] ),
        .I3(\[1].X2xDP[1][62]_i_2_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][61] ),
        .O(\[1].X4xDP[1][60]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \[1].X4xDP[1][61]_i_1 
       (.I0(\[1].X4xDP[1][61]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__1_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__1_n_0 ),
        .I3(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][62] ),
        .O(\core/core/ascon128_g.ascons_state/X4xDN[1] [61]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT5 #(
    .INIT(32'h909F6F60)) 
    \[1].X4xDP[1][61]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][4] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][38] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__1_n_0 ),
        .I3(inputs_r[61]),
        .I4(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][61] ),
        .O(\[1].X4xDP[1][61]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \[1].X4xDP[1][62]_i_1 
       (.I0(\[1].X4xDP[1][62]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__0_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__0_n_0 ),
        .I3(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][63] ),
        .O(\core/core/ascon128_g.ascons_state/X4xDN[1] [62]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT5 #(
    .INIT(32'h909F6F60)) 
    \[1].X4xDP[1][62]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][5] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][39] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__0_n_0 ),
        .I3(inputs_r[62]),
        .I4(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][62] ),
        .O(\[1].X4xDP[1][62]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[1].X4xDP[1][63]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][63] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][6] ),
        .I2(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][40] ),
        .I3(\FSM_sequential_[0].StateFSMxDP[0]_i_3_n_0 ),
        .I4(\[1].X4xDP[1][63]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X4xDN[1] [63]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'h28FF2828)) 
    \[1].X4xDP[1][63]_i_2 
       (.I0(\core/core/doIncrementRoundCounterxS ),
        .I1(inputs_r[63]),
        .I2(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][63] ),
        .I3(\[1].X2xDP[1][62]_i_2_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/X4SboxOutxD[0] [1]),
        .O(\[1].X4xDP[1][63]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \[1].X4xDP[1][63]_i_3 
       (.I0(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/dom_variant_g.not_I0_and_I1/p_2_in ),
        .I1(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/dom_variant_g.not_I0_and_I1/p_14_in ),
        .I2(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/dom_variant_g.not_I0_and_I1/p_0_in13_in ),
        .I3(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/p_1_in45_in ),
        .O(\core/core/ascon128_g.ascons_state/X4SboxOutxD[0] [1]));
  LUT4 #(
    .INIT(16'hB888)) 
    \[1].X4xDP[1][6]_i_1 
       (.I0(\[1].X4xDP[1][6]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/StateFSMxDP [0]),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__1_n_0 ),
        .I3(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][7] ),
        .O(\core/core/ascon128_g.ascons_state/X4xDN[1] [6]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT5 #(
    .INIT(32'h909F6F60)) 
    \[1].X4xDP[1][6]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][47] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][13] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__0_n_0 ),
        .I3(inputs_r[6]),
        .I4(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][6] ),
        .O(\[1].X4xDP[1][6]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF8228)) 
    \[1].X4xDP[1][7]_i_1 
       (.I0(\FSM_sequential_[0].StateFSMxDP[0]_i_3_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][48] ),
        .I2(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][7] ),
        .I3(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][14] ),
        .I4(\[1].X4xDP[1][7]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X4xDN[1] [7]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT5 #(
    .INIT(32'h28FF2828)) 
    \[1].X4xDP[1][7]_i_2 
       (.I0(\core/core/doIncrementRoundCounterxS ),
        .I1(inputs_r[7]),
        .I2(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][7] ),
        .I3(\[1].X2xDP[1][62]_i_2_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][8] ),
        .O(\[1].X4xDP[1][7]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \[1].X4xDP[1][8]_i_1 
       (.I0(\[1].X4xDP[1][8]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__0_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__0_n_0 ),
        .I3(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][9] ),
        .O(\core/core/ascon128_g.ascons_state/X4xDN[1] [8]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT5 #(
    .INIT(32'h909F6F60)) 
    \[1].X4xDP[1][8]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][49] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][15] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__0_n_0 ),
        .I3(inputs_r[8]),
        .I4(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][8] ),
        .O(\[1].X4xDP[1][8]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \[1].X4xDP[1][9]_i_1 
       (.I0(\[1].X4xDP[1][9]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__0_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__0_n_0 ),
        .I3(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][10] ),
        .O(\core/core/ascon128_g.ascons_state/X4xDN[1] [9]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT5 #(
    .INIT(32'h909F6F60)) 
    \[1].X4xDP[1][9]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][50] ),
        .I1(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][16] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__0_n_0 ),
        .I3(inputs_r[9]),
        .I4(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][9] ),
        .O(\[1].X4xDP[1][9]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \[2].X0xDP[2][0]_i_1 
       (.I0(\[2].X0xDP[2][0]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/StateFSMxDP [0]),
        .I2(\core/core/ascon128_g.ascons_state/StateFSMxDP [1]),
        .I3(\core/core/ascon128_g.ascons_state/[2].X0xDP_reg_n_0_[2][1] ),
        .O(\core/core/ascon128_g.ascons_state/X0xDN[2]0_in [0]));
  LUT6 #(
    .INIT(64'h9F90909F6F6F6060)) 
    \[2].X0xDP[2][0]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/p_18_in ),
        .I1(\core/core/ascon128_g.ascons_state/p_27_in ),
        .I2(\core/core/ascon128_g.ascons_state/StateFSMxDP [1]),
        .I3(\[2].X0xDP[2][63]_i_4_n_0 ),
        .I4(inputs_r[384]),
        .I5(\core/core/ascon128_g.ascons_state/X0SboxInxD[0] [2]),
        .O(\[2].X0xDP[2][0]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \[2].X0xDP[2][10]_i_1 
       (.I0(\[2].X0xDP[2][10]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/StateFSMxDP [0]),
        .I2(\core/core/ascon128_g.ascons_state/StateFSMxDP [1]),
        .I3(\core/core/ascon128_g.ascons_state/p_10_in ),
        .O(\core/core/ascon128_g.ascons_state/X0xDN[2]0_in [10]));
  LUT6 #(
    .INIT(64'h9F90909F6F6F6060)) 
    \[2].X0xDP[2][10]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/p_28_in ),
        .I1(\core/core/ascon128_g.ascons_state/p_37_in ),
        .I2(\core/core/ascon128_g.ascons_state/StateFSMxDP [1]),
        .I3(\[2].X0xDP[2][63]_i_4_n_0 ),
        .I4(inputs_r[394]),
        .I5(\core/core/ascon128_g.ascons_state/p_9_in ),
        .O(\[2].X0xDP[2][10]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \[2].X0xDP[2][11]_i_1 
       (.I0(\[2].X0xDP[2][11]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/StateFSMxDP [0]),
        .I2(\core/core/ascon128_g.ascons_state/StateFSMxDP [1]),
        .I3(\core/core/ascon128_g.ascons_state/p_11_in ),
        .O(\core/core/ascon128_g.ascons_state/X0xDN[2]0_in [11]));
  LUT6 #(
    .INIT(64'h9F90909F6F6F6060)) 
    \[2].X0xDP[2][11]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/p_29_in ),
        .I1(\core/core/ascon128_g.ascons_state/p_38_in ),
        .I2(\core/core/ascon128_g.ascons_state/StateFSMxDP [1]),
        .I3(\[2].X0xDP[2][63]_i_4_n_0 ),
        .I4(inputs_r[395]),
        .I5(\core/core/ascon128_g.ascons_state/p_10_in ),
        .O(\[2].X0xDP[2][11]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \[2].X0xDP[2][12]_i_1 
       (.I0(\[2].X0xDP[2][12]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/StateFSMxDP [0]),
        .I2(\core/core/ascon128_g.ascons_state/StateFSMxDP [1]),
        .I3(\core/core/ascon128_g.ascons_state/p_12_in ),
        .O(\core/core/ascon128_g.ascons_state/X0xDN[2]0_in [12]));
  LUT6 #(
    .INIT(64'h9F90909F6F6F6060)) 
    \[2].X0xDP[2][12]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/p_30_in ),
        .I1(\core/core/ascon128_g.ascons_state/p_39_in ),
        .I2(\core/core/ascon128_g.ascons_state/StateFSMxDP [1]),
        .I3(\[2].X0xDP[2][63]_i_4_n_0 ),
        .I4(inputs_r[396]),
        .I5(\core/core/ascon128_g.ascons_state/p_11_in ),
        .O(\[2].X0xDP[2][12]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \[2].X0xDP[2][13]_i_1 
       (.I0(\[2].X0xDP[2][13]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/StateFSMxDP [0]),
        .I2(\core/core/ascon128_g.ascons_state/StateFSMxDP [1]),
        .I3(\core/core/ascon128_g.ascons_state/p_13_in ),
        .O(\core/core/ascon128_g.ascons_state/X0xDN[2]0_in [13]));
  LUT6 #(
    .INIT(64'h9F90909F6F6F6060)) 
    \[2].X0xDP[2][13]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/p_31_in ),
        .I1(\core/core/ascon128_g.ascons_state/p_40_in ),
        .I2(\core/core/ascon128_g.ascons_state/StateFSMxDP [1]),
        .I3(\[2].X0xDP[2][63]_i_4_n_0 ),
        .I4(inputs_r[397]),
        .I5(\core/core/ascon128_g.ascons_state/p_12_in ),
        .O(\[2].X0xDP[2][13]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \[2].X0xDP[2][14]_i_1 
       (.I0(\[2].X0xDP[2][14]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/StateFSMxDP [0]),
        .I2(\core/core/ascon128_g.ascons_state/StateFSMxDP [1]),
        .I3(\core/core/ascon128_g.ascons_state/p_14_in ),
        .O(\core/core/ascon128_g.ascons_state/X0xDN[2]0_in [14]));
  LUT6 #(
    .INIT(64'h9F90909F6F6F6060)) 
    \[2].X0xDP[2][14]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/p_32_in ),
        .I1(\core/core/ascon128_g.ascons_state/p_41_in ),
        .I2(\core/core/ascon128_g.ascons_state/StateFSMxDP [1]),
        .I3(\[2].X0xDP[2][63]_i_4_n_0 ),
        .I4(inputs_r[398]),
        .I5(\core/core/ascon128_g.ascons_state/p_13_in ),
        .O(\[2].X0xDP[2][14]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \[2].X0xDP[2][15]_i_1 
       (.I0(\[2].X0xDP[2][15]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/StateFSMxDP [0]),
        .I2(\core/core/ascon128_g.ascons_state/StateFSMxDP [1]),
        .I3(\core/core/ascon128_g.ascons_state/p_15_in ),
        .O(\core/core/ascon128_g.ascons_state/X0xDN[2]0_in [15]));
  LUT6 #(
    .INIT(64'h9F90909F6F6F6060)) 
    \[2].X0xDP[2][15]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/p_33_in ),
        .I1(\core/core/ascon128_g.ascons_state/p_42_in ),
        .I2(\core/core/ascon128_g.ascons_state/StateFSMxDP [1]),
        .I3(\[2].X0xDP[2][63]_i_4_n_0 ),
        .I4(inputs_r[399]),
        .I5(\core/core/ascon128_g.ascons_state/p_14_in ),
        .O(\[2].X0xDP[2][15]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \[2].X0xDP[2][16]_i_1 
       (.I0(\[2].X0xDP[2][16]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/StateFSMxDP [0]),
        .I2(\core/core/ascon128_g.ascons_state/StateFSMxDP [1]),
        .I3(\core/core/ascon128_g.ascons_state/p_16_in ),
        .O(\core/core/ascon128_g.ascons_state/X0xDN[2]0_in [16]));
  LUT6 #(
    .INIT(64'h9F90909F6F6F6060)) 
    \[2].X0xDP[2][16]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/p_34_in ),
        .I1(\core/core/ascon128_g.ascons_state/p_43_in ),
        .I2(\core/core/ascon128_g.ascons_state/StateFSMxDP [1]),
        .I3(\[2].X0xDP[2][63]_i_4_n_0 ),
        .I4(inputs_r[400]),
        .I5(\core/core/ascon128_g.ascons_state/p_15_in ),
        .O(\[2].X0xDP[2][16]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \[2].X0xDP[2][17]_i_1 
       (.I0(\[2].X0xDP[2][17]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/StateFSMxDP [0]),
        .I2(\core/core/ascon128_g.ascons_state/StateFSMxDP [1]),
        .I3(\core/core/ascon128_g.ascons_state/p_17_in ),
        .O(\core/core/ascon128_g.ascons_state/X0xDN[2]0_in [17]));
  LUT6 #(
    .INIT(64'h9F90909F6F6F6060)) 
    \[2].X0xDP[2][17]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/p_35_in ),
        .I1(\core/core/ascon128_g.ascons_state/p_44_in ),
        .I2(\core/core/ascon128_g.ascons_state/StateFSMxDP [1]),
        .I3(\[2].X0xDP[2][63]_i_4_n_0 ),
        .I4(inputs_r[401]),
        .I5(\core/core/ascon128_g.ascons_state/p_16_in ),
        .O(\[2].X0xDP[2][17]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \[2].X0xDP[2][18]_i_1 
       (.I0(\[2].X0xDP[2][18]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/StateFSMxDP [0]),
        .I2(\core/core/ascon128_g.ascons_state/StateFSMxDP [1]),
        .I3(\core/core/ascon128_g.ascons_state/p_18_in ),
        .O(\core/core/ascon128_g.ascons_state/X0xDN[2]0_in [18]));
  LUT6 #(
    .INIT(64'h9F90909F6F6F6060)) 
    \[2].X0xDP[2][18]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/p_36_in ),
        .I1(\core/core/ascon128_g.ascons_state/p_45_in ),
        .I2(\core/core/ascon128_g.ascons_state/StateFSMxDP [1]),
        .I3(\[2].X0xDP[2][63]_i_4_n_0 ),
        .I4(inputs_r[402]),
        .I5(\core/core/ascon128_g.ascons_state/p_17_in ),
        .O(\[2].X0xDP[2][18]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \[2].X0xDP[2][19]_i_1 
       (.I0(\[2].X0xDP[2][19]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/StateFSMxDP [0]),
        .I2(\core/core/ascon128_g.ascons_state/StateFSMxDP [1]),
        .I3(\core/core/ascon128_g.ascons_state/p_19_in ),
        .O(\core/core/ascon128_g.ascons_state/X0xDN[2]0_in [19]));
  LUT6 #(
    .INIT(64'h9F90909F6F6F6060)) 
    \[2].X0xDP[2][19]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/p_37_in ),
        .I1(\core/core/ascon128_g.ascons_state/p_46_in ),
        .I2(\core/core/ascon128_g.ascons_state/StateFSMxDP [1]),
        .I3(\[2].X0xDP[2][63]_i_4_n_0 ),
        .I4(inputs_r[403]),
        .I5(\core/core/ascon128_g.ascons_state/p_18_in ),
        .O(\[2].X0xDP[2][19]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \[2].X0xDP[2][1]_i_1 
       (.I0(\[2].X0xDP[2][1]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/StateFSMxDP [0]),
        .I2(\core/core/ascon128_g.ascons_state/StateFSMxDP [1]),
        .I3(\core/core/ascon128_g.ascons_state/p_1_in ),
        .O(\core/core/ascon128_g.ascons_state/X0xDN[2]0_in [1]));
  LUT6 #(
    .INIT(64'h9F90909F6F6F6060)) 
    \[2].X0xDP[2][1]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/p_19_in ),
        .I1(\core/core/ascon128_g.ascons_state/p_28_in ),
        .I2(\core/core/ascon128_g.ascons_state/StateFSMxDP [1]),
        .I3(\[2].X0xDP[2][63]_i_4_n_0 ),
        .I4(inputs_r[385]),
        .I5(\core/core/ascon128_g.ascons_state/[2].X0xDP_reg_n_0_[2][1] ),
        .O(\[2].X0xDP[2][1]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \[2].X0xDP[2][20]_i_1 
       (.I0(\[2].X0xDP[2][20]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/StateFSMxDP [0]),
        .I2(\core/core/ascon128_g.ascons_state/StateFSMxDP [1]),
        .I3(\core/core/ascon128_g.ascons_state/p_20_in ),
        .O(\core/core/ascon128_g.ascons_state/X0xDN[2]0_in [20]));
  LUT6 #(
    .INIT(64'h9F90909F6F6F6060)) 
    \[2].X0xDP[2][20]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/p_38_in ),
        .I1(\core/core/ascon128_g.ascons_state/p_47_in ),
        .I2(\core/core/ascon128_g.ascons_state/StateFSMxDP [1]),
        .I3(\[2].X0xDP[2][63]_i_4_n_0 ),
        .I4(inputs_r[404]),
        .I5(\core/core/ascon128_g.ascons_state/p_19_in ),
        .O(\[2].X0xDP[2][20]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \[2].X0xDP[2][21]_i_1 
       (.I0(\[2].X0xDP[2][21]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/StateFSMxDP [0]),
        .I2(\core/core/ascon128_g.ascons_state/StateFSMxDP [1]),
        .I3(\core/core/ascon128_g.ascons_state/p_21_in ),
        .O(\core/core/ascon128_g.ascons_state/X0xDN[2]0_in [21]));
  LUT6 #(
    .INIT(64'h9F90909F6F6F6060)) 
    \[2].X0xDP[2][21]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/p_39_in ),
        .I1(\core/core/ascon128_g.ascons_state/p_48_in ),
        .I2(\core/core/ascon128_g.ascons_state/StateFSMxDP [1]),
        .I3(\[2].X0xDP[2][63]_i_4_n_0 ),
        .I4(inputs_r[405]),
        .I5(\core/core/ascon128_g.ascons_state/p_20_in ),
        .O(\[2].X0xDP[2][21]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \[2].X0xDP[2][22]_i_1 
       (.I0(\[2].X0xDP[2][22]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/StateFSMxDP [0]),
        .I2(\core/core/ascon128_g.ascons_state/StateFSMxDP [1]),
        .I3(\core/core/ascon128_g.ascons_state/p_22_in ),
        .O(\core/core/ascon128_g.ascons_state/X0xDN[2]0_in [22]));
  LUT6 #(
    .INIT(64'h9F90909F6F6F6060)) 
    \[2].X0xDP[2][22]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/p_40_in ),
        .I1(\core/core/ascon128_g.ascons_state/p_49_in ),
        .I2(\core/core/ascon128_g.ascons_state/StateFSMxDP [1]),
        .I3(\[2].X0xDP[2][63]_i_4_n_0 ),
        .I4(inputs_r[406]),
        .I5(\core/core/ascon128_g.ascons_state/p_21_in ),
        .O(\[2].X0xDP[2][22]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \[2].X0xDP[2][23]_i_1 
       (.I0(\[2].X0xDP[2][23]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/StateFSMxDP [0]),
        .I2(\core/core/ascon128_g.ascons_state/StateFSMxDP [1]),
        .I3(\core/core/ascon128_g.ascons_state/p_23_in ),
        .O(\core/core/ascon128_g.ascons_state/X0xDN[2]0_in [23]));
  LUT6 #(
    .INIT(64'h9F90909F6F6F6060)) 
    \[2].X0xDP[2][23]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/p_41_in ),
        .I1(\core/core/ascon128_g.ascons_state/p_50_in ),
        .I2(\core/core/ascon128_g.ascons_state/StateFSMxDP [1]),
        .I3(\[2].X0xDP[2][63]_i_4_n_0 ),
        .I4(inputs_r[407]),
        .I5(\core/core/ascon128_g.ascons_state/p_22_in ),
        .O(\[2].X0xDP[2][23]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \[2].X0xDP[2][24]_i_1 
       (.I0(\[2].X0xDP[2][24]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/StateFSMxDP [0]),
        .I2(\core/core/ascon128_g.ascons_state/StateFSMxDP [1]),
        .I3(\core/core/ascon128_g.ascons_state/p_24_in ),
        .O(\core/core/ascon128_g.ascons_state/X0xDN[2]0_in [24]));
  LUT6 #(
    .INIT(64'h9F90909F6F6F6060)) 
    \[2].X0xDP[2][24]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/p_42_in ),
        .I1(\core/core/ascon128_g.ascons_state/p_51_in ),
        .I2(\core/core/ascon128_g.ascons_state/StateFSMxDP [1]),
        .I3(\[2].X0xDP[2][63]_i_4_n_0 ),
        .I4(inputs_r[408]),
        .I5(\core/core/ascon128_g.ascons_state/p_23_in ),
        .O(\[2].X0xDP[2][24]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \[2].X0xDP[2][25]_i_1 
       (.I0(\[2].X0xDP[2][25]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/StateFSMxDP [0]),
        .I2(\core/core/ascon128_g.ascons_state/StateFSMxDP [1]),
        .I3(\core/core/ascon128_g.ascons_state/p_25_in ),
        .O(\core/core/ascon128_g.ascons_state/X0xDN[2]0_in [25]));
  LUT6 #(
    .INIT(64'h9F90909F6F6F6060)) 
    \[2].X0xDP[2][25]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/p_43_in ),
        .I1(\core/core/ascon128_g.ascons_state/p_52_in ),
        .I2(\core/core/ascon128_g.ascons_state/StateFSMxDP [1]),
        .I3(\[2].X0xDP[2][63]_i_4_n_0 ),
        .I4(inputs_r[409]),
        .I5(\core/core/ascon128_g.ascons_state/p_24_in ),
        .O(\[2].X0xDP[2][25]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \[2].X0xDP[2][26]_i_1 
       (.I0(\[2].X0xDP[2][26]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/StateFSMxDP [0]),
        .I2(\core/core/ascon128_g.ascons_state/StateFSMxDP [1]),
        .I3(\core/core/ascon128_g.ascons_state/p_26_in ),
        .O(\core/core/ascon128_g.ascons_state/X0xDN[2]0_in [26]));
  LUT6 #(
    .INIT(64'h9F90909F6F6F6060)) 
    \[2].X0xDP[2][26]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/p_44_in ),
        .I1(\core/core/ascon128_g.ascons_state/p_53_in ),
        .I2(\core/core/ascon128_g.ascons_state/StateFSMxDP [1]),
        .I3(\[2].X0xDP[2][63]_i_4_n_0 ),
        .I4(inputs_r[410]),
        .I5(\core/core/ascon128_g.ascons_state/p_25_in ),
        .O(\[2].X0xDP[2][26]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \[2].X0xDP[2][27]_i_1 
       (.I0(\[2].X0xDP[2][27]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/StateFSMxDP [0]),
        .I2(\core/core/ascon128_g.ascons_state/StateFSMxDP [1]),
        .I3(\core/core/ascon128_g.ascons_state/p_27_in ),
        .O(\core/core/ascon128_g.ascons_state/X0xDN[2]0_in [27]));
  LUT6 #(
    .INIT(64'h9F90909F6F6F6060)) 
    \[2].X0xDP[2][27]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/p_45_in ),
        .I1(\core/core/ascon128_g.ascons_state/p_54_in ),
        .I2(\core/core/ascon128_g.ascons_state/StateFSMxDP [1]),
        .I3(\[2].X0xDP[2][63]_i_4_n_0 ),
        .I4(inputs_r[411]),
        .I5(\core/core/ascon128_g.ascons_state/p_26_in ),
        .O(\[2].X0xDP[2][27]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \[2].X0xDP[2][28]_i_1 
       (.I0(\[2].X0xDP[2][28]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/StateFSMxDP [0]),
        .I2(\core/core/ascon128_g.ascons_state/StateFSMxDP [1]),
        .I3(\core/core/ascon128_g.ascons_state/p_28_in ),
        .O(\core/core/ascon128_g.ascons_state/X0xDN[2]0_in [28]));
  LUT6 #(
    .INIT(64'h9F90909F6F6F6060)) 
    \[2].X0xDP[2][28]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/p_46_in ),
        .I1(\core/core/ascon128_g.ascons_state/p_55_in ),
        .I2(\core/core/ascon128_g.ascons_state/StateFSMxDP [1]),
        .I3(\[2].X0xDP[2][63]_i_4_n_0 ),
        .I4(inputs_r[412]),
        .I5(\core/core/ascon128_g.ascons_state/p_27_in ),
        .O(\[2].X0xDP[2][28]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \[2].X0xDP[2][29]_i_1 
       (.I0(\[2].X0xDP[2][29]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/StateFSMxDP [0]),
        .I2(\core/core/ascon128_g.ascons_state/StateFSMxDP [1]),
        .I3(\core/core/ascon128_g.ascons_state/p_29_in ),
        .O(\core/core/ascon128_g.ascons_state/X0xDN[2]0_in [29]));
  LUT6 #(
    .INIT(64'h9F90909F6F6F6060)) 
    \[2].X0xDP[2][29]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/p_47_in ),
        .I1(\core/core/ascon128_g.ascons_state/p_56_in ),
        .I2(\core/core/ascon128_g.ascons_state/StateFSMxDP [1]),
        .I3(\[2].X0xDP[2][63]_i_4_n_0 ),
        .I4(inputs_r[413]),
        .I5(\core/core/ascon128_g.ascons_state/p_28_in ),
        .O(\[2].X0xDP[2][29]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \[2].X0xDP[2][2]_i_1 
       (.I0(\[2].X0xDP[2][2]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/StateFSMxDP [0]),
        .I2(\core/core/ascon128_g.ascons_state/StateFSMxDP [1]),
        .I3(\core/core/ascon128_g.ascons_state/p_2_in ),
        .O(\core/core/ascon128_g.ascons_state/X0xDN[2]0_in [2]));
  LUT6 #(
    .INIT(64'h9F90909F6F6F6060)) 
    \[2].X0xDP[2][2]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/p_20_in ),
        .I1(\core/core/ascon128_g.ascons_state/p_29_in ),
        .I2(\core/core/ascon128_g.ascons_state/StateFSMxDP [1]),
        .I3(\[2].X0xDP[2][63]_i_4_n_0 ),
        .I4(inputs_r[386]),
        .I5(\core/core/ascon128_g.ascons_state/p_1_in ),
        .O(\[2].X0xDP[2][2]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \[2].X0xDP[2][30]_i_1 
       (.I0(\[2].X0xDP[2][30]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/StateFSMxDP [0]),
        .I2(\core/core/ascon128_g.ascons_state/StateFSMxDP [1]),
        .I3(\core/core/ascon128_g.ascons_state/p_30_in ),
        .O(\core/core/ascon128_g.ascons_state/X0xDN[2]0_in [30]));
  LUT6 #(
    .INIT(64'h9F90909F6F6F6060)) 
    \[2].X0xDP[2][30]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/p_48_in ),
        .I1(\core/core/ascon128_g.ascons_state/p_57_in ),
        .I2(\core/core/ascon128_g.ascons_state/StateFSMxDP [1]),
        .I3(\[2].X0xDP[2][63]_i_4_n_0 ),
        .I4(inputs_r[414]),
        .I5(\core/core/ascon128_g.ascons_state/p_29_in ),
        .O(\[2].X0xDP[2][30]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \[2].X0xDP[2][31]_i_1 
       (.I0(\[2].X0xDP[2][31]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/StateFSMxDP [0]),
        .I2(\core/core/ascon128_g.ascons_state/StateFSMxDP [1]),
        .I3(\core/core/ascon128_g.ascons_state/p_31_in ),
        .O(\core/core/ascon128_g.ascons_state/X0xDN[2]0_in [31]));
  LUT6 #(
    .INIT(64'h9F90909F6F6F6060)) 
    \[2].X0xDP[2][31]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/p_49_in ),
        .I1(\core/core/ascon128_g.ascons_state/p_58_in ),
        .I2(\core/core/ascon128_g.ascons_state/StateFSMxDP [1]),
        .I3(\[2].X0xDP[2][63]_i_4_n_0 ),
        .I4(inputs_r[415]),
        .I5(\core/core/ascon128_g.ascons_state/p_30_in ),
        .O(\[2].X0xDP[2][31]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \[2].X0xDP[2][32]_i_1 
       (.I0(\[2].X0xDP[2][32]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/StateFSMxDP [0]),
        .I2(\core/core/ascon128_g.ascons_state/StateFSMxDP [1]),
        .I3(\core/core/ascon128_g.ascons_state/p_32_in ),
        .O(\core/core/ascon128_g.ascons_state/X0xDN[2]0_in [32]));
  LUT6 #(
    .INIT(64'h9F90909F6F6F6060)) 
    \[2].X0xDP[2][32]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/p_50_in ),
        .I1(\core/core/ascon128_g.ascons_state/p_59_in ),
        .I2(\core/core/ascon128_g.ascons_state/StateFSMxDP [1]),
        .I3(\[2].X0xDP[2][63]_i_4_n_0 ),
        .I4(inputs_r[416]),
        .I5(\core/core/ascon128_g.ascons_state/p_31_in ),
        .O(\[2].X0xDP[2][32]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \[2].X0xDP[2][33]_i_1 
       (.I0(\[2].X0xDP[2][33]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/StateFSMxDP [0]),
        .I2(\core/core/ascon128_g.ascons_state/StateFSMxDP [1]),
        .I3(\core/core/ascon128_g.ascons_state/p_33_in ),
        .O(\core/core/ascon128_g.ascons_state/X0xDN[2]0_in [33]));
  LUT6 #(
    .INIT(64'h9F90909F6F6F6060)) 
    \[2].X0xDP[2][33]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/p_51_in ),
        .I1(\core/core/ascon128_g.ascons_state/p_60_in ),
        .I2(\core/core/ascon128_g.ascons_state/StateFSMxDP [1]),
        .I3(\[2].X0xDP[2][63]_i_4_n_0 ),
        .I4(inputs_r[417]),
        .I5(\core/core/ascon128_g.ascons_state/p_32_in ),
        .O(\[2].X0xDP[2][33]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \[2].X0xDP[2][34]_i_1 
       (.I0(\[2].X0xDP[2][34]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/StateFSMxDP [0]),
        .I2(\core/core/ascon128_g.ascons_state/StateFSMxDP [1]),
        .I3(\core/core/ascon128_g.ascons_state/p_34_in ),
        .O(\core/core/ascon128_g.ascons_state/X0xDN[2]0_in [34]));
  LUT6 #(
    .INIT(64'h9F90909F6F6F6060)) 
    \[2].X0xDP[2][34]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/p_52_in ),
        .I1(\core/core/ascon128_g.ascons_state/p_61_in ),
        .I2(\core/core/ascon128_g.ascons_state/StateFSMxDP [1]),
        .I3(\[2].X0xDP[2][63]_i_4_n_0 ),
        .I4(inputs_r[418]),
        .I5(\core/core/ascon128_g.ascons_state/p_33_in ),
        .O(\[2].X0xDP[2][34]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \[2].X0xDP[2][35]_i_1 
       (.I0(\[2].X0xDP[2][35]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/StateFSMxDP [0]),
        .I2(\core/core/ascon128_g.ascons_state/StateFSMxDP [1]),
        .I3(\core/core/ascon128_g.ascons_state/p_35_in ),
        .O(\core/core/ascon128_g.ascons_state/X0xDN[2]0_in [35]));
  LUT6 #(
    .INIT(64'h9F90909F6F6F6060)) 
    \[2].X0xDP[2][35]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/p_53_in ),
        .I1(\core/core/ascon128_g.ascons_state/[2].X0xDP_reg_n_0_[2][63] ),
        .I2(\core/core/ascon128_g.ascons_state/StateFSMxDP [1]),
        .I3(\[2].X0xDP[2][63]_i_4_n_0 ),
        .I4(inputs_r[419]),
        .I5(\core/core/ascon128_g.ascons_state/p_34_in ),
        .O(\[2].X0xDP[2][35]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \[2].X0xDP[2][36]_i_1 
       (.I0(\[2].X0xDP[2][36]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/StateFSMxDP [0]),
        .I2(\core/core/ascon128_g.ascons_state/StateFSMxDP [1]),
        .I3(\core/core/ascon128_g.ascons_state/p_36_in ),
        .O(\core/core/ascon128_g.ascons_state/X0xDN[2]0_in [36]));
  LUT6 #(
    .INIT(64'h9F90909F6F6F6060)) 
    \[2].X0xDP[2][36]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/p_54_in ),
        .I1(\core/core/ascon128_g.ascons_state/X0SboxInxD[0] [2]),
        .I2(\core/core/ascon128_g.ascons_state/StateFSMxDP [1]),
        .I3(\[2].X0xDP[2][63]_i_4_n_0 ),
        .I4(inputs_r[420]),
        .I5(\core/core/ascon128_g.ascons_state/p_35_in ),
        .O(\[2].X0xDP[2][36]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \[2].X0xDP[2][37]_i_1 
       (.I0(\[2].X0xDP[2][37]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/StateFSMxDP [0]),
        .I2(\core/core/ascon128_g.ascons_state/StateFSMxDP [1]),
        .I3(\core/core/ascon128_g.ascons_state/p_37_in ),
        .O(\core/core/ascon128_g.ascons_state/X0xDN[2]0_in [37]));
  LUT6 #(
    .INIT(64'h9F90909F6F6F6060)) 
    \[2].X0xDP[2][37]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/p_55_in ),
        .I1(\core/core/ascon128_g.ascons_state/[2].X0xDP_reg_n_0_[2][1] ),
        .I2(\core/core/ascon128_g.ascons_state/StateFSMxDP [1]),
        .I3(\[2].X0xDP[2][63]_i_4_n_0 ),
        .I4(inputs_r[421]),
        .I5(\core/core/ascon128_g.ascons_state/p_36_in ),
        .O(\[2].X0xDP[2][37]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \[2].X0xDP[2][38]_i_1 
       (.I0(\[2].X0xDP[2][38]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/StateFSMxDP [0]),
        .I2(\core/core/ascon128_g.ascons_state/StateFSMxDP [1]),
        .I3(\core/core/ascon128_g.ascons_state/p_38_in ),
        .O(\core/core/ascon128_g.ascons_state/X0xDN[2]0_in [38]));
  LUT6 #(
    .INIT(64'h9F90909F6F6F6060)) 
    \[2].X0xDP[2][38]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/p_56_in ),
        .I1(\core/core/ascon128_g.ascons_state/p_1_in ),
        .I2(\core/core/ascon128_g.ascons_state/StateFSMxDP [1]),
        .I3(\[2].X0xDP[2][63]_i_4_n_0 ),
        .I4(inputs_r[422]),
        .I5(\core/core/ascon128_g.ascons_state/p_37_in ),
        .O(\[2].X0xDP[2][38]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \[2].X0xDP[2][39]_i_1 
       (.I0(\[2].X0xDP[2][39]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/StateFSMxDP [0]),
        .I2(\core/core/ascon128_g.ascons_state/StateFSMxDP [1]),
        .I3(\core/core/ascon128_g.ascons_state/p_39_in ),
        .O(\core/core/ascon128_g.ascons_state/X0xDN[2]0_in [39]));
  LUT6 #(
    .INIT(64'h9F90909F6F6F6060)) 
    \[2].X0xDP[2][39]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/p_57_in ),
        .I1(\core/core/ascon128_g.ascons_state/p_2_in ),
        .I2(\core/core/ascon128_g.ascons_state/StateFSMxDP [1]),
        .I3(\[2].X0xDP[2][63]_i_4_n_0 ),
        .I4(inputs_r[423]),
        .I5(\core/core/ascon128_g.ascons_state/p_38_in ),
        .O(\[2].X0xDP[2][39]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \[2].X0xDP[2][3]_i_1 
       (.I0(\[2].X0xDP[2][3]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/StateFSMxDP [0]),
        .I2(\core/core/ascon128_g.ascons_state/StateFSMxDP [1]),
        .I3(\core/core/ascon128_g.ascons_state/p_3_in ),
        .O(\core/core/ascon128_g.ascons_state/X0xDN[2]0_in [3]));
  LUT6 #(
    .INIT(64'h9F90909F6F6F6060)) 
    \[2].X0xDP[2][3]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/p_21_in ),
        .I1(\core/core/ascon128_g.ascons_state/p_30_in ),
        .I2(\core/core/ascon128_g.ascons_state/StateFSMxDP [1]),
        .I3(\[2].X0xDP[2][63]_i_4_n_0 ),
        .I4(inputs_r[387]),
        .I5(\core/core/ascon128_g.ascons_state/p_2_in ),
        .O(\[2].X0xDP[2][3]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \[2].X0xDP[2][40]_i_1 
       (.I0(\[2].X0xDP[2][40]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/StateFSMxDP [0]),
        .I2(\core/core/ascon128_g.ascons_state/StateFSMxDP [1]),
        .I3(\core/core/ascon128_g.ascons_state/p_40_in ),
        .O(\core/core/ascon128_g.ascons_state/X0xDN[2]0_in [40]));
  LUT6 #(
    .INIT(64'h9F90909F6F6F6060)) 
    \[2].X0xDP[2][40]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/p_58_in ),
        .I1(\core/core/ascon128_g.ascons_state/p_3_in ),
        .I2(\core/core/ascon128_g.ascons_state/StateFSMxDP [1]),
        .I3(\[2].X0xDP[2][63]_i_4_n_0 ),
        .I4(inputs_r[424]),
        .I5(\core/core/ascon128_g.ascons_state/p_39_in ),
        .O(\[2].X0xDP[2][40]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \[2].X0xDP[2][41]_i_1 
       (.I0(\[2].X0xDP[2][41]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/StateFSMxDP [0]),
        .I2(\core/core/ascon128_g.ascons_state/StateFSMxDP [1]),
        .I3(\core/core/ascon128_g.ascons_state/p_41_in ),
        .O(\core/core/ascon128_g.ascons_state/X0xDN[2]0_in [41]));
  LUT6 #(
    .INIT(64'h9F90909F6F6F6060)) 
    \[2].X0xDP[2][41]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/p_59_in ),
        .I1(\core/core/ascon128_g.ascons_state/p_4_in ),
        .I2(\core/core/ascon128_g.ascons_state/StateFSMxDP [1]),
        .I3(\[2].X0xDP[2][63]_i_4_n_0 ),
        .I4(inputs_r[425]),
        .I5(\core/core/ascon128_g.ascons_state/p_40_in ),
        .O(\[2].X0xDP[2][41]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \[2].X0xDP[2][42]_i_1 
       (.I0(\[2].X0xDP[2][42]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/StateFSMxDP [0]),
        .I2(\core/core/ascon128_g.ascons_state/StateFSMxDP [1]),
        .I3(\core/core/ascon128_g.ascons_state/p_42_in ),
        .O(\core/core/ascon128_g.ascons_state/X0xDN[2]0_in [42]));
  LUT6 #(
    .INIT(64'h9F90909F6F6F6060)) 
    \[2].X0xDP[2][42]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/p_60_in ),
        .I1(\core/core/ascon128_g.ascons_state/p_5_in ),
        .I2(\core/core/ascon128_g.ascons_state/StateFSMxDP [1]),
        .I3(\[2].X0xDP[2][63]_i_4_n_0 ),
        .I4(inputs_r[426]),
        .I5(\core/core/ascon128_g.ascons_state/p_41_in ),
        .O(\[2].X0xDP[2][42]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \[2].X0xDP[2][43]_i_1 
       (.I0(\[2].X0xDP[2][43]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/StateFSMxDP [0]),
        .I2(\core/core/ascon128_g.ascons_state/StateFSMxDP [1]),
        .I3(\core/core/ascon128_g.ascons_state/p_43_in ),
        .O(\core/core/ascon128_g.ascons_state/X0xDN[2]0_in [43]));
  LUT6 #(
    .INIT(64'h9F90909F6F6F6060)) 
    \[2].X0xDP[2][43]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/p_61_in ),
        .I1(\core/core/ascon128_g.ascons_state/p_6_in ),
        .I2(\core/core/ascon128_g.ascons_state/StateFSMxDP [1]),
        .I3(\[2].X0xDP[2][63]_i_4_n_0 ),
        .I4(inputs_r[427]),
        .I5(\core/core/ascon128_g.ascons_state/p_42_in ),
        .O(\[2].X0xDP[2][43]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \[2].X0xDP[2][44]_i_1 
       (.I0(\[2].X0xDP[2][44]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/StateFSMxDP [0]),
        .I2(\core/core/ascon128_g.ascons_state/StateFSMxDP [1]),
        .I3(\core/core/ascon128_g.ascons_state/p_44_in ),
        .O(\core/core/ascon128_g.ascons_state/X0xDN[2]0_in [44]));
  LUT6 #(
    .INIT(64'h9F90909F6F6F6060)) 
    \[2].X0xDP[2][44]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[2].X0xDP_reg_n_0_[2][63] ),
        .I1(\core/core/ascon128_g.ascons_state/p_7_in ),
        .I2(\core/core/ascon128_g.ascons_state/StateFSMxDP [1]),
        .I3(\[2].X0xDP[2][63]_i_4_n_0 ),
        .I4(inputs_r[428]),
        .I5(\core/core/ascon128_g.ascons_state/p_43_in ),
        .O(\[2].X0xDP[2][44]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \[2].X0xDP[2][45]_i_1 
       (.I0(\[2].X0xDP[2][45]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/StateFSMxDP [0]),
        .I2(\core/core/ascon128_g.ascons_state/StateFSMxDP [1]),
        .I3(\core/core/ascon128_g.ascons_state/p_45_in ),
        .O(\core/core/ascon128_g.ascons_state/X0xDN[2]0_in [45]));
  LUT6 #(
    .INIT(64'h9F90909F6F6F6060)) 
    \[2].X0xDP[2][45]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/X0SboxInxD[0] [2]),
        .I1(\core/core/ascon128_g.ascons_state/p_8_in ),
        .I2(\core/core/ascon128_g.ascons_state/StateFSMxDP [1]),
        .I3(\[2].X0xDP[2][63]_i_4_n_0 ),
        .I4(inputs_r[429]),
        .I5(\core/core/ascon128_g.ascons_state/p_44_in ),
        .O(\[2].X0xDP[2][45]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \[2].X0xDP[2][46]_i_1 
       (.I0(\[2].X0xDP[2][46]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/StateFSMxDP [0]),
        .I2(\core/core/ascon128_g.ascons_state/StateFSMxDP [1]),
        .I3(\core/core/ascon128_g.ascons_state/p_46_in ),
        .O(\core/core/ascon128_g.ascons_state/X0xDN[2]0_in [46]));
  LUT6 #(
    .INIT(64'h9F90909F6F6F6060)) 
    \[2].X0xDP[2][46]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[2].X0xDP_reg_n_0_[2][1] ),
        .I1(\core/core/ascon128_g.ascons_state/p_9_in ),
        .I2(\core/core/ascon128_g.ascons_state/StateFSMxDP [1]),
        .I3(\[2].X0xDP[2][63]_i_4_n_0 ),
        .I4(inputs_r[430]),
        .I5(\core/core/ascon128_g.ascons_state/p_45_in ),
        .O(\[2].X0xDP[2][46]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \[2].X0xDP[2][47]_i_1 
       (.I0(\[2].X0xDP[2][47]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/StateFSMxDP [0]),
        .I2(\core/core/ascon128_g.ascons_state/StateFSMxDP [1]),
        .I3(\core/core/ascon128_g.ascons_state/p_47_in ),
        .O(\core/core/ascon128_g.ascons_state/X0xDN[2]0_in [47]));
  LUT6 #(
    .INIT(64'h9F90909F6F6F6060)) 
    \[2].X0xDP[2][47]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/p_1_in ),
        .I1(\core/core/ascon128_g.ascons_state/p_10_in ),
        .I2(\core/core/ascon128_g.ascons_state/StateFSMxDP [1]),
        .I3(\[2].X0xDP[2][63]_i_4_n_0 ),
        .I4(inputs_r[431]),
        .I5(\core/core/ascon128_g.ascons_state/p_46_in ),
        .O(\[2].X0xDP[2][47]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \[2].X0xDP[2][48]_i_1 
       (.I0(\[2].X0xDP[2][48]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/StateFSMxDP [0]),
        .I2(\core/core/ascon128_g.ascons_state/StateFSMxDP [1]),
        .I3(\core/core/ascon128_g.ascons_state/p_48_in ),
        .O(\core/core/ascon128_g.ascons_state/X0xDN[2]0_in [48]));
  LUT6 #(
    .INIT(64'h9F90909F6F6F6060)) 
    \[2].X0xDP[2][48]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/p_2_in ),
        .I1(\core/core/ascon128_g.ascons_state/p_11_in ),
        .I2(\core/core/ascon128_g.ascons_state/StateFSMxDP [1]),
        .I3(\[2].X0xDP[2][63]_i_4_n_0 ),
        .I4(inputs_r[432]),
        .I5(\core/core/ascon128_g.ascons_state/p_47_in ),
        .O(\[2].X0xDP[2][48]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \[2].X0xDP[2][49]_i_1 
       (.I0(\[2].X0xDP[2][49]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/StateFSMxDP [0]),
        .I2(\core/core/ascon128_g.ascons_state/StateFSMxDP [1]),
        .I3(\core/core/ascon128_g.ascons_state/p_49_in ),
        .O(\core/core/ascon128_g.ascons_state/X0xDN[2]0_in [49]));
  LUT6 #(
    .INIT(64'h9F90909F6F6F6060)) 
    \[2].X0xDP[2][49]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/p_3_in ),
        .I1(\core/core/ascon128_g.ascons_state/p_12_in ),
        .I2(\core/core/ascon128_g.ascons_state/StateFSMxDP [1]),
        .I3(\[2].X0xDP[2][63]_i_4_n_0 ),
        .I4(inputs_r[433]),
        .I5(\core/core/ascon128_g.ascons_state/p_48_in ),
        .O(\[2].X0xDP[2][49]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \[2].X0xDP[2][4]_i_1 
       (.I0(\[2].X0xDP[2][4]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/StateFSMxDP [0]),
        .I2(\core/core/ascon128_g.ascons_state/StateFSMxDP [1]),
        .I3(\core/core/ascon128_g.ascons_state/p_4_in ),
        .O(\core/core/ascon128_g.ascons_state/X0xDN[2]0_in [4]));
  LUT6 #(
    .INIT(64'h9F90909F6F6F6060)) 
    \[2].X0xDP[2][4]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/p_22_in ),
        .I1(\core/core/ascon128_g.ascons_state/p_31_in ),
        .I2(\core/core/ascon128_g.ascons_state/StateFSMxDP [1]),
        .I3(\[2].X0xDP[2][63]_i_4_n_0 ),
        .I4(inputs_r[388]),
        .I5(\core/core/ascon128_g.ascons_state/p_3_in ),
        .O(\[2].X0xDP[2][4]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \[2].X0xDP[2][50]_i_1 
       (.I0(\[2].X0xDP[2][50]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/StateFSMxDP [0]),
        .I2(\core/core/ascon128_g.ascons_state/StateFSMxDP [1]),
        .I3(\core/core/ascon128_g.ascons_state/p_50_in ),
        .O(\core/core/ascon128_g.ascons_state/X0xDN[2]0_in [50]));
  LUT6 #(
    .INIT(64'h9F90909F6F6F6060)) 
    \[2].X0xDP[2][50]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/p_4_in ),
        .I1(\core/core/ascon128_g.ascons_state/p_13_in ),
        .I2(\core/core/ascon128_g.ascons_state/StateFSMxDP [1]),
        .I3(\[2].X0xDP[2][63]_i_4_n_0 ),
        .I4(inputs_r[434]),
        .I5(\core/core/ascon128_g.ascons_state/p_49_in ),
        .O(\[2].X0xDP[2][50]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \[2].X0xDP[2][51]_i_1 
       (.I0(\[2].X0xDP[2][51]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/StateFSMxDP [0]),
        .I2(\core/core/ascon128_g.ascons_state/StateFSMxDP [1]),
        .I3(\core/core/ascon128_g.ascons_state/p_51_in ),
        .O(\core/core/ascon128_g.ascons_state/X0xDN[2]0_in [51]));
  LUT6 #(
    .INIT(64'h9F90909F6F6F6060)) 
    \[2].X0xDP[2][51]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/p_5_in ),
        .I1(\core/core/ascon128_g.ascons_state/p_14_in ),
        .I2(\core/core/ascon128_g.ascons_state/StateFSMxDP [1]),
        .I3(\[2].X0xDP[2][63]_i_4_n_0 ),
        .I4(inputs_r[435]),
        .I5(\core/core/ascon128_g.ascons_state/p_50_in ),
        .O(\[2].X0xDP[2][51]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \[2].X0xDP[2][52]_i_1 
       (.I0(\[2].X0xDP[2][52]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/StateFSMxDP [0]),
        .I2(\core/core/ascon128_g.ascons_state/StateFSMxDP [1]),
        .I3(\core/core/ascon128_g.ascons_state/p_52_in ),
        .O(\core/core/ascon128_g.ascons_state/X0xDN[2]0_in [52]));
  LUT6 #(
    .INIT(64'h9F90909F6F6F6060)) 
    \[2].X0xDP[2][52]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/p_6_in ),
        .I1(\core/core/ascon128_g.ascons_state/p_15_in ),
        .I2(\core/core/ascon128_g.ascons_state/StateFSMxDP [1]),
        .I3(\[2].X0xDP[2][63]_i_4_n_0 ),
        .I4(inputs_r[436]),
        .I5(\core/core/ascon128_g.ascons_state/p_51_in ),
        .O(\[2].X0xDP[2][52]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \[2].X0xDP[2][53]_i_1 
       (.I0(\[2].X0xDP[2][53]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/StateFSMxDP [0]),
        .I2(\core/core/ascon128_g.ascons_state/StateFSMxDP [1]),
        .I3(\core/core/ascon128_g.ascons_state/p_53_in ),
        .O(\core/core/ascon128_g.ascons_state/X0xDN[2]0_in [53]));
  LUT6 #(
    .INIT(64'h9F90909F6F6F6060)) 
    \[2].X0xDP[2][53]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/p_7_in ),
        .I1(\core/core/ascon128_g.ascons_state/p_16_in ),
        .I2(\core/core/ascon128_g.ascons_state/StateFSMxDP [1]),
        .I3(\[2].X0xDP[2][63]_i_4_n_0 ),
        .I4(inputs_r[437]),
        .I5(\core/core/ascon128_g.ascons_state/p_52_in ),
        .O(\[2].X0xDP[2][53]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \[2].X0xDP[2][54]_i_1 
       (.I0(\[2].X0xDP[2][54]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/StateFSMxDP [0]),
        .I2(\core/core/ascon128_g.ascons_state/StateFSMxDP [1]),
        .I3(\core/core/ascon128_g.ascons_state/p_54_in ),
        .O(\core/core/ascon128_g.ascons_state/X0xDN[2]0_in [54]));
  LUT6 #(
    .INIT(64'h9F90909F6F6F6060)) 
    \[2].X0xDP[2][54]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/p_8_in ),
        .I1(\core/core/ascon128_g.ascons_state/p_17_in ),
        .I2(\core/core/ascon128_g.ascons_state/StateFSMxDP [1]),
        .I3(\[2].X0xDP[2][63]_i_4_n_0 ),
        .I4(inputs_r[438]),
        .I5(\core/core/ascon128_g.ascons_state/p_53_in ),
        .O(\[2].X0xDP[2][54]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \[2].X0xDP[2][55]_i_1 
       (.I0(\[2].X0xDP[2][55]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/StateFSMxDP [0]),
        .I2(\core/core/ascon128_g.ascons_state/StateFSMxDP [1]),
        .I3(\core/core/ascon128_g.ascons_state/p_55_in ),
        .O(\core/core/ascon128_g.ascons_state/X0xDN[2]0_in [55]));
  LUT6 #(
    .INIT(64'h9F90909F6F6F6060)) 
    \[2].X0xDP[2][55]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/p_9_in ),
        .I1(\core/core/ascon128_g.ascons_state/p_18_in ),
        .I2(\core/core/ascon128_g.ascons_state/StateFSMxDP [1]),
        .I3(\[2].X0xDP[2][63]_i_4_n_0 ),
        .I4(inputs_r[439]),
        .I5(\core/core/ascon128_g.ascons_state/p_54_in ),
        .O(\[2].X0xDP[2][55]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \[2].X0xDP[2][56]_i_1 
       (.I0(\[2].X0xDP[2][56]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/StateFSMxDP [0]),
        .I2(\core/core/ascon128_g.ascons_state/StateFSMxDP [1]),
        .I3(\core/core/ascon128_g.ascons_state/p_56_in ),
        .O(\core/core/ascon128_g.ascons_state/X0xDN[2]0_in [56]));
  LUT6 #(
    .INIT(64'h9F90909F6F6F6060)) 
    \[2].X0xDP[2][56]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/p_10_in ),
        .I1(\core/core/ascon128_g.ascons_state/p_19_in ),
        .I2(\core/core/ascon128_g.ascons_state/StateFSMxDP [1]),
        .I3(\[2].X0xDP[2][63]_i_4_n_0 ),
        .I4(inputs_r[440]),
        .I5(\core/core/ascon128_g.ascons_state/p_55_in ),
        .O(\[2].X0xDP[2][56]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \[2].X0xDP[2][57]_i_1 
       (.I0(\[2].X0xDP[2][57]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/StateFSMxDP [0]),
        .I2(\core/core/ascon128_g.ascons_state/StateFSMxDP [1]),
        .I3(\core/core/ascon128_g.ascons_state/p_57_in ),
        .O(\core/core/ascon128_g.ascons_state/X0xDN[2]0_in [57]));
  LUT6 #(
    .INIT(64'h9F90909F6F6F6060)) 
    \[2].X0xDP[2][57]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/p_11_in ),
        .I1(\core/core/ascon128_g.ascons_state/p_20_in ),
        .I2(\core/core/ascon128_g.ascons_state/StateFSMxDP [1]),
        .I3(\[2].X0xDP[2][63]_i_4_n_0 ),
        .I4(inputs_r[441]),
        .I5(\core/core/ascon128_g.ascons_state/p_56_in ),
        .O(\[2].X0xDP[2][57]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \[2].X0xDP[2][58]_i_1 
       (.I0(\[2].X0xDP[2][58]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/StateFSMxDP [0]),
        .I2(\core/core/ascon128_g.ascons_state/StateFSMxDP [1]),
        .I3(\core/core/ascon128_g.ascons_state/p_58_in ),
        .O(\core/core/ascon128_g.ascons_state/X0xDN[2]0_in [58]));
  LUT6 #(
    .INIT(64'h9F90909F6F6F6060)) 
    \[2].X0xDP[2][58]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/p_12_in ),
        .I1(\core/core/ascon128_g.ascons_state/p_21_in ),
        .I2(\core/core/ascon128_g.ascons_state/StateFSMxDP [1]),
        .I3(\[2].X0xDP[2][63]_i_4_n_0 ),
        .I4(inputs_r[442]),
        .I5(\core/core/ascon128_g.ascons_state/p_57_in ),
        .O(\[2].X0xDP[2][58]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \[2].X0xDP[2][59]_i_1 
       (.I0(\[2].X0xDP[2][59]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/StateFSMxDP [0]),
        .I2(\core/core/ascon128_g.ascons_state/StateFSMxDP [1]),
        .I3(\core/core/ascon128_g.ascons_state/p_59_in ),
        .O(\core/core/ascon128_g.ascons_state/X0xDN[2]0_in [59]));
  LUT6 #(
    .INIT(64'h9F90909F6F6F6060)) 
    \[2].X0xDP[2][59]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/p_13_in ),
        .I1(\core/core/ascon128_g.ascons_state/p_22_in ),
        .I2(\core/core/ascon128_g.ascons_state/StateFSMxDP [1]),
        .I3(\[2].X0xDP[2][63]_i_4_n_0 ),
        .I4(inputs_r[443]),
        .I5(\core/core/ascon128_g.ascons_state/p_58_in ),
        .O(\[2].X0xDP[2][59]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \[2].X0xDP[2][5]_i_1 
       (.I0(\[2].X0xDP[2][5]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/StateFSMxDP [0]),
        .I2(\core/core/ascon128_g.ascons_state/StateFSMxDP [1]),
        .I3(\core/core/ascon128_g.ascons_state/p_5_in ),
        .O(\core/core/ascon128_g.ascons_state/X0xDN[2]0_in [5]));
  LUT6 #(
    .INIT(64'h9F90909F6F6F6060)) 
    \[2].X0xDP[2][5]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/p_23_in ),
        .I1(\core/core/ascon128_g.ascons_state/p_32_in ),
        .I2(\core/core/ascon128_g.ascons_state/StateFSMxDP [1]),
        .I3(\[2].X0xDP[2][63]_i_4_n_0 ),
        .I4(inputs_r[389]),
        .I5(\core/core/ascon128_g.ascons_state/p_4_in ),
        .O(\[2].X0xDP[2][5]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \[2].X0xDP[2][60]_i_1 
       (.I0(\[2].X0xDP[2][60]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/StateFSMxDP [0]),
        .I2(\core/core/ascon128_g.ascons_state/StateFSMxDP [1]),
        .I3(\core/core/ascon128_g.ascons_state/p_60_in ),
        .O(\core/core/ascon128_g.ascons_state/X0xDN[2]0_in [60]));
  LUT6 #(
    .INIT(64'h9F90909F6F6F6060)) 
    \[2].X0xDP[2][60]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/p_14_in ),
        .I1(\core/core/ascon128_g.ascons_state/p_23_in ),
        .I2(\core/core/ascon128_g.ascons_state/StateFSMxDP [1]),
        .I3(\[2].X0xDP[2][63]_i_4_n_0 ),
        .I4(inputs_r[444]),
        .I5(\core/core/ascon128_g.ascons_state/p_59_in ),
        .O(\[2].X0xDP[2][60]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \[2].X0xDP[2][61]_i_1 
       (.I0(\[2].X0xDP[2][61]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/StateFSMxDP [0]),
        .I2(\core/core/ascon128_g.ascons_state/StateFSMxDP [1]),
        .I3(\core/core/ascon128_g.ascons_state/p_61_in ),
        .O(\core/core/ascon128_g.ascons_state/X0xDN[2]0_in [61]));
  LUT6 #(
    .INIT(64'h9F90909F6F6F6060)) 
    \[2].X0xDP[2][61]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/p_15_in ),
        .I1(\core/core/ascon128_g.ascons_state/p_24_in ),
        .I2(\core/core/ascon128_g.ascons_state/StateFSMxDP [1]),
        .I3(\[2].X0xDP[2][63]_i_4_n_0 ),
        .I4(inputs_r[445]),
        .I5(\core/core/ascon128_g.ascons_state/p_60_in ),
        .O(\[2].X0xDP[2][61]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \[2].X0xDP[2][62]_i_1 
       (.I0(\[2].X0xDP[2][62]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/StateFSMxDP [0]),
        .I2(\core/core/ascon128_g.ascons_state/StateFSMxDP [1]),
        .I3(\core/core/ascon128_g.ascons_state/[2].X0xDP_reg_n_0_[2][63] ),
        .O(\core/core/ascon128_g.ascons_state/X0xDN[2]0_in [62]));
  LUT6 #(
    .INIT(64'h9F90909F6F6F6060)) 
    \[2].X0xDP[2][62]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/p_16_in ),
        .I1(\core/core/ascon128_g.ascons_state/p_25_in ),
        .I2(\core/core/ascon128_g.ascons_state/StateFSMxDP [1]),
        .I3(\[2].X0xDP[2][63]_i_4_n_0 ),
        .I4(inputs_r[446]),
        .I5(\core/core/ascon128_g.ascons_state/p_61_in ),
        .O(\[2].X0xDP[2][62]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8228288228828228)) 
    \[2].X0xDP[2][63]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/StateFSMxDP [1]),
        .I1(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/p_62_in ),
        .I2(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/dom_variant_g.not_I0_and_I1/p_17_in ),
        .I3(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/dom_variant_g.not_I0_and_I1/FFxDP_reg_n_0_[6] ),
        .I4(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/dom_variant_g.not_I0_and_I1/p_0_in16_in ),
        .I5(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/p_1_in51_in ),
        .O(\[2].X0xDP[2][63]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h9F90909F6F6F6060)) 
    \[2].X0xDP[2][63]_i_3 
       (.I0(\core/core/ascon128_g.ascons_state/p_17_in ),
        .I1(\core/core/ascon128_g.ascons_state/p_26_in ),
        .I2(\core/core/ascon128_g.ascons_state/StateFSMxDP [1]),
        .I3(\[2].X0xDP[2][63]_i_4_n_0 ),
        .I4(inputs_r[447]),
        .I5(\core/core/ascon128_g.ascons_state/[2].X0xDP_reg_n_0_[2][63] ),
        .O(\[2].X0xDP[2][63]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFD4F)) 
    \[2].X0xDP[2][63]_i_4 
       (.I0(\core/core/isEncryptionxSP ),
        .I1(\core/core/FSMxDP [0]),
        .I2(\core/core/FSMxDP [1]),
        .I3(\core/core/FSMxDP [2]),
        .O(\[2].X0xDP[2][63]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \[2].X0xDP[2][6]_i_1 
       (.I0(\[2].X0xDP[2][6]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/StateFSMxDP [0]),
        .I2(\core/core/ascon128_g.ascons_state/StateFSMxDP [1]),
        .I3(\core/core/ascon128_g.ascons_state/p_6_in ),
        .O(\core/core/ascon128_g.ascons_state/X0xDN[2]0_in [6]));
  LUT6 #(
    .INIT(64'h9F90909F6F6F6060)) 
    \[2].X0xDP[2][6]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/p_24_in ),
        .I1(\core/core/ascon128_g.ascons_state/p_33_in ),
        .I2(\core/core/ascon128_g.ascons_state/StateFSMxDP [1]),
        .I3(\[2].X0xDP[2][63]_i_4_n_0 ),
        .I4(inputs_r[390]),
        .I5(\core/core/ascon128_g.ascons_state/p_5_in ),
        .O(\[2].X0xDP[2][6]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \[2].X0xDP[2][7]_i_1 
       (.I0(\[2].X0xDP[2][7]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/StateFSMxDP [0]),
        .I2(\core/core/ascon128_g.ascons_state/StateFSMxDP [1]),
        .I3(\core/core/ascon128_g.ascons_state/p_7_in ),
        .O(\core/core/ascon128_g.ascons_state/X0xDN[2]0_in [7]));
  LUT6 #(
    .INIT(64'h9F90909F6F6F6060)) 
    \[2].X0xDP[2][7]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/p_25_in ),
        .I1(\core/core/ascon128_g.ascons_state/p_34_in ),
        .I2(\core/core/ascon128_g.ascons_state/StateFSMxDP [1]),
        .I3(\[2].X0xDP[2][63]_i_4_n_0 ),
        .I4(inputs_r[391]),
        .I5(\core/core/ascon128_g.ascons_state/p_6_in ),
        .O(\[2].X0xDP[2][7]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \[2].X0xDP[2][8]_i_1 
       (.I0(\[2].X0xDP[2][8]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/StateFSMxDP [0]),
        .I2(\core/core/ascon128_g.ascons_state/StateFSMxDP [1]),
        .I3(\core/core/ascon128_g.ascons_state/p_8_in ),
        .O(\core/core/ascon128_g.ascons_state/X0xDN[2]0_in [8]));
  LUT6 #(
    .INIT(64'h9F90909F6F6F6060)) 
    \[2].X0xDP[2][8]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/p_26_in ),
        .I1(\core/core/ascon128_g.ascons_state/p_35_in ),
        .I2(\core/core/ascon128_g.ascons_state/StateFSMxDP [1]),
        .I3(\[2].X0xDP[2][63]_i_4_n_0 ),
        .I4(inputs_r[392]),
        .I5(\core/core/ascon128_g.ascons_state/p_7_in ),
        .O(\[2].X0xDP[2][8]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \[2].X0xDP[2][9]_i_1 
       (.I0(\[2].X0xDP[2][9]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/StateFSMxDP [0]),
        .I2(\core/core/ascon128_g.ascons_state/StateFSMxDP [1]),
        .I3(\core/core/ascon128_g.ascons_state/p_9_in ),
        .O(\core/core/ascon128_g.ascons_state/X0xDN[2]0_in [9]));
  LUT6 #(
    .INIT(64'h9F90909F6F6F6060)) 
    \[2].X0xDP[2][9]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/p_27_in ),
        .I1(\core/core/ascon128_g.ascons_state/p_36_in ),
        .I2(\core/core/ascon128_g.ascons_state/StateFSMxDP [1]),
        .I3(\[2].X0xDP[2][63]_i_4_n_0 ),
        .I4(inputs_r[393]),
        .I5(\core/core/ascon128_g.ascons_state/p_8_in ),
        .O(\[2].X0xDP[2][9]_i_2_n_0 ));
  MUXF7 \[2].X0xDP_reg[2][63]_i_1 
       (.I0(\[2].X0xDP[2][63]_i_2_n_0 ),
        .I1(\[2].X0xDP[2][63]_i_3_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X0xDN[2]0_in [63]),
        .S(\core/core/ascon128_g.ascons_state/StateFSMxDP [0]));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[2].X1xDP[2][0]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/X1SboxInxD[0] [2]),
        .I1(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][39] ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][61] ),
        .I3(\[2].X1xDP[2][62]_i_2_n_0 ),
        .I4(\[2].X1xDP[2][0]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X1xDN[2] [0]));
  LUT6 #(
    .INIT(64'h44F488F8FFFF88F8)) 
    \[2].X1xDP[2][0]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/X1SboxInxD[0] [2]),
        .I1(\[2].X1xDP[2][63]_i_9_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][1] ),
        .I3(\[2].X1xDP[2][63]_i_12_n_0 ),
        .I4(inputs_r[64]),
        .I5(\[2].X1xDP[2][63]_i_7_n_0 ),
        .O(\[2].X1xDP[2][0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[2].X1xDP[2][10]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][7] ),
        .I1(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][10] ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][49] ),
        .I3(\[2].X1xDP[2][62]_i_2_n_0 ),
        .I4(\[2].X1xDP[2][10]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X1xDN[2] [10]));
  LUT6 #(
    .INIT(64'h44F488F8FFFF88F8)) 
    \[2].X1xDP[2][10]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][10] ),
        .I1(\[2].X1xDP[2][63]_i_9_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][11] ),
        .I3(\[2].X1xDP[2][63]_i_12_n_0 ),
        .I4(inputs_r[74]),
        .I5(\[2].X1xDP[2][63]_i_7_n_0 ),
        .O(\[2].X1xDP[2][10]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[2].X1xDP[2][11]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][8] ),
        .I1(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][11] ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][50] ),
        .I3(\[2].X1xDP[2][62]_i_2_n_0 ),
        .I4(\[2].X1xDP[2][11]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X1xDN[2] [11]));
  LUT6 #(
    .INIT(64'h44F488F8FFFF88F8)) 
    \[2].X1xDP[2][11]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][11] ),
        .I1(\[2].X1xDP[2][63]_i_9_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][12] ),
        .I3(\[2].X1xDP[2][63]_i_12_n_0 ),
        .I4(inputs_r[75]),
        .I5(\[2].X1xDP[2][63]_i_7_n_0 ),
        .O(\[2].X1xDP[2][11]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[2].X1xDP[2][12]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][9] ),
        .I1(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][12] ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][51] ),
        .I3(\[2].X1xDP[2][62]_i_2_n_0 ),
        .I4(\[2].X1xDP[2][12]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X1xDN[2] [12]));
  LUT6 #(
    .INIT(64'h44F488F8FFFF88F8)) 
    \[2].X1xDP[2][12]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][12] ),
        .I1(\[2].X1xDP[2][63]_i_9_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][13] ),
        .I3(\[2].X1xDP[2][63]_i_12_n_0 ),
        .I4(inputs_r[76]),
        .I5(\[2].X1xDP[2][63]_i_7_n_0 ),
        .O(\[2].X1xDP[2][12]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[2].X1xDP[2][13]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][10] ),
        .I1(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][13] ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][52] ),
        .I3(\[2].X1xDP[2][62]_i_2_n_0 ),
        .I4(\[2].X1xDP[2][13]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X1xDN[2] [13]));
  LUT6 #(
    .INIT(64'h44F488F8FFFF88F8)) 
    \[2].X1xDP[2][13]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][13] ),
        .I1(\[2].X1xDP[2][63]_i_9_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][14] ),
        .I3(\[2].X1xDP[2][63]_i_12_n_0 ),
        .I4(inputs_r[77]),
        .I5(\[2].X1xDP[2][63]_i_7_n_0 ),
        .O(\[2].X1xDP[2][13]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[2].X1xDP[2][14]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][11] ),
        .I1(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][14] ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][53] ),
        .I3(\[2].X1xDP[2][62]_i_2_n_0 ),
        .I4(\[2].X1xDP[2][14]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X1xDN[2] [14]));
  LUT6 #(
    .INIT(64'h44F488F8FFFF88F8)) 
    \[2].X1xDP[2][14]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][14] ),
        .I1(\[2].X1xDP[2][63]_i_9_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][15] ),
        .I3(\[2].X1xDP[2][63]_i_12_n_0 ),
        .I4(inputs_r[78]),
        .I5(\[2].X1xDP[2][63]_i_7_n_0 ),
        .O(\[2].X1xDP[2][14]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[2].X1xDP[2][15]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][12] ),
        .I1(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][15] ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][54] ),
        .I3(\[2].X1xDP[2][62]_i_2_n_0 ),
        .I4(\[2].X1xDP[2][15]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X1xDN[2] [15]));
  LUT6 #(
    .INIT(64'h44F488F8FFFF88F8)) 
    \[2].X1xDP[2][15]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][15] ),
        .I1(\[2].X1xDP[2][63]_i_9_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][16] ),
        .I3(\[2].X1xDP[2][63]_i_12_n_0 ),
        .I4(inputs_r[79]),
        .I5(\[2].X1xDP[2][63]_i_7_n_0 ),
        .O(\[2].X1xDP[2][15]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[2].X1xDP[2][16]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][13] ),
        .I1(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][16] ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][55] ),
        .I3(\[2].X1xDP[2][62]_i_2_n_0 ),
        .I4(\[2].X1xDP[2][16]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X1xDN[2] [16]));
  LUT6 #(
    .INIT(64'h44F488F8FFFF88F8)) 
    \[2].X1xDP[2][16]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][16] ),
        .I1(\[2].X1xDP[2][63]_i_9_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][17] ),
        .I3(\[2].X1xDP[2][63]_i_12_n_0 ),
        .I4(inputs_r[80]),
        .I5(\[2].X1xDP[2][63]_i_7_n_0 ),
        .O(\[2].X1xDP[2][16]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[2].X1xDP[2][17]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][14] ),
        .I1(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][17] ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][56] ),
        .I3(\[2].X1xDP[2][62]_i_2_n_0 ),
        .I4(\[2].X1xDP[2][17]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X1xDN[2] [17]));
  LUT6 #(
    .INIT(64'h44F488F8FFFF88F8)) 
    \[2].X1xDP[2][17]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][17] ),
        .I1(\[2].X1xDP[2][63]_i_9_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][18] ),
        .I3(\[2].X1xDP[2][63]_i_12_n_0 ),
        .I4(inputs_r[81]),
        .I5(\[2].X1xDP[2][63]_i_7_n_0 ),
        .O(\[2].X1xDP[2][17]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[2].X1xDP[2][18]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][15] ),
        .I1(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][18] ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][57] ),
        .I3(\[2].X1xDP[2][62]_i_2_n_0 ),
        .I4(\[2].X1xDP[2][18]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X1xDN[2] [18]));
  LUT6 #(
    .INIT(64'h44F488F8FFFF88F8)) 
    \[2].X1xDP[2][18]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][18] ),
        .I1(\[2].X1xDP[2][63]_i_9_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][19] ),
        .I3(\[2].X1xDP[2][63]_i_12_n_0 ),
        .I4(inputs_r[82]),
        .I5(\[2].X1xDP[2][63]_i_7_n_0 ),
        .O(\[2].X1xDP[2][18]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[2].X1xDP[2][19]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][16] ),
        .I1(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][19] ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][58] ),
        .I3(\[2].X1xDP[2][62]_i_2_n_0 ),
        .I4(\[2].X1xDP[2][19]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X1xDN[2] [19]));
  LUT6 #(
    .INIT(64'h44F488F8FFFF88F8)) 
    \[2].X1xDP[2][19]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][19] ),
        .I1(\[2].X1xDP[2][63]_i_9_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][20] ),
        .I3(\[2].X1xDP[2][63]_i_12_n_0 ),
        .I4(inputs_r[83]),
        .I5(\[2].X1xDP[2][63]_i_7_n_0 ),
        .O(\[2].X1xDP[2][19]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[2].X1xDP[2][1]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][1] ),
        .I1(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][40] ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][62] ),
        .I3(\[2].X1xDP[2][62]_i_2_n_0 ),
        .I4(\[2].X1xDP[2][1]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X1xDN[2] [1]));
  LUT6 #(
    .INIT(64'h44F488F8FFFF88F8)) 
    \[2].X1xDP[2][1]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][1] ),
        .I1(\[2].X1xDP[2][63]_i_9_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][2] ),
        .I3(\[2].X1xDP[2][63]_i_12_n_0 ),
        .I4(inputs_r[65]),
        .I5(\[2].X1xDP[2][63]_i_7_n_0 ),
        .O(\[2].X1xDP[2][1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[2].X1xDP[2][20]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][17] ),
        .I1(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][20] ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][59] ),
        .I3(\[2].X1xDP[2][62]_i_2_n_0 ),
        .I4(\[2].X1xDP[2][20]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X1xDN[2] [20]));
  LUT6 #(
    .INIT(64'h44F488F8FFFF88F8)) 
    \[2].X1xDP[2][20]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][20] ),
        .I1(\[2].X1xDP[2][63]_i_9_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][21] ),
        .I3(\[2].X1xDP[2][63]_i_12_n_0 ),
        .I4(inputs_r[84]),
        .I5(\[2].X1xDP[2][63]_i_7_n_0 ),
        .O(\[2].X1xDP[2][20]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[2].X1xDP[2][21]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][18] ),
        .I1(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][21] ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][60] ),
        .I3(\[2].X1xDP[2][62]_i_2_n_0 ),
        .I4(\[2].X1xDP[2][21]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X1xDN[2] [21]));
  LUT6 #(
    .INIT(64'h44F488F8FFFF88F8)) 
    \[2].X1xDP[2][21]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][21] ),
        .I1(\[2].X1xDP[2][63]_i_9_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][22] ),
        .I3(\[2].X1xDP[2][63]_i_12_n_0 ),
        .I4(inputs_r[85]),
        .I5(\[2].X1xDP[2][63]_i_7_n_0 ),
        .O(\[2].X1xDP[2][21]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[2].X1xDP[2][22]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][19] ),
        .I1(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][22] ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][61] ),
        .I3(\[2].X1xDP[2][62]_i_2_n_0 ),
        .I4(\[2].X1xDP[2][22]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X1xDN[2] [22]));
  LUT6 #(
    .INIT(64'h44F488F8FFFF88F8)) 
    \[2].X1xDP[2][22]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][22] ),
        .I1(\[2].X1xDP[2][63]_i_9_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][23] ),
        .I3(\[2].X1xDP[2][63]_i_12_n_0 ),
        .I4(inputs_r[86]),
        .I5(\[2].X1xDP[2][63]_i_7_n_0 ),
        .O(\[2].X1xDP[2][22]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[2].X1xDP[2][23]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][20] ),
        .I1(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][23] ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][62] ),
        .I3(\[2].X1xDP[2][62]_i_2_n_0 ),
        .I4(\[2].X1xDP[2][23]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X1xDN[2] [23]));
  LUT6 #(
    .INIT(64'h44F488F8FFFF88F8)) 
    \[2].X1xDP[2][23]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][23] ),
        .I1(\[2].X1xDP[2][63]_i_9_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][24] ),
        .I3(\[2].X1xDP[2][63]_i_12_n_0 ),
        .I4(inputs_r[87]),
        .I5(\[2].X1xDP[2][63]_i_7_n_0 ),
        .O(\[2].X1xDP[2][23]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[2].X1xDP[2][24]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][21] ),
        .I1(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][24] ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][63] ),
        .I3(\[2].X1xDP[2][62]_i_2_n_0 ),
        .I4(\[2].X1xDP[2][24]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X1xDN[2] [24]));
  LUT6 #(
    .INIT(64'h44F488F8FFFF88F8)) 
    \[2].X1xDP[2][24]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][24] ),
        .I1(\[2].X1xDP[2][63]_i_9_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][25] ),
        .I3(\[2].X1xDP[2][63]_i_12_n_0 ),
        .I4(inputs_r[88]),
        .I5(\[2].X1xDP[2][63]_i_7_n_0 ),
        .O(\[2].X1xDP[2][24]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[2].X1xDP[2][25]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/X1SboxInxD[0] [2]),
        .I1(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][22] ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][25] ),
        .I3(\[2].X1xDP[2][62]_i_2_n_0 ),
        .I4(\[2].X1xDP[2][25]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X1xDN[2] [25]));
  LUT6 #(
    .INIT(64'h44F488F8FFFF88F8)) 
    \[2].X1xDP[2][25]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][25] ),
        .I1(\[2].X1xDP[2][63]_i_9_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][26] ),
        .I3(\[2].X1xDP[2][63]_i_12_n_0 ),
        .I4(inputs_r[89]),
        .I5(\[2].X1xDP[2][63]_i_7_n_0 ),
        .O(\[2].X1xDP[2][25]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[2].X1xDP[2][26]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][1] ),
        .I1(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][23] ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][26] ),
        .I3(\[2].X1xDP[2][62]_i_2_n_0 ),
        .I4(\[2].X1xDP[2][26]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X1xDN[2] [26]));
  LUT6 #(
    .INIT(64'h44F488F8FFFF88F8)) 
    \[2].X1xDP[2][26]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][26] ),
        .I1(\[2].X1xDP[2][63]_i_9_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][27] ),
        .I3(\[2].X1xDP[2][63]_i_12_n_0 ),
        .I4(inputs_r[90]),
        .I5(\[2].X1xDP[2][63]_i_7_n_0 ),
        .O(\[2].X1xDP[2][26]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[2].X1xDP[2][27]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][2] ),
        .I1(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][24] ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][27] ),
        .I3(\[2].X1xDP[2][62]_i_2_n_0 ),
        .I4(\[2].X1xDP[2][27]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X1xDN[2] [27]));
  LUT6 #(
    .INIT(64'h44F488F8FFFF88F8)) 
    \[2].X1xDP[2][27]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][27] ),
        .I1(\[2].X1xDP[2][63]_i_9_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][28] ),
        .I3(\[2].X1xDP[2][63]_i_12_n_0 ),
        .I4(inputs_r[91]),
        .I5(\[2].X1xDP[2][63]_i_7_n_0 ),
        .O(\[2].X1xDP[2][27]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[2].X1xDP[2][28]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][3] ),
        .I1(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][25] ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][28] ),
        .I3(\[2].X1xDP[2][62]_i_2_n_0 ),
        .I4(\[2].X1xDP[2][28]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X1xDN[2] [28]));
  LUT6 #(
    .INIT(64'h44F488F8FFFF88F8)) 
    \[2].X1xDP[2][28]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][28] ),
        .I1(\[2].X1xDP[2][63]_i_9_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][29] ),
        .I3(\[2].X1xDP[2][63]_i_12_n_0 ),
        .I4(inputs_r[92]),
        .I5(\[2].X1xDP[2][63]_i_7_n_0 ),
        .O(\[2].X1xDP[2][28]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[2].X1xDP[2][29]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][4] ),
        .I1(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][26] ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][29] ),
        .I3(\[2].X1xDP[2][62]_i_2_n_0 ),
        .I4(\[2].X1xDP[2][29]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X1xDN[2] [29]));
  LUT6 #(
    .INIT(64'h44F488F8FFFF88F8)) 
    \[2].X1xDP[2][29]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][29] ),
        .I1(\[2].X1xDP[2][63]_i_9_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][30] ),
        .I3(\[2].X1xDP[2][63]_i_12_n_0 ),
        .I4(inputs_r[93]),
        .I5(\[2].X1xDP[2][63]_i_7_n_0 ),
        .O(\[2].X1xDP[2][29]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[2].X1xDP[2][2]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][2] ),
        .I1(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][41] ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][63] ),
        .I3(\[2].X1xDP[2][62]_i_2_n_0 ),
        .I4(\[2].X1xDP[2][2]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X1xDN[2] [2]));
  LUT6 #(
    .INIT(64'h44F488F8FFFF88F8)) 
    \[2].X1xDP[2][2]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][2] ),
        .I1(\[2].X1xDP[2][63]_i_9_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][3] ),
        .I3(\[2].X1xDP[2][63]_i_12_n_0 ),
        .I4(inputs_r[66]),
        .I5(\[2].X1xDP[2][63]_i_7_n_0 ),
        .O(\[2].X1xDP[2][2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[2].X1xDP[2][30]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][5] ),
        .I1(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][27] ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][30] ),
        .I3(\[2].X1xDP[2][62]_i_2_n_0 ),
        .I4(\[2].X1xDP[2][30]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X1xDN[2] [30]));
  LUT6 #(
    .INIT(64'h44F488F8FFFF88F8)) 
    \[2].X1xDP[2][30]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][30] ),
        .I1(\[2].X1xDP[2][63]_i_9_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][31] ),
        .I3(\[2].X1xDP[2][63]_i_12_n_0 ),
        .I4(inputs_r[94]),
        .I5(\[2].X1xDP[2][63]_i_7_n_0 ),
        .O(\[2].X1xDP[2][30]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[2].X1xDP[2][31]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][6] ),
        .I1(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][28] ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][31] ),
        .I3(\[2].X1xDP[2][62]_i_2_n_0 ),
        .I4(\[2].X1xDP[2][31]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X1xDN[2] [31]));
  LUT6 #(
    .INIT(64'h44F488F8FFFF88F8)) 
    \[2].X1xDP[2][31]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][31] ),
        .I1(\[2].X1xDP[2][63]_i_9_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][32] ),
        .I3(\[2].X1xDP[2][63]_i_12_n_0 ),
        .I4(inputs_r[95]),
        .I5(\[2].X1xDP[2][63]_i_7_n_0 ),
        .O(\[2].X1xDP[2][31]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[2].X1xDP[2][32]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][7] ),
        .I1(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][29] ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][32] ),
        .I3(\[2].X1xDP[2][62]_i_2_n_0 ),
        .I4(\[2].X1xDP[2][32]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X1xDN[2] [32]));
  LUT6 #(
    .INIT(64'h44F488F8FFFF88F8)) 
    \[2].X1xDP[2][32]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][32] ),
        .I1(\[2].X1xDP[2][63]_i_9_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][33] ),
        .I3(\[2].X1xDP[2][63]_i_12_n_0 ),
        .I4(inputs_r[96]),
        .I5(\[2].X1xDP[2][63]_i_7_n_0 ),
        .O(\[2].X1xDP[2][32]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[2].X1xDP[2][33]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][8] ),
        .I1(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][30] ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][33] ),
        .I3(\[2].X1xDP[2][62]_i_2_n_0 ),
        .I4(\[2].X1xDP[2][33]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X1xDN[2] [33]));
  LUT6 #(
    .INIT(64'h44F488F8FFFF88F8)) 
    \[2].X1xDP[2][33]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][33] ),
        .I1(\[2].X1xDP[2][63]_i_9_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][34] ),
        .I3(\[2].X1xDP[2][63]_i_12_n_0 ),
        .I4(inputs_r[97]),
        .I5(\[2].X1xDP[2][63]_i_7_n_0 ),
        .O(\[2].X1xDP[2][33]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[2].X1xDP[2][34]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][9] ),
        .I1(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][31] ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][34] ),
        .I3(\[2].X1xDP[2][62]_i_2_n_0 ),
        .I4(\[2].X1xDP[2][34]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X1xDN[2] [34]));
  LUT6 #(
    .INIT(64'h44F488F8FFFF88F8)) 
    \[2].X1xDP[2][34]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][34] ),
        .I1(\[2].X1xDP[2][63]_i_9_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][35] ),
        .I3(\[2].X1xDP[2][63]_i_12_n_0 ),
        .I4(inputs_r[98]),
        .I5(\[2].X1xDP[2][63]_i_7_n_0 ),
        .O(\[2].X1xDP[2][34]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[2].X1xDP[2][35]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][10] ),
        .I1(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][32] ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][35] ),
        .I3(\[2].X1xDP[2][62]_i_2_n_0 ),
        .I4(\[2].X1xDP[2][35]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X1xDN[2] [35]));
  LUT6 #(
    .INIT(64'h44F488F8FFFF88F8)) 
    \[2].X1xDP[2][35]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][35] ),
        .I1(\[2].X1xDP[2][63]_i_9_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][36] ),
        .I3(\[2].X1xDP[2][63]_i_12_n_0 ),
        .I4(inputs_r[99]),
        .I5(\[2].X1xDP[2][63]_i_7_n_0 ),
        .O(\[2].X1xDP[2][35]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[2].X1xDP[2][36]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][11] ),
        .I1(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][33] ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][36] ),
        .I3(\[2].X1xDP[2][62]_i_2_n_0 ),
        .I4(\[2].X1xDP[2][36]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X1xDN[2] [36]));
  LUT6 #(
    .INIT(64'h44F488F8FFFF88F8)) 
    \[2].X1xDP[2][36]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][36] ),
        .I1(\[2].X1xDP[2][63]_i_9_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][37] ),
        .I3(\[2].X1xDP[2][63]_i_12_n_0 ),
        .I4(inputs_r[100]),
        .I5(\[2].X1xDP[2][63]_i_7_n_0 ),
        .O(\[2].X1xDP[2][36]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[2].X1xDP[2][37]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][12] ),
        .I1(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][34] ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][37] ),
        .I3(\[2].X1xDP[2][62]_i_2_n_0 ),
        .I4(\[2].X1xDP[2][37]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X1xDN[2] [37]));
  LUT6 #(
    .INIT(64'h44F488F8FFFF88F8)) 
    \[2].X1xDP[2][37]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][37] ),
        .I1(\[2].X1xDP[2][63]_i_9_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][38] ),
        .I3(\[2].X1xDP[2][63]_i_12_n_0 ),
        .I4(inputs_r[101]),
        .I5(\[2].X1xDP[2][63]_i_7_n_0 ),
        .O(\[2].X1xDP[2][37]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[2].X1xDP[2][38]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][13] ),
        .I1(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][35] ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][38] ),
        .I3(\[2].X1xDP[2][62]_i_2_n_0 ),
        .I4(\[2].X1xDP[2][38]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X1xDN[2] [38]));
  LUT6 #(
    .INIT(64'h44F488F8FFFF88F8)) 
    \[2].X1xDP[2][38]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][38] ),
        .I1(\[2].X1xDP[2][63]_i_9_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][39] ),
        .I3(\[2].X1xDP[2][63]_i_12_n_0 ),
        .I4(inputs_r[102]),
        .I5(\[2].X1xDP[2][63]_i_7_n_0 ),
        .O(\[2].X1xDP[2][38]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[2].X1xDP[2][39]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][14] ),
        .I1(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][39] ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][36] ),
        .I3(\[2].X1xDP[2][62]_i_2_n_0 ),
        .I4(\[2].X1xDP[2][39]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X1xDN[2] [39]));
  LUT6 #(
    .INIT(64'h44F488F8FFFF88F8)) 
    \[2].X1xDP[2][39]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][39] ),
        .I1(\[2].X1xDP[2][63]_i_9_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][40] ),
        .I3(\[2].X1xDP[2][63]_i_12_n_0 ),
        .I4(inputs_r[103]),
        .I5(\[2].X1xDP[2][63]_i_7_n_0 ),
        .O(\[2].X1xDP[2][39]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[2].X1xDP[2][3]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/X1SboxInxD[0] [2]),
        .I1(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][3] ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][42] ),
        .I3(\[2].X1xDP[2][62]_i_2_n_0 ),
        .I4(\[2].X1xDP[2][3]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X1xDN[2] [3]));
  LUT6 #(
    .INIT(64'h44F488F8FFFF88F8)) 
    \[2].X1xDP[2][3]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][3] ),
        .I1(\[2].X1xDP[2][63]_i_9_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][4] ),
        .I3(\[2].X1xDP[2][63]_i_12_n_0 ),
        .I4(inputs_r[67]),
        .I5(\[2].X1xDP[2][63]_i_7_n_0 ),
        .O(\[2].X1xDP[2][3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[2].X1xDP[2][40]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][15] ),
        .I1(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][40] ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][37] ),
        .I3(\[2].X1xDP[2][62]_i_2_n_0 ),
        .I4(\[2].X1xDP[2][40]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X1xDN[2] [40]));
  LUT6 #(
    .INIT(64'h44F488F8FFFF88F8)) 
    \[2].X1xDP[2][40]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][40] ),
        .I1(\[2].X1xDP[2][63]_i_9_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][41] ),
        .I3(\[2].X1xDP[2][63]_i_12_n_0 ),
        .I4(inputs_r[104]),
        .I5(\[2].X1xDP[2][63]_i_7_n_0 ),
        .O(\[2].X1xDP[2][40]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[2].X1xDP[2][41]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][16] ),
        .I1(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][41] ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][38] ),
        .I3(\[2].X1xDP[2][62]_i_2_n_0 ),
        .I4(\[2].X1xDP[2][41]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X1xDN[2] [41]));
  LUT6 #(
    .INIT(64'h44F488F8FFFF88F8)) 
    \[2].X1xDP[2][41]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][41] ),
        .I1(\[2].X1xDP[2][63]_i_9_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][42] ),
        .I3(\[2].X1xDP[2][63]_i_12_n_0 ),
        .I4(inputs_r[105]),
        .I5(\[2].X1xDP[2][63]_i_7_n_0 ),
        .O(\[2].X1xDP[2][41]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[2].X1xDP[2][42]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][17] ),
        .I1(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][39] ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][42] ),
        .I3(\[2].X1xDP[2][62]_i_2_n_0 ),
        .I4(\[2].X1xDP[2][42]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X1xDN[2] [42]));
  LUT6 #(
    .INIT(64'h44F488F8FFFF88F8)) 
    \[2].X1xDP[2][42]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][42] ),
        .I1(\[2].X1xDP[2][63]_i_9_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][43] ),
        .I3(\[2].X1xDP[2][63]_i_12_n_0 ),
        .I4(inputs_r[106]),
        .I5(\[2].X1xDP[2][63]_i_7_n_0 ),
        .O(\[2].X1xDP[2][42]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[2].X1xDP[2][43]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][18] ),
        .I1(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][40] ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][43] ),
        .I3(\[2].X1xDP[2][62]_i_2_n_0 ),
        .I4(\[2].X1xDP[2][43]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X1xDN[2] [43]));
  LUT6 #(
    .INIT(64'h44F488F8FFFF88F8)) 
    \[2].X1xDP[2][43]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][43] ),
        .I1(\[2].X1xDP[2][63]_i_9_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][44] ),
        .I3(\[2].X1xDP[2][63]_i_12_n_0 ),
        .I4(inputs_r[107]),
        .I5(\[2].X1xDP[2][63]_i_7_n_0 ),
        .O(\[2].X1xDP[2][43]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[2].X1xDP[2][44]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][19] ),
        .I1(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][41] ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][44] ),
        .I3(\[2].X1xDP[2][62]_i_2_n_0 ),
        .I4(\[2].X1xDP[2][44]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X1xDN[2] [44]));
  LUT6 #(
    .INIT(64'h44F488F8FFFF88F8)) 
    \[2].X1xDP[2][44]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][44] ),
        .I1(\[2].X1xDP[2][63]_i_9_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][45] ),
        .I3(\[2].X1xDP[2][63]_i_12_n_0 ),
        .I4(inputs_r[108]),
        .I5(\[2].X1xDP[2][63]_i_7_n_0 ),
        .O(\[2].X1xDP[2][44]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[2].X1xDP[2][45]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][20] ),
        .I1(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][42] ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][45] ),
        .I3(\[2].X1xDP[2][62]_i_2_n_0 ),
        .I4(\[2].X1xDP[2][45]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X1xDN[2] [45]));
  LUT6 #(
    .INIT(64'h44F488F8FFFF88F8)) 
    \[2].X1xDP[2][45]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][45] ),
        .I1(\[2].X1xDP[2][63]_i_9_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][46] ),
        .I3(\[2].X1xDP[2][63]_i_12_n_0 ),
        .I4(inputs_r[109]),
        .I5(\[2].X1xDP[2][63]_i_7_n_0 ),
        .O(\[2].X1xDP[2][45]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[2].X1xDP[2][46]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][21] ),
        .I1(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][43] ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][46] ),
        .I3(\[2].X1xDP[2][62]_i_2_n_0 ),
        .I4(\[2].X1xDP[2][46]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X1xDN[2] [46]));
  LUT6 #(
    .INIT(64'h44F488F8FFFF88F8)) 
    \[2].X1xDP[2][46]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][46] ),
        .I1(\[2].X1xDP[2][63]_i_9_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][47] ),
        .I3(\[2].X1xDP[2][63]_i_12_n_0 ),
        .I4(inputs_r[110]),
        .I5(\[2].X1xDP[2][63]_i_7_n_0 ),
        .O(\[2].X1xDP[2][46]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF8228)) 
    \[2].X1xDP[2][47]_i_1 
       (.I0(\[2].X1xDP[2][62]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][47] ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][22] ),
        .I3(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][44] ),
        .I4(\[2].X1xDP[2][47]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X1xDN[2] [47]));
  LUT6 #(
    .INIT(64'h44F488F8FFFF88F8)) 
    \[2].X1xDP[2][47]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][47] ),
        .I1(\[2].X1xDP[2][63]_i_9_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][48] ),
        .I3(\[2].X1xDP[2][63]_i_12_n_0 ),
        .I4(inputs_r[111]),
        .I5(\[2].X1xDP[2][63]_i_7_n_0 ),
        .O(\[2].X1xDP[2][47]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF8228)) 
    \[2].X1xDP[2][48]_i_1 
       (.I0(\[2].X1xDP[2][62]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][48] ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][23] ),
        .I3(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][45] ),
        .I4(\[2].X1xDP[2][48]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X1xDN[2] [48]));
  LUT6 #(
    .INIT(64'h44F488F8FFFF88F8)) 
    \[2].X1xDP[2][48]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][48] ),
        .I1(\[2].X1xDP[2][63]_i_9_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][49] ),
        .I3(\[2].X1xDP[2][63]_i_12_n_0 ),
        .I4(inputs_r[112]),
        .I5(\[2].X1xDP[2][63]_i_7_n_0 ),
        .O(\[2].X1xDP[2][48]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF8228)) 
    \[2].X1xDP[2][49]_i_1 
       (.I0(\[2].X1xDP[2][62]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][49] ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][24] ),
        .I3(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][46] ),
        .I4(\[2].X1xDP[2][49]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X1xDN[2] [49]));
  LUT6 #(
    .INIT(64'h44F488F8FFFF88F8)) 
    \[2].X1xDP[2][49]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][49] ),
        .I1(\[2].X1xDP[2][63]_i_9_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][50] ),
        .I3(\[2].X1xDP[2][63]_i_12_n_0 ),
        .I4(inputs_r[113]),
        .I5(\[2].X1xDP[2][63]_i_7_n_0 ),
        .O(\[2].X1xDP[2][49]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[2].X1xDP[2][4]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][1] ),
        .I1(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][4] ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][43] ),
        .I3(\[2].X1xDP[2][62]_i_2_n_0 ),
        .I4(\[2].X1xDP[2][4]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X1xDN[2] [4]));
  LUT6 #(
    .INIT(64'h44F488F8FFFF88F8)) 
    \[2].X1xDP[2][4]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][4] ),
        .I1(\[2].X1xDP[2][63]_i_9_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][5] ),
        .I3(\[2].X1xDP[2][63]_i_12_n_0 ),
        .I4(inputs_r[68]),
        .I5(\[2].X1xDP[2][63]_i_7_n_0 ),
        .O(\[2].X1xDP[2][4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF8228)) 
    \[2].X1xDP[2][50]_i_1 
       (.I0(\[2].X1xDP[2][62]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][50] ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][25] ),
        .I3(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][47] ),
        .I4(\[2].X1xDP[2][50]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X1xDN[2] [50]));
  LUT6 #(
    .INIT(64'h44F488F8FFFF88F8)) 
    \[2].X1xDP[2][50]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][50] ),
        .I1(\[2].X1xDP[2][63]_i_9_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][51] ),
        .I3(\[2].X1xDP[2][63]_i_12_n_0 ),
        .I4(inputs_r[114]),
        .I5(\[2].X1xDP[2][63]_i_7_n_0 ),
        .O(\[2].X1xDP[2][50]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF8228)) 
    \[2].X1xDP[2][51]_i_1 
       (.I0(\[2].X1xDP[2][62]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][51] ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][26] ),
        .I3(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][48] ),
        .I4(\[2].X1xDP[2][51]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X1xDN[2] [51]));
  LUT6 #(
    .INIT(64'h44F488F8FFFF88F8)) 
    \[2].X1xDP[2][51]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][51] ),
        .I1(\[2].X1xDP[2][63]_i_9_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][52] ),
        .I3(\[2].X1xDP[2][63]_i_12_n_0 ),
        .I4(inputs_r[115]),
        .I5(\[2].X1xDP[2][63]_i_7_n_0 ),
        .O(\[2].X1xDP[2][51]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF8228)) 
    \[2].X1xDP[2][52]_i_1 
       (.I0(\[2].X1xDP[2][62]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][52] ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][27] ),
        .I3(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][49] ),
        .I4(\[2].X1xDP[2][52]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X1xDN[2] [52]));
  LUT6 #(
    .INIT(64'h44F488F8FFFF88F8)) 
    \[2].X1xDP[2][52]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][52] ),
        .I1(\[2].X1xDP[2][63]_i_9_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][53] ),
        .I3(\[2].X1xDP[2][63]_i_12_n_0 ),
        .I4(inputs_r[116]),
        .I5(\[2].X1xDP[2][63]_i_7_n_0 ),
        .O(\[2].X1xDP[2][52]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF8228)) 
    \[2].X1xDP[2][53]_i_1 
       (.I0(\[2].X1xDP[2][62]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][53] ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][28] ),
        .I3(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][50] ),
        .I4(\[2].X1xDP[2][53]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X1xDN[2] [53]));
  LUT6 #(
    .INIT(64'h44F488F8FFFF88F8)) 
    \[2].X1xDP[2][53]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][53] ),
        .I1(\[2].X1xDP[2][63]_i_9_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][54] ),
        .I3(\[2].X1xDP[2][63]_i_12_n_0 ),
        .I4(inputs_r[117]),
        .I5(\[2].X1xDP[2][63]_i_7_n_0 ),
        .O(\[2].X1xDP[2][53]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF8228)) 
    \[2].X1xDP[2][54]_i_1 
       (.I0(\[2].X1xDP[2][62]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][54] ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][29] ),
        .I3(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][51] ),
        .I4(\[2].X1xDP[2][54]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X1xDN[2] [54]));
  LUT6 #(
    .INIT(64'h44F488F8FFFF88F8)) 
    \[2].X1xDP[2][54]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][54] ),
        .I1(\[2].X1xDP[2][63]_i_9_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][55] ),
        .I3(\[2].X1xDP[2][63]_i_12_n_0 ),
        .I4(inputs_r[118]),
        .I5(\[2].X1xDP[2][63]_i_7_n_0 ),
        .O(\[2].X1xDP[2][54]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF8228)) 
    \[2].X1xDP[2][55]_i_1 
       (.I0(\[2].X1xDP[2][62]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][55] ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][30] ),
        .I3(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][52] ),
        .I4(\[2].X1xDP[2][55]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X1xDN[2] [55]));
  LUT6 #(
    .INIT(64'h44F488F8FFFF88F8)) 
    \[2].X1xDP[2][55]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][55] ),
        .I1(\[2].X1xDP[2][63]_i_9_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][56] ),
        .I3(\[2].X1xDP[2][63]_i_12_n_0 ),
        .I4(inputs_r[119]),
        .I5(\[2].X1xDP[2][63]_i_7_n_0 ),
        .O(\[2].X1xDP[2][55]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF8228)) 
    \[2].X1xDP[2][56]_i_1 
       (.I0(\[2].X1xDP[2][62]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][56] ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][31] ),
        .I3(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][53] ),
        .I4(\[2].X1xDP[2][56]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X1xDN[2] [56]));
  LUT6 #(
    .INIT(64'h44F488F8FFFF88F8)) 
    \[2].X1xDP[2][56]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][56] ),
        .I1(\[2].X1xDP[2][63]_i_9_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][57] ),
        .I3(\[2].X1xDP[2][63]_i_12_n_0 ),
        .I4(inputs_r[120]),
        .I5(\[2].X1xDP[2][63]_i_7_n_0 ),
        .O(\[2].X1xDP[2][56]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF8228)) 
    \[2].X1xDP[2][57]_i_1 
       (.I0(\[2].X1xDP[2][62]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][57] ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][32] ),
        .I3(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][54] ),
        .I4(\[2].X1xDP[2][57]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X1xDN[2] [57]));
  LUT6 #(
    .INIT(64'h44F488F8FFFF88F8)) 
    \[2].X1xDP[2][57]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][57] ),
        .I1(\[2].X1xDP[2][63]_i_9_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][58] ),
        .I3(\[2].X1xDP[2][63]_i_12_n_0 ),
        .I4(inputs_r[121]),
        .I5(\[2].X1xDP[2][63]_i_7_n_0 ),
        .O(\[2].X1xDP[2][57]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF8228)) 
    \[2].X1xDP[2][58]_i_1 
       (.I0(\[2].X1xDP[2][62]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][58] ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][33] ),
        .I3(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][55] ),
        .I4(\[2].X1xDP[2][58]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X1xDN[2] [58]));
  LUT6 #(
    .INIT(64'h44F488F8FFFF88F8)) 
    \[2].X1xDP[2][58]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][58] ),
        .I1(\[2].X1xDP[2][63]_i_9_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][59] ),
        .I3(\[2].X1xDP[2][63]_i_12_n_0 ),
        .I4(inputs_r[122]),
        .I5(\[2].X1xDP[2][63]_i_7_n_0 ),
        .O(\[2].X1xDP[2][58]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF8228)) 
    \[2].X1xDP[2][59]_i_1 
       (.I0(\[2].X1xDP[2][62]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][59] ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][34] ),
        .I3(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][56] ),
        .I4(\[2].X1xDP[2][59]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X1xDN[2] [59]));
  LUT6 #(
    .INIT(64'h44F488F8FFFF88F8)) 
    \[2].X1xDP[2][59]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][59] ),
        .I1(\[2].X1xDP[2][63]_i_9_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][60] ),
        .I3(\[2].X1xDP[2][63]_i_12_n_0 ),
        .I4(inputs_r[123]),
        .I5(\[2].X1xDP[2][63]_i_7_n_0 ),
        .O(\[2].X1xDP[2][59]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[2].X1xDP[2][5]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][2] ),
        .I1(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][5] ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][44] ),
        .I3(\[2].X1xDP[2][62]_i_2_n_0 ),
        .I4(\[2].X1xDP[2][5]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X1xDN[2] [5]));
  LUT6 #(
    .INIT(64'h44F488F8FFFF88F8)) 
    \[2].X1xDP[2][5]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][5] ),
        .I1(\[2].X1xDP[2][63]_i_9_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][6] ),
        .I3(\[2].X1xDP[2][63]_i_12_n_0 ),
        .I4(inputs_r[69]),
        .I5(\[2].X1xDP[2][63]_i_7_n_0 ),
        .O(\[2].X1xDP[2][5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF8228)) 
    \[2].X1xDP[2][60]_i_1 
       (.I0(\[2].X1xDP[2][62]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][60] ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][35] ),
        .I3(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][57] ),
        .I4(\[2].X1xDP[2][60]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X1xDN[2] [60]));
  LUT6 #(
    .INIT(64'h44F488F8FFFF88F8)) 
    \[2].X1xDP[2][60]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][60] ),
        .I1(\[2].X1xDP[2][63]_i_9_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][61] ),
        .I3(\[2].X1xDP[2][63]_i_12_n_0 ),
        .I4(inputs_r[124]),
        .I5(\[2].X1xDP[2][63]_i_7_n_0 ),
        .O(\[2].X1xDP[2][60]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF8228)) 
    \[2].X1xDP[2][61]_i_1 
       (.I0(\[2].X1xDP[2][62]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][61] ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][36] ),
        .I3(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][58] ),
        .I4(\[2].X1xDP[2][61]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X1xDN[2] [61]));
  LUT6 #(
    .INIT(64'h44F488F8FFFF88F8)) 
    \[2].X1xDP[2][61]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][61] ),
        .I1(\[2].X1xDP[2][63]_i_9_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][62] ),
        .I3(\[2].X1xDP[2][63]_i_12_n_0 ),
        .I4(inputs_r[125]),
        .I5(\[2].X1xDP[2][63]_i_7_n_0 ),
        .O(\[2].X1xDP[2][61]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF8228)) 
    \[2].X1xDP[2][62]_i_1 
       (.I0(\[2].X1xDP[2][62]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][62] ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][37] ),
        .I3(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][59] ),
        .I4(\[2].X1xDP[2][62]_i_3_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X1xDN[2] [62]));
  LUT2 #(
    .INIT(4'h8)) 
    \[2].X1xDP[2][62]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__0_n_0 ),
        .O(\[2].X1xDP[2][62]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h44F488F8FFFF88F8)) 
    \[2].X1xDP[2][62]_i_3 
       (.I0(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][62] ),
        .I1(\[2].X1xDP[2][63]_i_9_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][63] ),
        .I3(\[2].X1xDP[2][63]_i_12_n_0 ),
        .I4(inputs_r[126]),
        .I5(\[2].X1xDP[2][63]_i_7_n_0 ),
        .O(\[2].X1xDP[2][62]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000FF01FF01FF01)) 
    \[2].X1xDP[2][63]_i_1 
       (.I0(\core/core/FSMxDP [1]),
        .I1(\core/core/FSMxDP [0]),
        .I2(\core/core/FSMxDP [2]),
        .I3(\[2].X1xDP[2][63]_i_3_n_0 ),
        .I4(\core/core/doIncrementRoundCounterxS ),
        .I5(\[2].X1xDP[2][63]_i_5_n_0 ),
        .O(\[2].X1xDP[2][63]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'hFB)) 
    \[2].X1xDP[2][63]_i_10 
       (.I0(\core/core/FSMxDP [0]),
        .I1(\core/core/FSMxDP [2]),
        .I2(\core/core/FSMxDP [1]),
        .O(\[2].X1xDP[2][63]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \[2].X1xDP[2][63]_i_11 
       (.I0(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/dom_variant_g.not_I1_and_I2/p_17_in ),
        .I1(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/dom_variant_g.not_I1_and_I2/FFxDP_reg_n_0_[6] ),
        .I2(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/dom_variant_g.not_I1_and_I2/p_0_in16_in ),
        .I3(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/p_1_in54_in ),
        .O(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/p_62_in ));
  LUT2 #(
    .INIT(4'hB)) 
    \[2].X1xDP[2][63]_i_12 
       (.I0(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__0_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__2_n_0 ),
        .O(\[2].X1xDP[2][63]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFBFFFBAFFFAFFBA)) 
    \[2].X1xDP[2][63]_i_2 
       (.I0(\[2].X1xDP[2][63]_i_6_n_0 ),
        .I1(\[2].X1xDP[2][63]_i_7_n_0 ),
        .I2(inputs_r[127]),
        .I3(\[2].X1xDP[2][63]_i_8_n_0 ),
        .I4(\[2].X1xDP[2][63]_i_9_n_0 ),
        .I5(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][63] ),
        .O(\core/core/ascon128_g.ascons_state/X1xDN[2] [63]));
  LUT2 #(
    .INIT(4'hE)) 
    \[2].X1xDP[2][63]_i_3 
       (.I0(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__0_n_0 ),
        .O(\[2].X1xDP[2][63]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \[2].X1xDP[2][63]_i_4 
       (.I0(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__0_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__2_n_0 ),
        .O(\core/core/doIncrementRoundCounterxS ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \[2].X1xDP[2][63]_i_5 
       (.I0(\[2].X1xDP[2][63]_i_10_n_0 ),
        .I1(\core/core/RoundCounter_reg_n_0_[1] ),
        .I2(\core/core/RoundCounter_reg_n_0_[0] ),
        .I3(\core/core/RoundCounter_reg_n_0_[2] ),
        .I4(\core/core/RoundCounter_reg_n_0_[3] ),
        .O(\[2].X1xDP[2][63]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h9600)) 
    \[2].X1xDP[2][63]_i_6 
       (.I0(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][60] ),
        .I1(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][38] ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][63] ),
        .I3(\[2].X1xDP[2][62]_i_2_n_0 ),
        .O(\[2].X1xDP[2][63]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \[2].X1xDP[2][63]_i_7 
       (.I0(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__0_n_0 ),
        .O(\[2].X1xDP[2][63]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000000096696996)) 
    \[2].X1xDP[2][63]_i_8 
       (.I0(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/p_62_in ),
        .I1(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/I1xD_n_0_0[2] ),
        .I2(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/dom_variant_g.not_I2_and_I3/p_0_in16_in ),
        .I3(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/dom_variant_g.not_I2_and_I3/FFxDP_reg_n_0_[6] ),
        .I4(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/dom_variant_g.not_I2_and_I3/p_17_in ),
        .I5(\[2].X1xDP[2][63]_i_12_n_0 ),
        .O(\[2].X1xDP[2][63]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \[2].X1xDP[2][63]_i_9 
       (.I0(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__0_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__2_n_0 ),
        .O(\[2].X1xDP[2][63]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[2].X1xDP[2][6]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][3] ),
        .I1(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][6] ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][45] ),
        .I3(\[2].X1xDP[2][62]_i_2_n_0 ),
        .I4(\[2].X1xDP[2][6]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X1xDN[2] [6]));
  LUT6 #(
    .INIT(64'h44F488F8FFFF88F8)) 
    \[2].X1xDP[2][6]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][6] ),
        .I1(\[2].X1xDP[2][63]_i_9_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][7] ),
        .I3(\[2].X1xDP[2][63]_i_12_n_0 ),
        .I4(inputs_r[70]),
        .I5(\[2].X1xDP[2][63]_i_7_n_0 ),
        .O(\[2].X1xDP[2][6]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[2].X1xDP[2][7]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][4] ),
        .I1(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][7] ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][46] ),
        .I3(\[2].X1xDP[2][62]_i_2_n_0 ),
        .I4(\[2].X1xDP[2][7]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X1xDN[2] [7]));
  LUT6 #(
    .INIT(64'h44F488F8FFFF88F8)) 
    \[2].X1xDP[2][7]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][7] ),
        .I1(\[2].X1xDP[2][63]_i_9_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][8] ),
        .I3(\[2].X1xDP[2][63]_i_12_n_0 ),
        .I4(inputs_r[71]),
        .I5(\[2].X1xDP[2][63]_i_7_n_0 ),
        .O(\[2].X1xDP[2][7]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[2].X1xDP[2][8]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][5] ),
        .I1(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][8] ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][47] ),
        .I3(\[2].X1xDP[2][62]_i_2_n_0 ),
        .I4(\[2].X1xDP[2][8]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X1xDN[2] [8]));
  LUT6 #(
    .INIT(64'h44F488F8FFFF88F8)) 
    \[2].X1xDP[2][8]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][8] ),
        .I1(\[2].X1xDP[2][63]_i_9_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][9] ),
        .I3(\[2].X1xDP[2][63]_i_12_n_0 ),
        .I4(inputs_r[72]),
        .I5(\[2].X1xDP[2][63]_i_7_n_0 ),
        .O(\[2].X1xDP[2][8]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[2].X1xDP[2][9]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][6] ),
        .I1(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][9] ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][48] ),
        .I3(\[2].X1xDP[2][62]_i_2_n_0 ),
        .I4(\[2].X1xDP[2][9]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X1xDN[2] [9]));
  LUT6 #(
    .INIT(64'h44F488F8FFFF88F8)) 
    \[2].X1xDP[2][9]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][9] ),
        .I1(\[2].X1xDP[2][63]_i_9_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][10] ),
        .I3(\[2].X1xDP[2][63]_i_12_n_0 ),
        .I4(inputs_r[73]),
        .I5(\[2].X1xDP[2][63]_i_7_n_0 ),
        .O(\[2].X1xDP[2][9]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF28F8)) 
    \[2].X2xDP[2][0]_i_1 
       (.I0(\[2].X1xDP[2][63]_i_9_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/X2SboxInxD[0] [2]),
        .I2(inputs_r[0]),
        .I3(\[2].X1xDP[2][63]_i_7_n_0 ),
        .I4(\[2].X2xDP[2][0]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X2xDN[2] [0]));
  LUT5 #(
    .INIT(32'hD05C5CD0)) 
    \[2].X2xDP[2][0]_i_2 
       (.I0(\[1].X2xDP[1][62]_i_2_n_0 ),
        .I1(\FSM_sequential_[0].StateFSMxDP[0]_i_3_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][1] ),
        .I3(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][6] ),
        .I4(\core/core/ascon128_g.ascons_state/X2SboxInxD[0] [2]),
        .O(\[2].X2xDP[2][0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF72A2)) 
    \[2].X2xDP[2][10]_i_1 
       (.I0(inputs_r[10]),
        .I1(\[2].X1xDP[2][63]_i_7_n_0 ),
        .I2(\[2].X1xDP[2][63]_i_9_n_0 ),
        .I3(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][10] ),
        .I4(\[2].X2xDP[2][10]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X2xDN[2] [10]));
  LUT5 #(
    .INIT(32'hD05C5CD0)) 
    \[2].X2xDP[2][10]_i_2 
       (.I0(\[1].X2xDP[1][62]_i_2_n_0 ),
        .I1(\FSM_sequential_[0].StateFSMxDP[0]_i_3_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][11] ),
        .I3(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][10] ),
        .I4(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][16] ),
        .O(\[2].X2xDP[2][10]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF72A2)) 
    \[2].X2xDP[2][11]_i_1 
       (.I0(inputs_r[11]),
        .I1(\[2].X1xDP[2][63]_i_7_n_0 ),
        .I2(\[2].X1xDP[2][63]_i_9_n_0 ),
        .I3(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][11] ),
        .I4(\[2].X2xDP[2][11]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X2xDN[2] [11]));
  LUT5 #(
    .INIT(32'hD05C5CD0)) 
    \[2].X2xDP[2][11]_i_2 
       (.I0(\[1].X2xDP[1][62]_i_2_n_0 ),
        .I1(\FSM_sequential_[0].StateFSMxDP[0]_i_3_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][12] ),
        .I3(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][11] ),
        .I4(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][17] ),
        .O(\[2].X2xDP[2][11]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF72A2)) 
    \[2].X2xDP[2][12]_i_1 
       (.I0(inputs_r[12]),
        .I1(\[2].X1xDP[2][63]_i_7_n_0 ),
        .I2(\[2].X1xDP[2][63]_i_9_n_0 ),
        .I3(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][12] ),
        .I4(\[2].X2xDP[2][12]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X2xDN[2] [12]));
  LUT5 #(
    .INIT(32'hD05C5CD0)) 
    \[2].X2xDP[2][12]_i_2 
       (.I0(\[1].X2xDP[1][62]_i_2_n_0 ),
        .I1(\FSM_sequential_[0].StateFSMxDP[0]_i_3_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][13] ),
        .I3(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][12] ),
        .I4(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][18] ),
        .O(\[2].X2xDP[2][12]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF72A2)) 
    \[2].X2xDP[2][13]_i_1 
       (.I0(inputs_r[13]),
        .I1(\[2].X1xDP[2][63]_i_7_n_0 ),
        .I2(\[2].X1xDP[2][63]_i_9_n_0 ),
        .I3(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][13] ),
        .I4(\[2].X2xDP[2][13]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X2xDN[2] [13]));
  LUT5 #(
    .INIT(32'hD05C5CD0)) 
    \[2].X2xDP[2][13]_i_2 
       (.I0(\[1].X2xDP[1][62]_i_2_n_0 ),
        .I1(\FSM_sequential_[0].StateFSMxDP[0]_i_3_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][14] ),
        .I3(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][13] ),
        .I4(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][19] ),
        .O(\[2].X2xDP[2][13]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF72A2)) 
    \[2].X2xDP[2][14]_i_1 
       (.I0(inputs_r[14]),
        .I1(\[2].X1xDP[2][63]_i_7_n_0 ),
        .I2(\[2].X1xDP[2][63]_i_9_n_0 ),
        .I3(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][14] ),
        .I4(\[2].X2xDP[2][14]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X2xDN[2] [14]));
  LUT5 #(
    .INIT(32'hD05C5CD0)) 
    \[2].X2xDP[2][14]_i_2 
       (.I0(\[1].X2xDP[1][62]_i_2_n_0 ),
        .I1(\FSM_sequential_[0].StateFSMxDP[0]_i_3_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][15] ),
        .I3(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][14] ),
        .I4(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][20] ),
        .O(\[2].X2xDP[2][14]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF72A2)) 
    \[2].X2xDP[2][15]_i_1 
       (.I0(inputs_r[15]),
        .I1(\[2].X1xDP[2][63]_i_7_n_0 ),
        .I2(\[2].X1xDP[2][63]_i_9_n_0 ),
        .I3(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][15] ),
        .I4(\[2].X2xDP[2][15]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X2xDN[2] [15]));
  LUT5 #(
    .INIT(32'hD05C5CD0)) 
    \[2].X2xDP[2][15]_i_2 
       (.I0(\[1].X2xDP[1][62]_i_2_n_0 ),
        .I1(\FSM_sequential_[0].StateFSMxDP[0]_i_3_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][16] ),
        .I3(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][15] ),
        .I4(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][21] ),
        .O(\[2].X2xDP[2][15]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF72A2)) 
    \[2].X2xDP[2][16]_i_1 
       (.I0(inputs_r[16]),
        .I1(\[2].X1xDP[2][63]_i_7_n_0 ),
        .I2(\[2].X1xDP[2][63]_i_9_n_0 ),
        .I3(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][16] ),
        .I4(\[2].X2xDP[2][16]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X2xDN[2] [16]));
  LUT5 #(
    .INIT(32'hD05C5CD0)) 
    \[2].X2xDP[2][16]_i_2 
       (.I0(\[1].X2xDP[1][62]_i_2_n_0 ),
        .I1(\FSM_sequential_[0].StateFSMxDP[0]_i_3_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][17] ),
        .I3(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][16] ),
        .I4(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][22] ),
        .O(\[2].X2xDP[2][16]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF72A2)) 
    \[2].X2xDP[2][17]_i_1 
       (.I0(inputs_r[17]),
        .I1(\[2].X1xDP[2][63]_i_7_n_0 ),
        .I2(\[2].X1xDP[2][63]_i_9_n_0 ),
        .I3(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][17] ),
        .I4(\[2].X2xDP[2][17]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X2xDN[2] [17]));
  LUT5 #(
    .INIT(32'hD05C5CD0)) 
    \[2].X2xDP[2][17]_i_2 
       (.I0(\[1].X2xDP[1][62]_i_2_n_0 ),
        .I1(\FSM_sequential_[0].StateFSMxDP[0]_i_3_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][18] ),
        .I3(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][17] ),
        .I4(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][23] ),
        .O(\[2].X2xDP[2][17]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF72A2)) 
    \[2].X2xDP[2][18]_i_1 
       (.I0(inputs_r[18]),
        .I1(\[2].X1xDP[2][63]_i_7_n_0 ),
        .I2(\[2].X1xDP[2][63]_i_9_n_0 ),
        .I3(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][18] ),
        .I4(\[2].X2xDP[2][18]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X2xDN[2] [18]));
  LUT5 #(
    .INIT(32'hD05C5CD0)) 
    \[2].X2xDP[2][18]_i_2 
       (.I0(\[1].X2xDP[1][62]_i_2_n_0 ),
        .I1(\FSM_sequential_[0].StateFSMxDP[0]_i_3_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][19] ),
        .I3(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][18] ),
        .I4(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][24] ),
        .O(\[2].X2xDP[2][18]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF72A2)) 
    \[2].X2xDP[2][19]_i_1 
       (.I0(inputs_r[19]),
        .I1(\[2].X1xDP[2][63]_i_7_n_0 ),
        .I2(\[2].X1xDP[2][63]_i_9_n_0 ),
        .I3(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][19] ),
        .I4(\[2].X2xDP[2][19]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X2xDN[2] [19]));
  LUT5 #(
    .INIT(32'hD05C5CD0)) 
    \[2].X2xDP[2][19]_i_2 
       (.I0(\[1].X2xDP[1][62]_i_2_n_0 ),
        .I1(\FSM_sequential_[0].StateFSMxDP[0]_i_3_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][20] ),
        .I3(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][19] ),
        .I4(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][25] ),
        .O(\[2].X2xDP[2][19]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF28F8)) 
    \[2].X2xDP[2][1]_i_1 
       (.I0(\[2].X1xDP[2][63]_i_9_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][1] ),
        .I2(inputs_r[1]),
        .I3(\[2].X1xDP[2][63]_i_7_n_0 ),
        .I4(\[2].X2xDP[2][1]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X2xDN[2] [1]));
  LUT5 #(
    .INIT(32'hD05C5CD0)) 
    \[2].X2xDP[2][1]_i_2 
       (.I0(\[1].X2xDP[1][62]_i_2_n_0 ),
        .I1(\FSM_sequential_[0].StateFSMxDP[0]_i_3_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][2] ),
        .I3(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][7] ),
        .I4(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][1] ),
        .O(\[2].X2xDP[2][1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF72A2)) 
    \[2].X2xDP[2][20]_i_1 
       (.I0(inputs_r[20]),
        .I1(\[2].X1xDP[2][63]_i_7_n_0 ),
        .I2(\[2].X1xDP[2][63]_i_9_n_0 ),
        .I3(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][20] ),
        .I4(\[2].X2xDP[2][20]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X2xDN[2] [20]));
  LUT5 #(
    .INIT(32'hD05C5CD0)) 
    \[2].X2xDP[2][20]_i_2 
       (.I0(\[1].X2xDP[1][62]_i_2_n_0 ),
        .I1(\FSM_sequential_[0].StateFSMxDP[0]_i_3_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][21] ),
        .I3(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][20] ),
        .I4(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][26] ),
        .O(\[2].X2xDP[2][20]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF72A2)) 
    \[2].X2xDP[2][21]_i_1 
       (.I0(inputs_r[21]),
        .I1(\[2].X1xDP[2][63]_i_7_n_0 ),
        .I2(\[2].X1xDP[2][63]_i_9_n_0 ),
        .I3(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][21] ),
        .I4(\[2].X2xDP[2][21]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X2xDN[2] [21]));
  LUT5 #(
    .INIT(32'hD05C5CD0)) 
    \[2].X2xDP[2][21]_i_2 
       (.I0(\[1].X2xDP[1][62]_i_2_n_0 ),
        .I1(\FSM_sequential_[0].StateFSMxDP[0]_i_3_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][22] ),
        .I3(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][21] ),
        .I4(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][27] ),
        .O(\[2].X2xDP[2][21]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF72A2)) 
    \[2].X2xDP[2][22]_i_1 
       (.I0(inputs_r[22]),
        .I1(\[2].X1xDP[2][63]_i_7_n_0 ),
        .I2(\[2].X1xDP[2][63]_i_9_n_0 ),
        .I3(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][22] ),
        .I4(\[2].X2xDP[2][22]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X2xDN[2] [22]));
  LUT5 #(
    .INIT(32'hD05C5CD0)) 
    \[2].X2xDP[2][22]_i_2 
       (.I0(\[1].X2xDP[1][62]_i_2_n_0 ),
        .I1(\FSM_sequential_[0].StateFSMxDP[0]_i_3_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][23] ),
        .I3(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][22] ),
        .I4(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][28] ),
        .O(\[2].X2xDP[2][22]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF72A2)) 
    \[2].X2xDP[2][23]_i_1 
       (.I0(inputs_r[23]),
        .I1(\[2].X1xDP[2][63]_i_7_n_0 ),
        .I2(\[2].X1xDP[2][63]_i_9_n_0 ),
        .I3(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][23] ),
        .I4(\[2].X2xDP[2][23]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X2xDN[2] [23]));
  LUT5 #(
    .INIT(32'hD05C5CD0)) 
    \[2].X2xDP[2][23]_i_2 
       (.I0(\[1].X2xDP[1][62]_i_2_n_0 ),
        .I1(\FSM_sequential_[0].StateFSMxDP[0]_i_3_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][24] ),
        .I3(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][23] ),
        .I4(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][29] ),
        .O(\[2].X2xDP[2][23]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF72A2)) 
    \[2].X2xDP[2][24]_i_1 
       (.I0(inputs_r[24]),
        .I1(\[2].X1xDP[2][63]_i_7_n_0 ),
        .I2(\[2].X1xDP[2][63]_i_9_n_0 ),
        .I3(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][24] ),
        .I4(\[2].X2xDP[2][24]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X2xDN[2] [24]));
  LUT5 #(
    .INIT(32'hD05C5CD0)) 
    \[2].X2xDP[2][24]_i_2 
       (.I0(\[1].X2xDP[1][62]_i_2_n_0 ),
        .I1(\FSM_sequential_[0].StateFSMxDP[0]_i_3_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][25] ),
        .I3(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][24] ),
        .I4(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][30] ),
        .O(\[2].X2xDP[2][24]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF72A2)) 
    \[2].X2xDP[2][25]_i_1 
       (.I0(inputs_r[25]),
        .I1(\[2].X1xDP[2][63]_i_7_n_0 ),
        .I2(\[2].X1xDP[2][63]_i_9_n_0 ),
        .I3(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][25] ),
        .I4(\[2].X2xDP[2][25]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X2xDN[2] [25]));
  LUT5 #(
    .INIT(32'hD05C5CD0)) 
    \[2].X2xDP[2][25]_i_2 
       (.I0(\[1].X2xDP[1][62]_i_2_n_0 ),
        .I1(\FSM_sequential_[0].StateFSMxDP[0]_i_3_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][26] ),
        .I3(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][25] ),
        .I4(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][31] ),
        .O(\[2].X2xDP[2][25]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF72A2)) 
    \[2].X2xDP[2][26]_i_1 
       (.I0(inputs_r[26]),
        .I1(\[2].X1xDP[2][63]_i_7_n_0 ),
        .I2(\[2].X1xDP[2][63]_i_9_n_0 ),
        .I3(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][26] ),
        .I4(\[2].X2xDP[2][26]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X2xDN[2] [26]));
  LUT5 #(
    .INIT(32'hD05C5CD0)) 
    \[2].X2xDP[2][26]_i_2 
       (.I0(\[1].X2xDP[1][62]_i_2_n_0 ),
        .I1(\FSM_sequential_[0].StateFSMxDP[0]_i_3_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][27] ),
        .I3(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][26] ),
        .I4(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][32] ),
        .O(\[2].X2xDP[2][26]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF72A2)) 
    \[2].X2xDP[2][27]_i_1 
       (.I0(inputs_r[27]),
        .I1(\[2].X1xDP[2][63]_i_7_n_0 ),
        .I2(\[2].X1xDP[2][63]_i_9_n_0 ),
        .I3(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][27] ),
        .I4(\[2].X2xDP[2][27]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X2xDN[2] [27]));
  LUT5 #(
    .INIT(32'hD05C5CD0)) 
    \[2].X2xDP[2][27]_i_2 
       (.I0(\[1].X2xDP[1][62]_i_2_n_0 ),
        .I1(\FSM_sequential_[0].StateFSMxDP[0]_i_3_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][28] ),
        .I3(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][27] ),
        .I4(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][33] ),
        .O(\[2].X2xDP[2][27]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF72A2)) 
    \[2].X2xDP[2][28]_i_1 
       (.I0(inputs_r[28]),
        .I1(\[2].X1xDP[2][63]_i_7_n_0 ),
        .I2(\[2].X1xDP[2][63]_i_9_n_0 ),
        .I3(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][28] ),
        .I4(\[2].X2xDP[2][28]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X2xDN[2] [28]));
  LUT5 #(
    .INIT(32'hD05C5CD0)) 
    \[2].X2xDP[2][28]_i_2 
       (.I0(\[1].X2xDP[1][62]_i_2_n_0 ),
        .I1(\FSM_sequential_[0].StateFSMxDP[0]_i_3_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][29] ),
        .I3(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][28] ),
        .I4(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][34] ),
        .O(\[2].X2xDP[2][28]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF72A2)) 
    \[2].X2xDP[2][29]_i_1 
       (.I0(inputs_r[29]),
        .I1(\[2].X1xDP[2][63]_i_7_n_0 ),
        .I2(\[2].X1xDP[2][63]_i_9_n_0 ),
        .I3(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][29] ),
        .I4(\[2].X2xDP[2][29]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X2xDN[2] [29]));
  LUT5 #(
    .INIT(32'hD05C5CD0)) 
    \[2].X2xDP[2][29]_i_2 
       (.I0(\[1].X2xDP[1][62]_i_2_n_0 ),
        .I1(\FSM_sequential_[0].StateFSMxDP[0]_i_3_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][30] ),
        .I3(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][29] ),
        .I4(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][35] ),
        .O(\[2].X2xDP[2][29]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF28F8)) 
    \[2].X2xDP[2][2]_i_1 
       (.I0(\[2].X1xDP[2][63]_i_9_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][2] ),
        .I2(inputs_r[2]),
        .I3(\[2].X1xDP[2][63]_i_7_n_0 ),
        .I4(\[2].X2xDP[2][2]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X2xDN[2] [2]));
  LUT5 #(
    .INIT(32'hD05C5CD0)) 
    \[2].X2xDP[2][2]_i_2 
       (.I0(\[1].X2xDP[1][62]_i_2_n_0 ),
        .I1(\FSM_sequential_[0].StateFSMxDP[0]_i_3_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][3] ),
        .I3(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][8] ),
        .I4(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][2] ),
        .O(\[2].X2xDP[2][2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF72A2)) 
    \[2].X2xDP[2][30]_i_1 
       (.I0(inputs_r[30]),
        .I1(\[2].X1xDP[2][63]_i_7_n_0 ),
        .I2(\[2].X1xDP[2][63]_i_9_n_0 ),
        .I3(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][30] ),
        .I4(\[2].X2xDP[2][30]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X2xDN[2] [30]));
  LUT5 #(
    .INIT(32'hD05C5CD0)) 
    \[2].X2xDP[2][30]_i_2 
       (.I0(\[1].X2xDP[1][62]_i_2_n_0 ),
        .I1(\FSM_sequential_[0].StateFSMxDP[0]_i_3_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][31] ),
        .I3(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][30] ),
        .I4(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][36] ),
        .O(\[2].X2xDP[2][30]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF72A2)) 
    \[2].X2xDP[2][31]_i_1 
       (.I0(inputs_r[31]),
        .I1(\[2].X1xDP[2][63]_i_7_n_0 ),
        .I2(\[2].X1xDP[2][63]_i_9_n_0 ),
        .I3(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][31] ),
        .I4(\[2].X2xDP[2][31]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X2xDN[2] [31]));
  LUT5 #(
    .INIT(32'hD05C5CD0)) 
    \[2].X2xDP[2][31]_i_2 
       (.I0(\[1].X2xDP[1][62]_i_2_n_0 ),
        .I1(\FSM_sequential_[0].StateFSMxDP[0]_i_3_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][32] ),
        .I3(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][31] ),
        .I4(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][37] ),
        .O(\[2].X2xDP[2][31]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF72A2)) 
    \[2].X2xDP[2][32]_i_1 
       (.I0(inputs_r[32]),
        .I1(\[2].X1xDP[2][63]_i_7_n_0 ),
        .I2(\[2].X1xDP[2][63]_i_9_n_0 ),
        .I3(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][32] ),
        .I4(\[2].X2xDP[2][32]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X2xDN[2] [32]));
  LUT5 #(
    .INIT(32'hD05C5CD0)) 
    \[2].X2xDP[2][32]_i_2 
       (.I0(\[1].X2xDP[1][62]_i_2_n_0 ),
        .I1(\FSM_sequential_[0].StateFSMxDP[0]_i_3_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][33] ),
        .I3(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][32] ),
        .I4(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][38] ),
        .O(\[2].X2xDP[2][32]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF72A2)) 
    \[2].X2xDP[2][33]_i_1 
       (.I0(inputs_r[33]),
        .I1(\[2].X1xDP[2][63]_i_7_n_0 ),
        .I2(\[2].X1xDP[2][63]_i_9_n_0 ),
        .I3(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][33] ),
        .I4(\[2].X2xDP[2][33]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X2xDN[2] [33]));
  LUT5 #(
    .INIT(32'hD05C5CD0)) 
    \[2].X2xDP[2][33]_i_2 
       (.I0(\[1].X2xDP[1][62]_i_2_n_0 ),
        .I1(\FSM_sequential_[0].StateFSMxDP[0]_i_3_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][34] ),
        .I3(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][33] ),
        .I4(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][39] ),
        .O(\[2].X2xDP[2][33]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF72A2)) 
    \[2].X2xDP[2][34]_i_1 
       (.I0(inputs_r[34]),
        .I1(\[2].X1xDP[2][63]_i_7_n_0 ),
        .I2(\[2].X1xDP[2][63]_i_9_n_0 ),
        .I3(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][34] ),
        .I4(\[2].X2xDP[2][34]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X2xDN[2] [34]));
  LUT5 #(
    .INIT(32'hD05C5CD0)) 
    \[2].X2xDP[2][34]_i_2 
       (.I0(\[1].X2xDP[1][62]_i_2_n_0 ),
        .I1(\FSM_sequential_[0].StateFSMxDP[0]_i_3_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][35] ),
        .I3(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][34] ),
        .I4(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][40] ),
        .O(\[2].X2xDP[2][34]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF72A2)) 
    \[2].X2xDP[2][35]_i_1 
       (.I0(inputs_r[35]),
        .I1(\[2].X1xDP[2][63]_i_7_n_0 ),
        .I2(\[2].X1xDP[2][63]_i_9_n_0 ),
        .I3(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][35] ),
        .I4(\[2].X2xDP[2][35]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X2xDN[2] [35]));
  LUT5 #(
    .INIT(32'hD05C5CD0)) 
    \[2].X2xDP[2][35]_i_2 
       (.I0(\[1].X2xDP[1][62]_i_2_n_0 ),
        .I1(\FSM_sequential_[0].StateFSMxDP[0]_i_3_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][36] ),
        .I3(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][35] ),
        .I4(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][41] ),
        .O(\[2].X2xDP[2][35]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF72A2)) 
    \[2].X2xDP[2][36]_i_1 
       (.I0(inputs_r[36]),
        .I1(\[2].X1xDP[2][63]_i_7_n_0 ),
        .I2(\[2].X1xDP[2][63]_i_9_n_0 ),
        .I3(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][36] ),
        .I4(\[2].X2xDP[2][36]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X2xDN[2] [36]));
  LUT5 #(
    .INIT(32'hD05C5CD0)) 
    \[2].X2xDP[2][36]_i_2 
       (.I0(\[1].X2xDP[1][62]_i_2_n_0 ),
        .I1(\FSM_sequential_[0].StateFSMxDP[0]_i_3_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][37] ),
        .I3(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][36] ),
        .I4(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][42] ),
        .O(\[2].X2xDP[2][36]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF72A2)) 
    \[2].X2xDP[2][37]_i_1 
       (.I0(inputs_r[37]),
        .I1(\[2].X1xDP[2][63]_i_7_n_0 ),
        .I2(\[2].X1xDP[2][63]_i_9_n_0 ),
        .I3(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][37] ),
        .I4(\[2].X2xDP[2][37]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X2xDN[2] [37]));
  LUT5 #(
    .INIT(32'hD05C5CD0)) 
    \[2].X2xDP[2][37]_i_2 
       (.I0(\[1].X2xDP[1][62]_i_2_n_0 ),
        .I1(\FSM_sequential_[0].StateFSMxDP[0]_i_3_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][38] ),
        .I3(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][37] ),
        .I4(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][43] ),
        .O(\[2].X2xDP[2][37]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF72A2)) 
    \[2].X2xDP[2][38]_i_1 
       (.I0(inputs_r[38]),
        .I1(\[2].X1xDP[2][63]_i_7_n_0 ),
        .I2(\[2].X1xDP[2][63]_i_9_n_0 ),
        .I3(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][38] ),
        .I4(\[2].X2xDP[2][38]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X2xDN[2] [38]));
  LUT5 #(
    .INIT(32'hD05C5CD0)) 
    \[2].X2xDP[2][38]_i_2 
       (.I0(\[1].X2xDP[1][62]_i_2_n_0 ),
        .I1(\FSM_sequential_[0].StateFSMxDP[0]_i_3_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][39] ),
        .I3(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][38] ),
        .I4(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][44] ),
        .O(\[2].X2xDP[2][38]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF72A2)) 
    \[2].X2xDP[2][39]_i_1 
       (.I0(inputs_r[39]),
        .I1(\[2].X1xDP[2][63]_i_7_n_0 ),
        .I2(\[2].X1xDP[2][63]_i_9_n_0 ),
        .I3(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][39] ),
        .I4(\[2].X2xDP[2][39]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X2xDN[2] [39]));
  LUT5 #(
    .INIT(32'hD05C5CD0)) 
    \[2].X2xDP[2][39]_i_2 
       (.I0(\[1].X2xDP[1][62]_i_2_n_0 ),
        .I1(\FSM_sequential_[0].StateFSMxDP[0]_i_3_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][40] ),
        .I3(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][39] ),
        .I4(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][45] ),
        .O(\[2].X2xDP[2][39]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF28F8)) 
    \[2].X2xDP[2][3]_i_1 
       (.I0(\[2].X1xDP[2][63]_i_9_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][3] ),
        .I2(inputs_r[3]),
        .I3(\[2].X1xDP[2][63]_i_7_n_0 ),
        .I4(\[2].X2xDP[2][3]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X2xDN[2] [3]));
  LUT5 #(
    .INIT(32'hD05C5CD0)) 
    \[2].X2xDP[2][3]_i_2 
       (.I0(\[1].X2xDP[1][62]_i_2_n_0 ),
        .I1(\FSM_sequential_[0].StateFSMxDP[0]_i_3_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][4] ),
        .I3(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][9] ),
        .I4(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][3] ),
        .O(\[2].X2xDP[2][3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF72A2)) 
    \[2].X2xDP[2][40]_i_1 
       (.I0(inputs_r[40]),
        .I1(\[2].X1xDP[2][63]_i_7_n_0 ),
        .I2(\[2].X1xDP[2][63]_i_9_n_0 ),
        .I3(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][40] ),
        .I4(\[2].X2xDP[2][40]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X2xDN[2] [40]));
  LUT5 #(
    .INIT(32'hD05C5CD0)) 
    \[2].X2xDP[2][40]_i_2 
       (.I0(\[1].X2xDP[1][62]_i_2_n_0 ),
        .I1(\FSM_sequential_[0].StateFSMxDP[0]_i_3_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][41] ),
        .I3(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][40] ),
        .I4(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][46] ),
        .O(\[2].X2xDP[2][40]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF72A2)) 
    \[2].X2xDP[2][41]_i_1 
       (.I0(inputs_r[41]),
        .I1(\[2].X1xDP[2][63]_i_7_n_0 ),
        .I2(\[2].X1xDP[2][63]_i_9_n_0 ),
        .I3(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][41] ),
        .I4(\[2].X2xDP[2][41]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X2xDN[2] [41]));
  LUT5 #(
    .INIT(32'hD05C5CD0)) 
    \[2].X2xDP[2][41]_i_2 
       (.I0(\[1].X2xDP[1][62]_i_2_n_0 ),
        .I1(\FSM_sequential_[0].StateFSMxDP[0]_i_3_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][42] ),
        .I3(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][41] ),
        .I4(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][47] ),
        .O(\[2].X2xDP[2][41]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF72A2)) 
    \[2].X2xDP[2][42]_i_1 
       (.I0(inputs_r[42]),
        .I1(\[2].X1xDP[2][63]_i_7_n_0 ),
        .I2(\[2].X1xDP[2][63]_i_9_n_0 ),
        .I3(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][42] ),
        .I4(\[2].X2xDP[2][42]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X2xDN[2] [42]));
  LUT5 #(
    .INIT(32'hD05C5CD0)) 
    \[2].X2xDP[2][42]_i_2 
       (.I0(\[1].X2xDP[1][62]_i_2_n_0 ),
        .I1(\FSM_sequential_[0].StateFSMxDP[0]_i_3_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][43] ),
        .I3(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][42] ),
        .I4(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][48] ),
        .O(\[2].X2xDP[2][42]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF72A2)) 
    \[2].X2xDP[2][43]_i_1 
       (.I0(inputs_r[43]),
        .I1(\[2].X1xDP[2][63]_i_7_n_0 ),
        .I2(\[2].X1xDP[2][63]_i_9_n_0 ),
        .I3(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][43] ),
        .I4(\[2].X2xDP[2][43]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X2xDN[2] [43]));
  LUT5 #(
    .INIT(32'hD05C5CD0)) 
    \[2].X2xDP[2][43]_i_2 
       (.I0(\[1].X2xDP[1][62]_i_2_n_0 ),
        .I1(\FSM_sequential_[0].StateFSMxDP[0]_i_3_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][44] ),
        .I3(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][43] ),
        .I4(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][49] ),
        .O(\[2].X2xDP[2][43]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF72A2)) 
    \[2].X2xDP[2][44]_i_1 
       (.I0(inputs_r[44]),
        .I1(\[2].X1xDP[2][63]_i_7_n_0 ),
        .I2(\[2].X1xDP[2][63]_i_9_n_0 ),
        .I3(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][44] ),
        .I4(\[2].X2xDP[2][44]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X2xDN[2] [44]));
  LUT5 #(
    .INIT(32'hD05C5CD0)) 
    \[2].X2xDP[2][44]_i_2 
       (.I0(\[1].X2xDP[1][62]_i_2_n_0 ),
        .I1(\FSM_sequential_[0].StateFSMxDP[0]_i_3_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][45] ),
        .I3(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][44] ),
        .I4(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][50] ),
        .O(\[2].X2xDP[2][44]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF72A2)) 
    \[2].X2xDP[2][45]_i_1 
       (.I0(inputs_r[45]),
        .I1(\[2].X1xDP[2][63]_i_7_n_0 ),
        .I2(\[2].X1xDP[2][63]_i_9_n_0 ),
        .I3(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][45] ),
        .I4(\[2].X2xDP[2][45]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X2xDN[2] [45]));
  LUT5 #(
    .INIT(32'hD05C5CD0)) 
    \[2].X2xDP[2][45]_i_2 
       (.I0(\[1].X2xDP[1][62]_i_2_n_0 ),
        .I1(\FSM_sequential_[0].StateFSMxDP[0]_i_3_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][46] ),
        .I3(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][45] ),
        .I4(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][51] ),
        .O(\[2].X2xDP[2][45]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF72A2)) 
    \[2].X2xDP[2][46]_i_1 
       (.I0(inputs_r[46]),
        .I1(\[2].X1xDP[2][63]_i_7_n_0 ),
        .I2(\[2].X1xDP[2][63]_i_9_n_0 ),
        .I3(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][46] ),
        .I4(\[2].X2xDP[2][46]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X2xDN[2] [46]));
  LUT5 #(
    .INIT(32'hD05C5CD0)) 
    \[2].X2xDP[2][46]_i_2 
       (.I0(\[1].X2xDP[1][62]_i_2_n_0 ),
        .I1(\FSM_sequential_[0].StateFSMxDP[0]_i_3_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][47] ),
        .I3(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][46] ),
        .I4(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][52] ),
        .O(\[2].X2xDP[2][46]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF72A2)) 
    \[2].X2xDP[2][47]_i_1 
       (.I0(inputs_r[47]),
        .I1(\[2].X1xDP[2][63]_i_7_n_0 ),
        .I2(\[2].X1xDP[2][63]_i_9_n_0 ),
        .I3(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][47] ),
        .I4(\[2].X2xDP[2][47]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X2xDN[2] [47]));
  LUT5 #(
    .INIT(32'hD05C5CD0)) 
    \[2].X2xDP[2][47]_i_2 
       (.I0(\[1].X2xDP[1][62]_i_2_n_0 ),
        .I1(\FSM_sequential_[0].StateFSMxDP[0]_i_3_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][48] ),
        .I3(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][47] ),
        .I4(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][53] ),
        .O(\[2].X2xDP[2][47]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF72A2)) 
    \[2].X2xDP[2][48]_i_1 
       (.I0(inputs_r[48]),
        .I1(\[2].X1xDP[2][63]_i_7_n_0 ),
        .I2(\[2].X1xDP[2][63]_i_9_n_0 ),
        .I3(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][48] ),
        .I4(\[2].X2xDP[2][48]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X2xDN[2] [48]));
  LUT5 #(
    .INIT(32'hD05C5CD0)) 
    \[2].X2xDP[2][48]_i_2 
       (.I0(\[1].X2xDP[1][62]_i_2_n_0 ),
        .I1(\FSM_sequential_[0].StateFSMxDP[0]_i_3_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][49] ),
        .I3(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][48] ),
        .I4(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][54] ),
        .O(\[2].X2xDP[2][48]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF72A2)) 
    \[2].X2xDP[2][49]_i_1 
       (.I0(inputs_r[49]),
        .I1(\[2].X1xDP[2][63]_i_7_n_0 ),
        .I2(\[2].X1xDP[2][63]_i_9_n_0 ),
        .I3(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][49] ),
        .I4(\[2].X2xDP[2][49]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X2xDN[2] [49]));
  LUT5 #(
    .INIT(32'hD05C5CD0)) 
    \[2].X2xDP[2][49]_i_2 
       (.I0(\[1].X2xDP[1][62]_i_2_n_0 ),
        .I1(\FSM_sequential_[0].StateFSMxDP[0]_i_3_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][50] ),
        .I3(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][49] ),
        .I4(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][55] ),
        .O(\[2].X2xDP[2][49]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF28F8)) 
    \[2].X2xDP[2][4]_i_1 
       (.I0(\[2].X1xDP[2][63]_i_9_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][4] ),
        .I2(inputs_r[4]),
        .I3(\[2].X1xDP[2][63]_i_7_n_0 ),
        .I4(\[2].X2xDP[2][4]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X2xDN[2] [4]));
  LUT5 #(
    .INIT(32'hD05C5CD0)) 
    \[2].X2xDP[2][4]_i_2 
       (.I0(\[1].X2xDP[1][62]_i_2_n_0 ),
        .I1(\FSM_sequential_[0].StateFSMxDP[0]_i_3_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][5] ),
        .I3(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][10] ),
        .I4(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][4] ),
        .O(\[2].X2xDP[2][4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF72A2)) 
    \[2].X2xDP[2][50]_i_1 
       (.I0(inputs_r[50]),
        .I1(\[2].X1xDP[2][63]_i_7_n_0 ),
        .I2(\[2].X1xDP[2][63]_i_9_n_0 ),
        .I3(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][50] ),
        .I4(\[2].X2xDP[2][50]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X2xDN[2] [50]));
  LUT5 #(
    .INIT(32'hD05C5CD0)) 
    \[2].X2xDP[2][50]_i_2 
       (.I0(\[1].X2xDP[1][62]_i_2_n_0 ),
        .I1(\FSM_sequential_[0].StateFSMxDP[0]_i_3_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][51] ),
        .I3(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][50] ),
        .I4(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][56] ),
        .O(\[2].X2xDP[2][50]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF72A2)) 
    \[2].X2xDP[2][51]_i_1 
       (.I0(inputs_r[51]),
        .I1(\[2].X1xDP[2][63]_i_7_n_0 ),
        .I2(\[2].X1xDP[2][63]_i_9_n_0 ),
        .I3(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][51] ),
        .I4(\[2].X2xDP[2][51]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X2xDN[2] [51]));
  LUT5 #(
    .INIT(32'hD05C5CD0)) 
    \[2].X2xDP[2][51]_i_2 
       (.I0(\[1].X2xDP[1][62]_i_2_n_0 ),
        .I1(\FSM_sequential_[0].StateFSMxDP[0]_i_3_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][52] ),
        .I3(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][51] ),
        .I4(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][57] ),
        .O(\[2].X2xDP[2][51]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF72A2)) 
    \[2].X2xDP[2][52]_i_1 
       (.I0(inputs_r[52]),
        .I1(\[2].X1xDP[2][63]_i_7_n_0 ),
        .I2(\[2].X1xDP[2][63]_i_9_n_0 ),
        .I3(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][52] ),
        .I4(\[2].X2xDP[2][52]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X2xDN[2] [52]));
  LUT5 #(
    .INIT(32'hD05C5CD0)) 
    \[2].X2xDP[2][52]_i_2 
       (.I0(\[1].X2xDP[1][62]_i_2_n_0 ),
        .I1(\FSM_sequential_[0].StateFSMxDP[0]_i_3_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][53] ),
        .I3(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][52] ),
        .I4(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][58] ),
        .O(\[2].X2xDP[2][52]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF72A2)) 
    \[2].X2xDP[2][53]_i_1 
       (.I0(inputs_r[53]),
        .I1(\[2].X1xDP[2][63]_i_7_n_0 ),
        .I2(\[2].X1xDP[2][63]_i_9_n_0 ),
        .I3(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][53] ),
        .I4(\[2].X2xDP[2][53]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X2xDN[2] [53]));
  LUT5 #(
    .INIT(32'hD05C5CD0)) 
    \[2].X2xDP[2][53]_i_2 
       (.I0(\[1].X2xDP[1][62]_i_2_n_0 ),
        .I1(\FSM_sequential_[0].StateFSMxDP[0]_i_3_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][54] ),
        .I3(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][53] ),
        .I4(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][59] ),
        .O(\[2].X2xDP[2][53]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF72A2)) 
    \[2].X2xDP[2][54]_i_1 
       (.I0(inputs_r[54]),
        .I1(\[2].X1xDP[2][63]_i_7_n_0 ),
        .I2(\[2].X1xDP[2][63]_i_9_n_0 ),
        .I3(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][54] ),
        .I4(\[2].X2xDP[2][54]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X2xDN[2] [54]));
  LUT5 #(
    .INIT(32'hD05C5CD0)) 
    \[2].X2xDP[2][54]_i_2 
       (.I0(\[1].X2xDP[1][62]_i_2_n_0 ),
        .I1(\FSM_sequential_[0].StateFSMxDP[0]_i_3_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][55] ),
        .I3(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][54] ),
        .I4(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][60] ),
        .O(\[2].X2xDP[2][54]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF72A2)) 
    \[2].X2xDP[2][55]_i_1 
       (.I0(inputs_r[55]),
        .I1(\[2].X1xDP[2][63]_i_7_n_0 ),
        .I2(\[2].X1xDP[2][63]_i_9_n_0 ),
        .I3(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][55] ),
        .I4(\[2].X2xDP[2][55]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X2xDN[2] [55]));
  LUT5 #(
    .INIT(32'hD05C5CD0)) 
    \[2].X2xDP[2][55]_i_2 
       (.I0(\[1].X2xDP[1][62]_i_2_n_0 ),
        .I1(\FSM_sequential_[0].StateFSMxDP[0]_i_3_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][56] ),
        .I3(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][55] ),
        .I4(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][61] ),
        .O(\[2].X2xDP[2][55]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF72A2)) 
    \[2].X2xDP[2][56]_i_1 
       (.I0(inputs_r[56]),
        .I1(\[2].X1xDP[2][63]_i_7_n_0 ),
        .I2(\[2].X1xDP[2][63]_i_9_n_0 ),
        .I3(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][56] ),
        .I4(\[2].X2xDP[2][56]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X2xDN[2] [56]));
  LUT5 #(
    .INIT(32'hD05C5CD0)) 
    \[2].X2xDP[2][56]_i_2 
       (.I0(\[1].X2xDP[1][62]_i_2_n_0 ),
        .I1(\FSM_sequential_[0].StateFSMxDP[0]_i_3_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][57] ),
        .I3(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][56] ),
        .I4(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][62] ),
        .O(\[2].X2xDP[2][56]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h909F6F60AFA0AFA0)) 
    \[2].X2xDP[2][57]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][58] ),
        .I1(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][63] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__1_n_0 ),
        .I3(inputs_r[57]),
        .I4(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][57] ),
        .I5(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__1_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X2xDN[2] [57]));
  LUT6 #(
    .INIT(64'h909F6F60AFA0AFA0)) 
    \[2].X2xDP[2][58]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][59] ),
        .I1(\core/core/ascon128_g.ascons_state/X2SboxInxD[0] [2]),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__1_n_0 ),
        .I3(inputs_r[58]),
        .I4(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][58] ),
        .I5(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__1_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X2xDN[2] [58]));
  LUT6 #(
    .INIT(64'h909F6F60AFA0AFA0)) 
    \[2].X2xDP[2][59]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][60] ),
        .I1(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][1] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__1_n_0 ),
        .I3(inputs_r[59]),
        .I4(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][59] ),
        .I5(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__1_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X2xDN[2] [59]));
  LUT5 #(
    .INIT(32'hFFFF28F8)) 
    \[2].X2xDP[2][5]_i_1 
       (.I0(\[2].X1xDP[2][63]_i_9_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][5] ),
        .I2(inputs_r[5]),
        .I3(\[2].X1xDP[2][63]_i_7_n_0 ),
        .I4(\[2].X2xDP[2][5]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X2xDN[2] [5]));
  LUT5 #(
    .INIT(32'hD05C5CD0)) 
    \[2].X2xDP[2][5]_i_2 
       (.I0(\[1].X2xDP[1][62]_i_2_n_0 ),
        .I1(\FSM_sequential_[0].StateFSMxDP[0]_i_3_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][6] ),
        .I3(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][11] ),
        .I4(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][5] ),
        .O(\[2].X2xDP[2][5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h909F6F60AFA0AFA0)) 
    \[2].X2xDP[2][60]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][61] ),
        .I1(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][2] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__1_n_0 ),
        .I3(inputs_r[60]),
        .I4(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][60] ),
        .I5(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__1_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X2xDN[2] [60]));
  LUT6 #(
    .INIT(64'h909F6F60AFA0AFA0)) 
    \[2].X2xDP[2][61]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][62] ),
        .I1(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][3] ),
        .I2(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__1_n_0 ),
        .I3(inputs_r[61]),
        .I4(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][61] ),
        .I5(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__1_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X2xDN[2] [61]));
  LUT5 #(
    .INIT(32'hFFFF72A2)) 
    \[2].X2xDP[2][62]_i_1 
       (.I0(inputs_r[62]),
        .I1(\[2].X1xDP[2][63]_i_7_n_0 ),
        .I2(\[2].X1xDP[2][63]_i_9_n_0 ),
        .I3(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][62] ),
        .I4(\[2].X2xDP[2][62]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X2xDN[2] [62]));
  LUT5 #(
    .INIT(32'hC77C4444)) 
    \[2].X2xDP[2][62]_i_2 
       (.I0(\[1].X2xDP[1][62]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][63] ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][4] ),
        .I3(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][62] ),
        .I4(\FSM_sequential_[0].StateFSMxDP[0]_i_3_n_0 ),
        .O(\[2].X2xDP[2][62]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[2].X2xDP[2][63]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][63] ),
        .I1(\core/core/ascon128_g.ascons_state/X2SboxInxD[0] [2]),
        .I2(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][5] ),
        .I3(\FSM_sequential_[0].StateFSMxDP[0]_i_3_n_0 ),
        .I4(\[2].X2xDP[2][63]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X2xDN[2] [63]));
  LUT6 #(
    .INIT(64'h44F488F8FFFF88F8)) 
    \[2].X2xDP[2][63]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][63] ),
        .I1(\[2].X2xDP[2][63]_i_3_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/X2SboxOutxD[0] [2]),
        .I3(\[1].X2xDP[1][62]_i_2_n_0 ),
        .I4(inputs_r[63]),
        .I5(\[2].X1xDP[2][63]_i_3_n_0 ),
        .O(\[2].X2xDP[2][63]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \[2].X2xDP[2][63]_i_3 
       (.I0(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__0_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__2_n_0 ),
        .O(\[2].X2xDP[2][63]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \[2].X2xDP[2][63]_i_4 
       (.I0(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/dom_variant_g.not_I3_and_I4/p_17_in ),
        .I1(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/dom_variant_g.not_I3_and_I4/FFxDP_reg_n_0_[6] ),
        .I2(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/dom_variant_g.not_I3_and_I4/p_0_in16_in ),
        .I3(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/p_1_in29_in ),
        .O(\core/core/ascon128_g.ascons_state/X2SboxOutxD[0] [2]));
  LUT5 #(
    .INIT(32'hFFFF28F8)) 
    \[2].X2xDP[2][6]_i_1 
       (.I0(\[2].X1xDP[2][63]_i_9_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][6] ),
        .I2(inputs_r[6]),
        .I3(\[2].X1xDP[2][63]_i_7_n_0 ),
        .I4(\[2].X2xDP[2][6]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X2xDN[2] [6]));
  LUT5 #(
    .INIT(32'hD05C5CD0)) 
    \[2].X2xDP[2][6]_i_2 
       (.I0(\[1].X2xDP[1][62]_i_2_n_0 ),
        .I1(\FSM_sequential_[0].StateFSMxDP[0]_i_3_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][7] ),
        .I3(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][6] ),
        .I4(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][12] ),
        .O(\[2].X2xDP[2][6]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF28F8)) 
    \[2].X2xDP[2][7]_i_1 
       (.I0(\[2].X1xDP[2][63]_i_9_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][7] ),
        .I2(inputs_r[7]),
        .I3(\[2].X1xDP[2][63]_i_7_n_0 ),
        .I4(\[2].X2xDP[2][7]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X2xDN[2] [7]));
  LUT5 #(
    .INIT(32'hD05C5CD0)) 
    \[2].X2xDP[2][7]_i_2 
       (.I0(\[1].X2xDP[1][62]_i_2_n_0 ),
        .I1(\FSM_sequential_[0].StateFSMxDP[0]_i_3_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][8] ),
        .I3(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][7] ),
        .I4(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][13] ),
        .O(\[2].X2xDP[2][7]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF72A2)) 
    \[2].X2xDP[2][8]_i_1 
       (.I0(inputs_r[8]),
        .I1(\[2].X1xDP[2][63]_i_7_n_0 ),
        .I2(\[2].X1xDP[2][63]_i_9_n_0 ),
        .I3(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][8] ),
        .I4(\[2].X2xDP[2][8]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X2xDN[2] [8]));
  LUT5 #(
    .INIT(32'hD05C5CD0)) 
    \[2].X2xDP[2][8]_i_2 
       (.I0(\[1].X2xDP[1][62]_i_2_n_0 ),
        .I1(\FSM_sequential_[0].StateFSMxDP[0]_i_3_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][9] ),
        .I3(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][8] ),
        .I4(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][14] ),
        .O(\[2].X2xDP[2][8]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF72A2)) 
    \[2].X2xDP[2][9]_i_1 
       (.I0(inputs_r[9]),
        .I1(\[2].X1xDP[2][63]_i_7_n_0 ),
        .I2(\[2].X1xDP[2][63]_i_9_n_0 ),
        .I3(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][9] ),
        .I4(\[2].X2xDP[2][9]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X2xDN[2] [9]));
  LUT5 #(
    .INIT(32'hD05C5CD0)) 
    \[2].X2xDP[2][9]_i_2 
       (.I0(\[1].X2xDP[1][62]_i_2_n_0 ),
        .I1(\FSM_sequential_[0].StateFSMxDP[0]_i_3_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][10] ),
        .I3(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][9] ),
        .I4(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][15] ),
        .O(\[2].X2xDP[2][9]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF8228)) 
    \[2].X3xDP[2][0]_i_1 
       (.I0(\[2].X3xDP[2][62]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][17] ),
        .I2(\core/core/ascon128_g.ascons_state/X3SboxInxD[0] [2]),
        .I3(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][10] ),
        .I4(\[2].X3xDP[2][0]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X3xDN[2] [0]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT5 #(
    .INIT(32'h28FF2828)) 
    \[2].X3xDP[2][0]_i_2 
       (.I0(\[2].X3xDP[2][63]_i_3_n_0 ),
        .I1(inputs_r[64]),
        .I2(\core/core/ascon128_g.ascons_state/X3SboxInxD[0] [2]),
        .I3(\[2].X3xDP[2][63]_i_6_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][1] ),
        .O(\[2].X3xDP[2][0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[2].X3xDP[2][10]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][27] ),
        .I1(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][10] ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][20] ),
        .I3(\[2].X3xDP[2][62]_i_2_n_0 ),
        .I4(\[2].X3xDP[2][10]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X3xDN[2] [10]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT5 #(
    .INIT(32'h28FF2828)) 
    \[2].X3xDP[2][10]_i_2 
       (.I0(\[2].X3xDP[2][63]_i_3_n_0 ),
        .I1(inputs_r[74]),
        .I2(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][10] ),
        .I3(\[2].X3xDP[2][63]_i_6_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][11] ),
        .O(\[2].X3xDP[2][10]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[2].X3xDP[2][11]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][28] ),
        .I1(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][11] ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][21] ),
        .I3(\[2].X3xDP[2][62]_i_2_n_0 ),
        .I4(\[2].X3xDP[2][11]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X3xDN[2] [11]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT5 #(
    .INIT(32'h28FF2828)) 
    \[2].X3xDP[2][11]_i_2 
       (.I0(\[2].X3xDP[2][63]_i_3_n_0 ),
        .I1(inputs_r[75]),
        .I2(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][11] ),
        .I3(\[2].X3xDP[2][63]_i_6_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][12] ),
        .O(\[2].X3xDP[2][11]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[2].X3xDP[2][12]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][29] ),
        .I1(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][12] ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][22] ),
        .I3(\[2].X3xDP[2][62]_i_2_n_0 ),
        .I4(\[2].X3xDP[2][12]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X3xDN[2] [12]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT5 #(
    .INIT(32'h28FF2828)) 
    \[2].X3xDP[2][12]_i_2 
       (.I0(\[2].X3xDP[2][63]_i_3_n_0 ),
        .I1(inputs_r[76]),
        .I2(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][12] ),
        .I3(\[2].X3xDP[2][63]_i_6_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][13] ),
        .O(\[2].X3xDP[2][12]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[2].X3xDP[2][13]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][30] ),
        .I1(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][13] ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][23] ),
        .I3(\[2].X3xDP[2][62]_i_2_n_0 ),
        .I4(\[2].X3xDP[2][13]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X3xDN[2] [13]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT5 #(
    .INIT(32'h28FF2828)) 
    \[2].X3xDP[2][13]_i_2 
       (.I0(\[2].X3xDP[2][63]_i_3_n_0 ),
        .I1(inputs_r[77]),
        .I2(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][13] ),
        .I3(\[2].X3xDP[2][63]_i_6_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][14] ),
        .O(\[2].X3xDP[2][13]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[2].X3xDP[2][14]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][31] ),
        .I1(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][14] ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][24] ),
        .I3(\[2].X3xDP[2][62]_i_2_n_0 ),
        .I4(\[2].X3xDP[2][14]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X3xDN[2] [14]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT5 #(
    .INIT(32'h28FF2828)) 
    \[2].X3xDP[2][14]_i_2 
       (.I0(\[2].X3xDP[2][63]_i_3_n_0 ),
        .I1(inputs_r[78]),
        .I2(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][14] ),
        .I3(\[2].X3xDP[2][63]_i_6_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][15] ),
        .O(\[2].X3xDP[2][14]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[2].X3xDP[2][15]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][25] ),
        .I1(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][15] ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][32] ),
        .I3(\[2].X3xDP[2][62]_i_2_n_0 ),
        .I4(\[2].X3xDP[2][15]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X3xDN[2] [15]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT5 #(
    .INIT(32'h28FF2828)) 
    \[2].X3xDP[2][15]_i_2 
       (.I0(\[2].X3xDP[2][63]_i_3_n_0 ),
        .I1(inputs_r[79]),
        .I2(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][15] ),
        .I3(\[2].X3xDP[2][63]_i_6_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][16] ),
        .O(\[2].X3xDP[2][15]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[2].X3xDP[2][16]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][26] ),
        .I1(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][16] ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][33] ),
        .I3(\[2].X3xDP[2][62]_i_2_n_0 ),
        .I4(\[2].X3xDP[2][16]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X3xDN[2] [16]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT5 #(
    .INIT(32'h28FF2828)) 
    \[2].X3xDP[2][16]_i_2 
       (.I0(\[2].X3xDP[2][63]_i_3_n_0 ),
        .I1(inputs_r[80]),
        .I2(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][16] ),
        .I3(\[2].X3xDP[2][63]_i_6_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][17] ),
        .O(\[2].X3xDP[2][16]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[2].X3xDP[2][17]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][27] ),
        .I1(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][17] ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][34] ),
        .I3(\[2].X3xDP[2][62]_i_2_n_0 ),
        .I4(\[2].X3xDP[2][17]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X3xDN[2] [17]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT5 #(
    .INIT(32'h28FF2828)) 
    \[2].X3xDP[2][17]_i_2 
       (.I0(\[2].X3xDP[2][63]_i_3_n_0 ),
        .I1(inputs_r[81]),
        .I2(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][17] ),
        .I3(\[2].X3xDP[2][63]_i_6_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][18] ),
        .O(\[2].X3xDP[2][17]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[2].X3xDP[2][18]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][28] ),
        .I1(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][18] ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][35] ),
        .I3(\[2].X3xDP[2][62]_i_2_n_0 ),
        .I4(\[2].X3xDP[2][18]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X3xDN[2] [18]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT5 #(
    .INIT(32'h28FF2828)) 
    \[2].X3xDP[2][18]_i_2 
       (.I0(\[2].X3xDP[2][63]_i_3_n_0 ),
        .I1(inputs_r[82]),
        .I2(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][18] ),
        .I3(\[2].X3xDP[2][63]_i_6_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][19] ),
        .O(\[2].X3xDP[2][18]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[2].X3xDP[2][19]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][29] ),
        .I1(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][19] ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][36] ),
        .I3(\[2].X3xDP[2][62]_i_2_n_0 ),
        .I4(\[2].X3xDP[2][19]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X3xDN[2] [19]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT5 #(
    .INIT(32'h28FF2828)) 
    \[2].X3xDP[2][19]_i_2 
       (.I0(\[2].X3xDP[2][63]_i_3_n_0 ),
        .I1(inputs_r[83]),
        .I2(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][19] ),
        .I3(\[2].X3xDP[2][63]_i_6_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][20] ),
        .O(\[2].X3xDP[2][19]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF8228)) 
    \[2].X3xDP[2][1]_i_1 
       (.I0(\[2].X3xDP[2][62]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][18] ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][1] ),
        .I3(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][11] ),
        .I4(\[2].X3xDP[2][1]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X3xDN[2] [1]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT5 #(
    .INIT(32'h28FF2828)) 
    \[2].X3xDP[2][1]_i_2 
       (.I0(\[2].X3xDP[2][63]_i_3_n_0 ),
        .I1(inputs_r[65]),
        .I2(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][1] ),
        .I3(\[2].X3xDP[2][63]_i_6_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][2] ),
        .O(\[2].X3xDP[2][1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[2].X3xDP[2][20]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][30] ),
        .I1(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][20] ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][37] ),
        .I3(\[2].X3xDP[2][62]_i_2_n_0 ),
        .I4(\[2].X3xDP[2][20]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X3xDN[2] [20]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT5 #(
    .INIT(32'h28FF2828)) 
    \[2].X3xDP[2][20]_i_2 
       (.I0(\[2].X3xDP[2][63]_i_3_n_0 ),
        .I1(inputs_r[84]),
        .I2(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][20] ),
        .I3(\[2].X3xDP[2][63]_i_6_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][21] ),
        .O(\[2].X3xDP[2][20]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[2].X3xDP[2][21]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][31] ),
        .I1(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][21] ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][38] ),
        .I3(\[2].X3xDP[2][62]_i_2_n_0 ),
        .I4(\[2].X3xDP[2][21]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X3xDN[2] [21]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT5 #(
    .INIT(32'h28FF2828)) 
    \[2].X3xDP[2][21]_i_2 
       (.I0(\[2].X3xDP[2][63]_i_3_n_0 ),
        .I1(inputs_r[85]),
        .I2(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][21] ),
        .I3(\[2].X3xDP[2][63]_i_6_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][22] ),
        .O(\[2].X3xDP[2][21]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[2].X3xDP[2][22]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][22] ),
        .I1(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][32] ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][39] ),
        .I3(\[2].X3xDP[2][62]_i_2_n_0 ),
        .I4(\[2].X3xDP[2][22]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X3xDN[2] [22]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT5 #(
    .INIT(32'h28FF2828)) 
    \[2].X3xDP[2][22]_i_2 
       (.I0(\[2].X3xDP[2][63]_i_3_n_0 ),
        .I1(inputs_r[86]),
        .I2(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][22] ),
        .I3(\[2].X3xDP[2][63]_i_6_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][23] ),
        .O(\[2].X3xDP[2][22]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[2].X3xDP[2][23]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][23] ),
        .I1(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][33] ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][40] ),
        .I3(\[2].X3xDP[2][62]_i_2_n_0 ),
        .I4(\[2].X3xDP[2][23]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X3xDN[2] [23]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT5 #(
    .INIT(32'h28FF2828)) 
    \[2].X3xDP[2][23]_i_2 
       (.I0(\[2].X3xDP[2][63]_i_3_n_0 ),
        .I1(inputs_r[87]),
        .I2(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][23] ),
        .I3(\[2].X3xDP[2][63]_i_6_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][24] ),
        .O(\[2].X3xDP[2][23]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[2].X3xDP[2][24]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][24] ),
        .I1(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][34] ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][41] ),
        .I3(\[2].X3xDP[2][62]_i_2_n_0 ),
        .I4(\[2].X3xDP[2][24]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X3xDN[2] [24]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT5 #(
    .INIT(32'h28FF2828)) 
    \[2].X3xDP[2][24]_i_2 
       (.I0(\[2].X3xDP[2][63]_i_3_n_0 ),
        .I1(inputs_r[88]),
        .I2(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][24] ),
        .I3(\[2].X3xDP[2][63]_i_6_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][25] ),
        .O(\[2].X3xDP[2][24]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[2].X3xDP[2][25]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][25] ),
        .I1(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][35] ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][42] ),
        .I3(\[2].X3xDP[2][62]_i_2_n_0 ),
        .I4(\[2].X3xDP[2][25]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X3xDN[2] [25]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT5 #(
    .INIT(32'h28FF2828)) 
    \[2].X3xDP[2][25]_i_2 
       (.I0(\[2].X3xDP[2][63]_i_3_n_0 ),
        .I1(inputs_r[89]),
        .I2(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][25] ),
        .I3(\[2].X3xDP[2][63]_i_6_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][26] ),
        .O(\[2].X3xDP[2][25]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[2].X3xDP[2][26]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][26] ),
        .I1(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][36] ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][43] ),
        .I3(\[2].X3xDP[2][62]_i_2_n_0 ),
        .I4(\[2].X3xDP[2][26]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X3xDN[2] [26]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT5 #(
    .INIT(32'h28FF2828)) 
    \[2].X3xDP[2][26]_i_2 
       (.I0(\[2].X3xDP[2][63]_i_3_n_0 ),
        .I1(inputs_r[90]),
        .I2(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][26] ),
        .I3(\[2].X3xDP[2][63]_i_6_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][27] ),
        .O(\[2].X3xDP[2][26]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[2].X3xDP[2][27]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][27] ),
        .I1(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][37] ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][44] ),
        .I3(\[2].X3xDP[2][62]_i_2_n_0 ),
        .I4(\[2].X3xDP[2][27]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X3xDN[2] [27]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT5 #(
    .INIT(32'h28FF2828)) 
    \[2].X3xDP[2][27]_i_2 
       (.I0(\[2].X3xDP[2][63]_i_3_n_0 ),
        .I1(inputs_r[91]),
        .I2(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][27] ),
        .I3(\[2].X3xDP[2][63]_i_6_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][28] ),
        .O(\[2].X3xDP[2][27]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[2].X3xDP[2][28]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][28] ),
        .I1(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][38] ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][45] ),
        .I3(\[2].X3xDP[2][62]_i_2_n_0 ),
        .I4(\[2].X3xDP[2][28]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X3xDN[2] [28]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT5 #(
    .INIT(32'h28FF2828)) 
    \[2].X3xDP[2][28]_i_2 
       (.I0(\[2].X3xDP[2][63]_i_3_n_0 ),
        .I1(inputs_r[92]),
        .I2(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][28] ),
        .I3(\[2].X3xDP[2][63]_i_6_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][29] ),
        .O(\[2].X3xDP[2][28]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[2].X3xDP[2][29]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][29] ),
        .I1(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][39] ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][46] ),
        .I3(\[2].X3xDP[2][62]_i_2_n_0 ),
        .I4(\[2].X3xDP[2][29]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X3xDN[2] [29]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT5 #(
    .INIT(32'h28FF2828)) 
    \[2].X3xDP[2][29]_i_2 
       (.I0(\[2].X3xDP[2][63]_i_3_n_0 ),
        .I1(inputs_r[93]),
        .I2(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][29] ),
        .I3(\[2].X3xDP[2][63]_i_6_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][30] ),
        .O(\[2].X3xDP[2][29]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF8228)) 
    \[2].X3xDP[2][2]_i_1 
       (.I0(\[2].X3xDP[2][62]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][19] ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][2] ),
        .I3(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][12] ),
        .I4(\[2].X3xDP[2][2]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X3xDN[2] [2]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT5 #(
    .INIT(32'h28FF2828)) 
    \[2].X3xDP[2][2]_i_2 
       (.I0(\[2].X3xDP[2][63]_i_3_n_0 ),
        .I1(inputs_r[66]),
        .I2(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][2] ),
        .I3(\[2].X3xDP[2][63]_i_6_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][3] ),
        .O(\[2].X3xDP[2][2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[2].X3xDP[2][30]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][30] ),
        .I1(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][40] ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][47] ),
        .I3(\[2].X3xDP[2][62]_i_2_n_0 ),
        .I4(\[2].X3xDP[2][30]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X3xDN[2] [30]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT5 #(
    .INIT(32'h28FF2828)) 
    \[2].X3xDP[2][30]_i_2 
       (.I0(\[2].X3xDP[2][63]_i_3_n_0 ),
        .I1(inputs_r[94]),
        .I2(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][30] ),
        .I3(\[2].X3xDP[2][63]_i_6_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][31] ),
        .O(\[2].X3xDP[2][30]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[2].X3xDP[2][31]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][31] ),
        .I1(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][41] ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][48] ),
        .I3(\[2].X3xDP[2][62]_i_2_n_0 ),
        .I4(\[2].X3xDP[2][31]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X3xDN[2] [31]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT5 #(
    .INIT(32'h28FF2828)) 
    \[2].X3xDP[2][31]_i_2 
       (.I0(\[2].X3xDP[2][63]_i_3_n_0 ),
        .I1(inputs_r[95]),
        .I2(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][31] ),
        .I3(\[2].X3xDP[2][63]_i_6_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][32] ),
        .O(\[2].X3xDP[2][31]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF8228)) 
    \[2].X3xDP[2][32]_i_1 
       (.I0(\[2].X3xDP[2][62]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][49] ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][32] ),
        .I3(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][42] ),
        .I4(\[2].X3xDP[2][32]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X3xDN[2] [32]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT5 #(
    .INIT(32'h28FF2828)) 
    \[2].X3xDP[2][32]_i_2 
       (.I0(\[2].X3xDP[2][63]_i_3_n_0 ),
        .I1(inputs_r[96]),
        .I2(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][32] ),
        .I3(\[2].X3xDP[2][63]_i_6_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][33] ),
        .O(\[2].X3xDP[2][32]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF8228)) 
    \[2].X3xDP[2][33]_i_1 
       (.I0(\[2].X3xDP[2][62]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][50] ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][33] ),
        .I3(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][43] ),
        .I4(\[2].X3xDP[2][33]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X3xDN[2] [33]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT5 #(
    .INIT(32'h28FF2828)) 
    \[2].X3xDP[2][33]_i_2 
       (.I0(\[2].X3xDP[2][63]_i_3_n_0 ),
        .I1(inputs_r[97]),
        .I2(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][33] ),
        .I3(\[2].X3xDP[2][63]_i_6_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][34] ),
        .O(\[2].X3xDP[2][33]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF8228)) 
    \[2].X3xDP[2][34]_i_1 
       (.I0(\[2].X3xDP[2][62]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][51] ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][34] ),
        .I3(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][44] ),
        .I4(\[2].X3xDP[2][34]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X3xDN[2] [34]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT5 #(
    .INIT(32'h28FF2828)) 
    \[2].X3xDP[2][34]_i_2 
       (.I0(\[2].X3xDP[2][63]_i_3_n_0 ),
        .I1(inputs_r[98]),
        .I2(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][34] ),
        .I3(\[2].X3xDP[2][63]_i_6_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][35] ),
        .O(\[2].X3xDP[2][34]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF8228)) 
    \[2].X3xDP[2][35]_i_1 
       (.I0(\[2].X3xDP[2][62]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][52] ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][35] ),
        .I3(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][45] ),
        .I4(\[2].X3xDP[2][35]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X3xDN[2] [35]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT5 #(
    .INIT(32'h28FF2828)) 
    \[2].X3xDP[2][35]_i_2 
       (.I0(\[2].X3xDP[2][63]_i_3_n_0 ),
        .I1(inputs_r[99]),
        .I2(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][35] ),
        .I3(\[2].X3xDP[2][63]_i_6_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][36] ),
        .O(\[2].X3xDP[2][35]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF8228)) 
    \[2].X3xDP[2][36]_i_1 
       (.I0(\[2].X3xDP[2][62]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][53] ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][36] ),
        .I3(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][46] ),
        .I4(\[2].X3xDP[2][36]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X3xDN[2] [36]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT5 #(
    .INIT(32'h28FF2828)) 
    \[2].X3xDP[2][36]_i_2 
       (.I0(\[2].X3xDP[2][63]_i_3_n_0 ),
        .I1(inputs_r[100]),
        .I2(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][36] ),
        .I3(\[2].X3xDP[2][63]_i_6_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][37] ),
        .O(\[2].X3xDP[2][36]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[2].X3xDP[2][37]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][54] ),
        .I1(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][37] ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][47] ),
        .I3(\[2].X3xDP[2][62]_i_2_n_0 ),
        .I4(\[2].X3xDP[2][37]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X3xDN[2] [37]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT5 #(
    .INIT(32'h28FF2828)) 
    \[2].X3xDP[2][37]_i_2 
       (.I0(\[2].X3xDP[2][63]_i_3_n_0 ),
        .I1(inputs_r[101]),
        .I2(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][37] ),
        .I3(\[2].X3xDP[2][63]_i_6_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][38] ),
        .O(\[2].X3xDP[2][37]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[2].X3xDP[2][38]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][55] ),
        .I1(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][38] ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][48] ),
        .I3(\[2].X3xDP[2][62]_i_2_n_0 ),
        .I4(\[2].X3xDP[2][38]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X3xDN[2] [38]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT5 #(
    .INIT(32'h28FF2828)) 
    \[2].X3xDP[2][38]_i_2 
       (.I0(\[2].X3xDP[2][63]_i_3_n_0 ),
        .I1(inputs_r[102]),
        .I2(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][38] ),
        .I3(\[2].X3xDP[2][63]_i_6_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][39] ),
        .O(\[2].X3xDP[2][38]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[2].X3xDP[2][39]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][56] ),
        .I1(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][39] ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][49] ),
        .I3(\[2].X3xDP[2][62]_i_2_n_0 ),
        .I4(\[2].X3xDP[2][39]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X3xDN[2] [39]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT5 #(
    .INIT(32'h28FF2828)) 
    \[2].X3xDP[2][39]_i_2 
       (.I0(\[2].X3xDP[2][63]_i_3_n_0 ),
        .I1(inputs_r[103]),
        .I2(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][39] ),
        .I3(\[2].X3xDP[2][63]_i_6_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][40] ),
        .O(\[2].X3xDP[2][39]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF8228)) 
    \[2].X3xDP[2][3]_i_1 
       (.I0(\[2].X3xDP[2][62]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][20] ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][3] ),
        .I3(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][13] ),
        .I4(\[2].X3xDP[2][3]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X3xDN[2] [3]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT5 #(
    .INIT(32'h28FF2828)) 
    \[2].X3xDP[2][3]_i_2 
       (.I0(\[2].X3xDP[2][63]_i_3_n_0 ),
        .I1(inputs_r[67]),
        .I2(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][3] ),
        .I3(\[2].X3xDP[2][63]_i_6_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][4] ),
        .O(\[2].X3xDP[2][3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[2].X3xDP[2][40]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][57] ),
        .I1(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][40] ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][50] ),
        .I3(\[2].X3xDP[2][62]_i_2_n_0 ),
        .I4(\[2].X3xDP[2][40]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X3xDN[2] [40]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT5 #(
    .INIT(32'h28FF2828)) 
    \[2].X3xDP[2][40]_i_2 
       (.I0(\[2].X3xDP[2][63]_i_3_n_0 ),
        .I1(inputs_r[104]),
        .I2(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][40] ),
        .I3(\[2].X3xDP[2][63]_i_6_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][41] ),
        .O(\[2].X3xDP[2][40]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[2].X3xDP[2][41]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][58] ),
        .I1(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][41] ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][51] ),
        .I3(\[2].X3xDP[2][62]_i_2_n_0 ),
        .I4(\[2].X3xDP[2][41]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X3xDN[2] [41]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT5 #(
    .INIT(32'h28FF2828)) 
    \[2].X3xDP[2][41]_i_2 
       (.I0(\[2].X3xDP[2][63]_i_3_n_0 ),
        .I1(inputs_r[105]),
        .I2(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][41] ),
        .I3(\[2].X3xDP[2][63]_i_6_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][42] ),
        .O(\[2].X3xDP[2][41]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[2].X3xDP[2][42]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][59] ),
        .I1(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][42] ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][52] ),
        .I3(\[2].X3xDP[2][62]_i_2_n_0 ),
        .I4(\[2].X3xDP[2][42]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X3xDN[2] [42]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT5 #(
    .INIT(32'h28FF2828)) 
    \[2].X3xDP[2][42]_i_2 
       (.I0(\[2].X3xDP[2][63]_i_3_n_0 ),
        .I1(inputs_r[106]),
        .I2(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][42] ),
        .I3(\[2].X3xDP[2][63]_i_6_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][43] ),
        .O(\[2].X3xDP[2][42]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[2].X3xDP[2][43]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][60] ),
        .I1(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][43] ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][53] ),
        .I3(\[2].X3xDP[2][62]_i_2_n_0 ),
        .I4(\[2].X3xDP[2][43]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X3xDN[2] [43]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT5 #(
    .INIT(32'h28FF2828)) 
    \[2].X3xDP[2][43]_i_2 
       (.I0(\[2].X3xDP[2][63]_i_3_n_0 ),
        .I1(inputs_r[107]),
        .I2(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][43] ),
        .I3(\[2].X3xDP[2][63]_i_6_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][44] ),
        .O(\[2].X3xDP[2][43]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[2].X3xDP[2][44]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][61] ),
        .I1(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][44] ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][54] ),
        .I3(\[2].X3xDP[2][62]_i_2_n_0 ),
        .I4(\[2].X3xDP[2][44]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X3xDN[2] [44]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT5 #(
    .INIT(32'h28FF2828)) 
    \[2].X3xDP[2][44]_i_2 
       (.I0(\[2].X3xDP[2][63]_i_3_n_0 ),
        .I1(inputs_r[108]),
        .I2(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][44] ),
        .I3(\[2].X3xDP[2][63]_i_6_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][45] ),
        .O(\[2].X3xDP[2][44]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[2].X3xDP[2][45]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][62] ),
        .I1(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][45] ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][55] ),
        .I3(\[2].X3xDP[2][62]_i_2_n_0 ),
        .I4(\[2].X3xDP[2][45]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X3xDN[2] [45]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT5 #(
    .INIT(32'h28FF2828)) 
    \[2].X3xDP[2][45]_i_2 
       (.I0(\[2].X3xDP[2][63]_i_3_n_0 ),
        .I1(inputs_r[109]),
        .I2(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][45] ),
        .I3(\[2].X3xDP[2][63]_i_6_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][46] ),
        .O(\[2].X3xDP[2][45]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[2].X3xDP[2][46]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][63] ),
        .I1(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][46] ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][56] ),
        .I3(\[2].X3xDP[2][62]_i_2_n_0 ),
        .I4(\[2].X3xDP[2][46]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X3xDN[2] [46]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT5 #(
    .INIT(32'h28FF2828)) 
    \[2].X3xDP[2][46]_i_2 
       (.I0(\[2].X3xDP[2][63]_i_3_n_0 ),
        .I1(inputs_r[110]),
        .I2(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][46] ),
        .I3(\[2].X3xDP[2][63]_i_6_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][47] ),
        .O(\[2].X3xDP[2][46]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[2].X3xDP[2][47]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][57] ),
        .I1(\core/core/ascon128_g.ascons_state/X3SboxInxD[0] [2]),
        .I2(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][47] ),
        .I3(\[2].X3xDP[2][62]_i_2_n_0 ),
        .I4(\[2].X3xDP[2][47]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X3xDN[2] [47]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT5 #(
    .INIT(32'h28FF2828)) 
    \[2].X3xDP[2][47]_i_2 
       (.I0(\[2].X3xDP[2][63]_i_3_n_0 ),
        .I1(inputs_r[111]),
        .I2(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][47] ),
        .I3(\[2].X3xDP[2][63]_i_6_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][48] ),
        .O(\[2].X3xDP[2][47]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[2].X3xDP[2][48]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][58] ),
        .I1(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][1] ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][48] ),
        .I3(\[2].X3xDP[2][62]_i_2_n_0 ),
        .I4(\[2].X3xDP[2][48]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X3xDN[2] [48]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT5 #(
    .INIT(32'h28FF2828)) 
    \[2].X3xDP[2][48]_i_2 
       (.I0(\[2].X3xDP[2][63]_i_3_n_0 ),
        .I1(inputs_r[112]),
        .I2(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][48] ),
        .I3(\[2].X3xDP[2][63]_i_6_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][49] ),
        .O(\[2].X3xDP[2][48]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[2].X3xDP[2][49]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][59] ),
        .I1(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][2] ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][49] ),
        .I3(\[2].X3xDP[2][62]_i_2_n_0 ),
        .I4(\[2].X3xDP[2][49]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X3xDN[2] [49]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT5 #(
    .INIT(32'h28FF2828)) 
    \[2].X3xDP[2][49]_i_2 
       (.I0(\[2].X3xDP[2][63]_i_3_n_0 ),
        .I1(inputs_r[113]),
        .I2(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][49] ),
        .I3(\[2].X3xDP[2][63]_i_6_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][50] ),
        .O(\[2].X3xDP[2][49]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF8228)) 
    \[2].X3xDP[2][4]_i_1 
       (.I0(\[2].X3xDP[2][62]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][21] ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][4] ),
        .I3(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][14] ),
        .I4(\[2].X3xDP[2][4]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X3xDN[2] [4]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT5 #(
    .INIT(32'h28FF2828)) 
    \[2].X3xDP[2][4]_i_2 
       (.I0(\[2].X3xDP[2][63]_i_3_n_0 ),
        .I1(inputs_r[68]),
        .I2(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][4] ),
        .I3(\[2].X3xDP[2][63]_i_6_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][5] ),
        .O(\[2].X3xDP[2][4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[2].X3xDP[2][50]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][60] ),
        .I1(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][3] ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][50] ),
        .I3(\[2].X3xDP[2][62]_i_2_n_0 ),
        .I4(\[2].X3xDP[2][50]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X3xDN[2] [50]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT5 #(
    .INIT(32'h28FF2828)) 
    \[2].X3xDP[2][50]_i_2 
       (.I0(\[2].X3xDP[2][63]_i_3_n_0 ),
        .I1(inputs_r[114]),
        .I2(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][50] ),
        .I3(\[2].X3xDP[2][63]_i_6_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][51] ),
        .O(\[2].X3xDP[2][50]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[2].X3xDP[2][51]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][61] ),
        .I1(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][4] ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][51] ),
        .I3(\[2].X3xDP[2][62]_i_2_n_0 ),
        .I4(\[2].X3xDP[2][51]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X3xDN[2] [51]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT5 #(
    .INIT(32'h28FF2828)) 
    \[2].X3xDP[2][51]_i_2 
       (.I0(\[2].X3xDP[2][63]_i_3_n_0 ),
        .I1(inputs_r[115]),
        .I2(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][51] ),
        .I3(\[2].X3xDP[2][63]_i_6_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][52] ),
        .O(\[2].X3xDP[2][51]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[2].X3xDP[2][52]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][62] ),
        .I1(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][5] ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][52] ),
        .I3(\[2].X3xDP[2][62]_i_2_n_0 ),
        .I4(\[2].X3xDP[2][52]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X3xDN[2] [52]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT5 #(
    .INIT(32'h28FF2828)) 
    \[2].X3xDP[2][52]_i_2 
       (.I0(\[2].X3xDP[2][63]_i_3_n_0 ),
        .I1(inputs_r[116]),
        .I2(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][52] ),
        .I3(\[2].X3xDP[2][63]_i_6_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][53] ),
        .O(\[2].X3xDP[2][52]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[2].X3xDP[2][53]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][63] ),
        .I1(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][6] ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][53] ),
        .I3(\[2].X3xDP[2][62]_i_2_n_0 ),
        .I4(\[2].X3xDP[2][53]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X3xDN[2] [53]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT5 #(
    .INIT(32'h28FF2828)) 
    \[2].X3xDP[2][53]_i_2 
       (.I0(\[2].X3xDP[2][63]_i_3_n_0 ),
        .I1(inputs_r[117]),
        .I2(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][53] ),
        .I3(\[2].X3xDP[2][63]_i_6_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][54] ),
        .O(\[2].X3xDP[2][53]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[2].X3xDP[2][54]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][54] ),
        .I1(\core/core/ascon128_g.ascons_state/X3SboxInxD[0] [2]),
        .I2(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][7] ),
        .I3(\[2].X3xDP[2][62]_i_2_n_0 ),
        .I4(\[2].X3xDP[2][54]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X3xDN[2] [54]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT5 #(
    .INIT(32'h28FF2828)) 
    \[2].X3xDP[2][54]_i_2 
       (.I0(\[2].X3xDP[2][63]_i_3_n_0 ),
        .I1(inputs_r[118]),
        .I2(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][54] ),
        .I3(\[2].X3xDP[2][63]_i_6_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][55] ),
        .O(\[2].X3xDP[2][54]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[2].X3xDP[2][55]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][55] ),
        .I1(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][1] ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][8] ),
        .I3(\[2].X3xDP[2][62]_i_2_n_0 ),
        .I4(\[2].X3xDP[2][55]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X3xDN[2] [55]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT5 #(
    .INIT(32'h28FF2828)) 
    \[2].X3xDP[2][55]_i_2 
       (.I0(\[2].X3xDP[2][63]_i_3_n_0 ),
        .I1(inputs_r[119]),
        .I2(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][55] ),
        .I3(\[2].X3xDP[2][63]_i_6_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][56] ),
        .O(\[2].X3xDP[2][55]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[2].X3xDP[2][56]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][56] ),
        .I1(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][2] ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][9] ),
        .I3(\[2].X3xDP[2][62]_i_2_n_0 ),
        .I4(\[2].X3xDP[2][56]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X3xDN[2] [56]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT5 #(
    .INIT(32'h28FF2828)) 
    \[2].X3xDP[2][56]_i_2 
       (.I0(\[2].X3xDP[2][63]_i_3_n_0 ),
        .I1(inputs_r[120]),
        .I2(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][56] ),
        .I3(\[2].X3xDP[2][63]_i_6_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][57] ),
        .O(\[2].X3xDP[2][56]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[2].X3xDP[2][57]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][57] ),
        .I1(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][3] ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][10] ),
        .I3(\[2].X3xDP[2][62]_i_2_n_0 ),
        .I4(\[2].X3xDP[2][57]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X3xDN[2] [57]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT5 #(
    .INIT(32'h28FF2828)) 
    \[2].X3xDP[2][57]_i_2 
       (.I0(\[2].X3xDP[2][63]_i_3_n_0 ),
        .I1(inputs_r[121]),
        .I2(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][57] ),
        .I3(\[2].X3xDP[2][63]_i_6_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][58] ),
        .O(\[2].X3xDP[2][57]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[2].X3xDP[2][58]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][58] ),
        .I1(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][4] ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][11] ),
        .I3(\[2].X3xDP[2][62]_i_2_n_0 ),
        .I4(\[2].X3xDP[2][58]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X3xDN[2] [58]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT5 #(
    .INIT(32'h28FF2828)) 
    \[2].X3xDP[2][58]_i_2 
       (.I0(\[2].X3xDP[2][63]_i_3_n_0 ),
        .I1(inputs_r[122]),
        .I2(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][58] ),
        .I3(\[2].X3xDP[2][63]_i_6_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][59] ),
        .O(\[2].X3xDP[2][58]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[2].X3xDP[2][59]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][59] ),
        .I1(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][5] ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][12] ),
        .I3(\[2].X3xDP[2][62]_i_2_n_0 ),
        .I4(\[2].X3xDP[2][59]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X3xDN[2] [59]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT5 #(
    .INIT(32'h28FF2828)) 
    \[2].X3xDP[2][59]_i_2 
       (.I0(\[2].X3xDP[2][63]_i_3_n_0 ),
        .I1(inputs_r[123]),
        .I2(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][59] ),
        .I3(\[2].X3xDP[2][63]_i_6_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][60] ),
        .O(\[2].X3xDP[2][59]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[2].X3xDP[2][5]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][22] ),
        .I1(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][5] ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][15] ),
        .I3(\[2].X3xDP[2][62]_i_2_n_0 ),
        .I4(\[2].X3xDP[2][5]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X3xDN[2] [5]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT5 #(
    .INIT(32'h28FF2828)) 
    \[2].X3xDP[2][5]_i_2 
       (.I0(\[2].X3xDP[2][63]_i_3_n_0 ),
        .I1(inputs_r[69]),
        .I2(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][5] ),
        .I3(\[2].X3xDP[2][63]_i_6_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][6] ),
        .O(\[2].X3xDP[2][5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[2].X3xDP[2][60]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][60] ),
        .I1(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][6] ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][13] ),
        .I3(\[2].X3xDP[2][62]_i_2_n_0 ),
        .I4(\[2].X3xDP[2][60]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X3xDN[2] [60]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT5 #(
    .INIT(32'h28FF2828)) 
    \[2].X3xDP[2][60]_i_2 
       (.I0(\[2].X3xDP[2][63]_i_3_n_0 ),
        .I1(inputs_r[124]),
        .I2(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][60] ),
        .I3(\[2].X3xDP[2][63]_i_6_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][61] ),
        .O(\[2].X3xDP[2][60]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[2].X3xDP[2][61]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][61] ),
        .I1(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][7] ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][14] ),
        .I3(\[2].X3xDP[2][62]_i_2_n_0 ),
        .I4(\[2].X3xDP[2][61]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X3xDN[2] [61]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT5 #(
    .INIT(32'h28FF2828)) 
    \[2].X3xDP[2][61]_i_2 
       (.I0(\[2].X3xDP[2][63]_i_3_n_0 ),
        .I1(inputs_r[125]),
        .I2(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][61] ),
        .I3(\[2].X3xDP[2][63]_i_6_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][62] ),
        .O(\[2].X3xDP[2][61]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[2].X3xDP[2][62]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][62] ),
        .I1(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][8] ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][15] ),
        .I3(\[2].X3xDP[2][62]_i_2_n_0 ),
        .I4(\[2].X3xDP[2][62]_i_3_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X3xDN[2] [62]));
  LUT2 #(
    .INIT(4'h8)) 
    \[2].X3xDP[2][62]_i_2 
       (.I0(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__0_n_0 ),
        .O(\[2].X3xDP[2][62]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT5 #(
    .INIT(32'h28FF2828)) 
    \[2].X3xDP[2][62]_i_3 
       (.I0(\[2].X3xDP[2][63]_i_3_n_0 ),
        .I1(inputs_r[126]),
        .I2(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][62] ),
        .I3(\[2].X3xDP[2][63]_i_6_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][63] ),
        .O(\[2].X3xDP[2][62]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h20AA)) 
    \[2].X3xDP[2][63]_i_1 
       (.I0(\[0].X2xDP[0][7]_i_1_n_0 ),
        .I1(\core/core/addedKeyAtInitxSP ),
        .I2(\core/core/isFirstRoundOfTransformxS_reg_n_0 ),
        .I3(\[2].X3xDP[2][63]_i_3_n_0 ),
        .O(\[2].X3xDP[2][63]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hEFFEEEEE)) 
    \[2].X3xDP[2][63]_i_2 
       (.I0(\[2].X3xDP[2][63]_i_4_n_0 ),
        .I1(\[2].X3xDP[2][63]_i_5_n_0 ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][63] ),
        .I3(inputs_r[127]),
        .I4(\[2].X3xDP[2][63]_i_3_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X3xDN[2] [63]));
  LUT2 #(
    .INIT(4'h2)) 
    \[2].X3xDP[2][63]_i_3 
       (.I0(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__0_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__2_n_0 ),
        .O(\[2].X3xDP[2][63]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT4 #(
    .INIT(16'h8228)) 
    \[2].X3xDP[2][63]_i_4 
       (.I0(\[2].X3xDP[2][62]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][16] ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][9] ),
        .I3(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][63] ),
        .O(\[2].X3xDP[2][63]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000096696996)) 
    \[2].X3xDP[2][63]_i_5 
       (.I0(\core/core/ascon128_g.ascons_state/X2SboxOutxD[0] [2]),
        .I1(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/I3xD_n_0_0[2] ),
        .I2(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/dom_variant_g.not_I4_and_I0/p_0_in16_in ),
        .I3(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/dom_variant_g.not_I4_and_I0/FFxDP_reg_n_0_[6] ),
        .I4(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/dom_variant_g.not_I4_and_I0/p_17_in ),
        .I5(\[2].X3xDP[2][63]_i_6_n_0 ),
        .O(\[2].X3xDP[2][63]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \[2].X3xDP[2][63]_i_6 
       (.I0(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__0_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__2_n_0 ),
        .O(\[2].X3xDP[2][63]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[2].X3xDP[2][6]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][23] ),
        .I1(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][6] ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][16] ),
        .I3(\[2].X3xDP[2][62]_i_2_n_0 ),
        .I4(\[2].X3xDP[2][6]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X3xDN[2] [6]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT5 #(
    .INIT(32'h28FF2828)) 
    \[2].X3xDP[2][6]_i_2 
       (.I0(\[2].X3xDP[2][63]_i_3_n_0 ),
        .I1(inputs_r[70]),
        .I2(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][6] ),
        .I3(\[2].X3xDP[2][63]_i_6_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][7] ),
        .O(\[2].X3xDP[2][6]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[2].X3xDP[2][7]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][24] ),
        .I1(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][7] ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][17] ),
        .I3(\[2].X3xDP[2][62]_i_2_n_0 ),
        .I4(\[2].X3xDP[2][7]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X3xDN[2] [7]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT5 #(
    .INIT(32'h28FF2828)) 
    \[2].X3xDP[2][7]_i_2 
       (.I0(\[2].X3xDP[2][63]_i_3_n_0 ),
        .I1(inputs_r[71]),
        .I2(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][7] ),
        .I3(\[2].X3xDP[2][63]_i_6_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][8] ),
        .O(\[2].X3xDP[2][7]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[2].X3xDP[2][8]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][25] ),
        .I1(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][8] ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][18] ),
        .I3(\[2].X3xDP[2][62]_i_2_n_0 ),
        .I4(\[2].X3xDP[2][8]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X3xDN[2] [8]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT5 #(
    .INIT(32'h28FF2828)) 
    \[2].X3xDP[2][8]_i_2 
       (.I0(\[2].X3xDP[2][63]_i_3_n_0 ),
        .I1(inputs_r[72]),
        .I2(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][8] ),
        .I3(\[2].X3xDP[2][63]_i_6_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][9] ),
        .O(\[2].X3xDP[2][8]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[2].X3xDP[2][9]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][26] ),
        .I1(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][9] ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][19] ),
        .I3(\[2].X3xDP[2][62]_i_2_n_0 ),
        .I4(\[2].X3xDP[2][9]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X3xDN[2] [9]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT5 #(
    .INIT(32'h28FF2828)) 
    \[2].X3xDP[2][9]_i_2 
       (.I0(\[2].X3xDP[2][63]_i_3_n_0 ),
        .I1(inputs_r[73]),
        .I2(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][9] ),
        .I3(\[2].X3xDP[2][63]_i_6_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][10] ),
        .O(\[2].X3xDP[2][9]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[2].X4xDP[2][0]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][41] ),
        .I1(\core/core/ascon128_g.ascons_state/X4SboxInxD[0] [2]),
        .I2(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][7] ),
        .I3(\[2].X3xDP[2][62]_i_2_n_0 ),
        .I4(\[2].X4xDP[2][0]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X4xDN[2] [0]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT5 #(
    .INIT(32'h28FF2828)) 
    \[2].X4xDP[2][0]_i_2 
       (.I0(\[2].X4xDP[2][52]_i_3_n_0 ),
        .I1(inputs_r[0]),
        .I2(\core/core/ascon128_g.ascons_state/X4SboxInxD[0] [2]),
        .I3(\[2].X3xDP[2][63]_i_6_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][1] ),
        .O(\[2].X4xDP[2][0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[2].X4xDP[2][10]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][51] ),
        .I1(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][10] ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][17] ),
        .I3(\[2].X3xDP[2][62]_i_2_n_0 ),
        .I4(\[2].X4xDP[2][10]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X4xDN[2] [10]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT5 #(
    .INIT(32'h28FF2828)) 
    \[2].X4xDP[2][10]_i_2 
       (.I0(\[2].X4xDP[2][52]_i_3_n_0 ),
        .I1(inputs_r[10]),
        .I2(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][10] ),
        .I3(\[2].X3xDP[2][63]_i_6_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][11] ),
        .O(\[2].X4xDP[2][10]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[2].X4xDP[2][11]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][52] ),
        .I1(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][11] ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][18] ),
        .I3(\[2].X3xDP[2][62]_i_2_n_0 ),
        .I4(\[2].X4xDP[2][11]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X4xDN[2] [11]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT5 #(
    .INIT(32'h28FF2828)) 
    \[2].X4xDP[2][11]_i_2 
       (.I0(\[2].X4xDP[2][52]_i_3_n_0 ),
        .I1(inputs_r[11]),
        .I2(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][11] ),
        .I3(\[2].X3xDP[2][63]_i_6_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][12] ),
        .O(\[2].X4xDP[2][11]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[2].X4xDP[2][12]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][53] ),
        .I1(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][12] ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][19] ),
        .I3(\[2].X3xDP[2][62]_i_2_n_0 ),
        .I4(\[2].X4xDP[2][12]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X4xDN[2] [12]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT5 #(
    .INIT(32'h28FF2828)) 
    \[2].X4xDP[2][12]_i_2 
       (.I0(\[2].X4xDP[2][52]_i_3_n_0 ),
        .I1(inputs_r[12]),
        .I2(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][12] ),
        .I3(\[2].X3xDP[2][63]_i_6_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][13] ),
        .O(\[2].X4xDP[2][12]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[2].X4xDP[2][13]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][54] ),
        .I1(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][13] ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][20] ),
        .I3(\[2].X3xDP[2][62]_i_2_n_0 ),
        .I4(\[2].X4xDP[2][13]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X4xDN[2] [13]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT5 #(
    .INIT(32'h28FF2828)) 
    \[2].X4xDP[2][13]_i_2 
       (.I0(\[2].X4xDP[2][52]_i_3_n_0 ),
        .I1(inputs_r[13]),
        .I2(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][13] ),
        .I3(\[2].X3xDP[2][63]_i_6_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][14] ),
        .O(\[2].X4xDP[2][13]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF8228)) 
    \[2].X4xDP[2][14]_i_1 
       (.I0(\[2].X3xDP[2][62]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][55] ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][14] ),
        .I3(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][21] ),
        .I4(\[2].X4xDP[2][14]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X4xDN[2] [14]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT5 #(
    .INIT(32'h28FF2828)) 
    \[2].X4xDP[2][14]_i_2 
       (.I0(\[2].X4xDP[2][52]_i_3_n_0 ),
        .I1(inputs_r[14]),
        .I2(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][14] ),
        .I3(\[2].X3xDP[2][63]_i_6_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][15] ),
        .O(\[2].X4xDP[2][14]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF8228)) 
    \[2].X4xDP[2][15]_i_1 
       (.I0(\[2].X3xDP[2][62]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][56] ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][15] ),
        .I3(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][22] ),
        .I4(\[2].X4xDP[2][15]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X4xDN[2] [15]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT5 #(
    .INIT(32'h28FF2828)) 
    \[2].X4xDP[2][15]_i_2 
       (.I0(\[2].X4xDP[2][52]_i_3_n_0 ),
        .I1(inputs_r[15]),
        .I2(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][15] ),
        .I3(\[2].X3xDP[2][63]_i_6_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][16] ),
        .O(\[2].X4xDP[2][15]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[2].X4xDP[2][16]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][57] ),
        .I1(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][16] ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][23] ),
        .I3(\[2].X3xDP[2][62]_i_2_n_0 ),
        .I4(\[2].X4xDP[2][16]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X4xDN[2] [16]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT5 #(
    .INIT(32'h28FF2828)) 
    \[2].X4xDP[2][16]_i_2 
       (.I0(\[2].X4xDP[2][52]_i_3_n_0 ),
        .I1(inputs_r[16]),
        .I2(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][16] ),
        .I3(\[2].X3xDP[2][63]_i_6_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][17] ),
        .O(\[2].X4xDP[2][16]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[2].X4xDP[2][17]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][58] ),
        .I1(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][17] ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][24] ),
        .I3(\[2].X3xDP[2][62]_i_2_n_0 ),
        .I4(\[2].X4xDP[2][17]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X4xDN[2] [17]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT5 #(
    .INIT(32'h28FF2828)) 
    \[2].X4xDP[2][17]_i_2 
       (.I0(\[2].X4xDP[2][52]_i_3_n_0 ),
        .I1(inputs_r[17]),
        .I2(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][17] ),
        .I3(\[2].X3xDP[2][63]_i_6_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][18] ),
        .O(\[2].X4xDP[2][17]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[2].X4xDP[2][18]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][59] ),
        .I1(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][18] ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][25] ),
        .I3(\[2].X3xDP[2][62]_i_2_n_0 ),
        .I4(\[2].X4xDP[2][18]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X4xDN[2] [18]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT5 #(
    .INIT(32'h28FF2828)) 
    \[2].X4xDP[2][18]_i_2 
       (.I0(\[2].X4xDP[2][52]_i_3_n_0 ),
        .I1(inputs_r[18]),
        .I2(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][18] ),
        .I3(\[2].X3xDP[2][63]_i_6_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][19] ),
        .O(\[2].X4xDP[2][18]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[2].X4xDP[2][19]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][60] ),
        .I1(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][19] ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][26] ),
        .I3(\[2].X3xDP[2][62]_i_2_n_0 ),
        .I4(\[2].X4xDP[2][19]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X4xDN[2] [19]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT5 #(
    .INIT(32'h28FF2828)) 
    \[2].X4xDP[2][19]_i_2 
       (.I0(\[2].X4xDP[2][52]_i_3_n_0 ),
        .I1(inputs_r[19]),
        .I2(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][19] ),
        .I3(\[2].X3xDP[2][63]_i_6_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][20] ),
        .O(\[2].X4xDP[2][19]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[2].X4xDP[2][1]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][42] ),
        .I1(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][1] ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][8] ),
        .I3(\[2].X3xDP[2][62]_i_2_n_0 ),
        .I4(\[2].X4xDP[2][1]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X4xDN[2] [1]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT5 #(
    .INIT(32'h28FF2828)) 
    \[2].X4xDP[2][1]_i_2 
       (.I0(\[2].X4xDP[2][52]_i_3_n_0 ),
        .I1(inputs_r[1]),
        .I2(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][1] ),
        .I3(\[2].X3xDP[2][63]_i_6_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][2] ),
        .O(\[2].X4xDP[2][1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[2].X4xDP[2][20]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][61] ),
        .I1(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][20] ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][27] ),
        .I3(\[2].X3xDP[2][62]_i_2_n_0 ),
        .I4(\[2].X4xDP[2][20]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X4xDN[2] [20]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT5 #(
    .INIT(32'h28FF2828)) 
    \[2].X4xDP[2][20]_i_2 
       (.I0(\[2].X4xDP[2][52]_i_3_n_0 ),
        .I1(inputs_r[20]),
        .I2(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][20] ),
        .I3(\[2].X3xDP[2][63]_i_6_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][21] ),
        .O(\[2].X4xDP[2][20]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[2].X4xDP[2][21]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][62] ),
        .I1(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][21] ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][28] ),
        .I3(\[2].X3xDP[2][62]_i_2_n_0 ),
        .I4(\[2].X4xDP[2][21]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X4xDN[2] [21]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT5 #(
    .INIT(32'h28FF2828)) 
    \[2].X4xDP[2][21]_i_2 
       (.I0(\[2].X4xDP[2][52]_i_3_n_0 ),
        .I1(inputs_r[21]),
        .I2(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][21] ),
        .I3(\[2].X3xDP[2][63]_i_6_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][22] ),
        .O(\[2].X4xDP[2][21]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[2].X4xDP[2][22]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][63] ),
        .I1(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][22] ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][29] ),
        .I3(\[2].X3xDP[2][62]_i_2_n_0 ),
        .I4(\[2].X4xDP[2][22]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X4xDN[2] [22]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT5 #(
    .INIT(32'h28FF2828)) 
    \[2].X4xDP[2][22]_i_2 
       (.I0(\[2].X4xDP[2][52]_i_3_n_0 ),
        .I1(inputs_r[22]),
        .I2(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][22] ),
        .I3(\[2].X3xDP[2][63]_i_6_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][23] ),
        .O(\[2].X4xDP[2][22]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[2].X4xDP[2][23]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][30] ),
        .I1(\core/core/ascon128_g.ascons_state/X4SboxInxD[0] [2]),
        .I2(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][23] ),
        .I3(\[2].X3xDP[2][62]_i_2_n_0 ),
        .I4(\[2].X4xDP[2][23]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X4xDN[2] [23]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT5 #(
    .INIT(32'h28FF2828)) 
    \[2].X4xDP[2][23]_i_2 
       (.I0(\[2].X4xDP[2][52]_i_3_n_0 ),
        .I1(inputs_r[23]),
        .I2(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][23] ),
        .I3(\[2].X3xDP[2][63]_i_6_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][24] ),
        .O(\[2].X4xDP[2][23]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[2].X4xDP[2][24]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][31] ),
        .I1(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][1] ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][24] ),
        .I3(\[2].X3xDP[2][62]_i_2_n_0 ),
        .I4(\[2].X4xDP[2][24]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X4xDN[2] [24]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT5 #(
    .INIT(32'h28FF2828)) 
    \[2].X4xDP[2][24]_i_2 
       (.I0(\[2].X4xDP[2][52]_i_3_n_0 ),
        .I1(inputs_r[24]),
        .I2(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][24] ),
        .I3(\[2].X3xDP[2][63]_i_6_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][25] ),
        .O(\[2].X4xDP[2][24]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[2].X4xDP[2][25]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][25] ),
        .I1(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][2] ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][32] ),
        .I3(\[2].X3xDP[2][62]_i_2_n_0 ),
        .I4(\[2].X4xDP[2][25]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X4xDN[2] [25]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT5 #(
    .INIT(32'h28FF2828)) 
    \[2].X4xDP[2][25]_i_2 
       (.I0(\[2].X4xDP[2][52]_i_3_n_0 ),
        .I1(inputs_r[25]),
        .I2(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][25] ),
        .I3(\[2].X3xDP[2][63]_i_6_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][26] ),
        .O(\[2].X4xDP[2][25]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[2].X4xDP[2][26]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][26] ),
        .I1(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][3] ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][33] ),
        .I3(\[2].X3xDP[2][62]_i_2_n_0 ),
        .I4(\[2].X4xDP[2][26]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X4xDN[2] [26]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT5 #(
    .INIT(32'h28FF2828)) 
    \[2].X4xDP[2][26]_i_2 
       (.I0(\[2].X4xDP[2][52]_i_3_n_0 ),
        .I1(inputs_r[26]),
        .I2(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][26] ),
        .I3(\[2].X3xDP[2][63]_i_6_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][27] ),
        .O(\[2].X4xDP[2][26]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[2].X4xDP[2][27]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][27] ),
        .I1(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][4] ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][34] ),
        .I3(\[2].X3xDP[2][62]_i_2_n_0 ),
        .I4(\[2].X4xDP[2][27]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X4xDN[2] [27]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT5 #(
    .INIT(32'h28FF2828)) 
    \[2].X4xDP[2][27]_i_2 
       (.I0(\[2].X4xDP[2][52]_i_3_n_0 ),
        .I1(inputs_r[27]),
        .I2(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][27] ),
        .I3(\[2].X3xDP[2][63]_i_6_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][28] ),
        .O(\[2].X4xDP[2][27]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[2].X4xDP[2][28]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][28] ),
        .I1(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][5] ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][35] ),
        .I3(\[2].X3xDP[2][62]_i_2_n_0 ),
        .I4(\[2].X4xDP[2][28]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X4xDN[2] [28]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT5 #(
    .INIT(32'h28FF2828)) 
    \[2].X4xDP[2][28]_i_2 
       (.I0(\[2].X4xDP[2][52]_i_3_n_0 ),
        .I1(inputs_r[28]),
        .I2(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][28] ),
        .I3(\[2].X3xDP[2][63]_i_6_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][29] ),
        .O(\[2].X4xDP[2][28]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[2].X4xDP[2][29]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][29] ),
        .I1(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][6] ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][36] ),
        .I3(\[2].X3xDP[2][62]_i_2_n_0 ),
        .I4(\[2].X4xDP[2][29]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X4xDN[2] [29]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT5 #(
    .INIT(32'h28FF2828)) 
    \[2].X4xDP[2][29]_i_2 
       (.I0(\[2].X4xDP[2][52]_i_3_n_0 ),
        .I1(inputs_r[29]),
        .I2(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][29] ),
        .I3(\[2].X3xDP[2][63]_i_6_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][30] ),
        .O(\[2].X4xDP[2][29]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[2].X4xDP[2][2]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][43] ),
        .I1(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][2] ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][9] ),
        .I3(\[2].X3xDP[2][62]_i_2_n_0 ),
        .I4(\[2].X4xDP[2][2]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X4xDN[2] [2]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT5 #(
    .INIT(32'h28FF2828)) 
    \[2].X4xDP[2][2]_i_2 
       (.I0(\[2].X4xDP[2][52]_i_3_n_0 ),
        .I1(inputs_r[2]),
        .I2(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][2] ),
        .I3(\[2].X3xDP[2][63]_i_6_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][3] ),
        .O(\[2].X4xDP[2][2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[2].X4xDP[2][30]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][30] ),
        .I1(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][7] ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][37] ),
        .I3(\[2].X3xDP[2][62]_i_2_n_0 ),
        .I4(\[2].X4xDP[2][30]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X4xDN[2] [30]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT5 #(
    .INIT(32'h28FF2828)) 
    \[2].X4xDP[2][30]_i_2 
       (.I0(\[2].X4xDP[2][52]_i_3_n_0 ),
        .I1(inputs_r[30]),
        .I2(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][30] ),
        .I3(\[2].X3xDP[2][63]_i_6_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][31] ),
        .O(\[2].X4xDP[2][30]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[2].X4xDP[2][31]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][31] ),
        .I1(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][8] ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][38] ),
        .I3(\[2].X3xDP[2][62]_i_2_n_0 ),
        .I4(\[2].X4xDP[2][31]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X4xDN[2] [31]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT5 #(
    .INIT(32'h28FF2828)) 
    \[2].X4xDP[2][31]_i_2 
       (.I0(\[2].X4xDP[2][52]_i_3_n_0 ),
        .I1(inputs_r[31]),
        .I2(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][31] ),
        .I3(\[2].X3xDP[2][63]_i_6_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][32] ),
        .O(\[2].X4xDP[2][31]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF8228)) 
    \[2].X4xDP[2][32]_i_1 
       (.I0(\[2].X3xDP[2][62]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][39] ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][9] ),
        .I3(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][32] ),
        .I4(\[2].X4xDP[2][32]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X4xDN[2] [32]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT5 #(
    .INIT(32'h28FF2828)) 
    \[2].X4xDP[2][32]_i_2 
       (.I0(\[2].X4xDP[2][52]_i_3_n_0 ),
        .I1(inputs_r[32]),
        .I2(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][32] ),
        .I3(\[2].X3xDP[2][63]_i_6_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][33] ),
        .O(\[2].X4xDP[2][32]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF8228)) 
    \[2].X4xDP[2][33]_i_1 
       (.I0(\[2].X3xDP[2][62]_i_2_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][40] ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][10] ),
        .I3(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][33] ),
        .I4(\[2].X4xDP[2][33]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X4xDN[2] [33]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT5 #(
    .INIT(32'h28FF2828)) 
    \[2].X4xDP[2][33]_i_2 
       (.I0(\[2].X4xDP[2][52]_i_3_n_0 ),
        .I1(inputs_r[33]),
        .I2(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][33] ),
        .I3(\[2].X3xDP[2][63]_i_6_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][34] ),
        .O(\[2].X4xDP[2][33]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[2].X4xDP[2][34]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][41] ),
        .I1(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][11] ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][34] ),
        .I3(\[2].X3xDP[2][62]_i_2_n_0 ),
        .I4(\[2].X4xDP[2][34]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X4xDN[2] [34]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT5 #(
    .INIT(32'h28FF2828)) 
    \[2].X4xDP[2][34]_i_2 
       (.I0(\[2].X4xDP[2][52]_i_3_n_0 ),
        .I1(inputs_r[34]),
        .I2(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][34] ),
        .I3(\[2].X3xDP[2][63]_i_6_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][35] ),
        .O(\[2].X4xDP[2][34]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[2].X4xDP[2][35]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][42] ),
        .I1(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][12] ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][35] ),
        .I3(\[2].X3xDP[2][62]_i_2_n_0 ),
        .I4(\[2].X4xDP[2][35]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X4xDN[2] [35]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT5 #(
    .INIT(32'h28FF2828)) 
    \[2].X4xDP[2][35]_i_2 
       (.I0(\[2].X4xDP[2][52]_i_3_n_0 ),
        .I1(inputs_r[35]),
        .I2(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][35] ),
        .I3(\[2].X3xDP[2][63]_i_6_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][36] ),
        .O(\[2].X4xDP[2][35]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[2].X4xDP[2][36]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][43] ),
        .I1(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][13] ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][36] ),
        .I3(\[2].X3xDP[2][62]_i_2_n_0 ),
        .I4(\[2].X4xDP[2][36]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X4xDN[2] [36]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT5 #(
    .INIT(32'h28FF2828)) 
    \[2].X4xDP[2][36]_i_2 
       (.I0(\[2].X4xDP[2][52]_i_3_n_0 ),
        .I1(inputs_r[36]),
        .I2(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][36] ),
        .I3(\[2].X3xDP[2][63]_i_6_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][37] ),
        .O(\[2].X4xDP[2][36]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[2].X4xDP[2][37]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][44] ),
        .I1(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][14] ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][37] ),
        .I3(\[2].X3xDP[2][62]_i_2_n_0 ),
        .I4(\[2].X4xDP[2][37]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X4xDN[2] [37]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT5 #(
    .INIT(32'h28FF2828)) 
    \[2].X4xDP[2][37]_i_2 
       (.I0(\[2].X4xDP[2][52]_i_3_n_0 ),
        .I1(inputs_r[37]),
        .I2(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][37] ),
        .I3(\[2].X3xDP[2][63]_i_6_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][38] ),
        .O(\[2].X4xDP[2][37]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[2].X4xDP[2][38]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][45] ),
        .I1(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][15] ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][38] ),
        .I3(\[2].X3xDP[2][62]_i_2_n_0 ),
        .I4(\[2].X4xDP[2][38]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X4xDN[2] [38]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT5 #(
    .INIT(32'h28FF2828)) 
    \[2].X4xDP[2][38]_i_2 
       (.I0(\[2].X4xDP[2][52]_i_3_n_0 ),
        .I1(inputs_r[38]),
        .I2(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][38] ),
        .I3(\[2].X3xDP[2][63]_i_6_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][39] ),
        .O(\[2].X4xDP[2][38]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[2].X4xDP[2][39]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][46] ),
        .I1(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][16] ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][39] ),
        .I3(\[2].X3xDP[2][62]_i_2_n_0 ),
        .I4(\[2].X4xDP[2][39]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X4xDN[2] [39]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT5 #(
    .INIT(32'h28FF2828)) 
    \[2].X4xDP[2][39]_i_2 
       (.I0(\[2].X4xDP[2][52]_i_3_n_0 ),
        .I1(inputs_r[39]),
        .I2(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][39] ),
        .I3(\[2].X3xDP[2][63]_i_6_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][40] ),
        .O(\[2].X4xDP[2][39]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[2].X4xDP[2][3]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][44] ),
        .I1(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][3] ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][10] ),
        .I3(\[2].X3xDP[2][62]_i_2_n_0 ),
        .I4(\[2].X4xDP[2][3]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X4xDN[2] [3]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT5 #(
    .INIT(32'h28FF2828)) 
    \[2].X4xDP[2][3]_i_2 
       (.I0(\[2].X4xDP[2][52]_i_3_n_0 ),
        .I1(inputs_r[3]),
        .I2(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][3] ),
        .I3(\[2].X3xDP[2][63]_i_6_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][4] ),
        .O(\[2].X4xDP[2][3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[2].X4xDP[2][40]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][47] ),
        .I1(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][17] ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][40] ),
        .I3(\[2].X3xDP[2][62]_i_2_n_0 ),
        .I4(\[2].X4xDP[2][40]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X4xDN[2] [40]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT5 #(
    .INIT(32'h28FF2828)) 
    \[2].X4xDP[2][40]_i_2 
       (.I0(\[2].X4xDP[2][52]_i_3_n_0 ),
        .I1(inputs_r[40]),
        .I2(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][40] ),
        .I3(\[2].X3xDP[2][63]_i_6_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][41] ),
        .O(\[2].X4xDP[2][40]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[2].X4xDP[2][41]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][48] ),
        .I1(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][18] ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][41] ),
        .I3(\[2].X3xDP[2][62]_i_2_n_0 ),
        .I4(\[2].X4xDP[2][41]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X4xDN[2] [41]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT5 #(
    .INIT(32'h28FF2828)) 
    \[2].X4xDP[2][41]_i_2 
       (.I0(\[2].X4xDP[2][52]_i_3_n_0 ),
        .I1(inputs_r[41]),
        .I2(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][41] ),
        .I3(\[2].X3xDP[2][63]_i_6_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][42] ),
        .O(\[2].X4xDP[2][41]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[2].X4xDP[2][42]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][49] ),
        .I1(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][19] ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][42] ),
        .I3(\[2].X3xDP[2][62]_i_2_n_0 ),
        .I4(\[2].X4xDP[2][42]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X4xDN[2] [42]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT5 #(
    .INIT(32'h28FF2828)) 
    \[2].X4xDP[2][42]_i_2 
       (.I0(\[2].X4xDP[2][52]_i_3_n_0 ),
        .I1(inputs_r[42]),
        .I2(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][42] ),
        .I3(\[2].X3xDP[2][63]_i_6_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][43] ),
        .O(\[2].X4xDP[2][42]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[2].X4xDP[2][43]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][50] ),
        .I1(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][20] ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][43] ),
        .I3(\[2].X3xDP[2][62]_i_2_n_0 ),
        .I4(\[2].X4xDP[2][43]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X4xDN[2] [43]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT5 #(
    .INIT(32'h28FF2828)) 
    \[2].X4xDP[2][43]_i_2 
       (.I0(\[2].X4xDP[2][52]_i_3_n_0 ),
        .I1(inputs_r[43]),
        .I2(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][43] ),
        .I3(\[2].X3xDP[2][63]_i_6_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][44] ),
        .O(\[2].X4xDP[2][43]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[2].X4xDP[2][44]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][51] ),
        .I1(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][21] ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][44] ),
        .I3(\[2].X3xDP[2][62]_i_2_n_0 ),
        .I4(\[2].X4xDP[2][44]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X4xDN[2] [44]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT5 #(
    .INIT(32'h28FF2828)) 
    \[2].X4xDP[2][44]_i_2 
       (.I0(\[2].X4xDP[2][52]_i_3_n_0 ),
        .I1(inputs_r[44]),
        .I2(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][44] ),
        .I3(\[2].X3xDP[2][63]_i_6_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][45] ),
        .O(\[2].X4xDP[2][44]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[2].X4xDP[2][45]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][52] ),
        .I1(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][22] ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][45] ),
        .I3(\[2].X3xDP[2][62]_i_2_n_0 ),
        .I4(\[2].X4xDP[2][45]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X4xDN[2] [45]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT5 #(
    .INIT(32'h28FF2828)) 
    \[2].X4xDP[2][45]_i_2 
       (.I0(\[2].X4xDP[2][52]_i_3_n_0 ),
        .I1(inputs_r[45]),
        .I2(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][45] ),
        .I3(\[2].X3xDP[2][63]_i_6_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][46] ),
        .O(\[2].X4xDP[2][45]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[2].X4xDP[2][46]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][53] ),
        .I1(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][23] ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][46] ),
        .I3(\[2].X3xDP[2][62]_i_2_n_0 ),
        .I4(\[2].X4xDP[2][46]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X4xDN[2] [46]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT5 #(
    .INIT(32'h28FF2828)) 
    \[2].X4xDP[2][46]_i_2 
       (.I0(\[2].X4xDP[2][52]_i_3_n_0 ),
        .I1(inputs_r[46]),
        .I2(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][46] ),
        .I3(\[2].X3xDP[2][63]_i_6_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][47] ),
        .O(\[2].X4xDP[2][46]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[2].X4xDP[2][47]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][54] ),
        .I1(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][24] ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][47] ),
        .I3(\[2].X3xDP[2][62]_i_2_n_0 ),
        .I4(\[2].X4xDP[2][47]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X4xDN[2] [47]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT5 #(
    .INIT(32'h28FF2828)) 
    \[2].X4xDP[2][47]_i_2 
       (.I0(\[2].X4xDP[2][52]_i_3_n_0 ),
        .I1(inputs_r[47]),
        .I2(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][47] ),
        .I3(\[2].X3xDP[2][63]_i_6_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][48] ),
        .O(\[2].X4xDP[2][47]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[2].X4xDP[2][48]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][25] ),
        .I1(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][48] ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][55] ),
        .I3(\[2].X3xDP[2][62]_i_2_n_0 ),
        .I4(\[2].X4xDP[2][48]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X4xDN[2] [48]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT5 #(
    .INIT(32'h28FF2828)) 
    \[2].X4xDP[2][48]_i_2 
       (.I0(\[2].X4xDP[2][52]_i_3_n_0 ),
        .I1(inputs_r[48]),
        .I2(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][48] ),
        .I3(\[2].X3xDP[2][63]_i_6_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][49] ),
        .O(\[2].X4xDP[2][48]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[2].X4xDP[2][49]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][26] ),
        .I1(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][49] ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][56] ),
        .I3(\[2].X3xDP[2][62]_i_2_n_0 ),
        .I4(\[2].X4xDP[2][49]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X4xDN[2] [49]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT5 #(
    .INIT(32'h28FF2828)) 
    \[2].X4xDP[2][49]_i_2 
       (.I0(\[2].X4xDP[2][52]_i_3_n_0 ),
        .I1(inputs_r[49]),
        .I2(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][49] ),
        .I3(\[2].X3xDP[2][63]_i_6_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][50] ),
        .O(\[2].X4xDP[2][49]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[2].X4xDP[2][4]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][45] ),
        .I1(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][4] ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][11] ),
        .I3(\[2].X3xDP[2][62]_i_2_n_0 ),
        .I4(\[2].X4xDP[2][4]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X4xDN[2] [4]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT5 #(
    .INIT(32'h28FF2828)) 
    \[2].X4xDP[2][4]_i_2 
       (.I0(\[2].X4xDP[2][52]_i_3_n_0 ),
        .I1(inputs_r[4]),
        .I2(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][4] ),
        .I3(\[2].X3xDP[2][63]_i_6_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][5] ),
        .O(\[2].X4xDP[2][4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[2].X4xDP[2][50]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][27] ),
        .I1(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][50] ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][57] ),
        .I3(\[2].X3xDP[2][62]_i_2_n_0 ),
        .I4(\[2].X4xDP[2][50]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X4xDN[2] [50]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT5 #(
    .INIT(32'h28FF2828)) 
    \[2].X4xDP[2][50]_i_2 
       (.I0(\[2].X4xDP[2][52]_i_3_n_0 ),
        .I1(inputs_r[50]),
        .I2(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][50] ),
        .I3(\[2].X3xDP[2][63]_i_6_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][51] ),
        .O(\[2].X4xDP[2][50]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[2].X4xDP[2][51]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][28] ),
        .I1(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][51] ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][58] ),
        .I3(\[2].X3xDP[2][62]_i_2_n_0 ),
        .I4(\[2].X4xDP[2][51]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X4xDN[2] [51]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT5 #(
    .INIT(32'h28FF2828)) 
    \[2].X4xDP[2][51]_i_2 
       (.I0(\[2].X4xDP[2][52]_i_3_n_0 ),
        .I1(inputs_r[51]),
        .I2(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][51] ),
        .I3(\[2].X3xDP[2][63]_i_6_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][52] ),
        .O(\[2].X4xDP[2][51]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[2].X4xDP[2][52]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][29] ),
        .I1(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][52] ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][59] ),
        .I3(\[2].X3xDP[2][62]_i_2_n_0 ),
        .I4(\[2].X4xDP[2][52]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X4xDN[2] [52]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT5 #(
    .INIT(32'h28FF2828)) 
    \[2].X4xDP[2][52]_i_2 
       (.I0(\[2].X4xDP[2][52]_i_3_n_0 ),
        .I1(inputs_r[52]),
        .I2(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][52] ),
        .I3(\[2].X3xDP[2][63]_i_6_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][53] ),
        .O(\[2].X4xDP[2][52]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \[2].X4xDP[2][52]_i_3 
       (.I0(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__0_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__2_n_0 ),
        .O(\[2].X4xDP[2][52]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[2].X4xDP[2][53]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][30] ),
        .I1(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][53] ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][60] ),
        .I3(\[2].X3xDP[2][62]_i_2_n_0 ),
        .I4(\[2].X4xDP[2][53]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X4xDN[2] [53]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT5 #(
    .INIT(32'h28FF2828)) 
    \[2].X4xDP[2][53]_i_2 
       (.I0(\[2].X3xDP[2][63]_i_3_n_0 ),
        .I1(inputs_r[53]),
        .I2(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][53] ),
        .I3(\[2].X3xDP[2][63]_i_6_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][54] ),
        .O(\[2].X4xDP[2][53]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[2].X4xDP[2][54]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][31] ),
        .I1(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][54] ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][61] ),
        .I3(\[2].X3xDP[2][62]_i_2_n_0 ),
        .I4(\[2].X4xDP[2][54]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X4xDN[2] [54]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT5 #(
    .INIT(32'h28FF2828)) 
    \[2].X4xDP[2][54]_i_2 
       (.I0(\[2].X3xDP[2][63]_i_3_n_0 ),
        .I1(inputs_r[54]),
        .I2(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][54] ),
        .I3(\[2].X3xDP[2][63]_i_6_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][55] ),
        .O(\[2].X4xDP[2][54]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[2].X4xDP[2][55]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][62] ),
        .I1(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][32] ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][55] ),
        .I3(\[2].X3xDP[2][62]_i_2_n_0 ),
        .I4(\[2].X4xDP[2][55]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X4xDN[2] [55]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT5 #(
    .INIT(32'h28FF2828)) 
    \[2].X4xDP[2][55]_i_2 
       (.I0(\[2].X3xDP[2][63]_i_3_n_0 ),
        .I1(inputs_r[55]),
        .I2(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][55] ),
        .I3(\[2].X3xDP[2][63]_i_6_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][56] ),
        .O(\[2].X4xDP[2][55]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[2].X4xDP[2][56]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][63] ),
        .I1(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][33] ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][56] ),
        .I3(\[2].X3xDP[2][62]_i_2_n_0 ),
        .I4(\[2].X4xDP[2][56]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X4xDN[2] [56]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT5 #(
    .INIT(32'h28FF2828)) 
    \[2].X4xDP[2][56]_i_2 
       (.I0(\[2].X3xDP[2][63]_i_3_n_0 ),
        .I1(inputs_r[56]),
        .I2(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][56] ),
        .I3(\[2].X3xDP[2][63]_i_6_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][57] ),
        .O(\[2].X4xDP[2][56]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[2].X4xDP[2][57]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][57] ),
        .I1(\core/core/ascon128_g.ascons_state/X4SboxInxD[0] [2]),
        .I2(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][34] ),
        .I3(\[2].X3xDP[2][62]_i_2_n_0 ),
        .I4(\[2].X4xDP[2][57]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X4xDN[2] [57]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT5 #(
    .INIT(32'h28FF2828)) 
    \[2].X4xDP[2][57]_i_2 
       (.I0(\[2].X3xDP[2][63]_i_3_n_0 ),
        .I1(inputs_r[57]),
        .I2(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][57] ),
        .I3(\[2].X3xDP[2][63]_i_6_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][58] ),
        .O(\[2].X4xDP[2][57]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[2].X4xDP[2][58]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][58] ),
        .I1(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][1] ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][35] ),
        .I3(\[2].X3xDP[2][62]_i_2_n_0 ),
        .I4(\[2].X4xDP[2][58]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X4xDN[2] [58]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT5 #(
    .INIT(32'h28FF2828)) 
    \[2].X4xDP[2][58]_i_2 
       (.I0(\[2].X3xDP[2][63]_i_3_n_0 ),
        .I1(inputs_r[58]),
        .I2(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][58] ),
        .I3(\[2].X3xDP[2][63]_i_6_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][59] ),
        .O(\[2].X4xDP[2][58]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[2].X4xDP[2][59]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][59] ),
        .I1(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][2] ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][36] ),
        .I3(\[2].X3xDP[2][62]_i_2_n_0 ),
        .I4(\[2].X4xDP[2][59]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X4xDN[2] [59]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT5 #(
    .INIT(32'h28FF2828)) 
    \[2].X4xDP[2][59]_i_2 
       (.I0(\[2].X3xDP[2][63]_i_3_n_0 ),
        .I1(inputs_r[59]),
        .I2(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][59] ),
        .I3(\[2].X3xDP[2][63]_i_6_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][60] ),
        .O(\[2].X4xDP[2][59]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[2].X4xDP[2][5]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][46] ),
        .I1(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][5] ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][12] ),
        .I3(\[2].X3xDP[2][62]_i_2_n_0 ),
        .I4(\[2].X4xDP[2][5]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X4xDN[2] [5]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT5 #(
    .INIT(32'h28FF2828)) 
    \[2].X4xDP[2][5]_i_2 
       (.I0(\[2].X4xDP[2][52]_i_3_n_0 ),
        .I1(inputs_r[5]),
        .I2(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][5] ),
        .I3(\[2].X3xDP[2][63]_i_6_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][6] ),
        .O(\[2].X4xDP[2][5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[2].X4xDP[2][60]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][60] ),
        .I1(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][3] ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][37] ),
        .I3(\[2].X3xDP[2][62]_i_2_n_0 ),
        .I4(\[2].X4xDP[2][60]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X4xDN[2] [60]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT5 #(
    .INIT(32'h28FF2828)) 
    \[2].X4xDP[2][60]_i_2 
       (.I0(\[2].X3xDP[2][63]_i_3_n_0 ),
        .I1(inputs_r[60]),
        .I2(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][60] ),
        .I3(\[2].X3xDP[2][63]_i_6_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][61] ),
        .O(\[2].X4xDP[2][60]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[2].X4xDP[2][61]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][61] ),
        .I1(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][4] ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][38] ),
        .I3(\[2].X3xDP[2][62]_i_2_n_0 ),
        .I4(\[2].X4xDP[2][61]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X4xDN[2] [61]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT5 #(
    .INIT(32'h28FF2828)) 
    \[2].X4xDP[2][61]_i_2 
       (.I0(\[2].X3xDP[2][63]_i_3_n_0 ),
        .I1(inputs_r[61]),
        .I2(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][61] ),
        .I3(\[2].X3xDP[2][63]_i_6_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][62] ),
        .O(\[2].X4xDP[2][61]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[2].X4xDP[2][62]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][62] ),
        .I1(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][5] ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][39] ),
        .I3(\[2].X3xDP[2][62]_i_2_n_0 ),
        .I4(\[2].X4xDP[2][62]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X4xDN[2] [62]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT5 #(
    .INIT(32'h28FF2828)) 
    \[2].X4xDP[2][62]_i_2 
       (.I0(\[2].X3xDP[2][63]_i_3_n_0 ),
        .I1(inputs_r[62]),
        .I2(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][62] ),
        .I3(\[2].X3xDP[2][63]_i_6_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][63] ),
        .O(\[2].X4xDP[2][62]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[2].X4xDP[2][63]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][63] ),
        .I1(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][6] ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][40] ),
        .I3(\[2].X3xDP[2][62]_i_2_n_0 ),
        .I4(\[2].X4xDP[2][63]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X4xDN[2] [63]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'h28FF2828)) 
    \[2].X4xDP[2][63]_i_2 
       (.I0(\core/core/doIncrementRoundCounterxS ),
        .I1(inputs_r[63]),
        .I2(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][63] ),
        .I3(\[2].X3xDP[2][63]_i_6_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/X4SboxOutxD[0] [2]),
        .O(\[2].X4xDP[2][63]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \[2].X4xDP[2][63]_i_3 
       (.I0(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/dom_variant_g.not_I0_and_I1/p_17_in ),
        .I1(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/dom_variant_g.not_I0_and_I1/FFxDP_reg_n_0_[6] ),
        .I2(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/dom_variant_g.not_I0_and_I1/p_0_in16_in ),
        .I3(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/p_1_in51_in ),
        .O(\core/core/ascon128_g.ascons_state/X4SboxOutxD[0] [2]));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[2].X4xDP[2][6]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][47] ),
        .I1(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][6] ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][13] ),
        .I3(\[2].X3xDP[2][62]_i_2_n_0 ),
        .I4(\[2].X4xDP[2][6]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X4xDN[2] [6]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT5 #(
    .INIT(32'h28FF2828)) 
    \[2].X4xDP[2][6]_i_2 
       (.I0(\[2].X4xDP[2][52]_i_3_n_0 ),
        .I1(inputs_r[6]),
        .I2(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][6] ),
        .I3(\[2].X3xDP[2][63]_i_6_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][7] ),
        .O(\[2].X4xDP[2][6]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[2].X4xDP[2][7]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][48] ),
        .I1(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][7] ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][14] ),
        .I3(\[2].X3xDP[2][62]_i_2_n_0 ),
        .I4(\[2].X4xDP[2][7]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X4xDN[2] [7]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT5 #(
    .INIT(32'h28FF2828)) 
    \[2].X4xDP[2][7]_i_2 
       (.I0(\[2].X4xDP[2][52]_i_3_n_0 ),
        .I1(inputs_r[7]),
        .I2(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][7] ),
        .I3(\[2].X3xDP[2][63]_i_6_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][8] ),
        .O(\[2].X4xDP[2][7]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[2].X4xDP[2][8]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][49] ),
        .I1(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][8] ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][15] ),
        .I3(\[2].X3xDP[2][62]_i_2_n_0 ),
        .I4(\[2].X4xDP[2][8]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X4xDN[2] [8]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT5 #(
    .INIT(32'h28FF2828)) 
    \[2].X4xDP[2][8]_i_2 
       (.I0(\[2].X4xDP[2][52]_i_3_n_0 ),
        .I1(inputs_r[8]),
        .I2(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][8] ),
        .I3(\[2].X3xDP[2][63]_i_6_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][9] ),
        .O(\[2].X4xDP[2][8]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \[2].X4xDP[2][9]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][50] ),
        .I1(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][9] ),
        .I2(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][16] ),
        .I3(\[2].X3xDP[2][62]_i_2_n_0 ),
        .I4(\[2].X4xDP[2][9]_i_2_n_0 ),
        .O(\core/core/ascon128_g.ascons_state/X4xDN[2] [9]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT5 #(
    .INIT(32'h28FF2828)) 
    \[2].X4xDP[2][9]_i_2 
       (.I0(\[2].X4xDP[2][52]_i_3_n_0 ),
        .I1(inputs_r[9]),
        .I2(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][9] ),
        .I3(\[2].X3xDP[2][63]_i_6_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][10] ),
        .O(\[2].X4xDP[2][9]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT5 #(
    .INIT(32'hFFFC1000)) 
    addedDomainSeparationxSP_i_1
       (.I0(\core/core/isFirstRoundOfTransformxS_reg_n_0 ),
        .I1(\core/core/FSMxDP [2]),
        .I2(\core/core/FSMxDP [0]),
        .I3(\core/core/FSMxDP [1]),
        .I4(\core/core/addedDomainSeparationxSP ),
        .O(addedDomainSeparationxSP_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT5 #(
    .INIT(32'hFFFC1100)) 
    addedKeyAtInitxSP_i_1
       (.I0(\core/core/isFirstRoundOfTransformxS_reg_n_0 ),
        .I1(\core/core/FSMxDP [2]),
        .I2(\core/core/FSMxDP [0]),
        .I3(\core/core/FSMxDP [1]),
        .I4(\core/core/addedKeyAtInitxSP ),
        .O(addedKeyAtInitxSP_i_1_n_0));
  BUFG clk_i_IBUF_BUFG_inst
       (.I(clk_i_IBUF),
        .O(clk_i_IBUF_BUFG));
  IBUF clk_i_IBUF_inst
       (.I(clk_i),
        .O(clk_i_IBUF));
  (* FSM_ENCODED_STATES = "init:001,associated_data:010,ptct_data:011,finalize:100,read_tag:101,idle:000" *) 
  FDCE #(
    .INIT(1'b0)) 
    \core/core/FSM_sequential_FSMxDP_reg[0] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\FSM_sequential_FSMxDP[0]_i_1_n_0 ),
        .Q(\core/core/FSMxDP [0]));
  (* FSM_ENCODED_STATES = "init:001,associated_data:010,ptct_data:011,finalize:100,read_tag:101,idle:000" *) 
  FDCE #(
    .INIT(1'b0)) 
    \core/core/FSM_sequential_FSMxDP_reg[1] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\FSM_sequential_FSMxDP[1]_i_1_n_0 ),
        .Q(\core/core/FSMxDP [1]));
  (* FSM_ENCODED_STATES = "init:001,associated_data:010,ptct_data:011,finalize:100,read_tag:101,idle:000" *) 
  FDCE #(
    .INIT(1'b0)) 
    \core/core/FSM_sequential_FSMxDP_reg[2] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\FSM_sequential_FSMxDP[2]_i_1_n_0 ),
        .Q(\core/core/FSMxDP [2]));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/RoundCounter_reg[0] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\core/core/RoundCounter ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\RoundCounter[0]_i_1_n_0 ),
        .Q(\core/core/RoundCounter_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/RoundCounter_reg[1] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\core/core/RoundCounter ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\RoundCounter[1]_i_1_n_0 ),
        .Q(\core/core/RoundCounter_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/RoundCounter_reg[2] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\core/core/RoundCounter ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\RoundCounter[2]_i_1_n_0 ),
        .Q(\core/core/RoundCounter_reg_n_0_[2] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/RoundCounter_reg[3] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\core/core/RoundCounter ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\RoundCounter[3]_i_2_n_0 ),
        .Q(\core/core/RoundCounter_reg_n_0_[3] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/addedDomainSeparationxSP_reg 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(addedDomainSeparationxSP_i_1_n_0),
        .Q(\core/core/addedDomainSeparationxSP ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/addedKeyAtInitxSP_reg 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(addedKeyAtInitxSP_i_1_n_0),
        .Q(\core/core/addedKeyAtInitxSP ));
  (* FSM_ENCODED_STATES = "sbox_layer:10,linear_layer:11,idle:00,add_round_const:01" *) 
  (* ORIG_CELL_NAME = "FSM_sequential_[0].StateFSMxDP_reg[0]" *) 
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\FSM_sequential_[0].StateFSMxDP[0]_i_1_n_0 ),
        .Q(\core/core/ascon128_g.ascons_state/StateFSMxDP [0]));
  (* FSM_ENCODED_STATES = "sbox_layer:10,linear_layer:11,idle:00,add_round_const:01" *) 
  (* ORIG_CELL_NAME = "FSM_sequential_[0].StateFSMxDP_reg[0]" *) 
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\FSM_sequential_[0].StateFSMxDP[0]_rep_i_1_n_0 ),
        .Q(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep_n_0 ));
  (* FSM_ENCODED_STATES = "sbox_layer:10,linear_layer:11,idle:00,add_round_const:01" *) 
  (* ORIG_CELL_NAME = "FSM_sequential_[0].StateFSMxDP_reg[0]" *) 
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__0 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\FSM_sequential_[0].StateFSMxDP[0]_rep__0_i_1_n_0 ),
        .Q(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__0_n_0 ));
  (* FSM_ENCODED_STATES = "sbox_layer:10,linear_layer:11,idle:00,add_round_const:01" *) 
  (* ORIG_CELL_NAME = "FSM_sequential_[0].StateFSMxDP_reg[0]" *) 
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__1 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\FSM_sequential_[0].StateFSMxDP[0]_rep__1_i_1_n_0 ),
        .Q(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__1_n_0 ));
  (* FSM_ENCODED_STATES = "sbox_layer:10,linear_layer:11,idle:00,add_round_const:01" *) 
  (* ORIG_CELL_NAME = "FSM_sequential_[0].StateFSMxDP_reg[1]" *) 
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\FSM_sequential_[0].StateFSMxDP[1]_i_1_n_0 ),
        .Q(\core/core/ascon128_g.ascons_state/StateFSMxDP [1]));
  (* FSM_ENCODED_STATES = "sbox_layer:10,linear_layer:11,idle:00,add_round_const:01" *) 
  (* ORIG_CELL_NAME = "FSM_sequential_[0].StateFSMxDP_reg[1]" *) 
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\FSM_sequential_[0].StateFSMxDP[1]_rep_i_1_n_0 ),
        .Q(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep_n_0 ));
  (* FSM_ENCODED_STATES = "sbox_layer:10,linear_layer:11,idle:00,add_round_const:01" *) 
  (* ORIG_CELL_NAME = "FSM_sequential_[0].StateFSMxDP_reg[1]" *) 
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__0 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\FSM_sequential_[0].StateFSMxDP[1]_rep__0_i_1_n_0 ),
        .Q(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__0_n_0 ));
  (* FSM_ENCODED_STATES = "sbox_layer:10,linear_layer:11,idle:00,add_round_const:01" *) 
  (* ORIG_CELL_NAME = "FSM_sequential_[0].StateFSMxDP_reg[1]" *) 
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__1 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\FSM_sequential_[0].StateFSMxDP[1]_rep__1_i_1_n_0 ),
        .Q(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__1_n_0 ));
  (* FSM_ENCODED_STATES = "sbox_layer:10,linear_layer:11,idle:00,add_round_const:01" *) 
  (* ORIG_CELL_NAME = "FSM_sequential_[0].StateFSMxDP_reg[1]" *) 
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__2 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\FSM_sequential_[0].StateFSMxDP[1]_rep__2_i_1_n_0 ),
        .Q(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__2_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/SboxCounterxD_reg[0] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\core/core/ascon128_g.ascons_state/SboxCounterxD0 ),
        .D(\core/core/ascon128_g.ascons_state/p_0_in [0]),
        .Q(\core/core/ascon128_g.ascons_state/SboxCounterxD_reg [0]));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/SboxCounterxD_reg[1] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\core/core/ascon128_g.ascons_state/SboxCounterxD0 ),
        .D(\core/core/ascon128_g.ascons_state/p_0_in [1]),
        .Q(\core/core/ascon128_g.ascons_state/SboxCounterxD_reg [1]));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/SboxCounterxD_reg[2] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\core/core/ascon128_g.ascons_state/SboxCounterxD0 ),
        .D(\core/core/ascon128_g.ascons_state/p_0_in [2]),
        .Q(\core/core/ascon128_g.ascons_state/SboxCounterxD_reg [2]));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/SboxCounterxD_reg[3] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\core/core/ascon128_g.ascons_state/SboxCounterxD0 ),
        .D(\core/core/ascon128_g.ascons_state/p_0_in [3]),
        .Q(\core/core/ascon128_g.ascons_state/SboxCounterxD_reg [3]));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/SboxCounterxD_reg[4] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\core/core/ascon128_g.ascons_state/SboxCounterxD0 ),
        .D(\core/core/ascon128_g.ascons_state/p_0_in [4]),
        .Q(\core/core/ascon128_g.ascons_state/SboxCounterxD_reg [4]));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/SboxCounterxD_reg[5] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\core/core/ascon128_g.ascons_state/SboxCounterxD0 ),
        .D(\core/core/ascon128_g.ascons_state/p_0_in [5]),
        .Q(\core/core/ascon128_g.ascons_state/SboxCounterxD_reg [5]));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/SboxCounterxD_reg[6] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\core/core/ascon128_g.ascons_state/SboxCounterxD0 ),
        .D(\core/core/ascon128_g.ascons_state/p_0_in [6]),
        .Q(\core/core/ascon128_g.ascons_state/SboxCounterxD_reg [6]));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X0xDP_reg[0][0] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[1].X0xDP[1][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X0xDN[0] [0]),
        .Q(\core/core/ascon128_g.ascons_state/X0SboxInxD[0] [0]));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X0xDP_reg[0][10] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[1].X0xDP[1][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X0xDN[0] [10]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][10] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X0xDP_reg[0][11] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[1].X0xDP[1][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X0xDN[0] [11]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][11] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X0xDP_reg[0][12] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[1].X0xDP[1][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X0xDN[0] [12]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][12] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X0xDP_reg[0][13] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[1].X0xDP[1][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X0xDN[0] [13]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][13] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X0xDP_reg[0][14] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[1].X0xDP[1][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X0xDN[0] [14]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][14] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X0xDP_reg[0][15] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[1].X0xDP[1][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X0xDN[0] [15]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][15] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X0xDP_reg[0][16] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[1].X0xDP[1][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X0xDN[0] [16]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][16] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X0xDP_reg[0][17] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[1].X0xDP[1][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X0xDN[0] [17]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][17] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X0xDP_reg[0][18] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[1].X0xDP[1][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X0xDN[0] [18]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][18] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X0xDP_reg[0][19] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[1].X0xDP[1][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X0xDN[0] [19]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][19] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X0xDP_reg[0][1] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[1].X0xDP[1][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X0xDN[0] [1]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][1] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X0xDP_reg[0][20] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[1].X0xDP[1][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X0xDN[0] [20]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][20] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X0xDP_reg[0][21] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[1].X0xDP[1][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X0xDN[0] [21]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][21] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X0xDP_reg[0][22] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[1].X0xDP[1][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X0xDN[0] [22]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][22] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X0xDP_reg[0][23] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[1].X0xDP[1][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X0xDN[0] [23]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][23] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X0xDP_reg[0][24] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[1].X0xDP[1][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X0xDN[0] [24]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][24] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X0xDP_reg[0][25] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[1].X0xDP[1][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X0xDN[0] [25]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][25] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X0xDP_reg[0][26] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[1].X0xDP[1][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X0xDN[0] [26]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][26] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X0xDP_reg[0][27] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[1].X0xDP[1][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X0xDN[0] [27]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][27] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X0xDP_reg[0][28] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[1].X0xDP[1][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X0xDN[0] [28]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][28] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X0xDP_reg[0][29] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[1].X0xDP[1][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X0xDN[0] [29]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][29] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X0xDP_reg[0][2] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[1].X0xDP[1][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X0xDN[0] [2]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][2] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X0xDP_reg[0][30] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[1].X0xDP[1][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X0xDN[0] [30]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][30] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X0xDP_reg[0][31] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[1].X0xDP[1][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X0xDN[0] [31]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][31] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X0xDP_reg[0][32] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[1].X0xDP[1][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X0xDN[0] [32]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][32] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X0xDP_reg[0][33] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[1].X0xDP[1][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X0xDN[0] [33]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][33] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X0xDP_reg[0][34] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[1].X0xDP[1][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X0xDN[0] [34]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][34] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X0xDP_reg[0][35] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[1].X0xDP[1][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X0xDN[0] [35]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][35] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X0xDP_reg[0][36] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[1].X0xDP[1][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X0xDN[0] [36]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][36] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X0xDP_reg[0][37] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[1].X0xDP[1][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X0xDN[0] [37]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][37] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X0xDP_reg[0][38] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[1].X0xDP[1][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X0xDN[0] [38]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][38] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X0xDP_reg[0][39] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[1].X0xDP[1][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X0xDN[0] [39]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][39] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X0xDP_reg[0][3] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[1].X0xDP[1][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X0xDN[0] [3]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][3] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X0xDP_reg[0][40] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[1].X0xDP[1][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X0xDN[0] [40]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][40] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X0xDP_reg[0][41] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[1].X0xDP[1][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X0xDN[0] [41]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][41] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X0xDP_reg[0][42] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[1].X0xDP[1][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X0xDN[0] [42]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][42] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X0xDP_reg[0][43] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[1].X0xDP[1][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X0xDN[0] [43]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][43] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X0xDP_reg[0][44] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[1].X0xDP[1][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X0xDN[0] [44]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][44] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X0xDP_reg[0][45] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[1].X0xDP[1][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X0xDN[0] [45]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][45] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X0xDP_reg[0][46] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[1].X0xDP[1][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X0xDN[0] [46]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][46] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X0xDP_reg[0][47] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[1].X0xDP[1][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X0xDN[0] [47]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][47] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X0xDP_reg[0][48] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[1].X0xDP[1][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X0xDN[0] [48]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][48] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X0xDP_reg[0][49] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[1].X0xDP[1][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X0xDN[0] [49]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][49] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X0xDP_reg[0][4] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[1].X0xDP[1][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X0xDN[0] [4]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][4] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X0xDP_reg[0][50] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[1].X0xDP[1][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X0xDN[0] [50]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][50] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X0xDP_reg[0][51] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[1].X0xDP[1][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X0xDN[0] [51]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][51] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X0xDP_reg[0][52] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[1].X0xDP[1][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X0xDN[0] [52]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][52] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X0xDP_reg[0][53] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[1].X0xDP[1][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X0xDN[0] [53]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][53] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X0xDP_reg[0][54] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[1].X0xDP[1][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X0xDN[0] [54]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][54] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X0xDP_reg[0][55] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[1].X0xDP[1][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X0xDN[0] [55]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][55] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X0xDP_reg[0][56] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[1].X0xDP[1][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X0xDN[0] [56]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][56] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X0xDP_reg[0][57] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[1].X0xDP[1][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X0xDN[0] [57]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][57] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X0xDP_reg[0][58] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[1].X0xDP[1][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X0xDN[0] [58]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][58] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X0xDP_reg[0][59] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[1].X0xDP[1][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X0xDN[0] [59]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][59] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X0xDP_reg[0][5] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[1].X0xDP[1][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X0xDN[0] [5]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][5] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X0xDP_reg[0][60] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[1].X0xDP[1][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X0xDN[0] [60]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][60] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X0xDP_reg[0][61] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[1].X0xDP[1][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X0xDN[0] [61]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][61] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X0xDP_reg[0][62] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[1].X0xDP[1][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X0xDN[0] [62]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][62] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X0xDP_reg[0][63] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[1].X0xDP[1][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X0xDN[0] [63]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][63] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X0xDP_reg[0][6] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[1].X0xDP[1][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X0xDN[0] [6]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][6] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X0xDP_reg[0][7] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[1].X0xDP[1][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X0xDN[0] [7]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][7] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X0xDP_reg[0][8] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[1].X0xDP[1][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X0xDN[0] [8]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][8] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X0xDP_reg[0][9] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[1].X0xDP[1][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X0xDN[0] [9]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][9] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X1xDP_reg[0][0] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X1xDN[0] [0]),
        .Q(\core/core/ascon128_g.ascons_state/X1SboxInxD[0] [0]));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X1xDP_reg[0][10] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X1xDN[0] [10]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][10] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X1xDP_reg[0][11] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X1xDN[0] [11]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][11] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X1xDP_reg[0][12] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X1xDN[0] [12]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][12] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X1xDP_reg[0][13] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X1xDN[0] [13]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][13] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X1xDP_reg[0][14] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X1xDN[0] [14]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][14] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X1xDP_reg[0][15] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X1xDN[0] [15]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][15] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X1xDP_reg[0][16] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X1xDN[0] [16]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][16] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X1xDP_reg[0][17] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X1xDN[0] [17]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][17] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X1xDP_reg[0][18] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X1xDN[0] [18]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][18] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X1xDP_reg[0][19] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X1xDN[0] [19]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][19] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X1xDP_reg[0][1] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X1xDN[0] [1]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][1] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X1xDP_reg[0][20] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X1xDN[0] [20]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][20] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X1xDP_reg[0][21] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X1xDN[0] [21]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][21] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X1xDP_reg[0][22] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X1xDN[0] [22]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][22] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X1xDP_reg[0][23] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X1xDN[0] [23]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][23] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X1xDP_reg[0][24] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X1xDN[0] [24]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][24] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X1xDP_reg[0][25] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X1xDN[0] [25]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][25] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X1xDP_reg[0][26] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X1xDN[0] [26]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][26] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X1xDP_reg[0][27] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X1xDN[0] [27]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][27] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X1xDP_reg[0][28] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X1xDN[0] [28]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][28] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X1xDP_reg[0][29] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X1xDN[0] [29]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][29] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X1xDP_reg[0][2] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X1xDN[0] [2]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][2] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X1xDP_reg[0][30] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X1xDN[0] [30]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][30] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X1xDP_reg[0][31] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X1xDN[0] [31]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][31] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X1xDP_reg[0][32] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X1xDN[0] [32]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][32] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X1xDP_reg[0][33] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X1xDN[0] [33]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][33] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X1xDP_reg[0][34] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X1xDN[0] [34]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][34] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X1xDP_reg[0][35] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X1xDN[0] [35]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][35] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X1xDP_reg[0][36] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X1xDN[0] [36]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][36] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X1xDP_reg[0][37] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X1xDN[0] [37]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][37] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X1xDP_reg[0][38] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X1xDN[0] [38]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][38] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X1xDP_reg[0][39] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X1xDN[0] [39]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][39] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X1xDP_reg[0][3] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X1xDN[0] [3]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][3] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X1xDP_reg[0][40] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X1xDN[0] [40]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][40] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X1xDP_reg[0][41] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X1xDN[0] [41]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][41] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X1xDP_reg[0][42] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X1xDN[0] [42]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][42] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X1xDP_reg[0][43] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X1xDN[0] [43]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][43] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X1xDP_reg[0][44] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X1xDN[0] [44]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][44] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X1xDP_reg[0][45] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X1xDN[0] [45]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][45] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X1xDP_reg[0][46] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X1xDN[0] [46]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][46] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X1xDP_reg[0][47] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X1xDN[0] [47]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][47] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X1xDP_reg[0][48] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X1xDN[0] [48]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][48] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X1xDP_reg[0][49] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X1xDN[0] [49]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][49] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X1xDP_reg[0][4] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X1xDN[0] [4]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][4] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X1xDP_reg[0][50] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X1xDN[0] [50]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][50] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X1xDP_reg[0][51] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X1xDN[0] [51]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][51] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X1xDP_reg[0][52] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X1xDN[0] [52]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][52] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X1xDP_reg[0][53] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X1xDN[0] [53]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][53] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X1xDP_reg[0][54] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X1xDN[0] [54]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][54] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X1xDP_reg[0][55] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X1xDN[0] [55]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][55] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X1xDP_reg[0][56] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X1xDN[0] [56]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][56] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X1xDP_reg[0][57] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X1xDN[0] [57]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][57] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X1xDP_reg[0][58] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X1xDN[0] [58]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][58] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X1xDP_reg[0][59] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X1xDN[0] [59]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][59] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X1xDP_reg[0][5] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X1xDN[0] [5]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][5] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X1xDP_reg[0][60] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X1xDN[0] [60]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][60] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X1xDP_reg[0][61] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X1xDN[0] [61]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][61] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X1xDP_reg[0][62] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X1xDN[0] [62]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][62] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X1xDP_reg[0][63] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X1xDN[0] [63]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][63] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X1xDP_reg[0][6] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X1xDN[0] [6]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][6] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X1xDP_reg[0][7] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X1xDN[0] [7]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][7] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X1xDP_reg[0][8] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X1xDN[0] [8]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][8] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X1xDP_reg[0][9] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X1xDN[0] [9]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X1xDP_reg_n_0_[0][9] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X2xDP_reg[0][0] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[0].X2xDP[0][7]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X2xDN[0] [0]),
        .Q(\core/core/ascon128_g.ascons_state/X2SboxInxD[0] [0]));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X2xDP_reg[0][10] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X2xDN[0] [10]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][10] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X2xDP_reg[0][11] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X2xDN[0] [11]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][11] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X2xDP_reg[0][12] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X2xDN[0] [12]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][12] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X2xDP_reg[0][13] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X2xDN[0] [13]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][13] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X2xDP_reg[0][14] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X2xDN[0] [14]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][14] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X2xDP_reg[0][15] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X2xDN[0] [15]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][15] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X2xDP_reg[0][16] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X2xDN[0] [16]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][16] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X2xDP_reg[0][17] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X2xDN[0] [17]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][17] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X2xDP_reg[0][18] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X2xDN[0] [18]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][18] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X2xDP_reg[0][19] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X2xDN[0] [19]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][19] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X2xDP_reg[0][1] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[0].X2xDP[0][7]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X2xDN[0] [1]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][1] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X2xDP_reg[0][20] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X2xDN[0] [20]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][20] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X2xDP_reg[0][21] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X2xDN[0] [21]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][21] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X2xDP_reg[0][22] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X2xDN[0] [22]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][22] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X2xDP_reg[0][23] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X2xDN[0] [23]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][23] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X2xDP_reg[0][24] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X2xDN[0] [24]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][24] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X2xDP_reg[0][25] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X2xDN[0] [25]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][25] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X2xDP_reg[0][26] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X2xDN[0] [26]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][26] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X2xDP_reg[0][27] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X2xDN[0] [27]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][27] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X2xDP_reg[0][28] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X2xDN[0] [28]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][28] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X2xDP_reg[0][29] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X2xDN[0] [29]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][29] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X2xDP_reg[0][2] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[0].X2xDP[0][7]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X2xDN[0] [2]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][2] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X2xDP_reg[0][30] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X2xDN[0] [30]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][30] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X2xDP_reg[0][31] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X2xDN[0] [31]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][31] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X2xDP_reg[0][32] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X2xDN[0] [32]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][32] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X2xDP_reg[0][33] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X2xDN[0] [33]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][33] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X2xDP_reg[0][34] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X2xDN[0] [34]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][34] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X2xDP_reg[0][35] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X2xDN[0] [35]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][35] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X2xDP_reg[0][36] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X2xDN[0] [36]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][36] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X2xDP_reg[0][37] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X2xDN[0] [37]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][37] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X2xDP_reg[0][38] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X2xDN[0] [38]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][38] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X2xDP_reg[0][39] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X2xDN[0] [39]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][39] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X2xDP_reg[0][3] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[0].X2xDP[0][7]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X2xDN[0] [3]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][3] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X2xDP_reg[0][40] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X2xDN[0] [40]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][40] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X2xDP_reg[0][41] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X2xDN[0] [41]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][41] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X2xDP_reg[0][42] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X2xDN[0] [42]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][42] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X2xDP_reg[0][43] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X2xDN[0] [43]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][43] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X2xDP_reg[0][44] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X2xDN[0] [44]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][44] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X2xDP_reg[0][45] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X2xDN[0] [45]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][45] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X2xDP_reg[0][46] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X2xDN[0] [46]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][46] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X2xDP_reg[0][47] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X2xDN[0] [47]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][47] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X2xDP_reg[0][48] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X2xDN[0] [48]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][48] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X2xDP_reg[0][49] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X2xDN[0] [49]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][49] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X2xDP_reg[0][4] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[0].X2xDP[0][7]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X2xDN[0] [4]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][4] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X2xDP_reg[0][50] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X2xDN[0] [50]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][50] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X2xDP_reg[0][51] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X2xDN[0] [51]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][51] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X2xDP_reg[0][52] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X2xDN[0] [52]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][52] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X2xDP_reg[0][53] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X2xDN[0] [53]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][53] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X2xDP_reg[0][54] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X2xDN[0] [54]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][54] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X2xDP_reg[0][55] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X2xDN[0] [55]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][55] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X2xDP_reg[0][56] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X2xDN[0] [56]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][56] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X2xDP_reg[0][57] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X2xDN[0] [57]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][57] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X2xDP_reg[0][58] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X2xDN[0] [58]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][58] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X2xDP_reg[0][59] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X2xDN[0] [59]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][59] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X2xDP_reg[0][5] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[0].X2xDP[0][7]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X2xDN[0] [5]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][5] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X2xDP_reg[0][60] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X2xDN[0] [60]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][60] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X2xDP_reg[0][61] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X2xDN[0] [61]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][61] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X2xDP_reg[0][62] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X2xDN[0] [62]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][62] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X2xDP_reg[0][63] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X2xDN[0] [63]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][63] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X2xDP_reg[0][6] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[0].X2xDP[0][7]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X2xDN[0] [6]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][6] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X2xDP_reg[0][7] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[0].X2xDP[0][7]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X2xDN[0] [7]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][7] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X2xDP_reg[0][8] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X2xDN[0] [8]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][8] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X2xDP_reg[0][9] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X2xDN[0] [9]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X2xDP_reg_n_0_[0][9] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X3xDP_reg[0][0] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X3xDN[0] [0]),
        .Q(\core/core/ascon128_g.ascons_state/X3SboxInxD[0] [0]));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X3xDP_reg[0][10] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X3xDN[0] [10]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][10] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X3xDP_reg[0][11] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X3xDN[0] [11]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][11] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X3xDP_reg[0][12] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X3xDN[0] [12]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][12] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X3xDP_reg[0][13] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X3xDN[0] [13]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][13] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X3xDP_reg[0][14] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X3xDN[0] [14]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][14] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X3xDP_reg[0][15] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X3xDN[0] [15]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][15] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X3xDP_reg[0][16] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X3xDN[0] [16]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][16] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X3xDP_reg[0][17] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X3xDN[0] [17]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][17] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X3xDP_reg[0][18] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X3xDN[0] [18]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][18] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X3xDP_reg[0][19] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X3xDN[0] [19]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][19] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X3xDP_reg[0][1] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X3xDN[0] [1]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][1] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X3xDP_reg[0][20] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X3xDN[0] [20]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][20] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X3xDP_reg[0][21] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X3xDN[0] [21]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][21] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X3xDP_reg[0][22] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X3xDN[0] [22]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][22] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X3xDP_reg[0][23] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X3xDN[0] [23]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][23] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X3xDP_reg[0][24] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X3xDN[0] [24]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][24] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X3xDP_reg[0][25] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X3xDN[0] [25]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][25] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X3xDP_reg[0][26] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X3xDN[0] [26]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][26] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X3xDP_reg[0][27] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X3xDN[0] [27]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][27] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X3xDP_reg[0][28] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X3xDN[0] [28]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][28] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X3xDP_reg[0][29] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X3xDN[0] [29]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][29] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X3xDP_reg[0][2] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X3xDN[0] [2]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][2] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X3xDP_reg[0][30] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X3xDN[0] [30]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][30] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X3xDP_reg[0][31] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X3xDN[0] [31]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][31] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X3xDP_reg[0][32] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X3xDN[0] [32]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][32] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X3xDP_reg[0][33] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X3xDN[0] [33]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][33] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X3xDP_reg[0][34] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X3xDN[0] [34]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][34] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X3xDP_reg[0][35] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X3xDN[0] [35]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][35] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X3xDP_reg[0][36] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X3xDN[0] [36]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][36] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X3xDP_reg[0][37] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X3xDN[0] [37]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][37] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X3xDP_reg[0][38] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X3xDN[0] [38]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][38] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X3xDP_reg[0][39] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X3xDN[0] [39]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][39] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X3xDP_reg[0][3] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X3xDN[0] [3]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][3] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X3xDP_reg[0][40] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X3xDN[0] [40]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][40] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X3xDP_reg[0][41] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X3xDN[0] [41]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][41] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X3xDP_reg[0][42] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X3xDN[0] [42]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][42] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X3xDP_reg[0][43] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X3xDN[0] [43]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][43] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X3xDP_reg[0][44] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X3xDN[0] [44]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][44] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X3xDP_reg[0][45] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X3xDN[0] [45]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][45] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X3xDP_reg[0][46] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X3xDN[0] [46]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][46] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X3xDP_reg[0][47] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X3xDN[0] [47]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][47] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X3xDP_reg[0][48] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X3xDN[0] [48]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][48] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X3xDP_reg[0][49] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X3xDN[0] [49]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][49] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X3xDP_reg[0][4] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X3xDN[0] [4]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][4] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X3xDP_reg[0][50] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X3xDN[0] [50]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][50] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X3xDP_reg[0][51] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X3xDN[0] [51]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][51] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X3xDP_reg[0][52] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X3xDN[0] [52]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][52] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X3xDP_reg[0][53] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X3xDN[0] [53]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][53] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X3xDP_reg[0][54] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X3xDN[0] [54]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][54] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X3xDP_reg[0][55] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X3xDN[0] [55]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][55] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X3xDP_reg[0][56] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X3xDN[0] [56]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][56] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X3xDP_reg[0][57] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X3xDN[0] [57]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][57] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X3xDP_reg[0][58] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X3xDN[0] [58]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][58] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X3xDP_reg[0][59] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X3xDN[0] [59]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][59] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X3xDP_reg[0][5] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X3xDN[0] [5]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][5] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X3xDP_reg[0][60] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X3xDN[0] [60]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][60] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X3xDP_reg[0][61] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X3xDN[0] [61]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][61] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X3xDP_reg[0][62] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X3xDN[0] [62]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][62] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X3xDP_reg[0][63] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X3xDN[0] [63]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][63] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X3xDP_reg[0][6] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X3xDN[0] [6]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][6] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X3xDP_reg[0][7] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X3xDN[0] [7]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][7] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X3xDP_reg[0][8] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X3xDN[0] [8]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][8] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X3xDP_reg[0][9] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X3xDN[0] [9]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][9] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X4xDP_reg[0][0] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[0].X2xDP[0][7]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X4xDN[0] [0]),
        .Q(\core/core/ascon128_g.ascons_state/X4SboxInxD[0] [0]));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X4xDP_reg[0][10] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[0].X2xDP[0][7]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X4xDN[0] [10]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][10] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X4xDP_reg[0][11] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[0].X2xDP[0][7]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X4xDN[0] [11]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][11] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X4xDP_reg[0][12] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[0].X2xDP[0][7]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X4xDN[0] [12]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][12] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X4xDP_reg[0][13] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[0].X2xDP[0][7]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X4xDN[0] [13]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][13] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X4xDP_reg[0][14] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[0].X2xDP[0][7]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X4xDN[0] [14]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][14] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X4xDP_reg[0][15] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[0].X2xDP[0][7]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X4xDN[0] [15]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][15] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X4xDP_reg[0][16] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[0].X2xDP[0][7]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X4xDN[0] [16]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][16] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X4xDP_reg[0][17] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[0].X2xDP[0][7]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X4xDN[0] [17]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][17] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X4xDP_reg[0][18] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[0].X2xDP[0][7]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X4xDN[0] [18]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][18] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X4xDP_reg[0][19] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[0].X2xDP[0][7]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X4xDN[0] [19]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][19] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X4xDP_reg[0][1] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[0].X2xDP[0][7]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X4xDN[0] [1]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][1] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X4xDP_reg[0][20] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[0].X2xDP[0][7]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X4xDN[0] [20]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][20] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X4xDP_reg[0][21] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[0].X2xDP[0][7]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X4xDN[0] [21]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][21] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X4xDP_reg[0][22] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[0].X2xDP[0][7]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X4xDN[0] [22]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][22] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X4xDP_reg[0][23] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[0].X2xDP[0][7]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X4xDN[0] [23]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][23] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X4xDP_reg[0][24] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[0].X2xDP[0][7]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X4xDN[0] [24]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][24] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X4xDP_reg[0][25] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[0].X2xDP[0][7]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X4xDN[0] [25]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][25] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X4xDP_reg[0][26] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[0].X2xDP[0][7]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X4xDN[0] [26]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][26] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X4xDP_reg[0][27] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[0].X2xDP[0][7]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X4xDN[0] [27]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][27] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X4xDP_reg[0][28] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[0].X2xDP[0][7]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X4xDN[0] [28]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][28] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X4xDP_reg[0][29] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[0].X2xDP[0][7]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X4xDN[0] [29]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][29] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X4xDP_reg[0][2] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[0].X2xDP[0][7]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X4xDN[0] [2]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][2] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X4xDP_reg[0][30] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[0].X2xDP[0][7]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X4xDN[0] [30]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][30] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X4xDP_reg[0][31] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[0].X2xDP[0][7]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X4xDN[0] [31]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][31] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X4xDP_reg[0][32] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[0].X2xDP[0][7]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X4xDN[0] [32]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][32] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X4xDP_reg[0][33] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[0].X2xDP[0][7]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X4xDN[0] [33]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][33] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X4xDP_reg[0][34] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[0].X2xDP[0][7]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X4xDN[0] [34]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][34] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X4xDP_reg[0][35] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[0].X2xDP[0][7]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X4xDN[0] [35]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][35] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X4xDP_reg[0][36] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[0].X2xDP[0][7]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X4xDN[0] [36]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][36] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X4xDP_reg[0][37] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[0].X2xDP[0][7]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X4xDN[0] [37]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][37] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X4xDP_reg[0][38] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[0].X2xDP[0][7]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X4xDN[0] [38]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][38] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X4xDP_reg[0][39] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[0].X2xDP[0][7]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X4xDN[0] [39]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][39] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X4xDP_reg[0][3] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[0].X2xDP[0][7]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X4xDN[0] [3]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][3] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X4xDP_reg[0][40] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[0].X2xDP[0][7]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X4xDN[0] [40]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][40] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X4xDP_reg[0][41] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[0].X2xDP[0][7]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X4xDN[0] [41]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][41] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X4xDP_reg[0][42] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[0].X2xDP[0][7]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X4xDN[0] [42]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][42] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X4xDP_reg[0][43] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[0].X2xDP[0][7]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X4xDN[0] [43]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][43] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X4xDP_reg[0][44] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[0].X2xDP[0][7]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X4xDN[0] [44]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][44] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X4xDP_reg[0][45] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[0].X2xDP[0][7]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X4xDN[0] [45]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][45] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X4xDP_reg[0][46] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[0].X2xDP[0][7]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X4xDN[0] [46]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][46] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X4xDP_reg[0][47] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[0].X2xDP[0][7]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X4xDN[0] [47]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][47] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X4xDP_reg[0][48] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[0].X2xDP[0][7]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X4xDN[0] [48]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][48] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X4xDP_reg[0][49] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[0].X2xDP[0][7]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X4xDN[0] [49]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][49] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X4xDP_reg[0][4] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[0].X2xDP[0][7]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X4xDN[0] [4]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][4] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X4xDP_reg[0][50] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[0].X2xDP[0][7]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X4xDN[0] [50]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][50] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X4xDP_reg[0][51] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[0].X2xDP[0][7]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X4xDN[0] [51]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][51] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X4xDP_reg[0][52] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[0].X2xDP[0][7]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X4xDN[0] [52]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][52] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X4xDP_reg[0][53] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[0].X2xDP[0][7]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X4xDN[0] [53]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][53] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X4xDP_reg[0][54] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[0].X2xDP[0][7]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X4xDN[0] [54]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][54] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X4xDP_reg[0][55] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[0].X2xDP[0][7]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X4xDN[0] [55]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][55] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X4xDP_reg[0][56] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[0].X2xDP[0][7]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X4xDN[0] [56]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][56] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X4xDP_reg[0][57] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[0].X2xDP[0][7]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X4xDN[0] [57]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][57] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X4xDP_reg[0][58] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[0].X2xDP[0][7]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X4xDN[0] [58]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][58] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X4xDP_reg[0][59] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[0].X2xDP[0][7]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X4xDN[0] [59]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][59] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X4xDP_reg[0][5] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[0].X2xDP[0][7]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X4xDN[0] [5]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][5] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X4xDP_reg[0][60] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[0].X2xDP[0][7]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X4xDN[0] [60]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][60] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X4xDP_reg[0][61] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[0].X2xDP[0][7]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X4xDN[0] [61]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][61] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X4xDP_reg[0][62] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[0].X2xDP[0][7]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X4xDN[0] [62]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][62] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X4xDP_reg[0][63] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[0].X2xDP[0][7]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X4xDN[0] [63]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][63] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X4xDP_reg[0][6] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[0].X2xDP[0][7]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X4xDN[0] [6]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][6] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X4xDP_reg[0][7] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[0].X2xDP[0][7]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X4xDN[0] [7]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][7] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X4xDP_reg[0][8] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[0].X2xDP[0][7]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X4xDN[0] [8]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][8] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[0].X4xDP_reg[0][9] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[0].X2xDP[0][7]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X4xDN[0] [9]),
        .Q(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][9] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X0xDP_reg[1][0] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[1].X0xDP[1][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X0xDN[1] [0]),
        .Q(\core/core/ascon128_g.ascons_state/X0SboxInxD[0] [1]));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X0xDP_reg[1][10] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[1].X0xDP[1][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X0xDN[1] [10]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][10] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X0xDP_reg[1][11] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[1].X0xDP[1][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X0xDN[1] [11]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][11] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X0xDP_reg[1][12] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[1].X0xDP[1][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X0xDN[1] [12]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][12] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X0xDP_reg[1][13] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[1].X0xDP[1][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X0xDN[1] [13]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][13] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X0xDP_reg[1][14] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[1].X0xDP[1][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X0xDN[1] [14]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][14] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X0xDP_reg[1][15] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[1].X0xDP[1][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X0xDN[1] [15]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][15] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X0xDP_reg[1][16] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[1].X0xDP[1][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X0xDN[1] [16]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][16] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X0xDP_reg[1][17] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[1].X0xDP[1][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X0xDN[1] [17]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][17] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X0xDP_reg[1][18] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[1].X0xDP[1][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X0xDN[1] [18]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][18] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X0xDP_reg[1][19] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[1].X0xDP[1][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X0xDN[1] [19]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][19] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X0xDP_reg[1][1] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[1].X0xDP[1][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X0xDN[1] [1]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][1] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X0xDP_reg[1][20] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[1].X0xDP[1][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X0xDN[1] [20]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][20] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X0xDP_reg[1][21] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[1].X0xDP[1][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X0xDN[1] [21]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][21] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X0xDP_reg[1][22] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[1].X0xDP[1][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X0xDN[1] [22]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][22] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X0xDP_reg[1][23] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[1].X0xDP[1][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X0xDN[1] [23]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][23] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X0xDP_reg[1][24] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[1].X0xDP[1][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X0xDN[1] [24]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][24] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X0xDP_reg[1][25] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[1].X0xDP[1][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X0xDN[1] [25]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][25] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X0xDP_reg[1][26] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[1].X0xDP[1][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X0xDN[1] [26]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][26] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X0xDP_reg[1][27] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[1].X0xDP[1][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X0xDN[1] [27]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][27] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X0xDP_reg[1][28] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[1].X0xDP[1][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X0xDN[1] [28]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][28] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X0xDP_reg[1][29] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[1].X0xDP[1][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X0xDN[1] [29]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][29] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X0xDP_reg[1][2] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[1].X0xDP[1][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X0xDN[1] [2]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][2] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X0xDP_reg[1][30] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[1].X0xDP[1][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X0xDN[1] [30]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][30] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X0xDP_reg[1][31] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[1].X0xDP[1][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X0xDN[1] [31]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][31] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X0xDP_reg[1][32] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[1].X0xDP[1][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X0xDN[1] [32]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][32] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X0xDP_reg[1][33] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[1].X0xDP[1][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X0xDN[1] [33]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][33] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X0xDP_reg[1][34] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[1].X0xDP[1][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X0xDN[1] [34]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][34] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X0xDP_reg[1][35] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[1].X0xDP[1][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X0xDN[1] [35]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][35] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X0xDP_reg[1][36] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[1].X0xDP[1][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X0xDN[1] [36]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][36] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X0xDP_reg[1][37] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[1].X0xDP[1][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X0xDN[1] [37]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][37] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X0xDP_reg[1][38] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[1].X0xDP[1][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X0xDN[1] [38]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][38] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X0xDP_reg[1][39] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[1].X0xDP[1][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X0xDN[1] [39]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][39] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X0xDP_reg[1][3] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[1].X0xDP[1][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X0xDN[1] [3]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][3] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X0xDP_reg[1][40] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[1].X0xDP[1][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X0xDN[1] [40]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][40] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X0xDP_reg[1][41] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[1].X0xDP[1][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X0xDN[1] [41]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][41] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X0xDP_reg[1][42] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[1].X0xDP[1][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X0xDN[1] [42]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][42] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X0xDP_reg[1][43] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[1].X0xDP[1][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X0xDN[1] [43]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][43] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X0xDP_reg[1][44] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[1].X0xDP[1][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X0xDN[1] [44]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][44] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X0xDP_reg[1][45] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[1].X0xDP[1][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X0xDN[1] [45]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][45] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X0xDP_reg[1][46] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[1].X0xDP[1][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X0xDN[1] [46]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][46] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X0xDP_reg[1][47] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[1].X0xDP[1][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X0xDN[1] [47]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][47] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X0xDP_reg[1][48] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[1].X0xDP[1][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X0xDN[1] [48]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][48] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X0xDP_reg[1][49] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[1].X0xDP[1][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X0xDN[1] [49]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][49] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X0xDP_reg[1][4] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[1].X0xDP[1][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X0xDN[1] [4]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][4] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X0xDP_reg[1][50] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[1].X0xDP[1][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X0xDN[1] [50]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][50] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X0xDP_reg[1][51] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[1].X0xDP[1][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X0xDN[1] [51]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][51] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X0xDP_reg[1][52] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[1].X0xDP[1][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X0xDN[1] [52]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][52] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X0xDP_reg[1][53] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[1].X0xDP[1][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X0xDN[1] [53]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][53] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X0xDP_reg[1][54] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[1].X0xDP[1][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X0xDN[1] [54]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][54] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X0xDP_reg[1][55] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[1].X0xDP[1][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X0xDN[1] [55]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][55] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X0xDP_reg[1][56] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[1].X0xDP[1][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X0xDN[1] [56]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][56] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X0xDP_reg[1][57] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[1].X0xDP[1][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X0xDN[1] [57]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][57] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X0xDP_reg[1][58] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[1].X0xDP[1][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X0xDN[1] [58]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][58] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X0xDP_reg[1][59] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[1].X0xDP[1][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X0xDN[1] [59]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][59] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X0xDP_reg[1][5] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[1].X0xDP[1][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X0xDN[1] [5]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][5] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X0xDP_reg[1][60] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[1].X0xDP[1][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X0xDN[1] [60]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][60] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X0xDP_reg[1][61] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[1].X0xDP[1][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X0xDN[1] [61]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][61] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X0xDP_reg[1][62] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[1].X0xDP[1][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X0xDN[1] [62]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][62] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X0xDP_reg[1][63] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[1].X0xDP[1][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X0xDN[1] [63]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][63] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X0xDP_reg[1][6] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[1].X0xDP[1][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X0xDN[1] [6]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][6] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X0xDP_reg[1][7] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[1].X0xDP[1][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X0xDN[1] [7]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][7] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X0xDP_reg[1][8] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[1].X0xDP[1][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X0xDN[1] [8]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][8] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X0xDP_reg[1][9] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[1].X0xDP[1][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X0xDN[1] [9]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][9] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X1xDP_reg[1][0] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X1xDN[1] [0]),
        .Q(\core/core/ascon128_g.ascons_state/X1SboxInxD[0] [1]));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X1xDP_reg[1][10] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X1xDN[1] [10]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][10] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X1xDP_reg[1][11] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X1xDN[1] [11]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][11] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X1xDP_reg[1][12] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X1xDN[1] [12]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][12] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X1xDP_reg[1][13] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X1xDN[1] [13]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][13] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X1xDP_reg[1][14] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X1xDN[1] [14]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][14] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X1xDP_reg[1][15] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X1xDN[1] [15]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][15] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X1xDP_reg[1][16] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X1xDN[1] [16]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][16] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X1xDP_reg[1][17] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X1xDN[1] [17]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][17] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X1xDP_reg[1][18] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X1xDN[1] [18]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][18] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X1xDP_reg[1][19] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X1xDN[1] [19]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][19] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X1xDP_reg[1][1] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X1xDN[1] [1]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][1] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X1xDP_reg[1][20] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X1xDN[1] [20]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][20] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X1xDP_reg[1][21] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X1xDN[1] [21]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][21] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X1xDP_reg[1][22] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X1xDN[1] [22]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][22] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X1xDP_reg[1][23] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X1xDN[1] [23]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][23] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X1xDP_reg[1][24] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X1xDN[1] [24]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][24] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X1xDP_reg[1][25] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X1xDN[1] [25]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][25] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X1xDP_reg[1][26] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X1xDN[1] [26]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][26] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X1xDP_reg[1][27] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X1xDN[1] [27]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][27] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X1xDP_reg[1][28] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X1xDN[1] [28]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][28] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X1xDP_reg[1][29] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X1xDN[1] [29]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][29] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X1xDP_reg[1][2] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X1xDN[1] [2]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][2] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X1xDP_reg[1][30] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X1xDN[1] [30]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][30] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X1xDP_reg[1][31] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X1xDN[1] [31]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][31] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X1xDP_reg[1][32] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X1xDN[1] [32]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][32] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X1xDP_reg[1][33] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X1xDN[1] [33]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][33] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X1xDP_reg[1][34] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X1xDN[1] [34]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][34] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X1xDP_reg[1][35] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X1xDN[1] [35]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][35] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X1xDP_reg[1][36] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X1xDN[1] [36]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][36] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X1xDP_reg[1][37] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X1xDN[1] [37]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][37] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X1xDP_reg[1][38] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X1xDN[1] [38]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][38] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X1xDP_reg[1][39] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X1xDN[1] [39]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][39] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X1xDP_reg[1][3] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X1xDN[1] [3]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][3] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X1xDP_reg[1][40] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X1xDN[1] [40]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][40] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X1xDP_reg[1][41] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X1xDN[1] [41]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][41] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X1xDP_reg[1][42] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X1xDN[1] [42]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][42] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X1xDP_reg[1][43] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X1xDN[1] [43]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][43] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X1xDP_reg[1][44] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X1xDN[1] [44]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][44] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X1xDP_reg[1][45] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X1xDN[1] [45]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][45] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X1xDP_reg[1][46] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X1xDN[1] [46]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][46] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X1xDP_reg[1][47] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X1xDN[1] [47]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][47] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X1xDP_reg[1][48] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X1xDN[1] [48]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][48] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X1xDP_reg[1][49] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X1xDN[1] [49]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][49] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X1xDP_reg[1][4] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X1xDN[1] [4]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][4] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X1xDP_reg[1][50] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X1xDN[1] [50]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][50] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X1xDP_reg[1][51] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X1xDN[1] [51]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][51] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X1xDP_reg[1][52] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X1xDN[1] [52]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][52] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X1xDP_reg[1][53] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X1xDN[1] [53]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][53] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X1xDP_reg[1][54] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X1xDN[1] [54]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][54] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X1xDP_reg[1][55] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X1xDN[1] [55]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][55] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X1xDP_reg[1][56] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X1xDN[1] [56]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][56] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X1xDP_reg[1][57] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X1xDN[1] [57]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][57] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X1xDP_reg[1][58] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X1xDN[1] [58]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][58] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X1xDP_reg[1][59] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X1xDN[1] [59]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][59] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X1xDP_reg[1][5] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X1xDN[1] [5]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][5] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X1xDP_reg[1][60] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X1xDN[1] [60]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][60] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X1xDP_reg[1][61] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X1xDN[1] [61]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][61] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X1xDP_reg[1][62] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X1xDN[1] [62]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][62] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X1xDP_reg[1][63] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X1xDN[1] [63]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][63] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X1xDP_reg[1][6] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X1xDN[1] [6]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][6] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X1xDP_reg[1][7] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X1xDN[1] [7]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][7] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X1xDP_reg[1][8] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X1xDN[1] [8]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][8] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X1xDP_reg[1][9] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X1xDN[1] [9]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X1xDP_reg_n_0_[1][9] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X2xDP_reg[1][0] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X2xDN[1] [0]),
        .Q(\core/core/ascon128_g.ascons_state/X2SboxInxD[0] [1]));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X2xDP_reg[1][10] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X2xDN[1] [10]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][10] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X2xDP_reg[1][11] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X2xDN[1] [11]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][11] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X2xDP_reg[1][12] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X2xDN[1] [12]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][12] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X2xDP_reg[1][13] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X2xDN[1] [13]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][13] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X2xDP_reg[1][14] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X2xDN[1] [14]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][14] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X2xDP_reg[1][15] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X2xDN[1] [15]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][15] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X2xDP_reg[1][16] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X2xDN[1] [16]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][16] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X2xDP_reg[1][17] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X2xDN[1] [17]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][17] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X2xDP_reg[1][18] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X2xDN[1] [18]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][18] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X2xDP_reg[1][19] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X2xDN[1] [19]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][19] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X2xDP_reg[1][1] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X2xDN[1] [1]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][1] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X2xDP_reg[1][20] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X2xDN[1] [20]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][20] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X2xDP_reg[1][21] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X2xDN[1] [21]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][21] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X2xDP_reg[1][22] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X2xDN[1] [22]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][22] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X2xDP_reg[1][23] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X2xDN[1] [23]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][23] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X2xDP_reg[1][24] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X2xDN[1] [24]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][24] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X2xDP_reg[1][25] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X2xDN[1] [25]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][25] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X2xDP_reg[1][26] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X2xDN[1] [26]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][26] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X2xDP_reg[1][27] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X2xDN[1] [27]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][27] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X2xDP_reg[1][28] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X2xDN[1] [28]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][28] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X2xDP_reg[1][29] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X2xDN[1] [29]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][29] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X2xDP_reg[1][2] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X2xDN[1] [2]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][2] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X2xDP_reg[1][30] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X2xDN[1] [30]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][30] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X2xDP_reg[1][31] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X2xDN[1] [31]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][31] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X2xDP_reg[1][32] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X2xDN[1] [32]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][32] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X2xDP_reg[1][33] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X2xDN[1] [33]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][33] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X2xDP_reg[1][34] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X2xDN[1] [34]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][34] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X2xDP_reg[1][35] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X2xDN[1] [35]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][35] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X2xDP_reg[1][36] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X2xDN[1] [36]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][36] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X2xDP_reg[1][37] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X2xDN[1] [37]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][37] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X2xDP_reg[1][38] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X2xDN[1] [38]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][38] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X2xDP_reg[1][39] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X2xDN[1] [39]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][39] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X2xDP_reg[1][3] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X2xDN[1] [3]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][3] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X2xDP_reg[1][40] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X2xDN[1] [40]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][40] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X2xDP_reg[1][41] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X2xDN[1] [41]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][41] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X2xDP_reg[1][42] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X2xDN[1] [42]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][42] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X2xDP_reg[1][43] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X2xDN[1] [43]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][43] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X2xDP_reg[1][44] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X2xDN[1] [44]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][44] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X2xDP_reg[1][45] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X2xDN[1] [45]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][45] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X2xDP_reg[1][46] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X2xDN[1] [46]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][46] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X2xDP_reg[1][47] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X2xDN[1] [47]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][47] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X2xDP_reg[1][48] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X2xDN[1] [48]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][48] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X2xDP_reg[1][49] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X2xDN[1] [49]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][49] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X2xDP_reg[1][4] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X2xDN[1] [4]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][4] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X2xDP_reg[1][50] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X2xDN[1] [50]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][50] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X2xDP_reg[1][51] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X2xDN[1] [51]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][51] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X2xDP_reg[1][52] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X2xDN[1] [52]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][52] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X2xDP_reg[1][53] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X2xDN[1] [53]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][53] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X2xDP_reg[1][54] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X2xDN[1] [54]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][54] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X2xDP_reg[1][55] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X2xDN[1] [55]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][55] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X2xDP_reg[1][56] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X2xDN[1] [56]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][56] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X2xDP_reg[1][57] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X2xDN[1] [57]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][57] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X2xDP_reg[1][58] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X2xDN[1] [58]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][58] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X2xDP_reg[1][59] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X2xDN[1] [59]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][59] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X2xDP_reg[1][5] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X2xDN[1] [5]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][5] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X2xDP_reg[1][60] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X2xDN[1] [60]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][60] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X2xDP_reg[1][61] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X2xDN[1] [61]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][61] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X2xDP_reg[1][62] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X2xDN[1] [62]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][62] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X2xDP_reg[1][63] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X2xDN[1] [63]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][63] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X2xDP_reg[1][6] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X2xDN[1] [6]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][6] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X2xDP_reg[1][7] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X2xDN[1] [7]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][7] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X2xDP_reg[1][8] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X2xDN[1] [8]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][8] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X2xDP_reg[1][9] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X2xDN[1] [9]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X2xDP_reg_n_0_[1][9] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X3xDP_reg[1][0] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X3xDN[1] [0]),
        .Q(\core/core/ascon128_g.ascons_state/X3SboxInxD[0] [1]));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X3xDP_reg[1][10] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X3xDN[1] [10]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][10] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X3xDP_reg[1][11] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X3xDN[1] [11]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][11] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X3xDP_reg[1][12] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X3xDN[1] [12]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][12] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X3xDP_reg[1][13] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X3xDN[1] [13]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][13] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X3xDP_reg[1][14] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X3xDN[1] [14]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][14] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X3xDP_reg[1][15] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X3xDN[1] [15]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][15] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X3xDP_reg[1][16] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X3xDN[1] [16]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][16] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X3xDP_reg[1][17] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X3xDN[1] [17]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][17] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X3xDP_reg[1][18] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X3xDN[1] [18]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][18] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X3xDP_reg[1][19] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X3xDN[1] [19]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][19] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X3xDP_reg[1][1] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X3xDN[1] [1]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][1] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X3xDP_reg[1][20] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X3xDN[1] [20]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][20] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X3xDP_reg[1][21] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X3xDN[1] [21]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][21] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X3xDP_reg[1][22] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X3xDN[1] [22]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][22] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X3xDP_reg[1][23] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X3xDN[1] [23]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][23] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X3xDP_reg[1][24] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X3xDN[1] [24]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][24] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X3xDP_reg[1][25] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X3xDN[1] [25]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][25] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X3xDP_reg[1][26] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X3xDN[1] [26]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][26] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X3xDP_reg[1][27] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X3xDN[1] [27]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][27] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X3xDP_reg[1][28] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X3xDN[1] [28]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][28] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X3xDP_reg[1][29] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X3xDN[1] [29]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][29] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X3xDP_reg[1][2] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X3xDN[1] [2]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][2] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X3xDP_reg[1][30] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X3xDN[1] [30]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][30] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X3xDP_reg[1][31] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X3xDN[1] [31]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][31] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X3xDP_reg[1][32] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X3xDN[1] [32]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][32] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X3xDP_reg[1][33] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X3xDN[1] [33]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][33] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X3xDP_reg[1][34] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X3xDN[1] [34]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][34] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X3xDP_reg[1][35] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X3xDN[1] [35]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][35] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X3xDP_reg[1][36] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X3xDN[1] [36]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][36] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X3xDP_reg[1][37] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X3xDN[1] [37]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][37] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X3xDP_reg[1][38] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X3xDN[1] [38]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][38] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X3xDP_reg[1][39] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X3xDN[1] [39]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][39] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X3xDP_reg[1][3] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X3xDN[1] [3]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][3] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X3xDP_reg[1][40] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X3xDN[1] [40]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][40] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X3xDP_reg[1][41] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X3xDN[1] [41]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][41] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X3xDP_reg[1][42] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X3xDN[1] [42]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][42] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X3xDP_reg[1][43] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X3xDN[1] [43]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][43] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X3xDP_reg[1][44] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X3xDN[1] [44]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][44] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X3xDP_reg[1][45] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X3xDN[1] [45]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][45] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X3xDP_reg[1][46] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X3xDN[1] [46]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][46] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X3xDP_reg[1][47] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X3xDN[1] [47]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][47] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X3xDP_reg[1][48] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X3xDN[1] [48]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][48] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X3xDP_reg[1][49] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X3xDN[1] [49]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][49] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X3xDP_reg[1][4] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X3xDN[1] [4]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][4] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X3xDP_reg[1][50] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X3xDN[1] [50]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][50] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X3xDP_reg[1][51] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X3xDN[1] [51]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][51] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X3xDP_reg[1][52] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X3xDN[1] [52]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][52] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X3xDP_reg[1][53] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X3xDN[1] [53]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][53] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X3xDP_reg[1][54] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X3xDN[1] [54]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][54] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X3xDP_reg[1][55] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X3xDN[1] [55]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][55] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X3xDP_reg[1][56] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X3xDN[1] [56]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][56] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X3xDP_reg[1][57] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X3xDN[1] [57]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][57] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X3xDP_reg[1][58] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X3xDN[1] [58]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][58] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X3xDP_reg[1][59] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X3xDN[1] [59]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][59] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X3xDP_reg[1][5] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X3xDN[1] [5]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][5] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X3xDP_reg[1][60] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X3xDN[1] [60]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][60] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X3xDP_reg[1][61] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X3xDN[1] [61]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][61] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X3xDP_reg[1][62] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X3xDN[1] [62]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][62] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X3xDP_reg[1][63] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X3xDN[1] [63]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][63] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X3xDP_reg[1][6] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X3xDN[1] [6]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][6] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X3xDP_reg[1][7] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X3xDN[1] [7]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][7] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X3xDP_reg[1][8] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X3xDN[1] [8]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][8] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X3xDP_reg[1][9] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X3xDN[1] [9]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][9] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X4xDP_reg[1][0] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X4xDN[1] [0]),
        .Q(\core/core/ascon128_g.ascons_state/X4SboxInxD[0] [1]));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X4xDP_reg[1][10] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X4xDN[1] [10]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][10] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X4xDP_reg[1][11] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X4xDN[1] [11]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][11] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X4xDP_reg[1][12] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X4xDN[1] [12]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][12] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X4xDP_reg[1][13] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X4xDN[1] [13]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][13] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X4xDP_reg[1][14] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X4xDN[1] [14]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][14] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X4xDP_reg[1][15] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X4xDN[1] [15]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][15] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X4xDP_reg[1][16] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X4xDN[1] [16]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][16] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X4xDP_reg[1][17] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X4xDN[1] [17]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][17] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X4xDP_reg[1][18] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X4xDN[1] [18]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][18] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X4xDP_reg[1][19] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X4xDN[1] [19]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][19] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X4xDP_reg[1][1] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X4xDN[1] [1]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][1] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X4xDP_reg[1][20] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X4xDN[1] [20]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][20] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X4xDP_reg[1][21] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X4xDN[1] [21]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][21] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X4xDP_reg[1][22] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X4xDN[1] [22]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][22] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X4xDP_reg[1][23] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X4xDN[1] [23]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][23] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X4xDP_reg[1][24] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X4xDN[1] [24]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][24] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X4xDP_reg[1][25] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X4xDN[1] [25]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][25] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X4xDP_reg[1][26] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X4xDN[1] [26]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][26] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X4xDP_reg[1][27] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X4xDN[1] [27]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][27] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X4xDP_reg[1][28] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X4xDN[1] [28]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][28] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X4xDP_reg[1][29] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X4xDN[1] [29]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][29] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X4xDP_reg[1][2] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X4xDN[1] [2]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][2] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X4xDP_reg[1][30] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X4xDN[1] [30]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][30] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X4xDP_reg[1][31] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X4xDN[1] [31]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][31] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X4xDP_reg[1][32] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X4xDN[1] [32]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][32] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X4xDP_reg[1][33] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X4xDN[1] [33]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][33] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X4xDP_reg[1][34] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X4xDN[1] [34]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][34] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X4xDP_reg[1][35] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X4xDN[1] [35]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][35] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X4xDP_reg[1][36] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X4xDN[1] [36]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][36] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X4xDP_reg[1][37] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X4xDN[1] [37]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][37] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X4xDP_reg[1][38] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X4xDN[1] [38]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][38] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X4xDP_reg[1][39] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X4xDN[1] [39]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][39] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X4xDP_reg[1][3] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X4xDN[1] [3]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][3] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X4xDP_reg[1][40] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X4xDN[1] [40]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][40] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X4xDP_reg[1][41] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X4xDN[1] [41]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][41] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X4xDP_reg[1][42] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X4xDN[1] [42]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][42] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X4xDP_reg[1][43] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X4xDN[1] [43]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][43] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X4xDP_reg[1][44] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X4xDN[1] [44]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][44] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X4xDP_reg[1][45] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X4xDN[1] [45]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][45] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X4xDP_reg[1][46] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X4xDN[1] [46]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][46] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X4xDP_reg[1][47] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X4xDN[1] [47]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][47] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X4xDP_reg[1][48] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X4xDN[1] [48]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][48] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X4xDP_reg[1][49] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X4xDN[1] [49]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][49] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X4xDP_reg[1][4] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X4xDN[1] [4]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][4] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X4xDP_reg[1][50] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X4xDN[1] [50]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][50] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X4xDP_reg[1][51] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X4xDN[1] [51]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][51] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X4xDP_reg[1][52] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X4xDN[1] [52]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][52] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X4xDP_reg[1][53] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X4xDN[1] [53]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][53] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X4xDP_reg[1][54] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X4xDN[1] [54]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][54] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X4xDP_reg[1][55] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X4xDN[1] [55]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][55] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X4xDP_reg[1][56] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X4xDN[1] [56]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][56] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X4xDP_reg[1][57] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X4xDN[1] [57]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][57] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X4xDP_reg[1][58] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X4xDN[1] [58]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][58] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X4xDP_reg[1][59] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X4xDN[1] [59]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][59] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X4xDP_reg[1][5] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X4xDN[1] [5]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][5] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X4xDP_reg[1][60] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X4xDN[1] [60]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][60] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X4xDP_reg[1][61] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X4xDN[1] [61]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][61] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X4xDP_reg[1][62] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X4xDN[1] [62]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][62] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X4xDP_reg[1][63] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X4xDN[1] [63]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][63] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X4xDP_reg[1][6] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X4xDN[1] [6]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][6] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X4xDP_reg[1][7] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X4xDN[1] [7]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][7] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X4xDP_reg[1][8] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X4xDN[1] [8]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][8] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[1].X4xDP_reg[1][9] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X4xDN[1] [9]),
        .Q(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][9] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X0xDP_reg[2][0] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[1].X0xDP[1][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X0xDN[2]0_in [0]),
        .Q(\core/core/ascon128_g.ascons_state/X0SboxInxD[0] [2]));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X0xDP_reg[2][10] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[1].X0xDP[1][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X0xDN[2]0_in [10]),
        .Q(\core/core/ascon128_g.ascons_state/p_9_in ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X0xDP_reg[2][11] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[1].X0xDP[1][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X0xDN[2]0_in [11]),
        .Q(\core/core/ascon128_g.ascons_state/p_10_in ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X0xDP_reg[2][12] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[1].X0xDP[1][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X0xDN[2]0_in [12]),
        .Q(\core/core/ascon128_g.ascons_state/p_11_in ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X0xDP_reg[2][13] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[1].X0xDP[1][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X0xDN[2]0_in [13]),
        .Q(\core/core/ascon128_g.ascons_state/p_12_in ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X0xDP_reg[2][14] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[1].X0xDP[1][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X0xDN[2]0_in [14]),
        .Q(\core/core/ascon128_g.ascons_state/p_13_in ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X0xDP_reg[2][15] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[1].X0xDP[1][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X0xDN[2]0_in [15]),
        .Q(\core/core/ascon128_g.ascons_state/p_14_in ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X0xDP_reg[2][16] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[1].X0xDP[1][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X0xDN[2]0_in [16]),
        .Q(\core/core/ascon128_g.ascons_state/p_15_in ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X0xDP_reg[2][17] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[1].X0xDP[1][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X0xDN[2]0_in [17]),
        .Q(\core/core/ascon128_g.ascons_state/p_16_in ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X0xDP_reg[2][18] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[1].X0xDP[1][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X0xDN[2]0_in [18]),
        .Q(\core/core/ascon128_g.ascons_state/p_17_in ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X0xDP_reg[2][19] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[1].X0xDP[1][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X0xDN[2]0_in [19]),
        .Q(\core/core/ascon128_g.ascons_state/p_18_in ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X0xDP_reg[2][1] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[1].X0xDP[1][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X0xDN[2]0_in [1]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X0xDP_reg_n_0_[2][1] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X0xDP_reg[2][20] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[1].X0xDP[1][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X0xDN[2]0_in [20]),
        .Q(\core/core/ascon128_g.ascons_state/p_19_in ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X0xDP_reg[2][21] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[1].X0xDP[1][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X0xDN[2]0_in [21]),
        .Q(\core/core/ascon128_g.ascons_state/p_20_in ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X0xDP_reg[2][22] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[1].X0xDP[1][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X0xDN[2]0_in [22]),
        .Q(\core/core/ascon128_g.ascons_state/p_21_in ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X0xDP_reg[2][23] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[1].X0xDP[1][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X0xDN[2]0_in [23]),
        .Q(\core/core/ascon128_g.ascons_state/p_22_in ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X0xDP_reg[2][24] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[1].X0xDP[1][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X0xDN[2]0_in [24]),
        .Q(\core/core/ascon128_g.ascons_state/p_23_in ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X0xDP_reg[2][25] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[1].X0xDP[1][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X0xDN[2]0_in [25]),
        .Q(\core/core/ascon128_g.ascons_state/p_24_in ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X0xDP_reg[2][26] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[1].X0xDP[1][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X0xDN[2]0_in [26]),
        .Q(\core/core/ascon128_g.ascons_state/p_25_in ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X0xDP_reg[2][27] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[1].X0xDP[1][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X0xDN[2]0_in [27]),
        .Q(\core/core/ascon128_g.ascons_state/p_26_in ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X0xDP_reg[2][28] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[1].X0xDP[1][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X0xDN[2]0_in [28]),
        .Q(\core/core/ascon128_g.ascons_state/p_27_in ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X0xDP_reg[2][29] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[1].X0xDP[1][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X0xDN[2]0_in [29]),
        .Q(\core/core/ascon128_g.ascons_state/p_28_in ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X0xDP_reg[2][2] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[1].X0xDP[1][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X0xDN[2]0_in [2]),
        .Q(\core/core/ascon128_g.ascons_state/p_1_in ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X0xDP_reg[2][30] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[1].X0xDP[1][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X0xDN[2]0_in [30]),
        .Q(\core/core/ascon128_g.ascons_state/p_29_in ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X0xDP_reg[2][31] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[1].X0xDP[1][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X0xDN[2]0_in [31]),
        .Q(\core/core/ascon128_g.ascons_state/p_30_in ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X0xDP_reg[2][32] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[1].X0xDP[1][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X0xDN[2]0_in [32]),
        .Q(\core/core/ascon128_g.ascons_state/p_31_in ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X0xDP_reg[2][33] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[1].X0xDP[1][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X0xDN[2]0_in [33]),
        .Q(\core/core/ascon128_g.ascons_state/p_32_in ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X0xDP_reg[2][34] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[1].X0xDP[1][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X0xDN[2]0_in [34]),
        .Q(\core/core/ascon128_g.ascons_state/p_33_in ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X0xDP_reg[2][35] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[1].X0xDP[1][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X0xDN[2]0_in [35]),
        .Q(\core/core/ascon128_g.ascons_state/p_34_in ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X0xDP_reg[2][36] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[1].X0xDP[1][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X0xDN[2]0_in [36]),
        .Q(\core/core/ascon128_g.ascons_state/p_35_in ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X0xDP_reg[2][37] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[1].X0xDP[1][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X0xDN[2]0_in [37]),
        .Q(\core/core/ascon128_g.ascons_state/p_36_in ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X0xDP_reg[2][38] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[1].X0xDP[1][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X0xDN[2]0_in [38]),
        .Q(\core/core/ascon128_g.ascons_state/p_37_in ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X0xDP_reg[2][39] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[1].X0xDP[1][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X0xDN[2]0_in [39]),
        .Q(\core/core/ascon128_g.ascons_state/p_38_in ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X0xDP_reg[2][3] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[1].X0xDP[1][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X0xDN[2]0_in [3]),
        .Q(\core/core/ascon128_g.ascons_state/p_2_in ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X0xDP_reg[2][40] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[1].X0xDP[1][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X0xDN[2]0_in [40]),
        .Q(\core/core/ascon128_g.ascons_state/p_39_in ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X0xDP_reg[2][41] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[1].X0xDP[1][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X0xDN[2]0_in [41]),
        .Q(\core/core/ascon128_g.ascons_state/p_40_in ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X0xDP_reg[2][42] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[1].X0xDP[1][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X0xDN[2]0_in [42]),
        .Q(\core/core/ascon128_g.ascons_state/p_41_in ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X0xDP_reg[2][43] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[1].X0xDP[1][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X0xDN[2]0_in [43]),
        .Q(\core/core/ascon128_g.ascons_state/p_42_in ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X0xDP_reg[2][44] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[1].X0xDP[1][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X0xDN[2]0_in [44]),
        .Q(\core/core/ascon128_g.ascons_state/p_43_in ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X0xDP_reg[2][45] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[1].X0xDP[1][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X0xDN[2]0_in [45]),
        .Q(\core/core/ascon128_g.ascons_state/p_44_in ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X0xDP_reg[2][46] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[1].X0xDP[1][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X0xDN[2]0_in [46]),
        .Q(\core/core/ascon128_g.ascons_state/p_45_in ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X0xDP_reg[2][47] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[1].X0xDP[1][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X0xDN[2]0_in [47]),
        .Q(\core/core/ascon128_g.ascons_state/p_46_in ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X0xDP_reg[2][48] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[1].X0xDP[1][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X0xDN[2]0_in [48]),
        .Q(\core/core/ascon128_g.ascons_state/p_47_in ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X0xDP_reg[2][49] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[1].X0xDP[1][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X0xDN[2]0_in [49]),
        .Q(\core/core/ascon128_g.ascons_state/p_48_in ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X0xDP_reg[2][4] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[1].X0xDP[1][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X0xDN[2]0_in [4]),
        .Q(\core/core/ascon128_g.ascons_state/p_3_in ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X0xDP_reg[2][50] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[1].X0xDP[1][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X0xDN[2]0_in [50]),
        .Q(\core/core/ascon128_g.ascons_state/p_49_in ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X0xDP_reg[2][51] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[1].X0xDP[1][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X0xDN[2]0_in [51]),
        .Q(\core/core/ascon128_g.ascons_state/p_50_in ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X0xDP_reg[2][52] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[1].X0xDP[1][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X0xDN[2]0_in [52]),
        .Q(\core/core/ascon128_g.ascons_state/p_51_in ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X0xDP_reg[2][53] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[1].X0xDP[1][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X0xDN[2]0_in [53]),
        .Q(\core/core/ascon128_g.ascons_state/p_52_in ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X0xDP_reg[2][54] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[1].X0xDP[1][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X0xDN[2]0_in [54]),
        .Q(\core/core/ascon128_g.ascons_state/p_53_in ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X0xDP_reg[2][55] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[1].X0xDP[1][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X0xDN[2]0_in [55]),
        .Q(\core/core/ascon128_g.ascons_state/p_54_in ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X0xDP_reg[2][56] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[1].X0xDP[1][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X0xDN[2]0_in [56]),
        .Q(\core/core/ascon128_g.ascons_state/p_55_in ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X0xDP_reg[2][57] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[1].X0xDP[1][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X0xDN[2]0_in [57]),
        .Q(\core/core/ascon128_g.ascons_state/p_56_in ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X0xDP_reg[2][58] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[1].X0xDP[1][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X0xDN[2]0_in [58]),
        .Q(\core/core/ascon128_g.ascons_state/p_57_in ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X0xDP_reg[2][59] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[1].X0xDP[1][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X0xDN[2]0_in [59]),
        .Q(\core/core/ascon128_g.ascons_state/p_58_in ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X0xDP_reg[2][5] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[1].X0xDP[1][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X0xDN[2]0_in [5]),
        .Q(\core/core/ascon128_g.ascons_state/p_4_in ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X0xDP_reg[2][60] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[1].X0xDP[1][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X0xDN[2]0_in [60]),
        .Q(\core/core/ascon128_g.ascons_state/p_59_in ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X0xDP_reg[2][61] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[1].X0xDP[1][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X0xDN[2]0_in [61]),
        .Q(\core/core/ascon128_g.ascons_state/p_60_in ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X0xDP_reg[2][62] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[1].X0xDP[1][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X0xDN[2]0_in [62]),
        .Q(\core/core/ascon128_g.ascons_state/p_61_in ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X0xDP_reg[2][63] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[1].X0xDP[1][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X0xDN[2]0_in [63]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X0xDP_reg_n_0_[2][63] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X0xDP_reg[2][6] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[1].X0xDP[1][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X0xDN[2]0_in [6]),
        .Q(\core/core/ascon128_g.ascons_state/p_5_in ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X0xDP_reg[2][7] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[1].X0xDP[1][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X0xDN[2]0_in [7]),
        .Q(\core/core/ascon128_g.ascons_state/p_6_in ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X0xDP_reg[2][8] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[1].X0xDP[1][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X0xDN[2]0_in [8]),
        .Q(\core/core/ascon128_g.ascons_state/p_7_in ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X0xDP_reg[2][9] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[1].X0xDP[1][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X0xDN[2]0_in [9]),
        .Q(\core/core/ascon128_g.ascons_state/p_8_in ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X1xDP_reg[2][0] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X1xDN[2] [0]),
        .Q(\core/core/ascon128_g.ascons_state/X1SboxInxD[0] [2]));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X1xDP_reg[2][10] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X1xDN[2] [10]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][10] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X1xDP_reg[2][11] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X1xDN[2] [11]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][11] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X1xDP_reg[2][12] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X1xDN[2] [12]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][12] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X1xDP_reg[2][13] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X1xDN[2] [13]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][13] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X1xDP_reg[2][14] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X1xDN[2] [14]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][14] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X1xDP_reg[2][15] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X1xDN[2] [15]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][15] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X1xDP_reg[2][16] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X1xDN[2] [16]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][16] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X1xDP_reg[2][17] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X1xDN[2] [17]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][17] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X1xDP_reg[2][18] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X1xDN[2] [18]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][18] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X1xDP_reg[2][19] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X1xDN[2] [19]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][19] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X1xDP_reg[2][1] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X1xDN[2] [1]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][1] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X1xDP_reg[2][20] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X1xDN[2] [20]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][20] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X1xDP_reg[2][21] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X1xDN[2] [21]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][21] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X1xDP_reg[2][22] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X1xDN[2] [22]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][22] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X1xDP_reg[2][23] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X1xDN[2] [23]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][23] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X1xDP_reg[2][24] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X1xDN[2] [24]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][24] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X1xDP_reg[2][25] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X1xDN[2] [25]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][25] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X1xDP_reg[2][26] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X1xDN[2] [26]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][26] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X1xDP_reg[2][27] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X1xDN[2] [27]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][27] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X1xDP_reg[2][28] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X1xDN[2] [28]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][28] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X1xDP_reg[2][29] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X1xDN[2] [29]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][29] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X1xDP_reg[2][2] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X1xDN[2] [2]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][2] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X1xDP_reg[2][30] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X1xDN[2] [30]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][30] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X1xDP_reg[2][31] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X1xDN[2] [31]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][31] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X1xDP_reg[2][32] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X1xDN[2] [32]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][32] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X1xDP_reg[2][33] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X1xDN[2] [33]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][33] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X1xDP_reg[2][34] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X1xDN[2] [34]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][34] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X1xDP_reg[2][35] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X1xDN[2] [35]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][35] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X1xDP_reg[2][36] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X1xDN[2] [36]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][36] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X1xDP_reg[2][37] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X1xDN[2] [37]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][37] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X1xDP_reg[2][38] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X1xDN[2] [38]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][38] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X1xDP_reg[2][39] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X1xDN[2] [39]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][39] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X1xDP_reg[2][3] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X1xDN[2] [3]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][3] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X1xDP_reg[2][40] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X1xDN[2] [40]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][40] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X1xDP_reg[2][41] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X1xDN[2] [41]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][41] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X1xDP_reg[2][42] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X1xDN[2] [42]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][42] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X1xDP_reg[2][43] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X1xDN[2] [43]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][43] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X1xDP_reg[2][44] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X1xDN[2] [44]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][44] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X1xDP_reg[2][45] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X1xDN[2] [45]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][45] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X1xDP_reg[2][46] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X1xDN[2] [46]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][46] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X1xDP_reg[2][47] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X1xDN[2] [47]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][47] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X1xDP_reg[2][48] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X1xDN[2] [48]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][48] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X1xDP_reg[2][49] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X1xDN[2] [49]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][49] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X1xDP_reg[2][4] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X1xDN[2] [4]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][4] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X1xDP_reg[2][50] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X1xDN[2] [50]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][50] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X1xDP_reg[2][51] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X1xDN[2] [51]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][51] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X1xDP_reg[2][52] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X1xDN[2] [52]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][52] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X1xDP_reg[2][53] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X1xDN[2] [53]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][53] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X1xDP_reg[2][54] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X1xDN[2] [54]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][54] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X1xDP_reg[2][55] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X1xDN[2] [55]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][55] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X1xDP_reg[2][56] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X1xDN[2] [56]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][56] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X1xDP_reg[2][57] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X1xDN[2] [57]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][57] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X1xDP_reg[2][58] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X1xDN[2] [58]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][58] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X1xDP_reg[2][59] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X1xDN[2] [59]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][59] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X1xDP_reg[2][5] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X1xDN[2] [5]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][5] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X1xDP_reg[2][60] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X1xDN[2] [60]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][60] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X1xDP_reg[2][61] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X1xDN[2] [61]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][61] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X1xDP_reg[2][62] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X1xDN[2] [62]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][62] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X1xDP_reg[2][63] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X1xDN[2] [63]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][63] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X1xDP_reg[2][6] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X1xDN[2] [6]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][6] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X1xDP_reg[2][7] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X1xDN[2] [7]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][7] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X1xDP_reg[2][8] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X1xDN[2] [8]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][8] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X1xDP_reg[2][9] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X1xDN[2] [9]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X1xDP_reg_n_0_[2][9] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X2xDP_reg[2][0] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X2xDN[2] [0]),
        .Q(\core/core/ascon128_g.ascons_state/X2SboxInxD[0] [2]));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X2xDP_reg[2][10] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X2xDN[2] [10]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][10] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X2xDP_reg[2][11] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X2xDN[2] [11]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][11] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X2xDP_reg[2][12] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X2xDN[2] [12]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][12] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X2xDP_reg[2][13] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X2xDN[2] [13]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][13] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X2xDP_reg[2][14] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X2xDN[2] [14]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][14] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X2xDP_reg[2][15] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X2xDN[2] [15]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][15] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X2xDP_reg[2][16] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X2xDN[2] [16]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][16] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X2xDP_reg[2][17] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X2xDN[2] [17]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][17] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X2xDP_reg[2][18] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X2xDN[2] [18]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][18] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X2xDP_reg[2][19] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X2xDN[2] [19]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][19] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X2xDP_reg[2][1] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X2xDN[2] [1]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][1] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X2xDP_reg[2][20] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X2xDN[2] [20]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][20] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X2xDP_reg[2][21] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X2xDN[2] [21]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][21] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X2xDP_reg[2][22] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X2xDN[2] [22]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][22] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X2xDP_reg[2][23] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X2xDN[2] [23]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][23] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X2xDP_reg[2][24] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X2xDN[2] [24]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][24] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X2xDP_reg[2][25] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X2xDN[2] [25]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][25] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X2xDP_reg[2][26] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X2xDN[2] [26]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][26] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X2xDP_reg[2][27] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X2xDN[2] [27]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][27] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X2xDP_reg[2][28] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X2xDN[2] [28]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][28] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X2xDP_reg[2][29] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X2xDN[2] [29]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][29] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X2xDP_reg[2][2] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X2xDN[2] [2]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][2] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X2xDP_reg[2][30] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X2xDN[2] [30]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][30] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X2xDP_reg[2][31] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X2xDN[2] [31]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][31] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X2xDP_reg[2][32] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X2xDN[2] [32]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][32] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X2xDP_reg[2][33] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X2xDN[2] [33]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][33] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X2xDP_reg[2][34] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X2xDN[2] [34]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][34] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X2xDP_reg[2][35] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X2xDN[2] [35]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][35] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X2xDP_reg[2][36] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X2xDN[2] [36]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][36] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X2xDP_reg[2][37] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X2xDN[2] [37]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][37] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X2xDP_reg[2][38] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X2xDN[2] [38]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][38] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X2xDP_reg[2][39] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X2xDN[2] [39]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][39] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X2xDP_reg[2][3] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X2xDN[2] [3]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][3] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X2xDP_reg[2][40] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X2xDN[2] [40]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][40] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X2xDP_reg[2][41] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X2xDN[2] [41]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][41] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X2xDP_reg[2][42] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X2xDN[2] [42]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][42] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X2xDP_reg[2][43] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X2xDN[2] [43]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][43] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X2xDP_reg[2][44] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X2xDN[2] [44]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][44] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X2xDP_reg[2][45] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X2xDN[2] [45]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][45] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X2xDP_reg[2][46] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X2xDN[2] [46]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][46] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X2xDP_reg[2][47] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X2xDN[2] [47]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][47] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X2xDP_reg[2][48] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X2xDN[2] [48]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][48] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X2xDP_reg[2][49] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X2xDN[2] [49]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][49] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X2xDP_reg[2][4] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X2xDN[2] [4]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][4] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X2xDP_reg[2][50] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X2xDN[2] [50]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][50] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X2xDP_reg[2][51] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X2xDN[2] [51]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][51] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X2xDP_reg[2][52] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X2xDN[2] [52]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][52] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X2xDP_reg[2][53] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X2xDN[2] [53]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][53] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X2xDP_reg[2][54] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X2xDN[2] [54]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][54] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X2xDP_reg[2][55] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X2xDN[2] [55]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][55] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X2xDP_reg[2][56] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X2xDN[2] [56]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][56] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X2xDP_reg[2][57] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X2xDN[2] [57]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][57] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X2xDP_reg[2][58] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X2xDN[2] [58]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][58] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X2xDP_reg[2][59] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X2xDN[2] [59]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][59] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X2xDP_reg[2][5] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X2xDN[2] [5]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][5] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X2xDP_reg[2][60] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X2xDN[2] [60]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][60] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X2xDP_reg[2][61] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X2xDN[2] [61]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][61] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X2xDP_reg[2][62] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X2xDN[2] [62]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][62] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X2xDP_reg[2][63] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X2xDN[2] [63]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][63] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X2xDP_reg[2][6] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X2xDN[2] [6]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][6] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X2xDP_reg[2][7] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X2xDN[2] [7]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][7] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X2xDP_reg[2][8] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X2xDN[2] [8]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][8] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X2xDP_reg[2][9] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X1xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X2xDN[2] [9]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X2xDP_reg_n_0_[2][9] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X3xDP_reg[2][0] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X3xDN[2] [0]),
        .Q(\core/core/ascon128_g.ascons_state/X3SboxInxD[0] [2]));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X3xDP_reg[2][10] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X3xDN[2] [10]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][10] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X3xDP_reg[2][11] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X3xDN[2] [11]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][11] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X3xDP_reg[2][12] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X3xDN[2] [12]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][12] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X3xDP_reg[2][13] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X3xDN[2] [13]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][13] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X3xDP_reg[2][14] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X3xDN[2] [14]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][14] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X3xDP_reg[2][15] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X3xDN[2] [15]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][15] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X3xDP_reg[2][16] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X3xDN[2] [16]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][16] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X3xDP_reg[2][17] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X3xDN[2] [17]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][17] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X3xDP_reg[2][18] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X3xDN[2] [18]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][18] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X3xDP_reg[2][19] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X3xDN[2] [19]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][19] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X3xDP_reg[2][1] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X3xDN[2] [1]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][1] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X3xDP_reg[2][20] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X3xDN[2] [20]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][20] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X3xDP_reg[2][21] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X3xDN[2] [21]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][21] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X3xDP_reg[2][22] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X3xDN[2] [22]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][22] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X3xDP_reg[2][23] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X3xDN[2] [23]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][23] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X3xDP_reg[2][24] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X3xDN[2] [24]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][24] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X3xDP_reg[2][25] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X3xDN[2] [25]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][25] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X3xDP_reg[2][26] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X3xDN[2] [26]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][26] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X3xDP_reg[2][27] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X3xDN[2] [27]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][27] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X3xDP_reg[2][28] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X3xDN[2] [28]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][28] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X3xDP_reg[2][29] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X3xDN[2] [29]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][29] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X3xDP_reg[2][2] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X3xDN[2] [2]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][2] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X3xDP_reg[2][30] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X3xDN[2] [30]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][30] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X3xDP_reg[2][31] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X3xDN[2] [31]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][31] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X3xDP_reg[2][32] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X3xDN[2] [32]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][32] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X3xDP_reg[2][33] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X3xDN[2] [33]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][33] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X3xDP_reg[2][34] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X3xDN[2] [34]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][34] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X3xDP_reg[2][35] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X3xDN[2] [35]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][35] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X3xDP_reg[2][36] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X3xDN[2] [36]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][36] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X3xDP_reg[2][37] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X3xDN[2] [37]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][37] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X3xDP_reg[2][38] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X3xDN[2] [38]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][38] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X3xDP_reg[2][39] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X3xDN[2] [39]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][39] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X3xDP_reg[2][3] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X3xDN[2] [3]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][3] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X3xDP_reg[2][40] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X3xDN[2] [40]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][40] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X3xDP_reg[2][41] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X3xDN[2] [41]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][41] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X3xDP_reg[2][42] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X3xDN[2] [42]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][42] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X3xDP_reg[2][43] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X3xDN[2] [43]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][43] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X3xDP_reg[2][44] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X3xDN[2] [44]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][44] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X3xDP_reg[2][45] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X3xDN[2] [45]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][45] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X3xDP_reg[2][46] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X3xDN[2] [46]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][46] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X3xDP_reg[2][47] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X3xDN[2] [47]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][47] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X3xDP_reg[2][48] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X3xDN[2] [48]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][48] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X3xDP_reg[2][49] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X3xDN[2] [49]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][49] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X3xDP_reg[2][4] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X3xDN[2] [4]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][4] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X3xDP_reg[2][50] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X3xDN[2] [50]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][50] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X3xDP_reg[2][51] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X3xDN[2] [51]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][51] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X3xDP_reg[2][52] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X3xDN[2] [52]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][52] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X3xDP_reg[2][53] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X3xDN[2] [53]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][53] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X3xDP_reg[2][54] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X3xDN[2] [54]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][54] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X3xDP_reg[2][55] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X3xDN[2] [55]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][55] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X3xDP_reg[2][56] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X3xDN[2] [56]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][56] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X3xDP_reg[2][57] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X3xDN[2] [57]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][57] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X3xDP_reg[2][58] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X3xDN[2] [58]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][58] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X3xDP_reg[2][59] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X3xDN[2] [59]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][59] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X3xDP_reg[2][5] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X3xDN[2] [5]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][5] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X3xDP_reg[2][60] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X3xDN[2] [60]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][60] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X3xDP_reg[2][61] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X3xDN[2] [61]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][61] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X3xDP_reg[2][62] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X3xDN[2] [62]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][62] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X3xDP_reg[2][63] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X3xDN[2] [63]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][63] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X3xDP_reg[2][6] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X3xDN[2] [6]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][6] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X3xDP_reg[2][7] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X3xDN[2] [7]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][7] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X3xDP_reg[2][8] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X3xDN[2] [8]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][8] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X3xDP_reg[2][9] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X3xDN[2] [9]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][9] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X4xDP_reg[2][0] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X4xDN[2] [0]),
        .Q(\core/core/ascon128_g.ascons_state/X4SboxInxD[0] [2]));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X4xDP_reg[2][10] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X4xDN[2] [10]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][10] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X4xDP_reg[2][11] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X4xDN[2] [11]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][11] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X4xDP_reg[2][12] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X4xDN[2] [12]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][12] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X4xDP_reg[2][13] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X4xDN[2] [13]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][13] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X4xDP_reg[2][14] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X4xDN[2] [14]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][14] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X4xDP_reg[2][15] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X4xDN[2] [15]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][15] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X4xDP_reg[2][16] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X4xDN[2] [16]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][16] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X4xDP_reg[2][17] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X4xDN[2] [17]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][17] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X4xDP_reg[2][18] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X4xDN[2] [18]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][18] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X4xDP_reg[2][19] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X4xDN[2] [19]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][19] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X4xDP_reg[2][1] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X4xDN[2] [1]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][1] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X4xDP_reg[2][20] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X4xDN[2] [20]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][20] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X4xDP_reg[2][21] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X4xDN[2] [21]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][21] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X4xDP_reg[2][22] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X4xDN[2] [22]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][22] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X4xDP_reg[2][23] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X4xDN[2] [23]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][23] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X4xDP_reg[2][24] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X4xDN[2] [24]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][24] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X4xDP_reg[2][25] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X4xDN[2] [25]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][25] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X4xDP_reg[2][26] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X4xDN[2] [26]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][26] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X4xDP_reg[2][27] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X4xDN[2] [27]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][27] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X4xDP_reg[2][28] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X4xDN[2] [28]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][28] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X4xDP_reg[2][29] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X4xDN[2] [29]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][29] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X4xDP_reg[2][2] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X4xDN[2] [2]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][2] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X4xDP_reg[2][30] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X4xDN[2] [30]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][30] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X4xDP_reg[2][31] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X4xDN[2] [31]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][31] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X4xDP_reg[2][32] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X4xDN[2] [32]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][32] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X4xDP_reg[2][33] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X4xDN[2] [33]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][33] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X4xDP_reg[2][34] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X4xDN[2] [34]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][34] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X4xDP_reg[2][35] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X4xDN[2] [35]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][35] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X4xDP_reg[2][36] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X4xDN[2] [36]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][36] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X4xDP_reg[2][37] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X4xDN[2] [37]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][37] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X4xDP_reg[2][38] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X4xDN[2] [38]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][38] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X4xDP_reg[2][39] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X4xDN[2] [39]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][39] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X4xDP_reg[2][3] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X4xDN[2] [3]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][3] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X4xDP_reg[2][40] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X4xDN[2] [40]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][40] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X4xDP_reg[2][41] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X4xDN[2] [41]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][41] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X4xDP_reg[2][42] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X4xDN[2] [42]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][42] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X4xDP_reg[2][43] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X4xDN[2] [43]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][43] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X4xDP_reg[2][44] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X4xDN[2] [44]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][44] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X4xDP_reg[2][45] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X4xDN[2] [45]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][45] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X4xDP_reg[2][46] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X4xDN[2] [46]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][46] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X4xDP_reg[2][47] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X4xDN[2] [47]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][47] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X4xDP_reg[2][48] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X4xDN[2] [48]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][48] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X4xDP_reg[2][49] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X4xDN[2] [49]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][49] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X4xDP_reg[2][4] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X4xDN[2] [4]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][4] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X4xDP_reg[2][50] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X4xDN[2] [50]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][50] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X4xDP_reg[2][51] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X4xDN[2] [51]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][51] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X4xDP_reg[2][52] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X4xDN[2] [52]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][52] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X4xDP_reg[2][53] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X4xDN[2] [53]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][53] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X4xDP_reg[2][54] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X4xDN[2] [54]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][54] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X4xDP_reg[2][55] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X4xDN[2] [55]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][55] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X4xDP_reg[2][56] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X4xDN[2] [56]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][56] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X4xDP_reg[2][57] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X4xDN[2] [57]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][57] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X4xDP_reg[2][58] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X4xDN[2] [58]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][58] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X4xDP_reg[2][59] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X4xDN[2] [59]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][59] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X4xDP_reg[2][5] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X4xDN[2] [5]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][5] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X4xDP_reg[2][60] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X4xDN[2] [60]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][60] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X4xDP_reg[2][61] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X4xDN[2] [61]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][61] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X4xDP_reg[2][62] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X4xDN[2] [62]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][62] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X4xDP_reg[2][63] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X4xDN[2] [63]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][63] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X4xDP_reg[2][6] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X4xDN[2] [6]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][6] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X4xDP_reg[2][7] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X4xDN[2] [7]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][7] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X4xDP_reg[2][8] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X4xDN[2] [8]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][8] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/[2].X4xDP_reg[2][9] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\[2].X3xDP[2][63]_i_1_n_0 ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X4xDN[2] [9]),
        .Q(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][9] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/I0xD0[0] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/L0xDP_n_0_[0] ),
        .Q(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/I0xD_n_0_0[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/I0xD0[1] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/p_2_out [1]),
        .Q(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/p_1_in48_in ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/I0xD0[2] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/p_2_out [2]),
        .Q(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/p_1_in54_in ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/I1xD0[0] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/L1xDP_n_0_[0] ),
        .Q(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/I1xD_n_0_0[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/I1xD0[1] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\I1xD0[1]_i_1_n_0 ),
        .Q(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/p_3_in35_in ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/I1xD0[2] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\I1xD0[2]_i_1_n_0 ),
        .Q(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/I1xD_n_0_0[2] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/I2xD0[0] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/L2xDP_n_0_[0] ),
        .Q(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/I2xD_n_0_0[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/I2xD0[1] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\I2xD0[1]_i_1_n_0 ),
        .Q(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/p_1_in27_in ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/I2xD0[2] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\I2xD0[2]_i_1_n_0 ),
        .Q(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/p_1_in29_in ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/I3xD0[0] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/L3xDP_n_0_[0] ),
        .Q(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/I3xD_n_0_0[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/I3xD0[1] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\I3xD0[1]_i_1_n_0 ),
        .Q(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/p_3_in ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/I3xD0[2] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\I3xD0[2]_i_1_n_0 ),
        .Q(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/I3xD_n_0_0[2] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/I4xD0[0] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/L4xDP_n_0_[0] ),
        .Q(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/I4xD_n_0_0[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/I4xD0[1] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\I4xD0[1]_i_1_n_0 ),
        .Q(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/p_1_in45_in ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/I4xD0[2] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\I4xD0[2]_i_1_n_0 ),
        .Q(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/p_1_in51_in ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/L0xDP[0] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/p_12_out ),
        .Q(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/L0xDP_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/L0xDP[1] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/p_1_out [1]),
        .Q(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/p_1_in ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/L0xDP[2] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/p_1_out [2]),
        .Q(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/p_2_in ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/L1xDP[0] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X1SboxInxD[0] [0]),
        .Q(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/L1xDP_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/L1xDP[1] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\L1xDP[1]_i_1_n_0 ),
        .Q(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/L1xDP_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/L1xDP[2] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\L1xDP[2]_i_1_n_0 ),
        .Q(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/[2].I1xD0_reg ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/L2xDP[0] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/p_5_out ),
        .Q(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/L2xDP_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/L2xDP[1] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\L2xDP[1]_i_1_n_0 ),
        .Q(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/L2xDP_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/L2xDP[2] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\L2xDP[2]_i_1_n_0 ),
        .Q(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/[2].I2xD0_reg ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/L3xDP[0] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/X3SboxInxD[0] [0]),
        .Q(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/L3xDP_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/L3xDP[1] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\L3xDP[1]_i_1_n_0 ),
        .Q(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/L3xDP_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/L3xDP[2] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\L3xDP[2]_i_1_n_0 ),
        .Q(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/[2].I3xD0_reg ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/L4xDP[0] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/p_0_out ),
        .Q(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/L4xDP_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/L4xDP[1] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\L4xDP[1]_i_1_n_0 ),
        .Q(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/L4xDP_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/L4xDP[2] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\L4xDP[2]_i_1_n_0 ),
        .Q(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/[2].I4xD0_reg ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/dom_variant_g.not_I0_and_I1/FFxDP_reg[0] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\FFxDP[0]_i_1_n_0 ),
        .Q(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/dom_variant_g.not_I0_and_I1/FFxDP_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/dom_variant_g.not_I0_and_I1/FFxDP_reg[1] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\FFxDP[1]_i_1_n_0 ),
        .Q(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/dom_variant_g.not_I0_and_I1/p_0_in11_in ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/dom_variant_g.not_I0_and_I1/FFxDP_reg[2] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/dom_variant_g.not_I0_and_I1/FFxDP010_out ),
        .Q(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/dom_variant_g.not_I0_and_I1/p_0_in12_in ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/dom_variant_g.not_I0_and_I1/FFxDP_reg[3] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\FFxDP[3]_i_1_n_0 ),
        .Q(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/dom_variant_g.not_I0_and_I1/p_14_in ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/dom_variant_g.not_I0_and_I1/FFxDP_reg[4] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/dom_variant_g.not_I0_and_I1/Xi_mul_Yj [4]),
        .Q(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/dom_variant_g.not_I0_and_I1/p_0_in13_in ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/dom_variant_g.not_I0_and_I1/FFxDP_reg[5] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/dom_variant_g.not_I0_and_I1/FFxDP06_out ),
        .Q(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/dom_variant_g.not_I0_and_I1/p_2_in ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/dom_variant_g.not_I0_and_I1/FFxDP_reg[6] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\FFxDP[6]_i_1_n_0 ),
        .Q(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/dom_variant_g.not_I0_and_I1/FFxDP_reg_n_0_[6] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/dom_variant_g.not_I0_and_I1/FFxDP_reg[7] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\FFxDP[7]_i_1_n_0 ),
        .Q(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/dom_variant_g.not_I0_and_I1/p_0_in16_in ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/dom_variant_g.not_I0_and_I1/FFxDP_reg[8] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/dom_variant_g.not_I0_and_I1/Xi_mul_Yj [8]),
        .Q(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/dom_variant_g.not_I0_and_I1/p_17_in ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/dom_variant_g.not_I1_and_I2/FFxDP_reg[0] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\FFxDP[0]_i_1__0_n_0 ),
        .Q(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/dom_variant_g.not_I1_and_I2/FFxDP_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/dom_variant_g.not_I1_and_I2/FFxDP_reg[1] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\FFxDP[1]_i_1__0_n_0 ),
        .Q(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/dom_variant_g.not_I1_and_I2/p_0_in11_in ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/dom_variant_g.not_I1_and_I2/FFxDP_reg[2] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/dom_variant_g.not_I1_and_I2/FFxDP010_out ),
        .Q(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/dom_variant_g.not_I1_and_I2/p_0_in12_in ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/dom_variant_g.not_I1_and_I2/FFxDP_reg[3] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\FFxDP[3]_i_1__0_n_0 ),
        .Q(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/dom_variant_g.not_I1_and_I2/p_14_in ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/dom_variant_g.not_I1_and_I2/FFxDP_reg[4] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/dom_variant_g.not_I1_and_I2/Xi_mul_Yj [4]),
        .Q(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/dom_variant_g.not_I1_and_I2/p_0_in13_in ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/dom_variant_g.not_I1_and_I2/FFxDP_reg[5] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/dom_variant_g.not_I1_and_I2/FFxDP06_out ),
        .Q(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/dom_variant_g.not_I1_and_I2/p_2_in ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/dom_variant_g.not_I1_and_I2/FFxDP_reg[6] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\FFxDP[6]_i_1__0_n_0 ),
        .Q(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/dom_variant_g.not_I1_and_I2/FFxDP_reg_n_0_[6] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/dom_variant_g.not_I1_and_I2/FFxDP_reg[7] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\FFxDP[7]_i_1__0_n_0 ),
        .Q(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/dom_variant_g.not_I1_and_I2/p_0_in16_in ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/dom_variant_g.not_I1_and_I2/FFxDP_reg[8] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/dom_variant_g.not_I1_and_I2/Xi_mul_Yj [8]),
        .Q(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/dom_variant_g.not_I1_and_I2/p_17_in ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/dom_variant_g.not_I2_and_I3/FFxDP_reg[0] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\FFxDP[0]_i_1__1_n_0 ),
        .Q(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/dom_variant_g.not_I2_and_I3/FFxDP_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/dom_variant_g.not_I2_and_I3/FFxDP_reg[1] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\FFxDP[1]_i_1__1_n_0 ),
        .Q(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/dom_variant_g.not_I2_and_I3/p_0_in11_in ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/dom_variant_g.not_I2_and_I3/FFxDP_reg[2] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/dom_variant_g.not_I2_and_I3/FFxDP010_out ),
        .Q(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/dom_variant_g.not_I2_and_I3/p_0_in12_in ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/dom_variant_g.not_I2_and_I3/FFxDP_reg[3] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\FFxDP[3]_i_1__1_n_0 ),
        .Q(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/dom_variant_g.not_I2_and_I3/p_14_in ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/dom_variant_g.not_I2_and_I3/FFxDP_reg[4] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/dom_variant_g.not_I2_and_I3/Xi_mul_Yj [4]),
        .Q(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/dom_variant_g.not_I2_and_I3/p_0_in13_in ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/dom_variant_g.not_I2_and_I3/FFxDP_reg[5] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/dom_variant_g.not_I2_and_I3/FFxDP06_out ),
        .Q(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/dom_variant_g.not_I2_and_I3/p_2_in ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/dom_variant_g.not_I2_and_I3/FFxDP_reg[6] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\FFxDP[6]_i_1__1_n_0 ),
        .Q(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/dom_variant_g.not_I2_and_I3/FFxDP_reg_n_0_[6] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/dom_variant_g.not_I2_and_I3/FFxDP_reg[7] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\FFxDP[7]_i_1__1_n_0 ),
        .Q(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/dom_variant_g.not_I2_and_I3/p_0_in16_in ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/dom_variant_g.not_I2_and_I3/FFxDP_reg[8] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/dom_variant_g.not_I2_and_I3/Xi_mul_Yj [8]),
        .Q(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/dom_variant_g.not_I2_and_I3/p_17_in ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/dom_variant_g.not_I3_and_I4/FFxDP_reg[0] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\FFxDP[0]_i_1__2_n_0 ),
        .Q(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/dom_variant_g.not_I3_and_I4/FFxDP_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/dom_variant_g.not_I3_and_I4/FFxDP_reg[1] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\FFxDP[1]_i_1__2_n_0 ),
        .Q(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/dom_variant_g.not_I3_and_I4/p_0_in11_in ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/dom_variant_g.not_I3_and_I4/FFxDP_reg[2] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/dom_variant_g.not_I3_and_I4/FFxDP010_out ),
        .Q(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/dom_variant_g.not_I3_and_I4/p_0_in12_in ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/dom_variant_g.not_I3_and_I4/FFxDP_reg[3] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\FFxDP[3]_i_1__2_n_0 ),
        .Q(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/dom_variant_g.not_I3_and_I4/p_14_in ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/dom_variant_g.not_I3_and_I4/FFxDP_reg[4] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/dom_variant_g.not_I3_and_I4/Xi_mul_Yj [4]),
        .Q(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/dom_variant_g.not_I3_and_I4/p_0_in13_in ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/dom_variant_g.not_I3_and_I4/FFxDP_reg[5] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/dom_variant_g.not_I3_and_I4/FFxDP06_out ),
        .Q(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/dom_variant_g.not_I3_and_I4/p_2_in ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/dom_variant_g.not_I3_and_I4/FFxDP_reg[6] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\FFxDP[6]_i_1__2_n_0 ),
        .Q(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/dom_variant_g.not_I3_and_I4/FFxDP_reg_n_0_[6] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/dom_variant_g.not_I3_and_I4/FFxDP_reg[7] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\FFxDP[7]_i_1__2_n_0 ),
        .Q(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/dom_variant_g.not_I3_and_I4/p_0_in16_in ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/dom_variant_g.not_I3_and_I4/FFxDP_reg[8] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/dom_variant_g.not_I3_and_I4/Xi_mul_Yj [8]),
        .Q(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/dom_variant_g.not_I3_and_I4/p_17_in ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/dom_variant_g.not_I4_and_I0/FFxDP_reg[0] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\FFxDP[0]_i_1__3_n_0 ),
        .Q(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/dom_variant_g.not_I4_and_I0/FFxDP_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/dom_variant_g.not_I4_and_I0/FFxDP_reg[1] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\FFxDP[1]_i_1__3_n_0 ),
        .Q(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/dom_variant_g.not_I4_and_I0/p_0_in11_in ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/dom_variant_g.not_I4_and_I0/FFxDP_reg[2] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/dom_variant_g.not_I4_and_I0/FFxDP010_out ),
        .Q(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/dom_variant_g.not_I4_and_I0/p_0_in12_in ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/dom_variant_g.not_I4_and_I0/FFxDP_reg[3] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\FFxDP[3]_i_1__3_n_0 ),
        .Q(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/dom_variant_g.not_I4_and_I0/p_14_in ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/dom_variant_g.not_I4_and_I0/FFxDP_reg[4] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/dom_variant_g.not_I4_and_I0/Xi_mul_Yj [4]),
        .Q(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/dom_variant_g.not_I4_and_I0/p_0_in13_in ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/dom_variant_g.not_I4_and_I0/FFxDP_reg[5] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/dom_variant_g.not_I4_and_I0/FFxDP06_out ),
        .Q(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/dom_variant_g.not_I4_and_I0/p_2_in ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/dom_variant_g.not_I4_and_I0/FFxDP_reg[6] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\FFxDP[6]_i_1__3_n_0 ),
        .Q(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/dom_variant_g.not_I4_and_I0/FFxDP_reg_n_0_[6] ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/dom_variant_g.not_I4_and_I0/FFxDP_reg[7] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\FFxDP[7]_i_1__3_n_0 ),
        .Q(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/dom_variant_g.not_I4_and_I0/p_0_in16_in ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/dom_variant_g.not_I4_and_I0/FFxDP_reg[8] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/dom_variant_g.not_I4_and_I0/Xi_mul_Yj [8]),
        .Q(\core/core/ascon128_g.ascons_state/generate_sboxes_g[0].generated_sbox/dom_variant_g.not_I4_and_I0/p_17_in ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/isEncryptionxSP_reg 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(isEncryptionxSP_i_1_n_0),
        .Q(\core/core/isEncryptionxSP ));
  FDCE #(
    .INIT(1'b0)) 
    \core/core/isFirstRoundOfTransformxS_reg 
       (.C(clk_i_IBUF_BUFG),
        .CE(\core/core/RoundCounter ),
        .CLR(\FFxDP[8]_i_2_n_0 ),
        .D(isFirstRoundOfTransformxS_i_1_n_0),
        .Q(\core/core/isFirstRoundOfTransformxS_reg_n_0 ));
  IBUF \ctr_i_IBUF[0]_inst 
       (.I(ctr_i[0]),
        .O(ctr_i_IBUF[0]));
  IBUF \ctr_i_IBUF[10]_inst 
       (.I(ctr_i[10]),
        .O(ctr_i_IBUF[10]));
  IBUF \ctr_i_IBUF[11]_inst 
       (.I(ctr_i[11]),
        .O(ctr_i_IBUF[11]));
  IBUF \ctr_i_IBUF[12]_inst 
       (.I(ctr_i[12]),
        .O(ctr_i_IBUF[12]));
  IBUF \ctr_i_IBUF[13]_inst 
       (.I(ctr_i[13]),
        .O(ctr_i_IBUF[13]));
  IBUF \ctr_i_IBUF[14]_inst 
       (.I(ctr_i[14]),
        .O(ctr_i_IBUF[14]));
  IBUF \ctr_i_IBUF[15]_inst 
       (.I(ctr_i[15]),
        .O(ctr_i_IBUF[15]));
  IBUF \ctr_i_IBUF[16]_inst 
       (.I(ctr_i[16]),
        .O(ctr_i_IBUF[16]));
  IBUF \ctr_i_IBUF[17]_inst 
       (.I(ctr_i[17]),
        .O(ctr_i_IBUF[17]));
  IBUF \ctr_i_IBUF[18]_inst 
       (.I(ctr_i[18]),
        .O(ctr_i_IBUF[18]));
  IBUF \ctr_i_IBUF[19]_inst 
       (.I(ctr_i[19]),
        .O(ctr_i_IBUF[19]));
  IBUF \ctr_i_IBUF[1]_inst 
       (.I(ctr_i[1]),
        .O(ctr_i_IBUF[1]));
  IBUF \ctr_i_IBUF[20]_inst 
       (.I(ctr_i[20]),
        .O(ctr_i_IBUF[20]));
  IBUF \ctr_i_IBUF[21]_inst 
       (.I(ctr_i[21]),
        .O(ctr_i_IBUF[21]));
  IBUF \ctr_i_IBUF[22]_inst 
       (.I(ctr_i[22]),
        .O(ctr_i_IBUF[22]));
  IBUF \ctr_i_IBUF[2]_inst 
       (.I(ctr_i[2]),
        .O(ctr_i_IBUF[2]));
  IBUF \ctr_i_IBUF[3]_inst 
       (.I(ctr_i[3]),
        .O(ctr_i_IBUF[3]));
  IBUF \ctr_i_IBUF[4]_inst 
       (.I(ctr_i[4]),
        .O(ctr_i_IBUF[4]));
  IBUF \ctr_i_IBUF[5]_inst 
       (.I(ctr_i[5]),
        .O(ctr_i_IBUF[5]));
  IBUF \ctr_i_IBUF[6]_inst 
       (.I(ctr_i[6]),
        .O(ctr_i_IBUF[6]));
  IBUF \ctr_i_IBUF[7]_inst 
       (.I(ctr_i[7]),
        .O(ctr_i_IBUF[7]));
  IBUF \ctr_i_IBUF[8]_inst 
       (.I(ctr_i[8]),
        .O(ctr_i_IBUF[8]));
  IBUF \ctr_i_IBUF[9]_inst 
       (.I(ctr_i[9]),
        .O(ctr_i_IBUF[9]));
  FDRE #(
    .INIT(1'b0)) 
    \fg[0].inputs_r_reg[0] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[0]),
        .D(inputs_IBUF[0]),
        .Q(inputs_r[0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[0].inputs_r_reg[10] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[0]),
        .D(inputs_IBUF[10]),
        .Q(inputs_r[10]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[0].inputs_r_reg[11] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[0]),
        .D(inputs_IBUF[11]),
        .Q(inputs_r[11]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[0].inputs_r_reg[12] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[0]),
        .D(inputs_IBUF[12]),
        .Q(inputs_r[12]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[0].inputs_r_reg[13] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[0]),
        .D(inputs_IBUF[13]),
        .Q(inputs_r[13]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[0].inputs_r_reg[14] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[0]),
        .D(inputs_IBUF[14]),
        .Q(inputs_r[14]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[0].inputs_r_reg[15] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[0]),
        .D(inputs_IBUF[15]),
        .Q(inputs_r[15]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[0].inputs_r_reg[16] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[0]),
        .D(inputs_IBUF[16]),
        .Q(inputs_r[16]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[0].inputs_r_reg[17] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[0]),
        .D(inputs_IBUF[17]),
        .Q(inputs_r[17]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[0].inputs_r_reg[18] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[0]),
        .D(inputs_IBUF[18]),
        .Q(inputs_r[18]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[0].inputs_r_reg[19] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[0]),
        .D(inputs_IBUF[19]),
        .Q(inputs_r[19]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[0].inputs_r_reg[1] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[0]),
        .D(inputs_IBUF[1]),
        .Q(inputs_r[1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[0].inputs_r_reg[20] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[0]),
        .D(inputs_IBUF[20]),
        .Q(inputs_r[20]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[0].inputs_r_reg[21] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[0]),
        .D(inputs_IBUF[21]),
        .Q(inputs_r[21]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[0].inputs_r_reg[22] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[0]),
        .D(inputs_IBUF[22]),
        .Q(inputs_r[22]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[0].inputs_r_reg[23] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[0]),
        .D(inputs_IBUF[23]),
        .Q(inputs_r[23]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[0].inputs_r_reg[24] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[0]),
        .D(inputs_IBUF[24]),
        .Q(inputs_r[24]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[0].inputs_r_reg[25] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[0]),
        .D(inputs_IBUF[25]),
        .Q(inputs_r[25]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[0].inputs_r_reg[26] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[0]),
        .D(inputs_IBUF[26]),
        .Q(inputs_r[26]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[0].inputs_r_reg[27] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[0]),
        .D(inputs_IBUF[27]),
        .Q(inputs_r[27]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[0].inputs_r_reg[28] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[0]),
        .D(inputs_IBUF[28]),
        .Q(inputs_r[28]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[0].inputs_r_reg[29] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[0]),
        .D(inputs_IBUF[29]),
        .Q(inputs_r[29]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[0].inputs_r_reg[2] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[0]),
        .D(inputs_IBUF[2]),
        .Q(inputs_r[2]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[0].inputs_r_reg[30] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[0]),
        .D(inputs_IBUF[30]),
        .Q(inputs_r[30]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[0].inputs_r_reg[31] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[0]),
        .D(inputs_IBUF[31]),
        .Q(inputs_r[31]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[0].inputs_r_reg[3] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[0]),
        .D(inputs_IBUF[3]),
        .Q(inputs_r[3]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[0].inputs_r_reg[4] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[0]),
        .D(inputs_IBUF[4]),
        .Q(inputs_r[4]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[0].inputs_r_reg[5] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[0]),
        .D(inputs_IBUF[5]),
        .Q(inputs_r[5]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[0].inputs_r_reg[6] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[0]),
        .D(inputs_IBUF[6]),
        .Q(inputs_r[6]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[0].inputs_r_reg[7] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[0]),
        .D(inputs_IBUF[7]),
        .Q(inputs_r[7]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[0].inputs_r_reg[8] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[0]),
        .D(inputs_IBUF[8]),
        .Q(inputs_r[8]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[0].inputs_r_reg[9] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[0]),
        .D(inputs_IBUF[9]),
        .Q(inputs_r[9]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[12].inputs_r_reg[384] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[12]),
        .D(inputs_IBUF[0]),
        .Q(inputs_r[384]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[12].inputs_r_reg[385] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[12]),
        .D(inputs_IBUF[1]),
        .Q(inputs_r[385]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[12].inputs_r_reg[386] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[12]),
        .D(inputs_IBUF[2]),
        .Q(inputs_r[386]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[12].inputs_r_reg[387] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[12]),
        .D(inputs_IBUF[3]),
        .Q(inputs_r[387]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[12].inputs_r_reg[388] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[12]),
        .D(inputs_IBUF[4]),
        .Q(inputs_r[388]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[12].inputs_r_reg[389] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[12]),
        .D(inputs_IBUF[5]),
        .Q(inputs_r[389]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[12].inputs_r_reg[390] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[12]),
        .D(inputs_IBUF[6]),
        .Q(inputs_r[390]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[12].inputs_r_reg[391] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[12]),
        .D(inputs_IBUF[7]),
        .Q(inputs_r[391]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[12].inputs_r_reg[392] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[12]),
        .D(inputs_IBUF[8]),
        .Q(inputs_r[392]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[12].inputs_r_reg[393] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[12]),
        .D(inputs_IBUF[9]),
        .Q(inputs_r[393]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[12].inputs_r_reg[394] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[12]),
        .D(inputs_IBUF[10]),
        .Q(inputs_r[394]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[12].inputs_r_reg[395] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[12]),
        .D(inputs_IBUF[11]),
        .Q(inputs_r[395]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[12].inputs_r_reg[396] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[12]),
        .D(inputs_IBUF[12]),
        .Q(inputs_r[396]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[12].inputs_r_reg[397] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[12]),
        .D(inputs_IBUF[13]),
        .Q(inputs_r[397]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[12].inputs_r_reg[398] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[12]),
        .D(inputs_IBUF[14]),
        .Q(inputs_r[398]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[12].inputs_r_reg[399] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[12]),
        .D(inputs_IBUF[15]),
        .Q(inputs_r[399]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[12].inputs_r_reg[400] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[12]),
        .D(inputs_IBUF[16]),
        .Q(inputs_r[400]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[12].inputs_r_reg[401] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[12]),
        .D(inputs_IBUF[17]),
        .Q(inputs_r[401]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[12].inputs_r_reg[402] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[12]),
        .D(inputs_IBUF[18]),
        .Q(inputs_r[402]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[12].inputs_r_reg[403] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[12]),
        .D(inputs_IBUF[19]),
        .Q(inputs_r[403]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[12].inputs_r_reg[404] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[12]),
        .D(inputs_IBUF[20]),
        .Q(inputs_r[404]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[12].inputs_r_reg[405] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[12]),
        .D(inputs_IBUF[21]),
        .Q(inputs_r[405]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[12].inputs_r_reg[406] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[12]),
        .D(inputs_IBUF[22]),
        .Q(inputs_r[406]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[12].inputs_r_reg[407] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[12]),
        .D(inputs_IBUF[23]),
        .Q(inputs_r[407]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[12].inputs_r_reg[408] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[12]),
        .D(inputs_IBUF[24]),
        .Q(inputs_r[408]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[12].inputs_r_reg[409] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[12]),
        .D(inputs_IBUF[25]),
        .Q(inputs_r[409]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[12].inputs_r_reg[410] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[12]),
        .D(inputs_IBUF[26]),
        .Q(inputs_r[410]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[12].inputs_r_reg[411] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[12]),
        .D(inputs_IBUF[27]),
        .Q(inputs_r[411]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[12].inputs_r_reg[412] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[12]),
        .D(inputs_IBUF[28]),
        .Q(inputs_r[412]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[12].inputs_r_reg[413] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[12]),
        .D(inputs_IBUF[29]),
        .Q(inputs_r[413]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[12].inputs_r_reg[414] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[12]),
        .D(inputs_IBUF[30]),
        .Q(inputs_r[414]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[12].inputs_r_reg[415] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[12]),
        .D(inputs_IBUF[31]),
        .Q(inputs_r[415]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[13].inputs_r_reg[416] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[13]),
        .D(inputs_IBUF[0]),
        .Q(inputs_r[416]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[13].inputs_r_reg[417] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[13]),
        .D(inputs_IBUF[1]),
        .Q(inputs_r[417]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[13].inputs_r_reg[418] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[13]),
        .D(inputs_IBUF[2]),
        .Q(inputs_r[418]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[13].inputs_r_reg[419] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[13]),
        .D(inputs_IBUF[3]),
        .Q(inputs_r[419]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[13].inputs_r_reg[420] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[13]),
        .D(inputs_IBUF[4]),
        .Q(inputs_r[420]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[13].inputs_r_reg[421] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[13]),
        .D(inputs_IBUF[5]),
        .Q(inputs_r[421]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[13].inputs_r_reg[422] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[13]),
        .D(inputs_IBUF[6]),
        .Q(inputs_r[422]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[13].inputs_r_reg[423] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[13]),
        .D(inputs_IBUF[7]),
        .Q(inputs_r[423]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[13].inputs_r_reg[424] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[13]),
        .D(inputs_IBUF[8]),
        .Q(inputs_r[424]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[13].inputs_r_reg[425] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[13]),
        .D(inputs_IBUF[9]),
        .Q(inputs_r[425]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[13].inputs_r_reg[426] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[13]),
        .D(inputs_IBUF[10]),
        .Q(inputs_r[426]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[13].inputs_r_reg[427] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[13]),
        .D(inputs_IBUF[11]),
        .Q(inputs_r[427]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[13].inputs_r_reg[428] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[13]),
        .D(inputs_IBUF[12]),
        .Q(inputs_r[428]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[13].inputs_r_reg[429] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[13]),
        .D(inputs_IBUF[13]),
        .Q(inputs_r[429]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[13].inputs_r_reg[430] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[13]),
        .D(inputs_IBUF[14]),
        .Q(inputs_r[430]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[13].inputs_r_reg[431] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[13]),
        .D(inputs_IBUF[15]),
        .Q(inputs_r[431]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[13].inputs_r_reg[432] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[13]),
        .D(inputs_IBUF[16]),
        .Q(inputs_r[432]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[13].inputs_r_reg[433] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[13]),
        .D(inputs_IBUF[17]),
        .Q(inputs_r[433]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[13].inputs_r_reg[434] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[13]),
        .D(inputs_IBUF[18]),
        .Q(inputs_r[434]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[13].inputs_r_reg[435] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[13]),
        .D(inputs_IBUF[19]),
        .Q(inputs_r[435]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[13].inputs_r_reg[436] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[13]),
        .D(inputs_IBUF[20]),
        .Q(inputs_r[436]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[13].inputs_r_reg[437] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[13]),
        .D(inputs_IBUF[21]),
        .Q(inputs_r[437]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[13].inputs_r_reg[438] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[13]),
        .D(inputs_IBUF[22]),
        .Q(inputs_r[438]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[13].inputs_r_reg[439] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[13]),
        .D(inputs_IBUF[23]),
        .Q(inputs_r[439]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[13].inputs_r_reg[440] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[13]),
        .D(inputs_IBUF[24]),
        .Q(inputs_r[440]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[13].inputs_r_reg[441] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[13]),
        .D(inputs_IBUF[25]),
        .Q(inputs_r[441]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[13].inputs_r_reg[442] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[13]),
        .D(inputs_IBUF[26]),
        .Q(inputs_r[442]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[13].inputs_r_reg[443] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[13]),
        .D(inputs_IBUF[27]),
        .Q(inputs_r[443]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[13].inputs_r_reg[444] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[13]),
        .D(inputs_IBUF[28]),
        .Q(inputs_r[444]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[13].inputs_r_reg[445] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[13]),
        .D(inputs_IBUF[29]),
        .Q(inputs_r[445]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[13].inputs_r_reg[446] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[13]),
        .D(inputs_IBUF[30]),
        .Q(inputs_r[446]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[13].inputs_r_reg[447] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[13]),
        .D(inputs_IBUF[31]),
        .Q(inputs_r[447]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[14].inputs_r_reg[448] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[14]),
        .D(inputs_IBUF[0]),
        .Q(inputs_r[448]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[14].inputs_r_reg[449] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[14]),
        .D(inputs_IBUF[1]),
        .Q(inputs_r[449]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[14].inputs_r_reg[450] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[14]),
        .D(inputs_IBUF[2]),
        .Q(inputs_r[450]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[14].inputs_r_reg[451] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[14]),
        .D(inputs_IBUF[3]),
        .Q(inputs_r[451]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[14].inputs_r_reg[452] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[14]),
        .D(inputs_IBUF[4]),
        .Q(inputs_r[452]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[14].inputs_r_reg[453] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[14]),
        .D(inputs_IBUF[5]),
        .Q(inputs_r[453]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[14].inputs_r_reg[454] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[14]),
        .D(inputs_IBUF[6]),
        .Q(inputs_r[454]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[14].inputs_r_reg[455] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[14]),
        .D(inputs_IBUF[7]),
        .Q(inputs_r[455]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[14].inputs_r_reg[456] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[14]),
        .D(inputs_IBUF[8]),
        .Q(inputs_r[456]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[14].inputs_r_reg[457] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[14]),
        .D(inputs_IBUF[9]),
        .Q(inputs_r[457]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[14].inputs_r_reg[458] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[14]),
        .D(inputs_IBUF[10]),
        .Q(inputs_r[458]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[14].inputs_r_reg[459] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[14]),
        .D(inputs_IBUF[11]),
        .Q(inputs_r[459]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[14].inputs_r_reg[460] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[14]),
        .D(inputs_IBUF[12]),
        .Q(inputs_r[460]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[14].inputs_r_reg[461] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[14]),
        .D(inputs_IBUF[13]),
        .Q(inputs_r[461]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[14].inputs_r_reg[462] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[14]),
        .D(inputs_IBUF[14]),
        .Q(inputs_r[462]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[14].inputs_r_reg[463] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[14]),
        .D(inputs_IBUF[15]),
        .Q(inputs_r[463]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[14].inputs_r_reg[464] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[14]),
        .D(inputs_IBUF[16]),
        .Q(inputs_r[464]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[14].inputs_r_reg[465] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[14]),
        .D(inputs_IBUF[17]),
        .Q(inputs_r[465]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[14].inputs_r_reg[466] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[14]),
        .D(inputs_IBUF[18]),
        .Q(inputs_r[466]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[14].inputs_r_reg[467] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[14]),
        .D(inputs_IBUF[19]),
        .Q(inputs_r[467]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[14].inputs_r_reg[468] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[14]),
        .D(inputs_IBUF[20]),
        .Q(inputs_r[468]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[14].inputs_r_reg[469] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[14]),
        .D(inputs_IBUF[21]),
        .Q(inputs_r[469]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[14].inputs_r_reg[470] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[14]),
        .D(inputs_IBUF[22]),
        .Q(inputs_r[470]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[14].inputs_r_reg[471] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[14]),
        .D(inputs_IBUF[23]),
        .Q(inputs_r[471]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[14].inputs_r_reg[472] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[14]),
        .D(inputs_IBUF[24]),
        .Q(inputs_r[472]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[14].inputs_r_reg[473] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[14]),
        .D(inputs_IBUF[25]),
        .Q(inputs_r[473]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[14].inputs_r_reg[474] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[14]),
        .D(inputs_IBUF[26]),
        .Q(inputs_r[474]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[14].inputs_r_reg[475] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[14]),
        .D(inputs_IBUF[27]),
        .Q(inputs_r[475]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[14].inputs_r_reg[476] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[14]),
        .D(inputs_IBUF[28]),
        .Q(inputs_r[476]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[14].inputs_r_reg[477] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[14]),
        .D(inputs_IBUF[29]),
        .Q(inputs_r[477]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[14].inputs_r_reg[478] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[14]),
        .D(inputs_IBUF[30]),
        .Q(inputs_r[478]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[14].inputs_r_reg[479] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[14]),
        .D(inputs_IBUF[31]),
        .Q(inputs_r[479]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[15].inputs_r_reg[480] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[15]),
        .D(inputs_IBUF[0]),
        .Q(inputs_r[480]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[15].inputs_r_reg[481] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[15]),
        .D(inputs_IBUF[1]),
        .Q(inputs_r[481]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[15].inputs_r_reg[482] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[15]),
        .D(inputs_IBUF[2]),
        .Q(inputs_r[482]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[15].inputs_r_reg[483] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[15]),
        .D(inputs_IBUF[3]),
        .Q(inputs_r[483]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[15].inputs_r_reg[484] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[15]),
        .D(inputs_IBUF[4]),
        .Q(inputs_r[484]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[15].inputs_r_reg[485] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[15]),
        .D(inputs_IBUF[5]),
        .Q(inputs_r[485]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[15].inputs_r_reg[486] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[15]),
        .D(inputs_IBUF[6]),
        .Q(inputs_r[486]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[15].inputs_r_reg[487] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[15]),
        .D(inputs_IBUF[7]),
        .Q(inputs_r[487]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[15].inputs_r_reg[488] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[15]),
        .D(inputs_IBUF[8]),
        .Q(inputs_r[488]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[15].inputs_r_reg[489] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[15]),
        .D(inputs_IBUF[9]),
        .Q(inputs_r[489]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[15].inputs_r_reg[490] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[15]),
        .D(inputs_IBUF[10]),
        .Q(inputs_r[490]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[15].inputs_r_reg[491] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[15]),
        .D(inputs_IBUF[11]),
        .Q(inputs_r[491]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[15].inputs_r_reg[492] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[15]),
        .D(inputs_IBUF[12]),
        .Q(inputs_r[492]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[15].inputs_r_reg[493] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[15]),
        .D(inputs_IBUF[13]),
        .Q(inputs_r[493]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[15].inputs_r_reg[494] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[15]),
        .D(inputs_IBUF[14]),
        .Q(inputs_r[494]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[15].inputs_r_reg[495] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[15]),
        .D(inputs_IBUF[15]),
        .Q(inputs_r[495]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[15].inputs_r_reg[496] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[15]),
        .D(inputs_IBUF[16]),
        .Q(inputs_r[496]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[15].inputs_r_reg[497] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[15]),
        .D(inputs_IBUF[17]),
        .Q(inputs_r[497]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[15].inputs_r_reg[498] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[15]),
        .D(inputs_IBUF[18]),
        .Q(inputs_r[498]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[15].inputs_r_reg[499] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[15]),
        .D(inputs_IBUF[19]),
        .Q(inputs_r[499]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[15].inputs_r_reg[500] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[15]),
        .D(inputs_IBUF[20]),
        .Q(inputs_r[500]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[15].inputs_r_reg[501] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[15]),
        .D(inputs_IBUF[21]),
        .Q(inputs_r[501]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[15].inputs_r_reg[502] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[15]),
        .D(inputs_IBUF[22]),
        .Q(inputs_r[502]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[15].inputs_r_reg[503] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[15]),
        .D(inputs_IBUF[23]),
        .Q(inputs_r[503]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[15].inputs_r_reg[504] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[15]),
        .D(inputs_IBUF[24]),
        .Q(inputs_r[504]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[15].inputs_r_reg[505] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[15]),
        .D(inputs_IBUF[25]),
        .Q(inputs_r[505]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[15].inputs_r_reg[506] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[15]),
        .D(inputs_IBUF[26]),
        .Q(inputs_r[506]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[15].inputs_r_reg[507] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[15]),
        .D(inputs_IBUF[27]),
        .Q(inputs_r[507]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[15].inputs_r_reg[508] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[15]),
        .D(inputs_IBUF[28]),
        .Q(inputs_r[508]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[15].inputs_r_reg[509] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[15]),
        .D(inputs_IBUF[29]),
        .Q(inputs_r[509]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[15].inputs_r_reg[510] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[15]),
        .D(inputs_IBUF[30]),
        .Q(inputs_r[510]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[15].inputs_r_reg[511] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[15]),
        .D(inputs_IBUF[31]),
        .Q(inputs_r[511]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[16].inputs_r_reg[512] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[16]),
        .D(inputs_IBUF[0]),
        .Q(inputs_r[512]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[16].inputs_r_reg[513] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[16]),
        .D(inputs_IBUF[1]),
        .Q(inputs_r[513]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[16].inputs_r_reg[514] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[16]),
        .D(inputs_IBUF[2]),
        .Q(inputs_r[514]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[16].inputs_r_reg[515] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[16]),
        .D(inputs_IBUF[3]),
        .Q(inputs_r[515]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[16].inputs_r_reg[516] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[16]),
        .D(inputs_IBUF[4]),
        .Q(inputs_r[516]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[16].inputs_r_reg[517] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[16]),
        .D(inputs_IBUF[5]),
        .Q(inputs_r[517]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[16].inputs_r_reg[518] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[16]),
        .D(inputs_IBUF[6]),
        .Q(inputs_r[518]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[16].inputs_r_reg[519] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[16]),
        .D(inputs_IBUF[7]),
        .Q(inputs_r[519]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[16].inputs_r_reg[520] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[16]),
        .D(inputs_IBUF[8]),
        .Q(inputs_r[520]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[16].inputs_r_reg[521] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[16]),
        .D(inputs_IBUF[9]),
        .Q(inputs_r[521]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[16].inputs_r_reg[522] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[16]),
        .D(inputs_IBUF[10]),
        .Q(inputs_r[522]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[16].inputs_r_reg[523] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[16]),
        .D(inputs_IBUF[11]),
        .Q(inputs_r[523]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[16].inputs_r_reg[524] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[16]),
        .D(inputs_IBUF[12]),
        .Q(inputs_r[524]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[16].inputs_r_reg[525] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[16]),
        .D(inputs_IBUF[13]),
        .Q(inputs_r[525]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[16].inputs_r_reg[526] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[16]),
        .D(inputs_IBUF[14]),
        .Q(inputs_r[526]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[16].inputs_r_reg[527] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[16]),
        .D(inputs_IBUF[15]),
        .Q(inputs_r[527]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[16].inputs_r_reg[528] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[16]),
        .D(inputs_IBUF[16]),
        .Q(inputs_r[528]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[16].inputs_r_reg[529] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[16]),
        .D(inputs_IBUF[17]),
        .Q(inputs_r[529]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[16].inputs_r_reg[530] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[16]),
        .D(inputs_IBUF[18]),
        .Q(inputs_r[530]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[16].inputs_r_reg[531] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[16]),
        .D(inputs_IBUF[19]),
        .Q(inputs_r[531]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[16].inputs_r_reg[532] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[16]),
        .D(inputs_IBUF[20]),
        .Q(inputs_r[532]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[16].inputs_r_reg[533] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[16]),
        .D(inputs_IBUF[21]),
        .Q(inputs_r[533]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[16].inputs_r_reg[534] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[16]),
        .D(inputs_IBUF[22]),
        .Q(inputs_r[534]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[16].inputs_r_reg[535] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[16]),
        .D(inputs_IBUF[23]),
        .Q(inputs_r[535]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[16].inputs_r_reg[536] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[16]),
        .D(inputs_IBUF[24]),
        .Q(inputs_r[536]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[16].inputs_r_reg[537] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[16]),
        .D(inputs_IBUF[25]),
        .Q(inputs_r[537]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[16].inputs_r_reg[538] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[16]),
        .D(inputs_IBUF[26]),
        .Q(inputs_r[538]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[16].inputs_r_reg[539] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[16]),
        .D(inputs_IBUF[27]),
        .Q(inputs_r[539]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[16].inputs_r_reg[540] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[16]),
        .D(inputs_IBUF[28]),
        .Q(inputs_r[540]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[16].inputs_r_reg[541] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[16]),
        .D(inputs_IBUF[29]),
        .Q(inputs_r[541]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[16].inputs_r_reg[542] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[16]),
        .D(inputs_IBUF[30]),
        .Q(inputs_r[542]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[16].inputs_r_reg[543] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[16]),
        .D(inputs_IBUF[31]),
        .Q(inputs_r[543]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[17].inputs_r_reg[544] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[17]),
        .D(inputs_IBUF[0]),
        .Q(inputs_r[544]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[17].inputs_r_reg[545] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[17]),
        .D(inputs_IBUF[1]),
        .Q(inputs_r[545]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[17].inputs_r_reg[546] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[17]),
        .D(inputs_IBUF[2]),
        .Q(inputs_r[546]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[17].inputs_r_reg[547] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[17]),
        .D(inputs_IBUF[3]),
        .Q(inputs_r[547]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[17].inputs_r_reg[548] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[17]),
        .D(inputs_IBUF[4]),
        .Q(inputs_r[548]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[17].inputs_r_reg[549] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[17]),
        .D(inputs_IBUF[5]),
        .Q(inputs_r[549]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[17].inputs_r_reg[550] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[17]),
        .D(inputs_IBUF[6]),
        .Q(inputs_r[550]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[17].inputs_r_reg[551] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[17]),
        .D(inputs_IBUF[7]),
        .Q(inputs_r[551]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[17].inputs_r_reg[552] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[17]),
        .D(inputs_IBUF[8]),
        .Q(inputs_r[552]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[17].inputs_r_reg[553] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[17]),
        .D(inputs_IBUF[9]),
        .Q(inputs_r[553]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[17].inputs_r_reg[554] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[17]),
        .D(inputs_IBUF[10]),
        .Q(inputs_r[554]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[17].inputs_r_reg[555] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[17]),
        .D(inputs_IBUF[11]),
        .Q(inputs_r[555]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[17].inputs_r_reg[556] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[17]),
        .D(inputs_IBUF[12]),
        .Q(inputs_r[556]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[17].inputs_r_reg[557] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[17]),
        .D(inputs_IBUF[13]),
        .Q(inputs_r[557]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[17].inputs_r_reg[558] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[17]),
        .D(inputs_IBUF[14]),
        .Q(inputs_r[558]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[17].inputs_r_reg[559] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[17]),
        .D(inputs_IBUF[15]),
        .Q(inputs_r[559]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[17].inputs_r_reg[560] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[17]),
        .D(inputs_IBUF[16]),
        .Q(inputs_r[560]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[17].inputs_r_reg[561] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[17]),
        .D(inputs_IBUF[17]),
        .Q(inputs_r[561]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[17].inputs_r_reg[562] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[17]),
        .D(inputs_IBUF[18]),
        .Q(inputs_r[562]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[17].inputs_r_reg[563] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[17]),
        .D(inputs_IBUF[19]),
        .Q(inputs_r[563]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[17].inputs_r_reg[564] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[17]),
        .D(inputs_IBUF[20]),
        .Q(inputs_r[564]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[17].inputs_r_reg[565] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[17]),
        .D(inputs_IBUF[21]),
        .Q(inputs_r[565]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[17].inputs_r_reg[566] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[17]),
        .D(inputs_IBUF[22]),
        .Q(inputs_r[566]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[17].inputs_r_reg[567] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[17]),
        .D(inputs_IBUF[23]),
        .Q(inputs_r[567]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[17].inputs_r_reg[568] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[17]),
        .D(inputs_IBUF[24]),
        .Q(inputs_r[568]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[17].inputs_r_reg[569] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[17]),
        .D(inputs_IBUF[25]),
        .Q(inputs_r[569]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[17].inputs_r_reg[570] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[17]),
        .D(inputs_IBUF[26]),
        .Q(inputs_r[570]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[17].inputs_r_reg[571] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[17]),
        .D(inputs_IBUF[27]),
        .Q(inputs_r[571]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[17].inputs_r_reg[572] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[17]),
        .D(inputs_IBUF[28]),
        .Q(inputs_r[572]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[17].inputs_r_reg[573] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[17]),
        .D(inputs_IBUF[29]),
        .Q(inputs_r[573]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[17].inputs_r_reg[574] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[17]),
        .D(inputs_IBUF[30]),
        .Q(inputs_r[574]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[17].inputs_r_reg[575] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[17]),
        .D(inputs_IBUF[31]),
        .Q(inputs_r[575]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[18].inputs_r_reg[576] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[18]),
        .D(inputs_IBUF[0]),
        .Q(inputs_r[576]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[18].inputs_r_reg[577] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[18]),
        .D(inputs_IBUF[1]),
        .Q(inputs_r[577]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[18].inputs_r_reg[578] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[18]),
        .D(inputs_IBUF[2]),
        .Q(inputs_r[578]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[18].inputs_r_reg[579] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[18]),
        .D(inputs_IBUF[3]),
        .Q(inputs_r[579]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[18].inputs_r_reg[580] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[18]),
        .D(inputs_IBUF[4]),
        .Q(inputs_r[580]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[18].inputs_r_reg[581] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[18]),
        .D(inputs_IBUF[5]),
        .Q(inputs_r[581]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[18].inputs_r_reg[582] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[18]),
        .D(inputs_IBUF[6]),
        .Q(inputs_r[582]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[18].inputs_r_reg[583] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[18]),
        .D(inputs_IBUF[7]),
        .Q(inputs_r[583]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[18].inputs_r_reg[584] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[18]),
        .D(inputs_IBUF[8]),
        .Q(inputs_r[584]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[18].inputs_r_reg[585] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[18]),
        .D(inputs_IBUF[9]),
        .Q(inputs_r[585]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[18].inputs_r_reg[586] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[18]),
        .D(inputs_IBUF[10]),
        .Q(inputs_r[586]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[18].inputs_r_reg[587] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[18]),
        .D(inputs_IBUF[11]),
        .Q(inputs_r[587]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[18].inputs_r_reg[588] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[18]),
        .D(inputs_IBUF[12]),
        .Q(inputs_r[588]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[18].inputs_r_reg[589] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[18]),
        .D(inputs_IBUF[13]),
        .Q(inputs_r[589]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[18].inputs_r_reg[590] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[18]),
        .D(inputs_IBUF[14]),
        .Q(inputs_r[590]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[18].inputs_r_reg[591] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[18]),
        .D(inputs_IBUF[15]),
        .Q(inputs_r[591]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[18].inputs_r_reg[592] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[18]),
        .D(inputs_IBUF[16]),
        .Q(inputs_r[592]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[18].inputs_r_reg[593] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[18]),
        .D(inputs_IBUF[17]),
        .Q(inputs_r[593]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[18].inputs_r_reg[594] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[18]),
        .D(inputs_IBUF[18]),
        .Q(inputs_r[594]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[18].inputs_r_reg[595] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[18]),
        .D(inputs_IBUF[19]),
        .Q(inputs_r[595]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[18].inputs_r_reg[596] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[18]),
        .D(inputs_IBUF[20]),
        .Q(inputs_r[596]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[18].inputs_r_reg[597] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[18]),
        .D(inputs_IBUF[21]),
        .Q(inputs_r[597]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[18].inputs_r_reg[598] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[18]),
        .D(inputs_IBUF[22]),
        .Q(inputs_r[598]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[18].inputs_r_reg[599] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[18]),
        .D(inputs_IBUF[23]),
        .Q(inputs_r[599]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[18].inputs_r_reg[600] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[18]),
        .D(inputs_IBUF[24]),
        .Q(inputs_r[600]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[18].inputs_r_reg[601] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[18]),
        .D(inputs_IBUF[25]),
        .Q(inputs_r[601]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[18].inputs_r_reg[602] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[18]),
        .D(inputs_IBUF[26]),
        .Q(inputs_r[602]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[18].inputs_r_reg[603] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[18]),
        .D(inputs_IBUF[27]),
        .Q(inputs_r[603]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[18].inputs_r_reg[604] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[18]),
        .D(inputs_IBUF[28]),
        .Q(inputs_r[604]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[18].inputs_r_reg[605] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[18]),
        .D(inputs_IBUF[29]),
        .Q(inputs_r[605]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[18].inputs_r_reg[606] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[18]),
        .D(inputs_IBUF[30]),
        .Q(inputs_r[606]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[18].inputs_r_reg[607] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[18]),
        .D(inputs_IBUF[31]),
        .Q(inputs_r[607]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[19].inputs_r_reg[608] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[19]),
        .D(inputs_IBUF[0]),
        .Q(inputs_r[608]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[19].inputs_r_reg[609] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[19]),
        .D(inputs_IBUF[1]),
        .Q(inputs_r[609]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[19].inputs_r_reg[610] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[19]),
        .D(inputs_IBUF[2]),
        .Q(inputs_r[610]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[19].inputs_r_reg[611] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[19]),
        .D(inputs_IBUF[3]),
        .Q(inputs_r[611]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[19].inputs_r_reg[612] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[19]),
        .D(inputs_IBUF[4]),
        .Q(inputs_r[612]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[19].inputs_r_reg[613] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[19]),
        .D(inputs_IBUF[5]),
        .Q(inputs_r[613]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[19].inputs_r_reg[614] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[19]),
        .D(inputs_IBUF[6]),
        .Q(inputs_r[614]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[19].inputs_r_reg[615] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[19]),
        .D(inputs_IBUF[7]),
        .Q(inputs_r[615]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[19].inputs_r_reg[616] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[19]),
        .D(inputs_IBUF[8]),
        .Q(inputs_r[616]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[19].inputs_r_reg[617] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[19]),
        .D(inputs_IBUF[9]),
        .Q(inputs_r[617]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[19].inputs_r_reg[618] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[19]),
        .D(inputs_IBUF[10]),
        .Q(inputs_r[618]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[19].inputs_r_reg[619] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[19]),
        .D(inputs_IBUF[11]),
        .Q(inputs_r[619]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[19].inputs_r_reg[620] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[19]),
        .D(inputs_IBUF[12]),
        .Q(inputs_r[620]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[19].inputs_r_reg[621] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[19]),
        .D(inputs_IBUF[13]),
        .Q(inputs_r[621]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[19].inputs_r_reg[622] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[19]),
        .D(inputs_IBUF[14]),
        .Q(inputs_r[622]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[19].inputs_r_reg[623] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[19]),
        .D(inputs_IBUF[15]),
        .Q(inputs_r[623]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[19].inputs_r_reg[624] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[19]),
        .D(inputs_IBUF[16]),
        .Q(inputs_r[624]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[19].inputs_r_reg[625] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[19]),
        .D(inputs_IBUF[17]),
        .Q(inputs_r[625]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[19].inputs_r_reg[626] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[19]),
        .D(inputs_IBUF[18]),
        .Q(inputs_r[626]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[19].inputs_r_reg[627] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[19]),
        .D(inputs_IBUF[19]),
        .Q(inputs_r[627]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[19].inputs_r_reg[628] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[19]),
        .D(inputs_IBUF[20]),
        .Q(inputs_r[628]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[19].inputs_r_reg[629] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[19]),
        .D(inputs_IBUF[21]),
        .Q(inputs_r[629]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[19].inputs_r_reg[630] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[19]),
        .D(inputs_IBUF[22]),
        .Q(inputs_r[630]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[19].inputs_r_reg[631] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[19]),
        .D(inputs_IBUF[23]),
        .Q(inputs_r[631]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[19].inputs_r_reg[632] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[19]),
        .D(inputs_IBUF[24]),
        .Q(inputs_r[632]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[19].inputs_r_reg[633] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[19]),
        .D(inputs_IBUF[25]),
        .Q(inputs_r[633]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[19].inputs_r_reg[634] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[19]),
        .D(inputs_IBUF[26]),
        .Q(inputs_r[634]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[19].inputs_r_reg[635] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[19]),
        .D(inputs_IBUF[27]),
        .Q(inputs_r[635]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[19].inputs_r_reg[636] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[19]),
        .D(inputs_IBUF[28]),
        .Q(inputs_r[636]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[19].inputs_r_reg[637] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[19]),
        .D(inputs_IBUF[29]),
        .Q(inputs_r[637]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[19].inputs_r_reg[638] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[19]),
        .D(inputs_IBUF[30]),
        .Q(inputs_r[638]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[19].inputs_r_reg[639] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[19]),
        .D(inputs_IBUF[31]),
        .Q(inputs_r[639]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[1].inputs_r_reg[32] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[1]),
        .D(inputs_IBUF[0]),
        .Q(inputs_r[32]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[1].inputs_r_reg[33] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[1]),
        .D(inputs_IBUF[1]),
        .Q(inputs_r[33]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[1].inputs_r_reg[34] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[1]),
        .D(inputs_IBUF[2]),
        .Q(inputs_r[34]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[1].inputs_r_reg[35] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[1]),
        .D(inputs_IBUF[3]),
        .Q(inputs_r[35]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[1].inputs_r_reg[36] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[1]),
        .D(inputs_IBUF[4]),
        .Q(inputs_r[36]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[1].inputs_r_reg[37] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[1]),
        .D(inputs_IBUF[5]),
        .Q(inputs_r[37]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[1].inputs_r_reg[38] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[1]),
        .D(inputs_IBUF[6]),
        .Q(inputs_r[38]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[1].inputs_r_reg[39] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[1]),
        .D(inputs_IBUF[7]),
        .Q(inputs_r[39]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[1].inputs_r_reg[40] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[1]),
        .D(inputs_IBUF[8]),
        .Q(inputs_r[40]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[1].inputs_r_reg[41] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[1]),
        .D(inputs_IBUF[9]),
        .Q(inputs_r[41]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[1].inputs_r_reg[42] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[1]),
        .D(inputs_IBUF[10]),
        .Q(inputs_r[42]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[1].inputs_r_reg[43] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[1]),
        .D(inputs_IBUF[11]),
        .Q(inputs_r[43]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[1].inputs_r_reg[44] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[1]),
        .D(inputs_IBUF[12]),
        .Q(inputs_r[44]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[1].inputs_r_reg[45] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[1]),
        .D(inputs_IBUF[13]),
        .Q(inputs_r[45]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[1].inputs_r_reg[46] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[1]),
        .D(inputs_IBUF[14]),
        .Q(inputs_r[46]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[1].inputs_r_reg[47] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[1]),
        .D(inputs_IBUF[15]),
        .Q(inputs_r[47]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[1].inputs_r_reg[48] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[1]),
        .D(inputs_IBUF[16]),
        .Q(inputs_r[48]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[1].inputs_r_reg[49] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[1]),
        .D(inputs_IBUF[17]),
        .Q(inputs_r[49]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[1].inputs_r_reg[50] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[1]),
        .D(inputs_IBUF[18]),
        .Q(inputs_r[50]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[1].inputs_r_reg[51] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[1]),
        .D(inputs_IBUF[19]),
        .Q(inputs_r[51]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[1].inputs_r_reg[52] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[1]),
        .D(inputs_IBUF[20]),
        .Q(inputs_r[52]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[1].inputs_r_reg[53] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[1]),
        .D(inputs_IBUF[21]),
        .Q(inputs_r[53]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[1].inputs_r_reg[54] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[1]),
        .D(inputs_IBUF[22]),
        .Q(inputs_r[54]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[1].inputs_r_reg[55] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[1]),
        .D(inputs_IBUF[23]),
        .Q(inputs_r[55]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[1].inputs_r_reg[56] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[1]),
        .D(inputs_IBUF[24]),
        .Q(inputs_r[56]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[1].inputs_r_reg[57] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[1]),
        .D(inputs_IBUF[25]),
        .Q(inputs_r[57]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[1].inputs_r_reg[58] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[1]),
        .D(inputs_IBUF[26]),
        .Q(inputs_r[58]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[1].inputs_r_reg[59] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[1]),
        .D(inputs_IBUF[27]),
        .Q(inputs_r[59]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[1].inputs_r_reg[60] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[1]),
        .D(inputs_IBUF[28]),
        .Q(inputs_r[60]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[1].inputs_r_reg[61] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[1]),
        .D(inputs_IBUF[29]),
        .Q(inputs_r[61]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[1].inputs_r_reg[62] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[1]),
        .D(inputs_IBUF[30]),
        .Q(inputs_r[62]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[1].inputs_r_reg[63] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[1]),
        .D(inputs_IBUF[31]),
        .Q(inputs_r[63]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[20].inputs_r_reg[640] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[20]),
        .D(inputs_IBUF[0]),
        .Q(inputs_r[640]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[20].inputs_r_reg[641] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[20]),
        .D(inputs_IBUF[1]),
        .Q(inputs_r[641]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[20].inputs_r_reg[642] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[20]),
        .D(inputs_IBUF[2]),
        .Q(inputs_r[642]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[20].inputs_r_reg[643] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[20]),
        .D(inputs_IBUF[3]),
        .Q(inputs_r[643]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[20].inputs_r_reg[644] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[20]),
        .D(inputs_IBUF[4]),
        .Q(inputs_r[644]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[20].inputs_r_reg[645] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[20]),
        .D(inputs_IBUF[5]),
        .Q(inputs_r[645]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[20].inputs_r_reg[646] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[20]),
        .D(inputs_IBUF[6]),
        .Q(inputs_r[646]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[20].inputs_r_reg[647] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[20]),
        .D(inputs_IBUF[7]),
        .Q(inputs_r[647]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[20].inputs_r_reg[648] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[20]),
        .D(inputs_IBUF[8]),
        .Q(inputs_r[648]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[20].inputs_r_reg[649] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[20]),
        .D(inputs_IBUF[9]),
        .Q(inputs_r[649]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[20].inputs_r_reg[650] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[20]),
        .D(inputs_IBUF[10]),
        .Q(inputs_r[650]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[20].inputs_r_reg[651] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[20]),
        .D(inputs_IBUF[11]),
        .Q(inputs_r[651]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[20].inputs_r_reg[652] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[20]),
        .D(inputs_IBUF[12]),
        .Q(inputs_r[652]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[20].inputs_r_reg[653] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[20]),
        .D(inputs_IBUF[13]),
        .Q(inputs_r[653]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[20].inputs_r_reg[654] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[20]),
        .D(inputs_IBUF[14]),
        .Q(inputs_r[654]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[20].inputs_r_reg[655] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[20]),
        .D(inputs_IBUF[15]),
        .Q(inputs_r[655]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[20].inputs_r_reg[656] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[20]),
        .D(inputs_IBUF[16]),
        .Q(inputs_r[656]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[20].inputs_r_reg[657] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[20]),
        .D(inputs_IBUF[17]),
        .Q(inputs_r[657]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[20].inputs_r_reg[658] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[20]),
        .D(inputs_IBUF[18]),
        .Q(inputs_r[658]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[20].inputs_r_reg[659] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[20]),
        .D(inputs_IBUF[19]),
        .Q(inputs_r[659]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[20].inputs_r_reg[660] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[20]),
        .D(inputs_IBUF[20]),
        .Q(inputs_r[660]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[20].inputs_r_reg[661] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[20]),
        .D(inputs_IBUF[21]),
        .Q(inputs_r[661]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[20].inputs_r_reg[662] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[20]),
        .D(inputs_IBUF[22]),
        .Q(inputs_r[662]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[20].inputs_r_reg[663] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[20]),
        .D(inputs_IBUF[23]),
        .Q(inputs_r[663]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[20].inputs_r_reg[664] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[20]),
        .D(inputs_IBUF[24]),
        .Q(inputs_r[664]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[20].inputs_r_reg[665] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[20]),
        .D(inputs_IBUF[25]),
        .Q(inputs_r[665]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[20].inputs_r_reg[666] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[20]),
        .D(inputs_IBUF[26]),
        .Q(inputs_r[666]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[20].inputs_r_reg[667] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[20]),
        .D(inputs_IBUF[27]),
        .Q(inputs_r[667]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[20].inputs_r_reg[668] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[20]),
        .D(inputs_IBUF[28]),
        .Q(inputs_r[668]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[20].inputs_r_reg[669] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[20]),
        .D(inputs_IBUF[29]),
        .Q(inputs_r[669]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[20].inputs_r_reg[670] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[20]),
        .D(inputs_IBUF[30]),
        .Q(inputs_r[670]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[20].inputs_r_reg[671] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[20]),
        .D(inputs_IBUF[31]),
        .Q(inputs_r[671]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[21].inputs_r_reg[672] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[21]),
        .D(inputs_IBUF[0]),
        .Q(inputs_r[672]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[21].inputs_r_reg[673] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[21]),
        .D(inputs_IBUF[1]),
        .Q(inputs_r[673]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[21].inputs_r_reg[674] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[21]),
        .D(inputs_IBUF[2]),
        .Q(inputs_r[674]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[21].inputs_r_reg[675] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[21]),
        .D(inputs_IBUF[3]),
        .Q(inputs_r[675]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[21].inputs_r_reg[676] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[21]),
        .D(inputs_IBUF[4]),
        .Q(inputs_r[676]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[21].inputs_r_reg[677] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[21]),
        .D(inputs_IBUF[5]),
        .Q(inputs_r[677]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[21].inputs_r_reg[678] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[21]),
        .D(inputs_IBUF[6]),
        .Q(inputs_r[678]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[21].inputs_r_reg[679] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[21]),
        .D(inputs_IBUF[7]),
        .Q(inputs_r[679]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[21].inputs_r_reg[680] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[21]),
        .D(inputs_IBUF[8]),
        .Q(inputs_r[680]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[21].inputs_r_reg[681] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[21]),
        .D(inputs_IBUF[9]),
        .Q(inputs_r[681]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[21].inputs_r_reg[682] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[21]),
        .D(inputs_IBUF[10]),
        .Q(inputs_r[682]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[21].inputs_r_reg[683] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[21]),
        .D(inputs_IBUF[11]),
        .Q(inputs_r[683]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[21].inputs_r_reg[684] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[21]),
        .D(inputs_IBUF[12]),
        .Q(inputs_r[684]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[21].inputs_r_reg[685] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[21]),
        .D(inputs_IBUF[13]),
        .Q(inputs_r[685]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[21].inputs_r_reg[686] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[21]),
        .D(inputs_IBUF[14]),
        .Q(inputs_r[686]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[21].inputs_r_reg[687] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[21]),
        .D(inputs_IBUF[15]),
        .Q(inputs_r[687]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[21].inputs_r_reg[688] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[21]),
        .D(inputs_IBUF[16]),
        .Q(inputs_r[688]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[21].inputs_r_reg[689] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[21]),
        .D(inputs_IBUF[17]),
        .Q(inputs_r[689]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[21].inputs_r_reg[690] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[21]),
        .D(inputs_IBUF[18]),
        .Q(inputs_r[690]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[21].inputs_r_reg[691] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[21]),
        .D(inputs_IBUF[19]),
        .Q(inputs_r[691]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[21].inputs_r_reg[692] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[21]),
        .D(inputs_IBUF[20]),
        .Q(inputs_r[692]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[21].inputs_r_reg[693] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[21]),
        .D(inputs_IBUF[21]),
        .Q(inputs_r[693]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[21].inputs_r_reg[694] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[21]),
        .D(inputs_IBUF[22]),
        .Q(inputs_r[694]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[21].inputs_r_reg[695] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[21]),
        .D(inputs_IBUF[23]),
        .Q(inputs_r[695]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[21].inputs_r_reg[696] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[21]),
        .D(inputs_IBUF[24]),
        .Q(inputs_r[696]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[21].inputs_r_reg[697] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[21]),
        .D(inputs_IBUF[25]),
        .Q(inputs_r[697]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[21].inputs_r_reg[698] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[21]),
        .D(inputs_IBUF[26]),
        .Q(inputs_r[698]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[21].inputs_r_reg[699] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[21]),
        .D(inputs_IBUF[27]),
        .Q(inputs_r[699]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[21].inputs_r_reg[700] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[21]),
        .D(inputs_IBUF[28]),
        .Q(inputs_r[700]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[21].inputs_r_reg[701] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[21]),
        .D(inputs_IBUF[29]),
        .Q(inputs_r[701]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[21].inputs_r_reg[702] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[21]),
        .D(inputs_IBUF[30]),
        .Q(inputs_r[702]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[21].inputs_r_reg[703] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[21]),
        .D(inputs_IBUF[31]),
        .Q(inputs_r[703]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[22].inputs_r_reg[704] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[22]),
        .D(inputs_IBUF[0]),
        .Q(inputs_r[704]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[22].inputs_r_reg[705] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[22]),
        .D(inputs_IBUF[1]),
        .Q(inputs_r[705]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[22].inputs_r_reg[706] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[22]),
        .D(inputs_IBUF[2]),
        .Q(inputs_r[706]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[22].inputs_r_reg[707] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[22]),
        .D(inputs_IBUF[3]),
        .Q(inputs_r[707]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[22].inputs_r_reg[708] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[22]),
        .D(inputs_IBUF[4]),
        .Q(inputs_r[708]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[22].inputs_r_reg[709] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[22]),
        .D(inputs_IBUF[5]),
        .Q(inputs_r[709]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[22].inputs_r_reg[710] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[22]),
        .D(inputs_IBUF[6]),
        .Q(inputs_r[710]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[22].inputs_r_reg[711] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[22]),
        .D(inputs_IBUF[7]),
        .Q(inputs_r[711]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[22].inputs_r_reg[712] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[22]),
        .D(inputs_IBUF[8]),
        .Q(inputs_r[712]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[22].inputs_r_reg[713] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[22]),
        .D(inputs_IBUF[9]),
        .Q(inputs_r[713]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[22].inputs_r_reg[714] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[22]),
        .D(inputs_IBUF[10]),
        .Q(inputs_r[714]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[22].inputs_r_reg[715] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[22]),
        .D(inputs_IBUF[11]),
        .Q(inputs_r[715]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[22].inputs_r_reg[716] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[22]),
        .D(inputs_IBUF[12]),
        .Q(inputs_r[716]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[22].inputs_r_reg[717] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[22]),
        .D(inputs_IBUF[13]),
        .Q(inputs_r[717]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[22].inputs_r_reg[718] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[22]),
        .D(inputs_IBUF[14]),
        .Q(inputs_r[718]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[22].inputs_r_reg[719] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[22]),
        .D(inputs_IBUF[15]),
        .Q(inputs_r[719]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[22].inputs_r_reg[720] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[22]),
        .D(inputs_IBUF[16]),
        .Q(inputs_r[720]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[22].inputs_r_reg[721] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[22]),
        .D(inputs_IBUF[17]),
        .Q(inputs_r[721]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[22].inputs_r_reg[722] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[22]),
        .D(inputs_IBUF[18]),
        .Q(inputs_r[722]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[22].inputs_r_reg[723] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[22]),
        .D(inputs_IBUF[19]),
        .Q(inputs_r[723]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[22].inputs_r_reg[724] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[22]),
        .D(inputs_IBUF[20]),
        .Q(inputs_r[724]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[2].inputs_r_reg[64] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[2]),
        .D(inputs_IBUF[0]),
        .Q(inputs_r[64]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[2].inputs_r_reg[65] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[2]),
        .D(inputs_IBUF[1]),
        .Q(inputs_r[65]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[2].inputs_r_reg[66] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[2]),
        .D(inputs_IBUF[2]),
        .Q(inputs_r[66]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[2].inputs_r_reg[67] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[2]),
        .D(inputs_IBUF[3]),
        .Q(inputs_r[67]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[2].inputs_r_reg[68] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[2]),
        .D(inputs_IBUF[4]),
        .Q(inputs_r[68]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[2].inputs_r_reg[69] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[2]),
        .D(inputs_IBUF[5]),
        .Q(inputs_r[69]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[2].inputs_r_reg[70] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[2]),
        .D(inputs_IBUF[6]),
        .Q(inputs_r[70]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[2].inputs_r_reg[71] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[2]),
        .D(inputs_IBUF[7]),
        .Q(inputs_r[71]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[2].inputs_r_reg[72] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[2]),
        .D(inputs_IBUF[8]),
        .Q(inputs_r[72]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[2].inputs_r_reg[73] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[2]),
        .D(inputs_IBUF[9]),
        .Q(inputs_r[73]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[2].inputs_r_reg[74] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[2]),
        .D(inputs_IBUF[10]),
        .Q(inputs_r[74]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[2].inputs_r_reg[75] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[2]),
        .D(inputs_IBUF[11]),
        .Q(inputs_r[75]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[2].inputs_r_reg[76] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[2]),
        .D(inputs_IBUF[12]),
        .Q(inputs_r[76]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[2].inputs_r_reg[77] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[2]),
        .D(inputs_IBUF[13]),
        .Q(inputs_r[77]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[2].inputs_r_reg[78] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[2]),
        .D(inputs_IBUF[14]),
        .Q(inputs_r[78]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[2].inputs_r_reg[79] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[2]),
        .D(inputs_IBUF[15]),
        .Q(inputs_r[79]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[2].inputs_r_reg[80] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[2]),
        .D(inputs_IBUF[16]),
        .Q(inputs_r[80]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[2].inputs_r_reg[81] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[2]),
        .D(inputs_IBUF[17]),
        .Q(inputs_r[81]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[2].inputs_r_reg[82] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[2]),
        .D(inputs_IBUF[18]),
        .Q(inputs_r[82]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[2].inputs_r_reg[83] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[2]),
        .D(inputs_IBUF[19]),
        .Q(inputs_r[83]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[2].inputs_r_reg[84] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[2]),
        .D(inputs_IBUF[20]),
        .Q(inputs_r[84]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[2].inputs_r_reg[85] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[2]),
        .D(inputs_IBUF[21]),
        .Q(inputs_r[85]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[2].inputs_r_reg[86] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[2]),
        .D(inputs_IBUF[22]),
        .Q(inputs_r[86]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[2].inputs_r_reg[87] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[2]),
        .D(inputs_IBUF[23]),
        .Q(inputs_r[87]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[2].inputs_r_reg[88] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[2]),
        .D(inputs_IBUF[24]),
        .Q(inputs_r[88]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[2].inputs_r_reg[89] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[2]),
        .D(inputs_IBUF[25]),
        .Q(inputs_r[89]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[2].inputs_r_reg[90] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[2]),
        .D(inputs_IBUF[26]),
        .Q(inputs_r[90]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[2].inputs_r_reg[91] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[2]),
        .D(inputs_IBUF[27]),
        .Q(inputs_r[91]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[2].inputs_r_reg[92] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[2]),
        .D(inputs_IBUF[28]),
        .Q(inputs_r[92]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[2].inputs_r_reg[93] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[2]),
        .D(inputs_IBUF[29]),
        .Q(inputs_r[93]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[2].inputs_r_reg[94] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[2]),
        .D(inputs_IBUF[30]),
        .Q(inputs_r[94]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[2].inputs_r_reg[95] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[2]),
        .D(inputs_IBUF[31]),
        .Q(inputs_r[95]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[3].inputs_r_reg[100] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[3]),
        .D(inputs_IBUF[4]),
        .Q(inputs_r[100]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[3].inputs_r_reg[101] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[3]),
        .D(inputs_IBUF[5]),
        .Q(inputs_r[101]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[3].inputs_r_reg[102] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[3]),
        .D(inputs_IBUF[6]),
        .Q(inputs_r[102]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[3].inputs_r_reg[103] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[3]),
        .D(inputs_IBUF[7]),
        .Q(inputs_r[103]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[3].inputs_r_reg[104] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[3]),
        .D(inputs_IBUF[8]),
        .Q(inputs_r[104]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[3].inputs_r_reg[105] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[3]),
        .D(inputs_IBUF[9]),
        .Q(inputs_r[105]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[3].inputs_r_reg[106] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[3]),
        .D(inputs_IBUF[10]),
        .Q(inputs_r[106]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[3].inputs_r_reg[107] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[3]),
        .D(inputs_IBUF[11]),
        .Q(inputs_r[107]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[3].inputs_r_reg[108] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[3]),
        .D(inputs_IBUF[12]),
        .Q(inputs_r[108]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[3].inputs_r_reg[109] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[3]),
        .D(inputs_IBUF[13]),
        .Q(inputs_r[109]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[3].inputs_r_reg[110] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[3]),
        .D(inputs_IBUF[14]),
        .Q(inputs_r[110]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[3].inputs_r_reg[111] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[3]),
        .D(inputs_IBUF[15]),
        .Q(inputs_r[111]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[3].inputs_r_reg[112] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[3]),
        .D(inputs_IBUF[16]),
        .Q(inputs_r[112]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[3].inputs_r_reg[113] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[3]),
        .D(inputs_IBUF[17]),
        .Q(inputs_r[113]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[3].inputs_r_reg[114] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[3]),
        .D(inputs_IBUF[18]),
        .Q(inputs_r[114]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[3].inputs_r_reg[115] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[3]),
        .D(inputs_IBUF[19]),
        .Q(inputs_r[115]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[3].inputs_r_reg[116] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[3]),
        .D(inputs_IBUF[20]),
        .Q(inputs_r[116]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[3].inputs_r_reg[117] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[3]),
        .D(inputs_IBUF[21]),
        .Q(inputs_r[117]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[3].inputs_r_reg[118] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[3]),
        .D(inputs_IBUF[22]),
        .Q(inputs_r[118]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[3].inputs_r_reg[119] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[3]),
        .D(inputs_IBUF[23]),
        .Q(inputs_r[119]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[3].inputs_r_reg[120] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[3]),
        .D(inputs_IBUF[24]),
        .Q(inputs_r[120]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[3].inputs_r_reg[121] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[3]),
        .D(inputs_IBUF[25]),
        .Q(inputs_r[121]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[3].inputs_r_reg[122] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[3]),
        .D(inputs_IBUF[26]),
        .Q(inputs_r[122]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[3].inputs_r_reg[123] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[3]),
        .D(inputs_IBUF[27]),
        .Q(inputs_r[123]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[3].inputs_r_reg[124] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[3]),
        .D(inputs_IBUF[28]),
        .Q(inputs_r[124]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[3].inputs_r_reg[125] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[3]),
        .D(inputs_IBUF[29]),
        .Q(inputs_r[125]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[3].inputs_r_reg[126] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[3]),
        .D(inputs_IBUF[30]),
        .Q(inputs_r[126]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[3].inputs_r_reg[127] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[3]),
        .D(inputs_IBUF[31]),
        .Q(inputs_r[127]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[3].inputs_r_reg[96] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[3]),
        .D(inputs_IBUF[0]),
        .Q(inputs_r[96]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[3].inputs_r_reg[97] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[3]),
        .D(inputs_IBUF[1]),
        .Q(inputs_r[97]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[3].inputs_r_reg[98] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[3]),
        .D(inputs_IBUF[2]),
        .Q(inputs_r[98]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \fg[3].inputs_r_reg[99] 
       (.C(clk_i_IBUF_BUFG),
        .CE(ctr_i_IBUF[3]),
        .D(inputs_IBUF[3]),
        .Q(inputs_r[99]),
        .R(\<const0> ));
  IBUF \inputs_IBUF[0]_inst 
       (.I(inputs[0]),
        .O(inputs_IBUF[0]));
  IBUF \inputs_IBUF[10]_inst 
       (.I(inputs[10]),
        .O(inputs_IBUF[10]));
  IBUF \inputs_IBUF[11]_inst 
       (.I(inputs[11]),
        .O(inputs_IBUF[11]));
  IBUF \inputs_IBUF[12]_inst 
       (.I(inputs[12]),
        .O(inputs_IBUF[12]));
  IBUF \inputs_IBUF[13]_inst 
       (.I(inputs[13]),
        .O(inputs_IBUF[13]));
  IBUF \inputs_IBUF[14]_inst 
       (.I(inputs[14]),
        .O(inputs_IBUF[14]));
  IBUF \inputs_IBUF[15]_inst 
       (.I(inputs[15]),
        .O(inputs_IBUF[15]));
  IBUF \inputs_IBUF[16]_inst 
       (.I(inputs[16]),
        .O(inputs_IBUF[16]));
  IBUF \inputs_IBUF[17]_inst 
       (.I(inputs[17]),
        .O(inputs_IBUF[17]));
  IBUF \inputs_IBUF[18]_inst 
       (.I(inputs[18]),
        .O(inputs_IBUF[18]));
  IBUF \inputs_IBUF[19]_inst 
       (.I(inputs[19]),
        .O(inputs_IBUF[19]));
  IBUF \inputs_IBUF[1]_inst 
       (.I(inputs[1]),
        .O(inputs_IBUF[1]));
  IBUF \inputs_IBUF[20]_inst 
       (.I(inputs[20]),
        .O(inputs_IBUF[20]));
  IBUF \inputs_IBUF[21]_inst 
       (.I(inputs[21]),
        .O(inputs_IBUF[21]));
  IBUF \inputs_IBUF[22]_inst 
       (.I(inputs[22]),
        .O(inputs_IBUF[22]));
  IBUF \inputs_IBUF[23]_inst 
       (.I(inputs[23]),
        .O(inputs_IBUF[23]));
  IBUF \inputs_IBUF[24]_inst 
       (.I(inputs[24]),
        .O(inputs_IBUF[24]));
  IBUF \inputs_IBUF[25]_inst 
       (.I(inputs[25]),
        .O(inputs_IBUF[25]));
  IBUF \inputs_IBUF[26]_inst 
       (.I(inputs[26]),
        .O(inputs_IBUF[26]));
  IBUF \inputs_IBUF[27]_inst 
       (.I(inputs[27]),
        .O(inputs_IBUF[27]));
  IBUF \inputs_IBUF[28]_inst 
       (.I(inputs[28]),
        .O(inputs_IBUF[28]));
  IBUF \inputs_IBUF[29]_inst 
       (.I(inputs[29]),
        .O(inputs_IBUF[29]));
  IBUF \inputs_IBUF[2]_inst 
       (.I(inputs[2]),
        .O(inputs_IBUF[2]));
  IBUF \inputs_IBUF[30]_inst 
       (.I(inputs[30]),
        .O(inputs_IBUF[30]));
  IBUF \inputs_IBUF[31]_inst 
       (.I(inputs[31]),
        .O(inputs_IBUF[31]));
  IBUF \inputs_IBUF[3]_inst 
       (.I(inputs[3]),
        .O(inputs_IBUF[3]));
  IBUF \inputs_IBUF[4]_inst 
       (.I(inputs[4]),
        .O(inputs_IBUF[4]));
  IBUF \inputs_IBUF[5]_inst 
       (.I(inputs[5]),
        .O(inputs_IBUF[5]));
  IBUF \inputs_IBUF[6]_inst 
       (.I(inputs[6]),
        .O(inputs_IBUF[6]));
  IBUF \inputs_IBUF[7]_inst 
       (.I(inputs[7]),
        .O(inputs_IBUF[7]));
  IBUF \inputs_IBUF[8]_inst 
       (.I(inputs[8]),
        .O(inputs_IBUF[8]));
  IBUF \inputs_IBUF[9]_inst 
       (.I(inputs[9]),
        .O(inputs_IBUF[9]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT5 #(
    .INIT(32'hAAABAAA8)) 
    isEncryptionxSP_i_1
       (.I0(\core/core/isEncryptionxSP ),
        .I1(\core/core/FSMxDP [1]),
        .I2(\core/core/FSMxDP [0]),
        .I3(\core/core/FSMxDP [2]),
        .I4(inputs_r[704]),
        .O(isEncryptionxSP_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT4 #(
    .INIT(16'h00FE)) 
    isFirstRoundOfTransformxS_i_1
       (.I0(\core/core/FSMxDP [2]),
        .I1(\core/core/FSMxDP [0]),
        .I2(\core/core/FSMxDP [1]),
        .I3(\RoundCounter[1]_i_3_n_0 ),
        .O(isFirstRoundOfTransformxS_i_1_n_0));
  OBUF \outputs_OBUF[0]_inst 
       (.I(outputs_OBUF[0]),
        .O(outputs[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFF0D0D0D08)) 
    \outputs_OBUF[0]_inst_i_1 
       (.I0(\outputs_OBUF[31]_inst_i_7_n_0 ),
        .I1(\outputs_OBUF[0]_inst_i_2_n_0 ),
        .I2(\outputs_OBUF[31]_inst_i_4_n_0 ),
        .I3(\outputs_OBUF[0]_inst_i_3_n_0 ),
        .I4(\outputs_OBUF[0]_inst_i_4_n_0 ),
        .I5(\outputs_OBUF[0]_inst_i_5_n_0 ),
        .O(outputs_OBUF[0]));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \outputs_OBUF[0]_inst_i_10 
       (.I0(data17[0]),
        .I1(data19[0]),
        .I2(data18[0]),
        .I3(ctr_i_IBUF[5]),
        .I4(ctr_i_IBUF[3]),
        .I5(ctr_i_IBUF[4]),
        .O(\outputs_OBUF[0]_inst_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF2322)) 
    \outputs_OBUF[0]_inst_i_2 
       (.I0(\outputs_OBUF[0]_inst_i_6_n_0 ),
        .I1(\outputs_OBUF[31]_inst_i_12_n_0 ),
        .I2(\outputs_OBUF[31]_inst_i_14_n_0 ),
        .I3(\outputs_OBUF[0]_inst_i_7_n_0 ),
        .I4(\outputs_OBUF[0]_inst_i_8_n_0 ),
        .O(\outputs_OBUF[0]_inst_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF00000002)) 
    \outputs_OBUF[0]_inst_i_3 
       (.I0(\outputs_OBUF[0]_inst_i_9_n_0 ),
        .I1(ctr_i_IBUF[5]),
        .I2(ctr_i_IBUF[3]),
        .I3(ctr_i_IBUF[4]),
        .I4(\outputs_OBUF[31]_inst_i_9_n_0 ),
        .I5(\outputs_OBUF[0]_inst_i_10_n_0 ),
        .O(\outputs_OBUF[0]_inst_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \outputs_OBUF[0]_inst_i_4 
       (.I0(data14[0]),
        .I1(data16[0]),
        .I2(data15[0]),
        .I3(ctr_i_IBUF[8]),
        .I4(ctr_i_IBUF[6]),
        .I5(ctr_i_IBUF[7]),
        .O(\outputs_OBUF[0]_inst_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    \outputs_OBUF[0]_inst_i_5 
       (.I0(data4[0]),
        .I1(ctr_i_IBUF[21]),
        .I2(ctr_i_IBUF[22]),
        .I3(ctr_i_IBUF[19]),
        .I4(ctr_i_IBUF[18]),
        .I5(ctr_i_IBUF[20]),
        .O(\outputs_OBUF[0]_inst_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \outputs_OBUF[0]_inst_i_6 
       (.I0(data8[0]),
        .I1(data10[0]),
        .I2(data9[0]),
        .I3(ctr_i_IBUF[14]),
        .I4(ctr_i_IBUF[12]),
        .I5(ctr_i_IBUF[13]),
        .O(\outputs_OBUF[0]_inst_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \outputs_OBUF[0]_inst_i_7 
       (.I0(data11[0]),
        .I1(data13[0]),
        .I2(data12[0]),
        .I3(ctr_i_IBUF[11]),
        .I4(ctr_i_IBUF[9]),
        .I5(ctr_i_IBUF[10]),
        .O(\outputs_OBUF[0]_inst_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \outputs_OBUF[0]_inst_i_8 
       (.I0(data5[0]),
        .I1(data7[0]),
        .I2(data6[0]),
        .I3(ctr_i_IBUF[17]),
        .I4(ctr_i_IBUF[15]),
        .I5(ctr_i_IBUF[16]),
        .O(\outputs_OBUF[0]_inst_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \outputs_OBUF[0]_inst_i_9 
       (.I0(ctr_i_IBUF[1]),
        .I1(data21[0]),
        .I2(\outputs_r_reg_n_0_[0] ),
        .I3(ctr_i_IBUF[2]),
        .I4(data20[0]),
        .O(\outputs_OBUF[0]_inst_i_9_n_0 ));
  OBUF \outputs_OBUF[10]_inst 
       (.I(outputs_OBUF[10]),
        .O(outputs[10]));
  LUT6 #(
    .INIT(64'h0F0F0F000E0E0E0E)) 
    \outputs_OBUF[10]_inst_i_1 
       (.I0(\outputs_OBUF[10]_inst_i_2_n_0 ),
        .I1(\outputs_OBUF[10]_inst_i_3_n_0 ),
        .I2(\outputs_OBUF[31]_inst_i_4_n_0 ),
        .I3(\outputs_OBUF[10]_inst_i_4_n_0 ),
        .I4(\outputs_OBUF[10]_inst_i_5_n_0 ),
        .I5(\outputs_OBUF[31]_inst_i_7_n_0 ),
        .O(outputs_OBUF[10]));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \outputs_OBUF[10]_inst_i_2 
       (.I0(data14[10]),
        .I1(data16[10]),
        .I2(data15[10]),
        .I3(ctr_i_IBUF[8]),
        .I4(ctr_i_IBUF[6]),
        .I5(ctr_i_IBUF[7]),
        .O(\outputs_OBUF[10]_inst_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF00000002)) 
    \outputs_OBUF[10]_inst_i_3 
       (.I0(\outputs_OBUF[10]_inst_i_6_n_0 ),
        .I1(ctr_i_IBUF[5]),
        .I2(ctr_i_IBUF[3]),
        .I3(ctr_i_IBUF[4]),
        .I4(\outputs_OBUF[31]_inst_i_9_n_0 ),
        .I5(\outputs_OBUF[10]_inst_i_7_n_0 ),
        .O(\outputs_OBUF[10]_inst_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \outputs_OBUF[10]_inst_i_4 
       (.I0(data5[10]),
        .I1(data7[10]),
        .I2(data6[10]),
        .I3(ctr_i_IBUF[17]),
        .I4(ctr_i_IBUF[15]),
        .I5(ctr_i_IBUF[16]),
        .O(\outputs_OBUF[10]_inst_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF00000002)) 
    \outputs_OBUF[10]_inst_i_5 
       (.I0(\outputs_OBUF[10]_inst_i_8_n_0 ),
        .I1(ctr_i_IBUF[14]),
        .I2(ctr_i_IBUF[12]),
        .I3(ctr_i_IBUF[13]),
        .I4(\outputs_OBUF[31]_inst_i_12_n_0 ),
        .I5(\outputs_OBUF[10]_inst_i_9_n_0 ),
        .O(\outputs_OBUF[10]_inst_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \outputs_OBUF[10]_inst_i_6 
       (.I0(ctr_i_IBUF[1]),
        .I1(data21[10]),
        .I2(\outputs_r_reg_n_0_[10] ),
        .I3(ctr_i_IBUF[2]),
        .I4(data20[10]),
        .O(\outputs_OBUF[10]_inst_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \outputs_OBUF[10]_inst_i_7 
       (.I0(data17[10]),
        .I1(data19[10]),
        .I2(data18[10]),
        .I3(ctr_i_IBUF[5]),
        .I4(ctr_i_IBUF[3]),
        .I5(ctr_i_IBUF[4]),
        .O(\outputs_OBUF[10]_inst_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \outputs_OBUF[10]_inst_i_8 
       (.I0(data11[10]),
        .I1(data13[10]),
        .I2(data12[10]),
        .I3(ctr_i_IBUF[11]),
        .I4(ctr_i_IBUF[9]),
        .I5(ctr_i_IBUF[10]),
        .O(\outputs_OBUF[10]_inst_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \outputs_OBUF[10]_inst_i_9 
       (.I0(data8[10]),
        .I1(data10[10]),
        .I2(data9[10]),
        .I3(ctr_i_IBUF[14]),
        .I4(ctr_i_IBUF[12]),
        .I5(ctr_i_IBUF[13]),
        .O(\outputs_OBUF[10]_inst_i_9_n_0 ));
  OBUF \outputs_OBUF[11]_inst 
       (.I(outputs_OBUF[11]),
        .O(outputs[11]));
  LUT6 #(
    .INIT(64'h0F0F0F000E0E0E0E)) 
    \outputs_OBUF[11]_inst_i_1 
       (.I0(\outputs_OBUF[11]_inst_i_2_n_0 ),
        .I1(\outputs_OBUF[11]_inst_i_3_n_0 ),
        .I2(\outputs_OBUF[31]_inst_i_4_n_0 ),
        .I3(\outputs_OBUF[11]_inst_i_4_n_0 ),
        .I4(\outputs_OBUF[11]_inst_i_5_n_0 ),
        .I5(\outputs_OBUF[31]_inst_i_7_n_0 ),
        .O(outputs_OBUF[11]));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \outputs_OBUF[11]_inst_i_2 
       (.I0(data14[11]),
        .I1(data16[11]),
        .I2(data15[11]),
        .I3(ctr_i_IBUF[8]),
        .I4(ctr_i_IBUF[6]),
        .I5(ctr_i_IBUF[7]),
        .O(\outputs_OBUF[11]_inst_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF00000002)) 
    \outputs_OBUF[11]_inst_i_3 
       (.I0(\outputs_OBUF[11]_inst_i_6_n_0 ),
        .I1(ctr_i_IBUF[5]),
        .I2(ctr_i_IBUF[3]),
        .I3(ctr_i_IBUF[4]),
        .I4(\outputs_OBUF[31]_inst_i_9_n_0 ),
        .I5(\outputs_OBUF[11]_inst_i_7_n_0 ),
        .O(\outputs_OBUF[11]_inst_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \outputs_OBUF[11]_inst_i_4 
       (.I0(data5[11]),
        .I1(data7[11]),
        .I2(data6[11]),
        .I3(ctr_i_IBUF[17]),
        .I4(ctr_i_IBUF[15]),
        .I5(ctr_i_IBUF[16]),
        .O(\outputs_OBUF[11]_inst_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF00000002)) 
    \outputs_OBUF[11]_inst_i_5 
       (.I0(\outputs_OBUF[11]_inst_i_8_n_0 ),
        .I1(ctr_i_IBUF[14]),
        .I2(ctr_i_IBUF[12]),
        .I3(ctr_i_IBUF[13]),
        .I4(\outputs_OBUF[31]_inst_i_12_n_0 ),
        .I5(\outputs_OBUF[11]_inst_i_9_n_0 ),
        .O(\outputs_OBUF[11]_inst_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \outputs_OBUF[11]_inst_i_6 
       (.I0(ctr_i_IBUF[1]),
        .I1(data21[11]),
        .I2(\outputs_r_reg_n_0_[11] ),
        .I3(ctr_i_IBUF[2]),
        .I4(data20[11]),
        .O(\outputs_OBUF[11]_inst_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \outputs_OBUF[11]_inst_i_7 
       (.I0(data17[11]),
        .I1(data19[11]),
        .I2(data18[11]),
        .I3(ctr_i_IBUF[5]),
        .I4(ctr_i_IBUF[3]),
        .I5(ctr_i_IBUF[4]),
        .O(\outputs_OBUF[11]_inst_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \outputs_OBUF[11]_inst_i_8 
       (.I0(data11[11]),
        .I1(data13[11]),
        .I2(data12[11]),
        .I3(ctr_i_IBUF[11]),
        .I4(ctr_i_IBUF[9]),
        .I5(ctr_i_IBUF[10]),
        .O(\outputs_OBUF[11]_inst_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \outputs_OBUF[11]_inst_i_9 
       (.I0(data8[11]),
        .I1(data10[11]),
        .I2(data9[11]),
        .I3(ctr_i_IBUF[14]),
        .I4(ctr_i_IBUF[12]),
        .I5(ctr_i_IBUF[13]),
        .O(\outputs_OBUF[11]_inst_i_9_n_0 ));
  OBUF \outputs_OBUF[12]_inst 
       (.I(outputs_OBUF[12]),
        .O(outputs[12]));
  LUT6 #(
    .INIT(64'h0F0F0F000E0E0E0E)) 
    \outputs_OBUF[12]_inst_i_1 
       (.I0(\outputs_OBUF[12]_inst_i_2_n_0 ),
        .I1(\outputs_OBUF[12]_inst_i_3_n_0 ),
        .I2(\outputs_OBUF[31]_inst_i_4_n_0 ),
        .I3(\outputs_OBUF[12]_inst_i_4_n_0 ),
        .I4(\outputs_OBUF[12]_inst_i_5_n_0 ),
        .I5(\outputs_OBUF[31]_inst_i_7_n_0 ),
        .O(outputs_OBUF[12]));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \outputs_OBUF[12]_inst_i_2 
       (.I0(data14[12]),
        .I1(data16[12]),
        .I2(data15[12]),
        .I3(ctr_i_IBUF[8]),
        .I4(ctr_i_IBUF[6]),
        .I5(ctr_i_IBUF[7]),
        .O(\outputs_OBUF[12]_inst_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF00000002)) 
    \outputs_OBUF[12]_inst_i_3 
       (.I0(\outputs_OBUF[12]_inst_i_6_n_0 ),
        .I1(ctr_i_IBUF[5]),
        .I2(ctr_i_IBUF[3]),
        .I3(ctr_i_IBUF[4]),
        .I4(\outputs_OBUF[31]_inst_i_9_n_0 ),
        .I5(\outputs_OBUF[12]_inst_i_7_n_0 ),
        .O(\outputs_OBUF[12]_inst_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \outputs_OBUF[12]_inst_i_4 
       (.I0(data5[12]),
        .I1(data7[12]),
        .I2(data6[12]),
        .I3(ctr_i_IBUF[17]),
        .I4(ctr_i_IBUF[15]),
        .I5(ctr_i_IBUF[16]),
        .O(\outputs_OBUF[12]_inst_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF00000002)) 
    \outputs_OBUF[12]_inst_i_5 
       (.I0(\outputs_OBUF[12]_inst_i_8_n_0 ),
        .I1(ctr_i_IBUF[14]),
        .I2(ctr_i_IBUF[12]),
        .I3(ctr_i_IBUF[13]),
        .I4(\outputs_OBUF[31]_inst_i_12_n_0 ),
        .I5(\outputs_OBUF[12]_inst_i_9_n_0 ),
        .O(\outputs_OBUF[12]_inst_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \outputs_OBUF[12]_inst_i_6 
       (.I0(ctr_i_IBUF[1]),
        .I1(data21[12]),
        .I2(\outputs_r_reg_n_0_[12] ),
        .I3(ctr_i_IBUF[2]),
        .I4(data20[12]),
        .O(\outputs_OBUF[12]_inst_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \outputs_OBUF[12]_inst_i_7 
       (.I0(data17[12]),
        .I1(data19[12]),
        .I2(data18[12]),
        .I3(ctr_i_IBUF[5]),
        .I4(ctr_i_IBUF[3]),
        .I5(ctr_i_IBUF[4]),
        .O(\outputs_OBUF[12]_inst_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \outputs_OBUF[12]_inst_i_8 
       (.I0(data11[12]),
        .I1(data13[12]),
        .I2(data12[12]),
        .I3(ctr_i_IBUF[11]),
        .I4(ctr_i_IBUF[9]),
        .I5(ctr_i_IBUF[10]),
        .O(\outputs_OBUF[12]_inst_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \outputs_OBUF[12]_inst_i_9 
       (.I0(data8[12]),
        .I1(data10[12]),
        .I2(data9[12]),
        .I3(ctr_i_IBUF[14]),
        .I4(ctr_i_IBUF[12]),
        .I5(ctr_i_IBUF[13]),
        .O(\outputs_OBUF[12]_inst_i_9_n_0 ));
  OBUF \outputs_OBUF[13]_inst 
       (.I(outputs_OBUF[13]),
        .O(outputs[13]));
  LUT6 #(
    .INIT(64'h0F0F0F000E0E0E0E)) 
    \outputs_OBUF[13]_inst_i_1 
       (.I0(\outputs_OBUF[13]_inst_i_2_n_0 ),
        .I1(\outputs_OBUF[13]_inst_i_3_n_0 ),
        .I2(\outputs_OBUF[31]_inst_i_4_n_0 ),
        .I3(\outputs_OBUF[13]_inst_i_4_n_0 ),
        .I4(\outputs_OBUF[13]_inst_i_5_n_0 ),
        .I5(\outputs_OBUF[31]_inst_i_7_n_0 ),
        .O(outputs_OBUF[13]));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \outputs_OBUF[13]_inst_i_2 
       (.I0(data14[13]),
        .I1(data16[13]),
        .I2(data15[13]),
        .I3(ctr_i_IBUF[8]),
        .I4(ctr_i_IBUF[6]),
        .I5(ctr_i_IBUF[7]),
        .O(\outputs_OBUF[13]_inst_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF00000002)) 
    \outputs_OBUF[13]_inst_i_3 
       (.I0(\outputs_OBUF[13]_inst_i_6_n_0 ),
        .I1(ctr_i_IBUF[5]),
        .I2(ctr_i_IBUF[3]),
        .I3(ctr_i_IBUF[4]),
        .I4(\outputs_OBUF[31]_inst_i_9_n_0 ),
        .I5(\outputs_OBUF[13]_inst_i_7_n_0 ),
        .O(\outputs_OBUF[13]_inst_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \outputs_OBUF[13]_inst_i_4 
       (.I0(data5[13]),
        .I1(data7[13]),
        .I2(data6[13]),
        .I3(ctr_i_IBUF[17]),
        .I4(ctr_i_IBUF[15]),
        .I5(ctr_i_IBUF[16]),
        .O(\outputs_OBUF[13]_inst_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF00000002)) 
    \outputs_OBUF[13]_inst_i_5 
       (.I0(\outputs_OBUF[13]_inst_i_8_n_0 ),
        .I1(ctr_i_IBUF[14]),
        .I2(ctr_i_IBUF[12]),
        .I3(ctr_i_IBUF[13]),
        .I4(\outputs_OBUF[31]_inst_i_12_n_0 ),
        .I5(\outputs_OBUF[13]_inst_i_9_n_0 ),
        .O(\outputs_OBUF[13]_inst_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \outputs_OBUF[13]_inst_i_6 
       (.I0(ctr_i_IBUF[1]),
        .I1(data21[13]),
        .I2(\outputs_r_reg_n_0_[13] ),
        .I3(ctr_i_IBUF[2]),
        .I4(data20[13]),
        .O(\outputs_OBUF[13]_inst_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \outputs_OBUF[13]_inst_i_7 
       (.I0(data17[13]),
        .I1(data19[13]),
        .I2(data18[13]),
        .I3(ctr_i_IBUF[5]),
        .I4(ctr_i_IBUF[3]),
        .I5(ctr_i_IBUF[4]),
        .O(\outputs_OBUF[13]_inst_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \outputs_OBUF[13]_inst_i_8 
       (.I0(data11[13]),
        .I1(data13[13]),
        .I2(data12[13]),
        .I3(ctr_i_IBUF[11]),
        .I4(ctr_i_IBUF[9]),
        .I5(ctr_i_IBUF[10]),
        .O(\outputs_OBUF[13]_inst_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \outputs_OBUF[13]_inst_i_9 
       (.I0(data8[13]),
        .I1(data10[13]),
        .I2(data9[13]),
        .I3(ctr_i_IBUF[14]),
        .I4(ctr_i_IBUF[12]),
        .I5(ctr_i_IBUF[13]),
        .O(\outputs_OBUF[13]_inst_i_9_n_0 ));
  OBUF \outputs_OBUF[14]_inst 
       (.I(outputs_OBUF[14]),
        .O(outputs[14]));
  LUT6 #(
    .INIT(64'h0F0F0F000E0E0E0E)) 
    \outputs_OBUF[14]_inst_i_1 
       (.I0(\outputs_OBUF[14]_inst_i_2_n_0 ),
        .I1(\outputs_OBUF[14]_inst_i_3_n_0 ),
        .I2(\outputs_OBUF[31]_inst_i_4_n_0 ),
        .I3(\outputs_OBUF[14]_inst_i_4_n_0 ),
        .I4(\outputs_OBUF[14]_inst_i_5_n_0 ),
        .I5(\outputs_OBUF[31]_inst_i_7_n_0 ),
        .O(outputs_OBUF[14]));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \outputs_OBUF[14]_inst_i_2 
       (.I0(data14[14]),
        .I1(data16[14]),
        .I2(data15[14]),
        .I3(ctr_i_IBUF[8]),
        .I4(ctr_i_IBUF[6]),
        .I5(ctr_i_IBUF[7]),
        .O(\outputs_OBUF[14]_inst_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF00000002)) 
    \outputs_OBUF[14]_inst_i_3 
       (.I0(\outputs_OBUF[14]_inst_i_6_n_0 ),
        .I1(ctr_i_IBUF[5]),
        .I2(ctr_i_IBUF[3]),
        .I3(ctr_i_IBUF[4]),
        .I4(\outputs_OBUF[31]_inst_i_9_n_0 ),
        .I5(\outputs_OBUF[14]_inst_i_7_n_0 ),
        .O(\outputs_OBUF[14]_inst_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \outputs_OBUF[14]_inst_i_4 
       (.I0(data5[14]),
        .I1(data7[14]),
        .I2(data6[14]),
        .I3(ctr_i_IBUF[17]),
        .I4(ctr_i_IBUF[15]),
        .I5(ctr_i_IBUF[16]),
        .O(\outputs_OBUF[14]_inst_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF00000002)) 
    \outputs_OBUF[14]_inst_i_5 
       (.I0(\outputs_OBUF[14]_inst_i_8_n_0 ),
        .I1(ctr_i_IBUF[14]),
        .I2(ctr_i_IBUF[12]),
        .I3(ctr_i_IBUF[13]),
        .I4(\outputs_OBUF[31]_inst_i_12_n_0 ),
        .I5(\outputs_OBUF[14]_inst_i_9_n_0 ),
        .O(\outputs_OBUF[14]_inst_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \outputs_OBUF[14]_inst_i_6 
       (.I0(ctr_i_IBUF[1]),
        .I1(data21[14]),
        .I2(\outputs_r_reg_n_0_[14] ),
        .I3(ctr_i_IBUF[2]),
        .I4(data20[14]),
        .O(\outputs_OBUF[14]_inst_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \outputs_OBUF[14]_inst_i_7 
       (.I0(data17[14]),
        .I1(data19[14]),
        .I2(data18[14]),
        .I3(ctr_i_IBUF[5]),
        .I4(ctr_i_IBUF[3]),
        .I5(ctr_i_IBUF[4]),
        .O(\outputs_OBUF[14]_inst_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \outputs_OBUF[14]_inst_i_8 
       (.I0(data11[14]),
        .I1(data13[14]),
        .I2(data12[14]),
        .I3(ctr_i_IBUF[11]),
        .I4(ctr_i_IBUF[9]),
        .I5(ctr_i_IBUF[10]),
        .O(\outputs_OBUF[14]_inst_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \outputs_OBUF[14]_inst_i_9 
       (.I0(data8[14]),
        .I1(data10[14]),
        .I2(data9[14]),
        .I3(ctr_i_IBUF[14]),
        .I4(ctr_i_IBUF[12]),
        .I5(ctr_i_IBUF[13]),
        .O(\outputs_OBUF[14]_inst_i_9_n_0 ));
  OBUF \outputs_OBUF[15]_inst 
       (.I(outputs_OBUF[15]),
        .O(outputs[15]));
  LUT6 #(
    .INIT(64'h0F0F0F000E0E0E0E)) 
    \outputs_OBUF[15]_inst_i_1 
       (.I0(\outputs_OBUF[15]_inst_i_2_n_0 ),
        .I1(\outputs_OBUF[15]_inst_i_3_n_0 ),
        .I2(\outputs_OBUF[31]_inst_i_4_n_0 ),
        .I3(\outputs_OBUF[15]_inst_i_4_n_0 ),
        .I4(\outputs_OBUF[15]_inst_i_5_n_0 ),
        .I5(\outputs_OBUF[31]_inst_i_7_n_0 ),
        .O(outputs_OBUF[15]));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \outputs_OBUF[15]_inst_i_2 
       (.I0(data14[15]),
        .I1(data16[15]),
        .I2(data15[15]),
        .I3(ctr_i_IBUF[8]),
        .I4(ctr_i_IBUF[6]),
        .I5(ctr_i_IBUF[7]),
        .O(\outputs_OBUF[15]_inst_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF00000002)) 
    \outputs_OBUF[15]_inst_i_3 
       (.I0(\outputs_OBUF[15]_inst_i_6_n_0 ),
        .I1(ctr_i_IBUF[5]),
        .I2(ctr_i_IBUF[3]),
        .I3(ctr_i_IBUF[4]),
        .I4(\outputs_OBUF[31]_inst_i_9_n_0 ),
        .I5(\outputs_OBUF[15]_inst_i_7_n_0 ),
        .O(\outputs_OBUF[15]_inst_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \outputs_OBUF[15]_inst_i_4 
       (.I0(data5[15]),
        .I1(data7[15]),
        .I2(data6[15]),
        .I3(ctr_i_IBUF[17]),
        .I4(ctr_i_IBUF[15]),
        .I5(ctr_i_IBUF[16]),
        .O(\outputs_OBUF[15]_inst_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF00000002)) 
    \outputs_OBUF[15]_inst_i_5 
       (.I0(\outputs_OBUF[15]_inst_i_8_n_0 ),
        .I1(ctr_i_IBUF[14]),
        .I2(ctr_i_IBUF[12]),
        .I3(ctr_i_IBUF[13]),
        .I4(\outputs_OBUF[31]_inst_i_12_n_0 ),
        .I5(\outputs_OBUF[15]_inst_i_9_n_0 ),
        .O(\outputs_OBUF[15]_inst_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \outputs_OBUF[15]_inst_i_6 
       (.I0(ctr_i_IBUF[1]),
        .I1(data21[15]),
        .I2(\outputs_r_reg_n_0_[15] ),
        .I3(ctr_i_IBUF[2]),
        .I4(data20[15]),
        .O(\outputs_OBUF[15]_inst_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \outputs_OBUF[15]_inst_i_7 
       (.I0(data17[15]),
        .I1(data19[15]),
        .I2(data18[15]),
        .I3(ctr_i_IBUF[5]),
        .I4(ctr_i_IBUF[3]),
        .I5(ctr_i_IBUF[4]),
        .O(\outputs_OBUF[15]_inst_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \outputs_OBUF[15]_inst_i_8 
       (.I0(data11[15]),
        .I1(data13[15]),
        .I2(data12[15]),
        .I3(ctr_i_IBUF[11]),
        .I4(ctr_i_IBUF[9]),
        .I5(ctr_i_IBUF[10]),
        .O(\outputs_OBUF[15]_inst_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \outputs_OBUF[15]_inst_i_9 
       (.I0(data8[15]),
        .I1(data10[15]),
        .I2(data9[15]),
        .I3(ctr_i_IBUF[14]),
        .I4(ctr_i_IBUF[12]),
        .I5(ctr_i_IBUF[13]),
        .O(\outputs_OBUF[15]_inst_i_9_n_0 ));
  OBUF \outputs_OBUF[16]_inst 
       (.I(outputs_OBUF[16]),
        .O(outputs[16]));
  LUT6 #(
    .INIT(64'h0F0F0F000E0E0E0E)) 
    \outputs_OBUF[16]_inst_i_1 
       (.I0(\outputs_OBUF[16]_inst_i_2_n_0 ),
        .I1(\outputs_OBUF[16]_inst_i_3_n_0 ),
        .I2(\outputs_OBUF[31]_inst_i_4_n_0 ),
        .I3(\outputs_OBUF[16]_inst_i_4_n_0 ),
        .I4(\outputs_OBUF[16]_inst_i_5_n_0 ),
        .I5(\outputs_OBUF[31]_inst_i_7_n_0 ),
        .O(outputs_OBUF[16]));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \outputs_OBUF[16]_inst_i_2 
       (.I0(data14[16]),
        .I1(data16[16]),
        .I2(data15[16]),
        .I3(ctr_i_IBUF[8]),
        .I4(ctr_i_IBUF[6]),
        .I5(ctr_i_IBUF[7]),
        .O(\outputs_OBUF[16]_inst_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF00000002)) 
    \outputs_OBUF[16]_inst_i_3 
       (.I0(\outputs_OBUF[16]_inst_i_6_n_0 ),
        .I1(ctr_i_IBUF[5]),
        .I2(ctr_i_IBUF[3]),
        .I3(ctr_i_IBUF[4]),
        .I4(\outputs_OBUF[31]_inst_i_9_n_0 ),
        .I5(\outputs_OBUF[16]_inst_i_7_n_0 ),
        .O(\outputs_OBUF[16]_inst_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \outputs_OBUF[16]_inst_i_4 
       (.I0(data5[16]),
        .I1(data7[16]),
        .I2(data6[16]),
        .I3(ctr_i_IBUF[17]),
        .I4(ctr_i_IBUF[15]),
        .I5(ctr_i_IBUF[16]),
        .O(\outputs_OBUF[16]_inst_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF00000002)) 
    \outputs_OBUF[16]_inst_i_5 
       (.I0(\outputs_OBUF[16]_inst_i_8_n_0 ),
        .I1(ctr_i_IBUF[14]),
        .I2(ctr_i_IBUF[12]),
        .I3(ctr_i_IBUF[13]),
        .I4(\outputs_OBUF[31]_inst_i_12_n_0 ),
        .I5(\outputs_OBUF[16]_inst_i_9_n_0 ),
        .O(\outputs_OBUF[16]_inst_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \outputs_OBUF[16]_inst_i_6 
       (.I0(ctr_i_IBUF[1]),
        .I1(data21[16]),
        .I2(\outputs_r_reg_n_0_[16] ),
        .I3(ctr_i_IBUF[2]),
        .I4(data20[16]),
        .O(\outputs_OBUF[16]_inst_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \outputs_OBUF[16]_inst_i_7 
       (.I0(data17[16]),
        .I1(data19[16]),
        .I2(data18[16]),
        .I3(ctr_i_IBUF[5]),
        .I4(ctr_i_IBUF[3]),
        .I5(ctr_i_IBUF[4]),
        .O(\outputs_OBUF[16]_inst_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \outputs_OBUF[16]_inst_i_8 
       (.I0(data11[16]),
        .I1(data13[16]),
        .I2(data12[16]),
        .I3(ctr_i_IBUF[11]),
        .I4(ctr_i_IBUF[9]),
        .I5(ctr_i_IBUF[10]),
        .O(\outputs_OBUF[16]_inst_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \outputs_OBUF[16]_inst_i_9 
       (.I0(data8[16]),
        .I1(data10[16]),
        .I2(data9[16]),
        .I3(ctr_i_IBUF[14]),
        .I4(ctr_i_IBUF[12]),
        .I5(ctr_i_IBUF[13]),
        .O(\outputs_OBUF[16]_inst_i_9_n_0 ));
  OBUF \outputs_OBUF[17]_inst 
       (.I(outputs_OBUF[17]),
        .O(outputs[17]));
  LUT6 #(
    .INIT(64'h0F0F0F000E0E0E0E)) 
    \outputs_OBUF[17]_inst_i_1 
       (.I0(\outputs_OBUF[17]_inst_i_2_n_0 ),
        .I1(\outputs_OBUF[17]_inst_i_3_n_0 ),
        .I2(\outputs_OBUF[31]_inst_i_4_n_0 ),
        .I3(\outputs_OBUF[17]_inst_i_4_n_0 ),
        .I4(\outputs_OBUF[17]_inst_i_5_n_0 ),
        .I5(\outputs_OBUF[31]_inst_i_7_n_0 ),
        .O(outputs_OBUF[17]));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \outputs_OBUF[17]_inst_i_2 
       (.I0(data14[17]),
        .I1(data16[17]),
        .I2(data15[17]),
        .I3(ctr_i_IBUF[8]),
        .I4(ctr_i_IBUF[6]),
        .I5(ctr_i_IBUF[7]),
        .O(\outputs_OBUF[17]_inst_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF00000002)) 
    \outputs_OBUF[17]_inst_i_3 
       (.I0(\outputs_OBUF[17]_inst_i_6_n_0 ),
        .I1(ctr_i_IBUF[5]),
        .I2(ctr_i_IBUF[3]),
        .I3(ctr_i_IBUF[4]),
        .I4(\outputs_OBUF[31]_inst_i_9_n_0 ),
        .I5(\outputs_OBUF[17]_inst_i_7_n_0 ),
        .O(\outputs_OBUF[17]_inst_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \outputs_OBUF[17]_inst_i_4 
       (.I0(data5[17]),
        .I1(data7[17]),
        .I2(data6[17]),
        .I3(ctr_i_IBUF[17]),
        .I4(ctr_i_IBUF[15]),
        .I5(ctr_i_IBUF[16]),
        .O(\outputs_OBUF[17]_inst_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF00000002)) 
    \outputs_OBUF[17]_inst_i_5 
       (.I0(\outputs_OBUF[17]_inst_i_8_n_0 ),
        .I1(ctr_i_IBUF[14]),
        .I2(ctr_i_IBUF[12]),
        .I3(ctr_i_IBUF[13]),
        .I4(\outputs_OBUF[31]_inst_i_12_n_0 ),
        .I5(\outputs_OBUF[17]_inst_i_9_n_0 ),
        .O(\outputs_OBUF[17]_inst_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \outputs_OBUF[17]_inst_i_6 
       (.I0(ctr_i_IBUF[1]),
        .I1(data21[17]),
        .I2(\outputs_r_reg_n_0_[17] ),
        .I3(ctr_i_IBUF[2]),
        .I4(data20[17]),
        .O(\outputs_OBUF[17]_inst_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \outputs_OBUF[17]_inst_i_7 
       (.I0(data17[17]),
        .I1(data19[17]),
        .I2(data18[17]),
        .I3(ctr_i_IBUF[5]),
        .I4(ctr_i_IBUF[3]),
        .I5(ctr_i_IBUF[4]),
        .O(\outputs_OBUF[17]_inst_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \outputs_OBUF[17]_inst_i_8 
       (.I0(data11[17]),
        .I1(data13[17]),
        .I2(data12[17]),
        .I3(ctr_i_IBUF[11]),
        .I4(ctr_i_IBUF[9]),
        .I5(ctr_i_IBUF[10]),
        .O(\outputs_OBUF[17]_inst_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \outputs_OBUF[17]_inst_i_9 
       (.I0(data8[17]),
        .I1(data10[17]),
        .I2(data9[17]),
        .I3(ctr_i_IBUF[14]),
        .I4(ctr_i_IBUF[12]),
        .I5(ctr_i_IBUF[13]),
        .O(\outputs_OBUF[17]_inst_i_9_n_0 ));
  OBUF \outputs_OBUF[18]_inst 
       (.I(outputs_OBUF[18]),
        .O(outputs[18]));
  LUT6 #(
    .INIT(64'h0F0F0F000E0E0E0E)) 
    \outputs_OBUF[18]_inst_i_1 
       (.I0(\outputs_OBUF[18]_inst_i_2_n_0 ),
        .I1(\outputs_OBUF[18]_inst_i_3_n_0 ),
        .I2(\outputs_OBUF[31]_inst_i_4_n_0 ),
        .I3(\outputs_OBUF[18]_inst_i_4_n_0 ),
        .I4(\outputs_OBUF[18]_inst_i_5_n_0 ),
        .I5(\outputs_OBUF[31]_inst_i_7_n_0 ),
        .O(outputs_OBUF[18]));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \outputs_OBUF[18]_inst_i_2 
       (.I0(data14[18]),
        .I1(data16[18]),
        .I2(data15[18]),
        .I3(ctr_i_IBUF[8]),
        .I4(ctr_i_IBUF[6]),
        .I5(ctr_i_IBUF[7]),
        .O(\outputs_OBUF[18]_inst_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF00000002)) 
    \outputs_OBUF[18]_inst_i_3 
       (.I0(\outputs_OBUF[18]_inst_i_6_n_0 ),
        .I1(ctr_i_IBUF[5]),
        .I2(ctr_i_IBUF[3]),
        .I3(ctr_i_IBUF[4]),
        .I4(\outputs_OBUF[31]_inst_i_9_n_0 ),
        .I5(\outputs_OBUF[18]_inst_i_7_n_0 ),
        .O(\outputs_OBUF[18]_inst_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \outputs_OBUF[18]_inst_i_4 
       (.I0(data5[18]),
        .I1(data7[18]),
        .I2(data6[18]),
        .I3(ctr_i_IBUF[17]),
        .I4(ctr_i_IBUF[15]),
        .I5(ctr_i_IBUF[16]),
        .O(\outputs_OBUF[18]_inst_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF00000002)) 
    \outputs_OBUF[18]_inst_i_5 
       (.I0(\outputs_OBUF[18]_inst_i_8_n_0 ),
        .I1(ctr_i_IBUF[14]),
        .I2(ctr_i_IBUF[12]),
        .I3(ctr_i_IBUF[13]),
        .I4(\outputs_OBUF[31]_inst_i_12_n_0 ),
        .I5(\outputs_OBUF[18]_inst_i_9_n_0 ),
        .O(\outputs_OBUF[18]_inst_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \outputs_OBUF[18]_inst_i_6 
       (.I0(ctr_i_IBUF[1]),
        .I1(data21[18]),
        .I2(\outputs_r_reg_n_0_[18] ),
        .I3(ctr_i_IBUF[2]),
        .I4(data20[18]),
        .O(\outputs_OBUF[18]_inst_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \outputs_OBUF[18]_inst_i_7 
       (.I0(data17[18]),
        .I1(data19[18]),
        .I2(data18[18]),
        .I3(ctr_i_IBUF[5]),
        .I4(ctr_i_IBUF[3]),
        .I5(ctr_i_IBUF[4]),
        .O(\outputs_OBUF[18]_inst_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \outputs_OBUF[18]_inst_i_8 
       (.I0(data11[18]),
        .I1(data13[18]),
        .I2(data12[18]),
        .I3(ctr_i_IBUF[11]),
        .I4(ctr_i_IBUF[9]),
        .I5(ctr_i_IBUF[10]),
        .O(\outputs_OBUF[18]_inst_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \outputs_OBUF[18]_inst_i_9 
       (.I0(data8[18]),
        .I1(data10[18]),
        .I2(data9[18]),
        .I3(ctr_i_IBUF[14]),
        .I4(ctr_i_IBUF[12]),
        .I5(ctr_i_IBUF[13]),
        .O(\outputs_OBUF[18]_inst_i_9_n_0 ));
  OBUF \outputs_OBUF[19]_inst 
       (.I(outputs_OBUF[19]),
        .O(outputs[19]));
  LUT6 #(
    .INIT(64'h0F0F0F000E0E0E0E)) 
    \outputs_OBUF[19]_inst_i_1 
       (.I0(\outputs_OBUF[19]_inst_i_2_n_0 ),
        .I1(\outputs_OBUF[19]_inst_i_3_n_0 ),
        .I2(\outputs_OBUF[31]_inst_i_4_n_0 ),
        .I3(\outputs_OBUF[19]_inst_i_4_n_0 ),
        .I4(\outputs_OBUF[19]_inst_i_5_n_0 ),
        .I5(\outputs_OBUF[31]_inst_i_7_n_0 ),
        .O(outputs_OBUF[19]));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \outputs_OBUF[19]_inst_i_2 
       (.I0(data14[19]),
        .I1(data16[19]),
        .I2(data15[19]),
        .I3(ctr_i_IBUF[8]),
        .I4(ctr_i_IBUF[6]),
        .I5(ctr_i_IBUF[7]),
        .O(\outputs_OBUF[19]_inst_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF00000002)) 
    \outputs_OBUF[19]_inst_i_3 
       (.I0(\outputs_OBUF[19]_inst_i_6_n_0 ),
        .I1(ctr_i_IBUF[5]),
        .I2(ctr_i_IBUF[3]),
        .I3(ctr_i_IBUF[4]),
        .I4(\outputs_OBUF[31]_inst_i_9_n_0 ),
        .I5(\outputs_OBUF[19]_inst_i_7_n_0 ),
        .O(\outputs_OBUF[19]_inst_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \outputs_OBUF[19]_inst_i_4 
       (.I0(data5[19]),
        .I1(data7[19]),
        .I2(data6[19]),
        .I3(ctr_i_IBUF[17]),
        .I4(ctr_i_IBUF[15]),
        .I5(ctr_i_IBUF[16]),
        .O(\outputs_OBUF[19]_inst_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF00000002)) 
    \outputs_OBUF[19]_inst_i_5 
       (.I0(\outputs_OBUF[19]_inst_i_8_n_0 ),
        .I1(ctr_i_IBUF[14]),
        .I2(ctr_i_IBUF[12]),
        .I3(ctr_i_IBUF[13]),
        .I4(\outputs_OBUF[31]_inst_i_12_n_0 ),
        .I5(\outputs_OBUF[19]_inst_i_9_n_0 ),
        .O(\outputs_OBUF[19]_inst_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \outputs_OBUF[19]_inst_i_6 
       (.I0(ctr_i_IBUF[1]),
        .I1(data21[19]),
        .I2(\outputs_r_reg_n_0_[19] ),
        .I3(ctr_i_IBUF[2]),
        .I4(data20[19]),
        .O(\outputs_OBUF[19]_inst_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \outputs_OBUF[19]_inst_i_7 
       (.I0(data17[19]),
        .I1(data19[19]),
        .I2(data18[19]),
        .I3(ctr_i_IBUF[5]),
        .I4(ctr_i_IBUF[3]),
        .I5(ctr_i_IBUF[4]),
        .O(\outputs_OBUF[19]_inst_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \outputs_OBUF[19]_inst_i_8 
       (.I0(data11[19]),
        .I1(data13[19]),
        .I2(data12[19]),
        .I3(ctr_i_IBUF[11]),
        .I4(ctr_i_IBUF[9]),
        .I5(ctr_i_IBUF[10]),
        .O(\outputs_OBUF[19]_inst_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \outputs_OBUF[19]_inst_i_9 
       (.I0(data8[19]),
        .I1(data10[19]),
        .I2(data9[19]),
        .I3(ctr_i_IBUF[14]),
        .I4(ctr_i_IBUF[12]),
        .I5(ctr_i_IBUF[13]),
        .O(\outputs_OBUF[19]_inst_i_9_n_0 ));
  OBUF \outputs_OBUF[1]_inst 
       (.I(outputs_OBUF[1]),
        .O(outputs[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFF0D0D0D08)) 
    \outputs_OBUF[1]_inst_i_1 
       (.I0(\outputs_OBUF[31]_inst_i_7_n_0 ),
        .I1(\outputs_OBUF[1]_inst_i_2_n_0 ),
        .I2(\outputs_OBUF[31]_inst_i_4_n_0 ),
        .I3(\outputs_OBUF[1]_inst_i_3_n_0 ),
        .I4(\outputs_OBUF[1]_inst_i_4_n_0 ),
        .I5(\outputs_OBUF[1]_inst_i_5_n_0 ),
        .O(outputs_OBUF[1]));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \outputs_OBUF[1]_inst_i_10 
       (.I0(data17[1]),
        .I1(data19[1]),
        .I2(data18[1]),
        .I3(ctr_i_IBUF[5]),
        .I4(ctr_i_IBUF[3]),
        .I5(ctr_i_IBUF[4]),
        .O(\outputs_OBUF[1]_inst_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF2322)) 
    \outputs_OBUF[1]_inst_i_2 
       (.I0(\outputs_OBUF[1]_inst_i_6_n_0 ),
        .I1(\outputs_OBUF[31]_inst_i_12_n_0 ),
        .I2(\outputs_OBUF[31]_inst_i_14_n_0 ),
        .I3(\outputs_OBUF[1]_inst_i_7_n_0 ),
        .I4(\outputs_OBUF[1]_inst_i_8_n_0 ),
        .O(\outputs_OBUF[1]_inst_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF00000002)) 
    \outputs_OBUF[1]_inst_i_3 
       (.I0(\outputs_OBUF[1]_inst_i_9_n_0 ),
        .I1(ctr_i_IBUF[5]),
        .I2(ctr_i_IBUF[3]),
        .I3(ctr_i_IBUF[4]),
        .I4(\outputs_OBUF[31]_inst_i_9_n_0 ),
        .I5(\outputs_OBUF[1]_inst_i_10_n_0 ),
        .O(\outputs_OBUF[1]_inst_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \outputs_OBUF[1]_inst_i_4 
       (.I0(data14[1]),
        .I1(data16[1]),
        .I2(data15[1]),
        .I3(ctr_i_IBUF[8]),
        .I4(ctr_i_IBUF[6]),
        .I5(ctr_i_IBUF[7]),
        .O(\outputs_OBUF[1]_inst_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    \outputs_OBUF[1]_inst_i_5 
       (.I0(data4[1]),
        .I1(ctr_i_IBUF[21]),
        .I2(ctr_i_IBUF[22]),
        .I3(ctr_i_IBUF[19]),
        .I4(ctr_i_IBUF[18]),
        .I5(ctr_i_IBUF[20]),
        .O(\outputs_OBUF[1]_inst_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \outputs_OBUF[1]_inst_i_6 
       (.I0(data8[1]),
        .I1(data10[1]),
        .I2(data9[1]),
        .I3(ctr_i_IBUF[14]),
        .I4(ctr_i_IBUF[12]),
        .I5(ctr_i_IBUF[13]),
        .O(\outputs_OBUF[1]_inst_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \outputs_OBUF[1]_inst_i_7 
       (.I0(data11[1]),
        .I1(data13[1]),
        .I2(data12[1]),
        .I3(ctr_i_IBUF[11]),
        .I4(ctr_i_IBUF[9]),
        .I5(ctr_i_IBUF[10]),
        .O(\outputs_OBUF[1]_inst_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \outputs_OBUF[1]_inst_i_8 
       (.I0(data5[1]),
        .I1(data7[1]),
        .I2(data6[1]),
        .I3(ctr_i_IBUF[17]),
        .I4(ctr_i_IBUF[15]),
        .I5(ctr_i_IBUF[16]),
        .O(\outputs_OBUF[1]_inst_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \outputs_OBUF[1]_inst_i_9 
       (.I0(ctr_i_IBUF[1]),
        .I1(data21[1]),
        .I2(\outputs_r_reg_n_0_[1] ),
        .I3(ctr_i_IBUF[2]),
        .I4(data20[1]),
        .O(\outputs_OBUF[1]_inst_i_9_n_0 ));
  OBUF \outputs_OBUF[20]_inst 
       (.I(outputs_OBUF[20]),
        .O(outputs[20]));
  LUT6 #(
    .INIT(64'h0F0F0F000E0E0E0E)) 
    \outputs_OBUF[20]_inst_i_1 
       (.I0(\outputs_OBUF[20]_inst_i_2_n_0 ),
        .I1(\outputs_OBUF[20]_inst_i_3_n_0 ),
        .I2(\outputs_OBUF[31]_inst_i_4_n_0 ),
        .I3(\outputs_OBUF[20]_inst_i_4_n_0 ),
        .I4(\outputs_OBUF[20]_inst_i_5_n_0 ),
        .I5(\outputs_OBUF[31]_inst_i_7_n_0 ),
        .O(outputs_OBUF[20]));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \outputs_OBUF[20]_inst_i_2 
       (.I0(data14[20]),
        .I1(data16[20]),
        .I2(data15[20]),
        .I3(ctr_i_IBUF[8]),
        .I4(ctr_i_IBUF[6]),
        .I5(ctr_i_IBUF[7]),
        .O(\outputs_OBUF[20]_inst_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF00000002)) 
    \outputs_OBUF[20]_inst_i_3 
       (.I0(\outputs_OBUF[20]_inst_i_6_n_0 ),
        .I1(ctr_i_IBUF[5]),
        .I2(ctr_i_IBUF[3]),
        .I3(ctr_i_IBUF[4]),
        .I4(\outputs_OBUF[31]_inst_i_9_n_0 ),
        .I5(\outputs_OBUF[20]_inst_i_7_n_0 ),
        .O(\outputs_OBUF[20]_inst_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \outputs_OBUF[20]_inst_i_4 
       (.I0(data5[20]),
        .I1(data7[20]),
        .I2(data6[20]),
        .I3(ctr_i_IBUF[17]),
        .I4(ctr_i_IBUF[15]),
        .I5(ctr_i_IBUF[16]),
        .O(\outputs_OBUF[20]_inst_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF00000002)) 
    \outputs_OBUF[20]_inst_i_5 
       (.I0(\outputs_OBUF[20]_inst_i_8_n_0 ),
        .I1(ctr_i_IBUF[14]),
        .I2(ctr_i_IBUF[12]),
        .I3(ctr_i_IBUF[13]),
        .I4(\outputs_OBUF[31]_inst_i_12_n_0 ),
        .I5(\outputs_OBUF[20]_inst_i_9_n_0 ),
        .O(\outputs_OBUF[20]_inst_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \outputs_OBUF[20]_inst_i_6 
       (.I0(ctr_i_IBUF[1]),
        .I1(data21[20]),
        .I2(\outputs_r_reg_n_0_[20] ),
        .I3(ctr_i_IBUF[2]),
        .I4(data20[20]),
        .O(\outputs_OBUF[20]_inst_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \outputs_OBUF[20]_inst_i_7 
       (.I0(data17[20]),
        .I1(data19[20]),
        .I2(data18[20]),
        .I3(ctr_i_IBUF[5]),
        .I4(ctr_i_IBUF[3]),
        .I5(ctr_i_IBUF[4]),
        .O(\outputs_OBUF[20]_inst_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \outputs_OBUF[20]_inst_i_8 
       (.I0(data11[20]),
        .I1(data13[20]),
        .I2(data12[20]),
        .I3(ctr_i_IBUF[11]),
        .I4(ctr_i_IBUF[9]),
        .I5(ctr_i_IBUF[10]),
        .O(\outputs_OBUF[20]_inst_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \outputs_OBUF[20]_inst_i_9 
       (.I0(data8[20]),
        .I1(data10[20]),
        .I2(data9[20]),
        .I3(ctr_i_IBUF[14]),
        .I4(ctr_i_IBUF[12]),
        .I5(ctr_i_IBUF[13]),
        .O(\outputs_OBUF[20]_inst_i_9_n_0 ));
  OBUF \outputs_OBUF[21]_inst 
       (.I(outputs_OBUF[21]),
        .O(outputs[21]));
  LUT6 #(
    .INIT(64'h0F0F0F000E0E0E0E)) 
    \outputs_OBUF[21]_inst_i_1 
       (.I0(\outputs_OBUF[21]_inst_i_2_n_0 ),
        .I1(\outputs_OBUF[21]_inst_i_3_n_0 ),
        .I2(\outputs_OBUF[31]_inst_i_4_n_0 ),
        .I3(\outputs_OBUF[21]_inst_i_4_n_0 ),
        .I4(\outputs_OBUF[21]_inst_i_5_n_0 ),
        .I5(\outputs_OBUF[31]_inst_i_7_n_0 ),
        .O(outputs_OBUF[21]));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \outputs_OBUF[21]_inst_i_2 
       (.I0(data14[21]),
        .I1(data16[21]),
        .I2(data15[21]),
        .I3(ctr_i_IBUF[8]),
        .I4(ctr_i_IBUF[6]),
        .I5(ctr_i_IBUF[7]),
        .O(\outputs_OBUF[21]_inst_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF00000002)) 
    \outputs_OBUF[21]_inst_i_3 
       (.I0(\outputs_OBUF[21]_inst_i_6_n_0 ),
        .I1(ctr_i_IBUF[5]),
        .I2(ctr_i_IBUF[3]),
        .I3(ctr_i_IBUF[4]),
        .I4(\outputs_OBUF[31]_inst_i_9_n_0 ),
        .I5(\outputs_OBUF[21]_inst_i_7_n_0 ),
        .O(\outputs_OBUF[21]_inst_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \outputs_OBUF[21]_inst_i_4 
       (.I0(data5[21]),
        .I1(data7[21]),
        .I2(data6[21]),
        .I3(ctr_i_IBUF[17]),
        .I4(ctr_i_IBUF[15]),
        .I5(ctr_i_IBUF[16]),
        .O(\outputs_OBUF[21]_inst_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF00000002)) 
    \outputs_OBUF[21]_inst_i_5 
       (.I0(\outputs_OBUF[21]_inst_i_8_n_0 ),
        .I1(ctr_i_IBUF[14]),
        .I2(ctr_i_IBUF[12]),
        .I3(ctr_i_IBUF[13]),
        .I4(\outputs_OBUF[31]_inst_i_12_n_0 ),
        .I5(\outputs_OBUF[21]_inst_i_9_n_0 ),
        .O(\outputs_OBUF[21]_inst_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \outputs_OBUF[21]_inst_i_6 
       (.I0(ctr_i_IBUF[1]),
        .I1(data21[21]),
        .I2(\outputs_r_reg_n_0_[21] ),
        .I3(ctr_i_IBUF[2]),
        .I4(data20[21]),
        .O(\outputs_OBUF[21]_inst_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \outputs_OBUF[21]_inst_i_7 
       (.I0(data17[21]),
        .I1(data19[21]),
        .I2(data18[21]),
        .I3(ctr_i_IBUF[5]),
        .I4(ctr_i_IBUF[3]),
        .I5(ctr_i_IBUF[4]),
        .O(\outputs_OBUF[21]_inst_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \outputs_OBUF[21]_inst_i_8 
       (.I0(data11[21]),
        .I1(data13[21]),
        .I2(data12[21]),
        .I3(ctr_i_IBUF[11]),
        .I4(ctr_i_IBUF[9]),
        .I5(ctr_i_IBUF[10]),
        .O(\outputs_OBUF[21]_inst_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \outputs_OBUF[21]_inst_i_9 
       (.I0(data8[21]),
        .I1(data10[21]),
        .I2(data9[21]),
        .I3(ctr_i_IBUF[14]),
        .I4(ctr_i_IBUF[12]),
        .I5(ctr_i_IBUF[13]),
        .O(\outputs_OBUF[21]_inst_i_9_n_0 ));
  OBUF \outputs_OBUF[22]_inst 
       (.I(outputs_OBUF[22]),
        .O(outputs[22]));
  LUT6 #(
    .INIT(64'h0F0F0F000E0E0E0E)) 
    \outputs_OBUF[22]_inst_i_1 
       (.I0(\outputs_OBUF[22]_inst_i_2_n_0 ),
        .I1(\outputs_OBUF[22]_inst_i_3_n_0 ),
        .I2(\outputs_OBUF[31]_inst_i_4_n_0 ),
        .I3(\outputs_OBUF[22]_inst_i_4_n_0 ),
        .I4(\outputs_OBUF[22]_inst_i_5_n_0 ),
        .I5(\outputs_OBUF[31]_inst_i_7_n_0 ),
        .O(outputs_OBUF[22]));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \outputs_OBUF[22]_inst_i_2 
       (.I0(data14[22]),
        .I1(data16[22]),
        .I2(data15[22]),
        .I3(ctr_i_IBUF[8]),
        .I4(ctr_i_IBUF[6]),
        .I5(ctr_i_IBUF[7]),
        .O(\outputs_OBUF[22]_inst_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF00000002)) 
    \outputs_OBUF[22]_inst_i_3 
       (.I0(\outputs_OBUF[22]_inst_i_6_n_0 ),
        .I1(ctr_i_IBUF[5]),
        .I2(ctr_i_IBUF[3]),
        .I3(ctr_i_IBUF[4]),
        .I4(\outputs_OBUF[31]_inst_i_9_n_0 ),
        .I5(\outputs_OBUF[22]_inst_i_7_n_0 ),
        .O(\outputs_OBUF[22]_inst_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \outputs_OBUF[22]_inst_i_4 
       (.I0(data5[22]),
        .I1(data7[22]),
        .I2(data6[22]),
        .I3(ctr_i_IBUF[17]),
        .I4(ctr_i_IBUF[15]),
        .I5(ctr_i_IBUF[16]),
        .O(\outputs_OBUF[22]_inst_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF00000002)) 
    \outputs_OBUF[22]_inst_i_5 
       (.I0(\outputs_OBUF[22]_inst_i_8_n_0 ),
        .I1(ctr_i_IBUF[14]),
        .I2(ctr_i_IBUF[12]),
        .I3(ctr_i_IBUF[13]),
        .I4(\outputs_OBUF[31]_inst_i_12_n_0 ),
        .I5(\outputs_OBUF[22]_inst_i_9_n_0 ),
        .O(\outputs_OBUF[22]_inst_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \outputs_OBUF[22]_inst_i_6 
       (.I0(ctr_i_IBUF[1]),
        .I1(data21[22]),
        .I2(\outputs_r_reg_n_0_[22] ),
        .I3(ctr_i_IBUF[2]),
        .I4(data20[22]),
        .O(\outputs_OBUF[22]_inst_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \outputs_OBUF[22]_inst_i_7 
       (.I0(data17[22]),
        .I1(data19[22]),
        .I2(data18[22]),
        .I3(ctr_i_IBUF[5]),
        .I4(ctr_i_IBUF[3]),
        .I5(ctr_i_IBUF[4]),
        .O(\outputs_OBUF[22]_inst_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \outputs_OBUF[22]_inst_i_8 
       (.I0(data11[22]),
        .I1(data13[22]),
        .I2(data12[22]),
        .I3(ctr_i_IBUF[11]),
        .I4(ctr_i_IBUF[9]),
        .I5(ctr_i_IBUF[10]),
        .O(\outputs_OBUF[22]_inst_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \outputs_OBUF[22]_inst_i_9 
       (.I0(data8[22]),
        .I1(data10[22]),
        .I2(data9[22]),
        .I3(ctr_i_IBUF[14]),
        .I4(ctr_i_IBUF[12]),
        .I5(ctr_i_IBUF[13]),
        .O(\outputs_OBUF[22]_inst_i_9_n_0 ));
  OBUF \outputs_OBUF[23]_inst 
       (.I(outputs_OBUF[23]),
        .O(outputs[23]));
  LUT6 #(
    .INIT(64'h0F0F0F000E0E0E0E)) 
    \outputs_OBUF[23]_inst_i_1 
       (.I0(\outputs_OBUF[23]_inst_i_2_n_0 ),
        .I1(\outputs_OBUF[23]_inst_i_3_n_0 ),
        .I2(\outputs_OBUF[31]_inst_i_4_n_0 ),
        .I3(\outputs_OBUF[23]_inst_i_4_n_0 ),
        .I4(\outputs_OBUF[23]_inst_i_5_n_0 ),
        .I5(\outputs_OBUF[31]_inst_i_7_n_0 ),
        .O(outputs_OBUF[23]));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \outputs_OBUF[23]_inst_i_2 
       (.I0(data14[23]),
        .I1(data16[23]),
        .I2(data15[23]),
        .I3(ctr_i_IBUF[8]),
        .I4(ctr_i_IBUF[6]),
        .I5(ctr_i_IBUF[7]),
        .O(\outputs_OBUF[23]_inst_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF00000002)) 
    \outputs_OBUF[23]_inst_i_3 
       (.I0(\outputs_OBUF[23]_inst_i_6_n_0 ),
        .I1(ctr_i_IBUF[5]),
        .I2(ctr_i_IBUF[3]),
        .I3(ctr_i_IBUF[4]),
        .I4(\outputs_OBUF[31]_inst_i_9_n_0 ),
        .I5(\outputs_OBUF[23]_inst_i_7_n_0 ),
        .O(\outputs_OBUF[23]_inst_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \outputs_OBUF[23]_inst_i_4 
       (.I0(data5[23]),
        .I1(data7[23]),
        .I2(data6[23]),
        .I3(ctr_i_IBUF[17]),
        .I4(ctr_i_IBUF[15]),
        .I5(ctr_i_IBUF[16]),
        .O(\outputs_OBUF[23]_inst_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF00000002)) 
    \outputs_OBUF[23]_inst_i_5 
       (.I0(\outputs_OBUF[23]_inst_i_8_n_0 ),
        .I1(ctr_i_IBUF[14]),
        .I2(ctr_i_IBUF[12]),
        .I3(ctr_i_IBUF[13]),
        .I4(\outputs_OBUF[31]_inst_i_12_n_0 ),
        .I5(\outputs_OBUF[23]_inst_i_9_n_0 ),
        .O(\outputs_OBUF[23]_inst_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \outputs_OBUF[23]_inst_i_6 
       (.I0(ctr_i_IBUF[1]),
        .I1(data21[23]),
        .I2(\outputs_r_reg_n_0_[23] ),
        .I3(ctr_i_IBUF[2]),
        .I4(data20[23]),
        .O(\outputs_OBUF[23]_inst_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \outputs_OBUF[23]_inst_i_7 
       (.I0(data17[23]),
        .I1(data19[23]),
        .I2(data18[23]),
        .I3(ctr_i_IBUF[5]),
        .I4(ctr_i_IBUF[3]),
        .I5(ctr_i_IBUF[4]),
        .O(\outputs_OBUF[23]_inst_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \outputs_OBUF[23]_inst_i_8 
       (.I0(data11[23]),
        .I1(data13[23]),
        .I2(data12[23]),
        .I3(ctr_i_IBUF[11]),
        .I4(ctr_i_IBUF[9]),
        .I5(ctr_i_IBUF[10]),
        .O(\outputs_OBUF[23]_inst_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \outputs_OBUF[23]_inst_i_9 
       (.I0(data8[23]),
        .I1(data10[23]),
        .I2(data9[23]),
        .I3(ctr_i_IBUF[14]),
        .I4(ctr_i_IBUF[12]),
        .I5(ctr_i_IBUF[13]),
        .O(\outputs_OBUF[23]_inst_i_9_n_0 ));
  OBUF \outputs_OBUF[24]_inst 
       (.I(outputs_OBUF[24]),
        .O(outputs[24]));
  LUT6 #(
    .INIT(64'h0F0F0F000E0E0E0E)) 
    \outputs_OBUF[24]_inst_i_1 
       (.I0(\outputs_OBUF[24]_inst_i_2_n_0 ),
        .I1(\outputs_OBUF[24]_inst_i_3_n_0 ),
        .I2(\outputs_OBUF[31]_inst_i_4_n_0 ),
        .I3(\outputs_OBUF[24]_inst_i_4_n_0 ),
        .I4(\outputs_OBUF[24]_inst_i_5_n_0 ),
        .I5(\outputs_OBUF[31]_inst_i_7_n_0 ),
        .O(outputs_OBUF[24]));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \outputs_OBUF[24]_inst_i_2 
       (.I0(data14[24]),
        .I1(data16[24]),
        .I2(data15[24]),
        .I3(ctr_i_IBUF[8]),
        .I4(ctr_i_IBUF[6]),
        .I5(ctr_i_IBUF[7]),
        .O(\outputs_OBUF[24]_inst_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF00000002)) 
    \outputs_OBUF[24]_inst_i_3 
       (.I0(\outputs_OBUF[24]_inst_i_6_n_0 ),
        .I1(ctr_i_IBUF[5]),
        .I2(ctr_i_IBUF[3]),
        .I3(ctr_i_IBUF[4]),
        .I4(\outputs_OBUF[31]_inst_i_9_n_0 ),
        .I5(\outputs_OBUF[24]_inst_i_7_n_0 ),
        .O(\outputs_OBUF[24]_inst_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \outputs_OBUF[24]_inst_i_4 
       (.I0(data5[24]),
        .I1(data7[24]),
        .I2(data6[24]),
        .I3(ctr_i_IBUF[17]),
        .I4(ctr_i_IBUF[15]),
        .I5(ctr_i_IBUF[16]),
        .O(\outputs_OBUF[24]_inst_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF00000002)) 
    \outputs_OBUF[24]_inst_i_5 
       (.I0(\outputs_OBUF[24]_inst_i_8_n_0 ),
        .I1(ctr_i_IBUF[14]),
        .I2(ctr_i_IBUF[12]),
        .I3(ctr_i_IBUF[13]),
        .I4(\outputs_OBUF[31]_inst_i_12_n_0 ),
        .I5(\outputs_OBUF[24]_inst_i_9_n_0 ),
        .O(\outputs_OBUF[24]_inst_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \outputs_OBUF[24]_inst_i_6 
       (.I0(ctr_i_IBUF[1]),
        .I1(data21[24]),
        .I2(\outputs_r_reg_n_0_[24] ),
        .I3(ctr_i_IBUF[2]),
        .I4(data20[24]),
        .O(\outputs_OBUF[24]_inst_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \outputs_OBUF[24]_inst_i_7 
       (.I0(data17[24]),
        .I1(data19[24]),
        .I2(data18[24]),
        .I3(ctr_i_IBUF[5]),
        .I4(ctr_i_IBUF[3]),
        .I5(ctr_i_IBUF[4]),
        .O(\outputs_OBUF[24]_inst_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \outputs_OBUF[24]_inst_i_8 
       (.I0(data11[24]),
        .I1(data13[24]),
        .I2(data12[24]),
        .I3(ctr_i_IBUF[11]),
        .I4(ctr_i_IBUF[9]),
        .I5(ctr_i_IBUF[10]),
        .O(\outputs_OBUF[24]_inst_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \outputs_OBUF[24]_inst_i_9 
       (.I0(data8[24]),
        .I1(data10[24]),
        .I2(data9[24]),
        .I3(ctr_i_IBUF[14]),
        .I4(ctr_i_IBUF[12]),
        .I5(ctr_i_IBUF[13]),
        .O(\outputs_OBUF[24]_inst_i_9_n_0 ));
  OBUF \outputs_OBUF[25]_inst 
       (.I(outputs_OBUF[25]),
        .O(outputs[25]));
  LUT6 #(
    .INIT(64'h0F0F0F000E0E0E0E)) 
    \outputs_OBUF[25]_inst_i_1 
       (.I0(\outputs_OBUF[25]_inst_i_2_n_0 ),
        .I1(\outputs_OBUF[25]_inst_i_3_n_0 ),
        .I2(\outputs_OBUF[31]_inst_i_4_n_0 ),
        .I3(\outputs_OBUF[25]_inst_i_4_n_0 ),
        .I4(\outputs_OBUF[25]_inst_i_5_n_0 ),
        .I5(\outputs_OBUF[31]_inst_i_7_n_0 ),
        .O(outputs_OBUF[25]));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \outputs_OBUF[25]_inst_i_2 
       (.I0(data14[25]),
        .I1(data16[25]),
        .I2(data15[25]),
        .I3(ctr_i_IBUF[8]),
        .I4(ctr_i_IBUF[6]),
        .I5(ctr_i_IBUF[7]),
        .O(\outputs_OBUF[25]_inst_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF00000002)) 
    \outputs_OBUF[25]_inst_i_3 
       (.I0(\outputs_OBUF[25]_inst_i_6_n_0 ),
        .I1(ctr_i_IBUF[5]),
        .I2(ctr_i_IBUF[3]),
        .I3(ctr_i_IBUF[4]),
        .I4(\outputs_OBUF[31]_inst_i_9_n_0 ),
        .I5(\outputs_OBUF[25]_inst_i_7_n_0 ),
        .O(\outputs_OBUF[25]_inst_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \outputs_OBUF[25]_inst_i_4 
       (.I0(data5[25]),
        .I1(data7[25]),
        .I2(data6[25]),
        .I3(ctr_i_IBUF[17]),
        .I4(ctr_i_IBUF[15]),
        .I5(ctr_i_IBUF[16]),
        .O(\outputs_OBUF[25]_inst_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF00000002)) 
    \outputs_OBUF[25]_inst_i_5 
       (.I0(\outputs_OBUF[25]_inst_i_8_n_0 ),
        .I1(ctr_i_IBUF[14]),
        .I2(ctr_i_IBUF[12]),
        .I3(ctr_i_IBUF[13]),
        .I4(\outputs_OBUF[31]_inst_i_12_n_0 ),
        .I5(\outputs_OBUF[25]_inst_i_9_n_0 ),
        .O(\outputs_OBUF[25]_inst_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \outputs_OBUF[25]_inst_i_6 
       (.I0(ctr_i_IBUF[1]),
        .I1(data21[25]),
        .I2(\outputs_r_reg_n_0_[25] ),
        .I3(ctr_i_IBUF[2]),
        .I4(data20[25]),
        .O(\outputs_OBUF[25]_inst_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \outputs_OBUF[25]_inst_i_7 
       (.I0(data17[25]),
        .I1(data19[25]),
        .I2(data18[25]),
        .I3(ctr_i_IBUF[5]),
        .I4(ctr_i_IBUF[3]),
        .I5(ctr_i_IBUF[4]),
        .O(\outputs_OBUF[25]_inst_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \outputs_OBUF[25]_inst_i_8 
       (.I0(data11[25]),
        .I1(data13[25]),
        .I2(data12[25]),
        .I3(ctr_i_IBUF[11]),
        .I4(ctr_i_IBUF[9]),
        .I5(ctr_i_IBUF[10]),
        .O(\outputs_OBUF[25]_inst_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \outputs_OBUF[25]_inst_i_9 
       (.I0(data8[25]),
        .I1(data10[25]),
        .I2(data9[25]),
        .I3(ctr_i_IBUF[14]),
        .I4(ctr_i_IBUF[12]),
        .I5(ctr_i_IBUF[13]),
        .O(\outputs_OBUF[25]_inst_i_9_n_0 ));
  OBUF \outputs_OBUF[26]_inst 
       (.I(outputs_OBUF[26]),
        .O(outputs[26]));
  LUT6 #(
    .INIT(64'h0F0F0F000E0E0E0E)) 
    \outputs_OBUF[26]_inst_i_1 
       (.I0(\outputs_OBUF[26]_inst_i_2_n_0 ),
        .I1(\outputs_OBUF[26]_inst_i_3_n_0 ),
        .I2(\outputs_OBUF[31]_inst_i_4_n_0 ),
        .I3(\outputs_OBUF[26]_inst_i_4_n_0 ),
        .I4(\outputs_OBUF[26]_inst_i_5_n_0 ),
        .I5(\outputs_OBUF[31]_inst_i_7_n_0 ),
        .O(outputs_OBUF[26]));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \outputs_OBUF[26]_inst_i_2 
       (.I0(data14[26]),
        .I1(data16[26]),
        .I2(data15[26]),
        .I3(ctr_i_IBUF[8]),
        .I4(ctr_i_IBUF[6]),
        .I5(ctr_i_IBUF[7]),
        .O(\outputs_OBUF[26]_inst_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF00000002)) 
    \outputs_OBUF[26]_inst_i_3 
       (.I0(\outputs_OBUF[26]_inst_i_6_n_0 ),
        .I1(ctr_i_IBUF[5]),
        .I2(ctr_i_IBUF[3]),
        .I3(ctr_i_IBUF[4]),
        .I4(\outputs_OBUF[31]_inst_i_9_n_0 ),
        .I5(\outputs_OBUF[26]_inst_i_7_n_0 ),
        .O(\outputs_OBUF[26]_inst_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \outputs_OBUF[26]_inst_i_4 
       (.I0(data5[26]),
        .I1(data7[26]),
        .I2(data6[26]),
        .I3(ctr_i_IBUF[17]),
        .I4(ctr_i_IBUF[15]),
        .I5(ctr_i_IBUF[16]),
        .O(\outputs_OBUF[26]_inst_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF00000002)) 
    \outputs_OBUF[26]_inst_i_5 
       (.I0(\outputs_OBUF[26]_inst_i_8_n_0 ),
        .I1(ctr_i_IBUF[14]),
        .I2(ctr_i_IBUF[12]),
        .I3(ctr_i_IBUF[13]),
        .I4(\outputs_OBUF[31]_inst_i_12_n_0 ),
        .I5(\outputs_OBUF[26]_inst_i_9_n_0 ),
        .O(\outputs_OBUF[26]_inst_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \outputs_OBUF[26]_inst_i_6 
       (.I0(ctr_i_IBUF[1]),
        .I1(data21[26]),
        .I2(\outputs_r_reg_n_0_[26] ),
        .I3(ctr_i_IBUF[2]),
        .I4(data20[26]),
        .O(\outputs_OBUF[26]_inst_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \outputs_OBUF[26]_inst_i_7 
       (.I0(data17[26]),
        .I1(data19[26]),
        .I2(data18[26]),
        .I3(ctr_i_IBUF[5]),
        .I4(ctr_i_IBUF[3]),
        .I5(ctr_i_IBUF[4]),
        .O(\outputs_OBUF[26]_inst_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \outputs_OBUF[26]_inst_i_8 
       (.I0(data11[26]),
        .I1(data13[26]),
        .I2(data12[26]),
        .I3(ctr_i_IBUF[11]),
        .I4(ctr_i_IBUF[9]),
        .I5(ctr_i_IBUF[10]),
        .O(\outputs_OBUF[26]_inst_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \outputs_OBUF[26]_inst_i_9 
       (.I0(data8[26]),
        .I1(data10[26]),
        .I2(data9[26]),
        .I3(ctr_i_IBUF[14]),
        .I4(ctr_i_IBUF[12]),
        .I5(ctr_i_IBUF[13]),
        .O(\outputs_OBUF[26]_inst_i_9_n_0 ));
  OBUF \outputs_OBUF[27]_inst 
       (.I(outputs_OBUF[27]),
        .O(outputs[27]));
  LUT6 #(
    .INIT(64'h0F0F0F000E0E0E0E)) 
    \outputs_OBUF[27]_inst_i_1 
       (.I0(\outputs_OBUF[27]_inst_i_2_n_0 ),
        .I1(\outputs_OBUF[27]_inst_i_3_n_0 ),
        .I2(\outputs_OBUF[31]_inst_i_4_n_0 ),
        .I3(\outputs_OBUF[27]_inst_i_4_n_0 ),
        .I4(\outputs_OBUF[27]_inst_i_5_n_0 ),
        .I5(\outputs_OBUF[31]_inst_i_7_n_0 ),
        .O(outputs_OBUF[27]));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \outputs_OBUF[27]_inst_i_2 
       (.I0(data14[27]),
        .I1(data16[27]),
        .I2(data15[27]),
        .I3(ctr_i_IBUF[8]),
        .I4(ctr_i_IBUF[6]),
        .I5(ctr_i_IBUF[7]),
        .O(\outputs_OBUF[27]_inst_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF00000002)) 
    \outputs_OBUF[27]_inst_i_3 
       (.I0(\outputs_OBUF[27]_inst_i_6_n_0 ),
        .I1(ctr_i_IBUF[5]),
        .I2(ctr_i_IBUF[3]),
        .I3(ctr_i_IBUF[4]),
        .I4(\outputs_OBUF[31]_inst_i_9_n_0 ),
        .I5(\outputs_OBUF[27]_inst_i_7_n_0 ),
        .O(\outputs_OBUF[27]_inst_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \outputs_OBUF[27]_inst_i_4 
       (.I0(data5[27]),
        .I1(data7[27]),
        .I2(data6[27]),
        .I3(ctr_i_IBUF[17]),
        .I4(ctr_i_IBUF[15]),
        .I5(ctr_i_IBUF[16]),
        .O(\outputs_OBUF[27]_inst_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF00000002)) 
    \outputs_OBUF[27]_inst_i_5 
       (.I0(\outputs_OBUF[27]_inst_i_8_n_0 ),
        .I1(ctr_i_IBUF[14]),
        .I2(ctr_i_IBUF[12]),
        .I3(ctr_i_IBUF[13]),
        .I4(\outputs_OBUF[31]_inst_i_12_n_0 ),
        .I5(\outputs_OBUF[27]_inst_i_9_n_0 ),
        .O(\outputs_OBUF[27]_inst_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \outputs_OBUF[27]_inst_i_6 
       (.I0(ctr_i_IBUF[1]),
        .I1(data21[27]),
        .I2(\outputs_r_reg_n_0_[27] ),
        .I3(ctr_i_IBUF[2]),
        .I4(data20[27]),
        .O(\outputs_OBUF[27]_inst_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \outputs_OBUF[27]_inst_i_7 
       (.I0(data17[27]),
        .I1(data19[27]),
        .I2(data18[27]),
        .I3(ctr_i_IBUF[5]),
        .I4(ctr_i_IBUF[3]),
        .I5(ctr_i_IBUF[4]),
        .O(\outputs_OBUF[27]_inst_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \outputs_OBUF[27]_inst_i_8 
       (.I0(data11[27]),
        .I1(data13[27]),
        .I2(data12[27]),
        .I3(ctr_i_IBUF[11]),
        .I4(ctr_i_IBUF[9]),
        .I5(ctr_i_IBUF[10]),
        .O(\outputs_OBUF[27]_inst_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \outputs_OBUF[27]_inst_i_9 
       (.I0(data8[27]),
        .I1(data10[27]),
        .I2(data9[27]),
        .I3(ctr_i_IBUF[14]),
        .I4(ctr_i_IBUF[12]),
        .I5(ctr_i_IBUF[13]),
        .O(\outputs_OBUF[27]_inst_i_9_n_0 ));
  OBUF \outputs_OBUF[28]_inst 
       (.I(outputs_OBUF[28]),
        .O(outputs[28]));
  LUT6 #(
    .INIT(64'h0F0F0F000E0E0E0E)) 
    \outputs_OBUF[28]_inst_i_1 
       (.I0(\outputs_OBUF[28]_inst_i_2_n_0 ),
        .I1(\outputs_OBUF[28]_inst_i_3_n_0 ),
        .I2(\outputs_OBUF[31]_inst_i_4_n_0 ),
        .I3(\outputs_OBUF[28]_inst_i_4_n_0 ),
        .I4(\outputs_OBUF[28]_inst_i_5_n_0 ),
        .I5(\outputs_OBUF[31]_inst_i_7_n_0 ),
        .O(outputs_OBUF[28]));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \outputs_OBUF[28]_inst_i_2 
       (.I0(data14[28]),
        .I1(data16[28]),
        .I2(data15[28]),
        .I3(ctr_i_IBUF[8]),
        .I4(ctr_i_IBUF[6]),
        .I5(ctr_i_IBUF[7]),
        .O(\outputs_OBUF[28]_inst_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF00000002)) 
    \outputs_OBUF[28]_inst_i_3 
       (.I0(\outputs_OBUF[28]_inst_i_6_n_0 ),
        .I1(ctr_i_IBUF[5]),
        .I2(ctr_i_IBUF[3]),
        .I3(ctr_i_IBUF[4]),
        .I4(\outputs_OBUF[31]_inst_i_9_n_0 ),
        .I5(\outputs_OBUF[28]_inst_i_7_n_0 ),
        .O(\outputs_OBUF[28]_inst_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \outputs_OBUF[28]_inst_i_4 
       (.I0(data5[28]),
        .I1(data7[28]),
        .I2(data6[28]),
        .I3(ctr_i_IBUF[17]),
        .I4(ctr_i_IBUF[15]),
        .I5(ctr_i_IBUF[16]),
        .O(\outputs_OBUF[28]_inst_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF00000002)) 
    \outputs_OBUF[28]_inst_i_5 
       (.I0(\outputs_OBUF[28]_inst_i_8_n_0 ),
        .I1(ctr_i_IBUF[14]),
        .I2(ctr_i_IBUF[12]),
        .I3(ctr_i_IBUF[13]),
        .I4(\outputs_OBUF[31]_inst_i_12_n_0 ),
        .I5(\outputs_OBUF[28]_inst_i_9_n_0 ),
        .O(\outputs_OBUF[28]_inst_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \outputs_OBUF[28]_inst_i_6 
       (.I0(ctr_i_IBUF[1]),
        .I1(data21[28]),
        .I2(\outputs_r_reg_n_0_[28] ),
        .I3(ctr_i_IBUF[2]),
        .I4(data20[28]),
        .O(\outputs_OBUF[28]_inst_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \outputs_OBUF[28]_inst_i_7 
       (.I0(data17[28]),
        .I1(data19[28]),
        .I2(data18[28]),
        .I3(ctr_i_IBUF[5]),
        .I4(ctr_i_IBUF[3]),
        .I5(ctr_i_IBUF[4]),
        .O(\outputs_OBUF[28]_inst_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \outputs_OBUF[28]_inst_i_8 
       (.I0(data11[28]),
        .I1(data13[28]),
        .I2(data12[28]),
        .I3(ctr_i_IBUF[11]),
        .I4(ctr_i_IBUF[9]),
        .I5(ctr_i_IBUF[10]),
        .O(\outputs_OBUF[28]_inst_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \outputs_OBUF[28]_inst_i_9 
       (.I0(data8[28]),
        .I1(data10[28]),
        .I2(data9[28]),
        .I3(ctr_i_IBUF[14]),
        .I4(ctr_i_IBUF[12]),
        .I5(ctr_i_IBUF[13]),
        .O(\outputs_OBUF[28]_inst_i_9_n_0 ));
  OBUF \outputs_OBUF[29]_inst 
       (.I(outputs_OBUF[29]),
        .O(outputs[29]));
  LUT6 #(
    .INIT(64'h0F0F0F000E0E0E0E)) 
    \outputs_OBUF[29]_inst_i_1 
       (.I0(\outputs_OBUF[29]_inst_i_2_n_0 ),
        .I1(\outputs_OBUF[29]_inst_i_3_n_0 ),
        .I2(\outputs_OBUF[31]_inst_i_4_n_0 ),
        .I3(\outputs_OBUF[29]_inst_i_4_n_0 ),
        .I4(\outputs_OBUF[29]_inst_i_5_n_0 ),
        .I5(\outputs_OBUF[31]_inst_i_7_n_0 ),
        .O(outputs_OBUF[29]));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \outputs_OBUF[29]_inst_i_2 
       (.I0(data14[29]),
        .I1(data16[29]),
        .I2(data15[29]),
        .I3(ctr_i_IBUF[8]),
        .I4(ctr_i_IBUF[6]),
        .I5(ctr_i_IBUF[7]),
        .O(\outputs_OBUF[29]_inst_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF00000002)) 
    \outputs_OBUF[29]_inst_i_3 
       (.I0(\outputs_OBUF[29]_inst_i_6_n_0 ),
        .I1(ctr_i_IBUF[5]),
        .I2(ctr_i_IBUF[3]),
        .I3(ctr_i_IBUF[4]),
        .I4(\outputs_OBUF[31]_inst_i_9_n_0 ),
        .I5(\outputs_OBUF[29]_inst_i_7_n_0 ),
        .O(\outputs_OBUF[29]_inst_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \outputs_OBUF[29]_inst_i_4 
       (.I0(data5[29]),
        .I1(data7[29]),
        .I2(data6[29]),
        .I3(ctr_i_IBUF[17]),
        .I4(ctr_i_IBUF[15]),
        .I5(ctr_i_IBUF[16]),
        .O(\outputs_OBUF[29]_inst_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF00000002)) 
    \outputs_OBUF[29]_inst_i_5 
       (.I0(\outputs_OBUF[29]_inst_i_8_n_0 ),
        .I1(ctr_i_IBUF[14]),
        .I2(ctr_i_IBUF[12]),
        .I3(ctr_i_IBUF[13]),
        .I4(\outputs_OBUF[31]_inst_i_12_n_0 ),
        .I5(\outputs_OBUF[29]_inst_i_9_n_0 ),
        .O(\outputs_OBUF[29]_inst_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \outputs_OBUF[29]_inst_i_6 
       (.I0(ctr_i_IBUF[1]),
        .I1(data21[29]),
        .I2(\outputs_r_reg_n_0_[29] ),
        .I3(ctr_i_IBUF[2]),
        .I4(data20[29]),
        .O(\outputs_OBUF[29]_inst_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \outputs_OBUF[29]_inst_i_7 
       (.I0(data17[29]),
        .I1(data19[29]),
        .I2(data18[29]),
        .I3(ctr_i_IBUF[5]),
        .I4(ctr_i_IBUF[3]),
        .I5(ctr_i_IBUF[4]),
        .O(\outputs_OBUF[29]_inst_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \outputs_OBUF[29]_inst_i_8 
       (.I0(data11[29]),
        .I1(data13[29]),
        .I2(data12[29]),
        .I3(ctr_i_IBUF[11]),
        .I4(ctr_i_IBUF[9]),
        .I5(ctr_i_IBUF[10]),
        .O(\outputs_OBUF[29]_inst_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \outputs_OBUF[29]_inst_i_9 
       (.I0(data8[29]),
        .I1(data10[29]),
        .I2(data9[29]),
        .I3(ctr_i_IBUF[14]),
        .I4(ctr_i_IBUF[12]),
        .I5(ctr_i_IBUF[13]),
        .O(\outputs_OBUF[29]_inst_i_9_n_0 ));
  OBUF \outputs_OBUF[2]_inst 
       (.I(outputs_OBUF[2]),
        .O(outputs[2]));
  LUT6 #(
    .INIT(64'h0F0F0F000E0E0E0E)) 
    \outputs_OBUF[2]_inst_i_1 
       (.I0(\outputs_OBUF[2]_inst_i_2_n_0 ),
        .I1(\outputs_OBUF[2]_inst_i_3_n_0 ),
        .I2(\outputs_OBUF[31]_inst_i_4_n_0 ),
        .I3(\outputs_OBUF[2]_inst_i_4_n_0 ),
        .I4(\outputs_OBUF[2]_inst_i_5_n_0 ),
        .I5(\outputs_OBUF[31]_inst_i_7_n_0 ),
        .O(outputs_OBUF[2]));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \outputs_OBUF[2]_inst_i_2 
       (.I0(data14[2]),
        .I1(data16[2]),
        .I2(data15[2]),
        .I3(ctr_i_IBUF[8]),
        .I4(ctr_i_IBUF[6]),
        .I5(ctr_i_IBUF[7]),
        .O(\outputs_OBUF[2]_inst_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF00000002)) 
    \outputs_OBUF[2]_inst_i_3 
       (.I0(\outputs_OBUF[2]_inst_i_6_n_0 ),
        .I1(ctr_i_IBUF[5]),
        .I2(ctr_i_IBUF[3]),
        .I3(ctr_i_IBUF[4]),
        .I4(\outputs_OBUF[31]_inst_i_9_n_0 ),
        .I5(\outputs_OBUF[2]_inst_i_7_n_0 ),
        .O(\outputs_OBUF[2]_inst_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \outputs_OBUF[2]_inst_i_4 
       (.I0(data5[2]),
        .I1(data7[2]),
        .I2(data6[2]),
        .I3(ctr_i_IBUF[17]),
        .I4(ctr_i_IBUF[15]),
        .I5(ctr_i_IBUF[16]),
        .O(\outputs_OBUF[2]_inst_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF00000002)) 
    \outputs_OBUF[2]_inst_i_5 
       (.I0(\outputs_OBUF[2]_inst_i_8_n_0 ),
        .I1(ctr_i_IBUF[14]),
        .I2(ctr_i_IBUF[12]),
        .I3(ctr_i_IBUF[13]),
        .I4(\outputs_OBUF[31]_inst_i_12_n_0 ),
        .I5(\outputs_OBUF[2]_inst_i_9_n_0 ),
        .O(\outputs_OBUF[2]_inst_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \outputs_OBUF[2]_inst_i_6 
       (.I0(ctr_i_IBUF[1]),
        .I1(data21[2]),
        .I2(\outputs_r_reg_n_0_[2] ),
        .I3(ctr_i_IBUF[2]),
        .I4(data20[2]),
        .O(\outputs_OBUF[2]_inst_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \outputs_OBUF[2]_inst_i_7 
       (.I0(data17[2]),
        .I1(data19[2]),
        .I2(data18[2]),
        .I3(ctr_i_IBUF[5]),
        .I4(ctr_i_IBUF[3]),
        .I5(ctr_i_IBUF[4]),
        .O(\outputs_OBUF[2]_inst_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \outputs_OBUF[2]_inst_i_8 
       (.I0(data11[2]),
        .I1(data13[2]),
        .I2(data12[2]),
        .I3(ctr_i_IBUF[11]),
        .I4(ctr_i_IBUF[9]),
        .I5(ctr_i_IBUF[10]),
        .O(\outputs_OBUF[2]_inst_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \outputs_OBUF[2]_inst_i_9 
       (.I0(data8[2]),
        .I1(data10[2]),
        .I2(data9[2]),
        .I3(ctr_i_IBUF[14]),
        .I4(ctr_i_IBUF[12]),
        .I5(ctr_i_IBUF[13]),
        .O(\outputs_OBUF[2]_inst_i_9_n_0 ));
  OBUF \outputs_OBUF[30]_inst 
       (.I(outputs_OBUF[30]),
        .O(outputs[30]));
  LUT6 #(
    .INIT(64'h0F0F0F000E0E0E0E)) 
    \outputs_OBUF[30]_inst_i_1 
       (.I0(\outputs_OBUF[30]_inst_i_2_n_0 ),
        .I1(\outputs_OBUF[30]_inst_i_3_n_0 ),
        .I2(\outputs_OBUF[31]_inst_i_4_n_0 ),
        .I3(\outputs_OBUF[30]_inst_i_4_n_0 ),
        .I4(\outputs_OBUF[30]_inst_i_5_n_0 ),
        .I5(\outputs_OBUF[31]_inst_i_7_n_0 ),
        .O(outputs_OBUF[30]));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \outputs_OBUF[30]_inst_i_2 
       (.I0(data14[30]),
        .I1(data16[30]),
        .I2(data15[30]),
        .I3(ctr_i_IBUF[8]),
        .I4(ctr_i_IBUF[6]),
        .I5(ctr_i_IBUF[7]),
        .O(\outputs_OBUF[30]_inst_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF00000002)) 
    \outputs_OBUF[30]_inst_i_3 
       (.I0(\outputs_OBUF[30]_inst_i_6_n_0 ),
        .I1(ctr_i_IBUF[5]),
        .I2(ctr_i_IBUF[3]),
        .I3(ctr_i_IBUF[4]),
        .I4(\outputs_OBUF[31]_inst_i_9_n_0 ),
        .I5(\outputs_OBUF[30]_inst_i_7_n_0 ),
        .O(\outputs_OBUF[30]_inst_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \outputs_OBUF[30]_inst_i_4 
       (.I0(data5[30]),
        .I1(data7[30]),
        .I2(data6[30]),
        .I3(ctr_i_IBUF[17]),
        .I4(ctr_i_IBUF[15]),
        .I5(ctr_i_IBUF[16]),
        .O(\outputs_OBUF[30]_inst_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF00000002)) 
    \outputs_OBUF[30]_inst_i_5 
       (.I0(\outputs_OBUF[30]_inst_i_8_n_0 ),
        .I1(ctr_i_IBUF[14]),
        .I2(ctr_i_IBUF[12]),
        .I3(ctr_i_IBUF[13]),
        .I4(\outputs_OBUF[31]_inst_i_12_n_0 ),
        .I5(\outputs_OBUF[30]_inst_i_9_n_0 ),
        .O(\outputs_OBUF[30]_inst_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \outputs_OBUF[30]_inst_i_6 
       (.I0(ctr_i_IBUF[1]),
        .I1(data21[30]),
        .I2(\outputs_r_reg_n_0_[30] ),
        .I3(ctr_i_IBUF[2]),
        .I4(data20[30]),
        .O(\outputs_OBUF[30]_inst_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \outputs_OBUF[30]_inst_i_7 
       (.I0(data17[30]),
        .I1(data19[30]),
        .I2(data18[30]),
        .I3(ctr_i_IBUF[5]),
        .I4(ctr_i_IBUF[3]),
        .I5(ctr_i_IBUF[4]),
        .O(\outputs_OBUF[30]_inst_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \outputs_OBUF[30]_inst_i_8 
       (.I0(data11[30]),
        .I1(data13[30]),
        .I2(data12[30]),
        .I3(ctr_i_IBUF[11]),
        .I4(ctr_i_IBUF[9]),
        .I5(ctr_i_IBUF[10]),
        .O(\outputs_OBUF[30]_inst_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \outputs_OBUF[30]_inst_i_9 
       (.I0(data8[30]),
        .I1(data10[30]),
        .I2(data9[30]),
        .I3(ctr_i_IBUF[14]),
        .I4(ctr_i_IBUF[12]),
        .I5(ctr_i_IBUF[13]),
        .O(\outputs_OBUF[30]_inst_i_9_n_0 ));
  OBUF \outputs_OBUF[31]_inst 
       (.I(outputs_OBUF[31]),
        .O(outputs[31]));
  LUT6 #(
    .INIT(64'h0F0F0F000E0E0E0E)) 
    \outputs_OBUF[31]_inst_i_1 
       (.I0(\outputs_OBUF[31]_inst_i_2_n_0 ),
        .I1(\outputs_OBUF[31]_inst_i_3_n_0 ),
        .I2(\outputs_OBUF[31]_inst_i_4_n_0 ),
        .I3(\outputs_OBUF[31]_inst_i_5_n_0 ),
        .I4(\outputs_OBUF[31]_inst_i_6_n_0 ),
        .I5(\outputs_OBUF[31]_inst_i_7_n_0 ),
        .O(outputs_OBUF[31]));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \outputs_OBUF[31]_inst_i_10 
       (.I0(data17[31]),
        .I1(data19[31]),
        .I2(data18[31]),
        .I3(ctr_i_IBUF[5]),
        .I4(ctr_i_IBUF[3]),
        .I5(ctr_i_IBUF[4]),
        .O(\outputs_OBUF[31]_inst_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \outputs_OBUF[31]_inst_i_11 
       (.I0(data11[31]),
        .I1(data13[31]),
        .I2(data12[31]),
        .I3(ctr_i_IBUF[11]),
        .I4(ctr_i_IBUF[9]),
        .I5(ctr_i_IBUF[10]),
        .O(\outputs_OBUF[31]_inst_i_11_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \outputs_OBUF[31]_inst_i_12 
       (.I0(ctr_i_IBUF[16]),
        .I1(ctr_i_IBUF[15]),
        .I2(ctr_i_IBUF[17]),
        .O(\outputs_OBUF[31]_inst_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \outputs_OBUF[31]_inst_i_13 
       (.I0(data8[31]),
        .I1(data10[31]),
        .I2(data9[31]),
        .I3(ctr_i_IBUF[14]),
        .I4(ctr_i_IBUF[12]),
        .I5(ctr_i_IBUF[13]),
        .O(\outputs_OBUF[31]_inst_i_13_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \outputs_OBUF[31]_inst_i_14 
       (.I0(ctr_i_IBUF[13]),
        .I1(ctr_i_IBUF[12]),
        .I2(ctr_i_IBUF[14]),
        .O(\outputs_OBUF[31]_inst_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \outputs_OBUF[31]_inst_i_2 
       (.I0(data14[31]),
        .I1(data16[31]),
        .I2(data15[31]),
        .I3(ctr_i_IBUF[8]),
        .I4(ctr_i_IBUF[6]),
        .I5(ctr_i_IBUF[7]),
        .O(\outputs_OBUF[31]_inst_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF00000002)) 
    \outputs_OBUF[31]_inst_i_3 
       (.I0(\outputs_OBUF[31]_inst_i_8_n_0 ),
        .I1(ctr_i_IBUF[5]),
        .I2(ctr_i_IBUF[3]),
        .I3(ctr_i_IBUF[4]),
        .I4(\outputs_OBUF[31]_inst_i_9_n_0 ),
        .I5(\outputs_OBUF[31]_inst_i_10_n_0 ),
        .O(\outputs_OBUF[31]_inst_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \outputs_OBUF[31]_inst_i_4 
       (.I0(ctr_i_IBUF[20]),
        .I1(ctr_i_IBUF[18]),
        .I2(ctr_i_IBUF[19]),
        .I3(ctr_i_IBUF[22]),
        .I4(ctr_i_IBUF[21]),
        .O(\outputs_OBUF[31]_inst_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \outputs_OBUF[31]_inst_i_5 
       (.I0(data5[31]),
        .I1(data7[31]),
        .I2(data6[31]),
        .I3(ctr_i_IBUF[17]),
        .I4(ctr_i_IBUF[15]),
        .I5(ctr_i_IBUF[16]),
        .O(\outputs_OBUF[31]_inst_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF00000002)) 
    \outputs_OBUF[31]_inst_i_6 
       (.I0(\outputs_OBUF[31]_inst_i_11_n_0 ),
        .I1(ctr_i_IBUF[14]),
        .I2(ctr_i_IBUF[12]),
        .I3(ctr_i_IBUF[13]),
        .I4(\outputs_OBUF[31]_inst_i_12_n_0 ),
        .I5(\outputs_OBUF[31]_inst_i_13_n_0 ),
        .O(\outputs_OBUF[31]_inst_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \outputs_OBUF[31]_inst_i_7 
       (.I0(\outputs_OBUF[31]_inst_i_14_n_0 ),
        .I1(ctr_i_IBUF[10]),
        .I2(ctr_i_IBUF[9]),
        .I3(ctr_i_IBUF[11]),
        .I4(\outputs_OBUF[31]_inst_i_12_n_0 ),
        .O(\outputs_OBUF[31]_inst_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \outputs_OBUF[31]_inst_i_8 
       (.I0(ctr_i_IBUF[1]),
        .I1(data21[31]),
        .I2(\outputs_r_reg_n_0_[31] ),
        .I3(ctr_i_IBUF[2]),
        .I4(data20[31]),
        .O(\outputs_OBUF[31]_inst_i_8_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \outputs_OBUF[31]_inst_i_9 
       (.I0(ctr_i_IBUF[7]),
        .I1(ctr_i_IBUF[6]),
        .I2(ctr_i_IBUF[8]),
        .O(\outputs_OBUF[31]_inst_i_9_n_0 ));
  OBUF \outputs_OBUF[3]_inst 
       (.I(outputs_OBUF[3]),
        .O(outputs[3]));
  LUT6 #(
    .INIT(64'h0F0F0F000E0E0E0E)) 
    \outputs_OBUF[3]_inst_i_1 
       (.I0(\outputs_OBUF[3]_inst_i_2_n_0 ),
        .I1(\outputs_OBUF[3]_inst_i_3_n_0 ),
        .I2(\outputs_OBUF[31]_inst_i_4_n_0 ),
        .I3(\outputs_OBUF[3]_inst_i_4_n_0 ),
        .I4(\outputs_OBUF[3]_inst_i_5_n_0 ),
        .I5(\outputs_OBUF[31]_inst_i_7_n_0 ),
        .O(outputs_OBUF[3]));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \outputs_OBUF[3]_inst_i_2 
       (.I0(data14[3]),
        .I1(data16[3]),
        .I2(data15[3]),
        .I3(ctr_i_IBUF[8]),
        .I4(ctr_i_IBUF[6]),
        .I5(ctr_i_IBUF[7]),
        .O(\outputs_OBUF[3]_inst_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF00000002)) 
    \outputs_OBUF[3]_inst_i_3 
       (.I0(\outputs_OBUF[3]_inst_i_6_n_0 ),
        .I1(ctr_i_IBUF[5]),
        .I2(ctr_i_IBUF[3]),
        .I3(ctr_i_IBUF[4]),
        .I4(\outputs_OBUF[31]_inst_i_9_n_0 ),
        .I5(\outputs_OBUF[3]_inst_i_7_n_0 ),
        .O(\outputs_OBUF[3]_inst_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \outputs_OBUF[3]_inst_i_4 
       (.I0(data5[3]),
        .I1(data7[3]),
        .I2(data6[3]),
        .I3(ctr_i_IBUF[17]),
        .I4(ctr_i_IBUF[15]),
        .I5(ctr_i_IBUF[16]),
        .O(\outputs_OBUF[3]_inst_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF00000002)) 
    \outputs_OBUF[3]_inst_i_5 
       (.I0(\outputs_OBUF[3]_inst_i_8_n_0 ),
        .I1(ctr_i_IBUF[14]),
        .I2(ctr_i_IBUF[12]),
        .I3(ctr_i_IBUF[13]),
        .I4(\outputs_OBUF[31]_inst_i_12_n_0 ),
        .I5(\outputs_OBUF[3]_inst_i_9_n_0 ),
        .O(\outputs_OBUF[3]_inst_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \outputs_OBUF[3]_inst_i_6 
       (.I0(ctr_i_IBUF[1]),
        .I1(data21[3]),
        .I2(\outputs_r_reg_n_0_[3] ),
        .I3(ctr_i_IBUF[2]),
        .I4(data20[3]),
        .O(\outputs_OBUF[3]_inst_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \outputs_OBUF[3]_inst_i_7 
       (.I0(data17[3]),
        .I1(data19[3]),
        .I2(data18[3]),
        .I3(ctr_i_IBUF[5]),
        .I4(ctr_i_IBUF[3]),
        .I5(ctr_i_IBUF[4]),
        .O(\outputs_OBUF[3]_inst_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \outputs_OBUF[3]_inst_i_8 
       (.I0(data11[3]),
        .I1(data13[3]),
        .I2(data12[3]),
        .I3(ctr_i_IBUF[11]),
        .I4(ctr_i_IBUF[9]),
        .I5(ctr_i_IBUF[10]),
        .O(\outputs_OBUF[3]_inst_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \outputs_OBUF[3]_inst_i_9 
       (.I0(data8[3]),
        .I1(data10[3]),
        .I2(data9[3]),
        .I3(ctr_i_IBUF[14]),
        .I4(ctr_i_IBUF[12]),
        .I5(ctr_i_IBUF[13]),
        .O(\outputs_OBUF[3]_inst_i_9_n_0 ));
  OBUF \outputs_OBUF[4]_inst 
       (.I(outputs_OBUF[4]),
        .O(outputs[4]));
  LUT6 #(
    .INIT(64'h0F0F0F000E0E0E0E)) 
    \outputs_OBUF[4]_inst_i_1 
       (.I0(\outputs_OBUF[4]_inst_i_2_n_0 ),
        .I1(\outputs_OBUF[4]_inst_i_3_n_0 ),
        .I2(\outputs_OBUF[31]_inst_i_4_n_0 ),
        .I3(\outputs_OBUF[4]_inst_i_4_n_0 ),
        .I4(\outputs_OBUF[4]_inst_i_5_n_0 ),
        .I5(\outputs_OBUF[31]_inst_i_7_n_0 ),
        .O(outputs_OBUF[4]));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \outputs_OBUF[4]_inst_i_2 
       (.I0(data14[4]),
        .I1(data16[4]),
        .I2(data15[4]),
        .I3(ctr_i_IBUF[8]),
        .I4(ctr_i_IBUF[6]),
        .I5(ctr_i_IBUF[7]),
        .O(\outputs_OBUF[4]_inst_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF00000002)) 
    \outputs_OBUF[4]_inst_i_3 
       (.I0(\outputs_OBUF[4]_inst_i_6_n_0 ),
        .I1(ctr_i_IBUF[5]),
        .I2(ctr_i_IBUF[3]),
        .I3(ctr_i_IBUF[4]),
        .I4(\outputs_OBUF[31]_inst_i_9_n_0 ),
        .I5(\outputs_OBUF[4]_inst_i_7_n_0 ),
        .O(\outputs_OBUF[4]_inst_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \outputs_OBUF[4]_inst_i_4 
       (.I0(data5[4]),
        .I1(data7[4]),
        .I2(data6[4]),
        .I3(ctr_i_IBUF[17]),
        .I4(ctr_i_IBUF[15]),
        .I5(ctr_i_IBUF[16]),
        .O(\outputs_OBUF[4]_inst_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF00000002)) 
    \outputs_OBUF[4]_inst_i_5 
       (.I0(\outputs_OBUF[4]_inst_i_8_n_0 ),
        .I1(ctr_i_IBUF[14]),
        .I2(ctr_i_IBUF[12]),
        .I3(ctr_i_IBUF[13]),
        .I4(\outputs_OBUF[31]_inst_i_12_n_0 ),
        .I5(\outputs_OBUF[4]_inst_i_9_n_0 ),
        .O(\outputs_OBUF[4]_inst_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \outputs_OBUF[4]_inst_i_6 
       (.I0(ctr_i_IBUF[1]),
        .I1(data21[4]),
        .I2(\outputs_r_reg_n_0_[4] ),
        .I3(ctr_i_IBUF[2]),
        .I4(data20[4]),
        .O(\outputs_OBUF[4]_inst_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \outputs_OBUF[4]_inst_i_7 
       (.I0(data17[4]),
        .I1(data19[4]),
        .I2(data18[4]),
        .I3(ctr_i_IBUF[5]),
        .I4(ctr_i_IBUF[3]),
        .I5(ctr_i_IBUF[4]),
        .O(\outputs_OBUF[4]_inst_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \outputs_OBUF[4]_inst_i_8 
       (.I0(data11[4]),
        .I1(data13[4]),
        .I2(data12[4]),
        .I3(ctr_i_IBUF[11]),
        .I4(ctr_i_IBUF[9]),
        .I5(ctr_i_IBUF[10]),
        .O(\outputs_OBUF[4]_inst_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \outputs_OBUF[4]_inst_i_9 
       (.I0(data8[4]),
        .I1(data10[4]),
        .I2(data9[4]),
        .I3(ctr_i_IBUF[14]),
        .I4(ctr_i_IBUF[12]),
        .I5(ctr_i_IBUF[13]),
        .O(\outputs_OBUF[4]_inst_i_9_n_0 ));
  OBUF \outputs_OBUF[5]_inst 
       (.I(outputs_OBUF[5]),
        .O(outputs[5]));
  LUT6 #(
    .INIT(64'h0F0F0F000E0E0E0E)) 
    \outputs_OBUF[5]_inst_i_1 
       (.I0(\outputs_OBUF[5]_inst_i_2_n_0 ),
        .I1(\outputs_OBUF[5]_inst_i_3_n_0 ),
        .I2(\outputs_OBUF[31]_inst_i_4_n_0 ),
        .I3(\outputs_OBUF[5]_inst_i_4_n_0 ),
        .I4(\outputs_OBUF[5]_inst_i_5_n_0 ),
        .I5(\outputs_OBUF[31]_inst_i_7_n_0 ),
        .O(outputs_OBUF[5]));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \outputs_OBUF[5]_inst_i_2 
       (.I0(data14[5]),
        .I1(data16[5]),
        .I2(data15[5]),
        .I3(ctr_i_IBUF[8]),
        .I4(ctr_i_IBUF[6]),
        .I5(ctr_i_IBUF[7]),
        .O(\outputs_OBUF[5]_inst_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF00000002)) 
    \outputs_OBUF[5]_inst_i_3 
       (.I0(\outputs_OBUF[5]_inst_i_6_n_0 ),
        .I1(ctr_i_IBUF[5]),
        .I2(ctr_i_IBUF[3]),
        .I3(ctr_i_IBUF[4]),
        .I4(\outputs_OBUF[31]_inst_i_9_n_0 ),
        .I5(\outputs_OBUF[5]_inst_i_7_n_0 ),
        .O(\outputs_OBUF[5]_inst_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \outputs_OBUF[5]_inst_i_4 
       (.I0(data5[5]),
        .I1(data7[5]),
        .I2(data6[5]),
        .I3(ctr_i_IBUF[17]),
        .I4(ctr_i_IBUF[15]),
        .I5(ctr_i_IBUF[16]),
        .O(\outputs_OBUF[5]_inst_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF00000002)) 
    \outputs_OBUF[5]_inst_i_5 
       (.I0(\outputs_OBUF[5]_inst_i_8_n_0 ),
        .I1(ctr_i_IBUF[14]),
        .I2(ctr_i_IBUF[12]),
        .I3(ctr_i_IBUF[13]),
        .I4(\outputs_OBUF[31]_inst_i_12_n_0 ),
        .I5(\outputs_OBUF[5]_inst_i_9_n_0 ),
        .O(\outputs_OBUF[5]_inst_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \outputs_OBUF[5]_inst_i_6 
       (.I0(ctr_i_IBUF[1]),
        .I1(data21[5]),
        .I2(\outputs_r_reg_n_0_[5] ),
        .I3(ctr_i_IBUF[2]),
        .I4(data20[5]),
        .O(\outputs_OBUF[5]_inst_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \outputs_OBUF[5]_inst_i_7 
       (.I0(data17[5]),
        .I1(data19[5]),
        .I2(data18[5]),
        .I3(ctr_i_IBUF[5]),
        .I4(ctr_i_IBUF[3]),
        .I5(ctr_i_IBUF[4]),
        .O(\outputs_OBUF[5]_inst_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \outputs_OBUF[5]_inst_i_8 
       (.I0(data11[5]),
        .I1(data13[5]),
        .I2(data12[5]),
        .I3(ctr_i_IBUF[11]),
        .I4(ctr_i_IBUF[9]),
        .I5(ctr_i_IBUF[10]),
        .O(\outputs_OBUF[5]_inst_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \outputs_OBUF[5]_inst_i_9 
       (.I0(data8[5]),
        .I1(data10[5]),
        .I2(data9[5]),
        .I3(ctr_i_IBUF[14]),
        .I4(ctr_i_IBUF[12]),
        .I5(ctr_i_IBUF[13]),
        .O(\outputs_OBUF[5]_inst_i_9_n_0 ));
  OBUF \outputs_OBUF[6]_inst 
       (.I(outputs_OBUF[6]),
        .O(outputs[6]));
  LUT6 #(
    .INIT(64'h0F0F0F000E0E0E0E)) 
    \outputs_OBUF[6]_inst_i_1 
       (.I0(\outputs_OBUF[6]_inst_i_2_n_0 ),
        .I1(\outputs_OBUF[6]_inst_i_3_n_0 ),
        .I2(\outputs_OBUF[31]_inst_i_4_n_0 ),
        .I3(\outputs_OBUF[6]_inst_i_4_n_0 ),
        .I4(\outputs_OBUF[6]_inst_i_5_n_0 ),
        .I5(\outputs_OBUF[31]_inst_i_7_n_0 ),
        .O(outputs_OBUF[6]));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \outputs_OBUF[6]_inst_i_2 
       (.I0(data14[6]),
        .I1(data16[6]),
        .I2(data15[6]),
        .I3(ctr_i_IBUF[8]),
        .I4(ctr_i_IBUF[6]),
        .I5(ctr_i_IBUF[7]),
        .O(\outputs_OBUF[6]_inst_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF00000002)) 
    \outputs_OBUF[6]_inst_i_3 
       (.I0(\outputs_OBUF[6]_inst_i_6_n_0 ),
        .I1(ctr_i_IBUF[5]),
        .I2(ctr_i_IBUF[3]),
        .I3(ctr_i_IBUF[4]),
        .I4(\outputs_OBUF[31]_inst_i_9_n_0 ),
        .I5(\outputs_OBUF[6]_inst_i_7_n_0 ),
        .O(\outputs_OBUF[6]_inst_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \outputs_OBUF[6]_inst_i_4 
       (.I0(data5[6]),
        .I1(data7[6]),
        .I2(data6[6]),
        .I3(ctr_i_IBUF[17]),
        .I4(ctr_i_IBUF[15]),
        .I5(ctr_i_IBUF[16]),
        .O(\outputs_OBUF[6]_inst_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF00000002)) 
    \outputs_OBUF[6]_inst_i_5 
       (.I0(\outputs_OBUF[6]_inst_i_8_n_0 ),
        .I1(ctr_i_IBUF[14]),
        .I2(ctr_i_IBUF[12]),
        .I3(ctr_i_IBUF[13]),
        .I4(\outputs_OBUF[31]_inst_i_12_n_0 ),
        .I5(\outputs_OBUF[6]_inst_i_9_n_0 ),
        .O(\outputs_OBUF[6]_inst_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \outputs_OBUF[6]_inst_i_6 
       (.I0(ctr_i_IBUF[1]),
        .I1(data21[6]),
        .I2(\outputs_r_reg_n_0_[6] ),
        .I3(ctr_i_IBUF[2]),
        .I4(data20[6]),
        .O(\outputs_OBUF[6]_inst_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \outputs_OBUF[6]_inst_i_7 
       (.I0(data17[6]),
        .I1(data19[6]),
        .I2(data18[6]),
        .I3(ctr_i_IBUF[5]),
        .I4(ctr_i_IBUF[3]),
        .I5(ctr_i_IBUF[4]),
        .O(\outputs_OBUF[6]_inst_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \outputs_OBUF[6]_inst_i_8 
       (.I0(data11[6]),
        .I1(data13[6]),
        .I2(data12[6]),
        .I3(ctr_i_IBUF[11]),
        .I4(ctr_i_IBUF[9]),
        .I5(ctr_i_IBUF[10]),
        .O(\outputs_OBUF[6]_inst_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \outputs_OBUF[6]_inst_i_9 
       (.I0(data8[6]),
        .I1(data10[6]),
        .I2(data9[6]),
        .I3(ctr_i_IBUF[14]),
        .I4(ctr_i_IBUF[12]),
        .I5(ctr_i_IBUF[13]),
        .O(\outputs_OBUF[6]_inst_i_9_n_0 ));
  OBUF \outputs_OBUF[7]_inst 
       (.I(outputs_OBUF[7]),
        .O(outputs[7]));
  LUT6 #(
    .INIT(64'h0F0F0F000E0E0E0E)) 
    \outputs_OBUF[7]_inst_i_1 
       (.I0(\outputs_OBUF[7]_inst_i_2_n_0 ),
        .I1(\outputs_OBUF[7]_inst_i_3_n_0 ),
        .I2(\outputs_OBUF[31]_inst_i_4_n_0 ),
        .I3(\outputs_OBUF[7]_inst_i_4_n_0 ),
        .I4(\outputs_OBUF[7]_inst_i_5_n_0 ),
        .I5(\outputs_OBUF[31]_inst_i_7_n_0 ),
        .O(outputs_OBUF[7]));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \outputs_OBUF[7]_inst_i_2 
       (.I0(data14[7]),
        .I1(data16[7]),
        .I2(data15[7]),
        .I3(ctr_i_IBUF[8]),
        .I4(ctr_i_IBUF[6]),
        .I5(ctr_i_IBUF[7]),
        .O(\outputs_OBUF[7]_inst_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF00000002)) 
    \outputs_OBUF[7]_inst_i_3 
       (.I0(\outputs_OBUF[7]_inst_i_6_n_0 ),
        .I1(ctr_i_IBUF[5]),
        .I2(ctr_i_IBUF[3]),
        .I3(ctr_i_IBUF[4]),
        .I4(\outputs_OBUF[31]_inst_i_9_n_0 ),
        .I5(\outputs_OBUF[7]_inst_i_7_n_0 ),
        .O(\outputs_OBUF[7]_inst_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \outputs_OBUF[7]_inst_i_4 
       (.I0(data5[7]),
        .I1(data7[7]),
        .I2(data6[7]),
        .I3(ctr_i_IBUF[17]),
        .I4(ctr_i_IBUF[15]),
        .I5(ctr_i_IBUF[16]),
        .O(\outputs_OBUF[7]_inst_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF00000002)) 
    \outputs_OBUF[7]_inst_i_5 
       (.I0(\outputs_OBUF[7]_inst_i_8_n_0 ),
        .I1(ctr_i_IBUF[14]),
        .I2(ctr_i_IBUF[12]),
        .I3(ctr_i_IBUF[13]),
        .I4(\outputs_OBUF[31]_inst_i_12_n_0 ),
        .I5(\outputs_OBUF[7]_inst_i_9_n_0 ),
        .O(\outputs_OBUF[7]_inst_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \outputs_OBUF[7]_inst_i_6 
       (.I0(ctr_i_IBUF[1]),
        .I1(data21[7]),
        .I2(\outputs_r_reg_n_0_[7] ),
        .I3(ctr_i_IBUF[2]),
        .I4(data20[7]),
        .O(\outputs_OBUF[7]_inst_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \outputs_OBUF[7]_inst_i_7 
       (.I0(data17[7]),
        .I1(data19[7]),
        .I2(data18[7]),
        .I3(ctr_i_IBUF[5]),
        .I4(ctr_i_IBUF[3]),
        .I5(ctr_i_IBUF[4]),
        .O(\outputs_OBUF[7]_inst_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \outputs_OBUF[7]_inst_i_8 
       (.I0(data11[7]),
        .I1(data13[7]),
        .I2(data12[7]),
        .I3(ctr_i_IBUF[11]),
        .I4(ctr_i_IBUF[9]),
        .I5(ctr_i_IBUF[10]),
        .O(\outputs_OBUF[7]_inst_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \outputs_OBUF[7]_inst_i_9 
       (.I0(data8[7]),
        .I1(data10[7]),
        .I2(data9[7]),
        .I3(ctr_i_IBUF[14]),
        .I4(ctr_i_IBUF[12]),
        .I5(ctr_i_IBUF[13]),
        .O(\outputs_OBUF[7]_inst_i_9_n_0 ));
  OBUF \outputs_OBUF[8]_inst 
       (.I(outputs_OBUF[8]),
        .O(outputs[8]));
  LUT6 #(
    .INIT(64'h0F0F0F000E0E0E0E)) 
    \outputs_OBUF[8]_inst_i_1 
       (.I0(\outputs_OBUF[8]_inst_i_2_n_0 ),
        .I1(\outputs_OBUF[8]_inst_i_3_n_0 ),
        .I2(\outputs_OBUF[31]_inst_i_4_n_0 ),
        .I3(\outputs_OBUF[8]_inst_i_4_n_0 ),
        .I4(\outputs_OBUF[8]_inst_i_5_n_0 ),
        .I5(\outputs_OBUF[31]_inst_i_7_n_0 ),
        .O(outputs_OBUF[8]));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \outputs_OBUF[8]_inst_i_2 
       (.I0(data14[8]),
        .I1(data16[8]),
        .I2(data15[8]),
        .I3(ctr_i_IBUF[8]),
        .I4(ctr_i_IBUF[6]),
        .I5(ctr_i_IBUF[7]),
        .O(\outputs_OBUF[8]_inst_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF00000002)) 
    \outputs_OBUF[8]_inst_i_3 
       (.I0(\outputs_OBUF[8]_inst_i_6_n_0 ),
        .I1(ctr_i_IBUF[5]),
        .I2(ctr_i_IBUF[3]),
        .I3(ctr_i_IBUF[4]),
        .I4(\outputs_OBUF[31]_inst_i_9_n_0 ),
        .I5(\outputs_OBUF[8]_inst_i_7_n_0 ),
        .O(\outputs_OBUF[8]_inst_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \outputs_OBUF[8]_inst_i_4 
       (.I0(data5[8]),
        .I1(data7[8]),
        .I2(data6[8]),
        .I3(ctr_i_IBUF[17]),
        .I4(ctr_i_IBUF[15]),
        .I5(ctr_i_IBUF[16]),
        .O(\outputs_OBUF[8]_inst_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF00000002)) 
    \outputs_OBUF[8]_inst_i_5 
       (.I0(\outputs_OBUF[8]_inst_i_8_n_0 ),
        .I1(ctr_i_IBUF[14]),
        .I2(ctr_i_IBUF[12]),
        .I3(ctr_i_IBUF[13]),
        .I4(\outputs_OBUF[31]_inst_i_12_n_0 ),
        .I5(\outputs_OBUF[8]_inst_i_9_n_0 ),
        .O(\outputs_OBUF[8]_inst_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \outputs_OBUF[8]_inst_i_6 
       (.I0(ctr_i_IBUF[1]),
        .I1(data21[8]),
        .I2(\outputs_r_reg_n_0_[8] ),
        .I3(ctr_i_IBUF[2]),
        .I4(data20[8]),
        .O(\outputs_OBUF[8]_inst_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \outputs_OBUF[8]_inst_i_7 
       (.I0(data17[8]),
        .I1(data19[8]),
        .I2(data18[8]),
        .I3(ctr_i_IBUF[5]),
        .I4(ctr_i_IBUF[3]),
        .I5(ctr_i_IBUF[4]),
        .O(\outputs_OBUF[8]_inst_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \outputs_OBUF[8]_inst_i_8 
       (.I0(data11[8]),
        .I1(data13[8]),
        .I2(data12[8]),
        .I3(ctr_i_IBUF[11]),
        .I4(ctr_i_IBUF[9]),
        .I5(ctr_i_IBUF[10]),
        .O(\outputs_OBUF[8]_inst_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \outputs_OBUF[8]_inst_i_9 
       (.I0(data8[8]),
        .I1(data10[8]),
        .I2(data9[8]),
        .I3(ctr_i_IBUF[14]),
        .I4(ctr_i_IBUF[12]),
        .I5(ctr_i_IBUF[13]),
        .O(\outputs_OBUF[8]_inst_i_9_n_0 ));
  OBUF \outputs_OBUF[9]_inst 
       (.I(outputs_OBUF[9]),
        .O(outputs[9]));
  LUT6 #(
    .INIT(64'h0F0F0F000E0E0E0E)) 
    \outputs_OBUF[9]_inst_i_1 
       (.I0(\outputs_OBUF[9]_inst_i_2_n_0 ),
        .I1(\outputs_OBUF[9]_inst_i_3_n_0 ),
        .I2(\outputs_OBUF[31]_inst_i_4_n_0 ),
        .I3(\outputs_OBUF[9]_inst_i_4_n_0 ),
        .I4(\outputs_OBUF[9]_inst_i_5_n_0 ),
        .I5(\outputs_OBUF[31]_inst_i_7_n_0 ),
        .O(outputs_OBUF[9]));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \outputs_OBUF[9]_inst_i_2 
       (.I0(data14[9]),
        .I1(data16[9]),
        .I2(data15[9]),
        .I3(ctr_i_IBUF[8]),
        .I4(ctr_i_IBUF[6]),
        .I5(ctr_i_IBUF[7]),
        .O(\outputs_OBUF[9]_inst_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF00000002)) 
    \outputs_OBUF[9]_inst_i_3 
       (.I0(\outputs_OBUF[9]_inst_i_6_n_0 ),
        .I1(ctr_i_IBUF[5]),
        .I2(ctr_i_IBUF[3]),
        .I3(ctr_i_IBUF[4]),
        .I4(\outputs_OBUF[31]_inst_i_9_n_0 ),
        .I5(\outputs_OBUF[9]_inst_i_7_n_0 ),
        .O(\outputs_OBUF[9]_inst_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \outputs_OBUF[9]_inst_i_4 
       (.I0(data5[9]),
        .I1(data7[9]),
        .I2(data6[9]),
        .I3(ctr_i_IBUF[17]),
        .I4(ctr_i_IBUF[15]),
        .I5(ctr_i_IBUF[16]),
        .O(\outputs_OBUF[9]_inst_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF00000002)) 
    \outputs_OBUF[9]_inst_i_5 
       (.I0(\outputs_OBUF[9]_inst_i_8_n_0 ),
        .I1(ctr_i_IBUF[14]),
        .I2(ctr_i_IBUF[12]),
        .I3(ctr_i_IBUF[13]),
        .I4(\outputs_OBUF[31]_inst_i_12_n_0 ),
        .I5(\outputs_OBUF[9]_inst_i_9_n_0 ),
        .O(\outputs_OBUF[9]_inst_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \outputs_OBUF[9]_inst_i_6 
       (.I0(ctr_i_IBUF[1]),
        .I1(data21[9]),
        .I2(\outputs_r_reg_n_0_[9] ),
        .I3(ctr_i_IBUF[2]),
        .I4(data20[9]),
        .O(\outputs_OBUF[9]_inst_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \outputs_OBUF[9]_inst_i_7 
       (.I0(data17[9]),
        .I1(data19[9]),
        .I2(data18[9]),
        .I3(ctr_i_IBUF[5]),
        .I4(ctr_i_IBUF[3]),
        .I5(ctr_i_IBUF[4]),
        .O(\outputs_OBUF[9]_inst_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \outputs_OBUF[9]_inst_i_8 
       (.I0(data11[9]),
        .I1(data13[9]),
        .I2(data12[9]),
        .I3(ctr_i_IBUF[11]),
        .I4(ctr_i_IBUF[9]),
        .I5(ctr_i_IBUF[10]),
        .O(\outputs_OBUF[9]_inst_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \outputs_OBUF[9]_inst_i_9 
       (.I0(data8[9]),
        .I1(data10[9]),
        .I2(data9[9]),
        .I3(ctr_i_IBUF[14]),
        .I4(ctr_i_IBUF[12]),
        .I5(ctr_i_IBUF[13]),
        .O(\outputs_OBUF[9]_inst_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[0]_i_1 
       (.I0(inputs_r[0]),
        .I1(\core/core/ascon128_g.ascons_state/X4SboxInxD[0] [2]),
        .O(TagxDO[0]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[100]_i_1 
       (.I0(inputs_r[100]),
        .I1(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][36] ),
        .O(TagxDO[100]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[101]_i_1 
       (.I0(inputs_r[101]),
        .I1(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][37] ),
        .O(TagxDO[101]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[102]_i_1 
       (.I0(inputs_r[102]),
        .I1(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][38] ),
        .O(TagxDO[102]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[103]_i_1 
       (.I0(inputs_r[103]),
        .I1(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][39] ),
        .O(TagxDO[103]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[104]_i_1 
       (.I0(inputs_r[104]),
        .I1(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][40] ),
        .O(TagxDO[104]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[105]_i_1 
       (.I0(inputs_r[105]),
        .I1(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][41] ),
        .O(TagxDO[105]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[106]_i_1 
       (.I0(inputs_r[106]),
        .I1(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][42] ),
        .O(TagxDO[106]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[107]_i_1 
       (.I0(inputs_r[107]),
        .I1(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][43] ),
        .O(TagxDO[107]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[108]_i_1 
       (.I0(inputs_r[108]),
        .I1(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][44] ),
        .O(TagxDO[108]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[109]_i_1 
       (.I0(inputs_r[109]),
        .I1(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][45] ),
        .O(TagxDO[109]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[10]_i_1 
       (.I0(inputs_r[10]),
        .I1(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][10] ),
        .O(TagxDO[10]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[110]_i_1 
       (.I0(inputs_r[110]),
        .I1(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][46] ),
        .O(TagxDO[110]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[111]_i_1 
       (.I0(inputs_r[111]),
        .I1(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][47] ),
        .O(TagxDO[111]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[112]_i_1 
       (.I0(inputs_r[112]),
        .I1(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][48] ),
        .O(TagxDO[112]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[113]_i_1 
       (.I0(inputs_r[113]),
        .I1(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][49] ),
        .O(TagxDO[113]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[114]_i_1 
       (.I0(inputs_r[114]),
        .I1(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][50] ),
        .O(TagxDO[114]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[115]_i_1 
       (.I0(inputs_r[115]),
        .I1(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][51] ),
        .O(TagxDO[115]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[116]_i_1 
       (.I0(inputs_r[116]),
        .I1(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][52] ),
        .O(TagxDO[116]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[117]_i_1 
       (.I0(inputs_r[117]),
        .I1(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][53] ),
        .O(TagxDO[117]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[118]_i_1 
       (.I0(inputs_r[118]),
        .I1(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][54] ),
        .O(TagxDO[118]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[119]_i_1 
       (.I0(inputs_r[119]),
        .I1(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][55] ),
        .O(TagxDO[119]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[11]_i_1 
       (.I0(inputs_r[11]),
        .I1(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][11] ),
        .O(TagxDO[11]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[120]_i_1 
       (.I0(inputs_r[120]),
        .I1(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][56] ),
        .O(TagxDO[120]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[121]_i_1 
       (.I0(inputs_r[121]),
        .I1(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][57] ),
        .O(TagxDO[121]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[122]_i_1 
       (.I0(inputs_r[122]),
        .I1(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][58] ),
        .O(TagxDO[122]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[123]_i_1 
       (.I0(inputs_r[123]),
        .I1(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][59] ),
        .O(TagxDO[123]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[124]_i_1 
       (.I0(inputs_r[124]),
        .I1(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][60] ),
        .O(TagxDO[124]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[125]_i_1 
       (.I0(inputs_r[125]),
        .I1(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][61] ),
        .O(TagxDO[125]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[126]_i_1 
       (.I0(inputs_r[126]),
        .I1(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][62] ),
        .O(TagxDO[126]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[127]_i_1 
       (.I0(inputs_r[127]),
        .I1(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][63] ),
        .O(TagxDO[127]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[128]_i_1 
       (.I0(inputs_r[0]),
        .I1(\core/core/ascon128_g.ascons_state/X4SboxInxD[0] [1]),
        .O(TagxDO[128]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[129]_i_1 
       (.I0(inputs_r[1]),
        .I1(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][1] ),
        .O(TagxDO[129]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[12]_i_1 
       (.I0(inputs_r[12]),
        .I1(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][12] ),
        .O(TagxDO[12]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[130]_i_1 
       (.I0(inputs_r[2]),
        .I1(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][2] ),
        .O(TagxDO[130]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[131]_i_1 
       (.I0(inputs_r[3]),
        .I1(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][3] ),
        .O(TagxDO[131]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[132]_i_1 
       (.I0(inputs_r[4]),
        .I1(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][4] ),
        .O(TagxDO[132]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[133]_i_1 
       (.I0(inputs_r[5]),
        .I1(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][5] ),
        .O(TagxDO[133]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[134]_i_1 
       (.I0(inputs_r[6]),
        .I1(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][6] ),
        .O(TagxDO[134]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[135]_i_1 
       (.I0(inputs_r[7]),
        .I1(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][7] ),
        .O(TagxDO[135]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[136]_i_1 
       (.I0(inputs_r[8]),
        .I1(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][8] ),
        .O(TagxDO[136]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[137]_i_1 
       (.I0(inputs_r[9]),
        .I1(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][9] ),
        .O(TagxDO[137]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[138]_i_1 
       (.I0(inputs_r[10]),
        .I1(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][10] ),
        .O(TagxDO[138]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[139]_i_1 
       (.I0(inputs_r[11]),
        .I1(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][11] ),
        .O(TagxDO[139]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[13]_i_1 
       (.I0(inputs_r[13]),
        .I1(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][13] ),
        .O(TagxDO[13]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[140]_i_1 
       (.I0(inputs_r[12]),
        .I1(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][12] ),
        .O(TagxDO[140]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[141]_i_1 
       (.I0(inputs_r[13]),
        .I1(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][13] ),
        .O(TagxDO[141]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[142]_i_1 
       (.I0(inputs_r[14]),
        .I1(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][14] ),
        .O(TagxDO[142]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[143]_i_1 
       (.I0(inputs_r[15]),
        .I1(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][15] ),
        .O(TagxDO[143]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[144]_i_1 
       (.I0(inputs_r[16]),
        .I1(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][16] ),
        .O(TagxDO[144]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[145]_i_1 
       (.I0(inputs_r[17]),
        .I1(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][17] ),
        .O(TagxDO[145]));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[146]_i_1 
       (.I0(inputs_r[18]),
        .I1(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][18] ),
        .O(TagxDO[146]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[147]_i_1 
       (.I0(inputs_r[19]),
        .I1(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][19] ),
        .O(TagxDO[147]));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[148]_i_1 
       (.I0(inputs_r[20]),
        .I1(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][20] ),
        .O(TagxDO[148]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[149]_i_1 
       (.I0(inputs_r[21]),
        .I1(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][21] ),
        .O(TagxDO[149]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[14]_i_1 
       (.I0(inputs_r[14]),
        .I1(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][14] ),
        .O(TagxDO[14]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[150]_i_1 
       (.I0(inputs_r[22]),
        .I1(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][22] ),
        .O(TagxDO[150]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[151]_i_1 
       (.I0(inputs_r[23]),
        .I1(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][23] ),
        .O(TagxDO[151]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[152]_i_1 
       (.I0(inputs_r[24]),
        .I1(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][24] ),
        .O(TagxDO[152]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[153]_i_1 
       (.I0(inputs_r[25]),
        .I1(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][25] ),
        .O(TagxDO[153]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[154]_i_1 
       (.I0(inputs_r[26]),
        .I1(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][26] ),
        .O(TagxDO[154]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[155]_i_1 
       (.I0(inputs_r[27]),
        .I1(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][27] ),
        .O(TagxDO[155]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[156]_i_1 
       (.I0(inputs_r[28]),
        .I1(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][28] ),
        .O(TagxDO[156]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[157]_i_1 
       (.I0(inputs_r[29]),
        .I1(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][29] ),
        .O(TagxDO[157]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[158]_i_1 
       (.I0(inputs_r[30]),
        .I1(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][30] ),
        .O(TagxDO[158]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[159]_i_1 
       (.I0(inputs_r[31]),
        .I1(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][31] ),
        .O(TagxDO[159]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[15]_i_1 
       (.I0(inputs_r[15]),
        .I1(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][15] ),
        .O(TagxDO[15]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[160]_i_1 
       (.I0(inputs_r[32]),
        .I1(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][32] ),
        .O(TagxDO[160]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[161]_i_1 
       (.I0(inputs_r[33]),
        .I1(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][33] ),
        .O(TagxDO[161]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[162]_i_1 
       (.I0(inputs_r[34]),
        .I1(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][34] ),
        .O(TagxDO[162]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[163]_i_1 
       (.I0(inputs_r[35]),
        .I1(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][35] ),
        .O(TagxDO[163]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[164]_i_1 
       (.I0(inputs_r[36]),
        .I1(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][36] ),
        .O(TagxDO[164]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[165]_i_1 
       (.I0(inputs_r[37]),
        .I1(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][37] ),
        .O(TagxDO[165]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[166]_i_1 
       (.I0(inputs_r[38]),
        .I1(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][38] ),
        .O(TagxDO[166]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[167]_i_1 
       (.I0(inputs_r[39]),
        .I1(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][39] ),
        .O(TagxDO[167]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[168]_i_1 
       (.I0(inputs_r[40]),
        .I1(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][40] ),
        .O(TagxDO[168]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[169]_i_1 
       (.I0(inputs_r[41]),
        .I1(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][41] ),
        .O(TagxDO[169]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[16]_i_1 
       (.I0(inputs_r[16]),
        .I1(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][16] ),
        .O(TagxDO[16]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[170]_i_1 
       (.I0(inputs_r[42]),
        .I1(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][42] ),
        .O(TagxDO[170]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[171]_i_1 
       (.I0(inputs_r[43]),
        .I1(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][43] ),
        .O(TagxDO[171]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[172]_i_1 
       (.I0(inputs_r[44]),
        .I1(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][44] ),
        .O(TagxDO[172]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[173]_i_1 
       (.I0(inputs_r[45]),
        .I1(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][45] ),
        .O(TagxDO[173]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[174]_i_1 
       (.I0(inputs_r[46]),
        .I1(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][46] ),
        .O(TagxDO[174]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[175]_i_1 
       (.I0(inputs_r[47]),
        .I1(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][47] ),
        .O(TagxDO[175]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[176]_i_1 
       (.I0(inputs_r[48]),
        .I1(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][48] ),
        .O(TagxDO[176]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[177]_i_1 
       (.I0(inputs_r[49]),
        .I1(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][49] ),
        .O(TagxDO[177]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[178]_i_1 
       (.I0(inputs_r[50]),
        .I1(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][50] ),
        .O(TagxDO[178]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[179]_i_1 
       (.I0(inputs_r[51]),
        .I1(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][51] ),
        .O(TagxDO[179]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[17]_i_1 
       (.I0(inputs_r[17]),
        .I1(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][17] ),
        .O(TagxDO[17]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[180]_i_1 
       (.I0(inputs_r[52]),
        .I1(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][52] ),
        .O(TagxDO[180]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[181]_i_1 
       (.I0(inputs_r[53]),
        .I1(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][53] ),
        .O(TagxDO[181]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[182]_i_1 
       (.I0(inputs_r[54]),
        .I1(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][54] ),
        .O(TagxDO[182]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[183]_i_1 
       (.I0(inputs_r[55]),
        .I1(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][55] ),
        .O(TagxDO[183]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[184]_i_1 
       (.I0(inputs_r[56]),
        .I1(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][56] ),
        .O(TagxDO[184]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[185]_i_1 
       (.I0(inputs_r[57]),
        .I1(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][57] ),
        .O(TagxDO[185]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[186]_i_1 
       (.I0(inputs_r[58]),
        .I1(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][58] ),
        .O(TagxDO[186]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[187]_i_1 
       (.I0(inputs_r[59]),
        .I1(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][59] ),
        .O(TagxDO[187]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[188]_i_1 
       (.I0(inputs_r[60]),
        .I1(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][60] ),
        .O(TagxDO[188]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[189]_i_1 
       (.I0(inputs_r[61]),
        .I1(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][61] ),
        .O(TagxDO[189]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[18]_i_1 
       (.I0(inputs_r[18]),
        .I1(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][18] ),
        .O(TagxDO[18]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[190]_i_1 
       (.I0(inputs_r[62]),
        .I1(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][62] ),
        .O(TagxDO[190]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[191]_i_1 
       (.I0(inputs_r[63]),
        .I1(\core/core/ascon128_g.ascons_state/[1].X4xDP_reg_n_0_[1][63] ),
        .O(TagxDO[191]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[192]_i_1 
       (.I0(inputs_r[64]),
        .I1(\core/core/ascon128_g.ascons_state/X3SboxInxD[0] [1]),
        .O(TagxDO[192]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[193]_i_1 
       (.I0(inputs_r[65]),
        .I1(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][1] ),
        .O(TagxDO[193]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[194]_i_1 
       (.I0(inputs_r[66]),
        .I1(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][2] ),
        .O(TagxDO[194]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[195]_i_1 
       (.I0(inputs_r[67]),
        .I1(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][3] ),
        .O(TagxDO[195]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[196]_i_1 
       (.I0(inputs_r[68]),
        .I1(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][4] ),
        .O(TagxDO[196]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[197]_i_1 
       (.I0(inputs_r[69]),
        .I1(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][5] ),
        .O(TagxDO[197]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[198]_i_1 
       (.I0(inputs_r[70]),
        .I1(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][6] ),
        .O(TagxDO[198]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[199]_i_1 
       (.I0(inputs_r[71]),
        .I1(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][7] ),
        .O(TagxDO[199]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[19]_i_1 
       (.I0(inputs_r[19]),
        .I1(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][19] ),
        .O(TagxDO[19]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[1]_i_1 
       (.I0(inputs_r[1]),
        .I1(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][1] ),
        .O(TagxDO[1]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[200]_i_1 
       (.I0(inputs_r[72]),
        .I1(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][8] ),
        .O(TagxDO[200]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[201]_i_1 
       (.I0(inputs_r[73]),
        .I1(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][9] ),
        .O(TagxDO[201]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[202]_i_1 
       (.I0(inputs_r[74]),
        .I1(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][10] ),
        .O(TagxDO[202]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[203]_i_1 
       (.I0(inputs_r[75]),
        .I1(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][11] ),
        .O(TagxDO[203]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[204]_i_1 
       (.I0(inputs_r[76]),
        .I1(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][12] ),
        .O(TagxDO[204]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[205]_i_1 
       (.I0(inputs_r[77]),
        .I1(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][13] ),
        .O(TagxDO[205]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[206]_i_1 
       (.I0(inputs_r[78]),
        .I1(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][14] ),
        .O(TagxDO[206]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[207]_i_1 
       (.I0(inputs_r[79]),
        .I1(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][15] ),
        .O(TagxDO[207]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[208]_i_1 
       (.I0(inputs_r[80]),
        .I1(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][16] ),
        .O(TagxDO[208]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[209]_i_1 
       (.I0(inputs_r[81]),
        .I1(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][17] ),
        .O(TagxDO[209]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[20]_i_1 
       (.I0(inputs_r[20]),
        .I1(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][20] ),
        .O(TagxDO[20]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[210]_i_1 
       (.I0(inputs_r[82]),
        .I1(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][18] ),
        .O(TagxDO[210]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[211]_i_1 
       (.I0(inputs_r[83]),
        .I1(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][19] ),
        .O(TagxDO[211]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[212]_i_1 
       (.I0(inputs_r[84]),
        .I1(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][20] ),
        .O(TagxDO[212]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[213]_i_1 
       (.I0(inputs_r[85]),
        .I1(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][21] ),
        .O(TagxDO[213]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[214]_i_1 
       (.I0(inputs_r[86]),
        .I1(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][22] ),
        .O(TagxDO[214]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[215]_i_1 
       (.I0(inputs_r[87]),
        .I1(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][23] ),
        .O(TagxDO[215]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[216]_i_1 
       (.I0(inputs_r[88]),
        .I1(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][24] ),
        .O(TagxDO[216]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[217]_i_1 
       (.I0(inputs_r[89]),
        .I1(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][25] ),
        .O(TagxDO[217]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[218]_i_1 
       (.I0(inputs_r[90]),
        .I1(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][26] ),
        .O(TagxDO[218]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[219]_i_1 
       (.I0(inputs_r[91]),
        .I1(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][27] ),
        .O(TagxDO[219]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[21]_i_1 
       (.I0(inputs_r[21]),
        .I1(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][21] ),
        .O(TagxDO[21]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[220]_i_1 
       (.I0(inputs_r[92]),
        .I1(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][28] ),
        .O(TagxDO[220]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[221]_i_1 
       (.I0(inputs_r[93]),
        .I1(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][29] ),
        .O(TagxDO[221]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[222]_i_1 
       (.I0(inputs_r[94]),
        .I1(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][30] ),
        .O(TagxDO[222]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[223]_i_1 
       (.I0(inputs_r[95]),
        .I1(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][31] ),
        .O(TagxDO[223]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[224]_i_1 
       (.I0(inputs_r[96]),
        .I1(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][32] ),
        .O(TagxDO[224]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[225]_i_1 
       (.I0(inputs_r[97]),
        .I1(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][33] ),
        .O(TagxDO[225]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[226]_i_1 
       (.I0(inputs_r[98]),
        .I1(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][34] ),
        .O(TagxDO[226]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[227]_i_1 
       (.I0(inputs_r[99]),
        .I1(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][35] ),
        .O(TagxDO[227]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[228]_i_1 
       (.I0(inputs_r[100]),
        .I1(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][36] ),
        .O(TagxDO[228]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[229]_i_1 
       (.I0(inputs_r[101]),
        .I1(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][37] ),
        .O(TagxDO[229]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[22]_i_1 
       (.I0(inputs_r[22]),
        .I1(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][22] ),
        .O(TagxDO[22]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[230]_i_1 
       (.I0(inputs_r[102]),
        .I1(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][38] ),
        .O(TagxDO[230]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[231]_i_1 
       (.I0(inputs_r[103]),
        .I1(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][39] ),
        .O(TagxDO[231]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[232]_i_1 
       (.I0(inputs_r[104]),
        .I1(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][40] ),
        .O(TagxDO[232]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[233]_i_1 
       (.I0(inputs_r[105]),
        .I1(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][41] ),
        .O(TagxDO[233]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[234]_i_1 
       (.I0(inputs_r[106]),
        .I1(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][42] ),
        .O(TagxDO[234]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[235]_i_1 
       (.I0(inputs_r[107]),
        .I1(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][43] ),
        .O(TagxDO[235]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[236]_i_1 
       (.I0(inputs_r[108]),
        .I1(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][44] ),
        .O(TagxDO[236]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[237]_i_1 
       (.I0(inputs_r[109]),
        .I1(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][45] ),
        .O(TagxDO[237]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[238]_i_1 
       (.I0(inputs_r[110]),
        .I1(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][46] ),
        .O(TagxDO[238]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[239]_i_1 
       (.I0(inputs_r[111]),
        .I1(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][47] ),
        .O(TagxDO[239]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[23]_i_1 
       (.I0(inputs_r[23]),
        .I1(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][23] ),
        .O(TagxDO[23]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[240]_i_1 
       (.I0(inputs_r[112]),
        .I1(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][48] ),
        .O(TagxDO[240]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[241]_i_1 
       (.I0(inputs_r[113]),
        .I1(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][49] ),
        .O(TagxDO[241]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[242]_i_1 
       (.I0(inputs_r[114]),
        .I1(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][50] ),
        .O(TagxDO[242]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[243]_i_1 
       (.I0(inputs_r[115]),
        .I1(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][51] ),
        .O(TagxDO[243]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[244]_i_1 
       (.I0(inputs_r[116]),
        .I1(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][52] ),
        .O(TagxDO[244]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[245]_i_1 
       (.I0(inputs_r[117]),
        .I1(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][53] ),
        .O(TagxDO[245]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[246]_i_1 
       (.I0(inputs_r[118]),
        .I1(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][54] ),
        .O(TagxDO[246]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[247]_i_1 
       (.I0(inputs_r[119]),
        .I1(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][55] ),
        .O(TagxDO[247]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[248]_i_1 
       (.I0(inputs_r[120]),
        .I1(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][56] ),
        .O(TagxDO[248]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[249]_i_1 
       (.I0(inputs_r[121]),
        .I1(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][57] ),
        .O(TagxDO[249]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[24]_i_1 
       (.I0(inputs_r[24]),
        .I1(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][24] ),
        .O(TagxDO[24]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[250]_i_1 
       (.I0(inputs_r[122]),
        .I1(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][58] ),
        .O(TagxDO[250]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[251]_i_1 
       (.I0(inputs_r[123]),
        .I1(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][59] ),
        .O(TagxDO[251]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[252]_i_1 
       (.I0(inputs_r[124]),
        .I1(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][60] ),
        .O(TagxDO[252]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[253]_i_1 
       (.I0(inputs_r[125]),
        .I1(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][61] ),
        .O(TagxDO[253]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[254]_i_1 
       (.I0(inputs_r[126]),
        .I1(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][62] ),
        .O(TagxDO[254]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[255]_i_1 
       (.I0(inputs_r[127]),
        .I1(\core/core/ascon128_g.ascons_state/[1].X3xDP_reg_n_0_[1][63] ),
        .O(TagxDO[255]));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[256]_i_1 
       (.I0(inputs_r[0]),
        .I1(\core/core/ascon128_g.ascons_state/X4SboxInxD[0] [0]),
        .O(TagxDO[256]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[257]_i_1 
       (.I0(inputs_r[1]),
        .I1(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][1] ),
        .O(TagxDO[257]));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[258]_i_1 
       (.I0(inputs_r[2]),
        .I1(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][2] ),
        .O(TagxDO[258]));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[259]_i_1 
       (.I0(inputs_r[3]),
        .I1(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][3] ),
        .O(TagxDO[259]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[25]_i_1 
       (.I0(inputs_r[25]),
        .I1(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][25] ),
        .O(TagxDO[25]));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[260]_i_1 
       (.I0(inputs_r[4]),
        .I1(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][4] ),
        .O(TagxDO[260]));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[261]_i_1 
       (.I0(inputs_r[5]),
        .I1(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][5] ),
        .O(TagxDO[261]));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[262]_i_1 
       (.I0(inputs_r[6]),
        .I1(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][6] ),
        .O(TagxDO[262]));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[263]_i_1 
       (.I0(inputs_r[7]),
        .I1(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][7] ),
        .O(TagxDO[263]));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[264]_i_1 
       (.I0(inputs_r[8]),
        .I1(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][8] ),
        .O(TagxDO[264]));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[265]_i_1 
       (.I0(inputs_r[9]),
        .I1(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][9] ),
        .O(TagxDO[265]));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[266]_i_1 
       (.I0(inputs_r[10]),
        .I1(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][10] ),
        .O(TagxDO[266]));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[267]_i_1 
       (.I0(inputs_r[11]),
        .I1(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][11] ),
        .O(TagxDO[267]));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[268]_i_1 
       (.I0(inputs_r[12]),
        .I1(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][12] ),
        .O(TagxDO[268]));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[269]_i_1 
       (.I0(inputs_r[13]),
        .I1(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][13] ),
        .O(TagxDO[269]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[26]_i_1 
       (.I0(inputs_r[26]),
        .I1(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][26] ),
        .O(TagxDO[26]));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[270]_i_1 
       (.I0(inputs_r[14]),
        .I1(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][14] ),
        .O(TagxDO[270]));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[271]_i_1 
       (.I0(inputs_r[15]),
        .I1(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][15] ),
        .O(TagxDO[271]));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[272]_i_1 
       (.I0(inputs_r[16]),
        .I1(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][16] ),
        .O(TagxDO[272]));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[273]_i_1 
       (.I0(inputs_r[17]),
        .I1(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][17] ),
        .O(TagxDO[273]));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[274]_i_1 
       (.I0(inputs_r[18]),
        .I1(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][18] ),
        .O(TagxDO[274]));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[275]_i_1 
       (.I0(inputs_r[19]),
        .I1(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][19] ),
        .O(TagxDO[275]));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[276]_i_1 
       (.I0(inputs_r[20]),
        .I1(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][20] ),
        .O(TagxDO[276]));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[277]_i_1 
       (.I0(inputs_r[21]),
        .I1(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][21] ),
        .O(TagxDO[277]));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[278]_i_1 
       (.I0(inputs_r[22]),
        .I1(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][22] ),
        .O(TagxDO[278]));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[279]_i_1 
       (.I0(inputs_r[23]),
        .I1(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][23] ),
        .O(TagxDO[279]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[27]_i_1 
       (.I0(inputs_r[27]),
        .I1(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][27] ),
        .O(TagxDO[27]));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[280]_i_1 
       (.I0(inputs_r[24]),
        .I1(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][24] ),
        .O(TagxDO[280]));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[281]_i_1 
       (.I0(inputs_r[25]),
        .I1(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][25] ),
        .O(TagxDO[281]));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[282]_i_1 
       (.I0(inputs_r[26]),
        .I1(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][26] ),
        .O(TagxDO[282]));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[283]_i_1 
       (.I0(inputs_r[27]),
        .I1(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][27] ),
        .O(TagxDO[283]));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[284]_i_1 
       (.I0(inputs_r[28]),
        .I1(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][28] ),
        .O(TagxDO[284]));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[285]_i_1 
       (.I0(inputs_r[29]),
        .I1(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][29] ),
        .O(TagxDO[285]));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[286]_i_1 
       (.I0(inputs_r[30]),
        .I1(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][30] ),
        .O(TagxDO[286]));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[287]_i_1 
       (.I0(inputs_r[31]),
        .I1(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][31] ),
        .O(TagxDO[287]));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[288]_i_1 
       (.I0(inputs_r[32]),
        .I1(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][32] ),
        .O(TagxDO[288]));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[289]_i_1 
       (.I0(inputs_r[33]),
        .I1(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][33] ),
        .O(TagxDO[289]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[28]_i_1 
       (.I0(inputs_r[28]),
        .I1(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][28] ),
        .O(TagxDO[28]));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[290]_i_1 
       (.I0(inputs_r[34]),
        .I1(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][34] ),
        .O(TagxDO[290]));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[291]_i_1 
       (.I0(inputs_r[35]),
        .I1(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][35] ),
        .O(TagxDO[291]));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[292]_i_1 
       (.I0(inputs_r[36]),
        .I1(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][36] ),
        .O(TagxDO[292]));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[293]_i_1 
       (.I0(inputs_r[37]),
        .I1(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][37] ),
        .O(TagxDO[293]));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[294]_i_1 
       (.I0(inputs_r[38]),
        .I1(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][38] ),
        .O(TagxDO[294]));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[295]_i_1 
       (.I0(inputs_r[39]),
        .I1(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][39] ),
        .O(TagxDO[295]));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[296]_i_1 
       (.I0(inputs_r[40]),
        .I1(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][40] ),
        .O(TagxDO[296]));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[297]_i_1 
       (.I0(inputs_r[41]),
        .I1(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][41] ),
        .O(TagxDO[297]));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[298]_i_1 
       (.I0(inputs_r[42]),
        .I1(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][42] ),
        .O(TagxDO[298]));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[299]_i_1 
       (.I0(inputs_r[43]),
        .I1(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][43] ),
        .O(TagxDO[299]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[29]_i_1 
       (.I0(inputs_r[29]),
        .I1(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][29] ),
        .O(TagxDO[29]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[2]_i_1 
       (.I0(inputs_r[2]),
        .I1(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][2] ),
        .O(TagxDO[2]));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[300]_i_1 
       (.I0(inputs_r[44]),
        .I1(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][44] ),
        .O(TagxDO[300]));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[301]_i_1 
       (.I0(inputs_r[45]),
        .I1(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][45] ),
        .O(TagxDO[301]));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[302]_i_1 
       (.I0(inputs_r[46]),
        .I1(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][46] ),
        .O(TagxDO[302]));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[303]_i_1 
       (.I0(inputs_r[47]),
        .I1(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][47] ),
        .O(TagxDO[303]));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[304]_i_1 
       (.I0(inputs_r[48]),
        .I1(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][48] ),
        .O(TagxDO[304]));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[305]_i_1 
       (.I0(inputs_r[49]),
        .I1(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][49] ),
        .O(TagxDO[305]));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[306]_i_1 
       (.I0(inputs_r[50]),
        .I1(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][50] ),
        .O(TagxDO[306]));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[307]_i_1 
       (.I0(inputs_r[51]),
        .I1(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][51] ),
        .O(TagxDO[307]));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[308]_i_1 
       (.I0(inputs_r[52]),
        .I1(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][52] ),
        .O(TagxDO[308]));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[309]_i_1 
       (.I0(inputs_r[53]),
        .I1(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][53] ),
        .O(TagxDO[309]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[30]_i_1 
       (.I0(inputs_r[30]),
        .I1(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][30] ),
        .O(TagxDO[30]));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[310]_i_1 
       (.I0(inputs_r[54]),
        .I1(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][54] ),
        .O(TagxDO[310]));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[311]_i_1 
       (.I0(inputs_r[55]),
        .I1(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][55] ),
        .O(TagxDO[311]));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[312]_i_1 
       (.I0(inputs_r[56]),
        .I1(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][56] ),
        .O(TagxDO[312]));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[313]_i_1 
       (.I0(inputs_r[57]),
        .I1(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][57] ),
        .O(TagxDO[313]));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[314]_i_1 
       (.I0(inputs_r[58]),
        .I1(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][58] ),
        .O(TagxDO[314]));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[315]_i_1 
       (.I0(inputs_r[59]),
        .I1(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][59] ),
        .O(TagxDO[315]));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[316]_i_1 
       (.I0(inputs_r[60]),
        .I1(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][60] ),
        .O(TagxDO[316]));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[317]_i_1 
       (.I0(inputs_r[61]),
        .I1(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][61] ),
        .O(TagxDO[317]));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[318]_i_1 
       (.I0(inputs_r[62]),
        .I1(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][62] ),
        .O(TagxDO[318]));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[319]_i_1 
       (.I0(inputs_r[63]),
        .I1(\core/core/ascon128_g.ascons_state/[0].X4xDP_reg_n_0_[0][63] ),
        .O(TagxDO[319]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[31]_i_1 
       (.I0(inputs_r[31]),
        .I1(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][31] ),
        .O(TagxDO[31]));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[320]_i_1 
       (.I0(inputs_r[64]),
        .I1(\core/core/ascon128_g.ascons_state/X3SboxInxD[0] [0]),
        .O(TagxDO[320]));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[321]_i_1 
       (.I0(inputs_r[65]),
        .I1(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][1] ),
        .O(TagxDO[321]));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[322]_i_1 
       (.I0(inputs_r[66]),
        .I1(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][2] ),
        .O(TagxDO[322]));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[323]_i_1 
       (.I0(inputs_r[67]),
        .I1(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][3] ),
        .O(TagxDO[323]));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[324]_i_1 
       (.I0(inputs_r[68]),
        .I1(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][4] ),
        .O(TagxDO[324]));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[325]_i_1 
       (.I0(inputs_r[69]),
        .I1(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][5] ),
        .O(TagxDO[325]));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[326]_i_1 
       (.I0(inputs_r[70]),
        .I1(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][6] ),
        .O(TagxDO[326]));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[327]_i_1 
       (.I0(inputs_r[71]),
        .I1(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][7] ),
        .O(TagxDO[327]));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[328]_i_1 
       (.I0(inputs_r[72]),
        .I1(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][8] ),
        .O(TagxDO[328]));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[329]_i_1 
       (.I0(inputs_r[73]),
        .I1(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][9] ),
        .O(TagxDO[329]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[32]_i_1 
       (.I0(inputs_r[32]),
        .I1(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][32] ),
        .O(TagxDO[32]));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[330]_i_1 
       (.I0(inputs_r[74]),
        .I1(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][10] ),
        .O(TagxDO[330]));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[331]_i_1 
       (.I0(inputs_r[75]),
        .I1(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][11] ),
        .O(TagxDO[331]));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[332]_i_1 
       (.I0(inputs_r[76]),
        .I1(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][12] ),
        .O(TagxDO[332]));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[333]_i_1 
       (.I0(inputs_r[77]),
        .I1(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][13] ),
        .O(TagxDO[333]));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[334]_i_1 
       (.I0(inputs_r[78]),
        .I1(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][14] ),
        .O(TagxDO[334]));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[335]_i_1 
       (.I0(inputs_r[79]),
        .I1(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][15] ),
        .O(TagxDO[335]));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[336]_i_1 
       (.I0(inputs_r[80]),
        .I1(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][16] ),
        .O(TagxDO[336]));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[337]_i_1 
       (.I0(inputs_r[81]),
        .I1(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][17] ),
        .O(TagxDO[337]));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[338]_i_1 
       (.I0(inputs_r[82]),
        .I1(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][18] ),
        .O(TagxDO[338]));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[339]_i_1 
       (.I0(inputs_r[83]),
        .I1(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][19] ),
        .O(TagxDO[339]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[33]_i_1 
       (.I0(inputs_r[33]),
        .I1(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][33] ),
        .O(TagxDO[33]));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[340]_i_1 
       (.I0(inputs_r[84]),
        .I1(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][20] ),
        .O(TagxDO[340]));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[341]_i_1 
       (.I0(inputs_r[85]),
        .I1(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][21] ),
        .O(TagxDO[341]));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[342]_i_1 
       (.I0(inputs_r[86]),
        .I1(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][22] ),
        .O(TagxDO[342]));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[343]_i_1 
       (.I0(inputs_r[87]),
        .I1(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][23] ),
        .O(TagxDO[343]));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[344]_i_1 
       (.I0(inputs_r[88]),
        .I1(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][24] ),
        .O(TagxDO[344]));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[345]_i_1 
       (.I0(inputs_r[89]),
        .I1(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][25] ),
        .O(TagxDO[345]));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[346]_i_1 
       (.I0(inputs_r[90]),
        .I1(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][26] ),
        .O(TagxDO[346]));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[347]_i_1 
       (.I0(inputs_r[91]),
        .I1(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][27] ),
        .O(TagxDO[347]));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[348]_i_1 
       (.I0(inputs_r[92]),
        .I1(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][28] ),
        .O(TagxDO[348]));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[349]_i_1 
       (.I0(inputs_r[93]),
        .I1(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][29] ),
        .O(TagxDO[349]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[34]_i_1 
       (.I0(inputs_r[34]),
        .I1(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][34] ),
        .O(TagxDO[34]));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[350]_i_1 
       (.I0(inputs_r[94]),
        .I1(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][30] ),
        .O(TagxDO[350]));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[351]_i_1 
       (.I0(inputs_r[95]),
        .I1(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][31] ),
        .O(TagxDO[351]));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[352]_i_1 
       (.I0(inputs_r[96]),
        .I1(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][32] ),
        .O(TagxDO[352]));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[353]_i_1 
       (.I0(inputs_r[97]),
        .I1(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][33] ),
        .O(TagxDO[353]));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[354]_i_1 
       (.I0(inputs_r[98]),
        .I1(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][34] ),
        .O(TagxDO[354]));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[355]_i_1 
       (.I0(inputs_r[99]),
        .I1(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][35] ),
        .O(TagxDO[355]));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[356]_i_1 
       (.I0(inputs_r[100]),
        .I1(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][36] ),
        .O(TagxDO[356]));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[357]_i_1 
       (.I0(inputs_r[101]),
        .I1(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][37] ),
        .O(TagxDO[357]));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[358]_i_1 
       (.I0(inputs_r[102]),
        .I1(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][38] ),
        .O(TagxDO[358]));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[359]_i_1 
       (.I0(inputs_r[103]),
        .I1(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][39] ),
        .O(TagxDO[359]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[35]_i_1 
       (.I0(inputs_r[35]),
        .I1(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][35] ),
        .O(TagxDO[35]));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[360]_i_1 
       (.I0(inputs_r[104]),
        .I1(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][40] ),
        .O(TagxDO[360]));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[361]_i_1 
       (.I0(inputs_r[105]),
        .I1(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][41] ),
        .O(TagxDO[361]));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[362]_i_1 
       (.I0(inputs_r[106]),
        .I1(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][42] ),
        .O(TagxDO[362]));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[363]_i_1 
       (.I0(inputs_r[107]),
        .I1(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][43] ),
        .O(TagxDO[363]));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[364]_i_1 
       (.I0(inputs_r[108]),
        .I1(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][44] ),
        .O(TagxDO[364]));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[365]_i_1 
       (.I0(inputs_r[109]),
        .I1(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][45] ),
        .O(TagxDO[365]));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[366]_i_1 
       (.I0(inputs_r[110]),
        .I1(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][46] ),
        .O(TagxDO[366]));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[367]_i_1 
       (.I0(inputs_r[111]),
        .I1(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][47] ),
        .O(TagxDO[367]));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[368]_i_1 
       (.I0(inputs_r[112]),
        .I1(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][48] ),
        .O(TagxDO[368]));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[369]_i_1 
       (.I0(inputs_r[113]),
        .I1(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][49] ),
        .O(TagxDO[369]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[36]_i_1 
       (.I0(inputs_r[36]),
        .I1(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][36] ),
        .O(TagxDO[36]));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[370]_i_1 
       (.I0(inputs_r[114]),
        .I1(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][50] ),
        .O(TagxDO[370]));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[371]_i_1 
       (.I0(inputs_r[115]),
        .I1(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][51] ),
        .O(TagxDO[371]));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[372]_i_1 
       (.I0(inputs_r[116]),
        .I1(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][52] ),
        .O(TagxDO[372]));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[373]_i_1 
       (.I0(inputs_r[117]),
        .I1(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][53] ),
        .O(TagxDO[373]));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[374]_i_1 
       (.I0(inputs_r[118]),
        .I1(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][54] ),
        .O(TagxDO[374]));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[375]_i_1 
       (.I0(inputs_r[119]),
        .I1(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][55] ),
        .O(TagxDO[375]));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[376]_i_1 
       (.I0(inputs_r[120]),
        .I1(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][56] ),
        .O(TagxDO[376]));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[377]_i_1 
       (.I0(inputs_r[121]),
        .I1(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][57] ),
        .O(TagxDO[377]));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[378]_i_1 
       (.I0(inputs_r[122]),
        .I1(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][58] ),
        .O(TagxDO[378]));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[379]_i_1 
       (.I0(inputs_r[123]),
        .I1(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][59] ),
        .O(TagxDO[379]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[37]_i_1 
       (.I0(inputs_r[37]),
        .I1(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][37] ),
        .O(TagxDO[37]));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[380]_i_1 
       (.I0(inputs_r[124]),
        .I1(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][60] ),
        .O(TagxDO[380]));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[381]_i_1 
       (.I0(inputs_r[125]),
        .I1(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][61] ),
        .O(TagxDO[381]));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[382]_i_1 
       (.I0(inputs_r[126]),
        .I1(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][62] ),
        .O(TagxDO[382]));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[383]_i_1 
       (.I0(inputs_r[127]),
        .I1(\core/core/ascon128_g.ascons_state/[0].X3xDP_reg_n_0_[0][63] ),
        .O(TagxDO[383]));
  LUT6 #(
    .INIT(64'h888888888F888888)) 
    \outputs_r[384]_i_1 
       (.I0(\core/core/doIncrementRoundCounterxS ),
        .I1(\core/core/isFirstRoundOfTransformxS_reg_n_0 ),
        .I2(\[2].X1xDP[2][63]_i_3_n_0 ),
        .I3(\core/core/FSMxDP [0]),
        .I4(\core/core/FSMxDP [2]),
        .I5(\core/core/FSMxDP [1]),
        .O(DataReadyxSO));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[385]_i_1 
       (.I0(inputs_r[384]),
        .I1(\core/core/ascon128_g.ascons_state/X0SboxInxD[0] [2]),
        .O(DataxDO[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[386]_i_1 
       (.I0(inputs_r[385]),
        .I1(\core/core/ascon128_g.ascons_state/[2].X0xDP_reg_n_0_[2][1] ),
        .O(DataxDO[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[387]_i_1 
       (.I0(inputs_r[386]),
        .I1(\core/core/ascon128_g.ascons_state/p_1_in ),
        .O(DataxDO[2]));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[388]_i_1 
       (.I0(inputs_r[387]),
        .I1(\core/core/ascon128_g.ascons_state/p_2_in ),
        .O(DataxDO[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[389]_i_1 
       (.I0(inputs_r[388]),
        .I1(\core/core/ascon128_g.ascons_state/p_3_in ),
        .O(DataxDO[4]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[38]_i_1 
       (.I0(inputs_r[38]),
        .I1(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][38] ),
        .O(TagxDO[38]));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[390]_i_1 
       (.I0(inputs_r[389]),
        .I1(\core/core/ascon128_g.ascons_state/p_4_in ),
        .O(DataxDO[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[391]_i_1 
       (.I0(inputs_r[390]),
        .I1(\core/core/ascon128_g.ascons_state/p_5_in ),
        .O(DataxDO[6]));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[392]_i_1 
       (.I0(inputs_r[391]),
        .I1(\core/core/ascon128_g.ascons_state/p_6_in ),
        .O(DataxDO[7]));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[393]_i_1 
       (.I0(inputs_r[392]),
        .I1(\core/core/ascon128_g.ascons_state/p_7_in ),
        .O(DataxDO[8]));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[394]_i_1 
       (.I0(inputs_r[393]),
        .I1(\core/core/ascon128_g.ascons_state/p_8_in ),
        .O(DataxDO[9]));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[395]_i_1 
       (.I0(inputs_r[394]),
        .I1(\core/core/ascon128_g.ascons_state/p_9_in ),
        .O(DataxDO[10]));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[396]_i_1 
       (.I0(inputs_r[395]),
        .I1(\core/core/ascon128_g.ascons_state/p_10_in ),
        .O(DataxDO[11]));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[397]_i_1 
       (.I0(inputs_r[396]),
        .I1(\core/core/ascon128_g.ascons_state/p_11_in ),
        .O(DataxDO[12]));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[398]_i_1 
       (.I0(inputs_r[397]),
        .I1(\core/core/ascon128_g.ascons_state/p_12_in ),
        .O(DataxDO[13]));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[399]_i_1 
       (.I0(inputs_r[398]),
        .I1(\core/core/ascon128_g.ascons_state/p_13_in ),
        .O(DataxDO[14]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[39]_i_1 
       (.I0(inputs_r[39]),
        .I1(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][39] ),
        .O(TagxDO[39]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[3]_i_1 
       (.I0(inputs_r[3]),
        .I1(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][3] ),
        .O(TagxDO[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[400]_i_1 
       (.I0(inputs_r[399]),
        .I1(\core/core/ascon128_g.ascons_state/p_14_in ),
        .O(DataxDO[15]));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[401]_i_1 
       (.I0(inputs_r[400]),
        .I1(\core/core/ascon128_g.ascons_state/p_15_in ),
        .O(DataxDO[16]));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[402]_i_1 
       (.I0(inputs_r[401]),
        .I1(\core/core/ascon128_g.ascons_state/p_16_in ),
        .O(DataxDO[17]));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[403]_i_1 
       (.I0(inputs_r[402]),
        .I1(\core/core/ascon128_g.ascons_state/p_17_in ),
        .O(DataxDO[18]));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[404]_i_1 
       (.I0(inputs_r[403]),
        .I1(\core/core/ascon128_g.ascons_state/p_18_in ),
        .O(DataxDO[19]));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[405]_i_1 
       (.I0(inputs_r[404]),
        .I1(\core/core/ascon128_g.ascons_state/p_19_in ),
        .O(DataxDO[20]));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[406]_i_1 
       (.I0(inputs_r[405]),
        .I1(\core/core/ascon128_g.ascons_state/p_20_in ),
        .O(DataxDO[21]));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[407]_i_1 
       (.I0(inputs_r[406]),
        .I1(\core/core/ascon128_g.ascons_state/p_21_in ),
        .O(DataxDO[22]));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[408]_i_1 
       (.I0(inputs_r[407]),
        .I1(\core/core/ascon128_g.ascons_state/p_22_in ),
        .O(DataxDO[23]));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[409]_i_1 
       (.I0(inputs_r[408]),
        .I1(\core/core/ascon128_g.ascons_state/p_23_in ),
        .O(DataxDO[24]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[40]_i_1 
       (.I0(inputs_r[40]),
        .I1(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][40] ),
        .O(TagxDO[40]));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[410]_i_1 
       (.I0(inputs_r[409]),
        .I1(\core/core/ascon128_g.ascons_state/p_24_in ),
        .O(DataxDO[25]));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[411]_i_1 
       (.I0(inputs_r[410]),
        .I1(\core/core/ascon128_g.ascons_state/p_25_in ),
        .O(DataxDO[26]));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[412]_i_1 
       (.I0(inputs_r[411]),
        .I1(\core/core/ascon128_g.ascons_state/p_26_in ),
        .O(DataxDO[27]));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[413]_i_1 
       (.I0(inputs_r[412]),
        .I1(\core/core/ascon128_g.ascons_state/p_27_in ),
        .O(DataxDO[28]));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[414]_i_1 
       (.I0(inputs_r[413]),
        .I1(\core/core/ascon128_g.ascons_state/p_28_in ),
        .O(DataxDO[29]));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[415]_i_1 
       (.I0(inputs_r[414]),
        .I1(\core/core/ascon128_g.ascons_state/p_29_in ),
        .O(DataxDO[30]));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[416]_i_1 
       (.I0(inputs_r[415]),
        .I1(\core/core/ascon128_g.ascons_state/p_30_in ),
        .O(DataxDO[31]));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[417]_i_1 
       (.I0(inputs_r[416]),
        .I1(\core/core/ascon128_g.ascons_state/p_31_in ),
        .O(DataxDO[32]));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[418]_i_1 
       (.I0(inputs_r[417]),
        .I1(\core/core/ascon128_g.ascons_state/p_32_in ),
        .O(DataxDO[33]));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[419]_i_1 
       (.I0(inputs_r[418]),
        .I1(\core/core/ascon128_g.ascons_state/p_33_in ),
        .O(DataxDO[34]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[41]_i_1 
       (.I0(inputs_r[41]),
        .I1(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][41] ),
        .O(TagxDO[41]));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[420]_i_1 
       (.I0(inputs_r[419]),
        .I1(\core/core/ascon128_g.ascons_state/p_34_in ),
        .O(DataxDO[35]));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[421]_i_1 
       (.I0(inputs_r[420]),
        .I1(\core/core/ascon128_g.ascons_state/p_35_in ),
        .O(DataxDO[36]));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[422]_i_1 
       (.I0(inputs_r[421]),
        .I1(\core/core/ascon128_g.ascons_state/p_36_in ),
        .O(DataxDO[37]));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[423]_i_1 
       (.I0(inputs_r[422]),
        .I1(\core/core/ascon128_g.ascons_state/p_37_in ),
        .O(DataxDO[38]));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[424]_i_1 
       (.I0(inputs_r[423]),
        .I1(\core/core/ascon128_g.ascons_state/p_38_in ),
        .O(DataxDO[39]));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[425]_i_1 
       (.I0(inputs_r[424]),
        .I1(\core/core/ascon128_g.ascons_state/p_39_in ),
        .O(DataxDO[40]));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[426]_i_1 
       (.I0(inputs_r[425]),
        .I1(\core/core/ascon128_g.ascons_state/p_40_in ),
        .O(DataxDO[41]));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[427]_i_1 
       (.I0(inputs_r[426]),
        .I1(\core/core/ascon128_g.ascons_state/p_41_in ),
        .O(DataxDO[42]));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[428]_i_1 
       (.I0(inputs_r[427]),
        .I1(\core/core/ascon128_g.ascons_state/p_42_in ),
        .O(DataxDO[43]));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[429]_i_1 
       (.I0(inputs_r[428]),
        .I1(\core/core/ascon128_g.ascons_state/p_43_in ),
        .O(DataxDO[44]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[42]_i_1 
       (.I0(inputs_r[42]),
        .I1(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][42] ),
        .O(TagxDO[42]));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[430]_i_1 
       (.I0(inputs_r[429]),
        .I1(\core/core/ascon128_g.ascons_state/p_44_in ),
        .O(DataxDO[45]));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[431]_i_1 
       (.I0(inputs_r[430]),
        .I1(\core/core/ascon128_g.ascons_state/p_45_in ),
        .O(DataxDO[46]));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[432]_i_1 
       (.I0(inputs_r[431]),
        .I1(\core/core/ascon128_g.ascons_state/p_46_in ),
        .O(DataxDO[47]));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[433]_i_1 
       (.I0(inputs_r[432]),
        .I1(\core/core/ascon128_g.ascons_state/p_47_in ),
        .O(DataxDO[48]));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[434]_i_1 
       (.I0(inputs_r[433]),
        .I1(\core/core/ascon128_g.ascons_state/p_48_in ),
        .O(DataxDO[49]));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[435]_i_1 
       (.I0(inputs_r[434]),
        .I1(\core/core/ascon128_g.ascons_state/p_49_in ),
        .O(DataxDO[50]));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[436]_i_1 
       (.I0(inputs_r[435]),
        .I1(\core/core/ascon128_g.ascons_state/p_50_in ),
        .O(DataxDO[51]));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[437]_i_1 
       (.I0(inputs_r[436]),
        .I1(\core/core/ascon128_g.ascons_state/p_51_in ),
        .O(DataxDO[52]));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[438]_i_1 
       (.I0(inputs_r[437]),
        .I1(\core/core/ascon128_g.ascons_state/p_52_in ),
        .O(DataxDO[53]));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[439]_i_1 
       (.I0(inputs_r[438]),
        .I1(\core/core/ascon128_g.ascons_state/p_53_in ),
        .O(DataxDO[54]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[43]_i_1 
       (.I0(inputs_r[43]),
        .I1(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][43] ),
        .O(TagxDO[43]));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[440]_i_1 
       (.I0(inputs_r[439]),
        .I1(\core/core/ascon128_g.ascons_state/p_54_in ),
        .O(DataxDO[55]));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[441]_i_1 
       (.I0(inputs_r[440]),
        .I1(\core/core/ascon128_g.ascons_state/p_55_in ),
        .O(DataxDO[56]));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[442]_i_1 
       (.I0(inputs_r[441]),
        .I1(\core/core/ascon128_g.ascons_state/p_56_in ),
        .O(DataxDO[57]));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[443]_i_1 
       (.I0(inputs_r[442]),
        .I1(\core/core/ascon128_g.ascons_state/p_57_in ),
        .O(DataxDO[58]));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[444]_i_1 
       (.I0(inputs_r[443]),
        .I1(\core/core/ascon128_g.ascons_state/p_58_in ),
        .O(DataxDO[59]));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[445]_i_1 
       (.I0(inputs_r[444]),
        .I1(\core/core/ascon128_g.ascons_state/p_59_in ),
        .O(DataxDO[60]));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[446]_i_1 
       (.I0(inputs_r[445]),
        .I1(\core/core/ascon128_g.ascons_state/p_60_in ),
        .O(DataxDO[61]));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[447]_i_1 
       (.I0(inputs_r[446]),
        .I1(\core/core/ascon128_g.ascons_state/p_61_in ),
        .O(DataxDO[62]));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[448]_i_1 
       (.I0(inputs_r[447]),
        .I1(\core/core/ascon128_g.ascons_state/[2].X0xDP_reg_n_0_[2][63] ),
        .O(DataxDO[63]));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[449]_i_1 
       (.I0(inputs_r[448]),
        .I1(\core/core/ascon128_g.ascons_state/X0SboxInxD[0] [1]),
        .O(DataxDO[64]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[44]_i_1 
       (.I0(inputs_r[44]),
        .I1(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][44] ),
        .O(TagxDO[44]));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[450]_i_1 
       (.I0(inputs_r[449]),
        .I1(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][1] ),
        .O(DataxDO[65]));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[451]_i_1 
       (.I0(inputs_r[450]),
        .I1(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][2] ),
        .O(DataxDO[66]));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[452]_i_1 
       (.I0(inputs_r[451]),
        .I1(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][3] ),
        .O(\outputs_r[452]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[453]_i_1 
       (.I0(inputs_r[452]),
        .I1(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][4] ),
        .O(\outputs_r[453]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[454]_i_1 
       (.I0(inputs_r[453]),
        .I1(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][5] ),
        .O(\outputs_r[454]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[455]_i_1 
       (.I0(inputs_r[454]),
        .I1(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][6] ),
        .O(\outputs_r[455]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[456]_i_1 
       (.I0(inputs_r[455]),
        .I1(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][7] ),
        .O(DataxDO[71]));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[457]_i_1 
       (.I0(inputs_r[456]),
        .I1(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][8] ),
        .O(\outputs_r[457]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[458]_i_1 
       (.I0(inputs_r[457]),
        .I1(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][9] ),
        .O(\outputs_r[458]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[459]_i_1 
       (.I0(inputs_r[458]),
        .I1(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][10] ),
        .O(\outputs_r[459]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[45]_i_1 
       (.I0(inputs_r[45]),
        .I1(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][45] ),
        .O(TagxDO[45]));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[460]_i_1 
       (.I0(inputs_r[459]),
        .I1(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][11] ),
        .O(\outputs_r[460]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[461]_i_1 
       (.I0(inputs_r[460]),
        .I1(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][12] ),
        .O(\outputs_r[461]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[462]_i_1 
       (.I0(inputs_r[461]),
        .I1(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][13] ),
        .O(\outputs_r[462]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[463]_i_1 
       (.I0(inputs_r[462]),
        .I1(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][14] ),
        .O(\outputs_r[463]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[464]_i_1 
       (.I0(inputs_r[463]),
        .I1(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][15] ),
        .O(\outputs_r[464]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[465]_i_1 
       (.I0(inputs_r[464]),
        .I1(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][16] ),
        .O(\outputs_r[465]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[466]_i_1 
       (.I0(inputs_r[465]),
        .I1(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][17] ),
        .O(\outputs_r[466]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[467]_i_1 
       (.I0(inputs_r[466]),
        .I1(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][18] ),
        .O(\outputs_r[467]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[468]_i_1 
       (.I0(inputs_r[467]),
        .I1(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][19] ),
        .O(\outputs_r[468]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[469]_i_1 
       (.I0(inputs_r[468]),
        .I1(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][20] ),
        .O(\outputs_r[469]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[46]_i_1 
       (.I0(inputs_r[46]),
        .I1(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][46] ),
        .O(TagxDO[46]));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[470]_i_1 
       (.I0(inputs_r[469]),
        .I1(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][21] ),
        .O(\outputs_r[470]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[471]_i_1 
       (.I0(inputs_r[470]),
        .I1(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][22] ),
        .O(\outputs_r[471]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[472]_i_1 
       (.I0(inputs_r[471]),
        .I1(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][23] ),
        .O(DataxDO[87]));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[473]_i_1 
       (.I0(inputs_r[472]),
        .I1(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][24] ),
        .O(\outputs_r[473]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[474]_i_1 
       (.I0(inputs_r[473]),
        .I1(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][25] ),
        .O(\outputs_r[474]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[475]_i_1 
       (.I0(inputs_r[474]),
        .I1(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][26] ),
        .O(\outputs_r[475]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[476]_i_1 
       (.I0(inputs_r[475]),
        .I1(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][27] ),
        .O(\outputs_r[476]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[477]_i_1 
       (.I0(inputs_r[476]),
        .I1(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][28] ),
        .O(\outputs_r[477]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[478]_i_1 
       (.I0(inputs_r[477]),
        .I1(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][29] ),
        .O(\outputs_r[478]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[479]_i_1 
       (.I0(inputs_r[478]),
        .I1(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][30] ),
        .O(\outputs_r[479]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[47]_i_1 
       (.I0(inputs_r[47]),
        .I1(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][47] ),
        .O(TagxDO[47]));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[480]_i_1 
       (.I0(inputs_r[479]),
        .I1(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][31] ),
        .O(\outputs_r[480]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[481]_i_1 
       (.I0(inputs_r[480]),
        .I1(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][32] ),
        .O(\outputs_r[481]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[482]_i_1 
       (.I0(inputs_r[481]),
        .I1(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][33] ),
        .O(\outputs_r[482]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[483]_i_1 
       (.I0(inputs_r[482]),
        .I1(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][34] ),
        .O(\outputs_r[483]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[484]_i_1 
       (.I0(inputs_r[483]),
        .I1(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][35] ),
        .O(\outputs_r[484]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[485]_i_1 
       (.I0(inputs_r[484]),
        .I1(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][36] ),
        .O(DataxDO[100]));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[486]_i_1 
       (.I0(inputs_r[485]),
        .I1(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][37] ),
        .O(\outputs_r[486]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[487]_i_1 
       (.I0(inputs_r[486]),
        .I1(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][38] ),
        .O(DataxDO[102]));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[488]_i_1 
       (.I0(inputs_r[487]),
        .I1(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][39] ),
        .O(DataxDO[103]));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[489]_i_1 
       (.I0(inputs_r[488]),
        .I1(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][40] ),
        .O(\outputs_r[489]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[48]_i_1 
       (.I0(inputs_r[48]),
        .I1(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][48] ),
        .O(TagxDO[48]));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[490]_i_1 
       (.I0(inputs_r[489]),
        .I1(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][41] ),
        .O(\outputs_r[490]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[491]_i_1 
       (.I0(inputs_r[490]),
        .I1(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][42] ),
        .O(\outputs_r[491]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[492]_i_1 
       (.I0(inputs_r[491]),
        .I1(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][43] ),
        .O(\outputs_r[492]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[493]_i_1 
       (.I0(inputs_r[492]),
        .I1(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][44] ),
        .O(\outputs_r[493]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[494]_i_1 
       (.I0(inputs_r[493]),
        .I1(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][45] ),
        .O(\outputs_r[494]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[495]_i_1 
       (.I0(inputs_r[494]),
        .I1(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][46] ),
        .O(DataxDO[110]));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[496]_i_1 
       (.I0(inputs_r[495]),
        .I1(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][47] ),
        .O(\outputs_r[496]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[497]_i_1 
       (.I0(inputs_r[496]),
        .I1(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][48] ),
        .O(\outputs_r[497]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[498]_i_1 
       (.I0(inputs_r[497]),
        .I1(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][49] ),
        .O(\outputs_r[498]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[499]_i_1 
       (.I0(inputs_r[498]),
        .I1(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][50] ),
        .O(\outputs_r[499]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[49]_i_1 
       (.I0(inputs_r[49]),
        .I1(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][49] ),
        .O(TagxDO[49]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[4]_i_1 
       (.I0(inputs_r[4]),
        .I1(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][4] ),
        .O(TagxDO[4]));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[500]_i_1 
       (.I0(inputs_r[499]),
        .I1(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][51] ),
        .O(\outputs_r[500]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[501]_i_1 
       (.I0(inputs_r[500]),
        .I1(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][52] ),
        .O(\outputs_r[501]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[502]_i_1 
       (.I0(inputs_r[501]),
        .I1(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][53] ),
        .O(\outputs_r[502]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[503]_i_1 
       (.I0(inputs_r[502]),
        .I1(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][54] ),
        .O(DataxDO[118]));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[504]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][55] ),
        .I1(inputs_r[503]),
        .O(DataxDO[119]));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[505]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][56] ),
        .I1(inputs_r[504]),
        .O(\outputs_r[505]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[506]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][57] ),
        .I1(inputs_r[505]),
        .O(\outputs_r[506]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[507]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][58] ),
        .I1(inputs_r[506]),
        .O(\outputs_r[507]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[508]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][59] ),
        .I1(inputs_r[507]),
        .O(\outputs_r[508]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[509]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][60] ),
        .I1(inputs_r[508]),
        .O(\outputs_r[509]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[50]_i_1 
       (.I0(inputs_r[50]),
        .I1(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][50] ),
        .O(TagxDO[50]));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[510]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][61] ),
        .I1(inputs_r[509]),
        .O(\outputs_r[510]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[511]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][62] ),
        .I1(inputs_r[510]),
        .O(DataxDO[126]));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[512]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[1].X0xDP_reg_n_0_[1][63] ),
        .I1(inputs_r[511]),
        .O(\outputs_r[512]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[513]_i_1 
       (.I0(inputs_r[512]),
        .I1(\core/core/ascon128_g.ascons_state/X0SboxInxD[0] [0]),
        .O(DataxDO[128]));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[514]_i_1 
       (.I0(inputs_r[513]),
        .I1(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][1] ),
        .O(DataxDO[129]));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[515]_i_1 
       (.I0(inputs_r[514]),
        .I1(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][2] ),
        .O(DataxDO[130]));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[516]_i_1 
       (.I0(inputs_r[515]),
        .I1(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][3] ),
        .O(DataxDO[131]));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[517]_i_1 
       (.I0(inputs_r[516]),
        .I1(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][4] ),
        .O(DataxDO[132]));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[518]_i_1 
       (.I0(inputs_r[517]),
        .I1(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][5] ),
        .O(DataxDO[133]));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[519]_i_1 
       (.I0(inputs_r[518]),
        .I1(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][6] ),
        .O(DataxDO[134]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[51]_i_1 
       (.I0(inputs_r[51]),
        .I1(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][51] ),
        .O(TagxDO[51]));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[520]_i_1 
       (.I0(inputs_r[519]),
        .I1(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][7] ),
        .O(DataxDO[135]));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[521]_i_1 
       (.I0(inputs_r[520]),
        .I1(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][8] ),
        .O(DataxDO[136]));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[522]_i_1 
       (.I0(inputs_r[521]),
        .I1(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][9] ),
        .O(DataxDO[137]));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[523]_i_1 
       (.I0(inputs_r[522]),
        .I1(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][10] ),
        .O(DataxDO[138]));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[524]_i_1 
       (.I0(inputs_r[523]),
        .I1(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][11] ),
        .O(DataxDO[139]));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[525]_i_1 
       (.I0(inputs_r[524]),
        .I1(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][12] ),
        .O(DataxDO[140]));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[526]_i_1 
       (.I0(inputs_r[525]),
        .I1(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][13] ),
        .O(DataxDO[141]));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[527]_i_1 
       (.I0(inputs_r[526]),
        .I1(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][14] ),
        .O(DataxDO[142]));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[528]_i_1 
       (.I0(inputs_r[527]),
        .I1(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][15] ),
        .O(DataxDO[143]));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[529]_i_1 
       (.I0(inputs_r[528]),
        .I1(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][16] ),
        .O(DataxDO[144]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[52]_i_1 
       (.I0(inputs_r[52]),
        .I1(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][52] ),
        .O(TagxDO[52]));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[530]_i_1 
       (.I0(inputs_r[529]),
        .I1(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][17] ),
        .O(DataxDO[145]));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[531]_i_1 
       (.I0(inputs_r[530]),
        .I1(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][18] ),
        .O(DataxDO[146]));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[532]_i_1 
       (.I0(inputs_r[531]),
        .I1(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][19] ),
        .O(DataxDO[147]));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[533]_i_1 
       (.I0(inputs_r[532]),
        .I1(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][20] ),
        .O(DataxDO[148]));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[534]_i_1 
       (.I0(inputs_r[533]),
        .I1(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][21] ),
        .O(DataxDO[149]));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[535]_i_1 
       (.I0(inputs_r[534]),
        .I1(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][22] ),
        .O(DataxDO[150]));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[536]_i_1 
       (.I0(inputs_r[535]),
        .I1(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][23] ),
        .O(DataxDO[151]));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[537]_i_1 
       (.I0(inputs_r[536]),
        .I1(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][24] ),
        .O(DataxDO[152]));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[538]_i_1 
       (.I0(inputs_r[537]),
        .I1(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][25] ),
        .O(DataxDO[153]));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[539]_i_1 
       (.I0(inputs_r[538]),
        .I1(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][26] ),
        .O(DataxDO[154]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[53]_i_1 
       (.I0(inputs_r[53]),
        .I1(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][53] ),
        .O(TagxDO[53]));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[540]_i_1 
       (.I0(inputs_r[539]),
        .I1(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][27] ),
        .O(DataxDO[155]));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[541]_i_1 
       (.I0(inputs_r[540]),
        .I1(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][28] ),
        .O(DataxDO[156]));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[542]_i_1 
       (.I0(inputs_r[541]),
        .I1(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][29] ),
        .O(DataxDO[157]));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[543]_i_1 
       (.I0(inputs_r[542]),
        .I1(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][30] ),
        .O(DataxDO[158]));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[544]_i_1 
       (.I0(inputs_r[543]),
        .I1(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][31] ),
        .O(DataxDO[159]));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[545]_i_1 
       (.I0(inputs_r[544]),
        .I1(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][32] ),
        .O(DataxDO[160]));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[546]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][33] ),
        .I1(inputs_r[545]),
        .O(DataxDO[161]));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[547]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][34] ),
        .I1(inputs_r[546]),
        .O(DataxDO[162]));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[548]_i_1 
       (.I0(inputs_r[547]),
        .I1(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][35] ),
        .O(DataxDO[163]));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[549]_i_1 
       (.I0(inputs_r[548]),
        .I1(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][36] ),
        .O(DataxDO[164]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[54]_i_1 
       (.I0(inputs_r[54]),
        .I1(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][54] ),
        .O(TagxDO[54]));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[550]_i_1 
       (.I0(inputs_r[549]),
        .I1(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][37] ),
        .O(DataxDO[165]));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[551]_i_1 
       (.I0(inputs_r[550]),
        .I1(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][38] ),
        .O(DataxDO[166]));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[552]_i_1 
       (.I0(inputs_r[551]),
        .I1(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][39] ),
        .O(DataxDO[167]));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[553]_i_1 
       (.I0(inputs_r[552]),
        .I1(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][40] ),
        .O(DataxDO[168]));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[554]_i_1 
       (.I0(inputs_r[553]),
        .I1(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][41] ),
        .O(DataxDO[169]));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[555]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][42] ),
        .I1(inputs_r[554]),
        .O(DataxDO[170]));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[556]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][43] ),
        .I1(inputs_r[555]),
        .O(DataxDO[171]));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[557]_i_1 
       (.I0(inputs_r[556]),
        .I1(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][44] ),
        .O(DataxDO[172]));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[558]_i_1 
       (.I0(inputs_r[557]),
        .I1(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][45] ),
        .O(DataxDO[173]));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[559]_i_1 
       (.I0(inputs_r[558]),
        .I1(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][46] ),
        .O(DataxDO[174]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[55]_i_1 
       (.I0(inputs_r[55]),
        .I1(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][55] ),
        .O(TagxDO[55]));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[560]_i_1 
       (.I0(inputs_r[559]),
        .I1(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][47] ),
        .O(DataxDO[175]));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[561]_i_1 
       (.I0(inputs_r[560]),
        .I1(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][48] ),
        .O(DataxDO[176]));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[562]_i_1 
       (.I0(inputs_r[561]),
        .I1(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][49] ),
        .O(DataxDO[177]));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[563]_i_1 
       (.I0(inputs_r[562]),
        .I1(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][50] ),
        .O(DataxDO[178]));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[564]_i_1 
       (.I0(inputs_r[563]),
        .I1(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][51] ),
        .O(DataxDO[179]));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[565]_i_1 
       (.I0(inputs_r[564]),
        .I1(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][52] ),
        .O(DataxDO[180]));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[566]_i_1 
       (.I0(inputs_r[565]),
        .I1(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][53] ),
        .O(DataxDO[181]));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[567]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][54] ),
        .I1(inputs_r[566]),
        .O(DataxDO[182]));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[568]_i_1 
       (.I0(inputs_r[567]),
        .I1(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][55] ),
        .O(DataxDO[183]));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[569]_i_1 
       (.I0(inputs_r[568]),
        .I1(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][56] ),
        .O(DataxDO[184]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[56]_i_1 
       (.I0(inputs_r[56]),
        .I1(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][56] ),
        .O(TagxDO[56]));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[570]_i_1 
       (.I0(inputs_r[569]),
        .I1(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][57] ),
        .O(DataxDO[185]));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[571]_i_1 
       (.I0(inputs_r[570]),
        .I1(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][58] ),
        .O(DataxDO[186]));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[572]_i_1 
       (.I0(inputs_r[571]),
        .I1(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][59] ),
        .O(DataxDO[187]));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[573]_i_1 
       (.I0(inputs_r[572]),
        .I1(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][60] ),
        .O(DataxDO[188]));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[574]_i_1 
       (.I0(inputs_r[573]),
        .I1(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][61] ),
        .O(DataxDO[189]));
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[575]_i_1 
       (.I0(inputs_r[574]),
        .I1(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][62] ),
        .O(DataxDO[190]));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[576]_i_1 
       (.I0(\core/core/ascon128_g.ascons_state/[0].X0xDP_reg_n_0_[0][63] ),
        .I1(inputs_r[575]),
        .O(DataxDO[191]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT5 #(
    .INIT(32'h5F5A444A)) 
    \outputs_r[577]_i_1 
       (.I0(\core/core/FSMxDP [2]),
        .I1(\RoundCounter[1]_i_3_n_0 ),
        .I2(\core/core/FSMxDP [1]),
        .I3(\core/core/FSMxDP [0]),
        .I4(\outputs_r[577]_i_2_n_0 ),
        .O(BusyxSO));
  LUT5 #(
    .INIT(32'h55555100)) 
    \outputs_r[577]_i_2 
       (.I0(\FSM_sequential_[0].StateFSMxDP[0]_i_3_n_0 ),
        .I1(\core/core/ascon128_g.ascons_state/SboxCounterxD_reg [6]),
        .I2(\FSM_sequential_[0].StateFSMxDP[0]_i_2_n_0 ),
        .I3(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[1]_rep__2_n_0 ),
        .I4(\core/core/ascon128_g.ascons_state/FSM_sequential_[0].StateFSMxDP_reg[0]_rep__0_n_0 ),
        .O(\outputs_r[577]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[57]_i_1 
       (.I0(inputs_r[57]),
        .I1(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][57] ),
        .O(TagxDO[57]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[58]_i_1 
       (.I0(inputs_r[58]),
        .I1(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][58] ),
        .O(TagxDO[58]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[59]_i_1 
       (.I0(inputs_r[59]),
        .I1(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][59] ),
        .O(TagxDO[59]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[5]_i_1 
       (.I0(inputs_r[5]),
        .I1(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][5] ),
        .O(TagxDO[5]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[60]_i_1 
       (.I0(inputs_r[60]),
        .I1(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][60] ),
        .O(TagxDO[60]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[61]_i_1 
       (.I0(inputs_r[61]),
        .I1(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][61] ),
        .O(TagxDO[61]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[62]_i_1 
       (.I0(inputs_r[62]),
        .I1(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][62] ),
        .O(TagxDO[62]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[63]_i_1 
       (.I0(inputs_r[63]),
        .I1(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][63] ),
        .O(TagxDO[63]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[64]_i_1 
       (.I0(inputs_r[64]),
        .I1(\core/core/ascon128_g.ascons_state/X3SboxInxD[0] [2]),
        .O(TagxDO[64]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[65]_i_1 
       (.I0(inputs_r[65]),
        .I1(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][1] ),
        .O(TagxDO[65]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[66]_i_1 
       (.I0(inputs_r[66]),
        .I1(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][2] ),
        .O(TagxDO[66]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[67]_i_1 
       (.I0(inputs_r[67]),
        .I1(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][3] ),
        .O(TagxDO[67]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[68]_i_1 
       (.I0(inputs_r[68]),
        .I1(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][4] ),
        .O(TagxDO[68]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[69]_i_1 
       (.I0(inputs_r[69]),
        .I1(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][5] ),
        .O(TagxDO[69]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[6]_i_1 
       (.I0(inputs_r[6]),
        .I1(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][6] ),
        .O(TagxDO[6]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[70]_i_1 
       (.I0(inputs_r[70]),
        .I1(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][6] ),
        .O(TagxDO[70]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[71]_i_1 
       (.I0(inputs_r[71]),
        .I1(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][7] ),
        .O(TagxDO[71]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[72]_i_1 
       (.I0(inputs_r[72]),
        .I1(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][8] ),
        .O(TagxDO[72]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[73]_i_1 
       (.I0(inputs_r[73]),
        .I1(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][9] ),
        .O(TagxDO[73]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[74]_i_1 
       (.I0(inputs_r[74]),
        .I1(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][10] ),
        .O(TagxDO[74]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[75]_i_1 
       (.I0(inputs_r[75]),
        .I1(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][11] ),
        .O(TagxDO[75]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[76]_i_1 
       (.I0(inputs_r[76]),
        .I1(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][12] ),
        .O(TagxDO[76]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[77]_i_1 
       (.I0(inputs_r[77]),
        .I1(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][13] ),
        .O(TagxDO[77]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[78]_i_1 
       (.I0(inputs_r[78]),
        .I1(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][14] ),
        .O(TagxDO[78]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[79]_i_1 
       (.I0(inputs_r[79]),
        .I1(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][15] ),
        .O(TagxDO[79]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[7]_i_1 
       (.I0(inputs_r[7]),
        .I1(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][7] ),
        .O(TagxDO[7]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[80]_i_1 
       (.I0(inputs_r[80]),
        .I1(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][16] ),
        .O(TagxDO[80]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[81]_i_1 
       (.I0(inputs_r[81]),
        .I1(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][17] ),
        .O(TagxDO[81]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[82]_i_1 
       (.I0(inputs_r[82]),
        .I1(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][18] ),
        .O(TagxDO[82]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[83]_i_1 
       (.I0(inputs_r[83]),
        .I1(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][19] ),
        .O(TagxDO[83]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[84]_i_1 
       (.I0(inputs_r[84]),
        .I1(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][20] ),
        .O(TagxDO[84]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[85]_i_1 
       (.I0(inputs_r[85]),
        .I1(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][21] ),
        .O(TagxDO[85]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[86]_i_1 
       (.I0(inputs_r[86]),
        .I1(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][22] ),
        .O(TagxDO[86]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[87]_i_1 
       (.I0(inputs_r[87]),
        .I1(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][23] ),
        .O(TagxDO[87]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[88]_i_1 
       (.I0(inputs_r[88]),
        .I1(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][24] ),
        .O(TagxDO[88]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[89]_i_1 
       (.I0(inputs_r[89]),
        .I1(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][25] ),
        .O(TagxDO[89]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[8]_i_1 
       (.I0(inputs_r[8]),
        .I1(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][8] ),
        .O(TagxDO[8]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[90]_i_1 
       (.I0(inputs_r[90]),
        .I1(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][26] ),
        .O(TagxDO[90]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[91]_i_1 
       (.I0(inputs_r[91]),
        .I1(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][27] ),
        .O(TagxDO[91]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[92]_i_1 
       (.I0(inputs_r[92]),
        .I1(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][28] ),
        .O(TagxDO[92]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[93]_i_1 
       (.I0(inputs_r[93]),
        .I1(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][29] ),
        .O(TagxDO[93]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[94]_i_1 
       (.I0(inputs_r[94]),
        .I1(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][30] ),
        .O(TagxDO[94]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[95]_i_1 
       (.I0(inputs_r[95]),
        .I1(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][31] ),
        .O(TagxDO[95]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[96]_i_1 
       (.I0(inputs_r[96]),
        .I1(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][32] ),
        .O(TagxDO[96]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[97]_i_1 
       (.I0(inputs_r[97]),
        .I1(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][33] ),
        .O(TagxDO[97]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[98]_i_1 
       (.I0(inputs_r[98]),
        .I1(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][34] ),
        .O(TagxDO[98]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[99]_i_1 
       (.I0(inputs_r[99]),
        .I1(\core/core/ascon128_g.ascons_state/[2].X3xDP_reg_n_0_[2][35] ),
        .O(TagxDO[99]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \outputs_r[9]_i_1 
       (.I0(inputs_r[9]),
        .I1(\core/core/ascon128_g.ascons_state/[2].X4xDP_reg_n_0_[2][9] ),
        .O(TagxDO[9]));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[0] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[0]),
        .Q(\outputs_r_reg_n_0_[0] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[100] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[100]),
        .Q(data19[4]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[101] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[101]),
        .Q(data19[5]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[102] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[102]),
        .Q(data19[6]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[103] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[103]),
        .Q(data19[7]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[104] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[104]),
        .Q(data19[8]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[105] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[105]),
        .Q(data19[9]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[106] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[106]),
        .Q(data19[10]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[107] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[107]),
        .Q(data19[11]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[108] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[108]),
        .Q(data19[12]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[109] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[109]),
        .Q(data19[13]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[10] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[10]),
        .Q(\outputs_r_reg_n_0_[10] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[110] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[110]),
        .Q(data19[14]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[111] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[111]),
        .Q(data19[15]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[112] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[112]),
        .Q(data19[16]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[113] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[113]),
        .Q(data19[17]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[114] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[114]),
        .Q(data19[18]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[115] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[115]),
        .Q(data19[19]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[116] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[116]),
        .Q(data19[20]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[117] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[117]),
        .Q(data19[21]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[118] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[118]),
        .Q(data19[22]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[119] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[119]),
        .Q(data19[23]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[11] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[11]),
        .Q(\outputs_r_reg_n_0_[11] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[120] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[120]),
        .Q(data19[24]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[121] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[121]),
        .Q(data19[25]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[122] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[122]),
        .Q(data19[26]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[123] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[123]),
        .Q(data19[27]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[124] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[124]),
        .Q(data19[28]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[125] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[125]),
        .Q(data19[29]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[126] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[126]),
        .Q(data19[30]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[127] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[127]),
        .Q(data19[31]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[128] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[128]),
        .Q(data18[0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[129] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[129]),
        .Q(data18[1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[12] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[12]),
        .Q(\outputs_r_reg_n_0_[12] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[130] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[130]),
        .Q(data18[2]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[131] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[131]),
        .Q(data18[3]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[132] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[132]),
        .Q(data18[4]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[133] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[133]),
        .Q(data18[5]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[134] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[134]),
        .Q(data18[6]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[135] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[135]),
        .Q(data18[7]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[136] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[136]),
        .Q(data18[8]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[137] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[137]),
        .Q(data18[9]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[138] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[138]),
        .Q(data18[10]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[139] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[139]),
        .Q(data18[11]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[13] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[13]),
        .Q(\outputs_r_reg_n_0_[13] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[140] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[140]),
        .Q(data18[12]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[141] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[141]),
        .Q(data18[13]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[142] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[142]),
        .Q(data18[14]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[143] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[143]),
        .Q(data18[15]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[144] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[144]),
        .Q(data18[16]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[145] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[145]),
        .Q(data18[17]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[146] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[146]),
        .Q(data18[18]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[147] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[147]),
        .Q(data18[19]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[148] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[148]),
        .Q(data18[20]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[149] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[149]),
        .Q(data18[21]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[14] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[14]),
        .Q(\outputs_r_reg_n_0_[14] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[150] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[150]),
        .Q(data18[22]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[151] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[151]),
        .Q(data18[23]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[152] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[152]),
        .Q(data18[24]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[153] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[153]),
        .Q(data18[25]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[154] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[154]),
        .Q(data18[26]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[155] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[155]),
        .Q(data18[27]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[156] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[156]),
        .Q(data18[28]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[157] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[157]),
        .Q(data18[29]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[158] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[158]),
        .Q(data18[30]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[159] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[159]),
        .Q(data18[31]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[15] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[15]),
        .Q(\outputs_r_reg_n_0_[15] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[160] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[160]),
        .Q(data17[0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[161] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[161]),
        .Q(data17[1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[162] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[162]),
        .Q(data17[2]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[163] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[163]),
        .Q(data17[3]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[164] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[164]),
        .Q(data17[4]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[165] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[165]),
        .Q(data17[5]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[166] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[166]),
        .Q(data17[6]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[167] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[167]),
        .Q(data17[7]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[168] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[168]),
        .Q(data17[8]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[169] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[169]),
        .Q(data17[9]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[16] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[16]),
        .Q(\outputs_r_reg_n_0_[16] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[170] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[170]),
        .Q(data17[10]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[171] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[171]),
        .Q(data17[11]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[172] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[172]),
        .Q(data17[12]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[173] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[173]),
        .Q(data17[13]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[174] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[174]),
        .Q(data17[14]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[175] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[175]),
        .Q(data17[15]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[176] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[176]),
        .Q(data17[16]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[177] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[177]),
        .Q(data17[17]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[178] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[178]),
        .Q(data17[18]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[179] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[179]),
        .Q(data17[19]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[17] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[17]),
        .Q(\outputs_r_reg_n_0_[17] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[180] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[180]),
        .Q(data17[20]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[181] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[181]),
        .Q(data17[21]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[182] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[182]),
        .Q(data17[22]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[183] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[183]),
        .Q(data17[23]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[184] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[184]),
        .Q(data17[24]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[185] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[185]),
        .Q(data17[25]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[186] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[186]),
        .Q(data17[26]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[187] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[187]),
        .Q(data17[27]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[188] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[188]),
        .Q(data17[28]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[189] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[189]),
        .Q(data17[29]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[18] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[18]),
        .Q(\outputs_r_reg_n_0_[18] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[190] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[190]),
        .Q(data17[30]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[191] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[191]),
        .Q(data17[31]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[192] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[192]),
        .Q(data16[0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[193] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[193]),
        .Q(data16[1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[194] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[194]),
        .Q(data16[2]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[195] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[195]),
        .Q(data16[3]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[196] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[196]),
        .Q(data16[4]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[197] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[197]),
        .Q(data16[5]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[198] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[198]),
        .Q(data16[6]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[199] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[199]),
        .Q(data16[7]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[19] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[19]),
        .Q(\outputs_r_reg_n_0_[19] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[1] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[1]),
        .Q(\outputs_r_reg_n_0_[1] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[200] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[200]),
        .Q(data16[8]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[201] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[201]),
        .Q(data16[9]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[202] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[202]),
        .Q(data16[10]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[203] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[203]),
        .Q(data16[11]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[204] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[204]),
        .Q(data16[12]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[205] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[205]),
        .Q(data16[13]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[206] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[206]),
        .Q(data16[14]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[207] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[207]),
        .Q(data16[15]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[208] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[208]),
        .Q(data16[16]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[209] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[209]),
        .Q(data16[17]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[20] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[20]),
        .Q(\outputs_r_reg_n_0_[20] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[210] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[210]),
        .Q(data16[18]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[211] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[211]),
        .Q(data16[19]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[212] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[212]),
        .Q(data16[20]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[213] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[213]),
        .Q(data16[21]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[214] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[214]),
        .Q(data16[22]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[215] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[215]),
        .Q(data16[23]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[216] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[216]),
        .Q(data16[24]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[217] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[217]),
        .Q(data16[25]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[218] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[218]),
        .Q(data16[26]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[219] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[219]),
        .Q(data16[27]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[21] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[21]),
        .Q(\outputs_r_reg_n_0_[21] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[220] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[220]),
        .Q(data16[28]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[221] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[221]),
        .Q(data16[29]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[222] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[222]),
        .Q(data16[30]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[223] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[223]),
        .Q(data16[31]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[224] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[224]),
        .Q(data15[0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[225] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[225]),
        .Q(data15[1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[226] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[226]),
        .Q(data15[2]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[227] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[227]),
        .Q(data15[3]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[228] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[228]),
        .Q(data15[4]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[229] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[229]),
        .Q(data15[5]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[22] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[22]),
        .Q(\outputs_r_reg_n_0_[22] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[230] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[230]),
        .Q(data15[6]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[231] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[231]),
        .Q(data15[7]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[232] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[232]),
        .Q(data15[8]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[233] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[233]),
        .Q(data15[9]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[234] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[234]),
        .Q(data15[10]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[235] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[235]),
        .Q(data15[11]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[236] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[236]),
        .Q(data15[12]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[237] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[237]),
        .Q(data15[13]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[238] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[238]),
        .Q(data15[14]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[239] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[239]),
        .Q(data15[15]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[23] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[23]),
        .Q(\outputs_r_reg_n_0_[23] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[240] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[240]),
        .Q(data15[16]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[241] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[241]),
        .Q(data15[17]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[242] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[242]),
        .Q(data15[18]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[243] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[243]),
        .Q(data15[19]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[244] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[244]),
        .Q(data15[20]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[245] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[245]),
        .Q(data15[21]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[246] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[246]),
        .Q(data15[22]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[247] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[247]),
        .Q(data15[23]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[248] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[248]),
        .Q(data15[24]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[249] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[249]),
        .Q(data15[25]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[24] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[24]),
        .Q(\outputs_r_reg_n_0_[24] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[250] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[250]),
        .Q(data15[26]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[251] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[251]),
        .Q(data15[27]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[252] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[252]),
        .Q(data15[28]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[253] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[253]),
        .Q(data15[29]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[254] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[254]),
        .Q(data15[30]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[255] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[255]),
        .Q(data15[31]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[256] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[256]),
        .Q(data14[0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[257] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[257]),
        .Q(data14[1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[258] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[258]),
        .Q(data14[2]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[259] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[259]),
        .Q(data14[3]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[25] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[25]),
        .Q(\outputs_r_reg_n_0_[25] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[260] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[260]),
        .Q(data14[4]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[261] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[261]),
        .Q(data14[5]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[262] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[262]),
        .Q(data14[6]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[263] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[263]),
        .Q(data14[7]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[264] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[264]),
        .Q(data14[8]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[265] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[265]),
        .Q(data14[9]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[266] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[266]),
        .Q(data14[10]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[267] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[267]),
        .Q(data14[11]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[268] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[268]),
        .Q(data14[12]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[269] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[269]),
        .Q(data14[13]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[26] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[26]),
        .Q(\outputs_r_reg_n_0_[26] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[270] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[270]),
        .Q(data14[14]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[271] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[271]),
        .Q(data14[15]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[272] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[272]),
        .Q(data14[16]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[273] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[273]),
        .Q(data14[17]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[274] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[274]),
        .Q(data14[18]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[275] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[275]),
        .Q(data14[19]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[276] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[276]),
        .Q(data14[20]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[277] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[277]),
        .Q(data14[21]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[278] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[278]),
        .Q(data14[22]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[279] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[279]),
        .Q(data14[23]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[27] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[27]),
        .Q(\outputs_r_reg_n_0_[27] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[280] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[280]),
        .Q(data14[24]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[281] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[281]),
        .Q(data14[25]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[282] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[282]),
        .Q(data14[26]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[283] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[283]),
        .Q(data14[27]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[284] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[284]),
        .Q(data14[28]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[285] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[285]),
        .Q(data14[29]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[286] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[286]),
        .Q(data14[30]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[287] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[287]),
        .Q(data14[31]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[288] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[288]),
        .Q(data13[0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[289] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[289]),
        .Q(data13[1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[28] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[28]),
        .Q(\outputs_r_reg_n_0_[28] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[290] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[290]),
        .Q(data13[2]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[291] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[291]),
        .Q(data13[3]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[292] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[292]),
        .Q(data13[4]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[293] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[293]),
        .Q(data13[5]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[294] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[294]),
        .Q(data13[6]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[295] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[295]),
        .Q(data13[7]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[296] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[296]),
        .Q(data13[8]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[297] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[297]),
        .Q(data13[9]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[298] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[298]),
        .Q(data13[10]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[299] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[299]),
        .Q(data13[11]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[29] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[29]),
        .Q(\outputs_r_reg_n_0_[29] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[2] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[2]),
        .Q(\outputs_r_reg_n_0_[2] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[300] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[300]),
        .Q(data13[12]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[301] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[301]),
        .Q(data13[13]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[302] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[302]),
        .Q(data13[14]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[303] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[303]),
        .Q(data13[15]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[304] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[304]),
        .Q(data13[16]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[305] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[305]),
        .Q(data13[17]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[306] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[306]),
        .Q(data13[18]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[307] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[307]),
        .Q(data13[19]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[308] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[308]),
        .Q(data13[20]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[309] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[309]),
        .Q(data13[21]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[30] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[30]),
        .Q(\outputs_r_reg_n_0_[30] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[310] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[310]),
        .Q(data13[22]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[311] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[311]),
        .Q(data13[23]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[312] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[312]),
        .Q(data13[24]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[313] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[313]),
        .Q(data13[25]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[314] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[314]),
        .Q(data13[26]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[315] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[315]),
        .Q(data13[27]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[316] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[316]),
        .Q(data13[28]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[317] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[317]),
        .Q(data13[29]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[318] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[318]),
        .Q(data13[30]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[319] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[319]),
        .Q(data13[31]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[31] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[31]),
        .Q(\outputs_r_reg_n_0_[31] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[320] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[320]),
        .Q(data12[0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[321] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[321]),
        .Q(data12[1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[322] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[322]),
        .Q(data12[2]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[323] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[323]),
        .Q(data12[3]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[324] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[324]),
        .Q(data12[4]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[325] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[325]),
        .Q(data12[5]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[326] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[326]),
        .Q(data12[6]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[327] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[327]),
        .Q(data12[7]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[328] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[328]),
        .Q(data12[8]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[329] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[329]),
        .Q(data12[9]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[32] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[32]),
        .Q(data21[0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[330] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[330]),
        .Q(data12[10]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[331] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[331]),
        .Q(data12[11]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[332] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[332]),
        .Q(data12[12]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[333] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[333]),
        .Q(data12[13]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[334] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[334]),
        .Q(data12[14]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[335] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[335]),
        .Q(data12[15]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[336] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[336]),
        .Q(data12[16]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[337] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[337]),
        .Q(data12[17]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[338] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[338]),
        .Q(data12[18]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[339] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[339]),
        .Q(data12[19]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[33] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[33]),
        .Q(data21[1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[340] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[340]),
        .Q(data12[20]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[341] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[341]),
        .Q(data12[21]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[342] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[342]),
        .Q(data12[22]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[343] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[343]),
        .Q(data12[23]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[344] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[344]),
        .Q(data12[24]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[345] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[345]),
        .Q(data12[25]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[346] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[346]),
        .Q(data12[26]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[347] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[347]),
        .Q(data12[27]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[348] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[348]),
        .Q(data12[28]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[349] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[349]),
        .Q(data12[29]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[34] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[34]),
        .Q(data21[2]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[350] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[350]),
        .Q(data12[30]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[351] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[351]),
        .Q(data12[31]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[352] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[352]),
        .Q(data11[0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[353] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[353]),
        .Q(data11[1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[354] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[354]),
        .Q(data11[2]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[355] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[355]),
        .Q(data11[3]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[356] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[356]),
        .Q(data11[4]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[357] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[357]),
        .Q(data11[5]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[358] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[358]),
        .Q(data11[6]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[359] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[359]),
        .Q(data11[7]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[35] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[35]),
        .Q(data21[3]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[360] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[360]),
        .Q(data11[8]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[361] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[361]),
        .Q(data11[9]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[362] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[362]),
        .Q(data11[10]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[363] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[363]),
        .Q(data11[11]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[364] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[364]),
        .Q(data11[12]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[365] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[365]),
        .Q(data11[13]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[366] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[366]),
        .Q(data11[14]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[367] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[367]),
        .Q(data11[15]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[368] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[368]),
        .Q(data11[16]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[369] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[369]),
        .Q(data11[17]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[36] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[36]),
        .Q(data21[4]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[370] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[370]),
        .Q(data11[18]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[371] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[371]),
        .Q(data11[19]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[372] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[372]),
        .Q(data11[20]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[373] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[373]),
        .Q(data11[21]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[374] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[374]),
        .Q(data11[22]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[375] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[375]),
        .Q(data11[23]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[376] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[376]),
        .Q(data11[24]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[377] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[377]),
        .Q(data11[25]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[378] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[378]),
        .Q(data11[26]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[379] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[379]),
        .Q(data11[27]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[37] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[37]),
        .Q(data21[5]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[380] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[380]),
        .Q(data11[28]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[381] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[381]),
        .Q(data11[29]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[382] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[382]),
        .Q(data11[30]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[383] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[383]),
        .Q(data11[31]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[384] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(DataReadyxSO),
        .Q(data10[0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[385] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(DataxDO[0]),
        .Q(data10[1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[386] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(DataxDO[1]),
        .Q(data10[2]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[387] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(DataxDO[2]),
        .Q(data10[3]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[388] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(DataxDO[3]),
        .Q(data10[4]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[389] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(DataxDO[4]),
        .Q(data10[5]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[38] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[38]),
        .Q(data21[6]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[390] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(DataxDO[5]),
        .Q(data10[6]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[391] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(DataxDO[6]),
        .Q(data10[7]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[392] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(DataxDO[7]),
        .Q(data10[8]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[393] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(DataxDO[8]),
        .Q(data10[9]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[394] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(DataxDO[9]),
        .Q(data10[10]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[395] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(DataxDO[10]),
        .Q(data10[11]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[396] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(DataxDO[11]),
        .Q(data10[12]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[397] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(DataxDO[12]),
        .Q(data10[13]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[398] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(DataxDO[13]),
        .Q(data10[14]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[399] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(DataxDO[14]),
        .Q(data10[15]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[39] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[39]),
        .Q(data21[7]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[3] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[3]),
        .Q(\outputs_r_reg_n_0_[3] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[400] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(DataxDO[15]),
        .Q(data10[16]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[401] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(DataxDO[16]),
        .Q(data10[17]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[402] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(DataxDO[17]),
        .Q(data10[18]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[403] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(DataxDO[18]),
        .Q(data10[19]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[404] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(DataxDO[19]),
        .Q(data10[20]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[405] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(DataxDO[20]),
        .Q(data10[21]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[406] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(DataxDO[21]),
        .Q(data10[22]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[407] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(DataxDO[22]),
        .Q(data10[23]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[408] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(DataxDO[23]),
        .Q(data10[24]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[409] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(DataxDO[24]),
        .Q(data10[25]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[40] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[40]),
        .Q(data21[8]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[410] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(DataxDO[25]),
        .Q(data10[26]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[411] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(DataxDO[26]),
        .Q(data10[27]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[412] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(DataxDO[27]),
        .Q(data10[28]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[413] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(DataxDO[28]),
        .Q(data10[29]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[414] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(DataxDO[29]),
        .Q(data10[30]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[415] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(DataxDO[30]),
        .Q(data10[31]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[416] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(DataxDO[31]),
        .Q(data9[0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[417] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(DataxDO[32]),
        .Q(data9[1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[418] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(DataxDO[33]),
        .Q(data9[2]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[419] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(DataxDO[34]),
        .Q(data9[3]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[41] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[41]),
        .Q(data21[9]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[420] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(DataxDO[35]),
        .Q(data9[4]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[421] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(DataxDO[36]),
        .Q(data9[5]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[422] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(DataxDO[37]),
        .Q(data9[6]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[423] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(DataxDO[38]),
        .Q(data9[7]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[424] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(DataxDO[39]),
        .Q(data9[8]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[425] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(DataxDO[40]),
        .Q(data9[9]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[426] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(DataxDO[41]),
        .Q(data9[10]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[427] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(DataxDO[42]),
        .Q(data9[11]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[428] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(DataxDO[43]),
        .Q(data9[12]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[429] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(DataxDO[44]),
        .Q(data9[13]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[42] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[42]),
        .Q(data21[10]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[430] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(DataxDO[45]),
        .Q(data9[14]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[431] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(DataxDO[46]),
        .Q(data9[15]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[432] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(DataxDO[47]),
        .Q(data9[16]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[433] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(DataxDO[48]),
        .Q(data9[17]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[434] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(DataxDO[49]),
        .Q(data9[18]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[435] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(DataxDO[50]),
        .Q(data9[19]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[436] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(DataxDO[51]),
        .Q(data9[20]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[437] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(DataxDO[52]),
        .Q(data9[21]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[438] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(DataxDO[53]),
        .Q(data9[22]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[439] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(DataxDO[54]),
        .Q(data9[23]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[43] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[43]),
        .Q(data21[11]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[440] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(DataxDO[55]),
        .Q(data9[24]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[441] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(DataxDO[56]),
        .Q(data9[25]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[442] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(DataxDO[57]),
        .Q(data9[26]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[443] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(DataxDO[58]),
        .Q(data9[27]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[444] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(DataxDO[59]),
        .Q(data9[28]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[445] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(DataxDO[60]),
        .Q(data9[29]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[446] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(DataxDO[61]),
        .Q(data9[30]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[447] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(DataxDO[62]),
        .Q(data9[31]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[448] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(DataxDO[63]),
        .Q(data8[0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[449] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(DataxDO[64]),
        .Q(data8[1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[44] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[44]),
        .Q(data21[12]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[450] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(DataxDO[65]),
        .Q(data8[2]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[451] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(DataxDO[66]),
        .Q(data8[3]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[452] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\outputs_r[452]_i_1_n_0 ),
        .Q(data8[4]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[453] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\outputs_r[453]_i_1_n_0 ),
        .Q(data8[5]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[454] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\outputs_r[454]_i_1_n_0 ),
        .Q(data8[6]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[455] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\outputs_r[455]_i_1_n_0 ),
        .Q(data8[7]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[456] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(DataxDO[71]),
        .Q(data8[8]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[457] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\outputs_r[457]_i_1_n_0 ),
        .Q(data8[9]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[458] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\outputs_r[458]_i_1_n_0 ),
        .Q(data8[10]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[459] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\outputs_r[459]_i_1_n_0 ),
        .Q(data8[11]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[45] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[45]),
        .Q(data21[13]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[460] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\outputs_r[460]_i_1_n_0 ),
        .Q(data8[12]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[461] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\outputs_r[461]_i_1_n_0 ),
        .Q(data8[13]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[462] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\outputs_r[462]_i_1_n_0 ),
        .Q(data8[14]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[463] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\outputs_r[463]_i_1_n_0 ),
        .Q(data8[15]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[464] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\outputs_r[464]_i_1_n_0 ),
        .Q(data8[16]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[465] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\outputs_r[465]_i_1_n_0 ),
        .Q(data8[17]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[466] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\outputs_r[466]_i_1_n_0 ),
        .Q(data8[18]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[467] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\outputs_r[467]_i_1_n_0 ),
        .Q(data8[19]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[468] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\outputs_r[468]_i_1_n_0 ),
        .Q(data8[20]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[469] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\outputs_r[469]_i_1_n_0 ),
        .Q(data8[21]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[46] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[46]),
        .Q(data21[14]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[470] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\outputs_r[470]_i_1_n_0 ),
        .Q(data8[22]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[471] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\outputs_r[471]_i_1_n_0 ),
        .Q(data8[23]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[472] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(DataxDO[87]),
        .Q(data8[24]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[473] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\outputs_r[473]_i_1_n_0 ),
        .Q(data8[25]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[474] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\outputs_r[474]_i_1_n_0 ),
        .Q(data8[26]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[475] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\outputs_r[475]_i_1_n_0 ),
        .Q(data8[27]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[476] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\outputs_r[476]_i_1_n_0 ),
        .Q(data8[28]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[477] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\outputs_r[477]_i_1_n_0 ),
        .Q(data8[29]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[478] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\outputs_r[478]_i_1_n_0 ),
        .Q(data8[30]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[479] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\outputs_r[479]_i_1_n_0 ),
        .Q(data8[31]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[47] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[47]),
        .Q(data21[15]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[480] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\outputs_r[480]_i_1_n_0 ),
        .Q(data7[0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[481] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\outputs_r[481]_i_1_n_0 ),
        .Q(data7[1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[482] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\outputs_r[482]_i_1_n_0 ),
        .Q(data7[2]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[483] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\outputs_r[483]_i_1_n_0 ),
        .Q(data7[3]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[484] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\outputs_r[484]_i_1_n_0 ),
        .Q(data7[4]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[485] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(DataxDO[100]),
        .Q(data7[5]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[486] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\outputs_r[486]_i_1_n_0 ),
        .Q(data7[6]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[487] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(DataxDO[102]),
        .Q(data7[7]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[488] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(DataxDO[103]),
        .Q(data7[8]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[489] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\outputs_r[489]_i_1_n_0 ),
        .Q(data7[9]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[48] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[48]),
        .Q(data21[16]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[490] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\outputs_r[490]_i_1_n_0 ),
        .Q(data7[10]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[491] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\outputs_r[491]_i_1_n_0 ),
        .Q(data7[11]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[492] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\outputs_r[492]_i_1_n_0 ),
        .Q(data7[12]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[493] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\outputs_r[493]_i_1_n_0 ),
        .Q(data7[13]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[494] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\outputs_r[494]_i_1_n_0 ),
        .Q(data7[14]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[495] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(DataxDO[110]),
        .Q(data7[15]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[496] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\outputs_r[496]_i_1_n_0 ),
        .Q(data7[16]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[497] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\outputs_r[497]_i_1_n_0 ),
        .Q(data7[17]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[498] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\outputs_r[498]_i_1_n_0 ),
        .Q(data7[18]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[499] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\outputs_r[499]_i_1_n_0 ),
        .Q(data7[19]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[49] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[49]),
        .Q(data21[17]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[4] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[4]),
        .Q(\outputs_r_reg_n_0_[4] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[500] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\outputs_r[500]_i_1_n_0 ),
        .Q(data7[20]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[501] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\outputs_r[501]_i_1_n_0 ),
        .Q(data7[21]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[502] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\outputs_r[502]_i_1_n_0 ),
        .Q(data7[22]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[503] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(DataxDO[118]),
        .Q(data7[23]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[504] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(DataxDO[119]),
        .Q(data7[24]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[505] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\outputs_r[505]_i_1_n_0 ),
        .Q(data7[25]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[506] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\outputs_r[506]_i_1_n_0 ),
        .Q(data7[26]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[507] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\outputs_r[507]_i_1_n_0 ),
        .Q(data7[27]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[508] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\outputs_r[508]_i_1_n_0 ),
        .Q(data7[28]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[509] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\outputs_r[509]_i_1_n_0 ),
        .Q(data7[29]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[50] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[50]),
        .Q(data21[18]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[510] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\outputs_r[510]_i_1_n_0 ),
        .Q(data7[30]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[511] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(DataxDO[126]),
        .Q(data7[31]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[512] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\outputs_r[512]_i_1_n_0 ),
        .Q(data6[0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[513] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(DataxDO[128]),
        .Q(data6[1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[514] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(DataxDO[129]),
        .Q(data6[2]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[515] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(DataxDO[130]),
        .Q(data6[3]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[516] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(DataxDO[131]),
        .Q(data6[4]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[517] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(DataxDO[132]),
        .Q(data6[5]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[518] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(DataxDO[133]),
        .Q(data6[6]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[519] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(DataxDO[134]),
        .Q(data6[7]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[51] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[51]),
        .Q(data21[19]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[520] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(DataxDO[135]),
        .Q(data6[8]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[521] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(DataxDO[136]),
        .Q(data6[9]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[522] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(DataxDO[137]),
        .Q(data6[10]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[523] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(DataxDO[138]),
        .Q(data6[11]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[524] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(DataxDO[139]),
        .Q(data6[12]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[525] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(DataxDO[140]),
        .Q(data6[13]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[526] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(DataxDO[141]),
        .Q(data6[14]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[527] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(DataxDO[142]),
        .Q(data6[15]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[528] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(DataxDO[143]),
        .Q(data6[16]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[529] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(DataxDO[144]),
        .Q(data6[17]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[52] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[52]),
        .Q(data21[20]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[530] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(DataxDO[145]),
        .Q(data6[18]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[531] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(DataxDO[146]),
        .Q(data6[19]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[532] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(DataxDO[147]),
        .Q(data6[20]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[533] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(DataxDO[148]),
        .Q(data6[21]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[534] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(DataxDO[149]),
        .Q(data6[22]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[535] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(DataxDO[150]),
        .Q(data6[23]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[536] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(DataxDO[151]),
        .Q(data6[24]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[537] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(DataxDO[152]),
        .Q(data6[25]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[538] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(DataxDO[153]),
        .Q(data6[26]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[539] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(DataxDO[154]),
        .Q(data6[27]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[53] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[53]),
        .Q(data21[21]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[540] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(DataxDO[155]),
        .Q(data6[28]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[541] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(DataxDO[156]),
        .Q(data6[29]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[542] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(DataxDO[157]),
        .Q(data6[30]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[543] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(DataxDO[158]),
        .Q(data6[31]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[544] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(DataxDO[159]),
        .Q(data5[0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[545] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(DataxDO[160]),
        .Q(data5[1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[546] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(DataxDO[161]),
        .Q(data5[2]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[547] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(DataxDO[162]),
        .Q(data5[3]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[548] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(DataxDO[163]),
        .Q(data5[4]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[549] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(DataxDO[164]),
        .Q(data5[5]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[54] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[54]),
        .Q(data21[22]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[550] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(DataxDO[165]),
        .Q(data5[6]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[551] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(DataxDO[166]),
        .Q(data5[7]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[552] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(DataxDO[167]),
        .Q(data5[8]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[553] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(DataxDO[168]),
        .Q(data5[9]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[554] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(DataxDO[169]),
        .Q(data5[10]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[555] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(DataxDO[170]),
        .Q(data5[11]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[556] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(DataxDO[171]),
        .Q(data5[12]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[557] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(DataxDO[172]),
        .Q(data5[13]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[558] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(DataxDO[173]),
        .Q(data5[14]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[559] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(DataxDO[174]),
        .Q(data5[15]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[55] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[55]),
        .Q(data21[23]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[560] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(DataxDO[175]),
        .Q(data5[16]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[561] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(DataxDO[176]),
        .Q(data5[17]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[562] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(DataxDO[177]),
        .Q(data5[18]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[563] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(DataxDO[178]),
        .Q(data5[19]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[564] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(DataxDO[179]),
        .Q(data5[20]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[565] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(DataxDO[180]),
        .Q(data5[21]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[566] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(DataxDO[181]),
        .Q(data5[22]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[567] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(DataxDO[182]),
        .Q(data5[23]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[568] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(DataxDO[183]),
        .Q(data5[24]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[569] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(DataxDO[184]),
        .Q(data5[25]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[56] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[56]),
        .Q(data21[24]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[570] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(DataxDO[185]),
        .Q(data5[26]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[571] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(DataxDO[186]),
        .Q(data5[27]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[572] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(DataxDO[187]),
        .Q(data5[28]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[573] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(DataxDO[188]),
        .Q(data5[29]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[574] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(DataxDO[189]),
        .Q(data5[30]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[575] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(DataxDO[190]),
        .Q(data5[31]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[576] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(DataxDO[191]),
        .Q(data4[0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[577] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(BusyxSO),
        .Q(data4[1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[57] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[57]),
        .Q(data21[25]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[58] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[58]),
        .Q(data21[26]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[59] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[59]),
        .Q(data21[27]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[5] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[5]),
        .Q(\outputs_r_reg_n_0_[5] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[60] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[60]),
        .Q(data21[28]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[61] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[61]),
        .Q(data21[29]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[62] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[62]),
        .Q(data21[30]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[63] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[63]),
        .Q(data21[31]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[64] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[64]),
        .Q(data20[0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[65] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[65]),
        .Q(data20[1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[66] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[66]),
        .Q(data20[2]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[67] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[67]),
        .Q(data20[3]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[68] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[68]),
        .Q(data20[4]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[69] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[69]),
        .Q(data20[5]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[6] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[6]),
        .Q(\outputs_r_reg_n_0_[6] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[70] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[70]),
        .Q(data20[6]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[71] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[71]),
        .Q(data20[7]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[72] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[72]),
        .Q(data20[8]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[73] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[73]),
        .Q(data20[9]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[74] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[74]),
        .Q(data20[10]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[75] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[75]),
        .Q(data20[11]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[76] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[76]),
        .Q(data20[12]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[77] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[77]),
        .Q(data20[13]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[78] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[78]),
        .Q(data20[14]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[79] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[79]),
        .Q(data20[15]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[7] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[7]),
        .Q(\outputs_r_reg_n_0_[7] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[80] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[80]),
        .Q(data20[16]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[81] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[81]),
        .Q(data20[17]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[82] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[82]),
        .Q(data20[18]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[83] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[83]),
        .Q(data20[19]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[84] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[84]),
        .Q(data20[20]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[85] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[85]),
        .Q(data20[21]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[86] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[86]),
        .Q(data20[22]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[87] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[87]),
        .Q(data20[23]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[88] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[88]),
        .Q(data20[24]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[89] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[89]),
        .Q(data20[25]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[8] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[8]),
        .Q(\outputs_r_reg_n_0_[8] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[90] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[90]),
        .Q(data20[26]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[91] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[91]),
        .Q(data20[27]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[92] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[92]),
        .Q(data20[28]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[93] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[93]),
        .Q(data20[29]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[94] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[94]),
        .Q(data20[30]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[95] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[95]),
        .Q(data20[31]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[96] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[96]),
        .Q(data19[0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[97] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[97]),
        .Q(data19[1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[98] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[98]),
        .Q(data19[2]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[99] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[99]),
        .Q(data19[3]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \outputs_r_reg[9] 
       (.C(clk_i_IBUF_BUFG),
        .CE(\<const1> ),
        .D(TagxDO[9]),
        .Q(\outputs_r_reg_n_0_[9] ),
        .R(\<const0> ));
  IBUF rst_i_IBUF_inst
       (.I(rst_i),
        .O(rst_i_IBUF));
endmodule
