{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1608109710919 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1608109710930 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 16 10:08:30 2020 " "Processing started: Wed Dec 16 10:08:30 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1608109710930 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608109710930 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Final_Project -c Final_Project " "Command: quartus_map --read_settings_files=on --write_settings_files=off Final_Project -c Final_Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608109710930 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1608109711895 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1608109711897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/school/3bachiiw/computerarchitectures/install_files/codegenerated/de1_soc/assignment13/edge_detect.v 1 1 " "Found 1 design units, including 1 entities, in source file /school/3bachiiw/computerarchitectures/install_files/codegenerated/de1_soc/assignment13/edge_detect.v" { { "Info" "ISGN_ENTITY_NAME" "1 edge_detect " "Found entity 1: edge_detect" {  } { { "../assignment13/edge_detect.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/assignment13/edge_detect.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608109732534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608109732534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project.v" { { "Info" "ISGN_ENTITY_NAME" "1 Final_Project " "Found entity 1: Final_Project" {  } { { "Final_Project.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/Final_Project.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608109732537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608109732537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/school/3bachiiw/computerarchitectures/install_files/codegenerated/de1_soc/hw5/riscv_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file /school/3bachiiw/computerarchitectures/install_files/codegenerated/de1_soc/hw5/riscv_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 RiscV_cpu " "Found entity 1: RiscV_cpu" {  } { { "../HW5/RiscV_cpu.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/HW5/RiscV_cpu.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608109732544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608109732544 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Registers.v(30) " "Verilog HDL information at Registers.v(30): always construct contains both blocking and non-blocking assignments" {  } { { "../HW5/Registers.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/HW5/Registers.v" 30 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1608109732556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/school/3bachiiw/computerarchitectures/install_files/codegenerated/de1_soc/hw5/registers.v 1 1 " "Found 1 design units, including 1 entities, in source file /school/3bachiiw/computerarchitectures/install_files/codegenerated/de1_soc/hw5/registers.v" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "../HW5/Registers.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/HW5/Registers.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608109732556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608109732556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/school/3bachiiw/computerarchitectures/install_files/codegenerated/de1_soc/hw5/pc.v 1 1 " "Found 1 design units, including 1 entities, in source file /school/3bachiiw/computerarchitectures/install_files/codegenerated/de1_soc/hw5/pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 program_counter " "Found entity 1: program_counter" {  } { { "../HW5/PC.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/HW5/PC.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608109732563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608109732563 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux ../HW5/Mux.v " "Entity \"mux\" obtained from \"../HW5/Mux.v\" instead of from Quartus Prime megafunction library" {  } { { "../HW5/Mux.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/HW5/Mux.v" 3 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1608109732568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/school/3bachiiw/computerarchitectures/install_files/codegenerated/de1_soc/hw5/mux.v 1 1 " "Found 1 design units, including 1 entities, in source file /school/3bachiiw/computerarchitectures/install_files/codegenerated/de1_soc/hw5/mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "../HW5/Mux.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/HW5/Mux.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608109732569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608109732569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/school/3bachiiw/computerarchitectures/install_files/codegenerated/de1_soc/hw5/instructionmemory.v 1 1 " "Found 1 design units, including 1 entities, in source file /school/3bachiiw/computerarchitectures/install_files/codegenerated/de1_soc/hw5/instructionmemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 instructionMemory " "Found entity 1: instructionMemory" {  } { { "../HW5/InstructionMemory.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/HW5/InstructionMemory.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608109732575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608109732575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/school/3bachiiw/computerarchitectures/install_files/codegenerated/de1_soc/hw5/immgen.v 1 1 " "Found 1 design units, including 1 entities, in source file /school/3bachiiw/computerarchitectures/install_files/codegenerated/de1_soc/hw5/immgen.v" { { "Info" "ISGN_ENTITY_NAME" "1 imm_gen " "Found entity 1: imm_gen" {  } { { "../HW5/ImmGen.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/HW5/ImmGen.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608109732581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608109732581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/school/3bachiiw/computerarchitectures/install_files/codegenerated/de1_soc/hw5/fetch.v 1 1 " "Found 1 design units, including 1 entities, in source file /school/3bachiiw/computerarchitectures/install_files/codegenerated/de1_soc/hw5/fetch.v" { { "Info" "ISGN_ENTITY_NAME" "1 fetch " "Found entity 1: fetch" {  } { { "../HW5/fetch.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/HW5/fetch.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608109732590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608109732590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/school/3bachiiw/computerarchitectures/install_files/codegenerated/de1_soc/hw5/dec7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file /school/3bachiiw/computerarchitectures/install_files/codegenerated/de1_soc/hw5/dec7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 dec7seg " "Found entity 1: dec7seg" {  } { { "../HW5/dec7seg.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/HW5/dec7seg.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608109732594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608109732594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/school/3bachiiw/computerarchitectures/install_files/codegenerated/de1_soc/hw5/datamemory.v 1 1 " "Found 1 design units, including 1 entities, in source file /school/3bachiiw/computerarchitectures/install_files/codegenerated/de1_soc/hw5/datamemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "../HW5/DataMemory.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/HW5/DataMemory.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608109732600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608109732600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/school/3bachiiw/computerarchitectures/install_files/codegenerated/de1_soc/hw5/control.v 1 1 " "Found 1 design units, including 1 entities, in source file /school/3bachiiw/computerarchitectures/install_files/codegenerated/de1_soc/hw5/control.v" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "../HW5/Control.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/HW5/Control.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608109732606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608109732606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/school/3bachiiw/computerarchitectures/install_files/codegenerated/de1_soc/hw5/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file /school/3bachiiw/computerarchitectures/install_files/codegenerated/de1_soc/hw5/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../HW5/ALU.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/HW5/ALU.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608109732612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608109732612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/school/3bachiiw/computerarchitectures/install_files/codegenerated/de1_soc/hw5/adder.v 1 1 " "Found 1 design units, including 1 entities, in source file /school/3bachiiw/computerarchitectures/install_files/codegenerated/de1_soc/hw5/adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADD " "Found entity 1: ADD" {  } { { "../HW5/Adder.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/HW5/Adder.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608109732620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608109732620 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reset RiscV_cpu.v(20) " "Verilog HDL Implicit Net warning at RiscV_cpu.v(20): created implicit net for \"reset\"" {  } { { "../HW5/RiscV_cpu.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/HW5/RiscV_cpu.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608109732621 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "stepbtn RiscV_cpu.v(21) " "Verilog HDL Implicit Net warning at RiscV_cpu.v(21): created implicit net for \"stepbtn\"" {  } { { "../HW5/RiscV_cpu.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/HW5/RiscV_cpu.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608109732621 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "showHexbtn RiscV_cpu.v(22) " "Verilog HDL Implicit Net warning at RiscV_cpu.v(22): created implicit net for \"showHexbtn\"" {  } { { "../HW5/RiscV_cpu.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/HW5/RiscV_cpu.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608109732621 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Final_Project " "Elaborating entity \"Final_Project\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1608109732714 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_B Final_Project.v(33) " "Output port \"VGA_B\" at Final_Project.v(33) has no driver" {  } { { "Final_Project.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/Final_Project.v" 33 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1608109732715 "|Final_Project"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_G Final_Project.v(35) " "Output port \"VGA_G\" at Final_Project.v(35) has no driver" {  } { { "Final_Project.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/Final_Project.v" 35 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1608109732715 "|Final_Project"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_R Final_Project.v(37) " "Output port \"VGA_R\" at Final_Project.v(37) has no driver" {  } { { "Final_Project.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/Final_Project.v" 37 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1608109732715 "|Final_Project"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_BLANK_N Final_Project.v(32) " "Output port \"VGA_BLANK_N\" at Final_Project.v(32) has no driver" {  } { { "Final_Project.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/Final_Project.v" 32 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1608109732715 "|Final_Project"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_CLK Final_Project.v(34) " "Output port \"VGA_CLK\" at Final_Project.v(34) has no driver" {  } { { "Final_Project.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/Final_Project.v" 34 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1608109732716 "|Final_Project"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_HS Final_Project.v(36) " "Output port \"VGA_HS\" at Final_Project.v(36) has no driver" {  } { { "Final_Project.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/Final_Project.v" 36 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1608109732717 "|Final_Project"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_SYNC_N Final_Project.v(38) " "Output port \"VGA_SYNC_N\" at Final_Project.v(38) has no driver" {  } { { "Final_Project.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/Final_Project.v" 38 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1608109732717 "|Final_Project"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_VS Final_Project.v(40) " "Output port \"VGA_VS\" at Final_Project.v(40) has no driver" {  } { { "Final_Project.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/Final_Project.v" 40 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1608109732717 "|Final_Project"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RiscV_cpu RiscV_cpu:riscv " "Elaborating entity \"RiscV_cpu\" for hierarchy \"RiscV_cpu:riscv\"" {  } { { "Final_Project.v" "riscv" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/Final_Project.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608109732719 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Memory_select RiscV_cpu.v(80) " "Verilog HDL or VHDL warning at RiscV_cpu.v(80): object \"Memory_select\" assigned a value but never read" {  } { { "../HW5/RiscV_cpu.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/HW5/RiscV_cpu.v" 80 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1608109732725 "|Final_Project|RiscV_cpu:riscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SW_select RiscV_cpu.v(80) " "Verilog HDL or VHDL warning at RiscV_cpu.v(80): object \"SW_select\" assigned a value but never read" {  } { { "../HW5/RiscV_cpu.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/HW5/RiscV_cpu.v" 80 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1608109732726 "|Final_Project|RiscV_cpu:riscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "KEY_select RiscV_cpu.v(80) " "Verilog HDL or VHDL warning at RiscV_cpu.v(80): object \"KEY_select\" assigned a value but never read" {  } { { "../HW5/RiscV_cpu.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/HW5/RiscV_cpu.v" 80 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1608109732726 "|Final_Project|RiscV_cpu:riscv"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "RiscV_cpu.v(87) " "Verilog HDL Case Statement information at RiscV_cpu.v(87): all case item expressions in this case statement are onehot" {  } { { "../HW5/RiscV_cpu.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/HW5/RiscV_cpu.v" 87 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1608109732726 "|Final_Project|RiscV_cpu:riscv"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "edge_detect RiscV_cpu:riscv\|edge_detect:ed1 " "Elaborating entity \"edge_detect\" for hierarchy \"RiscV_cpu:riscv\|edge_detect:ed1\"" {  } { { "../HW5/RiscV_cpu.v" "ed1" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/HW5/RiscV_cpu.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608109732729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "program_counter RiscV_cpu:riscv\|program_counter:PC " "Elaborating entity \"program_counter\" for hierarchy \"RiscV_cpu:riscv\|program_counter:PC\"" {  } { { "../HW5/RiscV_cpu.v" "PC" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/HW5/RiscV_cpu.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608109732731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instructionMemory RiscV_cpu:riscv\|instructionMemory:Instruction_memory " "Elaborating entity \"instructionMemory\" for hierarchy \"RiscV_cpu:riscv\|instructionMemory:Instruction_memory\"" {  } { { "../HW5/RiscV_cpu.v" "Instruction_memory" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/HW5/RiscV_cpu.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608109732735 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "28 0 255 InstructionMemory.v(21) " "Verilog HDL warning at InstructionMemory.v(21): number of words (28) in memory file does not match the number of elements in the address range \[0:255\]" {  } { { "../HW5/InstructionMemory.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/HW5/InstructionMemory.v" 21 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1608109732741 "|Final_Project|RiscV_cpu:riscv|instructionMemory:Instruction_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.data_a 0 InstructionMemory.v(17) " "Net \"memory.data_a\" at InstructionMemory.v(17) has no driver or initial value, using a default initial value '0'" {  } { { "../HW5/InstructionMemory.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/HW5/InstructionMemory.v" 17 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1608109732772 "|Final_Project|RiscV_cpu:riscv|instructionMemory:Instruction_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.waddr_a 0 InstructionMemory.v(17) " "Net \"memory.waddr_a\" at InstructionMemory.v(17) has no driver or initial value, using a default initial value '0'" {  } { { "../HW5/InstructionMemory.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/HW5/InstructionMemory.v" 17 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1608109732773 "|Final_Project|RiscV_cpu:riscv|instructionMemory:Instruction_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.we_a 0 InstructionMemory.v(17) " "Net \"memory.we_a\" at InstructionMemory.v(17) has no driver or initial value, using a default initial value '0'" {  } { { "../HW5/InstructionMemory.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/HW5/InstructionMemory.v" 17 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1608109732773 "|Final_Project|RiscV_cpu:riscv|instructionMemory:Instruction_memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD RiscV_cpu:riscv\|ADD:Add_4 " "Elaborating entity \"ADD\" for hierarchy \"RiscV_cpu:riscv\|ADD:Add_4\"" {  } { { "../HW5/RiscV_cpu.v" "Add_4" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/HW5/RiscV_cpu.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608109732811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control RiscV_cpu:riscv\|control:control " "Elaborating entity \"control\" for hierarchy \"RiscV_cpu:riscv\|control:control\"" {  } { { "../HW5/RiscV_cpu.v" "control" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/HW5/RiscV_cpu.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608109732815 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aui_gr Control.v(19) " "Verilog HDL or VHDL warning at Control.v(19): object \"aui_gr\" assigned a value but never read" {  } { { "../HW5/Control.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/HW5/Control.v" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1608109732816 "|Final_Project|RiscV_cpu:riscv|control:control"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "jal_gr Control.v(20) " "Verilog HDL or VHDL warning at Control.v(20): object \"jal_gr\" assigned a value but never read" {  } { { "../HW5/Control.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/HW5/Control.v" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1608109732816 "|Final_Project|RiscV_cpu:riscv|control:control"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "jlr_gr Control.v(21) " "Verilog HDL or VHDL warning at Control.v(21): object \"jlr_gr\" assigned a value but never read" {  } { { "../HW5/Control.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/HW5/Control.v" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1608109732816 "|Final_Project|RiscV_cpu:riscv|control:control"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "fen_gr Control.v(27) " "Verilog HDL or VHDL warning at Control.v(27): object \"fen_gr\" assigned a value but never read" {  } { { "../HW5/Control.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/HW5/Control.v" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1608109732816 "|Final_Project|RiscV_cpu:riscv|control:control"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "csr_gr Control.v(28) " "Verilog HDL or VHDL warning at Control.v(28): object \"csr_gr\" assigned a value but never read" {  } { { "../HW5/Control.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/HW5/Control.v" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1608109732816 "|Final_Project|RiscV_cpu:riscv|control:control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register RiscV_cpu:riscv\|register:register " "Elaborating entity \"register\" for hierarchy \"RiscV_cpu:riscv\|register:register\"" {  } { { "../HW5/RiscV_cpu.v" "register" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/HW5/RiscV_cpu.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608109732818 ""}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "regfile Registers.v(18) " "Verilog HDL warning at Registers.v(18): initial value for variable regfile should be constant" {  } { { "../HW5/Registers.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/HW5/Registers.v" 18 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1608109732836 "|Final_Project|RiscV_cpu:riscv|register:register"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "regfile Registers.v(19) " "Verilog HDL warning at Registers.v(19): initial value for variable regfile should be constant" {  } { { "../HW5/Registers.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/HW5/Registers.v" 19 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1608109732838 "|Final_Project|RiscV_cpu:riscv|register:register"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "regfile Registers.v(20) " "Verilog HDL warning at Registers.v(20): initial value for variable regfile should be constant" {  } { { "../HW5/Registers.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/HW5/Registers.v" 20 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1608109732838 "|Final_Project|RiscV_cpu:riscv|register:register"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "regfile Registers.v(21) " "Verilog HDL warning at Registers.v(21): initial value for variable regfile should be constant" {  } { { "../HW5/Registers.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/HW5/Registers.v" 21 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1608109732838 "|Final_Project|RiscV_cpu:riscv|register:register"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "regfile Registers.v(22) " "Verilog HDL warning at Registers.v(22): initial value for variable regfile should be constant" {  } { { "../HW5/Registers.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/HW5/Registers.v" 22 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1608109732838 "|Final_Project|RiscV_cpu:riscv|register:register"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "regfile Registers.v(23) " "Verilog HDL warning at Registers.v(23): initial value for variable regfile should be constant" {  } { { "../HW5/Registers.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/HW5/Registers.v" 23 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1608109732838 "|Final_Project|RiscV_cpu:riscv|register:register"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "regfile Registers.v(24) " "Verilog HDL warning at Registers.v(24): initial value for variable regfile should be constant" {  } { { "../HW5/Registers.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/HW5/Registers.v" 24 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1608109732838 "|Final_Project|RiscV_cpu:riscv|register:register"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imm_gen RiscV_cpu:riscv\|imm_gen:imm_gen " "Elaborating entity \"imm_gen\" for hierarchy \"RiscV_cpu:riscv\|imm_gen:imm_gen\"" {  } { { "../HW5/RiscV_cpu.v" "imm_gen" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/HW5/RiscV_cpu.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608109732840 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "ImmGen.v(10) " "Verilog HDL Case Statement information at ImmGen.v(10): all case item expressions in this case statement are onehot" {  } { { "../HW5/ImmGen.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/HW5/ImmGen.v" 10 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1608109732841 "|Final_Project|RiscV_cpu:riscv|imm_gen:imm_gen"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux RiscV_cpu:riscv\|mux:mux_aluRegister " "Elaborating entity \"mux\" for hierarchy \"RiscV_cpu:riscv\|mux:mux_aluRegister\"" {  } { { "../HW5/RiscV_cpu.v" "mux_aluRegister" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/HW5/RiscV_cpu.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608109732845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU RiscV_cpu:riscv\|ALU:alu " "Elaborating entity \"ALU\" for hierarchy \"RiscV_cpu:riscv\|ALU:alu\"" {  } { { "../HW5/RiscV_cpu.v" "alu" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/HW5/RiscV_cpu.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608109732848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram RiscV_cpu:riscv\|ram:Data_memory " "Elaborating entity \"ram\" for hierarchy \"RiscV_cpu:riscv\|ram:Data_memory\"" {  } { { "../HW5/RiscV_cpu.v" "Data_memory" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/HW5/RiscV_cpu.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608109732858 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SW_reg DataMemory.v(23) " "Verilog HDL or VHDL warning at DataMemory.v(23): object \"SW_reg\" assigned a value but never read" {  } { { "../HW5/DataMemory.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/HW5/DataMemory.v" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1608109732863 "|Final_Project|RiscV_cpu:riscv|ram:Data_memory"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "KEY_reg DataMemory.v(24) " "Verilog HDL or VHDL warning at DataMemory.v(24): object \"KEY_reg\" assigned a value but never read" {  } { { "../HW5/DataMemory.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/HW5/DataMemory.v" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1608109732864 "|Final_Project|RiscV_cpu:riscv|ram:Data_memory"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "8 0 63 DataMemory.v(35) " "Verilog HDL warning at DataMemory.v(35): number of words (8) in memory file does not match the number of elements in the address range \[0:63\]" {  } { { "../HW5/DataMemory.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/HW5/DataMemory.v" 35 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1608109732865 "|Final_Project|RiscV_cpu:riscv|ram:Data_memory"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "memory DataMemory.v(35) " "Verilog HDL warning at DataMemory.v(35): initial value for variable memory should be constant" {  } { { "../HW5/DataMemory.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/HW5/DataMemory.v" 35 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1608109732865 "|Final_Project|RiscV_cpu:riscv|ram:Data_memory"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "DataMemory.v(45) " "Verilog HDL Case Statement information at DataMemory.v(45): all case item expressions in this case statement are onehot" {  } { { "../HW5/DataMemory.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/HW5/DataMemory.v" 45 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1608109732869 "|Final_Project|RiscV_cpu:riscv|ram:Data_memory"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "8 0 63 DataMemory.v(89) " "Verilog HDL warning at DataMemory.v(89): number of words (8) in memory file does not match the number of elements in the address range \[0:63\]" {  } { { "../HW5/DataMemory.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/HW5/DataMemory.v" 89 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1608109732876 "|Final_Project|RiscV_cpu:riscv|ram:Data_memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec7seg RiscV_cpu:riscv\|dec7seg:dc1 " "Elaborating entity \"dec7seg\" for hierarchy \"RiscV_cpu:riscv\|dec7seg:dc1\"" {  } { { "../HW5/RiscV_cpu.v" "dc1" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/HW5/RiscV_cpu.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608109733677 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/db/Final_Project.ram0_instructionMemory_929dabe3.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/db/Final_Project.ram0_instructionMemory_929dabe3.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1608109736056 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_BLANK_N GND " "Pin \"VGA_BLANK_N\" is stuck at GND" {  } { { "Final_Project.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/Final_Project.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608109760481 "|Final_Project|VGA_BLANK_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "Final_Project.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/Final_Project.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608109760481 "|Final_Project|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "Final_Project.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/Final_Project.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608109760481 "|Final_Project|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "Final_Project.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/Final_Project.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608109760481 "|Final_Project|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "Final_Project.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/Final_Project.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608109760481 "|Final_Project|VGA_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[4\] GND " "Pin \"VGA_B\[4\]\" is stuck at GND" {  } { { "Final_Project.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/Final_Project.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608109760481 "|Final_Project|VGA_B[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[5\] GND " "Pin \"VGA_B\[5\]\" is stuck at GND" {  } { { "Final_Project.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/Final_Project.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608109760481 "|Final_Project|VGA_B[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[6\] GND " "Pin \"VGA_B\[6\]\" is stuck at GND" {  } { { "Final_Project.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/Final_Project.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608109760481 "|Final_Project|VGA_B[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[7\] GND " "Pin \"VGA_B\[7\]\" is stuck at GND" {  } { { "Final_Project.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/Final_Project.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608109760481 "|Final_Project|VGA_B[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_CLK GND " "Pin \"VGA_CLK\" is stuck at GND" {  } { { "Final_Project.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/Final_Project.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608109760481 "|Final_Project|VGA_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "Final_Project.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/Final_Project.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608109760481 "|Final_Project|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "Final_Project.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/Final_Project.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608109760481 "|Final_Project|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "Final_Project.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/Final_Project.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608109760481 "|Final_Project|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "Final_Project.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/Final_Project.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608109760481 "|Final_Project|VGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[4\] GND " "Pin \"VGA_G\[4\]\" is stuck at GND" {  } { { "Final_Project.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/Final_Project.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608109760481 "|Final_Project|VGA_G[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[5\] GND " "Pin \"VGA_G\[5\]\" is stuck at GND" {  } { { "Final_Project.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/Final_Project.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608109760481 "|Final_Project|VGA_G[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[6\] GND " "Pin \"VGA_G\[6\]\" is stuck at GND" {  } { { "Final_Project.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/Final_Project.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608109760481 "|Final_Project|VGA_G[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[7\] GND " "Pin \"VGA_G\[7\]\" is stuck at GND" {  } { { "Final_Project.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/Final_Project.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608109760481 "|Final_Project|VGA_G[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_HS GND " "Pin \"VGA_HS\" is stuck at GND" {  } { { "Final_Project.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/Final_Project.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608109760481 "|Final_Project|VGA_HS"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "Final_Project.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/Final_Project.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608109760481 "|Final_Project|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "Final_Project.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/Final_Project.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608109760481 "|Final_Project|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "Final_Project.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/Final_Project.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608109760481 "|Final_Project|VGA_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[3\] GND " "Pin \"VGA_R\[3\]\" is stuck at GND" {  } { { "Final_Project.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/Final_Project.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608109760481 "|Final_Project|VGA_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[4\] GND " "Pin \"VGA_R\[4\]\" is stuck at GND" {  } { { "Final_Project.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/Final_Project.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608109760481 "|Final_Project|VGA_R[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[5\] GND " "Pin \"VGA_R\[5\]\" is stuck at GND" {  } { { "Final_Project.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/Final_Project.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608109760481 "|Final_Project|VGA_R[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[6\] GND " "Pin \"VGA_R\[6\]\" is stuck at GND" {  } { { "Final_Project.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/Final_Project.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608109760481 "|Final_Project|VGA_R[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[7\] GND " "Pin \"VGA_R\[7\]\" is stuck at GND" {  } { { "Final_Project.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/Final_Project.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608109760481 "|Final_Project|VGA_R[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "Final_Project.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/Final_Project.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608109760481 "|Final_Project|VGA_SYNC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_VS GND " "Pin \"VGA_VS\" is stuck at GND" {  } { { "Final_Project.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/Final_Project.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608109760481 "|Final_Project|VGA_VS"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1608109760481 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1608109761055 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/Final_Project.map.smsg " "Generated suppressed messages file L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/Final_Project.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608109770657 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1608109771556 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608109771556 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "Final_Project.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/Final_Project.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1608109772749 "|Final_Project|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "Final_Project.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/Final_Project.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1608109772749 "|Final_Project|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK4_50 " "No output dependent on input pin \"CLOCK4_50\"" {  } { { "Final_Project.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/Final_Project.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1608109772749 "|Final_Project|CLOCK4_50"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1608109772749 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5222 " "Implemented 5222 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1608109772801 ""} { "Info" "ICUT_CUT_TM_OPINS" "81 " "Implemented 81 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1608109772801 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5123 " "Implemented 5123 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1608109772801 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1608109772801 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 72 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 72 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4854 " "Peak virtual memory: 4854 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1608109773041 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 16 10:09:33 2020 " "Processing ended: Wed Dec 16 10:09:33 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1608109773041 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:03 " "Elapsed time: 00:01:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1608109773041 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:20 " "Total CPU time (on all processors): 00:01:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1608109773041 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1608109773041 ""}
