// Seed: 1516317072
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  output wire id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_9;
  assign id_7 = 1 ? id_2 : id_6;
  assign id_5 = id_6;
  genvar id_10;
  always @(posedge 1 - 1'b0) begin
    id_10 = 1'b0;
  end
endmodule
module module_1 (
    output supply1 id_0,
    input wor id_1,
    input wor id_2,
    input tri1 id_3,
    input supply1 id_4,
    input wire id_5,
    output tri1 id_6,
    input uwire id_7,
    output tri id_8,
    input tri1 id_9,
    output wand id_10,
    input tri id_11,
    input supply0 id_12,
    input tri0 id_13,
    output tri1 id_14
    , id_36,
    input uwire id_15,
    input tri1 id_16,
    output supply0 id_17,
    input wire id_18,
    input wire id_19,
    output wand id_20,
    input uwire id_21,
    input wire id_22,
    input tri1 id_23,
    input wor id_24
    , id_37,
    output wor id_25,
    input wand id_26,
    output wire id_27,
    input supply1 id_28,
    input wor id_29,
    input tri0 id_30,
    output tri1 id_31,
    output tri id_32,
    input supply1 id_33,
    input tri0 id_34
);
  wire id_38, id_39, id_40, id_41, id_42, id_43, id_44, id_45;
  module_0(
      id_41, id_41, id_36, id_36, id_42, id_36, id_38, id_43
  );
  wire id_46;
endmodule
