{
    "DESIGN_NAME": "systolic_array",
    "VERILOG_FILES": [
        "dir::src/systolic_array.v"
    ],
    "CLOCK_PORT": "clk",
    "CLOCK_PERIOD": 15.0,

    "FP_SIZING": "relative",
    "FP_CORE_UTIL": 65,
    "FP_ASPECT_RATIO": 1.0,

    "PL_TARGET_DENSITY": 0.65,
    "GRT_ADJUSTMENT": 0.12,

    "MAX_FANOUT_CONSTRAINT": 16,
    "SYNTH_STRATEGY": "AREA 1",
    "SYNTH_CLOCK_GATING": true,

    "PL_RESIZER_DESIGN_OPTIMIZATIONS": false,
    "PL_RESIZER_TIMING_OPTIMIZATIONS": false,
    "GLB_RESIZER_TIMING_OPTIMIZATIONS": false,

    "RUN_CVC": false,
    "RUN_KLAYOUT_DRC": false,
    "RUN_KLAYOUT_XOR": false,

    "pdk::sky130*": {
        "FP_CORE_UTIL": 65,
        "PL_TARGET_DENSITY": 0.65,
        "scl::sky130_fd_sc_hd": {
            "CLOCK_PERIOD": 15.0
        }
    }
}
