// Seed: 3375527081
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  input wire id_1;
  wire id_3;
endmodule
module module_1 #(
    parameter id_1 = 32'd23,
    parameter id_4 = 32'd38
) (
    _id_1,
    id_2,
    id_3,
    _id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  output wire id_11;
  inout wire id_10;
  inout wire id_9;
  input wire id_8;
  output wire id_7;
  input logic [7:0] id_6;
  output logic [7:0] id_5;
  inout wire _id_4;
  inout wire id_3;
  inout wire id_2;
  output wire _id_1;
  module_0 modCall_1 (
      id_3,
      id_9
  );
  assign id_5[1] = -1;
  logic [1 : id_1] id_12 = id_9 & id_6[id_4];
endmodule
