{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1696297731361 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1696297731362 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct  2 19:48:51 2023 " "Processing started: Mon Oct  2 19:48:51 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1696297731362 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696297731362 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TareaFunda -c TareaFunda " "Command: quartus_map --read_settings_files=on --write_settings_files=off TareaFunda -c TareaFunda" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696297731362 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1696297731964 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1696297731964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_8to1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_8to1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_8to1 " "Found entity 1: mux_8to1" {  } { { "mux_8to1.sv" "" { Text "C:/GitHub/Fundamentos/avenegas_ebolivar_jsantamaria_ylopez__compu_archi_found_2G1_2023/avenegas_ebolivar_jsantamaria_ylopez__compu_archi_found_2G1_2023/Homework_1/mux_8to1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696297747005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696297747005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gates.sv 5 5 " "Found 5 design units, including 5 entities, in source file gates.sv" { { "Info" "ISGN_ENTITY_NAME" "1 and2_gate " "Found entity 1: and2_gate" {  } { { "gates.sv" "" { Text "C:/GitHub/Fundamentos/avenegas_ebolivar_jsantamaria_ylopez__compu_archi_found_2G1_2023/avenegas_ebolivar_jsantamaria_ylopez__compu_archi_found_2G1_2023/Homework_1/gates.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696297747008 ""} { "Info" "ISGN_ENTITY_NAME" "2 and3_gate " "Found entity 2: and3_gate" {  } { { "gates.sv" "" { Text "C:/GitHub/Fundamentos/avenegas_ebolivar_jsantamaria_ylopez__compu_archi_found_2G1_2023/avenegas_ebolivar_jsantamaria_ylopez__compu_archi_found_2G1_2023/Homework_1/gates.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696297747008 ""} { "Info" "ISGN_ENTITY_NAME" "3 not_gate " "Found entity 3: not_gate" {  } { { "gates.sv" "" { Text "C:/GitHub/Fundamentos/avenegas_ebolivar_jsantamaria_ylopez__compu_archi_found_2G1_2023/avenegas_ebolivar_jsantamaria_ylopez__compu_archi_found_2G1_2023/Homework_1/gates.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696297747008 ""} { "Info" "ISGN_ENTITY_NAME" "4 nor2_gate " "Found entity 4: nor2_gate" {  } { { "gates.sv" "" { Text "C:/GitHub/Fundamentos/avenegas_ebolivar_jsantamaria_ylopez__compu_archi_found_2G1_2023/avenegas_ebolivar_jsantamaria_ylopez__compu_archi_found_2G1_2023/Homework_1/gates.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696297747008 ""} { "Info" "ISGN_ENTITY_NAME" "5 nor3_gate " "Found entity 5: nor3_gate" {  } { { "gates.sv" "" { Text "C:/GitHub/Fundamentos/avenegas_ebolivar_jsantamaria_ylopez__compu_archi_found_2G1_2023/avenegas_ebolivar_jsantamaria_ylopez__compu_archi_found_2G1_2023/Homework_1/gates.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696297747008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696297747008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segment_a.sv 1 1 " "Found 1 design units, including 1 entities, in source file segment_a.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Segment_A " "Found entity 1: Segment_A" {  } { { "segment_A.sv" "" { Text "C:/GitHub/Fundamentos/avenegas_ebolivar_jsantamaria_ylopez__compu_archi_found_2G1_2023/avenegas_ebolivar_jsantamaria_ylopez__compu_archi_found_2G1_2023/Homework_1/segment_A.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696297747011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696297747011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segment_b.sv 1 1 " "Found 1 design units, including 1 entities, in source file segment_b.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Segment_B " "Found entity 1: Segment_B" {  } { { "segment_B.sv" "" { Text "C:/GitHub/Fundamentos/avenegas_ebolivar_jsantamaria_ylopez__compu_archi_found_2G1_2023/avenegas_ebolivar_jsantamaria_ylopez__compu_archi_found_2G1_2023/Homework_1/segment_B.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696297747014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696297747014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segment_c.sv 1 1 " "Found 1 design units, including 1 entities, in source file segment_c.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Segment_C " "Found entity 1: Segment_C" {  } { { "segment_C.sv" "" { Text "C:/GitHub/Fundamentos/avenegas_ebolivar_jsantamaria_ylopez__compu_archi_found_2G1_2023/avenegas_ebolivar_jsantamaria_ylopez__compu_archi_found_2G1_2023/Homework_1/segment_C.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696297747017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696297747017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segment_d.sv 1 1 " "Found 1 design units, including 1 entities, in source file segment_d.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Segment_D " "Found entity 1: Segment_D" {  } { { "segment_D.sv" "" { Text "C:/GitHub/Fundamentos/avenegas_ebolivar_jsantamaria_ylopez__compu_archi_found_2G1_2023/avenegas_ebolivar_jsantamaria_ylopez__compu_archi_found_2G1_2023/Homework_1/segment_D.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696297747020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696297747020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segment_e.sv 1 1 " "Found 1 design units, including 1 entities, in source file segment_e.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Segment_E " "Found entity 1: Segment_E" {  } { { "segment_E.sv" "" { Text "C:/GitHub/Fundamentos/avenegas_ebolivar_jsantamaria_ylopez__compu_archi_found_2G1_2023/avenegas_ebolivar_jsantamaria_ylopez__compu_archi_found_2G1_2023/Homework_1/segment_E.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696297747022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696297747022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segment_f.sv 1 1 " "Found 1 design units, including 1 entities, in source file segment_f.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Segment_F " "Found entity 1: Segment_F" {  } { { "segment_F.sv" "" { Text "C:/GitHub/Fundamentos/avenegas_ebolivar_jsantamaria_ylopez__compu_archi_found_2G1_2023/avenegas_ebolivar_jsantamaria_ylopez__compu_archi_found_2G1_2023/Homework_1/segment_F.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696297747025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696297747025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segment_g.sv 1 1 " "Found 1 design units, including 1 entities, in source file segment_g.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Segment_G " "Found entity 1: Segment_G" {  } { { "segment_G.sv" "" { Text "C:/GitHub/Fundamentos/avenegas_ebolivar_jsantamaria_ylopez__compu_archi_found_2G1_2023/avenegas_ebolivar_jsantamaria_ylopez__compu_archi_found_2G1_2023/Homework_1/segment_G.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696297747027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696297747027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoder_7seg.sv 1 1 " "Found 1 design units, including 1 entities, in source file encoder_7seg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 encoder_7Seg " "Found entity 1: encoder_7Seg" {  } { { "encoder_7Seg.sv" "" { Text "C:/GitHub/Fundamentos/avenegas_ebolivar_jsantamaria_ylopez__compu_archi_found_2G1_2023/avenegas_ebolivar_jsantamaria_ylopez__compu_archi_found_2G1_2023/Homework_1/encoder_7Seg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696297747030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696297747030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoder_7seg_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file encoder_7seg_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 encoder_7Seg_TB " "Found entity 1: encoder_7Seg_TB" {  } { { "encoder_7Seg_TB.sv" "" { Text "C:/GitHub/Fundamentos/avenegas_ebolivar_jsantamaria_ylopez__compu_archi_found_2G1_2023/avenegas_ebolivar_jsantamaria_ylopez__compu_archi_found_2G1_2023/Homework_1/encoder_7Seg_TB.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696297747033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696297747033 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "mux_select encoder_7Seg.sv(82) " "Verilog HDL Implicit Net warning at encoder_7Seg.sv(82): created implicit net for \"mux_select\"" {  } { { "encoder_7Seg.sv" "" { Text "C:/GitHub/Fundamentos/avenegas_ebolivar_jsantamaria_ylopez__compu_archi_found_2G1_2023/avenegas_ebolivar_jsantamaria_ylopez__compu_archi_found_2G1_2023/Homework_1/encoder_7Seg.sv" 82 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696297747033 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "encoder_7Seg " "Elaborating entity \"encoder_7Seg\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1696297747087 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 1 encoder_7Seg.sv(82) " "Verilog HDL assignment warning at encoder_7Seg.sv(82): truncated value with size 3 to match size of target (1)" {  } { { "encoder_7Seg.sv" "" { Text "C:/GitHub/Fundamentos/avenegas_ebolivar_jsantamaria_ylopez__compu_archi_found_2G1_2023/avenegas_ebolivar_jsantamaria_ylopez__compu_archi_found_2G1_2023/Homework_1/encoder_7Seg.sv" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1696297747089 "|encoder_7Seg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Segment_A Segment_A:segment_A_inst " "Elaborating entity \"Segment_A\" for hierarchy \"Segment_A:segment_A_inst\"" {  } { { "encoder_7Seg.sv" "segment_A_inst" { Text "C:/GitHub/Fundamentos/avenegas_ebolivar_jsantamaria_ylopez__compu_archi_found_2G1_2023/avenegas_ebolivar_jsantamaria_ylopez__compu_archi_found_2G1_2023/Homework_1/encoder_7Seg.sv" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696297747104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "not_gate Segment_A:segment_A_inst\|not_gate:not_A_inst " "Elaborating entity \"not_gate\" for hierarchy \"Segment_A:segment_A_inst\|not_gate:not_A_inst\"" {  } { { "segment_A.sv" "not_A_inst" { Text "C:/GitHub/Fundamentos/avenegas_ebolivar_jsantamaria_ylopez__compu_archi_found_2G1_2023/avenegas_ebolivar_jsantamaria_ylopez__compu_archi_found_2G1_2023/Homework_1/segment_A.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696297747107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and2_gate Segment_A:segment_A_inst\|and2_gate:and1_inst " "Elaborating entity \"and2_gate\" for hierarchy \"Segment_A:segment_A_inst\|and2_gate:and1_inst\"" {  } { { "segment_A.sv" "and1_inst" { Text "C:/GitHub/Fundamentos/avenegas_ebolivar_jsantamaria_ylopez__compu_archi_found_2G1_2023/avenegas_ebolivar_jsantamaria_ylopez__compu_archi_found_2G1_2023/Homework_1/segment_A.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696297747110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nor3_gate Segment_A:segment_A_inst\|nor3_gate:or_inst " "Elaborating entity \"nor3_gate\" for hierarchy \"Segment_A:segment_A_inst\|nor3_gate:or_inst\"" {  } { { "segment_A.sv" "or_inst" { Text "C:/GitHub/Fundamentos/avenegas_ebolivar_jsantamaria_ylopez__compu_archi_found_2G1_2023/avenegas_ebolivar_jsantamaria_ylopez__compu_archi_found_2G1_2023/Homework_1/segment_A.sv" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696297747113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Segment_B Segment_B:segment_B_inst " "Elaborating entity \"Segment_B\" for hierarchy \"Segment_B:segment_B_inst\"" {  } { { "encoder_7Seg.sv" "segment_B_inst" { Text "C:/GitHub/Fundamentos/avenegas_ebolivar_jsantamaria_ylopez__compu_archi_found_2G1_2023/avenegas_ebolivar_jsantamaria_ylopez__compu_archi_found_2G1_2023/Homework_1/encoder_7Seg.sv" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696297747115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nor2_gate Segment_B:segment_B_inst\|nor2_gate:or_inst " "Elaborating entity \"nor2_gate\" for hierarchy \"Segment_B:segment_B_inst\|nor2_gate:or_inst\"" {  } { { "segment_B.sv" "or_inst" { Text "C:/GitHub/Fundamentos/avenegas_ebolivar_jsantamaria_ylopez__compu_archi_found_2G1_2023/avenegas_ebolivar_jsantamaria_ylopez__compu_archi_found_2G1_2023/Homework_1/segment_B.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696297747117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Segment_C Segment_C:segment_C_inst " "Elaborating entity \"Segment_C\" for hierarchy \"Segment_C:segment_C_inst\"" {  } { { "encoder_7Seg.sv" "segment_C_inst" { Text "C:/GitHub/Fundamentos/avenegas_ebolivar_jsantamaria_ylopez__compu_archi_found_2G1_2023/avenegas_ebolivar_jsantamaria_ylopez__compu_archi_found_2G1_2023/Homework_1/encoder_7Seg.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696297747119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Segment_D Segment_D:segment_D_inst " "Elaborating entity \"Segment_D\" for hierarchy \"Segment_D:segment_D_inst\"" {  } { { "encoder_7Seg.sv" "segment_D_inst" { Text "C:/GitHub/Fundamentos/avenegas_ebolivar_jsantamaria_ylopez__compu_archi_found_2G1_2023/avenegas_ebolivar_jsantamaria_ylopez__compu_archi_found_2G1_2023/Homework_1/encoder_7Seg.sv" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696297747123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Segment_E Segment_E:segment_E_inst " "Elaborating entity \"Segment_E\" for hierarchy \"Segment_E:segment_E_inst\"" {  } { { "encoder_7Seg.sv" "segment_E_inst" { Text "C:/GitHub/Fundamentos/avenegas_ebolivar_jsantamaria_ylopez__compu_archi_found_2G1_2023/avenegas_ebolivar_jsantamaria_ylopez__compu_archi_found_2G1_2023/Homework_1/encoder_7Seg.sv" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696297747129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and3_gate Segment_E:segment_E_inst\|and3_gate:and1_inst " "Elaborating entity \"and3_gate\" for hierarchy \"Segment_E:segment_E_inst\|and3_gate:and1_inst\"" {  } { { "segment_E.sv" "and1_inst" { Text "C:/GitHub/Fundamentos/avenegas_ebolivar_jsantamaria_ylopez__compu_archi_found_2G1_2023/avenegas_ebolivar_jsantamaria_ylopez__compu_archi_found_2G1_2023/Homework_1/segment_E.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696297747132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Segment_F Segment_F:segment_F_inst " "Elaborating entity \"Segment_F\" for hierarchy \"Segment_F:segment_F_inst\"" {  } { { "encoder_7Seg.sv" "segment_F_inst" { Text "C:/GitHub/Fundamentos/avenegas_ebolivar_jsantamaria_ylopez__compu_archi_found_2G1_2023/avenegas_ebolivar_jsantamaria_ylopez__compu_archi_found_2G1_2023/Homework_1/encoder_7Seg.sv" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696297747135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Segment_G Segment_G:segment_G_inst " "Elaborating entity \"Segment_G\" for hierarchy \"Segment_G:segment_G_inst\"" {  } { { "encoder_7Seg.sv" "segment_G_inst" { Text "C:/GitHub/Fundamentos/avenegas_ebolivar_jsantamaria_ylopez__compu_archi_found_2G1_2023/avenegas_ebolivar_jsantamaria_ylopez__compu_archi_found_2G1_2023/Homework_1/encoder_7Seg.sv" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696297747140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_8to1 mux_8to1:mux_inst " "Elaborating entity \"mux_8to1\" for hierarchy \"mux_8to1:mux_inst\"" {  } { { "encoder_7Seg.sv" "mux_inst" { Text "C:/GitHub/Fundamentos/avenegas_ebolivar_jsantamaria_ylopez__compu_archi_found_2G1_2023/avenegas_ebolivar_jsantamaria_ylopez__compu_archi_found_2G1_2023/Homework_1/encoder_7Seg.sv" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696297747143 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1696297747726 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1696297747864 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1696297748505 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696297748505 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D2 " "No output dependent on input pin \"D2\"" {  } { { "encoder_7Seg.sv" "" { Text "C:/GitHub/Fundamentos/avenegas_ebolivar_jsantamaria_ylopez__compu_archi_found_2G1_2023/avenegas_ebolivar_jsantamaria_ylopez__compu_archi_found_2G1_2023/Homework_1/encoder_7Seg.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1696297748556 "|encoder_7Seg|D2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D3 " "No output dependent on input pin \"D3\"" {  } { { "encoder_7Seg.sv" "" { Text "C:/GitHub/Fundamentos/avenegas_ebolivar_jsantamaria_ylopez__compu_archi_found_2G1_2023/avenegas_ebolivar_jsantamaria_ylopez__compu_archi_found_2G1_2023/Homework_1/encoder_7Seg.sv" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1696297748556 "|encoder_7Seg|D3"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D4 " "No output dependent on input pin \"D4\"" {  } { { "encoder_7Seg.sv" "" { Text "C:/GitHub/Fundamentos/avenegas_ebolivar_jsantamaria_ylopez__compu_archi_found_2G1_2023/avenegas_ebolivar_jsantamaria_ylopez__compu_archi_found_2G1_2023/Homework_1/encoder_7Seg.sv" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1696297748556 "|encoder_7Seg|D4"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D5 " "No output dependent on input pin \"D5\"" {  } { { "encoder_7Seg.sv" "" { Text "C:/GitHub/Fundamentos/avenegas_ebolivar_jsantamaria_ylopez__compu_archi_found_2G1_2023/avenegas_ebolivar_jsantamaria_ylopez__compu_archi_found_2G1_2023/Homework_1/encoder_7Seg.sv" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1696297748556 "|encoder_7Seg|D5"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D6 " "No output dependent on input pin \"D6\"" {  } { { "encoder_7Seg.sv" "" { Text "C:/GitHub/Fundamentos/avenegas_ebolivar_jsantamaria_ylopez__compu_archi_found_2G1_2023/avenegas_ebolivar_jsantamaria_ylopez__compu_archi_found_2G1_2023/Homework_1/encoder_7Seg.sv" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1696297748556 "|encoder_7Seg|D6"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D7 " "No output dependent on input pin \"D7\"" {  } { { "encoder_7Seg.sv" "" { Text "C:/GitHub/Fundamentos/avenegas_ebolivar_jsantamaria_ylopez__compu_archi_found_2G1_2023/avenegas_ebolivar_jsantamaria_ylopez__compu_archi_found_2G1_2023/Homework_1/encoder_7Seg.sv" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1696297748556 "|encoder_7Seg|D7"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1696297748556 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "30 " "Implemented 30 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1696297748558 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1696297748558 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8 " "Implemented 8 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1696297748558 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1696297748558 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4823 " "Peak virtual memory: 4823 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1696297748596 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct  2 19:49:08 2023 " "Processing ended: Mon Oct  2 19:49:08 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1696297748596 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1696297748596 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1696297748596 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1696297748596 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1696297750175 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1696297750175 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct  2 19:49:09 2023 " "Processing started: Mon Oct  2 19:49:09 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1696297750175 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1696297750175 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off TareaFunda -c TareaFunda " "Command: quartus_fit --read_settings_files=off --write_settings_files=off TareaFunda -c TareaFunda" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1696297750176 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1696297750324 ""}
{ "Info" "0" "" "Project  = TareaFunda" {  } {  } 0 0 "Project  = TareaFunda" 0 0 "Fitter" 0 0 1696297750325 ""}
{ "Info" "0" "" "Revision = TareaFunda" {  } {  } 0 0 "Revision = TareaFunda" 0 0 "Fitter" 0 0 1696297750325 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1696297750506 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1696297750506 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "TareaFunda 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"TareaFunda\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1696297750515 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1696297750570 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1696297750570 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1696297751243 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1696297751278 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1696297751430 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "3 22 " "No exact pin location assignment(s) for 3 pins of 22 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1696297751814 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1696297769602 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1696297769691 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1696297769693 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1696297769694 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1696297769694 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1696297769694 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1696297769695 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1696297769695 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1696297769695 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1696297769695 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1696297769695 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:18 " "Fitter preparation operations ending: elapsed time is 00:00:18" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1696297769731 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "TareaFunda.sdc " "Synopsys Design Constraints File file not found: 'TareaFunda.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1696297784984 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1696297784984 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1696297784985 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1696297784986 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1696297784987 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1696297784987 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1696297784988 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1696297784991 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1696297785125 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:03 " "Fitter placement preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1696297788246 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1696297790943 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1696297791485 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1696297791486 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1696297793335 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X78_Y0 X89_Y10 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X78_Y0 to location X89_Y10" {  } { { "loc" "" { Generic "C:/GitHub/Fundamentos/avenegas_ebolivar_jsantamaria_ylopez__compu_archi_found_2G1_2023/avenegas_ebolivar_jsantamaria_ylopez__compu_archi_found_2G1_2023/Homework_1/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X78_Y0 to location X89_Y10"} { { 12 { 0 ""} 78 0 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1696297804023 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1696297804023 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1696297804476 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1696297804476 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1696297804476 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1696297804479 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.16 " "Total time spent on timing analysis during the Fitter is 0.16 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1696297806699 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1696297806756 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1696297807331 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1696297807331 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1696297807924 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:05 " "Fitter post-fit operations ending: elapsed time is 00:00:05" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1696297811299 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/GitHub/Fundamentos/avenegas_ebolivar_jsantamaria_ylopez__compu_archi_found_2G1_2023/avenegas_ebolivar_jsantamaria_ylopez__compu_archi_found_2G1_2023/Homework_1/output_files/TareaFunda.fit.smsg " "Generated suppressed messages file C:/GitHub/Fundamentos/avenegas_ebolivar_jsantamaria_ylopez__compu_archi_found_2G1_2023/avenegas_ebolivar_jsantamaria_ylopez__compu_archi_found_2G1_2023/Homework_1/output_files/TareaFunda.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1696297811818 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6177 " "Peak virtual memory: 6177 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1696297812561 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct  2 19:50:12 2023 " "Processing ended: Mon Oct  2 19:50:12 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1696297812561 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:03 " "Elapsed time: 00:01:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1696297812561 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:05 " "Total CPU time (on all processors): 00:01:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1696297812561 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1696297812561 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1696297814009 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1696297814010 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct  2 19:50:13 2023 " "Processing started: Mon Oct  2 19:50:13 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1696297814010 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1696297814010 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off TareaFunda -c TareaFunda " "Command: quartus_asm --read_settings_files=off --write_settings_files=off TareaFunda -c TareaFunda" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1696297814010 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1696297815155 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1696297824023 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4892 " "Peak virtual memory: 4892 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1696297824725 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct  2 19:50:24 2023 " "Processing ended: Mon Oct  2 19:50:24 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1696297824725 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1696297824725 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1696297824725 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1696297824725 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1696297825443 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1696297826326 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1696297826327 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct  2 19:50:25 2023 " "Processing started: Mon Oct  2 19:50:25 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1696297826327 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1696297826327 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta TareaFunda -c TareaFunda " "Command: quartus_sta TareaFunda -c TareaFunda" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1696297826327 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1696297826470 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1696297827330 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1696297827331 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1696297827399 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1696297827399 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "TareaFunda.sdc " "Synopsys Design Constraints File file not found: 'TareaFunda.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1696297828223 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1696297828224 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1696297828224 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1696297828225 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1696297828225 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1696297828225 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1696297828226 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Timing Analyzer" 0 -1 1696297828259 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1696297828261 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1696297828264 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1696297828276 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1696297828280 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1696297828283 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1696297828286 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1696297828289 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1696297828294 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1696297828353 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1696297829572 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1696297829631 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1696297829631 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1696297829632 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1696297829632 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1696297829633 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1696297829639 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1696297829643 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1696297829647 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1696297829651 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1696297829654 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1696297829658 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1696297829930 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1696297830941 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1696297831020 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1696297831020 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1696297831020 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1696297831020 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1696297831024 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1696297831028 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1696297831032 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1696297831036 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1696297831038 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1696297831043 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1696297831292 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1696297831292 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1696297831293 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1696297831293 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1696297831298 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1696297831301 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1696297831305 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1696297831308 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1696297831311 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1696297833439 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1696297833440 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5128 " "Peak virtual memory: 5128 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1696297833522 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct  2 19:50:33 2023 " "Processing ended: Mon Oct  2 19:50:33 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1696297833522 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1696297833522 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1696297833522 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1696297833522 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1696297835106 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1696297835107 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct  2 19:50:34 2023 " "Processing started: Mon Oct  2 19:50:34 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1696297835107 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1696297835107 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off TareaFunda -c TareaFunda " "Command: quartus_eda --read_settings_files=off --write_settings_files=off TareaFunda -c TareaFunda" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1696297835107 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1696297836652 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "TareaFunda.vo C:/GitHub/Fundamentos/avenegas_ebolivar_jsantamaria_ylopez__compu_archi_found_2G1_2023/avenegas_ebolivar_jsantamaria_ylopez__compu_archi_found_2G1_2023/Homework_1/simulation/modelsim/ simulation " "Generated file TareaFunda.vo in folder \"C:/GitHub/Fundamentos/avenegas_ebolivar_jsantamaria_ylopez__compu_archi_found_2G1_2023/avenegas_ebolivar_jsantamaria_ylopez__compu_archi_found_2G1_2023/Homework_1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1696297836718 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4736 " "Peak virtual memory: 4736 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1696297836789 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct  2 19:50:36 2023 " "Processing ended: Mon Oct  2 19:50:36 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1696297836789 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1696297836789 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1696297836789 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1696297836789 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 25 s " "Quartus Prime Full Compilation was successful. 0 errors, 25 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1696297837576 ""}
