{
    "design__lint_error__count": 0,
    "design__lint_timing_construct__count": 0,
    "design__lint_warning__count": 1233,
    "design__inferred_latch__count": 0,
    "design__instance__count": 16154,
    "design__instance__area": 199771,
    "design__instance_unmapped__count": 0,
    "synthesis__check_error__count": 0,
    "design__max_slew_violation__count__corner:nom_fast_1p32V_m40C": 0,
    "design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C": 1,
    "design__max_cap_violation__count__corner:nom_fast_1p32V_m40C": 0,
    "power__internal__total": 0.009169897064566612,
    "power__switching__total": 0.003310482483357191,
    "power__leakage__total": 5.334128218237311e-06,
    "power__total": 0.012485713697969913,
    "clock__skew__worst_hold__corner:nom_fast_1p32V_m40C": -0.2711081158526641,
    "clock__skew__worst_setup__corner:nom_fast_1p32V_m40C": 0.2711081158526641,
    "timing__hold__ws__corner:nom_fast_1p32V_m40C": 0.11987505771772113,
    "timing__setup__ws__corner:nom_fast_1p32V_m40C": 3.818133917103419,
    "timing__hold__tns__corner:nom_fast_1p32V_m40C": 0,
    "timing__setup__tns__corner:nom_fast_1p32V_m40C": 0,
    "timing__hold__wns__corner:nom_fast_1p32V_m40C": 0,
    "timing__setup__wns__corner:nom_fast_1p32V_m40C": 0,
    "timing__hold_vio__count__corner:nom_fast_1p32V_m40C": 0,
    "timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C": 0.119875,
    "timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C": 0,
    "timing__setup_vio__count__corner:nom_fast_1p32V_m40C": 0,
    "timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C": 3.818134,
    "timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C": 0,
    "design__max_slew_violation__count__corner:nom_slow_1p08V_125C": 0,
    "design__max_fanout_violation__count__corner:nom_slow_1p08V_125C": 1,
    "design__max_cap_violation__count__corner:nom_slow_1p08V_125C": 0,
    "clock__skew__worst_hold__corner:nom_slow_1p08V_125C": -0.28556266493057386,
    "clock__skew__worst_setup__corner:nom_slow_1p08V_125C": 0.28556266493057386,
    "timing__hold__ws__corner:nom_slow_1p08V_125C": 0.6281442210836021,
    "timing__setup__ws__corner:nom_slow_1p08V_125C": -4.361952700278966,
    "timing__hold__tns__corner:nom_slow_1p08V_125C": 0,
    "timing__setup__tns__corner:nom_slow_1p08V_125C": -1551.6767900875732,
    "timing__hold__wns__corner:nom_slow_1p08V_125C": 0,
    "timing__setup__wns__corner:nom_slow_1p08V_125C": -4.361952700278966,
    "timing__hold_vio__count__corner:nom_slow_1p08V_125C": 0,
    "timing__hold_r2r__ws__corner:nom_slow_1p08V_125C": 0.628144,
    "timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C": 0,
    "timing__setup_vio__count__corner:nom_slow_1p08V_125C": 627,
    "timing__setup_r2r__ws__corner:nom_slow_1p08V_125C": -4.361953,
    "timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C": 627,
    "design__max_slew_violation__count__corner:nom_typ_1p20V_25C": 0,
    "design__max_fanout_violation__count__corner:nom_typ_1p20V_25C": 1,
    "design__max_cap_violation__count__corner:nom_typ_1p20V_25C": 0,
    "clock__skew__worst_hold__corner:nom_typ_1p20V_25C": -0.27618783042319817,
    "clock__skew__worst_setup__corner:nom_typ_1p20V_25C": 0.27618783042319817,
    "timing__hold__ws__corner:nom_typ_1p20V_25C": 0.30645264970830555,
    "timing__setup__ws__corner:nom_typ_1p20V_25C": 0.8388783238829296,
    "timing__hold__tns__corner:nom_typ_1p20V_25C": 0,
    "timing__setup__tns__corner:nom_typ_1p20V_25C": 0,
    "timing__hold__wns__corner:nom_typ_1p20V_25C": 0,
    "timing__setup__wns__corner:nom_typ_1p20V_25C": 0,
    "timing__hold_vio__count__corner:nom_typ_1p20V_25C": 0,
    "timing__hold_r2r__ws__corner:nom_typ_1p20V_25C": 0.306453,
    "timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C": 0,
    "timing__setup_vio__count__corner:nom_typ_1p20V_25C": 0,
    "timing__setup_r2r__ws__corner:nom_typ_1p20V_25C": 0.838878,
    "timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C": 0,
    "design__max_slew_violation__count": 0,
    "design__max_fanout_violation__count": 1,
    "design__max_cap_violation__count": 0,
    "clock__skew__worst_hold": -0.2711081158526641,
    "clock__skew__worst_setup": 0.2711081158526641,
    "timing__hold__ws": 0.11987505771772113,
    "timing__setup__ws": -4.361952700278966,
    "timing__hold__tns": 0,
    "timing__setup__tns": -1551.6767900875732,
    "timing__hold__wns": 0,
    "timing__setup__wns": -4.361952700278966,
    "timing__hold_vio__count": 0,
    "timing__hold_r2r__ws": 0.119875,
    "timing__hold_r2r_vio__count": 0,
    "timing__setup_vio__count": 627,
    "timing__setup_r2r__ws": -4.361953,
    "timing__setup_r2r_vio__count": 627,
    "design__die__bbox": "0.0 0.0 500.0 415.0",
    "design__core__bbox": "2.88 3.78 496.8 408.24",
    "design__io": 45,
    "design__die__area": 207500,
    "design__core__area": 199771,
    "design__instance__count__stdcell": 8340,
    "design__instance__area__stdcell": 141850,
    "design__instance__count__macros": 0,
    "design__instance__area__macros": 0,
    "design__instance__count__padcells": 0,
    "design__instance__area__padcells": 0,
    "design__instance__count__cover": 0,
    "design__instance__area__cover": 0,
    "design__instance__utilization": 0.710062,
    "design__instance__utilization__stdcell": 0.710062,
    "design__rows": 107,
    "design__rows:CoreSite": 107,
    "design__sites": 110103,
    "design__sites:CoreSite": 110103,
    "design__instance__count__class:buffer": 12,
    "design__instance__area__class:buffer": 119.75,
    "design__instance__count__class:inverter": 241,
    "design__instance__area__class:inverter": 1404.35,
    "design__instance__count__class:sequential_cell": 814,
    "design__instance__area__class:sequential_cell": 40114.6,
    "design__instance__count__class:multi_input_combinational_cell": 4831,
    "design__instance__area__class:multi_input_combinational_cell": 53327,
    "flow__warnings__count": 1,
    "flow__errors__count": 0,
    "design__power_grid_violation__count__net:VPWR": 0,
    "design__power_grid_violation__count__net:VGND": 0,
    "design__power_grid_violation__count": 0,
    "design__instance__count__class:timing_repair_buffer": 2202,
    "design__instance__area__class:timing_repair_buffer": 41947.1,
    "timing__drv__floating__nets": 0,
    "timing__drv__floating__pins": 0,
    "design__instance__displacement__total": 0,
    "design__instance__displacement__mean": 0,
    "design__instance__displacement__max": 0,
    "route__wirelength__estimated": 328539,
    "design__violations": 0,
    "design__instance__count__class:clock_buffer": 196,
    "design__instance__area__class:clock_buffer": 4623.09,
    "design__instance__count__class:clock_inverter": 44,
    "design__instance__area__class:clock_inverter": 313.891,
    "design__instance__count__setup_buffer": 97,
    "design__instance__count__hold_buffer": 325,
    "global_route__vias": 66914,
    "global_route__wirelength": 522868,
    "antenna__violating__nets": 1,
    "antenna__violating__pins": 1,
    "route__antenna_violation__count": 1,
    "antenna_diodes_count": 0,
    "route__net": 8291,
    "route__net__special": 2,
    "route__drc_errors__iter:0": 4202,
    "route__wirelength__iter:0": 384971,
    "route__drc_errors__iter:1": 2077,
    "route__wirelength__iter:1": 382702,
    "route__drc_errors__iter:2": 1629,
    "route__wirelength__iter:2": 382088,
    "route__drc_errors__iter:3": 49,
    "route__wirelength__iter:3": 381610,
    "route__drc_errors__iter:4": 0,
    "route__wirelength__iter:4": 381617,
    "route__drc_errors": 0,
    "route__wirelength": 381617,
    "route__vias": 63201,
    "route__vias__singlecut": 63201,
    "route__vias__multicut": 0,
    "design__disconnected_pin__count": 9,
    "design__critical_disconnected_pin__count": 0,
    "route__wirelength__max": 1350.08,
    "design__instance__count__class:fill_cell": 7814,
    "design__instance__area__class:fill_cell": 57921.1,
    "timing__unannotated_net__count__corner:nom_fast_1p32V_m40C": 77,
    "timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C": 0,
    "timing__unannotated_net__count__corner:nom_slow_1p08V_125C": 77,
    "timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C": 0,
    "timing__unannotated_net__count__corner:nom_typ_1p20V_25C": 77,
    "timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C": 0,
    "timing__unannotated_net__count": 77,
    "timing__unannotated_net_filtered__count": 0,
    "design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C": 1.19891,
    "design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C": 1.1995,
    "design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C": 0.00109222,
    "design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C": 0.0010437,
    "design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C": 0.000481199,
    "design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C": 0.0010437,
    "design_powergrid__voltage__worst": 0.0010437,
    "design_powergrid__voltage__worst__net:VPWR": 1.19891,
    "design_powergrid__drop__worst": 0.00109222,
    "design_powergrid__drop__worst__net:VPWR": 0.00109222,
    "design_powergrid__voltage__worst__net:VGND": 0.0010437,
    "design_powergrid__drop__worst__net:VGND": 0.0010437,
    "ir__voltage__worst": 1.2,
    "ir__drop__avg": 0.000499,
    "ir__drop__worst": 0.00109,
    "design__xor_difference__count": 0,
    "magic__drc_error__count": 0,
    "klayout__drc_error__count": 0,
    "magic__illegal_overlap__count": 0,
    "design__lvs_device_difference__count": 0,
    "design__lvs_net_difference__count": 0,
    "design__lvs_property_fail__count": 0,
    "design__lvs_error__count": 0,
    "design__lvs_unmatched_device__count": 0,
    "design__lvs_unmatched_net__count": 0,
    "design__lvs_unmatched_pin__count": 0
}