{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1531930120969 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1531930120978 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 18 18:08:40 2018 " "Processing started: Wed Jul 18 18:08:40 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1531930120978 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531930120978 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off escape_room -c escape_room " "Command: quartus_map --read_settings_files=on --write_settings_files=off escape_room -c escape_room" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531930120978 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1531930122126 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1531930122126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uartsender.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uartsender.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UARTsender-behavior " "Found design unit 1: UARTsender-behavior" {  } { { "UARTsender.vhd" "" { Text "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Wettbewerb/UARTsender.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531930142314 ""} { "Info" "ISGN_ENTITY_NAME" "1 UARTsender " "Found entity 1: UARTsender" {  } { { "UARTsender.vhd" "" { Text "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Wettbewerb/UARTsender.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531930142314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531930142314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uartreceiver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uartreceiver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UARTreceiver-behavior " "Found design unit 1: UARTreceiver-behavior" {  } { { "UARTreceiver.vhd" "" { Text "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Wettbewerb/UARTreceiver.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531930142324 ""} { "Info" "ISGN_ENTITY_NAME" "1 UARTreceiver " "Found entity 1: UARTreceiver" {  } { { "UARTreceiver.vhd" "" { Text "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Wettbewerb/UARTreceiver.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531930142324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531930142324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uartfifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uartfifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UARTfifo-behavior " "Found design unit 1: UARTfifo-behavior" {  } { { "UARTfifo.vhd" "" { Text "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Wettbewerb/UARTfifo.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531930142333 ""} { "Info" "ISGN_ENTITY_NAME" "1 UARTfifo " "Found entity 1: UARTfifo" {  } { { "UARTfifo.vhd" "" { Text "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Wettbewerb/UARTfifo.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531930142333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531930142333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipflop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file flipflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flipFlop-Behavioral " "Found design unit 1: flipFlop-Behavioral" {  } { { "flipFlop.vhd" "" { Text "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Wettbewerb/flipFlop.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531930142342 ""} { "Info" "ISGN_ENTITY_NAME" "1 flipFlop " "Found entity 1: flipFlop" {  } { { "flipFlop.vhd" "" { Text "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Wettbewerb/flipFlop.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531930142342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531930142342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "desdummy.vhd 2 1 " "Found 2 design units, including 1 entities, in source file desdummy.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 desDummy-Behavioral " "Found design unit 1: desDummy-Behavioral" {  } { { "desDummy.vhd" "" { Text "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Wettbewerb/desDummy.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531930142351 ""} { "Info" "ISGN_ENTITY_NAME" "1 desDummy " "Found entity 1: desDummy" {  } { { "desDummy.vhd" "" { Text "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Wettbewerb/desDummy.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531930142351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531930142351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "des.vhd 14 7 " "Found 14 design units, including 7 entities, in source file des.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sbox1-Behavioral " "Found design unit 1: sbox1-Behavioral" {  } { { "des.vhd" "" { Text "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Wettbewerb/des.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531930142360 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 sbox2-Behavioral " "Found design unit 2: sbox2-Behavioral" {  } { { "des.vhd" "" { Text "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Wettbewerb/des.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531930142360 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 expander-Behavioral " "Found design unit 3: expander-Behavioral" {  } { { "des.vhd" "" { Text "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Wettbewerb/des.vhd" 73 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531930142360 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 get_key-Behavioral " "Found design unit 4: get_key-Behavioral" {  } { { "des.vhd" "" { Text "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Wettbewerb/des.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531930142360 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 des_round-Behavioral " "Found design unit 5: des_round-Behavioral" {  } { { "des.vhd" "" { Text "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Wettbewerb/des.vhd" 124 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531930142360 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 des_loop-Behavioral " "Found design unit 6: des_loop-Behavioral" {  } { { "des.vhd" "" { Text "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Wettbewerb/des.vhd" 190 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531930142360 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 des-Behavioral " "Found design unit 7: des-Behavioral" {  } { { "des.vhd" "" { Text "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Wettbewerb/des.vhd" 348 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531930142360 ""} { "Info" "ISGN_ENTITY_NAME" "1 sbox1 " "Found entity 1: sbox1" {  } { { "des.vhd" "" { Text "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Wettbewerb/des.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531930142360 ""} { "Info" "ISGN_ENTITY_NAME" "2 sbox2 " "Found entity 2: sbox2" {  } { { "des.vhd" "" { Text "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Wettbewerb/des.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531930142360 ""} { "Info" "ISGN_ENTITY_NAME" "3 expander " "Found entity 3: expander" {  } { { "des.vhd" "" { Text "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Wettbewerb/des.vhd" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531930142360 ""} { "Info" "ISGN_ENTITY_NAME" "4 get_key " "Found entity 4: get_key" {  } { { "des.vhd" "" { Text "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Wettbewerb/des.vhd" 90 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531930142360 ""} { "Info" "ISGN_ENTITY_NAME" "5 des_round " "Found entity 5: des_round" {  } { { "des.vhd" "" { Text "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Wettbewerb/des.vhd" 114 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531930142360 ""} { "Info" "ISGN_ENTITY_NAME" "6 des_loop " "Found entity 6: des_loop" {  } { { "des.vhd" "" { Text "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Wettbewerb/des.vhd" 173 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531930142360 ""} { "Info" "ISGN_ENTITY_NAME" "7 des " "Found entity 7: des" {  } { { "des.vhd" "" { Text "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Wettbewerb/des.vhd" 330 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531930142360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531930142360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dataaccumulator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dataaccumulator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dataAccumulator-behavior " "Found design unit 1: dataAccumulator-behavior" {  } { { "dataAccumulator.vhd" "" { Text "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Wettbewerb/dataAccumulator.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531930142370 ""} { "Info" "ISGN_ENTITY_NAME" "1 dataAccumulator " "Found entity 1: dataAccumulator" {  } { { "dataAccumulator.vhd" "" { Text "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Wettbewerb/dataAccumulator.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531930142370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531930142370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adcreader.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adcreader.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adcReader-behavior " "Found design unit 1: adcReader-behavior" {  } { { "adcReader.vhd" "" { Text "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Wettbewerb/adcReader.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531930142378 ""} { "Info" "ISGN_ENTITY_NAME" "1 adcReader " "Found entity 1: adcReader" {  } { { "adcReader.vhd" "" { Text "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Wettbewerb/adcReader.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531930142378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531930142378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bruteforce.vhd 4 2 " "Found 4 design units, including 2 entities, in source file bruteforce.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 partialBruteForce-behavior " "Found design unit 1: partialBruteForce-behavior" {  } { { "bruteForce.vhd" "" { Text "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Wettbewerb/bruteForce.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531930142388 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 bruteForce-behavior " "Found design unit 2: bruteForce-behavior" {  } { { "bruteForce.vhd" "" { Text "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Wettbewerb/bruteForce.vhd" 182 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531930142388 ""} { "Info" "ISGN_ENTITY_NAME" "1 partialBruteForce " "Found entity 1: partialBruteForce" {  } { { "bruteForce.vhd" "" { Text "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Wettbewerb/bruteForce.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531930142388 ""} { "Info" "ISGN_ENTITY_NAME" "2 bruteForce " "Found entity 2: bruteForce" {  } { { "bruteForce.vhd" "" { Text "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Wettbewerb/bruteForce.vhd" 165 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531930142388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531930142388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bruteforceattack.bdf 1 1 " "Found 1 design units, including 1 entities, in source file bruteforceattack.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 bruteForceAttack " "Found entity 1: bruteForceAttack" {  } { { "bruteForceAttack.bdf" "" { Schematic "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Wettbewerb/bruteForceAttack.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531930142396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531930142396 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "bruteForceAttack " "Elaborating entity \"bruteForceAttack\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1531930142509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flipFlop flipFlop:inst7 " "Elaborating entity \"flipFlop\" for hierarchy \"flipFlop:inst7\"" {  } { { "bruteForceAttack.bdf" "inst7" { Schematic "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Wettbewerb/bruteForceAttack.bdf" { { 432 776 1040 544 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531930142515 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_in flipFlop.vhd(27) " "VHDL Process Statement warning at flipFlop.vhd(27): signal \"data_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "flipFlop.vhd" "" { Text "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Wettbewerb/flipFlop.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1531930142516 "|bruteForceAttack|flipFlop:inst7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_in_int flipFlop.vhd(29) " "VHDL Process Statement warning at flipFlop.vhd(29): signal \"data_in_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "flipFlop.vhd" "" { Text "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Wettbewerb/flipFlop.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1531930142516 "|bruteForceAttack|flipFlop:inst7"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "data_in_int flipFlop.vhd(22) " "VHDL Process Statement warning at flipFlop.vhd(22): inferring latch(es) for signal or variable \"data_in_int\", which holds its previous value in one or more paths through the process" {  } { { "flipFlop.vhd" "" { Text "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Wettbewerb/flipFlop.vhd" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1531930142516 "|bruteForceAttack|flipFlop:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in_int\[0\] flipFlop.vhd(22) " "Inferred latch for \"data_in_int\[0\]\" at flipFlop.vhd(22)" {  } { { "flipFlop.vhd" "" { Text "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Wettbewerb/flipFlop.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531930142517 "|bruteForceAttack|flipFlop:inst7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bruteForce bruteForce:inst3 " "Elaborating entity \"bruteForce\" for hierarchy \"bruteForce:inst3\"" {  } { { "bruteForceAttack.bdf" "inst3" { Schematic "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Wettbewerb/bruteForceAttack.bdf" { { 288 296 584 400 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531930142520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "partialBruteForce bruteForce:inst3\|partialBruteForce:bf0 " "Elaborating entity \"partialBruteForce\" for hierarchy \"bruteForce:inst3\|partialBruteForce:bf0\"" {  } { { "bruteForce.vhd" "bf0" { Text "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Wettbewerb/bruteForce.vhd" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531930142576 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "mode bruteForce.vhd(42) " "VHDL Signal Declaration warning at bruteForce.vhd(42): used explicit default value for signal \"mode\" because signal was never assigned a value" {  } { { "bruteForce.vhd" "" { Text "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Wettbewerb/bruteForce.vhd" 42 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1531930142577 "|bruteForceAttack|bruteForce:inst3|partialBruteForce:bf0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "des bruteForce:inst3\|partialBruteForce:bf0\|des:partialBruteForce " "Elaborating entity \"des\" for hierarchy \"bruteForce:inst3\|partialBruteForce:bf0\|des:partialBruteForce\"" {  } { { "bruteForce.vhd" "partialBruteForce" { Text "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Wettbewerb/bruteForce.vhd" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531930142642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "des_loop bruteForce:inst3\|partialBruteForce:bf0\|des:partialBruteForce\|des_loop:des " "Elaborating entity \"des_loop\" for hierarchy \"bruteForce:inst3\|partialBruteForce:bf0\|des:partialBruteForce\|des_loop:des\"" {  } { { "des.vhd" "des" { Text "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Wettbewerb/des.vhd" 476 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531930142651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "get_key bruteForce:inst3\|partialBruteForce:bf0\|des:partialBruteForce\|des_loop:des\|get_key:keyer " "Elaborating entity \"get_key\" for hierarchy \"bruteForce:inst3\|partialBruteForce:bf0\|des:partialBruteForce\|des_loop:des\|get_key:keyer\"" {  } { { "des.vhd" "keyer" { Text "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Wettbewerb/des.vhd" 297 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531930142657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "des_round bruteForce:inst3\|partialBruteForce:bf0\|des:partialBruteForce\|des_loop:des\|des_round:des " "Elaborating entity \"des_round\" for hierarchy \"bruteForce:inst3\|partialBruteForce:bf0\|des:partialBruteForce\|des_loop:des\|des_round:des\"" {  } { { "des.vhd" "des" { Text "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Wettbewerb/des.vhd" 308 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531930142663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "expander bruteForce:inst3\|partialBruteForce:bf0\|des:partialBruteForce\|des_loop:des\|des_round:des\|expander:exp " "Elaborating entity \"expander\" for hierarchy \"bruteForce:inst3\|partialBruteForce:bf0\|des:partialBruteForce\|des_loop:des\|des_round:des\|expander:exp\"" {  } { { "des.vhd" "exp" { Text "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Wettbewerb/des.vhd" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531930142669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sbox1 bruteForce:inst3\|partialBruteForce:bf0\|des:partialBruteForce\|des_loop:des\|des_round:des\|sbox1:s1 " "Elaborating entity \"sbox1\" for hierarchy \"bruteForce:inst3\|partialBruteForce:bf0\|des:partialBruteForce\|des_loop:des\|des_round:des\|sbox1:s1\"" {  } { { "des.vhd" "s1" { Text "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Wettbewerb/des.vhd" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531930142673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sbox2 bruteForce:inst3\|partialBruteForce:bf0\|des:partialBruteForce\|des_loop:des\|des_round:des\|sbox2:s2 " "Elaborating entity \"sbox2\" for hierarchy \"bruteForce:inst3\|partialBruteForce:bf0\|des:partialBruteForce\|des_loop:des\|des_round:des\|sbox2:s2\"" {  } { { "des.vhd" "s2" { Text "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Wettbewerb/des.vhd" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531930142679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dataAccumulator dataAccumulator:inst2 " "Elaborating entity \"dataAccumulator\" for hierarchy \"dataAccumulator:inst2\"" {  } { { "bruteForceAttack.bdf" "inst2" { Schematic "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Wettbewerb/bruteForceAttack.bdf" { { 0 520 744 112 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531930142861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UARTreceiver UARTreceiver:inst " "Elaborating entity \"UARTreceiver\" for hierarchy \"UARTreceiver:inst\"" {  } { { "bruteForceAttack.bdf" "inst" { Schematic "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Wettbewerb/bruteForceAttack.bdf" { { 32 280 448 112 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531930142869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UARTfifo UARTfifo:inst4 " "Elaborating entity \"UARTfifo\" for hierarchy \"UARTfifo:inst4\"" {  } { { "bruteForceAttack.bdf" "inst4" { Schematic "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Wettbewerb/bruteForceAttack.bdf" { { 272 688 920 416 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531930142874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UARTsender UARTsender:inst5 " "Elaborating entity \"UARTsender\" for hierarchy \"UARTsender:inst5\"" {  } { { "bruteForceAttack.bdf" "inst5" { Schematic "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Wettbewerb/bruteForceAttack.bdf" { { 200 1000 1160 312 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531930142881 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset UARTsender.vhd(44) " "VHDL Process Statement warning at UARTsender.vhd(44): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UARTsender.vhd" "" { Text "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Wettbewerb/UARTsender.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1531930142884 "|bruteForceAttack|UARTsender:inst5"}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "UARTsender.vhd" "" { Text "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Wettbewerb/UARTsender.vhd" 26 -1 0 } } { "des.vhd" "" { Text "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Wettbewerb/des.vhd" 241 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1531930147217 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1531930147217 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1531930150370 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "bruteForce:inst3\|partialBruteForce:bf7\|des:partialBruteForce\|des_loop:des\|round\[0\] High " "Register bruteForce:inst3\|partialBruteForce:bf7\|des:partialBruteForce\|des_loop:des\|round\[0\] will power up to High" {  } { { "des.vhd" "" { Text "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Wettbewerb/des.vhd" 241 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1531930150601 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "bruteForce:inst3\|partialBruteForce:bf6\|des:partialBruteForce\|des_loop:des\|round\[0\] High " "Register bruteForce:inst3\|partialBruteForce:bf6\|des:partialBruteForce\|des_loop:des\|round\[0\] will power up to High" {  } { { "des.vhd" "" { Text "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Wettbewerb/des.vhd" 241 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1531930150601 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "bruteForce:inst3\|partialBruteForce:bf3\|des:partialBruteForce\|des_loop:des\|round\[0\] High " "Register bruteForce:inst3\|partialBruteForce:bf3\|des:partialBruteForce\|des_loop:des\|round\[0\] will power up to High" {  } { { "des.vhd" "" { Text "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Wettbewerb/des.vhd" 241 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1531930150601 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "bruteForce:inst3\|partialBruteForce:bf0\|des:partialBruteForce\|des_loop:des\|round\[0\] High " "Register bruteForce:inst3\|partialBruteForce:bf0\|des:partialBruteForce\|des_loop:des\|round\[0\] will power up to High" {  } { { "des.vhd" "" { Text "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Wettbewerb/des.vhd" 241 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1531930150601 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "bruteForce:inst3\|partialBruteForce:bf5\|des:partialBruteForce\|des_loop:des\|round\[0\] High " "Register bruteForce:inst3\|partialBruteForce:bf5\|des:partialBruteForce\|des_loop:des\|round\[0\] will power up to High" {  } { { "des.vhd" "" { Text "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Wettbewerb/des.vhd" 241 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1531930150601 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "bruteForce:inst3\|partialBruteForce:bf4\|des:partialBruteForce\|des_loop:des\|round\[0\] High " "Register bruteForce:inst3\|partialBruteForce:bf4\|des:partialBruteForce\|des_loop:des\|round\[0\] will power up to High" {  } { { "des.vhd" "" { Text "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Wettbewerb/des.vhd" 241 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1531930150601 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "bruteForce:inst3\|partialBruteForce:bf2\|des:partialBruteForce\|des_loop:des\|round\[0\] High " "Register bruteForce:inst3\|partialBruteForce:bf2\|des:partialBruteForce\|des_loop:des\|round\[0\] will power up to High" {  } { { "des.vhd" "" { Text "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Wettbewerb/des.vhd" 241 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1531930150601 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "bruteForce:inst3\|partialBruteForce:bf1\|des:partialBruteForce\|des_loop:des\|round\[0\] High " "Register bruteForce:inst3\|partialBruteForce:bf1\|des:partialBruteForce\|des_loop:des\|round\[0\] will power up to High" {  } { { "des.vhd" "" { Text "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Wettbewerb/des.vhd" 241 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1531930150601 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "bruteForce:inst3\|partialBruteForce:bf7\|des:partialBruteForce\|des_loop:des\|round_i\[0\] High " "Register bruteForce:inst3\|partialBruteForce:bf7\|des:partialBruteForce\|des_loop:des\|round_i\[0\] will power up to High" {  } { { "des.vhd" "" { Text "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Wettbewerb/des.vhd" 241 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1531930150601 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "bruteForce:inst3\|partialBruteForce:bf6\|des:partialBruteForce\|des_loop:des\|round_i\[0\] High " "Register bruteForce:inst3\|partialBruteForce:bf6\|des:partialBruteForce\|des_loop:des\|round_i\[0\] will power up to High" {  } { { "des.vhd" "" { Text "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Wettbewerb/des.vhd" 241 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1531930150601 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "bruteForce:inst3\|partialBruteForce:bf3\|des:partialBruteForce\|des_loop:des\|round_i\[0\] High " "Register bruteForce:inst3\|partialBruteForce:bf3\|des:partialBruteForce\|des_loop:des\|round_i\[0\] will power up to High" {  } { { "des.vhd" "" { Text "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Wettbewerb/des.vhd" 241 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1531930150601 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "bruteForce:inst3\|partialBruteForce:bf0\|des:partialBruteForce\|des_loop:des\|round_i\[0\] High " "Register bruteForce:inst3\|partialBruteForce:bf0\|des:partialBruteForce\|des_loop:des\|round_i\[0\] will power up to High" {  } { { "des.vhd" "" { Text "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Wettbewerb/des.vhd" 241 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1531930150601 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "bruteForce:inst3\|partialBruteForce:bf5\|des:partialBruteForce\|des_loop:des\|round_i\[0\] High " "Register bruteForce:inst3\|partialBruteForce:bf5\|des:partialBruteForce\|des_loop:des\|round_i\[0\] will power up to High" {  } { { "des.vhd" "" { Text "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Wettbewerb/des.vhd" 241 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1531930150601 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "bruteForce:inst3\|partialBruteForce:bf4\|des:partialBruteForce\|des_loop:des\|round_i\[0\] High " "Register bruteForce:inst3\|partialBruteForce:bf4\|des:partialBruteForce\|des_loop:des\|round_i\[0\] will power up to High" {  } { { "des.vhd" "" { Text "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Wettbewerb/des.vhd" 241 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1531930150601 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "bruteForce:inst3\|partialBruteForce:bf2\|des:partialBruteForce\|des_loop:des\|round_i\[0\] High " "Register bruteForce:inst3\|partialBruteForce:bf2\|des:partialBruteForce\|des_loop:des\|round_i\[0\] will power up to High" {  } { { "des.vhd" "" { Text "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Wettbewerb/des.vhd" 241 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1531930150601 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "bruteForce:inst3\|partialBruteForce:bf1\|des:partialBruteForce\|des_loop:des\|round_i\[0\] High " "Register bruteForce:inst3\|partialBruteForce:bf1\|des:partialBruteForce\|des_loop:des\|round_i\[0\] will power up to High" {  } { { "des.vhd" "" { Text "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Wettbewerb/des.vhd" 241 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1531930150601 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1531930150601 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "16 " "16 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1531930154143 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1531930154674 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531930154674 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3277 " "Implemented 3277 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1531930155116 ""} { "Info" "ICUT_CUT_TM_OPINS" "6 " "Implemented 6 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1531930155116 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3268 " "Implemented 3268 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1531930155116 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1531930155116 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 23 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4826 " "Peak virtual memory: 4826 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1531930155155 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 18 18:09:15 2018 " "Processing ended: Wed Jul 18 18:09:15 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1531930155155 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:35 " "Elapsed time: 00:00:35" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1531930155155 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:04 " "Total CPU time (on all processors): 00:01:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1531930155155 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1531930155155 ""}
