module shifter (
    input alufn[6],
    input a[8],
    input b[8],
    output out[8]
  ) {
  
  always {
    case(alufn[1:0]) {
      b00: 
        out = a << b[4:0];
      b01:
        out = a >> b[4:0];
      b11:
        out = $signed(a) >>> b[4:0];
      default:
        out = a;
        
        
    }
  }
}