// Generated by CIRCT firtool-1.128.0
module InstInfoPla(
  input         clock,
  input         reset,
  input  [31:0] io_inst,
  output        io_instDcd_src1Ren,
  output        io_instDcd_src2Ren,
  output        io_instDcd_dstWen
);

  wire [31:0] io_inst_0 = io_inst;
  wire [31:0] instDcd_plaInput = io_inst_0;
  wire [2:0]  instDcd_plaOutput;
  wire [31:0] _GEN = ~instDcd_plaInput;
  wire [2:0]  instDcd = instDcd_plaOutput;
  wire        _GEN_0 =
    &{instDcd_plaInput[0],
      instDcd_plaInput[1],
      _GEN[2],
      _GEN[3],
      instDcd_plaInput[4],
      instDcd_plaInput[5],
      _GEN[6],
      _GEN[12],
      _GEN[13],
      _GEN[14],
      _GEN[25],
      _GEN[26],
      _GEN[27],
      _GEN[28],
      _GEN[29],
      _GEN[31]};
  wire        _GEN_1 =
    &{instDcd_plaInput[0],
      instDcd_plaInput[1],
      _GEN[2],
      _GEN[3],
      instDcd_plaInput[4],
      instDcd_plaInput[5],
      _GEN[6],
      _GEN[25],
      _GEN[26],
      _GEN[27],
      _GEN[28],
      _GEN[29],
      _GEN[30],
      _GEN[31]};
  wire        _GEN_2 =
    &{instDcd_plaInput[0],
      instDcd_plaInput[1],
      _GEN[2],
      _GEN[3],
      _GEN[4],
      instDcd_plaInput[5],
      instDcd_plaInput[6],
      _GEN[13]};
  wire        _GEN_3 =
    &{instDcd_plaInput[0],
      instDcd_plaInput[1],
      _GEN[2],
      _GEN[3],
      _GEN[4],
      instDcd_plaInput[5],
      instDcd_plaInput[6],
      instDcd_plaInput[14]};
  wire        _GEN_4 =
    &{instDcd_plaInput[0],
      instDcd_plaInput[1],
      _GEN[2],
      _GEN[3],
      instDcd_plaInput[4],
      instDcd_plaInput[5],
      _GEN[6],
      instDcd_plaInput[12],
      _GEN[13],
      instDcd_plaInput[14],
      _GEN[25],
      _GEN[26],
      _GEN[27],
      _GEN[28],
      _GEN[29],
      _GEN[31]};
  wire [2:0]  _GEN_5 =
    {|{_GEN_0, _GEN_1, _GEN_2, _GEN_3, _GEN_4},
     |{_GEN_0, _GEN_1, _GEN_2, _GEN_3, _GEN_4},
     |{&{instDcd_plaInput[0],
         instDcd_plaInput[1],
         _GEN[2],
         _GEN[3],
         _GEN[4],
         _GEN[5],
         _GEN[6],
         _GEN[13]},
       &{instDcd_plaInput[0],
         instDcd_plaInput[1],
         _GEN[2],
         _GEN[3],
         _GEN[5],
         _GEN[6],
         _GEN[12],
         _GEN[13]},
       &{instDcd_plaInput[0],
         instDcd_plaInput[1],
         _GEN[2],
         _GEN[3],
         _GEN[5],
         _GEN[6],
         _GEN[12],
         _GEN[14]},
       &{instDcd_plaInput[0],
         instDcd_plaInput[1],
         instDcd_plaInput[2],
         _GEN[3],
         instDcd_plaInput[4],
         _GEN[6]},
       _GEN_0,
       &{instDcd_plaInput[0],
         instDcd_plaInput[1],
         _GEN[2],
         _GEN[3],
         instDcd_plaInput[4],
         instDcd_plaInput[5],
         _GEN[6],
         _GEN[12],
         _GEN[25],
         _GEN[26],
         _GEN[27],
         _GEN[28],
         _GEN[29],
         _GEN[30],
         _GEN[31]},
       &{instDcd_plaInput[0],
         instDcd_plaInput[1],
         _GEN[2],
         _GEN[3],
         instDcd_plaInput[4],
         instDcd_plaInput[5],
         _GEN[6],
         _GEN[14],
         _GEN[25],
         _GEN[26],
         _GEN[27],
         _GEN[28],
         _GEN[29],
         _GEN[30],
         _GEN[31]},
       &{instDcd_plaInput[0],
         instDcd_plaInput[1],
         _GEN[2],
         _GEN[3],
         instDcd_plaInput[4],
         _GEN[6],
         instDcd_plaInput[12],
         _GEN[13],
         _GEN[25],
         _GEN[26],
         _GEN[27],
         _GEN[28],
         _GEN[29],
         _GEN[30],
         _GEN[31]},
       &{instDcd_plaInput[0],
         instDcd_plaInput[1],
         _GEN[2],
         _GEN[3],
         instDcd_plaInput[4],
         _GEN[5],
         _GEN[6],
         instDcd_plaInput[13]},
       &{instDcd_plaInput[0],
         instDcd_plaInput[1],
         _GEN[2],
         _GEN[3],
         instDcd_plaInput[4],
         _GEN[6],
         instDcd_plaInput[12],
         _GEN[13],
         instDcd_plaInput[14],
         _GEN[25],
         _GEN[26],
         _GEN[27],
         _GEN[28],
         _GEN[29],
         _GEN[31]}}};
  assign instDcd_plaOutput = {_GEN_5[2], _GEN_5[1], _GEN_5[0]};
  wire        io_instDcd_src1Ren_0 = instDcd[0];
  wire        io_instDcd_src2Ren_0 = instDcd[1];
  wire        io_instDcd_dstWen_0 = instDcd[2];
  assign io_instDcd_src1Ren = io_instDcd_src1Ren_0;
  assign io_instDcd_src2Ren = io_instDcd_src2Ren_0;
  assign io_instDcd_dstWen = io_instDcd_dstWen_0;
endmodule

