[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/SimpleTask/slpp_all/surelog.log".
[NTE:PP0105] ${SURELOG_DIR}/tests/SimpleTask/top_1.v:6:1: Multiply defined macro "append",
             ${SURELOG_DIR}/tests/SimpleTask/top_1.v:4:9: previous definition.
[NTE:PP0105] ${SURELOG_DIR}/tests/SimpleTask/top_2.v:4:1: Multiply defined macro "append",
             ${SURELOG_DIR}/tests/SimpleTask/top_1.v:6:9: previous definition.
[NTE:PP0105] ${SURELOG_DIR}/tests/SimpleTask/top_2.v:5:1: Multiply defined macro "append",
             ${SURELOG_DIR}/tests/SimpleTask/top_2.v:4:9: previous definition.
[NTE:PP0105] ${SURELOG_DIR}/tests/SimpleTask/top_2.v:6:1: Multiply defined macro "my_macro",
             ${SURELOG_DIR}/tests/SimpleTask/top_1.v:9:9: previous definition.
[NTE:PP0105] ${SURELOG_DIR}/tests/SimpleTask/top_3.v:4:1: Multiply defined macro "append",
             ${SURELOG_DIR}/tests/SimpleTask/top_2.v:5:9: previous definition.
[NTE:PP0105] ${SURELOG_DIR}/tests/SimpleTask/top_3.v:5:1: Multiply defined macro "append",
             ${SURELOG_DIR}/tests/SimpleTask/top_3.v:4:9: previous definition.
[NTE:PP0105] ${SURELOG_DIR}/tests/SimpleTask/top_3.v:6:1: Multiply defined macro "my_macro",
             ${SURELOG_DIR}/tests/SimpleTask/top_2.v:6:9: previous definition.
[NTE:PP0105] ${SURELOG_DIR}/tests/SimpleTask/top_4.v:4:1: Multiply defined macro "append",
             ${SURELOG_DIR}/tests/SimpleTask/top_3.v:5:9: previous definition.
[NTE:PP0105] ${SURELOG_DIR}/tests/SimpleTask/top_4.v:5:1: Multiply defined macro "append",
             ${SURELOG_DIR}/tests/SimpleTask/top_4.v:4:9: previous definition.
[NTE:PP0105] ${SURELOG_DIR}/tests/SimpleTask/top_4.v:6:1: Multiply defined macro "my_macro",
             ${SURELOG_DIR}/tests/SimpleTask/top_3.v:6:9: previous definition.
[NTE:PP0105] ${SURELOG_DIR}/tests/SimpleTask/top_5.v:4:1: Multiply defined macro "append",
             ${SURELOG_DIR}/tests/SimpleTask/top_4.v:5:9: previous definition.
[NTE:PP0105] ${SURELOG_DIR}/tests/SimpleTask/top_5.v:6:1: Multiply defined macro "my_macro",
             ${SURELOG_DIR}/tests/SimpleTask/top_4.v:6:9: previous definition.
[NTE:PP0105] ${SURELOG_DIR}/tests/SimpleTask/top_5.v:11:1: Multiply defined macro "append",
             ${SURELOG_DIR}/tests/SimpleTask/top_5.v:4:9: previous definition.
[NTE:PP0105] ${SURELOG_DIR}/tests/SimpleTask/top.v:4:1: Multiply defined macro "append",
             ${SURELOG_DIR}/tests/SimpleTask/top_5.v:11:9: previous definition.
[NTE:PP0105] ${SURELOG_DIR}/tests/SimpleTask/top.v:6:1: Multiply defined macro "my_macro",
             ${SURELOG_DIR}/tests/SimpleTask/top_5.v:6:9: previous definition.
[WRN:PA0205] ${SURELOG_DIR}/tests/SimpleTask/top_1.v:2:1: No timescale set for "bus_wr_rd_task".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/SimpleTask/top_1.v:2:1: Compile module "work@bus_wr_rd_task".
[INF:CP0302] Compile class "builtin::mailbox".
[INF:CP0302] Compile class "builtin::process".
[INF:CP0302] Compile class "builtin::semaphore".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Always                                                 2
ArrayNet                                               1
ArrayTypespec                                          1
Assignment                                            25
Begin                                                  6
BitSelect                                              2
ClassDefn                                              8
ClassTypespec                                          8
Constant                                              62
DelayControl                                           8
Design                                                 1
EnumConst                                              5
EnumTypespec                                           1
EventControl                                           6
Function                                               9
IODecl                                                15
Identifier                                            56
IfStmt                                                 3
Initial                                                1
IntTypespec                                            9
LogicNet                                               8
LogicTypespec                                         14
Module                                                 6
ModuleTypespec                                         6
Operation                                             10
Package                                                1
PreprocMacroDefinition                                17
PreprocMacroInstance                                   6
Range                                                 10
RefObj                                                52
RefTypespec                                           27
SourceFile                                             6
SysFuncCall                                           14
Task                                                  11
TaskCall                                               6
TypedefTypespec                                        1
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/SimpleTask/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiSourceFiles:
\_SourceFile: (top_1.v), file:${SURELOG_DIR}/tests/SimpleTask/top_1.v
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:top_1.v
  |vpiPreprocMacroDefinition:
  \_PreprocMacroDefinition: (append), line:4:1, endln:4:29
    |vpiParent:
    \_SourceFile: (top_1.v), file:${SURELOG_DIR}/tests/SimpleTask/top_1.v
    |vpiName:append
    |vpiNameStartColumn:9
    |vpiBodyStartColumn:19
  |vpiPreprocMacroDefinition:
  \_PreprocMacroDefinition: (append), line:6:1, endln:6:29
    |vpiParent:
    \_SourceFile: (top_1.v), file:${SURELOG_DIR}/tests/SimpleTask/top_1.v
    |vpiName:append
    |vpiNameStartColumn:9
    |vpiBodyStartColumn:19
  |vpiPreprocMacroDefinition:
  \_PreprocMacroDefinition: (my_macro), line:9:1, endln:12:29
    |vpiParent:
    \_SourceFile: (top_1.v), file:${SURELOG_DIR}/tests/SimpleTask/top_1.v
    |vpiName:my_macro
    |vpiNameStartColumn:9
    |vpiBodyStartColumn:26
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (my_macro), file:${SURELOG_DIR}/tests/SimpleTask/top_1.v, line:14:4, endln:14:23
    |vpiParent:
    \_SourceFile: (top_1.v), file:${SURELOG_DIR}/tests/SimpleTask/top_1.v
    |vpiName:my_macro
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (my_macro), line:9:1, endln:12:29
    |vpiSectionStartLine:9
    |vpiSectionStartColumn:26
    |vpiSectionEndLine:12
    |vpiSectionEndColumn:25
    |vpiSourceStartLine:14
    |vpiSourceStartColumn:4
    |vpiSourceEndLine:17
    |vpiSourceEndColumn:25
    |vpiObject:
    \_LogicTypespec: , line:10:4, endln:10:7
      |vpiParent:
      \_Module: work@bus_wr_rd_task (work@bus_wr_rd_task), file:${SURELOG_DIR}/tests/SimpleTask/top_1.v, line:2:1, endln:93:12
    |vpiObject:
    \_LogicNet: (work@bus_wr_rd_task.clk), line:10:8, endln:10:11
      |vpiParent:
      \_Module: work@bus_wr_rd_task (work@bus_wr_rd_task), file:${SURELOG_DIR}/tests/SimpleTask/top_1.v, line:2:1, endln:93:12
      |vpiTypespec:
      \_RefTypespec: (work@bus_wr_rd_task.clk), line:10:4, endln:10:7
        |vpiParent:
        \_LogicNet: (work@bus_wr_rd_task.clk), line:10:8, endln:10:11
        |vpiFullName:work@bus_wr_rd_task.clk
        |vpiActual:
        \_LogicTypespec: , line:10:4, endln:10:7
      |vpiName:clk
      |vpiFullName:work@bus_wr_rd_task.clk
      |vpiNetType:48
    |vpiObject:
    \_RefTypespec: (work@bus_wr_rd_task.clk), line:10:4, endln:10:7
    |vpiObject:
    \_LogicNet: (work@bus_wr_rd_task.rd), line:10:12, endln:10:14
      |vpiParent:
      \_Module: work@bus_wr_rd_task (work@bus_wr_rd_task), file:${SURELOG_DIR}/tests/SimpleTask/top_1.v, line:2:1, endln:93:12
      |vpiTypespec:
      \_RefTypespec: (work@bus_wr_rd_task.rd), line:10:4, endln:10:7
        |vpiParent:
        \_LogicNet: (work@bus_wr_rd_task.rd), line:10:12, endln:10:14
        |vpiFullName:work@bus_wr_rd_task.rd
        |vpiActual:
        \_LogicTypespec: , line:10:4, endln:10:7
      |vpiName:rd
      |vpiFullName:work@bus_wr_rd_task.rd
      |vpiNetType:48
    |vpiObject:
    \_RefTypespec: (work@bus_wr_rd_task.rd), line:10:4, endln:10:7
    |vpiObject:
    \_LogicNet: (work@bus_wr_rd_task.wr), line:10:15, endln:10:17
      |vpiParent:
      \_Module: work@bus_wr_rd_task (work@bus_wr_rd_task), file:${SURELOG_DIR}/tests/SimpleTask/top_1.v, line:2:1, endln:93:12
      |vpiTypespec:
      \_RefTypespec: (work@bus_wr_rd_task.wr), line:10:4, endln:10:7
        |vpiParent:
        \_LogicNet: (work@bus_wr_rd_task.wr), line:10:15, endln:10:17
        |vpiFullName:work@bus_wr_rd_task.wr
        |vpiActual:
        \_LogicTypespec: , line:10:4, endln:10:7
      |vpiName:wr
      |vpiFullName:work@bus_wr_rd_task.wr
      |vpiNetType:48
    |vpiObject:
    \_RefTypespec: (work@bus_wr_rd_task.wr), line:10:4, endln:10:7
    |vpiObject:
    \_LogicNet: (work@bus_wr_rd_task.ce), line:10:18, endln:10:20
      |vpiParent:
      \_Module: work@bus_wr_rd_task (work@bus_wr_rd_task), file:${SURELOG_DIR}/tests/SimpleTask/top_1.v, line:2:1, endln:93:12
      |vpiTypespec:
      \_RefTypespec: (work@bus_wr_rd_task.ce), line:10:4, endln:10:7
        |vpiParent:
        \_LogicNet: (work@bus_wr_rd_task.ce), line:10:18, endln:10:20
        |vpiFullName:work@bus_wr_rd_task.ce
        |vpiActual:
        \_LogicTypespec: , line:10:4, endln:10:7
      |vpiName:ce
      |vpiFullName:work@bus_wr_rd_task.ce
      |vpiNetType:48
    |vpiObject:
    \_RefTypespec: (work@bus_wr_rd_task.ce), line:10:4, endln:10:7
    |vpiObject:
    \_LogicTypespec: , line:11:4, endln:11:7
      |vpiParent:
      \_Module: work@bus_wr_rd_task (work@bus_wr_rd_task), file:${SURELOG_DIR}/tests/SimpleTask/top_1.v, line:2:1, endln:93:12
      |vpiRange:
      \_Range: , line:11:8, endln:11:13
        |vpiParent:
        \_LogicTypespec: , line:11:4, endln:11:7
        |vpiLeftRange:
        \_Constant: , line:11:9, endln:11:10
          |vpiParent:
          \_Range: , line:11:8, endln:11:13
          |vpiDecompile:7
          |vpiSize:64
          |UINT:7
          |vpiConstType:9
        |vpiRightRange:
        \_Constant: , line:11:11, endln:11:12
          |vpiParent:
          \_Range: , line:11:8, endln:11:13
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiObject:
    \_Range: , line:11:8, endln:11:13
    |vpiObject:
    \_Constant: , line:11:9, endln:11:10
    |vpiObject:
    \_Constant: , line:11:11, endln:11:12
    |vpiObject:
    \_LogicNet: (work@bus_wr_rd_task.addr), line:11:15, endln:11:19
      |vpiParent:
      \_Module: work@bus_wr_rd_task (work@bus_wr_rd_task), file:${SURELOG_DIR}/tests/SimpleTask/top_1.v, line:2:1, endln:93:12
      |vpiTypespec:
      \_RefTypespec: (work@bus_wr_rd_task.addr), line:11:4, endln:11:13
        |vpiParent:
        \_LogicNet: (work@bus_wr_rd_task.addr), line:11:15, endln:11:19
        |vpiFullName:work@bus_wr_rd_task.addr
        |vpiActual:
        \_LogicTypespec: , line:11:4, endln:11:7
      |vpiName:addr
      |vpiFullName:work@bus_wr_rd_task.addr
      |vpiNetType:48
    |vpiObject:
    \_RefTypespec: (work@bus_wr_rd_task.addr), line:11:4, endln:11:13
    |vpiObject:
    \_LogicNet: (work@bus_wr_rd_task.data_wr), line:11:20, endln:11:27
      |vpiParent:
      \_Module: work@bus_wr_rd_task (work@bus_wr_rd_task), file:${SURELOG_DIR}/tests/SimpleTask/top_1.v, line:2:1, endln:93:12
      |vpiTypespec:
      \_RefTypespec: (work@bus_wr_rd_task.data_wr), line:11:4, endln:11:13
        |vpiParent:
        \_LogicNet: (work@bus_wr_rd_task.data_wr), line:11:20, endln:11:27
        |vpiFullName:work@bus_wr_rd_task.data_wr
        |vpiActual:
        \_LogicTypespec: , line:11:4, endln:11:7
      |vpiName:data_wr
      |vpiFullName:work@bus_wr_rd_task.data_wr
      |vpiNetType:48
    |vpiObject:
    \_RefTypespec: (work@bus_wr_rd_task.data_wr), line:11:4, endln:11:13
    |vpiObject:
    \_LogicNet: (work@bus_wr_rd_task.data_rd), line:11:28, endln:11:35
      |vpiParent:
      \_Module: work@bus_wr_rd_task (work@bus_wr_rd_task), file:${SURELOG_DIR}/tests/SimpleTask/top_1.v, line:2:1, endln:93:12
      |vpiTypespec:
      \_RefTypespec: (work@bus_wr_rd_task.data_rd), line:11:4, endln:11:13
        |vpiParent:
        \_LogicNet: (work@bus_wr_rd_task.data_rd), line:11:28, endln:11:35
        |vpiFullName:work@bus_wr_rd_task.data_rd
        |vpiActual:
        \_LogicTypespec: , line:11:4, endln:11:7
      |vpiName:data_rd
      |vpiFullName:work@bus_wr_rd_task.data_rd
      |vpiNetType:48
    |vpiObject:
    \_RefTypespec: (work@bus_wr_rd_task.data_rd), line:11:4, endln:11:13
    |vpiObject:
    \_LogicTypespec: , line:12:4, endln:12:7
      |vpiParent:
      \_Module: work@bus_wr_rd_task (work@bus_wr_rd_task), file:${SURELOG_DIR}/tests/SimpleTask/top_1.v, line:2:1, endln:93:12
      |vpiRange:
      \_Range: , line:12:8, endln:12:13
        |vpiParent:
        \_LogicTypespec: , line:12:4, endln:12:7
        |vpiLeftRange:
        \_Constant: , line:12:9, endln:12:10
          |vpiParent:
          \_Range: , line:12:8, endln:12:13
          |vpiDecompile:7
          |vpiSize:64
          |UINT:7
          |vpiConstType:9
        |vpiRightRange:
        \_Constant: , line:12:11, endln:12:12
          |vpiParent:
          \_Range: , line:12:8, endln:12:13
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiObject:
    \_Range: , line:12:8, endln:12:13
    |vpiObject:
    \_Constant: , line:12:9, endln:12:10
    |vpiObject:
    \_Constant: , line:12:11, endln:12:12
    |vpiObject:
    \_LogicNet: (work@bus_wr_rd_task.read_data), line:12:15, endln:12:24
      |vpiParent:
      \_Module: work@bus_wr_rd_task (work@bus_wr_rd_task), file:${SURELOG_DIR}/tests/SimpleTask/top_1.v, line:2:1, endln:93:12
      |vpiTypespec:
      \_RefTypespec: (work@bus_wr_rd_task.read_data), line:12:4, endln:12:13
        |vpiParent:
        \_LogicNet: (work@bus_wr_rd_task.read_data), line:12:15, endln:12:24
        |vpiFullName:work@bus_wr_rd_task.read_data
        |vpiActual:
        \_LogicTypespec: , line:12:4, endln:12:7
      |vpiName:read_data
      |vpiFullName:work@bus_wr_rd_task.read_data
      |vpiNetType:48
    |vpiObject:
    \_RefTypespec: (work@bus_wr_rd_task.read_data), line:12:4, endln:12:13
|vpiSourceFiles:
\_SourceFile: (top_2.v), file:${SURELOG_DIR}/tests/SimpleTask/top_2.v
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:top_2.v
  |vpiPreprocMacroDefinition:
  \_PreprocMacroDefinition: (append), line:4:1, endln:4:29
    |vpiParent:
    \_SourceFile: (top_2.v), file:${SURELOG_DIR}/tests/SimpleTask/top_2.v
    |vpiName:append
    |vpiNameStartColumn:9
    |vpiBodyStartColumn:19
  |vpiPreprocMacroDefinition:
  \_PreprocMacroDefinition: (append), line:5:1, endln:5:29
    |vpiParent:
    \_SourceFile: (top_2.v), file:${SURELOG_DIR}/tests/SimpleTask/top_2.v
    |vpiName:append
    |vpiNameStartColumn:9
    |vpiBodyStartColumn:19
  |vpiPreprocMacroDefinition:
  \_PreprocMacroDefinition: (my_macro), line:6:1, endln:9:29
    |vpiParent:
    \_SourceFile: (top_2.v), file:${SURELOG_DIR}/tests/SimpleTask/top_2.v
    |vpiName:my_macro
    |vpiNameStartColumn:9
    |vpiBodyStartColumn:26
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (my_macro), file:${SURELOG_DIR}/tests/SimpleTask/top_2.v, line:11:4, endln:11:23
    |vpiParent:
    \_SourceFile: (top_2.v), file:${SURELOG_DIR}/tests/SimpleTask/top_2.v
    |vpiName:my_macro
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (my_macro), line:6:1, endln:9:29
    |vpiSectionStartLine:6
    |vpiSectionStartColumn:26
    |vpiSectionEndLine:9
    |vpiSectionEndColumn:25
    |vpiSourceStartLine:11
    |vpiSourceStartColumn:4
    |vpiSourceEndLine:14
    |vpiSourceEndColumn:25
|vpiSourceFiles:
\_SourceFile: (top_3.v), file:${SURELOG_DIR}/tests/SimpleTask/top_3.v
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:top_3.v
  |vpiPreprocMacroDefinition:
  \_PreprocMacroDefinition: (append), line:4:1, endln:4:29
    |vpiParent:
    \_SourceFile: (top_3.v), file:${SURELOG_DIR}/tests/SimpleTask/top_3.v
    |vpiName:append
    |vpiNameStartColumn:9
    |vpiBodyStartColumn:19
  |vpiPreprocMacroDefinition:
  \_PreprocMacroDefinition: (append), line:5:1, endln:5:29
    |vpiParent:
    \_SourceFile: (top_3.v), file:${SURELOG_DIR}/tests/SimpleTask/top_3.v
    |vpiName:append
    |vpiNameStartColumn:9
    |vpiBodyStartColumn:19
  |vpiPreprocMacroDefinition:
  \_PreprocMacroDefinition: (my_macro), line:6:1, endln:9:29
    |vpiParent:
    \_SourceFile: (top_3.v), file:${SURELOG_DIR}/tests/SimpleTask/top_3.v
    |vpiName:my_macro
    |vpiNameStartColumn:9
    |vpiBodyStartColumn:26
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (my_macro), file:${SURELOG_DIR}/tests/SimpleTask/top_3.v, line:11:4, endln:11:23
    |vpiParent:
    \_SourceFile: (top_3.v), file:${SURELOG_DIR}/tests/SimpleTask/top_3.v
    |vpiName:my_macro
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (my_macro), line:6:1, endln:9:29
    |vpiSectionStartLine:6
    |vpiSectionStartColumn:26
    |vpiSectionEndLine:9
    |vpiSectionEndColumn:25
    |vpiSourceStartLine:11
    |vpiSourceStartColumn:4
    |vpiSourceEndLine:14
    |vpiSourceEndColumn:25
|vpiSourceFiles:
\_SourceFile: (top_4.v), file:${SURELOG_DIR}/tests/SimpleTask/top_4.v
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:top_4.v
  |vpiPreprocMacroDefinition:
  \_PreprocMacroDefinition: (append), line:4:1, endln:4:29
    |vpiParent:
    \_SourceFile: (top_4.v), file:${SURELOG_DIR}/tests/SimpleTask/top_4.v
    |vpiName:append
    |vpiNameStartColumn:9
    |vpiBodyStartColumn:19
  |vpiPreprocMacroDefinition:
  \_PreprocMacroDefinition: (append), line:5:1, endln:5:29
    |vpiParent:
    \_SourceFile: (top_4.v), file:${SURELOG_DIR}/tests/SimpleTask/top_4.v
    |vpiName:append
    |vpiNameStartColumn:9
    |vpiBodyStartColumn:19
  |vpiPreprocMacroDefinition:
  \_PreprocMacroDefinition: (my_macro), line:6:1, endln:9:29
    |vpiParent:
    \_SourceFile: (top_4.v), file:${SURELOG_DIR}/tests/SimpleTask/top_4.v
    |vpiName:my_macro
    |vpiNameStartColumn:9
    |vpiBodyStartColumn:26
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (my_macro), file:${SURELOG_DIR}/tests/SimpleTask/top_4.v, line:11:4, endln:11:23
    |vpiParent:
    \_SourceFile: (top_4.v), file:${SURELOG_DIR}/tests/SimpleTask/top_4.v
    |vpiName:my_macro
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (my_macro), line:6:1, endln:9:29
    |vpiSectionStartLine:6
    |vpiSectionStartColumn:26
    |vpiSectionEndLine:9
    |vpiSectionEndColumn:25
    |vpiSourceStartLine:11
    |vpiSourceStartColumn:4
    |vpiSourceEndLine:14
    |vpiSourceEndColumn:25
|vpiSourceFiles:
\_SourceFile: (top_5.v), file:${SURELOG_DIR}/tests/SimpleTask/top_5.v
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:top_5.v
  |vpiPreprocMacroDefinition:
  \_PreprocMacroDefinition: (append), line:4:1, endln:4:29
    |vpiParent:
    \_SourceFile: (top_5.v), file:${SURELOG_DIR}/tests/SimpleTask/top_5.v
    |vpiName:append
    |vpiNameStartColumn:9
    |vpiBodyStartColumn:19
  |vpiPreprocMacroDefinition:
  \_PreprocMacroDefinition: (my_macro), line:6:1, endln:9:29
    |vpiParent:
    \_SourceFile: (top_5.v), file:${SURELOG_DIR}/tests/SimpleTask/top_5.v
    |vpiName:my_macro
    |vpiNameStartColumn:9
    |vpiBodyStartColumn:26
  |vpiPreprocMacroDefinition:
  \_PreprocMacroDefinition: (append), line:11:1, endln:11:29
    |vpiParent:
    \_SourceFile: (top_5.v), file:${SURELOG_DIR}/tests/SimpleTask/top_5.v
    |vpiName:append
    |vpiNameStartColumn:9
    |vpiBodyStartColumn:19
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (my_macro), file:${SURELOG_DIR}/tests/SimpleTask/top_5.v, line:13:4, endln:13:23
    |vpiParent:
    \_SourceFile: (top_5.v), file:${SURELOG_DIR}/tests/SimpleTask/top_5.v
    |vpiName:my_macro
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (my_macro), line:6:1, endln:9:29
    |vpiSectionStartLine:6
    |vpiSectionStartColumn:26
    |vpiSectionEndLine:9
    |vpiSectionEndColumn:25
    |vpiSourceStartLine:13
    |vpiSourceStartColumn:4
    |vpiSourceEndLine:16
    |vpiSourceEndColumn:25
|vpiSourceFiles:
\_SourceFile: (top.v), file:${SURELOG_DIR}/tests/SimpleTask/top.v
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:top.v
  |vpiPreprocMacroDefinition:
  \_PreprocMacroDefinition: (append), line:4:1, endln:4:29
    |vpiParent:
    \_SourceFile: (top.v), file:${SURELOG_DIR}/tests/SimpleTask/top.v
    |vpiName:append
    |vpiNameStartColumn:9
    |vpiBodyStartColumn:19
  |vpiPreprocMacroDefinition:
  \_PreprocMacroDefinition: (my_macro), line:6:1, endln:9:29
    |vpiParent:
    \_SourceFile: (top.v), file:${SURELOG_DIR}/tests/SimpleTask/top.v
    |vpiName:my_macro
    |vpiNameStartColumn:9
    |vpiBodyStartColumn:26
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (my_macro), file:${SURELOG_DIR}/tests/SimpleTask/top.v, line:11:4, endln:11:23
    |vpiParent:
    \_SourceFile: (top.v), file:${SURELOG_DIR}/tests/SimpleTask/top.v
    |vpiName:my_macro
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (my_macro), line:6:1, endln:9:29
    |vpiSectionStartLine:6
    |vpiSectionStartColumn:26
    |vpiSectionEndLine:9
    |vpiSectionEndColumn:25
    |vpiSourceStartLine:11
    |vpiSourceStartColumn:4
    |vpiSourceEndLine:14
    |vpiSourceEndColumn:25
|vpiAllPackages:
\_Package: (builtin)
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (builtin)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:builtin
  |vpiInternalScope:
  \_ClassDefn: (builtin::array)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:
    \_Identifier: (array)
      |vpiParent:
      \_ClassDefn: (builtin::array)
      |vpiName:array
    |vpiFullName:builtin::array
  |vpiInternalScope:
  \_ClassDefn: (builtin::queue)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:
    \_Identifier: (queue)
      |vpiParent:
      \_ClassDefn: (builtin::queue)
      |vpiName:queue
    |vpiFullName:builtin::queue
  |vpiInternalScope:
  \_ClassDefn: (builtin::string)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:
    \_Identifier: (string)
      |vpiParent:
      \_ClassDefn: (builtin::string)
      |vpiName:string
    |vpiFullName:builtin::string
  |vpiInternalScope:
  \_ClassDefn: (builtin::system)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:
    \_Identifier: (system)
      |vpiParent:
      \_ClassDefn: (builtin::system)
      |vpiName:system
    |vpiFullName:builtin::system
  |vpiInternalScope:
  \_ClassDefn: (builtin::any_sverilog_class)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:
    \_Identifier: (any_sverilog_class)
      |vpiParent:
      \_ClassDefn: (builtin::any_sverilog_class)
      |vpiName:any_sverilog_class
    |vpiFullName:builtin::any_sverilog_class
  |vpiInternalScope:
  \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/SimpleTask/builtin.sv, line:1:3, endln:27:11
    |vpiParent:
    \_Package: (builtin)
    |vpiName:
    \_Identifier: (mailbox)
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/SimpleTask/builtin.sv, line:1:3, endln:27:11
      |vpiName:mailbox
    |vpiFullName:builtin::mailbox
    |vpiInternalScope:
    \_Function: (builtin::mailbox::new), line:3:5, endln:4:16
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/SimpleTask/builtin.sv, line:1:3, endln:27:11
      |vpiName:
      \_Identifier: (new)
        |vpiParent:
        \_Function: (builtin::mailbox::new), line:3:5, endln:4:16
        |vpiName:new
      |vpiFullName:builtin::mailbox::new
      |vpiTypedef:
      \_IntTypespec: , line:3:19, endln:3:22
        |vpiParent:
        \_Function: (builtin::mailbox::new), line:3:5, endln:4:16
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: , line:3:19, endln:3:22
      |vpiMethod:1
      |vpiIODecl:
      \_IODecl: (bound), line:3:23, endln:3:28
        |vpiParent:
        \_Function: (builtin::mailbox::new), line:3:5, endln:4:16
        |vpiDirection:1
        |vpiName:bound
        |vpiExpr:
        \_Constant: , line:3:31, endln:3:32
          |vpiParent:
          \_IODecl: (bound), line:3:23, endln:3:28
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
        |vpiTypedef:
        \_RefTypespec: (builtin::mailbox::new::bound), line:3:19, endln:3:22
          |vpiParent:
          \_IODecl: (bound), line:3:23, endln:3:28
          |vpiFullName:builtin::mailbox::new::bound
          |vpiActual:
          \_IntTypespec: , line:3:19, endln:3:22
    |vpiInternalScope:
    \_Function: (builtin::mailbox::num), line:6:5, endln:7:16
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/SimpleTask/builtin.sv, line:1:3, endln:27:11
      |vpiName:
      \_Identifier: (num)
        |vpiParent:
        \_Function: (builtin::mailbox::num), line:6:5, endln:7:16
        |vpiName:num
      |vpiFullName:builtin::mailbox::num
      |vpiTypedef:
      \_IntTypespec: , line:6:14, endln:6:17
        |vpiParent:
        \_Function: (builtin::mailbox::num), line:6:5, endln:7:16
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: , line:6:14, endln:6:17
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_RefTypespec: (builtin::mailbox::num), line:6:14, endln:6:17
        |vpiParent:
        \_Function: (builtin::mailbox::num), line:6:5, endln:7:16
        |vpiFullName:builtin::mailbox::num
        |vpiActual:
        \_IntTypespec: , line:6:14, endln:6:17
    |vpiInternalScope:
    \_Task: (builtin::mailbox::put), line:9:5, endln:10:12
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/SimpleTask/builtin.sv, line:1:3, endln:27:11
      |vpiName:
      \_Identifier: (put)
        |vpiParent:
        \_Task: (builtin::mailbox::put), line:9:5, endln:10:12
        |vpiName:put
      |vpiFullName:builtin::mailbox::put
      |vpiMethod:1
      |vpiVisibility:1
      |vpiIODecl:
      \_IODecl: (message), line:9:15, endln:9:22
        |vpiParent:
        \_Task: (builtin::mailbox::put), line:9:5, endln:10:12
        |vpiDirection:1
        |vpiName:message
    |vpiInternalScope:
    \_Function: (builtin::mailbox::try_put), line:12:5, endln:13:16
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/SimpleTask/builtin.sv, line:1:3, endln:27:11
      |vpiName:
      \_Identifier: (try_put)
        |vpiParent:
        \_Function: (builtin::mailbox::try_put), line:12:5, endln:13:16
        |vpiName:try_put
      |vpiFullName:builtin::mailbox::try_put
      |vpiTypedef:
      \_LogicTypespec: 
        |vpiParent:
        \_Function: (builtin::mailbox::try_put), line:12:5, endln:13:16
      |vpiImportTypespec:
      \_LogicTypespec: 
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_RefTypespec: (builtin::mailbox::try_put)
        |vpiParent:
        \_Function: (builtin::mailbox::try_put), line:12:5, endln:13:16
        |vpiFullName:builtin::mailbox::try_put
        |vpiActual:
        \_LogicTypespec: 
      |vpiIODecl:
      \_IODecl: (message), line:12:23, endln:12:30
        |vpiParent:
        \_Function: (builtin::mailbox::try_put), line:12:5, endln:13:16
        |vpiDirection:1
        |vpiName:message
    |vpiInternalScope:
    \_Task: (builtin::mailbox::get), line:15:5, endln:16:12
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/SimpleTask/builtin.sv, line:1:3, endln:27:11
      |vpiName:
      \_Identifier: (get)
        |vpiParent:
        \_Task: (builtin::mailbox::get), line:15:5, endln:16:12
        |vpiName:get
      |vpiFullName:builtin::mailbox::get
      |vpiMethod:1
      |vpiVisibility:1
      |vpiIODecl:
      \_IODecl: (message), line:15:19, endln:15:26
        |vpiParent:
        \_Task: (builtin::mailbox::get), line:15:5, endln:16:12
        |vpiDirection:6
        |vpiName:message
    |vpiInternalScope:
    \_Function: (builtin::mailbox::try_get), line:18:5, endln:19:16
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/SimpleTask/builtin.sv, line:1:3, endln:27:11
      |vpiName:
      \_Identifier: (try_get)
        |vpiParent:
        \_Function: (builtin::mailbox::try_get), line:18:5, endln:19:16
        |vpiName:try_get
      |vpiFullName:builtin::mailbox::try_get
      |vpiTypedef:
      \_IntTypespec: , line:18:14, endln:18:17
        |vpiParent:
        \_Function: (builtin::mailbox::try_get), line:18:5, endln:19:16
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: , line:18:14, endln:18:17
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_RefTypespec: (builtin::mailbox::try_get), line:18:14, endln:18:17
        |vpiParent:
        \_Function: (builtin::mailbox::try_get), line:18:5, endln:19:16
        |vpiFullName:builtin::mailbox::try_get
        |vpiActual:
        \_IntTypespec: , line:18:14, endln:18:17
      |vpiIODecl:
      \_IODecl: (message), line:18:31, endln:18:38
        |vpiParent:
        \_Function: (builtin::mailbox::try_get), line:18:5, endln:19:16
        |vpiDirection:6
        |vpiName:message
    |vpiInternalScope:
    \_Task: (builtin::mailbox::peek), line:21:5, endln:22:12
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/SimpleTask/builtin.sv, line:1:3, endln:27:11
      |vpiName:
      \_Identifier: (peek)
        |vpiParent:
        \_Task: (builtin::mailbox::peek), line:21:5, endln:22:12
        |vpiName:peek
      |vpiFullName:builtin::mailbox::peek
      |vpiMethod:1
      |vpiVisibility:1
      |vpiIODecl:
      \_IODecl: (message), line:21:20, endln:21:27
        |vpiParent:
        \_Task: (builtin::mailbox::peek), line:21:5, endln:22:12
        |vpiDirection:6
        |vpiName:message
    |vpiInternalScope:
    \_Function: (builtin::mailbox::try_peek), line:24:5, endln:25:16
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/SimpleTask/builtin.sv, line:1:3, endln:27:11
      |vpiName:
      \_Identifier: (try_peek)
        |vpiParent:
        \_Function: (builtin::mailbox::try_peek), line:24:5, endln:25:16
        |vpiName:try_peek
      |vpiFullName:builtin::mailbox::try_peek
      |vpiTypedef:
      \_IntTypespec: , line:24:14, endln:24:17
        |vpiParent:
        \_Function: (builtin::mailbox::try_peek), line:24:5, endln:25:16
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: , line:24:14, endln:24:17
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_RefTypespec: (builtin::mailbox::try_peek), line:24:14, endln:24:17
        |vpiParent:
        \_Function: (builtin::mailbox::try_peek), line:24:5, endln:25:16
        |vpiFullName:builtin::mailbox::try_peek
        |vpiActual:
        \_IntTypespec: , line:24:14, endln:24:17
      |vpiIODecl:
      \_IODecl: (message), line:24:31, endln:24:38
        |vpiParent:
        \_Function: (builtin::mailbox::try_peek), line:24:5, endln:25:16
        |vpiDirection:6
        |vpiName:message
    |vpiImportTypespec:
    \_Function: (builtin::mailbox::new), line:3:5, endln:4:16
    |vpiImportTypespec:
    \_Function: (builtin::mailbox::num), line:6:5, endln:7:16
    |vpiImportTypespec:
    \_Task: (builtin::mailbox::put), line:9:5, endln:10:12
    |vpiImportTypespec:
    \_Function: (builtin::mailbox::try_put), line:12:5, endln:13:16
    |vpiImportTypespec:
    \_Task: (builtin::mailbox::get), line:15:5, endln:16:12
    |vpiImportTypespec:
    \_Function: (builtin::mailbox::try_get), line:18:5, endln:19:16
    |vpiImportTypespec:
    \_Task: (builtin::mailbox::peek), line:21:5, endln:22:12
    |vpiImportTypespec:
    \_Function: (builtin::mailbox::try_peek), line:24:5, endln:25:16
    |vpiMethod:
    \_Function: (builtin::mailbox::new), line:3:5, endln:4:16
    |vpiMethod:
    \_Function: (builtin::mailbox::num), line:6:5, endln:7:16
    |vpiMethod:
    \_Task: (builtin::mailbox::put), line:9:5, endln:10:12
    |vpiMethod:
    \_Function: (builtin::mailbox::try_put), line:12:5, endln:13:16
    |vpiMethod:
    \_Task: (builtin::mailbox::get), line:15:5, endln:16:12
    |vpiMethod:
    \_Function: (builtin::mailbox::try_get), line:18:5, endln:19:16
    |vpiMethod:
    \_Task: (builtin::mailbox::peek), line:21:5, endln:22:12
    |vpiMethod:
    \_Function: (builtin::mailbox::try_peek), line:24:5, endln:25:16
  |vpiInternalScope:
  \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/SimpleTask/builtin.sv, line:30:3, endln:52:11
    |vpiParent:
    \_Package: (builtin)
    |vpiName:
    \_Identifier: (process)
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/SimpleTask/builtin.sv, line:30:3, endln:52:11
      |vpiName:process
    |vpiFullName:builtin::process
    |vpiInternalScope:
    \_Function: (builtin::process::self), line:34:5, endln:35:16
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/SimpleTask/builtin.sv, line:30:3, endln:52:11
      |vpiName:
      \_Identifier: (self)
        |vpiParent:
        \_Function: (builtin::process::self), line:34:5, endln:35:16
        |vpiName:self
      |vpiFullName:builtin::process::self
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_RefTypespec: (builtin::process::self::process), line:34:21, endln:34:28
        |vpiParent:
        \_Function: (builtin::process::self), line:34:5, endln:35:16
        |vpiName:process
        |vpiFullName:builtin::process::self::process
        |vpiActual:
        \_ClassTypespec: (process)
    |vpiInternalScope:
    \_Function: (builtin::process::status), line:37:5, endln:38:16
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/SimpleTask/builtin.sv, line:30:3, endln:52:11
      |vpiName:
      \_Identifier: (status)
        |vpiParent:
        \_Function: (builtin::process::status), line:37:5, endln:38:16
        |vpiName:status
      |vpiFullName:builtin::process::status
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_RefTypespec: (builtin::process::status::state), line:37:14, endln:37:19
        |vpiParent:
        \_Function: (builtin::process::status), line:37:5, endln:38:16
        |vpiName:state
        |vpiFullName:builtin::process::status::state
        |vpiActual:
        \_TypedefTypespec: (state), line:32:68, endln:32:73
    |vpiInternalScope:
    \_Task: (builtin::process::kill), line:40:5, endln:41:12
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/SimpleTask/builtin.sv, line:30:3, endln:52:11
      |vpiName:
      \_Identifier: (kill)
        |vpiParent:
        \_Task: (builtin::process::kill), line:40:5, endln:41:12
        |vpiName:kill
      |vpiFullName:builtin::process::kill
      |vpiMethod:1
      |vpiVisibility:1
    |vpiInternalScope:
    \_Task: (builtin::process::await), line:43:5, endln:44:12
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/SimpleTask/builtin.sv, line:30:3, endln:52:11
      |vpiName:
      \_Identifier: (await)
        |vpiParent:
        \_Task: (builtin::process::await), line:43:5, endln:44:12
        |vpiName:await
      |vpiFullName:builtin::process::await
      |vpiMethod:1
      |vpiVisibility:1
    |vpiInternalScope:
    \_Task: (builtin::process::suspend), line:46:5, endln:47:12
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/SimpleTask/builtin.sv, line:30:3, endln:52:11
      |vpiName:
      \_Identifier: (suspend)
        |vpiParent:
        \_Task: (builtin::process::suspend), line:46:5, endln:47:12
        |vpiName:suspend
      |vpiFullName:builtin::process::suspend
      |vpiMethod:1
      |vpiVisibility:1
    |vpiInternalScope:
    \_Task: (builtin::process::resume), line:49:5, endln:50:12
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/SimpleTask/builtin.sv, line:30:3, endln:52:11
      |vpiName:
      \_Identifier: (resume)
        |vpiParent:
        \_Task: (builtin::process::resume), line:49:5, endln:50:12
        |vpiName:resume
      |vpiFullName:builtin::process::resume
      |vpiMethod:1
      |vpiVisibility:1
    |vpiTypedef:
    \_EnumTypespec: , line:32:13, endln:32:73
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/SimpleTask/builtin.sv, line:30:3, endln:52:11
      |vpiEnumConst:
      \_EnumConst: (FINISHED), line:32:20, endln:32:28
        |vpiParent:
        \_EnumTypespec: , line:32:13, endln:32:73
        |vpiName:FINISHED
        |INT:0
        |vpiDecompile:0
        |vpiSize:64
      |vpiEnumConst:
      \_EnumConst: (RUNNING), line:32:30, endln:32:37
        |vpiParent:
        \_EnumTypespec: , line:32:13, endln:32:73
        |vpiName:RUNNING
        |INT:1
        |vpiDecompile:1
        |vpiSize:64
      |vpiEnumConst:
      \_EnumConst: (WAITING), line:32:39, endln:32:46
        |vpiParent:
        \_EnumTypespec: , line:32:13, endln:32:73
        |vpiName:WAITING
        |INT:2
        |vpiDecompile:2
        |vpiSize:64
      |vpiEnumConst:
      \_EnumConst: (SUSPENDED), line:32:48, endln:32:57
        |vpiParent:
        \_EnumTypespec: , line:32:13, endln:32:73
        |vpiName:SUSPENDED
        |INT:3
        |vpiDecompile:3
        |vpiSize:64
      |vpiEnumConst:
      \_EnumConst: (KILLED), line:32:59, endln:32:65
        |vpiParent:
        \_EnumTypespec: , line:32:13, endln:32:73
        |vpiName:KILLED
        |INT:4
        |vpiDecompile:4
        |vpiSize:64
    |vpiTypedef:
    \_TypedefTypespec: (state), line:32:68, endln:32:73
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/SimpleTask/builtin.sv, line:30:3, endln:52:11
      |vpiName:
      \_Identifier: (state)
        |vpiParent:
        \_TypedefTypespec: (state), line:32:68, endln:32:73
        |vpiName:state
      |vpiTypedefAlias:
      \_RefTypespec: (builtin::process::state), line:32:13, endln:32:67
        |vpiParent:
        \_TypedefTypespec: (state), line:32:68, endln:32:73
        |vpiFullName:builtin::process::state
        |vpiActual:
        \_EnumTypespec: , line:32:13, endln:32:73
    |vpiImportTypespec:
    \_EnumTypespec: , line:32:13, endln:32:73
    |vpiImportTypespec:
    \_TypedefTypespec: (state), line:32:68, endln:32:73
    |vpiImportTypespec:
    \_Function: (builtin::process::self), line:34:5, endln:35:16
    |vpiImportTypespec:
    \_Function: (builtin::process::status), line:37:5, endln:38:16
    |vpiImportTypespec:
    \_Task: (builtin::process::kill), line:40:5, endln:41:12
    |vpiImportTypespec:
    \_Task: (builtin::process::await), line:43:5, endln:44:12
    |vpiImportTypespec:
    \_Task: (builtin::process::suspend), line:46:5, endln:47:12
    |vpiImportTypespec:
    \_Task: (builtin::process::resume), line:49:5, endln:50:12
    |vpiMethod:
    \_Function: (builtin::process::self), line:34:5, endln:35:16
    |vpiMethod:
    \_Function: (builtin::process::status), line:37:5, endln:38:16
    |vpiMethod:
    \_Task: (builtin::process::kill), line:40:5, endln:41:12
    |vpiMethod:
    \_Task: (builtin::process::await), line:43:5, endln:44:12
    |vpiMethod:
    \_Task: (builtin::process::suspend), line:46:5, endln:47:12
    |vpiMethod:
    \_Task: (builtin::process::resume), line:49:5, endln:50:12
  |vpiInternalScope:
  \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/SimpleTask/builtin.sv, line:55:3, endln:69:11
    |vpiParent:
    \_Package: (builtin)
    |vpiName:
    \_Identifier: (semaphore)
      |vpiParent:
      \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/SimpleTask/builtin.sv, line:55:3, endln:69:11
      |vpiName:semaphore
    |vpiFullName:builtin::semaphore
    |vpiInternalScope:
    \_Function: (builtin::semaphore::new), line:57:5, endln:58:16
      |vpiParent:
      \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/SimpleTask/builtin.sv, line:55:3, endln:69:11
      |vpiName:
      \_Identifier: (new)
        |vpiParent:
        \_Function: (builtin::semaphore::new), line:57:5, endln:58:16
        |vpiName:new
      |vpiFullName:builtin::semaphore::new
      |vpiTypedef:
      \_IntTypespec: , line:57:18, endln:57:21
        |vpiParent:
        \_Function: (builtin::semaphore::new), line:57:5, endln:58:16
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: , line:57:18, endln:57:21
      |vpiMethod:1
      |vpiIODecl:
      \_IODecl: (keyCount), line:57:22, endln:57:30
        |vpiParent:
        \_Function: (builtin::semaphore::new), line:57:5, endln:58:16
        |vpiDirection:1
        |vpiName:keyCount
        |vpiExpr:
        \_Constant: , line:57:33, endln:57:34
          |vpiParent:
          \_IODecl: (keyCount), line:57:22, endln:57:30
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
        |vpiTypedef:
        \_RefTypespec: (builtin::semaphore::new::keyCount), line:57:18, endln:57:21
          |vpiParent:
          \_IODecl: (keyCount), line:57:22, endln:57:30
          |vpiFullName:builtin::semaphore::new::keyCount
          |vpiActual:
          \_IntTypespec: , line:57:18, endln:57:21
    |vpiInternalScope:
    \_Task: (builtin::semaphore::put), line:60:5, endln:61:12
      |vpiParent:
      \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/SimpleTask/builtin.sv, line:55:3, endln:69:11
      |vpiName:
      \_Identifier: (put)
        |vpiParent:
        \_Task: (builtin::semaphore::put), line:60:5, endln:61:12
        |vpiName:put
      |vpiFullName:builtin::semaphore::put
      |vpiTypedef:
      \_IntTypespec: , line:60:14, endln:60:17
        |vpiParent:
        \_Task: (builtin::semaphore::put), line:60:5, endln:61:12
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: , line:60:14, endln:60:17
      |vpiMethod:1
      |vpiVisibility:1
      |vpiIODecl:
      \_IODecl: (keyCount), line:60:18, endln:60:26
        |vpiParent:
        \_Task: (builtin::semaphore::put), line:60:5, endln:61:12
        |vpiDirection:1
        |vpiName:keyCount
        |vpiExpr:
        \_Constant: , line:60:29, endln:60:30
          |vpiParent:
          \_IODecl: (keyCount), line:60:18, endln:60:26
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiTypedef:
        \_RefTypespec: (builtin::semaphore::put::keyCount), line:60:14, endln:60:17
          |vpiParent:
          \_IODecl: (keyCount), line:60:18, endln:60:26
          |vpiFullName:builtin::semaphore::put::keyCount
          |vpiActual:
          \_IntTypespec: , line:60:14, endln:60:17
    |vpiInternalScope:
    \_Task: (builtin::semaphore::get), line:63:5, endln:64:12
      |vpiParent:
      \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/SimpleTask/builtin.sv, line:55:3, endln:69:11
      |vpiName:
      \_Identifier: (get)
        |vpiParent:
        \_Task: (builtin::semaphore::get), line:63:5, endln:64:12
        |vpiName:get
      |vpiFullName:builtin::semaphore::get
      |vpiTypedef:
      \_IntTypespec: , line:63:14, endln:63:17
        |vpiParent:
        \_Task: (builtin::semaphore::get), line:63:5, endln:64:12
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: , line:63:14, endln:63:17
      |vpiMethod:1
      |vpiVisibility:1
      |vpiIODecl:
      \_IODecl: (keyCount), line:63:18, endln:63:26
        |vpiParent:
        \_Task: (builtin::semaphore::get), line:63:5, endln:64:12
        |vpiDirection:1
        |vpiName:keyCount
        |vpiExpr:
        \_Constant: , line:63:29, endln:63:30
          |vpiParent:
          \_IODecl: (keyCount), line:63:18, endln:63:26
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiTypedef:
        \_RefTypespec: (builtin::semaphore::get::keyCount), line:63:14, endln:63:17
          |vpiParent:
          \_IODecl: (keyCount), line:63:18, endln:63:26
          |vpiFullName:builtin::semaphore::get::keyCount
          |vpiActual:
          \_IntTypespec: , line:63:14, endln:63:17
    |vpiInternalScope:
    \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
      |vpiParent:
      \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/SimpleTask/builtin.sv, line:55:3, endln:69:11
      |vpiName:
      \_Identifier: (try_get)
        |vpiParent:
        \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
        |vpiName:try_get
      |vpiFullName:builtin::semaphore::try_get
      |vpiTypedef:
      \_IntTypespec: , line:66:14, endln:66:17
        |vpiParent:
        \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: , line:66:14, endln:66:17
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_RefTypespec: (builtin::semaphore::try_get), line:66:14, endln:66:17
        |vpiParent:
        \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
        |vpiFullName:builtin::semaphore::try_get
        |vpiActual:
        \_IntTypespec: , line:66:14, endln:66:17
      |vpiIODecl:
      \_IODecl: (keyCount), line:66:30, endln:66:38
        |vpiParent:
        \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
        |vpiDirection:1
        |vpiName:keyCount
        |vpiExpr:
        \_Constant: , line:66:41, endln:66:42
          |vpiParent:
          \_IODecl: (keyCount), line:66:30, endln:66:38
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiTypedef:
        \_RefTypespec: (builtin::semaphore::try_get::keyCount), line:66:26, endln:66:29
          |vpiParent:
          \_IODecl: (keyCount), line:66:30, endln:66:38
          |vpiFullName:builtin::semaphore::try_get::keyCount
          |vpiActual:
          \_IntTypespec: , line:66:14, endln:66:17
    |vpiImportTypespec:
    \_Function: (builtin::semaphore::new), line:57:5, endln:58:16
    |vpiImportTypespec:
    \_Task: (builtin::semaphore::put), line:60:5, endln:61:12
    |vpiImportTypespec:
    \_Task: (builtin::semaphore::get), line:63:5, endln:64:12
    |vpiImportTypespec:
    \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
    |vpiMethod:
    \_Function: (builtin::semaphore::new), line:57:5, endln:58:16
    |vpiMethod:
    \_Task: (builtin::semaphore::put), line:60:5, endln:61:12
    |vpiMethod:
    \_Task: (builtin::semaphore::get), line:63:5, endln:64:12
    |vpiMethod:
    \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
  |vpiTypedef:
  \_ClassTypespec: (array)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:array
    |vpiClassDefn:
    \_ClassDefn: (builtin::array)
  |vpiTypedef:
  \_ClassTypespec: (queue)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:queue
    |vpiClassDefn:
    \_ClassDefn: (builtin::queue)
  |vpiTypedef:
  \_ClassTypespec: (string)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:string
    |vpiClassDefn:
    \_ClassDefn: (builtin::string)
  |vpiTypedef:
  \_ClassTypespec: (system)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:system
    |vpiClassDefn:
    \_ClassDefn: (builtin::system)
  |vpiTypedef:
  \_ClassTypespec: (any_sverilog_class)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:any_sverilog_class
    |vpiClassDefn:
    \_ClassDefn: (builtin::any_sverilog_class)
  |vpiTypedef:
  \_ClassTypespec: (mailbox)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:mailbox
    |vpiClassDefn:
    \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/SimpleTask/builtin.sv, line:1:3, endln:27:11
  |vpiTypedef:
  \_ClassTypespec: (process)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:process
    |vpiClassDefn:
    \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/SimpleTask/builtin.sv, line:30:3, endln:52:11
  |vpiTypedef:
  \_ClassTypespec: (semaphore)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:semaphore
    |vpiClassDefn:
    \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/SimpleTask/builtin.sv, line:55:3, endln:69:11
  |vpiImportTypespec:
  \_ClassDefn: (builtin::array)
  |vpiImportTypespec:
  \_ClassTypespec: (array)
  |vpiImportTypespec:
  \_ClassDefn: (builtin::queue)
  |vpiImportTypespec:
  \_ClassTypespec: (queue)
  |vpiImportTypespec:
  \_ClassDefn: (builtin::string)
  |vpiImportTypespec:
  \_ClassTypespec: (string)
  |vpiImportTypespec:
  \_ClassDefn: (builtin::system)
  |vpiImportTypespec:
  \_ClassTypespec: (system)
  |vpiImportTypespec:
  \_ClassDefn: (builtin::any_sverilog_class)
  |vpiImportTypespec:
  \_ClassTypespec: (any_sverilog_class)
  |vpiImportTypespec:
  \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/SimpleTask/builtin.sv, line:1:3, endln:27:11
  |vpiImportTypespec:
  \_ClassTypespec: (mailbox)
  |vpiImportTypespec:
  \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/SimpleTask/builtin.sv, line:30:3, endln:52:11
  |vpiImportTypespec:
  \_ClassTypespec: (process)
  |vpiImportTypespec:
  \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/SimpleTask/builtin.sv, line:55:3, endln:69:11
  |vpiImportTypespec:
  \_ClassTypespec: (semaphore)
  |vpiClassDefn:
  \_ClassDefn: (builtin::array)
  |vpiClassDefn:
  \_ClassDefn: (builtin::queue)
  |vpiClassDefn:
  \_ClassDefn: (builtin::string)
  |vpiClassDefn:
  \_ClassDefn: (builtin::system)
  |vpiClassDefn:
  \_ClassDefn: (builtin::any_sverilog_class)
  |vpiClassDefn:
  \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/SimpleTask/builtin.sv, line:1:3, endln:27:11
  |vpiClassDefn:
  \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/SimpleTask/builtin.sv, line:30:3, endln:52:11
  |vpiClassDefn:
  \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/SimpleTask/builtin.sv, line:55:3, endln:69:11
|vpiAllModules:
\_Module: work@bus_wr_rd_task (work@bus_wr_rd_task), file:${SURELOG_DIR}/tests/SimpleTask/top_1.v, line:2:1, endln:93:12
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@bus_wr_rd_task)
    |vpiParent:
    \_Module: work@bus_wr_rd_task (work@bus_wr_rd_task), file:${SURELOG_DIR}/tests/SimpleTask/top_1.v, line:2:1, endln:93:12
    |vpiName:work@bus_wr_rd_task
  |vpiInternalScope:
  \_Task: (work@bus_wr_rd_task.cpu_read), line:38:3, endln:57:10
    |vpiParent:
    \_Module: work@bus_wr_rd_task (work@bus_wr_rd_task), file:${SURELOG_DIR}/tests/SimpleTask/top_1.v, line:2:1, endln:93:12
    |vpiName:
    \_Identifier: (cpu_read)
      |vpiParent:
      \_Task: (work@bus_wr_rd_task.cpu_read), line:38:3, endln:57:10
      |vpiName:cpu_read
    |vpiFullName:work@bus_wr_rd_task.cpu_read
    |vpiInternalScope:
    \_Begin: (work@bus_wr_rd_task.cpu_read), line:41:5, endln:56:8
      |vpiParent:
      \_Task: (work@bus_wr_rd_task.cpu_read), line:38:3, endln:57:10
      |vpiFullName:work@bus_wr_rd_task.cpu_read
      |vpiStmt:
      \_SysFuncCall: ($display), line:42:7, endln:42:71
        |vpiParent:
        \_Begin: (work@bus_wr_rd_task.cpu_read), line:41:5, endln:56:8
        |vpiArgument:
        \_Constant: , line:42:17, endln:42:54
          |vpiParent:
          \_SysFuncCall: ($display), line:42:7, endln:42:71
          |vpiDecompile:"%g CPU Read  task with address : %h"
          |vpiSize:280
          |STRING:%g CPU Read  task with address : %h
          |vpiConstType:6
        |vpiArgument:
        \_SysFuncCall: ($time), line:42:56, endln:42:61
          |vpiParent:
          \_SysFuncCall: ($display), line:42:7, endln:42:71
          |vpiName:
          \_Identifier: ($time)
            |vpiParent:
            \_SysFuncCall: ($time), line:42:56, endln:42:61
            |vpiName:$time
        |vpiArgument:
        \_RefObj: (work@bus_wr_rd_task.cpu_read.address), line:42:63, endln:42:70
          |vpiParent:
          \_SysFuncCall: ($display), line:42:7, endln:42:71
          |vpiName:address
          |vpiFullName:work@bus_wr_rd_task.cpu_read.address
          |vpiActual:
          \_IODecl: (address), line:39:18, endln:39:25
        |vpiName:
        \_Identifier: ($display)
          |vpiParent:
          \_SysFuncCall: ($display), line:42:7, endln:42:71
          |vpiName:$display
      |vpiStmt:
      \_SysFuncCall: ($display), line:43:7, endln:43:70
        |vpiParent:
        \_Begin: (work@bus_wr_rd_task.cpu_read), line:41:5, endln:56:8
        |vpiArgument:
        \_Constant: , line:43:17, endln:43:62
          |vpiParent:
          \_SysFuncCall: ($display), line:43:7, endln:43:70
          |vpiDecompile:"%g  -> Driving CE, RD and ADDRESS on to bus"
          |vpiSize:344
          |STRING:%g  -> Driving CE, RD and ADDRESS on to bus
          |vpiConstType:6
        |vpiArgument:
        \_SysFuncCall: ($time), line:43:64, endln:43:69
          |vpiParent:
          \_SysFuncCall: ($display), line:43:7, endln:43:70
          |vpiName:
          \_Identifier: ($time)
            |vpiParent:
            \_SysFuncCall: ($time), line:43:64, endln:43:69
            |vpiName:$time
        |vpiName:
        \_Identifier: ($display)
          |vpiParent:
          \_SysFuncCall: ($display), line:43:7, endln:43:70
          |vpiName:$display
      |vpiStmt:
      \_EventControl: , line:44:7, endln:44:22
        |vpiParent:
        \_Begin: (work@bus_wr_rd_task.cpu_read), line:41:5, endln:56:8
        |vpiCondition:
        \_Operation: , line:44:10, endln:44:21
          |vpiParent:
          \_EventControl: , line:44:7, endln:44:22
          |vpiOpType:39
          |vpiOperand:
          \_RefObj: (work@bus_wr_rd_task.cpu_read.clk), line:44:18, endln:44:21
            |vpiParent:
            \_Operation: , line:44:10, endln:44:21
            |vpiName:clk
            |vpiFullName:work@bus_wr_rd_task.cpu_read.clk
            |vpiActual:
            \_LogicNet: (work@bus_wr_rd_task.clk), line:10:8, endln:10:11
      |vpiStmt:
      \_Assignment: , line:45:7, endln:45:21
        |vpiParent:
        \_Begin: (work@bus_wr_rd_task.cpu_read), line:41:5, endln:56:8
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_RefObj: (work@bus_wr_rd_task.cpu_read.address), line:45:14, endln:45:21
          |vpiParent:
          \_Assignment: , line:45:7, endln:45:21
          |vpiName:address
          |vpiFullName:work@bus_wr_rd_task.cpu_read.address
          |vpiActual:
          \_IODecl: (address), line:39:18, endln:39:25
        |vpiLhs:
        \_RefObj: (work@bus_wr_rd_task.cpu_read.addr), line:45:7, endln:45:11
          |vpiParent:
          \_Assignment: , line:45:7, endln:45:21
          |vpiName:addr
          |vpiFullName:work@bus_wr_rd_task.cpu_read.addr
          |vpiActual:
          \_LogicNet: (work@bus_wr_rd_task.addr), line:11:15, endln:11:19
      |vpiStmt:
      \_Assignment: , line:46:7, endln:46:13
        |vpiParent:
        \_Begin: (work@bus_wr_rd_task.cpu_read), line:41:5, endln:56:8
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_Constant: , line:46:12, endln:46:13
          |vpiParent:
          \_Assignment: , line:46:7, endln:46:13
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiLhs:
        \_RefObj: (work@bus_wr_rd_task.cpu_read.ce), line:46:7, endln:46:9
          |vpiParent:
          \_Assignment: , line:46:7, endln:46:13
          |vpiName:ce
          |vpiFullName:work@bus_wr_rd_task.cpu_read.ce
          |vpiActual:
          \_LogicNet: (work@bus_wr_rd_task.ce), line:10:18, endln:10:20
      |vpiStmt:
      \_Assignment: , line:47:7, endln:47:13
        |vpiParent:
        \_Begin: (work@bus_wr_rd_task.cpu_read), line:41:5, endln:56:8
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_Constant: , line:47:12, endln:47:13
          |vpiParent:
          \_Assignment: , line:47:7, endln:47:13
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiLhs:
        \_RefObj: (work@bus_wr_rd_task.cpu_read.rd), line:47:7, endln:47:9
          |vpiParent:
          \_Assignment: , line:47:7, endln:47:13
          |vpiName:rd
          |vpiFullName:work@bus_wr_rd_task.cpu_read.rd
          |vpiActual:
          \_LogicNet: (work@bus_wr_rd_task.rd), line:10:12, endln:10:14
      |vpiStmt:
      \_EventControl: , line:48:7, endln:48:22
        |vpiParent:
        \_Begin: (work@bus_wr_rd_task.cpu_read), line:41:5, endln:56:8
        |vpiCondition:
        \_Operation: , line:48:10, endln:48:21
          |vpiParent:
          \_EventControl: , line:48:7, endln:48:22
          |vpiOpType:40
          |vpiOperand:
          \_RefObj: (work@bus_wr_rd_task.cpu_read.clk), line:48:18, endln:48:21
            |vpiParent:
            \_Operation: , line:48:10, endln:48:21
            |vpiName:clk
            |vpiFullName:work@bus_wr_rd_task.cpu_read.clk
            |vpiActual:
            \_LogicNet: (work@bus_wr_rd_task.clk), line:10:8, endln:10:11
      |vpiStmt:
      \_Assignment: , line:49:7, endln:49:21
        |vpiParent:
        \_Begin: (work@bus_wr_rd_task.cpu_read), line:41:5, endln:56:8
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_RefObj: (work@bus_wr_rd_task.cpu_read.data_rd), line:49:14, endln:49:21
          |vpiParent:
          \_Assignment: , line:49:7, endln:49:21
          |vpiName:data_rd
          |vpiFullName:work@bus_wr_rd_task.cpu_read.data_rd
          |vpiActual:
          \_LogicNet: (work@bus_wr_rd_task.data_rd), line:11:28, endln:11:35
        |vpiLhs:
        \_RefObj: (work@bus_wr_rd_task.cpu_read.data), line:49:7, endln:49:11
          |vpiParent:
          \_Assignment: , line:49:7, endln:49:21
          |vpiName:data
          |vpiFullName:work@bus_wr_rd_task.cpu_read.data
          |vpiActual:
          \_IODecl: (data), line:40:18, endln:40:22
      |vpiStmt:
      \_EventControl: , line:50:7, endln:50:22
        |vpiParent:
        \_Begin: (work@bus_wr_rd_task.cpu_read), line:41:5, endln:56:8
        |vpiCondition:
        \_Operation: , line:50:10, endln:50:21
          |vpiParent:
          \_EventControl: , line:50:7, endln:50:22
          |vpiOpType:39
          |vpiOperand:
          \_RefObj: (work@bus_wr_rd_task.cpu_read.clk), line:50:18, endln:50:21
            |vpiParent:
            \_Operation: , line:50:10, endln:50:21
            |vpiName:clk
            |vpiFullName:work@bus_wr_rd_task.cpu_read.clk
            |vpiActual:
            \_LogicNet: (work@bus_wr_rd_task.clk), line:10:8, endln:10:11
      |vpiStmt:
      \_Assignment: , line:51:7, endln:51:15
        |vpiParent:
        \_Begin: (work@bus_wr_rd_task.cpu_read), line:41:5, endln:56:8
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_Constant: , line:51:14, endln:51:15
          |vpiParent:
          \_Assignment: , line:51:7, endln:51:15
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
        |vpiLhs:
        \_RefObj: (work@bus_wr_rd_task.cpu_read.addr), line:51:7, endln:51:11
          |vpiParent:
          \_Assignment: , line:51:7, endln:51:15
          |vpiName:addr
          |vpiFullName:work@bus_wr_rd_task.cpu_read.addr
          |vpiActual:
          \_LogicNet: (work@bus_wr_rd_task.addr), line:11:15, endln:11:19
      |vpiStmt:
      \_Assignment: , line:52:7, endln:52:13
        |vpiParent:
        \_Begin: (work@bus_wr_rd_task.cpu_read), line:41:5, endln:56:8
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_Constant: , line:52:12, endln:52:13
          |vpiParent:
          \_Assignment: , line:52:7, endln:52:13
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
        |vpiLhs:
        \_RefObj: (work@bus_wr_rd_task.cpu_read.ce), line:52:7, endln:52:9
          |vpiParent:
          \_Assignment: , line:52:7, endln:52:13
          |vpiName:ce
          |vpiFullName:work@bus_wr_rd_task.cpu_read.ce
          |vpiActual:
          \_LogicNet: (work@bus_wr_rd_task.ce), line:10:18, endln:10:20
      |vpiStmt:
      \_Assignment: , line:53:7, endln:53:13
        |vpiParent:
        \_Begin: (work@bus_wr_rd_task.cpu_read), line:41:5, endln:56:8
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_Constant: , line:53:12, endln:53:13
          |vpiParent:
          \_Assignment: , line:53:7, endln:53:13
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
        |vpiLhs:
        \_RefObj: (work@bus_wr_rd_task.cpu_read.rd), line:53:7, endln:53:9
          |vpiParent:
          \_Assignment: , line:53:7, endln:53:13
          |vpiName:rd
          |vpiFullName:work@bus_wr_rd_task.cpu_read.rd
          |vpiActual:
          \_LogicNet: (work@bus_wr_rd_task.rd), line:10:12, endln:10:14
      |vpiStmt:
      \_SysFuncCall: ($display), line:54:7, endln:54:68
        |vpiParent:
        \_Begin: (work@bus_wr_rd_task.cpu_read), line:41:5, endln:56:8
        |vpiArgument:
        \_Constant: , line:54:17, endln:54:54
          |vpiParent:
          \_SysFuncCall: ($display), line:54:7, endln:54:68
          |vpiDecompile:"%g CPU Read  data              : %h"
          |vpiSize:280
          |STRING:%g CPU Read  data              : %h
          |vpiConstType:6
        |vpiArgument:
        \_SysFuncCall: ($time), line:54:56, endln:54:61
          |vpiParent:
          \_SysFuncCall: ($display), line:54:7, endln:54:68
          |vpiName:
          \_Identifier: ($time)
            |vpiParent:
            \_SysFuncCall: ($time), line:54:56, endln:54:61
            |vpiName:$time
        |vpiArgument:
        \_RefObj: (work@bus_wr_rd_task.cpu_read.data), line:54:63, endln:54:67
          |vpiParent:
          \_SysFuncCall: ($display), line:54:7, endln:54:68
          |vpiName:data
          |vpiFullName:work@bus_wr_rd_task.cpu_read.data
          |vpiActual:
          \_IODecl: (data), line:40:18, endln:40:22
        |vpiName:
        \_Identifier: ($display)
          |vpiParent:
          \_SysFuncCall: ($display), line:54:7, endln:54:68
          |vpiName:$display
      |vpiStmt:
      \_SysFuncCall: ($display), line:55:7, endln:55:42
        |vpiParent:
        \_Begin: (work@bus_wr_rd_task.cpu_read), line:41:5, endln:56:8
        |vpiArgument:
        \_Constant: , line:55:17, endln:55:41
          |vpiParent:
          \_SysFuncCall: ($display), line:55:7, endln:55:42
          |vpiDecompile:"======================"
          |vpiSize:176
          |STRING:======================
          |vpiConstType:6
        |vpiName:
        \_Identifier: ($display)
          |vpiParent:
          \_SysFuncCall: ($display), line:55:7, endln:55:42
          |vpiName:$display
    |vpiTypedef:
    \_LogicTypespec: , line:39:11, endln:39:16
      |vpiParent:
      \_Task: (work@bus_wr_rd_task.cpu_read), line:38:3, endln:57:10
      |vpiRange:
      \_Range: , line:39:11, endln:39:16
        |vpiParent:
        \_LogicTypespec: , line:39:11, endln:39:16
        |vpiLeftRange:
        \_Constant: , line:39:12, endln:39:13
          |vpiParent:
          \_Range: , line:39:11, endln:39:16
          |vpiDecompile:7
          |vpiSize:64
          |UINT:7
          |vpiConstType:9
        |vpiRightRange:
        \_Constant: , line:39:14, endln:39:15
          |vpiParent:
          \_Range: , line:39:11, endln:39:16
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiTypedef:
    \_LogicTypespec: , line:40:12, endln:40:17
      |vpiParent:
      \_Task: (work@bus_wr_rd_task.cpu_read), line:38:3, endln:57:10
      |vpiRange:
      \_Range: , line:40:12, endln:40:17
        |vpiParent:
        \_LogicTypespec: , line:40:12, endln:40:17
        |vpiLeftRange:
        \_Constant: , line:40:13, endln:40:14
          |vpiParent:
          \_Range: , line:40:12, endln:40:17
          |vpiDecompile:7
          |vpiSize:64
          |UINT:7
          |vpiConstType:9
        |vpiRightRange:
        \_Constant: , line:40:15, endln:40:16
          |vpiParent:
          \_Range: , line:40:12, endln:40:17
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiImportTypespec:
    \_LogicTypespec: , line:39:11, endln:39:16
    |vpiImportTypespec:
    \_LogicTypespec: , line:40:12, endln:40:17
    |vpiVisibility:1
    |vpiIODecl:
    \_IODecl: (address), line:39:18, endln:39:25
      |vpiParent:
      \_Task: (work@bus_wr_rd_task.cpu_read), line:38:3, endln:57:10
      |vpiDirection:1
      |vpiName:address
      |vpiTypedef:
      \_RefTypespec: (work@bus_wr_rd_task.cpu_read.address), line:39:11, endln:39:16
        |vpiParent:
        \_IODecl: (address), line:39:18, endln:39:25
        |vpiFullName:work@bus_wr_rd_task.cpu_read.address
        |vpiActual:
        \_LogicTypespec: , line:39:11, endln:39:16
    |vpiIODecl:
    \_IODecl: (data), line:40:18, endln:40:22
      |vpiParent:
      \_Task: (work@bus_wr_rd_task.cpu_read), line:38:3, endln:57:10
      |vpiDirection:2
      |vpiName:data
      |vpiTypedef:
      \_RefTypespec: (work@bus_wr_rd_task.cpu_read.data), line:40:12, endln:40:17
        |vpiParent:
        \_IODecl: (data), line:40:18, endln:40:22
        |vpiFullName:work@bus_wr_rd_task.cpu_read.data
        |vpiActual:
        \_LogicTypespec: , line:40:12, endln:40:17
    |vpiStmt:
    \_Begin: (work@bus_wr_rd_task.cpu_read), line:41:5, endln:56:8
  |vpiInternalScope:
  \_Task: (work@bus_wr_rd_task.cpu_write), line:59:3, endln:78:10
    |vpiParent:
    \_Module: work@bus_wr_rd_task (work@bus_wr_rd_task), file:${SURELOG_DIR}/tests/SimpleTask/top_1.v, line:2:1, endln:93:12
    |vpiName:
    \_Identifier: (cpu_write)
      |vpiParent:
      \_Task: (work@bus_wr_rd_task.cpu_write), line:59:3, endln:78:10
      |vpiName:cpu_write
    |vpiFullName:work@bus_wr_rd_task.cpu_write
    |vpiInternalScope:
    \_Begin: (work@bus_wr_rd_task.cpu_write), line:62:5, endln:77:8
      |vpiParent:
      \_Task: (work@bus_wr_rd_task.cpu_write), line:59:3, endln:78:10
      |vpiFullName:work@bus_wr_rd_task.cpu_write
      |vpiStmt:
      \_SysFuncCall: ($display), line:63:7, endln:64:29
        |vpiParent:
        \_Begin: (work@bus_wr_rd_task.cpu_write), line:62:5, endln:77:8
        |vpiArgument:
        \_Constant: , line:63:17, endln:63:64
          |vpiParent:
          \_SysFuncCall: ($display), line:63:7, endln:64:29
          |vpiDecompile:"%g CPU Write task with address : %h Data : %h"
          |vpiSize:360
          |STRING:%g CPU Write task with address : %h Data : %h
          |vpiConstType:6
        |vpiArgument:
        \_SysFuncCall: ($time), line:64:9, endln:64:14
          |vpiParent:
          \_SysFuncCall: ($display), line:63:7, endln:64:29
          |vpiName:
          \_Identifier: ($time)
            |vpiParent:
            \_SysFuncCall: ($time), line:64:9, endln:64:14
            |vpiName:$time
        |vpiArgument:
        \_RefObj: (work@bus_wr_rd_task.cpu_write.address), line:64:16, endln:64:23
          |vpiParent:
          \_SysFuncCall: ($display), line:63:7, endln:64:29
          |vpiName:address
          |vpiFullName:work@bus_wr_rd_task.cpu_write.address
          |vpiActual:
          \_IODecl: (address), line:60:18, endln:60:25
        |vpiArgument:
        \_RefObj: (work@bus_wr_rd_task.cpu_write.data), line:64:24, endln:64:28
          |vpiParent:
          \_SysFuncCall: ($display), line:63:7, endln:64:29
          |vpiName:data
          |vpiFullName:work@bus_wr_rd_task.cpu_write.data
          |vpiActual:
          \_IODecl: (data), line:61:17, endln:61:21
        |vpiName:
        \_Identifier: ($display)
          |vpiParent:
          \_SysFuncCall: ($display), line:63:7, endln:64:29
          |vpiName:$display
      |vpiStmt:
      \_SysFuncCall: ($display), line:65:7, endln:66:15
        |vpiParent:
        \_Begin: (work@bus_wr_rd_task.cpu_write), line:62:5, endln:77:8
        |vpiArgument:
        \_Constant: , line:65:17, endln:65:71
          |vpiParent:
          \_SysFuncCall: ($display), line:65:7, endln:66:15
          |vpiDecompile:"%g  -> Driving CE, WR, WR data and ADDRESS on to bus"
          |vpiSize:416
          |STRING:%g  -> Driving CE, WR, WR data and ADDRESS on to bus
          |vpiConstType:6
        |vpiArgument:
        \_SysFuncCall: ($time), line:66:9, endln:66:14
          |vpiParent:
          \_SysFuncCall: ($display), line:65:7, endln:66:15
          |vpiName:
          \_Identifier: ($time)
            |vpiParent:
            \_SysFuncCall: ($time), line:66:9, endln:66:14
            |vpiName:$time
        |vpiName:
        \_Identifier: ($display)
          |vpiParent:
          \_SysFuncCall: ($display), line:65:7, endln:66:15
          |vpiName:$display
      |vpiStmt:
      \_EventControl: , line:67:7, endln:67:22
        |vpiParent:
        \_Begin: (work@bus_wr_rd_task.cpu_write), line:62:5, endln:77:8
        |vpiCondition:
        \_Operation: , line:67:10, endln:67:21
          |vpiParent:
          \_EventControl: , line:67:7, endln:67:22
          |vpiOpType:39
          |vpiOperand:
          \_RefObj: (work@bus_wr_rd_task.cpu_write.clk), line:67:18, endln:67:21
            |vpiParent:
            \_Operation: , line:67:10, endln:67:21
            |vpiName:clk
            |vpiFullName:work@bus_wr_rd_task.cpu_write.clk
            |vpiActual:
            \_LogicNet: (work@bus_wr_rd_task.clk), line:10:8, endln:10:11
      |vpiStmt:
      \_Assignment: , line:68:7, endln:68:21
        |vpiParent:
        \_Begin: (work@bus_wr_rd_task.cpu_write), line:62:5, endln:77:8
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_RefObj: (work@bus_wr_rd_task.cpu_write.address), line:68:14, endln:68:21
          |vpiParent:
          \_Assignment: , line:68:7, endln:68:21
          |vpiName:address
          |vpiFullName:work@bus_wr_rd_task.cpu_write.address
          |vpiActual:
          \_IODecl: (address), line:60:18, endln:60:25
        |vpiLhs:
        \_RefObj: (work@bus_wr_rd_task.cpu_write.addr), line:68:7, endln:68:11
          |vpiParent:
          \_Assignment: , line:68:7, endln:68:21
          |vpiName:addr
          |vpiFullName:work@bus_wr_rd_task.cpu_write.addr
          |vpiActual:
          \_LogicNet: (work@bus_wr_rd_task.addr), line:11:15, endln:11:19
      |vpiStmt:
      \_Assignment: , line:69:7, endln:69:13
        |vpiParent:
        \_Begin: (work@bus_wr_rd_task.cpu_write), line:62:5, endln:77:8
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_Constant: , line:69:12, endln:69:13
          |vpiParent:
          \_Assignment: , line:69:7, endln:69:13
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiLhs:
        \_RefObj: (work@bus_wr_rd_task.cpu_write.ce), line:69:7, endln:69:9
          |vpiParent:
          \_Assignment: , line:69:7, endln:69:13
          |vpiName:ce
          |vpiFullName:work@bus_wr_rd_task.cpu_write.ce
          |vpiActual:
          \_LogicNet: (work@bus_wr_rd_task.ce), line:10:18, endln:10:20
      |vpiStmt:
      \_Assignment: , line:70:7, endln:70:13
        |vpiParent:
        \_Begin: (work@bus_wr_rd_task.cpu_write), line:62:5, endln:77:8
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_Constant: , line:70:12, endln:70:13
          |vpiParent:
          \_Assignment: , line:70:7, endln:70:13
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiLhs:
        \_RefObj: (work@bus_wr_rd_task.cpu_write.wr), line:70:7, endln:70:9
          |vpiParent:
          \_Assignment: , line:70:7, endln:70:13
          |vpiName:wr
          |vpiFullName:work@bus_wr_rd_task.cpu_write.wr
          |vpiActual:
          \_LogicNet: (work@bus_wr_rd_task.wr), line:10:15, endln:10:17
      |vpiStmt:
      \_Assignment: , line:71:7, endln:71:21
        |vpiParent:
        \_Begin: (work@bus_wr_rd_task.cpu_write), line:62:5, endln:77:8
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_RefObj: (work@bus_wr_rd_task.cpu_write.data), line:71:17, endln:71:21
          |vpiParent:
          \_Assignment: , line:71:7, endln:71:21
          |vpiName:data
          |vpiFullName:work@bus_wr_rd_task.cpu_write.data
          |vpiActual:
          \_IODecl: (data), line:61:17, endln:61:21
        |vpiLhs:
        \_RefObj: (work@bus_wr_rd_task.cpu_write.data_wr), line:71:7, endln:71:14
          |vpiParent:
          \_Assignment: , line:71:7, endln:71:21
          |vpiName:data_wr
          |vpiFullName:work@bus_wr_rd_task.cpu_write.data_wr
          |vpiActual:
          \_LogicNet: (work@bus_wr_rd_task.data_wr), line:11:20, endln:11:27
      |vpiStmt:
      \_EventControl: , line:72:7, endln:72:22
        |vpiParent:
        \_Begin: (work@bus_wr_rd_task.cpu_write), line:62:5, endln:77:8
        |vpiCondition:
        \_Operation: , line:72:10, endln:72:21
          |vpiParent:
          \_EventControl: , line:72:7, endln:72:22
          |vpiOpType:39
          |vpiOperand:
          \_RefObj: (work@bus_wr_rd_task.cpu_write.clk), line:72:18, endln:72:21
            |vpiParent:
            \_Operation: , line:72:10, endln:72:21
            |vpiName:clk
            |vpiFullName:work@bus_wr_rd_task.cpu_write.clk
            |vpiActual:
            \_LogicNet: (work@bus_wr_rd_task.clk), line:10:8, endln:10:11
      |vpiStmt:
      \_Assignment: , line:73:7, endln:73:15
        |vpiParent:
        \_Begin: (work@bus_wr_rd_task.cpu_write), line:62:5, endln:77:8
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_Constant: , line:73:14, endln:73:15
          |vpiParent:
          \_Assignment: , line:73:7, endln:73:15
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
        |vpiLhs:
        \_RefObj: (work@bus_wr_rd_task.cpu_write.addr), line:73:7, endln:73:11
          |vpiParent:
          \_Assignment: , line:73:7, endln:73:15
          |vpiName:addr
          |vpiFullName:work@bus_wr_rd_task.cpu_write.addr
          |vpiActual:
          \_LogicNet: (work@bus_wr_rd_task.addr), line:11:15, endln:11:19
      |vpiStmt:
      \_Assignment: , line:74:7, endln:74:13
        |vpiParent:
        \_Begin: (work@bus_wr_rd_task.cpu_write), line:62:5, endln:77:8
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_Constant: , line:74:12, endln:74:13
          |vpiParent:
          \_Assignment: , line:74:7, endln:74:13
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
        |vpiLhs:
        \_RefObj: (work@bus_wr_rd_task.cpu_write.ce), line:74:7, endln:74:9
          |vpiParent:
          \_Assignment: , line:74:7, endln:74:13
          |vpiName:ce
          |vpiFullName:work@bus_wr_rd_task.cpu_write.ce
          |vpiActual:
          \_LogicNet: (work@bus_wr_rd_task.ce), line:10:18, endln:10:20
      |vpiStmt:
      \_Assignment: , line:75:7, endln:75:13
        |vpiParent:
        \_Begin: (work@bus_wr_rd_task.cpu_write), line:62:5, endln:77:8
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_Constant: , line:75:12, endln:75:13
          |vpiParent:
          \_Assignment: , line:75:7, endln:75:13
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
        |vpiLhs:
        \_RefObj: (work@bus_wr_rd_task.cpu_write.wr), line:75:7, endln:75:9
          |vpiParent:
          \_Assignment: , line:75:7, endln:75:13
          |vpiName:wr
          |vpiFullName:work@bus_wr_rd_task.cpu_write.wr
          |vpiActual:
          \_LogicNet: (work@bus_wr_rd_task.wr), line:10:15, endln:10:17
      |vpiStmt:
      \_SysFuncCall: ($display), line:76:7, endln:76:42
        |vpiParent:
        \_Begin: (work@bus_wr_rd_task.cpu_write), line:62:5, endln:77:8
        |vpiArgument:
        \_Constant: , line:76:17, endln:76:41
          |vpiParent:
          \_SysFuncCall: ($display), line:76:7, endln:76:42
          |vpiDecompile:"======================"
          |vpiSize:176
          |STRING:======================
          |vpiConstType:6
        |vpiName:
        \_Identifier: ($display)
          |vpiParent:
          \_SysFuncCall: ($display), line:76:7, endln:76:42
          |vpiName:$display
    |vpiTypedef:
    \_LogicTypespec: , line:60:11, endln:60:16
      |vpiParent:
      \_Task: (work@bus_wr_rd_task.cpu_write), line:59:3, endln:78:10
      |vpiRange:
      \_Range: , line:60:11, endln:60:16
        |vpiParent:
        \_LogicTypespec: , line:60:11, endln:60:16
        |vpiLeftRange:
        \_Constant: , line:60:12, endln:60:13
          |vpiParent:
          \_Range: , line:60:11, endln:60:16
          |vpiDecompile:7
          |vpiSize:64
          |UINT:7
          |vpiConstType:9
        |vpiRightRange:
        \_Constant: , line:60:14, endln:60:15
          |vpiParent:
          \_Range: , line:60:11, endln:60:16
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiTypedef:
    \_LogicTypespec: , line:61:11, endln:61:16
      |vpiParent:
      \_Task: (work@bus_wr_rd_task.cpu_write), line:59:3, endln:78:10
      |vpiRange:
      \_Range: , line:61:11, endln:61:16
        |vpiParent:
        \_LogicTypespec: , line:61:11, endln:61:16
        |vpiLeftRange:
        \_Constant: , line:61:12, endln:61:13
          |vpiParent:
          \_Range: , line:61:11, endln:61:16
          |vpiDecompile:7
          |vpiSize:64
          |UINT:7
          |vpiConstType:9
        |vpiRightRange:
        \_Constant: , line:61:14, endln:61:15
          |vpiParent:
          \_Range: , line:61:11, endln:61:16
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiImportTypespec:
    \_LogicTypespec: , line:60:11, endln:60:16
    |vpiImportTypespec:
    \_LogicTypespec: , line:61:11, endln:61:16
    |vpiVisibility:1
    |vpiIODecl:
    \_IODecl: (address), line:60:18, endln:60:25
      |vpiParent:
      \_Task: (work@bus_wr_rd_task.cpu_write), line:59:3, endln:78:10
      |vpiDirection:1
      |vpiName:address
      |vpiTypedef:
      \_RefTypespec: (work@bus_wr_rd_task.cpu_write.address), line:60:11, endln:60:16
        |vpiParent:
        \_IODecl: (address), line:60:18, endln:60:25
        |vpiFullName:work@bus_wr_rd_task.cpu_write.address
        |vpiActual:
        \_LogicTypespec: , line:60:11, endln:60:16
    |vpiIODecl:
    \_IODecl: (data), line:61:17, endln:61:21
      |vpiParent:
      \_Task: (work@bus_wr_rd_task.cpu_write), line:59:3, endln:78:10
      |vpiDirection:1
      |vpiName:data
      |vpiTypedef:
      \_RefTypespec: (work@bus_wr_rd_task.cpu_write.data), line:61:11, endln:61:16
        |vpiParent:
        \_IODecl: (data), line:61:17, endln:61:21
        |vpiFullName:work@bus_wr_rd_task.cpu_write.data
        |vpiActual:
        \_LogicTypespec: , line:61:11, endln:61:16
    |vpiStmt:
    \_Begin: (work@bus_wr_rd_task.cpu_write), line:62:5, endln:77:8
  |vpiTypedef:
  \_LogicTypespec: , line:10:4, endln:10:7
  |vpiTypedef:
  \_LogicTypespec: , line:11:4, endln:11:7
  |vpiTypedef:
  \_LogicTypespec: , line:12:4, endln:12:7
  |vpiTypedef:
  \_LogicTypespec: , line:81:3, endln:81:6
    |vpiParent:
    \_Module: work@bus_wr_rd_task (work@bus_wr_rd_task), file:${SURELOG_DIR}/tests/SimpleTask/top_1.v, line:2:1, endln:93:12
    |vpiRange:
    \_Range: , line:81:7, endln:81:12
      |vpiParent:
      \_LogicTypespec: , line:81:3, endln:81:6
      |vpiLeftRange:
      \_Constant: , line:81:8, endln:81:9
        |vpiParent:
        \_Range: , line:81:7, endln:81:12
        |vpiDecompile:7
        |vpiSize:64
        |UINT:7
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:81:10, endln:81:11
        |vpiParent:
        \_Range: , line:81:7, endln:81:12
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_ArrayTypespec: , line:81:3, endln:81:24
    |vpiParent:
    \_Module: work@bus_wr_rd_task (work@bus_wr_rd_task), file:${SURELOG_DIR}/tests/SimpleTask/top_1.v, line:2:1, endln:93:12
    |vpiArrayType:1
    |vpiRange:
    \_Range: , line:81:17, endln:81:24
      |vpiParent:
      \_ArrayTypespec: , line:81:3, endln:81:24
      |vpiLeftRange:
      \_Constant: , line:81:18, endln:81:19
        |vpiParent:
        \_Range: , line:81:17, endln:81:24
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:81:20, endln:81:23
        |vpiParent:
        \_Range: , line:81:17, endln:81:24
        |vpiDecompile:255
        |vpiSize:64
        |UINT:255
        |vpiConstType:9
    |vpiElemTypespec:
    \_RefTypespec: (work@bus_wr_rd_task), line:81:3, endln:81:12
      |vpiParent:
      \_ArrayTypespec: , line:81:3, endln:81:24
      |vpiFullName:work@bus_wr_rd_task
      |vpiActual:
      \_LogicTypespec: , line:81:3, endln:81:6
  |vpiImportTypespec:
  \_Task: (work@bus_wr_rd_task.cpu_read), line:38:3, endln:57:10
  |vpiImportTypespec:
  \_Task: (work@bus_wr_rd_task.cpu_write), line:59:3, endln:78:10
  |vpiImportTypespec:
  \_LogicTypespec: , line:10:4, endln:10:7
  |vpiImportTypespec:
  \_LogicNet: (work@bus_wr_rd_task.clk), line:10:8, endln:10:11
  |vpiImportTypespec:
  \_LogicNet: (work@bus_wr_rd_task.rd), line:10:12, endln:10:14
  |vpiImportTypespec:
  \_LogicNet: (work@bus_wr_rd_task.wr), line:10:15, endln:10:17
  |vpiImportTypespec:
  \_LogicNet: (work@bus_wr_rd_task.ce), line:10:18, endln:10:20
  |vpiImportTypespec:
  \_LogicTypespec: , line:11:4, endln:11:7
  |vpiImportTypespec:
  \_LogicNet: (work@bus_wr_rd_task.addr), line:11:15, endln:11:19
  |vpiImportTypespec:
  \_LogicNet: (work@bus_wr_rd_task.data_wr), line:11:20, endln:11:27
  |vpiImportTypespec:
  \_LogicNet: (work@bus_wr_rd_task.data_rd), line:11:28, endln:11:35
  |vpiImportTypespec:
  \_LogicTypespec: , line:12:4, endln:12:7
  |vpiImportTypespec:
  \_LogicNet: (work@bus_wr_rd_task.read_data), line:12:15, endln:12:24
  |vpiImportTypespec:
  \_LogicTypespec: , line:81:3, endln:81:6
  |vpiImportTypespec:
  \_ArrayTypespec: , line:81:3, endln:81:24
  |vpiImportTypespec:
  \_ArrayNet: (work@bus_wr_rd_task.mem), line:81:13, endln:81:16
    |vpiParent:
    \_Module: work@bus_wr_rd_task (work@bus_wr_rd_task), file:${SURELOG_DIR}/tests/SimpleTask/top_1.v, line:2:1, endln:93:12
    |vpiTypespec:
    \_RefTypespec: (work@bus_wr_rd_task.mem), line:81:3, endln:81:12
      |vpiParent:
      \_ArrayNet: (work@bus_wr_rd_task.mem), line:81:13, endln:81:16
      |vpiFullName:work@bus_wr_rd_task.mem
      |vpiActual:
      \_ArrayTypespec: , line:81:3, endln:81:24
    |vpiName:mem
    |vpiFullName:work@bus_wr_rd_task.mem
    |vpiNetType:48
  |vpiDefName:work@bus_wr_rd_task
  |vpiTaskFunc:
  \_Task: (work@bus_wr_rd_task.cpu_read), line:38:3, endln:57:10
  |vpiTaskFunc:
  \_Task: (work@bus_wr_rd_task.cpu_write), line:59:3, endln:78:10
  |vpiNet:
  \_LogicNet: (work@bus_wr_rd_task.clk), line:10:8, endln:10:11
  |vpiNet:
  \_LogicNet: (work@bus_wr_rd_task.rd), line:10:12, endln:10:14
  |vpiNet:
  \_LogicNet: (work@bus_wr_rd_task.wr), line:10:15, endln:10:17
  |vpiNet:
  \_LogicNet: (work@bus_wr_rd_task.ce), line:10:18, endln:10:20
  |vpiNet:
  \_LogicNet: (work@bus_wr_rd_task.addr), line:11:15, endln:11:19
  |vpiNet:
  \_LogicNet: (work@bus_wr_rd_task.data_wr), line:11:20, endln:11:27
  |vpiNet:
  \_LogicNet: (work@bus_wr_rd_task.data_rd), line:11:28, endln:11:35
  |vpiNet:
  \_LogicNet: (work@bus_wr_rd_task.read_data), line:12:15, endln:12:24
  |vpiArrayNet:
  \_ArrayNet: (work@bus_wr_rd_task.mem), line:81:13, endln:81:16
  |vpiProcess:
  \_Initial: , line:15:4, endln:33:6
    |vpiParent:
    \_Module: work@bus_wr_rd_task (work@bus_wr_rd_task), file:${SURELOG_DIR}/tests/SimpleTask/top_1.v, line:2:1, endln:93:12
    |vpiStmt:
    \_Begin: (work@bus_wr_rd_task), line:15:12, endln:33:6
      |vpiParent:
      \_Initial: , line:15:4, endln:33:6
      |vpiFullName:work@bus_wr_rd_task
      |vpiStmt:
      \_Assignment: , line:16:6, endln:16:13
        |vpiParent:
        \_Begin: (work@bus_wr_rd_task), line:15:12, endln:33:6
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_Constant: , line:16:12, endln:16:13
          |vpiParent:
          \_Assignment: , line:16:6, endln:16:13
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
        |vpiLhs:
        \_RefObj: (work@bus_wr_rd_task.clk), line:16:6, endln:16:9
          |vpiParent:
          \_Assignment: , line:16:6, endln:16:13
          |vpiName:clk
          |vpiFullName:work@bus_wr_rd_task.clk
          |vpiActual:
          \_LogicNet: (work@bus_wr_rd_task.clk), line:10:8, endln:10:11
      |vpiStmt:
      \_Assignment: , line:17:6, endln:17:19
        |vpiParent:
        \_Begin: (work@bus_wr_rd_task), line:15:12, endln:33:6
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_Constant: , line:17:18, endln:17:19
          |vpiParent:
          \_Assignment: , line:17:6, endln:17:19
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
        |vpiLhs:
        \_RefObj: (work@bus_wr_rd_task.read_data), line:17:6, endln:17:15
          |vpiParent:
          \_Assignment: , line:17:6, endln:17:19
          |vpiName:read_data
          |vpiFullName:work@bus_wr_rd_task.read_data
          |vpiActual:
          \_LogicNet: (work@bus_wr_rd_task.read_data), line:12:15, endln:12:24
      |vpiStmt:
      \_SysFuncCall: ($display), line:18:4, endln:18:124
        |vpiParent:
        \_Begin: (work@bus_wr_rd_task), line:15:12, endln:33:6
        |vpiArgument:
        \_Constant: , line:18:13, endln:18:58
          |vpiParent:
          \_SysFuncCall: ($display), line:18:4, endln:18:124
          |vpiDecompile:"Internal error: null handle at %s, line %d."
          |vpiSize:344
          |STRING:Internal error: null handle at %s, line %d.
          |vpiConstType:6
        |vpiArgument:
        \_Constant: , line:18:59, endln:18:119
          |vpiParent:
          \_SysFuncCall: ($display), line:18:4, endln:18:124
          |vpiDecompile:"${SURELOG_DIR}/tests/SimpleTask/top_1.v"
          |vpiSize:464
          |STRING:${SURELOG_DIR}/tests/SimpleTask/top_1.v
          |vpiConstType:6
        |vpiArgument:
        \_Constant: , line:18:121, endln:18:123
          |vpiParent:
          \_SysFuncCall: ($display), line:18:4, endln:18:124
          |vpiDecompile:18
          |vpiSize:64
          |UINT:18
          |vpiConstType:9
        |vpiName:
        \_Identifier: ($display)
          |vpiParent:
          \_SysFuncCall: ($display), line:18:4, endln:18:124
          |vpiName:$display
      |vpiStmt:
      \_Assignment: , line:19:5, endln:19:11
        |vpiParent:
        \_Begin: (work@bus_wr_rd_task), line:15:12, endln:33:6
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_Constant: , line:19:10, endln:19:11
          |vpiParent:
          \_Assignment: , line:19:5, endln:19:11
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
        |vpiLhs:
        \_RefObj: (work@bus_wr_rd_task.rd), line:19:5, endln:19:7
          |vpiParent:
          \_Assignment: , line:19:5, endln:19:11
          |vpiName:rd
          |vpiFullName:work@bus_wr_rd_task.rd
          |vpiActual:
          \_LogicNet: (work@bus_wr_rd_task.rd), line:10:12, endln:10:14
      |vpiStmt:
      \_Assignment: , line:20:5, endln:20:11
        |vpiParent:
        \_Begin: (work@bus_wr_rd_task), line:15:12, endln:33:6
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_Constant: , line:20:10, endln:20:11
          |vpiParent:
          \_Assignment: , line:20:5, endln:20:11
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
        |vpiLhs:
        \_RefObj: (work@bus_wr_rd_task.wr), line:20:5, endln:20:7
          |vpiParent:
          \_Assignment: , line:20:5, endln:20:11
          |vpiName:wr
          |vpiFullName:work@bus_wr_rd_task.wr
          |vpiActual:
          \_LogicNet: (work@bus_wr_rd_task.wr), line:10:15, endln:10:17
      |vpiStmt:
      \_Assignment: , line:21:5, endln:21:11
        |vpiParent:
        \_Begin: (work@bus_wr_rd_task), line:15:12, endln:33:6
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_Constant: , line:21:10, endln:21:11
          |vpiParent:
          \_Assignment: , line:21:5, endln:21:11
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
        |vpiLhs:
        \_RefObj: (work@bus_wr_rd_task.ce), line:21:5, endln:21:7
          |vpiParent:
          \_Assignment: , line:21:5, endln:21:11
          |vpiName:ce
          |vpiFullName:work@bus_wr_rd_task.ce
          |vpiActual:
          \_LogicNet: (work@bus_wr_rd_task.ce), line:10:18, endln:10:20
      |vpiStmt:
      \_Assignment: , line:22:5, endln:22:13
        |vpiParent:
        \_Begin: (work@bus_wr_rd_task), line:15:12, endln:33:6
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_Constant: , line:22:12, endln:22:13
          |vpiParent:
          \_Assignment: , line:22:5, endln:22:13
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
        |vpiLhs:
        \_RefObj: (work@bus_wr_rd_task.addr), line:22:5, endln:22:9
          |vpiParent:
          \_Assignment: , line:22:5, endln:22:13
          |vpiName:addr
          |vpiFullName:work@bus_wr_rd_task.addr
          |vpiActual:
          \_LogicNet: (work@bus_wr_rd_task.addr), line:11:15, endln:11:19
      |vpiStmt:
      \_Assignment: , line:23:5, endln:23:16
        |vpiParent:
        \_Begin: (work@bus_wr_rd_task), line:15:12, endln:33:6
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_Constant: , line:23:15, endln:23:16
          |vpiParent:
          \_Assignment: , line:23:5, endln:23:16
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
        |vpiLhs:
        \_RefObj: (work@bus_wr_rd_task.data_wr), line:23:5, endln:23:12
          |vpiParent:
          \_Assignment: , line:23:5, endln:23:16
          |vpiName:data_wr
          |vpiFullName:work@bus_wr_rd_task.data_wr
          |vpiActual:
          \_LogicNet: (work@bus_wr_rd_task.data_wr), line:11:20, endln:11:27
      |vpiStmt:
      \_Assignment: , line:24:5, endln:24:16
        |vpiParent:
        \_Begin: (work@bus_wr_rd_task), line:15:12, endln:33:6
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_Constant: , line:24:15, endln:24:16
          |vpiParent:
          \_Assignment: , line:24:5, endln:24:16
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
        |vpiLhs:
        \_RefObj: (work@bus_wr_rd_task.data_rd), line:24:5, endln:24:12
          |vpiParent:
          \_Assignment: , line:24:5, endln:24:16
          |vpiName:data_rd
          |vpiFullName:work@bus_wr_rd_task.data_rd
          |vpiActual:
          \_LogicNet: (work@bus_wr_rd_task.data_rd), line:11:28, endln:11:35
      |vpiStmt:
      \_DelayControl: , line:26:6, endln:26:32
        |vpiParent:
        \_Begin: (work@bus_wr_rd_task), line:15:12, endln:33:6
        |#1
        |vpiStmt:
        \_TaskCall: (cpu_write), line:26:10, endln:26:32
          |vpiParent:
          \_DelayControl: , line:26:6, endln:26:32
          |vpiArgument:
          \_Constant: , line:26:20, endln:26:25
            |vpiParent:
            \_TaskCall: (cpu_write), line:26:10, endln:26:32
            |vpiDecompile:8'h11
            |vpiSize:8
            |HEX:11
            |vpiConstType:5
          |vpiArgument:
          \_Constant: , line:26:26, endln:26:31
            |vpiParent:
            \_TaskCall: (cpu_write), line:26:10, endln:26:32
            |vpiDecompile:8'hAA
            |vpiSize:8
            |HEX:AA
            |vpiConstType:5
          |vpiName:
          \_Identifier: (cpu_write)
            |vpiParent:
            \_TaskCall: (cpu_write), line:26:10, endln:26:32
            |vpiName:cpu_write
          |vpiTask:
          \_Task: (work@bus_wr_rd_task.cpu_write), line:59:3, endln:78:10
      |vpiStmt:
      \_DelayControl: , line:27:6, endln:27:35
        |vpiParent:
        \_Begin: (work@bus_wr_rd_task), line:15:12, endln:33:6
        |#1
        |vpiStmt:
        \_TaskCall: (cpu_read), line:27:10, endln:27:35
          |vpiParent:
          \_DelayControl: , line:27:6, endln:27:35
          |vpiArgument:
          \_Constant: , line:27:19, endln:27:24
            |vpiParent:
            \_TaskCall: (cpu_read), line:27:10, endln:27:35
            |vpiDecompile:8'h11
            |vpiSize:8
            |HEX:11
            |vpiConstType:5
          |vpiArgument:
          \_RefObj: (work@bus_wr_rd_task.read_data), line:27:25, endln:27:34
            |vpiParent:
            \_TaskCall: (cpu_read), line:27:10, endln:27:35
            |vpiName:read_data
            |vpiFullName:work@bus_wr_rd_task.read_data
            |vpiActual:
            \_LogicNet: (work@bus_wr_rd_task.read_data), line:12:15, endln:12:24
          |vpiName:
          \_Identifier: (cpu_read)
            |vpiParent:
            \_TaskCall: (cpu_read), line:27:10, endln:27:35
            |vpiName:cpu_read
          |vpiTask:
          \_Task: (work@bus_wr_rd_task.cpu_read), line:38:3, endln:57:10
      |vpiStmt:
      \_DelayControl: , line:28:6, endln:28:32
        |vpiParent:
        \_Begin: (work@bus_wr_rd_task), line:15:12, endln:33:6
        |#1
        |vpiStmt:
        \_TaskCall: (cpu_write), line:28:10, endln:28:32
          |vpiParent:
          \_DelayControl: , line:28:6, endln:28:32
          |vpiArgument:
          \_Constant: , line:28:20, endln:28:25
            |vpiParent:
            \_TaskCall: (cpu_write), line:28:10, endln:28:32
            |vpiDecompile:8'h12
            |vpiSize:8
            |HEX:12
            |vpiConstType:5
          |vpiArgument:
          \_Constant: , line:28:26, endln:28:31
            |vpiParent:
            \_TaskCall: (cpu_write), line:28:10, endln:28:32
            |vpiDecompile:8'hAB
            |vpiSize:8
            |HEX:AB
            |vpiConstType:5
          |vpiName:
          \_Identifier: (cpu_write)
            |vpiParent:
            \_TaskCall: (cpu_write), line:28:10, endln:28:32
            |vpiName:cpu_write
          |vpiTask:
          \_Task: (work@bus_wr_rd_task.cpu_write), line:59:3, endln:78:10
      |vpiStmt:
      \_DelayControl: , line:29:6, endln:29:35
        |vpiParent:
        \_Begin: (work@bus_wr_rd_task), line:15:12, endln:33:6
        |#1
        |vpiStmt:
        \_TaskCall: (cpu_read), line:29:10, endln:29:35
          |vpiParent:
          \_DelayControl: , line:29:6, endln:29:35
          |vpiArgument:
          \_Constant: , line:29:19, endln:29:24
            |vpiParent:
            \_TaskCall: (cpu_read), line:29:10, endln:29:35
            |vpiDecompile:8'h12
            |vpiSize:8
            |HEX:12
            |vpiConstType:5
          |vpiArgument:
          \_RefObj: (work@bus_wr_rd_task.read_data), line:29:25, endln:29:34
            |vpiParent:
            \_TaskCall: (cpu_read), line:29:10, endln:29:35
            |vpiName:read_data
            |vpiFullName:work@bus_wr_rd_task.read_data
            |vpiActual:
            \_LogicNet: (work@bus_wr_rd_task.read_data), line:12:15, endln:12:24
          |vpiName:
          \_Identifier: (cpu_read)
            |vpiParent:
            \_TaskCall: (cpu_read), line:29:10, endln:29:35
            |vpiName:cpu_read
          |vpiTask:
          \_Task: (work@bus_wr_rd_task.cpu_read), line:38:3, endln:57:10
      |vpiStmt:
      \_DelayControl: , line:30:6, endln:30:32
        |vpiParent:
        \_Begin: (work@bus_wr_rd_task), line:15:12, endln:33:6
        |#1
        |vpiStmt:
        \_TaskCall: (cpu_write), line:30:10, endln:30:32
          |vpiParent:
          \_DelayControl: , line:30:6, endln:30:32
          |vpiArgument:
          \_Constant: , line:30:20, endln:30:25
            |vpiParent:
            \_TaskCall: (cpu_write), line:30:10, endln:30:32
            |vpiDecompile:8'h13
            |vpiSize:8
            |HEX:13
            |vpiConstType:5
          |vpiArgument:
          \_Constant: , line:30:26, endln:30:31
            |vpiParent:
            \_TaskCall: (cpu_write), line:30:10, endln:30:32
            |vpiDecompile:8'h0A
            |vpiSize:8
            |HEX:0A
            |vpiConstType:5
          |vpiName:
          \_Identifier: (cpu_write)
            |vpiParent:
            \_TaskCall: (cpu_write), line:30:10, endln:30:32
            |vpiName:cpu_write
          |vpiTask:
          \_Task: (work@bus_wr_rd_task.cpu_write), line:59:3, endln:78:10
      |vpiStmt:
      \_DelayControl: , line:31:6, endln:31:35
        |vpiParent:
        \_Begin: (work@bus_wr_rd_task), line:15:12, endln:33:6
        |#1
        |vpiStmt:
        \_TaskCall: (cpu_read), line:31:10, endln:31:35
          |vpiParent:
          \_DelayControl: , line:31:6, endln:31:35
          |vpiArgument:
          \_Constant: , line:31:19, endln:31:24
            |vpiParent:
            \_TaskCall: (cpu_read), line:31:10, endln:31:35
            |vpiDecompile:8'h13
            |vpiSize:8
            |HEX:13
            |vpiConstType:5
          |vpiArgument:
          \_RefObj: (work@bus_wr_rd_task.read_data), line:31:25, endln:31:34
            |vpiParent:
            \_TaskCall: (cpu_read), line:31:10, endln:31:35
            |vpiName:read_data
            |vpiFullName:work@bus_wr_rd_task.read_data
            |vpiActual:
            \_LogicNet: (work@bus_wr_rd_task.read_data), line:12:15, endln:12:24
          |vpiName:
          \_Identifier: (cpu_read)
            |vpiParent:
            \_TaskCall: (cpu_read), line:31:10, endln:31:35
            |vpiName:cpu_read
          |vpiTask:
          \_Task: (work@bus_wr_rd_task.cpu_read), line:38:3, endln:57:10
      |vpiStmt:
      \_DelayControl: , line:32:6, endln:32:19
        |vpiParent:
        \_Begin: (work@bus_wr_rd_task), line:15:12, endln:33:6
        |#100
        |vpiStmt:
        \_SysFuncCall: ($finish), line:32:12, endln:32:19
          |vpiParent:
          \_DelayControl: , line:32:6, endln:32:19
          |vpiName:
          \_Identifier: ($finish)
            |vpiParent:
            \_SysFuncCall: ($finish), line:32:12, endln:32:19
            |vpiName:$finish
  |vpiProcess:
  \_Always: , line:35:3, endln:36:21
    |vpiParent:
    \_Module: work@bus_wr_rd_task (work@bus_wr_rd_task), file:${SURELOG_DIR}/tests/SimpleTask/top_1.v, line:2:1, endln:93:12
    |vpiStmt:
    \_DelayControl: , line:36:6, endln:36:20
      |vpiParent:
      \_Always: , line:35:3, endln:36:21
      |#1
      |vpiStmt:
      \_Assignment: , line:36:10, endln:36:20
        |vpiParent:
        \_DelayControl: , line:36:6, endln:36:20
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_Operation: , line:36:16, endln:36:20
          |vpiParent:
          \_Assignment: , line:36:10, endln:36:20
          |vpiOpType:4
          |vpiOperand:
          \_RefObj: (work@bus_wr_rd_task.clk), line:36:17, endln:36:20
            |vpiParent:
            \_Operation: , line:36:16, endln:36:20
            |vpiName:clk
            |vpiFullName:work@bus_wr_rd_task.clk
            |vpiActual:
            \_LogicNet: (work@bus_wr_rd_task.clk), line:10:8, endln:10:11
        |vpiLhs:
        \_RefObj: (work@bus_wr_rd_task.clk), line:36:10, endln:36:13
          |vpiParent:
          \_Assignment: , line:36:10, endln:36:20
          |vpiName:clk
          |vpiFullName:work@bus_wr_rd_task.clk
          |vpiActual:
          \_LogicNet: (work@bus_wr_rd_task.clk), line:10:8, endln:10:11
    |vpiAlwaysType:1
  |vpiProcess:
  \_Always: , line:83:3, endln:91:6
    |vpiParent:
    \_Module: work@bus_wr_rd_task (work@bus_wr_rd_task), file:${SURELOG_DIR}/tests/SimpleTask/top_1.v, line:2:1, endln:93:12
    |vpiStmt:
    \_EventControl: , line:83:10, endln:83:47
      |vpiParent:
      \_Always: , line:83:3, endln:91:6
      |vpiCondition:
      \_Operation: , line:83:13, endln:83:46
        |vpiParent:
        \_EventControl: , line:83:10, endln:83:47
        |vpiOpType:35
        |vpiOperand:
        \_Operation: , line:83:13, endln:83:35
          |vpiParent:
          \_Operation: , line:83:13, endln:83:46
          |vpiOpType:35
          |vpiOperand:
          \_Operation: , line:83:13, endln:83:29
            |vpiParent:
            \_Operation: , line:83:13, endln:83:35
            |vpiOpType:35
            |vpiOperand:
            \_Operation: , line:83:13, endln:83:23
              |vpiParent:
              \_Operation: , line:83:13, endln:83:29
              |vpiOpType:35
              |vpiOperand:
              \_RefObj: (work@bus_wr_rd_task.addr), line:83:13, endln:83:17
                |vpiParent:
                \_Operation: , line:83:13, endln:83:23
                |vpiName:addr
                |vpiFullName:work@bus_wr_rd_task.addr
                |vpiActual:
                \_LogicNet: (work@bus_wr_rd_task.addr), line:11:15, endln:11:19
              |vpiOperand:
              \_RefObj: (work@bus_wr_rd_task.ce), line:83:21, endln:83:23
                |vpiParent:
                \_Operation: , line:83:13, endln:83:23
                |vpiName:ce
                |vpiFullName:work@bus_wr_rd_task.ce
                |vpiActual:
                \_LogicNet: (work@bus_wr_rd_task.ce), line:10:18, endln:10:20
            |vpiOperand:
            \_RefObj: (work@bus_wr_rd_task.rd), line:83:27, endln:83:29
              |vpiParent:
              \_Operation: , line:83:13, endln:83:29
              |vpiName:rd
              |vpiFullName:work@bus_wr_rd_task.rd
              |vpiActual:
              \_LogicNet: (work@bus_wr_rd_task.rd), line:10:12, endln:10:14
          |vpiOperand:
          \_RefObj: (work@bus_wr_rd_task.wr), line:83:33, endln:83:35
            |vpiParent:
            \_Operation: , line:83:13, endln:83:35
            |vpiName:wr
            |vpiFullName:work@bus_wr_rd_task.wr
            |vpiActual:
            \_LogicNet: (work@bus_wr_rd_task.wr), line:10:15, endln:10:17
        |vpiOperand:
        \_RefObj: (work@bus_wr_rd_task.data_wr), line:83:39, endln:83:46
          |vpiParent:
          \_Operation: , line:83:13, endln:83:46
          |vpiName:data_wr
          |vpiFullName:work@bus_wr_rd_task.data_wr
          |vpiActual:
          \_LogicNet: (work@bus_wr_rd_task.data_wr), line:11:20, endln:11:27
      |vpiStmt:
      \_IfStmt: , line:84:3, endln:91:6
        |vpiParent:
        \_EventControl: , line:83:10, endln:83:47
        |vpiCondition:
        \_RefObj: (work@bus_wr_rd_task.ce), line:84:7, endln:84:9
          |vpiParent:
          \_IfStmt: , line:84:3, endln:91:6
          |vpiName:ce
          |vpiFullName:work@bus_wr_rd_task.ce
          |vpiActual:
          \_LogicNet: (work@bus_wr_rd_task.ce), line:10:18, endln:10:20
        |vpiStmt:
        \_Begin: (work@bus_wr_rd_task), line:84:11, endln:91:6
          |vpiParent:
          \_IfStmt: , line:84:3, endln:91:6
          |vpiFullName:work@bus_wr_rd_task
          |vpiStmt:
          \_IfStmt: , line:85:5, endln:87:8
            |vpiParent:
            \_Begin: (work@bus_wr_rd_task), line:84:11, endln:91:6
            |vpiCondition:
            \_RefObj: (work@bus_wr_rd_task.wr), line:85:9, endln:85:11
              |vpiParent:
              \_IfStmt: , line:85:5, endln:87:8
              |vpiName:wr
              |vpiFullName:work@bus_wr_rd_task.wr
              |vpiActual:
              \_LogicNet: (work@bus_wr_rd_task.wr), line:10:15, endln:10:17
            |vpiStmt:
            \_Begin: (work@bus_wr_rd_task), line:85:13, endln:87:8
              |vpiParent:
              \_IfStmt: , line:85:5, endln:87:8
              |vpiFullName:work@bus_wr_rd_task
              |vpiStmt:
              \_Assignment: , line:86:7, endln:86:26
                |vpiParent:
                \_Begin: (work@bus_wr_rd_task), line:85:13, endln:87:8
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_RefObj: (work@bus_wr_rd_task.data_wr), line:86:19, endln:86:26
                  |vpiParent:
                  \_Assignment: , line:86:7, endln:86:26
                  |vpiName:data_wr
                  |vpiFullName:work@bus_wr_rd_task.data_wr
                  |vpiActual:
                  \_LogicNet: (work@bus_wr_rd_task.data_wr), line:11:20, endln:11:27
                |vpiLhs:
                \_BitSelect: (work@bus_wr_rd_task.mem), line:86:10, endln:86:16
                  |vpiParent:
                  \_Assignment: , line:86:7, endln:86:26
                  |vpiName:mem
                  |vpiFullName:work@bus_wr_rd_task.mem
                  |vpiActual:
                  \_ArrayNet: (work@bus_wr_rd_task.mem), line:81:13, endln:81:16
                  |vpiIndex:
                  \_RefObj: (work@bus_wr_rd_task.addr), line:86:11, endln:86:15
                    |vpiParent:
                    \_BitSelect: (work@bus_wr_rd_task.mem), line:86:10, endln:86:16
                    |vpiName:addr
                    |vpiFullName:work@bus_wr_rd_task.addr
                    |vpiActual:
                    \_LogicNet: (work@bus_wr_rd_task.addr), line:11:15, endln:11:19
          |vpiStmt:
          \_IfStmt: , line:88:5, endln:90:8
            |vpiParent:
            \_Begin: (work@bus_wr_rd_task), line:84:11, endln:91:6
            |vpiCondition:
            \_RefObj: (work@bus_wr_rd_task.rd), line:88:9, endln:88:11
              |vpiParent:
              \_IfStmt: , line:88:5, endln:90:8
              |vpiName:rd
              |vpiFullName:work@bus_wr_rd_task.rd
              |vpiActual:
              \_LogicNet: (work@bus_wr_rd_task.rd), line:10:12, endln:10:14
            |vpiStmt:
            \_Begin: (work@bus_wr_rd_task), line:88:13, endln:90:8
              |vpiParent:
              \_IfStmt: , line:88:5, endln:90:8
              |vpiFullName:work@bus_wr_rd_task
              |vpiStmt:
              \_Assignment: , line:89:7, endln:89:26
                |vpiParent:
                \_Begin: (work@bus_wr_rd_task), line:88:13, endln:90:8
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_BitSelect: (work@bus_wr_rd_task.mem), line:89:20, endln:89:26
                  |vpiParent:
                  \_Assignment: , line:89:7, endln:89:26
                  |vpiName:mem
                  |vpiFullName:work@bus_wr_rd_task.mem
                  |vpiActual:
                  \_ArrayNet: (work@bus_wr_rd_task.mem), line:81:13, endln:81:16
                  |vpiIndex:
                  \_RefObj: (work@bus_wr_rd_task.addr), line:89:21, endln:89:25
                    |vpiParent:
                    \_BitSelect: (work@bus_wr_rd_task.mem), line:89:20, endln:89:26
                    |vpiName:addr
                    |vpiFullName:work@bus_wr_rd_task.addr
                    |vpiActual:
                    \_LogicNet: (work@bus_wr_rd_task.addr), line:11:15, endln:11:19
                |vpiLhs:
                \_RefObj: (work@bus_wr_rd_task.data_rd), line:89:7, endln:89:14
                  |vpiParent:
                  \_Assignment: , line:89:7, endln:89:26
                  |vpiName:data_rd
                  |vpiFullName:work@bus_wr_rd_task.data_rd
                  |vpiActual:
                  \_LogicNet: (work@bus_wr_rd_task.data_rd), line:11:28, endln:11:35
    |vpiAlwaysType:1
|vpiTypedef:
\_ModuleTypespec: (bus_wr_rd_task)
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:bus_wr_rd_task
  |vpiModule:
  \_Module: work@bus_wr_rd_task (work@bus_wr_rd_task), file:${SURELOG_DIR}/tests/SimpleTask/top_1.v, line:2:1, endln:93:12
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 15
