

================================================================
== Synthesis Summary Report of 'test'
================================================================
+ General Information: 
    * Date:           Fri May 10 15:04:31 2024
    * Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
    * Project:        D2
    * Solution:       comb_7 (Vivado IP Flow Target)
    * Product family: zynquplus
    * Target device:  xczu9eg-ffvb1156-2-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +----------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+-----------+------------+------------+-----+
    |              Modules             | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |         |           |            |            |     |
    |              & Loops             | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|  BRAM   |    DSP    |     FF     |     LUT    | URAM|
    +----------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+-----------+------------+------------+-----+
    |+ test                            |     -|  0.00|      114|  1.140e+03|         -|      115|     -|        no|  4 (~0%)|  484 (19%)|   9255 (1%)|  27103 (9%)|    -|
    | + test_Pipeline_ARRAY_1_READ     |     -|  0.00|       18|    180.000|         -|       18|     -|        no|        -|          -|   524 (~0%)|    74 (~0%)|    -|
    |  o ARRAY_1_READ                  |     -|  7.30|       16|    160.000|         2|        1|    16|       yes|        -|          -|           -|           -|    -|
    | + test_Pipeline_ARRAY_2_READ     |     -|  0.00|       18|    180.000|         -|       18|     -|        no|        -|          -|   524 (~0%)|    74 (~0%)|    -|
    |  o ARRAY_2_READ                  |     -|  7.30|       16|    160.000|         2|        1|    16|       yes|        -|          -|           -|           -|    -|
    | + test_Pipeline_VITIS_LOOP_42_1  |     -|  0.17|       18|    180.000|         -|       18|     -|        no|        -|   140 (5%)|  1438 (~0%)|   8816 (3%)|    -|
    |  o VITIS_LOOP_42_1               |     -|  7.30|       16|    160.000|         3|        1|    15|       yes|        -|          -|           -|           -|    -|
    | + test_Pipeline_VITIS_LOOP_73_5  |     -|  0.41|        8|     80.000|         -|        8|     -|        no|        -|    48 (1%)|   566 (~0%)|   2792 (1%)|    -|
    |  o VITIS_LOOP_73_5               |     -|  7.30|        6|     60.000|         2|        1|     6|       yes|        -|          -|           -|           -|    -|
    | + test_Pipeline_ARRAY_WRITE      |     -|  0.00|       18|    180.000|         -|       18|     -|        no|        -|          -|    37 (~0%)|   139 (~0%)|    -|
    |  o ARRAY_WRITE                   |     -|  7.30|       16|    160.000|         2|        1|    16|       yes|        -|          -|           -|           -|    -|
    +----------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+-----------+------------+------------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+-----------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| Interface | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   | Resource Estimate |
|           | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |                   |
+-----------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| m_axi_mem | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=4            |
+-----------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 6             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface     | Register | Offset | Width | Access | Description                      | Bit Fields                                                           |
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_control | CTRL     | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER     | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_control | IP_IER   | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_control | IP_ISR   | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
| s_axi_control | out1_1   | 0x10   | 32    | W      | Data signal of out1              |                                                                      |
| s_axi_control | out1_2   | 0x14   | 32    | W      | Data signal of out1              |                                                                      |
| s_axi_control | arg1_1   | 0x1c   | 32    | W      | Data signal of arg1              |                                                                      |
| s_axi_control | arg1_2   | 0x20   | 32    | W      | Data signal of arg1              |                                                                      |
| s_axi_control | arg2_1   | 0x28   | 32    | W      | Data signal of arg2              |                                                                      |
| s_axi_control | arg2_2   | 0x2c   | 32    | W      | Data signal of arg2              |                                                                      |
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+---------------+
| Argument | Direction | Datatype      |
+----------+-----------+---------------+
| out1     | inout     | unsigned int* |
| arg1     | inout     | unsigned int* |
| arg2     | inout     | unsigned int* |
+----------+-----------+---------------+

* SW-to-HW Mapping
+----------+---------------+-----------+----------+----------------------------------+
| Argument | HW Interface  | HW Type   | HW Usage | HW Info                          |
+----------+---------------+-----------+----------+----------------------------------+
| out1     | m_axi_mem     | interface |          |                                  |
| out1     | s_axi_control | register  | offset   | name=out1_1 offset=0x10 range=32 |
| out1     | s_axi_control | register  | offset   | name=out1_2 offset=0x14 range=32 |
| arg1     | m_axi_mem     | interface |          |                                  |
| arg1     | s_axi_control | register  | offset   | name=arg1_1 offset=0x1c range=32 |
| arg1     | s_axi_control | register  | offset   | name=arg1_2 offset=0x20 range=32 |
| arg2     | m_axi_mem     | interface |          |                                  |
| arg2     | s_axi_control | register  | offset   | name=arg2_1 offset=0x28 range=32 |
| arg2     | s_axi_control | register  | offset   | name=arg2_2 offset=0x2c range=32 |
+----------+---------------+-----------+----------+----------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Burst Summary
+--------------+-----------+--------+-------+--------------+---------------+
| HW Interface | Direction | Length | Width | Loop         | Loop Location |
+--------------+-----------+--------+-------+--------------+---------------+
| m_axi_mem    | read      | 16     | 32    | ARRAY_1_READ | d2.cpp:24:2   |
| m_axi_mem    | read      | 16     | 32    | ARRAY_2_READ | d2.cpp:31:2   |
| m_axi_mem    | write     | 16     | 32    | ARRAY_WRITE  | d2.cpp:130:2  |
+--------------+-----------+--------+-------+--------------+---------------+

* All M_AXI Variable Accesses
+--------------+----------+-----------------+-----------+--------------+--------+--------------+---------------+------------+-------------------------------------------------------------------------------------------------------+
| HW Interface | Variable | Access Location | Direction | Burst Status | Length | Loop         | Loop Location | Resolution | Problem                                                                                               |
+--------------+----------+-----------------+-----------+--------------+--------+--------------+---------------+------------+-------------------------------------------------------------------------------------------------------+
| m_axi_mem    | arg1     | d2.cpp:26:15    | read      | Widen Fail   |        | ARRAY_1_READ | d2.cpp:24:2   | 214-353    | Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_mem    | arg1     | d2.cpp:26:15    | read      | Inferred     | 16     | ARRAY_1_READ | d2.cpp:24:2   |            |                                                                                                       |
| m_axi_mem    | arg2     | d2.cpp:33:15    | read      | Widen Fail   |        | ARRAY_2_READ | d2.cpp:31:2   | 214-353    | Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_mem    | arg2     | d2.cpp:33:15    | read      | Inferred     | 16     | ARRAY_2_READ | d2.cpp:31:2   |            |                                                                                                       |
| m_axi_mem    | out1     | d2.cpp:132:11   | write     | Widen Fail   |        | ARRAY_WRITE  | d2.cpp:130:2  | 214-353    | Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_mem    | out1     | d2.cpp:132:11   | write     | Inferred     | 16     | ARRAY_WRITE  | d2.cpp:130:2  |            |                                                                                                       |
+--------------+----------+-----------------+-----------+--------------+--------+--------------+---------------+------------+-------------------------------------------------------------------------------------------------------+

    * Resolution URL: www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=XXX-YYY.html (replace XXX-YYY with column value)

================================================================
== Bind Op Report
================================================================
+----------------------------------+-----+--------+--------------+-----+--------+---------+
| Name                             | DSP | Pragma | Variable     | Op  | Impl   | Latency |
+----------------------------------+-----+--------+--------------+-----+--------+---------+
| + test                           | 484 |        |              |     |        |         |
|   mul_32ns_32ns_64_1_1_U243      | 4   |        | mul_ln101    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U243      | 4   |        | mul_ln95     | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U244      | 4   |        | mul_ln96     | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U245      | 4   |        | mul_ln97     | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U246      | 4   |        | mul_ln98     | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U244      | 4   |        | mul_ln102    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U247      | 4   |        | mul_ln95_1   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U248      | 4   |        | mul_ln96_1   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U249      | 4   |        | mul_ln97_1   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U250      | 4   |        | mul_ln98_1   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U245      | 4   |        | mul_ln102_1  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U251      | 4   |        | mul_ln95_2   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U252      | 4   |        | mul_ln96_2   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U253      | 4   |        | mul_ln97_2   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U254      | 4   |        | mul_ln98_2   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U246      | 4   |        | mul_ln101_1  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U255      | 4   |        | mul_ln95_3   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U256      | 4   |        | mul_ln96_3   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U257      | 4   |        | mul_ln97_3   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U247      | 4   |        | mul_ln101_2  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U258      | 4   |        | mul_ln95_4   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U259      | 4   |        | mul_ln96_4   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U260      | 4   |        | mul_ln97_4   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U248      | 4   |        | mul_ln101_3  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U261      | 4   |        | mul_ln95_5   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U262      | 4   |        | mul_ln96_5   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U263      | 4   |        | mul_ln97_5   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U249      | 4   |        | mul_ln101_4  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U264      | 4   |        | mul_ln95_6   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U265      | 4   |        | mul_ln96_6   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U250      | 4   |        | mul_ln101_5  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U266      | 4   |        | mul_ln95_7   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U267      | 4   |        | mul_ln96_7   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U251      | 4   |        | mul_ln101_6  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U268      | 4   |        | mul_ln95_8   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U252      | 4   |        | mul_ln101_7  | mul | auto   | 0       |
|   add_ln101_fu_1134_p2           | -   |        | add_ln101    | add | fabric | 0       |
|   add_ln101_1_fu_1140_p2         | -   |        | add_ln101_1  | add | fabric | 0       |
|   add_ln101_2_fu_1154_p2         | -   |        | add_ln101_2  | add | fabric | 0       |
|   add_ln101_3_fu_1160_p2         | -   |        | add_ln101_3  | add | fabric | 0       |
|   add_ln101_4_fu_1166_p2         | -   |        | add_ln101_4  | add | fabric | 0       |
|   add_ln101_5_fu_1180_p2         | -   |        | add_ln101_5  | add | fabric | 0       |
|   add_ln101_7_fu_1186_p2         | -   |        | add_ln101_7  | add | fabric | 0       |
|   add_ln101_8_fu_1192_p2         | -   |        | add_ln101_8  | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U269      | 4   |        | mul_ln96_8   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U270      | 4   |        | mul_ln97_6   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U271      | 4   |        | mul_ln98_3   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U272      | 4   |        | mul_ln99     | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U253      | 4   |        | mul_ln102_2  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U273      | 4   |        | mul_ln97_7   | mul | auto   | 0       |
|   add_ln97_fu_1522_p2            | -   |        | add_ln97     | add | fabric | 0       |
|   add_ln97_1_fu_1528_p2          | -   |        | add_ln97_1   | add | fabric | 0       |
|   add_ln97_2_fu_1542_p2          | -   |        | add_ln97_2   | add | fabric | 0       |
|   add_ln97_3_fu_1548_p2          | -   |        | add_ln97_3   | add | fabric | 0       |
|   add_ln97_4_fu_1554_p2          | -   |        | add_ln97_4   | add | fabric | 0       |
|   add_ln97_5_fu_1568_p2          | -   |        | add_ln97_5   | add | fabric | 0       |
|   add_ln97_8_fu_1574_p2          | -   |        | add_ln97_8   | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U274      | 4   |        | mul_ln98_4   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U275      | 4   |        | mul_ln99_1   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U254      | 4   |        | mul_ln102_3  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U276      | 4   |        | mul_ln98_5   | mul | auto   | 0       |
|   add_ln98_5_fu_1622_p2          | -   |        | add_ln98_5   | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U277      | 4   |        | mul_ln99_2   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U255      | 4   |        | mul_ln102_4  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U278      | 4   |        | mul_ln99_3   | mul | auto   | 0       |
|   add_ln99_fu_1634_p2            | -   |        | add_ln99     | add | fabric | 0       |
|   add_ln99_1_fu_1640_p2          | -   |        | add_ln99_1   | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U256      | 4   |        | mul_ln100    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U257      | 4   |        | mul_ln102_5  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U258      | 4   |        | mul_ln100_1  | mul | auto   | 0       |
|   add_ln100_fu_1228_p2           | -   |        | add_ln100    | add | fabric | 0       |
|   arr_49_fu_1674_p2              | -   |        | arr_49       | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U259      | 4   |        | mul_ln102_6  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U260      | 4   |        | mul_ln102_7  | mul | auto   | 0       |
|   add_ln102_fu_1246_p2           | -   |        | add_ln102    | add | fabric | 0       |
|   add_ln102_1_fu_1252_p2         | -   |        | add_ln102_1  | add | fabric | 0       |
|   add_ln102_2_fu_1266_p2         | -   |        | add_ln102_2  | add | fabric | 0       |
|   add_ln102_3_fu_1272_p2         | -   |        | add_ln102_3  | add | fabric | 0       |
|   add_ln102_4_fu_1278_p2         | -   |        | add_ln102_4  | add | fabric | 0       |
|   add_ln102_5_fu_1292_p2         | -   |        | add_ln102_5  | add | fabric | 0       |
|   add_ln102_7_fu_1298_p2         | -   |        | add_ln102_7  | add | fabric | 0       |
|   add_ln102_8_fu_1304_p2         | -   |        | add_ln102_8  | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U279      | 4   |        | mul_ln103    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U280      | 4   |        | mul_ln103_1  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U281      | 4   |        | mul_ln103_2  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U282      | 4   |        | mul_ln103_3  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U283      | 4   |        | mul_ln103_4  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U284      | 4   |        | mul_ln103_5  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U285      | 4   |        | mul_ln103_6  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U286      | 4   |        | mul_ln104    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U287      | 4   |        | mul_ln104_1  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U288      | 4   |        | mul_ln104_2  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U289      | 4   |        | mul_ln104_3  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U290      | 4   |        | mul_ln104_4  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U291      | 4   |        | mul_ln104_5  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U292      | 4   |        | mul_ln105    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U293      | 4   |        | mul_ln105_1  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U294      | 4   |        | mul_ln105_2  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U295      | 4   |        | mul_ln105_3  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U296      | 4   |        | mul_ln105_4  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U297      | 4   |        | mul_ln106    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U298      | 4   |        | mul_ln106_1  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U299      | 4   |        | mul_ln106_2  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U300      | 4   |        | mul_ln106_3  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U261      | 4   |        | mul_ln107    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U262      | 4   |        | mul_ln107_1  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U263      | 4   |        | mul_ln107_2  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U264      | 4   |        | mul_ln108    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U265      | 4   |        | mul_ln108_1  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U266      | 4   |        | mul_ln109    | mul | auto   | 0       |
|   arr_52_fu_1711_p2              | -   |        | arr_52       | add | fabric | 0       |
|   add_ln111_fu_1730_p2           | -   |        | add_ln111    | add | fabric | 0       |
|   add_ln111_1_fu_1736_p2         | -   |        | add_ln111_1  | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U267      | 4   |        | mul_ln111    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U268      | 4   |        | mul_ln111_1  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U269      | 4   |        | mul_ln111_2  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U270      | 4   |        | mul_ln111_3  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U271      | 4   |        | mul_ln111_4  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U272      | 4   |        | mul_ln111_5  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U273      | 4   |        | mul_ln111_6  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U274      | 4   |        | mul_ln111_7  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U275      | 4   |        | mul_ln111_8  | mul | auto   | 0       |
|   add_ln111_2_fu_1382_p2         | -   |        | add_ln111_2  | add | fabric | 0       |
|   add_ln111_3_fu_1392_p2         | -   |        | add_ln111_3  | add | fabric | 0       |
|   add_ln111_4_fu_1398_p2         | -   |        | add_ln111_4  | add | fabric | 0       |
|   add_ln111_5_fu_1408_p2         | -   |        | add_ln111_5  | add | fabric | 0       |
|   add_ln111_41_fu_1784_p2        | -   |        | add_ln111_41 | add | fabric | 0       |
|   add_ln111_6_fu_1788_p2         | -   |        | add_ln111_6  | add | fabric | 0       |
|   add_ln111_7_fu_1414_p2         | -   |        | add_ln111_7  | add | fabric | 0       |
|   add_ln111_8_fu_1424_p2         | -   |        | add_ln111_8  | add | fabric | 0       |
|   add_ln111_12_fu_1821_p2        | -   |        | add_ln111_12 | add | fabric | 0       |
|   add_ln111_35_fu_1835_p2        | -   |        | add_ln111_35 | add | fabric | 0       |
|   add_ln111_11_fu_1841_p2        | -   |        | add_ln111_11 | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U301      | 4   |        | mul_ln111_9  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U302      | 4   |        | mul_ln111_10 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U303      | 4   |        | mul_ln111_11 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U304      | 4   |        | mul_ln111_12 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U305      | 4   |        | mul_ln111_13 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U306      | 4   |        | mul_ln111_14 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U307      | 4   |        | mul_ln111_15 | mul | auto   | 0       |
|   add_ln111_13_fu_1931_p2        | -   |        | add_ln111_13 | add | fabric | 0       |
|   add_ln111_14_fu_1941_p2        | -   |        | add_ln111_14 | add | fabric | 0       |
|   add_ln111_15_fu_1951_p2        | -   |        | add_ln111_15 | add | fabric | 0       |
|   add_ln111_16_fu_1957_p2        | -   |        | add_ln111_16 | add | fabric | 0       |
|   add_ln111_17_fu_1967_p2        | -   |        | add_ln111_17 | add | fabric | 0       |
|   add_ln111_18_fu_1977_p2        | -   |        | add_ln111_18 | add | fabric | 0       |
|   add_ln111_20_fu_1987_p2        | -   |        | add_ln111_20 | add | fabric | 0       |
|   add_ln111_19_fu_2709_p2        | -   |        | add_ln111_19 | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U308      | 4   |        | mul_ln111_16 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U309      | 4   |        | mul_ln111_17 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U310      | 4   |        | mul_ln111_18 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U311      | 4   |        | mul_ln111_19 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U312      | 4   |        | mul_ln111_20 | mul | auto   | 0       |
|   add_ln111_21_fu_2033_p2        | -   |        | add_ln111_21 | add | fabric | 0       |
|   add_ln111_22_fu_2043_p2        | -   |        | add_ln111_22 | add | fabric | 0       |
|   add_ln111_23_fu_2053_p2        | -   |        | add_ln111_23 | add | fabric | 0       |
|   add_ln111_24_fu_2748_p2        | -   |        | add_ln111_24 | add | fabric | 0       |
|   add_ln111_42_fu_2758_p2        | -   |        | add_ln111_42 | add | fabric | 0       |
|   add_ln111_26_fu_2763_p2        | -   |        | add_ln111_26 | add | fabric | 0       |
|   add_ln111_40_fu_2777_p2        | -   |        | add_ln111_40 | add | fabric | 0       |
|   add_ln111_25_fu_2782_p2        | -   |        | add_ln111_25 | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U313      | 4   |        | mul_ln111_21 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U314      | 4   |        | mul_ln111_22 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U315      | 4   |        | mul_ln111_23 | mul | auto   | 0       |
|   add_ln111_27_fu_2079_p2        | -   |        | add_ln111_27 | add | fabric | 0       |
|   add_ln111_28_fu_2818_p2        | -   |        | add_ln111_28 | add | fabric | 0       |
|   add_ln111_30_fu_2828_p2        | -   |        | add_ln111_30 | add | fabric | 0       |
|   add_ln111_29_fu_3098_p2        | -   |        | add_ln111_29 | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U316      | 4   |        | mul_ln111_24 | mul | auto   | 0       |
|   add_ln111_36_fu_3134_p2        | -   |        | add_ln111_36 | add | fabric | 0       |
|   add_ln111_31_fu_3144_p2        | -   |        | add_ln111_31 | add | fabric | 0       |
|   add_ln96_fu_2089_p2            | -   |        | add_ln96     | add | fabric | 0       |
|   add_ln96_1_fu_2095_p2          | -   |        | add_ln96_1   | add | fabric | 0       |
|   add_ln96_2_fu_2109_p2          | -   |        | add_ln96_2   | add | fabric | 0       |
|   add_ln96_3_fu_2115_p2          | -   |        | add_ln96_3   | add | fabric | 0       |
|   add_ln96_6_fu_2141_p2          | -   |        | add_ln96_6   | add | fabric | 0       |
|   add_ln96_8_fu_2147_p2          | -   |        | add_ln96_8   | add | fabric | 0       |
|   add_ln96_9_fu_2153_p2          | -   |        | add_ln96_9   | add | fabric | 0       |
|   add_ln111_37_fu_3186_p2        | -   |        | add_ln111_37 | add | fabric | 0       |
|   add_ln95_fu_2159_p2            | -   |        | add_ln95     | add | fabric | 0       |
|   add_ln95_1_fu_2165_p2          | -   |        | add_ln95_1   | add | fabric | 0       |
|   add_ln95_2_fu_2179_p2          | -   |        | add_ln95_2   | add | fabric | 0       |
|   add_ln95_3_fu_2185_p2          | -   |        | add_ln95_3   | add | fabric | 0       |
|   add_ln95_6_fu_2211_p2          | -   |        | add_ln95_6   | add | fabric | 0       |
|   add_ln95_8_fu_2217_p2          | -   |        | add_ln95_8   | add | fabric | 0       |
|   add_ln95_9_fu_2223_p2          | -   |        | add_ln95_9   | add | fabric | 0       |
|   add_ln111_38_fu_3234_p2        | -   |        | add_ln111_38 | add | fabric | 0       |
|   add_ln111_34_fu_3321_p2        | -   |        | add_ln111_34 | add | fabric | 0       |
|   out1_w_fu_3349_p2              | -   |        | out1_w       | add | fabric | 0       |
|   add_ln112_fu_3358_p2           | -   |        | add_ln112    | add | fabric | 0       |
|   add_ln108_fu_1430_p2           | -   |        | add_ln108    | add | fabric | 0       |
|   out1_w_1_fu_3379_p2            | -   |        | out1_w_1     | add | fabric | 0       |
|   add_ln106_fu_2349_p2           | -   |        | add_ln106    | add | fabric | 0       |
|   add_ln106_1_fu_2355_p2         | -   |        | add_ln106_1  | add | fabric | 0       |
|   add_ln114_1_fu_2395_p2         | -   |        | add_ln114_1  | add | fabric | 0       |
|   add_ln114_2_fu_2407_p2         | -   |        | add_ln114_2  | add | fabric | 0       |
|   add_ln105_fu_2429_p2           | -   |        | add_ln105    | add | fabric | 0       |
|   add_ln115_1_fu_2849_p2         | -   |        | add_ln115_1  | add | fabric | 0       |
|   add_ln115_2_fu_2861_p2         | -   |        | add_ln115_2  | add | fabric | 0       |
|   add_ln116_1_fu_2908_p2         | -   |        | add_ln116_1  | add | fabric | 0       |
|   add_ln116_2_fu_2920_p2         | -   |        | add_ln116_2  | add | fabric | 0       |
|   add_ln103_2_fu_2509_p2         | -   |        | add_ln103_2  | add | fabric | 0       |
|   add_ln103_3_fu_2515_p2         | -   |        | add_ln103_3  | add | fabric | 0       |
|   add_ln103_4_fu_2529_p2         | -   |        | add_ln103_4  | add | fabric | 0       |
|   add_ln103_6_fu_2539_p2         | -   |        | add_ln103_6  | add | fabric | 0       |
|   add_ln117_1_fu_2968_p2         | -   |        | add_ln117_1  | add | fabric | 0       |
|   add_ln117_2_fu_2980_p2         | -   |        | add_ln117_2  | add | fabric | 0       |
|   out1_w_7_fu_3016_p2            | -   |        | out1_w_7     | add | fabric | 0       |
|   add_ln119_fu_3024_p2           | -   |        | add_ln119    | add | fabric | 0       |
|   add_ln119_7_fu_1468_p2         | -   |        | add_ln119_7  | add | fabric | 0       |
|   add_ln119_12_fu_3389_p2        | -   |        | add_ln119_12 | add | fabric | 0       |
|   out1_w_8_fu_3399_p2            | -   |        | out1_w_8     | add | fabric | 0       |
|   add_ln120_fu_3412_p2           | -   |        | add_ln120    | add | fabric | 0       |
|   add_ln120_1_fu_2593_p2         | -   |        | add_ln120_1  | add | fabric | 0       |
|   out1_w_9_fu_3433_p2            | -   |        | out1_w_9     | add | fabric | 0       |
|   add_ln121_fu_2646_p2           | -   |        | add_ln121    | add | fabric | 0       |
|   add_ln121_1_fu_2652_p2         | -   |        | add_ln121_1  | add | fabric | 0       |
|   add_ln122_fu_2658_p2           | -   |        | add_ln122    | add | fabric | 0       |
|   add_ln123_1_fu_3260_p2         | -   |        | add_ln123_1  | add | fabric | 0       |
|   add_ln124_fu_3271_p2           | -   |        | add_ln124    | add | fabric | 0       |
|   add_ln125_fu_3283_p2           | -   |        | add_ln125    | add | fabric | 0       |
|   out1_w_15_fu_3440_p2           | -   |        | out1_w_15    | add | fabric | 0       |
|  + test_Pipeline_ARRAY_1_READ    | 0   |        |              |     |        |         |
|    add_ln24_fu_325_p2            | -   |        | add_ln24     | add | fabric | 0       |
|  + test_Pipeline_ARRAY_2_READ    | 0   |        |              |     |        |         |
|    add_ln31_fu_325_p2            | -   |        | add_ln31     | add | fabric | 0       |
|  + test_Pipeline_VITIS_LOOP_42_1 | 140 |        |              |     |        |         |
|    add_ln48_fu_829_p2            | -   |        | add_ln48     | add | fabric | 0       |
|    k1_1_fu_1454_p2               | -   |        | k1_1         | add | fabric | 0       |
|    k_1_35_fu_1486_p2             | -   |        | k_1_35       | add | fabric | 0       |
|    tmp_fu_1518_p2                | -   |        | tmp          | add | fabric | 0       |
|    mul_33ns_32ns_64_1_1_U71      | 4   |        | tmp1         | mul | auto   | 0       |
|    add_ln51_fu_1529_p2           | -   |        | add_ln51     | add | fabric | 0       |
|    empty_fu_882_p2               | -   |        | empty        | add | fabric | 0       |
|    empty_36_fu_894_p2            | -   |        | empty_36     | add | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U37      | 4   |        | mul_ln59     | mul | auto   | 0       |
|    add_ln65_fu_962_p2            | -   |        | add_ln65     | add | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U38      | 4   |        | mul_ln65     | mul | auto   | 0       |
|    add_ln65_1_fu_1018_p2         | -   |        | add_ln65_1   | add | fabric | 0       |
|    sub_ln63_3_fu_1060_p2         | -   |        | sub_ln63_3   | sub | fabric | 0       |
|    sub_ln65_6_fu_1070_p2         | -   |        | sub_ln65_6   | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U39      | 4   |        | mul_ln65_1   | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U40      | 4   |        | mul_ln65_2   | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U41      | 4   |        | mul_ln65_3   | mul | auto   | 0       |
|    add_ln65_4_fu_1636_p2         | -   |        | add_ln65_4   | add | fabric | 0       |
|    k3_fu_1080_p2                 | -   |        | k3           | sub | fabric | 0       |
|    sub_ln63_4_fu_1102_p2         | -   |        | sub_ln63_4   | sub | fabric | 0       |
|    sub_ln65_7_fu_1112_p2         | -   |        | sub_ln65_7   | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U42      | 4   |        | mul_ln65_4   | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U43      | 4   |        | mul_ln65_5   | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U44      | 4   |        | mul_ln65_6   | mul | auto   | 0       |
|    add_ln65_7_fu_1794_p2         | -   |        | add_ln65_7   | add | fabric | 0       |
|    k3_1_fu_1122_p2               | -   |        | k3_1         | sub | fabric | 0       |
|    sub_ln63_fu_1148_p2           | -   |        | sub_ln63     | sub | fabric | 0       |
|    sub_ln65_fu_1154_p2           | -   |        | sub_ln65     | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U45      | 4   |        | mul_ln65_7   | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U46      | 4   |        | mul_ln65_8   | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U47      | 4   |        | mul_ln65_9   | mul | auto   | 0       |
|    add_ln65_10_fu_1945_p2        | -   |        | add_ln65_10  | add | fabric | 0       |
|    sub_ln36_11_fu_1164_p2        | -   |        | sub_ln36_11  | sub | fabric | 0       |
|    sub_ln63_1_fu_2003_p2         | -   |        | sub_ln63_1   | sub | fabric | 0       |
|    sub_ln65_1_fu_1182_p2         | -   |        | sub_ln65_1   | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U48      | 4   |        | mul_ln65_10  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U49      | 4   |        | mul_ln65_11  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U50      | 4   |        | mul_ln65_12  | mul | auto   | 0       |
|    add_ln65_13_fu_2102_p2        | -   |        | add_ln65_13  | add | fabric | 0       |
|    sub_ln36_7_fu_1192_p2         | -   |        | sub_ln36_7   | sub | fabric | 0       |
|    tmp_17_fu_2287_p17            | -   |        | sub_ln63_2   | sub | fabric | 0       |
|    tmp_18_fu_2327_p17            | -   |        | sub_ln65_2   | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U51      | 4   |        | mul_ln65_13  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U52      | 4   |        | mul_ln65_14  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U53      | 4   |        | mul_ln65_15  | mul | auto   | 0       |
|    add_ln65_16_fu_2269_p2        | -   |        | add_ln65_16  | add | fabric | 0       |
|    sub_ln36_8_fu_1208_p2         | -   |        | sub_ln36_8   | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U54      | 4   |        | mul_ln65_16  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U55      | 4   |        | mul_ln65_17  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U56      | 4   |        | mul_ln65_18  | mul | auto   | 0       |
|    add_ln65_19_fu_2421_p2        | -   |        | add_ln65_19  | add | fabric | 0       |
|    sub_ln36_9_fu_1224_p2         | -   |        | sub_ln36_9   | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U57      | 4   |        | mul_ln65_19  | mul | auto   | 0       |
|    arr_39_fu_2486_p2             | -   |        | arr_39       | add | fabric | 0       |
|    sub_ln36_3_fu_1240_p2         | -   |        | sub_ln36_3   | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U58      | 4   |        | mul_ln65_20  | mul | auto   | 0       |
|    sub_ln36_4_fu_2572_p2         | -   |        | sub_ln36_4   | sub | fabric | 0       |
|    sub_ln65_8_fu_2595_p2         | -   |        | sub_ln65_8   | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U59      | 4   |        | mul_ln65_21  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U60      | 4   |        | mul_ln65_22  | mul | auto   | 0       |
|    sub_ln36_5_fu_2680_p2         | -   |        | sub_ln36_5   | sub | fabric | 0       |
|    sub_ln65_9_fu_2734_p2         | -   |        | sub_ln65_9   | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U61      | 4   |        | mul_ln65_23  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U62      | 4   |        | mul_ln65_24  | mul | auto   | 0       |
|    sub_ln36_6_fu_2818_p2         | -   |        | sub_ln36_6   | sub | fabric | 0       |
|    sub_ln65_3_fu_2827_p2         | -   |        | sub_ln65_3   | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U63      | 4   |        | mul_ln65_25  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U64      | 4   |        | mul_ln65_26  | mul | auto   | 0       |
|    sub_ln36_fu_2836_p2           | -   |        | sub_ln36     | sub | fabric | 0       |
|    sub_ln65_4_fu_3069_p2         | -   |        | sub_ln65_4   | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U65      | 4   |        | mul_ln65_27  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U66      | 4   |        | mul_ln65_28  | mul | auto   | 0       |
|    sub_ln36_1_fu_3144_p2         | -   |        | sub_ln36_1   | sub | fabric | 0       |
|    tmp_31_fu_3277_p17            | -   |        | sub_ln65_5   | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U67      | 4   |        | mul_ln65_29  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U68      | 4   |        | mul_ln65_30  | mul | auto   | 0       |
|    tmp_32_fu_3317_p17            | -   |        | sub_ln36_2   | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U69      | 4   |        | mul_ln65_31  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U70      | 4   |        | mul_ln65_32  | mul | auto   | 0       |
|    add_ln42_fu_1386_p2           | -   |        | add_ln42     | add | fabric | 0       |
|  + test_Pipeline_VITIS_LOOP_73_5 | 48  |        |              |     |        |         |
|    empty_fu_522_p2               | -   |        | empty        | add | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U158     | 4   |        | mul_ln86     | mul | auto   | 0       |
|    add_ln86_fu_741_p2            | -   |        | add_ln86     | add | fabric | 0       |
|    tmp_2_fu_753_p7               | -   |        | sub_ln86     | sub | fabric | 0       |
|    tmp_3_fu_780_p17              | -   |        | sub_ln86_1   | sub | fabric | 0       |
|    tmp_4_fu_827_p17              | -   |        | sub_ln86_2   | sub | fabric | 0       |
|    tmp_5_fu_874_p17              | -   |        | sub_ln86_3   | sub | fabric | 0       |
|    tmp_6_fu_921_p17              | -   |        | sub_ln86_4   | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U159     | 4   |        | mul_ln87     | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U160     | 4   |        | mul_ln87_1   | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U161     | 4   |        | mul_ln87_2   | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U162     | 4   |        | mul_ln87_3   | mul | auto   | 0       |
|    sub_ln83_3_fu_628_p2          | -   |        | sub_ln83_3   | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U163     | 4   |        | mul_ln87_4   | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U164     | 4   |        | mul_ln87_5   | mul | auto   | 0       |
|    sub_ln83_fu_644_p2            | -   |        | sub_ln83     | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U165     | 4   |        | mul_ln87_6   | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U166     | 4   |        | mul_ln87_7   | mul | auto   | 0       |
|    sub_ln83_1_fu_1226_p2         | -   |        | sub_ln83_1   | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U167     | 4   |        | mul_ln87_8   | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U168     | 4   |        | mul_ln87_9   | mul | auto   | 0       |
|    tmp_11_fu_1318_p17            | -   |        | sub_ln83_2   | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U169     | 4   |        | mul_ln87_10  | mul | auto   | 0       |
|    add_ln87_10_fu_1355_p2        | -   |        | add_ln87_10  | add | fabric | 0       |
|    add_ln73_fu_672_p2            | -   |        | add_ln73     | add | fabric | 0       |
|  + test_Pipeline_ARRAY_WRITE     | 0   |        |              |     |        |         |
|    add_ln130_fu_280_p2           | -   |        | add_ln130    | add | fabric | 0       |
+----------------------------------+-----+--------+--------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------------+--------------------------------------------------+---------------------------+
| Type            | Options                                          | Location                  |
+-----------------+--------------------------------------------------+---------------------------+
| interface       | m_axi depth=16 port=out1 offset=slave bundle=mem | d2.cpp:5 in test, out1    |
| interface       | m_axi depth=16 port=arg1 offset=slave bundle=mem | d2.cpp:6 in test, arg1    |
| interface       | m_axi depth=16 port=arg2 offset=slave bundle=mem | d2.cpp:7 in test, arg2    |
| interface       | mode=s_axilite port=return                       | d2.cpp:9 in test, return  |
| array_partition | variable=out1_w type=complete                    | d2.cpp:17 in test, out1_w |
| array_partition | variable=arg1_r type=complete                    | d2.cpp:18 in test, arg1_r |
| array_partition | variable=arg2_r type=complete                    | d2.cpp:19 in test, arg2_r |
| array_partition | variable=arr type=complete                       | d2.cpp:20 in test, arr    |
| pipeline        | II = 1                                           | d2.cpp:44 in test         |
| unroll          |                                                  | d2.cpp:47 in test         |
| pipeline        | II = 1                                           | d2.cpp:55 in test         |
| unroll          |                                                  | d2.cpp:58 in test         |
| pipeline        | II = 1                                           | d2.cpp:75 in test         |
| unroll          |                                                  | d2.cpp:78 in test         |
| pipeline        | II = 1                                           | d2.cpp:82 in test         |
| unroll          |                                                  | d2.cpp:85 in test         |
+-----------------+--------------------------------------------------+---------------------------+


