<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p2830" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_2830{left:187px;bottom:68px;letter-spacing:0.11px;}
#t2_2830{left:69px;bottom:1141px;letter-spacing:-0.14px;word-spacing:-0.01px;}
#t3_2830{left:69px;bottom:68px;letter-spacing:0.11px;}
#t4_2830{left:103px;bottom:68px;letter-spacing:0.1px;}
#t5_2830{left:69px;bottom:1083px;letter-spacing:0.18px;word-spacing:-2.29px;}
#t6_2830{left:69px;bottom:1061px;letter-spacing:0.15px;word-spacing:-0.24px;}
#t7_2830{left:69px;bottom:1040px;letter-spacing:0.14px;word-spacing:0.01px;}
#t8_2830{left:359px;bottom:719px;letter-spacing:0.12px;word-spacing:0.02px;}
#t9_2830{left:69px;bottom:611px;letter-spacing:-0.13px;}
#ta_2830{left:69px;bottom:588px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#tb_2830{left:69px;bottom:571px;letter-spacing:-0.15px;word-spacing:-0.7px;}
#tc_2830{left:69px;bottom:554px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#td_2830{left:69px;bottom:532px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#te_2830{left:69px;bottom:509px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#tf_2830{left:69px;bottom:486px;letter-spacing:-0.14px;word-spacing:-0.61px;}
#tg_2830{left:69px;bottom:469px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#th_2830{left:69px;bottom:446px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#ti_2830{left:69px;bottom:423px;letter-spacing:-0.15px;word-spacing:-0.41px;}
#tj_2830{left:69px;bottom:400px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tk_2830{left:69px;bottom:377px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tl_2830{left:69px;bottom:354px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#tm_2830{left:69px;bottom:331px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tn_2830{left:69px;bottom:308px;letter-spacing:-0.14px;word-spacing:-0.43px;}
#to_2830{left:69px;bottom:286px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tp_2830{left:69px;bottom:250px;letter-spacing:-0.13px;}
#tq_2830{left:69px;bottom:226px;letter-spacing:-0.12px;}
#tr_2830{left:69px;bottom:208px;letter-spacing:-0.12px;}
#ts_2830{left:69px;bottom:189px;letter-spacing:-0.11px;}
#tt_2830{left:69px;bottom:171px;letter-spacing:-0.11px;}
#tu_2830{left:69px;bottom:153px;letter-spacing:-0.12px;}
#tv_2830{left:69px;bottom:136px;letter-spacing:-0.11px;}
#tw_2830{left:69px;bottom:119px;letter-spacing:-0.12px;}
#tx_2830{left:78px;bottom:1022px;letter-spacing:-0.14px;}
#ty_2830{left:78px;bottom:1007px;letter-spacing:-0.12px;}
#tz_2830{left:315px;bottom:1022px;letter-spacing:-0.13px;}
#t10_2830{left:315px;bottom:1007px;letter-spacing:-0.09px;}
#t11_2830{left:358px;bottom:1022px;letter-spacing:-0.14px;}
#t12_2830{left:358px;bottom:1007px;letter-spacing:-0.11px;word-spacing:-0.5px;}
#t13_2830{left:358px;bottom:991px;letter-spacing:-0.14px;}
#t14_2830{left:433px;bottom:1022px;letter-spacing:-0.12px;}
#t15_2830{left:433px;bottom:1007px;letter-spacing:-0.11px;}
#t16_2830{left:433px;bottom:991px;letter-spacing:-0.12px;}
#t17_2830{left:518px;bottom:1022px;letter-spacing:-0.12px;}
#t18_2830{left:78px;bottom:972px;letter-spacing:-0.12px;}
#t19_2830{left:78px;bottom:955px;letter-spacing:-0.14px;}
#t1a_2830{left:315px;bottom:972px;}
#t1b_2830{left:358px;bottom:972px;letter-spacing:-0.15px;}
#t1c_2830{left:433px;bottom:972px;letter-spacing:-0.15px;}
#t1d_2830{left:518px;bottom:972px;letter-spacing:-0.11px;}
#t1e_2830{left:518px;bottom:955px;letter-spacing:-0.11px;word-spacing:-0.73px;}
#t1f_2830{left:518px;bottom:938px;letter-spacing:-0.11px;}
#t1g_2830{left:78px;bottom:918px;letter-spacing:-0.12px;}
#t1h_2830{left:78px;bottom:901px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t1i_2830{left:315px;bottom:918px;}
#t1j_2830{left:358px;bottom:918px;letter-spacing:-0.15px;}
#t1k_2830{left:433px;bottom:918px;letter-spacing:-0.15px;}
#t1l_2830{left:518px;bottom:918px;letter-spacing:-0.11px;}
#t1m_2830{left:518px;bottom:901px;letter-spacing:-0.11px;word-spacing:-0.73px;}
#t1n_2830{left:518px;bottom:885px;letter-spacing:-0.11px;}
#t1o_2830{left:78px;bottom:865px;letter-spacing:-0.12px;}
#t1p_2830{left:78px;bottom:848px;letter-spacing:-0.14px;}
#t1q_2830{left:315px;bottom:865px;}
#t1r_2830{left:358px;bottom:865px;letter-spacing:-0.15px;}
#t1s_2830{left:433px;bottom:865px;letter-spacing:-0.15px;}
#t1t_2830{left:518px;bottom:865px;letter-spacing:-0.11px;}
#t1u_2830{left:518px;bottom:848px;letter-spacing:-0.11px;}
#t1v_2830{left:518px;bottom:831px;letter-spacing:-0.11px;}
#t1w_2830{left:78px;bottom:811px;letter-spacing:-0.12px;}
#t1x_2830{left:78px;bottom:794px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t1y_2830{left:315px;bottom:811px;}
#t1z_2830{left:358px;bottom:811px;letter-spacing:-0.15px;}
#t20_2830{left:433px;bottom:811px;letter-spacing:-0.15px;}
#t21_2830{left:518px;bottom:811px;letter-spacing:-0.11px;}
#t22_2830{left:518px;bottom:794px;letter-spacing:-0.11px;}
#t23_2830{left:518px;bottom:778px;letter-spacing:-0.11px;}
#t24_2830{left:82px;bottom:690px;letter-spacing:-0.14px;}
#t25_2830{left:149px;bottom:690px;letter-spacing:-0.14px;word-spacing:-0.03px;}
#t26_2830{left:290px;bottom:690px;letter-spacing:-0.15px;word-spacing:0.06px;}
#t27_2830{left:451px;bottom:690px;letter-spacing:-0.13px;word-spacing:-0.05px;}
#t28_2830{left:599px;bottom:690px;letter-spacing:-0.14px;word-spacing:0.06px;}
#t29_2830{left:746px;bottom:690px;letter-spacing:-0.14px;word-spacing:0.06px;}
#t2a_2830{left:96px;bottom:666px;}
#t2b_2830{left:144px;bottom:666px;letter-spacing:-0.12px;}
#t2c_2830{left:254px;bottom:666px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2d_2830{left:250px;bottom:649px;letter-spacing:-0.12px;}
#t2e_2830{left:472px;bottom:666px;letter-spacing:-0.16px;}
#t2f_2830{left:620px;bottom:666px;letter-spacing:-0.17px;}
#t2g_2830{left:767px;bottom:666px;letter-spacing:-0.16px;}

.s1_2830{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_2830{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_2830{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_2830{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_2830{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_2830{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s7_2830{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s8_2830{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts2830" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg2830Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg2830" style="-webkit-user-select: none;"><object width="935" height="1210" data="2830/2830.svg" type="image/svg+xml" id="pdf2830" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_2830" class="t s1_2830">VSCATTERPF0DPS/VSCATTERPF0QPS/VSCATTERPF0DPD/VSCATTERPF0QPD—Sparse Prefetch Packed SP/DP Data Values with </span>
<span id="t2_2830" class="t s2_2830">INSTRUCTION SET REFERENCE UNIQUE TO INTEL® XEON PHI™ PROCESSORS </span>
<span id="t3_2830" class="t s1_2830">8-36 </span><span id="t4_2830" class="t s1_2830">Vol. 2D </span>
<span id="t5_2830" class="t s3_2830">VSCATTERPF0DPS/VSCATTERPF0QPS/VSCATTERPF0DPD/VSCATTERPF0QPD—Sparse Prefetch </span>
<span id="t6_2830" class="t s3_2830">Packed SP/DP Data Values with Signed Dword, Signed Qword Indices Using T0 Hint With Intent </span>
<span id="t7_2830" class="t s3_2830">to Write </span>
<span id="t8_2830" class="t s4_2830">Instruction Operand Encoding </span>
<span id="t9_2830" class="t s5_2830">Description </span>
<span id="ta_2830" class="t s6_2830">The instruction conditionally prefetches up to sixteen 32-bit or eight 64-bit integer byte data elements. The </span>
<span id="tb_2830" class="t s6_2830">elements are specified via the VSIB (i.e., the index register is an zmm, holding packed indices). Elements will only </span>
<span id="tc_2830" class="t s6_2830">be prefetched if their corresponding mask bit is one. </span>
<span id="td_2830" class="t s6_2830">cache lines will be brought into exclusive state (RFO) specified by a locality hint (T0): </span>
<span id="te_2830" class="t s6_2830">• T0 (temporal data)—prefetch data into the first level cache. </span>
<span id="tf_2830" class="t s6_2830">[PS data] For dword indices, the instruction will prefetch sixteen memory locations. For qword indices, the instruc- </span>
<span id="tg_2830" class="t s6_2830">tion will prefetch eight values. </span>
<span id="th_2830" class="t s6_2830">[PD data] For dword and qword indices, the instruction will prefetch eight memory locations. </span>
<span id="ti_2830" class="t s6_2830">Note that: </span>
<span id="tj_2830" class="t s6_2830">(1) The prefetches may happen in any order (or not at all). The instruction is a hint. </span>
<span id="tk_2830" class="t s6_2830">(2) The mask is left unchanged. </span>
<span id="tl_2830" class="t s6_2830">(3) Not valid with 16-bit effective addresses. Will deliver a #UD fault. </span>
<span id="tm_2830" class="t s6_2830">(4) No FP nor memory faults may be produced by this instruction. </span>
<span id="tn_2830" class="t s6_2830">(5) Prefetches do not handle cache line splits </span>
<span id="to_2830" class="t s6_2830">(6) A #UD is signaled if the memory operand is encoded without the SIB byte. </span>
<span id="tp_2830" class="t s5_2830">Operation </span>
<span id="tq_2830" class="t s7_2830">BASE_ADDR stands for the memory operand base address (a GPR); may not exist. </span>
<span id="tr_2830" class="t s7_2830">VINDEX stands for the memory operand vector of indices (a vector register). </span>
<span id="ts_2830" class="t s7_2830">SCALE stands for the memory operand scalar (1, 2, 4 or 8). </span>
<span id="tt_2830" class="t s7_2830">DISP is the optional 1, 2 or 4 byte displacement. </span>
<span id="tu_2830" class="t s7_2830">PREFETCH(mem, Level, State) Prefetches a byte memory location pointed by ‘mem’ into the cache level specified by ‘Level’; a request </span>
<span id="tv_2830" class="t s7_2830">for exclusive/ownership is done if ‘State’ is 1. Note that the memory location ignore cache line splits. This operation is considered a </span>
<span id="tw_2830" class="t s7_2830">hint for the processor and may be skipped depending on implementation. </span>
<span id="tx_2830" class="t s8_2830">Opcode/ </span>
<span id="ty_2830" class="t s8_2830">Instruction </span>
<span id="tz_2830" class="t s8_2830">Op/ </span>
<span id="t10_2830" class="t s8_2830">En </span>
<span id="t11_2830" class="t s8_2830">64/32 </span>
<span id="t12_2830" class="t s8_2830">bit Mode </span>
<span id="t13_2830" class="t s8_2830">Support </span>
<span id="t14_2830" class="t s8_2830">CPUID </span>
<span id="t15_2830" class="t s8_2830">Feature </span>
<span id="t16_2830" class="t s8_2830">Flag </span>
<span id="t17_2830" class="t s8_2830">Description </span>
<span id="t18_2830" class="t s7_2830">EVEX.512.66.0F38.W0 C6 /5 /vsib </span>
<span id="t19_2830" class="t s7_2830">VSCATTERPF0DPS vm32z {k1} </span>
<span id="t1a_2830" class="t s7_2830">A </span><span id="t1b_2830" class="t s7_2830">V/V </span><span id="t1c_2830" class="t s7_2830">AVX512PF </span><span id="t1d_2830" class="t s7_2830">Using signed dword indices, prefetch sparse byte </span>
<span id="t1e_2830" class="t s7_2830">memory locations containing single-precision data using </span>
<span id="t1f_2830" class="t s7_2830">writemask k1 and T0 hint with intent to write. </span>
<span id="t1g_2830" class="t s7_2830">EVEX.512.66.0F38.W0 C7 /5 /vsib </span>
<span id="t1h_2830" class="t s7_2830">VSCATTERPF0QPS vm64z {k1} </span>
<span id="t1i_2830" class="t s7_2830">A </span><span id="t1j_2830" class="t s7_2830">V/V </span><span id="t1k_2830" class="t s7_2830">AVX512PF </span><span id="t1l_2830" class="t s7_2830">Using signed qword indices, prefetch sparse byte </span>
<span id="t1m_2830" class="t s7_2830">memory locations containing single-precision data using </span>
<span id="t1n_2830" class="t s7_2830">writemask k1 and T0 hint with intent to write. </span>
<span id="t1o_2830" class="t s7_2830">EVEX.512.66.0F38.W1 C6 /5 /vsib </span>
<span id="t1p_2830" class="t s7_2830">VSCATTERPF0DPD vm32y {k1} </span>
<span id="t1q_2830" class="t s7_2830">A </span><span id="t1r_2830" class="t s7_2830">V/V </span><span id="t1s_2830" class="t s7_2830">AVX512PF </span><span id="t1t_2830" class="t s7_2830">Using signed dword indices, prefetch sparse byte </span>
<span id="t1u_2830" class="t s7_2830">memory locations containing double precision data </span>
<span id="t1v_2830" class="t s7_2830">using writemask k1 and T0 hint with intent to write. </span>
<span id="t1w_2830" class="t s7_2830">EVEX.512.66.0F38.W1 C7 /5 /vsib </span>
<span id="t1x_2830" class="t s7_2830">VSCATTERPF0QPD vm64z {k1} </span>
<span id="t1y_2830" class="t s7_2830">A </span><span id="t1z_2830" class="t s7_2830">V/V </span><span id="t20_2830" class="t s7_2830">AVX512PF </span><span id="t21_2830" class="t s7_2830">Using signed qword indices, prefetch sparse byte </span>
<span id="t22_2830" class="t s7_2830">memory locations containing double precision data </span>
<span id="t23_2830" class="t s7_2830">using writemask k1 and T0 hint with intent to write. </span>
<span id="t24_2830" class="t s8_2830">Op/En </span><span id="t25_2830" class="t s8_2830">Tuple Type </span><span id="t26_2830" class="t s8_2830">Operand 1 </span><span id="t27_2830" class="t s8_2830">Operand 2 </span><span id="t28_2830" class="t s8_2830">Operand 3 </span><span id="t29_2830" class="t s8_2830">Operand 4 </span>
<span id="t2a_2830" class="t s7_2830">A </span><span id="t2b_2830" class="t s7_2830">Tuple1 Scalar </span><span id="t2c_2830" class="t s7_2830">BaseReg (R): VSIB:base, </span>
<span id="t2d_2830" class="t s7_2830">VectorReg(R): VSIB:index </span>
<span id="t2e_2830" class="t s7_2830">N/A </span><span id="t2f_2830" class="t s7_2830">N/A </span><span id="t2g_2830" class="t s7_2830">N/A </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
