
Konnect_STM32_Sigfox_Ultrasonic.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007e18  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000438  08007ed8  08007ed8  00017ed8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008310  08008310  000201e4  2**0
                  CONTENTS
  4 .ARM          00000008  08008310  08008310  00018310  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008318  08008318  000201e4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008318  08008318  00018318  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800831c  0800831c  0001831c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e4  20000000  08008320  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000210  200001e4  08008504  000201e4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200003f4  08008504  000203f4  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  000201e4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001040f  00000000  00000000  0002020c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000029a8  00000000  00000000  0003061b  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_loc    0000934b  00000000  00000000  00032fc3  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_aranges 00000988  00000000  00000000  0003c310  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_ranges 00001488  00000000  00000000  0003cc98  2**3
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_macro  00014da2  00000000  00000000  0003e120  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_line   0000bc24  00000000  00000000  00052ec2  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .debug_str    0007bf67  00000000  00000000  0005eae6  2**0
                  CONTENTS, READONLY, DEBUGGING
 20 .comment      0000007b  00000000  00000000  000daa4d  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000291c  00000000  00000000  000daac8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	200001e4 	.word	0x200001e4
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08007ec0 	.word	0x08007ec0

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	200001e8 	.word	0x200001e8
 8000104:	08007ec0 	.word	0x08007ec0

08000108 <strlen>:
 8000108:	2300      	movs	r3, #0
 800010a:	5cc2      	ldrb	r2, [r0, r3]
 800010c:	3301      	adds	r3, #1
 800010e:	2a00      	cmp	r2, #0
 8000110:	d1fb      	bne.n	800010a <strlen+0x2>
 8000112:	1e58      	subs	r0, r3, #1
 8000114:	4770      	bx	lr
	...

08000118 <__gnu_thumb1_case_uqi>:
 8000118:	b402      	push	{r1}
 800011a:	4671      	mov	r1, lr
 800011c:	0849      	lsrs	r1, r1, #1
 800011e:	0049      	lsls	r1, r1, #1
 8000120:	5c09      	ldrb	r1, [r1, r0]
 8000122:	0049      	lsls	r1, r1, #1
 8000124:	448e      	add	lr, r1
 8000126:	bc02      	pop	{r1}
 8000128:	4770      	bx	lr
 800012a:	46c0      	nop			; (mov r8, r8)

0800012c <__udivsi3>:
 800012c:	2200      	movs	r2, #0
 800012e:	0843      	lsrs	r3, r0, #1
 8000130:	428b      	cmp	r3, r1
 8000132:	d374      	bcc.n	800021e <__udivsi3+0xf2>
 8000134:	0903      	lsrs	r3, r0, #4
 8000136:	428b      	cmp	r3, r1
 8000138:	d35f      	bcc.n	80001fa <__udivsi3+0xce>
 800013a:	0a03      	lsrs	r3, r0, #8
 800013c:	428b      	cmp	r3, r1
 800013e:	d344      	bcc.n	80001ca <__udivsi3+0x9e>
 8000140:	0b03      	lsrs	r3, r0, #12
 8000142:	428b      	cmp	r3, r1
 8000144:	d328      	bcc.n	8000198 <__udivsi3+0x6c>
 8000146:	0c03      	lsrs	r3, r0, #16
 8000148:	428b      	cmp	r3, r1
 800014a:	d30d      	bcc.n	8000168 <__udivsi3+0x3c>
 800014c:	22ff      	movs	r2, #255	; 0xff
 800014e:	0209      	lsls	r1, r1, #8
 8000150:	ba12      	rev	r2, r2
 8000152:	0c03      	lsrs	r3, r0, #16
 8000154:	428b      	cmp	r3, r1
 8000156:	d302      	bcc.n	800015e <__udivsi3+0x32>
 8000158:	1212      	asrs	r2, r2, #8
 800015a:	0209      	lsls	r1, r1, #8
 800015c:	d065      	beq.n	800022a <__udivsi3+0xfe>
 800015e:	0b03      	lsrs	r3, r0, #12
 8000160:	428b      	cmp	r3, r1
 8000162:	d319      	bcc.n	8000198 <__udivsi3+0x6c>
 8000164:	e000      	b.n	8000168 <__udivsi3+0x3c>
 8000166:	0a09      	lsrs	r1, r1, #8
 8000168:	0bc3      	lsrs	r3, r0, #15
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x46>
 800016e:	03cb      	lsls	r3, r1, #15
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0b83      	lsrs	r3, r0, #14
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x52>
 800017a:	038b      	lsls	r3, r1, #14
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0b43      	lsrs	r3, r0, #13
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x5e>
 8000186:	034b      	lsls	r3, r1, #13
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0b03      	lsrs	r3, r0, #12
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x6a>
 8000192:	030b      	lsls	r3, r1, #12
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0ac3      	lsrs	r3, r0, #11
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x76>
 800019e:	02cb      	lsls	r3, r1, #11
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	0a83      	lsrs	r3, r0, #10
 80001a6:	428b      	cmp	r3, r1
 80001a8:	d301      	bcc.n	80001ae <__udivsi3+0x82>
 80001aa:	028b      	lsls	r3, r1, #10
 80001ac:	1ac0      	subs	r0, r0, r3
 80001ae:	4152      	adcs	r2, r2
 80001b0:	0a43      	lsrs	r3, r0, #9
 80001b2:	428b      	cmp	r3, r1
 80001b4:	d301      	bcc.n	80001ba <__udivsi3+0x8e>
 80001b6:	024b      	lsls	r3, r1, #9
 80001b8:	1ac0      	subs	r0, r0, r3
 80001ba:	4152      	adcs	r2, r2
 80001bc:	0a03      	lsrs	r3, r0, #8
 80001be:	428b      	cmp	r3, r1
 80001c0:	d301      	bcc.n	80001c6 <__udivsi3+0x9a>
 80001c2:	020b      	lsls	r3, r1, #8
 80001c4:	1ac0      	subs	r0, r0, r3
 80001c6:	4152      	adcs	r2, r2
 80001c8:	d2cd      	bcs.n	8000166 <__udivsi3+0x3a>
 80001ca:	09c3      	lsrs	r3, r0, #7
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xa8>
 80001d0:	01cb      	lsls	r3, r1, #7
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	0983      	lsrs	r3, r0, #6
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xb4>
 80001dc:	018b      	lsls	r3, r1, #6
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0943      	lsrs	r3, r0, #5
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xc0>
 80001e8:	014b      	lsls	r3, r1, #5
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0903      	lsrs	r3, r0, #4
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xcc>
 80001f4:	010b      	lsls	r3, r1, #4
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	08c3      	lsrs	r3, r0, #3
 80001fc:	428b      	cmp	r3, r1
 80001fe:	d301      	bcc.n	8000204 <__udivsi3+0xd8>
 8000200:	00cb      	lsls	r3, r1, #3
 8000202:	1ac0      	subs	r0, r0, r3
 8000204:	4152      	adcs	r2, r2
 8000206:	0883      	lsrs	r3, r0, #2
 8000208:	428b      	cmp	r3, r1
 800020a:	d301      	bcc.n	8000210 <__udivsi3+0xe4>
 800020c:	008b      	lsls	r3, r1, #2
 800020e:	1ac0      	subs	r0, r0, r3
 8000210:	4152      	adcs	r2, r2
 8000212:	0843      	lsrs	r3, r0, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d301      	bcc.n	800021c <__udivsi3+0xf0>
 8000218:	004b      	lsls	r3, r1, #1
 800021a:	1ac0      	subs	r0, r0, r3
 800021c:	4152      	adcs	r2, r2
 800021e:	1a41      	subs	r1, r0, r1
 8000220:	d200      	bcs.n	8000224 <__udivsi3+0xf8>
 8000222:	4601      	mov	r1, r0
 8000224:	4152      	adcs	r2, r2
 8000226:	4610      	mov	r0, r2
 8000228:	4770      	bx	lr
 800022a:	e7ff      	b.n	800022c <__udivsi3+0x100>
 800022c:	b501      	push	{r0, lr}
 800022e:	2000      	movs	r0, #0
 8000230:	f000 f8f0 	bl	8000414 <__aeabi_idiv0>
 8000234:	bd02      	pop	{r1, pc}
 8000236:	46c0      	nop			; (mov r8, r8)

08000238 <__aeabi_uidivmod>:
 8000238:	2900      	cmp	r1, #0
 800023a:	d0f7      	beq.n	800022c <__udivsi3+0x100>
 800023c:	e776      	b.n	800012c <__udivsi3>
 800023e:	4770      	bx	lr

08000240 <__divsi3>:
 8000240:	4603      	mov	r3, r0
 8000242:	430b      	orrs	r3, r1
 8000244:	d47f      	bmi.n	8000346 <__divsi3+0x106>
 8000246:	2200      	movs	r2, #0
 8000248:	0843      	lsrs	r3, r0, #1
 800024a:	428b      	cmp	r3, r1
 800024c:	d374      	bcc.n	8000338 <__divsi3+0xf8>
 800024e:	0903      	lsrs	r3, r0, #4
 8000250:	428b      	cmp	r3, r1
 8000252:	d35f      	bcc.n	8000314 <__divsi3+0xd4>
 8000254:	0a03      	lsrs	r3, r0, #8
 8000256:	428b      	cmp	r3, r1
 8000258:	d344      	bcc.n	80002e4 <__divsi3+0xa4>
 800025a:	0b03      	lsrs	r3, r0, #12
 800025c:	428b      	cmp	r3, r1
 800025e:	d328      	bcc.n	80002b2 <__divsi3+0x72>
 8000260:	0c03      	lsrs	r3, r0, #16
 8000262:	428b      	cmp	r3, r1
 8000264:	d30d      	bcc.n	8000282 <__divsi3+0x42>
 8000266:	22ff      	movs	r2, #255	; 0xff
 8000268:	0209      	lsls	r1, r1, #8
 800026a:	ba12      	rev	r2, r2
 800026c:	0c03      	lsrs	r3, r0, #16
 800026e:	428b      	cmp	r3, r1
 8000270:	d302      	bcc.n	8000278 <__divsi3+0x38>
 8000272:	1212      	asrs	r2, r2, #8
 8000274:	0209      	lsls	r1, r1, #8
 8000276:	d065      	beq.n	8000344 <__divsi3+0x104>
 8000278:	0b03      	lsrs	r3, r0, #12
 800027a:	428b      	cmp	r3, r1
 800027c:	d319      	bcc.n	80002b2 <__divsi3+0x72>
 800027e:	e000      	b.n	8000282 <__divsi3+0x42>
 8000280:	0a09      	lsrs	r1, r1, #8
 8000282:	0bc3      	lsrs	r3, r0, #15
 8000284:	428b      	cmp	r3, r1
 8000286:	d301      	bcc.n	800028c <__divsi3+0x4c>
 8000288:	03cb      	lsls	r3, r1, #15
 800028a:	1ac0      	subs	r0, r0, r3
 800028c:	4152      	adcs	r2, r2
 800028e:	0b83      	lsrs	r3, r0, #14
 8000290:	428b      	cmp	r3, r1
 8000292:	d301      	bcc.n	8000298 <__divsi3+0x58>
 8000294:	038b      	lsls	r3, r1, #14
 8000296:	1ac0      	subs	r0, r0, r3
 8000298:	4152      	adcs	r2, r2
 800029a:	0b43      	lsrs	r3, r0, #13
 800029c:	428b      	cmp	r3, r1
 800029e:	d301      	bcc.n	80002a4 <__divsi3+0x64>
 80002a0:	034b      	lsls	r3, r1, #13
 80002a2:	1ac0      	subs	r0, r0, r3
 80002a4:	4152      	adcs	r2, r2
 80002a6:	0b03      	lsrs	r3, r0, #12
 80002a8:	428b      	cmp	r3, r1
 80002aa:	d301      	bcc.n	80002b0 <__divsi3+0x70>
 80002ac:	030b      	lsls	r3, r1, #12
 80002ae:	1ac0      	subs	r0, r0, r3
 80002b0:	4152      	adcs	r2, r2
 80002b2:	0ac3      	lsrs	r3, r0, #11
 80002b4:	428b      	cmp	r3, r1
 80002b6:	d301      	bcc.n	80002bc <__divsi3+0x7c>
 80002b8:	02cb      	lsls	r3, r1, #11
 80002ba:	1ac0      	subs	r0, r0, r3
 80002bc:	4152      	adcs	r2, r2
 80002be:	0a83      	lsrs	r3, r0, #10
 80002c0:	428b      	cmp	r3, r1
 80002c2:	d301      	bcc.n	80002c8 <__divsi3+0x88>
 80002c4:	028b      	lsls	r3, r1, #10
 80002c6:	1ac0      	subs	r0, r0, r3
 80002c8:	4152      	adcs	r2, r2
 80002ca:	0a43      	lsrs	r3, r0, #9
 80002cc:	428b      	cmp	r3, r1
 80002ce:	d301      	bcc.n	80002d4 <__divsi3+0x94>
 80002d0:	024b      	lsls	r3, r1, #9
 80002d2:	1ac0      	subs	r0, r0, r3
 80002d4:	4152      	adcs	r2, r2
 80002d6:	0a03      	lsrs	r3, r0, #8
 80002d8:	428b      	cmp	r3, r1
 80002da:	d301      	bcc.n	80002e0 <__divsi3+0xa0>
 80002dc:	020b      	lsls	r3, r1, #8
 80002de:	1ac0      	subs	r0, r0, r3
 80002e0:	4152      	adcs	r2, r2
 80002e2:	d2cd      	bcs.n	8000280 <__divsi3+0x40>
 80002e4:	09c3      	lsrs	r3, r0, #7
 80002e6:	428b      	cmp	r3, r1
 80002e8:	d301      	bcc.n	80002ee <__divsi3+0xae>
 80002ea:	01cb      	lsls	r3, r1, #7
 80002ec:	1ac0      	subs	r0, r0, r3
 80002ee:	4152      	adcs	r2, r2
 80002f0:	0983      	lsrs	r3, r0, #6
 80002f2:	428b      	cmp	r3, r1
 80002f4:	d301      	bcc.n	80002fa <__divsi3+0xba>
 80002f6:	018b      	lsls	r3, r1, #6
 80002f8:	1ac0      	subs	r0, r0, r3
 80002fa:	4152      	adcs	r2, r2
 80002fc:	0943      	lsrs	r3, r0, #5
 80002fe:	428b      	cmp	r3, r1
 8000300:	d301      	bcc.n	8000306 <__divsi3+0xc6>
 8000302:	014b      	lsls	r3, r1, #5
 8000304:	1ac0      	subs	r0, r0, r3
 8000306:	4152      	adcs	r2, r2
 8000308:	0903      	lsrs	r3, r0, #4
 800030a:	428b      	cmp	r3, r1
 800030c:	d301      	bcc.n	8000312 <__divsi3+0xd2>
 800030e:	010b      	lsls	r3, r1, #4
 8000310:	1ac0      	subs	r0, r0, r3
 8000312:	4152      	adcs	r2, r2
 8000314:	08c3      	lsrs	r3, r0, #3
 8000316:	428b      	cmp	r3, r1
 8000318:	d301      	bcc.n	800031e <__divsi3+0xde>
 800031a:	00cb      	lsls	r3, r1, #3
 800031c:	1ac0      	subs	r0, r0, r3
 800031e:	4152      	adcs	r2, r2
 8000320:	0883      	lsrs	r3, r0, #2
 8000322:	428b      	cmp	r3, r1
 8000324:	d301      	bcc.n	800032a <__divsi3+0xea>
 8000326:	008b      	lsls	r3, r1, #2
 8000328:	1ac0      	subs	r0, r0, r3
 800032a:	4152      	adcs	r2, r2
 800032c:	0843      	lsrs	r3, r0, #1
 800032e:	428b      	cmp	r3, r1
 8000330:	d301      	bcc.n	8000336 <__divsi3+0xf6>
 8000332:	004b      	lsls	r3, r1, #1
 8000334:	1ac0      	subs	r0, r0, r3
 8000336:	4152      	adcs	r2, r2
 8000338:	1a41      	subs	r1, r0, r1
 800033a:	d200      	bcs.n	800033e <__divsi3+0xfe>
 800033c:	4601      	mov	r1, r0
 800033e:	4152      	adcs	r2, r2
 8000340:	4610      	mov	r0, r2
 8000342:	4770      	bx	lr
 8000344:	e05d      	b.n	8000402 <__divsi3+0x1c2>
 8000346:	0fca      	lsrs	r2, r1, #31
 8000348:	d000      	beq.n	800034c <__divsi3+0x10c>
 800034a:	4249      	negs	r1, r1
 800034c:	1003      	asrs	r3, r0, #32
 800034e:	d300      	bcc.n	8000352 <__divsi3+0x112>
 8000350:	4240      	negs	r0, r0
 8000352:	4053      	eors	r3, r2
 8000354:	2200      	movs	r2, #0
 8000356:	469c      	mov	ip, r3
 8000358:	0903      	lsrs	r3, r0, #4
 800035a:	428b      	cmp	r3, r1
 800035c:	d32d      	bcc.n	80003ba <__divsi3+0x17a>
 800035e:	0a03      	lsrs	r3, r0, #8
 8000360:	428b      	cmp	r3, r1
 8000362:	d312      	bcc.n	800038a <__divsi3+0x14a>
 8000364:	22fc      	movs	r2, #252	; 0xfc
 8000366:	0189      	lsls	r1, r1, #6
 8000368:	ba12      	rev	r2, r2
 800036a:	0a03      	lsrs	r3, r0, #8
 800036c:	428b      	cmp	r3, r1
 800036e:	d30c      	bcc.n	800038a <__divsi3+0x14a>
 8000370:	0189      	lsls	r1, r1, #6
 8000372:	1192      	asrs	r2, r2, #6
 8000374:	428b      	cmp	r3, r1
 8000376:	d308      	bcc.n	800038a <__divsi3+0x14a>
 8000378:	0189      	lsls	r1, r1, #6
 800037a:	1192      	asrs	r2, r2, #6
 800037c:	428b      	cmp	r3, r1
 800037e:	d304      	bcc.n	800038a <__divsi3+0x14a>
 8000380:	0189      	lsls	r1, r1, #6
 8000382:	d03a      	beq.n	80003fa <__divsi3+0x1ba>
 8000384:	1192      	asrs	r2, r2, #6
 8000386:	e000      	b.n	800038a <__divsi3+0x14a>
 8000388:	0989      	lsrs	r1, r1, #6
 800038a:	09c3      	lsrs	r3, r0, #7
 800038c:	428b      	cmp	r3, r1
 800038e:	d301      	bcc.n	8000394 <__divsi3+0x154>
 8000390:	01cb      	lsls	r3, r1, #7
 8000392:	1ac0      	subs	r0, r0, r3
 8000394:	4152      	adcs	r2, r2
 8000396:	0983      	lsrs	r3, r0, #6
 8000398:	428b      	cmp	r3, r1
 800039a:	d301      	bcc.n	80003a0 <__divsi3+0x160>
 800039c:	018b      	lsls	r3, r1, #6
 800039e:	1ac0      	subs	r0, r0, r3
 80003a0:	4152      	adcs	r2, r2
 80003a2:	0943      	lsrs	r3, r0, #5
 80003a4:	428b      	cmp	r3, r1
 80003a6:	d301      	bcc.n	80003ac <__divsi3+0x16c>
 80003a8:	014b      	lsls	r3, r1, #5
 80003aa:	1ac0      	subs	r0, r0, r3
 80003ac:	4152      	adcs	r2, r2
 80003ae:	0903      	lsrs	r3, r0, #4
 80003b0:	428b      	cmp	r3, r1
 80003b2:	d301      	bcc.n	80003b8 <__divsi3+0x178>
 80003b4:	010b      	lsls	r3, r1, #4
 80003b6:	1ac0      	subs	r0, r0, r3
 80003b8:	4152      	adcs	r2, r2
 80003ba:	08c3      	lsrs	r3, r0, #3
 80003bc:	428b      	cmp	r3, r1
 80003be:	d301      	bcc.n	80003c4 <__divsi3+0x184>
 80003c0:	00cb      	lsls	r3, r1, #3
 80003c2:	1ac0      	subs	r0, r0, r3
 80003c4:	4152      	adcs	r2, r2
 80003c6:	0883      	lsrs	r3, r0, #2
 80003c8:	428b      	cmp	r3, r1
 80003ca:	d301      	bcc.n	80003d0 <__divsi3+0x190>
 80003cc:	008b      	lsls	r3, r1, #2
 80003ce:	1ac0      	subs	r0, r0, r3
 80003d0:	4152      	adcs	r2, r2
 80003d2:	d2d9      	bcs.n	8000388 <__divsi3+0x148>
 80003d4:	0843      	lsrs	r3, r0, #1
 80003d6:	428b      	cmp	r3, r1
 80003d8:	d301      	bcc.n	80003de <__divsi3+0x19e>
 80003da:	004b      	lsls	r3, r1, #1
 80003dc:	1ac0      	subs	r0, r0, r3
 80003de:	4152      	adcs	r2, r2
 80003e0:	1a41      	subs	r1, r0, r1
 80003e2:	d200      	bcs.n	80003e6 <__divsi3+0x1a6>
 80003e4:	4601      	mov	r1, r0
 80003e6:	4663      	mov	r3, ip
 80003e8:	4152      	adcs	r2, r2
 80003ea:	105b      	asrs	r3, r3, #1
 80003ec:	4610      	mov	r0, r2
 80003ee:	d301      	bcc.n	80003f4 <__divsi3+0x1b4>
 80003f0:	4240      	negs	r0, r0
 80003f2:	2b00      	cmp	r3, #0
 80003f4:	d500      	bpl.n	80003f8 <__divsi3+0x1b8>
 80003f6:	4249      	negs	r1, r1
 80003f8:	4770      	bx	lr
 80003fa:	4663      	mov	r3, ip
 80003fc:	105b      	asrs	r3, r3, #1
 80003fe:	d300      	bcc.n	8000402 <__divsi3+0x1c2>
 8000400:	4240      	negs	r0, r0
 8000402:	b501      	push	{r0, lr}
 8000404:	2000      	movs	r0, #0
 8000406:	f000 f805 	bl	8000414 <__aeabi_idiv0>
 800040a:	bd02      	pop	{r1, pc}

0800040c <__aeabi_idivmod>:
 800040c:	2900      	cmp	r1, #0
 800040e:	d0f8      	beq.n	8000402 <__divsi3+0x1c2>
 8000410:	e716      	b.n	8000240 <__divsi3>
 8000412:	4770      	bx	lr

08000414 <__aeabi_idiv0>:
 8000414:	4770      	bx	lr
 8000416:	46c0      	nop			; (mov r8, r8)

08000418 <__aeabi_cdrcmple>:
 8000418:	4684      	mov	ip, r0
 800041a:	1c10      	adds	r0, r2, #0
 800041c:	4662      	mov	r2, ip
 800041e:	468c      	mov	ip, r1
 8000420:	1c19      	adds	r1, r3, #0
 8000422:	4663      	mov	r3, ip
 8000424:	e000      	b.n	8000428 <__aeabi_cdcmpeq>
 8000426:	46c0      	nop			; (mov r8, r8)

08000428 <__aeabi_cdcmpeq>:
 8000428:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800042a:	f001 f831 	bl	8001490 <__ledf2>
 800042e:	2800      	cmp	r0, #0
 8000430:	d401      	bmi.n	8000436 <__aeabi_cdcmpeq+0xe>
 8000432:	2100      	movs	r1, #0
 8000434:	42c8      	cmn	r0, r1
 8000436:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08000438 <__aeabi_dcmpeq>:
 8000438:	b510      	push	{r4, lr}
 800043a:	f000 ff89 	bl	8001350 <__eqdf2>
 800043e:	4240      	negs	r0, r0
 8000440:	3001      	adds	r0, #1
 8000442:	bd10      	pop	{r4, pc}

08000444 <__aeabi_dcmplt>:
 8000444:	b510      	push	{r4, lr}
 8000446:	f001 f823 	bl	8001490 <__ledf2>
 800044a:	2800      	cmp	r0, #0
 800044c:	db01      	blt.n	8000452 <__aeabi_dcmplt+0xe>
 800044e:	2000      	movs	r0, #0
 8000450:	bd10      	pop	{r4, pc}
 8000452:	2001      	movs	r0, #1
 8000454:	bd10      	pop	{r4, pc}
 8000456:	46c0      	nop			; (mov r8, r8)

08000458 <__aeabi_dcmple>:
 8000458:	b510      	push	{r4, lr}
 800045a:	f001 f819 	bl	8001490 <__ledf2>
 800045e:	2800      	cmp	r0, #0
 8000460:	dd01      	ble.n	8000466 <__aeabi_dcmple+0xe>
 8000462:	2000      	movs	r0, #0
 8000464:	bd10      	pop	{r4, pc}
 8000466:	2001      	movs	r0, #1
 8000468:	bd10      	pop	{r4, pc}
 800046a:	46c0      	nop			; (mov r8, r8)

0800046c <__aeabi_dcmpgt>:
 800046c:	b510      	push	{r4, lr}
 800046e:	f000 ffab 	bl	80013c8 <__gedf2>
 8000472:	2800      	cmp	r0, #0
 8000474:	dc01      	bgt.n	800047a <__aeabi_dcmpgt+0xe>
 8000476:	2000      	movs	r0, #0
 8000478:	bd10      	pop	{r4, pc}
 800047a:	2001      	movs	r0, #1
 800047c:	bd10      	pop	{r4, pc}
 800047e:	46c0      	nop			; (mov r8, r8)

08000480 <__aeabi_dcmpge>:
 8000480:	b510      	push	{r4, lr}
 8000482:	f000 ffa1 	bl	80013c8 <__gedf2>
 8000486:	2800      	cmp	r0, #0
 8000488:	da01      	bge.n	800048e <__aeabi_dcmpge+0xe>
 800048a:	2000      	movs	r0, #0
 800048c:	bd10      	pop	{r4, pc}
 800048e:	2001      	movs	r0, #1
 8000490:	bd10      	pop	{r4, pc}
 8000492:	46c0      	nop			; (mov r8, r8)

08000494 <__aeabi_uldivmod>:
 8000494:	2b00      	cmp	r3, #0
 8000496:	d111      	bne.n	80004bc <__aeabi_uldivmod+0x28>
 8000498:	2a00      	cmp	r2, #0
 800049a:	d10f      	bne.n	80004bc <__aeabi_uldivmod+0x28>
 800049c:	2900      	cmp	r1, #0
 800049e:	d100      	bne.n	80004a2 <__aeabi_uldivmod+0xe>
 80004a0:	2800      	cmp	r0, #0
 80004a2:	d002      	beq.n	80004aa <__aeabi_uldivmod+0x16>
 80004a4:	2100      	movs	r1, #0
 80004a6:	43c9      	mvns	r1, r1
 80004a8:	1c08      	adds	r0, r1, #0
 80004aa:	b407      	push	{r0, r1, r2}
 80004ac:	4802      	ldr	r0, [pc, #8]	; (80004b8 <__aeabi_uldivmod+0x24>)
 80004ae:	a102      	add	r1, pc, #8	; (adr r1, 80004b8 <__aeabi_uldivmod+0x24>)
 80004b0:	1840      	adds	r0, r0, r1
 80004b2:	9002      	str	r0, [sp, #8]
 80004b4:	bd03      	pop	{r0, r1, pc}
 80004b6:	46c0      	nop			; (mov r8, r8)
 80004b8:	ffffff5d 	.word	0xffffff5d
 80004bc:	b403      	push	{r0, r1}
 80004be:	4668      	mov	r0, sp
 80004c0:	b501      	push	{r0, lr}
 80004c2:	9802      	ldr	r0, [sp, #8]
 80004c4:	f000 f824 	bl	8000510 <__udivmoddi4>
 80004c8:	9b01      	ldr	r3, [sp, #4]
 80004ca:	469e      	mov	lr, r3
 80004cc:	b002      	add	sp, #8
 80004ce:	bc0c      	pop	{r2, r3}
 80004d0:	4770      	bx	lr
 80004d2:	46c0      	nop			; (mov r8, r8)

080004d4 <__aeabi_d2uiz>:
 80004d4:	b570      	push	{r4, r5, r6, lr}
 80004d6:	2200      	movs	r2, #0
 80004d8:	4b0c      	ldr	r3, [pc, #48]	; (800050c <__aeabi_d2uiz+0x38>)
 80004da:	0004      	movs	r4, r0
 80004dc:	000d      	movs	r5, r1
 80004de:	f7ff ffcf 	bl	8000480 <__aeabi_dcmpge>
 80004e2:	2800      	cmp	r0, #0
 80004e4:	d104      	bne.n	80004f0 <__aeabi_d2uiz+0x1c>
 80004e6:	0020      	movs	r0, r4
 80004e8:	0029      	movs	r1, r5
 80004ea:	f001 fe0f 	bl	800210c <__aeabi_d2iz>
 80004ee:	bd70      	pop	{r4, r5, r6, pc}
 80004f0:	4b06      	ldr	r3, [pc, #24]	; (800050c <__aeabi_d2uiz+0x38>)
 80004f2:	2200      	movs	r2, #0
 80004f4:	0020      	movs	r0, r4
 80004f6:	0029      	movs	r1, r5
 80004f8:	f001 faa4 	bl	8001a44 <__aeabi_dsub>
 80004fc:	f001 fe06 	bl	800210c <__aeabi_d2iz>
 8000500:	2380      	movs	r3, #128	; 0x80
 8000502:	061b      	lsls	r3, r3, #24
 8000504:	469c      	mov	ip, r3
 8000506:	4460      	add	r0, ip
 8000508:	e7f1      	b.n	80004ee <__aeabi_d2uiz+0x1a>
 800050a:	46c0      	nop			; (mov r8, r8)
 800050c:	41e00000 	.word	0x41e00000

08000510 <__udivmoddi4>:
 8000510:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000512:	464f      	mov	r7, r9
 8000514:	4646      	mov	r6, r8
 8000516:	46d6      	mov	lr, sl
 8000518:	b5c0      	push	{r6, r7, lr}
 800051a:	0004      	movs	r4, r0
 800051c:	b082      	sub	sp, #8
 800051e:	000d      	movs	r5, r1
 8000520:	4691      	mov	r9, r2
 8000522:	4698      	mov	r8, r3
 8000524:	428b      	cmp	r3, r1
 8000526:	d82f      	bhi.n	8000588 <__udivmoddi4+0x78>
 8000528:	d02c      	beq.n	8000584 <__udivmoddi4+0x74>
 800052a:	4641      	mov	r1, r8
 800052c:	4648      	mov	r0, r9
 800052e:	f001 ff83 	bl	8002438 <__clzdi2>
 8000532:	0029      	movs	r1, r5
 8000534:	0006      	movs	r6, r0
 8000536:	0020      	movs	r0, r4
 8000538:	f001 ff7e 	bl	8002438 <__clzdi2>
 800053c:	1a33      	subs	r3, r6, r0
 800053e:	469c      	mov	ip, r3
 8000540:	3b20      	subs	r3, #32
 8000542:	469a      	mov	sl, r3
 8000544:	d500      	bpl.n	8000548 <__udivmoddi4+0x38>
 8000546:	e076      	b.n	8000636 <__udivmoddi4+0x126>
 8000548:	464b      	mov	r3, r9
 800054a:	4652      	mov	r2, sl
 800054c:	4093      	lsls	r3, r2
 800054e:	001f      	movs	r7, r3
 8000550:	464b      	mov	r3, r9
 8000552:	4662      	mov	r2, ip
 8000554:	4093      	lsls	r3, r2
 8000556:	001e      	movs	r6, r3
 8000558:	42af      	cmp	r7, r5
 800055a:	d828      	bhi.n	80005ae <__udivmoddi4+0x9e>
 800055c:	d025      	beq.n	80005aa <__udivmoddi4+0x9a>
 800055e:	4653      	mov	r3, sl
 8000560:	1ba4      	subs	r4, r4, r6
 8000562:	41bd      	sbcs	r5, r7
 8000564:	2b00      	cmp	r3, #0
 8000566:	da00      	bge.n	800056a <__udivmoddi4+0x5a>
 8000568:	e07b      	b.n	8000662 <__udivmoddi4+0x152>
 800056a:	2200      	movs	r2, #0
 800056c:	2300      	movs	r3, #0
 800056e:	9200      	str	r2, [sp, #0]
 8000570:	9301      	str	r3, [sp, #4]
 8000572:	2301      	movs	r3, #1
 8000574:	4652      	mov	r2, sl
 8000576:	4093      	lsls	r3, r2
 8000578:	9301      	str	r3, [sp, #4]
 800057a:	2301      	movs	r3, #1
 800057c:	4662      	mov	r2, ip
 800057e:	4093      	lsls	r3, r2
 8000580:	9300      	str	r3, [sp, #0]
 8000582:	e018      	b.n	80005b6 <__udivmoddi4+0xa6>
 8000584:	4282      	cmp	r2, r0
 8000586:	d9d0      	bls.n	800052a <__udivmoddi4+0x1a>
 8000588:	2200      	movs	r2, #0
 800058a:	2300      	movs	r3, #0
 800058c:	9200      	str	r2, [sp, #0]
 800058e:	9301      	str	r3, [sp, #4]
 8000590:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8000592:	2b00      	cmp	r3, #0
 8000594:	d001      	beq.n	800059a <__udivmoddi4+0x8a>
 8000596:	601c      	str	r4, [r3, #0]
 8000598:	605d      	str	r5, [r3, #4]
 800059a:	9800      	ldr	r0, [sp, #0]
 800059c:	9901      	ldr	r1, [sp, #4]
 800059e:	b002      	add	sp, #8
 80005a0:	bc1c      	pop	{r2, r3, r4}
 80005a2:	4690      	mov	r8, r2
 80005a4:	4699      	mov	r9, r3
 80005a6:	46a2      	mov	sl, r4
 80005a8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80005aa:	42a3      	cmp	r3, r4
 80005ac:	d9d7      	bls.n	800055e <__udivmoddi4+0x4e>
 80005ae:	2200      	movs	r2, #0
 80005b0:	2300      	movs	r3, #0
 80005b2:	9200      	str	r2, [sp, #0]
 80005b4:	9301      	str	r3, [sp, #4]
 80005b6:	4663      	mov	r3, ip
 80005b8:	2b00      	cmp	r3, #0
 80005ba:	d0e9      	beq.n	8000590 <__udivmoddi4+0x80>
 80005bc:	07fb      	lsls	r3, r7, #31
 80005be:	4698      	mov	r8, r3
 80005c0:	4641      	mov	r1, r8
 80005c2:	0872      	lsrs	r2, r6, #1
 80005c4:	430a      	orrs	r2, r1
 80005c6:	087b      	lsrs	r3, r7, #1
 80005c8:	4666      	mov	r6, ip
 80005ca:	e00e      	b.n	80005ea <__udivmoddi4+0xda>
 80005cc:	42ab      	cmp	r3, r5
 80005ce:	d101      	bne.n	80005d4 <__udivmoddi4+0xc4>
 80005d0:	42a2      	cmp	r2, r4
 80005d2:	d80c      	bhi.n	80005ee <__udivmoddi4+0xde>
 80005d4:	1aa4      	subs	r4, r4, r2
 80005d6:	419d      	sbcs	r5, r3
 80005d8:	2001      	movs	r0, #1
 80005da:	1924      	adds	r4, r4, r4
 80005dc:	416d      	adcs	r5, r5
 80005de:	2100      	movs	r1, #0
 80005e0:	3e01      	subs	r6, #1
 80005e2:	1824      	adds	r4, r4, r0
 80005e4:	414d      	adcs	r5, r1
 80005e6:	2e00      	cmp	r6, #0
 80005e8:	d006      	beq.n	80005f8 <__udivmoddi4+0xe8>
 80005ea:	42ab      	cmp	r3, r5
 80005ec:	d9ee      	bls.n	80005cc <__udivmoddi4+0xbc>
 80005ee:	3e01      	subs	r6, #1
 80005f0:	1924      	adds	r4, r4, r4
 80005f2:	416d      	adcs	r5, r5
 80005f4:	2e00      	cmp	r6, #0
 80005f6:	d1f8      	bne.n	80005ea <__udivmoddi4+0xda>
 80005f8:	9800      	ldr	r0, [sp, #0]
 80005fa:	9901      	ldr	r1, [sp, #4]
 80005fc:	4653      	mov	r3, sl
 80005fe:	1900      	adds	r0, r0, r4
 8000600:	4169      	adcs	r1, r5
 8000602:	2b00      	cmp	r3, #0
 8000604:	db23      	blt.n	800064e <__udivmoddi4+0x13e>
 8000606:	002b      	movs	r3, r5
 8000608:	4652      	mov	r2, sl
 800060a:	40d3      	lsrs	r3, r2
 800060c:	002a      	movs	r2, r5
 800060e:	4664      	mov	r4, ip
 8000610:	40e2      	lsrs	r2, r4
 8000612:	001c      	movs	r4, r3
 8000614:	4653      	mov	r3, sl
 8000616:	0015      	movs	r5, r2
 8000618:	2b00      	cmp	r3, #0
 800061a:	db2d      	blt.n	8000678 <__udivmoddi4+0x168>
 800061c:	0026      	movs	r6, r4
 800061e:	4657      	mov	r7, sl
 8000620:	40be      	lsls	r6, r7
 8000622:	0033      	movs	r3, r6
 8000624:	0026      	movs	r6, r4
 8000626:	4667      	mov	r7, ip
 8000628:	40be      	lsls	r6, r7
 800062a:	0032      	movs	r2, r6
 800062c:	1a80      	subs	r0, r0, r2
 800062e:	4199      	sbcs	r1, r3
 8000630:	9000      	str	r0, [sp, #0]
 8000632:	9101      	str	r1, [sp, #4]
 8000634:	e7ac      	b.n	8000590 <__udivmoddi4+0x80>
 8000636:	4662      	mov	r2, ip
 8000638:	2320      	movs	r3, #32
 800063a:	1a9b      	subs	r3, r3, r2
 800063c:	464a      	mov	r2, r9
 800063e:	40da      	lsrs	r2, r3
 8000640:	4661      	mov	r1, ip
 8000642:	0013      	movs	r3, r2
 8000644:	4642      	mov	r2, r8
 8000646:	408a      	lsls	r2, r1
 8000648:	0017      	movs	r7, r2
 800064a:	431f      	orrs	r7, r3
 800064c:	e780      	b.n	8000550 <__udivmoddi4+0x40>
 800064e:	4662      	mov	r2, ip
 8000650:	2320      	movs	r3, #32
 8000652:	1a9b      	subs	r3, r3, r2
 8000654:	002a      	movs	r2, r5
 8000656:	4666      	mov	r6, ip
 8000658:	409a      	lsls	r2, r3
 800065a:	0023      	movs	r3, r4
 800065c:	40f3      	lsrs	r3, r6
 800065e:	4313      	orrs	r3, r2
 8000660:	e7d4      	b.n	800060c <__udivmoddi4+0xfc>
 8000662:	4662      	mov	r2, ip
 8000664:	2320      	movs	r3, #32
 8000666:	2100      	movs	r1, #0
 8000668:	1a9b      	subs	r3, r3, r2
 800066a:	2200      	movs	r2, #0
 800066c:	9100      	str	r1, [sp, #0]
 800066e:	9201      	str	r2, [sp, #4]
 8000670:	2201      	movs	r2, #1
 8000672:	40da      	lsrs	r2, r3
 8000674:	9201      	str	r2, [sp, #4]
 8000676:	e780      	b.n	800057a <__udivmoddi4+0x6a>
 8000678:	2320      	movs	r3, #32
 800067a:	4662      	mov	r2, ip
 800067c:	0026      	movs	r6, r4
 800067e:	1a9b      	subs	r3, r3, r2
 8000680:	40de      	lsrs	r6, r3
 8000682:	002f      	movs	r7, r5
 8000684:	46b0      	mov	r8, r6
 8000686:	4666      	mov	r6, ip
 8000688:	40b7      	lsls	r7, r6
 800068a:	4646      	mov	r6, r8
 800068c:	003b      	movs	r3, r7
 800068e:	4333      	orrs	r3, r6
 8000690:	e7c8      	b.n	8000624 <__udivmoddi4+0x114>
 8000692:	46c0      	nop			; (mov r8, r8)

08000694 <__aeabi_ui2f>:
 8000694:	b570      	push	{r4, r5, r6, lr}
 8000696:	1e04      	subs	r4, r0, #0
 8000698:	d034      	beq.n	8000704 <__aeabi_ui2f+0x70>
 800069a:	f001 feaf 	bl	80023fc <__clzsi2>
 800069e:	229e      	movs	r2, #158	; 0x9e
 80006a0:	1a12      	subs	r2, r2, r0
 80006a2:	2a96      	cmp	r2, #150	; 0x96
 80006a4:	dc07      	bgt.n	80006b6 <__aeabi_ui2f+0x22>
 80006a6:	b2d2      	uxtb	r2, r2
 80006a8:	2808      	cmp	r0, #8
 80006aa:	dd2e      	ble.n	800070a <__aeabi_ui2f+0x76>
 80006ac:	3808      	subs	r0, #8
 80006ae:	4084      	lsls	r4, r0
 80006b0:	0260      	lsls	r0, r4, #9
 80006b2:	0a40      	lsrs	r0, r0, #9
 80006b4:	e021      	b.n	80006fa <__aeabi_ui2f+0x66>
 80006b6:	2a99      	cmp	r2, #153	; 0x99
 80006b8:	dd09      	ble.n	80006ce <__aeabi_ui2f+0x3a>
 80006ba:	0003      	movs	r3, r0
 80006bc:	0021      	movs	r1, r4
 80006be:	331b      	adds	r3, #27
 80006c0:	4099      	lsls	r1, r3
 80006c2:	1e4b      	subs	r3, r1, #1
 80006c4:	4199      	sbcs	r1, r3
 80006c6:	2305      	movs	r3, #5
 80006c8:	1a1b      	subs	r3, r3, r0
 80006ca:	40dc      	lsrs	r4, r3
 80006cc:	430c      	orrs	r4, r1
 80006ce:	2805      	cmp	r0, #5
 80006d0:	dd01      	ble.n	80006d6 <__aeabi_ui2f+0x42>
 80006d2:	1f43      	subs	r3, r0, #5
 80006d4:	409c      	lsls	r4, r3
 80006d6:	0023      	movs	r3, r4
 80006d8:	490d      	ldr	r1, [pc, #52]	; (8000710 <__aeabi_ui2f+0x7c>)
 80006da:	400b      	ands	r3, r1
 80006dc:	0765      	lsls	r5, r4, #29
 80006de:	d009      	beq.n	80006f4 <__aeabi_ui2f+0x60>
 80006e0:	250f      	movs	r5, #15
 80006e2:	402c      	ands	r4, r5
 80006e4:	2c04      	cmp	r4, #4
 80006e6:	d005      	beq.n	80006f4 <__aeabi_ui2f+0x60>
 80006e8:	3304      	adds	r3, #4
 80006ea:	015c      	lsls	r4, r3, #5
 80006ec:	d502      	bpl.n	80006f4 <__aeabi_ui2f+0x60>
 80006ee:	229f      	movs	r2, #159	; 0x9f
 80006f0:	400b      	ands	r3, r1
 80006f2:	1a12      	subs	r2, r2, r0
 80006f4:	019b      	lsls	r3, r3, #6
 80006f6:	0a58      	lsrs	r0, r3, #9
 80006f8:	b2d2      	uxtb	r2, r2
 80006fa:	0240      	lsls	r0, r0, #9
 80006fc:	05d2      	lsls	r2, r2, #23
 80006fe:	0a40      	lsrs	r0, r0, #9
 8000700:	4310      	orrs	r0, r2
 8000702:	bd70      	pop	{r4, r5, r6, pc}
 8000704:	2200      	movs	r2, #0
 8000706:	2000      	movs	r0, #0
 8000708:	e7f7      	b.n	80006fa <__aeabi_ui2f+0x66>
 800070a:	0260      	lsls	r0, r4, #9
 800070c:	0a40      	lsrs	r0, r0, #9
 800070e:	e7f4      	b.n	80006fa <__aeabi_ui2f+0x66>
 8000710:	fbffffff 	.word	0xfbffffff

08000714 <__aeabi_dadd>:
 8000714:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000716:	464f      	mov	r7, r9
 8000718:	4646      	mov	r6, r8
 800071a:	46d6      	mov	lr, sl
 800071c:	000c      	movs	r4, r1
 800071e:	0309      	lsls	r1, r1, #12
 8000720:	b5c0      	push	{r6, r7, lr}
 8000722:	0a49      	lsrs	r1, r1, #9
 8000724:	0f47      	lsrs	r7, r0, #29
 8000726:	005e      	lsls	r6, r3, #1
 8000728:	4339      	orrs	r1, r7
 800072a:	031f      	lsls	r7, r3, #12
 800072c:	0fdb      	lsrs	r3, r3, #31
 800072e:	469c      	mov	ip, r3
 8000730:	0065      	lsls	r5, r4, #1
 8000732:	0a7b      	lsrs	r3, r7, #9
 8000734:	0f57      	lsrs	r7, r2, #29
 8000736:	431f      	orrs	r7, r3
 8000738:	0d6d      	lsrs	r5, r5, #21
 800073a:	0fe4      	lsrs	r4, r4, #31
 800073c:	0d76      	lsrs	r6, r6, #21
 800073e:	46a1      	mov	r9, r4
 8000740:	00c0      	lsls	r0, r0, #3
 8000742:	46b8      	mov	r8, r7
 8000744:	00d2      	lsls	r2, r2, #3
 8000746:	1bab      	subs	r3, r5, r6
 8000748:	4564      	cmp	r4, ip
 800074a:	d07b      	beq.n	8000844 <__aeabi_dadd+0x130>
 800074c:	2b00      	cmp	r3, #0
 800074e:	dd5f      	ble.n	8000810 <__aeabi_dadd+0xfc>
 8000750:	2e00      	cmp	r6, #0
 8000752:	d000      	beq.n	8000756 <__aeabi_dadd+0x42>
 8000754:	e0a4      	b.n	80008a0 <__aeabi_dadd+0x18c>
 8000756:	003e      	movs	r6, r7
 8000758:	4316      	orrs	r6, r2
 800075a:	d100      	bne.n	800075e <__aeabi_dadd+0x4a>
 800075c:	e112      	b.n	8000984 <__aeabi_dadd+0x270>
 800075e:	1e5e      	subs	r6, r3, #1
 8000760:	2e00      	cmp	r6, #0
 8000762:	d000      	beq.n	8000766 <__aeabi_dadd+0x52>
 8000764:	e19e      	b.n	8000aa4 <__aeabi_dadd+0x390>
 8000766:	1a87      	subs	r7, r0, r2
 8000768:	4643      	mov	r3, r8
 800076a:	42b8      	cmp	r0, r7
 800076c:	4180      	sbcs	r0, r0
 800076e:	2501      	movs	r5, #1
 8000770:	1ac9      	subs	r1, r1, r3
 8000772:	4240      	negs	r0, r0
 8000774:	1a09      	subs	r1, r1, r0
 8000776:	020b      	lsls	r3, r1, #8
 8000778:	d400      	bmi.n	800077c <__aeabi_dadd+0x68>
 800077a:	e131      	b.n	80009e0 <__aeabi_dadd+0x2cc>
 800077c:	0249      	lsls	r1, r1, #9
 800077e:	0a4e      	lsrs	r6, r1, #9
 8000780:	2e00      	cmp	r6, #0
 8000782:	d100      	bne.n	8000786 <__aeabi_dadd+0x72>
 8000784:	e16e      	b.n	8000a64 <__aeabi_dadd+0x350>
 8000786:	0030      	movs	r0, r6
 8000788:	f001 fe38 	bl	80023fc <__clzsi2>
 800078c:	0003      	movs	r3, r0
 800078e:	3b08      	subs	r3, #8
 8000790:	2b1f      	cmp	r3, #31
 8000792:	dd00      	ble.n	8000796 <__aeabi_dadd+0x82>
 8000794:	e161      	b.n	8000a5a <__aeabi_dadd+0x346>
 8000796:	2220      	movs	r2, #32
 8000798:	0039      	movs	r1, r7
 800079a:	1ad2      	subs	r2, r2, r3
 800079c:	409e      	lsls	r6, r3
 800079e:	40d1      	lsrs	r1, r2
 80007a0:	409f      	lsls	r7, r3
 80007a2:	430e      	orrs	r6, r1
 80007a4:	429d      	cmp	r5, r3
 80007a6:	dd00      	ble.n	80007aa <__aeabi_dadd+0x96>
 80007a8:	e151      	b.n	8000a4e <__aeabi_dadd+0x33a>
 80007aa:	1b5d      	subs	r5, r3, r5
 80007ac:	1c6b      	adds	r3, r5, #1
 80007ae:	2b1f      	cmp	r3, #31
 80007b0:	dd00      	ble.n	80007b4 <__aeabi_dadd+0xa0>
 80007b2:	e17c      	b.n	8000aae <__aeabi_dadd+0x39a>
 80007b4:	2120      	movs	r1, #32
 80007b6:	1ac9      	subs	r1, r1, r3
 80007b8:	003d      	movs	r5, r7
 80007ba:	0030      	movs	r0, r6
 80007bc:	408f      	lsls	r7, r1
 80007be:	4088      	lsls	r0, r1
 80007c0:	40dd      	lsrs	r5, r3
 80007c2:	1e79      	subs	r1, r7, #1
 80007c4:	418f      	sbcs	r7, r1
 80007c6:	0031      	movs	r1, r6
 80007c8:	2207      	movs	r2, #7
 80007ca:	4328      	orrs	r0, r5
 80007cc:	40d9      	lsrs	r1, r3
 80007ce:	2500      	movs	r5, #0
 80007d0:	4307      	orrs	r7, r0
 80007d2:	403a      	ands	r2, r7
 80007d4:	2a00      	cmp	r2, #0
 80007d6:	d009      	beq.n	80007ec <__aeabi_dadd+0xd8>
 80007d8:	230f      	movs	r3, #15
 80007da:	403b      	ands	r3, r7
 80007dc:	2b04      	cmp	r3, #4
 80007de:	d005      	beq.n	80007ec <__aeabi_dadd+0xd8>
 80007e0:	1d3b      	adds	r3, r7, #4
 80007e2:	42bb      	cmp	r3, r7
 80007e4:	41bf      	sbcs	r7, r7
 80007e6:	427f      	negs	r7, r7
 80007e8:	19c9      	adds	r1, r1, r7
 80007ea:	001f      	movs	r7, r3
 80007ec:	020b      	lsls	r3, r1, #8
 80007ee:	d400      	bmi.n	80007f2 <__aeabi_dadd+0xde>
 80007f0:	e226      	b.n	8000c40 <__aeabi_dadd+0x52c>
 80007f2:	1c6a      	adds	r2, r5, #1
 80007f4:	4bc6      	ldr	r3, [pc, #792]	; (8000b10 <__aeabi_dadd+0x3fc>)
 80007f6:	0555      	lsls	r5, r2, #21
 80007f8:	0d6d      	lsrs	r5, r5, #21
 80007fa:	429a      	cmp	r2, r3
 80007fc:	d100      	bne.n	8000800 <__aeabi_dadd+0xec>
 80007fe:	e106      	b.n	8000a0e <__aeabi_dadd+0x2fa>
 8000800:	4ac4      	ldr	r2, [pc, #784]	; (8000b14 <__aeabi_dadd+0x400>)
 8000802:	08ff      	lsrs	r7, r7, #3
 8000804:	400a      	ands	r2, r1
 8000806:	0753      	lsls	r3, r2, #29
 8000808:	0252      	lsls	r2, r2, #9
 800080a:	433b      	orrs	r3, r7
 800080c:	0b12      	lsrs	r2, r2, #12
 800080e:	e08e      	b.n	800092e <__aeabi_dadd+0x21a>
 8000810:	2b00      	cmp	r3, #0
 8000812:	d000      	beq.n	8000816 <__aeabi_dadd+0x102>
 8000814:	e0b8      	b.n	8000988 <__aeabi_dadd+0x274>
 8000816:	1c6b      	adds	r3, r5, #1
 8000818:	055b      	lsls	r3, r3, #21
 800081a:	0d5b      	lsrs	r3, r3, #21
 800081c:	2b01      	cmp	r3, #1
 800081e:	dc00      	bgt.n	8000822 <__aeabi_dadd+0x10e>
 8000820:	e130      	b.n	8000a84 <__aeabi_dadd+0x370>
 8000822:	1a87      	subs	r7, r0, r2
 8000824:	4643      	mov	r3, r8
 8000826:	42b8      	cmp	r0, r7
 8000828:	41b6      	sbcs	r6, r6
 800082a:	1acb      	subs	r3, r1, r3
 800082c:	4276      	negs	r6, r6
 800082e:	1b9e      	subs	r6, r3, r6
 8000830:	0233      	lsls	r3, r6, #8
 8000832:	d500      	bpl.n	8000836 <__aeabi_dadd+0x122>
 8000834:	e14c      	b.n	8000ad0 <__aeabi_dadd+0x3bc>
 8000836:	003b      	movs	r3, r7
 8000838:	4333      	orrs	r3, r6
 800083a:	d1a1      	bne.n	8000780 <__aeabi_dadd+0x6c>
 800083c:	2200      	movs	r2, #0
 800083e:	2400      	movs	r4, #0
 8000840:	2500      	movs	r5, #0
 8000842:	e070      	b.n	8000926 <__aeabi_dadd+0x212>
 8000844:	2b00      	cmp	r3, #0
 8000846:	dc00      	bgt.n	800084a <__aeabi_dadd+0x136>
 8000848:	e0e5      	b.n	8000a16 <__aeabi_dadd+0x302>
 800084a:	2e00      	cmp	r6, #0
 800084c:	d100      	bne.n	8000850 <__aeabi_dadd+0x13c>
 800084e:	e083      	b.n	8000958 <__aeabi_dadd+0x244>
 8000850:	4eaf      	ldr	r6, [pc, #700]	; (8000b10 <__aeabi_dadd+0x3fc>)
 8000852:	42b5      	cmp	r5, r6
 8000854:	d060      	beq.n	8000918 <__aeabi_dadd+0x204>
 8000856:	2680      	movs	r6, #128	; 0x80
 8000858:	0436      	lsls	r6, r6, #16
 800085a:	4337      	orrs	r7, r6
 800085c:	46b8      	mov	r8, r7
 800085e:	2b38      	cmp	r3, #56	; 0x38
 8000860:	dc00      	bgt.n	8000864 <__aeabi_dadd+0x150>
 8000862:	e13e      	b.n	8000ae2 <__aeabi_dadd+0x3ce>
 8000864:	4643      	mov	r3, r8
 8000866:	4313      	orrs	r3, r2
 8000868:	001f      	movs	r7, r3
 800086a:	1e7a      	subs	r2, r7, #1
 800086c:	4197      	sbcs	r7, r2
 800086e:	183f      	adds	r7, r7, r0
 8000870:	4287      	cmp	r7, r0
 8000872:	4180      	sbcs	r0, r0
 8000874:	4240      	negs	r0, r0
 8000876:	1809      	adds	r1, r1, r0
 8000878:	020b      	lsls	r3, r1, #8
 800087a:	d400      	bmi.n	800087e <__aeabi_dadd+0x16a>
 800087c:	e0b0      	b.n	80009e0 <__aeabi_dadd+0x2cc>
 800087e:	4ba4      	ldr	r3, [pc, #656]	; (8000b10 <__aeabi_dadd+0x3fc>)
 8000880:	3501      	adds	r5, #1
 8000882:	429d      	cmp	r5, r3
 8000884:	d100      	bne.n	8000888 <__aeabi_dadd+0x174>
 8000886:	e0c3      	b.n	8000a10 <__aeabi_dadd+0x2fc>
 8000888:	4aa2      	ldr	r2, [pc, #648]	; (8000b14 <__aeabi_dadd+0x400>)
 800088a:	087b      	lsrs	r3, r7, #1
 800088c:	400a      	ands	r2, r1
 800088e:	2101      	movs	r1, #1
 8000890:	400f      	ands	r7, r1
 8000892:	431f      	orrs	r7, r3
 8000894:	0851      	lsrs	r1, r2, #1
 8000896:	07d3      	lsls	r3, r2, #31
 8000898:	2207      	movs	r2, #7
 800089a:	431f      	orrs	r7, r3
 800089c:	403a      	ands	r2, r7
 800089e:	e799      	b.n	80007d4 <__aeabi_dadd+0xc0>
 80008a0:	4e9b      	ldr	r6, [pc, #620]	; (8000b10 <__aeabi_dadd+0x3fc>)
 80008a2:	42b5      	cmp	r5, r6
 80008a4:	d038      	beq.n	8000918 <__aeabi_dadd+0x204>
 80008a6:	2680      	movs	r6, #128	; 0x80
 80008a8:	0436      	lsls	r6, r6, #16
 80008aa:	4337      	orrs	r7, r6
 80008ac:	46b8      	mov	r8, r7
 80008ae:	2b38      	cmp	r3, #56	; 0x38
 80008b0:	dd00      	ble.n	80008b4 <__aeabi_dadd+0x1a0>
 80008b2:	e0dc      	b.n	8000a6e <__aeabi_dadd+0x35a>
 80008b4:	2b1f      	cmp	r3, #31
 80008b6:	dc00      	bgt.n	80008ba <__aeabi_dadd+0x1a6>
 80008b8:	e130      	b.n	8000b1c <__aeabi_dadd+0x408>
 80008ba:	001e      	movs	r6, r3
 80008bc:	4647      	mov	r7, r8
 80008be:	3e20      	subs	r6, #32
 80008c0:	40f7      	lsrs	r7, r6
 80008c2:	46bc      	mov	ip, r7
 80008c4:	2b20      	cmp	r3, #32
 80008c6:	d004      	beq.n	80008d2 <__aeabi_dadd+0x1be>
 80008c8:	2640      	movs	r6, #64	; 0x40
 80008ca:	1af3      	subs	r3, r6, r3
 80008cc:	4646      	mov	r6, r8
 80008ce:	409e      	lsls	r6, r3
 80008d0:	4332      	orrs	r2, r6
 80008d2:	0017      	movs	r7, r2
 80008d4:	4663      	mov	r3, ip
 80008d6:	1e7a      	subs	r2, r7, #1
 80008d8:	4197      	sbcs	r7, r2
 80008da:	431f      	orrs	r7, r3
 80008dc:	e0cc      	b.n	8000a78 <__aeabi_dadd+0x364>
 80008de:	2b00      	cmp	r3, #0
 80008e0:	d100      	bne.n	80008e4 <__aeabi_dadd+0x1d0>
 80008e2:	e204      	b.n	8000cee <__aeabi_dadd+0x5da>
 80008e4:	4643      	mov	r3, r8
 80008e6:	4313      	orrs	r3, r2
 80008e8:	d100      	bne.n	80008ec <__aeabi_dadd+0x1d8>
 80008ea:	e159      	b.n	8000ba0 <__aeabi_dadd+0x48c>
 80008ec:	074b      	lsls	r3, r1, #29
 80008ee:	08c0      	lsrs	r0, r0, #3
 80008f0:	4318      	orrs	r0, r3
 80008f2:	2380      	movs	r3, #128	; 0x80
 80008f4:	08c9      	lsrs	r1, r1, #3
 80008f6:	031b      	lsls	r3, r3, #12
 80008f8:	4219      	tst	r1, r3
 80008fa:	d008      	beq.n	800090e <__aeabi_dadd+0x1fa>
 80008fc:	4645      	mov	r5, r8
 80008fe:	08ed      	lsrs	r5, r5, #3
 8000900:	421d      	tst	r5, r3
 8000902:	d104      	bne.n	800090e <__aeabi_dadd+0x1fa>
 8000904:	4643      	mov	r3, r8
 8000906:	08d0      	lsrs	r0, r2, #3
 8000908:	0759      	lsls	r1, r3, #29
 800090a:	4308      	orrs	r0, r1
 800090c:	0029      	movs	r1, r5
 800090e:	0f42      	lsrs	r2, r0, #29
 8000910:	00c9      	lsls	r1, r1, #3
 8000912:	4d7f      	ldr	r5, [pc, #508]	; (8000b10 <__aeabi_dadd+0x3fc>)
 8000914:	4311      	orrs	r1, r2
 8000916:	00c0      	lsls	r0, r0, #3
 8000918:	074b      	lsls	r3, r1, #29
 800091a:	08ca      	lsrs	r2, r1, #3
 800091c:	497c      	ldr	r1, [pc, #496]	; (8000b10 <__aeabi_dadd+0x3fc>)
 800091e:	08c0      	lsrs	r0, r0, #3
 8000920:	4303      	orrs	r3, r0
 8000922:	428d      	cmp	r5, r1
 8000924:	d068      	beq.n	80009f8 <__aeabi_dadd+0x2e4>
 8000926:	0312      	lsls	r2, r2, #12
 8000928:	056d      	lsls	r5, r5, #21
 800092a:	0b12      	lsrs	r2, r2, #12
 800092c:	0d6d      	lsrs	r5, r5, #21
 800092e:	2100      	movs	r1, #0
 8000930:	0312      	lsls	r2, r2, #12
 8000932:	0018      	movs	r0, r3
 8000934:	0b13      	lsrs	r3, r2, #12
 8000936:	0d0a      	lsrs	r2, r1, #20
 8000938:	0512      	lsls	r2, r2, #20
 800093a:	431a      	orrs	r2, r3
 800093c:	4b76      	ldr	r3, [pc, #472]	; (8000b18 <__aeabi_dadd+0x404>)
 800093e:	052d      	lsls	r5, r5, #20
 8000940:	4013      	ands	r3, r2
 8000942:	432b      	orrs	r3, r5
 8000944:	005b      	lsls	r3, r3, #1
 8000946:	07e4      	lsls	r4, r4, #31
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	4323      	orrs	r3, r4
 800094c:	0019      	movs	r1, r3
 800094e:	bc1c      	pop	{r2, r3, r4}
 8000950:	4690      	mov	r8, r2
 8000952:	4699      	mov	r9, r3
 8000954:	46a2      	mov	sl, r4
 8000956:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000958:	003e      	movs	r6, r7
 800095a:	4316      	orrs	r6, r2
 800095c:	d012      	beq.n	8000984 <__aeabi_dadd+0x270>
 800095e:	1e5e      	subs	r6, r3, #1
 8000960:	2e00      	cmp	r6, #0
 8000962:	d000      	beq.n	8000966 <__aeabi_dadd+0x252>
 8000964:	e100      	b.n	8000b68 <__aeabi_dadd+0x454>
 8000966:	1887      	adds	r7, r0, r2
 8000968:	4287      	cmp	r7, r0
 800096a:	4180      	sbcs	r0, r0
 800096c:	4441      	add	r1, r8
 800096e:	4240      	negs	r0, r0
 8000970:	1809      	adds	r1, r1, r0
 8000972:	2501      	movs	r5, #1
 8000974:	020b      	lsls	r3, r1, #8
 8000976:	d533      	bpl.n	80009e0 <__aeabi_dadd+0x2cc>
 8000978:	2502      	movs	r5, #2
 800097a:	e785      	b.n	8000888 <__aeabi_dadd+0x174>
 800097c:	4664      	mov	r4, ip
 800097e:	0033      	movs	r3, r6
 8000980:	4641      	mov	r1, r8
 8000982:	0010      	movs	r0, r2
 8000984:	001d      	movs	r5, r3
 8000986:	e7c7      	b.n	8000918 <__aeabi_dadd+0x204>
 8000988:	2d00      	cmp	r5, #0
 800098a:	d000      	beq.n	800098e <__aeabi_dadd+0x27a>
 800098c:	e0da      	b.n	8000b44 <__aeabi_dadd+0x430>
 800098e:	000c      	movs	r4, r1
 8000990:	4304      	orrs	r4, r0
 8000992:	d0f3      	beq.n	800097c <__aeabi_dadd+0x268>
 8000994:	1c5c      	adds	r4, r3, #1
 8000996:	d100      	bne.n	800099a <__aeabi_dadd+0x286>
 8000998:	e19f      	b.n	8000cda <__aeabi_dadd+0x5c6>
 800099a:	4c5d      	ldr	r4, [pc, #372]	; (8000b10 <__aeabi_dadd+0x3fc>)
 800099c:	42a6      	cmp	r6, r4
 800099e:	d100      	bne.n	80009a2 <__aeabi_dadd+0x28e>
 80009a0:	e12f      	b.n	8000c02 <__aeabi_dadd+0x4ee>
 80009a2:	43db      	mvns	r3, r3
 80009a4:	2b38      	cmp	r3, #56	; 0x38
 80009a6:	dd00      	ble.n	80009aa <__aeabi_dadd+0x296>
 80009a8:	e166      	b.n	8000c78 <__aeabi_dadd+0x564>
 80009aa:	2b1f      	cmp	r3, #31
 80009ac:	dd00      	ble.n	80009b0 <__aeabi_dadd+0x29c>
 80009ae:	e183      	b.n	8000cb8 <__aeabi_dadd+0x5a4>
 80009b0:	2420      	movs	r4, #32
 80009b2:	0005      	movs	r5, r0
 80009b4:	1ae4      	subs	r4, r4, r3
 80009b6:	000f      	movs	r7, r1
 80009b8:	40dd      	lsrs	r5, r3
 80009ba:	40d9      	lsrs	r1, r3
 80009bc:	40a0      	lsls	r0, r4
 80009be:	4643      	mov	r3, r8
 80009c0:	40a7      	lsls	r7, r4
 80009c2:	1a5b      	subs	r3, r3, r1
 80009c4:	1e44      	subs	r4, r0, #1
 80009c6:	41a0      	sbcs	r0, r4
 80009c8:	4698      	mov	r8, r3
 80009ca:	432f      	orrs	r7, r5
 80009cc:	4338      	orrs	r0, r7
 80009ce:	1a17      	subs	r7, r2, r0
 80009d0:	42ba      	cmp	r2, r7
 80009d2:	4192      	sbcs	r2, r2
 80009d4:	4643      	mov	r3, r8
 80009d6:	4252      	negs	r2, r2
 80009d8:	1a99      	subs	r1, r3, r2
 80009da:	4664      	mov	r4, ip
 80009dc:	0035      	movs	r5, r6
 80009de:	e6ca      	b.n	8000776 <__aeabi_dadd+0x62>
 80009e0:	2207      	movs	r2, #7
 80009e2:	403a      	ands	r2, r7
 80009e4:	2a00      	cmp	r2, #0
 80009e6:	d000      	beq.n	80009ea <__aeabi_dadd+0x2d6>
 80009e8:	e6f6      	b.n	80007d8 <__aeabi_dadd+0xc4>
 80009ea:	074b      	lsls	r3, r1, #29
 80009ec:	08ca      	lsrs	r2, r1, #3
 80009ee:	4948      	ldr	r1, [pc, #288]	; (8000b10 <__aeabi_dadd+0x3fc>)
 80009f0:	08ff      	lsrs	r7, r7, #3
 80009f2:	433b      	orrs	r3, r7
 80009f4:	428d      	cmp	r5, r1
 80009f6:	d196      	bne.n	8000926 <__aeabi_dadd+0x212>
 80009f8:	0019      	movs	r1, r3
 80009fa:	4311      	orrs	r1, r2
 80009fc:	d100      	bne.n	8000a00 <__aeabi_dadd+0x2ec>
 80009fe:	e19e      	b.n	8000d3e <__aeabi_dadd+0x62a>
 8000a00:	2180      	movs	r1, #128	; 0x80
 8000a02:	0309      	lsls	r1, r1, #12
 8000a04:	430a      	orrs	r2, r1
 8000a06:	0312      	lsls	r2, r2, #12
 8000a08:	0b12      	lsrs	r2, r2, #12
 8000a0a:	4d41      	ldr	r5, [pc, #260]	; (8000b10 <__aeabi_dadd+0x3fc>)
 8000a0c:	e78f      	b.n	800092e <__aeabi_dadd+0x21a>
 8000a0e:	0015      	movs	r5, r2
 8000a10:	2200      	movs	r2, #0
 8000a12:	2300      	movs	r3, #0
 8000a14:	e78b      	b.n	800092e <__aeabi_dadd+0x21a>
 8000a16:	2b00      	cmp	r3, #0
 8000a18:	d000      	beq.n	8000a1c <__aeabi_dadd+0x308>
 8000a1a:	e0c7      	b.n	8000bac <__aeabi_dadd+0x498>
 8000a1c:	1c6b      	adds	r3, r5, #1
 8000a1e:	055f      	lsls	r7, r3, #21
 8000a20:	0d7f      	lsrs	r7, r7, #21
 8000a22:	2f01      	cmp	r7, #1
 8000a24:	dc00      	bgt.n	8000a28 <__aeabi_dadd+0x314>
 8000a26:	e0f1      	b.n	8000c0c <__aeabi_dadd+0x4f8>
 8000a28:	4d39      	ldr	r5, [pc, #228]	; (8000b10 <__aeabi_dadd+0x3fc>)
 8000a2a:	42ab      	cmp	r3, r5
 8000a2c:	d100      	bne.n	8000a30 <__aeabi_dadd+0x31c>
 8000a2e:	e0b9      	b.n	8000ba4 <__aeabi_dadd+0x490>
 8000a30:	1885      	adds	r5, r0, r2
 8000a32:	000a      	movs	r2, r1
 8000a34:	4285      	cmp	r5, r0
 8000a36:	4189      	sbcs	r1, r1
 8000a38:	4442      	add	r2, r8
 8000a3a:	4249      	negs	r1, r1
 8000a3c:	1851      	adds	r1, r2, r1
 8000a3e:	2207      	movs	r2, #7
 8000a40:	07cf      	lsls	r7, r1, #31
 8000a42:	086d      	lsrs	r5, r5, #1
 8000a44:	432f      	orrs	r7, r5
 8000a46:	0849      	lsrs	r1, r1, #1
 8000a48:	403a      	ands	r2, r7
 8000a4a:	001d      	movs	r5, r3
 8000a4c:	e6c2      	b.n	80007d4 <__aeabi_dadd+0xc0>
 8000a4e:	2207      	movs	r2, #7
 8000a50:	4930      	ldr	r1, [pc, #192]	; (8000b14 <__aeabi_dadd+0x400>)
 8000a52:	1aed      	subs	r5, r5, r3
 8000a54:	4031      	ands	r1, r6
 8000a56:	403a      	ands	r2, r7
 8000a58:	e6bc      	b.n	80007d4 <__aeabi_dadd+0xc0>
 8000a5a:	003e      	movs	r6, r7
 8000a5c:	3828      	subs	r0, #40	; 0x28
 8000a5e:	4086      	lsls	r6, r0
 8000a60:	2700      	movs	r7, #0
 8000a62:	e69f      	b.n	80007a4 <__aeabi_dadd+0x90>
 8000a64:	0038      	movs	r0, r7
 8000a66:	f001 fcc9 	bl	80023fc <__clzsi2>
 8000a6a:	3020      	adds	r0, #32
 8000a6c:	e68e      	b.n	800078c <__aeabi_dadd+0x78>
 8000a6e:	4643      	mov	r3, r8
 8000a70:	4313      	orrs	r3, r2
 8000a72:	001f      	movs	r7, r3
 8000a74:	1e7a      	subs	r2, r7, #1
 8000a76:	4197      	sbcs	r7, r2
 8000a78:	1bc7      	subs	r7, r0, r7
 8000a7a:	42b8      	cmp	r0, r7
 8000a7c:	4180      	sbcs	r0, r0
 8000a7e:	4240      	negs	r0, r0
 8000a80:	1a09      	subs	r1, r1, r0
 8000a82:	e678      	b.n	8000776 <__aeabi_dadd+0x62>
 8000a84:	000e      	movs	r6, r1
 8000a86:	003b      	movs	r3, r7
 8000a88:	4306      	orrs	r6, r0
 8000a8a:	4313      	orrs	r3, r2
 8000a8c:	2d00      	cmp	r5, #0
 8000a8e:	d161      	bne.n	8000b54 <__aeabi_dadd+0x440>
 8000a90:	2e00      	cmp	r6, #0
 8000a92:	d000      	beq.n	8000a96 <__aeabi_dadd+0x382>
 8000a94:	e0f4      	b.n	8000c80 <__aeabi_dadd+0x56c>
 8000a96:	2b00      	cmp	r3, #0
 8000a98:	d100      	bne.n	8000a9c <__aeabi_dadd+0x388>
 8000a9a:	e11b      	b.n	8000cd4 <__aeabi_dadd+0x5c0>
 8000a9c:	4664      	mov	r4, ip
 8000a9e:	0039      	movs	r1, r7
 8000aa0:	0010      	movs	r0, r2
 8000aa2:	e739      	b.n	8000918 <__aeabi_dadd+0x204>
 8000aa4:	4f1a      	ldr	r7, [pc, #104]	; (8000b10 <__aeabi_dadd+0x3fc>)
 8000aa6:	42bb      	cmp	r3, r7
 8000aa8:	d07a      	beq.n	8000ba0 <__aeabi_dadd+0x48c>
 8000aaa:	0033      	movs	r3, r6
 8000aac:	e6ff      	b.n	80008ae <__aeabi_dadd+0x19a>
 8000aae:	0030      	movs	r0, r6
 8000ab0:	3d1f      	subs	r5, #31
 8000ab2:	40e8      	lsrs	r0, r5
 8000ab4:	2b20      	cmp	r3, #32
 8000ab6:	d003      	beq.n	8000ac0 <__aeabi_dadd+0x3ac>
 8000ab8:	2140      	movs	r1, #64	; 0x40
 8000aba:	1acb      	subs	r3, r1, r3
 8000abc:	409e      	lsls	r6, r3
 8000abe:	4337      	orrs	r7, r6
 8000ac0:	1e7b      	subs	r3, r7, #1
 8000ac2:	419f      	sbcs	r7, r3
 8000ac4:	2207      	movs	r2, #7
 8000ac6:	4307      	orrs	r7, r0
 8000ac8:	403a      	ands	r2, r7
 8000aca:	2100      	movs	r1, #0
 8000acc:	2500      	movs	r5, #0
 8000ace:	e789      	b.n	80009e4 <__aeabi_dadd+0x2d0>
 8000ad0:	1a17      	subs	r7, r2, r0
 8000ad2:	4643      	mov	r3, r8
 8000ad4:	42ba      	cmp	r2, r7
 8000ad6:	41b6      	sbcs	r6, r6
 8000ad8:	1a59      	subs	r1, r3, r1
 8000ada:	4276      	negs	r6, r6
 8000adc:	1b8e      	subs	r6, r1, r6
 8000ade:	4664      	mov	r4, ip
 8000ae0:	e64e      	b.n	8000780 <__aeabi_dadd+0x6c>
 8000ae2:	2b1f      	cmp	r3, #31
 8000ae4:	dd00      	ble.n	8000ae8 <__aeabi_dadd+0x3d4>
 8000ae6:	e0ad      	b.n	8000c44 <__aeabi_dadd+0x530>
 8000ae8:	2620      	movs	r6, #32
 8000aea:	4647      	mov	r7, r8
 8000aec:	1af6      	subs	r6, r6, r3
 8000aee:	40b7      	lsls	r7, r6
 8000af0:	46b9      	mov	r9, r7
 8000af2:	0017      	movs	r7, r2
 8000af4:	46b2      	mov	sl, r6
 8000af6:	40df      	lsrs	r7, r3
 8000af8:	464e      	mov	r6, r9
 8000afa:	433e      	orrs	r6, r7
 8000afc:	0037      	movs	r7, r6
 8000afe:	4656      	mov	r6, sl
 8000b00:	40b2      	lsls	r2, r6
 8000b02:	1e56      	subs	r6, r2, #1
 8000b04:	41b2      	sbcs	r2, r6
 8000b06:	4317      	orrs	r7, r2
 8000b08:	4642      	mov	r2, r8
 8000b0a:	40da      	lsrs	r2, r3
 8000b0c:	1889      	adds	r1, r1, r2
 8000b0e:	e6ae      	b.n	800086e <__aeabi_dadd+0x15a>
 8000b10:	000007ff 	.word	0x000007ff
 8000b14:	ff7fffff 	.word	0xff7fffff
 8000b18:	800fffff 	.word	0x800fffff
 8000b1c:	2620      	movs	r6, #32
 8000b1e:	4647      	mov	r7, r8
 8000b20:	1af6      	subs	r6, r6, r3
 8000b22:	40b7      	lsls	r7, r6
 8000b24:	46b9      	mov	r9, r7
 8000b26:	0017      	movs	r7, r2
 8000b28:	46b2      	mov	sl, r6
 8000b2a:	40df      	lsrs	r7, r3
 8000b2c:	464e      	mov	r6, r9
 8000b2e:	433e      	orrs	r6, r7
 8000b30:	0037      	movs	r7, r6
 8000b32:	4656      	mov	r6, sl
 8000b34:	40b2      	lsls	r2, r6
 8000b36:	1e56      	subs	r6, r2, #1
 8000b38:	41b2      	sbcs	r2, r6
 8000b3a:	4317      	orrs	r7, r2
 8000b3c:	4642      	mov	r2, r8
 8000b3e:	40da      	lsrs	r2, r3
 8000b40:	1a89      	subs	r1, r1, r2
 8000b42:	e799      	b.n	8000a78 <__aeabi_dadd+0x364>
 8000b44:	4c7f      	ldr	r4, [pc, #508]	; (8000d44 <__aeabi_dadd+0x630>)
 8000b46:	42a6      	cmp	r6, r4
 8000b48:	d05b      	beq.n	8000c02 <__aeabi_dadd+0x4ee>
 8000b4a:	2480      	movs	r4, #128	; 0x80
 8000b4c:	0424      	lsls	r4, r4, #16
 8000b4e:	425b      	negs	r3, r3
 8000b50:	4321      	orrs	r1, r4
 8000b52:	e727      	b.n	80009a4 <__aeabi_dadd+0x290>
 8000b54:	2e00      	cmp	r6, #0
 8000b56:	d10c      	bne.n	8000b72 <__aeabi_dadd+0x45e>
 8000b58:	2b00      	cmp	r3, #0
 8000b5a:	d100      	bne.n	8000b5e <__aeabi_dadd+0x44a>
 8000b5c:	e0cb      	b.n	8000cf6 <__aeabi_dadd+0x5e2>
 8000b5e:	4664      	mov	r4, ip
 8000b60:	0039      	movs	r1, r7
 8000b62:	0010      	movs	r0, r2
 8000b64:	4d77      	ldr	r5, [pc, #476]	; (8000d44 <__aeabi_dadd+0x630>)
 8000b66:	e6d7      	b.n	8000918 <__aeabi_dadd+0x204>
 8000b68:	4f76      	ldr	r7, [pc, #472]	; (8000d44 <__aeabi_dadd+0x630>)
 8000b6a:	42bb      	cmp	r3, r7
 8000b6c:	d018      	beq.n	8000ba0 <__aeabi_dadd+0x48c>
 8000b6e:	0033      	movs	r3, r6
 8000b70:	e675      	b.n	800085e <__aeabi_dadd+0x14a>
 8000b72:	2b00      	cmp	r3, #0
 8000b74:	d014      	beq.n	8000ba0 <__aeabi_dadd+0x48c>
 8000b76:	074b      	lsls	r3, r1, #29
 8000b78:	08c0      	lsrs	r0, r0, #3
 8000b7a:	4318      	orrs	r0, r3
 8000b7c:	2380      	movs	r3, #128	; 0x80
 8000b7e:	08c9      	lsrs	r1, r1, #3
 8000b80:	031b      	lsls	r3, r3, #12
 8000b82:	4219      	tst	r1, r3
 8000b84:	d007      	beq.n	8000b96 <__aeabi_dadd+0x482>
 8000b86:	08fc      	lsrs	r4, r7, #3
 8000b88:	421c      	tst	r4, r3
 8000b8a:	d104      	bne.n	8000b96 <__aeabi_dadd+0x482>
 8000b8c:	0779      	lsls	r1, r7, #29
 8000b8e:	08d0      	lsrs	r0, r2, #3
 8000b90:	4308      	orrs	r0, r1
 8000b92:	46e1      	mov	r9, ip
 8000b94:	0021      	movs	r1, r4
 8000b96:	464c      	mov	r4, r9
 8000b98:	0f42      	lsrs	r2, r0, #29
 8000b9a:	00c9      	lsls	r1, r1, #3
 8000b9c:	4311      	orrs	r1, r2
 8000b9e:	00c0      	lsls	r0, r0, #3
 8000ba0:	4d68      	ldr	r5, [pc, #416]	; (8000d44 <__aeabi_dadd+0x630>)
 8000ba2:	e6b9      	b.n	8000918 <__aeabi_dadd+0x204>
 8000ba4:	001d      	movs	r5, r3
 8000ba6:	2200      	movs	r2, #0
 8000ba8:	2300      	movs	r3, #0
 8000baa:	e6c0      	b.n	800092e <__aeabi_dadd+0x21a>
 8000bac:	2d00      	cmp	r5, #0
 8000bae:	d15b      	bne.n	8000c68 <__aeabi_dadd+0x554>
 8000bb0:	000d      	movs	r5, r1
 8000bb2:	4305      	orrs	r5, r0
 8000bb4:	d100      	bne.n	8000bb8 <__aeabi_dadd+0x4a4>
 8000bb6:	e6e2      	b.n	800097e <__aeabi_dadd+0x26a>
 8000bb8:	1c5d      	adds	r5, r3, #1
 8000bba:	d100      	bne.n	8000bbe <__aeabi_dadd+0x4aa>
 8000bbc:	e0b0      	b.n	8000d20 <__aeabi_dadd+0x60c>
 8000bbe:	4d61      	ldr	r5, [pc, #388]	; (8000d44 <__aeabi_dadd+0x630>)
 8000bc0:	42ae      	cmp	r6, r5
 8000bc2:	d01f      	beq.n	8000c04 <__aeabi_dadd+0x4f0>
 8000bc4:	43db      	mvns	r3, r3
 8000bc6:	2b38      	cmp	r3, #56	; 0x38
 8000bc8:	dc71      	bgt.n	8000cae <__aeabi_dadd+0x59a>
 8000bca:	2b1f      	cmp	r3, #31
 8000bcc:	dd00      	ble.n	8000bd0 <__aeabi_dadd+0x4bc>
 8000bce:	e096      	b.n	8000cfe <__aeabi_dadd+0x5ea>
 8000bd0:	2520      	movs	r5, #32
 8000bd2:	000f      	movs	r7, r1
 8000bd4:	1aed      	subs	r5, r5, r3
 8000bd6:	40af      	lsls	r7, r5
 8000bd8:	46b9      	mov	r9, r7
 8000bda:	0007      	movs	r7, r0
 8000bdc:	46aa      	mov	sl, r5
 8000bde:	40df      	lsrs	r7, r3
 8000be0:	464d      	mov	r5, r9
 8000be2:	433d      	orrs	r5, r7
 8000be4:	002f      	movs	r7, r5
 8000be6:	4655      	mov	r5, sl
 8000be8:	40a8      	lsls	r0, r5
 8000bea:	40d9      	lsrs	r1, r3
 8000bec:	1e45      	subs	r5, r0, #1
 8000bee:	41a8      	sbcs	r0, r5
 8000bf0:	4488      	add	r8, r1
 8000bf2:	4307      	orrs	r7, r0
 8000bf4:	18bf      	adds	r7, r7, r2
 8000bf6:	4297      	cmp	r7, r2
 8000bf8:	4192      	sbcs	r2, r2
 8000bfa:	4251      	negs	r1, r2
 8000bfc:	4441      	add	r1, r8
 8000bfe:	0035      	movs	r5, r6
 8000c00:	e63a      	b.n	8000878 <__aeabi_dadd+0x164>
 8000c02:	4664      	mov	r4, ip
 8000c04:	0035      	movs	r5, r6
 8000c06:	4641      	mov	r1, r8
 8000c08:	0010      	movs	r0, r2
 8000c0a:	e685      	b.n	8000918 <__aeabi_dadd+0x204>
 8000c0c:	000b      	movs	r3, r1
 8000c0e:	4303      	orrs	r3, r0
 8000c10:	2d00      	cmp	r5, #0
 8000c12:	d000      	beq.n	8000c16 <__aeabi_dadd+0x502>
 8000c14:	e663      	b.n	80008de <__aeabi_dadd+0x1ca>
 8000c16:	2b00      	cmp	r3, #0
 8000c18:	d0f5      	beq.n	8000c06 <__aeabi_dadd+0x4f2>
 8000c1a:	4643      	mov	r3, r8
 8000c1c:	4313      	orrs	r3, r2
 8000c1e:	d100      	bne.n	8000c22 <__aeabi_dadd+0x50e>
 8000c20:	e67a      	b.n	8000918 <__aeabi_dadd+0x204>
 8000c22:	1887      	adds	r7, r0, r2
 8000c24:	4287      	cmp	r7, r0
 8000c26:	4180      	sbcs	r0, r0
 8000c28:	2207      	movs	r2, #7
 8000c2a:	4441      	add	r1, r8
 8000c2c:	4240      	negs	r0, r0
 8000c2e:	1809      	adds	r1, r1, r0
 8000c30:	403a      	ands	r2, r7
 8000c32:	020b      	lsls	r3, r1, #8
 8000c34:	d400      	bmi.n	8000c38 <__aeabi_dadd+0x524>
 8000c36:	e6d5      	b.n	80009e4 <__aeabi_dadd+0x2d0>
 8000c38:	4b43      	ldr	r3, [pc, #268]	; (8000d48 <__aeabi_dadd+0x634>)
 8000c3a:	3501      	adds	r5, #1
 8000c3c:	4019      	ands	r1, r3
 8000c3e:	e5c9      	b.n	80007d4 <__aeabi_dadd+0xc0>
 8000c40:	0038      	movs	r0, r7
 8000c42:	e669      	b.n	8000918 <__aeabi_dadd+0x204>
 8000c44:	001e      	movs	r6, r3
 8000c46:	4647      	mov	r7, r8
 8000c48:	3e20      	subs	r6, #32
 8000c4a:	40f7      	lsrs	r7, r6
 8000c4c:	46bc      	mov	ip, r7
 8000c4e:	2b20      	cmp	r3, #32
 8000c50:	d004      	beq.n	8000c5c <__aeabi_dadd+0x548>
 8000c52:	2640      	movs	r6, #64	; 0x40
 8000c54:	1af3      	subs	r3, r6, r3
 8000c56:	4646      	mov	r6, r8
 8000c58:	409e      	lsls	r6, r3
 8000c5a:	4332      	orrs	r2, r6
 8000c5c:	0017      	movs	r7, r2
 8000c5e:	4663      	mov	r3, ip
 8000c60:	1e7a      	subs	r2, r7, #1
 8000c62:	4197      	sbcs	r7, r2
 8000c64:	431f      	orrs	r7, r3
 8000c66:	e602      	b.n	800086e <__aeabi_dadd+0x15a>
 8000c68:	4d36      	ldr	r5, [pc, #216]	; (8000d44 <__aeabi_dadd+0x630>)
 8000c6a:	42ae      	cmp	r6, r5
 8000c6c:	d0ca      	beq.n	8000c04 <__aeabi_dadd+0x4f0>
 8000c6e:	2580      	movs	r5, #128	; 0x80
 8000c70:	042d      	lsls	r5, r5, #16
 8000c72:	425b      	negs	r3, r3
 8000c74:	4329      	orrs	r1, r5
 8000c76:	e7a6      	b.n	8000bc6 <__aeabi_dadd+0x4b2>
 8000c78:	4308      	orrs	r0, r1
 8000c7a:	1e41      	subs	r1, r0, #1
 8000c7c:	4188      	sbcs	r0, r1
 8000c7e:	e6a6      	b.n	80009ce <__aeabi_dadd+0x2ba>
 8000c80:	2b00      	cmp	r3, #0
 8000c82:	d100      	bne.n	8000c86 <__aeabi_dadd+0x572>
 8000c84:	e648      	b.n	8000918 <__aeabi_dadd+0x204>
 8000c86:	1a87      	subs	r7, r0, r2
 8000c88:	4643      	mov	r3, r8
 8000c8a:	42b8      	cmp	r0, r7
 8000c8c:	41b6      	sbcs	r6, r6
 8000c8e:	1acb      	subs	r3, r1, r3
 8000c90:	4276      	negs	r6, r6
 8000c92:	1b9e      	subs	r6, r3, r6
 8000c94:	0233      	lsls	r3, r6, #8
 8000c96:	d54b      	bpl.n	8000d30 <__aeabi_dadd+0x61c>
 8000c98:	1a17      	subs	r7, r2, r0
 8000c9a:	4643      	mov	r3, r8
 8000c9c:	42ba      	cmp	r2, r7
 8000c9e:	4192      	sbcs	r2, r2
 8000ca0:	1a59      	subs	r1, r3, r1
 8000ca2:	4252      	negs	r2, r2
 8000ca4:	1a89      	subs	r1, r1, r2
 8000ca6:	2207      	movs	r2, #7
 8000ca8:	4664      	mov	r4, ip
 8000caa:	403a      	ands	r2, r7
 8000cac:	e592      	b.n	80007d4 <__aeabi_dadd+0xc0>
 8000cae:	4301      	orrs	r1, r0
 8000cb0:	000f      	movs	r7, r1
 8000cb2:	1e79      	subs	r1, r7, #1
 8000cb4:	418f      	sbcs	r7, r1
 8000cb6:	e79d      	b.n	8000bf4 <__aeabi_dadd+0x4e0>
 8000cb8:	001c      	movs	r4, r3
 8000cba:	000f      	movs	r7, r1
 8000cbc:	3c20      	subs	r4, #32
 8000cbe:	40e7      	lsrs	r7, r4
 8000cc0:	2b20      	cmp	r3, #32
 8000cc2:	d003      	beq.n	8000ccc <__aeabi_dadd+0x5b8>
 8000cc4:	2440      	movs	r4, #64	; 0x40
 8000cc6:	1ae3      	subs	r3, r4, r3
 8000cc8:	4099      	lsls	r1, r3
 8000cca:	4308      	orrs	r0, r1
 8000ccc:	1e41      	subs	r1, r0, #1
 8000cce:	4188      	sbcs	r0, r1
 8000cd0:	4338      	orrs	r0, r7
 8000cd2:	e67c      	b.n	80009ce <__aeabi_dadd+0x2ba>
 8000cd4:	2200      	movs	r2, #0
 8000cd6:	2400      	movs	r4, #0
 8000cd8:	e625      	b.n	8000926 <__aeabi_dadd+0x212>
 8000cda:	1a17      	subs	r7, r2, r0
 8000cdc:	4643      	mov	r3, r8
 8000cde:	42ba      	cmp	r2, r7
 8000ce0:	4192      	sbcs	r2, r2
 8000ce2:	1a59      	subs	r1, r3, r1
 8000ce4:	4252      	negs	r2, r2
 8000ce6:	1a89      	subs	r1, r1, r2
 8000ce8:	4664      	mov	r4, ip
 8000cea:	0035      	movs	r5, r6
 8000cec:	e543      	b.n	8000776 <__aeabi_dadd+0x62>
 8000cee:	4641      	mov	r1, r8
 8000cf0:	0010      	movs	r0, r2
 8000cf2:	4d14      	ldr	r5, [pc, #80]	; (8000d44 <__aeabi_dadd+0x630>)
 8000cf4:	e610      	b.n	8000918 <__aeabi_dadd+0x204>
 8000cf6:	2280      	movs	r2, #128	; 0x80
 8000cf8:	2400      	movs	r4, #0
 8000cfa:	0312      	lsls	r2, r2, #12
 8000cfc:	e680      	b.n	8000a00 <__aeabi_dadd+0x2ec>
 8000cfe:	001d      	movs	r5, r3
 8000d00:	000f      	movs	r7, r1
 8000d02:	3d20      	subs	r5, #32
 8000d04:	40ef      	lsrs	r7, r5
 8000d06:	46bc      	mov	ip, r7
 8000d08:	2b20      	cmp	r3, #32
 8000d0a:	d003      	beq.n	8000d14 <__aeabi_dadd+0x600>
 8000d0c:	2540      	movs	r5, #64	; 0x40
 8000d0e:	1aeb      	subs	r3, r5, r3
 8000d10:	4099      	lsls	r1, r3
 8000d12:	4308      	orrs	r0, r1
 8000d14:	0007      	movs	r7, r0
 8000d16:	4663      	mov	r3, ip
 8000d18:	1e78      	subs	r0, r7, #1
 8000d1a:	4187      	sbcs	r7, r0
 8000d1c:	431f      	orrs	r7, r3
 8000d1e:	e769      	b.n	8000bf4 <__aeabi_dadd+0x4e0>
 8000d20:	1887      	adds	r7, r0, r2
 8000d22:	4297      	cmp	r7, r2
 8000d24:	419b      	sbcs	r3, r3
 8000d26:	4441      	add	r1, r8
 8000d28:	425b      	negs	r3, r3
 8000d2a:	18c9      	adds	r1, r1, r3
 8000d2c:	0035      	movs	r5, r6
 8000d2e:	e5a3      	b.n	8000878 <__aeabi_dadd+0x164>
 8000d30:	003b      	movs	r3, r7
 8000d32:	4333      	orrs	r3, r6
 8000d34:	d0ce      	beq.n	8000cd4 <__aeabi_dadd+0x5c0>
 8000d36:	2207      	movs	r2, #7
 8000d38:	0031      	movs	r1, r6
 8000d3a:	403a      	ands	r2, r7
 8000d3c:	e652      	b.n	80009e4 <__aeabi_dadd+0x2d0>
 8000d3e:	2300      	movs	r3, #0
 8000d40:	001a      	movs	r2, r3
 8000d42:	e5f4      	b.n	800092e <__aeabi_dadd+0x21a>
 8000d44:	000007ff 	.word	0x000007ff
 8000d48:	ff7fffff 	.word	0xff7fffff

08000d4c <__aeabi_ddiv>:
 8000d4c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000d4e:	4657      	mov	r7, sl
 8000d50:	46de      	mov	lr, fp
 8000d52:	464e      	mov	r6, r9
 8000d54:	4645      	mov	r5, r8
 8000d56:	b5e0      	push	{r5, r6, r7, lr}
 8000d58:	4683      	mov	fp, r0
 8000d5a:	0007      	movs	r7, r0
 8000d5c:	030e      	lsls	r6, r1, #12
 8000d5e:	0048      	lsls	r0, r1, #1
 8000d60:	b085      	sub	sp, #20
 8000d62:	4692      	mov	sl, r2
 8000d64:	001c      	movs	r4, r3
 8000d66:	0b36      	lsrs	r6, r6, #12
 8000d68:	0d40      	lsrs	r0, r0, #21
 8000d6a:	0fcd      	lsrs	r5, r1, #31
 8000d6c:	2800      	cmp	r0, #0
 8000d6e:	d100      	bne.n	8000d72 <__aeabi_ddiv+0x26>
 8000d70:	e09d      	b.n	8000eae <__aeabi_ddiv+0x162>
 8000d72:	4b95      	ldr	r3, [pc, #596]	; (8000fc8 <__aeabi_ddiv+0x27c>)
 8000d74:	4298      	cmp	r0, r3
 8000d76:	d039      	beq.n	8000dec <__aeabi_ddiv+0xa0>
 8000d78:	2380      	movs	r3, #128	; 0x80
 8000d7a:	00f6      	lsls	r6, r6, #3
 8000d7c:	041b      	lsls	r3, r3, #16
 8000d7e:	431e      	orrs	r6, r3
 8000d80:	4a92      	ldr	r2, [pc, #584]	; (8000fcc <__aeabi_ddiv+0x280>)
 8000d82:	0f7b      	lsrs	r3, r7, #29
 8000d84:	4333      	orrs	r3, r6
 8000d86:	4699      	mov	r9, r3
 8000d88:	4694      	mov	ip, r2
 8000d8a:	0003      	movs	r3, r0
 8000d8c:	4463      	add	r3, ip
 8000d8e:	9300      	str	r3, [sp, #0]
 8000d90:	2300      	movs	r3, #0
 8000d92:	2600      	movs	r6, #0
 8000d94:	00ff      	lsls	r7, r7, #3
 8000d96:	9302      	str	r3, [sp, #8]
 8000d98:	0323      	lsls	r3, r4, #12
 8000d9a:	0b1b      	lsrs	r3, r3, #12
 8000d9c:	4698      	mov	r8, r3
 8000d9e:	0063      	lsls	r3, r4, #1
 8000da0:	0fe4      	lsrs	r4, r4, #31
 8000da2:	4652      	mov	r2, sl
 8000da4:	0d5b      	lsrs	r3, r3, #21
 8000da6:	9401      	str	r4, [sp, #4]
 8000da8:	d100      	bne.n	8000dac <__aeabi_ddiv+0x60>
 8000daa:	e0b3      	b.n	8000f14 <__aeabi_ddiv+0x1c8>
 8000dac:	4986      	ldr	r1, [pc, #536]	; (8000fc8 <__aeabi_ddiv+0x27c>)
 8000dae:	428b      	cmp	r3, r1
 8000db0:	d100      	bne.n	8000db4 <__aeabi_ddiv+0x68>
 8000db2:	e09e      	b.n	8000ef2 <__aeabi_ddiv+0x1a6>
 8000db4:	4642      	mov	r2, r8
 8000db6:	00d1      	lsls	r1, r2, #3
 8000db8:	2280      	movs	r2, #128	; 0x80
 8000dba:	0412      	lsls	r2, r2, #16
 8000dbc:	430a      	orrs	r2, r1
 8000dbe:	4651      	mov	r1, sl
 8000dc0:	0f49      	lsrs	r1, r1, #29
 8000dc2:	4311      	orrs	r1, r2
 8000dc4:	468b      	mov	fp, r1
 8000dc6:	4981      	ldr	r1, [pc, #516]	; (8000fcc <__aeabi_ddiv+0x280>)
 8000dc8:	4652      	mov	r2, sl
 8000dca:	468c      	mov	ip, r1
 8000dcc:	9900      	ldr	r1, [sp, #0]
 8000dce:	4463      	add	r3, ip
 8000dd0:	1acb      	subs	r3, r1, r3
 8000dd2:	2100      	movs	r1, #0
 8000dd4:	00d2      	lsls	r2, r2, #3
 8000dd6:	9300      	str	r3, [sp, #0]
 8000dd8:	002b      	movs	r3, r5
 8000dda:	4063      	eors	r3, r4
 8000ddc:	469a      	mov	sl, r3
 8000dde:	2e0f      	cmp	r6, #15
 8000de0:	d900      	bls.n	8000de4 <__aeabi_ddiv+0x98>
 8000de2:	e105      	b.n	8000ff0 <__aeabi_ddiv+0x2a4>
 8000de4:	4b7a      	ldr	r3, [pc, #488]	; (8000fd0 <__aeabi_ddiv+0x284>)
 8000de6:	00b6      	lsls	r6, r6, #2
 8000de8:	599b      	ldr	r3, [r3, r6]
 8000dea:	469f      	mov	pc, r3
 8000dec:	465b      	mov	r3, fp
 8000dee:	4333      	orrs	r3, r6
 8000df0:	4699      	mov	r9, r3
 8000df2:	d000      	beq.n	8000df6 <__aeabi_ddiv+0xaa>
 8000df4:	e0b8      	b.n	8000f68 <__aeabi_ddiv+0x21c>
 8000df6:	2302      	movs	r3, #2
 8000df8:	2608      	movs	r6, #8
 8000dfa:	2700      	movs	r7, #0
 8000dfc:	9000      	str	r0, [sp, #0]
 8000dfe:	9302      	str	r3, [sp, #8]
 8000e00:	e7ca      	b.n	8000d98 <__aeabi_ddiv+0x4c>
 8000e02:	46cb      	mov	fp, r9
 8000e04:	003a      	movs	r2, r7
 8000e06:	9902      	ldr	r1, [sp, #8]
 8000e08:	9501      	str	r5, [sp, #4]
 8000e0a:	9b01      	ldr	r3, [sp, #4]
 8000e0c:	469a      	mov	sl, r3
 8000e0e:	2902      	cmp	r1, #2
 8000e10:	d027      	beq.n	8000e62 <__aeabi_ddiv+0x116>
 8000e12:	2903      	cmp	r1, #3
 8000e14:	d100      	bne.n	8000e18 <__aeabi_ddiv+0xcc>
 8000e16:	e280      	b.n	800131a <__aeabi_ddiv+0x5ce>
 8000e18:	2901      	cmp	r1, #1
 8000e1a:	d044      	beq.n	8000ea6 <__aeabi_ddiv+0x15a>
 8000e1c:	496d      	ldr	r1, [pc, #436]	; (8000fd4 <__aeabi_ddiv+0x288>)
 8000e1e:	9b00      	ldr	r3, [sp, #0]
 8000e20:	468c      	mov	ip, r1
 8000e22:	4463      	add	r3, ip
 8000e24:	001c      	movs	r4, r3
 8000e26:	2c00      	cmp	r4, #0
 8000e28:	dd38      	ble.n	8000e9c <__aeabi_ddiv+0x150>
 8000e2a:	0753      	lsls	r3, r2, #29
 8000e2c:	d000      	beq.n	8000e30 <__aeabi_ddiv+0xe4>
 8000e2e:	e213      	b.n	8001258 <__aeabi_ddiv+0x50c>
 8000e30:	08d2      	lsrs	r2, r2, #3
 8000e32:	465b      	mov	r3, fp
 8000e34:	01db      	lsls	r3, r3, #7
 8000e36:	d509      	bpl.n	8000e4c <__aeabi_ddiv+0x100>
 8000e38:	4659      	mov	r1, fp
 8000e3a:	4b67      	ldr	r3, [pc, #412]	; (8000fd8 <__aeabi_ddiv+0x28c>)
 8000e3c:	4019      	ands	r1, r3
 8000e3e:	468b      	mov	fp, r1
 8000e40:	2180      	movs	r1, #128	; 0x80
 8000e42:	00c9      	lsls	r1, r1, #3
 8000e44:	468c      	mov	ip, r1
 8000e46:	9b00      	ldr	r3, [sp, #0]
 8000e48:	4463      	add	r3, ip
 8000e4a:	001c      	movs	r4, r3
 8000e4c:	4b63      	ldr	r3, [pc, #396]	; (8000fdc <__aeabi_ddiv+0x290>)
 8000e4e:	429c      	cmp	r4, r3
 8000e50:	dc07      	bgt.n	8000e62 <__aeabi_ddiv+0x116>
 8000e52:	465b      	mov	r3, fp
 8000e54:	0564      	lsls	r4, r4, #21
 8000e56:	075f      	lsls	r7, r3, #29
 8000e58:	025b      	lsls	r3, r3, #9
 8000e5a:	4317      	orrs	r7, r2
 8000e5c:	0b1b      	lsrs	r3, r3, #12
 8000e5e:	0d62      	lsrs	r2, r4, #21
 8000e60:	e002      	b.n	8000e68 <__aeabi_ddiv+0x11c>
 8000e62:	2300      	movs	r3, #0
 8000e64:	2700      	movs	r7, #0
 8000e66:	4a58      	ldr	r2, [pc, #352]	; (8000fc8 <__aeabi_ddiv+0x27c>)
 8000e68:	2100      	movs	r1, #0
 8000e6a:	031b      	lsls	r3, r3, #12
 8000e6c:	0b1c      	lsrs	r4, r3, #12
 8000e6e:	0d0b      	lsrs	r3, r1, #20
 8000e70:	051b      	lsls	r3, r3, #20
 8000e72:	4323      	orrs	r3, r4
 8000e74:	0514      	lsls	r4, r2, #20
 8000e76:	4a5a      	ldr	r2, [pc, #360]	; (8000fe0 <__aeabi_ddiv+0x294>)
 8000e78:	0038      	movs	r0, r7
 8000e7a:	4013      	ands	r3, r2
 8000e7c:	431c      	orrs	r4, r3
 8000e7e:	4653      	mov	r3, sl
 8000e80:	0064      	lsls	r4, r4, #1
 8000e82:	07db      	lsls	r3, r3, #31
 8000e84:	0864      	lsrs	r4, r4, #1
 8000e86:	431c      	orrs	r4, r3
 8000e88:	0021      	movs	r1, r4
 8000e8a:	b005      	add	sp, #20
 8000e8c:	bc3c      	pop	{r2, r3, r4, r5}
 8000e8e:	4690      	mov	r8, r2
 8000e90:	4699      	mov	r9, r3
 8000e92:	46a2      	mov	sl, r4
 8000e94:	46ab      	mov	fp, r5
 8000e96:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000e98:	2201      	movs	r2, #1
 8000e9a:	4252      	negs	r2, r2
 8000e9c:	2301      	movs	r3, #1
 8000e9e:	1b1b      	subs	r3, r3, r4
 8000ea0:	2b38      	cmp	r3, #56	; 0x38
 8000ea2:	dc00      	bgt.n	8000ea6 <__aeabi_ddiv+0x15a>
 8000ea4:	e1ad      	b.n	8001202 <__aeabi_ddiv+0x4b6>
 8000ea6:	2200      	movs	r2, #0
 8000ea8:	2300      	movs	r3, #0
 8000eaa:	2700      	movs	r7, #0
 8000eac:	e7dc      	b.n	8000e68 <__aeabi_ddiv+0x11c>
 8000eae:	465b      	mov	r3, fp
 8000eb0:	4333      	orrs	r3, r6
 8000eb2:	4699      	mov	r9, r3
 8000eb4:	d05e      	beq.n	8000f74 <__aeabi_ddiv+0x228>
 8000eb6:	2e00      	cmp	r6, #0
 8000eb8:	d100      	bne.n	8000ebc <__aeabi_ddiv+0x170>
 8000eba:	e18a      	b.n	80011d2 <__aeabi_ddiv+0x486>
 8000ebc:	0030      	movs	r0, r6
 8000ebe:	f001 fa9d 	bl	80023fc <__clzsi2>
 8000ec2:	0003      	movs	r3, r0
 8000ec4:	3b0b      	subs	r3, #11
 8000ec6:	2b1c      	cmp	r3, #28
 8000ec8:	dd00      	ble.n	8000ecc <__aeabi_ddiv+0x180>
 8000eca:	e17b      	b.n	80011c4 <__aeabi_ddiv+0x478>
 8000ecc:	221d      	movs	r2, #29
 8000ece:	1ad3      	subs	r3, r2, r3
 8000ed0:	465a      	mov	r2, fp
 8000ed2:	0001      	movs	r1, r0
 8000ed4:	40da      	lsrs	r2, r3
 8000ed6:	3908      	subs	r1, #8
 8000ed8:	408e      	lsls	r6, r1
 8000eda:	0013      	movs	r3, r2
 8000edc:	465f      	mov	r7, fp
 8000ede:	4333      	orrs	r3, r6
 8000ee0:	4699      	mov	r9, r3
 8000ee2:	408f      	lsls	r7, r1
 8000ee4:	4b3f      	ldr	r3, [pc, #252]	; (8000fe4 <__aeabi_ddiv+0x298>)
 8000ee6:	2600      	movs	r6, #0
 8000ee8:	1a1b      	subs	r3, r3, r0
 8000eea:	9300      	str	r3, [sp, #0]
 8000eec:	2300      	movs	r3, #0
 8000eee:	9302      	str	r3, [sp, #8]
 8000ef0:	e752      	b.n	8000d98 <__aeabi_ddiv+0x4c>
 8000ef2:	4641      	mov	r1, r8
 8000ef4:	4653      	mov	r3, sl
 8000ef6:	430b      	orrs	r3, r1
 8000ef8:	493b      	ldr	r1, [pc, #236]	; (8000fe8 <__aeabi_ddiv+0x29c>)
 8000efa:	469b      	mov	fp, r3
 8000efc:	468c      	mov	ip, r1
 8000efe:	9b00      	ldr	r3, [sp, #0]
 8000f00:	4463      	add	r3, ip
 8000f02:	9300      	str	r3, [sp, #0]
 8000f04:	465b      	mov	r3, fp
 8000f06:	2b00      	cmp	r3, #0
 8000f08:	d13b      	bne.n	8000f82 <__aeabi_ddiv+0x236>
 8000f0a:	2302      	movs	r3, #2
 8000f0c:	2200      	movs	r2, #0
 8000f0e:	431e      	orrs	r6, r3
 8000f10:	2102      	movs	r1, #2
 8000f12:	e761      	b.n	8000dd8 <__aeabi_ddiv+0x8c>
 8000f14:	4643      	mov	r3, r8
 8000f16:	4313      	orrs	r3, r2
 8000f18:	469b      	mov	fp, r3
 8000f1a:	d037      	beq.n	8000f8c <__aeabi_ddiv+0x240>
 8000f1c:	4643      	mov	r3, r8
 8000f1e:	2b00      	cmp	r3, #0
 8000f20:	d100      	bne.n	8000f24 <__aeabi_ddiv+0x1d8>
 8000f22:	e162      	b.n	80011ea <__aeabi_ddiv+0x49e>
 8000f24:	4640      	mov	r0, r8
 8000f26:	f001 fa69 	bl	80023fc <__clzsi2>
 8000f2a:	0003      	movs	r3, r0
 8000f2c:	3b0b      	subs	r3, #11
 8000f2e:	2b1c      	cmp	r3, #28
 8000f30:	dd00      	ble.n	8000f34 <__aeabi_ddiv+0x1e8>
 8000f32:	e153      	b.n	80011dc <__aeabi_ddiv+0x490>
 8000f34:	0002      	movs	r2, r0
 8000f36:	4641      	mov	r1, r8
 8000f38:	3a08      	subs	r2, #8
 8000f3a:	4091      	lsls	r1, r2
 8000f3c:	4688      	mov	r8, r1
 8000f3e:	211d      	movs	r1, #29
 8000f40:	1acb      	subs	r3, r1, r3
 8000f42:	4651      	mov	r1, sl
 8000f44:	40d9      	lsrs	r1, r3
 8000f46:	000b      	movs	r3, r1
 8000f48:	4641      	mov	r1, r8
 8000f4a:	430b      	orrs	r3, r1
 8000f4c:	469b      	mov	fp, r3
 8000f4e:	4653      	mov	r3, sl
 8000f50:	4093      	lsls	r3, r2
 8000f52:	001a      	movs	r2, r3
 8000f54:	9b00      	ldr	r3, [sp, #0]
 8000f56:	4925      	ldr	r1, [pc, #148]	; (8000fec <__aeabi_ddiv+0x2a0>)
 8000f58:	469c      	mov	ip, r3
 8000f5a:	4460      	add	r0, ip
 8000f5c:	0003      	movs	r3, r0
 8000f5e:	468c      	mov	ip, r1
 8000f60:	4463      	add	r3, ip
 8000f62:	9300      	str	r3, [sp, #0]
 8000f64:	2100      	movs	r1, #0
 8000f66:	e737      	b.n	8000dd8 <__aeabi_ddiv+0x8c>
 8000f68:	2303      	movs	r3, #3
 8000f6a:	46b1      	mov	r9, r6
 8000f6c:	9000      	str	r0, [sp, #0]
 8000f6e:	260c      	movs	r6, #12
 8000f70:	9302      	str	r3, [sp, #8]
 8000f72:	e711      	b.n	8000d98 <__aeabi_ddiv+0x4c>
 8000f74:	2300      	movs	r3, #0
 8000f76:	9300      	str	r3, [sp, #0]
 8000f78:	3301      	adds	r3, #1
 8000f7a:	2604      	movs	r6, #4
 8000f7c:	2700      	movs	r7, #0
 8000f7e:	9302      	str	r3, [sp, #8]
 8000f80:	e70a      	b.n	8000d98 <__aeabi_ddiv+0x4c>
 8000f82:	2303      	movs	r3, #3
 8000f84:	46c3      	mov	fp, r8
 8000f86:	431e      	orrs	r6, r3
 8000f88:	2103      	movs	r1, #3
 8000f8a:	e725      	b.n	8000dd8 <__aeabi_ddiv+0x8c>
 8000f8c:	3301      	adds	r3, #1
 8000f8e:	431e      	orrs	r6, r3
 8000f90:	2200      	movs	r2, #0
 8000f92:	2101      	movs	r1, #1
 8000f94:	e720      	b.n	8000dd8 <__aeabi_ddiv+0x8c>
 8000f96:	2300      	movs	r3, #0
 8000f98:	469a      	mov	sl, r3
 8000f9a:	2380      	movs	r3, #128	; 0x80
 8000f9c:	2700      	movs	r7, #0
 8000f9e:	031b      	lsls	r3, r3, #12
 8000fa0:	4a09      	ldr	r2, [pc, #36]	; (8000fc8 <__aeabi_ddiv+0x27c>)
 8000fa2:	e761      	b.n	8000e68 <__aeabi_ddiv+0x11c>
 8000fa4:	2380      	movs	r3, #128	; 0x80
 8000fa6:	4649      	mov	r1, r9
 8000fa8:	031b      	lsls	r3, r3, #12
 8000faa:	4219      	tst	r1, r3
 8000fac:	d100      	bne.n	8000fb0 <__aeabi_ddiv+0x264>
 8000fae:	e0e2      	b.n	8001176 <__aeabi_ddiv+0x42a>
 8000fb0:	4659      	mov	r1, fp
 8000fb2:	4219      	tst	r1, r3
 8000fb4:	d000      	beq.n	8000fb8 <__aeabi_ddiv+0x26c>
 8000fb6:	e0de      	b.n	8001176 <__aeabi_ddiv+0x42a>
 8000fb8:	430b      	orrs	r3, r1
 8000fba:	031b      	lsls	r3, r3, #12
 8000fbc:	0017      	movs	r7, r2
 8000fbe:	0b1b      	lsrs	r3, r3, #12
 8000fc0:	46a2      	mov	sl, r4
 8000fc2:	4a01      	ldr	r2, [pc, #4]	; (8000fc8 <__aeabi_ddiv+0x27c>)
 8000fc4:	e750      	b.n	8000e68 <__aeabi_ddiv+0x11c>
 8000fc6:	46c0      	nop			; (mov r8, r8)
 8000fc8:	000007ff 	.word	0x000007ff
 8000fcc:	fffffc01 	.word	0xfffffc01
 8000fd0:	08007ed8 	.word	0x08007ed8
 8000fd4:	000003ff 	.word	0x000003ff
 8000fd8:	feffffff 	.word	0xfeffffff
 8000fdc:	000007fe 	.word	0x000007fe
 8000fe0:	800fffff 	.word	0x800fffff
 8000fe4:	fffffc0d 	.word	0xfffffc0d
 8000fe8:	fffff801 	.word	0xfffff801
 8000fec:	000003f3 	.word	0x000003f3
 8000ff0:	45d9      	cmp	r9, fp
 8000ff2:	d900      	bls.n	8000ff6 <__aeabi_ddiv+0x2aa>
 8000ff4:	e0cb      	b.n	800118e <__aeabi_ddiv+0x442>
 8000ff6:	d100      	bne.n	8000ffa <__aeabi_ddiv+0x2ae>
 8000ff8:	e0c6      	b.n	8001188 <__aeabi_ddiv+0x43c>
 8000ffa:	003c      	movs	r4, r7
 8000ffc:	4648      	mov	r0, r9
 8000ffe:	2700      	movs	r7, #0
 8001000:	9b00      	ldr	r3, [sp, #0]
 8001002:	3b01      	subs	r3, #1
 8001004:	9300      	str	r3, [sp, #0]
 8001006:	465b      	mov	r3, fp
 8001008:	0e16      	lsrs	r6, r2, #24
 800100a:	021b      	lsls	r3, r3, #8
 800100c:	431e      	orrs	r6, r3
 800100e:	0213      	lsls	r3, r2, #8
 8001010:	4698      	mov	r8, r3
 8001012:	0433      	lsls	r3, r6, #16
 8001014:	0c1b      	lsrs	r3, r3, #16
 8001016:	4699      	mov	r9, r3
 8001018:	0c31      	lsrs	r1, r6, #16
 800101a:	9101      	str	r1, [sp, #4]
 800101c:	f7ff f90c 	bl	8000238 <__aeabi_uidivmod>
 8001020:	464a      	mov	r2, r9
 8001022:	4342      	muls	r2, r0
 8001024:	040b      	lsls	r3, r1, #16
 8001026:	0c21      	lsrs	r1, r4, #16
 8001028:	0005      	movs	r5, r0
 800102a:	4319      	orrs	r1, r3
 800102c:	428a      	cmp	r2, r1
 800102e:	d907      	bls.n	8001040 <__aeabi_ddiv+0x2f4>
 8001030:	1989      	adds	r1, r1, r6
 8001032:	3d01      	subs	r5, #1
 8001034:	428e      	cmp	r6, r1
 8001036:	d803      	bhi.n	8001040 <__aeabi_ddiv+0x2f4>
 8001038:	428a      	cmp	r2, r1
 800103a:	d901      	bls.n	8001040 <__aeabi_ddiv+0x2f4>
 800103c:	1e85      	subs	r5, r0, #2
 800103e:	1989      	adds	r1, r1, r6
 8001040:	1a88      	subs	r0, r1, r2
 8001042:	9901      	ldr	r1, [sp, #4]
 8001044:	f7ff f8f8 	bl	8000238 <__aeabi_uidivmod>
 8001048:	0409      	lsls	r1, r1, #16
 800104a:	468c      	mov	ip, r1
 800104c:	464a      	mov	r2, r9
 800104e:	0421      	lsls	r1, r4, #16
 8001050:	4664      	mov	r4, ip
 8001052:	4342      	muls	r2, r0
 8001054:	0c09      	lsrs	r1, r1, #16
 8001056:	0003      	movs	r3, r0
 8001058:	4321      	orrs	r1, r4
 800105a:	428a      	cmp	r2, r1
 800105c:	d904      	bls.n	8001068 <__aeabi_ddiv+0x31c>
 800105e:	1989      	adds	r1, r1, r6
 8001060:	3b01      	subs	r3, #1
 8001062:	428e      	cmp	r6, r1
 8001064:	d800      	bhi.n	8001068 <__aeabi_ddiv+0x31c>
 8001066:	e0f1      	b.n	800124c <__aeabi_ddiv+0x500>
 8001068:	042d      	lsls	r5, r5, #16
 800106a:	431d      	orrs	r5, r3
 800106c:	46ab      	mov	fp, r5
 800106e:	4643      	mov	r3, r8
 8001070:	1a89      	subs	r1, r1, r2
 8001072:	4642      	mov	r2, r8
 8001074:	0c28      	lsrs	r0, r5, #16
 8001076:	0412      	lsls	r2, r2, #16
 8001078:	0c1d      	lsrs	r5, r3, #16
 800107a:	465b      	mov	r3, fp
 800107c:	0c14      	lsrs	r4, r2, #16
 800107e:	0022      	movs	r2, r4
 8001080:	041b      	lsls	r3, r3, #16
 8001082:	0c1b      	lsrs	r3, r3, #16
 8001084:	435a      	muls	r2, r3
 8001086:	9403      	str	r4, [sp, #12]
 8001088:	436b      	muls	r3, r5
 800108a:	4344      	muls	r4, r0
 800108c:	9502      	str	r5, [sp, #8]
 800108e:	4368      	muls	r0, r5
 8001090:	191b      	adds	r3, r3, r4
 8001092:	0c15      	lsrs	r5, r2, #16
 8001094:	18eb      	adds	r3, r5, r3
 8001096:	429c      	cmp	r4, r3
 8001098:	d903      	bls.n	80010a2 <__aeabi_ddiv+0x356>
 800109a:	2480      	movs	r4, #128	; 0x80
 800109c:	0264      	lsls	r4, r4, #9
 800109e:	46a4      	mov	ip, r4
 80010a0:	4460      	add	r0, ip
 80010a2:	0c1c      	lsrs	r4, r3, #16
 80010a4:	0415      	lsls	r5, r2, #16
 80010a6:	041b      	lsls	r3, r3, #16
 80010a8:	0c2d      	lsrs	r5, r5, #16
 80010aa:	1820      	adds	r0, r4, r0
 80010ac:	195d      	adds	r5, r3, r5
 80010ae:	4281      	cmp	r1, r0
 80010b0:	d377      	bcc.n	80011a2 <__aeabi_ddiv+0x456>
 80010b2:	d073      	beq.n	800119c <__aeabi_ddiv+0x450>
 80010b4:	1a0c      	subs	r4, r1, r0
 80010b6:	4aa2      	ldr	r2, [pc, #648]	; (8001340 <__aeabi_ddiv+0x5f4>)
 80010b8:	1b7d      	subs	r5, r7, r5
 80010ba:	42af      	cmp	r7, r5
 80010bc:	41bf      	sbcs	r7, r7
 80010be:	4694      	mov	ip, r2
 80010c0:	9b00      	ldr	r3, [sp, #0]
 80010c2:	427f      	negs	r7, r7
 80010c4:	4463      	add	r3, ip
 80010c6:	1be0      	subs	r0, r4, r7
 80010c8:	001c      	movs	r4, r3
 80010ca:	4286      	cmp	r6, r0
 80010cc:	d100      	bne.n	80010d0 <__aeabi_ddiv+0x384>
 80010ce:	e0db      	b.n	8001288 <__aeabi_ddiv+0x53c>
 80010d0:	9901      	ldr	r1, [sp, #4]
 80010d2:	f7ff f8b1 	bl	8000238 <__aeabi_uidivmod>
 80010d6:	464a      	mov	r2, r9
 80010d8:	4342      	muls	r2, r0
 80010da:	040b      	lsls	r3, r1, #16
 80010dc:	0c29      	lsrs	r1, r5, #16
 80010de:	0007      	movs	r7, r0
 80010e0:	4319      	orrs	r1, r3
 80010e2:	428a      	cmp	r2, r1
 80010e4:	d907      	bls.n	80010f6 <__aeabi_ddiv+0x3aa>
 80010e6:	1989      	adds	r1, r1, r6
 80010e8:	3f01      	subs	r7, #1
 80010ea:	428e      	cmp	r6, r1
 80010ec:	d803      	bhi.n	80010f6 <__aeabi_ddiv+0x3aa>
 80010ee:	428a      	cmp	r2, r1
 80010f0:	d901      	bls.n	80010f6 <__aeabi_ddiv+0x3aa>
 80010f2:	1e87      	subs	r7, r0, #2
 80010f4:	1989      	adds	r1, r1, r6
 80010f6:	1a88      	subs	r0, r1, r2
 80010f8:	9901      	ldr	r1, [sp, #4]
 80010fa:	f7ff f89d 	bl	8000238 <__aeabi_uidivmod>
 80010fe:	0409      	lsls	r1, r1, #16
 8001100:	464a      	mov	r2, r9
 8001102:	4689      	mov	r9, r1
 8001104:	0429      	lsls	r1, r5, #16
 8001106:	464d      	mov	r5, r9
 8001108:	4342      	muls	r2, r0
 800110a:	0c09      	lsrs	r1, r1, #16
 800110c:	0003      	movs	r3, r0
 800110e:	4329      	orrs	r1, r5
 8001110:	428a      	cmp	r2, r1
 8001112:	d907      	bls.n	8001124 <__aeabi_ddiv+0x3d8>
 8001114:	1989      	adds	r1, r1, r6
 8001116:	3b01      	subs	r3, #1
 8001118:	428e      	cmp	r6, r1
 800111a:	d803      	bhi.n	8001124 <__aeabi_ddiv+0x3d8>
 800111c:	428a      	cmp	r2, r1
 800111e:	d901      	bls.n	8001124 <__aeabi_ddiv+0x3d8>
 8001120:	1e83      	subs	r3, r0, #2
 8001122:	1989      	adds	r1, r1, r6
 8001124:	043f      	lsls	r7, r7, #16
 8001126:	1a89      	subs	r1, r1, r2
 8001128:	003a      	movs	r2, r7
 800112a:	9f03      	ldr	r7, [sp, #12]
 800112c:	431a      	orrs	r2, r3
 800112e:	0038      	movs	r0, r7
 8001130:	0413      	lsls	r3, r2, #16
 8001132:	0c1b      	lsrs	r3, r3, #16
 8001134:	4358      	muls	r0, r3
 8001136:	4681      	mov	r9, r0
 8001138:	9802      	ldr	r0, [sp, #8]
 800113a:	0c15      	lsrs	r5, r2, #16
 800113c:	436f      	muls	r7, r5
 800113e:	4343      	muls	r3, r0
 8001140:	4345      	muls	r5, r0
 8001142:	4648      	mov	r0, r9
 8001144:	0c00      	lsrs	r0, r0, #16
 8001146:	4684      	mov	ip, r0
 8001148:	19db      	adds	r3, r3, r7
 800114a:	4463      	add	r3, ip
 800114c:	429f      	cmp	r7, r3
 800114e:	d903      	bls.n	8001158 <__aeabi_ddiv+0x40c>
 8001150:	2080      	movs	r0, #128	; 0x80
 8001152:	0240      	lsls	r0, r0, #9
 8001154:	4684      	mov	ip, r0
 8001156:	4465      	add	r5, ip
 8001158:	4648      	mov	r0, r9
 800115a:	0c1f      	lsrs	r7, r3, #16
 800115c:	0400      	lsls	r0, r0, #16
 800115e:	041b      	lsls	r3, r3, #16
 8001160:	0c00      	lsrs	r0, r0, #16
 8001162:	197d      	adds	r5, r7, r5
 8001164:	1818      	adds	r0, r3, r0
 8001166:	42a9      	cmp	r1, r5
 8001168:	d200      	bcs.n	800116c <__aeabi_ddiv+0x420>
 800116a:	e084      	b.n	8001276 <__aeabi_ddiv+0x52a>
 800116c:	d100      	bne.n	8001170 <__aeabi_ddiv+0x424>
 800116e:	e07f      	b.n	8001270 <__aeabi_ddiv+0x524>
 8001170:	2301      	movs	r3, #1
 8001172:	431a      	orrs	r2, r3
 8001174:	e657      	b.n	8000e26 <__aeabi_ddiv+0xda>
 8001176:	2380      	movs	r3, #128	; 0x80
 8001178:	464a      	mov	r2, r9
 800117a:	031b      	lsls	r3, r3, #12
 800117c:	4313      	orrs	r3, r2
 800117e:	031b      	lsls	r3, r3, #12
 8001180:	0b1b      	lsrs	r3, r3, #12
 8001182:	46aa      	mov	sl, r5
 8001184:	4a6f      	ldr	r2, [pc, #444]	; (8001344 <__aeabi_ddiv+0x5f8>)
 8001186:	e66f      	b.n	8000e68 <__aeabi_ddiv+0x11c>
 8001188:	42ba      	cmp	r2, r7
 800118a:	d900      	bls.n	800118e <__aeabi_ddiv+0x442>
 800118c:	e735      	b.n	8000ffa <__aeabi_ddiv+0x2ae>
 800118e:	464b      	mov	r3, r9
 8001190:	07dc      	lsls	r4, r3, #31
 8001192:	0858      	lsrs	r0, r3, #1
 8001194:	087b      	lsrs	r3, r7, #1
 8001196:	431c      	orrs	r4, r3
 8001198:	07ff      	lsls	r7, r7, #31
 800119a:	e734      	b.n	8001006 <__aeabi_ddiv+0x2ba>
 800119c:	2400      	movs	r4, #0
 800119e:	42af      	cmp	r7, r5
 80011a0:	d289      	bcs.n	80010b6 <__aeabi_ddiv+0x36a>
 80011a2:	4447      	add	r7, r8
 80011a4:	4547      	cmp	r7, r8
 80011a6:	41a4      	sbcs	r4, r4
 80011a8:	465b      	mov	r3, fp
 80011aa:	4264      	negs	r4, r4
 80011ac:	19a4      	adds	r4, r4, r6
 80011ae:	1864      	adds	r4, r4, r1
 80011b0:	3b01      	subs	r3, #1
 80011b2:	42a6      	cmp	r6, r4
 80011b4:	d21e      	bcs.n	80011f4 <__aeabi_ddiv+0x4a8>
 80011b6:	42a0      	cmp	r0, r4
 80011b8:	d86d      	bhi.n	8001296 <__aeabi_ddiv+0x54a>
 80011ba:	d100      	bne.n	80011be <__aeabi_ddiv+0x472>
 80011bc:	e0b6      	b.n	800132c <__aeabi_ddiv+0x5e0>
 80011be:	1a24      	subs	r4, r4, r0
 80011c0:	469b      	mov	fp, r3
 80011c2:	e778      	b.n	80010b6 <__aeabi_ddiv+0x36a>
 80011c4:	0003      	movs	r3, r0
 80011c6:	465a      	mov	r2, fp
 80011c8:	3b28      	subs	r3, #40	; 0x28
 80011ca:	409a      	lsls	r2, r3
 80011cc:	2700      	movs	r7, #0
 80011ce:	4691      	mov	r9, r2
 80011d0:	e688      	b.n	8000ee4 <__aeabi_ddiv+0x198>
 80011d2:	4658      	mov	r0, fp
 80011d4:	f001 f912 	bl	80023fc <__clzsi2>
 80011d8:	3020      	adds	r0, #32
 80011da:	e672      	b.n	8000ec2 <__aeabi_ddiv+0x176>
 80011dc:	0003      	movs	r3, r0
 80011de:	4652      	mov	r2, sl
 80011e0:	3b28      	subs	r3, #40	; 0x28
 80011e2:	409a      	lsls	r2, r3
 80011e4:	4693      	mov	fp, r2
 80011e6:	2200      	movs	r2, #0
 80011e8:	e6b4      	b.n	8000f54 <__aeabi_ddiv+0x208>
 80011ea:	4650      	mov	r0, sl
 80011ec:	f001 f906 	bl	80023fc <__clzsi2>
 80011f0:	3020      	adds	r0, #32
 80011f2:	e69a      	b.n	8000f2a <__aeabi_ddiv+0x1de>
 80011f4:	42a6      	cmp	r6, r4
 80011f6:	d1e2      	bne.n	80011be <__aeabi_ddiv+0x472>
 80011f8:	45b8      	cmp	r8, r7
 80011fa:	d9dc      	bls.n	80011b6 <__aeabi_ddiv+0x46a>
 80011fc:	1a34      	subs	r4, r6, r0
 80011fe:	469b      	mov	fp, r3
 8001200:	e759      	b.n	80010b6 <__aeabi_ddiv+0x36a>
 8001202:	2b1f      	cmp	r3, #31
 8001204:	dc65      	bgt.n	80012d2 <__aeabi_ddiv+0x586>
 8001206:	4c50      	ldr	r4, [pc, #320]	; (8001348 <__aeabi_ddiv+0x5fc>)
 8001208:	9900      	ldr	r1, [sp, #0]
 800120a:	46a4      	mov	ip, r4
 800120c:	465c      	mov	r4, fp
 800120e:	4461      	add	r1, ip
 8001210:	0008      	movs	r0, r1
 8001212:	408c      	lsls	r4, r1
 8001214:	0011      	movs	r1, r2
 8001216:	4082      	lsls	r2, r0
 8001218:	40d9      	lsrs	r1, r3
 800121a:	1e50      	subs	r0, r2, #1
 800121c:	4182      	sbcs	r2, r0
 800121e:	430c      	orrs	r4, r1
 8001220:	4314      	orrs	r4, r2
 8001222:	465a      	mov	r2, fp
 8001224:	40da      	lsrs	r2, r3
 8001226:	0013      	movs	r3, r2
 8001228:	0762      	lsls	r2, r4, #29
 800122a:	d009      	beq.n	8001240 <__aeabi_ddiv+0x4f4>
 800122c:	220f      	movs	r2, #15
 800122e:	4022      	ands	r2, r4
 8001230:	2a04      	cmp	r2, #4
 8001232:	d005      	beq.n	8001240 <__aeabi_ddiv+0x4f4>
 8001234:	0022      	movs	r2, r4
 8001236:	1d14      	adds	r4, r2, #4
 8001238:	4294      	cmp	r4, r2
 800123a:	4189      	sbcs	r1, r1
 800123c:	4249      	negs	r1, r1
 800123e:	185b      	adds	r3, r3, r1
 8001240:	021a      	lsls	r2, r3, #8
 8001242:	d562      	bpl.n	800130a <__aeabi_ddiv+0x5be>
 8001244:	2201      	movs	r2, #1
 8001246:	2300      	movs	r3, #0
 8001248:	2700      	movs	r7, #0
 800124a:	e60d      	b.n	8000e68 <__aeabi_ddiv+0x11c>
 800124c:	428a      	cmp	r2, r1
 800124e:	d800      	bhi.n	8001252 <__aeabi_ddiv+0x506>
 8001250:	e70a      	b.n	8001068 <__aeabi_ddiv+0x31c>
 8001252:	1e83      	subs	r3, r0, #2
 8001254:	1989      	adds	r1, r1, r6
 8001256:	e707      	b.n	8001068 <__aeabi_ddiv+0x31c>
 8001258:	230f      	movs	r3, #15
 800125a:	4013      	ands	r3, r2
 800125c:	2b04      	cmp	r3, #4
 800125e:	d100      	bne.n	8001262 <__aeabi_ddiv+0x516>
 8001260:	e5e6      	b.n	8000e30 <__aeabi_ddiv+0xe4>
 8001262:	1d17      	adds	r7, r2, #4
 8001264:	4297      	cmp	r7, r2
 8001266:	4192      	sbcs	r2, r2
 8001268:	4253      	negs	r3, r2
 800126a:	449b      	add	fp, r3
 800126c:	08fa      	lsrs	r2, r7, #3
 800126e:	e5e0      	b.n	8000e32 <__aeabi_ddiv+0xe6>
 8001270:	2800      	cmp	r0, #0
 8001272:	d100      	bne.n	8001276 <__aeabi_ddiv+0x52a>
 8001274:	e5d7      	b.n	8000e26 <__aeabi_ddiv+0xda>
 8001276:	1871      	adds	r1, r6, r1
 8001278:	1e53      	subs	r3, r2, #1
 800127a:	42b1      	cmp	r1, r6
 800127c:	d327      	bcc.n	80012ce <__aeabi_ddiv+0x582>
 800127e:	42a9      	cmp	r1, r5
 8001280:	d315      	bcc.n	80012ae <__aeabi_ddiv+0x562>
 8001282:	d058      	beq.n	8001336 <__aeabi_ddiv+0x5ea>
 8001284:	001a      	movs	r2, r3
 8001286:	e773      	b.n	8001170 <__aeabi_ddiv+0x424>
 8001288:	2b00      	cmp	r3, #0
 800128a:	dc00      	bgt.n	800128e <__aeabi_ddiv+0x542>
 800128c:	e604      	b.n	8000e98 <__aeabi_ddiv+0x14c>
 800128e:	2301      	movs	r3, #1
 8001290:	2200      	movs	r2, #0
 8001292:	449b      	add	fp, r3
 8001294:	e5cd      	b.n	8000e32 <__aeabi_ddiv+0xe6>
 8001296:	2302      	movs	r3, #2
 8001298:	4447      	add	r7, r8
 800129a:	4547      	cmp	r7, r8
 800129c:	4189      	sbcs	r1, r1
 800129e:	425b      	negs	r3, r3
 80012a0:	469c      	mov	ip, r3
 80012a2:	4249      	negs	r1, r1
 80012a4:	1989      	adds	r1, r1, r6
 80012a6:	190c      	adds	r4, r1, r4
 80012a8:	44e3      	add	fp, ip
 80012aa:	1a24      	subs	r4, r4, r0
 80012ac:	e703      	b.n	80010b6 <__aeabi_ddiv+0x36a>
 80012ae:	4643      	mov	r3, r8
 80012b0:	005f      	lsls	r7, r3, #1
 80012b2:	4547      	cmp	r7, r8
 80012b4:	419b      	sbcs	r3, r3
 80012b6:	46b8      	mov	r8, r7
 80012b8:	425b      	negs	r3, r3
 80012ba:	199e      	adds	r6, r3, r6
 80012bc:	3a02      	subs	r2, #2
 80012be:	1989      	adds	r1, r1, r6
 80012c0:	42a9      	cmp	r1, r5
 80012c2:	d000      	beq.n	80012c6 <__aeabi_ddiv+0x57a>
 80012c4:	e754      	b.n	8001170 <__aeabi_ddiv+0x424>
 80012c6:	4540      	cmp	r0, r8
 80012c8:	d000      	beq.n	80012cc <__aeabi_ddiv+0x580>
 80012ca:	e751      	b.n	8001170 <__aeabi_ddiv+0x424>
 80012cc:	e5ab      	b.n	8000e26 <__aeabi_ddiv+0xda>
 80012ce:	001a      	movs	r2, r3
 80012d0:	e7f6      	b.n	80012c0 <__aeabi_ddiv+0x574>
 80012d2:	211f      	movs	r1, #31
 80012d4:	465f      	mov	r7, fp
 80012d6:	4249      	negs	r1, r1
 80012d8:	1b0c      	subs	r4, r1, r4
 80012da:	40e7      	lsrs	r7, r4
 80012dc:	2b20      	cmp	r3, #32
 80012de:	d007      	beq.n	80012f0 <__aeabi_ddiv+0x5a4>
 80012e0:	491a      	ldr	r1, [pc, #104]	; (800134c <__aeabi_ddiv+0x600>)
 80012e2:	9b00      	ldr	r3, [sp, #0]
 80012e4:	468c      	mov	ip, r1
 80012e6:	4463      	add	r3, ip
 80012e8:	0018      	movs	r0, r3
 80012ea:	465b      	mov	r3, fp
 80012ec:	4083      	lsls	r3, r0
 80012ee:	431a      	orrs	r2, r3
 80012f0:	1e50      	subs	r0, r2, #1
 80012f2:	4182      	sbcs	r2, r0
 80012f4:	433a      	orrs	r2, r7
 80012f6:	2707      	movs	r7, #7
 80012f8:	2300      	movs	r3, #0
 80012fa:	4017      	ands	r7, r2
 80012fc:	d009      	beq.n	8001312 <__aeabi_ddiv+0x5c6>
 80012fe:	210f      	movs	r1, #15
 8001300:	2300      	movs	r3, #0
 8001302:	4011      	ands	r1, r2
 8001304:	0014      	movs	r4, r2
 8001306:	2904      	cmp	r1, #4
 8001308:	d195      	bne.n	8001236 <__aeabi_ddiv+0x4ea>
 800130a:	0022      	movs	r2, r4
 800130c:	075f      	lsls	r7, r3, #29
 800130e:	025b      	lsls	r3, r3, #9
 8001310:	0b1b      	lsrs	r3, r3, #12
 8001312:	08d2      	lsrs	r2, r2, #3
 8001314:	4317      	orrs	r7, r2
 8001316:	2200      	movs	r2, #0
 8001318:	e5a6      	b.n	8000e68 <__aeabi_ddiv+0x11c>
 800131a:	2380      	movs	r3, #128	; 0x80
 800131c:	4659      	mov	r1, fp
 800131e:	031b      	lsls	r3, r3, #12
 8001320:	430b      	orrs	r3, r1
 8001322:	031b      	lsls	r3, r3, #12
 8001324:	0017      	movs	r7, r2
 8001326:	0b1b      	lsrs	r3, r3, #12
 8001328:	4a06      	ldr	r2, [pc, #24]	; (8001344 <__aeabi_ddiv+0x5f8>)
 800132a:	e59d      	b.n	8000e68 <__aeabi_ddiv+0x11c>
 800132c:	42bd      	cmp	r5, r7
 800132e:	d8b2      	bhi.n	8001296 <__aeabi_ddiv+0x54a>
 8001330:	469b      	mov	fp, r3
 8001332:	2400      	movs	r4, #0
 8001334:	e6bf      	b.n	80010b6 <__aeabi_ddiv+0x36a>
 8001336:	4580      	cmp	r8, r0
 8001338:	d3b9      	bcc.n	80012ae <__aeabi_ddiv+0x562>
 800133a:	001a      	movs	r2, r3
 800133c:	e7c3      	b.n	80012c6 <__aeabi_ddiv+0x57a>
 800133e:	46c0      	nop			; (mov r8, r8)
 8001340:	000003ff 	.word	0x000003ff
 8001344:	000007ff 	.word	0x000007ff
 8001348:	0000041e 	.word	0x0000041e
 800134c:	0000043e 	.word	0x0000043e

08001350 <__eqdf2>:
 8001350:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001352:	464f      	mov	r7, r9
 8001354:	4646      	mov	r6, r8
 8001356:	46d6      	mov	lr, sl
 8001358:	4684      	mov	ip, r0
 800135a:	b5c0      	push	{r6, r7, lr}
 800135c:	4680      	mov	r8, r0
 800135e:	4e19      	ldr	r6, [pc, #100]	; (80013c4 <__eqdf2+0x74>)
 8001360:	0318      	lsls	r0, r3, #12
 8001362:	030f      	lsls	r7, r1, #12
 8001364:	004d      	lsls	r5, r1, #1
 8001366:	0b00      	lsrs	r0, r0, #12
 8001368:	005c      	lsls	r4, r3, #1
 800136a:	4682      	mov	sl, r0
 800136c:	0b3f      	lsrs	r7, r7, #12
 800136e:	0d6d      	lsrs	r5, r5, #21
 8001370:	0fc9      	lsrs	r1, r1, #31
 8001372:	4691      	mov	r9, r2
 8001374:	0d64      	lsrs	r4, r4, #21
 8001376:	0fdb      	lsrs	r3, r3, #31
 8001378:	2001      	movs	r0, #1
 800137a:	42b5      	cmp	r5, r6
 800137c:	d00a      	beq.n	8001394 <__eqdf2+0x44>
 800137e:	42b4      	cmp	r4, r6
 8001380:	d003      	beq.n	800138a <__eqdf2+0x3a>
 8001382:	42a5      	cmp	r5, r4
 8001384:	d101      	bne.n	800138a <__eqdf2+0x3a>
 8001386:	4557      	cmp	r7, sl
 8001388:	d00c      	beq.n	80013a4 <__eqdf2+0x54>
 800138a:	bc1c      	pop	{r2, r3, r4}
 800138c:	4690      	mov	r8, r2
 800138e:	4699      	mov	r9, r3
 8001390:	46a2      	mov	sl, r4
 8001392:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001394:	4666      	mov	r6, ip
 8001396:	433e      	orrs	r6, r7
 8001398:	d1f7      	bne.n	800138a <__eqdf2+0x3a>
 800139a:	42ac      	cmp	r4, r5
 800139c:	d1f5      	bne.n	800138a <__eqdf2+0x3a>
 800139e:	4654      	mov	r4, sl
 80013a0:	4314      	orrs	r4, r2
 80013a2:	d1f2      	bne.n	800138a <__eqdf2+0x3a>
 80013a4:	2001      	movs	r0, #1
 80013a6:	45c8      	cmp	r8, r9
 80013a8:	d1ef      	bne.n	800138a <__eqdf2+0x3a>
 80013aa:	4299      	cmp	r1, r3
 80013ac:	d007      	beq.n	80013be <__eqdf2+0x6e>
 80013ae:	2d00      	cmp	r5, #0
 80013b0:	d1eb      	bne.n	800138a <__eqdf2+0x3a>
 80013b2:	4663      	mov	r3, ip
 80013b4:	431f      	orrs	r7, r3
 80013b6:	0038      	movs	r0, r7
 80013b8:	1e47      	subs	r7, r0, #1
 80013ba:	41b8      	sbcs	r0, r7
 80013bc:	e7e5      	b.n	800138a <__eqdf2+0x3a>
 80013be:	2000      	movs	r0, #0
 80013c0:	e7e3      	b.n	800138a <__eqdf2+0x3a>
 80013c2:	46c0      	nop			; (mov r8, r8)
 80013c4:	000007ff 	.word	0x000007ff

080013c8 <__gedf2>:
 80013c8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80013ca:	464f      	mov	r7, r9
 80013cc:	4646      	mov	r6, r8
 80013ce:	46d6      	mov	lr, sl
 80013d0:	004d      	lsls	r5, r1, #1
 80013d2:	b5c0      	push	{r6, r7, lr}
 80013d4:	030e      	lsls	r6, r1, #12
 80013d6:	0fc9      	lsrs	r1, r1, #31
 80013d8:	468a      	mov	sl, r1
 80013da:	492c      	ldr	r1, [pc, #176]	; (800148c <__gedf2+0xc4>)
 80013dc:	031f      	lsls	r7, r3, #12
 80013de:	005c      	lsls	r4, r3, #1
 80013e0:	4680      	mov	r8, r0
 80013e2:	0b36      	lsrs	r6, r6, #12
 80013e4:	0d6d      	lsrs	r5, r5, #21
 80013e6:	4691      	mov	r9, r2
 80013e8:	0b3f      	lsrs	r7, r7, #12
 80013ea:	0d64      	lsrs	r4, r4, #21
 80013ec:	0fdb      	lsrs	r3, r3, #31
 80013ee:	428d      	cmp	r5, r1
 80013f0:	d01e      	beq.n	8001430 <__gedf2+0x68>
 80013f2:	428c      	cmp	r4, r1
 80013f4:	d016      	beq.n	8001424 <__gedf2+0x5c>
 80013f6:	2d00      	cmp	r5, #0
 80013f8:	d11e      	bne.n	8001438 <__gedf2+0x70>
 80013fa:	4330      	orrs	r0, r6
 80013fc:	4684      	mov	ip, r0
 80013fe:	2c00      	cmp	r4, #0
 8001400:	d101      	bne.n	8001406 <__gedf2+0x3e>
 8001402:	433a      	orrs	r2, r7
 8001404:	d023      	beq.n	800144e <__gedf2+0x86>
 8001406:	4662      	mov	r2, ip
 8001408:	2a00      	cmp	r2, #0
 800140a:	d01a      	beq.n	8001442 <__gedf2+0x7a>
 800140c:	459a      	cmp	sl, r3
 800140e:	d029      	beq.n	8001464 <__gedf2+0x9c>
 8001410:	4651      	mov	r1, sl
 8001412:	2002      	movs	r0, #2
 8001414:	3901      	subs	r1, #1
 8001416:	4008      	ands	r0, r1
 8001418:	3801      	subs	r0, #1
 800141a:	bc1c      	pop	{r2, r3, r4}
 800141c:	4690      	mov	r8, r2
 800141e:	4699      	mov	r9, r3
 8001420:	46a2      	mov	sl, r4
 8001422:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001424:	0039      	movs	r1, r7
 8001426:	4311      	orrs	r1, r2
 8001428:	d0e5      	beq.n	80013f6 <__gedf2+0x2e>
 800142a:	2002      	movs	r0, #2
 800142c:	4240      	negs	r0, r0
 800142e:	e7f4      	b.n	800141a <__gedf2+0x52>
 8001430:	4330      	orrs	r0, r6
 8001432:	d1fa      	bne.n	800142a <__gedf2+0x62>
 8001434:	42ac      	cmp	r4, r5
 8001436:	d00f      	beq.n	8001458 <__gedf2+0x90>
 8001438:	2c00      	cmp	r4, #0
 800143a:	d10f      	bne.n	800145c <__gedf2+0x94>
 800143c:	433a      	orrs	r2, r7
 800143e:	d0e7      	beq.n	8001410 <__gedf2+0x48>
 8001440:	e00c      	b.n	800145c <__gedf2+0x94>
 8001442:	2201      	movs	r2, #1
 8001444:	3b01      	subs	r3, #1
 8001446:	4393      	bics	r3, r2
 8001448:	0018      	movs	r0, r3
 800144a:	3001      	adds	r0, #1
 800144c:	e7e5      	b.n	800141a <__gedf2+0x52>
 800144e:	4663      	mov	r3, ip
 8001450:	2000      	movs	r0, #0
 8001452:	2b00      	cmp	r3, #0
 8001454:	d0e1      	beq.n	800141a <__gedf2+0x52>
 8001456:	e7db      	b.n	8001410 <__gedf2+0x48>
 8001458:	433a      	orrs	r2, r7
 800145a:	d1e6      	bne.n	800142a <__gedf2+0x62>
 800145c:	459a      	cmp	sl, r3
 800145e:	d1d7      	bne.n	8001410 <__gedf2+0x48>
 8001460:	42a5      	cmp	r5, r4
 8001462:	dcd5      	bgt.n	8001410 <__gedf2+0x48>
 8001464:	42a5      	cmp	r5, r4
 8001466:	db05      	blt.n	8001474 <__gedf2+0xac>
 8001468:	42be      	cmp	r6, r7
 800146a:	d8d1      	bhi.n	8001410 <__gedf2+0x48>
 800146c:	d008      	beq.n	8001480 <__gedf2+0xb8>
 800146e:	2000      	movs	r0, #0
 8001470:	42be      	cmp	r6, r7
 8001472:	d2d2      	bcs.n	800141a <__gedf2+0x52>
 8001474:	4650      	mov	r0, sl
 8001476:	2301      	movs	r3, #1
 8001478:	3801      	subs	r0, #1
 800147a:	4398      	bics	r0, r3
 800147c:	3001      	adds	r0, #1
 800147e:	e7cc      	b.n	800141a <__gedf2+0x52>
 8001480:	45c8      	cmp	r8, r9
 8001482:	d8c5      	bhi.n	8001410 <__gedf2+0x48>
 8001484:	2000      	movs	r0, #0
 8001486:	45c8      	cmp	r8, r9
 8001488:	d3f4      	bcc.n	8001474 <__gedf2+0xac>
 800148a:	e7c6      	b.n	800141a <__gedf2+0x52>
 800148c:	000007ff 	.word	0x000007ff

08001490 <__ledf2>:
 8001490:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001492:	464f      	mov	r7, r9
 8001494:	4646      	mov	r6, r8
 8001496:	46d6      	mov	lr, sl
 8001498:	004d      	lsls	r5, r1, #1
 800149a:	b5c0      	push	{r6, r7, lr}
 800149c:	030e      	lsls	r6, r1, #12
 800149e:	0fc9      	lsrs	r1, r1, #31
 80014a0:	468a      	mov	sl, r1
 80014a2:	492e      	ldr	r1, [pc, #184]	; (800155c <__ledf2+0xcc>)
 80014a4:	031f      	lsls	r7, r3, #12
 80014a6:	005c      	lsls	r4, r3, #1
 80014a8:	4680      	mov	r8, r0
 80014aa:	0b36      	lsrs	r6, r6, #12
 80014ac:	0d6d      	lsrs	r5, r5, #21
 80014ae:	4691      	mov	r9, r2
 80014b0:	0b3f      	lsrs	r7, r7, #12
 80014b2:	0d64      	lsrs	r4, r4, #21
 80014b4:	0fdb      	lsrs	r3, r3, #31
 80014b6:	428d      	cmp	r5, r1
 80014b8:	d018      	beq.n	80014ec <__ledf2+0x5c>
 80014ba:	428c      	cmp	r4, r1
 80014bc:	d011      	beq.n	80014e2 <__ledf2+0x52>
 80014be:	2d00      	cmp	r5, #0
 80014c0:	d118      	bne.n	80014f4 <__ledf2+0x64>
 80014c2:	4330      	orrs	r0, r6
 80014c4:	4684      	mov	ip, r0
 80014c6:	2c00      	cmp	r4, #0
 80014c8:	d11e      	bne.n	8001508 <__ledf2+0x78>
 80014ca:	433a      	orrs	r2, r7
 80014cc:	d11c      	bne.n	8001508 <__ledf2+0x78>
 80014ce:	4663      	mov	r3, ip
 80014d0:	2000      	movs	r0, #0
 80014d2:	2b00      	cmp	r3, #0
 80014d4:	d030      	beq.n	8001538 <__ledf2+0xa8>
 80014d6:	4651      	mov	r1, sl
 80014d8:	2002      	movs	r0, #2
 80014da:	3901      	subs	r1, #1
 80014dc:	4008      	ands	r0, r1
 80014de:	3801      	subs	r0, #1
 80014e0:	e02a      	b.n	8001538 <__ledf2+0xa8>
 80014e2:	0039      	movs	r1, r7
 80014e4:	4311      	orrs	r1, r2
 80014e6:	d0ea      	beq.n	80014be <__ledf2+0x2e>
 80014e8:	2002      	movs	r0, #2
 80014ea:	e025      	b.n	8001538 <__ledf2+0xa8>
 80014ec:	4330      	orrs	r0, r6
 80014ee:	d1fb      	bne.n	80014e8 <__ledf2+0x58>
 80014f0:	42ac      	cmp	r4, r5
 80014f2:	d026      	beq.n	8001542 <__ledf2+0xb2>
 80014f4:	2c00      	cmp	r4, #0
 80014f6:	d126      	bne.n	8001546 <__ledf2+0xb6>
 80014f8:	433a      	orrs	r2, r7
 80014fa:	d124      	bne.n	8001546 <__ledf2+0xb6>
 80014fc:	4651      	mov	r1, sl
 80014fe:	2002      	movs	r0, #2
 8001500:	3901      	subs	r1, #1
 8001502:	4008      	ands	r0, r1
 8001504:	3801      	subs	r0, #1
 8001506:	e017      	b.n	8001538 <__ledf2+0xa8>
 8001508:	4662      	mov	r2, ip
 800150a:	2a00      	cmp	r2, #0
 800150c:	d00f      	beq.n	800152e <__ledf2+0x9e>
 800150e:	459a      	cmp	sl, r3
 8001510:	d1e1      	bne.n	80014d6 <__ledf2+0x46>
 8001512:	42a5      	cmp	r5, r4
 8001514:	db05      	blt.n	8001522 <__ledf2+0x92>
 8001516:	42be      	cmp	r6, r7
 8001518:	d8dd      	bhi.n	80014d6 <__ledf2+0x46>
 800151a:	d019      	beq.n	8001550 <__ledf2+0xc0>
 800151c:	2000      	movs	r0, #0
 800151e:	42be      	cmp	r6, r7
 8001520:	d20a      	bcs.n	8001538 <__ledf2+0xa8>
 8001522:	4650      	mov	r0, sl
 8001524:	2301      	movs	r3, #1
 8001526:	3801      	subs	r0, #1
 8001528:	4398      	bics	r0, r3
 800152a:	3001      	adds	r0, #1
 800152c:	e004      	b.n	8001538 <__ledf2+0xa8>
 800152e:	2201      	movs	r2, #1
 8001530:	3b01      	subs	r3, #1
 8001532:	4393      	bics	r3, r2
 8001534:	0018      	movs	r0, r3
 8001536:	3001      	adds	r0, #1
 8001538:	bc1c      	pop	{r2, r3, r4}
 800153a:	4690      	mov	r8, r2
 800153c:	4699      	mov	r9, r3
 800153e:	46a2      	mov	sl, r4
 8001540:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001542:	433a      	orrs	r2, r7
 8001544:	d1d0      	bne.n	80014e8 <__ledf2+0x58>
 8001546:	459a      	cmp	sl, r3
 8001548:	d1c5      	bne.n	80014d6 <__ledf2+0x46>
 800154a:	42a5      	cmp	r5, r4
 800154c:	dcc3      	bgt.n	80014d6 <__ledf2+0x46>
 800154e:	e7e0      	b.n	8001512 <__ledf2+0x82>
 8001550:	45c8      	cmp	r8, r9
 8001552:	d8c0      	bhi.n	80014d6 <__ledf2+0x46>
 8001554:	2000      	movs	r0, #0
 8001556:	45c8      	cmp	r8, r9
 8001558:	d3e3      	bcc.n	8001522 <__ledf2+0x92>
 800155a:	e7ed      	b.n	8001538 <__ledf2+0xa8>
 800155c:	000007ff 	.word	0x000007ff

08001560 <__aeabi_dmul>:
 8001560:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001562:	4657      	mov	r7, sl
 8001564:	46de      	mov	lr, fp
 8001566:	464e      	mov	r6, r9
 8001568:	4645      	mov	r5, r8
 800156a:	b5e0      	push	{r5, r6, r7, lr}
 800156c:	4683      	mov	fp, r0
 800156e:	0006      	movs	r6, r0
 8001570:	030f      	lsls	r7, r1, #12
 8001572:	0048      	lsls	r0, r1, #1
 8001574:	b087      	sub	sp, #28
 8001576:	4692      	mov	sl, r2
 8001578:	001d      	movs	r5, r3
 800157a:	0b3f      	lsrs	r7, r7, #12
 800157c:	0d40      	lsrs	r0, r0, #21
 800157e:	0fcc      	lsrs	r4, r1, #31
 8001580:	2800      	cmp	r0, #0
 8001582:	d100      	bne.n	8001586 <__aeabi_dmul+0x26>
 8001584:	e06f      	b.n	8001666 <__aeabi_dmul+0x106>
 8001586:	4bde      	ldr	r3, [pc, #888]	; (8001900 <__aeabi_dmul+0x3a0>)
 8001588:	4298      	cmp	r0, r3
 800158a:	d038      	beq.n	80015fe <__aeabi_dmul+0x9e>
 800158c:	2380      	movs	r3, #128	; 0x80
 800158e:	00ff      	lsls	r7, r7, #3
 8001590:	041b      	lsls	r3, r3, #16
 8001592:	431f      	orrs	r7, r3
 8001594:	0f73      	lsrs	r3, r6, #29
 8001596:	433b      	orrs	r3, r7
 8001598:	9301      	str	r3, [sp, #4]
 800159a:	4bda      	ldr	r3, [pc, #872]	; (8001904 <__aeabi_dmul+0x3a4>)
 800159c:	2700      	movs	r7, #0
 800159e:	4699      	mov	r9, r3
 80015a0:	2300      	movs	r3, #0
 80015a2:	469b      	mov	fp, r3
 80015a4:	00f6      	lsls	r6, r6, #3
 80015a6:	4481      	add	r9, r0
 80015a8:	032b      	lsls	r3, r5, #12
 80015aa:	0069      	lsls	r1, r5, #1
 80015ac:	0b1b      	lsrs	r3, r3, #12
 80015ae:	4652      	mov	r2, sl
 80015b0:	4698      	mov	r8, r3
 80015b2:	0d49      	lsrs	r1, r1, #21
 80015b4:	0fed      	lsrs	r5, r5, #31
 80015b6:	2900      	cmp	r1, #0
 80015b8:	d100      	bne.n	80015bc <__aeabi_dmul+0x5c>
 80015ba:	e085      	b.n	80016c8 <__aeabi_dmul+0x168>
 80015bc:	4bd0      	ldr	r3, [pc, #832]	; (8001900 <__aeabi_dmul+0x3a0>)
 80015be:	4299      	cmp	r1, r3
 80015c0:	d100      	bne.n	80015c4 <__aeabi_dmul+0x64>
 80015c2:	e073      	b.n	80016ac <__aeabi_dmul+0x14c>
 80015c4:	4643      	mov	r3, r8
 80015c6:	00da      	lsls	r2, r3, #3
 80015c8:	2380      	movs	r3, #128	; 0x80
 80015ca:	041b      	lsls	r3, r3, #16
 80015cc:	4313      	orrs	r3, r2
 80015ce:	4652      	mov	r2, sl
 80015d0:	48cc      	ldr	r0, [pc, #816]	; (8001904 <__aeabi_dmul+0x3a4>)
 80015d2:	0f52      	lsrs	r2, r2, #29
 80015d4:	4684      	mov	ip, r0
 80015d6:	4313      	orrs	r3, r2
 80015d8:	4652      	mov	r2, sl
 80015da:	2000      	movs	r0, #0
 80015dc:	4461      	add	r1, ip
 80015de:	00d2      	lsls	r2, r2, #3
 80015e0:	4489      	add	r9, r1
 80015e2:	0021      	movs	r1, r4
 80015e4:	4069      	eors	r1, r5
 80015e6:	9100      	str	r1, [sp, #0]
 80015e8:	468c      	mov	ip, r1
 80015ea:	2101      	movs	r1, #1
 80015ec:	4449      	add	r1, r9
 80015ee:	468a      	mov	sl, r1
 80015f0:	2f0f      	cmp	r7, #15
 80015f2:	d900      	bls.n	80015f6 <__aeabi_dmul+0x96>
 80015f4:	e090      	b.n	8001718 <__aeabi_dmul+0x1b8>
 80015f6:	49c4      	ldr	r1, [pc, #784]	; (8001908 <__aeabi_dmul+0x3a8>)
 80015f8:	00bf      	lsls	r7, r7, #2
 80015fa:	59cf      	ldr	r7, [r1, r7]
 80015fc:	46bf      	mov	pc, r7
 80015fe:	465b      	mov	r3, fp
 8001600:	433b      	orrs	r3, r7
 8001602:	9301      	str	r3, [sp, #4]
 8001604:	d000      	beq.n	8001608 <__aeabi_dmul+0xa8>
 8001606:	e16a      	b.n	80018de <__aeabi_dmul+0x37e>
 8001608:	2302      	movs	r3, #2
 800160a:	2708      	movs	r7, #8
 800160c:	2600      	movs	r6, #0
 800160e:	4681      	mov	r9, r0
 8001610:	469b      	mov	fp, r3
 8001612:	e7c9      	b.n	80015a8 <__aeabi_dmul+0x48>
 8001614:	0032      	movs	r2, r6
 8001616:	4658      	mov	r0, fp
 8001618:	9b01      	ldr	r3, [sp, #4]
 800161a:	4661      	mov	r1, ip
 800161c:	9100      	str	r1, [sp, #0]
 800161e:	2802      	cmp	r0, #2
 8001620:	d100      	bne.n	8001624 <__aeabi_dmul+0xc4>
 8001622:	e075      	b.n	8001710 <__aeabi_dmul+0x1b0>
 8001624:	2803      	cmp	r0, #3
 8001626:	d100      	bne.n	800162a <__aeabi_dmul+0xca>
 8001628:	e1fe      	b.n	8001a28 <__aeabi_dmul+0x4c8>
 800162a:	2801      	cmp	r0, #1
 800162c:	d000      	beq.n	8001630 <__aeabi_dmul+0xd0>
 800162e:	e12c      	b.n	800188a <__aeabi_dmul+0x32a>
 8001630:	2300      	movs	r3, #0
 8001632:	2700      	movs	r7, #0
 8001634:	2600      	movs	r6, #0
 8001636:	2500      	movs	r5, #0
 8001638:	033f      	lsls	r7, r7, #12
 800163a:	0d2a      	lsrs	r2, r5, #20
 800163c:	0b3f      	lsrs	r7, r7, #12
 800163e:	48b3      	ldr	r0, [pc, #716]	; (800190c <__aeabi_dmul+0x3ac>)
 8001640:	0512      	lsls	r2, r2, #20
 8001642:	433a      	orrs	r2, r7
 8001644:	4002      	ands	r2, r0
 8001646:	051b      	lsls	r3, r3, #20
 8001648:	4313      	orrs	r3, r2
 800164a:	9a00      	ldr	r2, [sp, #0]
 800164c:	005b      	lsls	r3, r3, #1
 800164e:	07d1      	lsls	r1, r2, #31
 8001650:	085b      	lsrs	r3, r3, #1
 8001652:	430b      	orrs	r3, r1
 8001654:	0030      	movs	r0, r6
 8001656:	0019      	movs	r1, r3
 8001658:	b007      	add	sp, #28
 800165a:	bc3c      	pop	{r2, r3, r4, r5}
 800165c:	4690      	mov	r8, r2
 800165e:	4699      	mov	r9, r3
 8001660:	46a2      	mov	sl, r4
 8001662:	46ab      	mov	fp, r5
 8001664:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001666:	465b      	mov	r3, fp
 8001668:	433b      	orrs	r3, r7
 800166a:	9301      	str	r3, [sp, #4]
 800166c:	d100      	bne.n	8001670 <__aeabi_dmul+0x110>
 800166e:	e12f      	b.n	80018d0 <__aeabi_dmul+0x370>
 8001670:	2f00      	cmp	r7, #0
 8001672:	d100      	bne.n	8001676 <__aeabi_dmul+0x116>
 8001674:	e1a5      	b.n	80019c2 <__aeabi_dmul+0x462>
 8001676:	0038      	movs	r0, r7
 8001678:	f000 fec0 	bl	80023fc <__clzsi2>
 800167c:	0003      	movs	r3, r0
 800167e:	3b0b      	subs	r3, #11
 8001680:	2b1c      	cmp	r3, #28
 8001682:	dd00      	ble.n	8001686 <__aeabi_dmul+0x126>
 8001684:	e196      	b.n	80019b4 <__aeabi_dmul+0x454>
 8001686:	221d      	movs	r2, #29
 8001688:	1ad3      	subs	r3, r2, r3
 800168a:	465a      	mov	r2, fp
 800168c:	0001      	movs	r1, r0
 800168e:	40da      	lsrs	r2, r3
 8001690:	465e      	mov	r6, fp
 8001692:	3908      	subs	r1, #8
 8001694:	408f      	lsls	r7, r1
 8001696:	0013      	movs	r3, r2
 8001698:	408e      	lsls	r6, r1
 800169a:	433b      	orrs	r3, r7
 800169c:	9301      	str	r3, [sp, #4]
 800169e:	4b9c      	ldr	r3, [pc, #624]	; (8001910 <__aeabi_dmul+0x3b0>)
 80016a0:	2700      	movs	r7, #0
 80016a2:	1a1b      	subs	r3, r3, r0
 80016a4:	4699      	mov	r9, r3
 80016a6:	2300      	movs	r3, #0
 80016a8:	469b      	mov	fp, r3
 80016aa:	e77d      	b.n	80015a8 <__aeabi_dmul+0x48>
 80016ac:	4641      	mov	r1, r8
 80016ae:	4653      	mov	r3, sl
 80016b0:	430b      	orrs	r3, r1
 80016b2:	4993      	ldr	r1, [pc, #588]	; (8001900 <__aeabi_dmul+0x3a0>)
 80016b4:	468c      	mov	ip, r1
 80016b6:	44e1      	add	r9, ip
 80016b8:	2b00      	cmp	r3, #0
 80016ba:	d000      	beq.n	80016be <__aeabi_dmul+0x15e>
 80016bc:	e11a      	b.n	80018f4 <__aeabi_dmul+0x394>
 80016be:	2202      	movs	r2, #2
 80016c0:	2002      	movs	r0, #2
 80016c2:	4317      	orrs	r7, r2
 80016c4:	2200      	movs	r2, #0
 80016c6:	e78c      	b.n	80015e2 <__aeabi_dmul+0x82>
 80016c8:	4313      	orrs	r3, r2
 80016ca:	d100      	bne.n	80016ce <__aeabi_dmul+0x16e>
 80016cc:	e10d      	b.n	80018ea <__aeabi_dmul+0x38a>
 80016ce:	4643      	mov	r3, r8
 80016d0:	2b00      	cmp	r3, #0
 80016d2:	d100      	bne.n	80016d6 <__aeabi_dmul+0x176>
 80016d4:	e181      	b.n	80019da <__aeabi_dmul+0x47a>
 80016d6:	4640      	mov	r0, r8
 80016d8:	f000 fe90 	bl	80023fc <__clzsi2>
 80016dc:	0002      	movs	r2, r0
 80016de:	3a0b      	subs	r2, #11
 80016e0:	2a1c      	cmp	r2, #28
 80016e2:	dd00      	ble.n	80016e6 <__aeabi_dmul+0x186>
 80016e4:	e172      	b.n	80019cc <__aeabi_dmul+0x46c>
 80016e6:	0001      	movs	r1, r0
 80016e8:	4643      	mov	r3, r8
 80016ea:	3908      	subs	r1, #8
 80016ec:	408b      	lsls	r3, r1
 80016ee:	4698      	mov	r8, r3
 80016f0:	231d      	movs	r3, #29
 80016f2:	1a9a      	subs	r2, r3, r2
 80016f4:	4653      	mov	r3, sl
 80016f6:	40d3      	lsrs	r3, r2
 80016f8:	001a      	movs	r2, r3
 80016fa:	4643      	mov	r3, r8
 80016fc:	4313      	orrs	r3, r2
 80016fe:	4652      	mov	r2, sl
 8001700:	408a      	lsls	r2, r1
 8001702:	4649      	mov	r1, r9
 8001704:	1a08      	subs	r0, r1, r0
 8001706:	4982      	ldr	r1, [pc, #520]	; (8001910 <__aeabi_dmul+0x3b0>)
 8001708:	4689      	mov	r9, r1
 800170a:	4481      	add	r9, r0
 800170c:	2000      	movs	r0, #0
 800170e:	e768      	b.n	80015e2 <__aeabi_dmul+0x82>
 8001710:	4b7b      	ldr	r3, [pc, #492]	; (8001900 <__aeabi_dmul+0x3a0>)
 8001712:	2700      	movs	r7, #0
 8001714:	2600      	movs	r6, #0
 8001716:	e78e      	b.n	8001636 <__aeabi_dmul+0xd6>
 8001718:	0c14      	lsrs	r4, r2, #16
 800171a:	0412      	lsls	r2, r2, #16
 800171c:	0c12      	lsrs	r2, r2, #16
 800171e:	0011      	movs	r1, r2
 8001720:	0c37      	lsrs	r7, r6, #16
 8001722:	0436      	lsls	r6, r6, #16
 8001724:	0c35      	lsrs	r5, r6, #16
 8001726:	4379      	muls	r1, r7
 8001728:	0028      	movs	r0, r5
 800172a:	468c      	mov	ip, r1
 800172c:	002e      	movs	r6, r5
 800172e:	4360      	muls	r0, r4
 8001730:	4460      	add	r0, ip
 8001732:	4683      	mov	fp, r0
 8001734:	4356      	muls	r6, r2
 8001736:	0021      	movs	r1, r4
 8001738:	0c30      	lsrs	r0, r6, #16
 800173a:	4680      	mov	r8, r0
 800173c:	4658      	mov	r0, fp
 800173e:	4379      	muls	r1, r7
 8001740:	4440      	add	r0, r8
 8001742:	9102      	str	r1, [sp, #8]
 8001744:	4584      	cmp	ip, r0
 8001746:	d906      	bls.n	8001756 <__aeabi_dmul+0x1f6>
 8001748:	4688      	mov	r8, r1
 800174a:	2180      	movs	r1, #128	; 0x80
 800174c:	0249      	lsls	r1, r1, #9
 800174e:	468c      	mov	ip, r1
 8001750:	44e0      	add	r8, ip
 8001752:	4641      	mov	r1, r8
 8001754:	9102      	str	r1, [sp, #8]
 8001756:	0436      	lsls	r6, r6, #16
 8001758:	0c01      	lsrs	r1, r0, #16
 800175a:	0c36      	lsrs	r6, r6, #16
 800175c:	0400      	lsls	r0, r0, #16
 800175e:	468b      	mov	fp, r1
 8001760:	1981      	adds	r1, r0, r6
 8001762:	0c1e      	lsrs	r6, r3, #16
 8001764:	041b      	lsls	r3, r3, #16
 8001766:	0c1b      	lsrs	r3, r3, #16
 8001768:	9103      	str	r1, [sp, #12]
 800176a:	0019      	movs	r1, r3
 800176c:	4379      	muls	r1, r7
 800176e:	468c      	mov	ip, r1
 8001770:	0028      	movs	r0, r5
 8001772:	4375      	muls	r5, r6
 8001774:	4465      	add	r5, ip
 8001776:	46a8      	mov	r8, r5
 8001778:	4358      	muls	r0, r3
 800177a:	0c05      	lsrs	r5, r0, #16
 800177c:	4445      	add	r5, r8
 800177e:	4377      	muls	r7, r6
 8001780:	42a9      	cmp	r1, r5
 8001782:	d903      	bls.n	800178c <__aeabi_dmul+0x22c>
 8001784:	2180      	movs	r1, #128	; 0x80
 8001786:	0249      	lsls	r1, r1, #9
 8001788:	468c      	mov	ip, r1
 800178a:	4467      	add	r7, ip
 800178c:	0c29      	lsrs	r1, r5, #16
 800178e:	468c      	mov	ip, r1
 8001790:	0039      	movs	r1, r7
 8001792:	0400      	lsls	r0, r0, #16
 8001794:	0c00      	lsrs	r0, r0, #16
 8001796:	042d      	lsls	r5, r5, #16
 8001798:	182d      	adds	r5, r5, r0
 800179a:	4461      	add	r1, ip
 800179c:	44ab      	add	fp, r5
 800179e:	9105      	str	r1, [sp, #20]
 80017a0:	4659      	mov	r1, fp
 80017a2:	9104      	str	r1, [sp, #16]
 80017a4:	9901      	ldr	r1, [sp, #4]
 80017a6:	040f      	lsls	r7, r1, #16
 80017a8:	0c3f      	lsrs	r7, r7, #16
 80017aa:	0c08      	lsrs	r0, r1, #16
 80017ac:	0039      	movs	r1, r7
 80017ae:	4351      	muls	r1, r2
 80017b0:	4342      	muls	r2, r0
 80017b2:	4690      	mov	r8, r2
 80017b4:	0002      	movs	r2, r0
 80017b6:	468c      	mov	ip, r1
 80017b8:	0c09      	lsrs	r1, r1, #16
 80017ba:	468b      	mov	fp, r1
 80017bc:	4362      	muls	r2, r4
 80017be:	437c      	muls	r4, r7
 80017c0:	4444      	add	r4, r8
 80017c2:	445c      	add	r4, fp
 80017c4:	45a0      	cmp	r8, r4
 80017c6:	d903      	bls.n	80017d0 <__aeabi_dmul+0x270>
 80017c8:	2180      	movs	r1, #128	; 0x80
 80017ca:	0249      	lsls	r1, r1, #9
 80017cc:	4688      	mov	r8, r1
 80017ce:	4442      	add	r2, r8
 80017d0:	0c21      	lsrs	r1, r4, #16
 80017d2:	4688      	mov	r8, r1
 80017d4:	4661      	mov	r1, ip
 80017d6:	0409      	lsls	r1, r1, #16
 80017d8:	0c09      	lsrs	r1, r1, #16
 80017da:	468c      	mov	ip, r1
 80017dc:	0039      	movs	r1, r7
 80017de:	4359      	muls	r1, r3
 80017e0:	4343      	muls	r3, r0
 80017e2:	4370      	muls	r0, r6
 80017e4:	437e      	muls	r6, r7
 80017e6:	0c0f      	lsrs	r7, r1, #16
 80017e8:	18f6      	adds	r6, r6, r3
 80017ea:	0424      	lsls	r4, r4, #16
 80017ec:	19be      	adds	r6, r7, r6
 80017ee:	4464      	add	r4, ip
 80017f0:	4442      	add	r2, r8
 80017f2:	468c      	mov	ip, r1
 80017f4:	42b3      	cmp	r3, r6
 80017f6:	d903      	bls.n	8001800 <__aeabi_dmul+0x2a0>
 80017f8:	2380      	movs	r3, #128	; 0x80
 80017fa:	025b      	lsls	r3, r3, #9
 80017fc:	4698      	mov	r8, r3
 80017fe:	4440      	add	r0, r8
 8001800:	9b02      	ldr	r3, [sp, #8]
 8001802:	4661      	mov	r1, ip
 8001804:	4698      	mov	r8, r3
 8001806:	9b04      	ldr	r3, [sp, #16]
 8001808:	0437      	lsls	r7, r6, #16
 800180a:	4443      	add	r3, r8
 800180c:	469b      	mov	fp, r3
 800180e:	45ab      	cmp	fp, r5
 8001810:	41ad      	sbcs	r5, r5
 8001812:	426b      	negs	r3, r5
 8001814:	040d      	lsls	r5, r1, #16
 8001816:	9905      	ldr	r1, [sp, #20]
 8001818:	0c2d      	lsrs	r5, r5, #16
 800181a:	468c      	mov	ip, r1
 800181c:	197f      	adds	r7, r7, r5
 800181e:	4467      	add	r7, ip
 8001820:	18fd      	adds	r5, r7, r3
 8001822:	46a8      	mov	r8, r5
 8001824:	465d      	mov	r5, fp
 8001826:	192d      	adds	r5, r5, r4
 8001828:	42a5      	cmp	r5, r4
 800182a:	41a4      	sbcs	r4, r4
 800182c:	4693      	mov	fp, r2
 800182e:	4264      	negs	r4, r4
 8001830:	46a4      	mov	ip, r4
 8001832:	44c3      	add	fp, r8
 8001834:	44dc      	add	ip, fp
 8001836:	428f      	cmp	r7, r1
 8001838:	41bf      	sbcs	r7, r7
 800183a:	4598      	cmp	r8, r3
 800183c:	419b      	sbcs	r3, r3
 800183e:	4593      	cmp	fp, r2
 8001840:	4192      	sbcs	r2, r2
 8001842:	45a4      	cmp	ip, r4
 8001844:	41a4      	sbcs	r4, r4
 8001846:	425b      	negs	r3, r3
 8001848:	427f      	negs	r7, r7
 800184a:	431f      	orrs	r7, r3
 800184c:	0c36      	lsrs	r6, r6, #16
 800184e:	4252      	negs	r2, r2
 8001850:	4264      	negs	r4, r4
 8001852:	19bf      	adds	r7, r7, r6
 8001854:	4322      	orrs	r2, r4
 8001856:	18bf      	adds	r7, r7, r2
 8001858:	4662      	mov	r2, ip
 800185a:	1838      	adds	r0, r7, r0
 800185c:	0243      	lsls	r3, r0, #9
 800185e:	0dd2      	lsrs	r2, r2, #23
 8001860:	9903      	ldr	r1, [sp, #12]
 8001862:	4313      	orrs	r3, r2
 8001864:	026a      	lsls	r2, r5, #9
 8001866:	430a      	orrs	r2, r1
 8001868:	1e50      	subs	r0, r2, #1
 800186a:	4182      	sbcs	r2, r0
 800186c:	4661      	mov	r1, ip
 800186e:	0ded      	lsrs	r5, r5, #23
 8001870:	432a      	orrs	r2, r5
 8001872:	024e      	lsls	r6, r1, #9
 8001874:	4332      	orrs	r2, r6
 8001876:	01d9      	lsls	r1, r3, #7
 8001878:	d400      	bmi.n	800187c <__aeabi_dmul+0x31c>
 800187a:	e0b3      	b.n	80019e4 <__aeabi_dmul+0x484>
 800187c:	2601      	movs	r6, #1
 800187e:	0850      	lsrs	r0, r2, #1
 8001880:	4032      	ands	r2, r6
 8001882:	4302      	orrs	r2, r0
 8001884:	07de      	lsls	r6, r3, #31
 8001886:	4332      	orrs	r2, r6
 8001888:	085b      	lsrs	r3, r3, #1
 800188a:	4c22      	ldr	r4, [pc, #136]	; (8001914 <__aeabi_dmul+0x3b4>)
 800188c:	4454      	add	r4, sl
 800188e:	2c00      	cmp	r4, #0
 8001890:	dd62      	ble.n	8001958 <__aeabi_dmul+0x3f8>
 8001892:	0751      	lsls	r1, r2, #29
 8001894:	d009      	beq.n	80018aa <__aeabi_dmul+0x34a>
 8001896:	200f      	movs	r0, #15
 8001898:	4010      	ands	r0, r2
 800189a:	2804      	cmp	r0, #4
 800189c:	d005      	beq.n	80018aa <__aeabi_dmul+0x34a>
 800189e:	1d10      	adds	r0, r2, #4
 80018a0:	4290      	cmp	r0, r2
 80018a2:	4192      	sbcs	r2, r2
 80018a4:	4252      	negs	r2, r2
 80018a6:	189b      	adds	r3, r3, r2
 80018a8:	0002      	movs	r2, r0
 80018aa:	01d9      	lsls	r1, r3, #7
 80018ac:	d504      	bpl.n	80018b8 <__aeabi_dmul+0x358>
 80018ae:	2480      	movs	r4, #128	; 0x80
 80018b0:	4819      	ldr	r0, [pc, #100]	; (8001918 <__aeabi_dmul+0x3b8>)
 80018b2:	00e4      	lsls	r4, r4, #3
 80018b4:	4003      	ands	r3, r0
 80018b6:	4454      	add	r4, sl
 80018b8:	4818      	ldr	r0, [pc, #96]	; (800191c <__aeabi_dmul+0x3bc>)
 80018ba:	4284      	cmp	r4, r0
 80018bc:	dd00      	ble.n	80018c0 <__aeabi_dmul+0x360>
 80018be:	e727      	b.n	8001710 <__aeabi_dmul+0x1b0>
 80018c0:	075e      	lsls	r6, r3, #29
 80018c2:	025b      	lsls	r3, r3, #9
 80018c4:	08d2      	lsrs	r2, r2, #3
 80018c6:	0b1f      	lsrs	r7, r3, #12
 80018c8:	0563      	lsls	r3, r4, #21
 80018ca:	4316      	orrs	r6, r2
 80018cc:	0d5b      	lsrs	r3, r3, #21
 80018ce:	e6b2      	b.n	8001636 <__aeabi_dmul+0xd6>
 80018d0:	2300      	movs	r3, #0
 80018d2:	4699      	mov	r9, r3
 80018d4:	3301      	adds	r3, #1
 80018d6:	2704      	movs	r7, #4
 80018d8:	2600      	movs	r6, #0
 80018da:	469b      	mov	fp, r3
 80018dc:	e664      	b.n	80015a8 <__aeabi_dmul+0x48>
 80018de:	2303      	movs	r3, #3
 80018e0:	9701      	str	r7, [sp, #4]
 80018e2:	4681      	mov	r9, r0
 80018e4:	270c      	movs	r7, #12
 80018e6:	469b      	mov	fp, r3
 80018e8:	e65e      	b.n	80015a8 <__aeabi_dmul+0x48>
 80018ea:	2201      	movs	r2, #1
 80018ec:	2001      	movs	r0, #1
 80018ee:	4317      	orrs	r7, r2
 80018f0:	2200      	movs	r2, #0
 80018f2:	e676      	b.n	80015e2 <__aeabi_dmul+0x82>
 80018f4:	2303      	movs	r3, #3
 80018f6:	2003      	movs	r0, #3
 80018f8:	431f      	orrs	r7, r3
 80018fa:	4643      	mov	r3, r8
 80018fc:	e671      	b.n	80015e2 <__aeabi_dmul+0x82>
 80018fe:	46c0      	nop			; (mov r8, r8)
 8001900:	000007ff 	.word	0x000007ff
 8001904:	fffffc01 	.word	0xfffffc01
 8001908:	08007f18 	.word	0x08007f18
 800190c:	800fffff 	.word	0x800fffff
 8001910:	fffffc0d 	.word	0xfffffc0d
 8001914:	000003ff 	.word	0x000003ff
 8001918:	feffffff 	.word	0xfeffffff
 800191c:	000007fe 	.word	0x000007fe
 8001920:	2300      	movs	r3, #0
 8001922:	2780      	movs	r7, #128	; 0x80
 8001924:	9300      	str	r3, [sp, #0]
 8001926:	033f      	lsls	r7, r7, #12
 8001928:	2600      	movs	r6, #0
 800192a:	4b43      	ldr	r3, [pc, #268]	; (8001a38 <__aeabi_dmul+0x4d8>)
 800192c:	e683      	b.n	8001636 <__aeabi_dmul+0xd6>
 800192e:	9b01      	ldr	r3, [sp, #4]
 8001930:	0032      	movs	r2, r6
 8001932:	46a4      	mov	ip, r4
 8001934:	4658      	mov	r0, fp
 8001936:	e670      	b.n	800161a <__aeabi_dmul+0xba>
 8001938:	46ac      	mov	ip, r5
 800193a:	e66e      	b.n	800161a <__aeabi_dmul+0xba>
 800193c:	2780      	movs	r7, #128	; 0x80
 800193e:	9901      	ldr	r1, [sp, #4]
 8001940:	033f      	lsls	r7, r7, #12
 8001942:	4239      	tst	r1, r7
 8001944:	d02d      	beq.n	80019a2 <__aeabi_dmul+0x442>
 8001946:	423b      	tst	r3, r7
 8001948:	d12b      	bne.n	80019a2 <__aeabi_dmul+0x442>
 800194a:	431f      	orrs	r7, r3
 800194c:	033f      	lsls	r7, r7, #12
 800194e:	0b3f      	lsrs	r7, r7, #12
 8001950:	9500      	str	r5, [sp, #0]
 8001952:	0016      	movs	r6, r2
 8001954:	4b38      	ldr	r3, [pc, #224]	; (8001a38 <__aeabi_dmul+0x4d8>)
 8001956:	e66e      	b.n	8001636 <__aeabi_dmul+0xd6>
 8001958:	2501      	movs	r5, #1
 800195a:	1b2d      	subs	r5, r5, r4
 800195c:	2d38      	cmp	r5, #56	; 0x38
 800195e:	dd00      	ble.n	8001962 <__aeabi_dmul+0x402>
 8001960:	e666      	b.n	8001630 <__aeabi_dmul+0xd0>
 8001962:	2d1f      	cmp	r5, #31
 8001964:	dc40      	bgt.n	80019e8 <__aeabi_dmul+0x488>
 8001966:	4835      	ldr	r0, [pc, #212]	; (8001a3c <__aeabi_dmul+0x4dc>)
 8001968:	001c      	movs	r4, r3
 800196a:	4450      	add	r0, sl
 800196c:	0016      	movs	r6, r2
 800196e:	4082      	lsls	r2, r0
 8001970:	4084      	lsls	r4, r0
 8001972:	40ee      	lsrs	r6, r5
 8001974:	1e50      	subs	r0, r2, #1
 8001976:	4182      	sbcs	r2, r0
 8001978:	4334      	orrs	r4, r6
 800197a:	4314      	orrs	r4, r2
 800197c:	40eb      	lsrs	r3, r5
 800197e:	0762      	lsls	r2, r4, #29
 8001980:	d009      	beq.n	8001996 <__aeabi_dmul+0x436>
 8001982:	220f      	movs	r2, #15
 8001984:	4022      	ands	r2, r4
 8001986:	2a04      	cmp	r2, #4
 8001988:	d005      	beq.n	8001996 <__aeabi_dmul+0x436>
 800198a:	0022      	movs	r2, r4
 800198c:	1d14      	adds	r4, r2, #4
 800198e:	4294      	cmp	r4, r2
 8001990:	4180      	sbcs	r0, r0
 8001992:	4240      	negs	r0, r0
 8001994:	181b      	adds	r3, r3, r0
 8001996:	021a      	lsls	r2, r3, #8
 8001998:	d53e      	bpl.n	8001a18 <__aeabi_dmul+0x4b8>
 800199a:	2301      	movs	r3, #1
 800199c:	2700      	movs	r7, #0
 800199e:	2600      	movs	r6, #0
 80019a0:	e649      	b.n	8001636 <__aeabi_dmul+0xd6>
 80019a2:	2780      	movs	r7, #128	; 0x80
 80019a4:	9b01      	ldr	r3, [sp, #4]
 80019a6:	033f      	lsls	r7, r7, #12
 80019a8:	431f      	orrs	r7, r3
 80019aa:	033f      	lsls	r7, r7, #12
 80019ac:	0b3f      	lsrs	r7, r7, #12
 80019ae:	9400      	str	r4, [sp, #0]
 80019b0:	4b21      	ldr	r3, [pc, #132]	; (8001a38 <__aeabi_dmul+0x4d8>)
 80019b2:	e640      	b.n	8001636 <__aeabi_dmul+0xd6>
 80019b4:	0003      	movs	r3, r0
 80019b6:	465a      	mov	r2, fp
 80019b8:	3b28      	subs	r3, #40	; 0x28
 80019ba:	409a      	lsls	r2, r3
 80019bc:	2600      	movs	r6, #0
 80019be:	9201      	str	r2, [sp, #4]
 80019c0:	e66d      	b.n	800169e <__aeabi_dmul+0x13e>
 80019c2:	4658      	mov	r0, fp
 80019c4:	f000 fd1a 	bl	80023fc <__clzsi2>
 80019c8:	3020      	adds	r0, #32
 80019ca:	e657      	b.n	800167c <__aeabi_dmul+0x11c>
 80019cc:	0003      	movs	r3, r0
 80019ce:	4652      	mov	r2, sl
 80019d0:	3b28      	subs	r3, #40	; 0x28
 80019d2:	409a      	lsls	r2, r3
 80019d4:	0013      	movs	r3, r2
 80019d6:	2200      	movs	r2, #0
 80019d8:	e693      	b.n	8001702 <__aeabi_dmul+0x1a2>
 80019da:	4650      	mov	r0, sl
 80019dc:	f000 fd0e 	bl	80023fc <__clzsi2>
 80019e0:	3020      	adds	r0, #32
 80019e2:	e67b      	b.n	80016dc <__aeabi_dmul+0x17c>
 80019e4:	46ca      	mov	sl, r9
 80019e6:	e750      	b.n	800188a <__aeabi_dmul+0x32a>
 80019e8:	201f      	movs	r0, #31
 80019ea:	001e      	movs	r6, r3
 80019ec:	4240      	negs	r0, r0
 80019ee:	1b04      	subs	r4, r0, r4
 80019f0:	40e6      	lsrs	r6, r4
 80019f2:	2d20      	cmp	r5, #32
 80019f4:	d003      	beq.n	80019fe <__aeabi_dmul+0x49e>
 80019f6:	4c12      	ldr	r4, [pc, #72]	; (8001a40 <__aeabi_dmul+0x4e0>)
 80019f8:	4454      	add	r4, sl
 80019fa:	40a3      	lsls	r3, r4
 80019fc:	431a      	orrs	r2, r3
 80019fe:	1e50      	subs	r0, r2, #1
 8001a00:	4182      	sbcs	r2, r0
 8001a02:	4332      	orrs	r2, r6
 8001a04:	2607      	movs	r6, #7
 8001a06:	2700      	movs	r7, #0
 8001a08:	4016      	ands	r6, r2
 8001a0a:	d009      	beq.n	8001a20 <__aeabi_dmul+0x4c0>
 8001a0c:	200f      	movs	r0, #15
 8001a0e:	2300      	movs	r3, #0
 8001a10:	4010      	ands	r0, r2
 8001a12:	0014      	movs	r4, r2
 8001a14:	2804      	cmp	r0, #4
 8001a16:	d1b9      	bne.n	800198c <__aeabi_dmul+0x42c>
 8001a18:	0022      	movs	r2, r4
 8001a1a:	075e      	lsls	r6, r3, #29
 8001a1c:	025b      	lsls	r3, r3, #9
 8001a1e:	0b1f      	lsrs	r7, r3, #12
 8001a20:	08d2      	lsrs	r2, r2, #3
 8001a22:	4316      	orrs	r6, r2
 8001a24:	2300      	movs	r3, #0
 8001a26:	e606      	b.n	8001636 <__aeabi_dmul+0xd6>
 8001a28:	2780      	movs	r7, #128	; 0x80
 8001a2a:	033f      	lsls	r7, r7, #12
 8001a2c:	431f      	orrs	r7, r3
 8001a2e:	033f      	lsls	r7, r7, #12
 8001a30:	0b3f      	lsrs	r7, r7, #12
 8001a32:	0016      	movs	r6, r2
 8001a34:	4b00      	ldr	r3, [pc, #0]	; (8001a38 <__aeabi_dmul+0x4d8>)
 8001a36:	e5fe      	b.n	8001636 <__aeabi_dmul+0xd6>
 8001a38:	000007ff 	.word	0x000007ff
 8001a3c:	0000041e 	.word	0x0000041e
 8001a40:	0000043e 	.word	0x0000043e

08001a44 <__aeabi_dsub>:
 8001a44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001a46:	4657      	mov	r7, sl
 8001a48:	464e      	mov	r6, r9
 8001a4a:	4645      	mov	r5, r8
 8001a4c:	46de      	mov	lr, fp
 8001a4e:	000c      	movs	r4, r1
 8001a50:	0309      	lsls	r1, r1, #12
 8001a52:	b5e0      	push	{r5, r6, r7, lr}
 8001a54:	0a49      	lsrs	r1, r1, #9
 8001a56:	0f46      	lsrs	r6, r0, #29
 8001a58:	005f      	lsls	r7, r3, #1
 8001a5a:	4331      	orrs	r1, r6
 8001a5c:	031e      	lsls	r6, r3, #12
 8001a5e:	0fdb      	lsrs	r3, r3, #31
 8001a60:	0a76      	lsrs	r6, r6, #9
 8001a62:	469b      	mov	fp, r3
 8001a64:	0f53      	lsrs	r3, r2, #29
 8001a66:	4333      	orrs	r3, r6
 8001a68:	4ec8      	ldr	r6, [pc, #800]	; (8001d8c <__aeabi_dsub+0x348>)
 8001a6a:	0065      	lsls	r5, r4, #1
 8001a6c:	00c0      	lsls	r0, r0, #3
 8001a6e:	0fe4      	lsrs	r4, r4, #31
 8001a70:	00d2      	lsls	r2, r2, #3
 8001a72:	0d6d      	lsrs	r5, r5, #21
 8001a74:	46a2      	mov	sl, r4
 8001a76:	4681      	mov	r9, r0
 8001a78:	0d7f      	lsrs	r7, r7, #21
 8001a7a:	469c      	mov	ip, r3
 8001a7c:	4690      	mov	r8, r2
 8001a7e:	42b7      	cmp	r7, r6
 8001a80:	d100      	bne.n	8001a84 <__aeabi_dsub+0x40>
 8001a82:	e0b9      	b.n	8001bf8 <__aeabi_dsub+0x1b4>
 8001a84:	465b      	mov	r3, fp
 8001a86:	2601      	movs	r6, #1
 8001a88:	4073      	eors	r3, r6
 8001a8a:	469b      	mov	fp, r3
 8001a8c:	1bee      	subs	r6, r5, r7
 8001a8e:	45a3      	cmp	fp, r4
 8001a90:	d100      	bne.n	8001a94 <__aeabi_dsub+0x50>
 8001a92:	e083      	b.n	8001b9c <__aeabi_dsub+0x158>
 8001a94:	2e00      	cmp	r6, #0
 8001a96:	dd63      	ble.n	8001b60 <__aeabi_dsub+0x11c>
 8001a98:	2f00      	cmp	r7, #0
 8001a9a:	d000      	beq.n	8001a9e <__aeabi_dsub+0x5a>
 8001a9c:	e0b1      	b.n	8001c02 <__aeabi_dsub+0x1be>
 8001a9e:	4663      	mov	r3, ip
 8001aa0:	4313      	orrs	r3, r2
 8001aa2:	d100      	bne.n	8001aa6 <__aeabi_dsub+0x62>
 8001aa4:	e123      	b.n	8001cee <__aeabi_dsub+0x2aa>
 8001aa6:	1e73      	subs	r3, r6, #1
 8001aa8:	2b00      	cmp	r3, #0
 8001aaa:	d000      	beq.n	8001aae <__aeabi_dsub+0x6a>
 8001aac:	e1ba      	b.n	8001e24 <__aeabi_dsub+0x3e0>
 8001aae:	1a86      	subs	r6, r0, r2
 8001ab0:	4663      	mov	r3, ip
 8001ab2:	42b0      	cmp	r0, r6
 8001ab4:	4180      	sbcs	r0, r0
 8001ab6:	2501      	movs	r5, #1
 8001ab8:	1ac9      	subs	r1, r1, r3
 8001aba:	4240      	negs	r0, r0
 8001abc:	1a09      	subs	r1, r1, r0
 8001abe:	020b      	lsls	r3, r1, #8
 8001ac0:	d400      	bmi.n	8001ac4 <__aeabi_dsub+0x80>
 8001ac2:	e147      	b.n	8001d54 <__aeabi_dsub+0x310>
 8001ac4:	0249      	lsls	r1, r1, #9
 8001ac6:	0a4b      	lsrs	r3, r1, #9
 8001ac8:	4698      	mov	r8, r3
 8001aca:	4643      	mov	r3, r8
 8001acc:	2b00      	cmp	r3, #0
 8001ace:	d100      	bne.n	8001ad2 <__aeabi_dsub+0x8e>
 8001ad0:	e189      	b.n	8001de6 <__aeabi_dsub+0x3a2>
 8001ad2:	4640      	mov	r0, r8
 8001ad4:	f000 fc92 	bl	80023fc <__clzsi2>
 8001ad8:	0003      	movs	r3, r0
 8001ada:	3b08      	subs	r3, #8
 8001adc:	2b1f      	cmp	r3, #31
 8001ade:	dd00      	ble.n	8001ae2 <__aeabi_dsub+0x9e>
 8001ae0:	e17c      	b.n	8001ddc <__aeabi_dsub+0x398>
 8001ae2:	2220      	movs	r2, #32
 8001ae4:	0030      	movs	r0, r6
 8001ae6:	1ad2      	subs	r2, r2, r3
 8001ae8:	4641      	mov	r1, r8
 8001aea:	40d0      	lsrs	r0, r2
 8001aec:	4099      	lsls	r1, r3
 8001aee:	0002      	movs	r2, r0
 8001af0:	409e      	lsls	r6, r3
 8001af2:	430a      	orrs	r2, r1
 8001af4:	429d      	cmp	r5, r3
 8001af6:	dd00      	ble.n	8001afa <__aeabi_dsub+0xb6>
 8001af8:	e16a      	b.n	8001dd0 <__aeabi_dsub+0x38c>
 8001afa:	1b5d      	subs	r5, r3, r5
 8001afc:	1c6b      	adds	r3, r5, #1
 8001afe:	2b1f      	cmp	r3, #31
 8001b00:	dd00      	ble.n	8001b04 <__aeabi_dsub+0xc0>
 8001b02:	e194      	b.n	8001e2e <__aeabi_dsub+0x3ea>
 8001b04:	2120      	movs	r1, #32
 8001b06:	0010      	movs	r0, r2
 8001b08:	0035      	movs	r5, r6
 8001b0a:	1ac9      	subs	r1, r1, r3
 8001b0c:	408e      	lsls	r6, r1
 8001b0e:	40da      	lsrs	r2, r3
 8001b10:	4088      	lsls	r0, r1
 8001b12:	40dd      	lsrs	r5, r3
 8001b14:	1e71      	subs	r1, r6, #1
 8001b16:	418e      	sbcs	r6, r1
 8001b18:	0011      	movs	r1, r2
 8001b1a:	2207      	movs	r2, #7
 8001b1c:	4328      	orrs	r0, r5
 8001b1e:	2500      	movs	r5, #0
 8001b20:	4306      	orrs	r6, r0
 8001b22:	4032      	ands	r2, r6
 8001b24:	2a00      	cmp	r2, #0
 8001b26:	d009      	beq.n	8001b3c <__aeabi_dsub+0xf8>
 8001b28:	230f      	movs	r3, #15
 8001b2a:	4033      	ands	r3, r6
 8001b2c:	2b04      	cmp	r3, #4
 8001b2e:	d005      	beq.n	8001b3c <__aeabi_dsub+0xf8>
 8001b30:	1d33      	adds	r3, r6, #4
 8001b32:	42b3      	cmp	r3, r6
 8001b34:	41b6      	sbcs	r6, r6
 8001b36:	4276      	negs	r6, r6
 8001b38:	1989      	adds	r1, r1, r6
 8001b3a:	001e      	movs	r6, r3
 8001b3c:	020b      	lsls	r3, r1, #8
 8001b3e:	d400      	bmi.n	8001b42 <__aeabi_dsub+0xfe>
 8001b40:	e23d      	b.n	8001fbe <__aeabi_dsub+0x57a>
 8001b42:	1c6a      	adds	r2, r5, #1
 8001b44:	4b91      	ldr	r3, [pc, #580]	; (8001d8c <__aeabi_dsub+0x348>)
 8001b46:	0555      	lsls	r5, r2, #21
 8001b48:	0d6d      	lsrs	r5, r5, #21
 8001b4a:	429a      	cmp	r2, r3
 8001b4c:	d100      	bne.n	8001b50 <__aeabi_dsub+0x10c>
 8001b4e:	e119      	b.n	8001d84 <__aeabi_dsub+0x340>
 8001b50:	4a8f      	ldr	r2, [pc, #572]	; (8001d90 <__aeabi_dsub+0x34c>)
 8001b52:	08f6      	lsrs	r6, r6, #3
 8001b54:	400a      	ands	r2, r1
 8001b56:	0757      	lsls	r7, r2, #29
 8001b58:	0252      	lsls	r2, r2, #9
 8001b5a:	4337      	orrs	r7, r6
 8001b5c:	0b12      	lsrs	r2, r2, #12
 8001b5e:	e09b      	b.n	8001c98 <__aeabi_dsub+0x254>
 8001b60:	2e00      	cmp	r6, #0
 8001b62:	d000      	beq.n	8001b66 <__aeabi_dsub+0x122>
 8001b64:	e0c5      	b.n	8001cf2 <__aeabi_dsub+0x2ae>
 8001b66:	1c6e      	adds	r6, r5, #1
 8001b68:	0576      	lsls	r6, r6, #21
 8001b6a:	0d76      	lsrs	r6, r6, #21
 8001b6c:	2e01      	cmp	r6, #1
 8001b6e:	dc00      	bgt.n	8001b72 <__aeabi_dsub+0x12e>
 8001b70:	e148      	b.n	8001e04 <__aeabi_dsub+0x3c0>
 8001b72:	4667      	mov	r7, ip
 8001b74:	1a86      	subs	r6, r0, r2
 8001b76:	1bcb      	subs	r3, r1, r7
 8001b78:	42b0      	cmp	r0, r6
 8001b7a:	41bf      	sbcs	r7, r7
 8001b7c:	427f      	negs	r7, r7
 8001b7e:	46b8      	mov	r8, r7
 8001b80:	001f      	movs	r7, r3
 8001b82:	4643      	mov	r3, r8
 8001b84:	1aff      	subs	r7, r7, r3
 8001b86:	003b      	movs	r3, r7
 8001b88:	46b8      	mov	r8, r7
 8001b8a:	021b      	lsls	r3, r3, #8
 8001b8c:	d500      	bpl.n	8001b90 <__aeabi_dsub+0x14c>
 8001b8e:	e15f      	b.n	8001e50 <__aeabi_dsub+0x40c>
 8001b90:	4337      	orrs	r7, r6
 8001b92:	d19a      	bne.n	8001aca <__aeabi_dsub+0x86>
 8001b94:	2200      	movs	r2, #0
 8001b96:	2400      	movs	r4, #0
 8001b98:	2500      	movs	r5, #0
 8001b9a:	e079      	b.n	8001c90 <__aeabi_dsub+0x24c>
 8001b9c:	2e00      	cmp	r6, #0
 8001b9e:	dc00      	bgt.n	8001ba2 <__aeabi_dsub+0x15e>
 8001ba0:	e0fa      	b.n	8001d98 <__aeabi_dsub+0x354>
 8001ba2:	2f00      	cmp	r7, #0
 8001ba4:	d100      	bne.n	8001ba8 <__aeabi_dsub+0x164>
 8001ba6:	e08d      	b.n	8001cc4 <__aeabi_dsub+0x280>
 8001ba8:	4b78      	ldr	r3, [pc, #480]	; (8001d8c <__aeabi_dsub+0x348>)
 8001baa:	429d      	cmp	r5, r3
 8001bac:	d067      	beq.n	8001c7e <__aeabi_dsub+0x23a>
 8001bae:	2380      	movs	r3, #128	; 0x80
 8001bb0:	4667      	mov	r7, ip
 8001bb2:	041b      	lsls	r3, r3, #16
 8001bb4:	431f      	orrs	r7, r3
 8001bb6:	46bc      	mov	ip, r7
 8001bb8:	2e38      	cmp	r6, #56	; 0x38
 8001bba:	dc00      	bgt.n	8001bbe <__aeabi_dsub+0x17a>
 8001bbc:	e152      	b.n	8001e64 <__aeabi_dsub+0x420>
 8001bbe:	4663      	mov	r3, ip
 8001bc0:	4313      	orrs	r3, r2
 8001bc2:	1e5a      	subs	r2, r3, #1
 8001bc4:	4193      	sbcs	r3, r2
 8001bc6:	181e      	adds	r6, r3, r0
 8001bc8:	4286      	cmp	r6, r0
 8001bca:	4180      	sbcs	r0, r0
 8001bcc:	4240      	negs	r0, r0
 8001bce:	1809      	adds	r1, r1, r0
 8001bd0:	020b      	lsls	r3, r1, #8
 8001bd2:	d400      	bmi.n	8001bd6 <__aeabi_dsub+0x192>
 8001bd4:	e0be      	b.n	8001d54 <__aeabi_dsub+0x310>
 8001bd6:	4b6d      	ldr	r3, [pc, #436]	; (8001d8c <__aeabi_dsub+0x348>)
 8001bd8:	3501      	adds	r5, #1
 8001bda:	429d      	cmp	r5, r3
 8001bdc:	d100      	bne.n	8001be0 <__aeabi_dsub+0x19c>
 8001bde:	e0d2      	b.n	8001d86 <__aeabi_dsub+0x342>
 8001be0:	4a6b      	ldr	r2, [pc, #428]	; (8001d90 <__aeabi_dsub+0x34c>)
 8001be2:	0873      	lsrs	r3, r6, #1
 8001be4:	400a      	ands	r2, r1
 8001be6:	2101      	movs	r1, #1
 8001be8:	400e      	ands	r6, r1
 8001bea:	431e      	orrs	r6, r3
 8001bec:	0851      	lsrs	r1, r2, #1
 8001bee:	07d3      	lsls	r3, r2, #31
 8001bf0:	2207      	movs	r2, #7
 8001bf2:	431e      	orrs	r6, r3
 8001bf4:	4032      	ands	r2, r6
 8001bf6:	e795      	b.n	8001b24 <__aeabi_dsub+0xe0>
 8001bf8:	001e      	movs	r6, r3
 8001bfa:	4316      	orrs	r6, r2
 8001bfc:	d000      	beq.n	8001c00 <__aeabi_dsub+0x1bc>
 8001bfe:	e745      	b.n	8001a8c <__aeabi_dsub+0x48>
 8001c00:	e740      	b.n	8001a84 <__aeabi_dsub+0x40>
 8001c02:	4b62      	ldr	r3, [pc, #392]	; (8001d8c <__aeabi_dsub+0x348>)
 8001c04:	429d      	cmp	r5, r3
 8001c06:	d03a      	beq.n	8001c7e <__aeabi_dsub+0x23a>
 8001c08:	2380      	movs	r3, #128	; 0x80
 8001c0a:	4667      	mov	r7, ip
 8001c0c:	041b      	lsls	r3, r3, #16
 8001c0e:	431f      	orrs	r7, r3
 8001c10:	46bc      	mov	ip, r7
 8001c12:	2e38      	cmp	r6, #56	; 0x38
 8001c14:	dd00      	ble.n	8001c18 <__aeabi_dsub+0x1d4>
 8001c16:	e0eb      	b.n	8001df0 <__aeabi_dsub+0x3ac>
 8001c18:	2e1f      	cmp	r6, #31
 8001c1a:	dc00      	bgt.n	8001c1e <__aeabi_dsub+0x1da>
 8001c1c:	e13a      	b.n	8001e94 <__aeabi_dsub+0x450>
 8001c1e:	0033      	movs	r3, r6
 8001c20:	4667      	mov	r7, ip
 8001c22:	3b20      	subs	r3, #32
 8001c24:	40df      	lsrs	r7, r3
 8001c26:	003b      	movs	r3, r7
 8001c28:	2e20      	cmp	r6, #32
 8001c2a:	d005      	beq.n	8001c38 <__aeabi_dsub+0x1f4>
 8001c2c:	2740      	movs	r7, #64	; 0x40
 8001c2e:	1bbf      	subs	r7, r7, r6
 8001c30:	4666      	mov	r6, ip
 8001c32:	40be      	lsls	r6, r7
 8001c34:	4332      	orrs	r2, r6
 8001c36:	4690      	mov	r8, r2
 8001c38:	4646      	mov	r6, r8
 8001c3a:	1e72      	subs	r2, r6, #1
 8001c3c:	4196      	sbcs	r6, r2
 8001c3e:	4333      	orrs	r3, r6
 8001c40:	e0da      	b.n	8001df8 <__aeabi_dsub+0x3b4>
 8001c42:	2b00      	cmp	r3, #0
 8001c44:	d100      	bne.n	8001c48 <__aeabi_dsub+0x204>
 8001c46:	e214      	b.n	8002072 <__aeabi_dsub+0x62e>
 8001c48:	4663      	mov	r3, ip
 8001c4a:	4313      	orrs	r3, r2
 8001c4c:	d100      	bne.n	8001c50 <__aeabi_dsub+0x20c>
 8001c4e:	e168      	b.n	8001f22 <__aeabi_dsub+0x4de>
 8001c50:	2380      	movs	r3, #128	; 0x80
 8001c52:	074e      	lsls	r6, r1, #29
 8001c54:	08c0      	lsrs	r0, r0, #3
 8001c56:	08c9      	lsrs	r1, r1, #3
 8001c58:	031b      	lsls	r3, r3, #12
 8001c5a:	4306      	orrs	r6, r0
 8001c5c:	4219      	tst	r1, r3
 8001c5e:	d008      	beq.n	8001c72 <__aeabi_dsub+0x22e>
 8001c60:	4660      	mov	r0, ip
 8001c62:	08c0      	lsrs	r0, r0, #3
 8001c64:	4218      	tst	r0, r3
 8001c66:	d104      	bne.n	8001c72 <__aeabi_dsub+0x22e>
 8001c68:	4663      	mov	r3, ip
 8001c6a:	0001      	movs	r1, r0
 8001c6c:	08d2      	lsrs	r2, r2, #3
 8001c6e:	075e      	lsls	r6, r3, #29
 8001c70:	4316      	orrs	r6, r2
 8001c72:	00f3      	lsls	r3, r6, #3
 8001c74:	4699      	mov	r9, r3
 8001c76:	00c9      	lsls	r1, r1, #3
 8001c78:	0f72      	lsrs	r2, r6, #29
 8001c7a:	4d44      	ldr	r5, [pc, #272]	; (8001d8c <__aeabi_dsub+0x348>)
 8001c7c:	4311      	orrs	r1, r2
 8001c7e:	464b      	mov	r3, r9
 8001c80:	08de      	lsrs	r6, r3, #3
 8001c82:	4b42      	ldr	r3, [pc, #264]	; (8001d8c <__aeabi_dsub+0x348>)
 8001c84:	074f      	lsls	r7, r1, #29
 8001c86:	4337      	orrs	r7, r6
 8001c88:	08ca      	lsrs	r2, r1, #3
 8001c8a:	429d      	cmp	r5, r3
 8001c8c:	d100      	bne.n	8001c90 <__aeabi_dsub+0x24c>
 8001c8e:	e06e      	b.n	8001d6e <__aeabi_dsub+0x32a>
 8001c90:	0312      	lsls	r2, r2, #12
 8001c92:	056d      	lsls	r5, r5, #21
 8001c94:	0b12      	lsrs	r2, r2, #12
 8001c96:	0d6d      	lsrs	r5, r5, #21
 8001c98:	2100      	movs	r1, #0
 8001c9a:	0312      	lsls	r2, r2, #12
 8001c9c:	0b13      	lsrs	r3, r2, #12
 8001c9e:	0d0a      	lsrs	r2, r1, #20
 8001ca0:	0512      	lsls	r2, r2, #20
 8001ca2:	431a      	orrs	r2, r3
 8001ca4:	4b3b      	ldr	r3, [pc, #236]	; (8001d94 <__aeabi_dsub+0x350>)
 8001ca6:	052d      	lsls	r5, r5, #20
 8001ca8:	4013      	ands	r3, r2
 8001caa:	432b      	orrs	r3, r5
 8001cac:	005b      	lsls	r3, r3, #1
 8001cae:	07e4      	lsls	r4, r4, #31
 8001cb0:	085b      	lsrs	r3, r3, #1
 8001cb2:	4323      	orrs	r3, r4
 8001cb4:	0038      	movs	r0, r7
 8001cb6:	0019      	movs	r1, r3
 8001cb8:	bc3c      	pop	{r2, r3, r4, r5}
 8001cba:	4690      	mov	r8, r2
 8001cbc:	4699      	mov	r9, r3
 8001cbe:	46a2      	mov	sl, r4
 8001cc0:	46ab      	mov	fp, r5
 8001cc2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001cc4:	4663      	mov	r3, ip
 8001cc6:	4313      	orrs	r3, r2
 8001cc8:	d011      	beq.n	8001cee <__aeabi_dsub+0x2aa>
 8001cca:	1e73      	subs	r3, r6, #1
 8001ccc:	2b00      	cmp	r3, #0
 8001cce:	d000      	beq.n	8001cd2 <__aeabi_dsub+0x28e>
 8001cd0:	e107      	b.n	8001ee2 <__aeabi_dsub+0x49e>
 8001cd2:	1886      	adds	r6, r0, r2
 8001cd4:	4286      	cmp	r6, r0
 8001cd6:	4180      	sbcs	r0, r0
 8001cd8:	4461      	add	r1, ip
 8001cda:	4240      	negs	r0, r0
 8001cdc:	1809      	adds	r1, r1, r0
 8001cde:	2501      	movs	r5, #1
 8001ce0:	020b      	lsls	r3, r1, #8
 8001ce2:	d537      	bpl.n	8001d54 <__aeabi_dsub+0x310>
 8001ce4:	2502      	movs	r5, #2
 8001ce6:	e77b      	b.n	8001be0 <__aeabi_dsub+0x19c>
 8001ce8:	003e      	movs	r6, r7
 8001cea:	4661      	mov	r1, ip
 8001cec:	4691      	mov	r9, r2
 8001cee:	0035      	movs	r5, r6
 8001cf0:	e7c5      	b.n	8001c7e <__aeabi_dsub+0x23a>
 8001cf2:	465c      	mov	r4, fp
 8001cf4:	2d00      	cmp	r5, #0
 8001cf6:	d000      	beq.n	8001cfa <__aeabi_dsub+0x2b6>
 8001cf8:	e0e1      	b.n	8001ebe <__aeabi_dsub+0x47a>
 8001cfa:	000b      	movs	r3, r1
 8001cfc:	4303      	orrs	r3, r0
 8001cfe:	d0f3      	beq.n	8001ce8 <__aeabi_dsub+0x2a4>
 8001d00:	1c73      	adds	r3, r6, #1
 8001d02:	d100      	bne.n	8001d06 <__aeabi_dsub+0x2c2>
 8001d04:	e1ac      	b.n	8002060 <__aeabi_dsub+0x61c>
 8001d06:	4b21      	ldr	r3, [pc, #132]	; (8001d8c <__aeabi_dsub+0x348>)
 8001d08:	429f      	cmp	r7, r3
 8001d0a:	d100      	bne.n	8001d0e <__aeabi_dsub+0x2ca>
 8001d0c:	e13a      	b.n	8001f84 <__aeabi_dsub+0x540>
 8001d0e:	43f3      	mvns	r3, r6
 8001d10:	2b38      	cmp	r3, #56	; 0x38
 8001d12:	dd00      	ble.n	8001d16 <__aeabi_dsub+0x2d2>
 8001d14:	e16f      	b.n	8001ff6 <__aeabi_dsub+0x5b2>
 8001d16:	2b1f      	cmp	r3, #31
 8001d18:	dd00      	ble.n	8001d1c <__aeabi_dsub+0x2d8>
 8001d1a:	e18c      	b.n	8002036 <__aeabi_dsub+0x5f2>
 8001d1c:	2520      	movs	r5, #32
 8001d1e:	000e      	movs	r6, r1
 8001d20:	1aed      	subs	r5, r5, r3
 8001d22:	40ae      	lsls	r6, r5
 8001d24:	46b0      	mov	r8, r6
 8001d26:	0006      	movs	r6, r0
 8001d28:	46aa      	mov	sl, r5
 8001d2a:	40de      	lsrs	r6, r3
 8001d2c:	4645      	mov	r5, r8
 8001d2e:	4335      	orrs	r5, r6
 8001d30:	002e      	movs	r6, r5
 8001d32:	4655      	mov	r5, sl
 8001d34:	40d9      	lsrs	r1, r3
 8001d36:	40a8      	lsls	r0, r5
 8001d38:	4663      	mov	r3, ip
 8001d3a:	1e45      	subs	r5, r0, #1
 8001d3c:	41a8      	sbcs	r0, r5
 8001d3e:	1a5b      	subs	r3, r3, r1
 8001d40:	469c      	mov	ip, r3
 8001d42:	4330      	orrs	r0, r6
 8001d44:	1a16      	subs	r6, r2, r0
 8001d46:	42b2      	cmp	r2, r6
 8001d48:	4192      	sbcs	r2, r2
 8001d4a:	4663      	mov	r3, ip
 8001d4c:	4252      	negs	r2, r2
 8001d4e:	1a99      	subs	r1, r3, r2
 8001d50:	003d      	movs	r5, r7
 8001d52:	e6b4      	b.n	8001abe <__aeabi_dsub+0x7a>
 8001d54:	2207      	movs	r2, #7
 8001d56:	4032      	ands	r2, r6
 8001d58:	2a00      	cmp	r2, #0
 8001d5a:	d000      	beq.n	8001d5e <__aeabi_dsub+0x31a>
 8001d5c:	e6e4      	b.n	8001b28 <__aeabi_dsub+0xe4>
 8001d5e:	4b0b      	ldr	r3, [pc, #44]	; (8001d8c <__aeabi_dsub+0x348>)
 8001d60:	08f6      	lsrs	r6, r6, #3
 8001d62:	074f      	lsls	r7, r1, #29
 8001d64:	4337      	orrs	r7, r6
 8001d66:	08ca      	lsrs	r2, r1, #3
 8001d68:	429d      	cmp	r5, r3
 8001d6a:	d000      	beq.n	8001d6e <__aeabi_dsub+0x32a>
 8001d6c:	e790      	b.n	8001c90 <__aeabi_dsub+0x24c>
 8001d6e:	003b      	movs	r3, r7
 8001d70:	4313      	orrs	r3, r2
 8001d72:	d100      	bne.n	8001d76 <__aeabi_dsub+0x332>
 8001d74:	e1a6      	b.n	80020c4 <__aeabi_dsub+0x680>
 8001d76:	2380      	movs	r3, #128	; 0x80
 8001d78:	031b      	lsls	r3, r3, #12
 8001d7a:	431a      	orrs	r2, r3
 8001d7c:	0312      	lsls	r2, r2, #12
 8001d7e:	0b12      	lsrs	r2, r2, #12
 8001d80:	4d02      	ldr	r5, [pc, #8]	; (8001d8c <__aeabi_dsub+0x348>)
 8001d82:	e789      	b.n	8001c98 <__aeabi_dsub+0x254>
 8001d84:	0015      	movs	r5, r2
 8001d86:	2200      	movs	r2, #0
 8001d88:	2700      	movs	r7, #0
 8001d8a:	e785      	b.n	8001c98 <__aeabi_dsub+0x254>
 8001d8c:	000007ff 	.word	0x000007ff
 8001d90:	ff7fffff 	.word	0xff7fffff
 8001d94:	800fffff 	.word	0x800fffff
 8001d98:	2e00      	cmp	r6, #0
 8001d9a:	d000      	beq.n	8001d9e <__aeabi_dsub+0x35a>
 8001d9c:	e0c7      	b.n	8001f2e <__aeabi_dsub+0x4ea>
 8001d9e:	1c6b      	adds	r3, r5, #1
 8001da0:	055e      	lsls	r6, r3, #21
 8001da2:	0d76      	lsrs	r6, r6, #21
 8001da4:	2e01      	cmp	r6, #1
 8001da6:	dc00      	bgt.n	8001daa <__aeabi_dsub+0x366>
 8001da8:	e0f0      	b.n	8001f8c <__aeabi_dsub+0x548>
 8001daa:	4dc8      	ldr	r5, [pc, #800]	; (80020cc <__aeabi_dsub+0x688>)
 8001dac:	42ab      	cmp	r3, r5
 8001dae:	d100      	bne.n	8001db2 <__aeabi_dsub+0x36e>
 8001db0:	e0b9      	b.n	8001f26 <__aeabi_dsub+0x4e2>
 8001db2:	1885      	adds	r5, r0, r2
 8001db4:	000a      	movs	r2, r1
 8001db6:	4285      	cmp	r5, r0
 8001db8:	4189      	sbcs	r1, r1
 8001dba:	4462      	add	r2, ip
 8001dbc:	4249      	negs	r1, r1
 8001dbe:	1851      	adds	r1, r2, r1
 8001dc0:	2207      	movs	r2, #7
 8001dc2:	07ce      	lsls	r6, r1, #31
 8001dc4:	086d      	lsrs	r5, r5, #1
 8001dc6:	432e      	orrs	r6, r5
 8001dc8:	0849      	lsrs	r1, r1, #1
 8001dca:	4032      	ands	r2, r6
 8001dcc:	001d      	movs	r5, r3
 8001dce:	e6a9      	b.n	8001b24 <__aeabi_dsub+0xe0>
 8001dd0:	49bf      	ldr	r1, [pc, #764]	; (80020d0 <__aeabi_dsub+0x68c>)
 8001dd2:	1aed      	subs	r5, r5, r3
 8001dd4:	4011      	ands	r1, r2
 8001dd6:	2207      	movs	r2, #7
 8001dd8:	4032      	ands	r2, r6
 8001dda:	e6a3      	b.n	8001b24 <__aeabi_dsub+0xe0>
 8001ddc:	0032      	movs	r2, r6
 8001dde:	3828      	subs	r0, #40	; 0x28
 8001de0:	4082      	lsls	r2, r0
 8001de2:	2600      	movs	r6, #0
 8001de4:	e686      	b.n	8001af4 <__aeabi_dsub+0xb0>
 8001de6:	0030      	movs	r0, r6
 8001de8:	f000 fb08 	bl	80023fc <__clzsi2>
 8001dec:	3020      	adds	r0, #32
 8001dee:	e673      	b.n	8001ad8 <__aeabi_dsub+0x94>
 8001df0:	4663      	mov	r3, ip
 8001df2:	4313      	orrs	r3, r2
 8001df4:	1e5a      	subs	r2, r3, #1
 8001df6:	4193      	sbcs	r3, r2
 8001df8:	1ac6      	subs	r6, r0, r3
 8001dfa:	42b0      	cmp	r0, r6
 8001dfc:	4180      	sbcs	r0, r0
 8001dfe:	4240      	negs	r0, r0
 8001e00:	1a09      	subs	r1, r1, r0
 8001e02:	e65c      	b.n	8001abe <__aeabi_dsub+0x7a>
 8001e04:	000e      	movs	r6, r1
 8001e06:	4667      	mov	r7, ip
 8001e08:	4306      	orrs	r6, r0
 8001e0a:	4317      	orrs	r7, r2
 8001e0c:	2d00      	cmp	r5, #0
 8001e0e:	d15e      	bne.n	8001ece <__aeabi_dsub+0x48a>
 8001e10:	2e00      	cmp	r6, #0
 8001e12:	d000      	beq.n	8001e16 <__aeabi_dsub+0x3d2>
 8001e14:	e0f3      	b.n	8001ffe <__aeabi_dsub+0x5ba>
 8001e16:	2f00      	cmp	r7, #0
 8001e18:	d100      	bne.n	8001e1c <__aeabi_dsub+0x3d8>
 8001e1a:	e11e      	b.n	800205a <__aeabi_dsub+0x616>
 8001e1c:	465c      	mov	r4, fp
 8001e1e:	4661      	mov	r1, ip
 8001e20:	4691      	mov	r9, r2
 8001e22:	e72c      	b.n	8001c7e <__aeabi_dsub+0x23a>
 8001e24:	4fa9      	ldr	r7, [pc, #676]	; (80020cc <__aeabi_dsub+0x688>)
 8001e26:	42be      	cmp	r6, r7
 8001e28:	d07b      	beq.n	8001f22 <__aeabi_dsub+0x4de>
 8001e2a:	001e      	movs	r6, r3
 8001e2c:	e6f1      	b.n	8001c12 <__aeabi_dsub+0x1ce>
 8001e2e:	0010      	movs	r0, r2
 8001e30:	3d1f      	subs	r5, #31
 8001e32:	40e8      	lsrs	r0, r5
 8001e34:	2b20      	cmp	r3, #32
 8001e36:	d003      	beq.n	8001e40 <__aeabi_dsub+0x3fc>
 8001e38:	2140      	movs	r1, #64	; 0x40
 8001e3a:	1acb      	subs	r3, r1, r3
 8001e3c:	409a      	lsls	r2, r3
 8001e3e:	4316      	orrs	r6, r2
 8001e40:	1e73      	subs	r3, r6, #1
 8001e42:	419e      	sbcs	r6, r3
 8001e44:	2207      	movs	r2, #7
 8001e46:	4306      	orrs	r6, r0
 8001e48:	4032      	ands	r2, r6
 8001e4a:	2100      	movs	r1, #0
 8001e4c:	2500      	movs	r5, #0
 8001e4e:	e783      	b.n	8001d58 <__aeabi_dsub+0x314>
 8001e50:	1a16      	subs	r6, r2, r0
 8001e52:	4663      	mov	r3, ip
 8001e54:	42b2      	cmp	r2, r6
 8001e56:	4180      	sbcs	r0, r0
 8001e58:	1a59      	subs	r1, r3, r1
 8001e5a:	4240      	negs	r0, r0
 8001e5c:	1a0b      	subs	r3, r1, r0
 8001e5e:	4698      	mov	r8, r3
 8001e60:	465c      	mov	r4, fp
 8001e62:	e632      	b.n	8001aca <__aeabi_dsub+0x86>
 8001e64:	2e1f      	cmp	r6, #31
 8001e66:	dd00      	ble.n	8001e6a <__aeabi_dsub+0x426>
 8001e68:	e0ab      	b.n	8001fc2 <__aeabi_dsub+0x57e>
 8001e6a:	2720      	movs	r7, #32
 8001e6c:	1bbb      	subs	r3, r7, r6
 8001e6e:	469a      	mov	sl, r3
 8001e70:	4663      	mov	r3, ip
 8001e72:	4657      	mov	r7, sl
 8001e74:	40bb      	lsls	r3, r7
 8001e76:	4699      	mov	r9, r3
 8001e78:	0013      	movs	r3, r2
 8001e7a:	464f      	mov	r7, r9
 8001e7c:	40f3      	lsrs	r3, r6
 8001e7e:	431f      	orrs	r7, r3
 8001e80:	003b      	movs	r3, r7
 8001e82:	4657      	mov	r7, sl
 8001e84:	40ba      	lsls	r2, r7
 8001e86:	1e57      	subs	r7, r2, #1
 8001e88:	41ba      	sbcs	r2, r7
 8001e8a:	4313      	orrs	r3, r2
 8001e8c:	4662      	mov	r2, ip
 8001e8e:	40f2      	lsrs	r2, r6
 8001e90:	1889      	adds	r1, r1, r2
 8001e92:	e698      	b.n	8001bc6 <__aeabi_dsub+0x182>
 8001e94:	2720      	movs	r7, #32
 8001e96:	1bbb      	subs	r3, r7, r6
 8001e98:	469a      	mov	sl, r3
 8001e9a:	4663      	mov	r3, ip
 8001e9c:	4657      	mov	r7, sl
 8001e9e:	40bb      	lsls	r3, r7
 8001ea0:	4699      	mov	r9, r3
 8001ea2:	0013      	movs	r3, r2
 8001ea4:	464f      	mov	r7, r9
 8001ea6:	40f3      	lsrs	r3, r6
 8001ea8:	431f      	orrs	r7, r3
 8001eaa:	003b      	movs	r3, r7
 8001eac:	4657      	mov	r7, sl
 8001eae:	40ba      	lsls	r2, r7
 8001eb0:	1e57      	subs	r7, r2, #1
 8001eb2:	41ba      	sbcs	r2, r7
 8001eb4:	4313      	orrs	r3, r2
 8001eb6:	4662      	mov	r2, ip
 8001eb8:	40f2      	lsrs	r2, r6
 8001eba:	1a89      	subs	r1, r1, r2
 8001ebc:	e79c      	b.n	8001df8 <__aeabi_dsub+0x3b4>
 8001ebe:	4b83      	ldr	r3, [pc, #524]	; (80020cc <__aeabi_dsub+0x688>)
 8001ec0:	429f      	cmp	r7, r3
 8001ec2:	d05f      	beq.n	8001f84 <__aeabi_dsub+0x540>
 8001ec4:	2580      	movs	r5, #128	; 0x80
 8001ec6:	042d      	lsls	r5, r5, #16
 8001ec8:	4273      	negs	r3, r6
 8001eca:	4329      	orrs	r1, r5
 8001ecc:	e720      	b.n	8001d10 <__aeabi_dsub+0x2cc>
 8001ece:	2e00      	cmp	r6, #0
 8001ed0:	d10c      	bne.n	8001eec <__aeabi_dsub+0x4a8>
 8001ed2:	2f00      	cmp	r7, #0
 8001ed4:	d100      	bne.n	8001ed8 <__aeabi_dsub+0x494>
 8001ed6:	e0d0      	b.n	800207a <__aeabi_dsub+0x636>
 8001ed8:	465c      	mov	r4, fp
 8001eda:	4661      	mov	r1, ip
 8001edc:	4691      	mov	r9, r2
 8001ede:	4d7b      	ldr	r5, [pc, #492]	; (80020cc <__aeabi_dsub+0x688>)
 8001ee0:	e6cd      	b.n	8001c7e <__aeabi_dsub+0x23a>
 8001ee2:	4f7a      	ldr	r7, [pc, #488]	; (80020cc <__aeabi_dsub+0x688>)
 8001ee4:	42be      	cmp	r6, r7
 8001ee6:	d01c      	beq.n	8001f22 <__aeabi_dsub+0x4de>
 8001ee8:	001e      	movs	r6, r3
 8001eea:	e665      	b.n	8001bb8 <__aeabi_dsub+0x174>
 8001eec:	2f00      	cmp	r7, #0
 8001eee:	d018      	beq.n	8001f22 <__aeabi_dsub+0x4de>
 8001ef0:	08c0      	lsrs	r0, r0, #3
 8001ef2:	074e      	lsls	r6, r1, #29
 8001ef4:	4306      	orrs	r6, r0
 8001ef6:	2080      	movs	r0, #128	; 0x80
 8001ef8:	08c9      	lsrs	r1, r1, #3
 8001efa:	0300      	lsls	r0, r0, #12
 8001efc:	4201      	tst	r1, r0
 8001efe:	d008      	beq.n	8001f12 <__aeabi_dsub+0x4ce>
 8001f00:	4663      	mov	r3, ip
 8001f02:	08dc      	lsrs	r4, r3, #3
 8001f04:	4204      	tst	r4, r0
 8001f06:	d104      	bne.n	8001f12 <__aeabi_dsub+0x4ce>
 8001f08:	0021      	movs	r1, r4
 8001f0a:	46da      	mov	sl, fp
 8001f0c:	08d2      	lsrs	r2, r2, #3
 8001f0e:	075e      	lsls	r6, r3, #29
 8001f10:	4316      	orrs	r6, r2
 8001f12:	00f3      	lsls	r3, r6, #3
 8001f14:	4699      	mov	r9, r3
 8001f16:	2401      	movs	r4, #1
 8001f18:	4653      	mov	r3, sl
 8001f1a:	00c9      	lsls	r1, r1, #3
 8001f1c:	0f72      	lsrs	r2, r6, #29
 8001f1e:	4311      	orrs	r1, r2
 8001f20:	401c      	ands	r4, r3
 8001f22:	4d6a      	ldr	r5, [pc, #424]	; (80020cc <__aeabi_dsub+0x688>)
 8001f24:	e6ab      	b.n	8001c7e <__aeabi_dsub+0x23a>
 8001f26:	001d      	movs	r5, r3
 8001f28:	2200      	movs	r2, #0
 8001f2a:	2700      	movs	r7, #0
 8001f2c:	e6b4      	b.n	8001c98 <__aeabi_dsub+0x254>
 8001f2e:	2d00      	cmp	r5, #0
 8001f30:	d159      	bne.n	8001fe6 <__aeabi_dsub+0x5a2>
 8001f32:	000b      	movs	r3, r1
 8001f34:	4303      	orrs	r3, r0
 8001f36:	d100      	bne.n	8001f3a <__aeabi_dsub+0x4f6>
 8001f38:	e6d6      	b.n	8001ce8 <__aeabi_dsub+0x2a4>
 8001f3a:	1c73      	adds	r3, r6, #1
 8001f3c:	d100      	bne.n	8001f40 <__aeabi_dsub+0x4fc>
 8001f3e:	e0b2      	b.n	80020a6 <__aeabi_dsub+0x662>
 8001f40:	4b62      	ldr	r3, [pc, #392]	; (80020cc <__aeabi_dsub+0x688>)
 8001f42:	429f      	cmp	r7, r3
 8001f44:	d01e      	beq.n	8001f84 <__aeabi_dsub+0x540>
 8001f46:	43f3      	mvns	r3, r6
 8001f48:	2b38      	cmp	r3, #56	; 0x38
 8001f4a:	dc6f      	bgt.n	800202c <__aeabi_dsub+0x5e8>
 8001f4c:	2b1f      	cmp	r3, #31
 8001f4e:	dd00      	ble.n	8001f52 <__aeabi_dsub+0x50e>
 8001f50:	e097      	b.n	8002082 <__aeabi_dsub+0x63e>
 8001f52:	2520      	movs	r5, #32
 8001f54:	000e      	movs	r6, r1
 8001f56:	1aed      	subs	r5, r5, r3
 8001f58:	40ae      	lsls	r6, r5
 8001f5a:	46b0      	mov	r8, r6
 8001f5c:	0006      	movs	r6, r0
 8001f5e:	46aa      	mov	sl, r5
 8001f60:	40de      	lsrs	r6, r3
 8001f62:	4645      	mov	r5, r8
 8001f64:	4335      	orrs	r5, r6
 8001f66:	002e      	movs	r6, r5
 8001f68:	4655      	mov	r5, sl
 8001f6a:	40a8      	lsls	r0, r5
 8001f6c:	40d9      	lsrs	r1, r3
 8001f6e:	1e45      	subs	r5, r0, #1
 8001f70:	41a8      	sbcs	r0, r5
 8001f72:	448c      	add	ip, r1
 8001f74:	4306      	orrs	r6, r0
 8001f76:	18b6      	adds	r6, r6, r2
 8001f78:	4296      	cmp	r6, r2
 8001f7a:	4192      	sbcs	r2, r2
 8001f7c:	4251      	negs	r1, r2
 8001f7e:	4461      	add	r1, ip
 8001f80:	003d      	movs	r5, r7
 8001f82:	e625      	b.n	8001bd0 <__aeabi_dsub+0x18c>
 8001f84:	003d      	movs	r5, r7
 8001f86:	4661      	mov	r1, ip
 8001f88:	4691      	mov	r9, r2
 8001f8a:	e678      	b.n	8001c7e <__aeabi_dsub+0x23a>
 8001f8c:	000b      	movs	r3, r1
 8001f8e:	4303      	orrs	r3, r0
 8001f90:	2d00      	cmp	r5, #0
 8001f92:	d000      	beq.n	8001f96 <__aeabi_dsub+0x552>
 8001f94:	e655      	b.n	8001c42 <__aeabi_dsub+0x1fe>
 8001f96:	2b00      	cmp	r3, #0
 8001f98:	d0f5      	beq.n	8001f86 <__aeabi_dsub+0x542>
 8001f9a:	4663      	mov	r3, ip
 8001f9c:	4313      	orrs	r3, r2
 8001f9e:	d100      	bne.n	8001fa2 <__aeabi_dsub+0x55e>
 8001fa0:	e66d      	b.n	8001c7e <__aeabi_dsub+0x23a>
 8001fa2:	1886      	adds	r6, r0, r2
 8001fa4:	4286      	cmp	r6, r0
 8001fa6:	4180      	sbcs	r0, r0
 8001fa8:	4461      	add	r1, ip
 8001faa:	4240      	negs	r0, r0
 8001fac:	1809      	adds	r1, r1, r0
 8001fae:	2200      	movs	r2, #0
 8001fb0:	020b      	lsls	r3, r1, #8
 8001fb2:	d400      	bmi.n	8001fb6 <__aeabi_dsub+0x572>
 8001fb4:	e6d0      	b.n	8001d58 <__aeabi_dsub+0x314>
 8001fb6:	4b46      	ldr	r3, [pc, #280]	; (80020d0 <__aeabi_dsub+0x68c>)
 8001fb8:	3501      	adds	r5, #1
 8001fba:	4019      	ands	r1, r3
 8001fbc:	e5b2      	b.n	8001b24 <__aeabi_dsub+0xe0>
 8001fbe:	46b1      	mov	r9, r6
 8001fc0:	e65d      	b.n	8001c7e <__aeabi_dsub+0x23a>
 8001fc2:	0033      	movs	r3, r6
 8001fc4:	4667      	mov	r7, ip
 8001fc6:	3b20      	subs	r3, #32
 8001fc8:	40df      	lsrs	r7, r3
 8001fca:	003b      	movs	r3, r7
 8001fcc:	2e20      	cmp	r6, #32
 8001fce:	d005      	beq.n	8001fdc <__aeabi_dsub+0x598>
 8001fd0:	2740      	movs	r7, #64	; 0x40
 8001fd2:	1bbf      	subs	r7, r7, r6
 8001fd4:	4666      	mov	r6, ip
 8001fd6:	40be      	lsls	r6, r7
 8001fd8:	4332      	orrs	r2, r6
 8001fda:	4690      	mov	r8, r2
 8001fdc:	4646      	mov	r6, r8
 8001fde:	1e72      	subs	r2, r6, #1
 8001fe0:	4196      	sbcs	r6, r2
 8001fe2:	4333      	orrs	r3, r6
 8001fe4:	e5ef      	b.n	8001bc6 <__aeabi_dsub+0x182>
 8001fe6:	4b39      	ldr	r3, [pc, #228]	; (80020cc <__aeabi_dsub+0x688>)
 8001fe8:	429f      	cmp	r7, r3
 8001fea:	d0cb      	beq.n	8001f84 <__aeabi_dsub+0x540>
 8001fec:	2580      	movs	r5, #128	; 0x80
 8001fee:	042d      	lsls	r5, r5, #16
 8001ff0:	4273      	negs	r3, r6
 8001ff2:	4329      	orrs	r1, r5
 8001ff4:	e7a8      	b.n	8001f48 <__aeabi_dsub+0x504>
 8001ff6:	4308      	orrs	r0, r1
 8001ff8:	1e41      	subs	r1, r0, #1
 8001ffa:	4188      	sbcs	r0, r1
 8001ffc:	e6a2      	b.n	8001d44 <__aeabi_dsub+0x300>
 8001ffe:	2f00      	cmp	r7, #0
 8002000:	d100      	bne.n	8002004 <__aeabi_dsub+0x5c0>
 8002002:	e63c      	b.n	8001c7e <__aeabi_dsub+0x23a>
 8002004:	4663      	mov	r3, ip
 8002006:	1a86      	subs	r6, r0, r2
 8002008:	1acf      	subs	r7, r1, r3
 800200a:	42b0      	cmp	r0, r6
 800200c:	419b      	sbcs	r3, r3
 800200e:	425b      	negs	r3, r3
 8002010:	1afb      	subs	r3, r7, r3
 8002012:	4698      	mov	r8, r3
 8002014:	021b      	lsls	r3, r3, #8
 8002016:	d54e      	bpl.n	80020b6 <__aeabi_dsub+0x672>
 8002018:	1a16      	subs	r6, r2, r0
 800201a:	4663      	mov	r3, ip
 800201c:	42b2      	cmp	r2, r6
 800201e:	4192      	sbcs	r2, r2
 8002020:	1a59      	subs	r1, r3, r1
 8002022:	4252      	negs	r2, r2
 8002024:	1a89      	subs	r1, r1, r2
 8002026:	465c      	mov	r4, fp
 8002028:	2200      	movs	r2, #0
 800202a:	e57b      	b.n	8001b24 <__aeabi_dsub+0xe0>
 800202c:	4301      	orrs	r1, r0
 800202e:	000e      	movs	r6, r1
 8002030:	1e71      	subs	r1, r6, #1
 8002032:	418e      	sbcs	r6, r1
 8002034:	e79f      	b.n	8001f76 <__aeabi_dsub+0x532>
 8002036:	001d      	movs	r5, r3
 8002038:	000e      	movs	r6, r1
 800203a:	3d20      	subs	r5, #32
 800203c:	40ee      	lsrs	r6, r5
 800203e:	46b0      	mov	r8, r6
 8002040:	2b20      	cmp	r3, #32
 8002042:	d004      	beq.n	800204e <__aeabi_dsub+0x60a>
 8002044:	2540      	movs	r5, #64	; 0x40
 8002046:	1aeb      	subs	r3, r5, r3
 8002048:	4099      	lsls	r1, r3
 800204a:	4308      	orrs	r0, r1
 800204c:	4681      	mov	r9, r0
 800204e:	4648      	mov	r0, r9
 8002050:	4643      	mov	r3, r8
 8002052:	1e41      	subs	r1, r0, #1
 8002054:	4188      	sbcs	r0, r1
 8002056:	4318      	orrs	r0, r3
 8002058:	e674      	b.n	8001d44 <__aeabi_dsub+0x300>
 800205a:	2200      	movs	r2, #0
 800205c:	2400      	movs	r4, #0
 800205e:	e617      	b.n	8001c90 <__aeabi_dsub+0x24c>
 8002060:	1a16      	subs	r6, r2, r0
 8002062:	4663      	mov	r3, ip
 8002064:	42b2      	cmp	r2, r6
 8002066:	4192      	sbcs	r2, r2
 8002068:	1a59      	subs	r1, r3, r1
 800206a:	4252      	negs	r2, r2
 800206c:	1a89      	subs	r1, r1, r2
 800206e:	003d      	movs	r5, r7
 8002070:	e525      	b.n	8001abe <__aeabi_dsub+0x7a>
 8002072:	4661      	mov	r1, ip
 8002074:	4691      	mov	r9, r2
 8002076:	4d15      	ldr	r5, [pc, #84]	; (80020cc <__aeabi_dsub+0x688>)
 8002078:	e601      	b.n	8001c7e <__aeabi_dsub+0x23a>
 800207a:	2280      	movs	r2, #128	; 0x80
 800207c:	2400      	movs	r4, #0
 800207e:	0312      	lsls	r2, r2, #12
 8002080:	e679      	b.n	8001d76 <__aeabi_dsub+0x332>
 8002082:	001d      	movs	r5, r3
 8002084:	000e      	movs	r6, r1
 8002086:	3d20      	subs	r5, #32
 8002088:	40ee      	lsrs	r6, r5
 800208a:	46b0      	mov	r8, r6
 800208c:	2b20      	cmp	r3, #32
 800208e:	d004      	beq.n	800209a <__aeabi_dsub+0x656>
 8002090:	2540      	movs	r5, #64	; 0x40
 8002092:	1aeb      	subs	r3, r5, r3
 8002094:	4099      	lsls	r1, r3
 8002096:	4308      	orrs	r0, r1
 8002098:	4681      	mov	r9, r0
 800209a:	464e      	mov	r6, r9
 800209c:	4643      	mov	r3, r8
 800209e:	1e71      	subs	r1, r6, #1
 80020a0:	418e      	sbcs	r6, r1
 80020a2:	431e      	orrs	r6, r3
 80020a4:	e767      	b.n	8001f76 <__aeabi_dsub+0x532>
 80020a6:	1886      	adds	r6, r0, r2
 80020a8:	4296      	cmp	r6, r2
 80020aa:	419b      	sbcs	r3, r3
 80020ac:	4461      	add	r1, ip
 80020ae:	425b      	negs	r3, r3
 80020b0:	18c9      	adds	r1, r1, r3
 80020b2:	003d      	movs	r5, r7
 80020b4:	e58c      	b.n	8001bd0 <__aeabi_dsub+0x18c>
 80020b6:	4647      	mov	r7, r8
 80020b8:	4337      	orrs	r7, r6
 80020ba:	d0ce      	beq.n	800205a <__aeabi_dsub+0x616>
 80020bc:	2207      	movs	r2, #7
 80020be:	4641      	mov	r1, r8
 80020c0:	4032      	ands	r2, r6
 80020c2:	e649      	b.n	8001d58 <__aeabi_dsub+0x314>
 80020c4:	2700      	movs	r7, #0
 80020c6:	003a      	movs	r2, r7
 80020c8:	e5e6      	b.n	8001c98 <__aeabi_dsub+0x254>
 80020ca:	46c0      	nop			; (mov r8, r8)
 80020cc:	000007ff 	.word	0x000007ff
 80020d0:	ff7fffff 	.word	0xff7fffff

080020d4 <__aeabi_dcmpun>:
 80020d4:	b570      	push	{r4, r5, r6, lr}
 80020d6:	4e0c      	ldr	r6, [pc, #48]	; (8002108 <__aeabi_dcmpun+0x34>)
 80020d8:	030d      	lsls	r5, r1, #12
 80020da:	031c      	lsls	r4, r3, #12
 80020dc:	0049      	lsls	r1, r1, #1
 80020de:	005b      	lsls	r3, r3, #1
 80020e0:	0b2d      	lsrs	r5, r5, #12
 80020e2:	0d49      	lsrs	r1, r1, #21
 80020e4:	0b24      	lsrs	r4, r4, #12
 80020e6:	0d5b      	lsrs	r3, r3, #21
 80020e8:	42b1      	cmp	r1, r6
 80020ea:	d008      	beq.n	80020fe <__aeabi_dcmpun+0x2a>
 80020ec:	4906      	ldr	r1, [pc, #24]	; (8002108 <__aeabi_dcmpun+0x34>)
 80020ee:	2000      	movs	r0, #0
 80020f0:	428b      	cmp	r3, r1
 80020f2:	d103      	bne.n	80020fc <__aeabi_dcmpun+0x28>
 80020f4:	4314      	orrs	r4, r2
 80020f6:	0020      	movs	r0, r4
 80020f8:	1e44      	subs	r4, r0, #1
 80020fa:	41a0      	sbcs	r0, r4
 80020fc:	bd70      	pop	{r4, r5, r6, pc}
 80020fe:	4305      	orrs	r5, r0
 8002100:	2001      	movs	r0, #1
 8002102:	2d00      	cmp	r5, #0
 8002104:	d1fa      	bne.n	80020fc <__aeabi_dcmpun+0x28>
 8002106:	e7f1      	b.n	80020ec <__aeabi_dcmpun+0x18>
 8002108:	000007ff 	.word	0x000007ff

0800210c <__aeabi_d2iz>:
 800210c:	b530      	push	{r4, r5, lr}
 800210e:	4d14      	ldr	r5, [pc, #80]	; (8002160 <__aeabi_d2iz+0x54>)
 8002110:	030a      	lsls	r2, r1, #12
 8002112:	004b      	lsls	r3, r1, #1
 8002114:	0b12      	lsrs	r2, r2, #12
 8002116:	0d5b      	lsrs	r3, r3, #21
 8002118:	0fc9      	lsrs	r1, r1, #31
 800211a:	2400      	movs	r4, #0
 800211c:	42ab      	cmp	r3, r5
 800211e:	dd11      	ble.n	8002144 <__aeabi_d2iz+0x38>
 8002120:	4c10      	ldr	r4, [pc, #64]	; (8002164 <__aeabi_d2iz+0x58>)
 8002122:	42a3      	cmp	r3, r4
 8002124:	dc10      	bgt.n	8002148 <__aeabi_d2iz+0x3c>
 8002126:	2480      	movs	r4, #128	; 0x80
 8002128:	0364      	lsls	r4, r4, #13
 800212a:	4322      	orrs	r2, r4
 800212c:	4c0e      	ldr	r4, [pc, #56]	; (8002168 <__aeabi_d2iz+0x5c>)
 800212e:	1ae4      	subs	r4, r4, r3
 8002130:	2c1f      	cmp	r4, #31
 8002132:	dd0c      	ble.n	800214e <__aeabi_d2iz+0x42>
 8002134:	480d      	ldr	r0, [pc, #52]	; (800216c <__aeabi_d2iz+0x60>)
 8002136:	1ac3      	subs	r3, r0, r3
 8002138:	40da      	lsrs	r2, r3
 800213a:	0013      	movs	r3, r2
 800213c:	425c      	negs	r4, r3
 800213e:	2900      	cmp	r1, #0
 8002140:	d100      	bne.n	8002144 <__aeabi_d2iz+0x38>
 8002142:	001c      	movs	r4, r3
 8002144:	0020      	movs	r0, r4
 8002146:	bd30      	pop	{r4, r5, pc}
 8002148:	4b09      	ldr	r3, [pc, #36]	; (8002170 <__aeabi_d2iz+0x64>)
 800214a:	18cc      	adds	r4, r1, r3
 800214c:	e7fa      	b.n	8002144 <__aeabi_d2iz+0x38>
 800214e:	4d09      	ldr	r5, [pc, #36]	; (8002174 <__aeabi_d2iz+0x68>)
 8002150:	40e0      	lsrs	r0, r4
 8002152:	46ac      	mov	ip, r5
 8002154:	4463      	add	r3, ip
 8002156:	409a      	lsls	r2, r3
 8002158:	0013      	movs	r3, r2
 800215a:	4303      	orrs	r3, r0
 800215c:	e7ee      	b.n	800213c <__aeabi_d2iz+0x30>
 800215e:	46c0      	nop			; (mov r8, r8)
 8002160:	000003fe 	.word	0x000003fe
 8002164:	0000041d 	.word	0x0000041d
 8002168:	00000433 	.word	0x00000433
 800216c:	00000413 	.word	0x00000413
 8002170:	7fffffff 	.word	0x7fffffff
 8002174:	fffffbed 	.word	0xfffffbed

08002178 <__aeabi_i2d>:
 8002178:	b570      	push	{r4, r5, r6, lr}
 800217a:	2800      	cmp	r0, #0
 800217c:	d02d      	beq.n	80021da <__aeabi_i2d+0x62>
 800217e:	17c3      	asrs	r3, r0, #31
 8002180:	18c5      	adds	r5, r0, r3
 8002182:	405d      	eors	r5, r3
 8002184:	0fc4      	lsrs	r4, r0, #31
 8002186:	0028      	movs	r0, r5
 8002188:	f000 f938 	bl	80023fc <__clzsi2>
 800218c:	4b15      	ldr	r3, [pc, #84]	; (80021e4 <__aeabi_i2d+0x6c>)
 800218e:	1a1b      	subs	r3, r3, r0
 8002190:	055b      	lsls	r3, r3, #21
 8002192:	0d5b      	lsrs	r3, r3, #21
 8002194:	280a      	cmp	r0, #10
 8002196:	dd15      	ble.n	80021c4 <__aeabi_i2d+0x4c>
 8002198:	380b      	subs	r0, #11
 800219a:	4085      	lsls	r5, r0
 800219c:	2200      	movs	r2, #0
 800219e:	032d      	lsls	r5, r5, #12
 80021a0:	0b2d      	lsrs	r5, r5, #12
 80021a2:	2100      	movs	r1, #0
 80021a4:	0010      	movs	r0, r2
 80021a6:	032d      	lsls	r5, r5, #12
 80021a8:	0d0a      	lsrs	r2, r1, #20
 80021aa:	0b2d      	lsrs	r5, r5, #12
 80021ac:	0512      	lsls	r2, r2, #20
 80021ae:	432a      	orrs	r2, r5
 80021b0:	4d0d      	ldr	r5, [pc, #52]	; (80021e8 <__aeabi_i2d+0x70>)
 80021b2:	051b      	lsls	r3, r3, #20
 80021b4:	402a      	ands	r2, r5
 80021b6:	4313      	orrs	r3, r2
 80021b8:	005b      	lsls	r3, r3, #1
 80021ba:	07e4      	lsls	r4, r4, #31
 80021bc:	085b      	lsrs	r3, r3, #1
 80021be:	4323      	orrs	r3, r4
 80021c0:	0019      	movs	r1, r3
 80021c2:	bd70      	pop	{r4, r5, r6, pc}
 80021c4:	0002      	movs	r2, r0
 80021c6:	0029      	movs	r1, r5
 80021c8:	3215      	adds	r2, #21
 80021ca:	4091      	lsls	r1, r2
 80021cc:	000a      	movs	r2, r1
 80021ce:	210b      	movs	r1, #11
 80021d0:	1a08      	subs	r0, r1, r0
 80021d2:	40c5      	lsrs	r5, r0
 80021d4:	032d      	lsls	r5, r5, #12
 80021d6:	0b2d      	lsrs	r5, r5, #12
 80021d8:	e7e3      	b.n	80021a2 <__aeabi_i2d+0x2a>
 80021da:	2400      	movs	r4, #0
 80021dc:	2300      	movs	r3, #0
 80021de:	2500      	movs	r5, #0
 80021e0:	2200      	movs	r2, #0
 80021e2:	e7de      	b.n	80021a2 <__aeabi_i2d+0x2a>
 80021e4:	0000041e 	.word	0x0000041e
 80021e8:	800fffff 	.word	0x800fffff

080021ec <__aeabi_ui2d>:
 80021ec:	b510      	push	{r4, lr}
 80021ee:	1e04      	subs	r4, r0, #0
 80021f0:	d025      	beq.n	800223e <__aeabi_ui2d+0x52>
 80021f2:	f000 f903 	bl	80023fc <__clzsi2>
 80021f6:	4b14      	ldr	r3, [pc, #80]	; (8002248 <__aeabi_ui2d+0x5c>)
 80021f8:	1a1b      	subs	r3, r3, r0
 80021fa:	055b      	lsls	r3, r3, #21
 80021fc:	0d5b      	lsrs	r3, r3, #21
 80021fe:	280a      	cmp	r0, #10
 8002200:	dd12      	ble.n	8002228 <__aeabi_ui2d+0x3c>
 8002202:	380b      	subs	r0, #11
 8002204:	4084      	lsls	r4, r0
 8002206:	2200      	movs	r2, #0
 8002208:	0324      	lsls	r4, r4, #12
 800220a:	0b24      	lsrs	r4, r4, #12
 800220c:	2100      	movs	r1, #0
 800220e:	0010      	movs	r0, r2
 8002210:	0324      	lsls	r4, r4, #12
 8002212:	0d0a      	lsrs	r2, r1, #20
 8002214:	0b24      	lsrs	r4, r4, #12
 8002216:	0512      	lsls	r2, r2, #20
 8002218:	4322      	orrs	r2, r4
 800221a:	4c0c      	ldr	r4, [pc, #48]	; (800224c <__aeabi_ui2d+0x60>)
 800221c:	051b      	lsls	r3, r3, #20
 800221e:	4022      	ands	r2, r4
 8002220:	4313      	orrs	r3, r2
 8002222:	005b      	lsls	r3, r3, #1
 8002224:	0859      	lsrs	r1, r3, #1
 8002226:	bd10      	pop	{r4, pc}
 8002228:	0002      	movs	r2, r0
 800222a:	0021      	movs	r1, r4
 800222c:	3215      	adds	r2, #21
 800222e:	4091      	lsls	r1, r2
 8002230:	000a      	movs	r2, r1
 8002232:	210b      	movs	r1, #11
 8002234:	1a08      	subs	r0, r1, r0
 8002236:	40c4      	lsrs	r4, r0
 8002238:	0324      	lsls	r4, r4, #12
 800223a:	0b24      	lsrs	r4, r4, #12
 800223c:	e7e6      	b.n	800220c <__aeabi_ui2d+0x20>
 800223e:	2300      	movs	r3, #0
 8002240:	2400      	movs	r4, #0
 8002242:	2200      	movs	r2, #0
 8002244:	e7e2      	b.n	800220c <__aeabi_ui2d+0x20>
 8002246:	46c0      	nop			; (mov r8, r8)
 8002248:	0000041e 	.word	0x0000041e
 800224c:	800fffff 	.word	0x800fffff

08002250 <__aeabi_f2d>:
 8002250:	0041      	lsls	r1, r0, #1
 8002252:	0e09      	lsrs	r1, r1, #24
 8002254:	1c4b      	adds	r3, r1, #1
 8002256:	b570      	push	{r4, r5, r6, lr}
 8002258:	b2db      	uxtb	r3, r3
 800225a:	0246      	lsls	r6, r0, #9
 800225c:	0a75      	lsrs	r5, r6, #9
 800225e:	0fc4      	lsrs	r4, r0, #31
 8002260:	2b01      	cmp	r3, #1
 8002262:	dd14      	ble.n	800228e <__aeabi_f2d+0x3e>
 8002264:	23e0      	movs	r3, #224	; 0xe0
 8002266:	009b      	lsls	r3, r3, #2
 8002268:	076d      	lsls	r5, r5, #29
 800226a:	0b36      	lsrs	r6, r6, #12
 800226c:	18cb      	adds	r3, r1, r3
 800226e:	2100      	movs	r1, #0
 8002270:	0d0a      	lsrs	r2, r1, #20
 8002272:	0028      	movs	r0, r5
 8002274:	0512      	lsls	r2, r2, #20
 8002276:	4d1c      	ldr	r5, [pc, #112]	; (80022e8 <__aeabi_f2d+0x98>)
 8002278:	4332      	orrs	r2, r6
 800227a:	055b      	lsls	r3, r3, #21
 800227c:	402a      	ands	r2, r5
 800227e:	085b      	lsrs	r3, r3, #1
 8002280:	4313      	orrs	r3, r2
 8002282:	005b      	lsls	r3, r3, #1
 8002284:	07e4      	lsls	r4, r4, #31
 8002286:	085b      	lsrs	r3, r3, #1
 8002288:	4323      	orrs	r3, r4
 800228a:	0019      	movs	r1, r3
 800228c:	bd70      	pop	{r4, r5, r6, pc}
 800228e:	2900      	cmp	r1, #0
 8002290:	d114      	bne.n	80022bc <__aeabi_f2d+0x6c>
 8002292:	2d00      	cmp	r5, #0
 8002294:	d01e      	beq.n	80022d4 <__aeabi_f2d+0x84>
 8002296:	0028      	movs	r0, r5
 8002298:	f000 f8b0 	bl	80023fc <__clzsi2>
 800229c:	280a      	cmp	r0, #10
 800229e:	dc1c      	bgt.n	80022da <__aeabi_f2d+0x8a>
 80022a0:	230b      	movs	r3, #11
 80022a2:	002a      	movs	r2, r5
 80022a4:	1a1b      	subs	r3, r3, r0
 80022a6:	40da      	lsrs	r2, r3
 80022a8:	0003      	movs	r3, r0
 80022aa:	3315      	adds	r3, #21
 80022ac:	409d      	lsls	r5, r3
 80022ae:	4b0f      	ldr	r3, [pc, #60]	; (80022ec <__aeabi_f2d+0x9c>)
 80022b0:	0312      	lsls	r2, r2, #12
 80022b2:	1a1b      	subs	r3, r3, r0
 80022b4:	055b      	lsls	r3, r3, #21
 80022b6:	0b16      	lsrs	r6, r2, #12
 80022b8:	0d5b      	lsrs	r3, r3, #21
 80022ba:	e7d8      	b.n	800226e <__aeabi_f2d+0x1e>
 80022bc:	2d00      	cmp	r5, #0
 80022be:	d006      	beq.n	80022ce <__aeabi_f2d+0x7e>
 80022c0:	0b32      	lsrs	r2, r6, #12
 80022c2:	2680      	movs	r6, #128	; 0x80
 80022c4:	0336      	lsls	r6, r6, #12
 80022c6:	076d      	lsls	r5, r5, #29
 80022c8:	4316      	orrs	r6, r2
 80022ca:	4b09      	ldr	r3, [pc, #36]	; (80022f0 <__aeabi_f2d+0xa0>)
 80022cc:	e7cf      	b.n	800226e <__aeabi_f2d+0x1e>
 80022ce:	4b08      	ldr	r3, [pc, #32]	; (80022f0 <__aeabi_f2d+0xa0>)
 80022d0:	2600      	movs	r6, #0
 80022d2:	e7cc      	b.n	800226e <__aeabi_f2d+0x1e>
 80022d4:	2300      	movs	r3, #0
 80022d6:	2600      	movs	r6, #0
 80022d8:	e7c9      	b.n	800226e <__aeabi_f2d+0x1e>
 80022da:	0003      	movs	r3, r0
 80022dc:	002a      	movs	r2, r5
 80022de:	3b0b      	subs	r3, #11
 80022e0:	409a      	lsls	r2, r3
 80022e2:	2500      	movs	r5, #0
 80022e4:	e7e3      	b.n	80022ae <__aeabi_f2d+0x5e>
 80022e6:	46c0      	nop			; (mov r8, r8)
 80022e8:	800fffff 	.word	0x800fffff
 80022ec:	00000389 	.word	0x00000389
 80022f0:	000007ff 	.word	0x000007ff

080022f4 <__aeabi_d2f>:
 80022f4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80022f6:	004c      	lsls	r4, r1, #1
 80022f8:	0d64      	lsrs	r4, r4, #21
 80022fa:	030b      	lsls	r3, r1, #12
 80022fc:	1c62      	adds	r2, r4, #1
 80022fe:	0a5b      	lsrs	r3, r3, #9
 8002300:	0f46      	lsrs	r6, r0, #29
 8002302:	0552      	lsls	r2, r2, #21
 8002304:	0fc9      	lsrs	r1, r1, #31
 8002306:	431e      	orrs	r6, r3
 8002308:	00c5      	lsls	r5, r0, #3
 800230a:	0d52      	lsrs	r2, r2, #21
 800230c:	2a01      	cmp	r2, #1
 800230e:	dd29      	ble.n	8002364 <__aeabi_d2f+0x70>
 8002310:	4b37      	ldr	r3, [pc, #220]	; (80023f0 <__aeabi_d2f+0xfc>)
 8002312:	18e7      	adds	r7, r4, r3
 8002314:	2ffe      	cmp	r7, #254	; 0xfe
 8002316:	dc1c      	bgt.n	8002352 <__aeabi_d2f+0x5e>
 8002318:	2f00      	cmp	r7, #0
 800231a:	dd3b      	ble.n	8002394 <__aeabi_d2f+0xa0>
 800231c:	0180      	lsls	r0, r0, #6
 800231e:	1e43      	subs	r3, r0, #1
 8002320:	4198      	sbcs	r0, r3
 8002322:	2207      	movs	r2, #7
 8002324:	00f3      	lsls	r3, r6, #3
 8002326:	0f6d      	lsrs	r5, r5, #29
 8002328:	4303      	orrs	r3, r0
 800232a:	432b      	orrs	r3, r5
 800232c:	401a      	ands	r2, r3
 800232e:	2a00      	cmp	r2, #0
 8002330:	d004      	beq.n	800233c <__aeabi_d2f+0x48>
 8002332:	220f      	movs	r2, #15
 8002334:	401a      	ands	r2, r3
 8002336:	2a04      	cmp	r2, #4
 8002338:	d000      	beq.n	800233c <__aeabi_d2f+0x48>
 800233a:	3304      	adds	r3, #4
 800233c:	2280      	movs	r2, #128	; 0x80
 800233e:	04d2      	lsls	r2, r2, #19
 8002340:	401a      	ands	r2, r3
 8002342:	d024      	beq.n	800238e <__aeabi_d2f+0x9a>
 8002344:	3701      	adds	r7, #1
 8002346:	b2fa      	uxtb	r2, r7
 8002348:	2fff      	cmp	r7, #255	; 0xff
 800234a:	d002      	beq.n	8002352 <__aeabi_d2f+0x5e>
 800234c:	019b      	lsls	r3, r3, #6
 800234e:	0a58      	lsrs	r0, r3, #9
 8002350:	e001      	b.n	8002356 <__aeabi_d2f+0x62>
 8002352:	22ff      	movs	r2, #255	; 0xff
 8002354:	2000      	movs	r0, #0
 8002356:	0240      	lsls	r0, r0, #9
 8002358:	05d2      	lsls	r2, r2, #23
 800235a:	0a40      	lsrs	r0, r0, #9
 800235c:	07c9      	lsls	r1, r1, #31
 800235e:	4310      	orrs	r0, r2
 8002360:	4308      	orrs	r0, r1
 8002362:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002364:	4335      	orrs	r5, r6
 8002366:	2c00      	cmp	r4, #0
 8002368:	d104      	bne.n	8002374 <__aeabi_d2f+0x80>
 800236a:	2d00      	cmp	r5, #0
 800236c:	d10a      	bne.n	8002384 <__aeabi_d2f+0x90>
 800236e:	2200      	movs	r2, #0
 8002370:	2000      	movs	r0, #0
 8002372:	e7f0      	b.n	8002356 <__aeabi_d2f+0x62>
 8002374:	2d00      	cmp	r5, #0
 8002376:	d0ec      	beq.n	8002352 <__aeabi_d2f+0x5e>
 8002378:	2080      	movs	r0, #128	; 0x80
 800237a:	03c0      	lsls	r0, r0, #15
 800237c:	4330      	orrs	r0, r6
 800237e:	22ff      	movs	r2, #255	; 0xff
 8002380:	e7e9      	b.n	8002356 <__aeabi_d2f+0x62>
 8002382:	2400      	movs	r4, #0
 8002384:	2300      	movs	r3, #0
 8002386:	025b      	lsls	r3, r3, #9
 8002388:	0a58      	lsrs	r0, r3, #9
 800238a:	b2e2      	uxtb	r2, r4
 800238c:	e7e3      	b.n	8002356 <__aeabi_d2f+0x62>
 800238e:	08db      	lsrs	r3, r3, #3
 8002390:	003c      	movs	r4, r7
 8002392:	e7f8      	b.n	8002386 <__aeabi_d2f+0x92>
 8002394:	003b      	movs	r3, r7
 8002396:	3317      	adds	r3, #23
 8002398:	dbf3      	blt.n	8002382 <__aeabi_d2f+0x8e>
 800239a:	2380      	movs	r3, #128	; 0x80
 800239c:	041b      	lsls	r3, r3, #16
 800239e:	4333      	orrs	r3, r6
 80023a0:	261e      	movs	r6, #30
 80023a2:	1bf6      	subs	r6, r6, r7
 80023a4:	2e1f      	cmp	r6, #31
 80023a6:	dd14      	ble.n	80023d2 <__aeabi_d2f+0xde>
 80023a8:	2202      	movs	r2, #2
 80023aa:	4252      	negs	r2, r2
 80023ac:	1bd7      	subs	r7, r2, r7
 80023ae:	001a      	movs	r2, r3
 80023b0:	40fa      	lsrs	r2, r7
 80023b2:	0017      	movs	r7, r2
 80023b4:	2e20      	cmp	r6, #32
 80023b6:	d004      	beq.n	80023c2 <__aeabi_d2f+0xce>
 80023b8:	4a0e      	ldr	r2, [pc, #56]	; (80023f4 <__aeabi_d2f+0x100>)
 80023ba:	4694      	mov	ip, r2
 80023bc:	4464      	add	r4, ip
 80023be:	40a3      	lsls	r3, r4
 80023c0:	431d      	orrs	r5, r3
 80023c2:	002b      	movs	r3, r5
 80023c4:	1e5d      	subs	r5, r3, #1
 80023c6:	41ab      	sbcs	r3, r5
 80023c8:	2207      	movs	r2, #7
 80023ca:	433b      	orrs	r3, r7
 80023cc:	401a      	ands	r2, r3
 80023ce:	2700      	movs	r7, #0
 80023d0:	e7ad      	b.n	800232e <__aeabi_d2f+0x3a>
 80023d2:	4a09      	ldr	r2, [pc, #36]	; (80023f8 <__aeabi_d2f+0x104>)
 80023d4:	0028      	movs	r0, r5
 80023d6:	18a2      	adds	r2, r4, r2
 80023d8:	4095      	lsls	r5, r2
 80023da:	4093      	lsls	r3, r2
 80023dc:	1e6c      	subs	r4, r5, #1
 80023de:	41a5      	sbcs	r5, r4
 80023e0:	40f0      	lsrs	r0, r6
 80023e2:	2207      	movs	r2, #7
 80023e4:	432b      	orrs	r3, r5
 80023e6:	4303      	orrs	r3, r0
 80023e8:	401a      	ands	r2, r3
 80023ea:	2700      	movs	r7, #0
 80023ec:	e79f      	b.n	800232e <__aeabi_d2f+0x3a>
 80023ee:	46c0      	nop			; (mov r8, r8)
 80023f0:	fffffc80 	.word	0xfffffc80
 80023f4:	fffffca2 	.word	0xfffffca2
 80023f8:	fffffc82 	.word	0xfffffc82

080023fc <__clzsi2>:
 80023fc:	211c      	movs	r1, #28
 80023fe:	2301      	movs	r3, #1
 8002400:	041b      	lsls	r3, r3, #16
 8002402:	4298      	cmp	r0, r3
 8002404:	d301      	bcc.n	800240a <__clzsi2+0xe>
 8002406:	0c00      	lsrs	r0, r0, #16
 8002408:	3910      	subs	r1, #16
 800240a:	0a1b      	lsrs	r3, r3, #8
 800240c:	4298      	cmp	r0, r3
 800240e:	d301      	bcc.n	8002414 <__clzsi2+0x18>
 8002410:	0a00      	lsrs	r0, r0, #8
 8002412:	3908      	subs	r1, #8
 8002414:	091b      	lsrs	r3, r3, #4
 8002416:	4298      	cmp	r0, r3
 8002418:	d301      	bcc.n	800241e <__clzsi2+0x22>
 800241a:	0900      	lsrs	r0, r0, #4
 800241c:	3904      	subs	r1, #4
 800241e:	a202      	add	r2, pc, #8	; (adr r2, 8002428 <__clzsi2+0x2c>)
 8002420:	5c10      	ldrb	r0, [r2, r0]
 8002422:	1840      	adds	r0, r0, r1
 8002424:	4770      	bx	lr
 8002426:	46c0      	nop			; (mov r8, r8)
 8002428:	02020304 	.word	0x02020304
 800242c:	01010101 	.word	0x01010101
	...

08002438 <__clzdi2>:
 8002438:	b510      	push	{r4, lr}
 800243a:	2900      	cmp	r1, #0
 800243c:	d103      	bne.n	8002446 <__clzdi2+0xe>
 800243e:	f7ff ffdd 	bl	80023fc <__clzsi2>
 8002442:	3020      	adds	r0, #32
 8002444:	e002      	b.n	800244c <__clzdi2+0x14>
 8002446:	1c08      	adds	r0, r1, #0
 8002448:	f7ff ffd8 	bl	80023fc <__clzsi2>
 800244c:	bd10      	pop	{r4, pc}
 800244e:	46c0      	nop			; (mov r8, r8)

08002450 <HAL_InitTick>:
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
  HAL_StatusTypeDef  status = HAL_OK;

  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock/1000UL) != 0U)
 8002450:	21fa      	movs	r1, #250	; 0xfa
 8002452:	4b0a      	ldr	r3, [pc, #40]	; (800247c <HAL_InitTick+0x2c>)
{
 8002454:	b510      	push	{r4, lr}
  if (HAL_SYSTICK_Config(SystemCoreClock/1000UL) != 0U)
 8002456:	0089      	lsls	r1, r1, #2
{
 8002458:	0004      	movs	r4, r0
  if (HAL_SYSTICK_Config(SystemCoreClock/1000UL) != 0U)
 800245a:	6818      	ldr	r0, [r3, #0]
 800245c:	f7fd fe66 	bl	800012c <__udivsi3>
 8002460:	f000 f876 	bl	8002550 <HAL_SYSTICK_Config>
  {
    status = HAL_ERROR;
 8002464:	2301      	movs	r3, #1
  if (HAL_SYSTICK_Config(SystemCoreClock/1000UL) != 0U)
 8002466:	2800      	cmp	r0, #0
 8002468:	d105      	bne.n	8002476 <HAL_InitTick+0x26>
  }
  else
  {
    /*Configure the SysTick IRQ priority */
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0);
 800246a:	2200      	movs	r2, #0
 800246c:	0021      	movs	r1, r4
 800246e:	3801      	subs	r0, #1
 8002470:	f000 f838 	bl	80024e4 <HAL_NVIC_SetPriority>
 8002474:	2300      	movs	r3, #0
  }

  /* Return function status */
  return status;
}
 8002476:	0018      	movs	r0, r3
 8002478:	bd10      	pop	{r4, pc}
 800247a:	46c0      	nop			; (mov r8, r8)
 800247c:	20000010 	.word	0x20000010

08002480 <HAL_Init>:
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 8002480:	2140      	movs	r1, #64	; 0x40
 8002482:	4a08      	ldr	r2, [pc, #32]	; (80024a4 <HAL_Init+0x24>)
{
 8002484:	b510      	push	{r4, lr}
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 8002486:	6813      	ldr	r3, [r2, #0]
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002488:	2000      	movs	r0, #0
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 800248a:	430b      	orrs	r3, r1
 800248c:	6013      	str	r3, [r2, #0]
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800248e:	f7ff ffdf 	bl	8002450 <HAL_InitTick>
 8002492:	1e04      	subs	r4, r0, #0
 8002494:	d002      	beq.n	800249c <HAL_Init+0x1c>
    status = HAL_ERROR;
 8002496:	2401      	movs	r4, #1
}
 8002498:	0020      	movs	r0, r4
 800249a:	bd10      	pop	{r4, pc}
    HAL_MspInit();
 800249c:	f001 fd34 	bl	8003f08 <HAL_MspInit>
 80024a0:	e7fa      	b.n	8002498 <HAL_Init+0x18>
 80024a2:	46c0      	nop			; (mov r8, r8)
 80024a4:	40022000 	.word	0x40022000

080024a8 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick++;
 80024a8:	4a02      	ldr	r2, [pc, #8]	; (80024b4 <HAL_IncTick+0xc>)
 80024aa:	6813      	ldr	r3, [r2, #0]
 80024ac:	3301      	adds	r3, #1
 80024ae:	6013      	str	r3, [r2, #0]
}
 80024b0:	4770      	bx	lr
 80024b2:	46c0      	nop			; (mov r8, r8)
 80024b4:	2000022c 	.word	0x2000022c

080024b8 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 80024b8:	4b01      	ldr	r3, [pc, #4]	; (80024c0 <HAL_GetTick+0x8>)
 80024ba:	6818      	ldr	r0, [r3, #0]
}
 80024bc:	4770      	bx	lr
 80024be:	46c0      	nop			; (mov r8, r8)
 80024c0:	2000022c 	.word	0x2000022c

080024c4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80024c4:	b570      	push	{r4, r5, r6, lr}
 80024c6:	0004      	movs	r4, r0
  uint32_t tickstart = HAL_GetTick();
 80024c8:	f7ff fff6 	bl	80024b8 <HAL_GetTick>
  uint32_t wait = Delay;

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
  {
    wait++;
 80024cc:	1c63      	adds	r3, r4, #1
 80024ce:	1e5a      	subs	r2, r3, #1
 80024d0:	4193      	sbcs	r3, r2
  uint32_t tickstart = HAL_GetTick();
 80024d2:	0005      	movs	r5, r0
    wait++;
 80024d4:	18e4      	adds	r4, r4, r3
  }

  while((HAL_GetTick() - tickstart) < wait)
 80024d6:	f7ff ffef 	bl	80024b8 <HAL_GetTick>
 80024da:	1b40      	subs	r0, r0, r5
 80024dc:	42a0      	cmp	r0, r4
 80024de:	d3fa      	bcc.n	80024d6 <HAL_Delay+0x12>
  {
  }
}
 80024e0:	bd70      	pop	{r4, r5, r6, pc}
 80024e2:	46c0      	nop			; (mov r8, r8)

080024e4 <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80024e4:	22ff      	movs	r2, #255	; 0xff
 80024e6:	2303      	movs	r3, #3
 80024e8:	b530      	push	{r4, r5, lr}
 80024ea:	0014      	movs	r4, r2
 80024ec:	b2c5      	uxtb	r5, r0
 80024ee:	402b      	ands	r3, r5
 80024f0:	00db      	lsls	r3, r3, #3
 80024f2:	409c      	lsls	r4, r3
 80024f4:	0189      	lsls	r1, r1, #6
 80024f6:	400a      	ands	r2, r1
 80024f8:	43e4      	mvns	r4, r4
 80024fa:	409a      	lsls	r2, r3
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) < 0)
 80024fc:	2800      	cmp	r0, #0
 80024fe:	db0b      	blt.n	8002518 <HAL_NVIC_SetPriority+0x34>
 8002500:	4b0c      	ldr	r3, [pc, #48]	; (8002534 <HAL_NVIC_SetPriority+0x50>)
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
  else
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002502:	0880      	lsrs	r0, r0, #2
 8002504:	469c      	mov	ip, r3
 8002506:	23c0      	movs	r3, #192	; 0xc0
 8002508:	0080      	lsls	r0, r0, #2
 800250a:	4460      	add	r0, ip
 800250c:	009b      	lsls	r3, r3, #2
 800250e:	58c1      	ldr	r1, [r0, r3]
 8002510:	400c      	ands	r4, r1
 8002512:	4322      	orrs	r2, r4
 8002514:	50c2      	str	r2, [r0, r3]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
}
 8002516:	bd30      	pop	{r4, r5, pc}
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002518:	230f      	movs	r3, #15
 800251a:	4907      	ldr	r1, [pc, #28]	; (8002538 <HAL_NVIC_SetPriority+0x54>)
 800251c:	402b      	ands	r3, r5
 800251e:	468c      	mov	ip, r1
 8002520:	3b08      	subs	r3, #8
 8002522:	089b      	lsrs	r3, r3, #2
 8002524:	009b      	lsls	r3, r3, #2
 8002526:	4463      	add	r3, ip
 8002528:	69d9      	ldr	r1, [r3, #28]
 800252a:	400c      	ands	r4, r1
 800252c:	4322      	orrs	r2, r4
 800252e:	61da      	str	r2, [r3, #28]
 8002530:	e7f1      	b.n	8002516 <HAL_NVIC_SetPriority+0x32>
 8002532:	46c0      	nop			; (mov r8, r8)
 8002534:	e000e100 	.word	0xe000e100
 8002538:	e000ed00 	.word	0xe000ed00

0800253c <HAL_NVIC_EnableIRQ>:
  NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 800253c:	231f      	movs	r3, #31
 800253e:	4018      	ands	r0, r3
 8002540:	3b1e      	subs	r3, #30
 8002542:	4083      	lsls	r3, r0
 8002544:	4a01      	ldr	r2, [pc, #4]	; (800254c <HAL_NVIC_EnableIRQ+0x10>)
 8002546:	6013      	str	r3, [r2, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8002548:	4770      	bx	lr
 800254a:	46c0      	nop			; (mov r8, r8)
 800254c:	e000e100 	.word	0xe000e100

08002550 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002550:	4a0a      	ldr	r2, [pc, #40]	; (800257c <HAL_SYSTICK_Config+0x2c>)
 8002552:	1e43      	subs	r3, r0, #1
  {
    return (1UL);                                                   /* Reload value impossible */
 8002554:	2001      	movs	r0, #1
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002556:	4293      	cmp	r3, r2
 8002558:	d80e      	bhi.n	8002578 <HAL_SYSTICK_Config+0x28>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800255a:	21c0      	movs	r1, #192	; 0xc0
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800255c:	4a08      	ldr	r2, [pc, #32]	; (8002580 <HAL_SYSTICK_Config+0x30>)
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800255e:	4809      	ldr	r0, [pc, #36]	; (8002584 <HAL_SYSTICK_Config+0x34>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002560:	6053      	str	r3, [r2, #4]
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002562:	6a03      	ldr	r3, [r0, #32]
 8002564:	0609      	lsls	r1, r1, #24
 8002566:	021b      	lsls	r3, r3, #8
 8002568:	0a1b      	lsrs	r3, r3, #8
 800256a:	430b      	orrs	r3, r1
 800256c:	6203      	str	r3, [r0, #32]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800256e:	2300      	movs	r3, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002570:	2000      	movs	r0, #0
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002572:	6093      	str	r3, [r2, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002574:	3307      	adds	r3, #7
 8002576:	6013      	str	r3, [r2, #0]
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8002578:	4770      	bx	lr
 800257a:	46c0      	nop			; (mov r8, r8)
 800257c:	00ffffff 	.word	0x00ffffff
 8002580:	e000e010 	.word	0xe000e010
 8002584:	e000ed00 	.word	0xe000ed00

08002588 <HAL_DMA_Abort_IT>:
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
  HAL_StatusTypeDef status = HAL_OK;

  if(HAL_DMA_STATE_BUSY != hdma->State)
 8002588:	2325      	movs	r3, #37	; 0x25
{
 800258a:	b570      	push	{r4, r5, r6, lr}
  if(HAL_DMA_STATE_BUSY != hdma->State)
 800258c:	5cc2      	ldrb	r2, [r0, r3]
 800258e:	2a02      	cmp	r2, #2
 8002590:	d003      	beq.n	800259a <HAL_DMA_Abort_IT+0x12>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002592:	3b21      	subs	r3, #33	; 0x21
 8002594:	63c3      	str	r3, [r0, #60]	; 0x3c

    status = HAL_ERROR;
 8002596:	2001      	movs	r0, #1
    {
      hdma->XferAbortCallback(hdma);
    }
  }
  return status;
}
 8002598:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800259a:	240e      	movs	r4, #14
 800259c:	6802      	ldr	r2, [r0, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 800259e:	6c45      	ldr	r5, [r0, #68]	; 0x44
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80025a0:	6811      	ldr	r1, [r2, #0]
 80025a2:	43a1      	bics	r1, r4
 80025a4:	6011      	str	r1, [r2, #0]
    __HAL_DMA_DISABLE(hdma);
 80025a6:	2101      	movs	r1, #1
 80025a8:	6814      	ldr	r4, [r2, #0]
 80025aa:	438c      	bics	r4, r1
 80025ac:	6014      	str	r4, [r2, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 80025ae:	221c      	movs	r2, #28
 80025b0:	402a      	ands	r2, r5
 80025b2:	000d      	movs	r5, r1
 80025b4:	4095      	lsls	r5, r2
 80025b6:	6c04      	ldr	r4, [r0, #64]	; 0x40
    __HAL_UNLOCK(hdma);
 80025b8:	2200      	movs	r2, #0
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 80025ba:	6065      	str	r5, [r4, #4]
    hdma->State = HAL_DMA_STATE_READY;
 80025bc:	54c1      	strb	r1, [r0, r3]
    __HAL_UNLOCK(hdma);
 80025be:	2324      	movs	r3, #36	; 0x24
 80025c0:	54c2      	strb	r2, [r0, r3]
    if(hdma->XferAbortCallback != NULL)
 80025c2:	6b83      	ldr	r3, [r0, #56]	; 0x38
 80025c4:	2b00      	cmp	r3, #0
 80025c6:	d002      	beq.n	80025ce <HAL_DMA_Abort_IT+0x46>
      hdma->XferAbortCallback(hdma);
 80025c8:	4798      	blx	r3
  HAL_StatusTypeDef status = HAL_OK;
 80025ca:	2000      	movs	r0, #0
 80025cc:	e7e4      	b.n	8002598 <HAL_DMA_Abort_IT+0x10>
 80025ce:	2000      	movs	r0, #0
 80025d0:	e7e2      	b.n	8002598 <HAL_DMA_Abort_IT+0x10>
 80025d2:	46c0      	nop			; (mov r8, r8)

080025d4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80025d4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80025d6:	46de      	mov	lr, fp
 80025d8:	4657      	mov	r7, sl
 80025da:	464e      	mov	r6, r9
 80025dc:	4645      	mov	r5, r8
 80025de:	b5e0      	push	{r5, r6, r7, lr}
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx,(GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 80025e0:	680b      	ldr	r3, [r1, #0]
{
 80025e2:	b083      	sub	sp, #12
  while (((GPIO_Init->Pin) >> position) != 0)
 80025e4:	469c      	mov	ip, r3
 80025e6:	2b00      	cmp	r3, #0
 80025e8:	d100      	bne.n	80025ec <HAL_GPIO_Init+0x18>
 80025ea:	e084      	b.n	80026f6 <HAL_GPIO_Init+0x122>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 80025ec:	2301      	movs	r3, #1
 80025ee:	469a      	mov	sl, r3
        CLEAR_BIT(temp, ((uint32_t)0x0FU) << (4U * (position & 0x03U)));
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2U] = temp;
                  
        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80025f0:	4b68      	ldr	r3, [pc, #416]	; (8002794 <HAL_GPIO_Init+0x1c0>)
  uint32_t position = 0x00U;
 80025f2:	2200      	movs	r2, #0
        temp = EXTI->IMR;
 80025f4:	4698      	mov	r8, r3
 80025f6:	4663      	mov	r3, ip
 80025f8:	9101      	str	r1, [sp, #4]
 80025fa:	9300      	str	r3, [sp, #0]
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 80025fc:	4654      	mov	r4, sl
 80025fe:	4094      	lsls	r4, r2
 8002600:	9d00      	ldr	r5, [sp, #0]
 8002602:	4025      	ands	r5, r4
    if(iocurrent)
 8002604:	d073      	beq.n	80026ee <HAL_GPIO_Init+0x11a>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD)) 
 8002606:	9b01      	ldr	r3, [sp, #4]
 8002608:	2710      	movs	r7, #16
 800260a:	685b      	ldr	r3, [r3, #4]
 800260c:	0019      	movs	r1, r3
 800260e:	43b9      	bics	r1, r7
 8002610:	4689      	mov	r9, r1
 8002612:	2902      	cmp	r1, #2
 8002614:	d100      	bne.n	8002618 <HAL_GPIO_Init+0x44>
 8002616:	e075      	b.n	8002704 <HAL_GPIO_Init+0x130>
 8002618:	0051      	lsls	r1, r2, #1
 800261a:	468c      	mov	ip, r1
 800261c:	2103      	movs	r1, #3
 800261e:	4666      	mov	r6, ip
 8002620:	40b1      	lsls	r1, r6
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002622:	2601      	movs	r6, #1
 8002624:	4276      	negs	r6, r6
 8002626:	46b3      	mov	fp, r6
 8002628:	44d9      	add	r9, fp
 800262a:	464e      	mov	r6, r9
 800262c:	43c9      	mvns	r1, r1
 800262e:	2e01      	cmp	r6, #1
 8002630:	d800      	bhi.n	8002634 <HAL_GPIO_Init+0x60>
 8002632:	e087      	b.n	8002744 <HAL_GPIO_Init+0x170>
      temp = GPIOx->MODER;
 8002634:	6804      	ldr	r4, [r0, #0]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002636:	4667      	mov	r7, ip
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8002638:	400c      	ands	r4, r1
 800263a:	46a1      	mov	r9, r4
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800263c:	2403      	movs	r4, #3
 800263e:	401c      	ands	r4, r3
 8002640:	40bc      	lsls	r4, r7
 8002642:	464f      	mov	r7, r9
 8002644:	433c      	orrs	r4, r7
      temp |= ((GPIO_Init->Pull) << (position * 2U)); 
 8002646:	4667      	mov	r7, ip
      GPIOx->MODER = temp;
 8002648:	6004      	str	r4, [r0, #0]
      temp = GPIOx->PUPDR;
 800264a:	68c4      	ldr	r4, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800264c:	400c      	ands	r4, r1
      temp |= ((GPIO_Init->Pull) << (position * 2U)); 
 800264e:	9901      	ldr	r1, [sp, #4]
 8002650:	6889      	ldr	r1, [r1, #8]
 8002652:	40b9      	lsls	r1, r7
 8002654:	4321      	orrs	r1, r4
      GPIOx->PUPDR = temp;
 8002656:	60c1      	str	r1, [r0, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
 8002658:	2180      	movs	r1, #128	; 0x80
 800265a:	0549      	lsls	r1, r1, #21
 800265c:	420b      	tst	r3, r1
 800265e:	d046      	beq.n	80026ee <HAL_GPIO_Init+0x11a>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002660:	4656      	mov	r6, sl
        CLEAR_BIT(temp, ((uint32_t)0x0FU) << (4U * (position & 0x03U)));
 8002662:	2703      	movs	r7, #3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002664:	4c4c      	ldr	r4, [pc, #304]	; (8002798 <HAL_GPIO_Init+0x1c4>)
        CLEAR_BIT(temp, ((uint32_t)0x0FU) << (4U * (position & 0x03U)));
 8002666:	4017      	ands	r7, r2
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002668:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800266a:	4331      	orrs	r1, r6
 800266c:	6361      	str	r1, [r4, #52]	; 0x34
 800266e:	4c4b      	ldr	r4, [pc, #300]	; (800279c <HAL_GPIO_Init+0x1c8>)
        CLEAR_BIT(temp, ((uint32_t)0x0FU) << (4U * (position & 0x03U)));
 8002670:	00be      	lsls	r6, r7, #2
 8002672:	46a4      	mov	ip, r4
 8002674:	270f      	movs	r7, #15
        temp = SYSCFG->EXTICR[position >> 2U];
 8002676:	0891      	lsrs	r1, r2, #2
 8002678:	0089      	lsls	r1, r1, #2
 800267a:	4461      	add	r1, ip
        CLEAR_BIT(temp, ((uint32_t)0x0FU) << (4U * (position & 0x03U)));
 800267c:	40b7      	lsls	r7, r6
 800267e:	46b4      	mov	ip, r6
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8002680:	26a0      	movs	r6, #160	; 0xa0
        temp = SYSCFG->EXTICR[position >> 2U];
 8002682:	688c      	ldr	r4, [r1, #8]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8002684:	05f6      	lsls	r6, r6, #23
        CLEAR_BIT(temp, ((uint32_t)0x0FU) << (4U * (position & 0x03U)));
 8002686:	43bc      	bics	r4, r7
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8002688:	42b0      	cmp	r0, r6
 800268a:	d015      	beq.n	80026b8 <HAL_GPIO_Init+0xe4>
 800268c:	4e44      	ldr	r6, [pc, #272]	; (80027a0 <HAL_GPIO_Init+0x1cc>)
 800268e:	42b0      	cmp	r0, r6
 8002690:	d100      	bne.n	8002694 <HAL_GPIO_Init+0xc0>
 8002692:	e075      	b.n	8002780 <HAL_GPIO_Init+0x1ac>
 8002694:	4e43      	ldr	r6, [pc, #268]	; (80027a4 <HAL_GPIO_Init+0x1d0>)
 8002696:	46b1      	mov	r9, r6
 8002698:	2602      	movs	r6, #2
 800269a:	4548      	cmp	r0, r9
 800269c:	d009      	beq.n	80026b2 <HAL_GPIO_Init+0xde>
 800269e:	4e42      	ldr	r6, [pc, #264]	; (80027a8 <HAL_GPIO_Init+0x1d4>)
 80026a0:	42b0      	cmp	r0, r6
 80026a2:	d100      	bne.n	80026a6 <HAL_GPIO_Init+0xd2>
 80026a4:	e071      	b.n	800278a <HAL_GPIO_Init+0x1b6>
 80026a6:	4e41      	ldr	r6, [pc, #260]	; (80027ac <HAL_GPIO_Init+0x1d8>)
 80026a8:	46b1      	mov	r9, r6
 80026aa:	2605      	movs	r6, #5
 80026ac:	4548      	cmp	r0, r9
 80026ae:	d000      	beq.n	80026b2 <HAL_GPIO_Init+0xde>
 80026b0:	2606      	movs	r6, #6
 80026b2:	4667      	mov	r7, ip
 80026b4:	40be      	lsls	r6, r7
 80026b6:	4334      	orrs	r4, r6
        SYSCFG->EXTICR[position >> 2U] = temp;
 80026b8:	608c      	str	r4, [r1, #8]
        temp = EXTI->IMR;
 80026ba:	4641      	mov	r1, r8
        temp &= ~((uint32_t)iocurrent);
 80026bc:	43ec      	mvns	r4, r5
        temp = EXTI->IMR;
 80026be:	6809      	ldr	r1, [r1, #0]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80026c0:	03de      	lsls	r6, r3, #15
 80026c2:	d45b      	bmi.n	800277c <HAL_GPIO_Init+0x1a8>
        temp &= ~((uint32_t)iocurrent);
 80026c4:	4021      	ands	r1, r4
        {
          temp |= iocurrent;
        }
        EXTI->IMR = temp;
 80026c6:	4646      	mov	r6, r8
 80026c8:	6031      	str	r1, [r6, #0]

        temp = EXTI->EMR;
 80026ca:	6871      	ldr	r1, [r6, #4]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80026cc:	039e      	lsls	r6, r3, #14
 80026ce:	d453      	bmi.n	8002778 <HAL_GPIO_Init+0x1a4>
        temp &= ~((uint32_t)iocurrent);
 80026d0:	4021      	ands	r1, r4
        {
          temp |= iocurrent;
        }
        EXTI->EMR = temp;
 80026d2:	4646      	mov	r6, r8
 80026d4:	6071      	str	r1, [r6, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80026d6:	68b1      	ldr	r1, [r6, #8]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80026d8:	02de      	lsls	r6, r3, #11
 80026da:	d44b      	bmi.n	8002774 <HAL_GPIO_Init+0x1a0>
        temp &= ~((uint32_t)iocurrent);
 80026dc:	4021      	ands	r1, r4
        {
          temp |= iocurrent;
        }
        EXTI->RTSR = temp;
 80026de:	4646      	mov	r6, r8
 80026e0:	60b1      	str	r1, [r6, #8]

        temp = EXTI->FTSR;
 80026e2:	68f1      	ldr	r1, [r6, #12]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80026e4:	029b      	lsls	r3, r3, #10
 80026e6:	d443      	bmi.n	8002770 <HAL_GPIO_Init+0x19c>
        temp &= ~((uint32_t)iocurrent);
 80026e8:	4021      	ands	r1, r4
        {
          temp |= iocurrent;
        }
        EXTI->FTSR = temp;
 80026ea:	4643      	mov	r3, r8
 80026ec:	60d9      	str	r1, [r3, #12]
  while (((GPIO_Init->Pin) >> position) != 0)
 80026ee:	9b00      	ldr	r3, [sp, #0]
      }
    }
    position++;
 80026f0:	3201      	adds	r2, #1
  while (((GPIO_Init->Pin) >> position) != 0)
 80026f2:	40d3      	lsrs	r3, r2
 80026f4:	d182      	bne.n	80025fc <HAL_GPIO_Init+0x28>
  }
}
 80026f6:	b003      	add	sp, #12
 80026f8:	bc3c      	pop	{r2, r3, r4, r5}
 80026fa:	4690      	mov	r8, r2
 80026fc:	4699      	mov	r9, r3
 80026fe:	46a2      	mov	sl, r4
 8002700:	46ab      	mov	fp, r5
 8002702:	bdf0      	pop	{r4, r5, r6, r7, pc}
        temp = GPIOx->AFR[position >> 3U];
 8002704:	08d1      	lsrs	r1, r2, #3
 8002706:	0089      	lsls	r1, r1, #2
 8002708:	1841      	adds	r1, r0, r1
 800270a:	6a0e      	ldr	r6, [r1, #32]
 800270c:	46b1      	mov	r9, r6
        temp &= ~((uint32_t)0xFU << ((uint32_t)(position & (uint32_t)0x07U) * 4U)) ;
 800270e:	2607      	movs	r6, #7
 8002710:	0037      	movs	r7, r6
 8002712:	4017      	ands	r7, r2
 8002714:	00be      	lsls	r6, r7, #2
 8002716:	270f      	movs	r7, #15
 8002718:	40b7      	lsls	r7, r6
 800271a:	46bb      	mov	fp, r7
 800271c:	46b4      	mov	ip, r6
 800271e:	464f      	mov	r7, r9
 8002720:	465e      	mov	r6, fp
 8002722:	43b7      	bics	r7, r6
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U)) ;
 8002724:	9e01      	ldr	r6, [sp, #4]
        temp &= ~((uint32_t)0xFU << ((uint32_t)(position & (uint32_t)0x07U) * 4U)) ;
 8002726:	46b9      	mov	r9, r7
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U)) ;
 8002728:	6937      	ldr	r7, [r6, #16]
 800272a:	4666      	mov	r6, ip
 800272c:	40b7      	lsls	r7, r6
 800272e:	46bc      	mov	ip, r7
 8002730:	464f      	mov	r7, r9
 8002732:	4666      	mov	r6, ip
 8002734:	4337      	orrs	r7, r6
        GPIOx->AFR[position >> 3U] = temp;
 8002736:	620f      	str	r7, [r1, #32]
 8002738:	0051      	lsls	r1, r2, #1
 800273a:	468c      	mov	ip, r1
 800273c:	2103      	movs	r1, #3
 800273e:	4666      	mov	r6, ip
 8002740:	40b1      	lsls	r1, r6
 8002742:	43c9      	mvns	r1, r1
        temp = GPIOx->OSPEEDR;
 8002744:	6887      	ldr	r7, [r0, #8]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002746:	9e01      	ldr	r6, [sp, #4]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 8002748:	400f      	ands	r7, r1
 800274a:	46bb      	mov	fp, r7
        temp |= (GPIO_Init->Speed << (position * 2U));
 800274c:	68f7      	ldr	r7, [r6, #12]
 800274e:	4666      	mov	r6, ip
 8002750:	40b7      	lsls	r7, r6
 8002752:	46b9      	mov	r9, r7
 8002754:	465f      	mov	r7, fp
 8002756:	464e      	mov	r6, r9
 8002758:	4337      	orrs	r7, r6
        GPIOx->OSPEEDR = temp;
 800275a:	6087      	str	r7, [r0, #8]
        temp= GPIOx->OTYPER;
 800275c:	6846      	ldr	r6, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800275e:	0037      	movs	r7, r6
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8002760:	4656      	mov	r6, sl
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002762:	43a7      	bics	r7, r4
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8002764:	091c      	lsrs	r4, r3, #4
 8002766:	4034      	ands	r4, r6
 8002768:	4094      	lsls	r4, r2
 800276a:	433c      	orrs	r4, r7
        GPIOx->OTYPER = temp;
 800276c:	6044      	str	r4, [r0, #4]
 800276e:	e761      	b.n	8002634 <HAL_GPIO_Init+0x60>
          temp |= iocurrent;
 8002770:	4329      	orrs	r1, r5
 8002772:	e7ba      	b.n	80026ea <HAL_GPIO_Init+0x116>
          temp |= iocurrent;
 8002774:	4329      	orrs	r1, r5
 8002776:	e7b2      	b.n	80026de <HAL_GPIO_Init+0x10a>
          temp |= iocurrent;
 8002778:	4329      	orrs	r1, r5
 800277a:	e7aa      	b.n	80026d2 <HAL_GPIO_Init+0xfe>
          temp |= iocurrent;
 800277c:	4329      	orrs	r1, r5
 800277e:	e7a2      	b.n	80026c6 <HAL_GPIO_Init+0xf2>
 8002780:	4656      	mov	r6, sl
 8002782:	4667      	mov	r7, ip
 8002784:	40be      	lsls	r6, r7
 8002786:	4334      	orrs	r4, r6
 8002788:	e796      	b.n	80026b8 <HAL_GPIO_Init+0xe4>
 800278a:	2603      	movs	r6, #3
 800278c:	4667      	mov	r7, ip
 800278e:	40be      	lsls	r6, r7
 8002790:	4334      	orrs	r4, r6
 8002792:	e791      	b.n	80026b8 <HAL_GPIO_Init+0xe4>
 8002794:	40010400 	.word	0x40010400
 8002798:	40021000 	.word	0x40021000
 800279c:	40010000 	.word	0x40010000
 80027a0:	50000400 	.word	0x50000400
 80027a4:	50000800 	.word	0x50000800
 80027a8:	50000c00 	.word	0x50000c00
 80027ac:	50001c00 	.word	0x50001c00

080027b0 <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;
  
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx,GPIO_Pin));
  
  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80027b0:	6900      	ldr	r0, [r0, #16]
 80027b2:	4008      	ands	r0, r1
 80027b4:	1e41      	subs	r1, r0, #1
 80027b6:	4188      	sbcs	r0, r1
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
 80027b8:	b2c0      	uxtb	r0, r0
}
 80027ba:	4770      	bx	lr

080027bc <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx,GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));
  
  if(PinState != GPIO_PIN_RESET)
 80027bc:	2a00      	cmp	r2, #0
 80027be:	d101      	bne.n	80027c4 <HAL_GPIO_WritePin+0x8>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
 80027c0:	6281      	str	r1, [r0, #40]	; 0x28
  }
}
 80027c2:	4770      	bx	lr
    GPIOx->BSRR = GPIO_Pin;
 80027c4:	6181      	str	r1, [r0, #24]
 80027c6:	e7fc      	b.n	80027c2 <HAL_GPIO_WritePin+0x6>

080027c8 <HAL_GPIO_TogglePin>:
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx,GPIO_Pin));

  GPIOx->ODR ^= GPIO_Pin;
 80027c8:	6943      	ldr	r3, [r0, #20]
 80027ca:	4059      	eors	r1, r3
 80027cc:	6141      	str	r1, [r0, #20]
}
 80027ce:	4770      	bx	lr

080027d0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80027d0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80027d2:	46d6      	mov	lr, sl
 80027d4:	464f      	mov	r7, r9
 80027d6:	4646      	mov	r6, r8
 80027d8:	b5c0      	push	{r6, r7, lr}
 80027da:	0004      	movs	r4, r0
 80027dc:	b082      	sub	sp, #8
  uint32_t hsi_state;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check the parameters */
  if(RCC_OscInitStruct == NULL)
 80027de:	2800      	cmp	r0, #0
 80027e0:	d100      	bne.n	80027e4 <HAL_RCC_OscConfig+0x14>
 80027e2:	e145      	b.n	8002a70 <HAL_RCC_OscConfig+0x2a0>
    return HAL_ERROR;
  }

  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80027e4:	250c      	movs	r5, #12
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80027e6:	2680      	movs	r6, #128	; 0x80
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80027e8:	4bba      	ldr	r3, [pc, #744]	; (8002ad4 <HAL_RCC_OscConfig+0x304>)
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80027ea:	0276      	lsls	r6, r6, #9
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80027ec:	68da      	ldr	r2, [r3, #12]
 80027ee:	4015      	ands	r5, r2
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80027f0:	68da      	ldr	r2, [r3, #12]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80027f2:	6803      	ldr	r3, [r0, #0]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80027f4:	4016      	ands	r6, r2
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80027f6:	07da      	lsls	r2, r3, #31
 80027f8:	d533      	bpl.n	8002862 <HAL_RCC_OscConfig+0x92>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 80027fa:	2d08      	cmp	r5, #8
 80027fc:	d100      	bne.n	8002800 <HAL_RCC_OscConfig+0x30>
 80027fe:	e12e      	b.n	8002a5e <HAL_RCC_OscConfig+0x28e>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8002800:	2d0c      	cmp	r5, #12
 8002802:	d100      	bne.n	8002806 <HAL_RCC_OscConfig+0x36>
 8002804:	e128      	b.n	8002a58 <HAL_RCC_OscConfig+0x288>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002806:	2080      	movs	r0, #128	; 0x80
 8002808:	6861      	ldr	r1, [r4, #4]
 800280a:	0240      	lsls	r0, r0, #9
 800280c:	4281      	cmp	r1, r0
 800280e:	d100      	bne.n	8002812 <HAL_RCC_OscConfig+0x42>
 8002810:	e1b4      	b.n	8002b7c <HAL_RCC_OscConfig+0x3ac>
 8002812:	22a0      	movs	r2, #160	; 0xa0
 8002814:	02d2      	lsls	r2, r2, #11
 8002816:	4291      	cmp	r1, r2
 8002818:	d100      	bne.n	800281c <HAL_RCC_OscConfig+0x4c>
 800281a:	e288      	b.n	8002d2e <HAL_RCC_OscConfig+0x55e>
 800281c:	4fad      	ldr	r7, [pc, #692]	; (8002ad4 <HAL_RCC_OscConfig+0x304>)
 800281e:	4bae      	ldr	r3, [pc, #696]	; (8002ad8 <HAL_RCC_OscConfig+0x308>)
 8002820:	683a      	ldr	r2, [r7, #0]
 8002822:	401a      	ands	r2, r3
 8002824:	603a      	str	r2, [r7, #0]
 8002826:	683b      	ldr	r3, [r7, #0]
 8002828:	4aac      	ldr	r2, [pc, #688]	; (8002adc <HAL_RCC_OscConfig+0x30c>)
 800282a:	4003      	ands	r3, r0
 800282c:	9301      	str	r3, [sp, #4]
 800282e:	9b01      	ldr	r3, [sp, #4]
 8002830:	683b      	ldr	r3, [r7, #0]
 8002832:	4013      	ands	r3, r2
 8002834:	603b      	str	r3, [r7, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002836:	2900      	cmp	r1, #0
 8002838:	d000      	beq.n	800283c <HAL_RCC_OscConfig+0x6c>
 800283a:	e1a3      	b.n	8002b84 <HAL_RCC_OscConfig+0x3b4>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800283c:	f7ff fe3c 	bl	80024b8 <HAL_GetTick>

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8002840:	2380      	movs	r3, #128	; 0x80
 8002842:	029b      	lsls	r3, r3, #10
        tickstart = HAL_GetTick();
 8002844:	4681      	mov	r9, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8002846:	4698      	mov	r8, r3
 8002848:	e006      	b.n	8002858 <HAL_RCC_OscConfig+0x88>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800284a:	f7ff fe35 	bl	80024b8 <HAL_GetTick>
 800284e:	464b      	mov	r3, r9
 8002850:	1ac0      	subs	r0, r0, r3
 8002852:	2864      	cmp	r0, #100	; 0x64
 8002854:	d900      	bls.n	8002858 <HAL_RCC_OscConfig+0x88>
 8002856:	e1d4      	b.n	8002c02 <HAL_RCC_OscConfig+0x432>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8002858:	4642      	mov	r2, r8
 800285a:	683b      	ldr	r3, [r7, #0]
 800285c:	4213      	tst	r3, r2
 800285e:	d1f4      	bne.n	800284a <HAL_RCC_OscConfig+0x7a>
 8002860:	6823      	ldr	r3, [r4, #0]
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002862:	079a      	lsls	r2, r3, #30
 8002864:	d500      	bpl.n	8002868 <HAL_RCC_OscConfig+0x98>
 8002866:	e0cf      	b.n	8002a08 <HAL_RCC_OscConfig+0x238>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002868:	06da      	lsls	r2, r3, #27
 800286a:	d52a      	bpl.n	80028c2 <HAL_RCC_OscConfig+0xf2>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if((sysclk_source == RCC_CFGR_SWS_MSI) )
 800286c:	2d00      	cmp	r5, #0
 800286e:	d100      	bne.n	8002872 <HAL_RCC_OscConfig+0xa2>
 8002870:	e105      	b.n	8002a7e <HAL_RCC_OscConfig+0x2ae>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002872:	69e3      	ldr	r3, [r4, #28]
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002874:	4e97      	ldr	r6, [pc, #604]	; (8002ad4 <HAL_RCC_OscConfig+0x304>)
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002876:	2b00      	cmp	r3, #0
 8002878:	d100      	bne.n	800287c <HAL_RCC_OscConfig+0xac>
 800287a:	e1ee      	b.n	8002c5a <HAL_RCC_OscConfig+0x48a>
        __HAL_RCC_MSI_ENABLE();
 800287c:	2380      	movs	r3, #128	; 0x80
 800287e:	6832      	ldr	r2, [r6, #0]
 8002880:	005b      	lsls	r3, r3, #1
 8002882:	4313      	orrs	r3, r2
 8002884:	6033      	str	r3, [r6, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002886:	f7ff fe17 	bl	80024b8 <HAL_GetTick>

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 800288a:	2780      	movs	r7, #128	; 0x80
        tickstart = HAL_GetTick();
 800288c:	4680      	mov	r8, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 800288e:	00bf      	lsls	r7, r7, #2
 8002890:	e006      	b.n	80028a0 <HAL_RCC_OscConfig+0xd0>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002892:	f7ff fe11 	bl	80024b8 <HAL_GetTick>
 8002896:	4643      	mov	r3, r8
 8002898:	1ac0      	subs	r0, r0, r3
 800289a:	2802      	cmp	r0, #2
 800289c:	d900      	bls.n	80028a0 <HAL_RCC_OscConfig+0xd0>
 800289e:	e1b0      	b.n	8002c02 <HAL_RCC_OscConfig+0x432>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 80028a0:	6833      	ldr	r3, [r6, #0]
 80028a2:	423b      	tst	r3, r7
 80028a4:	d0f5      	beq.n	8002892 <HAL_RCC_OscConfig+0xc2>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80028a6:	6873      	ldr	r3, [r6, #4]
 80028a8:	4a8d      	ldr	r2, [pc, #564]	; (8002ae0 <HAL_RCC_OscConfig+0x310>)
 80028aa:	4013      	ands	r3, r2
 80028ac:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80028ae:	4313      	orrs	r3, r2
 80028b0:	6073      	str	r3, [r6, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80028b2:	6872      	ldr	r2, [r6, #4]
 80028b4:	6a23      	ldr	r3, [r4, #32]
 80028b6:	0212      	lsls	r2, r2, #8
 80028b8:	061b      	lsls	r3, r3, #24
 80028ba:	0a12      	lsrs	r2, r2, #8
 80028bc:	4313      	orrs	r3, r2
 80028be:	6073      	str	r3, [r6, #4]
 80028c0:	6823      	ldr	r3, [r4, #0]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80028c2:	071a      	lsls	r2, r3, #28
 80028c4:	d519      	bpl.n	80028fa <HAL_RCC_OscConfig+0x12a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80028c6:	6963      	ldr	r3, [r4, #20]
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80028c8:	4e82      	ldr	r6, [pc, #520]	; (8002ad4 <HAL_RCC_OscConfig+0x304>)
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80028ca:	2b00      	cmp	r3, #0
 80028cc:	d100      	bne.n	80028d0 <HAL_RCC_OscConfig+0x100>
 80028ce:	e1af      	b.n	8002c30 <HAL_RCC_OscConfig+0x460>
      __HAL_RCC_LSI_ENABLE();
 80028d0:	2201      	movs	r2, #1
 80028d2:	6d33      	ldr	r3, [r6, #80]	; 0x50
 80028d4:	4313      	orrs	r3, r2
 80028d6:	6533      	str	r3, [r6, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80028d8:	f7ff fdee 	bl	80024b8 <HAL_GetTick>

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80028dc:	2302      	movs	r3, #2
      tickstart = HAL_GetTick();
 80028de:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80028e0:	4698      	mov	r8, r3
 80028e2:	e005      	b.n	80028f0 <HAL_RCC_OscConfig+0x120>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80028e4:	f7ff fde8 	bl	80024b8 <HAL_GetTick>
 80028e8:	1bc0      	subs	r0, r0, r7
 80028ea:	2802      	cmp	r0, #2
 80028ec:	d900      	bls.n	80028f0 <HAL_RCC_OscConfig+0x120>
 80028ee:	e188      	b.n	8002c02 <HAL_RCC_OscConfig+0x432>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80028f0:	4642      	mov	r2, r8
 80028f2:	6d33      	ldr	r3, [r6, #80]	; 0x50
 80028f4:	421a      	tst	r2, r3
 80028f6:	d0f5      	beq.n	80028e4 <HAL_RCC_OscConfig+0x114>
 80028f8:	6823      	ldr	r3, [r4, #0]
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80028fa:	075a      	lsls	r2, r3, #29
 80028fc:	d542      	bpl.n	8002984 <HAL_RCC_OscConfig+0x1b4>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80028fe:	2380      	movs	r3, #128	; 0x80
    FlagStatus       pwrclkchanged = RESET;
 8002900:	2000      	movs	r0, #0
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002902:	4a74      	ldr	r2, [pc, #464]	; (8002ad4 <HAL_RCC_OscConfig+0x304>)
 8002904:	055b      	lsls	r3, r3, #21
 8002906:	6b91      	ldr	r1, [r2, #56]	; 0x38
    FlagStatus       pwrclkchanged = RESET;
 8002908:	4682      	mov	sl, r0
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800290a:	4219      	tst	r1, r3
 800290c:	d104      	bne.n	8002918 <HAL_RCC_OscConfig+0x148>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800290e:	6b91      	ldr	r1, [r2, #56]	; 0x38
 8002910:	430b      	orrs	r3, r1
 8002912:	6393      	str	r3, [r2, #56]	; 0x38
      pwrclkchanged = SET;
 8002914:	2301      	movs	r3, #1
 8002916:	469a      	mov	sl, r3
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002918:	2780      	movs	r7, #128	; 0x80
 800291a:	4e72      	ldr	r6, [pc, #456]	; (8002ae4 <HAL_RCC_OscConfig+0x314>)
 800291c:	007f      	lsls	r7, r7, #1
 800291e:	6833      	ldr	r3, [r6, #0]
 8002920:	423b      	tst	r3, r7
 8002922:	d100      	bne.n	8002926 <HAL_RCC_OscConfig+0x156>
 8002924:	e15d      	b.n	8002be2 <HAL_RCC_OscConfig+0x412>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002926:	2280      	movs	r2, #128	; 0x80
 8002928:	68a3      	ldr	r3, [r4, #8]
 800292a:	0052      	lsls	r2, r2, #1
 800292c:	4293      	cmp	r3, r2
 800292e:	d100      	bne.n	8002932 <HAL_RCC_OscConfig+0x162>
 8002930:	e207      	b.n	8002d42 <HAL_RCC_OscConfig+0x572>
 8002932:	2b00      	cmp	r3, #0
 8002934:	d100      	bne.n	8002938 <HAL_RCC_OscConfig+0x168>
 8002936:	e139      	b.n	8002bac <HAL_RCC_OscConfig+0x3dc>
 8002938:	21a0      	movs	r1, #160	; 0xa0
 800293a:	00c9      	lsls	r1, r1, #3
 800293c:	428b      	cmp	r3, r1
 800293e:	d100      	bne.n	8002942 <HAL_RCC_OscConfig+0x172>
 8002940:	e247      	b.n	8002dd2 <HAL_RCC_OscConfig+0x602>
 8002942:	4b64      	ldr	r3, [pc, #400]	; (8002ad4 <HAL_RCC_OscConfig+0x304>)
 8002944:	4968      	ldr	r1, [pc, #416]	; (8002ae8 <HAL_RCC_OscConfig+0x318>)
 8002946:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002948:	400a      	ands	r2, r1
 800294a:	651a      	str	r2, [r3, #80]	; 0x50
 800294c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800294e:	4967      	ldr	r1, [pc, #412]	; (8002aec <HAL_RCC_OscConfig+0x31c>)
 8002950:	400a      	ands	r2, r1
 8002952:	651a      	str	r2, [r3, #80]	; 0x50
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002954:	f7ff fdb0 	bl	80024b8 <HAL_GetTick>

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002958:	2680      	movs	r6, #128	; 0x80
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800295a:	4b65      	ldr	r3, [pc, #404]	; (8002af0 <HAL_RCC_OscConfig+0x320>)
      tickstart = HAL_GetTick();
 800295c:	4681      	mov	r9, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800295e:	4f5d      	ldr	r7, [pc, #372]	; (8002ad4 <HAL_RCC_OscConfig+0x304>)
 8002960:	00b6      	lsls	r6, r6, #2
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002962:	4698      	mov	r8, r3
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002964:	e006      	b.n	8002974 <HAL_RCC_OscConfig+0x1a4>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002966:	f7ff fda7 	bl	80024b8 <HAL_GetTick>
 800296a:	464b      	mov	r3, r9
 800296c:	1ac0      	subs	r0, r0, r3
 800296e:	4540      	cmp	r0, r8
 8002970:	d900      	bls.n	8002974 <HAL_RCC_OscConfig+0x1a4>
 8002972:	e146      	b.n	8002c02 <HAL_RCC_OscConfig+0x432>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002974:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002976:	4233      	tst	r3, r6
 8002978:	d0f5      	beq.n	8002966 <HAL_RCC_OscConfig+0x196>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800297a:	4653      	mov	r3, sl
 800297c:	2b01      	cmp	r3, #1
 800297e:	d100      	bne.n	8002982 <HAL_RCC_OscConfig+0x1b2>
 8002980:	e1ce      	b.n	8002d20 <HAL_RCC_OscConfig+0x550>
 8002982:	6823      	ldr	r3, [r4, #0]
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002984:	069b      	lsls	r3, r3, #26
 8002986:	d520      	bpl.n	80029ca <HAL_RCC_OscConfig+0x1fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8002988:	69a3      	ldr	r3, [r4, #24]
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 800298a:	4e52      	ldr	r6, [pc, #328]	; (8002ad4 <HAL_RCC_OscConfig+0x304>)
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800298c:	2b00      	cmp	r3, #0
 800298e:	d100      	bne.n	8002992 <HAL_RCC_OscConfig+0x1c2>
 8002990:	e179      	b.n	8002c86 <HAL_RCC_OscConfig+0x4b6>
        __HAL_RCC_HSI48_ENABLE();
 8002992:	2101      	movs	r1, #1
 8002994:	68b2      	ldr	r2, [r6, #8]

        /* Get Start Tick */
        tickstart = HAL_GetTick();

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8002996:	2702      	movs	r7, #2
        __HAL_RCC_HSI48_ENABLE();
 8002998:	430a      	orrs	r2, r1
 800299a:	60b2      	str	r2, [r6, #8]
 800299c:	6b73      	ldr	r3, [r6, #52]	; 0x34
 800299e:	4a55      	ldr	r2, [pc, #340]	; (8002af4 <HAL_RCC_OscConfig+0x324>)
 80029a0:	430b      	orrs	r3, r1
 80029a2:	6373      	str	r3, [r6, #52]	; 0x34
 80029a4:	2380      	movs	r3, #128	; 0x80
 80029a6:	6a11      	ldr	r1, [r2, #32]
 80029a8:	019b      	lsls	r3, r3, #6
 80029aa:	430b      	orrs	r3, r1
 80029ac:	6213      	str	r3, [r2, #32]
        tickstart = HAL_GetTick();
 80029ae:	f7ff fd83 	bl	80024b8 <HAL_GetTick>
 80029b2:	4680      	mov	r8, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80029b4:	e006      	b.n	80029c4 <HAL_RCC_OscConfig+0x1f4>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80029b6:	f7ff fd7f 	bl	80024b8 <HAL_GetTick>
 80029ba:	4643      	mov	r3, r8
 80029bc:	1ac0      	subs	r0, r0, r3
 80029be:	2802      	cmp	r0, #2
 80029c0:	d900      	bls.n	80029c4 <HAL_RCC_OscConfig+0x1f4>
 80029c2:	e11e      	b.n	8002c02 <HAL_RCC_OscConfig+0x432>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80029c4:	68b3      	ldr	r3, [r6, #8]
 80029c6:	421f      	tst	r7, r3
 80029c8:	d0f5      	beq.n	80029b6 <HAL_RCC_OscConfig+0x1e6>
#endif /* RCC_HSI48_SUPPORT */

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80029ca:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80029cc:	2b00      	cmp	r3, #0
 80029ce:	d019      	beq.n	8002a04 <HAL_RCC_OscConfig+0x234>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80029d0:	2d0c      	cmp	r5, #12
 80029d2:	d100      	bne.n	80029d6 <HAL_RCC_OscConfig+0x206>
 80029d4:	e170      	b.n	8002cb8 <HAL_RCC_OscConfig+0x4e8>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80029d6:	2b02      	cmp	r3, #2
 80029d8:	d100      	bne.n	80029dc <HAL_RCC_OscConfig+0x20c>
 80029da:	e1c5      	b.n	8002d68 <HAL_RCC_OscConfig+0x598>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80029dc:	4c3d      	ldr	r4, [pc, #244]	; (8002ad4 <HAL_RCC_OscConfig+0x304>)
 80029de:	4a46      	ldr	r2, [pc, #280]	; (8002af8 <HAL_RCC_OscConfig+0x328>)
 80029e0:	6823      	ldr	r3, [r4, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80029e2:	2580      	movs	r5, #128	; 0x80
        __HAL_RCC_PLL_DISABLE();
 80029e4:	4013      	ands	r3, r2
 80029e6:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 80029e8:	f7ff fd66 	bl	80024b8 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80029ec:	04ad      	lsls	r5, r5, #18
        tickstart = HAL_GetTick();
 80029ee:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80029f0:	e005      	b.n	80029fe <HAL_RCC_OscConfig+0x22e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80029f2:	f7ff fd61 	bl	80024b8 <HAL_GetTick>
 80029f6:	1b80      	subs	r0, r0, r6
 80029f8:	2802      	cmp	r0, #2
 80029fa:	d900      	bls.n	80029fe <HAL_RCC_OscConfig+0x22e>
 80029fc:	e101      	b.n	8002c02 <HAL_RCC_OscConfig+0x432>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80029fe:	6823      	ldr	r3, [r4, #0]
 8002a00:	422b      	tst	r3, r5
 8002a02:	d1f6      	bne.n	80029f2 <HAL_RCC_OscConfig+0x222>
        }
      }
    }
  }

  return HAL_OK;
 8002a04:	2000      	movs	r0, #0
 8002a06:	e034      	b.n	8002a72 <HAL_RCC_OscConfig+0x2a2>
    hsi_state = RCC_OscInitStruct->HSIState;
 8002a08:	68e3      	ldr	r3, [r4, #12]
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002a0a:	2d04      	cmp	r5, #4
 8002a0c:	d100      	bne.n	8002a10 <HAL_RCC_OscConfig+0x240>
 8002a0e:	e07e      	b.n	8002b0e <HAL_RCC_OscConfig+0x33e>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8002a10:	2d0c      	cmp	r5, #12
 8002a12:	d100      	bne.n	8002a16 <HAL_RCC_OscConfig+0x246>
 8002a14:	e078      	b.n	8002b08 <HAL_RCC_OscConfig+0x338>
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8002a16:	4e2f      	ldr	r6, [pc, #188]	; (8002ad4 <HAL_RCC_OscConfig+0x304>)
      if(hsi_state != RCC_HSI_OFF)
 8002a18:	2b00      	cmp	r3, #0
 8002a1a:	d100      	bne.n	8002a1e <HAL_RCC_OscConfig+0x24e>
 8002a1c:	e0f3      	b.n	8002c06 <HAL_RCC_OscConfig+0x436>
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8002a1e:	2109      	movs	r1, #9
 8002a20:	6832      	ldr	r2, [r6, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002a22:	2704      	movs	r7, #4
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8002a24:	438a      	bics	r2, r1
 8002a26:	4313      	orrs	r3, r2
 8002a28:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 8002a2a:	f7ff fd45 	bl	80024b8 <HAL_GetTick>
 8002a2e:	4680      	mov	r8, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002a30:	e006      	b.n	8002a40 <HAL_RCC_OscConfig+0x270>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002a32:	f7ff fd41 	bl	80024b8 <HAL_GetTick>
 8002a36:	4643      	mov	r3, r8
 8002a38:	1ac0      	subs	r0, r0, r3
 8002a3a:	2802      	cmp	r0, #2
 8002a3c:	d900      	bls.n	8002a40 <HAL_RCC_OscConfig+0x270>
 8002a3e:	e0e0      	b.n	8002c02 <HAL_RCC_OscConfig+0x432>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002a40:	6833      	ldr	r3, [r6, #0]
 8002a42:	421f      	tst	r7, r3
 8002a44:	d0f5      	beq.n	8002a32 <HAL_RCC_OscConfig+0x262>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002a46:	6872      	ldr	r2, [r6, #4]
 8002a48:	6923      	ldr	r3, [r4, #16]
 8002a4a:	492c      	ldr	r1, [pc, #176]	; (8002afc <HAL_RCC_OscConfig+0x32c>)
 8002a4c:	021b      	lsls	r3, r3, #8
 8002a4e:	400a      	ands	r2, r1
 8002a50:	4313      	orrs	r3, r2
 8002a52:	6073      	str	r3, [r6, #4]
 8002a54:	6823      	ldr	r3, [r4, #0]
 8002a56:	e707      	b.n	8002868 <HAL_RCC_OscConfig+0x98>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8002a58:	2e00      	cmp	r6, #0
 8002a5a:	d100      	bne.n	8002a5e <HAL_RCC_OscConfig+0x28e>
 8002a5c:	e6d3      	b.n	8002806 <HAL_RCC_OscConfig+0x36>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002a5e:	4a1d      	ldr	r2, [pc, #116]	; (8002ad4 <HAL_RCC_OscConfig+0x304>)
 8002a60:	6812      	ldr	r2, [r2, #0]
 8002a62:	0392      	lsls	r2, r2, #14
 8002a64:	d400      	bmi.n	8002a68 <HAL_RCC_OscConfig+0x298>
 8002a66:	e6fc      	b.n	8002862 <HAL_RCC_OscConfig+0x92>
 8002a68:	6862      	ldr	r2, [r4, #4]
 8002a6a:	2a00      	cmp	r2, #0
 8002a6c:	d000      	beq.n	8002a70 <HAL_RCC_OscConfig+0x2a0>
 8002a6e:	e6f8      	b.n	8002862 <HAL_RCC_OscConfig+0x92>
        return HAL_ERROR;
 8002a70:	2001      	movs	r0, #1
}
 8002a72:	b002      	add	sp, #8
 8002a74:	bc1c      	pop	{r2, r3, r4}
 8002a76:	4690      	mov	r8, r2
 8002a78:	4699      	mov	r9, r3
 8002a7a:	46a2      	mov	sl, r4
 8002a7c:	bdf0      	pop	{r4, r5, r6, r7, pc}
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002a7e:	4b15      	ldr	r3, [pc, #84]	; (8002ad4 <HAL_RCC_OscConfig+0x304>)
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	059b      	lsls	r3, r3, #22
 8002a84:	d502      	bpl.n	8002a8c <HAL_RCC_OscConfig+0x2bc>
 8002a86:	69e3      	ldr	r3, [r4, #28]
 8002a88:	2b00      	cmp	r3, #0
 8002a8a:	d0f1      	beq.n	8002a70 <HAL_RCC_OscConfig+0x2a0>
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002a8c:	4a11      	ldr	r2, [pc, #68]	; (8002ad4 <HAL_RCC_OscConfig+0x304>)
 8002a8e:	4814      	ldr	r0, [pc, #80]	; (8002ae0 <HAL_RCC_OscConfig+0x310>)
 8002a90:	6851      	ldr	r1, [r2, #4]
 8002a92:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8002a94:	4001      	ands	r1, r0
 8002a96:	4319      	orrs	r1, r3
 8002a98:	6051      	str	r1, [r2, #4]
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002a9a:	6850      	ldr	r0, [r2, #4]
 8002a9c:	6a21      	ldr	r1, [r4, #32]
 8002a9e:	0200      	lsls	r0, r0, #8
 8002aa0:	0a00      	lsrs	r0, r0, #8
 8002aa2:	0609      	lsls	r1, r1, #24
 8002aa4:	4301      	orrs	r1, r0
 8002aa6:	6051      	str	r1, [r2, #4]
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8002aa8:	68d1      	ldr	r1, [r2, #12]
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8002aaa:	2280      	movs	r2, #128	; 0x80
 8002aac:	0b5b      	lsrs	r3, r3, #13
 8002aae:	3301      	adds	r3, #1
 8002ab0:	0212      	lsls	r2, r2, #8
 8002ab2:	409a      	lsls	r2, r3
 8002ab4:	0013      	movs	r3, r2
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8002ab6:	060a      	lsls	r2, r1, #24
 8002ab8:	4911      	ldr	r1, [pc, #68]	; (8002b00 <HAL_RCC_OscConfig+0x330>)
 8002aba:	0f12      	lsrs	r2, r2, #28
 8002abc:	5c8a      	ldrb	r2, [r1, r2]
        status = HAL_InitTick (TICK_INT_PRIORITY);
 8002abe:	2000      	movs	r0, #0
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8002ac0:	40d3      	lsrs	r3, r2
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8002ac2:	4a10      	ldr	r2, [pc, #64]	; (8002b04 <HAL_RCC_OscConfig+0x334>)
 8002ac4:	6013      	str	r3, [r2, #0]
        status = HAL_InitTick (TICK_INT_PRIORITY);
 8002ac6:	f7ff fcc3 	bl	8002450 <HAL_InitTick>
        if(status != HAL_OK)
 8002aca:	2800      	cmp	r0, #0
 8002acc:	d1d1      	bne.n	8002a72 <HAL_RCC_OscConfig+0x2a2>
 8002ace:	6823      	ldr	r3, [r4, #0]
 8002ad0:	e6f7      	b.n	80028c2 <HAL_RCC_OscConfig+0xf2>
 8002ad2:	46c0      	nop			; (mov r8, r8)
 8002ad4:	40021000 	.word	0x40021000
 8002ad8:	fffeffff 	.word	0xfffeffff
 8002adc:	fffbffff 	.word	0xfffbffff
 8002ae0:	ffff1fff 	.word	0xffff1fff
 8002ae4:	40007000 	.word	0x40007000
 8002ae8:	fffffeff 	.word	0xfffffeff
 8002aec:	fffffbff 	.word	0xfffffbff
 8002af0:	00001388 	.word	0x00001388
 8002af4:	40010000 	.word	0x40010000
 8002af8:	feffffff 	.word	0xfeffffff
 8002afc:	ffffe0ff 	.word	0xffffe0ff
 8002b00:	0800803c 	.word	0x0800803c
 8002b04:	20000010 	.word	0x20000010
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8002b08:	2e00      	cmp	r6, #0
 8002b0a:	d000      	beq.n	8002b0e <HAL_RCC_OscConfig+0x33e>
 8002b0c:	e783      	b.n	8002a16 <HAL_RCC_OscConfig+0x246>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 8002b0e:	4ac0      	ldr	r2, [pc, #768]	; (8002e10 <HAL_RCC_OscConfig+0x640>)
 8002b10:	6812      	ldr	r2, [r2, #0]
 8002b12:	0752      	lsls	r2, r2, #29
 8002b14:	d501      	bpl.n	8002b1a <HAL_RCC_OscConfig+0x34a>
 8002b16:	2b00      	cmp	r3, #0
 8002b18:	d0aa      	beq.n	8002a70 <HAL_RCC_OscConfig+0x2a0>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002b1a:	4abd      	ldr	r2, [pc, #756]	; (8002e10 <HAL_RCC_OscConfig+0x640>)
 8002b1c:	6921      	ldr	r1, [r4, #16]
 8002b1e:	6850      	ldr	r0, [r2, #4]
 8002b20:	4ebc      	ldr	r6, [pc, #752]	; (8002e14 <HAL_RCC_OscConfig+0x644>)
 8002b22:	0209      	lsls	r1, r1, #8
 8002b24:	4030      	ands	r0, r6
 8002b26:	4301      	orrs	r1, r0
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8002b28:	2009      	movs	r0, #9
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002b2a:	6051      	str	r1, [r2, #4]
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8002b2c:	6811      	ldr	r1, [r2, #0]
 8002b2e:	4381      	bics	r1, r0
 8002b30:	430b      	orrs	r3, r1
 8002b32:	6013      	str	r3, [r2, #0]
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002b34:	230c      	movs	r3, #12
  tmpreg = RCC->CFGR;
 8002b36:	68d1      	ldr	r1, [r2, #12]
  switch (tmpreg & RCC_CFGR_SWS)
 8002b38:	400b      	ands	r3, r1
 8002b3a:	2b08      	cmp	r3, #8
 8002b3c:	d100      	bne.n	8002b40 <HAL_RCC_OscConfig+0x370>
 8002b3e:	e111      	b.n	8002d64 <HAL_RCC_OscConfig+0x594>
 8002b40:	2b0c      	cmp	r3, #12
 8002b42:	d100      	bne.n	8002b46 <HAL_RCC_OscConfig+0x376>
 8002b44:	e0d5      	b.n	8002cf2 <HAL_RCC_OscConfig+0x522>
 8002b46:	2b04      	cmp	r3, #4
 8002b48:	d100      	bne.n	8002b4c <HAL_RCC_OscConfig+0x37c>
 8002b4a:	e0ff      	b.n	8002d4c <HAL_RCC_OscConfig+0x57c>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8002b4c:	2080      	movs	r0, #128	; 0x80
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 8002b4e:	6853      	ldr	r3, [r2, #4]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8002b50:	0200      	lsls	r0, r0, #8
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 8002b52:	041b      	lsls	r3, r3, #16
 8002b54:	0f5b      	lsrs	r3, r3, #29
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8002b56:	3301      	adds	r3, #1
 8002b58:	4098      	lsls	r0, r3
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002b5a:	4bad      	ldr	r3, [pc, #692]	; (8002e10 <HAL_RCC_OscConfig+0x640>)
 8002b5c:	4aae      	ldr	r2, [pc, #696]	; (8002e18 <HAL_RCC_OscConfig+0x648>)
 8002b5e:	68db      	ldr	r3, [r3, #12]
 8002b60:	061b      	lsls	r3, r3, #24
 8002b62:	0f1b      	lsrs	r3, r3, #28
 8002b64:	5cd3      	ldrb	r3, [r2, r3]
 8002b66:	40d8      	lsrs	r0, r3
 8002b68:	4bac      	ldr	r3, [pc, #688]	; (8002e1c <HAL_RCC_OscConfig+0x64c>)
 8002b6a:	6018      	str	r0, [r3, #0]
      status = HAL_InitTick (TICK_INT_PRIORITY);
 8002b6c:	2000      	movs	r0, #0
 8002b6e:	f7ff fc6f 	bl	8002450 <HAL_InitTick>
      if(status != HAL_OK)
 8002b72:	2800      	cmp	r0, #0
 8002b74:	d000      	beq.n	8002b78 <HAL_RCC_OscConfig+0x3a8>
 8002b76:	e77c      	b.n	8002a72 <HAL_RCC_OscConfig+0x2a2>
 8002b78:	6823      	ldr	r3, [r4, #0]
 8002b7a:	e675      	b.n	8002868 <HAL_RCC_OscConfig+0x98>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002b7c:	4aa4      	ldr	r2, [pc, #656]	; (8002e10 <HAL_RCC_OscConfig+0x640>)
 8002b7e:	6813      	ldr	r3, [r2, #0]
 8002b80:	430b      	orrs	r3, r1
 8002b82:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8002b84:	f7ff fc98 	bl	80024b8 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002b88:	2780      	movs	r7, #128	; 0x80
 8002b8a:	4ba1      	ldr	r3, [pc, #644]	; (8002e10 <HAL_RCC_OscConfig+0x640>)
        tickstart = HAL_GetTick();
 8002b8c:	4681      	mov	r9, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002b8e:	4698      	mov	r8, r3
 8002b90:	02bf      	lsls	r7, r7, #10
 8002b92:	e005      	b.n	8002ba0 <HAL_RCC_OscConfig+0x3d0>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002b94:	f7ff fc90 	bl	80024b8 <HAL_GetTick>
 8002b98:	464b      	mov	r3, r9
 8002b9a:	1ac0      	subs	r0, r0, r3
 8002b9c:	2864      	cmp	r0, #100	; 0x64
 8002b9e:	d830      	bhi.n	8002c02 <HAL_RCC_OscConfig+0x432>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002ba0:	4643      	mov	r3, r8
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	423b      	tst	r3, r7
 8002ba6:	d0f5      	beq.n	8002b94 <HAL_RCC_OscConfig+0x3c4>
 8002ba8:	6823      	ldr	r3, [r4, #0]
 8002baa:	e65a      	b.n	8002862 <HAL_RCC_OscConfig+0x92>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002bac:	4e98      	ldr	r6, [pc, #608]	; (8002e10 <HAL_RCC_OscConfig+0x640>)
 8002bae:	4a9c      	ldr	r2, [pc, #624]	; (8002e20 <HAL_RCC_OscConfig+0x650>)
 8002bb0:	6d33      	ldr	r3, [r6, #80]	; 0x50
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8002bb2:	2780      	movs	r7, #128	; 0x80
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002bb4:	4013      	ands	r3, r2
 8002bb6:	6533      	str	r3, [r6, #80]	; 0x50
 8002bb8:	6d33      	ldr	r3, [r6, #80]	; 0x50
 8002bba:	4a9a      	ldr	r2, [pc, #616]	; (8002e24 <HAL_RCC_OscConfig+0x654>)
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8002bbc:	00bf      	lsls	r7, r7, #2
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002bbe:	4013      	ands	r3, r2
 8002bc0:	6533      	str	r3, [r6, #80]	; 0x50
      tickstart = HAL_GetTick();
 8002bc2:	f7ff fc79 	bl	80024b8 <HAL_GetTick>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002bc6:	4b98      	ldr	r3, [pc, #608]	; (8002e28 <HAL_RCC_OscConfig+0x658>)
      tickstart = HAL_GetTick();
 8002bc8:	4681      	mov	r9, r0
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002bca:	4698      	mov	r8, r3
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8002bcc:	e005      	b.n	8002bda <HAL_RCC_OscConfig+0x40a>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002bce:	f7ff fc73 	bl	80024b8 <HAL_GetTick>
 8002bd2:	464b      	mov	r3, r9
 8002bd4:	1ac0      	subs	r0, r0, r3
 8002bd6:	4540      	cmp	r0, r8
 8002bd8:	d813      	bhi.n	8002c02 <HAL_RCC_OscConfig+0x432>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8002bda:	6d33      	ldr	r3, [r6, #80]	; 0x50
 8002bdc:	423b      	tst	r3, r7
 8002bde:	d1f6      	bne.n	8002bce <HAL_RCC_OscConfig+0x3fe>
 8002be0:	e6cb      	b.n	800297a <HAL_RCC_OscConfig+0x1aa>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002be2:	6833      	ldr	r3, [r6, #0]
 8002be4:	433b      	orrs	r3, r7
 8002be6:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 8002be8:	f7ff fc66 	bl	80024b8 <HAL_GetTick>
 8002bec:	4680      	mov	r8, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002bee:	6833      	ldr	r3, [r6, #0]
 8002bf0:	423b      	tst	r3, r7
 8002bf2:	d000      	beq.n	8002bf6 <HAL_RCC_OscConfig+0x426>
 8002bf4:	e697      	b.n	8002926 <HAL_RCC_OscConfig+0x156>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002bf6:	f7ff fc5f 	bl	80024b8 <HAL_GetTick>
 8002bfa:	4643      	mov	r3, r8
 8002bfc:	1ac0      	subs	r0, r0, r3
 8002bfe:	2864      	cmp	r0, #100	; 0x64
 8002c00:	d9f5      	bls.n	8002bee <HAL_RCC_OscConfig+0x41e>
            return HAL_TIMEOUT;
 8002c02:	2003      	movs	r0, #3
 8002c04:	e735      	b.n	8002a72 <HAL_RCC_OscConfig+0x2a2>
        __HAL_RCC_HSI_DISABLE();
 8002c06:	2201      	movs	r2, #1
 8002c08:	6833      	ldr	r3, [r6, #0]
 8002c0a:	4393      	bics	r3, r2
 8002c0c:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 8002c0e:	f7ff fc53 	bl	80024b8 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8002c12:	2304      	movs	r3, #4
        tickstart = HAL_GetTick();
 8002c14:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8002c16:	4698      	mov	r8, r3
 8002c18:	e004      	b.n	8002c24 <HAL_RCC_OscConfig+0x454>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002c1a:	f7ff fc4d 	bl	80024b8 <HAL_GetTick>
 8002c1e:	1bc0      	subs	r0, r0, r7
 8002c20:	2802      	cmp	r0, #2
 8002c22:	d8ee      	bhi.n	8002c02 <HAL_RCC_OscConfig+0x432>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8002c24:	4642      	mov	r2, r8
 8002c26:	6833      	ldr	r3, [r6, #0]
 8002c28:	421a      	tst	r2, r3
 8002c2a:	d1f6      	bne.n	8002c1a <HAL_RCC_OscConfig+0x44a>
 8002c2c:	6823      	ldr	r3, [r4, #0]
 8002c2e:	e61b      	b.n	8002868 <HAL_RCC_OscConfig+0x98>
      __HAL_RCC_LSI_DISABLE();
 8002c30:	2201      	movs	r2, #1
 8002c32:	6d33      	ldr	r3, [r6, #80]	; 0x50
 8002c34:	4393      	bics	r3, r2
 8002c36:	6533      	str	r3, [r6, #80]	; 0x50
      tickstart = HAL_GetTick();
 8002c38:	f7ff fc3e 	bl	80024b8 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8002c3c:	2302      	movs	r3, #2
      tickstart = HAL_GetTick();
 8002c3e:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8002c40:	4698      	mov	r8, r3
 8002c42:	e004      	b.n	8002c4e <HAL_RCC_OscConfig+0x47e>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002c44:	f7ff fc38 	bl	80024b8 <HAL_GetTick>
 8002c48:	1bc0      	subs	r0, r0, r7
 8002c4a:	2802      	cmp	r0, #2
 8002c4c:	d8d9      	bhi.n	8002c02 <HAL_RCC_OscConfig+0x432>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8002c4e:	4642      	mov	r2, r8
 8002c50:	6d33      	ldr	r3, [r6, #80]	; 0x50
 8002c52:	421a      	tst	r2, r3
 8002c54:	d1f6      	bne.n	8002c44 <HAL_RCC_OscConfig+0x474>
 8002c56:	6823      	ldr	r3, [r4, #0]
 8002c58:	e64f      	b.n	80028fa <HAL_RCC_OscConfig+0x12a>
        __HAL_RCC_MSI_DISABLE();
 8002c5a:	6833      	ldr	r3, [r6, #0]
 8002c5c:	4a70      	ldr	r2, [pc, #448]	; (8002e20 <HAL_RCC_OscConfig+0x650>)
 8002c5e:	4013      	ands	r3, r2
 8002c60:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 8002c62:	f7ff fc29 	bl	80024b8 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8002c66:	2380      	movs	r3, #128	; 0x80
 8002c68:	009b      	lsls	r3, r3, #2
        tickstart = HAL_GetTick();
 8002c6a:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8002c6c:	4698      	mov	r8, r3
 8002c6e:	e004      	b.n	8002c7a <HAL_RCC_OscConfig+0x4aa>
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002c70:	f7ff fc22 	bl	80024b8 <HAL_GetTick>
 8002c74:	1bc0      	subs	r0, r0, r7
 8002c76:	2802      	cmp	r0, #2
 8002c78:	d8c3      	bhi.n	8002c02 <HAL_RCC_OscConfig+0x432>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8002c7a:	4642      	mov	r2, r8
 8002c7c:	6833      	ldr	r3, [r6, #0]
 8002c7e:	4213      	tst	r3, r2
 8002c80:	d1f6      	bne.n	8002c70 <HAL_RCC_OscConfig+0x4a0>
 8002c82:	6823      	ldr	r3, [r4, #0]
 8002c84:	e61d      	b.n	80028c2 <HAL_RCC_OscConfig+0xf2>
        __HAL_RCC_HSI48_DISABLE();
 8002c86:	2201      	movs	r2, #1
 8002c88:	68b3      	ldr	r3, [r6, #8]
 8002c8a:	4968      	ldr	r1, [pc, #416]	; (8002e2c <HAL_RCC_OscConfig+0x65c>)
 8002c8c:	4393      	bics	r3, r2
 8002c8e:	4a68      	ldr	r2, [pc, #416]	; (8002e30 <HAL_RCC_OscConfig+0x660>)
 8002c90:	60b3      	str	r3, [r6, #8]
 8002c92:	6a13      	ldr	r3, [r2, #32]
 8002c94:	400b      	ands	r3, r1
 8002c96:	6213      	str	r3, [r2, #32]
        tickstart = HAL_GetTick();
 8002c98:	f7ff fc0e 	bl	80024b8 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8002c9c:	2302      	movs	r3, #2
        tickstart = HAL_GetTick();
 8002c9e:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8002ca0:	4698      	mov	r8, r3
 8002ca2:	e004      	b.n	8002cae <HAL_RCC_OscConfig+0x4de>
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002ca4:	f7ff fc08 	bl	80024b8 <HAL_GetTick>
 8002ca8:	1bc0      	subs	r0, r0, r7
 8002caa:	2802      	cmp	r0, #2
 8002cac:	d8a9      	bhi.n	8002c02 <HAL_RCC_OscConfig+0x432>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8002cae:	4642      	mov	r2, r8
 8002cb0:	68b3      	ldr	r3, [r6, #8]
 8002cb2:	421a      	tst	r2, r3
 8002cb4:	d1f6      	bne.n	8002ca4 <HAL_RCC_OscConfig+0x4d4>
 8002cb6:	e688      	b.n	80029ca <HAL_RCC_OscConfig+0x1fa>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002cb8:	2b01      	cmp	r3, #1
 8002cba:	d100      	bne.n	8002cbe <HAL_RCC_OscConfig+0x4ee>
 8002cbc:	e6d8      	b.n	8002a70 <HAL_RCC_OscConfig+0x2a0>
        pll_config = RCC->CFGR;
 8002cbe:	4b54      	ldr	r3, [pc, #336]	; (8002e10 <HAL_RCC_OscConfig+0x640>)
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002cc0:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
        pll_config = RCC->CFGR;
 8002cc2:	68da      	ldr	r2, [r3, #12]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002cc4:	2380      	movs	r3, #128	; 0x80
 8002cc6:	025b      	lsls	r3, r3, #9
 8002cc8:	4013      	ands	r3, r2
        return HAL_ERROR;
 8002cca:	2001      	movs	r0, #1
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002ccc:	428b      	cmp	r3, r1
 8002cce:	d000      	beq.n	8002cd2 <HAL_RCC_OscConfig+0x502>
 8002cd0:	e6cf      	b.n	8002a72 <HAL_RCC_OscConfig+0x2a2>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8002cd2:	23f0      	movs	r3, #240	; 0xf0
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002cd4:	6b21      	ldr	r1, [r4, #48]	; 0x30
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8002cd6:	039b      	lsls	r3, r3, #14
 8002cd8:	4013      	ands	r3, r2
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002cda:	428b      	cmp	r3, r1
 8002cdc:	d000      	beq.n	8002ce0 <HAL_RCC_OscConfig+0x510>
 8002cde:	e6c8      	b.n	8002a72 <HAL_RCC_OscConfig+0x2a2>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 8002ce0:	20c0      	movs	r0, #192	; 0xc0
 8002ce2:	0400      	lsls	r0, r0, #16
 8002ce4:	4002      	ands	r2, r0
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8002ce6:	6b60      	ldr	r0, [r4, #52]	; 0x34
 8002ce8:	1a10      	subs	r0, r2, r0
 8002cea:	1e42      	subs	r2, r0, #1
 8002cec:	4190      	sbcs	r0, r2
    return HAL_ERROR;
 8002cee:	b2c0      	uxtb	r0, r0
 8002cf0:	e6bf      	b.n	8002a72 <HAL_RCC_OscConfig+0x2a2>
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8002cf2:	028b      	lsls	r3, r1, #10
 8002cf4:	484f      	ldr	r0, [pc, #316]	; (8002e34 <HAL_RCC_OscConfig+0x664>)
 8002cf6:	0f1b      	lsrs	r3, r3, #28
 8002cf8:	5cc6      	ldrb	r6, [r0, r3]
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 8002cfa:	0209      	lsls	r1, r1, #8
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002cfc:	68d3      	ldr	r3, [r2, #12]
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 8002cfe:	0f89      	lsrs	r1, r1, #30
 8002d00:	3101      	adds	r1, #1
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002d02:	03db      	lsls	r3, r3, #15
 8002d04:	d46f      	bmi.n	8002de6 <HAL_RCC_OscConfig+0x616>
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8002d06:	6813      	ldr	r3, [r2, #0]
 8002d08:	06db      	lsls	r3, r3, #27
 8002d0a:	d576      	bpl.n	8002dfa <HAL_RCC_OscConfig+0x62a>
          pllvco = ((HSI_VALUE >> 2) * pllm) / plld;
 8002d0c:	0173      	lsls	r3, r6, #5
 8002d0e:	1b9b      	subs	r3, r3, r6
 8002d10:	0198      	lsls	r0, r3, #6
 8002d12:	1ac0      	subs	r0, r0, r3
 8002d14:	00c0      	lsls	r0, r0, #3
 8002d16:	1980      	adds	r0, r0, r6
 8002d18:	0200      	lsls	r0, r0, #8
 8002d1a:	f7fd fa07 	bl	800012c <__udivsi3>
 8002d1e:	e71c      	b.n	8002b5a <HAL_RCC_OscConfig+0x38a>
      __HAL_RCC_PWR_CLK_DISABLE();
 8002d20:	4a3b      	ldr	r2, [pc, #236]	; (8002e10 <HAL_RCC_OscConfig+0x640>)
 8002d22:	4945      	ldr	r1, [pc, #276]	; (8002e38 <HAL_RCC_OscConfig+0x668>)
 8002d24:	6b93      	ldr	r3, [r2, #56]	; 0x38
 8002d26:	400b      	ands	r3, r1
 8002d28:	6393      	str	r3, [r2, #56]	; 0x38
 8002d2a:	6823      	ldr	r3, [r4, #0]
 8002d2c:	e62a      	b.n	8002984 <HAL_RCC_OscConfig+0x1b4>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002d2e:	2380      	movs	r3, #128	; 0x80
 8002d30:	4a37      	ldr	r2, [pc, #220]	; (8002e10 <HAL_RCC_OscConfig+0x640>)
 8002d32:	02db      	lsls	r3, r3, #11
 8002d34:	6811      	ldr	r1, [r2, #0]
 8002d36:	430b      	orrs	r3, r1
 8002d38:	6013      	str	r3, [r2, #0]
 8002d3a:	6813      	ldr	r3, [r2, #0]
 8002d3c:	4303      	orrs	r3, r0
 8002d3e:	6013      	str	r3, [r2, #0]
 8002d40:	e720      	b.n	8002b84 <HAL_RCC_OscConfig+0x3b4>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002d42:	4a33      	ldr	r2, [pc, #204]	; (8002e10 <HAL_RCC_OscConfig+0x640>)
 8002d44:	6d11      	ldr	r1, [r2, #80]	; 0x50
 8002d46:	430b      	orrs	r3, r1
 8002d48:	6513      	str	r3, [r2, #80]	; 0x50
 8002d4a:	e603      	b.n	8002954 <HAL_RCC_OscConfig+0x184>
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8002d4c:	6813      	ldr	r3, [r2, #0]
 8002d4e:	3007      	adds	r0, #7
 8002d50:	4018      	ands	r0, r3
        sysclockfreq =  (HSI_VALUE >> 2);
 8002d52:	4243      	negs	r3, r0
 8002d54:	4158      	adcs	r0, r3
 8002d56:	4b39      	ldr	r3, [pc, #228]	; (8002e3c <HAL_RCC_OscConfig+0x66c>)
 8002d58:	4240      	negs	r0, r0
 8002d5a:	4018      	ands	r0, r3
 8002d5c:	4b38      	ldr	r3, [pc, #224]	; (8002e40 <HAL_RCC_OscConfig+0x670>)
 8002d5e:	469c      	mov	ip, r3
 8002d60:	4460      	add	r0, ip
 8002d62:	e6fa      	b.n	8002b5a <HAL_RCC_OscConfig+0x38a>
      sysclockfreq = HSE_VALUE;
 8002d64:	4837      	ldr	r0, [pc, #220]	; (8002e44 <HAL_RCC_OscConfig+0x674>)
 8002d66:	e6f8      	b.n	8002b5a <HAL_RCC_OscConfig+0x38a>
        __HAL_RCC_PLL_DISABLE();
 8002d68:	4d29      	ldr	r5, [pc, #164]	; (8002e10 <HAL_RCC_OscConfig+0x640>)
 8002d6a:	4a37      	ldr	r2, [pc, #220]	; (8002e48 <HAL_RCC_OscConfig+0x678>)
 8002d6c:	682b      	ldr	r3, [r5, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8002d6e:	2680      	movs	r6, #128	; 0x80
        __HAL_RCC_PLL_DISABLE();
 8002d70:	4013      	ands	r3, r2
 8002d72:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8002d74:	f7ff fba0 	bl	80024b8 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8002d78:	04b6      	lsls	r6, r6, #18
        tickstart = HAL_GetTick();
 8002d7a:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8002d7c:	e005      	b.n	8002d8a <HAL_RCC_OscConfig+0x5ba>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002d7e:	f7ff fb9b 	bl	80024b8 <HAL_GetTick>
 8002d82:	1bc0      	subs	r0, r0, r7
 8002d84:	2802      	cmp	r0, #2
 8002d86:	d900      	bls.n	8002d8a <HAL_RCC_OscConfig+0x5ba>
 8002d88:	e73b      	b.n	8002c02 <HAL_RCC_OscConfig+0x432>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8002d8a:	682b      	ldr	r3, [r5, #0]
 8002d8c:	4233      	tst	r3, r6
 8002d8e:	d1f6      	bne.n	8002d7e <HAL_RCC_OscConfig+0x5ae>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002d90:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8002d92:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8002d94:	68ea      	ldr	r2, [r5, #12]
 8002d96:	430b      	orrs	r3, r1
 8002d98:	492c      	ldr	r1, [pc, #176]	; (8002e4c <HAL_RCC_OscConfig+0x67c>)
 8002d9a:	400a      	ands	r2, r1
 8002d9c:	4313      	orrs	r3, r2
 8002d9e:	6b62      	ldr	r2, [r4, #52]	; 0x34
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8002da0:	2480      	movs	r4, #128	; 0x80
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002da2:	4313      	orrs	r3, r2
 8002da4:	60eb      	str	r3, [r5, #12]
        __HAL_RCC_PLL_ENABLE();
 8002da6:	2380      	movs	r3, #128	; 0x80
 8002da8:	682a      	ldr	r2, [r5, #0]
 8002daa:	045b      	lsls	r3, r3, #17
 8002dac:	4313      	orrs	r3, r2
 8002dae:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8002db0:	f7ff fb82 	bl	80024b8 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8002db4:	4d16      	ldr	r5, [pc, #88]	; (8002e10 <HAL_RCC_OscConfig+0x640>)
        tickstart = HAL_GetTick();
 8002db6:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8002db8:	04a4      	lsls	r4, r4, #18
 8002dba:	e005      	b.n	8002dc8 <HAL_RCC_OscConfig+0x5f8>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002dbc:	f7ff fb7c 	bl	80024b8 <HAL_GetTick>
 8002dc0:	1b80      	subs	r0, r0, r6
 8002dc2:	2802      	cmp	r0, #2
 8002dc4:	d900      	bls.n	8002dc8 <HAL_RCC_OscConfig+0x5f8>
 8002dc6:	e71c      	b.n	8002c02 <HAL_RCC_OscConfig+0x432>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8002dc8:	682b      	ldr	r3, [r5, #0]
 8002dca:	4223      	tst	r3, r4
 8002dcc:	d0f6      	beq.n	8002dbc <HAL_RCC_OscConfig+0x5ec>
  return HAL_OK;
 8002dce:	2000      	movs	r0, #0
 8002dd0:	e64f      	b.n	8002a72 <HAL_RCC_OscConfig+0x2a2>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002dd2:	4b0f      	ldr	r3, [pc, #60]	; (8002e10 <HAL_RCC_OscConfig+0x640>)
 8002dd4:	3901      	subs	r1, #1
 8002dd6:	6d18      	ldr	r0, [r3, #80]	; 0x50
 8002dd8:	39ff      	subs	r1, #255	; 0xff
 8002dda:	4301      	orrs	r1, r0
 8002ddc:	6519      	str	r1, [r3, #80]	; 0x50
 8002dde:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8002de0:	430a      	orrs	r2, r1
 8002de2:	651a      	str	r2, [r3, #80]	; 0x50
 8002de4:	e5b6      	b.n	8002954 <HAL_RCC_OscConfig+0x184>
        pllvco = (HSE_VALUE * pllm) / plld;
 8002de6:	0170      	lsls	r0, r6, #5
 8002de8:	1b80      	subs	r0, r0, r6
 8002dea:	0183      	lsls	r3, r0, #6
 8002dec:	1a18      	subs	r0, r3, r0
 8002dee:	00c0      	lsls	r0, r0, #3
 8002df0:	1980      	adds	r0, r0, r6
 8002df2:	0280      	lsls	r0, r0, #10
 8002df4:	f7fd f99a 	bl	800012c <__udivsi3>
 8002df8:	e6af      	b.n	8002b5a <HAL_RCC_OscConfig+0x38a>
         pllvco = (HSI_VALUE * pllm) / plld;
 8002dfa:	0173      	lsls	r3, r6, #5
 8002dfc:	1b9b      	subs	r3, r3, r6
 8002dfe:	0198      	lsls	r0, r3, #6
 8002e00:	1ac0      	subs	r0, r0, r3
 8002e02:	00c0      	lsls	r0, r0, #3
 8002e04:	1980      	adds	r0, r0, r6
 8002e06:	0280      	lsls	r0, r0, #10
 8002e08:	f7fd f990 	bl	800012c <__udivsi3>
 8002e0c:	e6a5      	b.n	8002b5a <HAL_RCC_OscConfig+0x38a>
 8002e0e:	46c0      	nop			; (mov r8, r8)
 8002e10:	40021000 	.word	0x40021000
 8002e14:	ffffe0ff 	.word	0xffffe0ff
 8002e18:	0800803c 	.word	0x0800803c
 8002e1c:	20000010 	.word	0x20000010
 8002e20:	fffffeff 	.word	0xfffffeff
 8002e24:	fffffbff 	.word	0xfffffbff
 8002e28:	00001388 	.word	0x00001388
 8002e2c:	ffffdfff 	.word	0xffffdfff
 8002e30:	40010000 	.word	0x40010000
 8002e34:	08008054 	.word	0x08008054
 8002e38:	efffffff 	.word	0xefffffff
 8002e3c:	00b71b00 	.word	0x00b71b00
 8002e40:	003d0900 	.word	0x003d0900
 8002e44:	00f42400 	.word	0x00f42400
 8002e48:	feffffff 	.word	0xfeffffff
 8002e4c:	ff02ffff 	.word	0xff02ffff

08002e50 <HAL_RCC_ClockConfig>:
{
 8002e50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002e52:	46ce      	mov	lr, r9
 8002e54:	4647      	mov	r7, r8
 8002e56:	0004      	movs	r4, r0
 8002e58:	b580      	push	{r7, lr}
 8002e5a:	000d      	movs	r5, r1
  if(RCC_ClkInitStruct == NULL)
 8002e5c:	2800      	cmp	r0, #0
 8002e5e:	d00d      	beq.n	8002e7c <HAL_RCC_ClockConfig+0x2c>
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002e60:	2301      	movs	r3, #1
 8002e62:	497e      	ldr	r1, [pc, #504]	; (800305c <HAL_RCC_ClockConfig+0x20c>)
 8002e64:	680a      	ldr	r2, [r1, #0]
 8002e66:	401a      	ands	r2, r3
 8002e68:	42aa      	cmp	r2, r5
 8002e6a:	d20c      	bcs.n	8002e86 <HAL_RCC_ClockConfig+0x36>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002e6c:	680a      	ldr	r2, [r1, #0]
 8002e6e:	439a      	bics	r2, r3
 8002e70:	432a      	orrs	r2, r5
 8002e72:	600a      	str	r2, [r1, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002e74:	680a      	ldr	r2, [r1, #0]
 8002e76:	4013      	ands	r3, r2
 8002e78:	42ab      	cmp	r3, r5
 8002e7a:	d004      	beq.n	8002e86 <HAL_RCC_ClockConfig+0x36>
    return HAL_ERROR;
 8002e7c:	2001      	movs	r0, #1
}
 8002e7e:	bc0c      	pop	{r2, r3}
 8002e80:	4690      	mov	r8, r2
 8002e82:	4699      	mov	r9, r3
 8002e84:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002e86:	6823      	ldr	r3, [r4, #0]
 8002e88:	079a      	lsls	r2, r3, #30
 8002e8a:	d506      	bpl.n	8002e9a <HAL_RCC_ClockConfig+0x4a>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002e8c:	20f0      	movs	r0, #240	; 0xf0
 8002e8e:	4974      	ldr	r1, [pc, #464]	; (8003060 <HAL_RCC_ClockConfig+0x210>)
 8002e90:	68ca      	ldr	r2, [r1, #12]
 8002e92:	4382      	bics	r2, r0
 8002e94:	68a0      	ldr	r0, [r4, #8]
 8002e96:	4302      	orrs	r2, r0
 8002e98:	60ca      	str	r2, [r1, #12]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002e9a:	07db      	lsls	r3, r3, #31
 8002e9c:	d52d      	bpl.n	8002efa <HAL_RCC_ClockConfig+0xaa>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002e9e:	4a70      	ldr	r2, [pc, #448]	; (8003060 <HAL_RCC_ClockConfig+0x210>)
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002ea0:	6863      	ldr	r3, [r4, #4]
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002ea2:	6812      	ldr	r2, [r2, #0]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002ea4:	2b02      	cmp	r3, #2
 8002ea6:	d066      	beq.n	8002f76 <HAL_RCC_ClockConfig+0x126>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002ea8:	2b03      	cmp	r3, #3
 8002eaa:	d100      	bne.n	8002eae <HAL_RCC_ClockConfig+0x5e>
 8002eac:	e088      	b.n	8002fc0 <HAL_RCC_ClockConfig+0x170>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8002eae:	2b01      	cmp	r3, #1
 8002eb0:	d100      	bne.n	8002eb4 <HAL_RCC_ClockConfig+0x64>
 8002eb2:	e0b5      	b.n	8003020 <HAL_RCC_ClockConfig+0x1d0>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8002eb4:	0592      	lsls	r2, r2, #22
 8002eb6:	d5e1      	bpl.n	8002e7c <HAL_RCC_ClockConfig+0x2c>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002eb8:	2103      	movs	r1, #3
 8002eba:	4e69      	ldr	r6, [pc, #420]	; (8003060 <HAL_RCC_ClockConfig+0x210>)
 8002ebc:	68f2      	ldr	r2, [r6, #12]
 8002ebe:	438a      	bics	r2, r1
 8002ec0:	4313      	orrs	r3, r2
 8002ec2:	60f3      	str	r3, [r6, #12]
    tickstart = HAL_GetTick();
 8002ec4:	f7ff faf8 	bl	80024b8 <HAL_GetTick>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002ec8:	6863      	ldr	r3, [r4, #4]
    tickstart = HAL_GetTick();
 8002eca:	0007      	movs	r7, r0
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002ecc:	2b02      	cmp	r3, #2
 8002ece:	d100      	bne.n	8002ed2 <HAL_RCC_ClockConfig+0x82>
 8002ed0:	e096      	b.n	8003000 <HAL_RCC_ClockConfig+0x1b0>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002ed2:	2b03      	cmp	r3, #3
 8002ed4:	d100      	bne.n	8002ed8 <HAL_RCC_ClockConfig+0x88>
 8002ed6:	e0a7      	b.n	8003028 <HAL_RCC_ClockConfig+0x1d8>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8002ed8:	2b01      	cmp	r3, #1
 8002eda:	d07f      	beq.n	8002fdc <HAL_RCC_ClockConfig+0x18c>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8002edc:	230c      	movs	r3, #12
 8002ede:	4698      	mov	r8, r3
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002ee0:	4b60      	ldr	r3, [pc, #384]	; (8003064 <HAL_RCC_ClockConfig+0x214>)
 8002ee2:	4699      	mov	r9, r3
 8002ee4:	e005      	b.n	8002ef2 <HAL_RCC_ClockConfig+0xa2>
 8002ee6:	f7ff fae7 	bl	80024b8 <HAL_GetTick>
 8002eea:	1bc0      	subs	r0, r0, r7
 8002eec:	4548      	cmp	r0, r9
 8002eee:	d900      	bls.n	8002ef2 <HAL_RCC_ClockConfig+0xa2>
 8002ef0:	e084      	b.n	8002ffc <HAL_RCC_ClockConfig+0x1ac>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8002ef2:	4642      	mov	r2, r8
 8002ef4:	68f3      	ldr	r3, [r6, #12]
 8002ef6:	421a      	tst	r2, r3
 8002ef8:	d1f5      	bne.n	8002ee6 <HAL_RCC_ClockConfig+0x96>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002efa:	2101      	movs	r1, #1
 8002efc:	4a57      	ldr	r2, [pc, #348]	; (800305c <HAL_RCC_ClockConfig+0x20c>)
 8002efe:	6813      	ldr	r3, [r2, #0]
 8002f00:	400b      	ands	r3, r1
 8002f02:	42ab      	cmp	r3, r5
 8002f04:	d905      	bls.n	8002f12 <HAL_RCC_ClockConfig+0xc2>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002f06:	6813      	ldr	r3, [r2, #0]
 8002f08:	438b      	bics	r3, r1
 8002f0a:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002f0c:	6813      	ldr	r3, [r2, #0]
 8002f0e:	4219      	tst	r1, r3
 8002f10:	d1b4      	bne.n	8002e7c <HAL_RCC_ClockConfig+0x2c>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002f12:	6823      	ldr	r3, [r4, #0]
 8002f14:	075a      	lsls	r2, r3, #29
 8002f16:	d506      	bpl.n	8002f26 <HAL_RCC_ClockConfig+0xd6>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002f18:	4951      	ldr	r1, [pc, #324]	; (8003060 <HAL_RCC_ClockConfig+0x210>)
 8002f1a:	4853      	ldr	r0, [pc, #332]	; (8003068 <HAL_RCC_ClockConfig+0x218>)
 8002f1c:	68ca      	ldr	r2, [r1, #12]
 8002f1e:	4002      	ands	r2, r0
 8002f20:	68e0      	ldr	r0, [r4, #12]
 8002f22:	4302      	orrs	r2, r0
 8002f24:	60ca      	str	r2, [r1, #12]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002f26:	071b      	lsls	r3, r3, #28
 8002f28:	d507      	bpl.n	8002f3a <HAL_RCC_ClockConfig+0xea>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002f2a:	494d      	ldr	r1, [pc, #308]	; (8003060 <HAL_RCC_ClockConfig+0x210>)
 8002f2c:	6923      	ldr	r3, [r4, #16]
 8002f2e:	68ca      	ldr	r2, [r1, #12]
 8002f30:	484e      	ldr	r0, [pc, #312]	; (800306c <HAL_RCC_ClockConfig+0x21c>)
 8002f32:	00db      	lsls	r3, r3, #3
 8002f34:	4002      	ands	r2, r0
 8002f36:	4313      	orrs	r3, r2
 8002f38:	60cb      	str	r3, [r1, #12]
  switch (tmpreg & RCC_CFGR_SWS)
 8002f3a:	230c      	movs	r3, #12
  tmpreg = RCC->CFGR;
 8002f3c:	4a48      	ldr	r2, [pc, #288]	; (8003060 <HAL_RCC_ClockConfig+0x210>)
 8002f3e:	68d1      	ldr	r1, [r2, #12]
  switch (tmpreg & RCC_CFGR_SWS)
 8002f40:	400b      	ands	r3, r1
 8002f42:	2b08      	cmp	r3, #8
 8002f44:	d01a      	beq.n	8002f7c <HAL_RCC_ClockConfig+0x12c>
 8002f46:	2b0c      	cmp	r3, #12
 8002f48:	d023      	beq.n	8002f92 <HAL_RCC_ClockConfig+0x142>
 8002f4a:	2b04      	cmp	r3, #4
 8002f4c:	d018      	beq.n	8002f80 <HAL_RCC_ClockConfig+0x130>
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8002f4e:	2080      	movs	r0, #128	; 0x80
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 8002f50:	6853      	ldr	r3, [r2, #4]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8002f52:	0200      	lsls	r0, r0, #8
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 8002f54:	041b      	lsls	r3, r3, #16
 8002f56:	0f5b      	lsrs	r3, r3, #29
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8002f58:	3301      	adds	r3, #1
 8002f5a:	4098      	lsls	r0, r3
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002f5c:	4b40      	ldr	r3, [pc, #256]	; (8003060 <HAL_RCC_ClockConfig+0x210>)
 8002f5e:	4a44      	ldr	r2, [pc, #272]	; (8003070 <HAL_RCC_ClockConfig+0x220>)
 8002f60:	68db      	ldr	r3, [r3, #12]
 8002f62:	061b      	lsls	r3, r3, #24
 8002f64:	0f1b      	lsrs	r3, r3, #28
 8002f66:	5cd3      	ldrb	r3, [r2, r3]
 8002f68:	40d8      	lsrs	r0, r3
 8002f6a:	4b42      	ldr	r3, [pc, #264]	; (8003074 <HAL_RCC_ClockConfig+0x224>)
 8002f6c:	6018      	str	r0, [r3, #0]
  status = HAL_InitTick(TICK_INT_PRIORITY);
 8002f6e:	2000      	movs	r0, #0
 8002f70:	f7ff fa6e 	bl	8002450 <HAL_InitTick>
 8002f74:	e783      	b.n	8002e7e <HAL_RCC_ClockConfig+0x2e>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002f76:	0392      	lsls	r2, r2, #14
 8002f78:	d49e      	bmi.n	8002eb8 <HAL_RCC_ClockConfig+0x68>
 8002f7a:	e77f      	b.n	8002e7c <HAL_RCC_ClockConfig+0x2c>
      sysclockfreq = HSE_VALUE;
 8002f7c:	483e      	ldr	r0, [pc, #248]	; (8003078 <HAL_RCC_ClockConfig+0x228>)
 8002f7e:	e7ed      	b.n	8002f5c <HAL_RCC_ClockConfig+0x10c>
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8002f80:	6810      	ldr	r0, [r2, #0]
        sysclockfreq =  HSI_VALUE;
 8002f82:	4b3e      	ldr	r3, [pc, #248]	; (800307c <HAL_RCC_ClockConfig+0x22c>)
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8002f84:	06c0      	lsls	r0, r0, #27
        sysclockfreq =  HSI_VALUE;
 8002f86:	17c0      	asrs	r0, r0, #31
 8002f88:	4018      	ands	r0, r3
 8002f8a:	4b3b      	ldr	r3, [pc, #236]	; (8003078 <HAL_RCC_ClockConfig+0x228>)
 8002f8c:	469c      	mov	ip, r3
 8002f8e:	4460      	add	r0, ip
 8002f90:	e7e4      	b.n	8002f5c <HAL_RCC_ClockConfig+0x10c>
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8002f92:	028b      	lsls	r3, r1, #10
 8002f94:	483a      	ldr	r0, [pc, #232]	; (8003080 <HAL_RCC_ClockConfig+0x230>)
 8002f96:	0f1b      	lsrs	r3, r3, #28
 8002f98:	5cc4      	ldrb	r4, [r0, r3]
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 8002f9a:	0209      	lsls	r1, r1, #8
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002f9c:	68d3      	ldr	r3, [r2, #12]
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 8002f9e:	0f89      	lsrs	r1, r1, #30
 8002fa0:	3101      	adds	r1, #1
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002fa2:	03db      	lsls	r3, r3, #15
 8002fa4:	d410      	bmi.n	8002fc8 <HAL_RCC_ClockConfig+0x178>
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8002fa6:	6813      	ldr	r3, [r2, #0]
 8002fa8:	06db      	lsls	r3, r3, #27
 8002faa:	d54d      	bpl.n	8003048 <HAL_RCC_ClockConfig+0x1f8>
          pllvco = ((HSI_VALUE >> 2) * pllm) / plld;
 8002fac:	0163      	lsls	r3, r4, #5
 8002fae:	1b1b      	subs	r3, r3, r4
 8002fb0:	0198      	lsls	r0, r3, #6
 8002fb2:	1ac0      	subs	r0, r0, r3
 8002fb4:	00c0      	lsls	r0, r0, #3
 8002fb6:	1900      	adds	r0, r0, r4
 8002fb8:	0200      	lsls	r0, r0, #8
 8002fba:	f7fd f8b7 	bl	800012c <__udivsi3>
 8002fbe:	e7cd      	b.n	8002f5c <HAL_RCC_ClockConfig+0x10c>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002fc0:	0192      	lsls	r2, r2, #6
 8002fc2:	d500      	bpl.n	8002fc6 <HAL_RCC_ClockConfig+0x176>
 8002fc4:	e778      	b.n	8002eb8 <HAL_RCC_ClockConfig+0x68>
 8002fc6:	e759      	b.n	8002e7c <HAL_RCC_ClockConfig+0x2c>
        pllvco = (HSE_VALUE * pllm) / plld;
 8002fc8:	0160      	lsls	r0, r4, #5
 8002fca:	1b00      	subs	r0, r0, r4
 8002fcc:	0183      	lsls	r3, r0, #6
 8002fce:	1a18      	subs	r0, r3, r0
 8002fd0:	00c0      	lsls	r0, r0, #3
 8002fd2:	1900      	adds	r0, r0, r4
 8002fd4:	0280      	lsls	r0, r0, #10
 8002fd6:	f7fd f8a9 	bl	800012c <__udivsi3>
 8002fda:	e7bf      	b.n	8002f5c <HAL_RCC_ClockConfig+0x10c>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8002fdc:	330b      	adds	r3, #11
 8002fde:	4698      	mov	r8, r3
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002fe0:	4b20      	ldr	r3, [pc, #128]	; (8003064 <HAL_RCC_ClockConfig+0x214>)
 8002fe2:	4699      	mov	r9, r3
 8002fe4:	e004      	b.n	8002ff0 <HAL_RCC_ClockConfig+0x1a0>
 8002fe6:	f7ff fa67 	bl	80024b8 <HAL_GetTick>
 8002fea:	1bc0      	subs	r0, r0, r7
 8002fec:	4548      	cmp	r0, r9
 8002fee:	d805      	bhi.n	8002ffc <HAL_RCC_ClockConfig+0x1ac>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8002ff0:	4642      	mov	r2, r8
 8002ff2:	68f3      	ldr	r3, [r6, #12]
 8002ff4:	4013      	ands	r3, r2
 8002ff6:	2b04      	cmp	r3, #4
 8002ff8:	d1f5      	bne.n	8002fe6 <HAL_RCC_ClockConfig+0x196>
 8002ffa:	e77e      	b.n	8002efa <HAL_RCC_ClockConfig+0xaa>
          return HAL_TIMEOUT;
 8002ffc:	2003      	movs	r0, #3
 8002ffe:	e73e      	b.n	8002e7e <HAL_RCC_ClockConfig+0x2e>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8003000:	330a      	adds	r3, #10
 8003002:	4698      	mov	r8, r3
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003004:	4b17      	ldr	r3, [pc, #92]	; (8003064 <HAL_RCC_ClockConfig+0x214>)
 8003006:	4699      	mov	r9, r3
 8003008:	e004      	b.n	8003014 <HAL_RCC_ClockConfig+0x1c4>
 800300a:	f7ff fa55 	bl	80024b8 <HAL_GetTick>
 800300e:	1bc0      	subs	r0, r0, r7
 8003010:	4548      	cmp	r0, r9
 8003012:	d8f3      	bhi.n	8002ffc <HAL_RCC_ClockConfig+0x1ac>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8003014:	4642      	mov	r2, r8
 8003016:	68f3      	ldr	r3, [r6, #12]
 8003018:	4013      	ands	r3, r2
 800301a:	2b08      	cmp	r3, #8
 800301c:	d1f5      	bne.n	800300a <HAL_RCC_ClockConfig+0x1ba>
 800301e:	e76c      	b.n	8002efa <HAL_RCC_ClockConfig+0xaa>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003020:	0752      	lsls	r2, r2, #29
 8003022:	d500      	bpl.n	8003026 <HAL_RCC_ClockConfig+0x1d6>
 8003024:	e748      	b.n	8002eb8 <HAL_RCC_ClockConfig+0x68>
 8003026:	e729      	b.n	8002e7c <HAL_RCC_ClockConfig+0x2c>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003028:	3309      	adds	r3, #9
 800302a:	4698      	mov	r8, r3
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800302c:	4b0d      	ldr	r3, [pc, #52]	; (8003064 <HAL_RCC_ClockConfig+0x214>)
 800302e:	4699      	mov	r9, r3
 8003030:	e004      	b.n	800303c <HAL_RCC_ClockConfig+0x1ec>
 8003032:	f7ff fa41 	bl	80024b8 <HAL_GetTick>
 8003036:	1bc0      	subs	r0, r0, r7
 8003038:	4548      	cmp	r0, r9
 800303a:	d8df      	bhi.n	8002ffc <HAL_RCC_ClockConfig+0x1ac>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800303c:	4642      	mov	r2, r8
 800303e:	68f3      	ldr	r3, [r6, #12]
 8003040:	4013      	ands	r3, r2
 8003042:	2b0c      	cmp	r3, #12
 8003044:	d1f5      	bne.n	8003032 <HAL_RCC_ClockConfig+0x1e2>
 8003046:	e758      	b.n	8002efa <HAL_RCC_ClockConfig+0xaa>
         pllvco = (HSI_VALUE * pllm) / plld;
 8003048:	0163      	lsls	r3, r4, #5
 800304a:	1b1b      	subs	r3, r3, r4
 800304c:	0198      	lsls	r0, r3, #6
 800304e:	1ac0      	subs	r0, r0, r3
 8003050:	00c0      	lsls	r0, r0, #3
 8003052:	1900      	adds	r0, r0, r4
 8003054:	0280      	lsls	r0, r0, #10
 8003056:	f7fd f869 	bl	800012c <__udivsi3>
 800305a:	e77f      	b.n	8002f5c <HAL_RCC_ClockConfig+0x10c>
 800305c:	40022000 	.word	0x40022000
 8003060:	40021000 	.word	0x40021000
 8003064:	00001388 	.word	0x00001388
 8003068:	fffff8ff 	.word	0xfffff8ff
 800306c:	ffffc7ff 	.word	0xffffc7ff
 8003070:	0800803c 	.word	0x0800803c
 8003074:	20000010 	.word	0x20000010
 8003078:	00f42400 	.word	0x00f42400
 800307c:	ff48e500 	.word	0xff48e500
 8003080:	08008054 	.word	0x08008054

08003084 <HAL_RCC_GetSysClockFreq>:
  switch (tmpreg & RCC_CFGR_SWS)
 8003084:	230c      	movs	r3, #12
  tmpreg = RCC->CFGR;
 8003086:	4a24      	ldr	r2, [pc, #144]	; (8003118 <HAL_RCC_GetSysClockFreq+0x94>)
{
 8003088:	b510      	push	{r4, lr}
  tmpreg = RCC->CFGR;
 800308a:	68d1      	ldr	r1, [r2, #12]
  switch (tmpreg & RCC_CFGR_SWS)
 800308c:	400b      	ands	r3, r1
 800308e:	2b08      	cmp	r3, #8
 8003090:	d02b      	beq.n	80030ea <HAL_RCC_GetSysClockFreq+0x66>
 8003092:	2b0c      	cmp	r3, #12
 8003094:	d012      	beq.n	80030bc <HAL_RCC_GetSysClockFreq+0x38>
 8003096:	2b04      	cmp	r3, #4
 8003098:	d007      	beq.n	80030aa <HAL_RCC_GetSysClockFreq+0x26>
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 800309a:	2080      	movs	r0, #128	; 0x80
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 800309c:	6853      	ldr	r3, [r2, #4]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 800309e:	0200      	lsls	r0, r0, #8
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 80030a0:	041b      	lsls	r3, r3, #16
 80030a2:	0f5b      	lsrs	r3, r3, #29
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 80030a4:	3301      	adds	r3, #1
 80030a6:	4098      	lsls	r0, r3
      break;
    }
  }
  return sysclockfreq;
}
 80030a8:	bd10      	pop	{r4, pc}
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 80030aa:	6810      	ldr	r0, [r2, #0]
        sysclockfreq =  HSI_VALUE;
 80030ac:	4b1b      	ldr	r3, [pc, #108]	; (800311c <HAL_RCC_GetSysClockFreq+0x98>)
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 80030ae:	06c0      	lsls	r0, r0, #27
        sysclockfreq =  HSI_VALUE;
 80030b0:	17c0      	asrs	r0, r0, #31
 80030b2:	4018      	ands	r0, r3
 80030b4:	4b1a      	ldr	r3, [pc, #104]	; (8003120 <HAL_RCC_GetSysClockFreq+0x9c>)
 80030b6:	469c      	mov	ip, r3
 80030b8:	4460      	add	r0, ip
 80030ba:	e7f5      	b.n	80030a8 <HAL_RCC_GetSysClockFreq+0x24>
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 80030bc:	028b      	lsls	r3, r1, #10
 80030be:	4819      	ldr	r0, [pc, #100]	; (8003124 <HAL_RCC_GetSysClockFreq+0xa0>)
 80030c0:	0f1b      	lsrs	r3, r3, #28
 80030c2:	5cc4      	ldrb	r4, [r0, r3]
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 80030c4:	0209      	lsls	r1, r1, #8
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80030c6:	68d3      	ldr	r3, [r2, #12]
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 80030c8:	0f89      	lsrs	r1, r1, #30
 80030ca:	3101      	adds	r1, #1
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80030cc:	03db      	lsls	r3, r3, #15
 80030ce:	d40e      	bmi.n	80030ee <HAL_RCC_GetSysClockFreq+0x6a>
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 80030d0:	6813      	ldr	r3, [r2, #0]
 80030d2:	06db      	lsls	r3, r3, #27
 80030d4:	d515      	bpl.n	8003102 <HAL_RCC_GetSysClockFreq+0x7e>
          pllvco = ((HSI_VALUE >> 2) * pllm) / plld;
 80030d6:	0163      	lsls	r3, r4, #5
 80030d8:	1b1b      	subs	r3, r3, r4
 80030da:	0198      	lsls	r0, r3, #6
 80030dc:	1ac0      	subs	r0, r0, r3
 80030de:	00c0      	lsls	r0, r0, #3
 80030e0:	1900      	adds	r0, r0, r4
 80030e2:	0200      	lsls	r0, r0, #8
 80030e4:	f7fd f822 	bl	800012c <__udivsi3>
 80030e8:	e7de      	b.n	80030a8 <HAL_RCC_GetSysClockFreq+0x24>
      sysclockfreq = HSE_VALUE;
 80030ea:	480d      	ldr	r0, [pc, #52]	; (8003120 <HAL_RCC_GetSysClockFreq+0x9c>)
 80030ec:	e7dc      	b.n	80030a8 <HAL_RCC_GetSysClockFreq+0x24>
        pllvco = (HSE_VALUE * pllm) / plld;
 80030ee:	0160      	lsls	r0, r4, #5
 80030f0:	1b00      	subs	r0, r0, r4
 80030f2:	0183      	lsls	r3, r0, #6
 80030f4:	1a18      	subs	r0, r3, r0
 80030f6:	00c0      	lsls	r0, r0, #3
 80030f8:	1900      	adds	r0, r0, r4
 80030fa:	0280      	lsls	r0, r0, #10
 80030fc:	f7fd f816 	bl	800012c <__udivsi3>
 8003100:	e7d2      	b.n	80030a8 <HAL_RCC_GetSysClockFreq+0x24>
         pllvco = (HSI_VALUE * pllm) / plld;
 8003102:	0163      	lsls	r3, r4, #5
 8003104:	1b1b      	subs	r3, r3, r4
 8003106:	0198      	lsls	r0, r3, #6
 8003108:	1ac0      	subs	r0, r0, r3
 800310a:	00c0      	lsls	r0, r0, #3
 800310c:	1900      	adds	r0, r0, r4
 800310e:	0280      	lsls	r0, r0, #10
 8003110:	f7fd f80c 	bl	800012c <__udivsi3>
 8003114:	e7c8      	b.n	80030a8 <HAL_RCC_GetSysClockFreq+0x24>
 8003116:	46c0      	nop			; (mov r8, r8)
 8003118:	40021000 	.word	0x40021000
 800311c:	ff48e500 	.word	0xff48e500
 8003120:	00f42400 	.word	0x00f42400
 8003124:	08008054 	.word	0x08008054

08003128 <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003128:	4b04      	ldr	r3, [pc, #16]	; (800313c <HAL_RCC_GetPCLK1Freq+0x14>)
 800312a:	4a05      	ldr	r2, [pc, #20]	; (8003140 <HAL_RCC_GetPCLK1Freq+0x18>)
 800312c:	68db      	ldr	r3, [r3, #12]
 800312e:	055b      	lsls	r3, r3, #21
 8003130:	0f5b      	lsrs	r3, r3, #29
 8003132:	5cd3      	ldrb	r3, [r2, r3]
 8003134:	4a03      	ldr	r2, [pc, #12]	; (8003144 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8003136:	6810      	ldr	r0, [r2, #0]
 8003138:	40d8      	lsrs	r0, r3
}
 800313a:	4770      	bx	lr
 800313c:	40021000 	.word	0x40021000
 8003140:	0800804c 	.word	0x0800804c
 8003144:	20000010 	.word	0x20000010

08003148 <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003148:	4b04      	ldr	r3, [pc, #16]	; (800315c <HAL_RCC_GetPCLK2Freq+0x14>)
 800314a:	4a05      	ldr	r2, [pc, #20]	; (8003160 <HAL_RCC_GetPCLK2Freq+0x18>)
 800314c:	68db      	ldr	r3, [r3, #12]
 800314e:	049b      	lsls	r3, r3, #18
 8003150:	0f5b      	lsrs	r3, r3, #29
 8003152:	5cd3      	ldrb	r3, [r2, r3]
 8003154:	4a03      	ldr	r2, [pc, #12]	; (8003164 <HAL_RCC_GetPCLK2Freq+0x1c>)
 8003156:	6810      	ldr	r0, [r2, #0]
 8003158:	40d8      	lsrs	r0, r3
}
 800315a:	4770      	bx	lr
 800315c:	40021000 	.word	0x40021000
 8003160:	0800804c 	.word	0x0800804c
 8003164:	20000010 	.word	0x20000010

08003168 <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  * @note   If HAL_ERROR returned, first switch-OFF HSE clock oscillator with @ref HAL_RCC_OscConfig()
  *         to possibly update HSE divider.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003168:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800316a:	46ce      	mov	lr, r9
 800316c:	4647      	mov	r7, r8

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800316e:	6803      	ldr	r3, [r0, #0]
{
 8003170:	b580      	push	{r7, lr}
 8003172:	0004      	movs	r4, r0
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003174:	069a      	lsls	r2, r3, #26
 8003176:	d52e      	bpl.n	80031d6 <HAL_RCCEx_PeriphCLKConfig+0x6e>
    FlagStatus       pwrclkchanged = RESET;

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003178:	2380      	movs	r3, #128	; 0x80
    FlagStatus       pwrclkchanged = RESET;
 800317a:	2000      	movs	r0, #0
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800317c:	4a65      	ldr	r2, [pc, #404]	; (8003314 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800317e:	055b      	lsls	r3, r3, #21
 8003180:	6b91      	ldr	r1, [r2, #56]	; 0x38
    FlagStatus       pwrclkchanged = RESET;
 8003182:	4680      	mov	r8, r0
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003184:	4219      	tst	r1, r3
 8003186:	d104      	bne.n	8003192 <HAL_RCCEx_PeriphCLKConfig+0x2a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003188:	6b91      	ldr	r1, [r2, #56]	; 0x38
 800318a:	430b      	orrs	r3, r1
 800318c:	6393      	str	r3, [r2, #56]	; 0x38
      pwrclkchanged = SET;
 800318e:	2301      	movs	r3, #1
 8003190:	4698      	mov	r8, r3
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003192:	2680      	movs	r6, #128	; 0x80
 8003194:	4d60      	ldr	r5, [pc, #384]	; (8003318 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8003196:	0076      	lsls	r6, r6, #1
 8003198:	682b      	ldr	r3, [r5, #0]
 800319a:	4233      	tst	r3, r6
 800319c:	d056      	beq.n	800324c <HAL_RCCEx_PeriphCLKConfig+0xe4>
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 800319e:	6865      	ldr	r5, [r4, #4]
 80031a0:	20c0      	movs	r0, #192	; 0xc0
 80031a2:	21c0      	movs	r1, #192	; 0xc0
 80031a4:	002f      	movs	r7, r5
 80031a6:	002a      	movs	r2, r5
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 80031a8:	4e5a      	ldr	r6, [pc, #360]	; (8003314 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 80031aa:	0380      	lsls	r0, r0, #14
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 80031ac:	6833      	ldr	r3, [r6, #0]
 80031ae:	0289      	lsls	r1, r1, #10
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 80031b0:	4007      	ands	r7, r0
 80031b2:	400a      	ands	r2, r1
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 80031b4:	4003      	ands	r3, r0
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 80031b6:	429f      	cmp	r7, r3
 80031b8:	d068      	beq.n	800328c <HAL_RCCEx_PeriphCLKConfig+0x124>
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
#endif /* LCD */
       )
    { /* Check HSE State */
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 80031ba:	428a      	cmp	r2, r1
 80031bc:	d05c      	beq.n	8003278 <HAL_RCCEx_PeriphCLKConfig+0x110>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 80031be:	6d33      	ldr	r3, [r6, #80]	; 0x50
 80031c0:	4019      	ands	r1, r3

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 80031c2:	d000      	beq.n	80031c6 <HAL_RCCEx_PeriphCLKConfig+0x5e>
 80031c4:	e0a1      	b.n	800330a <HAL_RCCEx_PeriphCLKConfig+0x1a2>
            return HAL_TIMEOUT;
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80031c6:	4953      	ldr	r1, [pc, #332]	; (8003314 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80031c8:	6d0b      	ldr	r3, [r1, #80]	; 0x50
 80031ca:	431a      	orrs	r2, r3

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80031cc:	4643      	mov	r3, r8
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80031ce:	650a      	str	r2, [r1, #80]	; 0x50
    if(pwrclkchanged == SET)
 80031d0:	2b01      	cmp	r3, #1
 80031d2:	d04b      	beq.n	800326c <HAL_RCCEx_PeriphCLKConfig+0x104>
 80031d4:	6823      	ldr	r3, [r4, #0]
    }
  }

#if defined (RCC_CCIPR_USART1SEL)
  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80031d6:	07da      	lsls	r2, r3, #31
 80031d8:	d506      	bpl.n	80031e8 <HAL_RCCEx_PeriphCLKConfig+0x80>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80031da:	2003      	movs	r0, #3
 80031dc:	494d      	ldr	r1, [pc, #308]	; (8003314 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80031de:	6cca      	ldr	r2, [r1, #76]	; 0x4c
 80031e0:	4382      	bics	r2, r0
 80031e2:	68a0      	ldr	r0, [r4, #8]
 80031e4:	4302      	orrs	r2, r0
 80031e6:	64ca      	str	r2, [r1, #76]	; 0x4c
  }
#endif /* RCC_CCIPR_USART1SEL */

  /*----------------------------- USART2 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80031e8:	079a      	lsls	r2, r3, #30
 80031ea:	d506      	bpl.n	80031fa <HAL_RCCEx_PeriphCLKConfig+0x92>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80031ec:	200c      	movs	r0, #12
 80031ee:	4949      	ldr	r1, [pc, #292]	; (8003314 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80031f0:	6cca      	ldr	r2, [r1, #76]	; 0x4c
 80031f2:	4382      	bics	r2, r0
 80031f4:	68e0      	ldr	r0, [r4, #12]
 80031f6:	4302      	orrs	r2, r0
 80031f8:	64ca      	str	r2, [r1, #76]	; 0x4c
  }

  /*------------------------------ LPUART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80031fa:	075a      	lsls	r2, r3, #29
 80031fc:	d506      	bpl.n	800320c <HAL_RCCEx_PeriphCLKConfig+0xa4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80031fe:	4945      	ldr	r1, [pc, #276]	; (8003314 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003200:	4846      	ldr	r0, [pc, #280]	; (800331c <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8003202:	6cca      	ldr	r2, [r1, #76]	; 0x4c
 8003204:	4002      	ands	r2, r0
 8003206:	6920      	ldr	r0, [r4, #16]
 8003208:	4302      	orrs	r2, r0
 800320a:	64ca      	str	r2, [r1, #76]	; 0x4c
  }

  /*------------------------------ I2C1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800320c:	071a      	lsls	r2, r3, #28
 800320e:	d506      	bpl.n	800321e <HAL_RCCEx_PeriphCLKConfig+0xb6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003210:	4940      	ldr	r1, [pc, #256]	; (8003314 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003212:	4843      	ldr	r0, [pc, #268]	; (8003320 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003214:	6cca      	ldr	r2, [r1, #76]	; 0x4c
 8003216:	4002      	ands	r2, r0
 8003218:	6960      	ldr	r0, [r4, #20]
 800321a:	4302      	orrs	r2, r0
 800321c:	64ca      	str	r2, [r1, #76]	; 0x4c
  }
#endif /* RCC_CCIPR_I2C3SEL */

#if defined(USB)
 /*---------------------------- USB and RNG configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800321e:	065a      	lsls	r2, r3, #25
 8003220:	d506      	bpl.n	8003230 <HAL_RCCEx_PeriphCLKConfig+0xc8>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003222:	493c      	ldr	r1, [pc, #240]	; (8003314 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003224:	483f      	ldr	r0, [pc, #252]	; (8003324 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003226:	6cca      	ldr	r2, [r1, #76]	; 0x4c
 8003228:	4002      	ands	r2, r0
 800322a:	69e0      	ldr	r0, [r4, #28]
 800322c:	4302      	orrs	r2, r0
 800322e:	64ca      	str	r2, [r1, #76]	; 0x4c
  {
    assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
  }

  return HAL_OK;
 8003230:	2000      	movs	r0, #0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8003232:	061b      	lsls	r3, r3, #24
 8003234:	d506      	bpl.n	8003244 <HAL_RCCEx_PeriphCLKConfig+0xdc>
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 8003236:	4a37      	ldr	r2, [pc, #220]	; (8003314 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003238:	493b      	ldr	r1, [pc, #236]	; (8003328 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 800323a:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 800323c:	400b      	ands	r3, r1
 800323e:	69a1      	ldr	r1, [r4, #24]
 8003240:	430b      	orrs	r3, r1
 8003242:	64d3      	str	r3, [r2, #76]	; 0x4c
}
 8003244:	bc0c      	pop	{r2, r3}
 8003246:	4690      	mov	r8, r2
 8003248:	4699      	mov	r9, r3
 800324a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800324c:	682b      	ldr	r3, [r5, #0]
 800324e:	4333      	orrs	r3, r6
 8003250:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 8003252:	f7ff f931 	bl	80024b8 <HAL_GetTick>
 8003256:	0007      	movs	r7, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003258:	e004      	b.n	8003264 <HAL_RCCEx_PeriphCLKConfig+0xfc>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800325a:	f7ff f92d 	bl	80024b8 <HAL_GetTick>
 800325e:	1bc0      	subs	r0, r0, r7
 8003260:	2864      	cmp	r0, #100	; 0x64
 8003262:	d850      	bhi.n	8003306 <HAL_RCCEx_PeriphCLKConfig+0x19e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003264:	682b      	ldr	r3, [r5, #0]
 8003266:	4233      	tst	r3, r6
 8003268:	d0f7      	beq.n	800325a <HAL_RCCEx_PeriphCLKConfig+0xf2>
 800326a:	e798      	b.n	800319e <HAL_RCCEx_PeriphCLKConfig+0x36>
      __HAL_RCC_PWR_CLK_DISABLE();
 800326c:	6b8b      	ldr	r3, [r1, #56]	; 0x38
 800326e:	4a2f      	ldr	r2, [pc, #188]	; (800332c <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8003270:	4013      	ands	r3, r2
 8003272:	638b      	str	r3, [r1, #56]	; 0x38
 8003274:	6823      	ldr	r3, [r4, #0]
 8003276:	e7ae      	b.n	80031d6 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8003278:	6833      	ldr	r3, [r6, #0]
          return HAL_ERROR;
 800327a:	2001      	movs	r0, #1
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800327c:	039b      	lsls	r3, r3, #14
 800327e:	d4e1      	bmi.n	8003244 <HAL_RCCEx_PeriphCLKConfig+0xdc>
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 8003280:	6d33      	ldr	r3, [r6, #80]	; 0x50
 8003282:	4013      	ands	r3, r2
    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 8003284:	d036      	beq.n	80032f4 <HAL_RCCEx_PeriphCLKConfig+0x18c>
 8003286:	4293      	cmp	r3, r2
 8003288:	d105      	bne.n	8003296 <HAL_RCCEx_PeriphCLKConfig+0x12e>
 800328a:	e030      	b.n	80032ee <HAL_RCCEx_PeriphCLKConfig+0x186>
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 800328c:	6d33      	ldr	r3, [r6, #80]	; 0x50
 800328e:	4019      	ands	r1, r3
    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 8003290:	d028      	beq.n	80032e4 <HAL_RCCEx_PeriphCLKConfig+0x17c>
 8003292:	4291      	cmp	r1, r2
 8003294:	d026      	beq.n	80032e4 <HAL_RCCEx_PeriphCLKConfig+0x17c>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8003296:	6823      	ldr	r3, [r4, #0]
 8003298:	069b      	lsls	r3, r3, #26
 800329a:	d523      	bpl.n	80032e4 <HAL_RCCEx_PeriphCLKConfig+0x17c>
      __HAL_RCC_BACKUPRESET_FORCE();
 800329c:	2180      	movs	r1, #128	; 0x80
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 800329e:	4e1d      	ldr	r6, [pc, #116]	; (8003314 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
      __HAL_RCC_BACKUPRESET_FORCE();
 80032a0:	0309      	lsls	r1, r1, #12
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 80032a2:	6d30      	ldr	r0, [r6, #80]	; 0x50
      __HAL_RCC_BACKUPRESET_FORCE();
 80032a4:	6d37      	ldr	r7, [r6, #80]	; 0x50
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 80032a6:	4b22      	ldr	r3, [pc, #136]	; (8003330 <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
      __HAL_RCC_BACKUPRESET_FORCE();
 80032a8:	4339      	orrs	r1, r7
 80032aa:	6531      	str	r1, [r6, #80]	; 0x50
      __HAL_RCC_BACKUPRESET_RELEASE();
 80032ac:	6d31      	ldr	r1, [r6, #80]	; 0x50
 80032ae:	4f21      	ldr	r7, [pc, #132]	; (8003334 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 80032b0:	4003      	ands	r3, r0
      __HAL_RCC_BACKUPRESET_RELEASE();
 80032b2:	4039      	ands	r1, r7
 80032b4:	6531      	str	r1, [r6, #80]	; 0x50
      RCC->CSR = temp_reg;
 80032b6:	6533      	str	r3, [r6, #80]	; 0x50
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 80032b8:	05c3      	lsls	r3, r0, #23
 80032ba:	d513      	bpl.n	80032e4 <HAL_RCCEx_PeriphCLKConfig+0x17c>
        tickstart = HAL_GetTick();
 80032bc:	f7ff f8fc 	bl	80024b8 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80032c0:	2580      	movs	r5, #128	; 0x80
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80032c2:	4b1d      	ldr	r3, [pc, #116]	; (8003338 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
        tickstart = HAL_GetTick();
 80032c4:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80032c6:	00ad      	lsls	r5, r5, #2
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80032c8:	4699      	mov	r9, r3
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80032ca:	e004      	b.n	80032d6 <HAL_RCCEx_PeriphCLKConfig+0x16e>
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80032cc:	f7ff f8f4 	bl	80024b8 <HAL_GetTick>
 80032d0:	1bc0      	subs	r0, r0, r7
 80032d2:	4548      	cmp	r0, r9
 80032d4:	d817      	bhi.n	8003306 <HAL_RCCEx_PeriphCLKConfig+0x19e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80032d6:	6d33      	ldr	r3, [r6, #80]	; 0x50
 80032d8:	422b      	tst	r3, r5
 80032da:	d0f7      	beq.n	80032cc <HAL_RCCEx_PeriphCLKConfig+0x164>
 80032dc:	22c0      	movs	r2, #192	; 0xc0
 80032de:	6865      	ldr	r5, [r4, #4]
 80032e0:	0292      	lsls	r2, r2, #10
 80032e2:	402a      	ands	r2, r5
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80032e4:	23c0      	movs	r3, #192	; 0xc0
 80032e6:	029b      	lsls	r3, r3, #10
 80032e8:	429a      	cmp	r2, r3
 80032ea:	d000      	beq.n	80032ee <HAL_RCCEx_PeriphCLKConfig+0x186>
 80032ec:	e76b      	b.n	80031c6 <HAL_RCCEx_PeriphCLKConfig+0x5e>
 80032ee:	27c0      	movs	r7, #192	; 0xc0
 80032f0:	03bf      	lsls	r7, r7, #14
 80032f2:	402f      	ands	r7, r5
 80032f4:	4a07      	ldr	r2, [pc, #28]	; (8003314 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80032f6:	4911      	ldr	r1, [pc, #68]	; (800333c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80032f8:	6813      	ldr	r3, [r2, #0]
 80032fa:	400b      	ands	r3, r1
 80032fc:	431f      	orrs	r7, r3
 80032fe:	6017      	str	r7, [r2, #0]
 8003300:	22c0      	movs	r2, #192	; 0xc0
 8003302:	0292      	lsls	r2, r2, #10
 8003304:	e75f      	b.n	80031c6 <HAL_RCCEx_PeriphCLKConfig+0x5e>
          return HAL_TIMEOUT;
 8003306:	2003      	movs	r0, #3
 8003308:	e79c      	b.n	8003244 <HAL_RCCEx_PeriphCLKConfig+0xdc>
    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 800330a:	4291      	cmp	r1, r2
 800330c:	d100      	bne.n	8003310 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 800330e:	e75a      	b.n	80031c6 <HAL_RCCEx_PeriphCLKConfig+0x5e>
 8003310:	e7c1      	b.n	8003296 <HAL_RCCEx_PeriphCLKConfig+0x12e>
 8003312:	46c0      	nop			; (mov r8, r8)
 8003314:	40021000 	.word	0x40021000
 8003318:	40007000 	.word	0x40007000
 800331c:	fffff3ff 	.word	0xfffff3ff
 8003320:	ffffcfff 	.word	0xffffcfff
 8003324:	fbffffff 	.word	0xfbffffff
 8003328:	fff3ffff 	.word	0xfff3ffff
 800332c:	efffffff 	.word	0xefffffff
 8003330:	fffcffff 	.word	0xfffcffff
 8003334:	fff7ffff 	.word	0xfff7ffff
 8003338:	00001388 	.word	0x00001388
 800333c:	ffcfffff 	.word	0xffcfffff

08003340 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003340:	b510      	push	{r4, lr}
 8003342:	1e04      	subs	r4, r0, #0
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003344:	d030      	beq.n	80033a8 <HAL_TIM_Base_Init+0x68>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_PRESCALER(htim->Init.Prescaler));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003346:	2339      	movs	r3, #57	; 0x39
 8003348:	5cc3      	ldrb	r3, [r0, r3]
 800334a:	b2db      	uxtb	r3, r3
 800334c:	2b00      	cmp	r3, #0
 800334e:	d01d      	beq.n	800338c <HAL_TIM_Base_Init+0x4c>
    HAL_TIM_Base_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003350:	2339      	movs	r3, #57	; 0x39
 8003352:	2202      	movs	r2, #2
{
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003354:	2180      	movs	r1, #128	; 0x80
  htim->State = HAL_TIM_STATE_BUSY;
 8003356:	54e2      	strb	r2, [r4, r3]
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003358:	6822      	ldr	r2, [r4, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800335a:	05c9      	lsls	r1, r1, #23
  tmpcr1 = TIMx->CR1;
 800335c:	6813      	ldr	r3, [r2, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800335e:	428a      	cmp	r2, r1
 8003360:	d019      	beq.n	8003396 <HAL_TIM_Base_Init+0x56>
 8003362:	4912      	ldr	r1, [pc, #72]	; (80033ac <HAL_TIM_Base_Init+0x6c>)
 8003364:	428a      	cmp	r2, r1
 8003366:	d016      	beq.n	8003396 <HAL_TIM_Base_Init+0x56>
 8003368:	4911      	ldr	r1, [pc, #68]	; (80033b0 <HAL_TIM_Base_Init+0x70>)
 800336a:	428a      	cmp	r2, r1
 800336c:	d013      	beq.n	8003396 <HAL_TIM_Base_Init+0x56>
    tmpcr1 &= ~TIM_CR1_CKD;
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800336e:	2180      	movs	r1, #128	; 0x80
 8003370:	438b      	bics	r3, r1
 8003372:	6961      	ldr	r1, [r4, #20]
  return HAL_OK;
 8003374:	2000      	movs	r0, #0
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003376:	430b      	orrs	r3, r1

  TIMx->CR1 = tmpcr1;
 8003378:	6013      	str	r3, [r2, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800337a:	68e3      	ldr	r3, [r4, #12]
 800337c:	62d3      	str	r3, [r2, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800337e:	6863      	ldr	r3, [r4, #4]
 8003380:	6293      	str	r3, [r2, #40]	; 0x28

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003382:	2301      	movs	r3, #1
 8003384:	6153      	str	r3, [r2, #20]
  htim->State = HAL_TIM_STATE_READY;
 8003386:	2239      	movs	r2, #57	; 0x39
 8003388:	54a3      	strb	r3, [r4, r2]
}
 800338a:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 800338c:	2238      	movs	r2, #56	; 0x38
 800338e:	5483      	strb	r3, [r0, r2]
    HAL_TIM_Base_MspInit(htim);
 8003390:	f000 fe74 	bl	800407c <HAL_TIM_Base_MspInit>
 8003394:	e7dc      	b.n	8003350 <HAL_TIM_Base_Init+0x10>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003396:	2170      	movs	r1, #112	; 0x70
 8003398:	438b      	bics	r3, r1
    tmpcr1 |= Structure->CounterMode;
 800339a:	68a1      	ldr	r1, [r4, #8]
 800339c:	430b      	orrs	r3, r1
    tmpcr1 &= ~TIM_CR1_CKD;
 800339e:	4905      	ldr	r1, [pc, #20]	; (80033b4 <HAL_TIM_Base_Init+0x74>)
 80033a0:	400b      	ands	r3, r1
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80033a2:	6921      	ldr	r1, [r4, #16]
 80033a4:	430b      	orrs	r3, r1
 80033a6:	e7e2      	b.n	800336e <HAL_TIM_Base_Init+0x2e>
    return HAL_ERROR;
 80033a8:	2001      	movs	r0, #1
 80033aa:	e7ee      	b.n	800338a <HAL_TIM_Base_Init+0x4a>
 80033ac:	40010800 	.word	0x40010800
 80033b0:	40011400 	.word	0x40011400
 80033b4:	fffffcff 	.word	0xfffffcff

080033b8 <HAL_TIM_Base_Start>:
  htim->State = HAL_TIM_STATE_BUSY;
 80033b8:	2339      	movs	r3, #57	; 0x39
 80033ba:	2202      	movs	r2, #2
 80033bc:	54c2      	strb	r2, [r0, r3]
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80033be:	6802      	ldr	r2, [r0, #0]
 80033c0:	3b32      	subs	r3, #50	; 0x32
 80033c2:	6891      	ldr	r1, [r2, #8]
 80033c4:	400b      	ands	r3, r1
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80033c6:	2b06      	cmp	r3, #6
 80033c8:	d003      	beq.n	80033d2 <HAL_TIM_Base_Start+0x1a>
    __HAL_TIM_ENABLE(htim);
 80033ca:	2101      	movs	r1, #1
 80033cc:	6813      	ldr	r3, [r2, #0]
 80033ce:	430b      	orrs	r3, r1
 80033d0:	6013      	str	r3, [r2, #0]
  htim->State = HAL_TIM_STATE_READY;
 80033d2:	2339      	movs	r3, #57	; 0x39
 80033d4:	2201      	movs	r2, #1
 80033d6:	54c2      	strb	r2, [r0, r3]
}
 80033d8:	2000      	movs	r0, #0
 80033da:	4770      	bx	lr

080033dc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80033dc:	b5f0      	push	{r4, r5, r6, r7, lr}
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80033de:	2538      	movs	r5, #56	; 0x38
 80033e0:	5d43      	ldrb	r3, [r0, r5]
 80033e2:	2b01      	cmp	r3, #1
 80033e4:	d015      	beq.n	8003412 <HAL_TIMEx_MasterConfigSynchronization+0x36>

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80033e6:	2639      	movs	r6, #57	; 0x39
 80033e8:	2302      	movs	r3, #2

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80033ea:	2770      	movs	r7, #112	; 0x70
  tmpcr2 = htim->Instance->CR2;
 80033ec:	6804      	ldr	r4, [r0, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 80033ee:	5583      	strb	r3, [r0, r6]
  tmpcr2 = htim->Instance->CR2;
 80033f0:	6862      	ldr	r2, [r4, #4]
  tmpsmcr = htim->Instance->SMCR;
 80033f2:	68a3      	ldr	r3, [r4, #8]
  tmpcr2 &= ~TIM_CR2_MMS;
 80033f4:	43ba      	bics	r2, r7
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80033f6:	680f      	ldr	r7, [r1, #0]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80033f8:	6849      	ldr	r1, [r1, #4]
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80033fa:	433a      	orrs	r2, r7
  tmpsmcr &= ~TIM_SMCR_MSM;
 80033fc:	2780      	movs	r7, #128	; 0x80
 80033fe:	43bb      	bics	r3, r7
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003400:	430b      	orrs	r3, r1

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003402:	6062      	str	r2, [r4, #4]

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8003404:	60a3      	str	r3, [r4, #8]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003406:	2301      	movs	r3, #1
 8003408:	5583      	strb	r3, [r0, r6]

  __HAL_UNLOCK(htim);
 800340a:	2300      	movs	r3, #0
 800340c:	5543      	strb	r3, [r0, r5]

  return HAL_OK;
 800340e:	2000      	movs	r0, #0
}
 8003410:	bdf0      	pop	{r4, r5, r6, r7, pc}
  __HAL_LOCK(htim);
 8003412:	2002      	movs	r0, #2
 8003414:	e7fc      	b.n	8003410 <HAL_TIMEx_MasterConfigSynchronization+0x34>
 8003416:	46c0      	nop			; (mov r8, r8)

08003418 <HAL_UART_Transmit>:
  * @param Size    Amount of data to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003418:	b5f0      	push	{r4, r5, r6, r7, lr}
 800341a:	464f      	mov	r7, r9
 800341c:	4646      	mov	r6, r8
 800341e:	46d6      	mov	lr, sl
 8003420:	b5c0      	push	{r6, r7, lr}
 8003422:	001e      	movs	r6, r3
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003424:	6f43      	ldr	r3, [r0, #116]	; 0x74
{
 8003426:	0005      	movs	r5, r0
 8003428:	000f      	movs	r7, r1
 800342a:	0014      	movs	r4, r2

    return HAL_OK;
  }
  else
  {
    return HAL_BUSY;
 800342c:	2002      	movs	r0, #2
  if (huart->gState == HAL_UART_STATE_READY)
 800342e:	2b20      	cmp	r3, #32
 8003430:	d14a      	bne.n	80034c8 <HAL_UART_Transmit+0xb0>
    if ((pData == NULL) || (Size == 0U))
 8003432:	2900      	cmp	r1, #0
 8003434:	d04d      	beq.n	80034d2 <HAL_UART_Transmit+0xba>
      return  HAL_ERROR;
 8003436:	3801      	subs	r0, #1
    if ((pData == NULL) || (Size == 0U))
 8003438:	2a00      	cmp	r2, #0
 800343a:	d045      	beq.n	80034c8 <HAL_UART_Transmit+0xb0>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800343c:	2380      	movs	r3, #128	; 0x80
 800343e:	68aa      	ldr	r2, [r5, #8]
 8003440:	015b      	lsls	r3, r3, #5
 8003442:	429a      	cmp	r2, r3
 8003444:	d047      	beq.n	80034d6 <HAL_UART_Transmit+0xbe>
    __HAL_LOCK(huart);
 8003446:	2370      	movs	r3, #112	; 0x70
 8003448:	5cea      	ldrb	r2, [r5, r3]
 800344a:	2a01      	cmp	r2, #1
 800344c:	d100      	bne.n	8003450 <HAL_UART_Transmit+0x38>
 800344e:	e07b      	b.n	8003548 <HAL_UART_Transmit+0x130>
 8003450:	2201      	movs	r2, #1
 8003452:	54ea      	strb	r2, [r5, r3]
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003454:	2300      	movs	r3, #0
 8003456:	67eb      	str	r3, [r5, #124]	; 0x7c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003458:	3321      	adds	r3, #33	; 0x21
 800345a:	676b      	str	r3, [r5, #116]	; 0x74
    tickstart = HAL_GetTick();
 800345c:	f7ff f82c 	bl	80024b8 <HAL_GetTick>
    huart->TxXferSize  = Size;
 8003460:	2350      	movs	r3, #80	; 0x50
      pdata16bits = NULL;
 8003462:	2200      	movs	r2, #0
    huart->TxXferSize  = Size;
 8003464:	52ec      	strh	r4, [r5, r3]
    huart->TxXferCount = Size;
 8003466:	3302      	adds	r3, #2
 8003468:	52ec      	strh	r4, [r5, r3]
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800346a:	2380      	movs	r3, #128	; 0x80
      pdata16bits = NULL;
 800346c:	4692      	mov	sl, r2
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800346e:	68aa      	ldr	r2, [r5, #8]
    tickstart = HAL_GetTick();
 8003470:	4681      	mov	r9, r0
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003472:	015b      	lsls	r3, r3, #5
 8003474:	429a      	cmp	r2, r3
 8003476:	d069      	beq.n	800354c <HAL_UART_Transmit+0x134>
    while (huart->TxXferCount > 0U)
 8003478:	2352      	movs	r3, #82	; 0x52
      huart->TxXferCount--;
 800347a:	2152      	movs	r1, #82	; 0x52
    while (huart->TxXferCount > 0U)
 800347c:	5aeb      	ldrh	r3, [r5, r3]
 800347e:	682a      	ldr	r2, [r5, #0]
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003480:	2480      	movs	r4, #128	; 0x80
      huart->TxXferCount--;
 8003482:	4688      	mov	r8, r1
    while (huart->TxXferCount > 0U)
 8003484:	2b00      	cmp	r3, #0
 8003486:	d012      	beq.n	80034ae <HAL_UART_Transmit+0x96>
 8003488:	1c73      	adds	r3, r6, #1
 800348a:	d12a      	bne.n	80034e2 <HAL_UART_Transmit+0xca>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800348c:	69d3      	ldr	r3, [r2, #28]
 800348e:	421c      	tst	r4, r3
 8003490:	d0fc      	beq.n	800348c <HAL_UART_Transmit+0x74>
      if (pdata8bits == NULL)
 8003492:	2f00      	cmp	r7, #0
 8003494:	d042      	beq.n	800351c <HAL_UART_Transmit+0x104>
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8003496:	783b      	ldrb	r3, [r7, #0]
        pdata8bits++;
 8003498:	3701      	adds	r7, #1
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800349a:	6293      	str	r3, [r2, #40]	; 0x28
      huart->TxXferCount--;
 800349c:	4643      	mov	r3, r8
 800349e:	4641      	mov	r1, r8
 80034a0:	5aeb      	ldrh	r3, [r5, r3]
 80034a2:	3b01      	subs	r3, #1
 80034a4:	b29b      	uxth	r3, r3
 80034a6:	526b      	strh	r3, [r5, r1]
    while (huart->TxXferCount > 0U)
 80034a8:	5a6b      	ldrh	r3, [r5, r1]
 80034aa:	2b00      	cmp	r3, #0
 80034ac:	d1ec      	bne.n	8003488 <HAL_UART_Transmit+0x70>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80034ae:	2440      	movs	r4, #64	; 0x40
 80034b0:	1c73      	adds	r3, r6, #1
 80034b2:	d13c      	bne.n	800352e <HAL_UART_Transmit+0x116>
 80034b4:	2140      	movs	r1, #64	; 0x40
 80034b6:	69d3      	ldr	r3, [r2, #28]
 80034b8:	4219      	tst	r1, r3
 80034ba:	d0fc      	beq.n	80034b6 <HAL_UART_Transmit+0x9e>
    huart->gState = HAL_UART_STATE_READY;
 80034bc:	2320      	movs	r3, #32
    __HAL_UNLOCK(huart);
 80034be:	2200      	movs	r2, #0
    return HAL_OK;
 80034c0:	2000      	movs	r0, #0
    huart->gState = HAL_UART_STATE_READY;
 80034c2:	676b      	str	r3, [r5, #116]	; 0x74
    __HAL_UNLOCK(huart);
 80034c4:	3350      	adds	r3, #80	; 0x50
 80034c6:	54ea      	strb	r2, [r5, r3]
}
 80034c8:	bc1c      	pop	{r2, r3, r4}
 80034ca:	4690      	mov	r8, r2
 80034cc:	4699      	mov	r9, r3
 80034ce:	46a2      	mov	sl, r4
 80034d0:	bdf0      	pop	{r4, r5, r6, r7, pc}
      return  HAL_ERROR;
 80034d2:	2001      	movs	r0, #1
 80034d4:	e7f8      	b.n	80034c8 <HAL_UART_Transmit+0xb0>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80034d6:	692b      	ldr	r3, [r5, #16]
 80034d8:	2b00      	cmp	r3, #0
 80034da:	d1b4      	bne.n	8003446 <HAL_UART_Transmit+0x2e>
      if ((((uint32_t)pData) & 1) != 0)
 80034dc:	4201      	tst	r1, r0
 80034de:	d0b2      	beq.n	8003446 <HAL_UART_Transmit+0x2e>
 80034e0:	e7f2      	b.n	80034c8 <HAL_UART_Transmit+0xb0>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80034e2:	69d3      	ldr	r3, [r2, #28]
 80034e4:	421c      	tst	r4, r3
 80034e6:	d1d4      	bne.n	8003492 <HAL_UART_Transmit+0x7a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80034e8:	f7fe ffe6 	bl	80024b8 <HAL_GetTick>
 80034ec:	464b      	mov	r3, r9
 80034ee:	682a      	ldr	r2, [r5, #0]
 80034f0:	1ac0      	subs	r0, r0, r3
 80034f2:	4286      	cmp	r6, r0
 80034f4:	d301      	bcc.n	80034fa <HAL_UART_Transmit+0xe2>
 80034f6:	2e00      	cmp	r6, #0
 80034f8:	d1c6      	bne.n	8003488 <HAL_UART_Transmit+0x70>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80034fa:	6813      	ldr	r3, [r2, #0]
 80034fc:	4917      	ldr	r1, [pc, #92]	; (800355c <HAL_UART_Transmit+0x144>)
      return HAL_TIMEOUT;
 80034fe:	2003      	movs	r0, #3
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003500:	400b      	ands	r3, r1
 8003502:	6013      	str	r3, [r2, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003504:	6893      	ldr	r3, [r2, #8]
 8003506:	31a3      	adds	r1, #163	; 0xa3
 8003508:	31ff      	adds	r1, #255	; 0xff
 800350a:	438b      	bics	r3, r1
 800350c:	6093      	str	r3, [r2, #8]

        huart->gState = HAL_UART_STATE_READY;
 800350e:	2320      	movs	r3, #32
        huart->RxState = HAL_UART_STATE_READY;

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8003510:	2200      	movs	r2, #0
        huart->gState = HAL_UART_STATE_READY;
 8003512:	676b      	str	r3, [r5, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 8003514:	67ab      	str	r3, [r5, #120]	; 0x78
        __HAL_UNLOCK(huart);
 8003516:	3350      	adds	r3, #80	; 0x50
 8003518:	54ea      	strb	r2, [r5, r3]
 800351a:	e7d5      	b.n	80034c8 <HAL_UART_Transmit+0xb0>
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800351c:	4653      	mov	r3, sl
 800351e:	881b      	ldrh	r3, [r3, #0]
 8003520:	05db      	lsls	r3, r3, #23
 8003522:	0ddb      	lsrs	r3, r3, #23
 8003524:	6293      	str	r3, [r2, #40]	; 0x28
        pdata16bits++;
 8003526:	2302      	movs	r3, #2
 8003528:	469c      	mov	ip, r3
 800352a:	44e2      	add	sl, ip
 800352c:	e7b6      	b.n	800349c <HAL_UART_Transmit+0x84>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800352e:	69d3      	ldr	r3, [r2, #28]
 8003530:	421c      	tst	r4, r3
 8003532:	d1c3      	bne.n	80034bc <HAL_UART_Transmit+0xa4>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003534:	f7fe ffc0 	bl	80024b8 <HAL_GetTick>
 8003538:	464b      	mov	r3, r9
 800353a:	682a      	ldr	r2, [r5, #0]
 800353c:	1ac0      	subs	r0, r0, r3
 800353e:	4286      	cmp	r6, r0
 8003540:	d3db      	bcc.n	80034fa <HAL_UART_Transmit+0xe2>
 8003542:	2e00      	cmp	r6, #0
 8003544:	d1b4      	bne.n	80034b0 <HAL_UART_Transmit+0x98>
 8003546:	e7d8      	b.n	80034fa <HAL_UART_Transmit+0xe2>
    return HAL_BUSY;
 8003548:	2002      	movs	r0, #2
 800354a:	e7bd      	b.n	80034c8 <HAL_UART_Transmit+0xb0>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800354c:	692b      	ldr	r3, [r5, #16]
 800354e:	2b00      	cmp	r3, #0
 8003550:	d000      	beq.n	8003554 <HAL_UART_Transmit+0x13c>
 8003552:	e791      	b.n	8003478 <HAL_UART_Transmit+0x60>
 8003554:	46ba      	mov	sl, r7
      pdata8bits  = NULL;
 8003556:	2700      	movs	r7, #0
 8003558:	e78e      	b.n	8003478 <HAL_UART_Transmit+0x60>
 800355a:	46c0      	nop			; (mov r8, r8)
 800355c:	fffffe5f 	.word	0xfffffe5f

08003560 <HAL_UART_TxCpltCallback>:
 8003560:	4770      	bx	lr
 8003562:	46c0      	nop			; (mov r8, r8)

08003564 <HAL_UART_ErrorCallback>:
 8003564:	4770      	bx	lr
 8003566:	46c0      	nop			; (mov r8, r8)

08003568 <HAL_UART_IRQHandler>:
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8003568:	6803      	ldr	r3, [r0, #0]
{
 800356a:	b570      	push	{r4, r5, r6, lr}
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800356c:	69da      	ldr	r2, [r3, #28]
{
 800356e:	0004      	movs	r4, r0
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003570:	6819      	ldr	r1, [r3, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003572:	689d      	ldr	r5, [r3, #8]
  if (errorflags == 0U)
 8003574:	0710      	lsls	r0, r2, #28
 8003576:	d053      	beq.n	8003620 <HAL_UART_IRQHandler+0xb8>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8003578:	2001      	movs	r0, #1
 800357a:	4028      	ands	r0, r5
 800357c:	d05b      	beq.n	8003636 <HAL_UART_IRQHandler+0xce>
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800357e:	2501      	movs	r5, #1
 8003580:	4215      	tst	r5, r2
 8003582:	d005      	beq.n	8003590 <HAL_UART_IRQHandler+0x28>
 8003584:	05ce      	lsls	r6, r1, #23
 8003586:	d503      	bpl.n	8003590 <HAL_UART_IRQHandler+0x28>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8003588:	621d      	str	r5, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800358a:	6fe6      	ldr	r6, [r4, #124]	; 0x7c
 800358c:	4335      	orrs	r5, r6
 800358e:	67e5      	str	r5, [r4, #124]	; 0x7c
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8003590:	2502      	movs	r5, #2
 8003592:	4215      	tst	r5, r2
 8003594:	d100      	bne.n	8003598 <HAL_UART_IRQHandler+0x30>
 8003596:	e076      	b.n	8003686 <HAL_UART_IRQHandler+0x11e>
 8003598:	2800      	cmp	r0, #0
 800359a:	d007      	beq.n	80035ac <HAL_UART_IRQHandler+0x44>
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800359c:	2604      	movs	r6, #4
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800359e:	621d      	str	r5, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80035a0:	6fe5      	ldr	r5, [r4, #124]	; 0x7c
 80035a2:	4335      	orrs	r5, r6
 80035a4:	67e5      	str	r5, [r4, #124]	; 0x7c
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80035a6:	4216      	tst	r6, r2
 80035a8:	d000      	beq.n	80035ac <HAL_UART_IRQHandler+0x44>
 80035aa:	e072      	b.n	8003692 <HAL_UART_IRQHandler+0x12a>
    if (((isrflags & USART_ISR_ORE) != 0U)
 80035ac:	0715      	lsls	r5, r2, #28
 80035ae:	d505      	bpl.n	80035bc <HAL_UART_IRQHandler+0x54>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80035b0:	068d      	lsls	r5, r1, #26
 80035b2:	d500      	bpl.n	80035b6 <HAL_UART_IRQHandler+0x4e>
 80035b4:	e074      	b.n	80036a0 <HAL_UART_IRQHandler+0x138>
 80035b6:	2800      	cmp	r0, #0
 80035b8:	d000      	beq.n	80035bc <HAL_UART_IRQHandler+0x54>
 80035ba:	e071      	b.n	80036a0 <HAL_UART_IRQHandler+0x138>
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80035bc:	6fe0      	ldr	r0, [r4, #124]	; 0x7c
 80035be:	2800      	cmp	r0, #0
 80035c0:	d02d      	beq.n	800361e <HAL_UART_IRQHandler+0xb6>
      if (((isrflags & USART_ISR_RXNE) != 0U)
 80035c2:	2020      	movs	r0, #32
 80035c4:	4210      	tst	r0, r2
 80035c6:	d002      	beq.n	80035ce <HAL_UART_IRQHandler+0x66>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80035c8:	4208      	tst	r0, r1
 80035ca:	d000      	beq.n	80035ce <HAL_UART_IRQHandler+0x66>
 80035cc:	e072      	b.n	80036b4 <HAL_UART_IRQHandler+0x14c>
      errorcode = huart->ErrorCode;
 80035ce:	6fe1      	ldr	r1, [r4, #124]	; 0x7c
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80035d0:	689a      	ldr	r2, [r3, #8]
 80035d2:	0652      	lsls	r2, r2, #25
 80035d4:	d403      	bmi.n	80035de <HAL_UART_IRQHandler+0x76>
          ((errorcode & HAL_UART_ERROR_ORE) != 0U))
 80035d6:	2508      	movs	r5, #8
 80035d8:	400d      	ands	r5, r1
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80035da:	d100      	bne.n	80035de <HAL_UART_IRQHandler+0x76>
 80035dc:	e072      	b.n	80036c4 <HAL_UART_IRQHandler+0x15c>
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80035de:	681a      	ldr	r2, [r3, #0]
 80035e0:	493b      	ldr	r1, [pc, #236]	; (80036d0 <HAL_UART_IRQHandler+0x168>)
 80035e2:	400a      	ands	r2, r1
 80035e4:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80035e6:	689a      	ldr	r2, [r3, #8]
 80035e8:	3123      	adds	r1, #35	; 0x23
 80035ea:	31ff      	adds	r1, #255	; 0xff
 80035ec:	438a      	bics	r2, r1
 80035ee:	609a      	str	r2, [r3, #8]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80035f0:	2220      	movs	r2, #32
 80035f2:	67a2      	str	r2, [r4, #120]	; 0x78

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80035f4:	2200      	movs	r2, #0
 80035f6:	6622      	str	r2, [r4, #96]	; 0x60
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80035f8:	689a      	ldr	r2, [r3, #8]
 80035fa:	313f      	adds	r1, #63	; 0x3f
 80035fc:	4211      	tst	r1, r2
 80035fe:	d055      	beq.n	80036ac <HAL_UART_IRQHandler+0x144>
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003600:	689a      	ldr	r2, [r3, #8]
          if (huart->hdmarx != NULL)
 8003602:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003604:	438a      	bics	r2, r1
 8003606:	609a      	str	r2, [r3, #8]
          if (huart->hdmarx != NULL)
 8003608:	2800      	cmp	r0, #0
 800360a:	d04f      	beq.n	80036ac <HAL_UART_IRQHandler+0x144>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800360c:	4b31      	ldr	r3, [pc, #196]	; (80036d4 <HAL_UART_IRQHandler+0x16c>)
 800360e:	6383      	str	r3, [r0, #56]	; 0x38
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003610:	f7fe ffba 	bl	8002588 <HAL_DMA_Abort_IT>
 8003614:	2800      	cmp	r0, #0
 8003616:	d002      	beq.n	800361e <HAL_UART_IRQHandler+0xb6>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003618:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
 800361a:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800361c:	4798      	blx	r3
}
 800361e:	bd70      	pop	{r4, r5, r6, pc}
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8003620:	2020      	movs	r0, #32
 8003622:	4210      	tst	r0, r2
 8003624:	d00b      	beq.n	800363e <HAL_UART_IRQHandler+0xd6>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8003626:	4208      	tst	r0, r1
 8003628:	d009      	beq.n	800363e <HAL_UART_IRQHandler+0xd6>
      if (huart->RxISR != NULL)
 800362a:	6e23      	ldr	r3, [r4, #96]	; 0x60
 800362c:	2b00      	cmp	r3, #0
 800362e:	d0f6      	beq.n	800361e <HAL_UART_IRQHandler+0xb6>
      huart->TxISR(huart);
 8003630:	0020      	movs	r0, r4
 8003632:	4798      	blx	r3
 8003634:	e7f3      	b.n	800361e <HAL_UART_IRQHandler+0xb6>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != 0U)))
 8003636:	2690      	movs	r6, #144	; 0x90
 8003638:	0076      	lsls	r6, r6, #1
 800363a:	4231      	tst	r1, r6
 800363c:	d19f      	bne.n	800357e <HAL_UART_IRQHandler+0x16>
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800363e:	2080      	movs	r0, #128	; 0x80
 8003640:	0340      	lsls	r0, r0, #13
 8003642:	4202      	tst	r2, r0
 8003644:	d108      	bne.n	8003658 <HAL_UART_IRQHandler+0xf0>
  if (((isrflags & USART_ISR_TXE) != 0U)
 8003646:	2080      	movs	r0, #128	; 0x80
 8003648:	4210      	tst	r0, r2
 800364a:	d00c      	beq.n	8003666 <HAL_UART_IRQHandler+0xfe>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 800364c:	4208      	tst	r0, r1
 800364e:	d00a      	beq.n	8003666 <HAL_UART_IRQHandler+0xfe>
    if (huart->TxISR != NULL)
 8003650:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8003652:	2b00      	cmp	r3, #0
 8003654:	d1ec      	bne.n	8003630 <HAL_UART_IRQHandler+0xc8>
 8003656:	e7e2      	b.n	800361e <HAL_UART_IRQHandler+0xb6>
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8003658:	026d      	lsls	r5, r5, #9
 800365a:	d5f4      	bpl.n	8003646 <HAL_UART_IRQHandler+0xde>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800365c:	6218      	str	r0, [r3, #32]
    HAL_UARTEx_WakeupCallback(huart);
 800365e:	0020      	movs	r0, r4
 8003660:	f000 fa54 	bl	8003b0c <HAL_UARTEx_WakeupCallback>
    return;
 8003664:	e7db      	b.n	800361e <HAL_UART_IRQHandler+0xb6>
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8003666:	2040      	movs	r0, #64	; 0x40
 8003668:	4210      	tst	r0, r2
 800366a:	d0d8      	beq.n	800361e <HAL_UART_IRQHandler+0xb6>
 800366c:	4208      	tst	r0, r1
 800366e:	d0d6      	beq.n	800361e <HAL_UART_IRQHandler+0xb6>
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8003670:	681a      	ldr	r2, [r3, #0]
 8003672:	4382      	bics	r2, r0
 8003674:	601a      	str	r2, [r3, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003676:	2320      	movs	r3, #32
 8003678:	6763      	str	r3, [r4, #116]	; 0x74

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800367a:	2300      	movs	r3, #0
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800367c:	0020      	movs	r0, r4
  huart->TxISR = NULL;
 800367e:	6663      	str	r3, [r4, #100]	; 0x64
  HAL_UART_TxCpltCallback(huart);
 8003680:	f7ff ff6e 	bl	8003560 <HAL_UART_TxCpltCallback>
 8003684:	e7cb      	b.n	800361e <HAL_UART_IRQHandler+0xb6>
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8003686:	0755      	lsls	r5, r2, #29
 8003688:	d400      	bmi.n	800368c <HAL_UART_IRQHandler+0x124>
 800368a:	e78f      	b.n	80035ac <HAL_UART_IRQHandler+0x44>
 800368c:	2800      	cmp	r0, #0
 800368e:	d100      	bne.n	8003692 <HAL_UART_IRQHandler+0x12a>
 8003690:	e78c      	b.n	80035ac <HAL_UART_IRQHandler+0x44>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8003692:	2504      	movs	r5, #4
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003694:	2602      	movs	r6, #2
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8003696:	621d      	str	r5, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003698:	6fe5      	ldr	r5, [r4, #124]	; 0x7c
 800369a:	4335      	orrs	r5, r6
 800369c:	67e5      	str	r5, [r4, #124]	; 0x7c
 800369e:	e785      	b.n	80035ac <HAL_UART_IRQHandler+0x44>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80036a0:	2508      	movs	r5, #8
 80036a2:	621d      	str	r5, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80036a4:	6fe0      	ldr	r0, [r4, #124]	; 0x7c
 80036a6:	4328      	orrs	r0, r5
 80036a8:	67e0      	str	r0, [r4, #124]	; 0x7c
 80036aa:	e787      	b.n	80035bc <HAL_UART_IRQHandler+0x54>
            HAL_UART_ErrorCallback(huart);
 80036ac:	0020      	movs	r0, r4
 80036ae:	f7ff ff59 	bl	8003564 <HAL_UART_ErrorCallback>
 80036b2:	e7b4      	b.n	800361e <HAL_UART_IRQHandler+0xb6>
        if (huart->RxISR != NULL)
 80036b4:	6e22      	ldr	r2, [r4, #96]	; 0x60
 80036b6:	2a00      	cmp	r2, #0
 80036b8:	d100      	bne.n	80036bc <HAL_UART_IRQHandler+0x154>
 80036ba:	e788      	b.n	80035ce <HAL_UART_IRQHandler+0x66>
          huart->RxISR(huart);
 80036bc:	0020      	movs	r0, r4
 80036be:	4790      	blx	r2
 80036c0:	6823      	ldr	r3, [r4, #0]
 80036c2:	e784      	b.n	80035ce <HAL_UART_IRQHandler+0x66>
        HAL_UART_ErrorCallback(huart);
 80036c4:	0020      	movs	r0, r4
 80036c6:	f7ff ff4d 	bl	8003564 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80036ca:	67e5      	str	r5, [r4, #124]	; 0x7c
 80036cc:	e7a7      	b.n	800361e <HAL_UART_IRQHandler+0xb6>
 80036ce:	46c0      	nop			; (mov r8, r8)
 80036d0:	fffffedf 	.word	0xfffffedf
 80036d4:	080036d9 	.word	0x080036d9

080036d8 <UART_DMAAbortOnError>:
  huart->RxXferCount = 0U;
 80036d8:	2300      	movs	r3, #0
 80036da:	225a      	movs	r2, #90	; 0x5a
{
 80036dc:	b510      	push	{r4, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80036de:	6a80      	ldr	r0, [r0, #40]	; 0x28
  huart->RxXferCount = 0U;
 80036e0:	5283      	strh	r3, [r0, r2]
  huart->TxXferCount = 0U;
 80036e2:	3a08      	subs	r2, #8
 80036e4:	5283      	strh	r3, [r0, r2]
  HAL_UART_ErrorCallback(huart);
 80036e6:	f7ff ff3d 	bl	8003564 <HAL_UART_ErrorCallback>
}
 80036ea:	bd10      	pop	{r4, pc}

080036ec <UART_AdvFeatureConfig>:
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80036ec:	6a43      	ldr	r3, [r0, #36]	; 0x24
{
 80036ee:	b530      	push	{r4, r5, lr}
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80036f0:	07da      	lsls	r2, r3, #31
 80036f2:	d506      	bpl.n	8003702 <UART_AdvFeatureConfig+0x16>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80036f4:	6801      	ldr	r1, [r0, #0]
 80036f6:	4c28      	ldr	r4, [pc, #160]	; (8003798 <UART_AdvFeatureConfig+0xac>)
 80036f8:	684a      	ldr	r2, [r1, #4]
 80036fa:	4022      	ands	r2, r4
 80036fc:	6a84      	ldr	r4, [r0, #40]	; 0x28
 80036fe:	4322      	orrs	r2, r4
 8003700:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003702:	079a      	lsls	r2, r3, #30
 8003704:	d506      	bpl.n	8003714 <UART_AdvFeatureConfig+0x28>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003706:	6801      	ldr	r1, [r0, #0]
 8003708:	4c24      	ldr	r4, [pc, #144]	; (800379c <UART_AdvFeatureConfig+0xb0>)
 800370a:	684a      	ldr	r2, [r1, #4]
 800370c:	4022      	ands	r2, r4
 800370e:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 8003710:	4322      	orrs	r2, r4
 8003712:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003714:	075a      	lsls	r2, r3, #29
 8003716:	d506      	bpl.n	8003726 <UART_AdvFeatureConfig+0x3a>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003718:	6801      	ldr	r1, [r0, #0]
 800371a:	4c21      	ldr	r4, [pc, #132]	; (80037a0 <UART_AdvFeatureConfig+0xb4>)
 800371c:	684a      	ldr	r2, [r1, #4]
 800371e:	4022      	ands	r2, r4
 8003720:	6b04      	ldr	r4, [r0, #48]	; 0x30
 8003722:	4322      	orrs	r2, r4
 8003724:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003726:	071a      	lsls	r2, r3, #28
 8003728:	d506      	bpl.n	8003738 <UART_AdvFeatureConfig+0x4c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800372a:	6801      	ldr	r1, [r0, #0]
 800372c:	4c1d      	ldr	r4, [pc, #116]	; (80037a4 <UART_AdvFeatureConfig+0xb8>)
 800372e:	684a      	ldr	r2, [r1, #4]
 8003730:	4022      	ands	r2, r4
 8003732:	6b44      	ldr	r4, [r0, #52]	; 0x34
 8003734:	4322      	orrs	r2, r4
 8003736:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003738:	06da      	lsls	r2, r3, #27
 800373a:	d506      	bpl.n	800374a <UART_AdvFeatureConfig+0x5e>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800373c:	6801      	ldr	r1, [r0, #0]
 800373e:	4c1a      	ldr	r4, [pc, #104]	; (80037a8 <UART_AdvFeatureConfig+0xbc>)
 8003740:	688a      	ldr	r2, [r1, #8]
 8003742:	4022      	ands	r2, r4
 8003744:	6b84      	ldr	r4, [r0, #56]	; 0x38
 8003746:	4322      	orrs	r2, r4
 8003748:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800374a:	069a      	lsls	r2, r3, #26
 800374c:	d506      	bpl.n	800375c <UART_AdvFeatureConfig+0x70>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800374e:	6801      	ldr	r1, [r0, #0]
 8003750:	4c16      	ldr	r4, [pc, #88]	; (80037ac <UART_AdvFeatureConfig+0xc0>)
 8003752:	688a      	ldr	r2, [r1, #8]
 8003754:	4022      	ands	r2, r4
 8003756:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
 8003758:	4322      	orrs	r2, r4
 800375a:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800375c:	065a      	lsls	r2, r3, #25
 800375e:	d50a      	bpl.n	8003776 <UART_AdvFeatureConfig+0x8a>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003760:	6801      	ldr	r1, [r0, #0]
 8003762:	4d13      	ldr	r5, [pc, #76]	; (80037b0 <UART_AdvFeatureConfig+0xc4>)
 8003764:	684a      	ldr	r2, [r1, #4]
 8003766:	6c04      	ldr	r4, [r0, #64]	; 0x40
 8003768:	402a      	ands	r2, r5
 800376a:	4322      	orrs	r2, r4
 800376c:	604a      	str	r2, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800376e:	2280      	movs	r2, #128	; 0x80
 8003770:	0352      	lsls	r2, r2, #13
 8003772:	4294      	cmp	r4, r2
 8003774:	d009      	beq.n	800378a <UART_AdvFeatureConfig+0x9e>
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003776:	061b      	lsls	r3, r3, #24
 8003778:	d506      	bpl.n	8003788 <UART_AdvFeatureConfig+0x9c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800377a:	6802      	ldr	r2, [r0, #0]
 800377c:	490d      	ldr	r1, [pc, #52]	; (80037b4 <UART_AdvFeatureConfig+0xc8>)
 800377e:	6853      	ldr	r3, [r2, #4]
 8003780:	400b      	ands	r3, r1
 8003782:	6c81      	ldr	r1, [r0, #72]	; 0x48
 8003784:	430b      	orrs	r3, r1
 8003786:	6053      	str	r3, [r2, #4]
}
 8003788:	bd30      	pop	{r4, r5, pc}
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800378a:	684a      	ldr	r2, [r1, #4]
 800378c:	4c0a      	ldr	r4, [pc, #40]	; (80037b8 <UART_AdvFeatureConfig+0xcc>)
 800378e:	4022      	ands	r2, r4
 8003790:	6c44      	ldr	r4, [r0, #68]	; 0x44
 8003792:	4322      	orrs	r2, r4
 8003794:	604a      	str	r2, [r1, #4]
 8003796:	e7ee      	b.n	8003776 <UART_AdvFeatureConfig+0x8a>
 8003798:	fffdffff 	.word	0xfffdffff
 800379c:	fffeffff 	.word	0xfffeffff
 80037a0:	fffbffff 	.word	0xfffbffff
 80037a4:	ffff7fff 	.word	0xffff7fff
 80037a8:	ffffefff 	.word	0xffffefff
 80037ac:	ffffdfff 	.word	0xffffdfff
 80037b0:	ffefffff 	.word	0xffefffff
 80037b4:	fff7ffff 	.word	0xfff7ffff
 80037b8:	ff9fffff 	.word	0xff9fffff

080037bc <HAL_UART_Init>:
{
 80037bc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80037be:	46c6      	mov	lr, r8
 80037c0:	0004      	movs	r4, r0
 80037c2:	b500      	push	{lr}
  if (huart == NULL)
 80037c4:	2800      	cmp	r0, #0
 80037c6:	d061      	beq.n	800388c <HAL_UART_Init+0xd0>
  if (huart->gState == HAL_UART_STATE_RESET)
 80037c8:	6f43      	ldr	r3, [r0, #116]	; 0x74
 80037ca:	2b00      	cmp	r3, #0
 80037cc:	d039      	beq.n	8003842 <HAL_UART_Init+0x86>
  huart->gState = HAL_UART_STATE_BUSY;
 80037ce:	2324      	movs	r3, #36	; 0x24
  __HAL_UART_DISABLE(huart);
 80037d0:	2101      	movs	r1, #1
  huart->gState = HAL_UART_STATE_BUSY;
 80037d2:	6763      	str	r3, [r4, #116]	; 0x74
  __HAL_UART_DISABLE(huart);
 80037d4:	6823      	ldr	r3, [r4, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80037d6:	6925      	ldr	r5, [r4, #16]
  __HAL_UART_DISABLE(huart);
 80037d8:	681a      	ldr	r2, [r3, #0]
 80037da:	438a      	bics	r2, r1
 80037dc:	601a      	str	r2, [r3, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80037de:	68a2      	ldr	r2, [r4, #8]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80037e0:	6818      	ldr	r0, [r3, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80037e2:	432a      	orrs	r2, r5
 80037e4:	6965      	ldr	r5, [r4, #20]
 80037e6:	69e1      	ldr	r1, [r4, #28]
 80037e8:	432a      	orrs	r2, r5
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80037ea:	4db2      	ldr	r5, [pc, #712]	; (8003ab4 <HAL_UART_Init+0x2f8>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80037ec:	430a      	orrs	r2, r1
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80037ee:	4028      	ands	r0, r5
 80037f0:	4302      	orrs	r2, r0
 80037f2:	601a      	str	r2, [r3, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80037f4:	685a      	ldr	r2, [r3, #4]
 80037f6:	48b0      	ldr	r0, [pc, #704]	; (8003ab8 <HAL_UART_Init+0x2fc>)
 80037f8:	4002      	ands	r2, r0
 80037fa:	68e0      	ldr	r0, [r4, #12]
 80037fc:	4302      	orrs	r2, r0
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80037fe:	48af      	ldr	r0, [pc, #700]	; (8003abc <HAL_UART_Init+0x300>)
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003800:	605a      	str	r2, [r3, #4]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003802:	69a2      	ldr	r2, [r4, #24]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8003804:	4283      	cmp	r3, r0
 8003806:	d021      	beq.n	800384c <HAL_UART_Init+0x90>
    tmpreg |= huart->Init.OneBitSampling;
 8003808:	6a25      	ldr	r5, [r4, #32]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800380a:	6898      	ldr	r0, [r3, #8]
    tmpreg |= huart->Init.OneBitSampling;
 800380c:	432a      	orrs	r2, r5
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800380e:	4dac      	ldr	r5, [pc, #688]	; (8003ac0 <HAL_UART_Init+0x304>)
 8003810:	4028      	ands	r0, r5
 8003812:	4302      	orrs	r2, r0
 8003814:	609a      	str	r2, [r3, #8]
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003816:	4aab      	ldr	r2, [pc, #684]	; (8003ac4 <HAL_UART_Init+0x308>)
 8003818:	4293      	cmp	r3, r2
 800381a:	d039      	beq.n	8003890 <HAL_UART_Init+0xd4>
 800381c:	4aaa      	ldr	r2, [pc, #680]	; (8003ac8 <HAL_UART_Init+0x30c>)
 800381e:	4293      	cmp	r3, r2
 8003820:	d12d      	bne.n	800387e <HAL_UART_Init+0xc2>
 8003822:	4baa      	ldr	r3, [pc, #680]	; (8003acc <HAL_UART_Init+0x310>)
 8003824:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003826:	230c      	movs	r3, #12
 8003828:	4013      	ands	r3, r2
 800382a:	4aa9      	ldr	r2, [pc, #676]	; (8003ad0 <HAL_UART_Init+0x314>)
 800382c:	5cd3      	ldrb	r3, [r2, r3]
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800382e:	2280      	movs	r2, #128	; 0x80
 8003830:	0212      	lsls	r2, r2, #8
 8003832:	4291      	cmp	r1, r2
 8003834:	d036      	beq.n	80038a4 <HAL_UART_Init+0xe8>
    switch (clocksource)
 8003836:	2b08      	cmp	r3, #8
 8003838:	d821      	bhi.n	800387e <HAL_UART_Init+0xc2>
 800383a:	4aa6      	ldr	r2, [pc, #664]	; (8003ad4 <HAL_UART_Init+0x318>)
 800383c:	009b      	lsls	r3, r3, #2
 800383e:	58d3      	ldr	r3, [r2, r3]
 8003840:	469f      	mov	pc, r3
    huart->Lock = HAL_UNLOCKED;
 8003842:	2270      	movs	r2, #112	; 0x70
 8003844:	5483      	strb	r3, [r0, r2]
    HAL_UART_MspInit(huart);
 8003846:	f000 fc7f 	bl	8004148 <HAL_UART_MspInit>
 800384a:	e7c0      	b.n	80037ce <HAL_UART_Init+0x12>
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800384c:	6899      	ldr	r1, [r3, #8]
 800384e:	489c      	ldr	r0, [pc, #624]	; (8003ac0 <HAL_UART_Init+0x304>)
 8003850:	4001      	ands	r1, r0
 8003852:	430a      	orrs	r2, r1
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003854:	21c0      	movs	r1, #192	; 0xc0
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003856:	609a      	str	r2, [r3, #8]
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003858:	2280      	movs	r2, #128	; 0x80
 800385a:	489c      	ldr	r0, [pc, #624]	; (8003acc <HAL_UART_Init+0x310>)
 800385c:	0109      	lsls	r1, r1, #4
 800385e:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 8003860:	00d2      	lsls	r2, r2, #3
 8003862:	400b      	ands	r3, r1
 8003864:	4293      	cmp	r3, r2
 8003866:	d100      	bne.n	800386a <HAL_UART_Init+0xae>
 8003868:	e0ce      	b.n	8003a08 <HAL_UART_Init+0x24c>
 800386a:	d800      	bhi.n	800386e <HAL_UART_Init+0xb2>
 800386c:	e0a4      	b.n	80039b8 <HAL_UART_Init+0x1fc>
 800386e:	2280      	movs	r2, #128	; 0x80
 8003870:	0112      	lsls	r2, r2, #4
 8003872:	4293      	cmp	r3, r2
 8003874:	d100      	bne.n	8003878 <HAL_UART_Init+0xbc>
 8003876:	e10f      	b.n	8003a98 <HAL_UART_Init+0x2dc>
 8003878:	428b      	cmp	r3, r1
 800387a:	d100      	bne.n	800387e <HAL_UART_Init+0xc2>
 800387c:	e0c7      	b.n	8003a0e <HAL_UART_Init+0x252>
  huart->RxISR = NULL;
 800387e:	2300      	movs	r3, #0
    return HAL_ERROR;
 8003880:	2001      	movs	r0, #1
  huart->RxISR = NULL;
 8003882:	6623      	str	r3, [r4, #96]	; 0x60
  huart->TxISR = NULL;
 8003884:	6663      	str	r3, [r4, #100]	; 0x64
}
 8003886:	bc04      	pop	{r2}
 8003888:	4690      	mov	r8, r2
 800388a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    return HAL_ERROR;
 800388c:	2001      	movs	r0, #1
 800388e:	e7fa      	b.n	8003886 <HAL_UART_Init+0xca>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003890:	4b8e      	ldr	r3, [pc, #568]	; (8003acc <HAL_UART_Init+0x310>)
 8003892:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003894:	2303      	movs	r3, #3
 8003896:	4013      	ands	r3, r2
 8003898:	4a8f      	ldr	r2, [pc, #572]	; (8003ad8 <HAL_UART_Init+0x31c>)
 800389a:	5cd3      	ldrb	r3, [r2, r3]
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800389c:	2280      	movs	r2, #128	; 0x80
 800389e:	0212      	lsls	r2, r2, #8
 80038a0:	4291      	cmp	r1, r2
 80038a2:	d1c8      	bne.n	8003836 <HAL_UART_Init+0x7a>
    switch (clocksource)
 80038a4:	2b08      	cmp	r3, #8
 80038a6:	d8ea      	bhi.n	800387e <HAL_UART_Init+0xc2>
 80038a8:	4a8c      	ldr	r2, [pc, #560]	; (8003adc <HAL_UART_Init+0x320>)
 80038aa:	009b      	lsls	r3, r3, #2
 80038ac:	58d3      	ldr	r3, [r2, r3]
 80038ae:	469f      	mov	pc, r3
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 80038b0:	f7ff fc4a 	bl	8003148 <HAL_RCC_GetPCLK2Freq>
 80038b4:	6863      	ldr	r3, [r4, #4]
 80038b6:	085b      	lsrs	r3, r3, #1
 80038b8:	1818      	adds	r0, r3, r0
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 80038ba:	6861      	ldr	r1, [r4, #4]
 80038bc:	f7fc fc36 	bl	800012c <__udivsi3>
 80038c0:	0400      	lsls	r0, r0, #16
 80038c2:	0c00      	lsrs	r0, r0, #16
 80038c4:	0003      	movs	r3, r0
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80038c6:	4a86      	ldr	r2, [pc, #536]	; (8003ae0 <HAL_UART_Init+0x324>)
 80038c8:	3b10      	subs	r3, #16
 80038ca:	4293      	cmp	r3, r2
 80038cc:	d8d7      	bhi.n	800387e <HAL_UART_Init+0xc2>
      huart->Instance->BRR = usartdiv;
 80038ce:	6823      	ldr	r3, [r4, #0]
 80038d0:	60d8      	str	r0, [r3, #12]
  huart->RxISR = NULL;
 80038d2:	2300      	movs	r3, #0
 80038d4:	6623      	str	r3, [r4, #96]	; 0x60
  huart->TxISR = NULL;
 80038d6:	6663      	str	r3, [r4, #100]	; 0x64
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80038d8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80038da:	2b00      	cmp	r3, #0
 80038dc:	d15a      	bne.n	8003994 <HAL_UART_Init+0x1d8>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80038de:	6823      	ldr	r3, [r4, #0]
 80038e0:	4980      	ldr	r1, [pc, #512]	; (8003ae4 <HAL_UART_Init+0x328>)
 80038e2:	685a      	ldr	r2, [r3, #4]
 80038e4:	400a      	ands	r2, r1
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80038e6:	212a      	movs	r1, #42	; 0x2a
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80038e8:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80038ea:	689a      	ldr	r2, [r3, #8]
 80038ec:	438a      	bics	r2, r1
 80038ee:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 80038f0:	681a      	ldr	r2, [r3, #0]
 80038f2:	3929      	subs	r1, #41	; 0x29
 80038f4:	430a      	orrs	r2, r1
 80038f6:	601a      	str	r2, [r3, #0]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80038f8:	2300      	movs	r3, #0
 80038fa:	67e3      	str	r3, [r4, #124]	; 0x7c
  tickstart = HAL_GetTick();
 80038fc:	f7fe fddc 	bl	80024b8 <HAL_GetTick>
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003900:	6823      	ldr	r3, [r4, #0]
  tickstart = HAL_GetTick();
 8003902:	0006      	movs	r6, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003904:	681a      	ldr	r2, [r3, #0]
 8003906:	0712      	lsls	r2, r2, #28
 8003908:	d427      	bmi.n	800395a <HAL_UART_Init+0x19e>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800390a:	681a      	ldr	r2, [r3, #0]
 800390c:	0752      	lsls	r2, r2, #29
 800390e:	d445      	bmi.n	800399c <HAL_UART_Init+0x1e0>
  huart->gState = HAL_UART_STATE_READY;
 8003910:	2320      	movs	r3, #32
  __HAL_UNLOCK(huart);
 8003912:	2200      	movs	r2, #0
  huart->gState = HAL_UART_STATE_READY;
 8003914:	6763      	str	r3, [r4, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 8003916:	67a3      	str	r3, [r4, #120]	; 0x78
  __HAL_UNLOCK(huart);
 8003918:	3350      	adds	r3, #80	; 0x50
 800391a:	54e2      	strb	r2, [r4, r3]
  return HAL_OK;
 800391c:	2000      	movs	r0, #0
 800391e:	e7b2      	b.n	8003886 <HAL_UART_Init+0xca>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8003920:	f7ff fc02 	bl	8003128 <HAL_RCC_GetPCLK1Freq>
 8003924:	6863      	ldr	r3, [r4, #4]
 8003926:	085b      	lsrs	r3, r3, #1
 8003928:	1818      	adds	r0, r3, r0
 800392a:	e7c6      	b.n	80038ba <HAL_UART_Init+0xfe>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 800392c:	6863      	ldr	r3, [r4, #4]
 800392e:	0858      	lsrs	r0, r3, #1
 8003930:	2380      	movs	r3, #128	; 0x80
 8003932:	021b      	lsls	r3, r3, #8
 8003934:	469c      	mov	ip, r3
 8003936:	4460      	add	r0, ip
 8003938:	e7bf      	b.n	80038ba <HAL_UART_Init+0xfe>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 800393a:	f7ff fba3 	bl	8003084 <HAL_RCC_GetSysClockFreq>
 800393e:	6863      	ldr	r3, [r4, #4]
 8003940:	085b      	lsrs	r3, r3, #1
 8003942:	1818      	adds	r0, r3, r0
 8003944:	e7b9      	b.n	80038ba <HAL_UART_Init+0xfe>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003946:	4b61      	ldr	r3, [pc, #388]	; (8003acc <HAL_UART_Init+0x310>)
 8003948:	6861      	ldr	r1, [r4, #4]
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	0848      	lsrs	r0, r1, #1
 800394e:	06db      	lsls	r3, r3, #27
 8003950:	d560      	bpl.n	8003a14 <HAL_UART_Init+0x258>
          usartdiv = (uint16_t)(UART_DIV_SAMPLING16((HSI_VALUE >> 2U), huart->Init.BaudRate));
 8003952:	4b65      	ldr	r3, [pc, #404]	; (8003ae8 <HAL_UART_Init+0x32c>)
 8003954:	469c      	mov	ip, r3
 8003956:	4460      	add	r0, ip
 8003958:	e7b0      	b.n	80038bc <HAL_UART_Init+0x100>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800395a:	4a64      	ldr	r2, [pc, #400]	; (8003aec <HAL_UART_Init+0x330>)
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800395c:	2780      	movs	r7, #128	; 0x80
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800395e:	4690      	mov	r8, r2
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003960:	03bf      	lsls	r7, r7, #14
 8003962:	69dd      	ldr	r5, [r3, #28]
 8003964:	403d      	ands	r5, r7
 8003966:	d1d0      	bne.n	800390a <HAL_UART_Init+0x14e>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003968:	f7fe fda6 	bl	80024b8 <HAL_GetTick>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800396c:	6823      	ldr	r3, [r4, #0]
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800396e:	1b80      	subs	r0, r0, r6
 8003970:	4540      	cmp	r0, r8
 8003972:	d9f6      	bls.n	8003962 <HAL_UART_Init+0x1a6>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003974:	681a      	ldr	r2, [r3, #0]
 8003976:	495e      	ldr	r1, [pc, #376]	; (8003af0 <HAL_UART_Init+0x334>)
      return HAL_TIMEOUT;
 8003978:	2003      	movs	r0, #3
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800397a:	400a      	ands	r2, r1
 800397c:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800397e:	689a      	ldr	r2, [r3, #8]
 8003980:	31a3      	adds	r1, #163	; 0xa3
 8003982:	31ff      	adds	r1, #255	; 0xff
 8003984:	438a      	bics	r2, r1
 8003986:	609a      	str	r2, [r3, #8]
        huart->gState = HAL_UART_STATE_READY;
 8003988:	2320      	movs	r3, #32
 800398a:	6763      	str	r3, [r4, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 800398c:	67a3      	str	r3, [r4, #120]	; 0x78
        __HAL_UNLOCK(huart);
 800398e:	3350      	adds	r3, #80	; 0x50
 8003990:	54e5      	strb	r5, [r4, r3]
 8003992:	e778      	b.n	8003886 <HAL_UART_Init+0xca>
    UART_AdvFeatureConfig(huart);
 8003994:	0020      	movs	r0, r4
 8003996:	f7ff fea9 	bl	80036ec <UART_AdvFeatureConfig>
 800399a:	e7a0      	b.n	80038de <HAL_UART_Init+0x122>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800399c:	4a53      	ldr	r2, [pc, #332]	; (8003aec <HAL_UART_Init+0x330>)
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800399e:	2780      	movs	r7, #128	; 0x80
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80039a0:	4690      	mov	r8, r2
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80039a2:	03ff      	lsls	r7, r7, #15
 80039a4:	69dd      	ldr	r5, [r3, #28]
 80039a6:	403d      	ands	r5, r7
 80039a8:	d1b2      	bne.n	8003910 <HAL_UART_Init+0x154>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80039aa:	f7fe fd85 	bl	80024b8 <HAL_GetTick>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80039ae:	6823      	ldr	r3, [r4, #0]
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80039b0:	1b80      	subs	r0, r0, r6
 80039b2:	4540      	cmp	r0, r8
 80039b4:	d9f6      	bls.n	80039a4 <HAL_UART_Init+0x1e8>
 80039b6:	e7dd      	b.n	8003974 <HAL_UART_Init+0x1b8>
  UART_GETCLOCKSOURCE(huart, clocksource);
 80039b8:	2b00      	cmp	r3, #0
 80039ba:	d000      	beq.n	80039be <HAL_UART_Init+0x202>
 80039bc:	e75f      	b.n	800387e <HAL_UART_Init+0xc2>
        lpuart_ker_ck_pres = HAL_RCC_GetPCLK1Freq();
 80039be:	f7ff fbb3 	bl	8003128 <HAL_RCC_GetPCLK1Freq>
    if (lpuart_ker_ck_pres != 0U)
 80039c2:	2800      	cmp	r0, #0
 80039c4:	d071      	beq.n	8003aaa <HAL_UART_Init+0x2ee>
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80039c6:	6863      	ldr	r3, [r4, #4]
 80039c8:	005a      	lsls	r2, r3, #1
 80039ca:	18d2      	adds	r2, r2, r3
 80039cc:	4282      	cmp	r2, r0
 80039ce:	d900      	bls.n	80039d2 <HAL_UART_Init+0x216>
 80039d0:	e755      	b.n	800387e <HAL_UART_Init+0xc2>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80039d2:	031a      	lsls	r2, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80039d4:	4290      	cmp	r0, r2
 80039d6:	d900      	bls.n	80039da <HAL_UART_Init+0x21e>
 80039d8:	e751      	b.n	800387e <HAL_UART_Init+0xc2>
        usartdiv = (uint32_t)(UART_DIV_LPUART(lpuart_ker_ck_pres, huart->Init.BaudRate));
 80039da:	2700      	movs	r7, #0
 80039dc:	0e02      	lsrs	r2, r0, #24
 80039de:	0201      	lsls	r1, r0, #8
 80039e0:	085e      	lsrs	r6, r3, #1
 80039e2:	1989      	adds	r1, r1, r6
 80039e4:	417a      	adcs	r2, r7
 80039e6:	0008      	movs	r0, r1
 80039e8:	0011      	movs	r1, r2
 80039ea:	001a      	movs	r2, r3
 80039ec:	2300      	movs	r3, #0
 80039ee:	f7fc fd51 	bl	8000494 <__aeabi_uldivmod>
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80039f2:	4b40      	ldr	r3, [pc, #256]	; (8003af4 <HAL_UART_Init+0x338>)
 80039f4:	18c2      	adds	r2, r0, r3
 80039f6:	4b40      	ldr	r3, [pc, #256]	; (8003af8 <HAL_UART_Init+0x33c>)
 80039f8:	429a      	cmp	r2, r3
 80039fa:	d900      	bls.n	80039fe <HAL_UART_Init+0x242>
 80039fc:	e73f      	b.n	800387e <HAL_UART_Init+0xc2>
          huart->Instance->BRR = usartdiv;
 80039fe:	6823      	ldr	r3, [r4, #0]
 8003a00:	60d8      	str	r0, [r3, #12]
  huart->RxISR = NULL;
 8003a02:	6627      	str	r7, [r4, #96]	; 0x60
  huart->TxISR = NULL;
 8003a04:	6667      	str	r7, [r4, #100]	; 0x64
 8003a06:	e767      	b.n	80038d8 <HAL_UART_Init+0x11c>
        lpuart_ker_ck_pres = HAL_RCC_GetSysClockFreq();
 8003a08:	f7ff fb3c 	bl	8003084 <HAL_RCC_GetSysClockFreq>
 8003a0c:	e7d9      	b.n	80039c2 <HAL_UART_Init+0x206>
        lpuart_ker_ck_pres = (uint32_t)LSE_VALUE;
 8003a0e:	2080      	movs	r0, #128	; 0x80
 8003a10:	0200      	lsls	r0, r0, #8
 8003a12:	e7d8      	b.n	80039c6 <HAL_UART_Init+0x20a>
          usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 8003a14:	4b39      	ldr	r3, [pc, #228]	; (8003afc <HAL_UART_Init+0x340>)
 8003a16:	469c      	mov	ip, r3
 8003a18:	4460      	add	r0, ip
 8003a1a:	e74f      	b.n	80038bc <HAL_UART_Init+0x100>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8003a1c:	f7ff fb94 	bl	8003148 <HAL_RCC_GetPCLK2Freq>
 8003a20:	6863      	ldr	r3, [r4, #4]
 8003a22:	0040      	lsls	r0, r0, #1
 8003a24:	085b      	lsrs	r3, r3, #1
 8003a26:	18c0      	adds	r0, r0, r3
 8003a28:	6861      	ldr	r1, [r4, #4]
 8003a2a:	f7fc fb7f 	bl	800012c <__udivsi3>
 8003a2e:	0400      	lsls	r0, r0, #16
 8003a30:	0c00      	lsrs	r0, r0, #16
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003a32:	0003      	movs	r3, r0
 8003a34:	4a2a      	ldr	r2, [pc, #168]	; (8003ae0 <HAL_UART_Init+0x324>)
 8003a36:	3b10      	subs	r3, #16
 8003a38:	4293      	cmp	r3, r2
 8003a3a:	d900      	bls.n	8003a3e <HAL_UART_Init+0x282>
 8003a3c:	e71f      	b.n	800387e <HAL_UART_Init+0xc2>
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003a3e:	230f      	movs	r3, #15
 8003a40:	0002      	movs	r2, r0
 8003a42:	439a      	bics	r2, r3
 8003a44:	0013      	movs	r3, r2
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003a46:	0700      	lsls	r0, r0, #28
 8003a48:	0f40      	lsrs	r0, r0, #29
      huart->Instance->BRR = brrtemp;
 8003a4a:	4318      	orrs	r0, r3
  huart->RxISR = NULL;
 8003a4c:	2300      	movs	r3, #0
      huart->Instance->BRR = brrtemp;
 8003a4e:	6822      	ldr	r2, [r4, #0]
 8003a50:	60d0      	str	r0, [r2, #12]
  huart->RxISR = NULL;
 8003a52:	6623      	str	r3, [r4, #96]	; 0x60
  huart->TxISR = NULL;
 8003a54:	6663      	str	r3, [r4, #100]	; 0x64
 8003a56:	e73f      	b.n	80038d8 <HAL_UART_Init+0x11c>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8003a58:	f7ff fb66 	bl	8003128 <HAL_RCC_GetPCLK1Freq>
 8003a5c:	e7e0      	b.n	8003a20 <HAL_UART_Init+0x264>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8003a5e:	f7ff fb11 	bl	8003084 <HAL_RCC_GetSysClockFreq>
 8003a62:	e7dd      	b.n	8003a20 <HAL_UART_Init+0x264>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003a64:	4b19      	ldr	r3, [pc, #100]	; (8003acc <HAL_UART_Init+0x310>)
 8003a66:	6861      	ldr	r1, [r4, #4]
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	0848      	lsrs	r0, r1, #1
 8003a6c:	06db      	lsls	r3, r3, #27
 8003a6e:	d51f      	bpl.n	8003ab0 <HAL_UART_Init+0x2f4>
          usartdiv = (uint16_t)(UART_DIV_SAMPLING8((HSI_VALUE >> 2U), huart->Init.BaudRate));
 8003a70:	4b23      	ldr	r3, [pc, #140]	; (8003b00 <HAL_UART_Init+0x344>)
          usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8003a72:	469c      	mov	ip, r3
 8003a74:	4460      	add	r0, ip
 8003a76:	f7fc fb59 	bl	800012c <__udivsi3>
 8003a7a:	0400      	lsls	r0, r0, #16
 8003a7c:	0c00      	lsrs	r0, r0, #16
 8003a7e:	e7d8      	b.n	8003a32 <HAL_UART_Init+0x276>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8003a80:	6863      	ldr	r3, [r4, #4]
 8003a82:	6861      	ldr	r1, [r4, #4]
 8003a84:	0858      	lsrs	r0, r3, #1
 8003a86:	2380      	movs	r3, #128	; 0x80
 8003a88:	025b      	lsls	r3, r3, #9
 8003a8a:	469c      	mov	ip, r3
 8003a8c:	4460      	add	r0, ip
 8003a8e:	f7fc fb4d 	bl	800012c <__udivsi3>
 8003a92:	0400      	lsls	r0, r0, #16
 8003a94:	0c00      	lsrs	r0, r0, #16
 8003a96:	e7cc      	b.n	8003a32 <HAL_UART_Init+0x276>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003a98:	6800      	ldr	r0, [r0, #0]
          lpuart_ker_ck_pres = (uint32_t)HSI_VALUE;
 8003a9a:	4b1a      	ldr	r3, [pc, #104]	; (8003b04 <HAL_UART_Init+0x348>)
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003a9c:	06c0      	lsls	r0, r0, #27
          lpuart_ker_ck_pres = (uint32_t)HSI_VALUE;
 8003a9e:	17c0      	asrs	r0, r0, #31
 8003aa0:	4018      	ands	r0, r3
 8003aa2:	4b16      	ldr	r3, [pc, #88]	; (8003afc <HAL_UART_Init+0x340>)
 8003aa4:	469c      	mov	ip, r3
 8003aa6:	4460      	add	r0, ip
 8003aa8:	e78d      	b.n	80039c6 <HAL_UART_Init+0x20a>
  huart->RxISR = NULL;
 8003aaa:	6620      	str	r0, [r4, #96]	; 0x60
  huart->TxISR = NULL;
 8003aac:	6660      	str	r0, [r4, #100]	; 0x64
 8003aae:	e713      	b.n	80038d8 <HAL_UART_Init+0x11c>
          usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8003ab0:	4b15      	ldr	r3, [pc, #84]	; (8003b08 <HAL_UART_Init+0x34c>)
 8003ab2:	e7de      	b.n	8003a72 <HAL_UART_Init+0x2b6>
 8003ab4:	efff69f3 	.word	0xefff69f3
 8003ab8:	ffffcfff 	.word	0xffffcfff
 8003abc:	40004800 	.word	0x40004800
 8003ac0:	fffff4ff 	.word	0xfffff4ff
 8003ac4:	40013800 	.word	0x40013800
 8003ac8:	40004400 	.word	0x40004400
 8003acc:	40021000 	.word	0x40021000
 8003ad0:	08007fa4 	.word	0x08007fa4
 8003ad4:	08007f58 	.word	0x08007f58
 8003ad8:	08007fa0 	.word	0x08007fa0
 8003adc:	08007f7c 	.word	0x08007f7c
 8003ae0:	0000ffef 	.word	0x0000ffef
 8003ae4:	ffffb7ff 	.word	0xffffb7ff
 8003ae8:	003d0900 	.word	0x003d0900
 8003aec:	01ffffff 	.word	0x01ffffff
 8003af0:	fffffe5f 	.word	0xfffffe5f
 8003af4:	fffffd00 	.word	0xfffffd00
 8003af8:	000ffcff 	.word	0x000ffcff
 8003afc:	00f42400 	.word	0x00f42400
 8003b00:	007a1200 	.word	0x007a1200
 8003b04:	ff48e500 	.word	0xff48e500
 8003b08:	01e84800 	.word	0x01e84800

08003b0c <HAL_UARTEx_WakeupCallback>:
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8003b0c:	4770      	bx	lr
 8003b0e:	46c0      	nop			; (mov r8, r8)

08003b10 <MX_GPIO_Init>:
        * EXTI
        * Free pins are configured automatically as Analog (this feature is enabled through 
        * the Code Generation settings)
*/
void MX_GPIO_Init(void)
{
 8003b10:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003b12:	46ce      	mov	lr, r9
 8003b14:	4647      	mov	r7, r8
 8003b16:	b580      	push	{r7, lr}
 8003b18:	b08b      	sub	sp, #44	; 0x2c

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003b1a:	2214      	movs	r2, #20
 8003b1c:	2100      	movs	r1, #0
 8003b1e:	a805      	add	r0, sp, #20
 8003b20:	f000 fc10 	bl	8004344 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003b24:	2104      	movs	r1, #4
 8003b26:	4b38      	ldr	r3, [pc, #224]	; (8003c08 <MX_GPIO_Init+0xf8>)
  __HAL_RCC_GPIOH_CLK_ENABLE();
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003b28:	2601      	movs	r6, #1
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003b2a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003b2c:	2702      	movs	r7, #2
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003b2e:	430a      	orrs	r2, r1
 8003b30:	62da      	str	r2, [r3, #44]	; 0x2c
 8003b32:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003b34:	4688      	mov	r8, r1
 8003b36:	400a      	ands	r2, r1
 8003b38:	9201      	str	r2, [sp, #4]
 8003b3a:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8003b3c:	2280      	movs	r2, #128	; 0x80
 8003b3e:	6ad9      	ldr	r1, [r3, #44]	; 0x2c

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, SFX_RST_Pin|U_TR_Pin|LED_G_Pin, GPIO_PIN_RESET);
 8003b40:	4d32      	ldr	r5, [pc, #200]	; (8003c0c <MX_GPIO_Init+0xfc>)
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8003b42:	4311      	orrs	r1, r2
 8003b44:	62d9      	str	r1, [r3, #44]	; 0x2c
 8003b46:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
  HAL_GPIO_WritePin(GPIOB, SFX_RST_Pin|U_TR_Pin|LED_G_Pin, GPIO_PIN_RESET);
 8003b48:	0028      	movs	r0, r5
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8003b4a:	400a      	ands	r2, r1
 8003b4c:	9202      	str	r2, [sp, #8]
 8003b4e:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003b50:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  HAL_GPIO_WritePin(GPIOB, SFX_RST_Pin|U_TR_Pin|LED_G_Pin, GPIO_PIN_RESET);
 8003b52:	492f      	ldr	r1, [pc, #188]	; (8003c10 <MX_GPIO_Init+0x100>)
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003b54:	4332      	orrs	r2, r6
 8003b56:	62da      	str	r2, [r3, #44]	; 0x2c
 8003b58:	6ada      	ldr	r2, [r3, #44]	; 0x2c

  /*Configure GPIO pins : PC13 PC14 PC15 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003b5a:	2400      	movs	r4, #0
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003b5c:	4032      	ands	r2, r6
 8003b5e:	9203      	str	r2, [sp, #12]
 8003b60:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003b62:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003b64:	433a      	orrs	r2, r7
 8003b66:	62da      	str	r2, [r3, #44]	; 0x2c
 8003b68:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  HAL_GPIO_WritePin(GPIOB, SFX_RST_Pin|U_TR_Pin|LED_G_Pin, GPIO_PIN_RESET);
 8003b6a:	2200      	movs	r2, #0
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003b6c:	403b      	ands	r3, r7
 8003b6e:	9304      	str	r3, [sp, #16]
 8003b70:	9b04      	ldr	r3, [sp, #16]
  HAL_GPIO_WritePin(GPIOB, SFX_RST_Pin|U_TR_Pin|LED_G_Pin, GPIO_PIN_RESET);
 8003b72:	f7fe fe23 	bl	80027bc <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8003b76:	23e0      	movs	r3, #224	; 0xe0
 8003b78:	021b      	lsls	r3, r3, #8
 8003b7a:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003b7c:	2303      	movs	r3, #3
 8003b7e:	4699      	mov	r9, r3
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003b80:	a905      	add	r1, sp, #20
 8003b82:	4824      	ldr	r0, [pc, #144]	; (8003c14 <MX_GPIO_Init+0x104>)
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003b84:	9306      	str	r3, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003b86:	9407      	str	r4, [sp, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003b88:	f7fe fd24 	bl	80025d4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA0 PA1 PA4 PA5 
                           PA6 PA7 PA8 PA11 
                           PA12 PA13 PA14 PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5 
 8003b8c:	4b22      	ldr	r3, [pc, #136]	; (8003c18 <MX_GPIO_Init+0x108>)
                          |GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_11 
                          |GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003b8e:	20a0      	movs	r0, #160	; 0xa0
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5 
 8003b90:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003b92:	464b      	mov	r3, r9
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003b94:	a905      	add	r1, sp, #20
 8003b96:	05c0      	lsls	r0, r0, #23
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003b98:	9306      	str	r3, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003b9a:	9407      	str	r4, [sp, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003b9c:	f7fe fd1a 	bl	80025d4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 PB12 PB13 
                           PB3 PB5 PB6 PB7 
                           PB8 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_12|GPIO_PIN_13 
 8003ba0:	4b1e      	ldr	r3, [pc, #120]	; (8003c1c <MX_GPIO_Init+0x10c>)
                          |GPIO_PIN_3|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7 
                          |GPIO_PIN_8|GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003ba2:	a905      	add	r1, sp, #20
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_12|GPIO_PIN_13 
 8003ba4:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003ba6:	464b      	mov	r3, r9
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003ba8:	0028      	movs	r0, r5
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003baa:	9306      	str	r3, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003bac:	9407      	str	r4, [sp, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003bae:	f7fe fd11 	bl	80025d4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SFX_RST_Pin;
 8003bb2:	4643      	mov	r3, r8
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_PULLUP;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(SFX_RST_GPIO_Port, &GPIO_InitStruct);
 8003bb4:	a905      	add	r1, sp, #20
 8003bb6:	0028      	movs	r0, r5
  GPIO_InitStruct.Pin = SFX_RST_Pin;
 8003bb8:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003bba:	9606      	str	r6, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003bbc:	9607      	str	r6, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003bbe:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(SFX_RST_GPIO_Port, &GPIO_InitStruct);
 8003bc0:	f7fe fd08 	bl	80025d4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = U_EC_Pin;
 8003bc4:	2380      	movs	r3, #128	; 0x80
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(U_EC_GPIO_Port, &GPIO_InitStruct);
 8003bc6:	a905      	add	r1, sp, #20
  GPIO_InitStruct.Pin = U_EC_Pin;
 8003bc8:	01db      	lsls	r3, r3, #7
  HAL_GPIO_Init(U_EC_GPIO_Port, &GPIO_InitStruct);
 8003bca:	0028      	movs	r0, r5
  GPIO_InitStruct.Pin = U_EC_Pin;
 8003bcc:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003bce:	9406      	str	r4, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003bd0:	9407      	str	r4, [sp, #28]
  HAL_GPIO_Init(U_EC_GPIO_Port, &GPIO_InitStruct);
 8003bd2:	f7fe fcff 	bl	80025d4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = U_TR_Pin;
 8003bd6:	2380      	movs	r3, #128	; 0x80
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
  HAL_GPIO_Init(U_TR_GPIO_Port, &GPIO_InitStruct);
 8003bd8:	a905      	add	r1, sp, #20
  GPIO_InitStruct.Pin = U_TR_Pin;
 8003bda:	021b      	lsls	r3, r3, #8
  HAL_GPIO_Init(U_TR_GPIO_Port, &GPIO_InitStruct);
 8003bdc:	0028      	movs	r0, r5
  GPIO_InitStruct.Pin = U_TR_Pin;
 8003bde:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003be0:	9606      	str	r6, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003be2:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003be4:	9708      	str	r7, [sp, #32]
  HAL_GPIO_Init(U_TR_GPIO_Port, &GPIO_InitStruct);
 8003be6:	f7fe fcf5 	bl	80025d4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LED_G_Pin;
 8003bea:	2310      	movs	r3, #16
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(LED_G_GPIO_Port, &GPIO_InitStruct);
 8003bec:	a905      	add	r1, sp, #20
 8003bee:	0028      	movs	r0, r5
  GPIO_InitStruct.Pin = LED_G_Pin;
 8003bf0:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003bf2:	9606      	str	r6, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003bf4:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003bf6:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(LED_G_GPIO_Port, &GPIO_InitStruct);
 8003bf8:	f7fe fcec 	bl	80025d4 <HAL_GPIO_Init>

}
 8003bfc:	b00b      	add	sp, #44	; 0x2c
 8003bfe:	bc0c      	pop	{r2, r3}
 8003c00:	4690      	mov	r8, r2
 8003c02:	4699      	mov	r9, r3
 8003c04:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003c06:	46c0      	nop			; (mov r8, r8)
 8003c08:	40021000 	.word	0x40021000
 8003c0c:	50000400 	.word	0x50000400
 8003c10:	00008014 	.word	0x00008014
 8003c14:	50000800 	.word	0x50000800
 8003c18:	0000f9f3 	.word	0x0000f9f3
 8003c1c:	000033eb 	.word	0x000033eb

08003c20 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8003c20:	b510      	push	{r4, lr}
 8003c22:	b09c      	sub	sp, #112	; 0x70
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 8003c24:	2220      	movs	r2, #32
 8003c26:	2100      	movs	r1, #0
 8003c28:	a810      	add	r0, sp, #64	; 0x40
 8003c2a:	f000 fb8b 	bl	8004344 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8003c2e:	2214      	movs	r2, #20
 8003c30:	2100      	movs	r1, #0
 8003c32:	a801      	add	r0, sp, #4
 8003c34:	f000 fb86 	bl	8004344 <memset>
	RCC_PeriphCLKInitTypeDef PeriphClkInit = { 0 };
 8003c38:	2220      	movs	r2, #32
 8003c3a:	2100      	movs	r1, #0
 8003c3c:	a806      	add	r0, sp, #24
 8003c3e:	f000 fb81 	bl	8004344 <memset>

	/** Configure the main internal regulator output voltage
	 */
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8003c42:	4917      	ldr	r1, [pc, #92]	; (8003ca0 <SystemClock_Config+0x80>)
 8003c44:	4a17      	ldr	r2, [pc, #92]	; (8003ca4 <SystemClock_Config+0x84>)
 8003c46:	680b      	ldr	r3, [r1, #0]
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
	RCC_OscInitStruct.PLL.PLLMUL = RCC_PLLMUL_4;
	RCC_OscInitStruct.PLL.PLLDIV = RCC_PLLDIV_2;
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8003c48:	a80e      	add	r0, sp, #56	; 0x38
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8003c4a:	401a      	ands	r2, r3
 8003c4c:	2380      	movs	r3, #128	; 0x80
 8003c4e:	011b      	lsls	r3, r3, #4
 8003c50:	4313      	orrs	r3, r2
 8003c52:	600b      	str	r3, [r1, #0]
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8003c54:	2301      	movs	r3, #1
 8003c56:	930e      	str	r3, [sp, #56]	; 0x38
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8003c58:	2380      	movs	r3, #128	; 0x80
 8003c5a:	025b      	lsls	r3, r3, #9
 8003c5c:	930f      	str	r3, [sp, #60]	; 0x3c
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8003c5e:	9319      	str	r3, [sp, #100]	; 0x64
	RCC_OscInitStruct.PLL.PLLMUL = RCC_PLLMUL_4;
 8003c60:	2380      	movs	r3, #128	; 0x80
 8003c62:	02db      	lsls	r3, r3, #11
 8003c64:	931a      	str	r3, [sp, #104]	; 0x68
	RCC_OscInitStruct.PLL.PLLDIV = RCC_PLLDIV_2;
 8003c66:	2380      	movs	r3, #128	; 0x80
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003c68:	2202      	movs	r2, #2
	RCC_OscInitStruct.PLL.PLLDIV = RCC_PLLDIV_2;
 8003c6a:	03db      	lsls	r3, r3, #15
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003c6c:	9218      	str	r2, [sp, #96]	; 0x60
	RCC_OscInitStruct.PLL.PLLDIV = RCC_PLLDIV_2;
 8003c6e:	931b      	str	r3, [sp, #108]	; 0x6c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8003c70:	f7fe fdae 	bl	80027d0 <HAL_RCC_OscConfig>
		Error_Handler();
	}
	/** Initializes the CPU, AHB and APB busses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8003c74:	230f      	movs	r3, #15
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003c76:	2400      	movs	r4, #0
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8003c78:	9301      	str	r3, [sp, #4]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK) {
 8003c7a:	2101      	movs	r1, #1
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003c7c:	3b0c      	subs	r3, #12
	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK) {
 8003c7e:	a801      	add	r0, sp, #4
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003c80:	9302      	str	r3, [sp, #8]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003c82:	9403      	str	r4, [sp, #12]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8003c84:	9404      	str	r4, [sp, #16]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8003c86:	9405      	str	r4, [sp, #20]
	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK) {
 8003c88:	f7ff f8e2 	bl	8002e50 <HAL_RCC_ClockConfig>
		Error_Handler();
	}
	PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1
 8003c8c:	2307      	movs	r3, #7
			| RCC_PERIPHCLK_USART2 | RCC_PERIPHCLK_LPUART1;
	PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
	PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
	PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK) {
 8003c8e:	a806      	add	r0, sp, #24
	PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1
 8003c90:	9306      	str	r3, [sp, #24]
	PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8003c92:	9408      	str	r4, [sp, #32]
	PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8003c94:	9409      	str	r4, [sp, #36]	; 0x24
	PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8003c96:	940a      	str	r4, [sp, #40]	; 0x28
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK) {
 8003c98:	f7ff fa66 	bl	8003168 <HAL_RCCEx_PeriphCLKConfig>
		Error_Handler();
	}
}
 8003c9c:	b01c      	add	sp, #112	; 0x70
 8003c9e:	bd10      	pop	{r4, pc}
 8003ca0:	40007000 	.word	0x40007000
 8003ca4:	ffffe7ff 	.word	0xffffe7ff

08003ca8 <getUltrasonic>:
	uint32_t timeout_ = 0;
	uint32_t us_tick = 0;
	uint16_t reading = 0;

	//pulse trigger pin
	HAL_GPIO_WritePin(U_TR_GPIO_Port, U_TR_Pin, GPIO_PIN_SET);
 8003ca8:	2180      	movs	r1, #128	; 0x80
uint16_t getUltrasonic() {
 8003caa:	b570      	push	{r4, r5, r6, lr}
	HAL_GPIO_WritePin(U_TR_GPIO_Port, U_TR_Pin, GPIO_PIN_SET);
 8003cac:	2201      	movs	r2, #1
 8003cae:	0209      	lsls	r1, r1, #8
 8003cb0:	4823      	ldr	r0, [pc, #140]	; (8003d40 <getUltrasonic+0x98>)
 8003cb2:	f7fe fd83 	bl	80027bc <HAL_GPIO_WritePin>
	uint32_t time_ = __HAL_TIM_GET_COUNTER(&htim6);
 8003cb6:	4c23      	ldr	r4, [pc, #140]	; (8003d44 <getUltrasonic+0x9c>)
 8003cb8:	6822      	ldr	r2, [r4, #0]
 8003cba:	6a51      	ldr	r1, [r2, #36]	; 0x24
	while ((__HAL_TIM_GET_COUNTER(&htim6) - time_) < us_)
 8003cbc:	6a53      	ldr	r3, [r2, #36]	; 0x24
 8003cbe:	1a5b      	subs	r3, r3, r1
 8003cc0:	2b01      	cmp	r3, #1
 8003cc2:	d9fb      	bls.n	8003cbc <getUltrasonic+0x14>
	delay_us(2);
	HAL_GPIO_WritePin(U_TR_GPIO_Port, U_TR_Pin, GPIO_PIN_RESET);
 8003cc4:	2180      	movs	r1, #128	; 0x80
 8003cc6:	2200      	movs	r2, #0
 8003cc8:	0209      	lsls	r1, r1, #8
 8003cca:	481d      	ldr	r0, [pc, #116]	; (8003d40 <getUltrasonic+0x98>)
 8003ccc:	f7fe fd76 	bl	80027bc <HAL_GPIO_WritePin>
	uint32_t time_ = __HAL_TIM_GET_COUNTER(&htim6);
 8003cd0:	6822      	ldr	r2, [r4, #0]
 8003cd2:	6a51      	ldr	r1, [r2, #36]	; 0x24
	while ((__HAL_TIM_GET_COUNTER(&htim6) - time_) < us_)
 8003cd4:	6a53      	ldr	r3, [r2, #36]	; 0x24
 8003cd6:	1a5b      	subs	r3, r3, r1
 8003cd8:	2b09      	cmp	r3, #9
 8003cda:	d9fb      	bls.n	8003cd4 <getUltrasonic+0x2c>
	delay_us(10);
	HAL_GPIO_WritePin(U_TR_GPIO_Port, U_TR_Pin, GPIO_PIN_SET);
 8003cdc:	2180      	movs	r1, #128	; 0x80
 8003cde:	2201      	movs	r2, #1
 8003ce0:	0209      	lsls	r1, r1, #8
 8003ce2:	4817      	ldr	r0, [pc, #92]	; (8003d40 <getUltrasonic+0x98>)
 8003ce4:	f7fe fd6a 	bl	80027bc <HAL_GPIO_WritePin>
	//check if echo pin is low
	while (!(HAL_GPIO_ReadPin(U_EC_GPIO_Port, U_EC_Pin)))
 8003ce8:	2180      	movs	r1, #128	; 0x80
 8003cea:	4815      	ldr	r0, [pc, #84]	; (8003d40 <getUltrasonic+0x98>)
 8003cec:	01c9      	lsls	r1, r1, #7
 8003cee:	f7fe fd5f 	bl	80027b0 <HAL_GPIO_ReadPin>
 8003cf2:	2800      	cmp	r0, #0
 8003cf4:	d0f8      	beq.n	8003ce8 <getUltrasonic+0x40>
		;
	//check if echo pin is high
	timeout_ = HAL_GetTick();
 8003cf6:	f7fe fbdf 	bl	80024b8 <HAL_GetTick>
	uint32_t us_tick = 0;
 8003cfa:	2400      	movs	r4, #0
	timeout_ = HAL_GetTick();
 8003cfc:	0006      	movs	r6, r0
	//start timing when echo goes high - with 10s timeout
	while (HAL_GPIO_ReadPin(U_EC_GPIO_Port, U_EC_Pin)) {
		us_tick++;
		if (HAL_GetTick() - timeout_ > 10000) {
 8003cfe:	4d12      	ldr	r5, [pc, #72]	; (8003d48 <getUltrasonic+0xa0>)
	while (HAL_GPIO_ReadPin(U_EC_GPIO_Port, U_EC_Pin)) {
 8003d00:	e005      	b.n	8003d0e <getUltrasonic+0x66>
		if (HAL_GetTick() - timeout_ > 10000) {
 8003d02:	f7fe fbd9 	bl	80024b8 <HAL_GetTick>
		us_tick++;
 8003d06:	3401      	adds	r4, #1
		if (HAL_GetTick() - timeout_ > 10000) {
 8003d08:	1b80      	subs	r0, r0, r6
 8003d0a:	42a8      	cmp	r0, r5
 8003d0c:	d816      	bhi.n	8003d3c <getUltrasonic+0x94>
	while (HAL_GPIO_ReadPin(U_EC_GPIO_Port, U_EC_Pin)) {
 8003d0e:	2180      	movs	r1, #128	; 0x80
 8003d10:	480b      	ldr	r0, [pc, #44]	; (8003d40 <getUltrasonic+0x98>)
 8003d12:	01c9      	lsls	r1, r1, #7
 8003d14:	f7fe fd4c 	bl	80027b0 <HAL_GPIO_ReadPin>
 8003d18:	2800      	cmp	r0, #0
 8003d1a:	d1f2      	bne.n	8003d02 <getUltrasonic+0x5a>
			us_tick = 0;
			break;
		}
	}
	//calculate reading
	reading = (uint32_t) ((float) (us_tick) / 5.8);
 8003d1c:	0020      	movs	r0, r4
 8003d1e:	f7fc fcb9 	bl	8000694 <__aeabi_ui2f>
 8003d22:	f7fe fa95 	bl	8002250 <__aeabi_f2d>
 8003d26:	4b09      	ldr	r3, [pc, #36]	; (8003d4c <getUltrasonic+0xa4>)
 8003d28:	4a09      	ldr	r2, [pc, #36]	; (8003d50 <getUltrasonic+0xa8>)
 8003d2a:	f7fd f80f 	bl	8000d4c <__aeabi_ddiv>
 8003d2e:	f7fc fbd1 	bl	80004d4 <__aeabi_d2uiz>
	//no obstacle
	if (reading > 2000)
 8003d32:	23fa      	movs	r3, #250	; 0xfa
	reading = (uint32_t) ((float) (us_tick) / 5.8);
 8003d34:	b280      	uxth	r0, r0
	if (reading > 2000)
 8003d36:	00db      	lsls	r3, r3, #3
 8003d38:	4298      	cmp	r0, r3
 8003d3a:	d900      	bls.n	8003d3e <getUltrasonic+0x96>
	reading = (uint32_t) ((float) (us_tick) / 5.8);
 8003d3c:	2000      	movs	r0, #0
		reading = 0;
	//return read value - mm
	return reading;
}
 8003d3e:	bd70      	pop	{r4, r5, r6, pc}
 8003d40:	50000400 	.word	0x50000400
 8003d44:	20000234 	.word	0x20000234
 8003d48:	00002710 	.word	0x00002710
 8003d4c:	40173333 	.word	0x40173333
 8003d50:	33333333 	.word	0x33333333

08003d54 <main>:
int main(void) {
 8003d54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003d56:	46de      	mov	lr, fp
 8003d58:	4657      	mov	r7, sl
 8003d5a:	464e      	mov	r6, r9
 8003d5c:	4645      	mov	r5, r8
	sigfox_delay = 0;
 8003d5e:	2300      	movs	r3, #0
int main(void) {
 8003d60:	b5e0      	push	{r5, r6, r7, lr}
	sigfox_delay = 0;
 8003d62:	4e27      	ldr	r6, [pc, #156]	; (8003e00 <main+0xac>)
 8003d64:	7033      	strb	r3, [r6, #0]
	HAL_Init();
 8003d66:	f7fe fb8b 	bl	8002480 <HAL_Init>
	SystemClock_Config();
 8003d6a:	f7ff ff59 	bl	8003c20 <SystemClock_Config>
	MX_GPIO_Init();
 8003d6e:	f7ff fecf 	bl	8003b10 <MX_GPIO_Init>
	MX_LPUART1_UART_Init();
 8003d72:	f000 f995 	bl	80040a0 <MX_LPUART1_UART_Init>
	MX_USART1_UART_Init();
 8003d76:	f000 f9af 	bl	80040d8 <MX_USART1_UART_Init>
	MX_USART2_UART_Init();
 8003d7a:	f000 f9c9 	bl	8004110 <MX_USART2_UART_Init>
	MX_TIM6_Init();
 8003d7e:	f000 f94f 	bl	8004020 <MX_TIM6_Init>
	usart_puts(&huart2, (char*) NMEA_NONE);
 8003d82:	4920      	ldr	r1, [pc, #128]	; (8003e04 <main+0xb0>)
 8003d84:	4820      	ldr	r0, [pc, #128]	; (8003e08 <main+0xb4>)
 8003d86:	f000 fa79 	bl	800427c <usart_puts>
	resetSigfoxModule();
 8003d8a:	f000 f8a7 	bl	8003edc <resetSigfoxModule>
	getSigfoxPACID();
 8003d8e:	f000 f867 	bl	8003e60 <getSigfoxPACID>
 8003d92:	4b1e      	ldr	r3, [pc, #120]	; (8003e0c <main+0xb8>)
 8003d94:	4c1e      	ldr	r4, [pc, #120]	; (8003e10 <main+0xbc>)
 8003d96:	4698      	mov	r8, r3
 8003d98:	4b1e      	ldr	r3, [pc, #120]	; (8003e14 <main+0xc0>)
 8003d9a:	4f1f      	ldr	r7, [pc, #124]	; (8003e18 <main+0xc4>)
 8003d9c:	469b      	mov	fp, r3
 8003d9e:	4b1f      	ldr	r3, [pc, #124]	; (8003e1c <main+0xc8>)
 8003da0:	469a      	mov	sl, r3
		//send to debug port
		usart_puts(&huart1, buffer);
		usart_puts(&huart1, (char*) "\r\n");
		//send to sigfox cloud, 36 sec delay
		sendSigfoxMessage((char*) buffer);
		sigfox_delay = 0;
 8003da2:	2300      	movs	r3, #0
 8003da4:	4699      	mov	r9, r3
 8003da6:	e008      	b.n	8003dba <main+0x66>
	} else {
		sigfox_delay++;
 8003da8:	3301      	adds	r3, #1
 8003daa:	7033      	strb	r3, [r6, #0]
		HAL_GPIO_TogglePin(LED_G_GPIO_Port, LED_G_Pin);
 8003dac:	481c      	ldr	r0, [pc, #112]	; (8003e20 <main+0xcc>)
 8003dae:	2110      	movs	r1, #16
 8003db0:	f7fe fd0a 	bl	80027c8 <HAL_GPIO_TogglePin>
		HAL_Delay(200);
 8003db4:	20c8      	movs	r0, #200	; 0xc8
 8003db6:	f7fe fb85 	bl	80024c4 <HAL_Delay>
		distance_mm = getUltrasonic();
 8003dba:	f7ff ff75 	bl	8003ca8 <getUltrasonic>
		sprintf(buffer, "Distance : %d mm\r\n", distance_mm);
 8003dbe:	4641      	mov	r1, r8
 8003dc0:	0002      	movs	r2, r0
		distance_mm = getUltrasonic();
 8003dc2:	0005      	movs	r5, r0
		sprintf(buffer, "Distance : %d mm\r\n", distance_mm);
 8003dc4:	0020      	movs	r0, r4
 8003dc6:	f001 f925 	bl	8005014 <siprintf>
		usart_puts(&huart1, buffer);
 8003dca:	0021      	movs	r1, r4
 8003dcc:	0038      	movs	r0, r7
 8003dce:	f000 fa55 	bl	800427c <usart_puts>
	if (sigfox_delay >= 180) {
 8003dd2:	7833      	ldrb	r3, [r6, #0]
 8003dd4:	2bb3      	cmp	r3, #179	; 0xb3
 8003dd6:	d9e7      	bls.n	8003da8 <main+0x54>
		sprintf(buffer, "%04X", distance);
 8003dd8:	002a      	movs	r2, r5
 8003dda:	4659      	mov	r1, fp
 8003ddc:	0020      	movs	r0, r4
 8003dde:	f001 f919 	bl	8005014 <siprintf>
		usart_puts(&huart1, buffer);
 8003de2:	0021      	movs	r1, r4
 8003de4:	0038      	movs	r0, r7
 8003de6:	f000 fa49 	bl	800427c <usart_puts>
		usart_puts(&huart1, (char*) "\r\n");
 8003dea:	4651      	mov	r1, sl
 8003dec:	0038      	movs	r0, r7
 8003dee:	f000 fa45 	bl	800427c <usart_puts>
		sendSigfoxMessage((char*) buffer);
 8003df2:	0020      	movs	r0, r4
 8003df4:	f000 f818 	bl	8003e28 <sendSigfoxMessage>
		sigfox_delay = 0;
 8003df8:	464b      	mov	r3, r9
 8003dfa:	7033      	strb	r3, [r6, #0]
 8003dfc:	e7d6      	b.n	8003dac <main+0x58>
 8003dfe:	46c0      	nop			; (mov r8, r8)
 8003e00:	20000231 	.word	0x20000231
 8003e04:	08007fb4 	.word	0x08007fb4
 8003e08:	20000370 	.word	0x20000370
 8003e0c:	08007fe8 	.word	0x08007fe8
 8003e10:	20000200 	.word	0x20000200
 8003e14:	08007ffc 	.word	0x08007ffc
 8003e18:	200002f0 	.word	0x200002f0
 8003e1c:	08007ff8 	.word	0x08007ff8
 8003e20:	50000400 	.word	0x50000400

08003e24 <Error_Handler>:
void Error_Handler(void) {
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */

	/* USER CODE END Error_Handler_Debug */
}
 8003e24:	4770      	bx	lr
 8003e26:	46c0      	nop			; (mov r8, r8)

08003e28 <sendSigfoxMessage>:
const char *at_messages[] = {"AT$I=0", "AT$I=10", "AT$I=11", "AT$SF="};

/*
 * send a formatted(hex) message to sigfox cloud
 */
void sendSigfoxMessage(char *data) {
 8003e28:	b570      	push	{r4, r5, r6, lr}
 8003e2a:	0004      	movs	r4, r0
	usart_puts(&hlpuart1, (char*) at_messages[DV_TOKEN]);
 8003e2c:	4b0a      	ldr	r3, [pc, #40]	; (8003e58 <sendSigfoxMessage+0x30>)
 8003e2e:	4d0b      	ldr	r5, [pc, #44]	; (8003e5c <sendSigfoxMessage+0x34>)
 8003e30:	68d9      	ldr	r1, [r3, #12]
 8003e32:	0028      	movs	r0, r5
 8003e34:	f000 fa22 	bl	800427c <usart_puts>
	while (*data) {
 8003e38:	7821      	ldrb	r1, [r4, #0]
 8003e3a:	2900      	cmp	r1, #0
 8003e3c:	d007      	beq.n	8003e4e <sendSigfoxMessage+0x26>
		usart_send(&hlpuart1, *data++);
 8003e3e:	b289      	uxth	r1, r1
 8003e40:	3401      	adds	r4, #1
 8003e42:	0028      	movs	r0, r5
 8003e44:	f000 fa0e 	bl	8004264 <usart_send>
	while (*data) {
 8003e48:	7821      	ldrb	r1, [r4, #0]
 8003e4a:	2900      	cmp	r1, #0
 8003e4c:	d1f7      	bne.n	8003e3e <sendSigfoxMessage+0x16>
	}
	usart_send(&hlpuart1, '\r');
 8003e4e:	0028      	movs	r0, r5
 8003e50:	210d      	movs	r1, #13
 8003e52:	f000 fa07 	bl	8004264 <usart_send>
}
 8003e56:	bd70      	pop	{r4, r5, r6, pc}
 8003e58:	20000000 	.word	0x20000000
 8003e5c:	20000270 	.word	0x20000270

08003e60 <getSigfoxPACID>:

/*
 * get sigfox wisol module ID and PAC
 * logged to debug serial port, usart1
 */
void getSigfoxPACID() {
 8003e60:	b570      	push	{r4, r5, r6, lr}
		usart_puts(&huart1, (char*) "\nVER - ");
 8003e62:	4e18      	ldr	r6, [pc, #96]	; (8003ec4 <getSigfoxPACID+0x64>)
 8003e64:	4918      	ldr	r1, [pc, #96]	; (8003ec8 <getSigfoxPACID+0x68>)
 8003e66:	0030      	movs	r0, r6
 8003e68:	f000 fa08 	bl	800427c <usart_puts>
	usart_puts(&hlpuart1, (char*) at_messages[type_]); //get pac
 8003e6c:	4c17      	ldr	r4, [pc, #92]	; (8003ecc <getSigfoxPACID+0x6c>)
 8003e6e:	4d18      	ldr	r5, [pc, #96]	; (8003ed0 <getSigfoxPACID+0x70>)
 8003e70:	0020      	movs	r0, r4
 8003e72:	6829      	ldr	r1, [r5, #0]
 8003e74:	f000 fa02 	bl	800427c <usart_puts>
	usart_send(&hlpuart1, '\r');
 8003e78:	210d      	movs	r1, #13
 8003e7a:	0020      	movs	r0, r4
 8003e7c:	f000 f9f2 	bl	8004264 <usart_send>
	CheckSigfoxVersion(DV_VERSION);
	HAL_Delay(200);
 8003e80:	20c8      	movs	r0, #200	; 0xc8
 8003e82:	f7fe fb1f 	bl	80024c4 <HAL_Delay>
		usart_puts(&huart1, (char*) "ID - ");
 8003e86:	0030      	movs	r0, r6
 8003e88:	4912      	ldr	r1, [pc, #72]	; (8003ed4 <getSigfoxPACID+0x74>)
 8003e8a:	f000 f9f7 	bl	800427c <usart_puts>
	usart_puts(&hlpuart1, (char*) at_messages[type_]); //get pac
 8003e8e:	6869      	ldr	r1, [r5, #4]
 8003e90:	0020      	movs	r0, r4
 8003e92:	f000 f9f3 	bl	800427c <usart_puts>
	usart_send(&hlpuart1, '\r');
 8003e96:	210d      	movs	r1, #13
 8003e98:	0020      	movs	r0, r4
 8003e9a:	f000 f9e3 	bl	8004264 <usart_send>
	CheckSigfoxVersion(DV_ID);
	HAL_Delay(200);
 8003e9e:	20c8      	movs	r0, #200	; 0xc8
 8003ea0:	f7fe fb10 	bl	80024c4 <HAL_Delay>
		usart_puts(&huart1, (char*) "PAC - ");
 8003ea4:	0030      	movs	r0, r6
 8003ea6:	490c      	ldr	r1, [pc, #48]	; (8003ed8 <getSigfoxPACID+0x78>)
 8003ea8:	f000 f9e8 	bl	800427c <usart_puts>
	usart_puts(&hlpuart1, (char*) at_messages[type_]); //get pac
 8003eac:	68a9      	ldr	r1, [r5, #8]
 8003eae:	0020      	movs	r0, r4
 8003eb0:	f000 f9e4 	bl	800427c <usart_puts>
	usart_send(&hlpuart1, '\r');
 8003eb4:	210d      	movs	r1, #13
 8003eb6:	0020      	movs	r0, r4
 8003eb8:	f000 f9d4 	bl	8004264 <usart_send>
	CheckSigfoxVersion(DV_PAC);
	HAL_Delay(200);
 8003ebc:	20c8      	movs	r0, #200	; 0xc8
 8003ebe:	f7fe fb01 	bl	80024c4 <HAL_Delay>
}
 8003ec2:	bd70      	pop	{r4, r5, r6, pc}
 8003ec4:	200002f0 	.word	0x200002f0
 8003ec8:	08008004 	.word	0x08008004
 8003ecc:	20000270 	.word	0x20000270
 8003ed0:	20000000 	.word	0x20000000
 8003ed4:	0800800c 	.word	0x0800800c
 8003ed8:	08008014 	.word	0x08008014

08003edc <resetSigfoxModule>:

/*
 * reset sigfox module
 */
void resetSigfoxModule() {
 8003edc:	b510      	push	{r4, lr}
	HAL_GPIO_WritePin(SFX_RST_GPIO_Port, SFX_RST_Pin, GPIO_PIN_RESET);
 8003ede:	4c09      	ldr	r4, [pc, #36]	; (8003f04 <resetSigfoxModule+0x28>)
 8003ee0:	2200      	movs	r2, #0
 8003ee2:	2104      	movs	r1, #4
 8003ee4:	0020      	movs	r0, r4
 8003ee6:	f7fe fc69 	bl	80027bc <HAL_GPIO_WritePin>
	HAL_Delay(250);
 8003eea:	20fa      	movs	r0, #250	; 0xfa
 8003eec:	f7fe faea 	bl	80024c4 <HAL_Delay>
	HAL_GPIO_WritePin(SFX_RST_GPIO_Port, SFX_RST_Pin, GPIO_PIN_SET);
 8003ef0:	2201      	movs	r2, #1
 8003ef2:	2104      	movs	r1, #4
 8003ef4:	0020      	movs	r0, r4
 8003ef6:	f7fe fc61 	bl	80027bc <HAL_GPIO_WritePin>
	HAL_Delay(250);
 8003efa:	20fa      	movs	r0, #250	; 0xfa
 8003efc:	f7fe fae2 	bl	80024c4 <HAL_Delay>
}
 8003f00:	bd10      	pop	{r4, pc}
 8003f02:	46c0      	nop			; (mov r8, r8)
 8003f04:	50000400 	.word	0x50000400

08003f08 <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003f08:	2101      	movs	r1, #1
 8003f0a:	4b05      	ldr	r3, [pc, #20]	; (8003f20 <HAL_MspInit+0x18>)
 8003f0c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003f0e:	430a      	orrs	r2, r1
 8003f10:	635a      	str	r2, [r3, #52]	; 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 8003f12:	2280      	movs	r2, #128	; 0x80
 8003f14:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8003f16:	0552      	lsls	r2, r2, #21
 8003f18:	430a      	orrs	r2, r1
 8003f1a:	639a      	str	r2, [r3, #56]	; 0x38
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003f1c:	4770      	bx	lr
 8003f1e:	46c0      	nop			; (mov r8, r8)
 8003f20:	40021000 	.word	0x40021000

08003f24 <NMI_Handler>:

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8003f24:	4770      	bx	lr
 8003f26:	46c0      	nop			; (mov r8, r8)

08003f28 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003f28:	e7fe      	b.n	8003f28 <HardFault_Handler>
 8003f2a:	46c0      	nop			; (mov r8, r8)

08003f2c <SVC_Handler>:
 8003f2c:	4770      	bx	lr
 8003f2e:	46c0      	nop			; (mov r8, r8)

08003f30 <PendSV_Handler>:
 8003f30:	4770      	bx	lr
 8003f32:	46c0      	nop			; (mov r8, r8)

08003f34 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003f34:	b510      	push	{r4, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003f36:	f7fe fab7 	bl	80024a8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003f3a:	bd10      	pop	{r4, pc}

08003f3c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXTI line 25.
  */
void USART1_IRQHandler(void)
{
 8003f3c:	b510      	push	{r4, lr}
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8003f3e:	4802      	ldr	r0, [pc, #8]	; (8003f48 <USART1_IRQHandler+0xc>)
 8003f40:	f7ff fb12 	bl	8003568 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8003f44:	bd10      	pop	{r4, pc}
 8003f46:	46c0      	nop			; (mov r8, r8)
 8003f48:	200002f0 	.word	0x200002f0

08003f4c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 8003f4c:	b510      	push	{r4, lr}
  /* USER CODE BEGIN USART2_IRQn 0 */
	//uint16_t size;
  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8003f4e:	4802      	ldr	r0, [pc, #8]	; (8003f58 <USART2_IRQHandler+0xc>)
 8003f50:	f7ff fb0a 	bl	8003568 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8003f54:	bd10      	pop	{r4, pc}
 8003f56:	46c0      	nop			; (mov r8, r8)
 8003f58:	20000370 	.word	0x20000370

08003f5c <RNG_LPUART1_IRQHandler>:

/**
  * @brief This function handles RNG and LPUART1 Interrupts / LPUART1 wake-up interrupt through EXTI line 28.
  */
void RNG_LPUART1_IRQHandler(void)
{
 8003f5c:	b510      	push	{r4, lr}
  /* USER CODE BEGIN RNG_LPUART1_IRQn 0 */

  /* USER CODE END RNG_LPUART1_IRQn 0 */
  HAL_UART_IRQHandler(&hlpuart1);
 8003f5e:	4c08      	ldr	r4, [pc, #32]	; (8003f80 <RNG_LPUART1_IRQHandler+0x24>)
 8003f60:	0020      	movs	r0, r4
 8003f62:	f7ff fb01 	bl	8003568 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN RNG_LPUART1_IRQn 1 */
	if (__HAL_UART_GET_FLAG(&hlpuart1, UART_FLAG_RXNE)) {
 8003f66:	6823      	ldr	r3, [r4, #0]
 8003f68:	69db      	ldr	r3, [r3, #28]
 8003f6a:	069b      	lsls	r3, r3, #26
 8003f6c:	d506      	bpl.n	8003f7c <RNG_LPUART1_IRQHandler+0x20>
		uint16_t lpu1_rx = (uint16_t) (LPUART1->RDR & 0x01FF);
 8003f6e:	4b05      	ldr	r3, [pc, #20]	; (8003f84 <RNG_LPUART1_IRQHandler+0x28>)
		usart_send(&huart1, lpu1_rx);
 8003f70:	4805      	ldr	r0, [pc, #20]	; (8003f88 <RNG_LPUART1_IRQHandler+0x2c>)
		uint16_t lpu1_rx = (uint16_t) (LPUART1->RDR & 0x01FF);
 8003f72:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8003f74:	05c9      	lsls	r1, r1, #23
		usart_send(&huart1, lpu1_rx);
 8003f76:	0dc9      	lsrs	r1, r1, #23
 8003f78:	f000 f974 	bl	8004264 <usart_send>
	}
  /* USER CODE END RNG_LPUART1_IRQn 1 */
}
 8003f7c:	bd10      	pop	{r4, pc}
 8003f7e:	46c0      	nop			; (mov r8, r8)
 8003f80:	20000270 	.word	0x20000270
 8003f84:	40004800 	.word	0x40004800
 8003f88:	200002f0 	.word	0x200002f0

08003f8c <_sbrk>:
{
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8003f8c:	4a0b      	ldr	r2, [pc, #44]	; (8003fbc <_sbrk+0x30>)
{
 8003f8e:	b510      	push	{r4, lr}
	if (heap_end == 0)
 8003f90:	6813      	ldr	r3, [r2, #0]
 8003f92:	2b00      	cmp	r3, #0
 8003f94:	d006      	beq.n	8003fa4 <_sbrk+0x18>
		heap_end = &end;

	prev_heap_end = heap_end;
	if (heap_end + incr > stack_ptr)
 8003f96:	4669      	mov	r1, sp
 8003f98:	1818      	adds	r0, r3, r0
 8003f9a:	4288      	cmp	r0, r1
 8003f9c:	d808      	bhi.n	8003fb0 <_sbrk+0x24>
	{
		errno = ENOMEM;
		return (caddr_t) -1;
	}

	heap_end += incr;
 8003f9e:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap_end;
}
 8003fa0:	0018      	movs	r0, r3
 8003fa2:	bd10      	pop	{r4, pc}
	if (heap_end + incr > stack_ptr)
 8003fa4:	4669      	mov	r1, sp
		heap_end = &end;
 8003fa6:	4b06      	ldr	r3, [pc, #24]	; (8003fc0 <_sbrk+0x34>)
	if (heap_end + incr > stack_ptr)
 8003fa8:	1818      	adds	r0, r3, r0
		heap_end = &end;
 8003faa:	6013      	str	r3, [r2, #0]
	if (heap_end + incr > stack_ptr)
 8003fac:	4288      	cmp	r0, r1
 8003fae:	d9f6      	bls.n	8003f9e <_sbrk+0x12>
		errno = ENOMEM;
 8003fb0:	f000 f99e 	bl	80042f0 <__errno>
 8003fb4:	230c      	movs	r3, #12
 8003fb6:	6003      	str	r3, [r0, #0]
		return (caddr_t) -1;
 8003fb8:	3b0d      	subs	r3, #13
 8003fba:	e7f1      	b.n	8003fa0 <_sbrk+0x14>
 8003fbc:	20000220 	.word	0x20000220
 8003fc0:	200003f8 	.word	0x200003f8

08003fc4 <SystemInit>:
  * @retval None
  */
void SystemInit (void)
{
/*!< Set MSION bit */
  RCC->CR |= (uint32_t)0x00000100U;
 8003fc4:	2280      	movs	r2, #128	; 0x80
 8003fc6:	4b10      	ldr	r3, [pc, #64]	; (8004008 <SystemInit+0x44>)
 8003fc8:	0052      	lsls	r2, r2, #1
 8003fca:	6819      	ldr	r1, [r3, #0]
 8003fcc:	430a      	orrs	r2, r1
 8003fce:	601a      	str	r2, [r3, #0]

  /*!< Reset SW[1:0], HPRE[3:0], PPRE1[2:0], PPRE2[2:0], MCOSEL[2:0] and MCOPRE[2:0] bits */
  RCC->CFGR &= (uint32_t) 0x88FF400CU;
 8003fd0:	68da      	ldr	r2, [r3, #12]
 8003fd2:	490e      	ldr	r1, [pc, #56]	; (800400c <SystemInit+0x48>)
 8003fd4:	400a      	ands	r2, r1
 8003fd6:	60da      	str	r2, [r3, #12]

  /*!< Reset HSION, HSIDIVEN, HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFF6U;
 8003fd8:	681a      	ldr	r2, [r3, #0]
 8003fda:	490d      	ldr	r1, [pc, #52]	; (8004010 <SystemInit+0x4c>)
 8003fdc:	400a      	ands	r2, r1

  /*!< Reset HSI48ON  bit */
  RCC->CRRCR &= (uint32_t)0xFFFFFFFEU;
 8003fde:	2101      	movs	r1, #1
  RCC->CR &= (uint32_t)0xFEF6FFF6U;
 8003fe0:	601a      	str	r2, [r3, #0]
  RCC->CRRCR &= (uint32_t)0xFFFFFFFEU;
 8003fe2:	689a      	ldr	r2, [r3, #8]
 8003fe4:	438a      	bics	r2, r1
 8003fe6:	609a      	str	r2, [r3, #8]

  /*!< Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFFU;
 8003fe8:	681a      	ldr	r2, [r3, #0]
 8003fea:	490a      	ldr	r1, [pc, #40]	; (8004014 <SystemInit+0x50>)
 8003fec:	400a      	ands	r2, r1
 8003fee:	601a      	str	r2, [r3, #0]

  /*!< Reset PLLSRC, PLLMUL[3:0] and PLLDIV[1:0] bits */
  RCC->CFGR &= (uint32_t)0xFF02FFFFU;
 8003ff0:	68da      	ldr	r2, [r3, #12]
 8003ff2:	4909      	ldr	r1, [pc, #36]	; (8004018 <SystemInit+0x54>)
 8003ff4:	400a      	ands	r2, r1
 8003ff6:	60da      	str	r2, [r3, #12]

  /*!< Disable all interrupts */
  RCC->CIER = 0x00000000U;
 8003ff8:	2200      	movs	r2, #0
 8003ffa:	611a      	str	r2, [r3, #16]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8003ffc:	2280      	movs	r2, #128	; 0x80
 8003ffe:	4b07      	ldr	r3, [pc, #28]	; (800401c <SystemInit+0x58>)
 8004000:	0512      	lsls	r2, r2, #20
 8004002:	609a      	str	r2, [r3, #8]
#endif
}
 8004004:	4770      	bx	lr
 8004006:	46c0      	nop			; (mov r8, r8)
 8004008:	40021000 	.word	0x40021000
 800400c:	88ff400c 	.word	0x88ff400c
 8004010:	fef6fff6 	.word	0xfef6fff6
 8004014:	fffbffff 	.word	0xfffbffff
 8004018:	ff02ffff 	.word	0xff02ffff
 800401c:	e000ed00 	.word	0xe000ed00

08004020 <MX_TIM6_Init>:

TIM_HandleTypeDef htim6;

/* TIM6 init function */
void MX_TIM6_Init(void)
{
 8004020:	b510      	push	{r4, lr}
 8004022:	b082      	sub	sp, #8
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004024:	2208      	movs	r2, #8
 8004026:	2100      	movs	r1, #0
 8004028:	4668      	mov	r0, sp
 800402a:	f000 f98b 	bl	8004344 <memset>

  htim6.Instance = TIM6;
 800402e:	4c10      	ldr	r4, [pc, #64]	; (8004070 <MX_TIM6_Init+0x50>)
 8004030:	4b10      	ldr	r3, [pc, #64]	; (8004074 <MX_TIM6_Init+0x54>)
  htim6.Init.Prescaler = 32-1;
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
  htim6.Init.Period = 65535;
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8004032:	0020      	movs	r0, r4
  htim6.Instance = TIM6;
 8004034:	6023      	str	r3, [r4, #0]
  htim6.Init.Prescaler = 32-1;
 8004036:	231f      	movs	r3, #31
 8004038:	6063      	str	r3, [r4, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800403a:	2300      	movs	r3, #0
 800403c:	60a3      	str	r3, [r4, #8]
  htim6.Init.Period = 65535;
 800403e:	4b0e      	ldr	r3, [pc, #56]	; (8004078 <MX_TIM6_Init+0x58>)
 8004040:	60e3      	str	r3, [r4, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8004042:	2380      	movs	r3, #128	; 0x80
 8004044:	6163      	str	r3, [r4, #20]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8004046:	f7ff f97b 	bl	8003340 <HAL_TIM_Base_Init>
 800404a:	2800      	cmp	r0, #0
 800404c:	d10c      	bne.n	8004068 <MX_TIM6_Init+0x48>
  {
    Error_Handler();
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800404e:	2300      	movs	r3, #0
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8004050:	4669      	mov	r1, sp
 8004052:	0020      	movs	r0, r4
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004054:	9300      	str	r3, [sp, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004056:	9301      	str	r3, [sp, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8004058:	f7ff f9c0 	bl	80033dc <HAL_TIMEx_MasterConfigSynchronization>
 800405c:	2800      	cmp	r0, #0
 800405e:	d001      	beq.n	8004064 <MX_TIM6_Init+0x44>
  {
    Error_Handler();
 8004060:	f7ff fee0 	bl	8003e24 <Error_Handler>
  }

}
 8004064:	b002      	add	sp, #8
 8004066:	bd10      	pop	{r4, pc}
    Error_Handler();
 8004068:	f7ff fedc 	bl	8003e24 <Error_Handler>
 800406c:	e7ef      	b.n	800404e <MX_TIM6_Init+0x2e>
 800406e:	46c0      	nop			; (mov r8, r8)
 8004070:	20000234 	.word	0x20000234
 8004074:	40001000 	.word	0x40001000
 8004078:	0000ffff 	.word	0x0000ffff

0800407c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{

  if(tim_baseHandle->Instance==TIM6)
 800407c:	4b06      	ldr	r3, [pc, #24]	; (8004098 <HAL_TIM_Base_MspInit+0x1c>)
 800407e:	6802      	ldr	r2, [r0, #0]
{
 8004080:	b510      	push	{r4, lr}
  if(tim_baseHandle->Instance==TIM6)
 8004082:	429a      	cmp	r2, r3
 8004084:	d000      	beq.n	8004088 <HAL_TIM_Base_MspInit+0xc>
  /* USER CODE BEGIN TIM6_MspInit 1 */
    //__HAL_TIM_ENABLE(tim_baseHandle);
    HAL_TIM_Base_Start(tim_baseHandle);
  /* USER CODE END TIM6_MspInit 1 */
  }
}
 8004086:	bd10      	pop	{r4, pc}
    __HAL_RCC_TIM6_CLK_ENABLE();
 8004088:	2110      	movs	r1, #16
 800408a:	4a04      	ldr	r2, [pc, #16]	; (800409c <HAL_TIM_Base_MspInit+0x20>)
 800408c:	6b93      	ldr	r3, [r2, #56]	; 0x38
 800408e:	430b      	orrs	r3, r1
 8004090:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_TIM_Base_Start(tim_baseHandle);
 8004092:	f7ff f991 	bl	80033b8 <HAL_TIM_Base_Start>
}
 8004096:	e7f6      	b.n	8004086 <HAL_TIM_Base_MspInit+0xa>
 8004098:	40001000 	.word	0x40001000
 800409c:	40021000 	.word	0x40021000

080040a0 <MX_LPUART1_UART_Init>:
/* LPUART1 init function */

void MX_LPUART1_UART_Init(void)
{

  hlpuart1.Instance = LPUART1;
 80040a0:	480b      	ldr	r0, [pc, #44]	; (80040d0 <MX_LPUART1_UART_Init+0x30>)
 80040a2:	4b0c      	ldr	r3, [pc, #48]	; (80040d4 <MX_LPUART1_UART_Init+0x34>)
{
 80040a4:	b510      	push	{r4, lr}
  hlpuart1.Instance = LPUART1;
 80040a6:	6003      	str	r3, [r0, #0]
  hlpuart1.Init.BaudRate = 9600;
 80040a8:	2396      	movs	r3, #150	; 0x96
 80040aa:	019b      	lsls	r3, r3, #6
 80040ac:	6043      	str	r3, [r0, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
  hlpuart1.Init.Parity = UART_PARITY_NONE;
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 80040ae:	220c      	movs	r2, #12
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 80040b0:	2300      	movs	r3, #0
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 80040b2:	6142      	str	r2, [r0, #20]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 80040b4:	6083      	str	r3, [r0, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 80040b6:	60c3      	str	r3, [r0, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 80040b8:	6103      	str	r3, [r0, #16]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80040ba:	6183      	str	r3, [r0, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80040bc:	6203      	str	r3, [r0, #32]
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80040be:	6243      	str	r3, [r0, #36]	; 0x24
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 80040c0:	f7ff fb7c 	bl	80037bc <HAL_UART_Init>
 80040c4:	2800      	cmp	r0, #0
 80040c6:	d001      	beq.n	80040cc <MX_LPUART1_UART_Init+0x2c>
  {
    Error_Handler();
 80040c8:	f7ff feac 	bl	8003e24 <Error_Handler>
  }

}
 80040cc:	bd10      	pop	{r4, pc}
 80040ce:	46c0      	nop			; (mov r8, r8)
 80040d0:	20000270 	.word	0x20000270
 80040d4:	40004800 	.word	0x40004800

080040d8 <MX_USART1_UART_Init>:
/* USART1 init function */

void MX_USART1_UART_Init(void)
{

  huart1.Instance = USART1;
 80040d8:	480b      	ldr	r0, [pc, #44]	; (8004108 <MX_USART1_UART_Init+0x30>)
 80040da:	4b0c      	ldr	r3, [pc, #48]	; (800410c <MX_USART1_UART_Init+0x34>)
{
 80040dc:	b510      	push	{r4, lr}
  huart1.Instance = USART1;
 80040de:	6003      	str	r3, [r0, #0]
  huart1.Init.BaudRate = 115200;
 80040e0:	23e1      	movs	r3, #225	; 0xe1
 80040e2:	025b      	lsls	r3, r3, #9
 80040e4:	6043      	str	r3, [r0, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
  huart1.Init.StopBits = UART_STOPBITS_1;
  huart1.Init.Parity = UART_PARITY_NONE;
  huart1.Init.Mode = UART_MODE_TX_RX;
 80040e6:	220c      	movs	r2, #12
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80040e8:	2300      	movs	r3, #0
  huart1.Init.Mode = UART_MODE_TX_RX;
 80040ea:	6142      	str	r2, [r0, #20]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80040ec:	6083      	str	r3, [r0, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80040ee:	60c3      	str	r3, [r0, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80040f0:	6103      	str	r3, [r0, #16]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80040f2:	6183      	str	r3, [r0, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80040f4:	61c3      	str	r3, [r0, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80040f6:	6203      	str	r3, [r0, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80040f8:	6243      	str	r3, [r0, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80040fa:	f7ff fb5f 	bl	80037bc <HAL_UART_Init>
 80040fe:	2800      	cmp	r0, #0
 8004100:	d001      	beq.n	8004106 <MX_USART1_UART_Init+0x2e>
  {
    Error_Handler();
 8004102:	f7ff fe8f 	bl	8003e24 <Error_Handler>
  }

}
 8004106:	bd10      	pop	{r4, pc}
 8004108:	200002f0 	.word	0x200002f0
 800410c:	40013800 	.word	0x40013800

08004110 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{

  huart2.Instance = USART2;
 8004110:	480b      	ldr	r0, [pc, #44]	; (8004140 <MX_USART2_UART_Init+0x30>)
 8004112:	4b0c      	ldr	r3, [pc, #48]	; (8004144 <MX_USART2_UART_Init+0x34>)
{
 8004114:	b510      	push	{r4, lr}
  huart2.Instance = USART2;
 8004116:	6003      	str	r3, [r0, #0]
  huart2.Init.BaudRate = 9600;
 8004118:	2396      	movs	r3, #150	; 0x96
 800411a:	019b      	lsls	r3, r3, #6
 800411c:	6043      	str	r3, [r0, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
  huart2.Init.StopBits = UART_STOPBITS_1;
  huart2.Init.Parity = UART_PARITY_NONE;
  huart2.Init.Mode = UART_MODE_TX_RX;
 800411e:	220c      	movs	r2, #12
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8004120:	2300      	movs	r3, #0
  huart2.Init.Mode = UART_MODE_TX_RX;
 8004122:	6142      	str	r2, [r0, #20]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8004124:	6083      	str	r3, [r0, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8004126:	60c3      	str	r3, [r0, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8004128:	6103      	str	r3, [r0, #16]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800412a:	6183      	str	r3, [r0, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800412c:	61c3      	str	r3, [r0, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800412e:	6203      	str	r3, [r0, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8004130:	6243      	str	r3, [r0, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8004132:	f7ff fb43 	bl	80037bc <HAL_UART_Init>
 8004136:	2800      	cmp	r0, #0
 8004138:	d001      	beq.n	800413e <MX_USART2_UART_Init+0x2e>
  {
    Error_Handler();
 800413a:	f7ff fe73 	bl	8003e24 <Error_Handler>
  }

}
 800413e:	bd10      	pop	{r4, pc}
 8004140:	20000370 	.word	0x20000370
 8004144:	40004400 	.word	0x40004400

08004148 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8004148:	b510      	push	{r4, lr}
 800414a:	0004      	movs	r4, r0
 800414c:	b088      	sub	sp, #32

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800414e:	2214      	movs	r2, #20
 8004150:	2100      	movs	r1, #0
 8004152:	a803      	add	r0, sp, #12
 8004154:	f000 f8f6 	bl	8004344 <memset>
  if(uartHandle->Instance==LPUART1)
 8004158:	6823      	ldr	r3, [r4, #0]
 800415a:	4a3d      	ldr	r2, [pc, #244]	; (8004250 <HAL_UART_MspInit+0x108>)
 800415c:	4293      	cmp	r3, r2
 800415e:	d007      	beq.n	8004170 <HAL_UART_MspInit+0x28>
    HAL_NVIC_EnableIRQ(RNG_LPUART1_IRQn);
  /* USER CODE BEGIN LPUART1_MspInit 1 */
	__HAL_UART_ENABLE_IT(uartHandle, UART_IT_RXNE);
  /* USER CODE END LPUART1_MspInit 1 */
  }
  else if(uartHandle->Instance==USART1)
 8004160:	4a3c      	ldr	r2, [pc, #240]	; (8004254 <HAL_UART_MspInit+0x10c>)
 8004162:	4293      	cmp	r3, r2
 8004164:	d04e      	beq.n	8004204 <HAL_UART_MspInit+0xbc>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
  else if(uartHandle->Instance==USART2)
 8004166:	4a3c      	ldr	r2, [pc, #240]	; (8004258 <HAL_UART_MspInit+0x110>)
 8004168:	4293      	cmp	r3, r2
 800416a:	d029      	beq.n	80041c0 <HAL_UART_MspInit+0x78>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
  /* USER CODE BEGIN USART2_MspInit 1 */
		__HAL_UART_ENABLE_IT(uartHandle, UART_IT_RXNE);
  /* USER CODE END USART2_MspInit 1 */
  }
}
 800416c:	b008      	add	sp, #32
 800416e:	bd10      	pop	{r4, pc}
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8004170:	2280      	movs	r2, #128	; 0x80
 8004172:	4b3a      	ldr	r3, [pc, #232]	; (800425c <HAL_UART_MspInit+0x114>)
 8004174:	02d2      	lsls	r2, r2, #11
 8004176:	6b99      	ldr	r1, [r3, #56]	; 0x38
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004178:	4839      	ldr	r0, [pc, #228]	; (8004260 <HAL_UART_MspInit+0x118>)
    __HAL_RCC_LPUART1_CLK_ENABLE();
 800417a:	430a      	orrs	r2, r1
 800417c:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800417e:	2202      	movs	r2, #2
 8004180:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8004182:	4311      	orrs	r1, r2
 8004184:	62d9      	str	r1, [r3, #44]	; 0x2c
 8004186:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004188:	a903      	add	r1, sp, #12
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800418a:	4013      	ands	r3, r2
 800418c:	9300      	str	r3, [sp, #0]
 800418e:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = SFX_RX_Pin|SFX_TX_Pin;
 8004190:	23c0      	movs	r3, #192	; 0xc0
 8004192:	011b      	lsls	r3, r3, #4
 8004194:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004196:	2303      	movs	r3, #3
 8004198:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF4_LPUART1;
 800419a:	3301      	adds	r3, #1
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800419c:	9204      	str	r2, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF4_LPUART1;
 800419e:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80041a0:	f7fe fa18 	bl	80025d4 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(RNG_LPUART1_IRQn, 0, 0);
 80041a4:	201d      	movs	r0, #29
 80041a6:	2200      	movs	r2, #0
 80041a8:	2100      	movs	r1, #0
 80041aa:	f7fe f99b 	bl	80024e4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RNG_LPUART1_IRQn);
 80041ae:	201d      	movs	r0, #29
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80041b0:	f7fe f9c4 	bl	800253c <HAL_NVIC_EnableIRQ>
		__HAL_UART_ENABLE_IT(uartHandle, UART_IT_RXNE);
 80041b4:	2120      	movs	r1, #32
 80041b6:	6822      	ldr	r2, [r4, #0]
 80041b8:	6813      	ldr	r3, [r2, #0]
 80041ba:	430b      	orrs	r3, r1
 80041bc:	6013      	str	r3, [r2, #0]
}
 80041be:	e7d5      	b.n	800416c <HAL_UART_MspInit+0x24>
    __HAL_RCC_USART2_CLK_ENABLE();
 80041c0:	2280      	movs	r2, #128	; 0x80
 80041c2:	4b26      	ldr	r3, [pc, #152]	; (800425c <HAL_UART_MspInit+0x114>)
 80041c4:	0292      	lsls	r2, r2, #10
 80041c6:	6b99      	ldr	r1, [r3, #56]	; 0x38
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80041c8:	20a0      	movs	r0, #160	; 0xa0
    __HAL_RCC_USART2_CLK_ENABLE();
 80041ca:	430a      	orrs	r2, r1
 80041cc:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80041ce:	2201      	movs	r2, #1
 80041d0:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80041d2:	05c0      	lsls	r0, r0, #23
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80041d4:	4311      	orrs	r1, r2
 80041d6:	62d9      	str	r1, [r3, #44]	; 0x2c
 80041d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80041da:	a903      	add	r1, sp, #12
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80041dc:	401a      	ands	r2, r3
 80041de:	9202      	str	r2, [sp, #8]
 80041e0:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPS_RXD_Pin|GPS_TXD_Pin;
 80041e2:	230c      	movs	r3, #12
 80041e4:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80041e6:	3b0a      	subs	r3, #10
 80041e8:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80041ea:	3301      	adds	r3, #1
 80041ec:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART2;
 80041ee:	3301      	adds	r3, #1
 80041f0:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80041f2:	f7fe f9ef 	bl	80025d4 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80041f6:	201c      	movs	r0, #28
 80041f8:	2200      	movs	r2, #0
 80041fa:	2100      	movs	r1, #0
 80041fc:	f7fe f972 	bl	80024e4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8004200:	201c      	movs	r0, #28
 8004202:	e7d5      	b.n	80041b0 <HAL_UART_MspInit+0x68>
    __HAL_RCC_USART1_CLK_ENABLE();
 8004204:	2280      	movs	r2, #128	; 0x80
 8004206:	4b15      	ldr	r3, [pc, #84]	; (800425c <HAL_UART_MspInit+0x114>)
 8004208:	01d2      	lsls	r2, r2, #7
 800420a:	6b59      	ldr	r1, [r3, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800420c:	20a0      	movs	r0, #160	; 0xa0
    __HAL_RCC_USART1_CLK_ENABLE();
 800420e:	430a      	orrs	r2, r1
 8004210:	635a      	str	r2, [r3, #52]	; 0x34
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004212:	2201      	movs	r2, #1
 8004214:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004216:	05c0      	lsls	r0, r0, #23
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004218:	4311      	orrs	r1, r2
 800421a:	62d9      	str	r1, [r3, #44]	; 0x2c
 800421c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800421e:	a903      	add	r1, sp, #12
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004220:	401a      	ands	r2, r3
 8004222:	9201      	str	r2, [sp, #4]
 8004224:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = DBG_TX_Pin|DBG_RX_Pin;
 8004226:	23c0      	movs	r3, #192	; 0xc0
 8004228:	00db      	lsls	r3, r3, #3
 800422a:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800422c:	2302      	movs	r3, #2
 800422e:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004230:	3301      	adds	r3, #1
 8004232:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART1;
 8004234:	3301      	adds	r3, #1
 8004236:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004238:	f7fe f9cc 	bl	80025d4 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 800423c:	2200      	movs	r2, #0
 800423e:	2100      	movs	r1, #0
 8004240:	201b      	movs	r0, #27
 8004242:	f7fe f94f 	bl	80024e4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8004246:	201b      	movs	r0, #27
 8004248:	f7fe f978 	bl	800253c <HAL_NVIC_EnableIRQ>
 800424c:	e78e      	b.n	800416c <HAL_UART_MspInit+0x24>
 800424e:	46c0      	nop			; (mov r8, r8)
 8004250:	40004800 	.word	0x40004800
 8004254:	40013800 	.word	0x40013800
 8004258:	40004400 	.word	0x40004400
 800425c:	40021000 	.word	0x40021000
 8004260:	50000400 	.word	0x50000400

08004264 <usart_send>:

	return (uint16_t) (uartHandle->Instance->RDR & (uint16_t) 0x01FF);

}

void usart_send(UART_HandleTypeDef *uartHandle, uint16_t Data) {
 8004264:	b500      	push	{lr}
 8004266:	b083      	sub	sp, #12
 8004268:	466a      	mov	r2, sp
 800426a:	000b      	movs	r3, r1
 800426c:	1d91      	adds	r1, r2, #6
 800426e:	800b      	strh	r3, [r1, #0]
	/*uartHandle->Instance->TDR = (Data & (uint16_t) 0x01FF);

	 while ((uartHandle->Instance->ISR & UART_FLAG_TXE) != (uint16_t) RESET) {
	 }*/
	HAL_UART_Transmit(uartHandle, (uint8_t*) &Data, 1, 100);
 8004270:	2201      	movs	r2, #1
 8004272:	2364      	movs	r3, #100	; 0x64
 8004274:	f7ff f8d0 	bl	8003418 <HAL_UART_Transmit>
}
 8004278:	b003      	add	sp, #12
 800427a:	bd00      	pop	{pc}

0800427c <usart_puts>:

void usart_puts(UART_HandleTypeDef *uartHandle, char *str) {
 800427c:	b570      	push	{r4, r5, r6, lr}
	while (*str) {
 800427e:	780b      	ldrb	r3, [r1, #0]
void usart_puts(UART_HandleTypeDef *uartHandle, char *str) {
 8004280:	0005      	movs	r5, r0
	while (*str) {
 8004282:	2b00      	cmp	r3, #0
 8004284:	d009      	beq.n	800429a <usart_puts+0x1e>
		/*while ((uartHandle->Instance->ISR & UART_FLAG_TXE) != (uint16_t) RESET) {

		 uartHandle->Instance->TDR = (uint16_t) (*str++ & 0x01FF);
		 }*/
		HAL_UART_Transmit(uartHandle, (uint8_t*) str++, 1, 100);
 8004286:	1c4c      	adds	r4, r1, #1
 8004288:	2364      	movs	r3, #100	; 0x64
 800428a:	2201      	movs	r2, #1
 800428c:	0028      	movs	r0, r5
 800428e:	f7ff f8c3 	bl	8003418 <HAL_UART_Transmit>
	while (*str) {
 8004292:	7823      	ldrb	r3, [r4, #0]
 8004294:	0021      	movs	r1, r4
 8004296:	2b00      	cmp	r3, #0
 8004298:	d1f5      	bne.n	8004286 <usart_puts+0xa>
	}
}
 800429a:	bd70      	pop	{r4, r5, r6, pc}

0800429c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
   ldr   r0, =_estack
 800429c:	480d      	ldr	r0, [pc, #52]	; (80042d4 <LoopForever+0x2>)
   mov   sp, r0          /* set stack pointer */
 800429e:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  movs  r1, #0
 80042a0:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80042a2:	e003      	b.n	80042ac <LoopCopyDataInit>

080042a4 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80042a4:	4b0c      	ldr	r3, [pc, #48]	; (80042d8 <LoopForever+0x6>)
  ldr  r3, [r3, r1]
 80042a6:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80042a8:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80042aa:	3104      	adds	r1, #4

080042ac <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr  r0, =_sdata
 80042ac:	480b      	ldr	r0, [pc, #44]	; (80042dc <LoopForever+0xa>)
  ldr  r3, =_edata
 80042ae:	4b0c      	ldr	r3, [pc, #48]	; (80042e0 <LoopForever+0xe>)
  adds  r2, r0, r1
 80042b0:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80042b2:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80042b4:	d3f6      	bcc.n	80042a4 <CopyDataInit>
  ldr  r2, =_sbss
 80042b6:	4a0b      	ldr	r2, [pc, #44]	; (80042e4 <LoopForever+0x12>)
  b  LoopFillZerobss
 80042b8:	e002      	b.n	80042c0 <LoopFillZerobss>

080042ba <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs  r3, #0
 80042ba:	2300      	movs	r3, #0
  str  r3, [r2]
 80042bc:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80042be:	3204      	adds	r2, #4

080042c0 <LoopFillZerobss>:


LoopFillZerobss:
  ldr  r3, = _ebss
 80042c0:	4b09      	ldr	r3, [pc, #36]	; (80042e8 <LoopForever+0x16>)
  cmp  r2, r3
 80042c2:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80042c4:	d3f9      	bcc.n	80042ba <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 80042c6:	f7ff fe7d 	bl	8003fc4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80042ca:	f000 f817 	bl	80042fc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80042ce:	f7ff fd41 	bl	8003d54 <main>

080042d2 <LoopForever>:

LoopForever:
    b LoopForever
 80042d2:	e7fe      	b.n	80042d2 <LoopForever>
   ldr   r0, =_estack
 80042d4:	20002000 	.word	0x20002000
  ldr  r3, =_sidata
 80042d8:	08008320 	.word	0x08008320
  ldr  r0, =_sdata
 80042dc:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 80042e0:	200001e4 	.word	0x200001e4
  ldr  r2, =_sbss
 80042e4:	200001e4 	.word	0x200001e4
  ldr  r3, = _ebss
 80042e8:	200003f4 	.word	0x200003f4

080042ec <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80042ec:	e7fe      	b.n	80042ec <ADC1_COMP_IRQHandler>
	...

080042f0 <__errno>:
 80042f0:	4b01      	ldr	r3, [pc, #4]	; (80042f8 <__errno+0x8>)
 80042f2:	6818      	ldr	r0, [r3, #0]
 80042f4:	4770      	bx	lr
 80042f6:	46c0      	nop			; (mov r8, r8)
 80042f8:	20000014 	.word	0x20000014

080042fc <__libc_init_array>:
 80042fc:	b570      	push	{r4, r5, r6, lr}
 80042fe:	2600      	movs	r6, #0
 8004300:	4d0c      	ldr	r5, [pc, #48]	; (8004334 <__libc_init_array+0x38>)
 8004302:	4c0d      	ldr	r4, [pc, #52]	; (8004338 <__libc_init_array+0x3c>)
 8004304:	1b64      	subs	r4, r4, r5
 8004306:	10a4      	asrs	r4, r4, #2
 8004308:	42a6      	cmp	r6, r4
 800430a:	d109      	bne.n	8004320 <__libc_init_array+0x24>
 800430c:	2600      	movs	r6, #0
 800430e:	f003 fdd7 	bl	8007ec0 <_init>
 8004312:	4d0a      	ldr	r5, [pc, #40]	; (800433c <__libc_init_array+0x40>)
 8004314:	4c0a      	ldr	r4, [pc, #40]	; (8004340 <__libc_init_array+0x44>)
 8004316:	1b64      	subs	r4, r4, r5
 8004318:	10a4      	asrs	r4, r4, #2
 800431a:	42a6      	cmp	r6, r4
 800431c:	d105      	bne.n	800432a <__libc_init_array+0x2e>
 800431e:	bd70      	pop	{r4, r5, r6, pc}
 8004320:	00b3      	lsls	r3, r6, #2
 8004322:	58eb      	ldr	r3, [r5, r3]
 8004324:	4798      	blx	r3
 8004326:	3601      	adds	r6, #1
 8004328:	e7ee      	b.n	8004308 <__libc_init_array+0xc>
 800432a:	00b3      	lsls	r3, r6, #2
 800432c:	58eb      	ldr	r3, [r5, r3]
 800432e:	4798      	blx	r3
 8004330:	3601      	adds	r6, #1
 8004332:	e7f2      	b.n	800431a <__libc_init_array+0x1e>
 8004334:	08008318 	.word	0x08008318
 8004338:	08008318 	.word	0x08008318
 800433c:	08008318 	.word	0x08008318
 8004340:	0800831c 	.word	0x0800831c

08004344 <memset>:
 8004344:	0003      	movs	r3, r0
 8004346:	1812      	adds	r2, r2, r0
 8004348:	4293      	cmp	r3, r2
 800434a:	d100      	bne.n	800434e <memset+0xa>
 800434c:	4770      	bx	lr
 800434e:	7019      	strb	r1, [r3, #0]
 8004350:	3301      	adds	r3, #1
 8004352:	e7f9      	b.n	8004348 <memset+0x4>

08004354 <__cvt>:
 8004354:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004356:	b08b      	sub	sp, #44	; 0x2c
 8004358:	0014      	movs	r4, r2
 800435a:	1e1d      	subs	r5, r3, #0
 800435c:	9912      	ldr	r1, [sp, #72]	; 0x48
 800435e:	da53      	bge.n	8004408 <__cvt+0xb4>
 8004360:	2480      	movs	r4, #128	; 0x80
 8004362:	0624      	lsls	r4, r4, #24
 8004364:	191b      	adds	r3, r3, r4
 8004366:	001d      	movs	r5, r3
 8004368:	0014      	movs	r4, r2
 800436a:	232d      	movs	r3, #45	; 0x2d
 800436c:	700b      	strb	r3, [r1, #0]
 800436e:	2320      	movs	r3, #32
 8004370:	9e14      	ldr	r6, [sp, #80]	; 0x50
 8004372:	2203      	movs	r2, #3
 8004374:	439e      	bics	r6, r3
 8004376:	2e46      	cmp	r6, #70	; 0x46
 8004378:	d007      	beq.n	800438a <__cvt+0x36>
 800437a:	0033      	movs	r3, r6
 800437c:	3b45      	subs	r3, #69	; 0x45
 800437e:	4259      	negs	r1, r3
 8004380:	414b      	adcs	r3, r1
 8004382:	9910      	ldr	r1, [sp, #64]	; 0x40
 8004384:	3a01      	subs	r2, #1
 8004386:	18cb      	adds	r3, r1, r3
 8004388:	9310      	str	r3, [sp, #64]	; 0x40
 800438a:	ab09      	add	r3, sp, #36	; 0x24
 800438c:	9304      	str	r3, [sp, #16]
 800438e:	ab08      	add	r3, sp, #32
 8004390:	9303      	str	r3, [sp, #12]
 8004392:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8004394:	9200      	str	r2, [sp, #0]
 8004396:	9302      	str	r3, [sp, #8]
 8004398:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800439a:	0022      	movs	r2, r4
 800439c:	9301      	str	r3, [sp, #4]
 800439e:	002b      	movs	r3, r5
 80043a0:	f001 fdbe 	bl	8005f20 <_dtoa_r>
 80043a4:	0007      	movs	r7, r0
 80043a6:	2e47      	cmp	r6, #71	; 0x47
 80043a8:	d102      	bne.n	80043b0 <__cvt+0x5c>
 80043aa:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80043ac:	07db      	lsls	r3, r3, #31
 80043ae:	d524      	bpl.n	80043fa <__cvt+0xa6>
 80043b0:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80043b2:	18fb      	adds	r3, r7, r3
 80043b4:	9307      	str	r3, [sp, #28]
 80043b6:	2e46      	cmp	r6, #70	; 0x46
 80043b8:	d114      	bne.n	80043e4 <__cvt+0x90>
 80043ba:	783b      	ldrb	r3, [r7, #0]
 80043bc:	2b30      	cmp	r3, #48	; 0x30
 80043be:	d10c      	bne.n	80043da <__cvt+0x86>
 80043c0:	2200      	movs	r2, #0
 80043c2:	2300      	movs	r3, #0
 80043c4:	0020      	movs	r0, r4
 80043c6:	0029      	movs	r1, r5
 80043c8:	f7fc f836 	bl	8000438 <__aeabi_dcmpeq>
 80043cc:	2800      	cmp	r0, #0
 80043ce:	d104      	bne.n	80043da <__cvt+0x86>
 80043d0:	2301      	movs	r3, #1
 80043d2:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80043d4:	1a9b      	subs	r3, r3, r2
 80043d6:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80043d8:	6013      	str	r3, [r2, #0]
 80043da:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80043dc:	9a07      	ldr	r2, [sp, #28]
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	18d3      	adds	r3, r2, r3
 80043e2:	9307      	str	r3, [sp, #28]
 80043e4:	2200      	movs	r2, #0
 80043e6:	2300      	movs	r3, #0
 80043e8:	0020      	movs	r0, r4
 80043ea:	0029      	movs	r1, r5
 80043ec:	f7fc f824 	bl	8000438 <__aeabi_dcmpeq>
 80043f0:	2230      	movs	r2, #48	; 0x30
 80043f2:	2800      	cmp	r0, #0
 80043f4:	d00d      	beq.n	8004412 <__cvt+0xbe>
 80043f6:	9b07      	ldr	r3, [sp, #28]
 80043f8:	9309      	str	r3, [sp, #36]	; 0x24
 80043fa:	0038      	movs	r0, r7
 80043fc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80043fe:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8004400:	1bdb      	subs	r3, r3, r7
 8004402:	6013      	str	r3, [r2, #0]
 8004404:	b00b      	add	sp, #44	; 0x2c
 8004406:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004408:	2300      	movs	r3, #0
 800440a:	e7af      	b.n	800436c <__cvt+0x18>
 800440c:	1c59      	adds	r1, r3, #1
 800440e:	9109      	str	r1, [sp, #36]	; 0x24
 8004410:	701a      	strb	r2, [r3, #0]
 8004412:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004414:	9907      	ldr	r1, [sp, #28]
 8004416:	428b      	cmp	r3, r1
 8004418:	d3f8      	bcc.n	800440c <__cvt+0xb8>
 800441a:	e7ee      	b.n	80043fa <__cvt+0xa6>

0800441c <__exponent>:
 800441c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800441e:	1c83      	adds	r3, r0, #2
 8004420:	b085      	sub	sp, #20
 8004422:	9301      	str	r3, [sp, #4]
 8004424:	0006      	movs	r6, r0
 8004426:	000c      	movs	r4, r1
 8004428:	7002      	strb	r2, [r0, #0]
 800442a:	232b      	movs	r3, #43	; 0x2b
 800442c:	2900      	cmp	r1, #0
 800442e:	da01      	bge.n	8004434 <__exponent+0x18>
 8004430:	232d      	movs	r3, #45	; 0x2d
 8004432:	424c      	negs	r4, r1
 8004434:	7073      	strb	r3, [r6, #1]
 8004436:	2c09      	cmp	r4, #9
 8004438:	dd22      	ble.n	8004480 <__exponent+0x64>
 800443a:	ab02      	add	r3, sp, #8
 800443c:	1ddd      	adds	r5, r3, #7
 800443e:	0020      	movs	r0, r4
 8004440:	210a      	movs	r1, #10
 8004442:	f7fb ffe3 	bl	800040c <__aeabi_idivmod>
 8004446:	1e6f      	subs	r7, r5, #1
 8004448:	3130      	adds	r1, #48	; 0x30
 800444a:	7039      	strb	r1, [r7, #0]
 800444c:	0020      	movs	r0, r4
 800444e:	210a      	movs	r1, #10
 8004450:	f7fb fef6 	bl	8000240 <__divsi3>
 8004454:	0004      	movs	r4, r0
 8004456:	2809      	cmp	r0, #9
 8004458:	dc0b      	bgt.n	8004472 <__exponent+0x56>
 800445a:	3d02      	subs	r5, #2
 800445c:	3430      	adds	r4, #48	; 0x30
 800445e:	9b01      	ldr	r3, [sp, #4]
 8004460:	702c      	strb	r4, [r5, #0]
 8004462:	aa02      	add	r2, sp, #8
 8004464:	3207      	adds	r2, #7
 8004466:	0018      	movs	r0, r3
 8004468:	42aa      	cmp	r2, r5
 800446a:	d804      	bhi.n	8004476 <__exponent+0x5a>
 800446c:	1b80      	subs	r0, r0, r6
 800446e:	b005      	add	sp, #20
 8004470:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004472:	003d      	movs	r5, r7
 8004474:	e7e3      	b.n	800443e <__exponent+0x22>
 8004476:	782a      	ldrb	r2, [r5, #0]
 8004478:	3501      	adds	r5, #1
 800447a:	701a      	strb	r2, [r3, #0]
 800447c:	3301      	adds	r3, #1
 800447e:	e7f0      	b.n	8004462 <__exponent+0x46>
 8004480:	2330      	movs	r3, #48	; 0x30
 8004482:	18e4      	adds	r4, r4, r3
 8004484:	70b3      	strb	r3, [r6, #2]
 8004486:	1d30      	adds	r0, r6, #4
 8004488:	70f4      	strb	r4, [r6, #3]
 800448a:	e7ef      	b.n	800446c <__exponent+0x50>

0800448c <_printf_float>:
 800448c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800448e:	b095      	sub	sp, #84	; 0x54
 8004490:	000c      	movs	r4, r1
 8004492:	920a      	str	r2, [sp, #40]	; 0x28
 8004494:	930b      	str	r3, [sp, #44]	; 0x2c
 8004496:	9d1a      	ldr	r5, [sp, #104]	; 0x68
 8004498:	9009      	str	r0, [sp, #36]	; 0x24
 800449a:	f002 fe57 	bl	800714c <_localeconv_r>
 800449e:	6803      	ldr	r3, [r0, #0]
 80044a0:	0018      	movs	r0, r3
 80044a2:	930c      	str	r3, [sp, #48]	; 0x30
 80044a4:	f7fb fe30 	bl	8000108 <strlen>
 80044a8:	2300      	movs	r3, #0
 80044aa:	9312      	str	r3, [sp, #72]	; 0x48
 80044ac:	6823      	ldr	r3, [r4, #0]
 80044ae:	900e      	str	r0, [sp, #56]	; 0x38
 80044b0:	930d      	str	r3, [sp, #52]	; 0x34
 80044b2:	990d      	ldr	r1, [sp, #52]	; 0x34
 80044b4:	7e27      	ldrb	r7, [r4, #24]
 80044b6:	682b      	ldr	r3, [r5, #0]
 80044b8:	2207      	movs	r2, #7
 80044ba:	05c9      	lsls	r1, r1, #23
 80044bc:	d545      	bpl.n	800454a <_printf_float+0xbe>
 80044be:	189b      	adds	r3, r3, r2
 80044c0:	4393      	bics	r3, r2
 80044c2:	001a      	movs	r2, r3
 80044c4:	3208      	adds	r2, #8
 80044c6:	602a      	str	r2, [r5, #0]
 80044c8:	681a      	ldr	r2, [r3, #0]
 80044ca:	685b      	ldr	r3, [r3, #4]
 80044cc:	64a2      	str	r2, [r4, #72]	; 0x48
 80044ce:	64e3      	str	r3, [r4, #76]	; 0x4c
 80044d0:	2201      	movs	r2, #1
 80044d2:	6ce5      	ldr	r5, [r4, #76]	; 0x4c
 80044d4:	6ca6      	ldr	r6, [r4, #72]	; 0x48
 80044d6:	006b      	lsls	r3, r5, #1
 80044d8:	085b      	lsrs	r3, r3, #1
 80044da:	930f      	str	r3, [sp, #60]	; 0x3c
 80044dc:	4252      	negs	r2, r2
 80044de:	4bac      	ldr	r3, [pc, #688]	; (8004790 <_printf_float+0x304>)
 80044e0:	0030      	movs	r0, r6
 80044e2:	990f      	ldr	r1, [sp, #60]	; 0x3c
 80044e4:	f7fd fdf6 	bl	80020d4 <__aeabi_dcmpun>
 80044e8:	2800      	cmp	r0, #0
 80044ea:	d130      	bne.n	800454e <_printf_float+0xc2>
 80044ec:	2201      	movs	r2, #1
 80044ee:	4ba8      	ldr	r3, [pc, #672]	; (8004790 <_printf_float+0x304>)
 80044f0:	4252      	negs	r2, r2
 80044f2:	0030      	movs	r0, r6
 80044f4:	990f      	ldr	r1, [sp, #60]	; 0x3c
 80044f6:	f7fb ffaf 	bl	8000458 <__aeabi_dcmple>
 80044fa:	2800      	cmp	r0, #0
 80044fc:	d127      	bne.n	800454e <_printf_float+0xc2>
 80044fe:	2200      	movs	r2, #0
 8004500:	2300      	movs	r3, #0
 8004502:	0030      	movs	r0, r6
 8004504:	0029      	movs	r1, r5
 8004506:	f7fb ff9d 	bl	8000444 <__aeabi_dcmplt>
 800450a:	2800      	cmp	r0, #0
 800450c:	d003      	beq.n	8004516 <_printf_float+0x8a>
 800450e:	0023      	movs	r3, r4
 8004510:	222d      	movs	r2, #45	; 0x2d
 8004512:	3343      	adds	r3, #67	; 0x43
 8004514:	701a      	strb	r2, [r3, #0]
 8004516:	4d9f      	ldr	r5, [pc, #636]	; (8004794 <_printf_float+0x308>)
 8004518:	2f47      	cmp	r7, #71	; 0x47
 800451a:	d800      	bhi.n	800451e <_printf_float+0x92>
 800451c:	4d9e      	ldr	r5, [pc, #632]	; (8004798 <_printf_float+0x30c>)
 800451e:	2303      	movs	r3, #3
 8004520:	2600      	movs	r6, #0
 8004522:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8004524:	6123      	str	r3, [r4, #16]
 8004526:	3301      	adds	r3, #1
 8004528:	439a      	bics	r2, r3
 800452a:	6022      	str	r2, [r4, #0]
 800452c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800452e:	aa13      	add	r2, sp, #76	; 0x4c
 8004530:	9300      	str	r3, [sp, #0]
 8004532:	0021      	movs	r1, r4
 8004534:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004536:	9809      	ldr	r0, [sp, #36]	; 0x24
 8004538:	f000 f9f4 	bl	8004924 <_printf_common>
 800453c:	1c43      	adds	r3, r0, #1
 800453e:	d000      	beq.n	8004542 <_printf_float+0xb6>
 8004540:	e093      	b.n	800466a <_printf_float+0x1de>
 8004542:	2001      	movs	r0, #1
 8004544:	4240      	negs	r0, r0
 8004546:	b015      	add	sp, #84	; 0x54
 8004548:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800454a:	3307      	adds	r3, #7
 800454c:	e7b8      	b.n	80044c0 <_printf_float+0x34>
 800454e:	0032      	movs	r2, r6
 8004550:	002b      	movs	r3, r5
 8004552:	0030      	movs	r0, r6
 8004554:	0029      	movs	r1, r5
 8004556:	f7fd fdbd 	bl	80020d4 <__aeabi_dcmpun>
 800455a:	2800      	cmp	r0, #0
 800455c:	d004      	beq.n	8004568 <_printf_float+0xdc>
 800455e:	4d8f      	ldr	r5, [pc, #572]	; (800479c <_printf_float+0x310>)
 8004560:	2f47      	cmp	r7, #71	; 0x47
 8004562:	d8dc      	bhi.n	800451e <_printf_float+0x92>
 8004564:	4d8e      	ldr	r5, [pc, #568]	; (80047a0 <_printf_float+0x314>)
 8004566:	e7da      	b.n	800451e <_printf_float+0x92>
 8004568:	2380      	movs	r3, #128	; 0x80
 800456a:	990d      	ldr	r1, [sp, #52]	; 0x34
 800456c:	6862      	ldr	r2, [r4, #4]
 800456e:	00db      	lsls	r3, r3, #3
 8004570:	430b      	orrs	r3, r1
 8004572:	1c51      	adds	r1, r2, #1
 8004574:	d143      	bne.n	80045fe <_printf_float+0x172>
 8004576:	3207      	adds	r2, #7
 8004578:	6062      	str	r2, [r4, #4]
 800457a:	aa12      	add	r2, sp, #72	; 0x48
 800457c:	2100      	movs	r1, #0
 800457e:	9205      	str	r2, [sp, #20]
 8004580:	aa11      	add	r2, sp, #68	; 0x44
 8004582:	9203      	str	r2, [sp, #12]
 8004584:	2223      	movs	r2, #35	; 0x23
 8004586:	6023      	str	r3, [r4, #0]
 8004588:	9106      	str	r1, [sp, #24]
 800458a:	9301      	str	r3, [sp, #4]
 800458c:	a908      	add	r1, sp, #32
 800458e:	6863      	ldr	r3, [r4, #4]
 8004590:	1852      	adds	r2, r2, r1
 8004592:	9202      	str	r2, [sp, #8]
 8004594:	9300      	str	r3, [sp, #0]
 8004596:	0032      	movs	r2, r6
 8004598:	002b      	movs	r3, r5
 800459a:	9704      	str	r7, [sp, #16]
 800459c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800459e:	f7ff fed9 	bl	8004354 <__cvt>
 80045a2:	2320      	movs	r3, #32
 80045a4:	003a      	movs	r2, r7
 80045a6:	0005      	movs	r5, r0
 80045a8:	439a      	bics	r2, r3
 80045aa:	2a47      	cmp	r2, #71	; 0x47
 80045ac:	d107      	bne.n	80045be <_printf_float+0x132>
 80045ae:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80045b0:	1cda      	adds	r2, r3, #3
 80045b2:	db02      	blt.n	80045ba <_printf_float+0x12e>
 80045b4:	6862      	ldr	r2, [r4, #4]
 80045b6:	4293      	cmp	r3, r2
 80045b8:	dd45      	ble.n	8004646 <_printf_float+0x1ba>
 80045ba:	3f02      	subs	r7, #2
 80045bc:	b2ff      	uxtb	r7, r7
 80045be:	9911      	ldr	r1, [sp, #68]	; 0x44
 80045c0:	2f65      	cmp	r7, #101	; 0x65
 80045c2:	d825      	bhi.n	8004610 <_printf_float+0x184>
 80045c4:	0020      	movs	r0, r4
 80045c6:	3901      	subs	r1, #1
 80045c8:	003a      	movs	r2, r7
 80045ca:	3050      	adds	r0, #80	; 0x50
 80045cc:	9111      	str	r1, [sp, #68]	; 0x44
 80045ce:	f7ff ff25 	bl	800441c <__exponent>
 80045d2:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80045d4:	0006      	movs	r6, r0
 80045d6:	1813      	adds	r3, r2, r0
 80045d8:	6123      	str	r3, [r4, #16]
 80045da:	2a01      	cmp	r2, #1
 80045dc:	dc02      	bgt.n	80045e4 <_printf_float+0x158>
 80045de:	6822      	ldr	r2, [r4, #0]
 80045e0:	07d2      	lsls	r2, r2, #31
 80045e2:	d501      	bpl.n	80045e8 <_printf_float+0x15c>
 80045e4:	3301      	adds	r3, #1
 80045e6:	6123      	str	r3, [r4, #16]
 80045e8:	2323      	movs	r3, #35	; 0x23
 80045ea:	aa08      	add	r2, sp, #32
 80045ec:	189b      	adds	r3, r3, r2
 80045ee:	781b      	ldrb	r3, [r3, #0]
 80045f0:	2b00      	cmp	r3, #0
 80045f2:	d09b      	beq.n	800452c <_printf_float+0xa0>
 80045f4:	0023      	movs	r3, r4
 80045f6:	222d      	movs	r2, #45	; 0x2d
 80045f8:	3343      	adds	r3, #67	; 0x43
 80045fa:	701a      	strb	r2, [r3, #0]
 80045fc:	e796      	b.n	800452c <_printf_float+0xa0>
 80045fe:	2f67      	cmp	r7, #103	; 0x67
 8004600:	d100      	bne.n	8004604 <_printf_float+0x178>
 8004602:	e176      	b.n	80048f2 <_printf_float+0x466>
 8004604:	2f47      	cmp	r7, #71	; 0x47
 8004606:	d1b8      	bne.n	800457a <_printf_float+0xee>
 8004608:	2a00      	cmp	r2, #0
 800460a:	d1b6      	bne.n	800457a <_printf_float+0xee>
 800460c:	2201      	movs	r2, #1
 800460e:	e7b3      	b.n	8004578 <_printf_float+0xec>
 8004610:	2f66      	cmp	r7, #102	; 0x66
 8004612:	d119      	bne.n	8004648 <_printf_float+0x1bc>
 8004614:	6863      	ldr	r3, [r4, #4]
 8004616:	2900      	cmp	r1, #0
 8004618:	dd0c      	ble.n	8004634 <_printf_float+0x1a8>
 800461a:	6121      	str	r1, [r4, #16]
 800461c:	2b00      	cmp	r3, #0
 800461e:	d102      	bne.n	8004626 <_printf_float+0x19a>
 8004620:	6822      	ldr	r2, [r4, #0]
 8004622:	07d2      	lsls	r2, r2, #31
 8004624:	d502      	bpl.n	800462c <_printf_float+0x1a0>
 8004626:	3301      	adds	r3, #1
 8004628:	185b      	adds	r3, r3, r1
 800462a:	6123      	str	r3, [r4, #16]
 800462c:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800462e:	2600      	movs	r6, #0
 8004630:	65a3      	str	r3, [r4, #88]	; 0x58
 8004632:	e7d9      	b.n	80045e8 <_printf_float+0x15c>
 8004634:	2b00      	cmp	r3, #0
 8004636:	d103      	bne.n	8004640 <_printf_float+0x1b4>
 8004638:	2201      	movs	r2, #1
 800463a:	6821      	ldr	r1, [r4, #0]
 800463c:	4211      	tst	r1, r2
 800463e:	d000      	beq.n	8004642 <_printf_float+0x1b6>
 8004640:	1c9a      	adds	r2, r3, #2
 8004642:	6122      	str	r2, [r4, #16]
 8004644:	e7f2      	b.n	800462c <_printf_float+0x1a0>
 8004646:	2767      	movs	r7, #103	; 0x67
 8004648:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800464a:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800464c:	4293      	cmp	r3, r2
 800464e:	db05      	blt.n	800465c <_printf_float+0x1d0>
 8004650:	6822      	ldr	r2, [r4, #0]
 8004652:	6123      	str	r3, [r4, #16]
 8004654:	07d2      	lsls	r2, r2, #31
 8004656:	d5e9      	bpl.n	800462c <_printf_float+0x1a0>
 8004658:	3301      	adds	r3, #1
 800465a:	e7e6      	b.n	800462a <_printf_float+0x19e>
 800465c:	2101      	movs	r1, #1
 800465e:	2b00      	cmp	r3, #0
 8004660:	dc01      	bgt.n	8004666 <_printf_float+0x1da>
 8004662:	1849      	adds	r1, r1, r1
 8004664:	1ac9      	subs	r1, r1, r3
 8004666:	1852      	adds	r2, r2, r1
 8004668:	e7eb      	b.n	8004642 <_printf_float+0x1b6>
 800466a:	6822      	ldr	r2, [r4, #0]
 800466c:	0553      	lsls	r3, r2, #21
 800466e:	d408      	bmi.n	8004682 <_printf_float+0x1f6>
 8004670:	6923      	ldr	r3, [r4, #16]
 8004672:	002a      	movs	r2, r5
 8004674:	990a      	ldr	r1, [sp, #40]	; 0x28
 8004676:	9809      	ldr	r0, [sp, #36]	; 0x24
 8004678:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 800467a:	47a8      	blx	r5
 800467c:	1c43      	adds	r3, r0, #1
 800467e:	d129      	bne.n	80046d4 <_printf_float+0x248>
 8004680:	e75f      	b.n	8004542 <_printf_float+0xb6>
 8004682:	2f65      	cmp	r7, #101	; 0x65
 8004684:	d800      	bhi.n	8004688 <_printf_float+0x1fc>
 8004686:	e0e0      	b.n	800484a <_printf_float+0x3be>
 8004688:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 800468a:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 800468c:	2200      	movs	r2, #0
 800468e:	2300      	movs	r3, #0
 8004690:	f7fb fed2 	bl	8000438 <__aeabi_dcmpeq>
 8004694:	2800      	cmp	r0, #0
 8004696:	d034      	beq.n	8004702 <_printf_float+0x276>
 8004698:	2301      	movs	r3, #1
 800469a:	4a42      	ldr	r2, [pc, #264]	; (80047a4 <_printf_float+0x318>)
 800469c:	990a      	ldr	r1, [sp, #40]	; 0x28
 800469e:	9809      	ldr	r0, [sp, #36]	; 0x24
 80046a0:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 80046a2:	47a8      	blx	r5
 80046a4:	1c43      	adds	r3, r0, #1
 80046a6:	d100      	bne.n	80046aa <_printf_float+0x21e>
 80046a8:	e74b      	b.n	8004542 <_printf_float+0xb6>
 80046aa:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80046ac:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80046ae:	4293      	cmp	r3, r2
 80046b0:	db02      	blt.n	80046b8 <_printf_float+0x22c>
 80046b2:	6823      	ldr	r3, [r4, #0]
 80046b4:	07db      	lsls	r3, r3, #31
 80046b6:	d50d      	bpl.n	80046d4 <_printf_float+0x248>
 80046b8:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 80046ba:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80046bc:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80046be:	990a      	ldr	r1, [sp, #40]	; 0x28
 80046c0:	9809      	ldr	r0, [sp, #36]	; 0x24
 80046c2:	47a8      	blx	r5
 80046c4:	2500      	movs	r5, #0
 80046c6:	1c43      	adds	r3, r0, #1
 80046c8:	d100      	bne.n	80046cc <_printf_float+0x240>
 80046ca:	e73a      	b.n	8004542 <_printf_float+0xb6>
 80046cc:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80046ce:	3b01      	subs	r3, #1
 80046d0:	42ab      	cmp	r3, r5
 80046d2:	dc0a      	bgt.n	80046ea <_printf_float+0x25e>
 80046d4:	6823      	ldr	r3, [r4, #0]
 80046d6:	079b      	lsls	r3, r3, #30
 80046d8:	d500      	bpl.n	80046dc <_printf_float+0x250>
 80046da:	e108      	b.n	80048ee <_printf_float+0x462>
 80046dc:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80046de:	68e0      	ldr	r0, [r4, #12]
 80046e0:	4298      	cmp	r0, r3
 80046e2:	db00      	blt.n	80046e6 <_printf_float+0x25a>
 80046e4:	e72f      	b.n	8004546 <_printf_float+0xba>
 80046e6:	0018      	movs	r0, r3
 80046e8:	e72d      	b.n	8004546 <_printf_float+0xba>
 80046ea:	0022      	movs	r2, r4
 80046ec:	2301      	movs	r3, #1
 80046ee:	321a      	adds	r2, #26
 80046f0:	990a      	ldr	r1, [sp, #40]	; 0x28
 80046f2:	9809      	ldr	r0, [sp, #36]	; 0x24
 80046f4:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 80046f6:	47b0      	blx	r6
 80046f8:	1c43      	adds	r3, r0, #1
 80046fa:	d100      	bne.n	80046fe <_printf_float+0x272>
 80046fc:	e721      	b.n	8004542 <_printf_float+0xb6>
 80046fe:	3501      	adds	r5, #1
 8004700:	e7e4      	b.n	80046cc <_printf_float+0x240>
 8004702:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8004704:	2b00      	cmp	r3, #0
 8004706:	dc2d      	bgt.n	8004764 <_printf_float+0x2d8>
 8004708:	2301      	movs	r3, #1
 800470a:	4a26      	ldr	r2, [pc, #152]	; (80047a4 <_printf_float+0x318>)
 800470c:	990a      	ldr	r1, [sp, #40]	; 0x28
 800470e:	9809      	ldr	r0, [sp, #36]	; 0x24
 8004710:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 8004712:	47b0      	blx	r6
 8004714:	1c43      	adds	r3, r0, #1
 8004716:	d100      	bne.n	800471a <_printf_float+0x28e>
 8004718:	e713      	b.n	8004542 <_printf_float+0xb6>
 800471a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800471c:	2b00      	cmp	r3, #0
 800471e:	d105      	bne.n	800472c <_printf_float+0x2a0>
 8004720:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8004722:	2b00      	cmp	r3, #0
 8004724:	d102      	bne.n	800472c <_printf_float+0x2a0>
 8004726:	6823      	ldr	r3, [r4, #0]
 8004728:	07db      	lsls	r3, r3, #31
 800472a:	d5d3      	bpl.n	80046d4 <_printf_float+0x248>
 800472c:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 800472e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004730:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8004732:	990a      	ldr	r1, [sp, #40]	; 0x28
 8004734:	9809      	ldr	r0, [sp, #36]	; 0x24
 8004736:	47b0      	blx	r6
 8004738:	2600      	movs	r6, #0
 800473a:	1c43      	adds	r3, r0, #1
 800473c:	d100      	bne.n	8004740 <_printf_float+0x2b4>
 800473e:	e700      	b.n	8004542 <_printf_float+0xb6>
 8004740:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8004742:	425b      	negs	r3, r3
 8004744:	42b3      	cmp	r3, r6
 8004746:	dc01      	bgt.n	800474c <_printf_float+0x2c0>
 8004748:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800474a:	e792      	b.n	8004672 <_printf_float+0x1e6>
 800474c:	0022      	movs	r2, r4
 800474e:	2301      	movs	r3, #1
 8004750:	321a      	adds	r2, #26
 8004752:	990a      	ldr	r1, [sp, #40]	; 0x28
 8004754:	9809      	ldr	r0, [sp, #36]	; 0x24
 8004756:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
 8004758:	47b8      	blx	r7
 800475a:	1c43      	adds	r3, r0, #1
 800475c:	d100      	bne.n	8004760 <_printf_float+0x2d4>
 800475e:	e6f0      	b.n	8004542 <_printf_float+0xb6>
 8004760:	3601      	adds	r6, #1
 8004762:	e7ed      	b.n	8004740 <_printf_float+0x2b4>
 8004764:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004766:	9f12      	ldr	r7, [sp, #72]	; 0x48
 8004768:	429f      	cmp	r7, r3
 800476a:	dd00      	ble.n	800476e <_printf_float+0x2e2>
 800476c:	001f      	movs	r7, r3
 800476e:	2f00      	cmp	r7, #0
 8004770:	dd08      	ble.n	8004784 <_printf_float+0x2f8>
 8004772:	003b      	movs	r3, r7
 8004774:	002a      	movs	r2, r5
 8004776:	990a      	ldr	r1, [sp, #40]	; 0x28
 8004778:	9809      	ldr	r0, [sp, #36]	; 0x24
 800477a:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 800477c:	47b0      	blx	r6
 800477e:	1c43      	adds	r3, r0, #1
 8004780:	d100      	bne.n	8004784 <_printf_float+0x2f8>
 8004782:	e6de      	b.n	8004542 <_printf_float+0xb6>
 8004784:	2300      	movs	r3, #0
 8004786:	930d      	str	r3, [sp, #52]	; 0x34
 8004788:	43fb      	mvns	r3, r7
 800478a:	17db      	asrs	r3, r3, #31
 800478c:	930f      	str	r3, [sp, #60]	; 0x3c
 800478e:	e018      	b.n	80047c2 <_printf_float+0x336>
 8004790:	7fefffff 	.word	0x7fefffff
 8004794:	08008061 	.word	0x08008061
 8004798:	0800805d 	.word	0x0800805d
 800479c:	08008069 	.word	0x08008069
 80047a0:	08008065 	.word	0x08008065
 80047a4:	0800806d 	.word	0x0800806d
 80047a8:	0022      	movs	r2, r4
 80047aa:	2301      	movs	r3, #1
 80047ac:	321a      	adds	r2, #26
 80047ae:	990a      	ldr	r1, [sp, #40]	; 0x28
 80047b0:	9809      	ldr	r0, [sp, #36]	; 0x24
 80047b2:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 80047b4:	47b0      	blx	r6
 80047b6:	1c43      	adds	r3, r0, #1
 80047b8:	d100      	bne.n	80047bc <_printf_float+0x330>
 80047ba:	e6c2      	b.n	8004542 <_printf_float+0xb6>
 80047bc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80047be:	3301      	adds	r3, #1
 80047c0:	930d      	str	r3, [sp, #52]	; 0x34
 80047c2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80047c4:	6da6      	ldr	r6, [r4, #88]	; 0x58
 80047c6:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80047c8:	403b      	ands	r3, r7
 80047ca:	1af3      	subs	r3, r6, r3
 80047cc:	4293      	cmp	r3, r2
 80047ce:	dceb      	bgt.n	80047a8 <_printf_float+0x31c>
 80047d0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80047d2:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80047d4:	19ad      	adds	r5, r5, r6
 80047d6:	4293      	cmp	r3, r2
 80047d8:	db10      	blt.n	80047fc <_printf_float+0x370>
 80047da:	6823      	ldr	r3, [r4, #0]
 80047dc:	07db      	lsls	r3, r3, #31
 80047de:	d40d      	bmi.n	80047fc <_printf_float+0x370>
 80047e0:	9f12      	ldr	r7, [sp, #72]	; 0x48
 80047e2:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80047e4:	1bbe      	subs	r6, r7, r6
 80047e6:	1aff      	subs	r7, r7, r3
 80047e8:	42b7      	cmp	r7, r6
 80047ea:	dd00      	ble.n	80047ee <_printf_float+0x362>
 80047ec:	0037      	movs	r7, r6
 80047ee:	2f00      	cmp	r7, #0
 80047f0:	dc0d      	bgt.n	800480e <_printf_float+0x382>
 80047f2:	43fe      	mvns	r6, r7
 80047f4:	17f3      	asrs	r3, r6, #31
 80047f6:	2500      	movs	r5, #0
 80047f8:	930c      	str	r3, [sp, #48]	; 0x30
 80047fa:	e01c      	b.n	8004836 <_printf_float+0x3aa>
 80047fc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80047fe:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8004800:	990a      	ldr	r1, [sp, #40]	; 0x28
 8004802:	9809      	ldr	r0, [sp, #36]	; 0x24
 8004804:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
 8004806:	47b8      	blx	r7
 8004808:	1c43      	adds	r3, r0, #1
 800480a:	d1e9      	bne.n	80047e0 <_printf_float+0x354>
 800480c:	e699      	b.n	8004542 <_printf_float+0xb6>
 800480e:	003b      	movs	r3, r7
 8004810:	002a      	movs	r2, r5
 8004812:	990a      	ldr	r1, [sp, #40]	; 0x28
 8004814:	9809      	ldr	r0, [sp, #36]	; 0x24
 8004816:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 8004818:	47a8      	blx	r5
 800481a:	1c43      	adds	r3, r0, #1
 800481c:	d1e9      	bne.n	80047f2 <_printf_float+0x366>
 800481e:	e690      	b.n	8004542 <_printf_float+0xb6>
 8004820:	0022      	movs	r2, r4
 8004822:	2301      	movs	r3, #1
 8004824:	321a      	adds	r2, #26
 8004826:	990a      	ldr	r1, [sp, #40]	; 0x28
 8004828:	9809      	ldr	r0, [sp, #36]	; 0x24
 800482a:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 800482c:	47b0      	blx	r6
 800482e:	1c43      	adds	r3, r0, #1
 8004830:	d100      	bne.n	8004834 <_printf_float+0x3a8>
 8004832:	e686      	b.n	8004542 <_printf_float+0xb6>
 8004834:	3501      	adds	r5, #1
 8004836:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8004838:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800483a:	990c      	ldr	r1, [sp, #48]	; 0x30
 800483c:	1a9b      	subs	r3, r3, r2
 800483e:	003a      	movs	r2, r7
 8004840:	400a      	ands	r2, r1
 8004842:	1a9b      	subs	r3, r3, r2
 8004844:	42ab      	cmp	r3, r5
 8004846:	dceb      	bgt.n	8004820 <_printf_float+0x394>
 8004848:	e744      	b.n	80046d4 <_printf_float+0x248>
 800484a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800484c:	2b01      	cmp	r3, #1
 800484e:	dc02      	bgt.n	8004856 <_printf_float+0x3ca>
 8004850:	2301      	movs	r3, #1
 8004852:	421a      	tst	r2, r3
 8004854:	d032      	beq.n	80048bc <_printf_float+0x430>
 8004856:	2301      	movs	r3, #1
 8004858:	002a      	movs	r2, r5
 800485a:	990a      	ldr	r1, [sp, #40]	; 0x28
 800485c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800485e:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
 8004860:	47b8      	blx	r7
 8004862:	1c43      	adds	r3, r0, #1
 8004864:	d100      	bne.n	8004868 <_printf_float+0x3dc>
 8004866:	e66c      	b.n	8004542 <_printf_float+0xb6>
 8004868:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800486a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800486c:	990a      	ldr	r1, [sp, #40]	; 0x28
 800486e:	9809      	ldr	r0, [sp, #36]	; 0x24
 8004870:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
 8004872:	3501      	adds	r5, #1
 8004874:	47b8      	blx	r7
 8004876:	1c43      	adds	r3, r0, #1
 8004878:	d100      	bne.n	800487c <_printf_float+0x3f0>
 800487a:	e662      	b.n	8004542 <_printf_float+0xb6>
 800487c:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 800487e:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 8004880:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8004882:	2200      	movs	r2, #0
 8004884:	1e5f      	subs	r7, r3, #1
 8004886:	2300      	movs	r3, #0
 8004888:	f7fb fdd6 	bl	8000438 <__aeabi_dcmpeq>
 800488c:	003b      	movs	r3, r7
 800488e:	2800      	cmp	r0, #0
 8004890:	d014      	beq.n	80048bc <_printf_float+0x430>
 8004892:	2500      	movs	r5, #0
 8004894:	e00a      	b.n	80048ac <_printf_float+0x420>
 8004896:	0022      	movs	r2, r4
 8004898:	2301      	movs	r3, #1
 800489a:	321a      	adds	r2, #26
 800489c:	990a      	ldr	r1, [sp, #40]	; 0x28
 800489e:	9809      	ldr	r0, [sp, #36]	; 0x24
 80048a0:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
 80048a2:	47b8      	blx	r7
 80048a4:	1c43      	adds	r3, r0, #1
 80048a6:	d100      	bne.n	80048aa <_printf_float+0x41e>
 80048a8:	e64b      	b.n	8004542 <_printf_float+0xb6>
 80048aa:	3501      	adds	r5, #1
 80048ac:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80048ae:	3b01      	subs	r3, #1
 80048b0:	42ab      	cmp	r3, r5
 80048b2:	dcf0      	bgt.n	8004896 <_printf_float+0x40a>
 80048b4:	0022      	movs	r2, r4
 80048b6:	0033      	movs	r3, r6
 80048b8:	3250      	adds	r2, #80	; 0x50
 80048ba:	e6db      	b.n	8004674 <_printf_float+0x1e8>
 80048bc:	002a      	movs	r2, r5
 80048be:	990a      	ldr	r1, [sp, #40]	; 0x28
 80048c0:	9809      	ldr	r0, [sp, #36]	; 0x24
 80048c2:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 80048c4:	47a8      	blx	r5
 80048c6:	1c43      	adds	r3, r0, #1
 80048c8:	d1f4      	bne.n	80048b4 <_printf_float+0x428>
 80048ca:	e63a      	b.n	8004542 <_printf_float+0xb6>
 80048cc:	0022      	movs	r2, r4
 80048ce:	2301      	movs	r3, #1
 80048d0:	3219      	adds	r2, #25
 80048d2:	990a      	ldr	r1, [sp, #40]	; 0x28
 80048d4:	9809      	ldr	r0, [sp, #36]	; 0x24
 80048d6:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 80048d8:	47b0      	blx	r6
 80048da:	1c43      	adds	r3, r0, #1
 80048dc:	d100      	bne.n	80048e0 <_printf_float+0x454>
 80048de:	e630      	b.n	8004542 <_printf_float+0xb6>
 80048e0:	3501      	adds	r5, #1
 80048e2:	68e3      	ldr	r3, [r4, #12]
 80048e4:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80048e6:	1a9b      	subs	r3, r3, r2
 80048e8:	42ab      	cmp	r3, r5
 80048ea:	dcef      	bgt.n	80048cc <_printf_float+0x440>
 80048ec:	e6f6      	b.n	80046dc <_printf_float+0x250>
 80048ee:	2500      	movs	r5, #0
 80048f0:	e7f7      	b.n	80048e2 <_printf_float+0x456>
 80048f2:	2a00      	cmp	r2, #0
 80048f4:	d100      	bne.n	80048f8 <_printf_float+0x46c>
 80048f6:	e689      	b.n	800460c <_printf_float+0x180>
 80048f8:	2100      	movs	r1, #0
 80048fa:	9106      	str	r1, [sp, #24]
 80048fc:	a912      	add	r1, sp, #72	; 0x48
 80048fe:	9105      	str	r1, [sp, #20]
 8004900:	a911      	add	r1, sp, #68	; 0x44
 8004902:	9103      	str	r1, [sp, #12]
 8004904:	2123      	movs	r1, #35	; 0x23
 8004906:	a808      	add	r0, sp, #32
 8004908:	1809      	adds	r1, r1, r0
 800490a:	6023      	str	r3, [r4, #0]
 800490c:	9301      	str	r3, [sp, #4]
 800490e:	9200      	str	r2, [sp, #0]
 8004910:	002b      	movs	r3, r5
 8004912:	9704      	str	r7, [sp, #16]
 8004914:	9102      	str	r1, [sp, #8]
 8004916:	0032      	movs	r2, r6
 8004918:	9809      	ldr	r0, [sp, #36]	; 0x24
 800491a:	f7ff fd1b 	bl	8004354 <__cvt>
 800491e:	0005      	movs	r5, r0
 8004920:	e645      	b.n	80045ae <_printf_float+0x122>
 8004922:	46c0      	nop			; (mov r8, r8)

08004924 <_printf_common>:
 8004924:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004926:	0015      	movs	r5, r2
 8004928:	9301      	str	r3, [sp, #4]
 800492a:	688a      	ldr	r2, [r1, #8]
 800492c:	690b      	ldr	r3, [r1, #16]
 800492e:	9000      	str	r0, [sp, #0]
 8004930:	000c      	movs	r4, r1
 8004932:	4293      	cmp	r3, r2
 8004934:	da00      	bge.n	8004938 <_printf_common+0x14>
 8004936:	0013      	movs	r3, r2
 8004938:	0022      	movs	r2, r4
 800493a:	602b      	str	r3, [r5, #0]
 800493c:	3243      	adds	r2, #67	; 0x43
 800493e:	7812      	ldrb	r2, [r2, #0]
 8004940:	2a00      	cmp	r2, #0
 8004942:	d001      	beq.n	8004948 <_printf_common+0x24>
 8004944:	3301      	adds	r3, #1
 8004946:	602b      	str	r3, [r5, #0]
 8004948:	6823      	ldr	r3, [r4, #0]
 800494a:	069b      	lsls	r3, r3, #26
 800494c:	d502      	bpl.n	8004954 <_printf_common+0x30>
 800494e:	682b      	ldr	r3, [r5, #0]
 8004950:	3302      	adds	r3, #2
 8004952:	602b      	str	r3, [r5, #0]
 8004954:	2706      	movs	r7, #6
 8004956:	6823      	ldr	r3, [r4, #0]
 8004958:	401f      	ands	r7, r3
 800495a:	d027      	beq.n	80049ac <_printf_common+0x88>
 800495c:	0023      	movs	r3, r4
 800495e:	3343      	adds	r3, #67	; 0x43
 8004960:	781b      	ldrb	r3, [r3, #0]
 8004962:	1e5a      	subs	r2, r3, #1
 8004964:	4193      	sbcs	r3, r2
 8004966:	6822      	ldr	r2, [r4, #0]
 8004968:	0692      	lsls	r2, r2, #26
 800496a:	d430      	bmi.n	80049ce <_printf_common+0xaa>
 800496c:	0022      	movs	r2, r4
 800496e:	9901      	ldr	r1, [sp, #4]
 8004970:	3243      	adds	r2, #67	; 0x43
 8004972:	9800      	ldr	r0, [sp, #0]
 8004974:	9e08      	ldr	r6, [sp, #32]
 8004976:	47b0      	blx	r6
 8004978:	1c43      	adds	r3, r0, #1
 800497a:	d025      	beq.n	80049c8 <_printf_common+0xa4>
 800497c:	2306      	movs	r3, #6
 800497e:	6820      	ldr	r0, [r4, #0]
 8004980:	682a      	ldr	r2, [r5, #0]
 8004982:	68e1      	ldr	r1, [r4, #12]
 8004984:	4003      	ands	r3, r0
 8004986:	2500      	movs	r5, #0
 8004988:	2b04      	cmp	r3, #4
 800498a:	d103      	bne.n	8004994 <_printf_common+0x70>
 800498c:	1a8d      	subs	r5, r1, r2
 800498e:	43eb      	mvns	r3, r5
 8004990:	17db      	asrs	r3, r3, #31
 8004992:	401d      	ands	r5, r3
 8004994:	68a3      	ldr	r3, [r4, #8]
 8004996:	6922      	ldr	r2, [r4, #16]
 8004998:	4293      	cmp	r3, r2
 800499a:	dd01      	ble.n	80049a0 <_printf_common+0x7c>
 800499c:	1a9b      	subs	r3, r3, r2
 800499e:	18ed      	adds	r5, r5, r3
 80049a0:	2700      	movs	r7, #0
 80049a2:	42bd      	cmp	r5, r7
 80049a4:	d120      	bne.n	80049e8 <_printf_common+0xc4>
 80049a6:	2000      	movs	r0, #0
 80049a8:	e010      	b.n	80049cc <_printf_common+0xa8>
 80049aa:	3701      	adds	r7, #1
 80049ac:	68e3      	ldr	r3, [r4, #12]
 80049ae:	682a      	ldr	r2, [r5, #0]
 80049b0:	1a9b      	subs	r3, r3, r2
 80049b2:	42bb      	cmp	r3, r7
 80049b4:	ddd2      	ble.n	800495c <_printf_common+0x38>
 80049b6:	0022      	movs	r2, r4
 80049b8:	2301      	movs	r3, #1
 80049ba:	3219      	adds	r2, #25
 80049bc:	9901      	ldr	r1, [sp, #4]
 80049be:	9800      	ldr	r0, [sp, #0]
 80049c0:	9e08      	ldr	r6, [sp, #32]
 80049c2:	47b0      	blx	r6
 80049c4:	1c43      	adds	r3, r0, #1
 80049c6:	d1f0      	bne.n	80049aa <_printf_common+0x86>
 80049c8:	2001      	movs	r0, #1
 80049ca:	4240      	negs	r0, r0
 80049cc:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80049ce:	2030      	movs	r0, #48	; 0x30
 80049d0:	18e1      	adds	r1, r4, r3
 80049d2:	3143      	adds	r1, #67	; 0x43
 80049d4:	7008      	strb	r0, [r1, #0]
 80049d6:	0021      	movs	r1, r4
 80049d8:	1c5a      	adds	r2, r3, #1
 80049da:	3145      	adds	r1, #69	; 0x45
 80049dc:	7809      	ldrb	r1, [r1, #0]
 80049de:	18a2      	adds	r2, r4, r2
 80049e0:	3243      	adds	r2, #67	; 0x43
 80049e2:	3302      	adds	r3, #2
 80049e4:	7011      	strb	r1, [r2, #0]
 80049e6:	e7c1      	b.n	800496c <_printf_common+0x48>
 80049e8:	0022      	movs	r2, r4
 80049ea:	2301      	movs	r3, #1
 80049ec:	321a      	adds	r2, #26
 80049ee:	9901      	ldr	r1, [sp, #4]
 80049f0:	9800      	ldr	r0, [sp, #0]
 80049f2:	9e08      	ldr	r6, [sp, #32]
 80049f4:	47b0      	blx	r6
 80049f6:	1c43      	adds	r3, r0, #1
 80049f8:	d0e6      	beq.n	80049c8 <_printf_common+0xa4>
 80049fa:	3701      	adds	r7, #1
 80049fc:	e7d1      	b.n	80049a2 <_printf_common+0x7e>
	...

08004a00 <_printf_i>:
 8004a00:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004a02:	b089      	sub	sp, #36	; 0x24
 8004a04:	9204      	str	r2, [sp, #16]
 8004a06:	000a      	movs	r2, r1
 8004a08:	3243      	adds	r2, #67	; 0x43
 8004a0a:	9305      	str	r3, [sp, #20]
 8004a0c:	9003      	str	r0, [sp, #12]
 8004a0e:	9202      	str	r2, [sp, #8]
 8004a10:	7e0a      	ldrb	r2, [r1, #24]
 8004a12:	000c      	movs	r4, r1
 8004a14:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004a16:	2a6e      	cmp	r2, #110	; 0x6e
 8004a18:	d100      	bne.n	8004a1c <_printf_i+0x1c>
 8004a1a:	e086      	b.n	8004b2a <_printf_i+0x12a>
 8004a1c:	d81f      	bhi.n	8004a5e <_printf_i+0x5e>
 8004a1e:	2a63      	cmp	r2, #99	; 0x63
 8004a20:	d033      	beq.n	8004a8a <_printf_i+0x8a>
 8004a22:	d808      	bhi.n	8004a36 <_printf_i+0x36>
 8004a24:	2a00      	cmp	r2, #0
 8004a26:	d100      	bne.n	8004a2a <_printf_i+0x2a>
 8004a28:	e08c      	b.n	8004b44 <_printf_i+0x144>
 8004a2a:	2a58      	cmp	r2, #88	; 0x58
 8004a2c:	d04d      	beq.n	8004aca <_printf_i+0xca>
 8004a2e:	0025      	movs	r5, r4
 8004a30:	3542      	adds	r5, #66	; 0x42
 8004a32:	702a      	strb	r2, [r5, #0]
 8004a34:	e030      	b.n	8004a98 <_printf_i+0x98>
 8004a36:	2a64      	cmp	r2, #100	; 0x64
 8004a38:	d001      	beq.n	8004a3e <_printf_i+0x3e>
 8004a3a:	2a69      	cmp	r2, #105	; 0x69
 8004a3c:	d1f7      	bne.n	8004a2e <_printf_i+0x2e>
 8004a3e:	6819      	ldr	r1, [r3, #0]
 8004a40:	6825      	ldr	r5, [r4, #0]
 8004a42:	1d0a      	adds	r2, r1, #4
 8004a44:	0628      	lsls	r0, r5, #24
 8004a46:	d529      	bpl.n	8004a9c <_printf_i+0x9c>
 8004a48:	6808      	ldr	r0, [r1, #0]
 8004a4a:	601a      	str	r2, [r3, #0]
 8004a4c:	2800      	cmp	r0, #0
 8004a4e:	da03      	bge.n	8004a58 <_printf_i+0x58>
 8004a50:	232d      	movs	r3, #45	; 0x2d
 8004a52:	9a02      	ldr	r2, [sp, #8]
 8004a54:	4240      	negs	r0, r0
 8004a56:	7013      	strb	r3, [r2, #0]
 8004a58:	4e6b      	ldr	r6, [pc, #428]	; (8004c08 <_printf_i+0x208>)
 8004a5a:	270a      	movs	r7, #10
 8004a5c:	e04f      	b.n	8004afe <_printf_i+0xfe>
 8004a5e:	2a73      	cmp	r2, #115	; 0x73
 8004a60:	d074      	beq.n	8004b4c <_printf_i+0x14c>
 8004a62:	d808      	bhi.n	8004a76 <_printf_i+0x76>
 8004a64:	2a6f      	cmp	r2, #111	; 0x6f
 8004a66:	d01f      	beq.n	8004aa8 <_printf_i+0xa8>
 8004a68:	2a70      	cmp	r2, #112	; 0x70
 8004a6a:	d1e0      	bne.n	8004a2e <_printf_i+0x2e>
 8004a6c:	2220      	movs	r2, #32
 8004a6e:	6809      	ldr	r1, [r1, #0]
 8004a70:	430a      	orrs	r2, r1
 8004a72:	6022      	str	r2, [r4, #0]
 8004a74:	e003      	b.n	8004a7e <_printf_i+0x7e>
 8004a76:	2a75      	cmp	r2, #117	; 0x75
 8004a78:	d016      	beq.n	8004aa8 <_printf_i+0xa8>
 8004a7a:	2a78      	cmp	r2, #120	; 0x78
 8004a7c:	d1d7      	bne.n	8004a2e <_printf_i+0x2e>
 8004a7e:	0022      	movs	r2, r4
 8004a80:	2178      	movs	r1, #120	; 0x78
 8004a82:	3245      	adds	r2, #69	; 0x45
 8004a84:	7011      	strb	r1, [r2, #0]
 8004a86:	4e61      	ldr	r6, [pc, #388]	; (8004c0c <_printf_i+0x20c>)
 8004a88:	e022      	b.n	8004ad0 <_printf_i+0xd0>
 8004a8a:	0025      	movs	r5, r4
 8004a8c:	681a      	ldr	r2, [r3, #0]
 8004a8e:	3542      	adds	r5, #66	; 0x42
 8004a90:	1d11      	adds	r1, r2, #4
 8004a92:	6019      	str	r1, [r3, #0]
 8004a94:	6813      	ldr	r3, [r2, #0]
 8004a96:	702b      	strb	r3, [r5, #0]
 8004a98:	2301      	movs	r3, #1
 8004a9a:	e065      	b.n	8004b68 <_printf_i+0x168>
 8004a9c:	6808      	ldr	r0, [r1, #0]
 8004a9e:	601a      	str	r2, [r3, #0]
 8004aa0:	0669      	lsls	r1, r5, #25
 8004aa2:	d5d3      	bpl.n	8004a4c <_printf_i+0x4c>
 8004aa4:	b200      	sxth	r0, r0
 8004aa6:	e7d1      	b.n	8004a4c <_printf_i+0x4c>
 8004aa8:	6819      	ldr	r1, [r3, #0]
 8004aaa:	6825      	ldr	r5, [r4, #0]
 8004aac:	1d08      	adds	r0, r1, #4
 8004aae:	6018      	str	r0, [r3, #0]
 8004ab0:	6808      	ldr	r0, [r1, #0]
 8004ab2:	062e      	lsls	r6, r5, #24
 8004ab4:	d505      	bpl.n	8004ac2 <_printf_i+0xc2>
 8004ab6:	4e54      	ldr	r6, [pc, #336]	; (8004c08 <_printf_i+0x208>)
 8004ab8:	2708      	movs	r7, #8
 8004aba:	2a6f      	cmp	r2, #111	; 0x6f
 8004abc:	d01b      	beq.n	8004af6 <_printf_i+0xf6>
 8004abe:	270a      	movs	r7, #10
 8004ac0:	e019      	b.n	8004af6 <_printf_i+0xf6>
 8004ac2:	066d      	lsls	r5, r5, #25
 8004ac4:	d5f7      	bpl.n	8004ab6 <_printf_i+0xb6>
 8004ac6:	b280      	uxth	r0, r0
 8004ac8:	e7f5      	b.n	8004ab6 <_printf_i+0xb6>
 8004aca:	3145      	adds	r1, #69	; 0x45
 8004acc:	4e4e      	ldr	r6, [pc, #312]	; (8004c08 <_printf_i+0x208>)
 8004ace:	700a      	strb	r2, [r1, #0]
 8004ad0:	6818      	ldr	r0, [r3, #0]
 8004ad2:	6822      	ldr	r2, [r4, #0]
 8004ad4:	1d01      	adds	r1, r0, #4
 8004ad6:	6800      	ldr	r0, [r0, #0]
 8004ad8:	6019      	str	r1, [r3, #0]
 8004ada:	0615      	lsls	r5, r2, #24
 8004adc:	d521      	bpl.n	8004b22 <_printf_i+0x122>
 8004ade:	07d3      	lsls	r3, r2, #31
 8004ae0:	d502      	bpl.n	8004ae8 <_printf_i+0xe8>
 8004ae2:	2320      	movs	r3, #32
 8004ae4:	431a      	orrs	r2, r3
 8004ae6:	6022      	str	r2, [r4, #0]
 8004ae8:	2710      	movs	r7, #16
 8004aea:	2800      	cmp	r0, #0
 8004aec:	d103      	bne.n	8004af6 <_printf_i+0xf6>
 8004aee:	2320      	movs	r3, #32
 8004af0:	6822      	ldr	r2, [r4, #0]
 8004af2:	439a      	bics	r2, r3
 8004af4:	6022      	str	r2, [r4, #0]
 8004af6:	0023      	movs	r3, r4
 8004af8:	2200      	movs	r2, #0
 8004afa:	3343      	adds	r3, #67	; 0x43
 8004afc:	701a      	strb	r2, [r3, #0]
 8004afe:	6863      	ldr	r3, [r4, #4]
 8004b00:	60a3      	str	r3, [r4, #8]
 8004b02:	2b00      	cmp	r3, #0
 8004b04:	db58      	blt.n	8004bb8 <_printf_i+0x1b8>
 8004b06:	2204      	movs	r2, #4
 8004b08:	6821      	ldr	r1, [r4, #0]
 8004b0a:	4391      	bics	r1, r2
 8004b0c:	6021      	str	r1, [r4, #0]
 8004b0e:	2800      	cmp	r0, #0
 8004b10:	d154      	bne.n	8004bbc <_printf_i+0x1bc>
 8004b12:	9d02      	ldr	r5, [sp, #8]
 8004b14:	2b00      	cmp	r3, #0
 8004b16:	d05a      	beq.n	8004bce <_printf_i+0x1ce>
 8004b18:	0025      	movs	r5, r4
 8004b1a:	7833      	ldrb	r3, [r6, #0]
 8004b1c:	3542      	adds	r5, #66	; 0x42
 8004b1e:	702b      	strb	r3, [r5, #0]
 8004b20:	e055      	b.n	8004bce <_printf_i+0x1ce>
 8004b22:	0655      	lsls	r5, r2, #25
 8004b24:	d5db      	bpl.n	8004ade <_printf_i+0xde>
 8004b26:	b280      	uxth	r0, r0
 8004b28:	e7d9      	b.n	8004ade <_printf_i+0xde>
 8004b2a:	681a      	ldr	r2, [r3, #0]
 8004b2c:	680d      	ldr	r5, [r1, #0]
 8004b2e:	1d10      	adds	r0, r2, #4
 8004b30:	6949      	ldr	r1, [r1, #20]
 8004b32:	6018      	str	r0, [r3, #0]
 8004b34:	6813      	ldr	r3, [r2, #0]
 8004b36:	062e      	lsls	r6, r5, #24
 8004b38:	d501      	bpl.n	8004b3e <_printf_i+0x13e>
 8004b3a:	6019      	str	r1, [r3, #0]
 8004b3c:	e002      	b.n	8004b44 <_printf_i+0x144>
 8004b3e:	066d      	lsls	r5, r5, #25
 8004b40:	d5fb      	bpl.n	8004b3a <_printf_i+0x13a>
 8004b42:	8019      	strh	r1, [r3, #0]
 8004b44:	2300      	movs	r3, #0
 8004b46:	9d02      	ldr	r5, [sp, #8]
 8004b48:	6123      	str	r3, [r4, #16]
 8004b4a:	e04f      	b.n	8004bec <_printf_i+0x1ec>
 8004b4c:	681a      	ldr	r2, [r3, #0]
 8004b4e:	1d11      	adds	r1, r2, #4
 8004b50:	6019      	str	r1, [r3, #0]
 8004b52:	6815      	ldr	r5, [r2, #0]
 8004b54:	2100      	movs	r1, #0
 8004b56:	6862      	ldr	r2, [r4, #4]
 8004b58:	0028      	movs	r0, r5
 8004b5a:	f002 fb1f 	bl	800719c <memchr>
 8004b5e:	2800      	cmp	r0, #0
 8004b60:	d001      	beq.n	8004b66 <_printf_i+0x166>
 8004b62:	1b40      	subs	r0, r0, r5
 8004b64:	6060      	str	r0, [r4, #4]
 8004b66:	6863      	ldr	r3, [r4, #4]
 8004b68:	6123      	str	r3, [r4, #16]
 8004b6a:	2300      	movs	r3, #0
 8004b6c:	9a02      	ldr	r2, [sp, #8]
 8004b6e:	7013      	strb	r3, [r2, #0]
 8004b70:	e03c      	b.n	8004bec <_printf_i+0x1ec>
 8004b72:	6923      	ldr	r3, [r4, #16]
 8004b74:	002a      	movs	r2, r5
 8004b76:	9904      	ldr	r1, [sp, #16]
 8004b78:	9803      	ldr	r0, [sp, #12]
 8004b7a:	9d05      	ldr	r5, [sp, #20]
 8004b7c:	47a8      	blx	r5
 8004b7e:	1c43      	adds	r3, r0, #1
 8004b80:	d03e      	beq.n	8004c00 <_printf_i+0x200>
 8004b82:	6823      	ldr	r3, [r4, #0]
 8004b84:	079b      	lsls	r3, r3, #30
 8004b86:	d415      	bmi.n	8004bb4 <_printf_i+0x1b4>
 8004b88:	9b07      	ldr	r3, [sp, #28]
 8004b8a:	68e0      	ldr	r0, [r4, #12]
 8004b8c:	4298      	cmp	r0, r3
 8004b8e:	da39      	bge.n	8004c04 <_printf_i+0x204>
 8004b90:	0018      	movs	r0, r3
 8004b92:	e037      	b.n	8004c04 <_printf_i+0x204>
 8004b94:	0022      	movs	r2, r4
 8004b96:	2301      	movs	r3, #1
 8004b98:	3219      	adds	r2, #25
 8004b9a:	9904      	ldr	r1, [sp, #16]
 8004b9c:	9803      	ldr	r0, [sp, #12]
 8004b9e:	9e05      	ldr	r6, [sp, #20]
 8004ba0:	47b0      	blx	r6
 8004ba2:	1c43      	adds	r3, r0, #1
 8004ba4:	d02c      	beq.n	8004c00 <_printf_i+0x200>
 8004ba6:	3501      	adds	r5, #1
 8004ba8:	68e3      	ldr	r3, [r4, #12]
 8004baa:	9a07      	ldr	r2, [sp, #28]
 8004bac:	1a9b      	subs	r3, r3, r2
 8004bae:	42ab      	cmp	r3, r5
 8004bb0:	dcf0      	bgt.n	8004b94 <_printf_i+0x194>
 8004bb2:	e7e9      	b.n	8004b88 <_printf_i+0x188>
 8004bb4:	2500      	movs	r5, #0
 8004bb6:	e7f7      	b.n	8004ba8 <_printf_i+0x1a8>
 8004bb8:	2800      	cmp	r0, #0
 8004bba:	d0ad      	beq.n	8004b18 <_printf_i+0x118>
 8004bbc:	9d02      	ldr	r5, [sp, #8]
 8004bbe:	0039      	movs	r1, r7
 8004bc0:	f7fb fb3a 	bl	8000238 <__aeabi_uidivmod>
 8004bc4:	5c73      	ldrb	r3, [r6, r1]
 8004bc6:	3d01      	subs	r5, #1
 8004bc8:	702b      	strb	r3, [r5, #0]
 8004bca:	2800      	cmp	r0, #0
 8004bcc:	d1f7      	bne.n	8004bbe <_printf_i+0x1be>
 8004bce:	2f08      	cmp	r7, #8
 8004bd0:	d109      	bne.n	8004be6 <_printf_i+0x1e6>
 8004bd2:	6823      	ldr	r3, [r4, #0]
 8004bd4:	07db      	lsls	r3, r3, #31
 8004bd6:	d506      	bpl.n	8004be6 <_printf_i+0x1e6>
 8004bd8:	6863      	ldr	r3, [r4, #4]
 8004bda:	6922      	ldr	r2, [r4, #16]
 8004bdc:	4293      	cmp	r3, r2
 8004bde:	dc02      	bgt.n	8004be6 <_printf_i+0x1e6>
 8004be0:	2330      	movs	r3, #48	; 0x30
 8004be2:	3d01      	subs	r5, #1
 8004be4:	702b      	strb	r3, [r5, #0]
 8004be6:	9b02      	ldr	r3, [sp, #8]
 8004be8:	1b5b      	subs	r3, r3, r5
 8004bea:	6123      	str	r3, [r4, #16]
 8004bec:	9b05      	ldr	r3, [sp, #20]
 8004bee:	aa07      	add	r2, sp, #28
 8004bf0:	9300      	str	r3, [sp, #0]
 8004bf2:	0021      	movs	r1, r4
 8004bf4:	9b04      	ldr	r3, [sp, #16]
 8004bf6:	9803      	ldr	r0, [sp, #12]
 8004bf8:	f7ff fe94 	bl	8004924 <_printf_common>
 8004bfc:	1c43      	adds	r3, r0, #1
 8004bfe:	d1b8      	bne.n	8004b72 <_printf_i+0x172>
 8004c00:	2001      	movs	r0, #1
 8004c02:	4240      	negs	r0, r0
 8004c04:	b009      	add	sp, #36	; 0x24
 8004c06:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004c08:	0800806f 	.word	0x0800806f
 8004c0c:	08008080 	.word	0x08008080

08004c10 <_scanf_float>:
 8004c10:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004c12:	b08b      	sub	sp, #44	; 0x2c
 8004c14:	9002      	str	r0, [sp, #8]
 8004c16:	9200      	str	r2, [sp, #0]
 8004c18:	2000      	movs	r0, #0
 8004c1a:	22ae      	movs	r2, #174	; 0xae
 8004c1c:	9305      	str	r3, [sp, #20]
 8004c1e:	688b      	ldr	r3, [r1, #8]
 8004c20:	000e      	movs	r6, r1
 8004c22:	1e59      	subs	r1, r3, #1
 8004c24:	0052      	lsls	r2, r2, #1
 8004c26:	9004      	str	r0, [sp, #16]
 8004c28:	4291      	cmp	r1, r2
 8004c2a:	d905      	bls.n	8004c38 <_scanf_float+0x28>
 8004c2c:	3b5e      	subs	r3, #94	; 0x5e
 8004c2e:	3bff      	subs	r3, #255	; 0xff
 8004c30:	9304      	str	r3, [sp, #16]
 8004c32:	235e      	movs	r3, #94	; 0x5e
 8004c34:	33ff      	adds	r3, #255	; 0xff
 8004c36:	60b3      	str	r3, [r6, #8]
 8004c38:	23f0      	movs	r3, #240	; 0xf0
 8004c3a:	6832      	ldr	r2, [r6, #0]
 8004c3c:	00db      	lsls	r3, r3, #3
 8004c3e:	4313      	orrs	r3, r2
 8004c40:	6033      	str	r3, [r6, #0]
 8004c42:	0033      	movs	r3, r6
 8004c44:	2700      	movs	r7, #0
 8004c46:	331c      	adds	r3, #28
 8004c48:	001d      	movs	r5, r3
 8004c4a:	003c      	movs	r4, r7
 8004c4c:	9303      	str	r3, [sp, #12]
 8004c4e:	9708      	str	r7, [sp, #32]
 8004c50:	9707      	str	r7, [sp, #28]
 8004c52:	9701      	str	r7, [sp, #4]
 8004c54:	9706      	str	r7, [sp, #24]
 8004c56:	68b2      	ldr	r2, [r6, #8]
 8004c58:	2a00      	cmp	r2, #0
 8004c5a:	d013      	beq.n	8004c84 <_scanf_float+0x74>
 8004c5c:	9b00      	ldr	r3, [sp, #0]
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	9309      	str	r3, [sp, #36]	; 0x24
 8004c62:	781b      	ldrb	r3, [r3, #0]
 8004c64:	2b49      	cmp	r3, #73	; 0x49
 8004c66:	d100      	bne.n	8004c6a <_scanf_float+0x5a>
 8004c68:	e07c      	b.n	8004d64 <_scanf_float+0x154>
 8004c6a:	d854      	bhi.n	8004d16 <_scanf_float+0x106>
 8004c6c:	2b39      	cmp	r3, #57	; 0x39
 8004c6e:	d847      	bhi.n	8004d00 <_scanf_float+0xf0>
 8004c70:	2b31      	cmp	r3, #49	; 0x31
 8004c72:	d300      	bcc.n	8004c76 <_scanf_float+0x66>
 8004c74:	e094      	b.n	8004da0 <_scanf_float+0x190>
 8004c76:	2b2d      	cmp	r3, #45	; 0x2d
 8004c78:	d100      	bne.n	8004c7c <_scanf_float+0x6c>
 8004c7a:	e09c      	b.n	8004db6 <_scanf_float+0x1a6>
 8004c7c:	d817      	bhi.n	8004cae <_scanf_float+0x9e>
 8004c7e:	2b2b      	cmp	r3, #43	; 0x2b
 8004c80:	d100      	bne.n	8004c84 <_scanf_float+0x74>
 8004c82:	e098      	b.n	8004db6 <_scanf_float+0x1a6>
 8004c84:	9b01      	ldr	r3, [sp, #4]
 8004c86:	2b00      	cmp	r3, #0
 8004c88:	d003      	beq.n	8004c92 <_scanf_float+0x82>
 8004c8a:	6832      	ldr	r2, [r6, #0]
 8004c8c:	4b9b      	ldr	r3, [pc, #620]	; (8004efc <_scanf_float+0x2ec>)
 8004c8e:	4013      	ands	r3, r2
 8004c90:	6033      	str	r3, [r6, #0]
 8004c92:	3c01      	subs	r4, #1
 8004c94:	2c01      	cmp	r4, #1
 8004c96:	d900      	bls.n	8004c9a <_scanf_float+0x8a>
 8004c98:	e0ee      	b.n	8004e78 <_scanf_float+0x268>
 8004c9a:	24be      	movs	r4, #190	; 0xbe
 8004c9c:	0064      	lsls	r4, r4, #1
 8004c9e:	9b03      	ldr	r3, [sp, #12]
 8004ca0:	429d      	cmp	r5, r3
 8004ca2:	d900      	bls.n	8004ca6 <_scanf_float+0x96>
 8004ca4:	e0de      	b.n	8004e64 <_scanf_float+0x254>
 8004ca6:	2701      	movs	r7, #1
 8004ca8:	0038      	movs	r0, r7
 8004caa:	b00b      	add	sp, #44	; 0x2c
 8004cac:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004cae:	2b2e      	cmp	r3, #46	; 0x2e
 8004cb0:	d100      	bne.n	8004cb4 <_scanf_float+0xa4>
 8004cb2:	e0a2      	b.n	8004dfa <_scanf_float+0x1ea>
 8004cb4:	2b30      	cmp	r3, #48	; 0x30
 8004cb6:	d1e5      	bne.n	8004c84 <_scanf_float+0x74>
 8004cb8:	6831      	ldr	r1, [r6, #0]
 8004cba:	05c8      	lsls	r0, r1, #23
 8004cbc:	d570      	bpl.n	8004da0 <_scanf_float+0x190>
 8004cbe:	2380      	movs	r3, #128	; 0x80
 8004cc0:	4399      	bics	r1, r3
 8004cc2:	9b01      	ldr	r3, [sp, #4]
 8004cc4:	6031      	str	r1, [r6, #0]
 8004cc6:	3301      	adds	r3, #1
 8004cc8:	9301      	str	r3, [sp, #4]
 8004cca:	9b04      	ldr	r3, [sp, #16]
 8004ccc:	2b00      	cmp	r3, #0
 8004cce:	d003      	beq.n	8004cd8 <_scanf_float+0xc8>
 8004cd0:	3b01      	subs	r3, #1
 8004cd2:	3201      	adds	r2, #1
 8004cd4:	9304      	str	r3, [sp, #16]
 8004cd6:	60b2      	str	r2, [r6, #8]
 8004cd8:	68b3      	ldr	r3, [r6, #8]
 8004cda:	9a00      	ldr	r2, [sp, #0]
 8004cdc:	3b01      	subs	r3, #1
 8004cde:	60b3      	str	r3, [r6, #8]
 8004ce0:	6933      	ldr	r3, [r6, #16]
 8004ce2:	3301      	adds	r3, #1
 8004ce4:	6133      	str	r3, [r6, #16]
 8004ce6:	9b00      	ldr	r3, [sp, #0]
 8004ce8:	685b      	ldr	r3, [r3, #4]
 8004cea:	9309      	str	r3, [sp, #36]	; 0x24
 8004cec:	3b01      	subs	r3, #1
 8004cee:	6053      	str	r3, [r2, #4]
 8004cf0:	2b00      	cmp	r3, #0
 8004cf2:	dc00      	bgt.n	8004cf6 <_scanf_float+0xe6>
 8004cf4:	e0ac      	b.n	8004e50 <_scanf_float+0x240>
 8004cf6:	6813      	ldr	r3, [r2, #0]
 8004cf8:	9309      	str	r3, [sp, #36]	; 0x24
 8004cfa:	3301      	adds	r3, #1
 8004cfc:	6013      	str	r3, [r2, #0]
 8004cfe:	e7aa      	b.n	8004c56 <_scanf_float+0x46>
 8004d00:	2b45      	cmp	r3, #69	; 0x45
 8004d02:	d100      	bne.n	8004d06 <_scanf_float+0xf6>
 8004d04:	e083      	b.n	8004e0e <_scanf_float+0x1fe>
 8004d06:	2b46      	cmp	r3, #70	; 0x46
 8004d08:	d06d      	beq.n	8004de6 <_scanf_float+0x1d6>
 8004d0a:	2b41      	cmp	r3, #65	; 0x41
 8004d0c:	d1ba      	bne.n	8004c84 <_scanf_float+0x74>
 8004d0e:	2c01      	cmp	r4, #1
 8004d10:	d1b8      	bne.n	8004c84 <_scanf_float+0x74>
 8004d12:	2402      	movs	r4, #2
 8004d14:	e04c      	b.n	8004db0 <_scanf_float+0x1a0>
 8004d16:	2b65      	cmp	r3, #101	; 0x65
 8004d18:	d079      	beq.n	8004e0e <_scanf_float+0x1fe>
 8004d1a:	d81b      	bhi.n	8004d54 <_scanf_float+0x144>
 8004d1c:	2b54      	cmp	r3, #84	; 0x54
 8004d1e:	d067      	beq.n	8004df0 <_scanf_float+0x1e0>
 8004d20:	d813      	bhi.n	8004d4a <_scanf_float+0x13a>
 8004d22:	2b4e      	cmp	r3, #78	; 0x4e
 8004d24:	d1ae      	bne.n	8004c84 <_scanf_float+0x74>
 8004d26:	2c00      	cmp	r4, #0
 8004d28:	d14c      	bne.n	8004dc4 <_scanf_float+0x1b4>
 8004d2a:	9a01      	ldr	r2, [sp, #4]
 8004d2c:	2a00      	cmp	r2, #0
 8004d2e:	d14b      	bne.n	8004dc8 <_scanf_float+0x1b8>
 8004d30:	21e0      	movs	r1, #224	; 0xe0
 8004d32:	20e0      	movs	r0, #224	; 0xe0
 8004d34:	6832      	ldr	r2, [r6, #0]
 8004d36:	00c9      	lsls	r1, r1, #3
 8004d38:	4011      	ands	r1, r2
 8004d3a:	00c0      	lsls	r0, r0, #3
 8004d3c:	4281      	cmp	r1, r0
 8004d3e:	d143      	bne.n	8004dc8 <_scanf_float+0x1b8>
 8004d40:	496f      	ldr	r1, [pc, #444]	; (8004f00 <_scanf_float+0x2f0>)
 8004d42:	3401      	adds	r4, #1
 8004d44:	400a      	ands	r2, r1
 8004d46:	6032      	str	r2, [r6, #0]
 8004d48:	e032      	b.n	8004db0 <_scanf_float+0x1a0>
 8004d4a:	2b59      	cmp	r3, #89	; 0x59
 8004d4c:	d023      	beq.n	8004d96 <_scanf_float+0x186>
 8004d4e:	2b61      	cmp	r3, #97	; 0x61
 8004d50:	d0dd      	beq.n	8004d0e <_scanf_float+0xfe>
 8004d52:	e797      	b.n	8004c84 <_scanf_float+0x74>
 8004d54:	2b6e      	cmp	r3, #110	; 0x6e
 8004d56:	d0e6      	beq.n	8004d26 <_scanf_float+0x116>
 8004d58:	d818      	bhi.n	8004d8c <_scanf_float+0x17c>
 8004d5a:	2b66      	cmp	r3, #102	; 0x66
 8004d5c:	d043      	beq.n	8004de6 <_scanf_float+0x1d6>
 8004d5e:	2b69      	cmp	r3, #105	; 0x69
 8004d60:	d000      	beq.n	8004d64 <_scanf_float+0x154>
 8004d62:	e78f      	b.n	8004c84 <_scanf_float+0x74>
 8004d64:	2f00      	cmp	r7, #0
 8004d66:	d137      	bne.n	8004dd8 <_scanf_float+0x1c8>
 8004d68:	9a01      	ldr	r2, [sp, #4]
 8004d6a:	2a00      	cmp	r2, #0
 8004d6c:	d000      	beq.n	8004d70 <_scanf_float+0x160>
 8004d6e:	e78c      	b.n	8004c8a <_scanf_float+0x7a>
 8004d70:	21e0      	movs	r1, #224	; 0xe0
 8004d72:	20e0      	movs	r0, #224	; 0xe0
 8004d74:	6832      	ldr	r2, [r6, #0]
 8004d76:	00c9      	lsls	r1, r1, #3
 8004d78:	4011      	ands	r1, r2
 8004d7a:	00c0      	lsls	r0, r0, #3
 8004d7c:	4281      	cmp	r1, r0
 8004d7e:	d000      	beq.n	8004d82 <_scanf_float+0x172>
 8004d80:	e787      	b.n	8004c92 <_scanf_float+0x82>
 8004d82:	495f      	ldr	r1, [pc, #380]	; (8004f00 <_scanf_float+0x2f0>)
 8004d84:	3701      	adds	r7, #1
 8004d86:	400a      	ands	r2, r1
 8004d88:	6032      	str	r2, [r6, #0]
 8004d8a:	e011      	b.n	8004db0 <_scanf_float+0x1a0>
 8004d8c:	2b74      	cmp	r3, #116	; 0x74
 8004d8e:	d02f      	beq.n	8004df0 <_scanf_float+0x1e0>
 8004d90:	2b79      	cmp	r3, #121	; 0x79
 8004d92:	d000      	beq.n	8004d96 <_scanf_float+0x186>
 8004d94:	e776      	b.n	8004c84 <_scanf_float+0x74>
 8004d96:	2f07      	cmp	r7, #7
 8004d98:	d000      	beq.n	8004d9c <_scanf_float+0x18c>
 8004d9a:	e773      	b.n	8004c84 <_scanf_float+0x74>
 8004d9c:	2708      	movs	r7, #8
 8004d9e:	e007      	b.n	8004db0 <_scanf_float+0x1a0>
 8004da0:	19e2      	adds	r2, r4, r7
 8004da2:	2a00      	cmp	r2, #0
 8004da4:	d000      	beq.n	8004da8 <_scanf_float+0x198>
 8004da6:	e76d      	b.n	8004c84 <_scanf_float+0x74>
 8004da8:	4a56      	ldr	r2, [pc, #344]	; (8004f04 <_scanf_float+0x2f4>)
 8004daa:	6831      	ldr	r1, [r6, #0]
 8004dac:	400a      	ands	r2, r1
 8004dae:	6032      	str	r2, [r6, #0]
 8004db0:	702b      	strb	r3, [r5, #0]
 8004db2:	3501      	adds	r5, #1
 8004db4:	e790      	b.n	8004cd8 <_scanf_float+0xc8>
 8004db6:	2180      	movs	r1, #128	; 0x80
 8004db8:	6832      	ldr	r2, [r6, #0]
 8004dba:	420a      	tst	r2, r1
 8004dbc:	d100      	bne.n	8004dc0 <_scanf_float+0x1b0>
 8004dbe:	e761      	b.n	8004c84 <_scanf_float+0x74>
 8004dc0:	438a      	bics	r2, r1
 8004dc2:	e7f4      	b.n	8004dae <_scanf_float+0x19e>
 8004dc4:	2c02      	cmp	r4, #2
 8004dc6:	d041      	beq.n	8004e4c <_scanf_float+0x23c>
 8004dc8:	2f01      	cmp	r7, #1
 8004dca:	d002      	beq.n	8004dd2 <_scanf_float+0x1c2>
 8004dcc:	2f04      	cmp	r7, #4
 8004dce:	d000      	beq.n	8004dd2 <_scanf_float+0x1c2>
 8004dd0:	e758      	b.n	8004c84 <_scanf_float+0x74>
 8004dd2:	3701      	adds	r7, #1
 8004dd4:	b2ff      	uxtb	r7, r7
 8004dd6:	e7eb      	b.n	8004db0 <_scanf_float+0x1a0>
 8004dd8:	2102      	movs	r1, #2
 8004dda:	1efa      	subs	r2, r7, #3
 8004ddc:	438a      	bics	r2, r1
 8004dde:	b2d2      	uxtb	r2, r2
 8004de0:	2a00      	cmp	r2, #0
 8004de2:	d0f6      	beq.n	8004dd2 <_scanf_float+0x1c2>
 8004de4:	e74e      	b.n	8004c84 <_scanf_float+0x74>
 8004de6:	2f02      	cmp	r7, #2
 8004de8:	d000      	beq.n	8004dec <_scanf_float+0x1dc>
 8004dea:	e74b      	b.n	8004c84 <_scanf_float+0x74>
 8004dec:	2703      	movs	r7, #3
 8004dee:	e7df      	b.n	8004db0 <_scanf_float+0x1a0>
 8004df0:	2f06      	cmp	r7, #6
 8004df2:	d000      	beq.n	8004df6 <_scanf_float+0x1e6>
 8004df4:	e746      	b.n	8004c84 <_scanf_float+0x74>
 8004df6:	2707      	movs	r7, #7
 8004df8:	e7da      	b.n	8004db0 <_scanf_float+0x1a0>
 8004dfa:	6832      	ldr	r2, [r6, #0]
 8004dfc:	0591      	lsls	r1, r2, #22
 8004dfe:	d400      	bmi.n	8004e02 <_scanf_float+0x1f2>
 8004e00:	e740      	b.n	8004c84 <_scanf_float+0x74>
 8004e02:	4941      	ldr	r1, [pc, #260]	; (8004f08 <_scanf_float+0x2f8>)
 8004e04:	400a      	ands	r2, r1
 8004e06:	6032      	str	r2, [r6, #0]
 8004e08:	9a01      	ldr	r2, [sp, #4]
 8004e0a:	9206      	str	r2, [sp, #24]
 8004e0c:	e7d0      	b.n	8004db0 <_scanf_float+0x1a0>
 8004e0e:	21a0      	movs	r1, #160	; 0xa0
 8004e10:	2080      	movs	r0, #128	; 0x80
 8004e12:	6832      	ldr	r2, [r6, #0]
 8004e14:	00c9      	lsls	r1, r1, #3
 8004e16:	4011      	ands	r1, r2
 8004e18:	00c0      	lsls	r0, r0, #3
 8004e1a:	4281      	cmp	r1, r0
 8004e1c:	d006      	beq.n	8004e2c <_scanf_float+0x21c>
 8004e1e:	4202      	tst	r2, r0
 8004e20:	d100      	bne.n	8004e24 <_scanf_float+0x214>
 8004e22:	e72f      	b.n	8004c84 <_scanf_float+0x74>
 8004e24:	9901      	ldr	r1, [sp, #4]
 8004e26:	2900      	cmp	r1, #0
 8004e28:	d100      	bne.n	8004e2c <_scanf_float+0x21c>
 8004e2a:	e732      	b.n	8004c92 <_scanf_float+0x82>
 8004e2c:	0591      	lsls	r1, r2, #22
 8004e2e:	d404      	bmi.n	8004e3a <_scanf_float+0x22a>
 8004e30:	9901      	ldr	r1, [sp, #4]
 8004e32:	9806      	ldr	r0, [sp, #24]
 8004e34:	9508      	str	r5, [sp, #32]
 8004e36:	1a09      	subs	r1, r1, r0
 8004e38:	9107      	str	r1, [sp, #28]
 8004e3a:	4931      	ldr	r1, [pc, #196]	; (8004f00 <_scanf_float+0x2f0>)
 8004e3c:	400a      	ands	r2, r1
 8004e3e:	21c0      	movs	r1, #192	; 0xc0
 8004e40:	0049      	lsls	r1, r1, #1
 8004e42:	430a      	orrs	r2, r1
 8004e44:	6032      	str	r2, [r6, #0]
 8004e46:	2200      	movs	r2, #0
 8004e48:	9201      	str	r2, [sp, #4]
 8004e4a:	e7b1      	b.n	8004db0 <_scanf_float+0x1a0>
 8004e4c:	2403      	movs	r4, #3
 8004e4e:	e7af      	b.n	8004db0 <_scanf_float+0x1a0>
 8004e50:	23c0      	movs	r3, #192	; 0xc0
 8004e52:	005b      	lsls	r3, r3, #1
 8004e54:	58f3      	ldr	r3, [r6, r3]
 8004e56:	9900      	ldr	r1, [sp, #0]
 8004e58:	9802      	ldr	r0, [sp, #8]
 8004e5a:	4798      	blx	r3
 8004e5c:	2800      	cmp	r0, #0
 8004e5e:	d100      	bne.n	8004e62 <_scanf_float+0x252>
 8004e60:	e6f9      	b.n	8004c56 <_scanf_float+0x46>
 8004e62:	e70f      	b.n	8004c84 <_scanf_float+0x74>
 8004e64:	3d01      	subs	r5, #1
 8004e66:	5933      	ldr	r3, [r6, r4]
 8004e68:	7829      	ldrb	r1, [r5, #0]
 8004e6a:	9a00      	ldr	r2, [sp, #0]
 8004e6c:	9802      	ldr	r0, [sp, #8]
 8004e6e:	4798      	blx	r3
 8004e70:	6933      	ldr	r3, [r6, #16]
 8004e72:	3b01      	subs	r3, #1
 8004e74:	6133      	str	r3, [r6, #16]
 8004e76:	e712      	b.n	8004c9e <_scanf_float+0x8e>
 8004e78:	1e7b      	subs	r3, r7, #1
 8004e7a:	2b06      	cmp	r3, #6
 8004e7c:	d826      	bhi.n	8004ecc <_scanf_float+0x2bc>
 8004e7e:	2f02      	cmp	r7, #2
 8004e80:	d839      	bhi.n	8004ef6 <_scanf_float+0x2e6>
 8004e82:	24be      	movs	r4, #190	; 0xbe
 8004e84:	0064      	lsls	r4, r4, #1
 8004e86:	9b03      	ldr	r3, [sp, #12]
 8004e88:	429d      	cmp	r5, r3
 8004e8a:	d800      	bhi.n	8004e8e <_scanf_float+0x27e>
 8004e8c:	e70b      	b.n	8004ca6 <_scanf_float+0x96>
 8004e8e:	3d01      	subs	r5, #1
 8004e90:	5933      	ldr	r3, [r6, r4]
 8004e92:	7829      	ldrb	r1, [r5, #0]
 8004e94:	9a00      	ldr	r2, [sp, #0]
 8004e96:	9802      	ldr	r0, [sp, #8]
 8004e98:	4798      	blx	r3
 8004e9a:	6933      	ldr	r3, [r6, #16]
 8004e9c:	3b01      	subs	r3, #1
 8004e9e:	6133      	str	r3, [r6, #16]
 8004ea0:	e7f1      	b.n	8004e86 <_scanf_float+0x276>
 8004ea2:	9b04      	ldr	r3, [sp, #16]
 8004ea4:	9a00      	ldr	r2, [sp, #0]
 8004ea6:	3b01      	subs	r3, #1
 8004ea8:	9304      	str	r3, [sp, #16]
 8004eaa:	7819      	ldrb	r1, [r3, #0]
 8004eac:	23be      	movs	r3, #190	; 0xbe
 8004eae:	005b      	lsls	r3, r3, #1
 8004eb0:	58f3      	ldr	r3, [r6, r3]
 8004eb2:	9802      	ldr	r0, [sp, #8]
 8004eb4:	9309      	str	r3, [sp, #36]	; 0x24
 8004eb6:	4798      	blx	r3
 8004eb8:	6933      	ldr	r3, [r6, #16]
 8004eba:	3b01      	subs	r3, #1
 8004ebc:	6133      	str	r3, [r6, #16]
 8004ebe:	3c01      	subs	r4, #1
 8004ec0:	b2e4      	uxtb	r4, r4
 8004ec2:	2c02      	cmp	r4, #2
 8004ec4:	d1ed      	bne.n	8004ea2 <_scanf_float+0x292>
 8004ec6:	3f03      	subs	r7, #3
 8004ec8:	b2ff      	uxtb	r7, r7
 8004eca:	1bed      	subs	r5, r5, r7
 8004ecc:	6833      	ldr	r3, [r6, #0]
 8004ece:	05da      	lsls	r2, r3, #23
 8004ed0:	d537      	bpl.n	8004f42 <_scanf_float+0x332>
 8004ed2:	055b      	lsls	r3, r3, #21
 8004ed4:	d51a      	bpl.n	8004f0c <_scanf_float+0x2fc>
 8004ed6:	24be      	movs	r4, #190	; 0xbe
 8004ed8:	0064      	lsls	r4, r4, #1
 8004eda:	9b03      	ldr	r3, [sp, #12]
 8004edc:	429d      	cmp	r5, r3
 8004ede:	d800      	bhi.n	8004ee2 <_scanf_float+0x2d2>
 8004ee0:	e6e1      	b.n	8004ca6 <_scanf_float+0x96>
 8004ee2:	3d01      	subs	r5, #1
 8004ee4:	5933      	ldr	r3, [r6, r4]
 8004ee6:	7829      	ldrb	r1, [r5, #0]
 8004ee8:	9a00      	ldr	r2, [sp, #0]
 8004eea:	9802      	ldr	r0, [sp, #8]
 8004eec:	4798      	blx	r3
 8004eee:	6933      	ldr	r3, [r6, #16]
 8004ef0:	3b01      	subs	r3, #1
 8004ef2:	6133      	str	r3, [r6, #16]
 8004ef4:	e7f1      	b.n	8004eda <_scanf_float+0x2ca>
 8004ef6:	003c      	movs	r4, r7
 8004ef8:	9504      	str	r5, [sp, #16]
 8004efa:	e7e0      	b.n	8004ebe <_scanf_float+0x2ae>
 8004efc:	fffffeff 	.word	0xfffffeff
 8004f00:	fffff87f 	.word	0xfffff87f
 8004f04:	fffffe7f 	.word	0xfffffe7f
 8004f08:	fffffd7f 	.word	0xfffffd7f
 8004f0c:	6933      	ldr	r3, [r6, #16]
 8004f0e:	1e6c      	subs	r4, r5, #1
 8004f10:	7821      	ldrb	r1, [r4, #0]
 8004f12:	3b01      	subs	r3, #1
 8004f14:	6133      	str	r3, [r6, #16]
 8004f16:	2965      	cmp	r1, #101	; 0x65
 8004f18:	d00c      	beq.n	8004f34 <_scanf_float+0x324>
 8004f1a:	2945      	cmp	r1, #69	; 0x45
 8004f1c:	d00a      	beq.n	8004f34 <_scanf_float+0x324>
 8004f1e:	23be      	movs	r3, #190	; 0xbe
 8004f20:	005b      	lsls	r3, r3, #1
 8004f22:	58f3      	ldr	r3, [r6, r3]
 8004f24:	9a00      	ldr	r2, [sp, #0]
 8004f26:	9802      	ldr	r0, [sp, #8]
 8004f28:	4798      	blx	r3
 8004f2a:	6933      	ldr	r3, [r6, #16]
 8004f2c:	1eac      	subs	r4, r5, #2
 8004f2e:	3b01      	subs	r3, #1
 8004f30:	7821      	ldrb	r1, [r4, #0]
 8004f32:	6133      	str	r3, [r6, #16]
 8004f34:	23be      	movs	r3, #190	; 0xbe
 8004f36:	005b      	lsls	r3, r3, #1
 8004f38:	58f3      	ldr	r3, [r6, r3]
 8004f3a:	9a00      	ldr	r2, [sp, #0]
 8004f3c:	9802      	ldr	r0, [sp, #8]
 8004f3e:	4798      	blx	r3
 8004f40:	0025      	movs	r5, r4
 8004f42:	2710      	movs	r7, #16
 8004f44:	6833      	ldr	r3, [r6, #0]
 8004f46:	401f      	ands	r7, r3
 8004f48:	d15b      	bne.n	8005002 <_scanf_float+0x3f2>
 8004f4a:	23c0      	movs	r3, #192	; 0xc0
 8004f4c:	702f      	strb	r7, [r5, #0]
 8004f4e:	6832      	ldr	r2, [r6, #0]
 8004f50:	00db      	lsls	r3, r3, #3
 8004f52:	4013      	ands	r3, r2
 8004f54:	2280      	movs	r2, #128	; 0x80
 8004f56:	00d2      	lsls	r2, r2, #3
 8004f58:	4293      	cmp	r3, r2
 8004f5a:	d11b      	bne.n	8004f94 <_scanf_float+0x384>
 8004f5c:	9a06      	ldr	r2, [sp, #24]
 8004f5e:	9b01      	ldr	r3, [sp, #4]
 8004f60:	1a9b      	subs	r3, r3, r2
 8004f62:	425a      	negs	r2, r3
 8004f64:	2b00      	cmp	r3, #0
 8004f66:	d122      	bne.n	8004fae <_scanf_float+0x39e>
 8004f68:	2200      	movs	r2, #0
 8004f6a:	9903      	ldr	r1, [sp, #12]
 8004f6c:	9802      	ldr	r0, [sp, #8]
 8004f6e:	f000 feb1 	bl	8005cd4 <_strtod_r>
 8004f72:	9b05      	ldr	r3, [sp, #20]
 8004f74:	0004      	movs	r4, r0
 8004f76:	6830      	ldr	r0, [r6, #0]
 8004f78:	000d      	movs	r5, r1
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	0782      	lsls	r2, r0, #30
 8004f7e:	d523      	bpl.n	8004fc8 <_scanf_float+0x3b8>
 8004f80:	1d1a      	adds	r2, r3, #4
 8004f82:	9905      	ldr	r1, [sp, #20]
 8004f84:	600a      	str	r2, [r1, #0]
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	601c      	str	r4, [r3, #0]
 8004f8a:	605d      	str	r5, [r3, #4]
 8004f8c:	68f3      	ldr	r3, [r6, #12]
 8004f8e:	3301      	adds	r3, #1
 8004f90:	60f3      	str	r3, [r6, #12]
 8004f92:	e689      	b.n	8004ca8 <_scanf_float+0x98>
 8004f94:	9b07      	ldr	r3, [sp, #28]
 8004f96:	2b00      	cmp	r3, #0
 8004f98:	d0e6      	beq.n	8004f68 <_scanf_float+0x358>
 8004f9a:	9b08      	ldr	r3, [sp, #32]
 8004f9c:	003a      	movs	r2, r7
 8004f9e:	1c59      	adds	r1, r3, #1
 8004fa0:	9802      	ldr	r0, [sp, #8]
 8004fa2:	230a      	movs	r3, #10
 8004fa4:	f000 ff26 	bl	8005df4 <_strtol_r>
 8004fa8:	9b07      	ldr	r3, [sp, #28]
 8004faa:	9d08      	ldr	r5, [sp, #32]
 8004fac:	1ac2      	subs	r2, r0, r3
 8004fae:	0033      	movs	r3, r6
 8004fb0:	3370      	adds	r3, #112	; 0x70
 8004fb2:	33ff      	adds	r3, #255	; 0xff
 8004fb4:	429d      	cmp	r5, r3
 8004fb6:	d302      	bcc.n	8004fbe <_scanf_float+0x3ae>
 8004fb8:	0035      	movs	r5, r6
 8004fba:	356f      	adds	r5, #111	; 0x6f
 8004fbc:	35ff      	adds	r5, #255	; 0xff
 8004fbe:	4912      	ldr	r1, [pc, #72]	; (8005008 <_scanf_float+0x3f8>)
 8004fc0:	0028      	movs	r0, r5
 8004fc2:	f000 f827 	bl	8005014 <siprintf>
 8004fc6:	e7cf      	b.n	8004f68 <_scanf_float+0x358>
 8004fc8:	2104      	movs	r1, #4
 8004fca:	4008      	ands	r0, r1
 8004fcc:	1d1a      	adds	r2, r3, #4
 8004fce:	9001      	str	r0, [sp, #4]
 8004fd0:	2800      	cmp	r0, #0
 8004fd2:	d1d6      	bne.n	8004f82 <_scanf_float+0x372>
 8004fd4:	9905      	ldr	r1, [sp, #20]
 8004fd6:	0020      	movs	r0, r4
 8004fd8:	600a      	str	r2, [r1, #0]
 8004fda:	681b      	ldr	r3, [r3, #0]
 8004fdc:	0022      	movs	r2, r4
 8004fde:	9300      	str	r3, [sp, #0]
 8004fe0:	0029      	movs	r1, r5
 8004fe2:	002b      	movs	r3, r5
 8004fe4:	f7fd f876 	bl	80020d4 <__aeabi_dcmpun>
 8004fe8:	2800      	cmp	r0, #0
 8004fea:	d005      	beq.n	8004ff8 <_scanf_float+0x3e8>
 8004fec:	9801      	ldr	r0, [sp, #4]
 8004fee:	f000 f80d 	bl	800500c <nanf>
 8004ff2:	9b00      	ldr	r3, [sp, #0]
 8004ff4:	6018      	str	r0, [r3, #0]
 8004ff6:	e7c9      	b.n	8004f8c <_scanf_float+0x37c>
 8004ff8:	0020      	movs	r0, r4
 8004ffa:	0029      	movs	r1, r5
 8004ffc:	f7fd f97a 	bl	80022f4 <__aeabi_d2f>
 8005000:	e7f7      	b.n	8004ff2 <_scanf_float+0x3e2>
 8005002:	2700      	movs	r7, #0
 8005004:	e650      	b.n	8004ca8 <_scanf_float+0x98>
 8005006:	46c0      	nop			; (mov r8, r8)
 8005008:	08008091 	.word	0x08008091

0800500c <nanf>:
 800500c:	4800      	ldr	r0, [pc, #0]	; (8005010 <nanf+0x4>)
 800500e:	4770      	bx	lr
 8005010:	7fc00000 	.word	0x7fc00000

08005014 <siprintf>:
 8005014:	b40e      	push	{r1, r2, r3}
 8005016:	b500      	push	{lr}
 8005018:	490b      	ldr	r1, [pc, #44]	; (8005048 <siprintf+0x34>)
 800501a:	b09c      	sub	sp, #112	; 0x70
 800501c:	ab1d      	add	r3, sp, #116	; 0x74
 800501e:	9002      	str	r0, [sp, #8]
 8005020:	9006      	str	r0, [sp, #24]
 8005022:	9107      	str	r1, [sp, #28]
 8005024:	9104      	str	r1, [sp, #16]
 8005026:	4809      	ldr	r0, [pc, #36]	; (800504c <siprintf+0x38>)
 8005028:	4909      	ldr	r1, [pc, #36]	; (8005050 <siprintf+0x3c>)
 800502a:	cb04      	ldmia	r3!, {r2}
 800502c:	9105      	str	r1, [sp, #20]
 800502e:	6800      	ldr	r0, [r0, #0]
 8005030:	a902      	add	r1, sp, #8
 8005032:	9301      	str	r3, [sp, #4]
 8005034:	f002 fdd4 	bl	8007be0 <_svfiprintf_r>
 8005038:	2300      	movs	r3, #0
 800503a:	9a02      	ldr	r2, [sp, #8]
 800503c:	7013      	strb	r3, [r2, #0]
 800503e:	b01c      	add	sp, #112	; 0x70
 8005040:	bc08      	pop	{r3}
 8005042:	b003      	add	sp, #12
 8005044:	4718      	bx	r3
 8005046:	46c0      	nop			; (mov r8, r8)
 8005048:	7fffffff 	.word	0x7fffffff
 800504c:	20000014 	.word	0x20000014
 8005050:	ffff0208 	.word	0xffff0208

08005054 <sulp>:
 8005054:	b570      	push	{r4, r5, r6, lr}
 8005056:	0016      	movs	r6, r2
 8005058:	000d      	movs	r5, r1
 800505a:	f002 fb83 	bl	8007764 <__ulp>
 800505e:	2e00      	cmp	r6, #0
 8005060:	d00d      	beq.n	800507e <sulp+0x2a>
 8005062:	236b      	movs	r3, #107	; 0x6b
 8005064:	006a      	lsls	r2, r5, #1
 8005066:	0d52      	lsrs	r2, r2, #21
 8005068:	1a9b      	subs	r3, r3, r2
 800506a:	2b00      	cmp	r3, #0
 800506c:	dd07      	ble.n	800507e <sulp+0x2a>
 800506e:	2400      	movs	r4, #0
 8005070:	4a03      	ldr	r2, [pc, #12]	; (8005080 <sulp+0x2c>)
 8005072:	051b      	lsls	r3, r3, #20
 8005074:	189d      	adds	r5, r3, r2
 8005076:	002b      	movs	r3, r5
 8005078:	0022      	movs	r2, r4
 800507a:	f7fc fa71 	bl	8001560 <__aeabi_dmul>
 800507e:	bd70      	pop	{r4, r5, r6, pc}
 8005080:	3ff00000 	.word	0x3ff00000

08005084 <_strtod_l>:
 8005084:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005086:	b0a7      	sub	sp, #156	; 0x9c
 8005088:	9307      	str	r3, [sp, #28]
 800508a:	2300      	movs	r3, #0
 800508c:	9004      	str	r0, [sp, #16]
 800508e:	9807      	ldr	r0, [sp, #28]
 8005090:	9322      	str	r3, [sp, #136]	; 0x88
 8005092:	9106      	str	r1, [sp, #24]
 8005094:	921d      	str	r2, [sp, #116]	; 0x74
 8005096:	f002 f857 	bl	8007148 <__localeconv_l>
 800509a:	0005      	movs	r5, r0
 800509c:	6800      	ldr	r0, [r0, #0]
 800509e:	f7fb f833 	bl	8000108 <strlen>
 80050a2:	2600      	movs	r6, #0
 80050a4:	2700      	movs	r7, #0
 80050a6:	9b06      	ldr	r3, [sp, #24]
 80050a8:	9005      	str	r0, [sp, #20]
 80050aa:	9321      	str	r3, [sp, #132]	; 0x84
 80050ac:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80050ae:	781a      	ldrb	r2, [r3, #0]
 80050b0:	2a0d      	cmp	r2, #13
 80050b2:	d839      	bhi.n	8005128 <_strtod_l+0xa4>
 80050b4:	2a09      	cmp	r2, #9
 80050b6:	d23d      	bcs.n	8005134 <_strtod_l+0xb0>
 80050b8:	2a00      	cmp	r2, #0
 80050ba:	d044      	beq.n	8005146 <_strtod_l+0xc2>
 80050bc:	2300      	movs	r3, #0
 80050be:	9313      	str	r3, [sp, #76]	; 0x4c
 80050c0:	2200      	movs	r2, #0
 80050c2:	9c21      	ldr	r4, [sp, #132]	; 0x84
 80050c4:	920c      	str	r2, [sp, #48]	; 0x30
 80050c6:	7823      	ldrb	r3, [r4, #0]
 80050c8:	2b30      	cmp	r3, #48	; 0x30
 80050ca:	d000      	beq.n	80050ce <_strtod_l+0x4a>
 80050cc:	e07e      	b.n	80051cc <_strtod_l+0x148>
 80050ce:	7863      	ldrb	r3, [r4, #1]
 80050d0:	2b58      	cmp	r3, #88	; 0x58
 80050d2:	d002      	beq.n	80050da <_strtod_l+0x56>
 80050d4:	2b78      	cmp	r3, #120	; 0x78
 80050d6:	d000      	beq.n	80050da <_strtod_l+0x56>
 80050d8:	e06e      	b.n	80051b8 <_strtod_l+0x134>
 80050da:	9b07      	ldr	r3, [sp, #28]
 80050dc:	4a96      	ldr	r2, [pc, #600]	; (8005338 <_strtod_l+0x2b4>)
 80050de:	9302      	str	r3, [sp, #8]
 80050e0:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80050e2:	a921      	add	r1, sp, #132	; 0x84
 80050e4:	9301      	str	r3, [sp, #4]
 80050e6:	ab22      	add	r3, sp, #136	; 0x88
 80050e8:	9300      	str	r3, [sp, #0]
 80050ea:	9804      	ldr	r0, [sp, #16]
 80050ec:	ab23      	add	r3, sp, #140	; 0x8c
 80050ee:	f001 fd40 	bl	8006b72 <__gethex>
 80050f2:	2507      	movs	r5, #7
 80050f4:	9005      	str	r0, [sp, #20]
 80050f6:	4005      	ands	r5, r0
 80050f8:	d005      	beq.n	8005106 <_strtod_l+0x82>
 80050fa:	2d06      	cmp	r5, #6
 80050fc:	d12f      	bne.n	800515e <_strtod_l+0xda>
 80050fe:	2300      	movs	r3, #0
 8005100:	3401      	adds	r4, #1
 8005102:	9421      	str	r4, [sp, #132]	; 0x84
 8005104:	9313      	str	r3, [sp, #76]	; 0x4c
 8005106:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8005108:	2b00      	cmp	r3, #0
 800510a:	d002      	beq.n	8005112 <_strtod_l+0x8e>
 800510c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800510e:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8005110:	601a      	str	r2, [r3, #0]
 8005112:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8005114:	2b00      	cmp	r3, #0
 8005116:	d01d      	beq.n	8005154 <_strtod_l+0xd0>
 8005118:	2380      	movs	r3, #128	; 0x80
 800511a:	0032      	movs	r2, r6
 800511c:	061b      	lsls	r3, r3, #24
 800511e:	18fb      	adds	r3, r7, r3
 8005120:	0010      	movs	r0, r2
 8005122:	0019      	movs	r1, r3
 8005124:	b027      	add	sp, #156	; 0x9c
 8005126:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005128:	2a2b      	cmp	r2, #43	; 0x2b
 800512a:	d016      	beq.n	800515a <_strtod_l+0xd6>
 800512c:	2a2d      	cmp	r2, #45	; 0x2d
 800512e:	d003      	beq.n	8005138 <_strtod_l+0xb4>
 8005130:	2a20      	cmp	r2, #32
 8005132:	d1c3      	bne.n	80050bc <_strtod_l+0x38>
 8005134:	3301      	adds	r3, #1
 8005136:	e7b8      	b.n	80050aa <_strtod_l+0x26>
 8005138:	2201      	movs	r2, #1
 800513a:	9213      	str	r2, [sp, #76]	; 0x4c
 800513c:	1c5a      	adds	r2, r3, #1
 800513e:	9221      	str	r2, [sp, #132]	; 0x84
 8005140:	785b      	ldrb	r3, [r3, #1]
 8005142:	2b00      	cmp	r3, #0
 8005144:	d1bc      	bne.n	80050c0 <_strtod_l+0x3c>
 8005146:	9b06      	ldr	r3, [sp, #24]
 8005148:	9321      	str	r3, [sp, #132]	; 0x84
 800514a:	2300      	movs	r3, #0
 800514c:	9313      	str	r3, [sp, #76]	; 0x4c
 800514e:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8005150:	2b00      	cmp	r3, #0
 8005152:	d1db      	bne.n	800510c <_strtod_l+0x88>
 8005154:	0032      	movs	r2, r6
 8005156:	003b      	movs	r3, r7
 8005158:	e7e2      	b.n	8005120 <_strtod_l+0x9c>
 800515a:	2200      	movs	r2, #0
 800515c:	e7ed      	b.n	800513a <_strtod_l+0xb6>
 800515e:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8005160:	2a00      	cmp	r2, #0
 8005162:	d007      	beq.n	8005174 <_strtod_l+0xf0>
 8005164:	2135      	movs	r1, #53	; 0x35
 8005166:	a824      	add	r0, sp, #144	; 0x90
 8005168:	f002 fbe9 	bl	800793e <__copybits>
 800516c:	9922      	ldr	r1, [sp, #136]	; 0x88
 800516e:	9804      	ldr	r0, [sp, #16]
 8005170:	f002 f860 	bl	8007234 <_Bfree>
 8005174:	1e68      	subs	r0, r5, #1
 8005176:	2804      	cmp	r0, #4
 8005178:	d806      	bhi.n	8005188 <_strtod_l+0x104>
 800517a:	f7fa ffcd 	bl	8000118 <__gnu_thumb1_case_uqi>
 800517e:	030c      	.short	0x030c
 8005180:	1917      	.short	0x1917
 8005182:	0c          	.byte	0x0c
 8005183:	00          	.byte	0x00
 8005184:	9e24      	ldr	r6, [sp, #144]	; 0x90
 8005186:	9f25      	ldr	r7, [sp, #148]	; 0x94
 8005188:	9b05      	ldr	r3, [sp, #20]
 800518a:	071b      	lsls	r3, r3, #28
 800518c:	d5bb      	bpl.n	8005106 <_strtod_l+0x82>
 800518e:	2380      	movs	r3, #128	; 0x80
 8005190:	061b      	lsls	r3, r3, #24
 8005192:	431f      	orrs	r7, r3
 8005194:	e7b7      	b.n	8005106 <_strtod_l+0x82>
 8005196:	9b25      	ldr	r3, [sp, #148]	; 0x94
 8005198:	4a68      	ldr	r2, [pc, #416]	; (800533c <_strtod_l+0x2b8>)
 800519a:	4969      	ldr	r1, [pc, #420]	; (8005340 <_strtod_l+0x2bc>)
 800519c:	401a      	ands	r2, r3
 800519e:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80051a0:	9e24      	ldr	r6, [sp, #144]	; 0x90
 80051a2:	185b      	adds	r3, r3, r1
 80051a4:	051b      	lsls	r3, r3, #20
 80051a6:	431a      	orrs	r2, r3
 80051a8:	0017      	movs	r7, r2
 80051aa:	e7ed      	b.n	8005188 <_strtod_l+0x104>
 80051ac:	4f65      	ldr	r7, [pc, #404]	; (8005344 <_strtod_l+0x2c0>)
 80051ae:	e7eb      	b.n	8005188 <_strtod_l+0x104>
 80051b0:	2601      	movs	r6, #1
 80051b2:	4f65      	ldr	r7, [pc, #404]	; (8005348 <_strtod_l+0x2c4>)
 80051b4:	4276      	negs	r6, r6
 80051b6:	e7e7      	b.n	8005188 <_strtod_l+0x104>
 80051b8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80051ba:	1c5a      	adds	r2, r3, #1
 80051bc:	9221      	str	r2, [sp, #132]	; 0x84
 80051be:	785b      	ldrb	r3, [r3, #1]
 80051c0:	2b30      	cmp	r3, #48	; 0x30
 80051c2:	d0f9      	beq.n	80051b8 <_strtod_l+0x134>
 80051c4:	2b00      	cmp	r3, #0
 80051c6:	d09e      	beq.n	8005106 <_strtod_l+0x82>
 80051c8:	2301      	movs	r3, #1
 80051ca:	930c      	str	r3, [sp, #48]	; 0x30
 80051cc:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80051ce:	220a      	movs	r2, #10
 80051d0:	9312      	str	r3, [sp, #72]	; 0x48
 80051d2:	2300      	movs	r3, #0
 80051d4:	930b      	str	r3, [sp, #44]	; 0x2c
 80051d6:	9308      	str	r3, [sp, #32]
 80051d8:	930a      	str	r3, [sp, #40]	; 0x28
 80051da:	9821      	ldr	r0, [sp, #132]	; 0x84
 80051dc:	7804      	ldrb	r4, [r0, #0]
 80051de:	0023      	movs	r3, r4
 80051e0:	3b30      	subs	r3, #48	; 0x30
 80051e2:	b2d9      	uxtb	r1, r3
 80051e4:	2909      	cmp	r1, #9
 80051e6:	d934      	bls.n	8005252 <_strtod_l+0x1ce>
 80051e8:	9a05      	ldr	r2, [sp, #20]
 80051ea:	6829      	ldr	r1, [r5, #0]
 80051ec:	f002 fe08 	bl	8007e00 <strncmp>
 80051f0:	2800      	cmp	r0, #0
 80051f2:	d040      	beq.n	8005276 <_strtod_l+0x1f2>
 80051f4:	2000      	movs	r0, #0
 80051f6:	0023      	movs	r3, r4
 80051f8:	4684      	mov	ip, r0
 80051fa:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80051fc:	9007      	str	r0, [sp, #28]
 80051fe:	9205      	str	r2, [sp, #20]
 8005200:	2220      	movs	r2, #32
 8005202:	0019      	movs	r1, r3
 8005204:	4391      	bics	r1, r2
 8005206:	000a      	movs	r2, r1
 8005208:	2100      	movs	r1, #0
 800520a:	2a45      	cmp	r2, #69	; 0x45
 800520c:	d000      	beq.n	8005210 <_strtod_l+0x18c>
 800520e:	e0bf      	b.n	8005390 <_strtod_l+0x30c>
 8005210:	9b05      	ldr	r3, [sp, #20]
 8005212:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005214:	4303      	orrs	r3, r0
 8005216:	4313      	orrs	r3, r2
 8005218:	428b      	cmp	r3, r1
 800521a:	d094      	beq.n	8005146 <_strtod_l+0xc2>
 800521c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800521e:	9306      	str	r3, [sp, #24]
 8005220:	3301      	adds	r3, #1
 8005222:	9321      	str	r3, [sp, #132]	; 0x84
 8005224:	9b06      	ldr	r3, [sp, #24]
 8005226:	785b      	ldrb	r3, [r3, #1]
 8005228:	2b2b      	cmp	r3, #43	; 0x2b
 800522a:	d100      	bne.n	800522e <_strtod_l+0x1aa>
 800522c:	e082      	b.n	8005334 <_strtod_l+0x2b0>
 800522e:	000c      	movs	r4, r1
 8005230:	2b2d      	cmp	r3, #45	; 0x2d
 8005232:	d105      	bne.n	8005240 <_strtod_l+0x1bc>
 8005234:	2401      	movs	r4, #1
 8005236:	9b06      	ldr	r3, [sp, #24]
 8005238:	3302      	adds	r3, #2
 800523a:	9321      	str	r3, [sp, #132]	; 0x84
 800523c:	9b06      	ldr	r3, [sp, #24]
 800523e:	789b      	ldrb	r3, [r3, #2]
 8005240:	001a      	movs	r2, r3
 8005242:	3a30      	subs	r2, #48	; 0x30
 8005244:	2a09      	cmp	r2, #9
 8005246:	d800      	bhi.n	800524a <_strtod_l+0x1c6>
 8005248:	e084      	b.n	8005354 <_strtod_l+0x2d0>
 800524a:	9a06      	ldr	r2, [sp, #24]
 800524c:	2100      	movs	r1, #0
 800524e:	9221      	str	r2, [sp, #132]	; 0x84
 8005250:	e09e      	b.n	8005390 <_strtod_l+0x30c>
 8005252:	990a      	ldr	r1, [sp, #40]	; 0x28
 8005254:	2908      	cmp	r1, #8
 8005256:	dc09      	bgt.n	800526c <_strtod_l+0x1e8>
 8005258:	9908      	ldr	r1, [sp, #32]
 800525a:	4351      	muls	r1, r2
 800525c:	18cb      	adds	r3, r1, r3
 800525e:	9308      	str	r3, [sp, #32]
 8005260:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005262:	3001      	adds	r0, #1
 8005264:	3301      	adds	r3, #1
 8005266:	930a      	str	r3, [sp, #40]	; 0x28
 8005268:	9021      	str	r0, [sp, #132]	; 0x84
 800526a:	e7b6      	b.n	80051da <_strtod_l+0x156>
 800526c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800526e:	4351      	muls	r1, r2
 8005270:	18cb      	adds	r3, r1, r3
 8005272:	930b      	str	r3, [sp, #44]	; 0x2c
 8005274:	e7f4      	b.n	8005260 <_strtod_l+0x1dc>
 8005276:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8005278:	9b05      	ldr	r3, [sp, #20]
 800527a:	4694      	mov	ip, r2
 800527c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800527e:	4463      	add	r3, ip
 8005280:	9321      	str	r3, [sp, #132]	; 0x84
 8005282:	781b      	ldrb	r3, [r3, #0]
 8005284:	2a00      	cmp	r2, #0
 8005286:	d036      	beq.n	80052f6 <_strtod_l+0x272>
 8005288:	4684      	mov	ip, r0
 800528a:	9205      	str	r2, [sp, #20]
 800528c:	001a      	movs	r2, r3
 800528e:	3a30      	subs	r2, #48	; 0x30
 8005290:	2a09      	cmp	r2, #9
 8005292:	d912      	bls.n	80052ba <_strtod_l+0x236>
 8005294:	2201      	movs	r2, #1
 8005296:	9207      	str	r2, [sp, #28]
 8005298:	e7b2      	b.n	8005200 <_strtod_l+0x17c>
 800529a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800529c:	3001      	adds	r0, #1
 800529e:	1c5a      	adds	r2, r3, #1
 80052a0:	9221      	str	r2, [sp, #132]	; 0x84
 80052a2:	785b      	ldrb	r3, [r3, #1]
 80052a4:	2b30      	cmp	r3, #48	; 0x30
 80052a6:	d0f8      	beq.n	800529a <_strtod_l+0x216>
 80052a8:	001a      	movs	r2, r3
 80052aa:	3a31      	subs	r2, #49	; 0x31
 80052ac:	2a08      	cmp	r2, #8
 80052ae:	d83c      	bhi.n	800532a <_strtod_l+0x2a6>
 80052b0:	4684      	mov	ip, r0
 80052b2:	2000      	movs	r0, #0
 80052b4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80052b6:	9005      	str	r0, [sp, #20]
 80052b8:	9212      	str	r2, [sp, #72]	; 0x48
 80052ba:	3b30      	subs	r3, #48	; 0x30
 80052bc:	1c42      	adds	r2, r0, #1
 80052be:	2b00      	cmp	r3, #0
 80052c0:	d013      	beq.n	80052ea <_strtod_l+0x266>
 80052c2:	210a      	movs	r1, #10
 80052c4:	4494      	add	ip, r2
 80052c6:	9a05      	ldr	r2, [sp, #20]
 80052c8:	1885      	adds	r5, r0, r2
 80052ca:	42aa      	cmp	r2, r5
 80052cc:	d115      	bne.n	80052fa <_strtod_l+0x276>
 80052ce:	9905      	ldr	r1, [sp, #20]
 80052d0:	9a05      	ldr	r2, [sp, #20]
 80052d2:	3101      	adds	r1, #1
 80052d4:	1809      	adds	r1, r1, r0
 80052d6:	1812      	adds	r2, r2, r0
 80052d8:	9105      	str	r1, [sp, #20]
 80052da:	2a08      	cmp	r2, #8
 80052dc:	dc1b      	bgt.n	8005316 <_strtod_l+0x292>
 80052de:	220a      	movs	r2, #10
 80052e0:	9908      	ldr	r1, [sp, #32]
 80052e2:	434a      	muls	r2, r1
 80052e4:	189b      	adds	r3, r3, r2
 80052e6:	2200      	movs	r2, #0
 80052e8:	9308      	str	r3, [sp, #32]
 80052ea:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80052ec:	0010      	movs	r0, r2
 80052ee:	1c59      	adds	r1, r3, #1
 80052f0:	9121      	str	r1, [sp, #132]	; 0x84
 80052f2:	785b      	ldrb	r3, [r3, #1]
 80052f4:	e7ca      	b.n	800528c <_strtod_l+0x208>
 80052f6:	980a      	ldr	r0, [sp, #40]	; 0x28
 80052f8:	e7d4      	b.n	80052a4 <_strtod_l+0x220>
 80052fa:	1c54      	adds	r4, r2, #1
 80052fc:	2a08      	cmp	r2, #8
 80052fe:	dc04      	bgt.n	800530a <_strtod_l+0x286>
 8005300:	9a08      	ldr	r2, [sp, #32]
 8005302:	434a      	muls	r2, r1
 8005304:	9208      	str	r2, [sp, #32]
 8005306:	0022      	movs	r2, r4
 8005308:	e7df      	b.n	80052ca <_strtod_l+0x246>
 800530a:	2c10      	cmp	r4, #16
 800530c:	dcfb      	bgt.n	8005306 <_strtod_l+0x282>
 800530e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8005310:	434a      	muls	r2, r1
 8005312:	920b      	str	r2, [sp, #44]	; 0x2c
 8005314:	e7f7      	b.n	8005306 <_strtod_l+0x282>
 8005316:	9905      	ldr	r1, [sp, #20]
 8005318:	2200      	movs	r2, #0
 800531a:	2910      	cmp	r1, #16
 800531c:	dce5      	bgt.n	80052ea <_strtod_l+0x266>
 800531e:	210a      	movs	r1, #10
 8005320:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8005322:	4341      	muls	r1, r0
 8005324:	185b      	adds	r3, r3, r1
 8005326:	930b      	str	r3, [sp, #44]	; 0x2c
 8005328:	e7df      	b.n	80052ea <_strtod_l+0x266>
 800532a:	2200      	movs	r2, #0
 800532c:	4694      	mov	ip, r2
 800532e:	9205      	str	r2, [sp, #20]
 8005330:	3201      	adds	r2, #1
 8005332:	e7b0      	b.n	8005296 <_strtod_l+0x212>
 8005334:	000c      	movs	r4, r1
 8005336:	e77e      	b.n	8005236 <_strtod_l+0x1b2>
 8005338:	08008098 	.word	0x08008098
 800533c:	ffefffff 	.word	0xffefffff
 8005340:	00000433 	.word	0x00000433
 8005344:	7ff00000 	.word	0x7ff00000
 8005348:	7fffffff 	.word	0x7fffffff
 800534c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800534e:	1c5a      	adds	r2, r3, #1
 8005350:	9221      	str	r2, [sp, #132]	; 0x84
 8005352:	785b      	ldrb	r3, [r3, #1]
 8005354:	2b30      	cmp	r3, #48	; 0x30
 8005356:	d0f9      	beq.n	800534c <_strtod_l+0x2c8>
 8005358:	001a      	movs	r2, r3
 800535a:	3a31      	subs	r2, #49	; 0x31
 800535c:	2100      	movs	r1, #0
 800535e:	2a08      	cmp	r2, #8
 8005360:	d816      	bhi.n	8005390 <_strtod_l+0x30c>
 8005362:	3b30      	subs	r3, #48	; 0x30
 8005364:	9d21      	ldr	r5, [sp, #132]	; 0x84
 8005366:	930e      	str	r3, [sp, #56]	; 0x38
 8005368:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800536a:	1c59      	adds	r1, r3, #1
 800536c:	9121      	str	r1, [sp, #132]	; 0x84
 800536e:	785b      	ldrb	r3, [r3, #1]
 8005370:	001a      	movs	r2, r3
 8005372:	3a30      	subs	r2, #48	; 0x30
 8005374:	2a09      	cmp	r2, #9
 8005376:	d932      	bls.n	80053de <_strtod_l+0x35a>
 8005378:	1b4a      	subs	r2, r1, r5
 800537a:	4dad      	ldr	r5, [pc, #692]	; (8005630 <_strtod_l+0x5ac>)
 800537c:	0029      	movs	r1, r5
 800537e:	2a08      	cmp	r2, #8
 8005380:	dc03      	bgt.n	800538a <_strtod_l+0x306>
 8005382:	990e      	ldr	r1, [sp, #56]	; 0x38
 8005384:	42a9      	cmp	r1, r5
 8005386:	dd00      	ble.n	800538a <_strtod_l+0x306>
 8005388:	0029      	movs	r1, r5
 800538a:	2c00      	cmp	r4, #0
 800538c:	d000      	beq.n	8005390 <_strtod_l+0x30c>
 800538e:	4249      	negs	r1, r1
 8005390:	9a05      	ldr	r2, [sp, #20]
 8005392:	2a00      	cmp	r2, #0
 8005394:	d149      	bne.n	800542a <_strtod_l+0x3a6>
 8005396:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005398:	4310      	orrs	r0, r2
 800539a:	d000      	beq.n	800539e <_strtod_l+0x31a>
 800539c:	e6b3      	b.n	8005106 <_strtod_l+0x82>
 800539e:	9a07      	ldr	r2, [sp, #28]
 80053a0:	2a00      	cmp	r2, #0
 80053a2:	d000      	beq.n	80053a6 <_strtod_l+0x322>
 80053a4:	e6cf      	b.n	8005146 <_strtod_l+0xc2>
 80053a6:	2b4e      	cmp	r3, #78	; 0x4e
 80053a8:	d025      	beq.n	80053f6 <_strtod_l+0x372>
 80053aa:	dc1f      	bgt.n	80053ec <_strtod_l+0x368>
 80053ac:	2b49      	cmp	r3, #73	; 0x49
 80053ae:	d000      	beq.n	80053b2 <_strtod_l+0x32e>
 80053b0:	e6c9      	b.n	8005146 <_strtod_l+0xc2>
 80053b2:	49a0      	ldr	r1, [pc, #640]	; (8005634 <_strtod_l+0x5b0>)
 80053b4:	a821      	add	r0, sp, #132	; 0x84
 80053b6:	f001 fe19 	bl	8006fec <__match>
 80053ba:	2800      	cmp	r0, #0
 80053bc:	d100      	bne.n	80053c0 <_strtod_l+0x33c>
 80053be:	e6c2      	b.n	8005146 <_strtod_l+0xc2>
 80053c0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80053c2:	499d      	ldr	r1, [pc, #628]	; (8005638 <_strtod_l+0x5b4>)
 80053c4:	3b01      	subs	r3, #1
 80053c6:	a821      	add	r0, sp, #132	; 0x84
 80053c8:	9321      	str	r3, [sp, #132]	; 0x84
 80053ca:	f001 fe0f 	bl	8006fec <__match>
 80053ce:	2800      	cmp	r0, #0
 80053d0:	d102      	bne.n	80053d8 <_strtod_l+0x354>
 80053d2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80053d4:	3301      	adds	r3, #1
 80053d6:	9321      	str	r3, [sp, #132]	; 0x84
 80053d8:	4f98      	ldr	r7, [pc, #608]	; (800563c <_strtod_l+0x5b8>)
 80053da:	2600      	movs	r6, #0
 80053dc:	e693      	b.n	8005106 <_strtod_l+0x82>
 80053de:	220a      	movs	r2, #10
 80053e0:	990e      	ldr	r1, [sp, #56]	; 0x38
 80053e2:	434a      	muls	r2, r1
 80053e4:	18d2      	adds	r2, r2, r3
 80053e6:	3a30      	subs	r2, #48	; 0x30
 80053e8:	920e      	str	r2, [sp, #56]	; 0x38
 80053ea:	e7bd      	b.n	8005368 <_strtod_l+0x2e4>
 80053ec:	2b69      	cmp	r3, #105	; 0x69
 80053ee:	d0e0      	beq.n	80053b2 <_strtod_l+0x32e>
 80053f0:	2b6e      	cmp	r3, #110	; 0x6e
 80053f2:	d000      	beq.n	80053f6 <_strtod_l+0x372>
 80053f4:	e6a7      	b.n	8005146 <_strtod_l+0xc2>
 80053f6:	4992      	ldr	r1, [pc, #584]	; (8005640 <_strtod_l+0x5bc>)
 80053f8:	a821      	add	r0, sp, #132	; 0x84
 80053fa:	f001 fdf7 	bl	8006fec <__match>
 80053fe:	2800      	cmp	r0, #0
 8005400:	d100      	bne.n	8005404 <_strtod_l+0x380>
 8005402:	e6a0      	b.n	8005146 <_strtod_l+0xc2>
 8005404:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005406:	781b      	ldrb	r3, [r3, #0]
 8005408:	2b28      	cmp	r3, #40	; 0x28
 800540a:	d10c      	bne.n	8005426 <_strtod_l+0x3a2>
 800540c:	aa24      	add	r2, sp, #144	; 0x90
 800540e:	498d      	ldr	r1, [pc, #564]	; (8005644 <_strtod_l+0x5c0>)
 8005410:	a821      	add	r0, sp, #132	; 0x84
 8005412:	f001 fdff 	bl	8007014 <__hexnan>
 8005416:	2805      	cmp	r0, #5
 8005418:	d105      	bne.n	8005426 <_strtod_l+0x3a2>
 800541a:	9b25      	ldr	r3, [sp, #148]	; 0x94
 800541c:	4a87      	ldr	r2, [pc, #540]	; (800563c <_strtod_l+0x5b8>)
 800541e:	9e24      	ldr	r6, [sp, #144]	; 0x90
 8005420:	431a      	orrs	r2, r3
 8005422:	0017      	movs	r7, r2
 8005424:	e66f      	b.n	8005106 <_strtod_l+0x82>
 8005426:	4f88      	ldr	r7, [pc, #544]	; (8005648 <_strtod_l+0x5c4>)
 8005428:	e7d7      	b.n	80053da <_strtod_l+0x356>
 800542a:	4663      	mov	r3, ip
 800542c:	1acb      	subs	r3, r1, r3
 800542e:	9307      	str	r3, [sp, #28]
 8005430:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005432:	2b00      	cmp	r3, #0
 8005434:	d101      	bne.n	800543a <_strtod_l+0x3b6>
 8005436:	9b05      	ldr	r3, [sp, #20]
 8005438:	930a      	str	r3, [sp, #40]	; 0x28
 800543a:	9c05      	ldr	r4, [sp, #20]
 800543c:	2c10      	cmp	r4, #16
 800543e:	dd00      	ble.n	8005442 <_strtod_l+0x3be>
 8005440:	2410      	movs	r4, #16
 8005442:	9808      	ldr	r0, [sp, #32]
 8005444:	f7fc fed2 	bl	80021ec <__aeabi_ui2d>
 8005448:	9b05      	ldr	r3, [sp, #20]
 800544a:	0006      	movs	r6, r0
 800544c:	000f      	movs	r7, r1
 800544e:	2b09      	cmp	r3, #9
 8005450:	dc15      	bgt.n	800547e <_strtod_l+0x3fa>
 8005452:	9b07      	ldr	r3, [sp, #28]
 8005454:	2b00      	cmp	r3, #0
 8005456:	d100      	bne.n	800545a <_strtod_l+0x3d6>
 8005458:	e655      	b.n	8005106 <_strtod_l+0x82>
 800545a:	9b07      	ldr	r3, [sp, #28]
 800545c:	2b00      	cmp	r3, #0
 800545e:	dc00      	bgt.n	8005462 <_strtod_l+0x3de>
 8005460:	e07d      	b.n	800555e <_strtod_l+0x4da>
 8005462:	2b16      	cmp	r3, #22
 8005464:	dc62      	bgt.n	800552c <_strtod_l+0x4a8>
 8005466:	00dc      	lsls	r4, r3, #3
 8005468:	4b78      	ldr	r3, [pc, #480]	; (800564c <_strtod_l+0x5c8>)
 800546a:	0032      	movs	r2, r6
 800546c:	1919      	adds	r1, r3, r4
 800546e:	003b      	movs	r3, r7
 8005470:	6808      	ldr	r0, [r1, #0]
 8005472:	6849      	ldr	r1, [r1, #4]
 8005474:	f7fc f874 	bl	8001560 <__aeabi_dmul>
 8005478:	0006      	movs	r6, r0
 800547a:	000f      	movs	r7, r1
 800547c:	e643      	b.n	8005106 <_strtod_l+0x82>
 800547e:	0022      	movs	r2, r4
 8005480:	4b72      	ldr	r3, [pc, #456]	; (800564c <_strtod_l+0x5c8>)
 8005482:	3a09      	subs	r2, #9
 8005484:	00d2      	lsls	r2, r2, #3
 8005486:	189b      	adds	r3, r3, r2
 8005488:	681a      	ldr	r2, [r3, #0]
 800548a:	685b      	ldr	r3, [r3, #4]
 800548c:	f7fc f868 	bl	8001560 <__aeabi_dmul>
 8005490:	0006      	movs	r6, r0
 8005492:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8005494:	000f      	movs	r7, r1
 8005496:	f7fc fea9 	bl	80021ec <__aeabi_ui2d>
 800549a:	000b      	movs	r3, r1
 800549c:	0002      	movs	r2, r0
 800549e:	0039      	movs	r1, r7
 80054a0:	0030      	movs	r0, r6
 80054a2:	f7fb f937 	bl	8000714 <__aeabi_dadd>
 80054a6:	9b05      	ldr	r3, [sp, #20]
 80054a8:	0006      	movs	r6, r0
 80054aa:	000f      	movs	r7, r1
 80054ac:	2b0f      	cmp	r3, #15
 80054ae:	ddd0      	ble.n	8005452 <_strtod_l+0x3ce>
 80054b0:	9b05      	ldr	r3, [sp, #20]
 80054b2:	1b1c      	subs	r4, r3, r4
 80054b4:	9b07      	ldr	r3, [sp, #28]
 80054b6:	18e4      	adds	r4, r4, r3
 80054b8:	2c00      	cmp	r4, #0
 80054ba:	dc00      	bgt.n	80054be <_strtod_l+0x43a>
 80054bc:	e094      	b.n	80055e8 <_strtod_l+0x564>
 80054be:	230f      	movs	r3, #15
 80054c0:	4023      	ands	r3, r4
 80054c2:	d00a      	beq.n	80054da <_strtod_l+0x456>
 80054c4:	4961      	ldr	r1, [pc, #388]	; (800564c <_strtod_l+0x5c8>)
 80054c6:	00db      	lsls	r3, r3, #3
 80054c8:	18c9      	adds	r1, r1, r3
 80054ca:	0032      	movs	r2, r6
 80054cc:	6808      	ldr	r0, [r1, #0]
 80054ce:	6849      	ldr	r1, [r1, #4]
 80054d0:	003b      	movs	r3, r7
 80054d2:	f7fc f845 	bl	8001560 <__aeabi_dmul>
 80054d6:	0006      	movs	r6, r0
 80054d8:	000f      	movs	r7, r1
 80054da:	230f      	movs	r3, #15
 80054dc:	439c      	bics	r4, r3
 80054de:	d06e      	beq.n	80055be <_strtod_l+0x53a>
 80054e0:	3326      	adds	r3, #38	; 0x26
 80054e2:	33ff      	adds	r3, #255	; 0xff
 80054e4:	429c      	cmp	r4, r3
 80054e6:	dd48      	ble.n	800557a <_strtod_l+0x4f6>
 80054e8:	2400      	movs	r4, #0
 80054ea:	9405      	str	r4, [sp, #20]
 80054ec:	940b      	str	r4, [sp, #44]	; 0x2c
 80054ee:	940a      	str	r4, [sp, #40]	; 0x28
 80054f0:	2322      	movs	r3, #34	; 0x22
 80054f2:	2600      	movs	r6, #0
 80054f4:	9a04      	ldr	r2, [sp, #16]
 80054f6:	4f51      	ldr	r7, [pc, #324]	; (800563c <_strtod_l+0x5b8>)
 80054f8:	6013      	str	r3, [r2, #0]
 80054fa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80054fc:	42b3      	cmp	r3, r6
 80054fe:	d100      	bne.n	8005502 <_strtod_l+0x47e>
 8005500:	e601      	b.n	8005106 <_strtod_l+0x82>
 8005502:	9922      	ldr	r1, [sp, #136]	; 0x88
 8005504:	9804      	ldr	r0, [sp, #16]
 8005506:	f001 fe95 	bl	8007234 <_Bfree>
 800550a:	990a      	ldr	r1, [sp, #40]	; 0x28
 800550c:	9804      	ldr	r0, [sp, #16]
 800550e:	f001 fe91 	bl	8007234 <_Bfree>
 8005512:	9905      	ldr	r1, [sp, #20]
 8005514:	9804      	ldr	r0, [sp, #16]
 8005516:	f001 fe8d 	bl	8007234 <_Bfree>
 800551a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800551c:	9804      	ldr	r0, [sp, #16]
 800551e:	f001 fe89 	bl	8007234 <_Bfree>
 8005522:	0021      	movs	r1, r4
 8005524:	9804      	ldr	r0, [sp, #16]
 8005526:	f001 fe85 	bl	8007234 <_Bfree>
 800552a:	e5ec      	b.n	8005106 <_strtod_l+0x82>
 800552c:	2325      	movs	r3, #37	; 0x25
 800552e:	9a05      	ldr	r2, [sp, #20]
 8005530:	1a9b      	subs	r3, r3, r2
 8005532:	9a07      	ldr	r2, [sp, #28]
 8005534:	4293      	cmp	r3, r2
 8005536:	dbbb      	blt.n	80054b0 <_strtod_l+0x42c>
 8005538:	230f      	movs	r3, #15
 800553a:	9a05      	ldr	r2, [sp, #20]
 800553c:	4c43      	ldr	r4, [pc, #268]	; (800564c <_strtod_l+0x5c8>)
 800553e:	1a9d      	subs	r5, r3, r2
 8005540:	00e9      	lsls	r1, r5, #3
 8005542:	1861      	adds	r1, r4, r1
 8005544:	0032      	movs	r2, r6
 8005546:	6808      	ldr	r0, [r1, #0]
 8005548:	6849      	ldr	r1, [r1, #4]
 800554a:	003b      	movs	r3, r7
 800554c:	f7fc f808 	bl	8001560 <__aeabi_dmul>
 8005550:	9b07      	ldr	r3, [sp, #28]
 8005552:	1b5e      	subs	r6, r3, r5
 8005554:	00f6      	lsls	r6, r6, #3
 8005556:	19a6      	adds	r6, r4, r6
 8005558:	6832      	ldr	r2, [r6, #0]
 800555a:	6873      	ldr	r3, [r6, #4]
 800555c:	e78a      	b.n	8005474 <_strtod_l+0x3f0>
 800555e:	9b07      	ldr	r3, [sp, #28]
 8005560:	3316      	adds	r3, #22
 8005562:	dba5      	blt.n	80054b0 <_strtod_l+0x42c>
 8005564:	9b07      	ldr	r3, [sp, #28]
 8005566:	0030      	movs	r0, r6
 8005568:	00da      	lsls	r2, r3, #3
 800556a:	4b38      	ldr	r3, [pc, #224]	; (800564c <_strtod_l+0x5c8>)
 800556c:	0039      	movs	r1, r7
 800556e:	1a9b      	subs	r3, r3, r2
 8005570:	681a      	ldr	r2, [r3, #0]
 8005572:	685b      	ldr	r3, [r3, #4]
 8005574:	f7fb fbea 	bl	8000d4c <__aeabi_ddiv>
 8005578:	e77e      	b.n	8005478 <_strtod_l+0x3f4>
 800557a:	2300      	movs	r3, #0
 800557c:	0030      	movs	r0, r6
 800557e:	0039      	movs	r1, r7
 8005580:	001d      	movs	r5, r3
 8005582:	1124      	asrs	r4, r4, #4
 8005584:	2c01      	cmp	r4, #1
 8005586:	dc1d      	bgt.n	80055c4 <_strtod_l+0x540>
 8005588:	2b00      	cmp	r3, #0
 800558a:	d001      	beq.n	8005590 <_strtod_l+0x50c>
 800558c:	0006      	movs	r6, r0
 800558e:	000f      	movs	r7, r1
 8005590:	4b2f      	ldr	r3, [pc, #188]	; (8005650 <_strtod_l+0x5cc>)
 8005592:	00ed      	lsls	r5, r5, #3
 8005594:	18ff      	adds	r7, r7, r3
 8005596:	4b2f      	ldr	r3, [pc, #188]	; (8005654 <_strtod_l+0x5d0>)
 8005598:	0032      	movs	r2, r6
 800559a:	195d      	adds	r5, r3, r5
 800559c:	6828      	ldr	r0, [r5, #0]
 800559e:	6869      	ldr	r1, [r5, #4]
 80055a0:	003b      	movs	r3, r7
 80055a2:	f7fb ffdd 	bl	8001560 <__aeabi_dmul>
 80055a6:	4b25      	ldr	r3, [pc, #148]	; (800563c <_strtod_l+0x5b8>)
 80055a8:	4a2b      	ldr	r2, [pc, #172]	; (8005658 <_strtod_l+0x5d4>)
 80055aa:	0006      	movs	r6, r0
 80055ac:	400b      	ands	r3, r1
 80055ae:	4293      	cmp	r3, r2
 80055b0:	d89a      	bhi.n	80054e8 <_strtod_l+0x464>
 80055b2:	4a2a      	ldr	r2, [pc, #168]	; (800565c <_strtod_l+0x5d8>)
 80055b4:	4293      	cmp	r3, r2
 80055b6:	d913      	bls.n	80055e0 <_strtod_l+0x55c>
 80055b8:	2601      	movs	r6, #1
 80055ba:	4f29      	ldr	r7, [pc, #164]	; (8005660 <_strtod_l+0x5dc>)
 80055bc:	4276      	negs	r6, r6
 80055be:	2300      	movs	r3, #0
 80055c0:	9306      	str	r3, [sp, #24]
 80055c2:	e07b      	b.n	80056bc <_strtod_l+0x638>
 80055c4:	2201      	movs	r2, #1
 80055c6:	4214      	tst	r4, r2
 80055c8:	d007      	beq.n	80055da <_strtod_l+0x556>
 80055ca:	4a22      	ldr	r2, [pc, #136]	; (8005654 <_strtod_l+0x5d0>)
 80055cc:	00eb      	lsls	r3, r5, #3
 80055ce:	189b      	adds	r3, r3, r2
 80055d0:	681a      	ldr	r2, [r3, #0]
 80055d2:	685b      	ldr	r3, [r3, #4]
 80055d4:	f7fb ffc4 	bl	8001560 <__aeabi_dmul>
 80055d8:	2301      	movs	r3, #1
 80055da:	3501      	adds	r5, #1
 80055dc:	1064      	asrs	r4, r4, #1
 80055de:	e7d1      	b.n	8005584 <_strtod_l+0x500>
 80055e0:	23d4      	movs	r3, #212	; 0xd4
 80055e2:	049b      	lsls	r3, r3, #18
 80055e4:	18cf      	adds	r7, r1, r3
 80055e6:	e7ea      	b.n	80055be <_strtod_l+0x53a>
 80055e8:	2c00      	cmp	r4, #0
 80055ea:	d0e8      	beq.n	80055be <_strtod_l+0x53a>
 80055ec:	230f      	movs	r3, #15
 80055ee:	4264      	negs	r4, r4
 80055f0:	4023      	ands	r3, r4
 80055f2:	d00a      	beq.n	800560a <_strtod_l+0x586>
 80055f4:	4a15      	ldr	r2, [pc, #84]	; (800564c <_strtod_l+0x5c8>)
 80055f6:	00db      	lsls	r3, r3, #3
 80055f8:	18d3      	adds	r3, r2, r3
 80055fa:	0030      	movs	r0, r6
 80055fc:	681a      	ldr	r2, [r3, #0]
 80055fe:	685b      	ldr	r3, [r3, #4]
 8005600:	0039      	movs	r1, r7
 8005602:	f7fb fba3 	bl	8000d4c <__aeabi_ddiv>
 8005606:	0006      	movs	r6, r0
 8005608:	000f      	movs	r7, r1
 800560a:	1124      	asrs	r4, r4, #4
 800560c:	d0d7      	beq.n	80055be <_strtod_l+0x53a>
 800560e:	2c1f      	cmp	r4, #31
 8005610:	dd28      	ble.n	8005664 <_strtod_l+0x5e0>
 8005612:	2400      	movs	r4, #0
 8005614:	9405      	str	r4, [sp, #20]
 8005616:	940b      	str	r4, [sp, #44]	; 0x2c
 8005618:	940a      	str	r4, [sp, #40]	; 0x28
 800561a:	2322      	movs	r3, #34	; 0x22
 800561c:	9a04      	ldr	r2, [sp, #16]
 800561e:	2600      	movs	r6, #0
 8005620:	6013      	str	r3, [r2, #0]
 8005622:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005624:	2700      	movs	r7, #0
 8005626:	2b00      	cmp	r3, #0
 8005628:	d000      	beq.n	800562c <_strtod_l+0x5a8>
 800562a:	e76a      	b.n	8005502 <_strtod_l+0x47e>
 800562c:	e56b      	b.n	8005106 <_strtod_l+0x82>
 800562e:	46c0      	nop			; (mov r8, r8)
 8005630:	00004e1f 	.word	0x00004e1f
 8005634:	08008062 	.word	0x08008062
 8005638:	080080eb 	.word	0x080080eb
 800563c:	7ff00000 	.word	0x7ff00000
 8005640:	0800806a 	.word	0x0800806a
 8005644:	080080ac 	.word	0x080080ac
 8005648:	fff80000 	.word	0xfff80000
 800564c:	08008128 	.word	0x08008128
 8005650:	fcb00000 	.word	0xfcb00000
 8005654:	08008100 	.word	0x08008100
 8005658:	7ca00000 	.word	0x7ca00000
 800565c:	7c900000 	.word	0x7c900000
 8005660:	7fefffff 	.word	0x7fefffff
 8005664:	2310      	movs	r3, #16
 8005666:	4023      	ands	r3, r4
 8005668:	9306      	str	r3, [sp, #24]
 800566a:	d001      	beq.n	8005670 <_strtod_l+0x5ec>
 800566c:	236a      	movs	r3, #106	; 0x6a
 800566e:	9306      	str	r3, [sp, #24]
 8005670:	2300      	movs	r3, #0
 8005672:	0030      	movs	r0, r6
 8005674:	0039      	movs	r1, r7
 8005676:	001d      	movs	r5, r3
 8005678:	2c00      	cmp	r4, #0
 800567a:	dd00      	ble.n	800567e <_strtod_l+0x5fa>
 800567c:	e10e      	b.n	800589c <_strtod_l+0x818>
 800567e:	2b00      	cmp	r3, #0
 8005680:	d001      	beq.n	8005686 <_strtod_l+0x602>
 8005682:	0006      	movs	r6, r0
 8005684:	000f      	movs	r7, r1
 8005686:	9b06      	ldr	r3, [sp, #24]
 8005688:	2b00      	cmp	r3, #0
 800568a:	d00f      	beq.n	80056ac <_strtod_l+0x628>
 800568c:	236b      	movs	r3, #107	; 0x6b
 800568e:	0079      	lsls	r1, r7, #1
 8005690:	0d49      	lsrs	r1, r1, #21
 8005692:	003a      	movs	r2, r7
 8005694:	1a5b      	subs	r3, r3, r1
 8005696:	2b00      	cmp	r3, #0
 8005698:	dd08      	ble.n	80056ac <_strtod_l+0x628>
 800569a:	2b1f      	cmp	r3, #31
 800569c:	dc00      	bgt.n	80056a0 <_strtod_l+0x61c>
 800569e:	e112      	b.n	80058c6 <_strtod_l+0x842>
 80056a0:	2600      	movs	r6, #0
 80056a2:	2b34      	cmp	r3, #52	; 0x34
 80056a4:	dc00      	bgt.n	80056a8 <_strtod_l+0x624>
 80056a6:	e107      	b.n	80058b8 <_strtod_l+0x834>
 80056a8:	27dc      	movs	r7, #220	; 0xdc
 80056aa:	04bf      	lsls	r7, r7, #18
 80056ac:	2200      	movs	r2, #0
 80056ae:	2300      	movs	r3, #0
 80056b0:	0030      	movs	r0, r6
 80056b2:	0039      	movs	r1, r7
 80056b4:	f7fa fec0 	bl	8000438 <__aeabi_dcmpeq>
 80056b8:	2800      	cmp	r0, #0
 80056ba:	d1aa      	bne.n	8005612 <_strtod_l+0x58e>
 80056bc:	9b08      	ldr	r3, [sp, #32]
 80056be:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80056c0:	9300      	str	r3, [sp, #0]
 80056c2:	9912      	ldr	r1, [sp, #72]	; 0x48
 80056c4:	9b05      	ldr	r3, [sp, #20]
 80056c6:	9804      	ldr	r0, [sp, #16]
 80056c8:	f001 fe0b 	bl	80072e2 <__s2b>
 80056cc:	900b      	str	r0, [sp, #44]	; 0x2c
 80056ce:	2800      	cmp	r0, #0
 80056d0:	d100      	bne.n	80056d4 <_strtod_l+0x650>
 80056d2:	e709      	b.n	80054e8 <_strtod_l+0x464>
 80056d4:	9b07      	ldr	r3, [sp, #28]
 80056d6:	9a07      	ldr	r2, [sp, #28]
 80056d8:	17db      	asrs	r3, r3, #31
 80056da:	4252      	negs	r2, r2
 80056dc:	4013      	ands	r3, r2
 80056de:	9315      	str	r3, [sp, #84]	; 0x54
 80056e0:	9b07      	ldr	r3, [sp, #28]
 80056e2:	2400      	movs	r4, #0
 80056e4:	43db      	mvns	r3, r3
 80056e6:	9a07      	ldr	r2, [sp, #28]
 80056e8:	17db      	asrs	r3, r3, #31
 80056ea:	401a      	ands	r2, r3
 80056ec:	921c      	str	r2, [sp, #112]	; 0x70
 80056ee:	9405      	str	r4, [sp, #20]
 80056f0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80056f2:	9804      	ldr	r0, [sp, #16]
 80056f4:	6859      	ldr	r1, [r3, #4]
 80056f6:	f001 fd65 	bl	80071c4 <_Balloc>
 80056fa:	900a      	str	r0, [sp, #40]	; 0x28
 80056fc:	2800      	cmp	r0, #0
 80056fe:	d100      	bne.n	8005702 <_strtod_l+0x67e>
 8005700:	e6f6      	b.n	80054f0 <_strtod_l+0x46c>
 8005702:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005704:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005706:	691b      	ldr	r3, [r3, #16]
 8005708:	310c      	adds	r1, #12
 800570a:	1c9a      	adds	r2, r3, #2
 800570c:	0092      	lsls	r2, r2, #2
 800570e:	300c      	adds	r0, #12
 8005710:	9308      	str	r3, [sp, #32]
 8005712:	f001 fd4e 	bl	80071b2 <memcpy>
 8005716:	ab24      	add	r3, sp, #144	; 0x90
 8005718:	9301      	str	r3, [sp, #4]
 800571a:	ab23      	add	r3, sp, #140	; 0x8c
 800571c:	9300      	str	r3, [sp, #0]
 800571e:	0032      	movs	r2, r6
 8005720:	003b      	movs	r3, r7
 8005722:	9804      	ldr	r0, [sp, #16]
 8005724:	960e      	str	r6, [sp, #56]	; 0x38
 8005726:	970f      	str	r7, [sp, #60]	; 0x3c
 8005728:	f002 f88e 	bl	8007848 <__d2b>
 800572c:	9022      	str	r0, [sp, #136]	; 0x88
 800572e:	2800      	cmp	r0, #0
 8005730:	d100      	bne.n	8005734 <_strtod_l+0x6b0>
 8005732:	e6dd      	b.n	80054f0 <_strtod_l+0x46c>
 8005734:	2101      	movs	r1, #1
 8005736:	9804      	ldr	r0, [sp, #16]
 8005738:	f001 fe5a 	bl	80073f0 <__i2b>
 800573c:	9005      	str	r0, [sp, #20]
 800573e:	2800      	cmp	r0, #0
 8005740:	d100      	bne.n	8005744 <_strtod_l+0x6c0>
 8005742:	e6d5      	b.n	80054f0 <_strtod_l+0x46c>
 8005744:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8005746:	2b00      	cmp	r3, #0
 8005748:	da00      	bge.n	800574c <_strtod_l+0x6c8>
 800574a:	e0c1      	b.n	80058d0 <_strtod_l+0x84c>
 800574c:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800574e:	189d      	adds	r5, r3, r2
 8005750:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8005752:	4694      	mov	ip, r2
 8005754:	9906      	ldr	r1, [sp, #24]
 8005756:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8005758:	1a5b      	subs	r3, r3, r1
 800575a:	2136      	movs	r1, #54	; 0x36
 800575c:	189b      	adds	r3, r3, r2
 800575e:	1a8a      	subs	r2, r1, r2
 8005760:	49b2      	ldr	r1, [pc, #712]	; (8005a2c <_strtod_l+0x9a8>)
 8005762:	3b01      	subs	r3, #1
 8005764:	2001      	movs	r0, #1
 8005766:	428b      	cmp	r3, r1
 8005768:	db00      	blt.n	800576c <_strtod_l+0x6e8>
 800576a:	e0bd      	b.n	80058e8 <_strtod_l+0x864>
 800576c:	1ac9      	subs	r1, r1, r3
 800576e:	1a52      	subs	r2, r2, r1
 8005770:	291f      	cmp	r1, #31
 8005772:	dd00      	ble.n	8005776 <_strtod_l+0x6f2>
 8005774:	e0b1      	b.n	80058da <_strtod_l+0x856>
 8005776:	4088      	lsls	r0, r1
 8005778:	2300      	movs	r3, #0
 800577a:	9014      	str	r0, [sp, #80]	; 0x50
 800577c:	9310      	str	r3, [sp, #64]	; 0x40
 800577e:	18ab      	adds	r3, r5, r2
 8005780:	9308      	str	r3, [sp, #32]
 8005782:	0013      	movs	r3, r2
 8005784:	9a06      	ldr	r2, [sp, #24]
 8005786:	4463      	add	r3, ip
 8005788:	18d3      	adds	r3, r2, r3
 800578a:	9a08      	ldr	r2, [sp, #32]
 800578c:	930c      	str	r3, [sp, #48]	; 0x30
 800578e:	002b      	movs	r3, r5
 8005790:	4295      	cmp	r5, r2
 8005792:	dd00      	ble.n	8005796 <_strtod_l+0x712>
 8005794:	0013      	movs	r3, r2
 8005796:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005798:	4293      	cmp	r3, r2
 800579a:	dd00      	ble.n	800579e <_strtod_l+0x71a>
 800579c:	0013      	movs	r3, r2
 800579e:	2b00      	cmp	r3, #0
 80057a0:	dd06      	ble.n	80057b0 <_strtod_l+0x72c>
 80057a2:	9a08      	ldr	r2, [sp, #32]
 80057a4:	1aed      	subs	r5, r5, r3
 80057a6:	1ad2      	subs	r2, r2, r3
 80057a8:	9208      	str	r2, [sp, #32]
 80057aa:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80057ac:	1ad2      	subs	r2, r2, r3
 80057ae:	920c      	str	r2, [sp, #48]	; 0x30
 80057b0:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80057b2:	2b00      	cmp	r3, #0
 80057b4:	d017      	beq.n	80057e6 <_strtod_l+0x762>
 80057b6:	001a      	movs	r2, r3
 80057b8:	9905      	ldr	r1, [sp, #20]
 80057ba:	9804      	ldr	r0, [sp, #16]
 80057bc:	f001 feb0 	bl	8007520 <__pow5mult>
 80057c0:	9005      	str	r0, [sp, #20]
 80057c2:	2800      	cmp	r0, #0
 80057c4:	d100      	bne.n	80057c8 <_strtod_l+0x744>
 80057c6:	e693      	b.n	80054f0 <_strtod_l+0x46c>
 80057c8:	0001      	movs	r1, r0
 80057ca:	9a22      	ldr	r2, [sp, #136]	; 0x88
 80057cc:	9804      	ldr	r0, [sp, #16]
 80057ce:	f001 fe18 	bl	8007402 <__multiply>
 80057d2:	9012      	str	r0, [sp, #72]	; 0x48
 80057d4:	2800      	cmp	r0, #0
 80057d6:	d100      	bne.n	80057da <_strtod_l+0x756>
 80057d8:	e68a      	b.n	80054f0 <_strtod_l+0x46c>
 80057da:	9922      	ldr	r1, [sp, #136]	; 0x88
 80057dc:	9804      	ldr	r0, [sp, #16]
 80057de:	f001 fd29 	bl	8007234 <_Bfree>
 80057e2:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80057e4:	9322      	str	r3, [sp, #136]	; 0x88
 80057e6:	9b08      	ldr	r3, [sp, #32]
 80057e8:	2b00      	cmp	r3, #0
 80057ea:	dd00      	ble.n	80057ee <_strtod_l+0x76a>
 80057ec:	e07f      	b.n	80058ee <_strtod_l+0x86a>
 80057ee:	9b07      	ldr	r3, [sp, #28]
 80057f0:	2b00      	cmp	r3, #0
 80057f2:	dd08      	ble.n	8005806 <_strtod_l+0x782>
 80057f4:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 80057f6:	990a      	ldr	r1, [sp, #40]	; 0x28
 80057f8:	9804      	ldr	r0, [sp, #16]
 80057fa:	f001 fe91 	bl	8007520 <__pow5mult>
 80057fe:	900a      	str	r0, [sp, #40]	; 0x28
 8005800:	2800      	cmp	r0, #0
 8005802:	d100      	bne.n	8005806 <_strtod_l+0x782>
 8005804:	e674      	b.n	80054f0 <_strtod_l+0x46c>
 8005806:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005808:	2b00      	cmp	r3, #0
 800580a:	dd08      	ble.n	800581e <_strtod_l+0x79a>
 800580c:	001a      	movs	r2, r3
 800580e:	990a      	ldr	r1, [sp, #40]	; 0x28
 8005810:	9804      	ldr	r0, [sp, #16]
 8005812:	f001 fed7 	bl	80075c4 <__lshift>
 8005816:	900a      	str	r0, [sp, #40]	; 0x28
 8005818:	2800      	cmp	r0, #0
 800581a:	d100      	bne.n	800581e <_strtod_l+0x79a>
 800581c:	e668      	b.n	80054f0 <_strtod_l+0x46c>
 800581e:	2d00      	cmp	r5, #0
 8005820:	dd08      	ble.n	8005834 <_strtod_l+0x7b0>
 8005822:	002a      	movs	r2, r5
 8005824:	9905      	ldr	r1, [sp, #20]
 8005826:	9804      	ldr	r0, [sp, #16]
 8005828:	f001 fecc 	bl	80075c4 <__lshift>
 800582c:	9005      	str	r0, [sp, #20]
 800582e:	2800      	cmp	r0, #0
 8005830:	d100      	bne.n	8005834 <_strtod_l+0x7b0>
 8005832:	e65d      	b.n	80054f0 <_strtod_l+0x46c>
 8005834:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005836:	9922      	ldr	r1, [sp, #136]	; 0x88
 8005838:	9804      	ldr	r0, [sp, #16]
 800583a:	f001 ff2f 	bl	800769c <__mdiff>
 800583e:	1e04      	subs	r4, r0, #0
 8005840:	d100      	bne.n	8005844 <_strtod_l+0x7c0>
 8005842:	e655      	b.n	80054f0 <_strtod_l+0x46c>
 8005844:	2500      	movs	r5, #0
 8005846:	68c3      	ldr	r3, [r0, #12]
 8005848:	9905      	ldr	r1, [sp, #20]
 800584a:	60c5      	str	r5, [r0, #12]
 800584c:	9312      	str	r3, [sp, #72]	; 0x48
 800584e:	f001 ff0b 	bl	8007668 <__mcmp>
 8005852:	42a8      	cmp	r0, r5
 8005854:	da55      	bge.n	8005902 <_strtod_l+0x87e>
 8005856:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8005858:	42ab      	cmp	r3, r5
 800585a:	d11b      	bne.n	8005894 <_strtod_l+0x810>
 800585c:	42ae      	cmp	r6, r5
 800585e:	d119      	bne.n	8005894 <_strtod_l+0x810>
 8005860:	033b      	lsls	r3, r7, #12
 8005862:	42ab      	cmp	r3, r5
 8005864:	d116      	bne.n	8005894 <_strtod_l+0x810>
 8005866:	22d6      	movs	r2, #214	; 0xd6
 8005868:	4b71      	ldr	r3, [pc, #452]	; (8005a30 <_strtod_l+0x9ac>)
 800586a:	04d2      	lsls	r2, r2, #19
 800586c:	403b      	ands	r3, r7
 800586e:	4293      	cmp	r3, r2
 8005870:	d910      	bls.n	8005894 <_strtod_l+0x810>
 8005872:	6963      	ldr	r3, [r4, #20]
 8005874:	42ab      	cmp	r3, r5
 8005876:	d102      	bne.n	800587e <_strtod_l+0x7fa>
 8005878:	6923      	ldr	r3, [r4, #16]
 800587a:	2b01      	cmp	r3, #1
 800587c:	dd0a      	ble.n	8005894 <_strtod_l+0x810>
 800587e:	0021      	movs	r1, r4
 8005880:	2201      	movs	r2, #1
 8005882:	9804      	ldr	r0, [sp, #16]
 8005884:	f001 fe9e 	bl	80075c4 <__lshift>
 8005888:	9905      	ldr	r1, [sp, #20]
 800588a:	0004      	movs	r4, r0
 800588c:	f001 feec 	bl	8007668 <__mcmp>
 8005890:	2800      	cmp	r0, #0
 8005892:	dc6b      	bgt.n	800596c <_strtod_l+0x8e8>
 8005894:	9b06      	ldr	r3, [sp, #24]
 8005896:	2b00      	cmp	r3, #0
 8005898:	d178      	bne.n	800598c <_strtod_l+0x908>
 800589a:	e632      	b.n	8005502 <_strtod_l+0x47e>
 800589c:	2201      	movs	r2, #1
 800589e:	4214      	tst	r4, r2
 80058a0:	d007      	beq.n	80058b2 <_strtod_l+0x82e>
 80058a2:	4a64      	ldr	r2, [pc, #400]	; (8005a34 <_strtod_l+0x9b0>)
 80058a4:	00eb      	lsls	r3, r5, #3
 80058a6:	18d3      	adds	r3, r2, r3
 80058a8:	681a      	ldr	r2, [r3, #0]
 80058aa:	685b      	ldr	r3, [r3, #4]
 80058ac:	f7fb fe58 	bl	8001560 <__aeabi_dmul>
 80058b0:	2301      	movs	r3, #1
 80058b2:	3501      	adds	r5, #1
 80058b4:	1064      	asrs	r4, r4, #1
 80058b6:	e6df      	b.n	8005678 <_strtod_l+0x5f4>
 80058b8:	2101      	movs	r1, #1
 80058ba:	3b20      	subs	r3, #32
 80058bc:	4249      	negs	r1, r1
 80058be:	4099      	lsls	r1, r3
 80058c0:	400a      	ands	r2, r1
 80058c2:	0017      	movs	r7, r2
 80058c4:	e6f2      	b.n	80056ac <_strtod_l+0x628>
 80058c6:	2201      	movs	r2, #1
 80058c8:	4252      	negs	r2, r2
 80058ca:	409a      	lsls	r2, r3
 80058cc:	4016      	ands	r6, r2
 80058ce:	e6ed      	b.n	80056ac <_strtod_l+0x628>
 80058d0:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 80058d2:	9d15      	ldr	r5, [sp, #84]	; 0x54
 80058d4:	1ad2      	subs	r2, r2, r3
 80058d6:	4694      	mov	ip, r2
 80058d8:	e73c      	b.n	8005754 <_strtod_l+0x6d0>
 80058da:	4957      	ldr	r1, [pc, #348]	; (8005a38 <_strtod_l+0x9b4>)
 80058dc:	1acb      	subs	r3, r1, r3
 80058de:	0001      	movs	r1, r0
 80058e0:	4099      	lsls	r1, r3
 80058e2:	9110      	str	r1, [sp, #64]	; 0x40
 80058e4:	9014      	str	r0, [sp, #80]	; 0x50
 80058e6:	e74a      	b.n	800577e <_strtod_l+0x6fa>
 80058e8:	2300      	movs	r3, #0
 80058ea:	9310      	str	r3, [sp, #64]	; 0x40
 80058ec:	e7fa      	b.n	80058e4 <_strtod_l+0x860>
 80058ee:	9a08      	ldr	r2, [sp, #32]
 80058f0:	9922      	ldr	r1, [sp, #136]	; 0x88
 80058f2:	9804      	ldr	r0, [sp, #16]
 80058f4:	f001 fe66 	bl	80075c4 <__lshift>
 80058f8:	9022      	str	r0, [sp, #136]	; 0x88
 80058fa:	2800      	cmp	r0, #0
 80058fc:	d000      	beq.n	8005900 <_strtod_l+0x87c>
 80058fe:	e776      	b.n	80057ee <_strtod_l+0x76a>
 8005900:	e5f6      	b.n	80054f0 <_strtod_l+0x46c>
 8005902:	970c      	str	r7, [sp, #48]	; 0x30
 8005904:	2800      	cmp	r0, #0
 8005906:	d000      	beq.n	800590a <_strtod_l+0x886>
 8005908:	e0a0      	b.n	8005a4c <_strtod_l+0x9c8>
 800590a:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800590c:	033b      	lsls	r3, r7, #12
 800590e:	0b1b      	lsrs	r3, r3, #12
 8005910:	2a00      	cmp	r2, #0
 8005912:	d027      	beq.n	8005964 <_strtod_l+0x8e0>
 8005914:	4a49      	ldr	r2, [pc, #292]	; (8005a3c <_strtod_l+0x9b8>)
 8005916:	4293      	cmp	r3, r2
 8005918:	d157      	bne.n	80059ca <_strtod_l+0x946>
 800591a:	2201      	movs	r2, #1
 800591c:	9b06      	ldr	r3, [sp, #24]
 800591e:	4252      	negs	r2, r2
 8005920:	0031      	movs	r1, r6
 8005922:	0010      	movs	r0, r2
 8005924:	2b00      	cmp	r3, #0
 8005926:	d00b      	beq.n	8005940 <_strtod_l+0x8bc>
 8005928:	25d4      	movs	r5, #212	; 0xd4
 800592a:	4b41      	ldr	r3, [pc, #260]	; (8005a30 <_strtod_l+0x9ac>)
 800592c:	04ed      	lsls	r5, r5, #19
 800592e:	403b      	ands	r3, r7
 8005930:	0010      	movs	r0, r2
 8005932:	42ab      	cmp	r3, r5
 8005934:	d804      	bhi.n	8005940 <_strtod_l+0x8bc>
 8005936:	306c      	adds	r0, #108	; 0x6c
 8005938:	0d1b      	lsrs	r3, r3, #20
 800593a:	1ac3      	subs	r3, r0, r3
 800593c:	409a      	lsls	r2, r3
 800593e:	0010      	movs	r0, r2
 8005940:	4281      	cmp	r1, r0
 8005942:	d142      	bne.n	80059ca <_strtod_l+0x946>
 8005944:	4b3e      	ldr	r3, [pc, #248]	; (8005a40 <_strtod_l+0x9bc>)
 8005946:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005948:	429a      	cmp	r2, r3
 800594a:	d102      	bne.n	8005952 <_strtod_l+0x8ce>
 800594c:	1c4b      	adds	r3, r1, #1
 800594e:	d100      	bne.n	8005952 <_strtod_l+0x8ce>
 8005950:	e5ce      	b.n	80054f0 <_strtod_l+0x46c>
 8005952:	4b37      	ldr	r3, [pc, #220]	; (8005a30 <_strtod_l+0x9ac>)
 8005954:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005956:	2600      	movs	r6, #0
 8005958:	401a      	ands	r2, r3
 800595a:	0013      	movs	r3, r2
 800595c:	2280      	movs	r2, #128	; 0x80
 800595e:	0352      	lsls	r2, r2, #13
 8005960:	189f      	adds	r7, r3, r2
 8005962:	e797      	b.n	8005894 <_strtod_l+0x810>
 8005964:	2b00      	cmp	r3, #0
 8005966:	d130      	bne.n	80059ca <_strtod_l+0x946>
 8005968:	2e00      	cmp	r6, #0
 800596a:	d12e      	bne.n	80059ca <_strtod_l+0x946>
 800596c:	9906      	ldr	r1, [sp, #24]
 800596e:	003b      	movs	r3, r7
 8005970:	4a2f      	ldr	r2, [pc, #188]	; (8005a30 <_strtod_l+0x9ac>)
 8005972:	2900      	cmp	r1, #0
 8005974:	d020      	beq.n	80059b8 <_strtod_l+0x934>
 8005976:	0011      	movs	r1, r2
 8005978:	20d6      	movs	r0, #214	; 0xd6
 800597a:	4039      	ands	r1, r7
 800597c:	04c0      	lsls	r0, r0, #19
 800597e:	4281      	cmp	r1, r0
 8005980:	dc1a      	bgt.n	80059b8 <_strtod_l+0x934>
 8005982:	23dc      	movs	r3, #220	; 0xdc
 8005984:	049b      	lsls	r3, r3, #18
 8005986:	4299      	cmp	r1, r3
 8005988:	dc00      	bgt.n	800598c <_strtod_l+0x908>
 800598a:	e646      	b.n	800561a <_strtod_l+0x596>
 800598c:	4b2d      	ldr	r3, [pc, #180]	; (8005a44 <_strtod_l+0x9c0>)
 800598e:	0030      	movs	r0, r6
 8005990:	931b      	str	r3, [sp, #108]	; 0x6c
 8005992:	2300      	movs	r3, #0
 8005994:	931a      	str	r3, [sp, #104]	; 0x68
 8005996:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8005998:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800599a:	0039      	movs	r1, r7
 800599c:	f7fb fde0 	bl	8001560 <__aeabi_dmul>
 80059a0:	0006      	movs	r6, r0
 80059a2:	000f      	movs	r7, r1
 80059a4:	1e0b      	subs	r3, r1, #0
 80059a6:	d000      	beq.n	80059aa <_strtod_l+0x926>
 80059a8:	e5ab      	b.n	8005502 <_strtod_l+0x47e>
 80059aa:	2800      	cmp	r0, #0
 80059ac:	d000      	beq.n	80059b0 <_strtod_l+0x92c>
 80059ae:	e5a8      	b.n	8005502 <_strtod_l+0x47e>
 80059b0:	9a04      	ldr	r2, [sp, #16]
 80059b2:	3322      	adds	r3, #34	; 0x22
 80059b4:	6013      	str	r3, [r2, #0]
 80059b6:	e5a4      	b.n	8005502 <_strtod_l+0x47e>
 80059b8:	2601      	movs	r6, #1
 80059ba:	4013      	ands	r3, r2
 80059bc:	4a22      	ldr	r2, [pc, #136]	; (8005a48 <_strtod_l+0x9c4>)
 80059be:	4276      	negs	r6, r6
 80059c0:	189b      	adds	r3, r3, r2
 80059c2:	4a1e      	ldr	r2, [pc, #120]	; (8005a3c <_strtod_l+0x9b8>)
 80059c4:	431a      	orrs	r2, r3
 80059c6:	0017      	movs	r7, r2
 80059c8:	e764      	b.n	8005894 <_strtod_l+0x810>
 80059ca:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80059cc:	2b00      	cmp	r3, #0
 80059ce:	d015      	beq.n	80059fc <_strtod_l+0x978>
 80059d0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80059d2:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80059d4:	4213      	tst	r3, r2
 80059d6:	d100      	bne.n	80059da <_strtod_l+0x956>
 80059d8:	e75c      	b.n	8005894 <_strtod_l+0x810>
 80059da:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80059dc:	9a06      	ldr	r2, [sp, #24]
 80059de:	0030      	movs	r0, r6
 80059e0:	0039      	movs	r1, r7
 80059e2:	2b00      	cmp	r3, #0
 80059e4:	d00f      	beq.n	8005a06 <_strtod_l+0x982>
 80059e6:	f7ff fb35 	bl	8005054 <sulp>
 80059ea:	0002      	movs	r2, r0
 80059ec:	000b      	movs	r3, r1
 80059ee:	980e      	ldr	r0, [sp, #56]	; 0x38
 80059f0:	990f      	ldr	r1, [sp, #60]	; 0x3c
 80059f2:	f7fa fe8f 	bl	8000714 <__aeabi_dadd>
 80059f6:	0006      	movs	r6, r0
 80059f8:	000f      	movs	r7, r1
 80059fa:	e74b      	b.n	8005894 <_strtod_l+0x810>
 80059fc:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80059fe:	4233      	tst	r3, r6
 8005a00:	d100      	bne.n	8005a04 <_strtod_l+0x980>
 8005a02:	e747      	b.n	8005894 <_strtod_l+0x810>
 8005a04:	e7e9      	b.n	80059da <_strtod_l+0x956>
 8005a06:	f7ff fb25 	bl	8005054 <sulp>
 8005a0a:	0002      	movs	r2, r0
 8005a0c:	000b      	movs	r3, r1
 8005a0e:	980e      	ldr	r0, [sp, #56]	; 0x38
 8005a10:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8005a12:	f7fc f817 	bl	8001a44 <__aeabi_dsub>
 8005a16:	2200      	movs	r2, #0
 8005a18:	2300      	movs	r3, #0
 8005a1a:	0006      	movs	r6, r0
 8005a1c:	000f      	movs	r7, r1
 8005a1e:	f7fa fd0b 	bl	8000438 <__aeabi_dcmpeq>
 8005a22:	2800      	cmp	r0, #0
 8005a24:	d000      	beq.n	8005a28 <_strtod_l+0x9a4>
 8005a26:	e5f8      	b.n	800561a <_strtod_l+0x596>
 8005a28:	e734      	b.n	8005894 <_strtod_l+0x810>
 8005a2a:	46c0      	nop			; (mov r8, r8)
 8005a2c:	fffffc02 	.word	0xfffffc02
 8005a30:	7ff00000 	.word	0x7ff00000
 8005a34:	080080c0 	.word	0x080080c0
 8005a38:	fffffbe2 	.word	0xfffffbe2
 8005a3c:	000fffff 	.word	0x000fffff
 8005a40:	7fefffff 	.word	0x7fefffff
 8005a44:	39500000 	.word	0x39500000
 8005a48:	fff00000 	.word	0xfff00000
 8005a4c:	9905      	ldr	r1, [sp, #20]
 8005a4e:	0020      	movs	r0, r4
 8005a50:	f001 ff4e 	bl	80078f0 <__ratio>
 8005a54:	2380      	movs	r3, #128	; 0x80
 8005a56:	2200      	movs	r2, #0
 8005a58:	05db      	lsls	r3, r3, #23
 8005a5a:	9008      	str	r0, [sp, #32]
 8005a5c:	9109      	str	r1, [sp, #36]	; 0x24
 8005a5e:	f7fa fcfb 	bl	8000458 <__aeabi_dcmple>
 8005a62:	2800      	cmp	r0, #0
 8005a64:	d100      	bne.n	8005a68 <_strtod_l+0x9e4>
 8005a66:	e07f      	b.n	8005b68 <_strtod_l+0xae4>
 8005a68:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8005a6a:	2b00      	cmp	r3, #0
 8005a6c:	d04b      	beq.n	8005b06 <_strtod_l+0xa82>
 8005a6e:	2200      	movs	r2, #0
 8005a70:	4b8a      	ldr	r3, [pc, #552]	; (8005c9c <_strtod_l+0xc18>)
 8005a72:	9210      	str	r2, [sp, #64]	; 0x40
 8005a74:	9311      	str	r3, [sp, #68]	; 0x44
 8005a76:	4b89      	ldr	r3, [pc, #548]	; (8005c9c <_strtod_l+0xc18>)
 8005a78:	9308      	str	r3, [sp, #32]
 8005a7a:	4a89      	ldr	r2, [pc, #548]	; (8005ca0 <_strtod_l+0xc1c>)
 8005a7c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005a7e:	4013      	ands	r3, r2
 8005a80:	9314      	str	r3, [sp, #80]	; 0x50
 8005a82:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8005a84:	4b87      	ldr	r3, [pc, #540]	; (8005ca4 <_strtod_l+0xc20>)
 8005a86:	429a      	cmp	r2, r3
 8005a88:	d000      	beq.n	8005a8c <_strtod_l+0xa08>
 8005a8a:	e0ba      	b.n	8005c02 <_strtod_l+0xb7e>
 8005a8c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005a8e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005a90:	921a      	str	r2, [sp, #104]	; 0x68
 8005a92:	931b      	str	r3, [sp, #108]	; 0x6c
 8005a94:	4a84      	ldr	r2, [pc, #528]	; (8005ca8 <_strtod_l+0xc24>)
 8005a96:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005a98:	4694      	mov	ip, r2
 8005a9a:	4463      	add	r3, ip
 8005a9c:	001f      	movs	r7, r3
 8005a9e:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8005aa0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005aa2:	0030      	movs	r0, r6
 8005aa4:	0039      	movs	r1, r7
 8005aa6:	920c      	str	r2, [sp, #48]	; 0x30
 8005aa8:	930d      	str	r3, [sp, #52]	; 0x34
 8005aaa:	f001 fe5b 	bl	8007764 <__ulp>
 8005aae:	0002      	movs	r2, r0
 8005ab0:	000b      	movs	r3, r1
 8005ab2:	980c      	ldr	r0, [sp, #48]	; 0x30
 8005ab4:	990d      	ldr	r1, [sp, #52]	; 0x34
 8005ab6:	f7fb fd53 	bl	8001560 <__aeabi_dmul>
 8005aba:	0032      	movs	r2, r6
 8005abc:	003b      	movs	r3, r7
 8005abe:	f7fa fe29 	bl	8000714 <__aeabi_dadd>
 8005ac2:	4a77      	ldr	r2, [pc, #476]	; (8005ca0 <_strtod_l+0xc1c>)
 8005ac4:	4b79      	ldr	r3, [pc, #484]	; (8005cac <_strtod_l+0xc28>)
 8005ac6:	0006      	movs	r6, r0
 8005ac8:	400a      	ands	r2, r1
 8005aca:	429a      	cmp	r2, r3
 8005acc:	d964      	bls.n	8005b98 <_strtod_l+0xb14>
 8005ace:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005ad0:	4a77      	ldr	r2, [pc, #476]	; (8005cb0 <_strtod_l+0xc2c>)
 8005ad2:	4293      	cmp	r3, r2
 8005ad4:	d103      	bne.n	8005ade <_strtod_l+0xa5a>
 8005ad6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005ad8:	3301      	adds	r3, #1
 8005ada:	d100      	bne.n	8005ade <_strtod_l+0xa5a>
 8005adc:	e508      	b.n	80054f0 <_strtod_l+0x46c>
 8005ade:	2601      	movs	r6, #1
 8005ae0:	4f73      	ldr	r7, [pc, #460]	; (8005cb0 <_strtod_l+0xc2c>)
 8005ae2:	4276      	negs	r6, r6
 8005ae4:	9922      	ldr	r1, [sp, #136]	; 0x88
 8005ae6:	9804      	ldr	r0, [sp, #16]
 8005ae8:	f001 fba4 	bl	8007234 <_Bfree>
 8005aec:	990a      	ldr	r1, [sp, #40]	; 0x28
 8005aee:	9804      	ldr	r0, [sp, #16]
 8005af0:	f001 fba0 	bl	8007234 <_Bfree>
 8005af4:	9905      	ldr	r1, [sp, #20]
 8005af6:	9804      	ldr	r0, [sp, #16]
 8005af8:	f001 fb9c 	bl	8007234 <_Bfree>
 8005afc:	0021      	movs	r1, r4
 8005afe:	9804      	ldr	r0, [sp, #16]
 8005b00:	f001 fb98 	bl	8007234 <_Bfree>
 8005b04:	e5f4      	b.n	80056f0 <_strtod_l+0x66c>
 8005b06:	2e00      	cmp	r6, #0
 8005b08:	d11e      	bne.n	8005b48 <_strtod_l+0xac4>
 8005b0a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005b0c:	031b      	lsls	r3, r3, #12
 8005b0e:	d121      	bne.n	8005b54 <_strtod_l+0xad0>
 8005b10:	9808      	ldr	r0, [sp, #32]
 8005b12:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005b14:	2200      	movs	r2, #0
 8005b16:	4b61      	ldr	r3, [pc, #388]	; (8005c9c <_strtod_l+0xc18>)
 8005b18:	f7fa fc94 	bl	8000444 <__aeabi_dcmplt>
 8005b1c:	2800      	cmp	r0, #0
 8005b1e:	d11f      	bne.n	8005b60 <_strtod_l+0xadc>
 8005b20:	9808      	ldr	r0, [sp, #32]
 8005b22:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005b24:	2200      	movs	r2, #0
 8005b26:	4b63      	ldr	r3, [pc, #396]	; (8005cb4 <_strtod_l+0xc30>)
 8005b28:	f7fb fd1a 	bl	8001560 <__aeabi_dmul>
 8005b2c:	0005      	movs	r5, r0
 8005b2e:	9108      	str	r1, [sp, #32]
 8005b30:	2280      	movs	r2, #128	; 0x80
 8005b32:	0612      	lsls	r2, r2, #24
 8005b34:	4694      	mov	ip, r2
 8005b36:	9b08      	ldr	r3, [sp, #32]
 8005b38:	951e      	str	r5, [sp, #120]	; 0x78
 8005b3a:	4463      	add	r3, ip
 8005b3c:	931f      	str	r3, [sp, #124]	; 0x7c
 8005b3e:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8005b40:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8005b42:	9210      	str	r2, [sp, #64]	; 0x40
 8005b44:	9311      	str	r3, [sp, #68]	; 0x44
 8005b46:	e798      	b.n	8005a7a <_strtod_l+0x9f6>
 8005b48:	2e01      	cmp	r6, #1
 8005b4a:	d103      	bne.n	8005b54 <_strtod_l+0xad0>
 8005b4c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005b4e:	2b00      	cmp	r3, #0
 8005b50:	d100      	bne.n	8005b54 <_strtod_l+0xad0>
 8005b52:	e562      	b.n	800561a <_strtod_l+0x596>
 8005b54:	2200      	movs	r2, #0
 8005b56:	4b58      	ldr	r3, [pc, #352]	; (8005cb8 <_strtod_l+0xc34>)
 8005b58:	2500      	movs	r5, #0
 8005b5a:	9210      	str	r2, [sp, #64]	; 0x40
 8005b5c:	9311      	str	r3, [sp, #68]	; 0x44
 8005b5e:	e78a      	b.n	8005a76 <_strtod_l+0x9f2>
 8005b60:	4b54      	ldr	r3, [pc, #336]	; (8005cb4 <_strtod_l+0xc30>)
 8005b62:	9d12      	ldr	r5, [sp, #72]	; 0x48
 8005b64:	9308      	str	r3, [sp, #32]
 8005b66:	e7e3      	b.n	8005b30 <_strtod_l+0xaac>
 8005b68:	4b52      	ldr	r3, [pc, #328]	; (8005cb4 <_strtod_l+0xc30>)
 8005b6a:	9808      	ldr	r0, [sp, #32]
 8005b6c:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005b6e:	2200      	movs	r2, #0
 8005b70:	f7fb fcf6 	bl	8001560 <__aeabi_dmul>
 8005b74:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8005b76:	0005      	movs	r5, r0
 8005b78:	9108      	str	r1, [sp, #32]
 8005b7a:	2b00      	cmp	r3, #0
 8005b7c:	d107      	bne.n	8005b8e <_strtod_l+0xb0a>
 8005b7e:	2380      	movs	r3, #128	; 0x80
 8005b80:	061b      	lsls	r3, r3, #24
 8005b82:	18cb      	adds	r3, r1, r3
 8005b84:	9016      	str	r0, [sp, #88]	; 0x58
 8005b86:	9317      	str	r3, [sp, #92]	; 0x5c
 8005b88:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8005b8a:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8005b8c:	e7d9      	b.n	8005b42 <_strtod_l+0xabe>
 8005b8e:	0002      	movs	r2, r0
 8005b90:	9b08      	ldr	r3, [sp, #32]
 8005b92:	9216      	str	r2, [sp, #88]	; 0x58
 8005b94:	9317      	str	r3, [sp, #92]	; 0x5c
 8005b96:	e7f7      	b.n	8005b88 <_strtod_l+0xb04>
 8005b98:	23d4      	movs	r3, #212	; 0xd4
 8005b9a:	049b      	lsls	r3, r3, #18
 8005b9c:	18cf      	adds	r7, r1, r3
 8005b9e:	9b06      	ldr	r3, [sp, #24]
 8005ba0:	2b00      	cmp	r3, #0
 8005ba2:	d19f      	bne.n	8005ae4 <_strtod_l+0xa60>
 8005ba4:	4b3e      	ldr	r3, [pc, #248]	; (8005ca0 <_strtod_l+0xc1c>)
 8005ba6:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8005ba8:	970c      	str	r7, [sp, #48]	; 0x30
 8005baa:	403b      	ands	r3, r7
 8005bac:	429a      	cmp	r2, r3
 8005bae:	d199      	bne.n	8005ae4 <_strtod_l+0xa60>
 8005bb0:	9908      	ldr	r1, [sp, #32]
 8005bb2:	0028      	movs	r0, r5
 8005bb4:	f7fc faaa 	bl	800210c <__aeabi_d2iz>
 8005bb8:	f7fc fade 	bl	8002178 <__aeabi_i2d>
 8005bbc:	000b      	movs	r3, r1
 8005bbe:	0002      	movs	r2, r0
 8005bc0:	9908      	ldr	r1, [sp, #32]
 8005bc2:	0028      	movs	r0, r5
 8005bc4:	f7fb ff3e 	bl	8001a44 <__aeabi_dsub>
 8005bc8:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8005bca:	9008      	str	r0, [sp, #32]
 8005bcc:	9109      	str	r1, [sp, #36]	; 0x24
 8005bce:	2b00      	cmp	r3, #0
 8005bd0:	d104      	bne.n	8005bdc <_strtod_l+0xb58>
 8005bd2:	2e00      	cmp	r6, #0
 8005bd4:	d102      	bne.n	8005bdc <_strtod_l+0xb58>
 8005bd6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005bd8:	031b      	lsls	r3, r3, #12
 8005bda:	d058      	beq.n	8005c8e <_strtod_l+0xc0a>
 8005bdc:	9808      	ldr	r0, [sp, #32]
 8005bde:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005be0:	4a36      	ldr	r2, [pc, #216]	; (8005cbc <_strtod_l+0xc38>)
 8005be2:	4b37      	ldr	r3, [pc, #220]	; (8005cc0 <_strtod_l+0xc3c>)
 8005be4:	f7fa fc2e 	bl	8000444 <__aeabi_dcmplt>
 8005be8:	2800      	cmp	r0, #0
 8005bea:	d000      	beq.n	8005bee <_strtod_l+0xb6a>
 8005bec:	e489      	b.n	8005502 <_strtod_l+0x47e>
 8005bee:	9808      	ldr	r0, [sp, #32]
 8005bf0:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005bf2:	4a34      	ldr	r2, [pc, #208]	; (8005cc4 <_strtod_l+0xc40>)
 8005bf4:	4b2f      	ldr	r3, [pc, #188]	; (8005cb4 <_strtod_l+0xc30>)
 8005bf6:	f7fa fc39 	bl	800046c <__aeabi_dcmpgt>
 8005bfa:	2800      	cmp	r0, #0
 8005bfc:	d100      	bne.n	8005c00 <_strtod_l+0xb7c>
 8005bfe:	e771      	b.n	8005ae4 <_strtod_l+0xa60>
 8005c00:	e47f      	b.n	8005502 <_strtod_l+0x47e>
 8005c02:	9b06      	ldr	r3, [sp, #24]
 8005c04:	2b00      	cmp	r3, #0
 8005c06:	d02a      	beq.n	8005c5e <_strtod_l+0xbda>
 8005c08:	23d4      	movs	r3, #212	; 0xd4
 8005c0a:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8005c0c:	04db      	lsls	r3, r3, #19
 8005c0e:	429a      	cmp	r2, r3
 8005c10:	d825      	bhi.n	8005c5e <_strtod_l+0xbda>
 8005c12:	4a2d      	ldr	r2, [pc, #180]	; (8005cc8 <_strtod_l+0xc44>)
 8005c14:	4b2d      	ldr	r3, [pc, #180]	; (8005ccc <_strtod_l+0xc48>)
 8005c16:	0028      	movs	r0, r5
 8005c18:	9908      	ldr	r1, [sp, #32]
 8005c1a:	f7fa fc1d 	bl	8000458 <__aeabi_dcmple>
 8005c1e:	2800      	cmp	r0, #0
 8005c20:	d016      	beq.n	8005c50 <_strtod_l+0xbcc>
 8005c22:	0028      	movs	r0, r5
 8005c24:	9908      	ldr	r1, [sp, #32]
 8005c26:	f7fa fc55 	bl	80004d4 <__aeabi_d2uiz>
 8005c2a:	2800      	cmp	r0, #0
 8005c2c:	d100      	bne.n	8005c30 <_strtod_l+0xbac>
 8005c2e:	3001      	adds	r0, #1
 8005c30:	f7fc fadc 	bl	80021ec <__aeabi_ui2d>
 8005c34:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8005c36:	0005      	movs	r5, r0
 8005c38:	9108      	str	r1, [sp, #32]
 8005c3a:	2b00      	cmp	r3, #0
 8005c3c:	d122      	bne.n	8005c84 <_strtod_l+0xc00>
 8005c3e:	2380      	movs	r3, #128	; 0x80
 8005c40:	061b      	lsls	r3, r3, #24
 8005c42:	18cb      	adds	r3, r1, r3
 8005c44:	9018      	str	r0, [sp, #96]	; 0x60
 8005c46:	9319      	str	r3, [sp, #100]	; 0x64
 8005c48:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8005c4a:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8005c4c:	9210      	str	r2, [sp, #64]	; 0x40
 8005c4e:	9311      	str	r3, [sp, #68]	; 0x44
 8005c50:	22d6      	movs	r2, #214	; 0xd6
 8005c52:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005c54:	04d2      	lsls	r2, r2, #19
 8005c56:	189b      	adds	r3, r3, r2
 8005c58:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8005c5a:	1a9b      	subs	r3, r3, r2
 8005c5c:	9311      	str	r3, [sp, #68]	; 0x44
 8005c5e:	980e      	ldr	r0, [sp, #56]	; 0x38
 8005c60:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8005c62:	9e10      	ldr	r6, [sp, #64]	; 0x40
 8005c64:	9f11      	ldr	r7, [sp, #68]	; 0x44
 8005c66:	f001 fd7d 	bl	8007764 <__ulp>
 8005c6a:	0002      	movs	r2, r0
 8005c6c:	000b      	movs	r3, r1
 8005c6e:	0030      	movs	r0, r6
 8005c70:	0039      	movs	r1, r7
 8005c72:	f7fb fc75 	bl	8001560 <__aeabi_dmul>
 8005c76:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005c78:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005c7a:	f7fa fd4b 	bl	8000714 <__aeabi_dadd>
 8005c7e:	0006      	movs	r6, r0
 8005c80:	000f      	movs	r7, r1
 8005c82:	e78c      	b.n	8005b9e <_strtod_l+0xb1a>
 8005c84:	0002      	movs	r2, r0
 8005c86:	9b08      	ldr	r3, [sp, #32]
 8005c88:	9218      	str	r2, [sp, #96]	; 0x60
 8005c8a:	9319      	str	r3, [sp, #100]	; 0x64
 8005c8c:	e7dc      	b.n	8005c48 <_strtod_l+0xbc4>
 8005c8e:	4a0b      	ldr	r2, [pc, #44]	; (8005cbc <_strtod_l+0xc38>)
 8005c90:	4b0f      	ldr	r3, [pc, #60]	; (8005cd0 <_strtod_l+0xc4c>)
 8005c92:	9808      	ldr	r0, [sp, #32]
 8005c94:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005c96:	f7fa fbd5 	bl	8000444 <__aeabi_dcmplt>
 8005c9a:	e7ae      	b.n	8005bfa <_strtod_l+0xb76>
 8005c9c:	3ff00000 	.word	0x3ff00000
 8005ca0:	7ff00000 	.word	0x7ff00000
 8005ca4:	7fe00000 	.word	0x7fe00000
 8005ca8:	fcb00000 	.word	0xfcb00000
 8005cac:	7c9fffff 	.word	0x7c9fffff
 8005cb0:	7fefffff 	.word	0x7fefffff
 8005cb4:	3fe00000 	.word	0x3fe00000
 8005cb8:	bff00000 	.word	0xbff00000
 8005cbc:	94a03595 	.word	0x94a03595
 8005cc0:	3fdfffff 	.word	0x3fdfffff
 8005cc4:	35afe535 	.word	0x35afe535
 8005cc8:	ffc00000 	.word	0xffc00000
 8005ccc:	41dfffff 	.word	0x41dfffff
 8005cd0:	3fcfffff 	.word	0x3fcfffff

08005cd4 <_strtod_r>:
 8005cd4:	4b04      	ldr	r3, [pc, #16]	; (8005ce8 <_strtod_r+0x14>)
 8005cd6:	b510      	push	{r4, lr}
 8005cd8:	681b      	ldr	r3, [r3, #0]
 8005cda:	6a1b      	ldr	r3, [r3, #32]
 8005cdc:	2b00      	cmp	r3, #0
 8005cde:	d100      	bne.n	8005ce2 <_strtod_r+0xe>
 8005ce0:	4b02      	ldr	r3, [pc, #8]	; (8005cec <_strtod_r+0x18>)
 8005ce2:	f7ff f9cf 	bl	8005084 <_strtod_l>
 8005ce6:	bd10      	pop	{r4, pc}
 8005ce8:	20000014 	.word	0x20000014
 8005cec:	20000078 	.word	0x20000078

08005cf0 <_strtol_l.isra.0>:
 8005cf0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005cf2:	001f      	movs	r7, r3
 8005cf4:	000e      	movs	r6, r1
 8005cf6:	b087      	sub	sp, #28
 8005cf8:	9005      	str	r0, [sp, #20]
 8005cfa:	9101      	str	r1, [sp, #4]
 8005cfc:	9202      	str	r2, [sp, #8]
 8005cfe:	980c      	ldr	r0, [sp, #48]	; 0x30
 8005d00:	7834      	ldrb	r4, [r6, #0]
 8005d02:	f001 fa1e 	bl	8007142 <__locale_ctype_ptr_l>
 8005d06:	2208      	movs	r2, #8
 8005d08:	1900      	adds	r0, r0, r4
 8005d0a:	7843      	ldrb	r3, [r0, #1]
 8005d0c:	1c75      	adds	r5, r6, #1
 8005d0e:	4013      	ands	r3, r2
 8005d10:	d136      	bne.n	8005d80 <_strtol_l.isra.0+0x90>
 8005d12:	2c2d      	cmp	r4, #45	; 0x2d
 8005d14:	d136      	bne.n	8005d84 <_strtol_l.isra.0+0x94>
 8005d16:	1cb5      	adds	r5, r6, #2
 8005d18:	7874      	ldrb	r4, [r6, #1]
 8005d1a:	2601      	movs	r6, #1
 8005d1c:	2f00      	cmp	r7, #0
 8005d1e:	d062      	beq.n	8005de6 <_strtol_l.isra.0+0xf6>
 8005d20:	2f10      	cmp	r7, #16
 8005d22:	d109      	bne.n	8005d38 <_strtol_l.isra.0+0x48>
 8005d24:	2c30      	cmp	r4, #48	; 0x30
 8005d26:	d107      	bne.n	8005d38 <_strtol_l.isra.0+0x48>
 8005d28:	2220      	movs	r2, #32
 8005d2a:	782b      	ldrb	r3, [r5, #0]
 8005d2c:	4393      	bics	r3, r2
 8005d2e:	2b58      	cmp	r3, #88	; 0x58
 8005d30:	d154      	bne.n	8005ddc <_strtol_l.isra.0+0xec>
 8005d32:	2710      	movs	r7, #16
 8005d34:	786c      	ldrb	r4, [r5, #1]
 8005d36:	3502      	adds	r5, #2
 8005d38:	4b2d      	ldr	r3, [pc, #180]	; (8005df0 <_strtol_l.isra.0+0x100>)
 8005d3a:	0039      	movs	r1, r7
 8005d3c:	18f3      	adds	r3, r6, r3
 8005d3e:	0018      	movs	r0, r3
 8005d40:	9303      	str	r3, [sp, #12]
 8005d42:	f7fa fa79 	bl	8000238 <__aeabi_uidivmod>
 8005d46:	9104      	str	r1, [sp, #16]
 8005d48:	2101      	movs	r1, #1
 8005d4a:	2300      	movs	r3, #0
 8005d4c:	4249      	negs	r1, r1
 8005d4e:	0002      	movs	r2, r0
 8005d50:	468c      	mov	ip, r1
 8005d52:	0018      	movs	r0, r3
 8005d54:	0021      	movs	r1, r4
 8005d56:	3930      	subs	r1, #48	; 0x30
 8005d58:	2909      	cmp	r1, #9
 8005d5a:	d81a      	bhi.n	8005d92 <_strtol_l.isra.0+0xa2>
 8005d5c:	000c      	movs	r4, r1
 8005d5e:	42a7      	cmp	r7, r4
 8005d60:	dd23      	ble.n	8005daa <_strtol_l.isra.0+0xba>
 8005d62:	1c59      	adds	r1, r3, #1
 8005d64:	d009      	beq.n	8005d7a <_strtol_l.isra.0+0x8a>
 8005d66:	4663      	mov	r3, ip
 8005d68:	4282      	cmp	r2, r0
 8005d6a:	d306      	bcc.n	8005d7a <_strtol_l.isra.0+0x8a>
 8005d6c:	d102      	bne.n	8005d74 <_strtol_l.isra.0+0x84>
 8005d6e:	9904      	ldr	r1, [sp, #16]
 8005d70:	42a1      	cmp	r1, r4
 8005d72:	db02      	blt.n	8005d7a <_strtol_l.isra.0+0x8a>
 8005d74:	2301      	movs	r3, #1
 8005d76:	4378      	muls	r0, r7
 8005d78:	1820      	adds	r0, r4, r0
 8005d7a:	782c      	ldrb	r4, [r5, #0]
 8005d7c:	3501      	adds	r5, #1
 8005d7e:	e7e9      	b.n	8005d54 <_strtol_l.isra.0+0x64>
 8005d80:	002e      	movs	r6, r5
 8005d82:	e7bc      	b.n	8005cfe <_strtol_l.isra.0+0xe>
 8005d84:	2c2b      	cmp	r4, #43	; 0x2b
 8005d86:	d001      	beq.n	8005d8c <_strtol_l.isra.0+0x9c>
 8005d88:	001e      	movs	r6, r3
 8005d8a:	e7c7      	b.n	8005d1c <_strtol_l.isra.0+0x2c>
 8005d8c:	1cb5      	adds	r5, r6, #2
 8005d8e:	7874      	ldrb	r4, [r6, #1]
 8005d90:	e7fa      	b.n	8005d88 <_strtol_l.isra.0+0x98>
 8005d92:	0021      	movs	r1, r4
 8005d94:	3941      	subs	r1, #65	; 0x41
 8005d96:	2919      	cmp	r1, #25
 8005d98:	d801      	bhi.n	8005d9e <_strtol_l.isra.0+0xae>
 8005d9a:	3c37      	subs	r4, #55	; 0x37
 8005d9c:	e7df      	b.n	8005d5e <_strtol_l.isra.0+0x6e>
 8005d9e:	0021      	movs	r1, r4
 8005da0:	3961      	subs	r1, #97	; 0x61
 8005da2:	2919      	cmp	r1, #25
 8005da4:	d801      	bhi.n	8005daa <_strtol_l.isra.0+0xba>
 8005da6:	3c57      	subs	r4, #87	; 0x57
 8005da8:	e7d9      	b.n	8005d5e <_strtol_l.isra.0+0x6e>
 8005daa:	1c5a      	adds	r2, r3, #1
 8005dac:	d108      	bne.n	8005dc0 <_strtol_l.isra.0+0xd0>
 8005dae:	9a05      	ldr	r2, [sp, #20]
 8005db0:	3323      	adds	r3, #35	; 0x23
 8005db2:	6013      	str	r3, [r2, #0]
 8005db4:	9b02      	ldr	r3, [sp, #8]
 8005db6:	9803      	ldr	r0, [sp, #12]
 8005db8:	2b00      	cmp	r3, #0
 8005dba:	d109      	bne.n	8005dd0 <_strtol_l.isra.0+0xe0>
 8005dbc:	b007      	add	sp, #28
 8005dbe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005dc0:	2e00      	cmp	r6, #0
 8005dc2:	d000      	beq.n	8005dc6 <_strtol_l.isra.0+0xd6>
 8005dc4:	4240      	negs	r0, r0
 8005dc6:	9a02      	ldr	r2, [sp, #8]
 8005dc8:	2a00      	cmp	r2, #0
 8005dca:	d0f7      	beq.n	8005dbc <_strtol_l.isra.0+0xcc>
 8005dcc:	2b00      	cmp	r3, #0
 8005dce:	d001      	beq.n	8005dd4 <_strtol_l.isra.0+0xe4>
 8005dd0:	1e6b      	subs	r3, r5, #1
 8005dd2:	9301      	str	r3, [sp, #4]
 8005dd4:	9b02      	ldr	r3, [sp, #8]
 8005dd6:	9a01      	ldr	r2, [sp, #4]
 8005dd8:	601a      	str	r2, [r3, #0]
 8005dda:	e7ef      	b.n	8005dbc <_strtol_l.isra.0+0xcc>
 8005ddc:	2430      	movs	r4, #48	; 0x30
 8005dde:	2f00      	cmp	r7, #0
 8005de0:	d1aa      	bne.n	8005d38 <_strtol_l.isra.0+0x48>
 8005de2:	2708      	movs	r7, #8
 8005de4:	e7a8      	b.n	8005d38 <_strtol_l.isra.0+0x48>
 8005de6:	2c30      	cmp	r4, #48	; 0x30
 8005de8:	d09e      	beq.n	8005d28 <_strtol_l.isra.0+0x38>
 8005dea:	270a      	movs	r7, #10
 8005dec:	e7a4      	b.n	8005d38 <_strtol_l.isra.0+0x48>
 8005dee:	46c0      	nop			; (mov r8, r8)
 8005df0:	7fffffff 	.word	0x7fffffff

08005df4 <_strtol_r>:
 8005df4:	b513      	push	{r0, r1, r4, lr}
 8005df6:	4c05      	ldr	r4, [pc, #20]	; (8005e0c <_strtol_r+0x18>)
 8005df8:	6824      	ldr	r4, [r4, #0]
 8005dfa:	6a24      	ldr	r4, [r4, #32]
 8005dfc:	2c00      	cmp	r4, #0
 8005dfe:	d100      	bne.n	8005e02 <_strtol_r+0xe>
 8005e00:	4c03      	ldr	r4, [pc, #12]	; (8005e10 <_strtol_r+0x1c>)
 8005e02:	9400      	str	r4, [sp, #0]
 8005e04:	f7ff ff74 	bl	8005cf0 <_strtol_l.isra.0>
 8005e08:	bd16      	pop	{r1, r2, r4, pc}
 8005e0a:	46c0      	nop			; (mov r8, r8)
 8005e0c:	20000014 	.word	0x20000014
 8005e10:	20000078 	.word	0x20000078

08005e14 <quorem>:
 8005e14:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005e16:	6903      	ldr	r3, [r0, #16]
 8005e18:	690c      	ldr	r4, [r1, #16]
 8005e1a:	b089      	sub	sp, #36	; 0x24
 8005e1c:	0007      	movs	r7, r0
 8005e1e:	9105      	str	r1, [sp, #20]
 8005e20:	2600      	movs	r6, #0
 8005e22:	42a3      	cmp	r3, r4
 8005e24:	db65      	blt.n	8005ef2 <quorem+0xde>
 8005e26:	000b      	movs	r3, r1
 8005e28:	3c01      	subs	r4, #1
 8005e2a:	3314      	adds	r3, #20
 8005e2c:	00a5      	lsls	r5, r4, #2
 8005e2e:	9303      	str	r3, [sp, #12]
 8005e30:	195b      	adds	r3, r3, r5
 8005e32:	9304      	str	r3, [sp, #16]
 8005e34:	0003      	movs	r3, r0
 8005e36:	3314      	adds	r3, #20
 8005e38:	9302      	str	r3, [sp, #8]
 8005e3a:	195d      	adds	r5, r3, r5
 8005e3c:	9b04      	ldr	r3, [sp, #16]
 8005e3e:	6828      	ldr	r0, [r5, #0]
 8005e40:	681b      	ldr	r3, [r3, #0]
 8005e42:	1c59      	adds	r1, r3, #1
 8005e44:	9301      	str	r3, [sp, #4]
 8005e46:	f7fa f971 	bl	800012c <__udivsi3>
 8005e4a:	9001      	str	r0, [sp, #4]
 8005e4c:	42b0      	cmp	r0, r6
 8005e4e:	d029      	beq.n	8005ea4 <quorem+0x90>
 8005e50:	9b03      	ldr	r3, [sp, #12]
 8005e52:	9802      	ldr	r0, [sp, #8]
 8005e54:	469c      	mov	ip, r3
 8005e56:	9606      	str	r6, [sp, #24]
 8005e58:	4662      	mov	r2, ip
 8005e5a:	ca08      	ldmia	r2!, {r3}
 8005e5c:	4694      	mov	ip, r2
 8005e5e:	9a01      	ldr	r2, [sp, #4]
 8005e60:	b299      	uxth	r1, r3
 8005e62:	4351      	muls	r1, r2
 8005e64:	0c1b      	lsrs	r3, r3, #16
 8005e66:	4353      	muls	r3, r2
 8005e68:	1989      	adds	r1, r1, r6
 8005e6a:	0c0a      	lsrs	r2, r1, #16
 8005e6c:	189b      	adds	r3, r3, r2
 8005e6e:	9307      	str	r3, [sp, #28]
 8005e70:	0c1e      	lsrs	r6, r3, #16
 8005e72:	6803      	ldr	r3, [r0, #0]
 8005e74:	b289      	uxth	r1, r1
 8005e76:	b29a      	uxth	r2, r3
 8005e78:	9b06      	ldr	r3, [sp, #24]
 8005e7a:	18d2      	adds	r2, r2, r3
 8005e7c:	6803      	ldr	r3, [r0, #0]
 8005e7e:	1a52      	subs	r2, r2, r1
 8005e80:	0c19      	lsrs	r1, r3, #16
 8005e82:	466b      	mov	r3, sp
 8005e84:	8b9b      	ldrh	r3, [r3, #28]
 8005e86:	1acb      	subs	r3, r1, r3
 8005e88:	1411      	asrs	r1, r2, #16
 8005e8a:	185b      	adds	r3, r3, r1
 8005e8c:	1419      	asrs	r1, r3, #16
 8005e8e:	b292      	uxth	r2, r2
 8005e90:	041b      	lsls	r3, r3, #16
 8005e92:	431a      	orrs	r2, r3
 8005e94:	9b04      	ldr	r3, [sp, #16]
 8005e96:	9106      	str	r1, [sp, #24]
 8005e98:	c004      	stmia	r0!, {r2}
 8005e9a:	4563      	cmp	r3, ip
 8005e9c:	d2dc      	bcs.n	8005e58 <quorem+0x44>
 8005e9e:	682b      	ldr	r3, [r5, #0]
 8005ea0:	2b00      	cmp	r3, #0
 8005ea2:	d02d      	beq.n	8005f00 <quorem+0xec>
 8005ea4:	9905      	ldr	r1, [sp, #20]
 8005ea6:	0038      	movs	r0, r7
 8005ea8:	f001 fbde 	bl	8007668 <__mcmp>
 8005eac:	2800      	cmp	r0, #0
 8005eae:	db1f      	blt.n	8005ef0 <quorem+0xdc>
 8005eb0:	2500      	movs	r5, #0
 8005eb2:	9b01      	ldr	r3, [sp, #4]
 8005eb4:	9802      	ldr	r0, [sp, #8]
 8005eb6:	3301      	adds	r3, #1
 8005eb8:	9903      	ldr	r1, [sp, #12]
 8005eba:	9301      	str	r3, [sp, #4]
 8005ebc:	6802      	ldr	r2, [r0, #0]
 8005ebe:	c908      	ldmia	r1!, {r3}
 8005ec0:	b292      	uxth	r2, r2
 8005ec2:	1955      	adds	r5, r2, r5
 8005ec4:	b29a      	uxth	r2, r3
 8005ec6:	1aaa      	subs	r2, r5, r2
 8005ec8:	6805      	ldr	r5, [r0, #0]
 8005eca:	0c1b      	lsrs	r3, r3, #16
 8005ecc:	0c2d      	lsrs	r5, r5, #16
 8005ece:	1aeb      	subs	r3, r5, r3
 8005ed0:	1415      	asrs	r5, r2, #16
 8005ed2:	195b      	adds	r3, r3, r5
 8005ed4:	141d      	asrs	r5, r3, #16
 8005ed6:	b292      	uxth	r2, r2
 8005ed8:	041b      	lsls	r3, r3, #16
 8005eda:	4313      	orrs	r3, r2
 8005edc:	c008      	stmia	r0!, {r3}
 8005ede:	9b04      	ldr	r3, [sp, #16]
 8005ee0:	428b      	cmp	r3, r1
 8005ee2:	d2eb      	bcs.n	8005ebc <quorem+0xa8>
 8005ee4:	9a02      	ldr	r2, [sp, #8]
 8005ee6:	00a3      	lsls	r3, r4, #2
 8005ee8:	18d3      	adds	r3, r2, r3
 8005eea:	681a      	ldr	r2, [r3, #0]
 8005eec:	2a00      	cmp	r2, #0
 8005eee:	d011      	beq.n	8005f14 <quorem+0x100>
 8005ef0:	9e01      	ldr	r6, [sp, #4]
 8005ef2:	0030      	movs	r0, r6
 8005ef4:	b009      	add	sp, #36	; 0x24
 8005ef6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005ef8:	682b      	ldr	r3, [r5, #0]
 8005efa:	2b00      	cmp	r3, #0
 8005efc:	d104      	bne.n	8005f08 <quorem+0xf4>
 8005efe:	3c01      	subs	r4, #1
 8005f00:	9b02      	ldr	r3, [sp, #8]
 8005f02:	3d04      	subs	r5, #4
 8005f04:	42ab      	cmp	r3, r5
 8005f06:	d3f7      	bcc.n	8005ef8 <quorem+0xe4>
 8005f08:	613c      	str	r4, [r7, #16]
 8005f0a:	e7cb      	b.n	8005ea4 <quorem+0x90>
 8005f0c:	681a      	ldr	r2, [r3, #0]
 8005f0e:	2a00      	cmp	r2, #0
 8005f10:	d104      	bne.n	8005f1c <quorem+0x108>
 8005f12:	3c01      	subs	r4, #1
 8005f14:	9a02      	ldr	r2, [sp, #8]
 8005f16:	3b04      	subs	r3, #4
 8005f18:	429a      	cmp	r2, r3
 8005f1a:	d3f7      	bcc.n	8005f0c <quorem+0xf8>
 8005f1c:	613c      	str	r4, [r7, #16]
 8005f1e:	e7e7      	b.n	8005ef0 <quorem+0xdc>

08005f20 <_dtoa_r>:
 8005f20:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005f22:	0016      	movs	r6, r2
 8005f24:	001f      	movs	r7, r3
 8005f26:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8005f28:	b09b      	sub	sp, #108	; 0x6c
 8005f2a:	9002      	str	r0, [sp, #8]
 8005f2c:	9d23      	ldr	r5, [sp, #140]	; 0x8c
 8005f2e:	9606      	str	r6, [sp, #24]
 8005f30:	9707      	str	r7, [sp, #28]
 8005f32:	2c00      	cmp	r4, #0
 8005f34:	d108      	bne.n	8005f48 <_dtoa_r+0x28>
 8005f36:	2010      	movs	r0, #16
 8005f38:	f001 f914 	bl	8007164 <malloc>
 8005f3c:	9b02      	ldr	r3, [sp, #8]
 8005f3e:	6258      	str	r0, [r3, #36]	; 0x24
 8005f40:	6044      	str	r4, [r0, #4]
 8005f42:	6084      	str	r4, [r0, #8]
 8005f44:	6004      	str	r4, [r0, #0]
 8005f46:	60c4      	str	r4, [r0, #12]
 8005f48:	9b02      	ldr	r3, [sp, #8]
 8005f4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f4c:	6819      	ldr	r1, [r3, #0]
 8005f4e:	2900      	cmp	r1, #0
 8005f50:	d00b      	beq.n	8005f6a <_dtoa_r+0x4a>
 8005f52:	685a      	ldr	r2, [r3, #4]
 8005f54:	2301      	movs	r3, #1
 8005f56:	4093      	lsls	r3, r2
 8005f58:	604a      	str	r2, [r1, #4]
 8005f5a:	608b      	str	r3, [r1, #8]
 8005f5c:	9802      	ldr	r0, [sp, #8]
 8005f5e:	f001 f969 	bl	8007234 <_Bfree>
 8005f62:	2200      	movs	r2, #0
 8005f64:	9b02      	ldr	r3, [sp, #8]
 8005f66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f68:	601a      	str	r2, [r3, #0]
 8005f6a:	2f00      	cmp	r7, #0
 8005f6c:	da20      	bge.n	8005fb0 <_dtoa_r+0x90>
 8005f6e:	2301      	movs	r3, #1
 8005f70:	602b      	str	r3, [r5, #0]
 8005f72:	007b      	lsls	r3, r7, #1
 8005f74:	085b      	lsrs	r3, r3, #1
 8005f76:	9307      	str	r3, [sp, #28]
 8005f78:	9c07      	ldr	r4, [sp, #28]
 8005f7a:	4bb2      	ldr	r3, [pc, #712]	; (8006244 <_dtoa_r+0x324>)
 8005f7c:	0022      	movs	r2, r4
 8005f7e:	9317      	str	r3, [sp, #92]	; 0x5c
 8005f80:	401a      	ands	r2, r3
 8005f82:	429a      	cmp	r2, r3
 8005f84:	d117      	bne.n	8005fb6 <_dtoa_r+0x96>
 8005f86:	4bb0      	ldr	r3, [pc, #704]	; (8006248 <_dtoa_r+0x328>)
 8005f88:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8005f8a:	6013      	str	r3, [r2, #0]
 8005f8c:	9b06      	ldr	r3, [sp, #24]
 8005f8e:	2b00      	cmp	r3, #0
 8005f90:	d103      	bne.n	8005f9a <_dtoa_r+0x7a>
 8005f92:	0324      	lsls	r4, r4, #12
 8005f94:	d101      	bne.n	8005f9a <_dtoa_r+0x7a>
 8005f96:	f000 fd87 	bl	8006aa8 <_dtoa_r+0xb88>
 8005f9a:	4bac      	ldr	r3, [pc, #688]	; (800624c <_dtoa_r+0x32c>)
 8005f9c:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8005f9e:	9308      	str	r3, [sp, #32]
 8005fa0:	2a00      	cmp	r2, #0
 8005fa2:	d002      	beq.n	8005faa <_dtoa_r+0x8a>
 8005fa4:	4baa      	ldr	r3, [pc, #680]	; (8006250 <_dtoa_r+0x330>)
 8005fa6:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8005fa8:	6013      	str	r3, [r2, #0]
 8005faa:	9808      	ldr	r0, [sp, #32]
 8005fac:	b01b      	add	sp, #108	; 0x6c
 8005fae:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005fb0:	2300      	movs	r3, #0
 8005fb2:	602b      	str	r3, [r5, #0]
 8005fb4:	e7e0      	b.n	8005f78 <_dtoa_r+0x58>
 8005fb6:	9e06      	ldr	r6, [sp, #24]
 8005fb8:	9f07      	ldr	r7, [sp, #28]
 8005fba:	2200      	movs	r2, #0
 8005fbc:	2300      	movs	r3, #0
 8005fbe:	0030      	movs	r0, r6
 8005fc0:	0039      	movs	r1, r7
 8005fc2:	f7fa fa39 	bl	8000438 <__aeabi_dcmpeq>
 8005fc6:	1e05      	subs	r5, r0, #0
 8005fc8:	d00b      	beq.n	8005fe2 <_dtoa_r+0xc2>
 8005fca:	2301      	movs	r3, #1
 8005fcc:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8005fce:	6013      	str	r3, [r2, #0]
 8005fd0:	4ba0      	ldr	r3, [pc, #640]	; (8006254 <_dtoa_r+0x334>)
 8005fd2:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8005fd4:	9308      	str	r3, [sp, #32]
 8005fd6:	2a00      	cmp	r2, #0
 8005fd8:	d0e7      	beq.n	8005faa <_dtoa_r+0x8a>
 8005fda:	4a9f      	ldr	r2, [pc, #636]	; (8006258 <_dtoa_r+0x338>)
 8005fdc:	9924      	ldr	r1, [sp, #144]	; 0x90
 8005fde:	600a      	str	r2, [r1, #0]
 8005fe0:	e7e3      	b.n	8005faa <_dtoa_r+0x8a>
 8005fe2:	ab18      	add	r3, sp, #96	; 0x60
 8005fe4:	9301      	str	r3, [sp, #4]
 8005fe6:	ab19      	add	r3, sp, #100	; 0x64
 8005fe8:	9300      	str	r3, [sp, #0]
 8005fea:	0032      	movs	r2, r6
 8005fec:	003b      	movs	r3, r7
 8005fee:	9802      	ldr	r0, [sp, #8]
 8005ff0:	f001 fc2a 	bl	8007848 <__d2b>
 8005ff4:	0063      	lsls	r3, r4, #1
 8005ff6:	9003      	str	r0, [sp, #12]
 8005ff8:	0d5b      	lsrs	r3, r3, #21
 8005ffa:	d074      	beq.n	80060e6 <_dtoa_r+0x1c6>
 8005ffc:	033a      	lsls	r2, r7, #12
 8005ffe:	4c97      	ldr	r4, [pc, #604]	; (800625c <_dtoa_r+0x33c>)
 8006000:	0b12      	lsrs	r2, r2, #12
 8006002:	4314      	orrs	r4, r2
 8006004:	0021      	movs	r1, r4
 8006006:	4a96      	ldr	r2, [pc, #600]	; (8006260 <_dtoa_r+0x340>)
 8006008:	0030      	movs	r0, r6
 800600a:	9516      	str	r5, [sp, #88]	; 0x58
 800600c:	189e      	adds	r6, r3, r2
 800600e:	2200      	movs	r2, #0
 8006010:	4b94      	ldr	r3, [pc, #592]	; (8006264 <_dtoa_r+0x344>)
 8006012:	f7fb fd17 	bl	8001a44 <__aeabi_dsub>
 8006016:	4a94      	ldr	r2, [pc, #592]	; (8006268 <_dtoa_r+0x348>)
 8006018:	4b94      	ldr	r3, [pc, #592]	; (800626c <_dtoa_r+0x34c>)
 800601a:	f7fb faa1 	bl	8001560 <__aeabi_dmul>
 800601e:	4a94      	ldr	r2, [pc, #592]	; (8006270 <_dtoa_r+0x350>)
 8006020:	4b94      	ldr	r3, [pc, #592]	; (8006274 <_dtoa_r+0x354>)
 8006022:	f7fa fb77 	bl	8000714 <__aeabi_dadd>
 8006026:	0004      	movs	r4, r0
 8006028:	0030      	movs	r0, r6
 800602a:	000d      	movs	r5, r1
 800602c:	f7fc f8a4 	bl	8002178 <__aeabi_i2d>
 8006030:	4a91      	ldr	r2, [pc, #580]	; (8006278 <_dtoa_r+0x358>)
 8006032:	4b92      	ldr	r3, [pc, #584]	; (800627c <_dtoa_r+0x35c>)
 8006034:	f7fb fa94 	bl	8001560 <__aeabi_dmul>
 8006038:	0002      	movs	r2, r0
 800603a:	000b      	movs	r3, r1
 800603c:	0020      	movs	r0, r4
 800603e:	0029      	movs	r1, r5
 8006040:	f7fa fb68 	bl	8000714 <__aeabi_dadd>
 8006044:	0004      	movs	r4, r0
 8006046:	000d      	movs	r5, r1
 8006048:	f7fc f860 	bl	800210c <__aeabi_d2iz>
 800604c:	2200      	movs	r2, #0
 800604e:	0007      	movs	r7, r0
 8006050:	2300      	movs	r3, #0
 8006052:	0020      	movs	r0, r4
 8006054:	0029      	movs	r1, r5
 8006056:	f7fa f9f5 	bl	8000444 <__aeabi_dcmplt>
 800605a:	2800      	cmp	r0, #0
 800605c:	d009      	beq.n	8006072 <_dtoa_r+0x152>
 800605e:	0038      	movs	r0, r7
 8006060:	f7fc f88a 	bl	8002178 <__aeabi_i2d>
 8006064:	002b      	movs	r3, r5
 8006066:	0022      	movs	r2, r4
 8006068:	f7fa f9e6 	bl	8000438 <__aeabi_dcmpeq>
 800606c:	4243      	negs	r3, r0
 800606e:	4158      	adcs	r0, r3
 8006070:	1a3f      	subs	r7, r7, r0
 8006072:	2301      	movs	r3, #1
 8006074:	9314      	str	r3, [sp, #80]	; 0x50
 8006076:	2f16      	cmp	r7, #22
 8006078:	d80d      	bhi.n	8006096 <_dtoa_r+0x176>
 800607a:	4981      	ldr	r1, [pc, #516]	; (8006280 <_dtoa_r+0x360>)
 800607c:	00fb      	lsls	r3, r7, #3
 800607e:	18c9      	adds	r1, r1, r3
 8006080:	6808      	ldr	r0, [r1, #0]
 8006082:	6849      	ldr	r1, [r1, #4]
 8006084:	9a06      	ldr	r2, [sp, #24]
 8006086:	9b07      	ldr	r3, [sp, #28]
 8006088:	f7fa f9f0 	bl	800046c <__aeabi_dcmpgt>
 800608c:	2800      	cmp	r0, #0
 800608e:	d046      	beq.n	800611e <_dtoa_r+0x1fe>
 8006090:	2300      	movs	r3, #0
 8006092:	3f01      	subs	r7, #1
 8006094:	9314      	str	r3, [sp, #80]	; 0x50
 8006096:	9b18      	ldr	r3, [sp, #96]	; 0x60
 8006098:	1b9e      	subs	r6, r3, r6
 800609a:	2300      	movs	r3, #0
 800609c:	930a      	str	r3, [sp, #40]	; 0x28
 800609e:	0033      	movs	r3, r6
 80060a0:	3b01      	subs	r3, #1
 80060a2:	930b      	str	r3, [sp, #44]	; 0x2c
 80060a4:	d504      	bpl.n	80060b0 <_dtoa_r+0x190>
 80060a6:	2301      	movs	r3, #1
 80060a8:	1b9b      	subs	r3, r3, r6
 80060aa:	930a      	str	r3, [sp, #40]	; 0x28
 80060ac:	2300      	movs	r3, #0
 80060ae:	930b      	str	r3, [sp, #44]	; 0x2c
 80060b0:	2f00      	cmp	r7, #0
 80060b2:	db36      	blt.n	8006122 <_dtoa_r+0x202>
 80060b4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80060b6:	9711      	str	r7, [sp, #68]	; 0x44
 80060b8:	19db      	adds	r3, r3, r7
 80060ba:	930b      	str	r3, [sp, #44]	; 0x2c
 80060bc:	2300      	movs	r3, #0
 80060be:	9304      	str	r3, [sp, #16]
 80060c0:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80060c2:	2401      	movs	r4, #1
 80060c4:	2b09      	cmp	r3, #9
 80060c6:	d900      	bls.n	80060ca <_dtoa_r+0x1aa>
 80060c8:	e084      	b.n	80061d4 <_dtoa_r+0x2b4>
 80060ca:	2b05      	cmp	r3, #5
 80060cc:	dd02      	ble.n	80060d4 <_dtoa_r+0x1b4>
 80060ce:	2400      	movs	r4, #0
 80060d0:	3b04      	subs	r3, #4
 80060d2:	9320      	str	r3, [sp, #128]	; 0x80
 80060d4:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80060d6:	1e98      	subs	r0, r3, #2
 80060d8:	2803      	cmp	r0, #3
 80060da:	d900      	bls.n	80060de <_dtoa_r+0x1be>
 80060dc:	e084      	b.n	80061e8 <_dtoa_r+0x2c8>
 80060de:	f7fa f81b 	bl	8000118 <__gnu_thumb1_case_uqi>
 80060e2:	7775      	.short	0x7775
 80060e4:	6a28      	.short	0x6a28
 80060e6:	9b18      	ldr	r3, [sp, #96]	; 0x60
 80060e8:	9a19      	ldr	r2, [sp, #100]	; 0x64
 80060ea:	189e      	adds	r6, r3, r2
 80060ec:	4b65      	ldr	r3, [pc, #404]	; (8006284 <_dtoa_r+0x364>)
 80060ee:	18f2      	adds	r2, r6, r3
 80060f0:	2a20      	cmp	r2, #32
 80060f2:	dd0f      	ble.n	8006114 <_dtoa_r+0x1f4>
 80060f4:	2340      	movs	r3, #64	; 0x40
 80060f6:	1a9b      	subs	r3, r3, r2
 80060f8:	409c      	lsls	r4, r3
 80060fa:	4b63      	ldr	r3, [pc, #396]	; (8006288 <_dtoa_r+0x368>)
 80060fc:	9806      	ldr	r0, [sp, #24]
 80060fe:	18f3      	adds	r3, r6, r3
 8006100:	40d8      	lsrs	r0, r3
 8006102:	4320      	orrs	r0, r4
 8006104:	f7fc f872 	bl	80021ec <__aeabi_ui2d>
 8006108:	2301      	movs	r3, #1
 800610a:	4c60      	ldr	r4, [pc, #384]	; (800628c <_dtoa_r+0x36c>)
 800610c:	3e01      	subs	r6, #1
 800610e:	1909      	adds	r1, r1, r4
 8006110:	9316      	str	r3, [sp, #88]	; 0x58
 8006112:	e77c      	b.n	800600e <_dtoa_r+0xee>
 8006114:	2320      	movs	r3, #32
 8006116:	9806      	ldr	r0, [sp, #24]
 8006118:	1a9b      	subs	r3, r3, r2
 800611a:	4098      	lsls	r0, r3
 800611c:	e7f2      	b.n	8006104 <_dtoa_r+0x1e4>
 800611e:	9014      	str	r0, [sp, #80]	; 0x50
 8006120:	e7b9      	b.n	8006096 <_dtoa_r+0x176>
 8006122:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006124:	1bdb      	subs	r3, r3, r7
 8006126:	930a      	str	r3, [sp, #40]	; 0x28
 8006128:	427b      	negs	r3, r7
 800612a:	9304      	str	r3, [sp, #16]
 800612c:	2300      	movs	r3, #0
 800612e:	9311      	str	r3, [sp, #68]	; 0x44
 8006130:	e7c6      	b.n	80060c0 <_dtoa_r+0x1a0>
 8006132:	2301      	movs	r3, #1
 8006134:	930d      	str	r3, [sp, #52]	; 0x34
 8006136:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006138:	2b00      	cmp	r3, #0
 800613a:	dd59      	ble.n	80061f0 <_dtoa_r+0x2d0>
 800613c:	930c      	str	r3, [sp, #48]	; 0x30
 800613e:	9309      	str	r3, [sp, #36]	; 0x24
 8006140:	9a02      	ldr	r2, [sp, #8]
 8006142:	6a55      	ldr	r5, [r2, #36]	; 0x24
 8006144:	2200      	movs	r2, #0
 8006146:	606a      	str	r2, [r5, #4]
 8006148:	3204      	adds	r2, #4
 800614a:	0010      	movs	r0, r2
 800614c:	3014      	adds	r0, #20
 800614e:	6869      	ldr	r1, [r5, #4]
 8006150:	4298      	cmp	r0, r3
 8006152:	d952      	bls.n	80061fa <_dtoa_r+0x2da>
 8006154:	9802      	ldr	r0, [sp, #8]
 8006156:	f001 f835 	bl	80071c4 <_Balloc>
 800615a:	9b02      	ldr	r3, [sp, #8]
 800615c:	6028      	str	r0, [r5, #0]
 800615e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006160:	681b      	ldr	r3, [r3, #0]
 8006162:	9308      	str	r3, [sp, #32]
 8006164:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006166:	2b0e      	cmp	r3, #14
 8006168:	d900      	bls.n	800616c <_dtoa_r+0x24c>
 800616a:	e10a      	b.n	8006382 <_dtoa_r+0x462>
 800616c:	2c00      	cmp	r4, #0
 800616e:	d100      	bne.n	8006172 <_dtoa_r+0x252>
 8006170:	e107      	b.n	8006382 <_dtoa_r+0x462>
 8006172:	9b06      	ldr	r3, [sp, #24]
 8006174:	9c07      	ldr	r4, [sp, #28]
 8006176:	9312      	str	r3, [sp, #72]	; 0x48
 8006178:	9413      	str	r4, [sp, #76]	; 0x4c
 800617a:	2f00      	cmp	r7, #0
 800617c:	dc00      	bgt.n	8006180 <_dtoa_r+0x260>
 800617e:	e089      	b.n	8006294 <_dtoa_r+0x374>
 8006180:	210f      	movs	r1, #15
 8006182:	003a      	movs	r2, r7
 8006184:	4b3e      	ldr	r3, [pc, #248]	; (8006280 <_dtoa_r+0x360>)
 8006186:	400a      	ands	r2, r1
 8006188:	00d2      	lsls	r2, r2, #3
 800618a:	189b      	adds	r3, r3, r2
 800618c:	681d      	ldr	r5, [r3, #0]
 800618e:	685e      	ldr	r6, [r3, #4]
 8006190:	2302      	movs	r3, #2
 8006192:	113c      	asrs	r4, r7, #4
 8006194:	930e      	str	r3, [sp, #56]	; 0x38
 8006196:	06e3      	lsls	r3, r4, #27
 8006198:	d50b      	bpl.n	80061b2 <_dtoa_r+0x292>
 800619a:	4b3d      	ldr	r3, [pc, #244]	; (8006290 <_dtoa_r+0x370>)
 800619c:	400c      	ands	r4, r1
 800619e:	6a1a      	ldr	r2, [r3, #32]
 80061a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80061a2:	9812      	ldr	r0, [sp, #72]	; 0x48
 80061a4:	9913      	ldr	r1, [sp, #76]	; 0x4c
 80061a6:	f7fa fdd1 	bl	8000d4c <__aeabi_ddiv>
 80061aa:	2303      	movs	r3, #3
 80061ac:	9006      	str	r0, [sp, #24]
 80061ae:	9107      	str	r1, [sp, #28]
 80061b0:	930e      	str	r3, [sp, #56]	; 0x38
 80061b2:	2300      	movs	r3, #0
 80061b4:	e03a      	b.n	800622c <_dtoa_r+0x30c>
 80061b6:	2301      	movs	r3, #1
 80061b8:	930d      	str	r3, [sp, #52]	; 0x34
 80061ba:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80061bc:	18fb      	adds	r3, r7, r3
 80061be:	930c      	str	r3, [sp, #48]	; 0x30
 80061c0:	3301      	adds	r3, #1
 80061c2:	9309      	str	r3, [sp, #36]	; 0x24
 80061c4:	2b00      	cmp	r3, #0
 80061c6:	dcbb      	bgt.n	8006140 <_dtoa_r+0x220>
 80061c8:	2301      	movs	r3, #1
 80061ca:	e7b9      	b.n	8006140 <_dtoa_r+0x220>
 80061cc:	2300      	movs	r3, #0
 80061ce:	e7b1      	b.n	8006134 <_dtoa_r+0x214>
 80061d0:	2300      	movs	r3, #0
 80061d2:	e7f1      	b.n	80061b8 <_dtoa_r+0x298>
 80061d4:	2300      	movs	r3, #0
 80061d6:	940d      	str	r4, [sp, #52]	; 0x34
 80061d8:	9320      	str	r3, [sp, #128]	; 0x80
 80061da:	3b01      	subs	r3, #1
 80061dc:	2200      	movs	r2, #0
 80061de:	930c      	str	r3, [sp, #48]	; 0x30
 80061e0:	9309      	str	r3, [sp, #36]	; 0x24
 80061e2:	3313      	adds	r3, #19
 80061e4:	9221      	str	r2, [sp, #132]	; 0x84
 80061e6:	e7ab      	b.n	8006140 <_dtoa_r+0x220>
 80061e8:	2301      	movs	r3, #1
 80061ea:	930d      	str	r3, [sp, #52]	; 0x34
 80061ec:	3b02      	subs	r3, #2
 80061ee:	e7f5      	b.n	80061dc <_dtoa_r+0x2bc>
 80061f0:	2301      	movs	r3, #1
 80061f2:	930c      	str	r3, [sp, #48]	; 0x30
 80061f4:	9309      	str	r3, [sp, #36]	; 0x24
 80061f6:	001a      	movs	r2, r3
 80061f8:	e7f4      	b.n	80061e4 <_dtoa_r+0x2c4>
 80061fa:	3101      	adds	r1, #1
 80061fc:	6069      	str	r1, [r5, #4]
 80061fe:	0052      	lsls	r2, r2, #1
 8006200:	e7a3      	b.n	800614a <_dtoa_r+0x22a>
 8006202:	2301      	movs	r3, #1
 8006204:	421c      	tst	r4, r3
 8006206:	d00e      	beq.n	8006226 <_dtoa_r+0x306>
 8006208:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800620a:	4a21      	ldr	r2, [pc, #132]	; (8006290 <_dtoa_r+0x370>)
 800620c:	3301      	adds	r3, #1
 800620e:	930e      	str	r3, [sp, #56]	; 0x38
 8006210:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8006212:	0028      	movs	r0, r5
 8006214:	00db      	lsls	r3, r3, #3
 8006216:	189b      	adds	r3, r3, r2
 8006218:	0031      	movs	r1, r6
 800621a:	681a      	ldr	r2, [r3, #0]
 800621c:	685b      	ldr	r3, [r3, #4]
 800621e:	f7fb f99f 	bl	8001560 <__aeabi_dmul>
 8006222:	0005      	movs	r5, r0
 8006224:	000e      	movs	r6, r1
 8006226:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8006228:	1064      	asrs	r4, r4, #1
 800622a:	3301      	adds	r3, #1
 800622c:	9310      	str	r3, [sp, #64]	; 0x40
 800622e:	2c00      	cmp	r4, #0
 8006230:	d1e7      	bne.n	8006202 <_dtoa_r+0x2e2>
 8006232:	9806      	ldr	r0, [sp, #24]
 8006234:	9907      	ldr	r1, [sp, #28]
 8006236:	002a      	movs	r2, r5
 8006238:	0033      	movs	r3, r6
 800623a:	f7fa fd87 	bl	8000d4c <__aeabi_ddiv>
 800623e:	9006      	str	r0, [sp, #24]
 8006240:	9107      	str	r1, [sp, #28]
 8006242:	e042      	b.n	80062ca <_dtoa_r+0x3aa>
 8006244:	7ff00000 	.word	0x7ff00000
 8006248:	0000270f 	.word	0x0000270f
 800624c:	080080f1 	.word	0x080080f1
 8006250:	080080f4 	.word	0x080080f4
 8006254:	0800806d 	.word	0x0800806d
 8006258:	0800806e 	.word	0x0800806e
 800625c:	3ff00000 	.word	0x3ff00000
 8006260:	fffffc01 	.word	0xfffffc01
 8006264:	3ff80000 	.word	0x3ff80000
 8006268:	636f4361 	.word	0x636f4361
 800626c:	3fd287a7 	.word	0x3fd287a7
 8006270:	8b60c8b3 	.word	0x8b60c8b3
 8006274:	3fc68a28 	.word	0x3fc68a28
 8006278:	509f79fb 	.word	0x509f79fb
 800627c:	3fd34413 	.word	0x3fd34413
 8006280:	08008128 	.word	0x08008128
 8006284:	00000432 	.word	0x00000432
 8006288:	00000412 	.word	0x00000412
 800628c:	fe100000 	.word	0xfe100000
 8006290:	08008100 	.word	0x08008100
 8006294:	2302      	movs	r3, #2
 8006296:	930e      	str	r3, [sp, #56]	; 0x38
 8006298:	2f00      	cmp	r7, #0
 800629a:	d016      	beq.n	80062ca <_dtoa_r+0x3aa>
 800629c:	9812      	ldr	r0, [sp, #72]	; 0x48
 800629e:	9913      	ldr	r1, [sp, #76]	; 0x4c
 80062a0:	427c      	negs	r4, r7
 80062a2:	330d      	adds	r3, #13
 80062a4:	4023      	ands	r3, r4
 80062a6:	4ace      	ldr	r2, [pc, #824]	; (80065e0 <_dtoa_r+0x6c0>)
 80062a8:	00db      	lsls	r3, r3, #3
 80062aa:	18d3      	adds	r3, r2, r3
 80062ac:	681a      	ldr	r2, [r3, #0]
 80062ae:	685b      	ldr	r3, [r3, #4]
 80062b0:	f7fb f956 	bl	8001560 <__aeabi_dmul>
 80062b4:	2300      	movs	r3, #0
 80062b6:	2601      	movs	r6, #1
 80062b8:	001d      	movs	r5, r3
 80062ba:	9006      	str	r0, [sp, #24]
 80062bc:	9107      	str	r1, [sp, #28]
 80062be:	1124      	asrs	r4, r4, #4
 80062c0:	2c00      	cmp	r4, #0
 80062c2:	d000      	beq.n	80062c6 <_dtoa_r+0x3a6>
 80062c4:	e08c      	b.n	80063e0 <_dtoa_r+0x4c0>
 80062c6:	2b00      	cmp	r3, #0
 80062c8:	d1b9      	bne.n	800623e <_dtoa_r+0x31e>
 80062ca:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80062cc:	2b00      	cmp	r3, #0
 80062ce:	d100      	bne.n	80062d2 <_dtoa_r+0x3b2>
 80062d0:	e096      	b.n	8006400 <_dtoa_r+0x4e0>
 80062d2:	9c06      	ldr	r4, [sp, #24]
 80062d4:	9d07      	ldr	r5, [sp, #28]
 80062d6:	2200      	movs	r2, #0
 80062d8:	4bc2      	ldr	r3, [pc, #776]	; (80065e4 <_dtoa_r+0x6c4>)
 80062da:	0020      	movs	r0, r4
 80062dc:	0029      	movs	r1, r5
 80062de:	f7fa f8b1 	bl	8000444 <__aeabi_dcmplt>
 80062e2:	2800      	cmp	r0, #0
 80062e4:	d100      	bne.n	80062e8 <_dtoa_r+0x3c8>
 80062e6:	e08b      	b.n	8006400 <_dtoa_r+0x4e0>
 80062e8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80062ea:	2b00      	cmp	r3, #0
 80062ec:	d100      	bne.n	80062f0 <_dtoa_r+0x3d0>
 80062ee:	e087      	b.n	8006400 <_dtoa_r+0x4e0>
 80062f0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80062f2:	2b00      	cmp	r3, #0
 80062f4:	dd41      	ble.n	800637a <_dtoa_r+0x45a>
 80062f6:	4bbc      	ldr	r3, [pc, #752]	; (80065e8 <_dtoa_r+0x6c8>)
 80062f8:	2200      	movs	r2, #0
 80062fa:	0020      	movs	r0, r4
 80062fc:	0029      	movs	r1, r5
 80062fe:	f7fb f92f 	bl	8001560 <__aeabi_dmul>
 8006302:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006304:	9006      	str	r0, [sp, #24]
 8006306:	9107      	str	r1, [sp, #28]
 8006308:	3301      	adds	r3, #1
 800630a:	930e      	str	r3, [sp, #56]	; 0x38
 800630c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800630e:	1e7e      	subs	r6, r7, #1
 8006310:	980e      	ldr	r0, [sp, #56]	; 0x38
 8006312:	9310      	str	r3, [sp, #64]	; 0x40
 8006314:	f7fb ff30 	bl	8002178 <__aeabi_i2d>
 8006318:	9a06      	ldr	r2, [sp, #24]
 800631a:	9b07      	ldr	r3, [sp, #28]
 800631c:	f7fb f920 	bl	8001560 <__aeabi_dmul>
 8006320:	2200      	movs	r2, #0
 8006322:	4bb2      	ldr	r3, [pc, #712]	; (80065ec <_dtoa_r+0x6cc>)
 8006324:	f7fa f9f6 	bl	8000714 <__aeabi_dadd>
 8006328:	4ab1      	ldr	r2, [pc, #708]	; (80065f0 <_dtoa_r+0x6d0>)
 800632a:	900e      	str	r0, [sp, #56]	; 0x38
 800632c:	910f      	str	r1, [sp, #60]	; 0x3c
 800632e:	9c0e      	ldr	r4, [sp, #56]	; 0x38
 8006330:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8006332:	4694      	mov	ip, r2
 8006334:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006336:	4463      	add	r3, ip
 8006338:	9315      	str	r3, [sp, #84]	; 0x54
 800633a:	001d      	movs	r5, r3
 800633c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800633e:	2b00      	cmp	r3, #0
 8006340:	d161      	bne.n	8006406 <_dtoa_r+0x4e6>
 8006342:	9806      	ldr	r0, [sp, #24]
 8006344:	9907      	ldr	r1, [sp, #28]
 8006346:	2200      	movs	r2, #0
 8006348:	4baa      	ldr	r3, [pc, #680]	; (80065f4 <_dtoa_r+0x6d4>)
 800634a:	f7fb fb7b 	bl	8001a44 <__aeabi_dsub>
 800634e:	0022      	movs	r2, r4
 8006350:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006352:	9006      	str	r0, [sp, #24]
 8006354:	9107      	str	r1, [sp, #28]
 8006356:	f7fa f889 	bl	800046c <__aeabi_dcmpgt>
 800635a:	2800      	cmp	r0, #0
 800635c:	d000      	beq.n	8006360 <_dtoa_r+0x440>
 800635e:	e2a8      	b.n	80068b2 <_dtoa_r+0x992>
 8006360:	48a5      	ldr	r0, [pc, #660]	; (80065f8 <_dtoa_r+0x6d8>)
 8006362:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8006364:	4684      	mov	ip, r0
 8006366:	4461      	add	r1, ip
 8006368:	000b      	movs	r3, r1
 800636a:	9806      	ldr	r0, [sp, #24]
 800636c:	9907      	ldr	r1, [sp, #28]
 800636e:	0022      	movs	r2, r4
 8006370:	f7fa f868 	bl	8000444 <__aeabi_dcmplt>
 8006374:	2800      	cmp	r0, #0
 8006376:	d000      	beq.n	800637a <_dtoa_r+0x45a>
 8006378:	e295      	b.n	80068a6 <_dtoa_r+0x986>
 800637a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800637c:	9c13      	ldr	r4, [sp, #76]	; 0x4c
 800637e:	9306      	str	r3, [sp, #24]
 8006380:	9407      	str	r4, [sp, #28]
 8006382:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8006384:	2b00      	cmp	r3, #0
 8006386:	da00      	bge.n	800638a <_dtoa_r+0x46a>
 8006388:	e15c      	b.n	8006644 <_dtoa_r+0x724>
 800638a:	2f0e      	cmp	r7, #14
 800638c:	dd00      	ble.n	8006390 <_dtoa_r+0x470>
 800638e:	e159      	b.n	8006644 <_dtoa_r+0x724>
 8006390:	4b93      	ldr	r3, [pc, #588]	; (80065e0 <_dtoa_r+0x6c0>)
 8006392:	00fa      	lsls	r2, r7, #3
 8006394:	189b      	adds	r3, r3, r2
 8006396:	685c      	ldr	r4, [r3, #4]
 8006398:	681b      	ldr	r3, [r3, #0]
 800639a:	9304      	str	r3, [sp, #16]
 800639c:	9405      	str	r4, [sp, #20]
 800639e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80063a0:	2b00      	cmp	r3, #0
 80063a2:	db00      	blt.n	80063a6 <_dtoa_r+0x486>
 80063a4:	e0d8      	b.n	8006558 <_dtoa_r+0x638>
 80063a6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80063a8:	2b00      	cmp	r3, #0
 80063aa:	dd00      	ble.n	80063ae <_dtoa_r+0x48e>
 80063ac:	e0d4      	b.n	8006558 <_dtoa_r+0x638>
 80063ae:	d000      	beq.n	80063b2 <_dtoa_r+0x492>
 80063b0:	e27d      	b.n	80068ae <_dtoa_r+0x98e>
 80063b2:	9804      	ldr	r0, [sp, #16]
 80063b4:	9905      	ldr	r1, [sp, #20]
 80063b6:	2200      	movs	r2, #0
 80063b8:	4b8e      	ldr	r3, [pc, #568]	; (80065f4 <_dtoa_r+0x6d4>)
 80063ba:	f7fb f8d1 	bl	8001560 <__aeabi_dmul>
 80063be:	9a06      	ldr	r2, [sp, #24]
 80063c0:	9b07      	ldr	r3, [sp, #28]
 80063c2:	f7fa f85d 	bl	8000480 <__aeabi_dcmpge>
 80063c6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80063c8:	9304      	str	r3, [sp, #16]
 80063ca:	001e      	movs	r6, r3
 80063cc:	2800      	cmp	r0, #0
 80063ce:	d000      	beq.n	80063d2 <_dtoa_r+0x4b2>
 80063d0:	e24f      	b.n	8006872 <_dtoa_r+0x952>
 80063d2:	9b08      	ldr	r3, [sp, #32]
 80063d4:	9a08      	ldr	r2, [sp, #32]
 80063d6:	1c5d      	adds	r5, r3, #1
 80063d8:	2331      	movs	r3, #49	; 0x31
 80063da:	3701      	adds	r7, #1
 80063dc:	7013      	strb	r3, [r2, #0]
 80063de:	e24b      	b.n	8006878 <_dtoa_r+0x958>
 80063e0:	4234      	tst	r4, r6
 80063e2:	d00a      	beq.n	80063fa <_dtoa_r+0x4da>
 80063e4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80063e6:	4a85      	ldr	r2, [pc, #532]	; (80065fc <_dtoa_r+0x6dc>)
 80063e8:	3301      	adds	r3, #1
 80063ea:	930e      	str	r3, [sp, #56]	; 0x38
 80063ec:	00eb      	lsls	r3, r5, #3
 80063ee:	189b      	adds	r3, r3, r2
 80063f0:	681a      	ldr	r2, [r3, #0]
 80063f2:	685b      	ldr	r3, [r3, #4]
 80063f4:	f7fb f8b4 	bl	8001560 <__aeabi_dmul>
 80063f8:	0033      	movs	r3, r6
 80063fa:	1064      	asrs	r4, r4, #1
 80063fc:	3501      	adds	r5, #1
 80063fe:	e75f      	b.n	80062c0 <_dtoa_r+0x3a0>
 8006400:	003e      	movs	r6, r7
 8006402:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006404:	e784      	b.n	8006310 <_dtoa_r+0x3f0>
 8006406:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8006408:	990d      	ldr	r1, [sp, #52]	; 0x34
 800640a:	1e5a      	subs	r2, r3, #1
 800640c:	4b74      	ldr	r3, [pc, #464]	; (80065e0 <_dtoa_r+0x6c0>)
 800640e:	00d2      	lsls	r2, r2, #3
 8006410:	189b      	adds	r3, r3, r2
 8006412:	681a      	ldr	r2, [r3, #0]
 8006414:	685b      	ldr	r3, [r3, #4]
 8006416:	2900      	cmp	r1, #0
 8006418:	d049      	beq.n	80064ae <_dtoa_r+0x58e>
 800641a:	2000      	movs	r0, #0
 800641c:	4978      	ldr	r1, [pc, #480]	; (8006600 <_dtoa_r+0x6e0>)
 800641e:	f7fa fc95 	bl	8000d4c <__aeabi_ddiv>
 8006422:	002b      	movs	r3, r5
 8006424:	0022      	movs	r2, r4
 8006426:	f7fb fb0d 	bl	8001a44 <__aeabi_dsub>
 800642a:	9b08      	ldr	r3, [sp, #32]
 800642c:	900e      	str	r0, [sp, #56]	; 0x38
 800642e:	910f      	str	r1, [sp, #60]	; 0x3c
 8006430:	9315      	str	r3, [sp, #84]	; 0x54
 8006432:	9806      	ldr	r0, [sp, #24]
 8006434:	9907      	ldr	r1, [sp, #28]
 8006436:	f7fb fe69 	bl	800210c <__aeabi_d2iz>
 800643a:	0004      	movs	r4, r0
 800643c:	f7fb fe9c 	bl	8002178 <__aeabi_i2d>
 8006440:	0002      	movs	r2, r0
 8006442:	000b      	movs	r3, r1
 8006444:	9806      	ldr	r0, [sp, #24]
 8006446:	9907      	ldr	r1, [sp, #28]
 8006448:	f7fb fafc 	bl	8001a44 <__aeabi_dsub>
 800644c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800644e:	3430      	adds	r4, #48	; 0x30
 8006450:	1c5d      	adds	r5, r3, #1
 8006452:	701c      	strb	r4, [r3, #0]
 8006454:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006456:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006458:	9006      	str	r0, [sp, #24]
 800645a:	9107      	str	r1, [sp, #28]
 800645c:	f7f9 fff2 	bl	8000444 <__aeabi_dcmplt>
 8006460:	2800      	cmp	r0, #0
 8006462:	d16c      	bne.n	800653e <_dtoa_r+0x61e>
 8006464:	9a06      	ldr	r2, [sp, #24]
 8006466:	9b07      	ldr	r3, [sp, #28]
 8006468:	2000      	movs	r0, #0
 800646a:	495e      	ldr	r1, [pc, #376]	; (80065e4 <_dtoa_r+0x6c4>)
 800646c:	f7fb faea 	bl	8001a44 <__aeabi_dsub>
 8006470:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006472:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006474:	f7f9 ffe6 	bl	8000444 <__aeabi_dcmplt>
 8006478:	2800      	cmp	r0, #0
 800647a:	d000      	beq.n	800647e <_dtoa_r+0x55e>
 800647c:	e0c3      	b.n	8006606 <_dtoa_r+0x6e6>
 800647e:	9b08      	ldr	r3, [sp, #32]
 8006480:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8006482:	1aeb      	subs	r3, r5, r3
 8006484:	429a      	cmp	r2, r3
 8006486:	dc00      	bgt.n	800648a <_dtoa_r+0x56a>
 8006488:	e777      	b.n	800637a <_dtoa_r+0x45a>
 800648a:	980e      	ldr	r0, [sp, #56]	; 0x38
 800648c:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800648e:	2200      	movs	r2, #0
 8006490:	4b55      	ldr	r3, [pc, #340]	; (80065e8 <_dtoa_r+0x6c8>)
 8006492:	f7fb f865 	bl	8001560 <__aeabi_dmul>
 8006496:	2200      	movs	r2, #0
 8006498:	900e      	str	r0, [sp, #56]	; 0x38
 800649a:	910f      	str	r1, [sp, #60]	; 0x3c
 800649c:	9806      	ldr	r0, [sp, #24]
 800649e:	9907      	ldr	r1, [sp, #28]
 80064a0:	4b51      	ldr	r3, [pc, #324]	; (80065e8 <_dtoa_r+0x6c8>)
 80064a2:	f7fb f85d 	bl	8001560 <__aeabi_dmul>
 80064a6:	9515      	str	r5, [sp, #84]	; 0x54
 80064a8:	9006      	str	r0, [sp, #24]
 80064aa:	9107      	str	r1, [sp, #28]
 80064ac:	e7c1      	b.n	8006432 <_dtoa_r+0x512>
 80064ae:	0020      	movs	r0, r4
 80064b0:	0029      	movs	r1, r5
 80064b2:	f7fb f855 	bl	8001560 <__aeabi_dmul>
 80064b6:	9c08      	ldr	r4, [sp, #32]
 80064b8:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80064ba:	0023      	movs	r3, r4
 80064bc:	4694      	mov	ip, r2
 80064be:	900e      	str	r0, [sp, #56]	; 0x38
 80064c0:	910f      	str	r1, [sp, #60]	; 0x3c
 80064c2:	4463      	add	r3, ip
 80064c4:	9315      	str	r3, [sp, #84]	; 0x54
 80064c6:	9806      	ldr	r0, [sp, #24]
 80064c8:	9907      	ldr	r1, [sp, #28]
 80064ca:	f7fb fe1f 	bl	800210c <__aeabi_d2iz>
 80064ce:	0005      	movs	r5, r0
 80064d0:	f7fb fe52 	bl	8002178 <__aeabi_i2d>
 80064d4:	000b      	movs	r3, r1
 80064d6:	0002      	movs	r2, r0
 80064d8:	9806      	ldr	r0, [sp, #24]
 80064da:	9907      	ldr	r1, [sp, #28]
 80064dc:	f7fb fab2 	bl	8001a44 <__aeabi_dsub>
 80064e0:	3530      	adds	r5, #48	; 0x30
 80064e2:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80064e4:	7025      	strb	r5, [r4, #0]
 80064e6:	3401      	adds	r4, #1
 80064e8:	9006      	str	r0, [sp, #24]
 80064ea:	9107      	str	r1, [sp, #28]
 80064ec:	42a3      	cmp	r3, r4
 80064ee:	d12a      	bne.n	8006546 <_dtoa_r+0x626>
 80064f0:	980e      	ldr	r0, [sp, #56]	; 0x38
 80064f2:	990f      	ldr	r1, [sp, #60]	; 0x3c
 80064f4:	9a08      	ldr	r2, [sp, #32]
 80064f6:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80064f8:	4694      	mov	ip, r2
 80064fa:	4463      	add	r3, ip
 80064fc:	2200      	movs	r2, #0
 80064fe:	001d      	movs	r5, r3
 8006500:	4b3f      	ldr	r3, [pc, #252]	; (8006600 <_dtoa_r+0x6e0>)
 8006502:	f7fa f907 	bl	8000714 <__aeabi_dadd>
 8006506:	0002      	movs	r2, r0
 8006508:	000b      	movs	r3, r1
 800650a:	9806      	ldr	r0, [sp, #24]
 800650c:	9907      	ldr	r1, [sp, #28]
 800650e:	f7f9 ffad 	bl	800046c <__aeabi_dcmpgt>
 8006512:	2800      	cmp	r0, #0
 8006514:	d000      	beq.n	8006518 <_dtoa_r+0x5f8>
 8006516:	e076      	b.n	8006606 <_dtoa_r+0x6e6>
 8006518:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800651a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800651c:	2000      	movs	r0, #0
 800651e:	4938      	ldr	r1, [pc, #224]	; (8006600 <_dtoa_r+0x6e0>)
 8006520:	f7fb fa90 	bl	8001a44 <__aeabi_dsub>
 8006524:	0002      	movs	r2, r0
 8006526:	000b      	movs	r3, r1
 8006528:	9806      	ldr	r0, [sp, #24]
 800652a:	9907      	ldr	r1, [sp, #28]
 800652c:	f7f9 ff8a 	bl	8000444 <__aeabi_dcmplt>
 8006530:	2800      	cmp	r0, #0
 8006532:	d100      	bne.n	8006536 <_dtoa_r+0x616>
 8006534:	e721      	b.n	800637a <_dtoa_r+0x45a>
 8006536:	1e6b      	subs	r3, r5, #1
 8006538:	781a      	ldrb	r2, [r3, #0]
 800653a:	2a30      	cmp	r2, #48	; 0x30
 800653c:	d001      	beq.n	8006542 <_dtoa_r+0x622>
 800653e:	0037      	movs	r7, r6
 8006540:	e03f      	b.n	80065c2 <_dtoa_r+0x6a2>
 8006542:	001d      	movs	r5, r3
 8006544:	e7f7      	b.n	8006536 <_dtoa_r+0x616>
 8006546:	9806      	ldr	r0, [sp, #24]
 8006548:	9907      	ldr	r1, [sp, #28]
 800654a:	2200      	movs	r2, #0
 800654c:	4b26      	ldr	r3, [pc, #152]	; (80065e8 <_dtoa_r+0x6c8>)
 800654e:	f7fb f807 	bl	8001560 <__aeabi_dmul>
 8006552:	9006      	str	r0, [sp, #24]
 8006554:	9107      	str	r1, [sp, #28]
 8006556:	e7b6      	b.n	80064c6 <_dtoa_r+0x5a6>
 8006558:	9e08      	ldr	r6, [sp, #32]
 800655a:	9a04      	ldr	r2, [sp, #16]
 800655c:	9b05      	ldr	r3, [sp, #20]
 800655e:	9806      	ldr	r0, [sp, #24]
 8006560:	9907      	ldr	r1, [sp, #28]
 8006562:	f7fa fbf3 	bl	8000d4c <__aeabi_ddiv>
 8006566:	f7fb fdd1 	bl	800210c <__aeabi_d2iz>
 800656a:	0004      	movs	r4, r0
 800656c:	f7fb fe04 	bl	8002178 <__aeabi_i2d>
 8006570:	9a04      	ldr	r2, [sp, #16]
 8006572:	9b05      	ldr	r3, [sp, #20]
 8006574:	f7fa fff4 	bl	8001560 <__aeabi_dmul>
 8006578:	0002      	movs	r2, r0
 800657a:	000b      	movs	r3, r1
 800657c:	9806      	ldr	r0, [sp, #24]
 800657e:	9907      	ldr	r1, [sp, #28]
 8006580:	f7fb fa60 	bl	8001a44 <__aeabi_dsub>
 8006584:	0023      	movs	r3, r4
 8006586:	3330      	adds	r3, #48	; 0x30
 8006588:	7033      	strb	r3, [r6, #0]
 800658a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800658c:	9b08      	ldr	r3, [sp, #32]
 800658e:	1c75      	adds	r5, r6, #1
 8006590:	1aeb      	subs	r3, r5, r3
 8006592:	429a      	cmp	r2, r3
 8006594:	d148      	bne.n	8006628 <_dtoa_r+0x708>
 8006596:	0002      	movs	r2, r0
 8006598:	000b      	movs	r3, r1
 800659a:	f7fa f8bb 	bl	8000714 <__aeabi_dadd>
 800659e:	9a04      	ldr	r2, [sp, #16]
 80065a0:	9b05      	ldr	r3, [sp, #20]
 80065a2:	9006      	str	r0, [sp, #24]
 80065a4:	9107      	str	r1, [sp, #28]
 80065a6:	f7f9 ff61 	bl	800046c <__aeabi_dcmpgt>
 80065aa:	2800      	cmp	r0, #0
 80065ac:	d12a      	bne.n	8006604 <_dtoa_r+0x6e4>
 80065ae:	9a04      	ldr	r2, [sp, #16]
 80065b0:	9b05      	ldr	r3, [sp, #20]
 80065b2:	9806      	ldr	r0, [sp, #24]
 80065b4:	9907      	ldr	r1, [sp, #28]
 80065b6:	f7f9 ff3f 	bl	8000438 <__aeabi_dcmpeq>
 80065ba:	2800      	cmp	r0, #0
 80065bc:	d001      	beq.n	80065c2 <_dtoa_r+0x6a2>
 80065be:	07e3      	lsls	r3, r4, #31
 80065c0:	d420      	bmi.n	8006604 <_dtoa_r+0x6e4>
 80065c2:	9903      	ldr	r1, [sp, #12]
 80065c4:	9802      	ldr	r0, [sp, #8]
 80065c6:	f000 fe35 	bl	8007234 <_Bfree>
 80065ca:	2300      	movs	r3, #0
 80065cc:	702b      	strb	r3, [r5, #0]
 80065ce:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80065d0:	3701      	adds	r7, #1
 80065d2:	601f      	str	r7, [r3, #0]
 80065d4:	9b24      	ldr	r3, [sp, #144]	; 0x90
 80065d6:	2b00      	cmp	r3, #0
 80065d8:	d100      	bne.n	80065dc <_dtoa_r+0x6bc>
 80065da:	e4e6      	b.n	8005faa <_dtoa_r+0x8a>
 80065dc:	601d      	str	r5, [r3, #0]
 80065de:	e4e4      	b.n	8005faa <_dtoa_r+0x8a>
 80065e0:	08008128 	.word	0x08008128
 80065e4:	3ff00000 	.word	0x3ff00000
 80065e8:	40240000 	.word	0x40240000
 80065ec:	401c0000 	.word	0x401c0000
 80065f0:	fcc00000 	.word	0xfcc00000
 80065f4:	40140000 	.word	0x40140000
 80065f8:	7cc00000 	.word	0x7cc00000
 80065fc:	08008100 	.word	0x08008100
 8006600:	3fe00000 	.word	0x3fe00000
 8006604:	003e      	movs	r6, r7
 8006606:	1e6b      	subs	r3, r5, #1
 8006608:	781a      	ldrb	r2, [r3, #0]
 800660a:	2a39      	cmp	r2, #57	; 0x39
 800660c:	d106      	bne.n	800661c <_dtoa_r+0x6fc>
 800660e:	9a08      	ldr	r2, [sp, #32]
 8006610:	429a      	cmp	r2, r3
 8006612:	d107      	bne.n	8006624 <_dtoa_r+0x704>
 8006614:	2330      	movs	r3, #48	; 0x30
 8006616:	7013      	strb	r3, [r2, #0]
 8006618:	0013      	movs	r3, r2
 800661a:	3601      	adds	r6, #1
 800661c:	781a      	ldrb	r2, [r3, #0]
 800661e:	3201      	adds	r2, #1
 8006620:	701a      	strb	r2, [r3, #0]
 8006622:	e78c      	b.n	800653e <_dtoa_r+0x61e>
 8006624:	001d      	movs	r5, r3
 8006626:	e7ee      	b.n	8006606 <_dtoa_r+0x6e6>
 8006628:	2200      	movs	r2, #0
 800662a:	4ba4      	ldr	r3, [pc, #656]	; (80068bc <_dtoa_r+0x99c>)
 800662c:	f7fa ff98 	bl	8001560 <__aeabi_dmul>
 8006630:	2200      	movs	r2, #0
 8006632:	2300      	movs	r3, #0
 8006634:	9006      	str	r0, [sp, #24]
 8006636:	9107      	str	r1, [sp, #28]
 8006638:	002e      	movs	r6, r5
 800663a:	f7f9 fefd 	bl	8000438 <__aeabi_dcmpeq>
 800663e:	2800      	cmp	r0, #0
 8006640:	d08b      	beq.n	800655a <_dtoa_r+0x63a>
 8006642:	e7be      	b.n	80065c2 <_dtoa_r+0x6a2>
 8006644:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8006646:	2a00      	cmp	r2, #0
 8006648:	d100      	bne.n	800664c <_dtoa_r+0x72c>
 800664a:	e0da      	b.n	8006802 <_dtoa_r+0x8e2>
 800664c:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800664e:	2a01      	cmp	r2, #1
 8006650:	dd00      	ble.n	8006654 <_dtoa_r+0x734>
 8006652:	e0bd      	b.n	80067d0 <_dtoa_r+0x8b0>
 8006654:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8006656:	2a00      	cmp	r2, #0
 8006658:	d100      	bne.n	800665c <_dtoa_r+0x73c>
 800665a:	e0b5      	b.n	80067c8 <_dtoa_r+0x8a8>
 800665c:	4a98      	ldr	r2, [pc, #608]	; (80068c0 <_dtoa_r+0x9a0>)
 800665e:	189b      	adds	r3, r3, r2
 8006660:	9d04      	ldr	r5, [sp, #16]
 8006662:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8006664:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006666:	2101      	movs	r1, #1
 8006668:	18d2      	adds	r2, r2, r3
 800666a:	920a      	str	r2, [sp, #40]	; 0x28
 800666c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800666e:	9802      	ldr	r0, [sp, #8]
 8006670:	18d3      	adds	r3, r2, r3
 8006672:	930b      	str	r3, [sp, #44]	; 0x2c
 8006674:	f000 febc 	bl	80073f0 <__i2b>
 8006678:	0006      	movs	r6, r0
 800667a:	2c00      	cmp	r4, #0
 800667c:	dd0e      	ble.n	800669c <_dtoa_r+0x77c>
 800667e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006680:	2b00      	cmp	r3, #0
 8006682:	dd0b      	ble.n	800669c <_dtoa_r+0x77c>
 8006684:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8006686:	0023      	movs	r3, r4
 8006688:	4294      	cmp	r4, r2
 800668a:	dd00      	ble.n	800668e <_dtoa_r+0x76e>
 800668c:	0013      	movs	r3, r2
 800668e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006690:	1ae4      	subs	r4, r4, r3
 8006692:	1ad2      	subs	r2, r2, r3
 8006694:	920a      	str	r2, [sp, #40]	; 0x28
 8006696:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8006698:	1ad3      	subs	r3, r2, r3
 800669a:	930b      	str	r3, [sp, #44]	; 0x2c
 800669c:	9b04      	ldr	r3, [sp, #16]
 800669e:	2b00      	cmp	r3, #0
 80066a0:	d01f      	beq.n	80066e2 <_dtoa_r+0x7c2>
 80066a2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80066a4:	2b00      	cmp	r3, #0
 80066a6:	d100      	bne.n	80066aa <_dtoa_r+0x78a>
 80066a8:	e0af      	b.n	800680a <_dtoa_r+0x8ea>
 80066aa:	2d00      	cmp	r5, #0
 80066ac:	d011      	beq.n	80066d2 <_dtoa_r+0x7b2>
 80066ae:	0031      	movs	r1, r6
 80066b0:	002a      	movs	r2, r5
 80066b2:	9802      	ldr	r0, [sp, #8]
 80066b4:	f000 ff34 	bl	8007520 <__pow5mult>
 80066b8:	9a03      	ldr	r2, [sp, #12]
 80066ba:	0001      	movs	r1, r0
 80066bc:	0006      	movs	r6, r0
 80066be:	9802      	ldr	r0, [sp, #8]
 80066c0:	f000 fe9f 	bl	8007402 <__multiply>
 80066c4:	9903      	ldr	r1, [sp, #12]
 80066c6:	9010      	str	r0, [sp, #64]	; 0x40
 80066c8:	9802      	ldr	r0, [sp, #8]
 80066ca:	f000 fdb3 	bl	8007234 <_Bfree>
 80066ce:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80066d0:	9303      	str	r3, [sp, #12]
 80066d2:	9b04      	ldr	r3, [sp, #16]
 80066d4:	1b5a      	subs	r2, r3, r5
 80066d6:	d004      	beq.n	80066e2 <_dtoa_r+0x7c2>
 80066d8:	9903      	ldr	r1, [sp, #12]
 80066da:	9802      	ldr	r0, [sp, #8]
 80066dc:	f000 ff20 	bl	8007520 <__pow5mult>
 80066e0:	9003      	str	r0, [sp, #12]
 80066e2:	2101      	movs	r1, #1
 80066e4:	9802      	ldr	r0, [sp, #8]
 80066e6:	f000 fe83 	bl	80073f0 <__i2b>
 80066ea:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80066ec:	9004      	str	r0, [sp, #16]
 80066ee:	2b00      	cmp	r3, #0
 80066f0:	d100      	bne.n	80066f4 <_dtoa_r+0x7d4>
 80066f2:	e1e3      	b.n	8006abc <_dtoa_r+0xb9c>
 80066f4:	001a      	movs	r2, r3
 80066f6:	0001      	movs	r1, r0
 80066f8:	9802      	ldr	r0, [sp, #8]
 80066fa:	f000 ff11 	bl	8007520 <__pow5mult>
 80066fe:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8006700:	9004      	str	r0, [sp, #16]
 8006702:	2b01      	cmp	r3, #1
 8006704:	dd00      	ble.n	8006708 <_dtoa_r+0x7e8>
 8006706:	e082      	b.n	800680e <_dtoa_r+0x8ee>
 8006708:	2500      	movs	r5, #0
 800670a:	9b06      	ldr	r3, [sp, #24]
 800670c:	42ab      	cmp	r3, r5
 800670e:	d10e      	bne.n	800672e <_dtoa_r+0x80e>
 8006710:	9b07      	ldr	r3, [sp, #28]
 8006712:	031b      	lsls	r3, r3, #12
 8006714:	42ab      	cmp	r3, r5
 8006716:	d10a      	bne.n	800672e <_dtoa_r+0x80e>
 8006718:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800671a:	9a07      	ldr	r2, [sp, #28]
 800671c:	4213      	tst	r3, r2
 800671e:	d006      	beq.n	800672e <_dtoa_r+0x80e>
 8006720:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006722:	3501      	adds	r5, #1
 8006724:	3301      	adds	r3, #1
 8006726:	930a      	str	r3, [sp, #40]	; 0x28
 8006728:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800672a:	3301      	adds	r3, #1
 800672c:	930b      	str	r3, [sp, #44]	; 0x2c
 800672e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006730:	2001      	movs	r0, #1
 8006732:	2b00      	cmp	r3, #0
 8006734:	d16c      	bne.n	8006810 <_dtoa_r+0x8f0>
 8006736:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006738:	1818      	adds	r0, r3, r0
 800673a:	231f      	movs	r3, #31
 800673c:	4018      	ands	r0, r3
 800673e:	d07e      	beq.n	800683e <_dtoa_r+0x91e>
 8006740:	3301      	adds	r3, #1
 8006742:	1a1b      	subs	r3, r3, r0
 8006744:	2b04      	cmp	r3, #4
 8006746:	dd70      	ble.n	800682a <_dtoa_r+0x90a>
 8006748:	231c      	movs	r3, #28
 800674a:	1a18      	subs	r0, r3, r0
 800674c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800674e:	1824      	adds	r4, r4, r0
 8006750:	181b      	adds	r3, r3, r0
 8006752:	930a      	str	r3, [sp, #40]	; 0x28
 8006754:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006756:	181b      	adds	r3, r3, r0
 8006758:	930b      	str	r3, [sp, #44]	; 0x2c
 800675a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800675c:	2b00      	cmp	r3, #0
 800675e:	dd05      	ble.n	800676c <_dtoa_r+0x84c>
 8006760:	001a      	movs	r2, r3
 8006762:	9903      	ldr	r1, [sp, #12]
 8006764:	9802      	ldr	r0, [sp, #8]
 8006766:	f000 ff2d 	bl	80075c4 <__lshift>
 800676a:	9003      	str	r0, [sp, #12]
 800676c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800676e:	2b00      	cmp	r3, #0
 8006770:	dd05      	ble.n	800677e <_dtoa_r+0x85e>
 8006772:	001a      	movs	r2, r3
 8006774:	9904      	ldr	r1, [sp, #16]
 8006776:	9802      	ldr	r0, [sp, #8]
 8006778:	f000 ff24 	bl	80075c4 <__lshift>
 800677c:	9004      	str	r0, [sp, #16]
 800677e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8006780:	2b00      	cmp	r3, #0
 8006782:	d05e      	beq.n	8006842 <_dtoa_r+0x922>
 8006784:	9904      	ldr	r1, [sp, #16]
 8006786:	9803      	ldr	r0, [sp, #12]
 8006788:	f000 ff6e 	bl	8007668 <__mcmp>
 800678c:	2800      	cmp	r0, #0
 800678e:	da58      	bge.n	8006842 <_dtoa_r+0x922>
 8006790:	2300      	movs	r3, #0
 8006792:	220a      	movs	r2, #10
 8006794:	9903      	ldr	r1, [sp, #12]
 8006796:	9802      	ldr	r0, [sp, #8]
 8006798:	f000 fd65 	bl	8007266 <__multadd>
 800679c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800679e:	3f01      	subs	r7, #1
 80067a0:	9003      	str	r0, [sp, #12]
 80067a2:	2b00      	cmp	r3, #0
 80067a4:	d100      	bne.n	80067a8 <_dtoa_r+0x888>
 80067a6:	e190      	b.n	8006aca <_dtoa_r+0xbaa>
 80067a8:	2300      	movs	r3, #0
 80067aa:	0031      	movs	r1, r6
 80067ac:	220a      	movs	r2, #10
 80067ae:	9802      	ldr	r0, [sp, #8]
 80067b0:	f000 fd59 	bl	8007266 <__multadd>
 80067b4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80067b6:	0006      	movs	r6, r0
 80067b8:	2b00      	cmp	r3, #0
 80067ba:	dd00      	ble.n	80067be <_dtoa_r+0x89e>
 80067bc:	e088      	b.n	80068d0 <_dtoa_r+0x9b0>
 80067be:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80067c0:	2b02      	cmp	r3, #2
 80067c2:	dc00      	bgt.n	80067c6 <_dtoa_r+0x8a6>
 80067c4:	e084      	b.n	80068d0 <_dtoa_r+0x9b0>
 80067c6:	e044      	b.n	8006852 <_dtoa_r+0x932>
 80067c8:	2336      	movs	r3, #54	; 0x36
 80067ca:	9a18      	ldr	r2, [sp, #96]	; 0x60
 80067cc:	1a9b      	subs	r3, r3, r2
 80067ce:	e747      	b.n	8006660 <_dtoa_r+0x740>
 80067d0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80067d2:	1e5d      	subs	r5, r3, #1
 80067d4:	9b04      	ldr	r3, [sp, #16]
 80067d6:	42ab      	cmp	r3, r5
 80067d8:	db08      	blt.n	80067ec <_dtoa_r+0x8cc>
 80067da:	1b5d      	subs	r5, r3, r5
 80067dc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80067de:	2b00      	cmp	r3, #0
 80067e0:	da0c      	bge.n	80067fc <_dtoa_r+0x8dc>
 80067e2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80067e4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80067e6:	1a9c      	subs	r4, r3, r2
 80067e8:	2300      	movs	r3, #0
 80067ea:	e73b      	b.n	8006664 <_dtoa_r+0x744>
 80067ec:	9b04      	ldr	r3, [sp, #16]
 80067ee:	9504      	str	r5, [sp, #16]
 80067f0:	1aea      	subs	r2, r5, r3
 80067f2:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80067f4:	2500      	movs	r5, #0
 80067f6:	189b      	adds	r3, r3, r2
 80067f8:	9311      	str	r3, [sp, #68]	; 0x44
 80067fa:	e7ef      	b.n	80067dc <_dtoa_r+0x8bc>
 80067fc:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 80067fe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006800:	e730      	b.n	8006664 <_dtoa_r+0x744>
 8006802:	9d04      	ldr	r5, [sp, #16]
 8006804:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8006806:	9e0d      	ldr	r6, [sp, #52]	; 0x34
 8006808:	e737      	b.n	800667a <_dtoa_r+0x75a>
 800680a:	9a04      	ldr	r2, [sp, #16]
 800680c:	e764      	b.n	80066d8 <_dtoa_r+0x7b8>
 800680e:	2500      	movs	r5, #0
 8006810:	9b04      	ldr	r3, [sp, #16]
 8006812:	9a04      	ldr	r2, [sp, #16]
 8006814:	691b      	ldr	r3, [r3, #16]
 8006816:	9310      	str	r3, [sp, #64]	; 0x40
 8006818:	3303      	adds	r3, #3
 800681a:	009b      	lsls	r3, r3, #2
 800681c:	18d3      	adds	r3, r2, r3
 800681e:	6858      	ldr	r0, [r3, #4]
 8006820:	f000 fd9d 	bl	800735e <__hi0bits>
 8006824:	2320      	movs	r3, #32
 8006826:	1a18      	subs	r0, r3, r0
 8006828:	e785      	b.n	8006736 <_dtoa_r+0x816>
 800682a:	2b04      	cmp	r3, #4
 800682c:	d095      	beq.n	800675a <_dtoa_r+0x83a>
 800682e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006830:	331c      	adds	r3, #28
 8006832:	18d2      	adds	r2, r2, r3
 8006834:	920a      	str	r2, [sp, #40]	; 0x28
 8006836:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8006838:	18e4      	adds	r4, r4, r3
 800683a:	18d3      	adds	r3, r2, r3
 800683c:	e78c      	b.n	8006758 <_dtoa_r+0x838>
 800683e:	0003      	movs	r3, r0
 8006840:	e7f5      	b.n	800682e <_dtoa_r+0x90e>
 8006842:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006844:	2b00      	cmp	r3, #0
 8006846:	dc3d      	bgt.n	80068c4 <_dtoa_r+0x9a4>
 8006848:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800684a:	2b02      	cmp	r3, #2
 800684c:	dd3a      	ble.n	80068c4 <_dtoa_r+0x9a4>
 800684e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006850:	930c      	str	r3, [sp, #48]	; 0x30
 8006852:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006854:	2b00      	cmp	r3, #0
 8006856:	d10c      	bne.n	8006872 <_dtoa_r+0x952>
 8006858:	9904      	ldr	r1, [sp, #16]
 800685a:	2205      	movs	r2, #5
 800685c:	9802      	ldr	r0, [sp, #8]
 800685e:	f000 fd02 	bl	8007266 <__multadd>
 8006862:	9004      	str	r0, [sp, #16]
 8006864:	0001      	movs	r1, r0
 8006866:	9803      	ldr	r0, [sp, #12]
 8006868:	f000 fefe 	bl	8007668 <__mcmp>
 800686c:	2800      	cmp	r0, #0
 800686e:	dd00      	ble.n	8006872 <_dtoa_r+0x952>
 8006870:	e5af      	b.n	80063d2 <_dtoa_r+0x4b2>
 8006872:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006874:	9d08      	ldr	r5, [sp, #32]
 8006876:	43df      	mvns	r7, r3
 8006878:	2300      	movs	r3, #0
 800687a:	9309      	str	r3, [sp, #36]	; 0x24
 800687c:	9904      	ldr	r1, [sp, #16]
 800687e:	9802      	ldr	r0, [sp, #8]
 8006880:	f000 fcd8 	bl	8007234 <_Bfree>
 8006884:	2e00      	cmp	r6, #0
 8006886:	d100      	bne.n	800688a <_dtoa_r+0x96a>
 8006888:	e69b      	b.n	80065c2 <_dtoa_r+0x6a2>
 800688a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800688c:	2b00      	cmp	r3, #0
 800688e:	d005      	beq.n	800689c <_dtoa_r+0x97c>
 8006890:	42b3      	cmp	r3, r6
 8006892:	d003      	beq.n	800689c <_dtoa_r+0x97c>
 8006894:	0019      	movs	r1, r3
 8006896:	9802      	ldr	r0, [sp, #8]
 8006898:	f000 fccc 	bl	8007234 <_Bfree>
 800689c:	0031      	movs	r1, r6
 800689e:	9802      	ldr	r0, [sp, #8]
 80068a0:	f000 fcc8 	bl	8007234 <_Bfree>
 80068a4:	e68d      	b.n	80065c2 <_dtoa_r+0x6a2>
 80068a6:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80068a8:	9304      	str	r3, [sp, #16]
 80068aa:	001e      	movs	r6, r3
 80068ac:	e7e1      	b.n	8006872 <_dtoa_r+0x952>
 80068ae:	2300      	movs	r3, #0
 80068b0:	e7fa      	b.n	80068a8 <_dtoa_r+0x988>
 80068b2:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80068b4:	0037      	movs	r7, r6
 80068b6:	9304      	str	r3, [sp, #16]
 80068b8:	001e      	movs	r6, r3
 80068ba:	e58a      	b.n	80063d2 <_dtoa_r+0x4b2>
 80068bc:	40240000 	.word	0x40240000
 80068c0:	00000433 	.word	0x00000433
 80068c4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80068c6:	2b00      	cmp	r3, #0
 80068c8:	d100      	bne.n	80068cc <_dtoa_r+0x9ac>
 80068ca:	e0b2      	b.n	8006a32 <_dtoa_r+0xb12>
 80068cc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80068ce:	930c      	str	r3, [sp, #48]	; 0x30
 80068d0:	2c00      	cmp	r4, #0
 80068d2:	dd05      	ble.n	80068e0 <_dtoa_r+0x9c0>
 80068d4:	0031      	movs	r1, r6
 80068d6:	0022      	movs	r2, r4
 80068d8:	9802      	ldr	r0, [sp, #8]
 80068da:	f000 fe73 	bl	80075c4 <__lshift>
 80068de:	0006      	movs	r6, r0
 80068e0:	0030      	movs	r0, r6
 80068e2:	2d00      	cmp	r5, #0
 80068e4:	d011      	beq.n	800690a <_dtoa_r+0x9ea>
 80068e6:	6871      	ldr	r1, [r6, #4]
 80068e8:	9802      	ldr	r0, [sp, #8]
 80068ea:	f000 fc6b 	bl	80071c4 <_Balloc>
 80068ee:	0031      	movs	r1, r6
 80068f0:	0004      	movs	r4, r0
 80068f2:	6933      	ldr	r3, [r6, #16]
 80068f4:	310c      	adds	r1, #12
 80068f6:	1c9a      	adds	r2, r3, #2
 80068f8:	0092      	lsls	r2, r2, #2
 80068fa:	300c      	adds	r0, #12
 80068fc:	f000 fc59 	bl	80071b2 <memcpy>
 8006900:	2201      	movs	r2, #1
 8006902:	0021      	movs	r1, r4
 8006904:	9802      	ldr	r0, [sp, #8]
 8006906:	f000 fe5d 	bl	80075c4 <__lshift>
 800690a:	9609      	str	r6, [sp, #36]	; 0x24
 800690c:	0006      	movs	r6, r0
 800690e:	9b08      	ldr	r3, [sp, #32]
 8006910:	930a      	str	r3, [sp, #40]	; 0x28
 8006912:	9904      	ldr	r1, [sp, #16]
 8006914:	9803      	ldr	r0, [sp, #12]
 8006916:	f7ff fa7d 	bl	8005e14 <quorem>
 800691a:	9909      	ldr	r1, [sp, #36]	; 0x24
 800691c:	900d      	str	r0, [sp, #52]	; 0x34
 800691e:	0004      	movs	r4, r0
 8006920:	9803      	ldr	r0, [sp, #12]
 8006922:	f000 fea1 	bl	8007668 <__mcmp>
 8006926:	0032      	movs	r2, r6
 8006928:	9010      	str	r0, [sp, #64]	; 0x40
 800692a:	9904      	ldr	r1, [sp, #16]
 800692c:	9802      	ldr	r0, [sp, #8]
 800692e:	f000 feb5 	bl	800769c <__mdiff>
 8006932:	2301      	movs	r3, #1
 8006934:	930b      	str	r3, [sp, #44]	; 0x2c
 8006936:	68c3      	ldr	r3, [r0, #12]
 8006938:	3430      	adds	r4, #48	; 0x30
 800693a:	0005      	movs	r5, r0
 800693c:	2b00      	cmp	r3, #0
 800693e:	d104      	bne.n	800694a <_dtoa_r+0xa2a>
 8006940:	0001      	movs	r1, r0
 8006942:	9803      	ldr	r0, [sp, #12]
 8006944:	f000 fe90 	bl	8007668 <__mcmp>
 8006948:	900b      	str	r0, [sp, #44]	; 0x2c
 800694a:	0029      	movs	r1, r5
 800694c:	9802      	ldr	r0, [sp, #8]
 800694e:	f000 fc71 	bl	8007234 <_Bfree>
 8006952:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006954:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8006956:	4313      	orrs	r3, r2
 8006958:	d10e      	bne.n	8006978 <_dtoa_r+0xa58>
 800695a:	9a06      	ldr	r2, [sp, #24]
 800695c:	3301      	adds	r3, #1
 800695e:	4213      	tst	r3, r2
 8006960:	d10a      	bne.n	8006978 <_dtoa_r+0xa58>
 8006962:	2c39      	cmp	r4, #57	; 0x39
 8006964:	d026      	beq.n	80069b4 <_dtoa_r+0xa94>
 8006966:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8006968:	2b00      	cmp	r3, #0
 800696a:	dd01      	ble.n	8006970 <_dtoa_r+0xa50>
 800696c:	9c0d      	ldr	r4, [sp, #52]	; 0x34
 800696e:	3431      	adds	r4, #49	; 0x31
 8006970:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006972:	1c5d      	adds	r5, r3, #1
 8006974:	701c      	strb	r4, [r3, #0]
 8006976:	e781      	b.n	800687c <_dtoa_r+0x95c>
 8006978:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800697a:	2b00      	cmp	r3, #0
 800697c:	db07      	blt.n	800698e <_dtoa_r+0xa6e>
 800697e:	001d      	movs	r5, r3
 8006980:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8006982:	431d      	orrs	r5, r3
 8006984:	d122      	bne.n	80069cc <_dtoa_r+0xaac>
 8006986:	2301      	movs	r3, #1
 8006988:	9a06      	ldr	r2, [sp, #24]
 800698a:	4213      	tst	r3, r2
 800698c:	d11e      	bne.n	80069cc <_dtoa_r+0xaac>
 800698e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006990:	2b00      	cmp	r3, #0
 8006992:	dded      	ble.n	8006970 <_dtoa_r+0xa50>
 8006994:	9903      	ldr	r1, [sp, #12]
 8006996:	2201      	movs	r2, #1
 8006998:	9802      	ldr	r0, [sp, #8]
 800699a:	f000 fe13 	bl	80075c4 <__lshift>
 800699e:	9904      	ldr	r1, [sp, #16]
 80069a0:	9003      	str	r0, [sp, #12]
 80069a2:	f000 fe61 	bl	8007668 <__mcmp>
 80069a6:	2800      	cmp	r0, #0
 80069a8:	dc02      	bgt.n	80069b0 <_dtoa_r+0xa90>
 80069aa:	d1e1      	bne.n	8006970 <_dtoa_r+0xa50>
 80069ac:	07e3      	lsls	r3, r4, #31
 80069ae:	d5df      	bpl.n	8006970 <_dtoa_r+0xa50>
 80069b0:	2c39      	cmp	r4, #57	; 0x39
 80069b2:	d1db      	bne.n	800696c <_dtoa_r+0xa4c>
 80069b4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80069b6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80069b8:	1c5d      	adds	r5, r3, #1
 80069ba:	2339      	movs	r3, #57	; 0x39
 80069bc:	7013      	strb	r3, [r2, #0]
 80069be:	1e6b      	subs	r3, r5, #1
 80069c0:	781a      	ldrb	r2, [r3, #0]
 80069c2:	2a39      	cmp	r2, #57	; 0x39
 80069c4:	d067      	beq.n	8006a96 <_dtoa_r+0xb76>
 80069c6:	3201      	adds	r2, #1
 80069c8:	701a      	strb	r2, [r3, #0]
 80069ca:	e757      	b.n	800687c <_dtoa_r+0x95c>
 80069cc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80069ce:	1c5d      	adds	r5, r3, #1
 80069d0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80069d2:	2b00      	cmp	r3, #0
 80069d4:	dd04      	ble.n	80069e0 <_dtoa_r+0xac0>
 80069d6:	2c39      	cmp	r4, #57	; 0x39
 80069d8:	d0ec      	beq.n	80069b4 <_dtoa_r+0xa94>
 80069da:	3401      	adds	r4, #1
 80069dc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80069de:	e7c9      	b.n	8006974 <_dtoa_r+0xa54>
 80069e0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80069e2:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80069e4:	701c      	strb	r4, [r3, #0]
 80069e6:	9b08      	ldr	r3, [sp, #32]
 80069e8:	1aeb      	subs	r3, r5, r3
 80069ea:	4293      	cmp	r3, r2
 80069ec:	d03e      	beq.n	8006a6c <_dtoa_r+0xb4c>
 80069ee:	2300      	movs	r3, #0
 80069f0:	220a      	movs	r2, #10
 80069f2:	9903      	ldr	r1, [sp, #12]
 80069f4:	9802      	ldr	r0, [sp, #8]
 80069f6:	f000 fc36 	bl	8007266 <__multadd>
 80069fa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80069fc:	9003      	str	r0, [sp, #12]
 80069fe:	42b3      	cmp	r3, r6
 8006a00:	d109      	bne.n	8006a16 <_dtoa_r+0xaf6>
 8006a02:	2300      	movs	r3, #0
 8006a04:	220a      	movs	r2, #10
 8006a06:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006a08:	9802      	ldr	r0, [sp, #8]
 8006a0a:	f000 fc2c 	bl	8007266 <__multadd>
 8006a0e:	9009      	str	r0, [sp, #36]	; 0x24
 8006a10:	0006      	movs	r6, r0
 8006a12:	950a      	str	r5, [sp, #40]	; 0x28
 8006a14:	e77d      	b.n	8006912 <_dtoa_r+0x9f2>
 8006a16:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006a18:	2300      	movs	r3, #0
 8006a1a:	220a      	movs	r2, #10
 8006a1c:	9802      	ldr	r0, [sp, #8]
 8006a1e:	f000 fc22 	bl	8007266 <__multadd>
 8006a22:	2300      	movs	r3, #0
 8006a24:	9009      	str	r0, [sp, #36]	; 0x24
 8006a26:	220a      	movs	r2, #10
 8006a28:	0031      	movs	r1, r6
 8006a2a:	9802      	ldr	r0, [sp, #8]
 8006a2c:	f000 fc1b 	bl	8007266 <__multadd>
 8006a30:	e7ee      	b.n	8006a10 <_dtoa_r+0xaf0>
 8006a32:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006a34:	930c      	str	r3, [sp, #48]	; 0x30
 8006a36:	9b08      	ldr	r3, [sp, #32]
 8006a38:	9306      	str	r3, [sp, #24]
 8006a3a:	9904      	ldr	r1, [sp, #16]
 8006a3c:	9803      	ldr	r0, [sp, #12]
 8006a3e:	f7ff f9e9 	bl	8005e14 <quorem>
 8006a42:	9b06      	ldr	r3, [sp, #24]
 8006a44:	3030      	adds	r0, #48	; 0x30
 8006a46:	1c5d      	adds	r5, r3, #1
 8006a48:	7018      	strb	r0, [r3, #0]
 8006a4a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006a4c:	9b08      	ldr	r3, [sp, #32]
 8006a4e:	0004      	movs	r4, r0
 8006a50:	1aeb      	subs	r3, r5, r3
 8006a52:	429a      	cmp	r2, r3
 8006a54:	dd08      	ble.n	8006a68 <_dtoa_r+0xb48>
 8006a56:	2300      	movs	r3, #0
 8006a58:	220a      	movs	r2, #10
 8006a5a:	9903      	ldr	r1, [sp, #12]
 8006a5c:	9802      	ldr	r0, [sp, #8]
 8006a5e:	f000 fc02 	bl	8007266 <__multadd>
 8006a62:	9506      	str	r5, [sp, #24]
 8006a64:	9003      	str	r0, [sp, #12]
 8006a66:	e7e8      	b.n	8006a3a <_dtoa_r+0xb1a>
 8006a68:	2300      	movs	r3, #0
 8006a6a:	9309      	str	r3, [sp, #36]	; 0x24
 8006a6c:	9903      	ldr	r1, [sp, #12]
 8006a6e:	2201      	movs	r2, #1
 8006a70:	9802      	ldr	r0, [sp, #8]
 8006a72:	f000 fda7 	bl	80075c4 <__lshift>
 8006a76:	9904      	ldr	r1, [sp, #16]
 8006a78:	9003      	str	r0, [sp, #12]
 8006a7a:	f000 fdf5 	bl	8007668 <__mcmp>
 8006a7e:	2800      	cmp	r0, #0
 8006a80:	dc9d      	bgt.n	80069be <_dtoa_r+0xa9e>
 8006a82:	d101      	bne.n	8006a88 <_dtoa_r+0xb68>
 8006a84:	07e3      	lsls	r3, r4, #31
 8006a86:	d49a      	bmi.n	80069be <_dtoa_r+0xa9e>
 8006a88:	1e6b      	subs	r3, r5, #1
 8006a8a:	781a      	ldrb	r2, [r3, #0]
 8006a8c:	2a30      	cmp	r2, #48	; 0x30
 8006a8e:	d000      	beq.n	8006a92 <_dtoa_r+0xb72>
 8006a90:	e6f4      	b.n	800687c <_dtoa_r+0x95c>
 8006a92:	001d      	movs	r5, r3
 8006a94:	e7f8      	b.n	8006a88 <_dtoa_r+0xb68>
 8006a96:	9a08      	ldr	r2, [sp, #32]
 8006a98:	429a      	cmp	r2, r3
 8006a9a:	d103      	bne.n	8006aa4 <_dtoa_r+0xb84>
 8006a9c:	2331      	movs	r3, #49	; 0x31
 8006a9e:	3701      	adds	r7, #1
 8006aa0:	7013      	strb	r3, [r2, #0]
 8006aa2:	e6eb      	b.n	800687c <_dtoa_r+0x95c>
 8006aa4:	001d      	movs	r5, r3
 8006aa6:	e78a      	b.n	80069be <_dtoa_r+0xa9e>
 8006aa8:	4b0b      	ldr	r3, [pc, #44]	; (8006ad8 <_dtoa_r+0xbb8>)
 8006aaa:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8006aac:	9308      	str	r3, [sp, #32]
 8006aae:	4b0b      	ldr	r3, [pc, #44]	; (8006adc <_dtoa_r+0xbbc>)
 8006ab0:	2a00      	cmp	r2, #0
 8006ab2:	d001      	beq.n	8006ab8 <_dtoa_r+0xb98>
 8006ab4:	f7ff fa77 	bl	8005fa6 <_dtoa_r+0x86>
 8006ab8:	f7ff fa77 	bl	8005faa <_dtoa_r+0x8a>
 8006abc:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8006abe:	2b01      	cmp	r3, #1
 8006ac0:	dc00      	bgt.n	8006ac4 <_dtoa_r+0xba4>
 8006ac2:	e621      	b.n	8006708 <_dtoa_r+0x7e8>
 8006ac4:	9d11      	ldr	r5, [sp, #68]	; 0x44
 8006ac6:	2001      	movs	r0, #1
 8006ac8:	e635      	b.n	8006736 <_dtoa_r+0x816>
 8006aca:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006acc:	2b00      	cmp	r3, #0
 8006ace:	dcb2      	bgt.n	8006a36 <_dtoa_r+0xb16>
 8006ad0:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8006ad2:	2b02      	cmp	r3, #2
 8006ad4:	ddaf      	ble.n	8006a36 <_dtoa_r+0xb16>
 8006ad6:	e6bc      	b.n	8006852 <_dtoa_r+0x932>
 8006ad8:	080080e8 	.word	0x080080e8
 8006adc:	080080f0 	.word	0x080080f0

08006ae0 <rshift>:
 8006ae0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006ae2:	0004      	movs	r4, r0
 8006ae4:	6905      	ldr	r5, [r0, #16]
 8006ae6:	3414      	adds	r4, #20
 8006ae8:	114b      	asrs	r3, r1, #5
 8006aea:	0026      	movs	r6, r4
 8006aec:	429d      	cmp	r5, r3
 8006aee:	dd14      	ble.n	8006b1a <rshift+0x3a>
 8006af0:	221f      	movs	r2, #31
 8006af2:	00ad      	lsls	r5, r5, #2
 8006af4:	009b      	lsls	r3, r3, #2
 8006af6:	4011      	ands	r1, r2
 8006af8:	1965      	adds	r5, r4, r5
 8006afa:	18e3      	adds	r3, r4, r3
 8006afc:	0022      	movs	r2, r4
 8006afe:	2900      	cmp	r1, #0
 8006b00:	d01e      	beq.n	8006b40 <rshift+0x60>
 8006b02:	cb04      	ldmia	r3!, {r2}
 8006b04:	2720      	movs	r7, #32
 8006b06:	40ca      	lsrs	r2, r1
 8006b08:	46a4      	mov	ip, r4
 8006b0a:	1a7f      	subs	r7, r7, r1
 8006b0c:	4666      	mov	r6, ip
 8006b0e:	429d      	cmp	r5, r3
 8006b10:	d80b      	bhi.n	8006b2a <rshift+0x4a>
 8006b12:	6032      	str	r2, [r6, #0]
 8006b14:	2a00      	cmp	r2, #0
 8006b16:	d000      	beq.n	8006b1a <rshift+0x3a>
 8006b18:	3604      	adds	r6, #4
 8006b1a:	1b33      	subs	r3, r6, r4
 8006b1c:	109b      	asrs	r3, r3, #2
 8006b1e:	6103      	str	r3, [r0, #16]
 8006b20:	42a6      	cmp	r6, r4
 8006b22:	d101      	bne.n	8006b28 <rshift+0x48>
 8006b24:	2300      	movs	r3, #0
 8006b26:	6143      	str	r3, [r0, #20]
 8006b28:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006b2a:	681e      	ldr	r6, [r3, #0]
 8006b2c:	40be      	lsls	r6, r7
 8006b2e:	4332      	orrs	r2, r6
 8006b30:	4666      	mov	r6, ip
 8006b32:	c604      	stmia	r6!, {r2}
 8006b34:	cb04      	ldmia	r3!, {r2}
 8006b36:	46b4      	mov	ip, r6
 8006b38:	40ca      	lsrs	r2, r1
 8006b3a:	e7e7      	b.n	8006b0c <rshift+0x2c>
 8006b3c:	cb02      	ldmia	r3!, {r1}
 8006b3e:	c202      	stmia	r2!, {r1}
 8006b40:	0016      	movs	r6, r2
 8006b42:	429d      	cmp	r5, r3
 8006b44:	d8fa      	bhi.n	8006b3c <rshift+0x5c>
 8006b46:	e7e8      	b.n	8006b1a <rshift+0x3a>

08006b48 <__hexdig_fun>:
 8006b48:	0003      	movs	r3, r0
 8006b4a:	3b30      	subs	r3, #48	; 0x30
 8006b4c:	2b09      	cmp	r3, #9
 8006b4e:	d803      	bhi.n	8006b58 <__hexdig_fun+0x10>
 8006b50:	3820      	subs	r0, #32
 8006b52:	b2c3      	uxtb	r3, r0
 8006b54:	0018      	movs	r0, r3
 8006b56:	4770      	bx	lr
 8006b58:	0003      	movs	r3, r0
 8006b5a:	3b61      	subs	r3, #97	; 0x61
 8006b5c:	2b05      	cmp	r3, #5
 8006b5e:	d801      	bhi.n	8006b64 <__hexdig_fun+0x1c>
 8006b60:	3847      	subs	r0, #71	; 0x47
 8006b62:	e7f6      	b.n	8006b52 <__hexdig_fun+0xa>
 8006b64:	0002      	movs	r2, r0
 8006b66:	3a41      	subs	r2, #65	; 0x41
 8006b68:	2300      	movs	r3, #0
 8006b6a:	2a05      	cmp	r2, #5
 8006b6c:	d8f2      	bhi.n	8006b54 <__hexdig_fun+0xc>
 8006b6e:	3827      	subs	r0, #39	; 0x27
 8006b70:	e7ef      	b.n	8006b52 <__hexdig_fun+0xa>

08006b72 <__gethex>:
 8006b72:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006b74:	b08d      	sub	sp, #52	; 0x34
 8006b76:	9005      	str	r0, [sp, #20]
 8006b78:	9814      	ldr	r0, [sp, #80]	; 0x50
 8006b7a:	9109      	str	r1, [sp, #36]	; 0x24
 8006b7c:	9202      	str	r2, [sp, #8]
 8006b7e:	930a      	str	r3, [sp, #40]	; 0x28
 8006b80:	f000 fae2 	bl	8007148 <__localeconv_l>
 8006b84:	6803      	ldr	r3, [r0, #0]
 8006b86:	0018      	movs	r0, r3
 8006b88:	9307      	str	r3, [sp, #28]
 8006b8a:	f7f9 fabd 	bl	8000108 <strlen>
 8006b8e:	2202      	movs	r2, #2
 8006b90:	9b07      	ldr	r3, [sp, #28]
 8006b92:	4252      	negs	r2, r2
 8006b94:	181b      	adds	r3, r3, r0
 8006b96:	3b01      	subs	r3, #1
 8006b98:	781b      	ldrb	r3, [r3, #0]
 8006b9a:	9004      	str	r0, [sp, #16]
 8006b9c:	930b      	str	r3, [sp, #44]	; 0x2c
 8006b9e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006ba0:	6819      	ldr	r1, [r3, #0]
 8006ba2:	1c8b      	adds	r3, r1, #2
 8006ba4:	1a52      	subs	r2, r2, r1
 8006ba6:	18d1      	adds	r1, r2, r3
 8006ba8:	9301      	str	r3, [sp, #4]
 8006baa:	9108      	str	r1, [sp, #32]
 8006bac:	9901      	ldr	r1, [sp, #4]
 8006bae:	3301      	adds	r3, #1
 8006bb0:	7808      	ldrb	r0, [r1, #0]
 8006bb2:	2830      	cmp	r0, #48	; 0x30
 8006bb4:	d0f7      	beq.n	8006ba6 <__gethex+0x34>
 8006bb6:	f7ff ffc7 	bl	8006b48 <__hexdig_fun>
 8006bba:	1e07      	subs	r7, r0, #0
 8006bbc:	d000      	beq.n	8006bc0 <__gethex+0x4e>
 8006bbe:	e06f      	b.n	8006ca0 <__gethex+0x12e>
 8006bc0:	9a04      	ldr	r2, [sp, #16]
 8006bc2:	9907      	ldr	r1, [sp, #28]
 8006bc4:	9801      	ldr	r0, [sp, #4]
 8006bc6:	f001 f91b 	bl	8007e00 <strncmp>
 8006bca:	2800      	cmp	r0, #0
 8006bcc:	d000      	beq.n	8006bd0 <__gethex+0x5e>
 8006bce:	e06d      	b.n	8006cac <__gethex+0x13a>
 8006bd0:	9b01      	ldr	r3, [sp, #4]
 8006bd2:	9a04      	ldr	r2, [sp, #16]
 8006bd4:	189c      	adds	r4, r3, r2
 8006bd6:	7820      	ldrb	r0, [r4, #0]
 8006bd8:	f7ff ffb6 	bl	8006b48 <__hexdig_fun>
 8006bdc:	2800      	cmp	r0, #0
 8006bde:	d069      	beq.n	8006cb4 <__gethex+0x142>
 8006be0:	9401      	str	r4, [sp, #4]
 8006be2:	9b01      	ldr	r3, [sp, #4]
 8006be4:	7818      	ldrb	r0, [r3, #0]
 8006be6:	2830      	cmp	r0, #48	; 0x30
 8006be8:	d009      	beq.n	8006bfe <__gethex+0x8c>
 8006bea:	f7ff ffad 	bl	8006b48 <__hexdig_fun>
 8006bee:	4243      	negs	r3, r0
 8006bf0:	4143      	adcs	r3, r0
 8006bf2:	9303      	str	r3, [sp, #12]
 8006bf4:	2301      	movs	r3, #1
 8006bf6:	0026      	movs	r6, r4
 8006bf8:	9308      	str	r3, [sp, #32]
 8006bfa:	9c01      	ldr	r4, [sp, #4]
 8006bfc:	e004      	b.n	8006c08 <__gethex+0x96>
 8006bfe:	9b01      	ldr	r3, [sp, #4]
 8006c00:	3301      	adds	r3, #1
 8006c02:	9301      	str	r3, [sp, #4]
 8006c04:	e7ed      	b.n	8006be2 <__gethex+0x70>
 8006c06:	3401      	adds	r4, #1
 8006c08:	7820      	ldrb	r0, [r4, #0]
 8006c0a:	f7ff ff9d 	bl	8006b48 <__hexdig_fun>
 8006c0e:	2800      	cmp	r0, #0
 8006c10:	d1f9      	bne.n	8006c06 <__gethex+0x94>
 8006c12:	9a04      	ldr	r2, [sp, #16]
 8006c14:	9907      	ldr	r1, [sp, #28]
 8006c16:	0020      	movs	r0, r4
 8006c18:	f001 f8f2 	bl	8007e00 <strncmp>
 8006c1c:	2800      	cmp	r0, #0
 8006c1e:	d109      	bne.n	8006c34 <__gethex+0xc2>
 8006c20:	2e00      	cmp	r6, #0
 8006c22:	d10a      	bne.n	8006c3a <__gethex+0xc8>
 8006c24:	9b04      	ldr	r3, [sp, #16]
 8006c26:	18e4      	adds	r4, r4, r3
 8006c28:	0026      	movs	r6, r4
 8006c2a:	7820      	ldrb	r0, [r4, #0]
 8006c2c:	f7ff ff8c 	bl	8006b48 <__hexdig_fun>
 8006c30:	2800      	cmp	r0, #0
 8006c32:	d139      	bne.n	8006ca8 <__gethex+0x136>
 8006c34:	2700      	movs	r7, #0
 8006c36:	42be      	cmp	r6, r7
 8006c38:	d001      	beq.n	8006c3e <__gethex+0xcc>
 8006c3a:	1b37      	subs	r7, r6, r4
 8006c3c:	00bf      	lsls	r7, r7, #2
 8006c3e:	7823      	ldrb	r3, [r4, #0]
 8006c40:	2b50      	cmp	r3, #80	; 0x50
 8006c42:	d001      	beq.n	8006c48 <__gethex+0xd6>
 8006c44:	2b70      	cmp	r3, #112	; 0x70
 8006c46:	d142      	bne.n	8006cce <__gethex+0x15c>
 8006c48:	7863      	ldrb	r3, [r4, #1]
 8006c4a:	2b2b      	cmp	r3, #43	; 0x2b
 8006c4c:	d034      	beq.n	8006cb8 <__gethex+0x146>
 8006c4e:	2b2d      	cmp	r3, #45	; 0x2d
 8006c50:	d036      	beq.n	8006cc0 <__gethex+0x14e>
 8006c52:	2300      	movs	r3, #0
 8006c54:	1c66      	adds	r6, r4, #1
 8006c56:	9306      	str	r3, [sp, #24]
 8006c58:	7830      	ldrb	r0, [r6, #0]
 8006c5a:	f7ff ff75 	bl	8006b48 <__hexdig_fun>
 8006c5e:	1e43      	subs	r3, r0, #1
 8006c60:	b2db      	uxtb	r3, r3
 8006c62:	2b18      	cmp	r3, #24
 8006c64:	d833      	bhi.n	8006cce <__gethex+0x15c>
 8006c66:	3810      	subs	r0, #16
 8006c68:	0005      	movs	r5, r0
 8006c6a:	3601      	adds	r6, #1
 8006c6c:	7830      	ldrb	r0, [r6, #0]
 8006c6e:	f7ff ff6b 	bl	8006b48 <__hexdig_fun>
 8006c72:	1e43      	subs	r3, r0, #1
 8006c74:	b2db      	uxtb	r3, r3
 8006c76:	2b18      	cmp	r3, #24
 8006c78:	d924      	bls.n	8006cc4 <__gethex+0x152>
 8006c7a:	9b06      	ldr	r3, [sp, #24]
 8006c7c:	2b00      	cmp	r3, #0
 8006c7e:	d000      	beq.n	8006c82 <__gethex+0x110>
 8006c80:	426d      	negs	r5, r5
 8006c82:	197f      	adds	r7, r7, r5
 8006c84:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006c86:	601e      	str	r6, [r3, #0]
 8006c88:	9b03      	ldr	r3, [sp, #12]
 8006c8a:	2b00      	cmp	r3, #0
 8006c8c:	d021      	beq.n	8006cd2 <__gethex+0x160>
 8006c8e:	9b08      	ldr	r3, [sp, #32]
 8006c90:	2606      	movs	r6, #6
 8006c92:	425a      	negs	r2, r3
 8006c94:	4153      	adcs	r3, r2
 8006c96:	425b      	negs	r3, r3
 8006c98:	401e      	ands	r6, r3
 8006c9a:	0030      	movs	r0, r6
 8006c9c:	b00d      	add	sp, #52	; 0x34
 8006c9e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006ca0:	2300      	movs	r3, #0
 8006ca2:	9303      	str	r3, [sp, #12]
 8006ca4:	001e      	movs	r6, r3
 8006ca6:	e7a8      	b.n	8006bfa <__gethex+0x88>
 8006ca8:	3401      	adds	r4, #1
 8006caa:	e7be      	b.n	8006c2a <__gethex+0xb8>
 8006cac:	9c01      	ldr	r4, [sp, #4]
 8006cae:	2301      	movs	r3, #1
 8006cb0:	9303      	str	r3, [sp, #12]
 8006cb2:	e7c4      	b.n	8006c3e <__gethex+0xcc>
 8006cb4:	0007      	movs	r7, r0
 8006cb6:	e7fa      	b.n	8006cae <__gethex+0x13c>
 8006cb8:	2300      	movs	r3, #0
 8006cba:	9306      	str	r3, [sp, #24]
 8006cbc:	1ca6      	adds	r6, r4, #2
 8006cbe:	e7cb      	b.n	8006c58 <__gethex+0xe6>
 8006cc0:	2301      	movs	r3, #1
 8006cc2:	e7fa      	b.n	8006cba <__gethex+0x148>
 8006cc4:	230a      	movs	r3, #10
 8006cc6:	435d      	muls	r5, r3
 8006cc8:	182d      	adds	r5, r5, r0
 8006cca:	3d10      	subs	r5, #16
 8006ccc:	e7cd      	b.n	8006c6a <__gethex+0xf8>
 8006cce:	0026      	movs	r6, r4
 8006cd0:	e7d8      	b.n	8006c84 <__gethex+0x112>
 8006cd2:	9b01      	ldr	r3, [sp, #4]
 8006cd4:	9903      	ldr	r1, [sp, #12]
 8006cd6:	1ae3      	subs	r3, r4, r3
 8006cd8:	3b01      	subs	r3, #1
 8006cda:	2b07      	cmp	r3, #7
 8006cdc:	dc47      	bgt.n	8006d6e <__gethex+0x1fc>
 8006cde:	9805      	ldr	r0, [sp, #20]
 8006ce0:	f000 fa70 	bl	80071c4 <_Balloc>
 8006ce4:	0003      	movs	r3, r0
 8006ce6:	3314      	adds	r3, #20
 8006ce8:	9303      	str	r3, [sp, #12]
 8006cea:	9308      	str	r3, [sp, #32]
 8006cec:	2300      	movs	r3, #0
 8006cee:	0005      	movs	r5, r0
 8006cf0:	001e      	movs	r6, r3
 8006cf2:	9306      	str	r3, [sp, #24]
 8006cf4:	9b01      	ldr	r3, [sp, #4]
 8006cf6:	42a3      	cmp	r3, r4
 8006cf8:	d33c      	bcc.n	8006d74 <__gethex+0x202>
 8006cfa:	9c08      	ldr	r4, [sp, #32]
 8006cfc:	9b03      	ldr	r3, [sp, #12]
 8006cfe:	c440      	stmia	r4!, {r6}
 8006d00:	1ae4      	subs	r4, r4, r3
 8006d02:	10a4      	asrs	r4, r4, #2
 8006d04:	612c      	str	r4, [r5, #16]
 8006d06:	0030      	movs	r0, r6
 8006d08:	f000 fb29 	bl	800735e <__hi0bits>
 8006d0c:	9b02      	ldr	r3, [sp, #8]
 8006d0e:	0164      	lsls	r4, r4, #5
 8006d10:	681b      	ldr	r3, [r3, #0]
 8006d12:	1a26      	subs	r6, r4, r0
 8006d14:	9301      	str	r3, [sp, #4]
 8006d16:	429e      	cmp	r6, r3
 8006d18:	dd5f      	ble.n	8006dda <__gethex+0x268>
 8006d1a:	1af6      	subs	r6, r6, r3
 8006d1c:	0031      	movs	r1, r6
 8006d1e:	0028      	movs	r0, r5
 8006d20:	f000 fe23 	bl	800796a <__any_on>
 8006d24:	1e04      	subs	r4, r0, #0
 8006d26:	d00f      	beq.n	8006d48 <__gethex+0x1d6>
 8006d28:	2401      	movs	r4, #1
 8006d2a:	211f      	movs	r1, #31
 8006d2c:	0020      	movs	r0, r4
 8006d2e:	1e73      	subs	r3, r6, #1
 8006d30:	4019      	ands	r1, r3
 8006d32:	4088      	lsls	r0, r1
 8006d34:	0001      	movs	r1, r0
 8006d36:	115a      	asrs	r2, r3, #5
 8006d38:	9803      	ldr	r0, [sp, #12]
 8006d3a:	0092      	lsls	r2, r2, #2
 8006d3c:	5812      	ldr	r2, [r2, r0]
 8006d3e:	420a      	tst	r2, r1
 8006d40:	d002      	beq.n	8006d48 <__gethex+0x1d6>
 8006d42:	42a3      	cmp	r3, r4
 8006d44:	dc41      	bgt.n	8006dca <__gethex+0x258>
 8006d46:	2402      	movs	r4, #2
 8006d48:	0031      	movs	r1, r6
 8006d4a:	0028      	movs	r0, r5
 8006d4c:	f7ff fec8 	bl	8006ae0 <rshift>
 8006d50:	19bf      	adds	r7, r7, r6
 8006d52:	9b02      	ldr	r3, [sp, #8]
 8006d54:	689b      	ldr	r3, [r3, #8]
 8006d56:	9304      	str	r3, [sp, #16]
 8006d58:	42bb      	cmp	r3, r7
 8006d5a:	da4e      	bge.n	8006dfa <__gethex+0x288>
 8006d5c:	0029      	movs	r1, r5
 8006d5e:	9805      	ldr	r0, [sp, #20]
 8006d60:	f000 fa68 	bl	8007234 <_Bfree>
 8006d64:	2300      	movs	r3, #0
 8006d66:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8006d68:	26a3      	movs	r6, #163	; 0xa3
 8006d6a:	6013      	str	r3, [r2, #0]
 8006d6c:	e795      	b.n	8006c9a <__gethex+0x128>
 8006d6e:	3101      	adds	r1, #1
 8006d70:	105b      	asrs	r3, r3, #1
 8006d72:	e7b2      	b.n	8006cda <__gethex+0x168>
 8006d74:	1e63      	subs	r3, r4, #1
 8006d76:	9309      	str	r3, [sp, #36]	; 0x24
 8006d78:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8006d7a:	781b      	ldrb	r3, [r3, #0]
 8006d7c:	4293      	cmp	r3, r2
 8006d7e:	d015      	beq.n	8006dac <__gethex+0x23a>
 8006d80:	9b06      	ldr	r3, [sp, #24]
 8006d82:	2b20      	cmp	r3, #32
 8006d84:	d105      	bne.n	8006d92 <__gethex+0x220>
 8006d86:	9b08      	ldr	r3, [sp, #32]
 8006d88:	601e      	str	r6, [r3, #0]
 8006d8a:	2600      	movs	r6, #0
 8006d8c:	3304      	adds	r3, #4
 8006d8e:	9308      	str	r3, [sp, #32]
 8006d90:	9606      	str	r6, [sp, #24]
 8006d92:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006d94:	7818      	ldrb	r0, [r3, #0]
 8006d96:	f7ff fed7 	bl	8006b48 <__hexdig_fun>
 8006d9a:	230f      	movs	r3, #15
 8006d9c:	4018      	ands	r0, r3
 8006d9e:	9b06      	ldr	r3, [sp, #24]
 8006da0:	9c09      	ldr	r4, [sp, #36]	; 0x24
 8006da2:	4098      	lsls	r0, r3
 8006da4:	3304      	adds	r3, #4
 8006da6:	4306      	orrs	r6, r0
 8006da8:	9306      	str	r3, [sp, #24]
 8006daa:	e7a3      	b.n	8006cf4 <__gethex+0x182>
 8006dac:	2301      	movs	r3, #1
 8006dae:	9a04      	ldr	r2, [sp, #16]
 8006db0:	1a9c      	subs	r4, r3, r2
 8006db2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006db4:	191c      	adds	r4, r3, r4
 8006db6:	9b01      	ldr	r3, [sp, #4]
 8006db8:	429c      	cmp	r4, r3
 8006dba:	d3e1      	bcc.n	8006d80 <__gethex+0x20e>
 8006dbc:	9907      	ldr	r1, [sp, #28]
 8006dbe:	0020      	movs	r0, r4
 8006dc0:	f001 f81e 	bl	8007e00 <strncmp>
 8006dc4:	2800      	cmp	r0, #0
 8006dc6:	d1db      	bne.n	8006d80 <__gethex+0x20e>
 8006dc8:	e794      	b.n	8006cf4 <__gethex+0x182>
 8006dca:	1eb1      	subs	r1, r6, #2
 8006dcc:	0028      	movs	r0, r5
 8006dce:	f000 fdcc 	bl	800796a <__any_on>
 8006dd2:	2800      	cmp	r0, #0
 8006dd4:	d0b7      	beq.n	8006d46 <__gethex+0x1d4>
 8006dd6:	2403      	movs	r4, #3
 8006dd8:	e7b6      	b.n	8006d48 <__gethex+0x1d6>
 8006dda:	9b01      	ldr	r3, [sp, #4]
 8006ddc:	2400      	movs	r4, #0
 8006dde:	429e      	cmp	r6, r3
 8006de0:	dab7      	bge.n	8006d52 <__gethex+0x1e0>
 8006de2:	1b9e      	subs	r6, r3, r6
 8006de4:	0029      	movs	r1, r5
 8006de6:	0032      	movs	r2, r6
 8006de8:	9805      	ldr	r0, [sp, #20]
 8006dea:	f000 fbeb 	bl	80075c4 <__lshift>
 8006dee:	0003      	movs	r3, r0
 8006df0:	3314      	adds	r3, #20
 8006df2:	0005      	movs	r5, r0
 8006df4:	1bbf      	subs	r7, r7, r6
 8006df6:	9303      	str	r3, [sp, #12]
 8006df8:	e7ab      	b.n	8006d52 <__gethex+0x1e0>
 8006dfa:	9b02      	ldr	r3, [sp, #8]
 8006dfc:	685e      	ldr	r6, [r3, #4]
 8006dfe:	42be      	cmp	r6, r7
 8006e00:	dd6b      	ble.n	8006eda <__gethex+0x368>
 8006e02:	9b01      	ldr	r3, [sp, #4]
 8006e04:	1bf6      	subs	r6, r6, r7
 8006e06:	42b3      	cmp	r3, r6
 8006e08:	dc32      	bgt.n	8006e70 <__gethex+0x2fe>
 8006e0a:	9b02      	ldr	r3, [sp, #8]
 8006e0c:	68db      	ldr	r3, [r3, #12]
 8006e0e:	2b02      	cmp	r3, #2
 8006e10:	d026      	beq.n	8006e60 <__gethex+0x2ee>
 8006e12:	2b03      	cmp	r3, #3
 8006e14:	d028      	beq.n	8006e68 <__gethex+0x2f6>
 8006e16:	2b01      	cmp	r3, #1
 8006e18:	d119      	bne.n	8006e4e <__gethex+0x2dc>
 8006e1a:	9b01      	ldr	r3, [sp, #4]
 8006e1c:	42b3      	cmp	r3, r6
 8006e1e:	d116      	bne.n	8006e4e <__gethex+0x2dc>
 8006e20:	2b01      	cmp	r3, #1
 8006e22:	dc0d      	bgt.n	8006e40 <__gethex+0x2ce>
 8006e24:	9b02      	ldr	r3, [sp, #8]
 8006e26:	2662      	movs	r6, #98	; 0x62
 8006e28:	685b      	ldr	r3, [r3, #4]
 8006e2a:	9301      	str	r3, [sp, #4]
 8006e2c:	9a01      	ldr	r2, [sp, #4]
 8006e2e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006e30:	601a      	str	r2, [r3, #0]
 8006e32:	2301      	movs	r3, #1
 8006e34:	9a03      	ldr	r2, [sp, #12]
 8006e36:	612b      	str	r3, [r5, #16]
 8006e38:	6013      	str	r3, [r2, #0]
 8006e3a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006e3c:	601d      	str	r5, [r3, #0]
 8006e3e:	e72c      	b.n	8006c9a <__gethex+0x128>
 8006e40:	9901      	ldr	r1, [sp, #4]
 8006e42:	0028      	movs	r0, r5
 8006e44:	3901      	subs	r1, #1
 8006e46:	f000 fd90 	bl	800796a <__any_on>
 8006e4a:	2800      	cmp	r0, #0
 8006e4c:	d1ea      	bne.n	8006e24 <__gethex+0x2b2>
 8006e4e:	0029      	movs	r1, r5
 8006e50:	9805      	ldr	r0, [sp, #20]
 8006e52:	f000 f9ef 	bl	8007234 <_Bfree>
 8006e56:	2300      	movs	r3, #0
 8006e58:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8006e5a:	2650      	movs	r6, #80	; 0x50
 8006e5c:	6013      	str	r3, [r2, #0]
 8006e5e:	e71c      	b.n	8006c9a <__gethex+0x128>
 8006e60:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8006e62:	2b00      	cmp	r3, #0
 8006e64:	d0de      	beq.n	8006e24 <__gethex+0x2b2>
 8006e66:	e7f2      	b.n	8006e4e <__gethex+0x2dc>
 8006e68:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8006e6a:	2b00      	cmp	r3, #0
 8006e6c:	d1da      	bne.n	8006e24 <__gethex+0x2b2>
 8006e6e:	e7ee      	b.n	8006e4e <__gethex+0x2dc>
 8006e70:	1e77      	subs	r7, r6, #1
 8006e72:	2c00      	cmp	r4, #0
 8006e74:	d12f      	bne.n	8006ed6 <__gethex+0x364>
 8006e76:	2f00      	cmp	r7, #0
 8006e78:	d004      	beq.n	8006e84 <__gethex+0x312>
 8006e7a:	0039      	movs	r1, r7
 8006e7c:	0028      	movs	r0, r5
 8006e7e:	f000 fd74 	bl	800796a <__any_on>
 8006e82:	0004      	movs	r4, r0
 8006e84:	231f      	movs	r3, #31
 8006e86:	117a      	asrs	r2, r7, #5
 8006e88:	401f      	ands	r7, r3
 8006e8a:	3b1e      	subs	r3, #30
 8006e8c:	40bb      	lsls	r3, r7
 8006e8e:	9903      	ldr	r1, [sp, #12]
 8006e90:	0092      	lsls	r2, r2, #2
 8006e92:	5852      	ldr	r2, [r2, r1]
 8006e94:	421a      	tst	r2, r3
 8006e96:	d001      	beq.n	8006e9c <__gethex+0x32a>
 8006e98:	2302      	movs	r3, #2
 8006e9a:	431c      	orrs	r4, r3
 8006e9c:	9b01      	ldr	r3, [sp, #4]
 8006e9e:	0031      	movs	r1, r6
 8006ea0:	1b9b      	subs	r3, r3, r6
 8006ea2:	2602      	movs	r6, #2
 8006ea4:	0028      	movs	r0, r5
 8006ea6:	9301      	str	r3, [sp, #4]
 8006ea8:	f7ff fe1a 	bl	8006ae0 <rshift>
 8006eac:	9b02      	ldr	r3, [sp, #8]
 8006eae:	685f      	ldr	r7, [r3, #4]
 8006eb0:	2c00      	cmp	r4, #0
 8006eb2:	d040      	beq.n	8006f36 <__gethex+0x3c4>
 8006eb4:	9b02      	ldr	r3, [sp, #8]
 8006eb6:	68db      	ldr	r3, [r3, #12]
 8006eb8:	2b02      	cmp	r3, #2
 8006eba:	d010      	beq.n	8006ede <__gethex+0x36c>
 8006ebc:	2b03      	cmp	r3, #3
 8006ebe:	d012      	beq.n	8006ee6 <__gethex+0x374>
 8006ec0:	2b01      	cmp	r3, #1
 8006ec2:	d106      	bne.n	8006ed2 <__gethex+0x360>
 8006ec4:	07a2      	lsls	r2, r4, #30
 8006ec6:	d504      	bpl.n	8006ed2 <__gethex+0x360>
 8006ec8:	9a03      	ldr	r2, [sp, #12]
 8006eca:	6812      	ldr	r2, [r2, #0]
 8006ecc:	4314      	orrs	r4, r2
 8006ece:	421c      	tst	r4, r3
 8006ed0:	d10c      	bne.n	8006eec <__gethex+0x37a>
 8006ed2:	2310      	movs	r3, #16
 8006ed4:	e02e      	b.n	8006f34 <__gethex+0x3c2>
 8006ed6:	2401      	movs	r4, #1
 8006ed8:	e7d4      	b.n	8006e84 <__gethex+0x312>
 8006eda:	2601      	movs	r6, #1
 8006edc:	e7e8      	b.n	8006eb0 <__gethex+0x33e>
 8006ede:	2301      	movs	r3, #1
 8006ee0:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8006ee2:	1a9b      	subs	r3, r3, r2
 8006ee4:	9313      	str	r3, [sp, #76]	; 0x4c
 8006ee6:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8006ee8:	2b00      	cmp	r3, #0
 8006eea:	d0f2      	beq.n	8006ed2 <__gethex+0x360>
 8006eec:	692c      	ldr	r4, [r5, #16]
 8006eee:	00a3      	lsls	r3, r4, #2
 8006ef0:	9304      	str	r3, [sp, #16]
 8006ef2:	002b      	movs	r3, r5
 8006ef4:	00a2      	lsls	r2, r4, #2
 8006ef6:	3314      	adds	r3, #20
 8006ef8:	1899      	adds	r1, r3, r2
 8006efa:	2200      	movs	r2, #0
 8006efc:	4694      	mov	ip, r2
 8006efe:	681a      	ldr	r2, [r3, #0]
 8006f00:	1c50      	adds	r0, r2, #1
 8006f02:	d01d      	beq.n	8006f40 <__gethex+0x3ce>
 8006f04:	3201      	adds	r2, #1
 8006f06:	601a      	str	r2, [r3, #0]
 8006f08:	002b      	movs	r3, r5
 8006f0a:	3314      	adds	r3, #20
 8006f0c:	2e02      	cmp	r6, #2
 8006f0e:	d13a      	bne.n	8006f86 <__gethex+0x414>
 8006f10:	9a02      	ldr	r2, [sp, #8]
 8006f12:	9901      	ldr	r1, [sp, #4]
 8006f14:	6812      	ldr	r2, [r2, #0]
 8006f16:	3a01      	subs	r2, #1
 8006f18:	428a      	cmp	r2, r1
 8006f1a:	d10a      	bne.n	8006f32 <__gethex+0x3c0>
 8006f1c:	114a      	asrs	r2, r1, #5
 8006f1e:	211f      	movs	r1, #31
 8006f20:	9801      	ldr	r0, [sp, #4]
 8006f22:	0092      	lsls	r2, r2, #2
 8006f24:	4001      	ands	r1, r0
 8006f26:	2001      	movs	r0, #1
 8006f28:	0004      	movs	r4, r0
 8006f2a:	408c      	lsls	r4, r1
 8006f2c:	58d3      	ldr	r3, [r2, r3]
 8006f2e:	4223      	tst	r3, r4
 8006f30:	d148      	bne.n	8006fc4 <__gethex+0x452>
 8006f32:	2320      	movs	r3, #32
 8006f34:	431e      	orrs	r6, r3
 8006f36:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006f38:	601d      	str	r5, [r3, #0]
 8006f3a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006f3c:	601f      	str	r7, [r3, #0]
 8006f3e:	e6ac      	b.n	8006c9a <__gethex+0x128>
 8006f40:	4662      	mov	r2, ip
 8006f42:	c304      	stmia	r3!, {r2}
 8006f44:	4299      	cmp	r1, r3
 8006f46:	d8da      	bhi.n	8006efe <__gethex+0x38c>
 8006f48:	68ab      	ldr	r3, [r5, #8]
 8006f4a:	429c      	cmp	r4, r3
 8006f4c:	db12      	blt.n	8006f74 <__gethex+0x402>
 8006f4e:	686b      	ldr	r3, [r5, #4]
 8006f50:	9805      	ldr	r0, [sp, #20]
 8006f52:	1c59      	adds	r1, r3, #1
 8006f54:	f000 f936 	bl	80071c4 <_Balloc>
 8006f58:	0029      	movs	r1, r5
 8006f5a:	692b      	ldr	r3, [r5, #16]
 8006f5c:	9003      	str	r0, [sp, #12]
 8006f5e:	1c9a      	adds	r2, r3, #2
 8006f60:	0092      	lsls	r2, r2, #2
 8006f62:	310c      	adds	r1, #12
 8006f64:	300c      	adds	r0, #12
 8006f66:	f000 f924 	bl	80071b2 <memcpy>
 8006f6a:	0029      	movs	r1, r5
 8006f6c:	9805      	ldr	r0, [sp, #20]
 8006f6e:	f000 f961 	bl	8007234 <_Bfree>
 8006f72:	9d03      	ldr	r5, [sp, #12]
 8006f74:	692b      	ldr	r3, [r5, #16]
 8006f76:	1c5a      	adds	r2, r3, #1
 8006f78:	612a      	str	r2, [r5, #16]
 8006f7a:	2201      	movs	r2, #1
 8006f7c:	3304      	adds	r3, #4
 8006f7e:	009b      	lsls	r3, r3, #2
 8006f80:	18eb      	adds	r3, r5, r3
 8006f82:	605a      	str	r2, [r3, #4]
 8006f84:	e7c0      	b.n	8006f08 <__gethex+0x396>
 8006f86:	692a      	ldr	r2, [r5, #16]
 8006f88:	42a2      	cmp	r2, r4
 8006f8a:	dd0a      	ble.n	8006fa2 <__gethex+0x430>
 8006f8c:	2101      	movs	r1, #1
 8006f8e:	0028      	movs	r0, r5
 8006f90:	f7ff fda6 	bl	8006ae0 <rshift>
 8006f94:	9b02      	ldr	r3, [sp, #8]
 8006f96:	3701      	adds	r7, #1
 8006f98:	689b      	ldr	r3, [r3, #8]
 8006f9a:	2601      	movs	r6, #1
 8006f9c:	42bb      	cmp	r3, r7
 8006f9e:	dac8      	bge.n	8006f32 <__gethex+0x3c0>
 8006fa0:	e6dc      	b.n	8006d5c <__gethex+0x1ea>
 8006fa2:	241f      	movs	r4, #31
 8006fa4:	9a01      	ldr	r2, [sp, #4]
 8006fa6:	2601      	movs	r6, #1
 8006fa8:	4022      	ands	r2, r4
 8006faa:	1e14      	subs	r4, r2, #0
 8006fac:	d0c1      	beq.n	8006f32 <__gethex+0x3c0>
 8006fae:	9a04      	ldr	r2, [sp, #16]
 8006fb0:	189b      	adds	r3, r3, r2
 8006fb2:	3b04      	subs	r3, #4
 8006fb4:	6818      	ldr	r0, [r3, #0]
 8006fb6:	f000 f9d2 	bl	800735e <__hi0bits>
 8006fba:	2120      	movs	r1, #32
 8006fbc:	1b0c      	subs	r4, r1, r4
 8006fbe:	42a0      	cmp	r0, r4
 8006fc0:	dbe4      	blt.n	8006f8c <__gethex+0x41a>
 8006fc2:	e7b6      	b.n	8006f32 <__gethex+0x3c0>
 8006fc4:	0006      	movs	r6, r0
 8006fc6:	e7b4      	b.n	8006f32 <__gethex+0x3c0>

08006fc8 <L_shift>:
 8006fc8:	2308      	movs	r3, #8
 8006fca:	b570      	push	{r4, r5, r6, lr}
 8006fcc:	2520      	movs	r5, #32
 8006fce:	1a9a      	subs	r2, r3, r2
 8006fd0:	0092      	lsls	r2, r2, #2
 8006fd2:	1aad      	subs	r5, r5, r2
 8006fd4:	6843      	ldr	r3, [r0, #4]
 8006fd6:	6806      	ldr	r6, [r0, #0]
 8006fd8:	001c      	movs	r4, r3
 8006fda:	40ac      	lsls	r4, r5
 8006fdc:	40d3      	lsrs	r3, r2
 8006fde:	4334      	orrs	r4, r6
 8006fe0:	6004      	str	r4, [r0, #0]
 8006fe2:	6043      	str	r3, [r0, #4]
 8006fe4:	3004      	adds	r0, #4
 8006fe6:	4288      	cmp	r0, r1
 8006fe8:	d3f4      	bcc.n	8006fd4 <L_shift+0xc>
 8006fea:	bd70      	pop	{r4, r5, r6, pc}

08006fec <__match>:
 8006fec:	b530      	push	{r4, r5, lr}
 8006fee:	6803      	ldr	r3, [r0, #0]
 8006ff0:	780c      	ldrb	r4, [r1, #0]
 8006ff2:	3301      	adds	r3, #1
 8006ff4:	2c00      	cmp	r4, #0
 8006ff6:	d102      	bne.n	8006ffe <__match+0x12>
 8006ff8:	6003      	str	r3, [r0, #0]
 8006ffa:	2001      	movs	r0, #1
 8006ffc:	bd30      	pop	{r4, r5, pc}
 8006ffe:	781a      	ldrb	r2, [r3, #0]
 8007000:	0015      	movs	r5, r2
 8007002:	3d41      	subs	r5, #65	; 0x41
 8007004:	2d19      	cmp	r5, #25
 8007006:	d800      	bhi.n	800700a <__match+0x1e>
 8007008:	3220      	adds	r2, #32
 800700a:	3101      	adds	r1, #1
 800700c:	42a2      	cmp	r2, r4
 800700e:	d0ef      	beq.n	8006ff0 <__match+0x4>
 8007010:	2000      	movs	r0, #0
 8007012:	e7f3      	b.n	8006ffc <__match+0x10>

08007014 <__hexnan>:
 8007014:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007016:	b08b      	sub	sp, #44	; 0x2c
 8007018:	9201      	str	r2, [sp, #4]
 800701a:	680a      	ldr	r2, [r1, #0]
 800701c:	9901      	ldr	r1, [sp, #4]
 800701e:	1153      	asrs	r3, r2, #5
 8007020:	009b      	lsls	r3, r3, #2
 8007022:	18cb      	adds	r3, r1, r3
 8007024:	9304      	str	r3, [sp, #16]
 8007026:	231f      	movs	r3, #31
 8007028:	401a      	ands	r2, r3
 800702a:	9008      	str	r0, [sp, #32]
 800702c:	9206      	str	r2, [sp, #24]
 800702e:	d002      	beq.n	8007036 <__hexnan+0x22>
 8007030:	9b04      	ldr	r3, [sp, #16]
 8007032:	3304      	adds	r3, #4
 8007034:	9304      	str	r3, [sp, #16]
 8007036:	9b04      	ldr	r3, [sp, #16]
 8007038:	2500      	movs	r5, #0
 800703a:	1f1e      	subs	r6, r3, #4
 800703c:	0037      	movs	r7, r6
 800703e:	0034      	movs	r4, r6
 8007040:	9b08      	ldr	r3, [sp, #32]
 8007042:	6035      	str	r5, [r6, #0]
 8007044:	681b      	ldr	r3, [r3, #0]
 8007046:	9507      	str	r5, [sp, #28]
 8007048:	9305      	str	r3, [sp, #20]
 800704a:	9502      	str	r5, [sp, #8]
 800704c:	9b05      	ldr	r3, [sp, #20]
 800704e:	3301      	adds	r3, #1
 8007050:	9309      	str	r3, [sp, #36]	; 0x24
 8007052:	9b05      	ldr	r3, [sp, #20]
 8007054:	785b      	ldrb	r3, [r3, #1]
 8007056:	9303      	str	r3, [sp, #12]
 8007058:	2b00      	cmp	r3, #0
 800705a:	d028      	beq.n	80070ae <__hexnan+0x9a>
 800705c:	9803      	ldr	r0, [sp, #12]
 800705e:	f7ff fd73 	bl	8006b48 <__hexdig_fun>
 8007062:	2800      	cmp	r0, #0
 8007064:	d145      	bne.n	80070f2 <__hexnan+0xde>
 8007066:	9b03      	ldr	r3, [sp, #12]
 8007068:	2b20      	cmp	r3, #32
 800706a:	d819      	bhi.n	80070a0 <__hexnan+0x8c>
 800706c:	9b02      	ldr	r3, [sp, #8]
 800706e:	9a07      	ldr	r2, [sp, #28]
 8007070:	4293      	cmp	r3, r2
 8007072:	dd12      	ble.n	800709a <__hexnan+0x86>
 8007074:	42bc      	cmp	r4, r7
 8007076:	d206      	bcs.n	8007086 <__hexnan+0x72>
 8007078:	2d07      	cmp	r5, #7
 800707a:	dc04      	bgt.n	8007086 <__hexnan+0x72>
 800707c:	002a      	movs	r2, r5
 800707e:	0039      	movs	r1, r7
 8007080:	0020      	movs	r0, r4
 8007082:	f7ff ffa1 	bl	8006fc8 <L_shift>
 8007086:	9b01      	ldr	r3, [sp, #4]
 8007088:	2508      	movs	r5, #8
 800708a:	429c      	cmp	r4, r3
 800708c:	d905      	bls.n	800709a <__hexnan+0x86>
 800708e:	1f27      	subs	r7, r4, #4
 8007090:	2500      	movs	r5, #0
 8007092:	003c      	movs	r4, r7
 8007094:	9b02      	ldr	r3, [sp, #8]
 8007096:	603d      	str	r5, [r7, #0]
 8007098:	9307      	str	r3, [sp, #28]
 800709a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800709c:	9305      	str	r3, [sp, #20]
 800709e:	e7d5      	b.n	800704c <__hexnan+0x38>
 80070a0:	9b03      	ldr	r3, [sp, #12]
 80070a2:	2b29      	cmp	r3, #41	; 0x29
 80070a4:	d14a      	bne.n	800713c <__hexnan+0x128>
 80070a6:	9b05      	ldr	r3, [sp, #20]
 80070a8:	9a08      	ldr	r2, [sp, #32]
 80070aa:	3302      	adds	r3, #2
 80070ac:	6013      	str	r3, [r2, #0]
 80070ae:	9b02      	ldr	r3, [sp, #8]
 80070b0:	2b00      	cmp	r3, #0
 80070b2:	d043      	beq.n	800713c <__hexnan+0x128>
 80070b4:	42bc      	cmp	r4, r7
 80070b6:	d206      	bcs.n	80070c6 <__hexnan+0xb2>
 80070b8:	2d07      	cmp	r5, #7
 80070ba:	dc04      	bgt.n	80070c6 <__hexnan+0xb2>
 80070bc:	002a      	movs	r2, r5
 80070be:	0039      	movs	r1, r7
 80070c0:	0020      	movs	r0, r4
 80070c2:	f7ff ff81 	bl	8006fc8 <L_shift>
 80070c6:	9b01      	ldr	r3, [sp, #4]
 80070c8:	429c      	cmp	r4, r3
 80070ca:	d926      	bls.n	800711a <__hexnan+0x106>
 80070cc:	cc04      	ldmia	r4!, {r2}
 80070ce:	601a      	str	r2, [r3, #0]
 80070d0:	3304      	adds	r3, #4
 80070d2:	42a6      	cmp	r6, r4
 80070d4:	d2fa      	bcs.n	80070cc <__hexnan+0xb8>
 80070d6:	2200      	movs	r2, #0
 80070d8:	c304      	stmia	r3!, {r2}
 80070da:	429e      	cmp	r6, r3
 80070dc:	d2fc      	bcs.n	80070d8 <__hexnan+0xc4>
 80070de:	6833      	ldr	r3, [r6, #0]
 80070e0:	2b00      	cmp	r3, #0
 80070e2:	d104      	bne.n	80070ee <__hexnan+0xda>
 80070e4:	9b01      	ldr	r3, [sp, #4]
 80070e6:	429e      	cmp	r6, r3
 80070e8:	d126      	bne.n	8007138 <__hexnan+0x124>
 80070ea:	2301      	movs	r3, #1
 80070ec:	6033      	str	r3, [r6, #0]
 80070ee:	2005      	movs	r0, #5
 80070f0:	e025      	b.n	800713e <__hexnan+0x12a>
 80070f2:	9b02      	ldr	r3, [sp, #8]
 80070f4:	3501      	adds	r5, #1
 80070f6:	3301      	adds	r3, #1
 80070f8:	9302      	str	r3, [sp, #8]
 80070fa:	2d08      	cmp	r5, #8
 80070fc:	dd06      	ble.n	800710c <__hexnan+0xf8>
 80070fe:	9b01      	ldr	r3, [sp, #4]
 8007100:	429c      	cmp	r4, r3
 8007102:	d9ca      	bls.n	800709a <__hexnan+0x86>
 8007104:	2300      	movs	r3, #0
 8007106:	2501      	movs	r5, #1
 8007108:	3c04      	subs	r4, #4
 800710a:	6023      	str	r3, [r4, #0]
 800710c:	220f      	movs	r2, #15
 800710e:	6823      	ldr	r3, [r4, #0]
 8007110:	4010      	ands	r0, r2
 8007112:	011b      	lsls	r3, r3, #4
 8007114:	4318      	orrs	r0, r3
 8007116:	6020      	str	r0, [r4, #0]
 8007118:	e7bf      	b.n	800709a <__hexnan+0x86>
 800711a:	9b06      	ldr	r3, [sp, #24]
 800711c:	2b00      	cmp	r3, #0
 800711e:	d0de      	beq.n	80070de <__hexnan+0xca>
 8007120:	2120      	movs	r1, #32
 8007122:	9a06      	ldr	r2, [sp, #24]
 8007124:	9b04      	ldr	r3, [sp, #16]
 8007126:	1a89      	subs	r1, r1, r2
 8007128:	2201      	movs	r2, #1
 800712a:	4252      	negs	r2, r2
 800712c:	40ca      	lsrs	r2, r1
 800712e:	3b04      	subs	r3, #4
 8007130:	6819      	ldr	r1, [r3, #0]
 8007132:	400a      	ands	r2, r1
 8007134:	601a      	str	r2, [r3, #0]
 8007136:	e7d2      	b.n	80070de <__hexnan+0xca>
 8007138:	3e04      	subs	r6, #4
 800713a:	e7d0      	b.n	80070de <__hexnan+0xca>
 800713c:	2004      	movs	r0, #4
 800713e:	b00b      	add	sp, #44	; 0x2c
 8007140:	bdf0      	pop	{r4, r5, r6, r7, pc}

08007142 <__locale_ctype_ptr_l>:
 8007142:	30ec      	adds	r0, #236	; 0xec
 8007144:	6800      	ldr	r0, [r0, #0]
 8007146:	4770      	bx	lr

08007148 <__localeconv_l>:
 8007148:	30f0      	adds	r0, #240	; 0xf0
 800714a:	4770      	bx	lr

0800714c <_localeconv_r>:
 800714c:	4b03      	ldr	r3, [pc, #12]	; (800715c <_localeconv_r+0x10>)
 800714e:	681b      	ldr	r3, [r3, #0]
 8007150:	6a18      	ldr	r0, [r3, #32]
 8007152:	2800      	cmp	r0, #0
 8007154:	d100      	bne.n	8007158 <_localeconv_r+0xc>
 8007156:	4802      	ldr	r0, [pc, #8]	; (8007160 <_localeconv_r+0x14>)
 8007158:	30f0      	adds	r0, #240	; 0xf0
 800715a:	4770      	bx	lr
 800715c:	20000014 	.word	0x20000014
 8007160:	20000078 	.word	0x20000078

08007164 <malloc>:
 8007164:	b510      	push	{r4, lr}
 8007166:	4b03      	ldr	r3, [pc, #12]	; (8007174 <malloc+0x10>)
 8007168:	0001      	movs	r1, r0
 800716a:	6818      	ldr	r0, [r3, #0]
 800716c:	f000 fc78 	bl	8007a60 <_malloc_r>
 8007170:	bd10      	pop	{r4, pc}
 8007172:	46c0      	nop			; (mov r8, r8)
 8007174:	20000014 	.word	0x20000014

08007178 <__ascii_mbtowc>:
 8007178:	b082      	sub	sp, #8
 800717a:	2900      	cmp	r1, #0
 800717c:	d100      	bne.n	8007180 <__ascii_mbtowc+0x8>
 800717e:	a901      	add	r1, sp, #4
 8007180:	1e10      	subs	r0, r2, #0
 8007182:	d006      	beq.n	8007192 <__ascii_mbtowc+0x1a>
 8007184:	2b00      	cmp	r3, #0
 8007186:	d006      	beq.n	8007196 <__ascii_mbtowc+0x1e>
 8007188:	7813      	ldrb	r3, [r2, #0]
 800718a:	600b      	str	r3, [r1, #0]
 800718c:	7810      	ldrb	r0, [r2, #0]
 800718e:	1e43      	subs	r3, r0, #1
 8007190:	4198      	sbcs	r0, r3
 8007192:	b002      	add	sp, #8
 8007194:	4770      	bx	lr
 8007196:	2002      	movs	r0, #2
 8007198:	4240      	negs	r0, r0
 800719a:	e7fa      	b.n	8007192 <__ascii_mbtowc+0x1a>

0800719c <memchr>:
 800719c:	b2c9      	uxtb	r1, r1
 800719e:	1882      	adds	r2, r0, r2
 80071a0:	4290      	cmp	r0, r2
 80071a2:	d101      	bne.n	80071a8 <memchr+0xc>
 80071a4:	2000      	movs	r0, #0
 80071a6:	4770      	bx	lr
 80071a8:	7803      	ldrb	r3, [r0, #0]
 80071aa:	428b      	cmp	r3, r1
 80071ac:	d0fb      	beq.n	80071a6 <memchr+0xa>
 80071ae:	3001      	adds	r0, #1
 80071b0:	e7f6      	b.n	80071a0 <memchr+0x4>

080071b2 <memcpy>:
 80071b2:	2300      	movs	r3, #0
 80071b4:	b510      	push	{r4, lr}
 80071b6:	429a      	cmp	r2, r3
 80071b8:	d100      	bne.n	80071bc <memcpy+0xa>
 80071ba:	bd10      	pop	{r4, pc}
 80071bc:	5ccc      	ldrb	r4, [r1, r3]
 80071be:	54c4      	strb	r4, [r0, r3]
 80071c0:	3301      	adds	r3, #1
 80071c2:	e7f8      	b.n	80071b6 <memcpy+0x4>

080071c4 <_Balloc>:
 80071c4:	b570      	push	{r4, r5, r6, lr}
 80071c6:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80071c8:	0004      	movs	r4, r0
 80071ca:	000d      	movs	r5, r1
 80071cc:	2e00      	cmp	r6, #0
 80071ce:	d107      	bne.n	80071e0 <_Balloc+0x1c>
 80071d0:	2010      	movs	r0, #16
 80071d2:	f7ff ffc7 	bl	8007164 <malloc>
 80071d6:	6260      	str	r0, [r4, #36]	; 0x24
 80071d8:	6046      	str	r6, [r0, #4]
 80071da:	6086      	str	r6, [r0, #8]
 80071dc:	6006      	str	r6, [r0, #0]
 80071de:	60c6      	str	r6, [r0, #12]
 80071e0:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80071e2:	68f3      	ldr	r3, [r6, #12]
 80071e4:	2b00      	cmp	r3, #0
 80071e6:	d013      	beq.n	8007210 <_Balloc+0x4c>
 80071e8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80071ea:	00aa      	lsls	r2, r5, #2
 80071ec:	68db      	ldr	r3, [r3, #12]
 80071ee:	189b      	adds	r3, r3, r2
 80071f0:	6818      	ldr	r0, [r3, #0]
 80071f2:	2800      	cmp	r0, #0
 80071f4:	d118      	bne.n	8007228 <_Balloc+0x64>
 80071f6:	2101      	movs	r1, #1
 80071f8:	000e      	movs	r6, r1
 80071fa:	40ae      	lsls	r6, r5
 80071fc:	1d72      	adds	r2, r6, #5
 80071fe:	0092      	lsls	r2, r2, #2
 8007200:	0020      	movs	r0, r4
 8007202:	f000 fbd4 	bl	80079ae <_calloc_r>
 8007206:	2800      	cmp	r0, #0
 8007208:	d00c      	beq.n	8007224 <_Balloc+0x60>
 800720a:	6045      	str	r5, [r0, #4]
 800720c:	6086      	str	r6, [r0, #8]
 800720e:	e00d      	b.n	800722c <_Balloc+0x68>
 8007210:	2221      	movs	r2, #33	; 0x21
 8007212:	2104      	movs	r1, #4
 8007214:	0020      	movs	r0, r4
 8007216:	f000 fbca 	bl	80079ae <_calloc_r>
 800721a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800721c:	60f0      	str	r0, [r6, #12]
 800721e:	68db      	ldr	r3, [r3, #12]
 8007220:	2b00      	cmp	r3, #0
 8007222:	d1e1      	bne.n	80071e8 <_Balloc+0x24>
 8007224:	2000      	movs	r0, #0
 8007226:	bd70      	pop	{r4, r5, r6, pc}
 8007228:	6802      	ldr	r2, [r0, #0]
 800722a:	601a      	str	r2, [r3, #0]
 800722c:	2300      	movs	r3, #0
 800722e:	6103      	str	r3, [r0, #16]
 8007230:	60c3      	str	r3, [r0, #12]
 8007232:	e7f8      	b.n	8007226 <_Balloc+0x62>

08007234 <_Bfree>:
 8007234:	b570      	push	{r4, r5, r6, lr}
 8007236:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8007238:	0006      	movs	r6, r0
 800723a:	000d      	movs	r5, r1
 800723c:	2c00      	cmp	r4, #0
 800723e:	d107      	bne.n	8007250 <_Bfree+0x1c>
 8007240:	2010      	movs	r0, #16
 8007242:	f7ff ff8f 	bl	8007164 <malloc>
 8007246:	6270      	str	r0, [r6, #36]	; 0x24
 8007248:	6044      	str	r4, [r0, #4]
 800724a:	6084      	str	r4, [r0, #8]
 800724c:	6004      	str	r4, [r0, #0]
 800724e:	60c4      	str	r4, [r0, #12]
 8007250:	2d00      	cmp	r5, #0
 8007252:	d007      	beq.n	8007264 <_Bfree+0x30>
 8007254:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8007256:	686a      	ldr	r2, [r5, #4]
 8007258:	68db      	ldr	r3, [r3, #12]
 800725a:	0092      	lsls	r2, r2, #2
 800725c:	189b      	adds	r3, r3, r2
 800725e:	681a      	ldr	r2, [r3, #0]
 8007260:	602a      	str	r2, [r5, #0]
 8007262:	601d      	str	r5, [r3, #0]
 8007264:	bd70      	pop	{r4, r5, r6, pc}

08007266 <__multadd>:
 8007266:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007268:	001e      	movs	r6, r3
 800726a:	2314      	movs	r3, #20
 800726c:	469c      	mov	ip, r3
 800726e:	0007      	movs	r7, r0
 8007270:	000c      	movs	r4, r1
 8007272:	2000      	movs	r0, #0
 8007274:	690d      	ldr	r5, [r1, #16]
 8007276:	448c      	add	ip, r1
 8007278:	4663      	mov	r3, ip
 800727a:	681b      	ldr	r3, [r3, #0]
 800727c:	3001      	adds	r0, #1
 800727e:	b299      	uxth	r1, r3
 8007280:	4663      	mov	r3, ip
 8007282:	681b      	ldr	r3, [r3, #0]
 8007284:	4351      	muls	r1, r2
 8007286:	0c1b      	lsrs	r3, r3, #16
 8007288:	4353      	muls	r3, r2
 800728a:	1989      	adds	r1, r1, r6
 800728c:	0c0e      	lsrs	r6, r1, #16
 800728e:	199b      	adds	r3, r3, r6
 8007290:	b289      	uxth	r1, r1
 8007292:	0c1e      	lsrs	r6, r3, #16
 8007294:	041b      	lsls	r3, r3, #16
 8007296:	185b      	adds	r3, r3, r1
 8007298:	4661      	mov	r1, ip
 800729a:	c108      	stmia	r1!, {r3}
 800729c:	468c      	mov	ip, r1
 800729e:	4285      	cmp	r5, r0
 80072a0:	dcea      	bgt.n	8007278 <__multadd+0x12>
 80072a2:	2e00      	cmp	r6, #0
 80072a4:	d01b      	beq.n	80072de <__multadd+0x78>
 80072a6:	68a3      	ldr	r3, [r4, #8]
 80072a8:	42ab      	cmp	r3, r5
 80072aa:	dc12      	bgt.n	80072d2 <__multadd+0x6c>
 80072ac:	6863      	ldr	r3, [r4, #4]
 80072ae:	0038      	movs	r0, r7
 80072b0:	1c59      	adds	r1, r3, #1
 80072b2:	f7ff ff87 	bl	80071c4 <_Balloc>
 80072b6:	0021      	movs	r1, r4
 80072b8:	6923      	ldr	r3, [r4, #16]
 80072ba:	9001      	str	r0, [sp, #4]
 80072bc:	1c9a      	adds	r2, r3, #2
 80072be:	0092      	lsls	r2, r2, #2
 80072c0:	310c      	adds	r1, #12
 80072c2:	300c      	adds	r0, #12
 80072c4:	f7ff ff75 	bl	80071b2 <memcpy>
 80072c8:	0021      	movs	r1, r4
 80072ca:	0038      	movs	r0, r7
 80072cc:	f7ff ffb2 	bl	8007234 <_Bfree>
 80072d0:	9c01      	ldr	r4, [sp, #4]
 80072d2:	1d2b      	adds	r3, r5, #4
 80072d4:	009b      	lsls	r3, r3, #2
 80072d6:	18e3      	adds	r3, r4, r3
 80072d8:	3501      	adds	r5, #1
 80072da:	605e      	str	r6, [r3, #4]
 80072dc:	6125      	str	r5, [r4, #16]
 80072de:	0020      	movs	r0, r4
 80072e0:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}

080072e2 <__s2b>:
 80072e2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80072e4:	0006      	movs	r6, r0
 80072e6:	0018      	movs	r0, r3
 80072e8:	000c      	movs	r4, r1
 80072ea:	3008      	adds	r0, #8
 80072ec:	2109      	movs	r1, #9
 80072ee:	9301      	str	r3, [sp, #4]
 80072f0:	0015      	movs	r5, r2
 80072f2:	f7f8 ffa5 	bl	8000240 <__divsi3>
 80072f6:	2301      	movs	r3, #1
 80072f8:	2100      	movs	r1, #0
 80072fa:	4283      	cmp	r3, r0
 80072fc:	db1f      	blt.n	800733e <__s2b+0x5c>
 80072fe:	0030      	movs	r0, r6
 8007300:	f7ff ff60 	bl	80071c4 <_Balloc>
 8007304:	9b08      	ldr	r3, [sp, #32]
 8007306:	6143      	str	r3, [r0, #20]
 8007308:	2301      	movs	r3, #1
 800730a:	6103      	str	r3, [r0, #16]
 800730c:	2d09      	cmp	r5, #9
 800730e:	dd19      	ble.n	8007344 <__s2b+0x62>
 8007310:	0023      	movs	r3, r4
 8007312:	3309      	adds	r3, #9
 8007314:	001f      	movs	r7, r3
 8007316:	9300      	str	r3, [sp, #0]
 8007318:	1964      	adds	r4, r4, r5
 800731a:	783b      	ldrb	r3, [r7, #0]
 800731c:	0001      	movs	r1, r0
 800731e:	3b30      	subs	r3, #48	; 0x30
 8007320:	220a      	movs	r2, #10
 8007322:	0030      	movs	r0, r6
 8007324:	3701      	adds	r7, #1
 8007326:	f7ff ff9e 	bl	8007266 <__multadd>
 800732a:	42a7      	cmp	r7, r4
 800732c:	d1f5      	bne.n	800731a <__s2b+0x38>
 800732e:	9b00      	ldr	r3, [sp, #0]
 8007330:	195c      	adds	r4, r3, r5
 8007332:	3c08      	subs	r4, #8
 8007334:	002f      	movs	r7, r5
 8007336:	9b01      	ldr	r3, [sp, #4]
 8007338:	429f      	cmp	r7, r3
 800733a:	db06      	blt.n	800734a <__s2b+0x68>
 800733c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800733e:	005b      	lsls	r3, r3, #1
 8007340:	3101      	adds	r1, #1
 8007342:	e7da      	b.n	80072fa <__s2b+0x18>
 8007344:	340a      	adds	r4, #10
 8007346:	2509      	movs	r5, #9
 8007348:	e7f4      	b.n	8007334 <__s2b+0x52>
 800734a:	1b63      	subs	r3, r4, r5
 800734c:	5ddb      	ldrb	r3, [r3, r7]
 800734e:	0001      	movs	r1, r0
 8007350:	3b30      	subs	r3, #48	; 0x30
 8007352:	220a      	movs	r2, #10
 8007354:	0030      	movs	r0, r6
 8007356:	f7ff ff86 	bl	8007266 <__multadd>
 800735a:	3701      	adds	r7, #1
 800735c:	e7eb      	b.n	8007336 <__s2b+0x54>

0800735e <__hi0bits>:
 800735e:	0003      	movs	r3, r0
 8007360:	0c02      	lsrs	r2, r0, #16
 8007362:	2000      	movs	r0, #0
 8007364:	4282      	cmp	r2, r0
 8007366:	d101      	bne.n	800736c <__hi0bits+0xe>
 8007368:	041b      	lsls	r3, r3, #16
 800736a:	3010      	adds	r0, #16
 800736c:	0e1a      	lsrs	r2, r3, #24
 800736e:	d101      	bne.n	8007374 <__hi0bits+0x16>
 8007370:	3008      	adds	r0, #8
 8007372:	021b      	lsls	r3, r3, #8
 8007374:	0f1a      	lsrs	r2, r3, #28
 8007376:	d101      	bne.n	800737c <__hi0bits+0x1e>
 8007378:	3004      	adds	r0, #4
 800737a:	011b      	lsls	r3, r3, #4
 800737c:	0f9a      	lsrs	r2, r3, #30
 800737e:	d101      	bne.n	8007384 <__hi0bits+0x26>
 8007380:	3002      	adds	r0, #2
 8007382:	009b      	lsls	r3, r3, #2
 8007384:	2b00      	cmp	r3, #0
 8007386:	db03      	blt.n	8007390 <__hi0bits+0x32>
 8007388:	3001      	adds	r0, #1
 800738a:	005b      	lsls	r3, r3, #1
 800738c:	d400      	bmi.n	8007390 <__hi0bits+0x32>
 800738e:	2020      	movs	r0, #32
 8007390:	4770      	bx	lr

08007392 <__lo0bits>:
 8007392:	2207      	movs	r2, #7
 8007394:	6803      	ldr	r3, [r0, #0]
 8007396:	b510      	push	{r4, lr}
 8007398:	0001      	movs	r1, r0
 800739a:	401a      	ands	r2, r3
 800739c:	d00d      	beq.n	80073ba <__lo0bits+0x28>
 800739e:	2401      	movs	r4, #1
 80073a0:	2000      	movs	r0, #0
 80073a2:	4223      	tst	r3, r4
 80073a4:	d105      	bne.n	80073b2 <__lo0bits+0x20>
 80073a6:	3002      	adds	r0, #2
 80073a8:	4203      	tst	r3, r0
 80073aa:	d003      	beq.n	80073b4 <__lo0bits+0x22>
 80073ac:	40e3      	lsrs	r3, r4
 80073ae:	0020      	movs	r0, r4
 80073b0:	600b      	str	r3, [r1, #0]
 80073b2:	bd10      	pop	{r4, pc}
 80073b4:	089b      	lsrs	r3, r3, #2
 80073b6:	600b      	str	r3, [r1, #0]
 80073b8:	e7fb      	b.n	80073b2 <__lo0bits+0x20>
 80073ba:	b29c      	uxth	r4, r3
 80073bc:	0010      	movs	r0, r2
 80073be:	2c00      	cmp	r4, #0
 80073c0:	d101      	bne.n	80073c6 <__lo0bits+0x34>
 80073c2:	2010      	movs	r0, #16
 80073c4:	0c1b      	lsrs	r3, r3, #16
 80073c6:	b2da      	uxtb	r2, r3
 80073c8:	2a00      	cmp	r2, #0
 80073ca:	d101      	bne.n	80073d0 <__lo0bits+0x3e>
 80073cc:	3008      	adds	r0, #8
 80073ce:	0a1b      	lsrs	r3, r3, #8
 80073d0:	071a      	lsls	r2, r3, #28
 80073d2:	d101      	bne.n	80073d8 <__lo0bits+0x46>
 80073d4:	3004      	adds	r0, #4
 80073d6:	091b      	lsrs	r3, r3, #4
 80073d8:	079a      	lsls	r2, r3, #30
 80073da:	d101      	bne.n	80073e0 <__lo0bits+0x4e>
 80073dc:	3002      	adds	r0, #2
 80073de:	089b      	lsrs	r3, r3, #2
 80073e0:	07da      	lsls	r2, r3, #31
 80073e2:	d4e8      	bmi.n	80073b6 <__lo0bits+0x24>
 80073e4:	085b      	lsrs	r3, r3, #1
 80073e6:	d001      	beq.n	80073ec <__lo0bits+0x5a>
 80073e8:	3001      	adds	r0, #1
 80073ea:	e7e4      	b.n	80073b6 <__lo0bits+0x24>
 80073ec:	2020      	movs	r0, #32
 80073ee:	e7e0      	b.n	80073b2 <__lo0bits+0x20>

080073f0 <__i2b>:
 80073f0:	b510      	push	{r4, lr}
 80073f2:	000c      	movs	r4, r1
 80073f4:	2101      	movs	r1, #1
 80073f6:	f7ff fee5 	bl	80071c4 <_Balloc>
 80073fa:	2301      	movs	r3, #1
 80073fc:	6144      	str	r4, [r0, #20]
 80073fe:	6103      	str	r3, [r0, #16]
 8007400:	bd10      	pop	{r4, pc}

08007402 <__multiply>:
 8007402:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007404:	690b      	ldr	r3, [r1, #16]
 8007406:	0014      	movs	r4, r2
 8007408:	6912      	ldr	r2, [r2, #16]
 800740a:	b089      	sub	sp, #36	; 0x24
 800740c:	000d      	movs	r5, r1
 800740e:	4293      	cmp	r3, r2
 8007410:	da01      	bge.n	8007416 <__multiply+0x14>
 8007412:	0025      	movs	r5, r4
 8007414:	000c      	movs	r4, r1
 8007416:	692f      	ldr	r7, [r5, #16]
 8007418:	6926      	ldr	r6, [r4, #16]
 800741a:	6869      	ldr	r1, [r5, #4]
 800741c:	19bb      	adds	r3, r7, r6
 800741e:	9302      	str	r3, [sp, #8]
 8007420:	68ab      	ldr	r3, [r5, #8]
 8007422:	19ba      	adds	r2, r7, r6
 8007424:	4293      	cmp	r3, r2
 8007426:	da00      	bge.n	800742a <__multiply+0x28>
 8007428:	3101      	adds	r1, #1
 800742a:	f7ff fecb 	bl	80071c4 <_Balloc>
 800742e:	0002      	movs	r2, r0
 8007430:	19bb      	adds	r3, r7, r6
 8007432:	3214      	adds	r2, #20
 8007434:	009b      	lsls	r3, r3, #2
 8007436:	18d3      	adds	r3, r2, r3
 8007438:	469c      	mov	ip, r3
 800743a:	2100      	movs	r1, #0
 800743c:	0013      	movs	r3, r2
 800743e:	9004      	str	r0, [sp, #16]
 8007440:	4563      	cmp	r3, ip
 8007442:	d31d      	bcc.n	8007480 <__multiply+0x7e>
 8007444:	3514      	adds	r5, #20
 8007446:	00bf      	lsls	r7, r7, #2
 8007448:	19eb      	adds	r3, r5, r7
 800744a:	3414      	adds	r4, #20
 800744c:	00b6      	lsls	r6, r6, #2
 800744e:	9305      	str	r3, [sp, #20]
 8007450:	19a3      	adds	r3, r4, r6
 8007452:	9503      	str	r5, [sp, #12]
 8007454:	9401      	str	r4, [sp, #4]
 8007456:	9307      	str	r3, [sp, #28]
 8007458:	9b07      	ldr	r3, [sp, #28]
 800745a:	9901      	ldr	r1, [sp, #4]
 800745c:	4299      	cmp	r1, r3
 800745e:	d311      	bcc.n	8007484 <__multiply+0x82>
 8007460:	9b02      	ldr	r3, [sp, #8]
 8007462:	2b00      	cmp	r3, #0
 8007464:	dd06      	ble.n	8007474 <__multiply+0x72>
 8007466:	2304      	movs	r3, #4
 8007468:	425b      	negs	r3, r3
 800746a:	449c      	add	ip, r3
 800746c:	4663      	mov	r3, ip
 800746e:	681b      	ldr	r3, [r3, #0]
 8007470:	2b00      	cmp	r3, #0
 8007472:	d051      	beq.n	8007518 <__multiply+0x116>
 8007474:	9b04      	ldr	r3, [sp, #16]
 8007476:	9a02      	ldr	r2, [sp, #8]
 8007478:	0018      	movs	r0, r3
 800747a:	611a      	str	r2, [r3, #16]
 800747c:	b009      	add	sp, #36	; 0x24
 800747e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007480:	c302      	stmia	r3!, {r1}
 8007482:	e7dd      	b.n	8007440 <__multiply+0x3e>
 8007484:	9b01      	ldr	r3, [sp, #4]
 8007486:	681b      	ldr	r3, [r3, #0]
 8007488:	b298      	uxth	r0, r3
 800748a:	2800      	cmp	r0, #0
 800748c:	d01c      	beq.n	80074c8 <__multiply+0xc6>
 800748e:	0015      	movs	r5, r2
 8007490:	2600      	movs	r6, #0
 8007492:	9f03      	ldr	r7, [sp, #12]
 8007494:	cf02      	ldmia	r7!, {r1}
 8007496:	682c      	ldr	r4, [r5, #0]
 8007498:	b28b      	uxth	r3, r1
 800749a:	4343      	muls	r3, r0
 800749c:	0c09      	lsrs	r1, r1, #16
 800749e:	4341      	muls	r1, r0
 80074a0:	b2a4      	uxth	r4, r4
 80074a2:	191b      	adds	r3, r3, r4
 80074a4:	199b      	adds	r3, r3, r6
 80074a6:	000e      	movs	r6, r1
 80074a8:	6829      	ldr	r1, [r5, #0]
 80074aa:	9506      	str	r5, [sp, #24]
 80074ac:	0c09      	lsrs	r1, r1, #16
 80074ae:	1871      	adds	r1, r6, r1
 80074b0:	0c1e      	lsrs	r6, r3, #16
 80074b2:	1989      	adds	r1, r1, r6
 80074b4:	0c0e      	lsrs	r6, r1, #16
 80074b6:	b29b      	uxth	r3, r3
 80074b8:	0409      	lsls	r1, r1, #16
 80074ba:	430b      	orrs	r3, r1
 80074bc:	c508      	stmia	r5!, {r3}
 80074be:	9b05      	ldr	r3, [sp, #20]
 80074c0:	42bb      	cmp	r3, r7
 80074c2:	d8e7      	bhi.n	8007494 <__multiply+0x92>
 80074c4:	9b06      	ldr	r3, [sp, #24]
 80074c6:	605e      	str	r6, [r3, #4]
 80074c8:	9b01      	ldr	r3, [sp, #4]
 80074ca:	681b      	ldr	r3, [r3, #0]
 80074cc:	0c1d      	lsrs	r5, r3, #16
 80074ce:	d01e      	beq.n	800750e <__multiply+0x10c>
 80074d0:	0010      	movs	r0, r2
 80074d2:	2700      	movs	r7, #0
 80074d4:	6813      	ldr	r3, [r2, #0]
 80074d6:	9e03      	ldr	r6, [sp, #12]
 80074d8:	6831      	ldr	r1, [r6, #0]
 80074da:	6804      	ldr	r4, [r0, #0]
 80074dc:	b289      	uxth	r1, r1
 80074de:	4369      	muls	r1, r5
 80074e0:	0c24      	lsrs	r4, r4, #16
 80074e2:	1909      	adds	r1, r1, r4
 80074e4:	19c9      	adds	r1, r1, r7
 80074e6:	040f      	lsls	r7, r1, #16
 80074e8:	b29b      	uxth	r3, r3
 80074ea:	433b      	orrs	r3, r7
 80074ec:	6003      	str	r3, [r0, #0]
 80074ee:	ce80      	ldmia	r6!, {r7}
 80074f0:	6843      	ldr	r3, [r0, #4]
 80074f2:	0c3f      	lsrs	r7, r7, #16
 80074f4:	436f      	muls	r7, r5
 80074f6:	b29b      	uxth	r3, r3
 80074f8:	18fb      	adds	r3, r7, r3
 80074fa:	0c09      	lsrs	r1, r1, #16
 80074fc:	185b      	adds	r3, r3, r1
 80074fe:	9905      	ldr	r1, [sp, #20]
 8007500:	9006      	str	r0, [sp, #24]
 8007502:	0c1f      	lsrs	r7, r3, #16
 8007504:	3004      	adds	r0, #4
 8007506:	42b1      	cmp	r1, r6
 8007508:	d8e6      	bhi.n	80074d8 <__multiply+0xd6>
 800750a:	9906      	ldr	r1, [sp, #24]
 800750c:	604b      	str	r3, [r1, #4]
 800750e:	9b01      	ldr	r3, [sp, #4]
 8007510:	3204      	adds	r2, #4
 8007512:	3304      	adds	r3, #4
 8007514:	9301      	str	r3, [sp, #4]
 8007516:	e79f      	b.n	8007458 <__multiply+0x56>
 8007518:	9b02      	ldr	r3, [sp, #8]
 800751a:	3b01      	subs	r3, #1
 800751c:	9302      	str	r3, [sp, #8]
 800751e:	e79f      	b.n	8007460 <__multiply+0x5e>

08007520 <__pow5mult>:
 8007520:	2303      	movs	r3, #3
 8007522:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007524:	4013      	ands	r3, r2
 8007526:	0005      	movs	r5, r0
 8007528:	000e      	movs	r6, r1
 800752a:	0014      	movs	r4, r2
 800752c:	2b00      	cmp	r3, #0
 800752e:	d008      	beq.n	8007542 <__pow5mult+0x22>
 8007530:	4922      	ldr	r1, [pc, #136]	; (80075bc <__pow5mult+0x9c>)
 8007532:	3b01      	subs	r3, #1
 8007534:	009a      	lsls	r2, r3, #2
 8007536:	5852      	ldr	r2, [r2, r1]
 8007538:	2300      	movs	r3, #0
 800753a:	0031      	movs	r1, r6
 800753c:	f7ff fe93 	bl	8007266 <__multadd>
 8007540:	0006      	movs	r6, r0
 8007542:	10a3      	asrs	r3, r4, #2
 8007544:	9301      	str	r3, [sp, #4]
 8007546:	d036      	beq.n	80075b6 <__pow5mult+0x96>
 8007548:	6a6c      	ldr	r4, [r5, #36]	; 0x24
 800754a:	2c00      	cmp	r4, #0
 800754c:	d107      	bne.n	800755e <__pow5mult+0x3e>
 800754e:	2010      	movs	r0, #16
 8007550:	f7ff fe08 	bl	8007164 <malloc>
 8007554:	6268      	str	r0, [r5, #36]	; 0x24
 8007556:	6044      	str	r4, [r0, #4]
 8007558:	6084      	str	r4, [r0, #8]
 800755a:	6004      	str	r4, [r0, #0]
 800755c:	60c4      	str	r4, [r0, #12]
 800755e:	6a6f      	ldr	r7, [r5, #36]	; 0x24
 8007560:	68bc      	ldr	r4, [r7, #8]
 8007562:	2c00      	cmp	r4, #0
 8007564:	d107      	bne.n	8007576 <__pow5mult+0x56>
 8007566:	4916      	ldr	r1, [pc, #88]	; (80075c0 <__pow5mult+0xa0>)
 8007568:	0028      	movs	r0, r5
 800756a:	f7ff ff41 	bl	80073f0 <__i2b>
 800756e:	2300      	movs	r3, #0
 8007570:	0004      	movs	r4, r0
 8007572:	60b8      	str	r0, [r7, #8]
 8007574:	6003      	str	r3, [r0, #0]
 8007576:	2201      	movs	r2, #1
 8007578:	9b01      	ldr	r3, [sp, #4]
 800757a:	4213      	tst	r3, r2
 800757c:	d00a      	beq.n	8007594 <__pow5mult+0x74>
 800757e:	0031      	movs	r1, r6
 8007580:	0022      	movs	r2, r4
 8007582:	0028      	movs	r0, r5
 8007584:	f7ff ff3d 	bl	8007402 <__multiply>
 8007588:	0007      	movs	r7, r0
 800758a:	0031      	movs	r1, r6
 800758c:	0028      	movs	r0, r5
 800758e:	f7ff fe51 	bl	8007234 <_Bfree>
 8007592:	003e      	movs	r6, r7
 8007594:	9b01      	ldr	r3, [sp, #4]
 8007596:	105b      	asrs	r3, r3, #1
 8007598:	9301      	str	r3, [sp, #4]
 800759a:	d00c      	beq.n	80075b6 <__pow5mult+0x96>
 800759c:	6820      	ldr	r0, [r4, #0]
 800759e:	2800      	cmp	r0, #0
 80075a0:	d107      	bne.n	80075b2 <__pow5mult+0x92>
 80075a2:	0022      	movs	r2, r4
 80075a4:	0021      	movs	r1, r4
 80075a6:	0028      	movs	r0, r5
 80075a8:	f7ff ff2b 	bl	8007402 <__multiply>
 80075ac:	2300      	movs	r3, #0
 80075ae:	6020      	str	r0, [r4, #0]
 80075b0:	6003      	str	r3, [r0, #0]
 80075b2:	0004      	movs	r4, r0
 80075b4:	e7df      	b.n	8007576 <__pow5mult+0x56>
 80075b6:	0030      	movs	r0, r6
 80075b8:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80075ba:	46c0      	nop			; (mov r8, r8)
 80075bc:	080081f0 	.word	0x080081f0
 80075c0:	00000271 	.word	0x00000271

080075c4 <__lshift>:
 80075c4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80075c6:	000d      	movs	r5, r1
 80075c8:	0017      	movs	r7, r2
 80075ca:	692b      	ldr	r3, [r5, #16]
 80075cc:	1154      	asrs	r4, r2, #5
 80075ce:	b085      	sub	sp, #20
 80075d0:	18e3      	adds	r3, r4, r3
 80075d2:	9301      	str	r3, [sp, #4]
 80075d4:	3301      	adds	r3, #1
 80075d6:	9300      	str	r3, [sp, #0]
 80075d8:	6849      	ldr	r1, [r1, #4]
 80075da:	68ab      	ldr	r3, [r5, #8]
 80075dc:	9002      	str	r0, [sp, #8]
 80075de:	9a00      	ldr	r2, [sp, #0]
 80075e0:	4293      	cmp	r3, r2
 80075e2:	db35      	blt.n	8007650 <__lshift+0x8c>
 80075e4:	9802      	ldr	r0, [sp, #8]
 80075e6:	f7ff fded 	bl	80071c4 <_Balloc>
 80075ea:	2300      	movs	r3, #0
 80075ec:	0002      	movs	r2, r0
 80075ee:	0006      	movs	r6, r0
 80075f0:	0019      	movs	r1, r3
 80075f2:	3214      	adds	r2, #20
 80075f4:	42a3      	cmp	r3, r4
 80075f6:	db2e      	blt.n	8007656 <__lshift+0x92>
 80075f8:	43e3      	mvns	r3, r4
 80075fa:	17db      	asrs	r3, r3, #31
 80075fc:	401c      	ands	r4, r3
 80075fe:	002b      	movs	r3, r5
 8007600:	00a4      	lsls	r4, r4, #2
 8007602:	1914      	adds	r4, r2, r4
 8007604:	692a      	ldr	r2, [r5, #16]
 8007606:	3314      	adds	r3, #20
 8007608:	0092      	lsls	r2, r2, #2
 800760a:	189a      	adds	r2, r3, r2
 800760c:	4694      	mov	ip, r2
 800760e:	221f      	movs	r2, #31
 8007610:	4017      	ands	r7, r2
 8007612:	d024      	beq.n	800765e <__lshift+0x9a>
 8007614:	3201      	adds	r2, #1
 8007616:	1bd2      	subs	r2, r2, r7
 8007618:	9203      	str	r2, [sp, #12]
 800761a:	2200      	movs	r2, #0
 800761c:	6819      	ldr	r1, [r3, #0]
 800761e:	0020      	movs	r0, r4
 8007620:	40b9      	lsls	r1, r7
 8007622:	430a      	orrs	r2, r1
 8007624:	c404      	stmia	r4!, {r2}
 8007626:	cb04      	ldmia	r3!, {r2}
 8007628:	9903      	ldr	r1, [sp, #12]
 800762a:	40ca      	lsrs	r2, r1
 800762c:	459c      	cmp	ip, r3
 800762e:	d8f5      	bhi.n	800761c <__lshift+0x58>
 8007630:	6042      	str	r2, [r0, #4]
 8007632:	2a00      	cmp	r2, #0
 8007634:	d002      	beq.n	800763c <__lshift+0x78>
 8007636:	9b01      	ldr	r3, [sp, #4]
 8007638:	3302      	adds	r3, #2
 800763a:	9300      	str	r3, [sp, #0]
 800763c:	9b00      	ldr	r3, [sp, #0]
 800763e:	9802      	ldr	r0, [sp, #8]
 8007640:	3b01      	subs	r3, #1
 8007642:	6133      	str	r3, [r6, #16]
 8007644:	0029      	movs	r1, r5
 8007646:	f7ff fdf5 	bl	8007234 <_Bfree>
 800764a:	0030      	movs	r0, r6
 800764c:	b005      	add	sp, #20
 800764e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007650:	3101      	adds	r1, #1
 8007652:	005b      	lsls	r3, r3, #1
 8007654:	e7c3      	b.n	80075de <__lshift+0x1a>
 8007656:	0098      	lsls	r0, r3, #2
 8007658:	5011      	str	r1, [r2, r0]
 800765a:	3301      	adds	r3, #1
 800765c:	e7ca      	b.n	80075f4 <__lshift+0x30>
 800765e:	cb04      	ldmia	r3!, {r2}
 8007660:	c404      	stmia	r4!, {r2}
 8007662:	459c      	cmp	ip, r3
 8007664:	d8fb      	bhi.n	800765e <__lshift+0x9a>
 8007666:	e7e9      	b.n	800763c <__lshift+0x78>

08007668 <__mcmp>:
 8007668:	690a      	ldr	r2, [r1, #16]
 800766a:	6903      	ldr	r3, [r0, #16]
 800766c:	b530      	push	{r4, r5, lr}
 800766e:	1a9b      	subs	r3, r3, r2
 8007670:	d10d      	bne.n	800768e <__mcmp+0x26>
 8007672:	0092      	lsls	r2, r2, #2
 8007674:	3014      	adds	r0, #20
 8007676:	3114      	adds	r1, #20
 8007678:	1884      	adds	r4, r0, r2
 800767a:	1889      	adds	r1, r1, r2
 800767c:	3c04      	subs	r4, #4
 800767e:	3904      	subs	r1, #4
 8007680:	6825      	ldr	r5, [r4, #0]
 8007682:	680a      	ldr	r2, [r1, #0]
 8007684:	4295      	cmp	r5, r2
 8007686:	d004      	beq.n	8007692 <__mcmp+0x2a>
 8007688:	2301      	movs	r3, #1
 800768a:	4295      	cmp	r5, r2
 800768c:	d304      	bcc.n	8007698 <__mcmp+0x30>
 800768e:	0018      	movs	r0, r3
 8007690:	bd30      	pop	{r4, r5, pc}
 8007692:	42a0      	cmp	r0, r4
 8007694:	d3f2      	bcc.n	800767c <__mcmp+0x14>
 8007696:	e7fa      	b.n	800768e <__mcmp+0x26>
 8007698:	425b      	negs	r3, r3
 800769a:	e7f8      	b.n	800768e <__mcmp+0x26>

0800769c <__mdiff>:
 800769c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800769e:	000d      	movs	r5, r1
 80076a0:	b085      	sub	sp, #20
 80076a2:	0007      	movs	r7, r0
 80076a4:	0011      	movs	r1, r2
 80076a6:	0028      	movs	r0, r5
 80076a8:	0014      	movs	r4, r2
 80076aa:	f7ff ffdd 	bl	8007668 <__mcmp>
 80076ae:	1e06      	subs	r6, r0, #0
 80076b0:	d108      	bne.n	80076c4 <__mdiff+0x28>
 80076b2:	0001      	movs	r1, r0
 80076b4:	0038      	movs	r0, r7
 80076b6:	f7ff fd85 	bl	80071c4 <_Balloc>
 80076ba:	2301      	movs	r3, #1
 80076bc:	6146      	str	r6, [r0, #20]
 80076be:	6103      	str	r3, [r0, #16]
 80076c0:	b005      	add	sp, #20
 80076c2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80076c4:	2301      	movs	r3, #1
 80076c6:	9301      	str	r3, [sp, #4]
 80076c8:	2800      	cmp	r0, #0
 80076ca:	db04      	blt.n	80076d6 <__mdiff+0x3a>
 80076cc:	0023      	movs	r3, r4
 80076ce:	002c      	movs	r4, r5
 80076d0:	001d      	movs	r5, r3
 80076d2:	2300      	movs	r3, #0
 80076d4:	9301      	str	r3, [sp, #4]
 80076d6:	6861      	ldr	r1, [r4, #4]
 80076d8:	0038      	movs	r0, r7
 80076da:	f7ff fd73 	bl	80071c4 <_Balloc>
 80076de:	002f      	movs	r7, r5
 80076e0:	2200      	movs	r2, #0
 80076e2:	9b01      	ldr	r3, [sp, #4]
 80076e4:	6926      	ldr	r6, [r4, #16]
 80076e6:	60c3      	str	r3, [r0, #12]
 80076e8:	3414      	adds	r4, #20
 80076ea:	00b3      	lsls	r3, r6, #2
 80076ec:	18e3      	adds	r3, r4, r3
 80076ee:	9302      	str	r3, [sp, #8]
 80076f0:	692b      	ldr	r3, [r5, #16]
 80076f2:	3714      	adds	r7, #20
 80076f4:	009b      	lsls	r3, r3, #2
 80076f6:	18fb      	adds	r3, r7, r3
 80076f8:	9303      	str	r3, [sp, #12]
 80076fa:	0003      	movs	r3, r0
 80076fc:	4694      	mov	ip, r2
 80076fe:	3314      	adds	r3, #20
 8007700:	cc20      	ldmia	r4!, {r5}
 8007702:	cf04      	ldmia	r7!, {r2}
 8007704:	9201      	str	r2, [sp, #4]
 8007706:	b2aa      	uxth	r2, r5
 8007708:	4494      	add	ip, r2
 800770a:	466a      	mov	r2, sp
 800770c:	4661      	mov	r1, ip
 800770e:	8892      	ldrh	r2, [r2, #4]
 8007710:	0c2d      	lsrs	r5, r5, #16
 8007712:	1a8a      	subs	r2, r1, r2
 8007714:	9901      	ldr	r1, [sp, #4]
 8007716:	0c09      	lsrs	r1, r1, #16
 8007718:	1a69      	subs	r1, r5, r1
 800771a:	1415      	asrs	r5, r2, #16
 800771c:	1949      	adds	r1, r1, r5
 800771e:	140d      	asrs	r5, r1, #16
 8007720:	b292      	uxth	r2, r2
 8007722:	0409      	lsls	r1, r1, #16
 8007724:	430a      	orrs	r2, r1
 8007726:	601a      	str	r2, [r3, #0]
 8007728:	9a03      	ldr	r2, [sp, #12]
 800772a:	46ac      	mov	ip, r5
 800772c:	3304      	adds	r3, #4
 800772e:	42ba      	cmp	r2, r7
 8007730:	d8e6      	bhi.n	8007700 <__mdiff+0x64>
 8007732:	9902      	ldr	r1, [sp, #8]
 8007734:	001a      	movs	r2, r3
 8007736:	428c      	cmp	r4, r1
 8007738:	d305      	bcc.n	8007746 <__mdiff+0xaa>
 800773a:	3a04      	subs	r2, #4
 800773c:	6813      	ldr	r3, [r2, #0]
 800773e:	2b00      	cmp	r3, #0
 8007740:	d00e      	beq.n	8007760 <__mdiff+0xc4>
 8007742:	6106      	str	r6, [r0, #16]
 8007744:	e7bc      	b.n	80076c0 <__mdiff+0x24>
 8007746:	cc04      	ldmia	r4!, {r2}
 8007748:	b291      	uxth	r1, r2
 800774a:	4461      	add	r1, ip
 800774c:	140d      	asrs	r5, r1, #16
 800774e:	0c12      	lsrs	r2, r2, #16
 8007750:	1952      	adds	r2, r2, r5
 8007752:	1415      	asrs	r5, r2, #16
 8007754:	b289      	uxth	r1, r1
 8007756:	0412      	lsls	r2, r2, #16
 8007758:	430a      	orrs	r2, r1
 800775a:	46ac      	mov	ip, r5
 800775c:	c304      	stmia	r3!, {r2}
 800775e:	e7e8      	b.n	8007732 <__mdiff+0x96>
 8007760:	3e01      	subs	r6, #1
 8007762:	e7ea      	b.n	800773a <__mdiff+0x9e>

08007764 <__ulp>:
 8007764:	000b      	movs	r3, r1
 8007766:	4910      	ldr	r1, [pc, #64]	; (80077a8 <__ulp+0x44>)
 8007768:	b510      	push	{r4, lr}
 800776a:	4019      	ands	r1, r3
 800776c:	4b0f      	ldr	r3, [pc, #60]	; (80077ac <__ulp+0x48>)
 800776e:	18c9      	adds	r1, r1, r3
 8007770:	2900      	cmp	r1, #0
 8007772:	dd04      	ble.n	800777e <__ulp+0x1a>
 8007774:	2200      	movs	r2, #0
 8007776:	000b      	movs	r3, r1
 8007778:	0010      	movs	r0, r2
 800777a:	0019      	movs	r1, r3
 800777c:	bd10      	pop	{r4, pc}
 800777e:	4249      	negs	r1, r1
 8007780:	1509      	asrs	r1, r1, #20
 8007782:	2200      	movs	r2, #0
 8007784:	2300      	movs	r3, #0
 8007786:	2913      	cmp	r1, #19
 8007788:	dc04      	bgt.n	8007794 <__ulp+0x30>
 800778a:	2080      	movs	r0, #128	; 0x80
 800778c:	0300      	lsls	r0, r0, #12
 800778e:	4108      	asrs	r0, r1
 8007790:	0003      	movs	r3, r0
 8007792:	e7f1      	b.n	8007778 <__ulp+0x14>
 8007794:	3914      	subs	r1, #20
 8007796:	2001      	movs	r0, #1
 8007798:	291e      	cmp	r1, #30
 800779a:	dc02      	bgt.n	80077a2 <__ulp+0x3e>
 800779c:	241f      	movs	r4, #31
 800779e:	1a61      	subs	r1, r4, r1
 80077a0:	4088      	lsls	r0, r1
 80077a2:	0002      	movs	r2, r0
 80077a4:	e7e8      	b.n	8007778 <__ulp+0x14>
 80077a6:	46c0      	nop			; (mov r8, r8)
 80077a8:	7ff00000 	.word	0x7ff00000
 80077ac:	fcc00000 	.word	0xfcc00000

080077b0 <__b2d>:
 80077b0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80077b2:	0006      	movs	r6, r0
 80077b4:	6903      	ldr	r3, [r0, #16]
 80077b6:	3614      	adds	r6, #20
 80077b8:	009b      	lsls	r3, r3, #2
 80077ba:	18f3      	adds	r3, r6, r3
 80077bc:	1f1d      	subs	r5, r3, #4
 80077be:	682c      	ldr	r4, [r5, #0]
 80077c0:	000f      	movs	r7, r1
 80077c2:	0020      	movs	r0, r4
 80077c4:	9301      	str	r3, [sp, #4]
 80077c6:	f7ff fdca 	bl	800735e <__hi0bits>
 80077ca:	2320      	movs	r3, #32
 80077cc:	1a1b      	subs	r3, r3, r0
 80077ce:	603b      	str	r3, [r7, #0]
 80077d0:	491c      	ldr	r1, [pc, #112]	; (8007844 <__b2d+0x94>)
 80077d2:	280a      	cmp	r0, #10
 80077d4:	dc16      	bgt.n	8007804 <__b2d+0x54>
 80077d6:	230b      	movs	r3, #11
 80077d8:	0027      	movs	r7, r4
 80077da:	1a1b      	subs	r3, r3, r0
 80077dc:	40df      	lsrs	r7, r3
 80077de:	4339      	orrs	r1, r7
 80077e0:	469c      	mov	ip, r3
 80077e2:	000b      	movs	r3, r1
 80077e4:	2100      	movs	r1, #0
 80077e6:	42ae      	cmp	r6, r5
 80077e8:	d202      	bcs.n	80077f0 <__b2d+0x40>
 80077ea:	9901      	ldr	r1, [sp, #4]
 80077ec:	3908      	subs	r1, #8
 80077ee:	6809      	ldr	r1, [r1, #0]
 80077f0:	3015      	adds	r0, #21
 80077f2:	4084      	lsls	r4, r0
 80077f4:	4660      	mov	r0, ip
 80077f6:	40c1      	lsrs	r1, r0
 80077f8:	430c      	orrs	r4, r1
 80077fa:	0022      	movs	r2, r4
 80077fc:	0010      	movs	r0, r2
 80077fe:	0019      	movs	r1, r3
 8007800:	b003      	add	sp, #12
 8007802:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007804:	2700      	movs	r7, #0
 8007806:	42ae      	cmp	r6, r5
 8007808:	d202      	bcs.n	8007810 <__b2d+0x60>
 800780a:	9d01      	ldr	r5, [sp, #4]
 800780c:	3d08      	subs	r5, #8
 800780e:	682f      	ldr	r7, [r5, #0]
 8007810:	380b      	subs	r0, #11
 8007812:	4684      	mov	ip, r0
 8007814:	1e03      	subs	r3, r0, #0
 8007816:	d012      	beq.n	800783e <__b2d+0x8e>
 8007818:	409c      	lsls	r4, r3
 800781a:	2020      	movs	r0, #32
 800781c:	4321      	orrs	r1, r4
 800781e:	003c      	movs	r4, r7
 8007820:	1ac0      	subs	r0, r0, r3
 8007822:	40c4      	lsrs	r4, r0
 8007824:	4321      	orrs	r1, r4
 8007826:	000b      	movs	r3, r1
 8007828:	2100      	movs	r1, #0
 800782a:	42b5      	cmp	r5, r6
 800782c:	d901      	bls.n	8007832 <__b2d+0x82>
 800782e:	3d04      	subs	r5, #4
 8007830:	6829      	ldr	r1, [r5, #0]
 8007832:	4664      	mov	r4, ip
 8007834:	40c1      	lsrs	r1, r0
 8007836:	40a7      	lsls	r7, r4
 8007838:	430f      	orrs	r7, r1
 800783a:	003a      	movs	r2, r7
 800783c:	e7de      	b.n	80077fc <__b2d+0x4c>
 800783e:	4321      	orrs	r1, r4
 8007840:	000b      	movs	r3, r1
 8007842:	e7fa      	b.n	800783a <__b2d+0x8a>
 8007844:	3ff00000 	.word	0x3ff00000

08007848 <__d2b>:
 8007848:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800784a:	001d      	movs	r5, r3
 800784c:	2101      	movs	r1, #1
 800784e:	0014      	movs	r4, r2
 8007850:	9f08      	ldr	r7, [sp, #32]
 8007852:	f7ff fcb7 	bl	80071c4 <_Balloc>
 8007856:	032b      	lsls	r3, r5, #12
 8007858:	006d      	lsls	r5, r5, #1
 800785a:	0006      	movs	r6, r0
 800785c:	0b1b      	lsrs	r3, r3, #12
 800785e:	0d6d      	lsrs	r5, r5, #21
 8007860:	d124      	bne.n	80078ac <__d2b+0x64>
 8007862:	9301      	str	r3, [sp, #4]
 8007864:	2c00      	cmp	r4, #0
 8007866:	d027      	beq.n	80078b8 <__d2b+0x70>
 8007868:	4668      	mov	r0, sp
 800786a:	9400      	str	r4, [sp, #0]
 800786c:	f7ff fd91 	bl	8007392 <__lo0bits>
 8007870:	9c00      	ldr	r4, [sp, #0]
 8007872:	2800      	cmp	r0, #0
 8007874:	d01e      	beq.n	80078b4 <__d2b+0x6c>
 8007876:	9b01      	ldr	r3, [sp, #4]
 8007878:	2120      	movs	r1, #32
 800787a:	001a      	movs	r2, r3
 800787c:	1a09      	subs	r1, r1, r0
 800787e:	408a      	lsls	r2, r1
 8007880:	40c3      	lsrs	r3, r0
 8007882:	4322      	orrs	r2, r4
 8007884:	6172      	str	r2, [r6, #20]
 8007886:	9301      	str	r3, [sp, #4]
 8007888:	9c01      	ldr	r4, [sp, #4]
 800788a:	61b4      	str	r4, [r6, #24]
 800788c:	1e63      	subs	r3, r4, #1
 800788e:	419c      	sbcs	r4, r3
 8007890:	3401      	adds	r4, #1
 8007892:	6134      	str	r4, [r6, #16]
 8007894:	2d00      	cmp	r5, #0
 8007896:	d018      	beq.n	80078ca <__d2b+0x82>
 8007898:	4b12      	ldr	r3, [pc, #72]	; (80078e4 <__d2b+0x9c>)
 800789a:	18ed      	adds	r5, r5, r3
 800789c:	2335      	movs	r3, #53	; 0x35
 800789e:	182d      	adds	r5, r5, r0
 80078a0:	603d      	str	r5, [r7, #0]
 80078a2:	1a18      	subs	r0, r3, r0
 80078a4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80078a6:	6018      	str	r0, [r3, #0]
 80078a8:	0030      	movs	r0, r6
 80078aa:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80078ac:	2280      	movs	r2, #128	; 0x80
 80078ae:	0352      	lsls	r2, r2, #13
 80078b0:	4313      	orrs	r3, r2
 80078b2:	e7d6      	b.n	8007862 <__d2b+0x1a>
 80078b4:	6174      	str	r4, [r6, #20]
 80078b6:	e7e7      	b.n	8007888 <__d2b+0x40>
 80078b8:	a801      	add	r0, sp, #4
 80078ba:	f7ff fd6a 	bl	8007392 <__lo0bits>
 80078be:	2401      	movs	r4, #1
 80078c0:	9b01      	ldr	r3, [sp, #4]
 80078c2:	6134      	str	r4, [r6, #16]
 80078c4:	6173      	str	r3, [r6, #20]
 80078c6:	3020      	adds	r0, #32
 80078c8:	e7e4      	b.n	8007894 <__d2b+0x4c>
 80078ca:	4b07      	ldr	r3, [pc, #28]	; (80078e8 <__d2b+0xa0>)
 80078cc:	18c0      	adds	r0, r0, r3
 80078ce:	4b07      	ldr	r3, [pc, #28]	; (80078ec <__d2b+0xa4>)
 80078d0:	6038      	str	r0, [r7, #0]
 80078d2:	18e3      	adds	r3, r4, r3
 80078d4:	009b      	lsls	r3, r3, #2
 80078d6:	18f3      	adds	r3, r6, r3
 80078d8:	6958      	ldr	r0, [r3, #20]
 80078da:	f7ff fd40 	bl	800735e <__hi0bits>
 80078de:	0164      	lsls	r4, r4, #5
 80078e0:	1a20      	subs	r0, r4, r0
 80078e2:	e7df      	b.n	80078a4 <__d2b+0x5c>
 80078e4:	fffffbcd 	.word	0xfffffbcd
 80078e8:	fffffbce 	.word	0xfffffbce
 80078ec:	3fffffff 	.word	0x3fffffff

080078f0 <__ratio>:
 80078f0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80078f2:	b085      	sub	sp, #20
 80078f4:	000f      	movs	r7, r1
 80078f6:	a902      	add	r1, sp, #8
 80078f8:	0006      	movs	r6, r0
 80078fa:	f7ff ff59 	bl	80077b0 <__b2d>
 80078fe:	0004      	movs	r4, r0
 8007900:	000d      	movs	r5, r1
 8007902:	0038      	movs	r0, r7
 8007904:	a903      	add	r1, sp, #12
 8007906:	9400      	str	r4, [sp, #0]
 8007908:	9501      	str	r5, [sp, #4]
 800790a:	f7ff ff51 	bl	80077b0 <__b2d>
 800790e:	6936      	ldr	r6, [r6, #16]
 8007910:	693f      	ldr	r7, [r7, #16]
 8007912:	0002      	movs	r2, r0
 8007914:	1bf7      	subs	r7, r6, r7
 8007916:	017e      	lsls	r6, r7, #5
 8007918:	46b4      	mov	ip, r6
 800791a:	9f03      	ldr	r7, [sp, #12]
 800791c:	9e02      	ldr	r6, [sp, #8]
 800791e:	000b      	movs	r3, r1
 8007920:	1bf6      	subs	r6, r6, r7
 8007922:	4466      	add	r6, ip
 8007924:	0537      	lsls	r7, r6, #20
 8007926:	2e00      	cmp	r6, #0
 8007928:	dd07      	ble.n	800793a <__ratio+0x4a>
 800792a:	1979      	adds	r1, r7, r5
 800792c:	9101      	str	r1, [sp, #4]
 800792e:	9800      	ldr	r0, [sp, #0]
 8007930:	9901      	ldr	r1, [sp, #4]
 8007932:	f7f9 fa0b 	bl	8000d4c <__aeabi_ddiv>
 8007936:	b005      	add	sp, #20
 8007938:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800793a:	1bcb      	subs	r3, r1, r7
 800793c:	e7f7      	b.n	800792e <__ratio+0x3e>

0800793e <__copybits>:
 800793e:	0013      	movs	r3, r2
 8007940:	3901      	subs	r1, #1
 8007942:	b510      	push	{r4, lr}
 8007944:	1149      	asrs	r1, r1, #5
 8007946:	6912      	ldr	r2, [r2, #16]
 8007948:	3101      	adds	r1, #1
 800794a:	0089      	lsls	r1, r1, #2
 800794c:	3314      	adds	r3, #20
 800794e:	0092      	lsls	r2, r2, #2
 8007950:	1841      	adds	r1, r0, r1
 8007952:	189a      	adds	r2, r3, r2
 8007954:	429a      	cmp	r2, r3
 8007956:	d803      	bhi.n	8007960 <__copybits+0x22>
 8007958:	2300      	movs	r3, #0
 800795a:	4281      	cmp	r1, r0
 800795c:	d803      	bhi.n	8007966 <__copybits+0x28>
 800795e:	bd10      	pop	{r4, pc}
 8007960:	cb10      	ldmia	r3!, {r4}
 8007962:	c010      	stmia	r0!, {r4}
 8007964:	e7f6      	b.n	8007954 <__copybits+0x16>
 8007966:	c008      	stmia	r0!, {r3}
 8007968:	e7f7      	b.n	800795a <__copybits+0x1c>

0800796a <__any_on>:
 800796a:	0002      	movs	r2, r0
 800796c:	6900      	ldr	r0, [r0, #16]
 800796e:	b510      	push	{r4, lr}
 8007970:	3214      	adds	r2, #20
 8007972:	114b      	asrs	r3, r1, #5
 8007974:	4298      	cmp	r0, r3
 8007976:	db12      	blt.n	800799e <__any_on+0x34>
 8007978:	dd0b      	ble.n	8007992 <__any_on+0x28>
 800797a:	201f      	movs	r0, #31
 800797c:	4001      	ands	r1, r0
 800797e:	d008      	beq.n	8007992 <__any_on+0x28>
 8007980:	0098      	lsls	r0, r3, #2
 8007982:	5884      	ldr	r4, [r0, r2]
 8007984:	0020      	movs	r0, r4
 8007986:	40c8      	lsrs	r0, r1
 8007988:	4088      	lsls	r0, r1
 800798a:	0001      	movs	r1, r0
 800798c:	2001      	movs	r0, #1
 800798e:	428c      	cmp	r4, r1
 8007990:	d104      	bne.n	800799c <__any_on+0x32>
 8007992:	009b      	lsls	r3, r3, #2
 8007994:	18d3      	adds	r3, r2, r3
 8007996:	4293      	cmp	r3, r2
 8007998:	d803      	bhi.n	80079a2 <__any_on+0x38>
 800799a:	2000      	movs	r0, #0
 800799c:	bd10      	pop	{r4, pc}
 800799e:	0003      	movs	r3, r0
 80079a0:	e7f7      	b.n	8007992 <__any_on+0x28>
 80079a2:	3b04      	subs	r3, #4
 80079a4:	6819      	ldr	r1, [r3, #0]
 80079a6:	2900      	cmp	r1, #0
 80079a8:	d0f5      	beq.n	8007996 <__any_on+0x2c>
 80079aa:	2001      	movs	r0, #1
 80079ac:	e7f6      	b.n	800799c <__any_on+0x32>

080079ae <_calloc_r>:
 80079ae:	434a      	muls	r2, r1
 80079b0:	b570      	push	{r4, r5, r6, lr}
 80079b2:	0011      	movs	r1, r2
 80079b4:	0014      	movs	r4, r2
 80079b6:	f000 f853 	bl	8007a60 <_malloc_r>
 80079ba:	1e05      	subs	r5, r0, #0
 80079bc:	d003      	beq.n	80079c6 <_calloc_r+0x18>
 80079be:	0022      	movs	r2, r4
 80079c0:	2100      	movs	r1, #0
 80079c2:	f7fc fcbf 	bl	8004344 <memset>
 80079c6:	0028      	movs	r0, r5
 80079c8:	bd70      	pop	{r4, r5, r6, pc}
	...

080079cc <_free_r>:
 80079cc:	b570      	push	{r4, r5, r6, lr}
 80079ce:	0005      	movs	r5, r0
 80079d0:	2900      	cmp	r1, #0
 80079d2:	d010      	beq.n	80079f6 <_free_r+0x2a>
 80079d4:	1f0c      	subs	r4, r1, #4
 80079d6:	6823      	ldr	r3, [r4, #0]
 80079d8:	2b00      	cmp	r3, #0
 80079da:	da00      	bge.n	80079de <_free_r+0x12>
 80079dc:	18e4      	adds	r4, r4, r3
 80079de:	0028      	movs	r0, r5
 80079e0:	f000 fa3e 	bl	8007e60 <__malloc_lock>
 80079e4:	4a1d      	ldr	r2, [pc, #116]	; (8007a5c <_free_r+0x90>)
 80079e6:	6813      	ldr	r3, [r2, #0]
 80079e8:	2b00      	cmp	r3, #0
 80079ea:	d105      	bne.n	80079f8 <_free_r+0x2c>
 80079ec:	6063      	str	r3, [r4, #4]
 80079ee:	6014      	str	r4, [r2, #0]
 80079f0:	0028      	movs	r0, r5
 80079f2:	f000 fa36 	bl	8007e62 <__malloc_unlock>
 80079f6:	bd70      	pop	{r4, r5, r6, pc}
 80079f8:	42a3      	cmp	r3, r4
 80079fa:	d909      	bls.n	8007a10 <_free_r+0x44>
 80079fc:	6821      	ldr	r1, [r4, #0]
 80079fe:	1860      	adds	r0, r4, r1
 8007a00:	4283      	cmp	r3, r0
 8007a02:	d1f3      	bne.n	80079ec <_free_r+0x20>
 8007a04:	6818      	ldr	r0, [r3, #0]
 8007a06:	685b      	ldr	r3, [r3, #4]
 8007a08:	1841      	adds	r1, r0, r1
 8007a0a:	6021      	str	r1, [r4, #0]
 8007a0c:	e7ee      	b.n	80079ec <_free_r+0x20>
 8007a0e:	0013      	movs	r3, r2
 8007a10:	685a      	ldr	r2, [r3, #4]
 8007a12:	2a00      	cmp	r2, #0
 8007a14:	d001      	beq.n	8007a1a <_free_r+0x4e>
 8007a16:	42a2      	cmp	r2, r4
 8007a18:	d9f9      	bls.n	8007a0e <_free_r+0x42>
 8007a1a:	6819      	ldr	r1, [r3, #0]
 8007a1c:	1858      	adds	r0, r3, r1
 8007a1e:	42a0      	cmp	r0, r4
 8007a20:	d10b      	bne.n	8007a3a <_free_r+0x6e>
 8007a22:	6820      	ldr	r0, [r4, #0]
 8007a24:	1809      	adds	r1, r1, r0
 8007a26:	1858      	adds	r0, r3, r1
 8007a28:	6019      	str	r1, [r3, #0]
 8007a2a:	4282      	cmp	r2, r0
 8007a2c:	d1e0      	bne.n	80079f0 <_free_r+0x24>
 8007a2e:	6810      	ldr	r0, [r2, #0]
 8007a30:	6852      	ldr	r2, [r2, #4]
 8007a32:	1841      	adds	r1, r0, r1
 8007a34:	6019      	str	r1, [r3, #0]
 8007a36:	605a      	str	r2, [r3, #4]
 8007a38:	e7da      	b.n	80079f0 <_free_r+0x24>
 8007a3a:	42a0      	cmp	r0, r4
 8007a3c:	d902      	bls.n	8007a44 <_free_r+0x78>
 8007a3e:	230c      	movs	r3, #12
 8007a40:	602b      	str	r3, [r5, #0]
 8007a42:	e7d5      	b.n	80079f0 <_free_r+0x24>
 8007a44:	6821      	ldr	r1, [r4, #0]
 8007a46:	1860      	adds	r0, r4, r1
 8007a48:	4282      	cmp	r2, r0
 8007a4a:	d103      	bne.n	8007a54 <_free_r+0x88>
 8007a4c:	6810      	ldr	r0, [r2, #0]
 8007a4e:	6852      	ldr	r2, [r2, #4]
 8007a50:	1841      	adds	r1, r0, r1
 8007a52:	6021      	str	r1, [r4, #0]
 8007a54:	6062      	str	r2, [r4, #4]
 8007a56:	605c      	str	r4, [r3, #4]
 8007a58:	e7ca      	b.n	80079f0 <_free_r+0x24>
 8007a5a:	46c0      	nop			; (mov r8, r8)
 8007a5c:	20000224 	.word	0x20000224

08007a60 <_malloc_r>:
 8007a60:	2303      	movs	r3, #3
 8007a62:	b570      	push	{r4, r5, r6, lr}
 8007a64:	1ccd      	adds	r5, r1, #3
 8007a66:	439d      	bics	r5, r3
 8007a68:	3508      	adds	r5, #8
 8007a6a:	0006      	movs	r6, r0
 8007a6c:	2d0c      	cmp	r5, #12
 8007a6e:	d21e      	bcs.n	8007aae <_malloc_r+0x4e>
 8007a70:	250c      	movs	r5, #12
 8007a72:	42a9      	cmp	r1, r5
 8007a74:	d81d      	bhi.n	8007ab2 <_malloc_r+0x52>
 8007a76:	0030      	movs	r0, r6
 8007a78:	f000 f9f2 	bl	8007e60 <__malloc_lock>
 8007a7c:	4a25      	ldr	r2, [pc, #148]	; (8007b14 <_malloc_r+0xb4>)
 8007a7e:	6814      	ldr	r4, [r2, #0]
 8007a80:	0021      	movs	r1, r4
 8007a82:	2900      	cmp	r1, #0
 8007a84:	d119      	bne.n	8007aba <_malloc_r+0x5a>
 8007a86:	4c24      	ldr	r4, [pc, #144]	; (8007b18 <_malloc_r+0xb8>)
 8007a88:	6823      	ldr	r3, [r4, #0]
 8007a8a:	2b00      	cmp	r3, #0
 8007a8c:	d103      	bne.n	8007a96 <_malloc_r+0x36>
 8007a8e:	0030      	movs	r0, r6
 8007a90:	f000 f9a4 	bl	8007ddc <_sbrk_r>
 8007a94:	6020      	str	r0, [r4, #0]
 8007a96:	0029      	movs	r1, r5
 8007a98:	0030      	movs	r0, r6
 8007a9a:	f000 f99f 	bl	8007ddc <_sbrk_r>
 8007a9e:	1c43      	adds	r3, r0, #1
 8007aa0:	d12b      	bne.n	8007afa <_malloc_r+0x9a>
 8007aa2:	230c      	movs	r3, #12
 8007aa4:	0030      	movs	r0, r6
 8007aa6:	6033      	str	r3, [r6, #0]
 8007aa8:	f000 f9db 	bl	8007e62 <__malloc_unlock>
 8007aac:	e003      	b.n	8007ab6 <_malloc_r+0x56>
 8007aae:	2d00      	cmp	r5, #0
 8007ab0:	dadf      	bge.n	8007a72 <_malloc_r+0x12>
 8007ab2:	230c      	movs	r3, #12
 8007ab4:	6033      	str	r3, [r6, #0]
 8007ab6:	2000      	movs	r0, #0
 8007ab8:	bd70      	pop	{r4, r5, r6, pc}
 8007aba:	680b      	ldr	r3, [r1, #0]
 8007abc:	1b5b      	subs	r3, r3, r5
 8007abe:	d419      	bmi.n	8007af4 <_malloc_r+0x94>
 8007ac0:	2b0b      	cmp	r3, #11
 8007ac2:	d903      	bls.n	8007acc <_malloc_r+0x6c>
 8007ac4:	600b      	str	r3, [r1, #0]
 8007ac6:	18cc      	adds	r4, r1, r3
 8007ac8:	6025      	str	r5, [r4, #0]
 8007aca:	e003      	b.n	8007ad4 <_malloc_r+0x74>
 8007acc:	684b      	ldr	r3, [r1, #4]
 8007ace:	428c      	cmp	r4, r1
 8007ad0:	d10d      	bne.n	8007aee <_malloc_r+0x8e>
 8007ad2:	6013      	str	r3, [r2, #0]
 8007ad4:	0030      	movs	r0, r6
 8007ad6:	f000 f9c4 	bl	8007e62 <__malloc_unlock>
 8007ada:	0020      	movs	r0, r4
 8007adc:	2207      	movs	r2, #7
 8007ade:	300b      	adds	r0, #11
 8007ae0:	1d23      	adds	r3, r4, #4
 8007ae2:	4390      	bics	r0, r2
 8007ae4:	1ac3      	subs	r3, r0, r3
 8007ae6:	d0e7      	beq.n	8007ab8 <_malloc_r+0x58>
 8007ae8:	425a      	negs	r2, r3
 8007aea:	50e2      	str	r2, [r4, r3]
 8007aec:	e7e4      	b.n	8007ab8 <_malloc_r+0x58>
 8007aee:	6063      	str	r3, [r4, #4]
 8007af0:	000c      	movs	r4, r1
 8007af2:	e7ef      	b.n	8007ad4 <_malloc_r+0x74>
 8007af4:	000c      	movs	r4, r1
 8007af6:	6849      	ldr	r1, [r1, #4]
 8007af8:	e7c3      	b.n	8007a82 <_malloc_r+0x22>
 8007afa:	2303      	movs	r3, #3
 8007afc:	1cc4      	adds	r4, r0, #3
 8007afe:	439c      	bics	r4, r3
 8007b00:	42a0      	cmp	r0, r4
 8007b02:	d0e1      	beq.n	8007ac8 <_malloc_r+0x68>
 8007b04:	1a21      	subs	r1, r4, r0
 8007b06:	0030      	movs	r0, r6
 8007b08:	f000 f968 	bl	8007ddc <_sbrk_r>
 8007b0c:	1c43      	adds	r3, r0, #1
 8007b0e:	d1db      	bne.n	8007ac8 <_malloc_r+0x68>
 8007b10:	e7c7      	b.n	8007aa2 <_malloc_r+0x42>
 8007b12:	46c0      	nop			; (mov r8, r8)
 8007b14:	20000224 	.word	0x20000224
 8007b18:	20000228 	.word	0x20000228

08007b1c <__ssputs_r>:
 8007b1c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007b1e:	688e      	ldr	r6, [r1, #8]
 8007b20:	b085      	sub	sp, #20
 8007b22:	0007      	movs	r7, r0
 8007b24:	000c      	movs	r4, r1
 8007b26:	9203      	str	r2, [sp, #12]
 8007b28:	9301      	str	r3, [sp, #4]
 8007b2a:	429e      	cmp	r6, r3
 8007b2c:	d83c      	bhi.n	8007ba8 <__ssputs_r+0x8c>
 8007b2e:	2390      	movs	r3, #144	; 0x90
 8007b30:	898a      	ldrh	r2, [r1, #12]
 8007b32:	00db      	lsls	r3, r3, #3
 8007b34:	421a      	tst	r2, r3
 8007b36:	d034      	beq.n	8007ba2 <__ssputs_r+0x86>
 8007b38:	2503      	movs	r5, #3
 8007b3a:	6909      	ldr	r1, [r1, #16]
 8007b3c:	6823      	ldr	r3, [r4, #0]
 8007b3e:	1a5b      	subs	r3, r3, r1
 8007b40:	9302      	str	r3, [sp, #8]
 8007b42:	6963      	ldr	r3, [r4, #20]
 8007b44:	9802      	ldr	r0, [sp, #8]
 8007b46:	435d      	muls	r5, r3
 8007b48:	0feb      	lsrs	r3, r5, #31
 8007b4a:	195d      	adds	r5, r3, r5
 8007b4c:	9b01      	ldr	r3, [sp, #4]
 8007b4e:	106d      	asrs	r5, r5, #1
 8007b50:	3301      	adds	r3, #1
 8007b52:	181b      	adds	r3, r3, r0
 8007b54:	42ab      	cmp	r3, r5
 8007b56:	d900      	bls.n	8007b5a <__ssputs_r+0x3e>
 8007b58:	001d      	movs	r5, r3
 8007b5a:	0553      	lsls	r3, r2, #21
 8007b5c:	d532      	bpl.n	8007bc4 <__ssputs_r+0xa8>
 8007b5e:	0029      	movs	r1, r5
 8007b60:	0038      	movs	r0, r7
 8007b62:	f7ff ff7d 	bl	8007a60 <_malloc_r>
 8007b66:	1e06      	subs	r6, r0, #0
 8007b68:	d109      	bne.n	8007b7e <__ssputs_r+0x62>
 8007b6a:	230c      	movs	r3, #12
 8007b6c:	603b      	str	r3, [r7, #0]
 8007b6e:	2340      	movs	r3, #64	; 0x40
 8007b70:	2001      	movs	r0, #1
 8007b72:	89a2      	ldrh	r2, [r4, #12]
 8007b74:	4240      	negs	r0, r0
 8007b76:	4313      	orrs	r3, r2
 8007b78:	81a3      	strh	r3, [r4, #12]
 8007b7a:	b005      	add	sp, #20
 8007b7c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007b7e:	9a02      	ldr	r2, [sp, #8]
 8007b80:	6921      	ldr	r1, [r4, #16]
 8007b82:	f7ff fb16 	bl	80071b2 <memcpy>
 8007b86:	89a3      	ldrh	r3, [r4, #12]
 8007b88:	4a14      	ldr	r2, [pc, #80]	; (8007bdc <__ssputs_r+0xc0>)
 8007b8a:	401a      	ands	r2, r3
 8007b8c:	2380      	movs	r3, #128	; 0x80
 8007b8e:	4313      	orrs	r3, r2
 8007b90:	81a3      	strh	r3, [r4, #12]
 8007b92:	9b02      	ldr	r3, [sp, #8]
 8007b94:	6126      	str	r6, [r4, #16]
 8007b96:	18f6      	adds	r6, r6, r3
 8007b98:	6026      	str	r6, [r4, #0]
 8007b9a:	6165      	str	r5, [r4, #20]
 8007b9c:	9e01      	ldr	r6, [sp, #4]
 8007b9e:	1aed      	subs	r5, r5, r3
 8007ba0:	60a5      	str	r5, [r4, #8]
 8007ba2:	9b01      	ldr	r3, [sp, #4]
 8007ba4:	429e      	cmp	r6, r3
 8007ba6:	d900      	bls.n	8007baa <__ssputs_r+0x8e>
 8007ba8:	9e01      	ldr	r6, [sp, #4]
 8007baa:	0032      	movs	r2, r6
 8007bac:	9903      	ldr	r1, [sp, #12]
 8007bae:	6820      	ldr	r0, [r4, #0]
 8007bb0:	f000 f943 	bl	8007e3a <memmove>
 8007bb4:	68a3      	ldr	r3, [r4, #8]
 8007bb6:	2000      	movs	r0, #0
 8007bb8:	1b9b      	subs	r3, r3, r6
 8007bba:	60a3      	str	r3, [r4, #8]
 8007bbc:	6823      	ldr	r3, [r4, #0]
 8007bbe:	199e      	adds	r6, r3, r6
 8007bc0:	6026      	str	r6, [r4, #0]
 8007bc2:	e7da      	b.n	8007b7a <__ssputs_r+0x5e>
 8007bc4:	002a      	movs	r2, r5
 8007bc6:	0038      	movs	r0, r7
 8007bc8:	f000 f94c 	bl	8007e64 <_realloc_r>
 8007bcc:	1e06      	subs	r6, r0, #0
 8007bce:	d1e0      	bne.n	8007b92 <__ssputs_r+0x76>
 8007bd0:	6921      	ldr	r1, [r4, #16]
 8007bd2:	0038      	movs	r0, r7
 8007bd4:	f7ff fefa 	bl	80079cc <_free_r>
 8007bd8:	e7c7      	b.n	8007b6a <__ssputs_r+0x4e>
 8007bda:	46c0      	nop			; (mov r8, r8)
 8007bdc:	fffffb7f 	.word	0xfffffb7f

08007be0 <_svfiprintf_r>:
 8007be0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007be2:	b0a1      	sub	sp, #132	; 0x84
 8007be4:	9003      	str	r0, [sp, #12]
 8007be6:	001d      	movs	r5, r3
 8007be8:	898b      	ldrh	r3, [r1, #12]
 8007bea:	000f      	movs	r7, r1
 8007bec:	0016      	movs	r6, r2
 8007bee:	061b      	lsls	r3, r3, #24
 8007bf0:	d511      	bpl.n	8007c16 <_svfiprintf_r+0x36>
 8007bf2:	690b      	ldr	r3, [r1, #16]
 8007bf4:	2b00      	cmp	r3, #0
 8007bf6:	d10e      	bne.n	8007c16 <_svfiprintf_r+0x36>
 8007bf8:	2140      	movs	r1, #64	; 0x40
 8007bfa:	f7ff ff31 	bl	8007a60 <_malloc_r>
 8007bfe:	6038      	str	r0, [r7, #0]
 8007c00:	6138      	str	r0, [r7, #16]
 8007c02:	2800      	cmp	r0, #0
 8007c04:	d105      	bne.n	8007c12 <_svfiprintf_r+0x32>
 8007c06:	230c      	movs	r3, #12
 8007c08:	9a03      	ldr	r2, [sp, #12]
 8007c0a:	3801      	subs	r0, #1
 8007c0c:	6013      	str	r3, [r2, #0]
 8007c0e:	b021      	add	sp, #132	; 0x84
 8007c10:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007c12:	2340      	movs	r3, #64	; 0x40
 8007c14:	617b      	str	r3, [r7, #20]
 8007c16:	2300      	movs	r3, #0
 8007c18:	ac08      	add	r4, sp, #32
 8007c1a:	6163      	str	r3, [r4, #20]
 8007c1c:	3320      	adds	r3, #32
 8007c1e:	7663      	strb	r3, [r4, #25]
 8007c20:	3310      	adds	r3, #16
 8007c22:	76a3      	strb	r3, [r4, #26]
 8007c24:	9507      	str	r5, [sp, #28]
 8007c26:	0035      	movs	r5, r6
 8007c28:	782b      	ldrb	r3, [r5, #0]
 8007c2a:	2b00      	cmp	r3, #0
 8007c2c:	d001      	beq.n	8007c32 <_svfiprintf_r+0x52>
 8007c2e:	2b25      	cmp	r3, #37	; 0x25
 8007c30:	d146      	bne.n	8007cc0 <_svfiprintf_r+0xe0>
 8007c32:	1bab      	subs	r3, r5, r6
 8007c34:	9305      	str	r3, [sp, #20]
 8007c36:	d00c      	beq.n	8007c52 <_svfiprintf_r+0x72>
 8007c38:	0032      	movs	r2, r6
 8007c3a:	0039      	movs	r1, r7
 8007c3c:	9803      	ldr	r0, [sp, #12]
 8007c3e:	f7ff ff6d 	bl	8007b1c <__ssputs_r>
 8007c42:	1c43      	adds	r3, r0, #1
 8007c44:	d100      	bne.n	8007c48 <_svfiprintf_r+0x68>
 8007c46:	e0ae      	b.n	8007da6 <_svfiprintf_r+0x1c6>
 8007c48:	6962      	ldr	r2, [r4, #20]
 8007c4a:	9b05      	ldr	r3, [sp, #20]
 8007c4c:	4694      	mov	ip, r2
 8007c4e:	4463      	add	r3, ip
 8007c50:	6163      	str	r3, [r4, #20]
 8007c52:	782b      	ldrb	r3, [r5, #0]
 8007c54:	2b00      	cmp	r3, #0
 8007c56:	d100      	bne.n	8007c5a <_svfiprintf_r+0x7a>
 8007c58:	e0a5      	b.n	8007da6 <_svfiprintf_r+0x1c6>
 8007c5a:	2201      	movs	r2, #1
 8007c5c:	2300      	movs	r3, #0
 8007c5e:	4252      	negs	r2, r2
 8007c60:	6062      	str	r2, [r4, #4]
 8007c62:	a904      	add	r1, sp, #16
 8007c64:	3254      	adds	r2, #84	; 0x54
 8007c66:	1852      	adds	r2, r2, r1
 8007c68:	1c6e      	adds	r6, r5, #1
 8007c6a:	6023      	str	r3, [r4, #0]
 8007c6c:	60e3      	str	r3, [r4, #12]
 8007c6e:	60a3      	str	r3, [r4, #8]
 8007c70:	7013      	strb	r3, [r2, #0]
 8007c72:	65a3      	str	r3, [r4, #88]	; 0x58
 8007c74:	7831      	ldrb	r1, [r6, #0]
 8007c76:	2205      	movs	r2, #5
 8007c78:	4853      	ldr	r0, [pc, #332]	; (8007dc8 <_svfiprintf_r+0x1e8>)
 8007c7a:	f7ff fa8f 	bl	800719c <memchr>
 8007c7e:	1c75      	adds	r5, r6, #1
 8007c80:	2800      	cmp	r0, #0
 8007c82:	d11f      	bne.n	8007cc4 <_svfiprintf_r+0xe4>
 8007c84:	6822      	ldr	r2, [r4, #0]
 8007c86:	06d3      	lsls	r3, r2, #27
 8007c88:	d504      	bpl.n	8007c94 <_svfiprintf_r+0xb4>
 8007c8a:	2353      	movs	r3, #83	; 0x53
 8007c8c:	a904      	add	r1, sp, #16
 8007c8e:	185b      	adds	r3, r3, r1
 8007c90:	2120      	movs	r1, #32
 8007c92:	7019      	strb	r1, [r3, #0]
 8007c94:	0713      	lsls	r3, r2, #28
 8007c96:	d504      	bpl.n	8007ca2 <_svfiprintf_r+0xc2>
 8007c98:	2353      	movs	r3, #83	; 0x53
 8007c9a:	a904      	add	r1, sp, #16
 8007c9c:	185b      	adds	r3, r3, r1
 8007c9e:	212b      	movs	r1, #43	; 0x2b
 8007ca0:	7019      	strb	r1, [r3, #0]
 8007ca2:	7833      	ldrb	r3, [r6, #0]
 8007ca4:	2b2a      	cmp	r3, #42	; 0x2a
 8007ca6:	d016      	beq.n	8007cd6 <_svfiprintf_r+0xf6>
 8007ca8:	0035      	movs	r5, r6
 8007caa:	2100      	movs	r1, #0
 8007cac:	200a      	movs	r0, #10
 8007cae:	68e3      	ldr	r3, [r4, #12]
 8007cb0:	782a      	ldrb	r2, [r5, #0]
 8007cb2:	1c6e      	adds	r6, r5, #1
 8007cb4:	3a30      	subs	r2, #48	; 0x30
 8007cb6:	2a09      	cmp	r2, #9
 8007cb8:	d94e      	bls.n	8007d58 <_svfiprintf_r+0x178>
 8007cba:	2900      	cmp	r1, #0
 8007cbc:	d018      	beq.n	8007cf0 <_svfiprintf_r+0x110>
 8007cbe:	e010      	b.n	8007ce2 <_svfiprintf_r+0x102>
 8007cc0:	3501      	adds	r5, #1
 8007cc2:	e7b1      	b.n	8007c28 <_svfiprintf_r+0x48>
 8007cc4:	4b40      	ldr	r3, [pc, #256]	; (8007dc8 <_svfiprintf_r+0x1e8>)
 8007cc6:	6822      	ldr	r2, [r4, #0]
 8007cc8:	1ac0      	subs	r0, r0, r3
 8007cca:	2301      	movs	r3, #1
 8007ccc:	4083      	lsls	r3, r0
 8007cce:	4313      	orrs	r3, r2
 8007cd0:	6023      	str	r3, [r4, #0]
 8007cd2:	002e      	movs	r6, r5
 8007cd4:	e7ce      	b.n	8007c74 <_svfiprintf_r+0x94>
 8007cd6:	9b07      	ldr	r3, [sp, #28]
 8007cd8:	1d19      	adds	r1, r3, #4
 8007cda:	681b      	ldr	r3, [r3, #0]
 8007cdc:	9107      	str	r1, [sp, #28]
 8007cde:	2b00      	cmp	r3, #0
 8007ce0:	db01      	blt.n	8007ce6 <_svfiprintf_r+0x106>
 8007ce2:	930b      	str	r3, [sp, #44]	; 0x2c
 8007ce4:	e004      	b.n	8007cf0 <_svfiprintf_r+0x110>
 8007ce6:	425b      	negs	r3, r3
 8007ce8:	60e3      	str	r3, [r4, #12]
 8007cea:	2302      	movs	r3, #2
 8007cec:	4313      	orrs	r3, r2
 8007cee:	6023      	str	r3, [r4, #0]
 8007cf0:	782b      	ldrb	r3, [r5, #0]
 8007cf2:	2b2e      	cmp	r3, #46	; 0x2e
 8007cf4:	d10a      	bne.n	8007d0c <_svfiprintf_r+0x12c>
 8007cf6:	786b      	ldrb	r3, [r5, #1]
 8007cf8:	2b2a      	cmp	r3, #42	; 0x2a
 8007cfa:	d135      	bne.n	8007d68 <_svfiprintf_r+0x188>
 8007cfc:	9b07      	ldr	r3, [sp, #28]
 8007cfe:	3502      	adds	r5, #2
 8007d00:	1d1a      	adds	r2, r3, #4
 8007d02:	681b      	ldr	r3, [r3, #0]
 8007d04:	9207      	str	r2, [sp, #28]
 8007d06:	2b00      	cmp	r3, #0
 8007d08:	db2b      	blt.n	8007d62 <_svfiprintf_r+0x182>
 8007d0a:	9309      	str	r3, [sp, #36]	; 0x24
 8007d0c:	4e2f      	ldr	r6, [pc, #188]	; (8007dcc <_svfiprintf_r+0x1ec>)
 8007d0e:	7829      	ldrb	r1, [r5, #0]
 8007d10:	2203      	movs	r2, #3
 8007d12:	0030      	movs	r0, r6
 8007d14:	f7ff fa42 	bl	800719c <memchr>
 8007d18:	2800      	cmp	r0, #0
 8007d1a:	d006      	beq.n	8007d2a <_svfiprintf_r+0x14a>
 8007d1c:	2340      	movs	r3, #64	; 0x40
 8007d1e:	1b80      	subs	r0, r0, r6
 8007d20:	4083      	lsls	r3, r0
 8007d22:	6822      	ldr	r2, [r4, #0]
 8007d24:	3501      	adds	r5, #1
 8007d26:	4313      	orrs	r3, r2
 8007d28:	6023      	str	r3, [r4, #0]
 8007d2a:	7829      	ldrb	r1, [r5, #0]
 8007d2c:	2206      	movs	r2, #6
 8007d2e:	4828      	ldr	r0, [pc, #160]	; (8007dd0 <_svfiprintf_r+0x1f0>)
 8007d30:	1c6e      	adds	r6, r5, #1
 8007d32:	7621      	strb	r1, [r4, #24]
 8007d34:	f7ff fa32 	bl	800719c <memchr>
 8007d38:	2800      	cmp	r0, #0
 8007d3a:	d03c      	beq.n	8007db6 <_svfiprintf_r+0x1d6>
 8007d3c:	4b25      	ldr	r3, [pc, #148]	; (8007dd4 <_svfiprintf_r+0x1f4>)
 8007d3e:	2b00      	cmp	r3, #0
 8007d40:	d125      	bne.n	8007d8e <_svfiprintf_r+0x1ae>
 8007d42:	2207      	movs	r2, #7
 8007d44:	9b07      	ldr	r3, [sp, #28]
 8007d46:	3307      	adds	r3, #7
 8007d48:	4393      	bics	r3, r2
 8007d4a:	3308      	adds	r3, #8
 8007d4c:	9307      	str	r3, [sp, #28]
 8007d4e:	6963      	ldr	r3, [r4, #20]
 8007d50:	9a04      	ldr	r2, [sp, #16]
 8007d52:	189b      	adds	r3, r3, r2
 8007d54:	6163      	str	r3, [r4, #20]
 8007d56:	e766      	b.n	8007c26 <_svfiprintf_r+0x46>
 8007d58:	4343      	muls	r3, r0
 8007d5a:	2101      	movs	r1, #1
 8007d5c:	189b      	adds	r3, r3, r2
 8007d5e:	0035      	movs	r5, r6
 8007d60:	e7a6      	b.n	8007cb0 <_svfiprintf_r+0xd0>
 8007d62:	2301      	movs	r3, #1
 8007d64:	425b      	negs	r3, r3
 8007d66:	e7d0      	b.n	8007d0a <_svfiprintf_r+0x12a>
 8007d68:	2300      	movs	r3, #0
 8007d6a:	200a      	movs	r0, #10
 8007d6c:	001a      	movs	r2, r3
 8007d6e:	3501      	adds	r5, #1
 8007d70:	6063      	str	r3, [r4, #4]
 8007d72:	7829      	ldrb	r1, [r5, #0]
 8007d74:	1c6e      	adds	r6, r5, #1
 8007d76:	3930      	subs	r1, #48	; 0x30
 8007d78:	2909      	cmp	r1, #9
 8007d7a:	d903      	bls.n	8007d84 <_svfiprintf_r+0x1a4>
 8007d7c:	2b00      	cmp	r3, #0
 8007d7e:	d0c5      	beq.n	8007d0c <_svfiprintf_r+0x12c>
 8007d80:	9209      	str	r2, [sp, #36]	; 0x24
 8007d82:	e7c3      	b.n	8007d0c <_svfiprintf_r+0x12c>
 8007d84:	4342      	muls	r2, r0
 8007d86:	2301      	movs	r3, #1
 8007d88:	1852      	adds	r2, r2, r1
 8007d8a:	0035      	movs	r5, r6
 8007d8c:	e7f1      	b.n	8007d72 <_svfiprintf_r+0x192>
 8007d8e:	ab07      	add	r3, sp, #28
 8007d90:	9300      	str	r3, [sp, #0]
 8007d92:	003a      	movs	r2, r7
 8007d94:	4b10      	ldr	r3, [pc, #64]	; (8007dd8 <_svfiprintf_r+0x1f8>)
 8007d96:	0021      	movs	r1, r4
 8007d98:	9803      	ldr	r0, [sp, #12]
 8007d9a:	f7fc fb77 	bl	800448c <_printf_float>
 8007d9e:	9004      	str	r0, [sp, #16]
 8007da0:	9b04      	ldr	r3, [sp, #16]
 8007da2:	3301      	adds	r3, #1
 8007da4:	d1d3      	bne.n	8007d4e <_svfiprintf_r+0x16e>
 8007da6:	89bb      	ldrh	r3, [r7, #12]
 8007da8:	980d      	ldr	r0, [sp, #52]	; 0x34
 8007daa:	065b      	lsls	r3, r3, #25
 8007dac:	d400      	bmi.n	8007db0 <_svfiprintf_r+0x1d0>
 8007dae:	e72e      	b.n	8007c0e <_svfiprintf_r+0x2e>
 8007db0:	2001      	movs	r0, #1
 8007db2:	4240      	negs	r0, r0
 8007db4:	e72b      	b.n	8007c0e <_svfiprintf_r+0x2e>
 8007db6:	ab07      	add	r3, sp, #28
 8007db8:	9300      	str	r3, [sp, #0]
 8007dba:	003a      	movs	r2, r7
 8007dbc:	4b06      	ldr	r3, [pc, #24]	; (8007dd8 <_svfiprintf_r+0x1f8>)
 8007dbe:	0021      	movs	r1, r4
 8007dc0:	9803      	ldr	r0, [sp, #12]
 8007dc2:	f7fc fe1d 	bl	8004a00 <_printf_i>
 8007dc6:	e7ea      	b.n	8007d9e <_svfiprintf_r+0x1be>
 8007dc8:	080081fc 	.word	0x080081fc
 8007dcc:	08008202 	.word	0x08008202
 8007dd0:	08008206 	.word	0x08008206
 8007dd4:	0800448d 	.word	0x0800448d
 8007dd8:	08007b1d 	.word	0x08007b1d

08007ddc <_sbrk_r>:
 8007ddc:	2300      	movs	r3, #0
 8007dde:	b570      	push	{r4, r5, r6, lr}
 8007de0:	4c06      	ldr	r4, [pc, #24]	; (8007dfc <_sbrk_r+0x20>)
 8007de2:	0005      	movs	r5, r0
 8007de4:	0008      	movs	r0, r1
 8007de6:	6023      	str	r3, [r4, #0]
 8007de8:	f7fc f8d0 	bl	8003f8c <_sbrk>
 8007dec:	1c43      	adds	r3, r0, #1
 8007dee:	d103      	bne.n	8007df8 <_sbrk_r+0x1c>
 8007df0:	6823      	ldr	r3, [r4, #0]
 8007df2:	2b00      	cmp	r3, #0
 8007df4:	d000      	beq.n	8007df8 <_sbrk_r+0x1c>
 8007df6:	602b      	str	r3, [r5, #0]
 8007df8:	bd70      	pop	{r4, r5, r6, pc}
 8007dfa:	46c0      	nop			; (mov r8, r8)
 8007dfc:	200003f0 	.word	0x200003f0

08007e00 <strncmp>:
 8007e00:	2300      	movs	r3, #0
 8007e02:	b530      	push	{r4, r5, lr}
 8007e04:	429a      	cmp	r2, r3
 8007e06:	d00a      	beq.n	8007e1e <strncmp+0x1e>
 8007e08:	3a01      	subs	r2, #1
 8007e0a:	5cc4      	ldrb	r4, [r0, r3]
 8007e0c:	5ccd      	ldrb	r5, [r1, r3]
 8007e0e:	42ac      	cmp	r4, r5
 8007e10:	d104      	bne.n	8007e1c <strncmp+0x1c>
 8007e12:	4293      	cmp	r3, r2
 8007e14:	d002      	beq.n	8007e1c <strncmp+0x1c>
 8007e16:	3301      	adds	r3, #1
 8007e18:	2c00      	cmp	r4, #0
 8007e1a:	d1f6      	bne.n	8007e0a <strncmp+0xa>
 8007e1c:	1b63      	subs	r3, r4, r5
 8007e1e:	0018      	movs	r0, r3
 8007e20:	bd30      	pop	{r4, r5, pc}

08007e22 <__ascii_wctomb>:
 8007e22:	1e0b      	subs	r3, r1, #0
 8007e24:	d004      	beq.n	8007e30 <__ascii_wctomb+0xe>
 8007e26:	2aff      	cmp	r2, #255	; 0xff
 8007e28:	d904      	bls.n	8007e34 <__ascii_wctomb+0x12>
 8007e2a:	238a      	movs	r3, #138	; 0x8a
 8007e2c:	6003      	str	r3, [r0, #0]
 8007e2e:	3b8b      	subs	r3, #139	; 0x8b
 8007e30:	0018      	movs	r0, r3
 8007e32:	4770      	bx	lr
 8007e34:	700a      	strb	r2, [r1, #0]
 8007e36:	2301      	movs	r3, #1
 8007e38:	e7fa      	b.n	8007e30 <__ascii_wctomb+0xe>

08007e3a <memmove>:
 8007e3a:	b510      	push	{r4, lr}
 8007e3c:	4288      	cmp	r0, r1
 8007e3e:	d902      	bls.n	8007e46 <memmove+0xc>
 8007e40:	188b      	adds	r3, r1, r2
 8007e42:	4298      	cmp	r0, r3
 8007e44:	d303      	bcc.n	8007e4e <memmove+0x14>
 8007e46:	2300      	movs	r3, #0
 8007e48:	e007      	b.n	8007e5a <memmove+0x20>
 8007e4a:	5c8b      	ldrb	r3, [r1, r2]
 8007e4c:	5483      	strb	r3, [r0, r2]
 8007e4e:	3a01      	subs	r2, #1
 8007e50:	d2fb      	bcs.n	8007e4a <memmove+0x10>
 8007e52:	bd10      	pop	{r4, pc}
 8007e54:	5ccc      	ldrb	r4, [r1, r3]
 8007e56:	54c4      	strb	r4, [r0, r3]
 8007e58:	3301      	adds	r3, #1
 8007e5a:	429a      	cmp	r2, r3
 8007e5c:	d1fa      	bne.n	8007e54 <memmove+0x1a>
 8007e5e:	e7f8      	b.n	8007e52 <memmove+0x18>

08007e60 <__malloc_lock>:
 8007e60:	4770      	bx	lr

08007e62 <__malloc_unlock>:
 8007e62:	4770      	bx	lr

08007e64 <_realloc_r>:
 8007e64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007e66:	0007      	movs	r7, r0
 8007e68:	000d      	movs	r5, r1
 8007e6a:	0016      	movs	r6, r2
 8007e6c:	2900      	cmp	r1, #0
 8007e6e:	d105      	bne.n	8007e7c <_realloc_r+0x18>
 8007e70:	0011      	movs	r1, r2
 8007e72:	f7ff fdf5 	bl	8007a60 <_malloc_r>
 8007e76:	0004      	movs	r4, r0
 8007e78:	0020      	movs	r0, r4
 8007e7a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007e7c:	2a00      	cmp	r2, #0
 8007e7e:	d103      	bne.n	8007e88 <_realloc_r+0x24>
 8007e80:	f7ff fda4 	bl	80079cc <_free_r>
 8007e84:	0034      	movs	r4, r6
 8007e86:	e7f7      	b.n	8007e78 <_realloc_r+0x14>
 8007e88:	f000 f812 	bl	8007eb0 <_malloc_usable_size_r>
 8007e8c:	002c      	movs	r4, r5
 8007e8e:	42b0      	cmp	r0, r6
 8007e90:	d2f2      	bcs.n	8007e78 <_realloc_r+0x14>
 8007e92:	0031      	movs	r1, r6
 8007e94:	0038      	movs	r0, r7
 8007e96:	f7ff fde3 	bl	8007a60 <_malloc_r>
 8007e9a:	1e04      	subs	r4, r0, #0
 8007e9c:	d0ec      	beq.n	8007e78 <_realloc_r+0x14>
 8007e9e:	0029      	movs	r1, r5
 8007ea0:	0032      	movs	r2, r6
 8007ea2:	f7ff f986 	bl	80071b2 <memcpy>
 8007ea6:	0029      	movs	r1, r5
 8007ea8:	0038      	movs	r0, r7
 8007eaa:	f7ff fd8f 	bl	80079cc <_free_r>
 8007eae:	e7e3      	b.n	8007e78 <_realloc_r+0x14>

08007eb0 <_malloc_usable_size_r>:
 8007eb0:	1f0b      	subs	r3, r1, #4
 8007eb2:	681b      	ldr	r3, [r3, #0]
 8007eb4:	1f18      	subs	r0, r3, #4
 8007eb6:	2b00      	cmp	r3, #0
 8007eb8:	da01      	bge.n	8007ebe <_malloc_usable_size_r+0xe>
 8007eba:	580b      	ldr	r3, [r1, r0]
 8007ebc:	18c0      	adds	r0, r0, r3
 8007ebe:	4770      	bx	lr

08007ec0 <_init>:
 8007ec0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007ec2:	46c0      	nop			; (mov r8, r8)
 8007ec4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007ec6:	bc08      	pop	{r3}
 8007ec8:	469e      	mov	lr, r3
 8007eca:	4770      	bx	lr

08007ecc <_fini>:
 8007ecc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007ece:	46c0      	nop			; (mov r8, r8)
 8007ed0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007ed2:	bc08      	pop	{r3}
 8007ed4:	469e      	mov	lr, r3
 8007ed6:	4770      	bx	lr
