initSidebarItems({"struct":[["cpsr","Clock prescale register, SSPCPSR on page 3-8"],["cr0","Control register 0, SSPCR0 on page 3-4"],["cr1","Control register 1, SSPCR1 on page 3-5"],["dmacr","DMA control register, SSPDMACR on page 3-12"],["dr","Data register, SSPDR on page 3-6"],["icr","Interrupt clear register, SSPICR on page 3-11"],["imsc","Interrupt mask set or clear register, SSPIMSC on page 3-9"],["mis","Masked interrupt status register, SSPMIS on page 3-11"],["pcellid0","PrimeCell identification registers, SSPPCellID0-3 on page 3-16"],["pcellid1","PrimeCell identification registers, SSPPCellID0-3 on page 3-16"],["pcellid2","PrimeCell identification registers, SSPPCellID0-3 on page 3-16"],["pcellid3","PrimeCell identification registers, SSPPCellID0-3 on page 3-16"],["periphid0","Peripheral identification registers, SSPPeriphID0-3 on page 3-13"],["periphid1","Peripheral identification registers, SSPPeriphID0-3 on page 3-13"],["periphid2","Peripheral identification registers, SSPPeriphID0-3 on page 3-13"],["periphid3","Peripheral identification registers, SSPPeriphID0-3 on page 3-13"],["ris","Raw interrupt status register, SSPRIS on page 3-10"],["sr","Status register, SSPSR on page 3-7"]]});