// Seed: 582508257
module module_0 #(
    parameter id_3 = 32'd4
);
  logic id_1;
  wire  id_2;
  module_2 modCall_1 ();
  parameter id_3 = 1 & 1;
  wire [id_3 : id_3] id_4;
  assign #1 id_4 = id_4;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    input tri id_0
    , id_7,
    input tri id_1,
    output supply1 id_2,
    output supply0 id_3,
    output uwire id_4,
    input uwire id_5
);
  module_0 modCall_1 ();
  wire [-1  >  1 : 1  *  1] id_8;
endmodule
module module_2;
  logic id_1;
  logic id_2 = id_1;
  assign id_1 = 1;
endmodule
