---
title: "Principles of Computer Composition"
weight: 0
date: 2025-03-12
type: "posts"
---

## ðŸ§­ Whole Picture

![Computer Architecture: Whole Picture](whole_structure.jpg)

---

## ðŸ“š Chapter Directory (Aligned with Standard Curriculum)

| No. | Module | Status | Note Link |
|-----|--------|--------|-----------|
| 01  | Bit Basics | âœ… Done | [01_bit](../01_bit) |
| 02  | Float Representation | âœ… Done | [02_float](../02_float) |
| 03  | IEEE 754 | âœ… Done | [03_ieee754](../03_ieee754) |
| 04  | Instruction Set (ISA) | âœ… Done | [04_isa](../04_isa) |
| 05  | Register File | âœ… Done | [05_registers](../05_registers) |
| 06  | Circuits & Switches | âœ… Done | [06_circuits](../06_circuits) |
| 07  | CPU Clock Cycle | âœ… Done | [07_cpu](../07_cpu) |
| 08  | Datapath | âœ… Done | [08_datapath](../08_datapath) |
| 09  | Pipeline | âœ… Done | [09_pipeline](../09_pipeline) |
| 10  | Memory Hierarchy | âœ… Done | [10_memory](../10_memory) |
| 11  | Cache | âœ… Done | [11_cache](../11_cache) |

---

## ðŸ§± Still Need to Fill

| Module | Description | Priority |
|--------|-------------|----------|
| Control | Microarchitecture control logic, FSM | ðŸ”¥ðŸ”¥ðŸ”¥ðŸ”¥ |
| Hazard | Structural/Data/Control Hazards | ðŸ”¥ðŸ”¥ðŸ”¥ |
| Forwarding | Prediction, Bypass logic | ðŸ”¥ðŸ”¥ |

---

## ðŸ§  Suggested Learning Path

| Step | Topics | Why |
|------|--------|-----|
| Step 1 | Bit & Float | Build foundational understanding of binary data |
| Step 2 | ISA & Registers | Understand how instructions talk to hardware |
| Step 3 | CPU Clock & Datapath | Dive into the core computing pipeline |
| Step 4 | Pipeline & Memory & Cache | Learn about performance optimization |

---

## ðŸ§  Ultimate Comparison: Architecture vs OS


| Category | Computer Architecture | Operating System |
|---------|-----------------------|------------------|
| Focus | Logic gates, hardware execution | Process abstraction, resource mgmt |
| Input/Output | ALU, cache, control lines | Process, syscall, kernel I/O |
| Optimization | Clock, pipelining, memory latency | Page fault, interrupt handling |

---


## ðŸŽ“ Extra Reference: CS61C Slides

![CS61C Diagram Summary](cs61c_diagram.jpg)
