add gate-level .v and .vp (verilog + power)