{"Source Block": ["verilog-ethernet/rtl/arp_eth_rx_64.v@111:121@HdlIdDef", "reg store_arp_hdr_word_0;\nreg store_arp_hdr_word_1;\nreg store_arp_hdr_word_2;\nreg store_arp_hdr_word_3;\n\nreg [7:0] frame_ptr_reg = 0, frame_ptr_next;\n\nreg input_eth_hdr_ready_reg = 0, input_eth_hdr_ready_next;\nreg input_eth_payload_tready_reg = 0, input_eth_payload_tready_next;\n\nreg output_frame_valid_reg = 0, output_frame_valid_next;\n"], "Clone Blocks": [["verilog-ethernet/rtl/arp_eth_rx_64.v@108:118", "\n// datapath control signals\nreg store_eth_hdr;\nreg store_arp_hdr_word_0;\nreg store_arp_hdr_word_1;\nreg store_arp_hdr_word_2;\nreg store_arp_hdr_word_3;\n\nreg [7:0] frame_ptr_reg = 0, frame_ptr_next;\n\nreg input_eth_hdr_ready_reg = 0, input_eth_hdr_ready_next;\n"], ["verilog-ethernet/rtl/arp_eth_rx_64.v@109:119", "// datapath control signals\nreg store_eth_hdr;\nreg store_arp_hdr_word_0;\nreg store_arp_hdr_word_1;\nreg store_arp_hdr_word_2;\nreg store_arp_hdr_word_3;\n\nreg [7:0] frame_ptr_reg = 0, frame_ptr_next;\n\nreg input_eth_hdr_ready_reg = 0, input_eth_hdr_ready_next;\nreg input_eth_payload_tready_reg = 0, input_eth_payload_tready_next;\n"], ["verilog-ethernet/rtl/arp_eth_rx.v@137:147", "reg store_arp_tpa_3;\n\nreg [7:0] frame_ptr_reg = 0, frame_ptr_next;\n\nreg input_eth_hdr_ready_reg = 0, input_eth_hdr_ready_next;\nreg input_eth_payload_tready_reg = 0, input_eth_payload_tready_next;\n\nreg output_frame_valid_reg = 0, output_frame_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0;\nreg [47:0] output_eth_src_mac_reg = 0;\nreg [15:0] output_eth_type_reg = 0;\n"], ["verilog-ethernet/rtl/arp_eth_rx.v@134:144", "reg store_arp_tpa_0;\nreg store_arp_tpa_1;\nreg store_arp_tpa_2;\nreg store_arp_tpa_3;\n\nreg [7:0] frame_ptr_reg = 0, frame_ptr_next;\n\nreg input_eth_hdr_ready_reg = 0, input_eth_hdr_ready_next;\nreg input_eth_payload_tready_reg = 0, input_eth_payload_tready_next;\n\nreg output_frame_valid_reg = 0, output_frame_valid_next;\n"], ["verilog-ethernet/rtl/arp_eth_rx_64.v@111:121", "reg store_arp_hdr_word_0;\nreg store_arp_hdr_word_1;\nreg store_arp_hdr_word_2;\nreg store_arp_hdr_word_3;\n\nreg [7:0] frame_ptr_reg = 0, frame_ptr_next;\n\nreg input_eth_hdr_ready_reg = 0, input_eth_hdr_ready_next;\nreg input_eth_payload_tready_reg = 0, input_eth_payload_tready_next;\n\nreg output_frame_valid_reg = 0, output_frame_valid_next;\n"], ["verilog-ethernet/rtl/arp_eth_rx.v@136:146", "reg store_arp_tpa_2;\nreg store_arp_tpa_3;\n\nreg [7:0] frame_ptr_reg = 0, frame_ptr_next;\n\nreg input_eth_hdr_ready_reg = 0, input_eth_hdr_ready_next;\nreg input_eth_payload_tready_reg = 0, input_eth_payload_tready_next;\n\nreg output_frame_valid_reg = 0, output_frame_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0;\nreg [47:0] output_eth_src_mac_reg = 0;\n"], ["verilog-ethernet/rtl/arp_eth_rx_64.v@113:123", "reg store_arp_hdr_word_2;\nreg store_arp_hdr_word_3;\n\nreg [7:0] frame_ptr_reg = 0, frame_ptr_next;\n\nreg input_eth_hdr_ready_reg = 0, input_eth_hdr_ready_next;\nreg input_eth_payload_tready_reg = 0, input_eth_payload_tready_next;\n\nreg output_frame_valid_reg = 0, output_frame_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0;\nreg [47:0] output_eth_src_mac_reg = 0;\n"], ["verilog-ethernet/rtl/arp_eth_rx_64.v@113:123", "reg store_arp_hdr_word_2;\nreg store_arp_hdr_word_3;\n\nreg [7:0] frame_ptr_reg = 0, frame_ptr_next;\n\nreg input_eth_hdr_ready_reg = 0, input_eth_hdr_ready_next;\nreg input_eth_payload_tready_reg = 0, input_eth_payload_tready_next;\n\nreg output_frame_valid_reg = 0, output_frame_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0;\nreg [47:0] output_eth_src_mac_reg = 0;\n"], ["verilog-ethernet/rtl/arp_eth_rx_64.v@114:124", "reg store_arp_hdr_word_3;\n\nreg [7:0] frame_ptr_reg = 0, frame_ptr_next;\n\nreg input_eth_hdr_ready_reg = 0, input_eth_hdr_ready_next;\nreg input_eth_payload_tready_reg = 0, input_eth_payload_tready_next;\n\nreg output_frame_valid_reg = 0, output_frame_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0;\nreg [47:0] output_eth_src_mac_reg = 0;\nreg [15:0] output_eth_type_reg = 0;\n"], ["verilog-ethernet/rtl/arp_eth_rx.v@137:147", "reg store_arp_tpa_3;\n\nreg [7:0] frame_ptr_reg = 0, frame_ptr_next;\n\nreg input_eth_hdr_ready_reg = 0, input_eth_hdr_ready_next;\nreg input_eth_payload_tready_reg = 0, input_eth_payload_tready_next;\n\nreg output_frame_valid_reg = 0, output_frame_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0;\nreg [47:0] output_eth_src_mac_reg = 0;\nreg [15:0] output_eth_type_reg = 0;\n"], ["verilog-ethernet/rtl/arp_eth_rx.v@136:146", "reg store_arp_tpa_2;\nreg store_arp_tpa_3;\n\nreg [7:0] frame_ptr_reg = 0, frame_ptr_next;\n\nreg input_eth_hdr_ready_reg = 0, input_eth_hdr_ready_next;\nreg input_eth_payload_tready_reg = 0, input_eth_payload_tready_next;\n\nreg output_frame_valid_reg = 0, output_frame_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0;\nreg [47:0] output_eth_src_mac_reg = 0;\n"], ["verilog-ethernet/rtl/arp_eth_rx.v@134:144", "reg store_arp_tpa_0;\nreg store_arp_tpa_1;\nreg store_arp_tpa_2;\nreg store_arp_tpa_3;\n\nreg [7:0] frame_ptr_reg = 0, frame_ptr_next;\n\nreg input_eth_hdr_ready_reg = 0, input_eth_hdr_ready_next;\nreg input_eth_payload_tready_reg = 0, input_eth_payload_tready_next;\n\nreg output_frame_valid_reg = 0, output_frame_valid_next;\n"], ["verilog-ethernet/rtl/arp_eth_rx_64.v@114:124", "reg store_arp_hdr_word_3;\n\nreg [7:0] frame_ptr_reg = 0, frame_ptr_next;\n\nreg input_eth_hdr_ready_reg = 0, input_eth_hdr_ready_next;\nreg input_eth_payload_tready_reg = 0, input_eth_payload_tready_next;\n\nreg output_frame_valid_reg = 0, output_frame_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0;\nreg [47:0] output_eth_src_mac_reg = 0;\nreg [15:0] output_eth_type_reg = 0;\n"]], "Diff Content": {"Delete": [[116, "reg [7:0] frame_ptr_reg = 0, frame_ptr_next;\n"]], "Add": []}}