{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.79999,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.8,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 5.91059e-06,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 2.77799e-06,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 4.8196e-08,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 2.77799e-06,
	"finish__design__instance__count__class:fill_cell": 34792,
	"finish__design__instance__area__class:fill_cell": 282989,
	"finish__design__instance__count__class:tap_cell": 3900,
	"finish__design__instance__area__class:tap_cell": 4879.68,
	"finish__design__instance__count__class:timing_repair_buffer": 196,
	"finish__design__instance__area__class:timing_repair_buffer": 1956.88,
	"finish__design__instance__count__class:multi_input_combinational_cell": 192,
	"finish__design__instance__area__class:multi_input_combinational_cell": 1761.69,
	"finish__design__instance__count": 39080,
	"finish__design__instance__area": 291587,
	"finish__timing__setup__tns": 0,
	"finish__timing__hold__tns": 0,
	"finish__timing__setup__ws": 6.85018,
	"finish__timing__hold__ws": 3.98996,
	"finish__timing__fmax__clock:clk": 3.01661e+07,
	"finish__timing__fmax": 3.01661e+07,
	"finish__clock__skew__setup": 0,
	"finish__clock__skew__hold": 0,
	"finish__timing__drv__max_slew_limit": 0.611196,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.875882,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 4.64408e-05,
	"finish__power__switching__total": 2.26068e-05,
	"finish__power__leakage__total": 1.30836e-09,
	"finish__power__total": 6.90489e-05,
	"finish__design__io": 196,
	"finish__design__die__area": 297963,
	"finish__design__core__area": 291587,
	"finish__design__instance__count": 4288,
	"finish__design__instance__area": 8598.25,
	"finish__design__instance__count__stdcell": 4288,
	"finish__design__instance__area__stdcell": 8598.25,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.0294877,
	"finish__design__instance__utilization__stdcell": 0.0294877,
	"finish__design__rows": 198,
	"finish__design__rows:unithd": 198,
	"finish__design__sites": 233046,
	"finish__design__sites:unithd": 233046,
	"finish__flow__warnings__count": 1,
	"finish__flow__errors__count": 0,
	"finish__flow__warnings__count:STA-0450": 1,
	"finish__flow__warnings__type_count": 1
}