// Seed: 862143174
module module_0 (
    input supply0 id_0,
    input tri0 id_1,
    output tri1 id_2,
    output supply1 id_3,
    output uwire id_4,
    input uwire id_5,
    input uwire id_6
);
  assign id_2 = 1 == 1'd0;
  assign id_2 = 1;
  wire id_8;
  wire id_9;
endmodule
module module_1 (
    input supply0 id_0,
    input tri0 id_1,
    input supply1 id_2,
    input wire id_3,
    output tri1 id_4,
    input wand id_5,
    input uwire id_6
);
  module_0(
      id_3, id_5, id_4, id_4, id_4, id_0, id_1
  );
endmodule
