TimeQuest Timing Analyzer report for lab4
Thu Oct 22 20:03:43 2020
Quartus II 64-Bit Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'clock_divider:clk_div|clk_div_inner'
 12. Slow Model Setup: 'clk'
 13. Slow Model Hold: 'clk'
 14. Slow Model Hold: 'clock_divider:clk_div|clk_div_inner'
 15. Slow Model Minimum Pulse Width: 'clk'
 16. Slow Model Minimum Pulse Width: 'clock_divider:clk_div|clk_div_inner'
 17. Setup Times
 18. Hold Times
 19. Clock to Output Times
 20. Minimum Clock to Output Times
 21. Fast Model Setup Summary
 22. Fast Model Hold Summary
 23. Fast Model Recovery Summary
 24. Fast Model Removal Summary
 25. Fast Model Minimum Pulse Width Summary
 26. Fast Model Setup: 'clock_divider:clk_div|clk_div_inner'
 27. Fast Model Setup: 'clk'
 28. Fast Model Hold: 'clk'
 29. Fast Model Hold: 'clock_divider:clk_div|clk_div_inner'
 30. Fast Model Minimum Pulse Width: 'clk'
 31. Fast Model Minimum Pulse Width: 'clock_divider:clk_div|clk_div_inner'
 32. Setup Times
 33. Hold Times
 34. Clock to Output Times
 35. Minimum Clock to Output Times
 36. Multicorner Timing Analysis Summary
 37. Setup Times
 38. Hold Times
 39. Clock to Output Times
 40. Minimum Clock to Output Times
 41. Setup Transfers
 42. Hold Transfers
 43. Report TCCS
 44. Report RSKM
 45. Unconstrained Paths
 46. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                    ;
+--------------------+-----------------------------------------------------------------+
; Quartus II Version ; Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; lab4                                                            ;
; Device Family      ; Cyclone II                                                      ;
; Device Name        ; EP2C5Q208C8                                                     ;
; Timing Models      ; Final                                                           ;
; Delay Model        ; Combined                                                        ;
; Rise/Fall Delays   ; Unavailable                                                     ;
+--------------------+-----------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ; < 0.1%      ;
;     5-8 processors         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                   ;
+-------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------+
; Clock Name                          ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                 ;
+-------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------+
; clk                                 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk }                                 ;
; clock_divider:clk_div|clk_div_inner ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock_divider:clk_div|clk_div_inner } ;
+-------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                                            ;
+------------+-----------------+-------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                          ; Note                                                          ;
+------------+-----------------+-------------------------------------+---------------------------------------------------------------+
; 101.46 MHz ; 101.46 MHz      ; clock_divider:clk_div|clk_div_inner ;                                                               ;
; 668.0 MHz  ; 340.02 MHz      ; clk                                 ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+-------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------+
; Slow Model Setup Summary                                     ;
+-------------------------------------+--------+---------------+
; Clock                               ; Slack  ; End Point TNS ;
+-------------------------------------+--------+---------------+
; clock_divider:clk_div|clk_div_inner ; -7.162 ; -393.582      ;
; clk                                 ; -0.497 ; -1.887        ;
+-------------------------------------+--------+---------------+


+--------------------------------------------------------------+
; Slow Model Hold Summary                                      ;
+-------------------------------------+--------+---------------+
; Clock                               ; Slack  ; End Point TNS ;
+-------------------------------------+--------+---------------+
; clk                                 ; -2.580 ; -2.580        ;
; clock_divider:clk_div|clk_div_inner ; 0.499  ; 0.000         ;
+-------------------------------------+--------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+--------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                       ;
+-------------------------------------+--------+---------------+
; Clock                               ; Slack  ; End Point TNS ;
+-------------------------------------+--------+---------------+
; clk                                 ; -1.941 ; -7.877        ;
; clock_divider:clk_div|clk_div_inner ; -0.742 ; -94.976       ;
+-------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clock_divider:clk_div|clk_div_inner'                                                                                                                                                         ;
+--------+-----------------------------------------+-----------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                 ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+-----------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; -7.162 ; ADC_controller:adc_contr|bit_number[7]  ; ADC_controller:adc_contr|data[16]       ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 1.000        ; 0.009      ; 8.211      ;
; -7.159 ; ADC_controller:adc_contr|bit_number[7]  ; ADC_controller:adc_contr|data[17]       ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 1.000        ; 0.009      ; 8.208      ;
; -7.159 ; ADC_controller:adc_contr|bit_number[7]  ; ADC_controller:adc_contr|data[18]       ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 1.000        ; 0.009      ; 8.208      ;
; -7.104 ; ADC_controller:adc_contr|bit_number[3]  ; ADC_controller:adc_contr|data[16]       ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 1.000        ; 0.009      ; 8.153      ;
; -7.101 ; ADC_controller:adc_contr|bit_number[3]  ; ADC_controller:adc_contr|data[17]       ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 1.000        ; 0.009      ; 8.150      ;
; -7.101 ; ADC_controller:adc_contr|bit_number[3]  ; ADC_controller:adc_contr|data[18]       ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 1.000        ; 0.009      ; 8.150      ;
; -7.094 ; ADC_controller:adc_contr|bit_number[10] ; ADC_controller:adc_contr|data[16]       ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 1.000        ; 0.009      ; 8.143      ;
; -7.091 ; ADC_controller:adc_contr|bit_number[10] ; ADC_controller:adc_contr|data[17]       ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 1.000        ; 0.009      ; 8.140      ;
; -7.091 ; ADC_controller:adc_contr|bit_number[10] ; ADC_controller:adc_contr|data[18]       ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 1.000        ; 0.009      ; 8.140      ;
; -7.087 ; ADC_controller:adc_contr|bit_number[10] ; ADC_controller:adc_contr|data[12]       ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 1.000        ; 0.019      ; 8.146      ;
; -7.087 ; ADC_controller:adc_contr|bit_number[5]  ; ADC_controller:adc_contr|data[16]       ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 1.000        ; 0.009      ; 8.136      ;
; -7.084 ; ADC_controller:adc_contr|bit_number[5]  ; ADC_controller:adc_contr|data[17]       ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 1.000        ; 0.009      ; 8.133      ;
; -7.084 ; ADC_controller:adc_contr|bit_number[5]  ; ADC_controller:adc_contr|data[18]       ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 1.000        ; 0.009      ; 8.133      ;
; -7.080 ; ADC_controller:adc_contr|bit_number[5]  ; ADC_controller:adc_contr|data[12]       ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 1.000        ; 0.019      ; 8.139      ;
; -7.024 ; ADC_controller:adc_contr|bit_number[10] ; ADC_controller:adc_contr|data[11]       ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 1.000        ; 0.022      ; 8.086      ;
; -7.017 ; ADC_controller:adc_contr|bit_number[5]  ; ADC_controller:adc_contr|data[11]       ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 1.000        ; 0.022      ; 8.079      ;
; -6.988 ; ADC_controller:adc_contr|bit_number[7]  ; ADC_controller:adc_contr|data[11]       ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 1.000        ; 0.022      ; 8.050      ;
; -6.984 ; ADC_controller:adc_contr|bit_number[7]  ; ADC_controller:adc_contr|data[15]       ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 1.000        ; 0.022      ; 8.046      ;
; -6.983 ; ADC_controller:adc_contr|bit_number[7]  ; ADC_controller:adc_contr|data[14]       ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 1.000        ; 0.022      ; 8.045      ;
; -6.979 ; ADC_controller:adc_contr|bit_number[7]  ; ADC_controller:adc_contr|data[10]       ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 1.000        ; 0.022      ; 8.041      ;
; -6.948 ; ADC_controller:adc_contr|bit_number[4]  ; ADC_controller:adc_contr|data[16]       ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 1.000        ; 0.009      ; 7.997      ;
; -6.945 ; ADC_controller:adc_contr|bit_number[4]  ; ADC_controller:adc_contr|data[17]       ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 1.000        ; 0.009      ; 7.994      ;
; -6.945 ; ADC_controller:adc_contr|bit_number[4]  ; ADC_controller:adc_contr|data[18]       ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 1.000        ; 0.009      ; 7.994      ;
; -6.943 ; ADC_controller:adc_contr|bit_number[7]  ; ADC_controller:adc_contr|data[5]        ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 1.000        ; 0.024      ; 8.007      ;
; -6.942 ; ADC_controller:adc_contr|bit_number[7]  ; ADC_controller:adc_contr|data[0]        ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 1.000        ; 0.024      ; 8.006      ;
; -6.930 ; ADC_controller:adc_contr|bit_number[3]  ; ADC_controller:adc_contr|data[11]       ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 1.000        ; 0.022      ; 7.992      ;
; -6.926 ; ADC_controller:adc_contr|bit_number[3]  ; ADC_controller:adc_contr|data[15]       ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 1.000        ; 0.022      ; 7.988      ;
; -6.925 ; ADC_controller:adc_contr|bit_number[3]  ; ADC_controller:adc_contr|data[14]       ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 1.000        ; 0.022      ; 7.987      ;
; -6.922 ; ADC_controller:adc_contr|bit_number[7]  ; ADC_controller:adc_contr|data[7]        ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 1.000        ; 0.019      ; 7.981      ;
; -6.921 ; ADC_controller:adc_contr|bit_number[7]  ; ADC_controller:adc_contr|data[22]       ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 1.000        ; 0.019      ; 7.980      ;
; -6.921 ; ADC_controller:adc_contr|bit_number[3]  ; ADC_controller:adc_contr|data[10]       ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 1.000        ; 0.022      ; 7.983      ;
; -6.918 ; ADC_controller:adc_contr|bit_count[5]   ; ADC_controller:adc_contr|data[16]       ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 1.000        ; 0.011      ; 7.969      ;
; -6.917 ; ADC_controller:adc_contr|bit_number[10] ; ADC_controller:adc_contr|data[15]       ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 1.000        ; 0.022      ; 7.979      ;
; -6.916 ; ADC_controller:adc_contr|bit_number[10] ; ADC_controller:adc_contr|data[14]       ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 1.000        ; 0.022      ; 7.978      ;
; -6.915 ; ADC_controller:adc_contr|bit_count[5]   ; ADC_controller:adc_contr|data[17]       ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 1.000        ; 0.011      ; 7.966      ;
; -6.915 ; ADC_controller:adc_contr|bit_count[5]   ; ADC_controller:adc_contr|data[18]       ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 1.000        ; 0.011      ; 7.966      ;
; -6.913 ; ADC_controller:adc_contr|bit_number[6]  ; ADC_controller:adc_contr|data[16]       ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 1.000        ; 0.009      ; 7.962      ;
; -6.912 ; ADC_controller:adc_contr|bit_number[10] ; ADC_controller:adc_contr|data[10]       ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 1.000        ; 0.022      ; 7.974      ;
; -6.911 ; ADC_controller:adc_contr|bit_count[5]   ; ADC_controller:adc_contr|data[12]       ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 1.000        ; 0.021      ; 7.972      ;
; -6.910 ; ADC_controller:adc_contr|bit_number[6]  ; ADC_controller:adc_contr|data[17]       ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 1.000        ; 0.009      ; 7.959      ;
; -6.910 ; ADC_controller:adc_contr|bit_number[6]  ; ADC_controller:adc_contr|data[18]       ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 1.000        ; 0.009      ; 7.959      ;
; -6.910 ; ADC_controller:adc_contr|bit_number[5]  ; ADC_controller:adc_contr|data[15]       ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 1.000        ; 0.022      ; 7.972      ;
; -6.909 ; ADC_controller:adc_contr|bit_number[5]  ; ADC_controller:adc_contr|data[14]       ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 1.000        ; 0.022      ; 7.971      ;
; -6.906 ; ADC_controller:adc_contr|bit_number[6]  ; ADC_controller:adc_contr|data[12]       ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 1.000        ; 0.019      ; 7.965      ;
; -6.905 ; ADC_controller:adc_contr|bit_number[5]  ; ADC_controller:adc_contr|data[10]       ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 1.000        ; 0.022      ; 7.967      ;
; -6.904 ; ADC_controller:adc_contr|bit_number[7]  ; ADC_controller:adc_contr|data[19]       ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 1.000        ; 0.009      ; 7.953      ;
; -6.894 ; ADC_controller:adc_contr|bit_number[7]  ; ADC_controller:adc_contr|data[12]       ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 1.000        ; 0.019      ; 7.953      ;
; -6.887 ; ADC_controller:adc_contr|bit_number[7]  ; ADC_controller:adc_contr|data[13]       ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 1.000        ; 0.019      ; 7.946      ;
; -6.885 ; ADC_controller:adc_contr|bit_number[3]  ; ADC_controller:adc_contr|data[5]        ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 1.000        ; 0.024      ; 7.949      ;
; -6.884 ; ADC_controller:adc_contr|bit_number[3]  ; ADC_controller:adc_contr|data[0]        ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 1.000        ; 0.024      ; 7.948      ;
; -6.864 ; ADC_controller:adc_contr|bit_number[3]  ; ADC_controller:adc_contr|data[7]        ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 1.000        ; 0.019      ; 7.923      ;
; -6.863 ; ADC_controller:adc_contr|bit_number[3]  ; ADC_controller:adc_contr|data[22]       ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 1.000        ; 0.019      ; 7.922      ;
; -6.853 ; ADC_controller:adc_contr|bit_number[10] ; ADC_controller:adc_contr|data[7]        ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 1.000        ; 0.019      ; 7.912      ;
; -6.852 ; ADC_controller:adc_contr|bit_number[10] ; ADC_controller:adc_contr|data[22]       ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 1.000        ; 0.019      ; 7.911      ;
; -6.848 ; ADC_controller:adc_contr|bit_count[5]   ; ADC_controller:adc_contr|data[11]       ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 1.000        ; 0.024      ; 7.912      ;
; -6.847 ; ADC_controller:adc_contr|bit_number[10] ; ADC_controller:adc_contr|data[0]        ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 1.000        ; 0.024      ; 7.911      ;
; -6.846 ; ADC_controller:adc_contr|bit_number[3]  ; ADC_controller:adc_contr|data[19]       ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 1.000        ; 0.009      ; 7.895      ;
; -6.846 ; ADC_controller:adc_contr|bit_number[5]  ; ADC_controller:adc_contr|data[7]        ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 1.000        ; 0.019      ; 7.905      ;
; -6.845 ; ADC_controller:adc_contr|bit_number[5]  ; ADC_controller:adc_contr|data[22]       ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 1.000        ; 0.019      ; 7.904      ;
; -6.844 ; ADC_controller:adc_contr|bit_number[10] ; ADC_controller:adc_contr|data[13]       ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 1.000        ; 0.019      ; 7.903      ;
; -6.843 ; ADC_controller:adc_contr|bit_number[6]  ; ADC_controller:adc_contr|data[11]       ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 1.000        ; 0.022      ; 7.905      ;
; -6.840 ; ADC_controller:adc_contr|bit_number[5]  ; ADC_controller:adc_contr|data[0]        ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 1.000        ; 0.024      ; 7.904      ;
; -6.838 ; ADC_controller:adc_contr|bit_number[3]  ; ADC_controller:adc_contr|data[12]       ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 1.000        ; 0.019      ; 7.897      ;
; -6.837 ; ADC_controller:adc_contr|bit_number[5]  ; ADC_controller:adc_contr|data[13]       ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 1.000        ; 0.019      ; 7.896      ;
; -6.832 ; ADC_controller:adc_contr|bit_number[8]  ; ADC_controller:adc_contr|data[16]       ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 1.000        ; 0.009      ; 7.881      ;
; -6.832 ; ADC_controller:adc_contr|bit_number[10] ; ADC_controller:adc_contr|data[5]        ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 1.000        ; 0.024      ; 7.896      ;
; -6.829 ; ADC_controller:adc_contr|bit_number[8]  ; ADC_controller:adc_contr|data[17]       ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 1.000        ; 0.009      ; 7.878      ;
; -6.829 ; ADC_controller:adc_contr|bit_number[8]  ; ADC_controller:adc_contr|data[18]       ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 1.000        ; 0.009      ; 7.878      ;
; -6.829 ; ADC_controller:adc_contr|bit_number[3]  ; ADC_controller:adc_contr|data[13]       ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 1.000        ; 0.019      ; 7.888      ;
; -6.827 ; ADC_controller:adc_contr|bit_number[5]  ; ADC_controller:adc_contr|bit_number[0]  ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 1.000        ; 0.000      ; 7.867      ;
; -6.827 ; ADC_controller:adc_contr|bit_number[5]  ; ADC_controller:adc_contr|bit_number[1]  ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 1.000        ; 0.000      ; 7.867      ;
; -6.827 ; ADC_controller:adc_contr|bit_number[5]  ; ADC_controller:adc_contr|bit_number[2]  ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 1.000        ; 0.000      ; 7.867      ;
; -6.827 ; ADC_controller:adc_contr|bit_number[5]  ; ADC_controller:adc_contr|bit_number[3]  ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 1.000        ; 0.000      ; 7.867      ;
; -6.827 ; ADC_controller:adc_contr|bit_number[5]  ; ADC_controller:adc_contr|bit_number[4]  ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 1.000        ; 0.000      ; 7.867      ;
; -6.827 ; ADC_controller:adc_contr|bit_number[5]  ; ADC_controller:adc_contr|bit_number[5]  ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 1.000        ; 0.000      ; 7.867      ;
; -6.827 ; ADC_controller:adc_contr|bit_number[5]  ; ADC_controller:adc_contr|bit_number[6]  ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 1.000        ; 0.000      ; 7.867      ;
; -6.827 ; ADC_controller:adc_contr|bit_number[5]  ; ADC_controller:adc_contr|bit_number[7]  ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 1.000        ; 0.000      ; 7.867      ;
; -6.827 ; ADC_controller:adc_contr|bit_number[5]  ; ADC_controller:adc_contr|bit_number[8]  ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 1.000        ; 0.000      ; 7.867      ;
; -6.827 ; ADC_controller:adc_contr|bit_number[5]  ; ADC_controller:adc_contr|bit_number[9]  ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 1.000        ; 0.000      ; 7.867      ;
; -6.827 ; ADC_controller:adc_contr|bit_number[5]  ; ADC_controller:adc_contr|bit_number[10] ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 1.000        ; 0.000      ; 7.867      ;
; -6.827 ; ADC_controller:adc_contr|bit_number[5]  ; ADC_controller:adc_contr|bit_number[11] ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 1.000        ; 0.000      ; 7.867      ;
; -6.827 ; ADC_controller:adc_contr|bit_number[5]  ; ADC_controller:adc_contr|bit_number[12] ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 1.000        ; 0.000      ; 7.867      ;
; -6.825 ; ADC_controller:adc_contr|bit_number[8]  ; ADC_controller:adc_contr|data[12]       ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 1.000        ; 0.019      ; 7.884      ;
; -6.825 ; ADC_controller:adc_contr|bit_number[12] ; ADC_controller:adc_contr|data[16]       ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 1.000        ; 0.009      ; 7.874      ;
; -6.825 ; ADC_controller:adc_contr|bit_number[5]  ; ADC_controller:adc_contr|data[5]        ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 1.000        ; 0.024      ; 7.889      ;
; -6.822 ; ADC_controller:adc_contr|bit_number[12] ; ADC_controller:adc_contr|data[17]       ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 1.000        ; 0.009      ; 7.871      ;
; -6.822 ; ADC_controller:adc_contr|bit_number[12] ; ADC_controller:adc_contr|data[18]       ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 1.000        ; 0.009      ; 7.871      ;
; -6.821 ; ADC_controller:adc_contr|bit_number[10] ; ADC_controller:adc_contr|data[20]       ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 1.000        ; 0.019      ; 7.880      ;
; -6.818 ; ADC_controller:adc_contr|bit_number[12] ; ADC_controller:adc_contr|data[12]       ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 1.000        ; 0.019      ; 7.877      ;
; -6.814 ; ADC_controller:adc_contr|bit_number[5]  ; ADC_controller:adc_contr|data[20]       ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 1.000        ; 0.019      ; 7.873      ;
; -6.801 ; ADC_controller:adc_contr|bit_number[7]  ; ADC_controller:adc_contr|data[23]       ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 1.000        ; 0.019      ; 7.860      ;
; -6.798 ; ADC_controller:adc_contr|bit_number[7]  ; ADC_controller:adc_contr|data[21]       ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 1.000        ; 0.019      ; 7.857      ;
; -6.783 ; ADC_controller:adc_contr|bit_number[9]  ; ADC_controller:adc_contr|data[16]       ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 1.000        ; 0.009      ; 7.832      ;
; -6.780 ; ADC_controller:adc_contr|bit_number[9]  ; ADC_controller:adc_contr|data[17]       ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 1.000        ; 0.009      ; 7.829      ;
; -6.780 ; ADC_controller:adc_contr|bit_number[9]  ; ADC_controller:adc_contr|data[18]       ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 1.000        ; 0.009      ; 7.829      ;
; -6.776 ; ADC_controller:adc_contr|bit_number[9]  ; ADC_controller:adc_contr|data[12]       ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 1.000        ; 0.019      ; 7.835      ;
; -6.774 ; ADC_controller:adc_contr|bit_number[4]  ; ADC_controller:adc_contr|data[11]       ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 1.000        ; 0.022      ; 7.836      ;
; -6.770 ; ADC_controller:adc_contr|bit_number[4]  ; ADC_controller:adc_contr|data[15]       ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 1.000        ; 0.022      ; 7.832      ;
; -6.769 ; ADC_controller:adc_contr|bit_number[4]  ; ADC_controller:adc_contr|data[14]       ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 1.000        ; 0.022      ; 7.831      ;
; -6.765 ; ADC_controller:adc_contr|bit_number[4]  ; ADC_controller:adc_contr|data[10]       ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 1.000        ; 0.022      ; 7.827      ;
+--------+-----------------------------------------+-----------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk'                                                                                                                                                         ;
+--------+-------------------------------------+-------------------------------------+-------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                             ; Launch Clock                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+-------------------------------------+-------------------------------------+-------------+--------------+------------+------------+
; -0.497 ; clock_divider:clk_div|counter[1]    ; clock_divider:clk_div|clk_div_inner ; clk                                 ; clk         ; 1.000        ; 0.000      ; 1.537      ;
; -0.496 ; clock_divider:clk_div|counter[1]    ; clock_divider:clk_div|counter[2]    ; clk                                 ; clk         ; 1.000        ; 0.000      ; 1.536      ;
; -0.449 ; clock_divider:clk_div|counter[1]    ; clock_divider:clk_div|counter[0]    ; clk                                 ; clk         ; 1.000        ; 0.000      ; 1.489      ;
; -0.445 ; clock_divider:clk_div|counter[2]    ; clock_divider:clk_div|counter[1]    ; clk                                 ; clk         ; 1.000        ; 0.000      ; 1.485      ;
; -0.445 ; clock_divider:clk_div|counter[2]    ; clock_divider:clk_div|clk_div_inner ; clk                                 ; clk         ; 1.000        ; 0.000      ; 1.485      ;
; -0.023 ; clock_divider:clk_div|counter[0]    ; clock_divider:clk_div|clk_div_inner ; clk                                 ; clk         ; 1.000        ; 0.000      ; 1.063      ;
; -0.021 ; clock_divider:clk_div|counter[0]    ; clock_divider:clk_div|counter[2]    ; clk                                 ; clk         ; 1.000        ; 0.000      ; 1.061      ;
; -0.019 ; clock_divider:clk_div|counter[2]    ; clock_divider:clk_div|counter[0]    ; clk                                 ; clk         ; 1.000        ; 0.000      ; 1.059      ;
; -0.019 ; clock_divider:clk_div|counter[0]    ; clock_divider:clk_div|counter[1]    ; clk                                 ; clk         ; 1.000        ; 0.000      ; 1.059      ;
; 0.235  ; clock_divider:clk_div|counter[2]    ; clock_divider:clk_div|counter[2]    ; clk                                 ; clk         ; 1.000        ; 0.000      ; 0.805      ;
; 0.235  ; clock_divider:clk_div|counter[0]    ; clock_divider:clk_div|counter[0]    ; clk                                 ; clk         ; 1.000        ; 0.000      ; 0.805      ;
; 0.235  ; clock_divider:clk_div|counter[1]    ; clock_divider:clk_div|counter[1]    ; clk                                 ; clk         ; 1.000        ; 0.000      ; 0.805      ;
; 2.814  ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; clk         ; 0.500        ; 2.775      ; 0.805      ;
; 3.314  ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; clk         ; 1.000        ; 2.775      ; 0.805      ;
+--------+-------------------------------------+-------------------------------------+-------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk'                                                                                                                                                          ;
+--------+-------------------------------------+-------------------------------------+-------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                             ; Launch Clock                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+-------------------------------------+-------------------------------------+-------------+--------------+------------+------------+
; -2.580 ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; clk         ; 0.000        ; 2.775      ; 0.805      ;
; -2.080 ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; clk         ; -0.500       ; 2.775      ; 0.805      ;
; 0.499  ; clock_divider:clk_div|counter[1]    ; clock_divider:clk_div|counter[1]    ; clk                                 ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; clock_divider:clk_div|counter[2]    ; clock_divider:clk_div|counter[2]    ; clk                                 ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; clock_divider:clk_div|counter[0]    ; clock_divider:clk_div|counter[0]    ; clk                                 ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.753  ; clock_divider:clk_div|counter[0]    ; clock_divider:clk_div|counter[1]    ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.059      ;
; 0.753  ; clock_divider:clk_div|counter[2]    ; clock_divider:clk_div|counter[0]    ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.059      ;
; 0.755  ; clock_divider:clk_div|counter[0]    ; clock_divider:clk_div|counter[2]    ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.061      ;
; 0.757  ; clock_divider:clk_div|counter[0]    ; clock_divider:clk_div|clk_div_inner ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.063      ;
; 1.179  ; clock_divider:clk_div|counter[2]    ; clock_divider:clk_div|counter[1]    ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.485      ;
; 1.179  ; clock_divider:clk_div|counter[2]    ; clock_divider:clk_div|clk_div_inner ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.485      ;
; 1.183  ; clock_divider:clk_div|counter[1]    ; clock_divider:clk_div|counter[0]    ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.489      ;
; 1.230  ; clock_divider:clk_div|counter[1]    ; clock_divider:clk_div|counter[2]    ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.536      ;
; 1.231  ; clock_divider:clk_div|counter[1]    ; clock_divider:clk_div|clk_div_inner ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.537      ;
+--------+-------------------------------------+-------------------------------------+-------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clock_divider:clk_div|clk_div_inner'                                                                                                                                                                                           ;
+-------+----------------------------------------------------------+----------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                ; To Node                                                  ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------+----------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; 0.499 ; ADC_controller:adc_contr|counter                         ; ADC_controller:adc_contr|counter                         ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; ADC_controller:adc_contr|start                           ; ADC_controller:adc_contr|start                           ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; ADC_controller:adc_contr|state.continious_read           ; ADC_controller:adc_contr|state.continious_read           ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; ADC_controller:adc_contr|state.reset_state               ; ADC_controller:adc_contr|state.reset_state               ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; ADC_controller:adc_contr|clk_sync                        ; ADC_controller:adc_contr|clk_sync                        ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; ADC_controller:adc_contr|sclk_reg                        ; ADC_controller:adc_contr|sclk_reg                        ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; ADC_controller:adc_contr|data[19]                        ; ADC_controller:adc_contr|data[19]                        ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; ADC_controller:adc_contr|data[4]                         ; ADC_controller:adc_contr|data[4]                         ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; ADC_controller:adc_contr|data[6]                         ; ADC_controller:adc_contr|data[6]                         ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; ADC_controller:adc_contr|data[2]                         ; ADC_controller:adc_contr|data[2]                         ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; ADC_controller:adc_contr|data[3]                         ; ADC_controller:adc_contr|data[3]                         ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; ADC_controller:adc_contr|data[1]                         ; ADC_controller:adc_contr|data[1]                         ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; ADC_controller:adc_contr|data[12]                        ; ADC_controller:adc_contr|data[12]                        ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; ADC_controller:adc_contr|data[8]                         ; ADC_controller:adc_contr|data[8]                         ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; ADC_controller:adc_contr|data[9]                         ; ADC_controller:adc_contr|data[9]                         ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; ADC_controller:adc_contr|output_bit                      ; ADC_controller:adc_contr|output_bit                      ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; ADC_controller:adc_contr|leds_reg[0]                     ; ADC_controller:adc_contr|leds_reg[0]                     ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; ADC_controller:adc_contr|leds_reg[1]                     ; ADC_controller:adc_contr|leds_reg[1]                     ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; ADC_controller:adc_contr|leds_reg[2]                     ; ADC_controller:adc_contr|leds_reg[2]                     ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; ADC_controller:adc_contr|leds_reg[3]                     ; ADC_controller:adc_contr|leds_reg[3]                     ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; ADC_controller:adc_contr|leds_reg[4]                     ; ADC_controller:adc_contr|leds_reg[4]                     ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; ADC_controller:adc_contr|leds_reg[5]                     ; ADC_controller:adc_contr|leds_reg[5]                     ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; ADC_controller:adc_contr|leds_reg[6]                     ; ADC_controller:adc_contr|leds_reg[6]                     ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; ADC_controller:adc_contr|leds_reg[7]                     ; ADC_controller:adc_contr|leds_reg[7]                     ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 0.000        ; 0.000      ; 0.805      ;
; 0.767 ; ADC_controller:adc_contr|bit_number[12]                  ; ADC_controller:adc_contr|bit_number[12]                  ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 0.000        ; 0.000      ; 1.073      ;
; 0.786 ; ADC_controller:adc_contr|state.continious_read           ; ADC_controller:adc_contr|state.reset_state               ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 0.000        ; 0.000      ; 1.092      ;
; 0.937 ; ADC_controller:adc_contr|state.reset_state               ; ADC_controller:adc_contr|delay                           ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 0.000        ; 0.000      ; 1.243      ;
; 0.958 ; ADC_controller:adc_contr|state.wait_after_reset_state    ; ADC_controller:adc_contr|state.communic_reg_mode_state   ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 0.000        ; 0.000      ; 1.264      ;
; 0.958 ; ADC_controller:adc_contr|state.mode_reg_write_state      ; ADC_controller:adc_contr|state.communic_reg_config_state ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 0.000        ; 0.000      ; 1.264      ;
; 1.148 ; ADC_controller:adc_contr|state.communic_reg_config_state ; ADC_controller:adc_contr|state.config_reg_write_state    ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 0.000        ; 0.000      ; 1.454      ;
; 1.181 ; ADC_controller:adc_contr|bit_number[1]                   ; ADC_controller:adc_contr|bit_number[1]                   ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 0.000        ; 0.000      ; 1.487      ;
; 1.181 ; ADC_controller:adc_contr|bit_number[4]                   ; ADC_controller:adc_contr|bit_number[4]                   ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 0.000        ; 0.000      ; 1.487      ;
; 1.186 ; ADC_controller:adc_contr|bit_number[8]                   ; ADC_controller:adc_contr|bit_number[8]                   ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 0.000        ; 0.000      ; 1.492      ;
; 1.188 ; ADC_controller:adc_contr|bit_number[6]                   ; ADC_controller:adc_contr|bit_number[6]                   ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 0.000        ; 0.000      ; 1.494      ;
; 1.191 ; ADC_controller:adc_contr|bit_number[10]                  ; ADC_controller:adc_contr|bit_number[10]                  ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 0.000        ; 0.000      ; 1.497      ;
; 1.193 ; ADC_controller:adc_contr|state.communic_reg_mode_state   ; ADC_controller:adc_contr|state.mode_reg_write_state      ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 0.000        ; 0.000      ; 1.499      ;
; 1.195 ; ADC_controller:adc_contr|bit_number[11]                  ; ADC_controller:adc_contr|bit_number[11]                  ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 0.000        ; 0.000      ; 1.501      ;
; 1.203 ; ADC_controller:adc_contr|state.continious_read           ; ADC_controller:adc_contr|cs_hold                         ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 0.000        ; 0.000      ; 1.509      ;
; 1.231 ; ADC_controller:adc_contr|bit_number[3]                   ; ADC_controller:adc_contr|bit_number[3]                   ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 0.000        ; 0.000      ; 1.537      ;
; 1.238 ; ADC_controller:adc_contr|bit_number[7]                   ; ADC_controller:adc_contr|bit_number[7]                   ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 0.000        ; 0.000      ; 1.544      ;
; 1.239 ; ADC_controller:adc_contr|bit_number[9]                   ; ADC_controller:adc_contr|bit_number[9]                   ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 0.000        ; 0.000      ; 1.545      ;
; 1.241 ; ADC_controller:adc_contr|bit_number[5]                   ; ADC_controller:adc_contr|bit_number[5]                   ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 0.000        ; 0.000      ; 1.547      ;
; 1.324 ; ADC_controller:adc_contr|cs_hold                         ; ADC_controller:adc_contr|cs_hold                         ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 0.000        ; 0.000      ; 1.630      ;
; 1.446 ; ADC_controller:adc_contr|state.reset_state               ; ADC_controller:adc_contr|bit_count[5]                    ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 0.000        ; -0.005     ; 1.747      ;
; 1.525 ; ADC_controller:adc_contr|state.continious_read           ; ADC_controller:adc_contr|counter                         ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; -0.500       ; 0.002      ; 1.333      ;
; 1.525 ; ADC_controller:adc_contr|bit_number[2]                   ; ADC_controller:adc_contr|bit_number[2]                   ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 0.000        ; 0.000      ; 1.831      ;
; 1.539 ; ADC_controller:adc_contr|bit_number[0]                   ; ADC_controller:adc_contr|bit_number[0]                   ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 0.000        ; 0.000      ; 1.845      ;
; 1.551 ; ADC_controller:adc_contr|state.config_reg_write_state    ; ADC_controller:adc_contr|state.enter_continious_read     ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 0.000        ; 0.000      ; 1.857      ;
; 1.595 ; ADC_controller:adc_contr|start                           ; ADC_controller:adc_contr|counter                         ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 0.000        ; 0.000      ; 1.901      ;
; 1.639 ; ADC_controller:adc_contr|start                           ; ADC_controller:adc_contr|clk_sync                        ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; -0.500       ; -0.002     ; 1.443      ;
; 1.648 ; ADC_controller:adc_contr|state.mode_reg_write_state      ; ADC_controller:adc_contr|data[9]                         ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 0.000        ; 0.000      ; 1.954      ;
; 1.660 ; ADC_controller:adc_contr|bit_number[1]                   ; ADC_controller:adc_contr|bit_number[2]                   ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 0.000        ; 0.000      ; 1.966      ;
; 1.665 ; ADC_controller:adc_contr|bit_number[8]                   ; ADC_controller:adc_contr|bit_number[9]                   ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 0.000        ; 0.000      ; 1.971      ;
; 1.667 ; ADC_controller:adc_contr|bit_number[6]                   ; ADC_controller:adc_contr|bit_number[7]                   ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 0.000        ; 0.000      ; 1.973      ;
; 1.670 ; ADC_controller:adc_contr|bit_number[10]                  ; ADC_controller:adc_contr|bit_number[11]                  ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 0.000        ; 0.000      ; 1.976      ;
; 1.674 ; ADC_controller:adc_contr|bit_number[11]                  ; ADC_controller:adc_contr|bit_number[12]                  ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 0.000        ; 0.000      ; 1.980      ;
; 1.711 ; ADC_controller:adc_contr|bit_number[3]                   ; ADC_controller:adc_contr|bit_number[4]                   ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 0.000        ; 0.000      ; 2.017      ;
; 1.718 ; ADC_controller:adc_contr|bit_number[7]                   ; ADC_controller:adc_contr|bit_number[8]                   ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 0.000        ; 0.000      ; 2.024      ;
; 1.719 ; ADC_controller:adc_contr|bit_number[9]                   ; ADC_controller:adc_contr|bit_number[10]                  ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 0.000        ; 0.000      ; 2.025      ;
; 1.721 ; ADC_controller:adc_contr|bit_number[5]                   ; ADC_controller:adc_contr|bit_number[6]                   ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 0.000        ; 0.000      ; 2.027      ;
; 1.744 ; ADC_controller:adc_contr|data[10]                        ; ADC_controller:adc_contr|data[10]                        ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 0.000        ; 0.000      ; 2.050      ;
; 1.746 ; ADC_controller:adc_contr|bit_number[1]                   ; ADC_controller:adc_contr|bit_number[3]                   ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 0.000        ; 0.000      ; 2.052      ;
; 1.749 ; ADC_controller:adc_contr|data[17]                        ; ADC_controller:adc_contr|data[17]                        ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 0.000        ; 0.000      ; 2.055      ;
; 1.751 ; ADC_controller:adc_contr|bit_number[8]                   ; ADC_controller:adc_contr|bit_number[10]                  ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 0.000        ; 0.000      ; 2.057      ;
; 1.753 ; ADC_controller:adc_contr|bit_number[6]                   ; ADC_controller:adc_contr|bit_number[8]                   ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 0.000        ; 0.000      ; 2.059      ;
; 1.754 ; ADC_controller:adc_contr|data[14]                        ; ADC_controller:adc_contr|data[14]                        ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 0.000        ; 0.000      ; 2.060      ;
; 1.756 ; ADC_controller:adc_contr|bit_number[10]                  ; ADC_controller:adc_contr|bit_number[12]                  ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 0.000        ; 0.000      ; 2.062      ;
; 1.768 ; ADC_controller:adc_contr|data[15]                        ; ADC_controller:adc_contr|data[15]                        ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 0.000        ; 0.000      ; 2.074      ;
; 1.770 ; ADC_controller:adc_contr|bit_number[4]                   ; ADC_controller:adc_contr|bit_number[5]                   ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 0.000        ; 0.000      ; 2.076      ;
; 1.789 ; ADC_controller:adc_contr|data[7]                         ; ADC_controller:adc_contr|data[7]                         ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 0.000        ; 0.000      ; 2.095      ;
; 1.792 ; ADC_controller:adc_contr|data[18]                        ; ADC_controller:adc_contr|data[18]                        ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 0.000        ; 0.000      ; 2.098      ;
; 1.802 ; ADC_controller:adc_contr|data[21]                        ; ADC_controller:adc_contr|data[21]                        ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 0.000        ; 0.000      ; 2.108      ;
; 1.804 ; ADC_controller:adc_contr|bit_number[7]                   ; ADC_controller:adc_contr|bit_number[9]                   ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 0.000        ; 0.000      ; 2.110      ;
; 1.805 ; ADC_controller:adc_contr|bit_number[9]                   ; ADC_controller:adc_contr|bit_number[11]                  ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 0.000        ; 0.000      ; 2.111      ;
; 1.807 ; ADC_controller:adc_contr|bit_number[5]                   ; ADC_controller:adc_contr|bit_number[7]                   ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 0.000        ; 0.000      ; 2.113      ;
; 1.832 ; ADC_controller:adc_contr|bit_number[1]                   ; ADC_controller:adc_contr|bit_number[4]                   ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 0.000        ; 0.000      ; 2.138      ;
; 1.837 ; ADC_controller:adc_contr|bit_number[8]                   ; ADC_controller:adc_contr|bit_number[11]                  ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 0.000        ; 0.000      ; 2.143      ;
; 1.839 ; ADC_controller:adc_contr|bit_number[6]                   ; ADC_controller:adc_contr|bit_number[9]                   ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 0.000        ; 0.000      ; 2.145      ;
; 1.856 ; ADC_controller:adc_contr|bit_number[4]                   ; ADC_controller:adc_contr|bit_number[6]                   ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 0.000        ; 0.000      ; 2.162      ;
; 1.862 ; ADC_controller:adc_contr|data[5]                         ; ADC_controller:adc_contr|data[5]                         ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 0.000        ; 0.000      ; 2.168      ;
; 1.871 ; ADC_controller:adc_contr|data[0]                         ; ADC_controller:adc_contr|data[0]                         ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 0.000        ; 0.000      ; 2.177      ;
; 1.890 ; ADC_controller:adc_contr|bit_number[7]                   ; ADC_controller:adc_contr|bit_number[10]                  ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 0.000        ; 0.000      ; 2.196      ;
; 1.891 ; ADC_controller:adc_contr|bit_number[9]                   ; ADC_controller:adc_contr|bit_number[12]                  ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 0.000        ; 0.000      ; 2.197      ;
; 1.893 ; ADC_controller:adc_contr|bit_number[5]                   ; ADC_controller:adc_contr|bit_number[8]                   ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 0.000        ; 0.000      ; 2.199      ;
; 1.901 ; ADC_controller:adc_contr|bit_number[3]                   ; ADC_controller:adc_contr|bit_number[5]                   ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 0.000        ; 0.000      ; 2.207      ;
; 1.915 ; ADC_controller:adc_contr|state.wait_after_reset_state    ; ADC_controller:adc_contr|bit_count[12]                   ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 0.000        ; -0.024     ; 2.197      ;
; 1.923 ; ADC_controller:adc_contr|data[23]                        ; ADC_controller:adc_contr|data[23]                        ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 0.000        ; 0.000      ; 2.229      ;
; 1.923 ; ADC_controller:adc_contr|bit_number[8]                   ; ADC_controller:adc_contr|bit_number[12]                  ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 0.000        ; 0.000      ; 2.229      ;
; 1.925 ; ADC_controller:adc_contr|bit_number[6]                   ; ADC_controller:adc_contr|bit_number[10]                  ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 0.000        ; 0.000      ; 2.231      ;
; 1.942 ; ADC_controller:adc_contr|bit_number[4]                   ; ADC_controller:adc_contr|bit_number[7]                   ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 0.000        ; 0.000      ; 2.248      ;
; 1.954 ; ADC_controller:adc_contr|state.wait_after_reset_state    ; ADC_controller:adc_contr|data[9]                         ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 0.000        ; 0.000      ; 2.260      ;
; 1.970 ; ADC_controller:adc_contr|bit_number[1]                   ; ADC_controller:adc_contr|data[21]                        ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 0.000        ; 0.019      ; 2.295      ;
; 1.976 ; ADC_controller:adc_contr|bit_number[7]                   ; ADC_controller:adc_contr|bit_number[11]                  ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 0.000        ; 0.000      ; 2.282      ;
; 1.979 ; ADC_controller:adc_contr|bit_number[5]                   ; ADC_controller:adc_contr|bit_number[9]                   ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 0.000        ; 0.000      ; 2.285      ;
; 1.987 ; ADC_controller:adc_contr|bit_number[3]                   ; ADC_controller:adc_contr|bit_number[6]                   ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 0.000        ; 0.000      ; 2.293      ;
; 2.004 ; ADC_controller:adc_contr|bit_number[2]                   ; ADC_controller:adc_contr|bit_number[3]                   ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 0.000        ; 0.000      ; 2.310      ;
; 2.011 ; ADC_controller:adc_contr|bit_number[6]                   ; ADC_controller:adc_contr|bit_number[11]                  ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 0.000        ; 0.000      ; 2.317      ;
; 2.016 ; ADC_controller:adc_contr|bit_number[0]                   ; ADC_controller:adc_contr|data[7]                         ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 0.000        ; 0.019      ; 2.341      ;
; 2.017 ; ADC_controller:adc_contr|bit_number[0]                   ; ADC_controller:adc_contr|bit_number[1]                   ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 0.000        ; 0.000      ; 2.323      ;
; 2.022 ; ADC_controller:adc_contr|bit_number[1]                   ; ADC_controller:adc_contr|bit_number[5]                   ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 0.000        ; 0.000      ; 2.328      ;
+-------+----------------------------------------------------------+----------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk'                                                                                ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                              ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------+
; -1.941 ; 1.000        ; 2.941          ; Port Rate        ; clk   ; Rise       ; clk                                 ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; clk   ; Rise       ; clock_divider:clk_div|clk_div_inner ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; clk   ; Rise       ; clock_divider:clk_div|clk_div_inner ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; clk   ; Rise       ; clock_divider:clk_div|counter[0]    ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; clk   ; Rise       ; clock_divider:clk_div|counter[0]    ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; clk   ; Rise       ; clock_divider:clk_div|counter[1]    ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; clk   ; Rise       ; clock_divider:clk_div|counter[1]    ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; clk   ; Rise       ; clock_divider:clk_div|counter[2]    ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; clk   ; Rise       ; clock_divider:clk_div|counter[2]    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk_div|clk_div_inner|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk_div|clk_div_inner|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk_div|counter[0]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk_div|counter[0]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk_div|counter[1]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk_div|counter[1]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk_div|counter[2]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk_div|counter[2]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk|combout                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk|combout                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~clkctrl|inclk[0]                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~clkctrl|inclk[0]                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~clkctrl|outclk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~clkctrl|outclk                  ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clock_divider:clk_div|clk_div_inner'                                                                                  ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+-----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                               ; Clock Edge ; Target                                  ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+-----------------------------------------+
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; clock_divider:clk_div|clk_div_inner ; Rise       ; ADC_controller:adc_contr|bit_count[12]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; clock_divider:clk_div|clk_div_inner ; Rise       ; ADC_controller:adc_contr|bit_count[12]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; clock_divider:clk_div|clk_div_inner ; Rise       ; ADC_controller:adc_contr|bit_count[3]   ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; clock_divider:clk_div|clk_div_inner ; Rise       ; ADC_controller:adc_contr|bit_count[3]   ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; clock_divider:clk_div|clk_div_inner ; Rise       ; ADC_controller:adc_contr|bit_count[4]   ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; clock_divider:clk_div|clk_div_inner ; Rise       ; ADC_controller:adc_contr|bit_count[4]   ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; clock_divider:clk_div|clk_div_inner ; Rise       ; ADC_controller:adc_contr|bit_count[5]   ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; clock_divider:clk_div|clk_div_inner ; Rise       ; ADC_controller:adc_contr|bit_count[5]   ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; clock_divider:clk_div|clk_div_inner ; Rise       ; ADC_controller:adc_contr|bit_number[0]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; clock_divider:clk_div|clk_div_inner ; Rise       ; ADC_controller:adc_contr|bit_number[0]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; clock_divider:clk_div|clk_div_inner ; Rise       ; ADC_controller:adc_contr|bit_number[10] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; clock_divider:clk_div|clk_div_inner ; Rise       ; ADC_controller:adc_contr|bit_number[10] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; clock_divider:clk_div|clk_div_inner ; Rise       ; ADC_controller:adc_contr|bit_number[11] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; clock_divider:clk_div|clk_div_inner ; Rise       ; ADC_controller:adc_contr|bit_number[11] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; clock_divider:clk_div|clk_div_inner ; Rise       ; ADC_controller:adc_contr|bit_number[12] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; clock_divider:clk_div|clk_div_inner ; Rise       ; ADC_controller:adc_contr|bit_number[12] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; clock_divider:clk_div|clk_div_inner ; Rise       ; ADC_controller:adc_contr|bit_number[1]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; clock_divider:clk_div|clk_div_inner ; Rise       ; ADC_controller:adc_contr|bit_number[1]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; clock_divider:clk_div|clk_div_inner ; Rise       ; ADC_controller:adc_contr|bit_number[2]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; clock_divider:clk_div|clk_div_inner ; Rise       ; ADC_controller:adc_contr|bit_number[2]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; clock_divider:clk_div|clk_div_inner ; Rise       ; ADC_controller:adc_contr|bit_number[3]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; clock_divider:clk_div|clk_div_inner ; Rise       ; ADC_controller:adc_contr|bit_number[3]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; clock_divider:clk_div|clk_div_inner ; Rise       ; ADC_controller:adc_contr|bit_number[4]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; clock_divider:clk_div|clk_div_inner ; Rise       ; ADC_controller:adc_contr|bit_number[4]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; clock_divider:clk_div|clk_div_inner ; Rise       ; ADC_controller:adc_contr|bit_number[5]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; clock_divider:clk_div|clk_div_inner ; Rise       ; ADC_controller:adc_contr|bit_number[5]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; clock_divider:clk_div|clk_div_inner ; Rise       ; ADC_controller:adc_contr|bit_number[6]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; clock_divider:clk_div|clk_div_inner ; Rise       ; ADC_controller:adc_contr|bit_number[6]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; clock_divider:clk_div|clk_div_inner ; Rise       ; ADC_controller:adc_contr|bit_number[7]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; clock_divider:clk_div|clk_div_inner ; Rise       ; ADC_controller:adc_contr|bit_number[7]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; clock_divider:clk_div|clk_div_inner ; Rise       ; ADC_controller:adc_contr|bit_number[8]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; clock_divider:clk_div|clk_div_inner ; Rise       ; ADC_controller:adc_contr|bit_number[8]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; clock_divider:clk_div|clk_div_inner ; Rise       ; ADC_controller:adc_contr|bit_number[9]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; clock_divider:clk_div|clk_div_inner ; Rise       ; ADC_controller:adc_contr|bit_number[9]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; clock_divider:clk_div|clk_div_inner ; Rise       ; ADC_controller:adc_contr|clk_sync       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; clock_divider:clk_div|clk_div_inner ; Rise       ; ADC_controller:adc_contr|clk_sync       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; clock_divider:clk_div|clk_div_inner ; Fall       ; ADC_controller:adc_contr|counter        ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; clock_divider:clk_div|clk_div_inner ; Fall       ; ADC_controller:adc_contr|counter        ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; clock_divider:clk_div|clk_div_inner ; Rise       ; ADC_controller:adc_contr|cs_hold        ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; clock_divider:clk_div|clk_div_inner ; Rise       ; ADC_controller:adc_contr|cs_hold        ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; clock_divider:clk_div|clk_div_inner ; Rise       ; ADC_controller:adc_contr|data[0]        ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; clock_divider:clk_div|clk_div_inner ; Rise       ; ADC_controller:adc_contr|data[0]        ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; clock_divider:clk_div|clk_div_inner ; Rise       ; ADC_controller:adc_contr|data[10]       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; clock_divider:clk_div|clk_div_inner ; Rise       ; ADC_controller:adc_contr|data[10]       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; clock_divider:clk_div|clk_div_inner ; Rise       ; ADC_controller:adc_contr|data[11]       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; clock_divider:clk_div|clk_div_inner ; Rise       ; ADC_controller:adc_contr|data[11]       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; clock_divider:clk_div|clk_div_inner ; Rise       ; ADC_controller:adc_contr|data[12]       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; clock_divider:clk_div|clk_div_inner ; Rise       ; ADC_controller:adc_contr|data[12]       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; clock_divider:clk_div|clk_div_inner ; Rise       ; ADC_controller:adc_contr|data[13]       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; clock_divider:clk_div|clk_div_inner ; Rise       ; ADC_controller:adc_contr|data[13]       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; clock_divider:clk_div|clk_div_inner ; Rise       ; ADC_controller:adc_contr|data[14]       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; clock_divider:clk_div|clk_div_inner ; Rise       ; ADC_controller:adc_contr|data[14]       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; clock_divider:clk_div|clk_div_inner ; Rise       ; ADC_controller:adc_contr|data[15]       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; clock_divider:clk_div|clk_div_inner ; Rise       ; ADC_controller:adc_contr|data[15]       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; clock_divider:clk_div|clk_div_inner ; Rise       ; ADC_controller:adc_contr|data[16]       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; clock_divider:clk_div|clk_div_inner ; Rise       ; ADC_controller:adc_contr|data[16]       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; clock_divider:clk_div|clk_div_inner ; Rise       ; ADC_controller:adc_contr|data[17]       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; clock_divider:clk_div|clk_div_inner ; Rise       ; ADC_controller:adc_contr|data[17]       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; clock_divider:clk_div|clk_div_inner ; Rise       ; ADC_controller:adc_contr|data[18]       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; clock_divider:clk_div|clk_div_inner ; Rise       ; ADC_controller:adc_contr|data[18]       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; clock_divider:clk_div|clk_div_inner ; Rise       ; ADC_controller:adc_contr|data[19]       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; clock_divider:clk_div|clk_div_inner ; Rise       ; ADC_controller:adc_contr|data[19]       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; clock_divider:clk_div|clk_div_inner ; Rise       ; ADC_controller:adc_contr|data[1]        ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; clock_divider:clk_div|clk_div_inner ; Rise       ; ADC_controller:adc_contr|data[1]        ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; clock_divider:clk_div|clk_div_inner ; Rise       ; ADC_controller:adc_contr|data[20]       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; clock_divider:clk_div|clk_div_inner ; Rise       ; ADC_controller:adc_contr|data[20]       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; clock_divider:clk_div|clk_div_inner ; Rise       ; ADC_controller:adc_contr|data[21]       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; clock_divider:clk_div|clk_div_inner ; Rise       ; ADC_controller:adc_contr|data[21]       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; clock_divider:clk_div|clk_div_inner ; Rise       ; ADC_controller:adc_contr|data[22]       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; clock_divider:clk_div|clk_div_inner ; Rise       ; ADC_controller:adc_contr|data[22]       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; clock_divider:clk_div|clk_div_inner ; Rise       ; ADC_controller:adc_contr|data[23]       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; clock_divider:clk_div|clk_div_inner ; Rise       ; ADC_controller:adc_contr|data[23]       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; clock_divider:clk_div|clk_div_inner ; Rise       ; ADC_controller:adc_contr|data[2]        ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; clock_divider:clk_div|clk_div_inner ; Rise       ; ADC_controller:adc_contr|data[2]        ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; clock_divider:clk_div|clk_div_inner ; Rise       ; ADC_controller:adc_contr|data[3]        ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; clock_divider:clk_div|clk_div_inner ; Rise       ; ADC_controller:adc_contr|data[3]        ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; clock_divider:clk_div|clk_div_inner ; Rise       ; ADC_controller:adc_contr|data[4]        ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; clock_divider:clk_div|clk_div_inner ; Rise       ; ADC_controller:adc_contr|data[4]        ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; clock_divider:clk_div|clk_div_inner ; Rise       ; ADC_controller:adc_contr|data[5]        ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; clock_divider:clk_div|clk_div_inner ; Rise       ; ADC_controller:adc_contr|data[5]        ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; clock_divider:clk_div|clk_div_inner ; Rise       ; ADC_controller:adc_contr|data[6]        ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; clock_divider:clk_div|clk_div_inner ; Rise       ; ADC_controller:adc_contr|data[6]        ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; clock_divider:clk_div|clk_div_inner ; Rise       ; ADC_controller:adc_contr|data[7]        ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; clock_divider:clk_div|clk_div_inner ; Rise       ; ADC_controller:adc_contr|data[7]        ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; clock_divider:clk_div|clk_div_inner ; Rise       ; ADC_controller:adc_contr|data[8]        ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; clock_divider:clk_div|clk_div_inner ; Rise       ; ADC_controller:adc_contr|data[8]        ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; clock_divider:clk_div|clk_div_inner ; Rise       ; ADC_controller:adc_contr|data[9]        ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; clock_divider:clk_div|clk_div_inner ; Rise       ; ADC_controller:adc_contr|data[9]        ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; clock_divider:clk_div|clk_div_inner ; Rise       ; ADC_controller:adc_contr|delay          ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; clock_divider:clk_div|clk_div_inner ; Rise       ; ADC_controller:adc_contr|delay          ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; clock_divider:clk_div|clk_div_inner ; Rise       ; ADC_controller:adc_contr|leds_reg[0]    ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; clock_divider:clk_div|clk_div_inner ; Rise       ; ADC_controller:adc_contr|leds_reg[0]    ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; clock_divider:clk_div|clk_div_inner ; Rise       ; ADC_controller:adc_contr|leds_reg[1]    ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; clock_divider:clk_div|clk_div_inner ; Rise       ; ADC_controller:adc_contr|leds_reg[1]    ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; clock_divider:clk_div|clk_div_inner ; Rise       ; ADC_controller:adc_contr|leds_reg[2]    ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; clock_divider:clk_div|clk_div_inner ; Rise       ; ADC_controller:adc_contr|leds_reg[2]    ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; clock_divider:clk_div|clk_div_inner ; Rise       ; ADC_controller:adc_contr|leds_reg[3]    ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; clock_divider:clk_div|clk_div_inner ; Rise       ; ADC_controller:adc_contr|leds_reg[3]    ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; clock_divider:clk_div|clk_div_inner ; Rise       ; ADC_controller:adc_contr|leds_reg[4]    ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; clock_divider:clk_div|clk_div_inner ; Rise       ; ADC_controller:adc_contr|leds_reg[4]    ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+-----------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                        ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+
; Data Port ; Clock Port                          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                     ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+
; dout      ; clock_divider:clk_div|clk_div_inner ; 9.466 ; 9.466 ; Rise       ; clock_divider:clk_div|clk_div_inner ;
; reset     ; clock_divider:clk_div|clk_div_inner ; 8.982 ; 8.982 ; Rise       ; clock_divider:clk_div|clk_div_inner ;
; dout      ; clock_divider:clk_div|clk_div_inner ; 8.549 ; 8.549 ; Fall       ; clock_divider:clk_div|clk_div_inner ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                           ;
+-----------+-------------------------------------+--------+--------+------------+-------------------------------------+
; Data Port ; Clock Port                          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                     ;
+-----------+-------------------------------------+--------+--------+------------+-------------------------------------+
; dout      ; clock_divider:clk_div|clk_div_inner ; -6.389 ; -6.389 ; Rise       ; clock_divider:clk_div|clk_div_inner ;
; reset     ; clock_divider:clk_div|clk_div_inner ; -5.976 ; -5.976 ; Rise       ; clock_divider:clk_div|clk_div_inner ;
; dout      ; clock_divider:clk_div|clk_div_inner ; -6.907 ; -6.907 ; Fall       ; clock_divider:clk_div|clk_div_inner ;
+-----------+-------------------------------------+--------+--------+------------+-------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                ;
+-----------+-------------------------------------+--------+--------+------------+-------------------------------------+
; Data Port ; Clock Port                          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                     ;
+-----------+-------------------------------------+--------+--------+------------+-------------------------------------+
; cs        ; clock_divider:clk_div|clk_div_inner ; 9.964  ; 9.964  ; Rise       ; clock_divider:clk_div|clk_div_inner ;
; din       ; clock_divider:clk_div|clk_div_inner ; 8.377  ; 8.377  ; Rise       ; clock_divider:clk_div|clk_div_inner ;
; leds[*]   ; clock_divider:clk_div|clk_div_inner ; 7.586  ; 7.586  ; Rise       ; clock_divider:clk_div|clk_div_inner ;
;  leds[0]  ; clock_divider:clk_div|clk_div_inner ; 7.586  ; 7.586  ; Rise       ; clock_divider:clk_div|clk_div_inner ;
;  leds[1]  ; clock_divider:clk_div|clk_div_inner ; 7.230  ; 7.230  ; Rise       ; clock_divider:clk_div|clk_div_inner ;
;  leds[2]  ; clock_divider:clk_div|clk_div_inner ; 7.227  ; 7.227  ; Rise       ; clock_divider:clk_div|clk_div_inner ;
;  leds[3]  ; clock_divider:clk_div|clk_div_inner ; 7.257  ; 7.257  ; Rise       ; clock_divider:clk_div|clk_div_inner ;
;  leds[4]  ; clock_divider:clk_div|clk_div_inner ; 6.937  ; 6.937  ; Rise       ; clock_divider:clk_div|clk_div_inner ;
;  leds[5]  ; clock_divider:clk_div|clk_div_inner ; 6.890  ; 6.890  ; Rise       ; clock_divider:clk_div|clk_div_inner ;
;  leds[6]  ; clock_divider:clk_div|clk_div_inner ; 6.886  ; 6.886  ; Rise       ; clock_divider:clk_div|clk_div_inner ;
;  leds[7]  ; clock_divider:clk_div|clk_div_inner ; 7.402  ; 7.402  ; Rise       ; clock_divider:clk_div|clk_div_inner ;
; sclk      ; clock_divider:clk_div|clk_div_inner ; 8.363  ; 8.363  ; Rise       ; clock_divider:clk_div|clk_div_inner ;
; cs        ; clock_divider:clk_div|clk_div_inner ; 10.430 ; 10.430 ; Fall       ; clock_divider:clk_div|clk_div_inner ;
+-----------+-------------------------------------+--------+--------+------------+-------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                        ;
+-----------+-------------------------------------+--------+--------+------------+-------------------------------------+
; Data Port ; Clock Port                          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                     ;
+-----------+-------------------------------------+--------+--------+------------+-------------------------------------+
; cs        ; clock_divider:clk_div|clk_div_inner ; 9.925  ; 9.925  ; Rise       ; clock_divider:clk_div|clk_div_inner ;
; din       ; clock_divider:clk_div|clk_div_inner ; 8.377  ; 8.377  ; Rise       ; clock_divider:clk_div|clk_div_inner ;
; leds[*]   ; clock_divider:clk_div|clk_div_inner ; 6.886  ; 6.886  ; Rise       ; clock_divider:clk_div|clk_div_inner ;
;  leds[0]  ; clock_divider:clk_div|clk_div_inner ; 7.586  ; 7.586  ; Rise       ; clock_divider:clk_div|clk_div_inner ;
;  leds[1]  ; clock_divider:clk_div|clk_div_inner ; 7.230  ; 7.230  ; Rise       ; clock_divider:clk_div|clk_div_inner ;
;  leds[2]  ; clock_divider:clk_div|clk_div_inner ; 7.227  ; 7.227  ; Rise       ; clock_divider:clk_div|clk_div_inner ;
;  leds[3]  ; clock_divider:clk_div|clk_div_inner ; 7.257  ; 7.257  ; Rise       ; clock_divider:clk_div|clk_div_inner ;
;  leds[4]  ; clock_divider:clk_div|clk_div_inner ; 6.937  ; 6.937  ; Rise       ; clock_divider:clk_div|clk_div_inner ;
;  leds[5]  ; clock_divider:clk_div|clk_div_inner ; 6.890  ; 6.890  ; Rise       ; clock_divider:clk_div|clk_div_inner ;
;  leds[6]  ; clock_divider:clk_div|clk_div_inner ; 6.886  ; 6.886  ; Rise       ; clock_divider:clk_div|clk_div_inner ;
;  leds[7]  ; clock_divider:clk_div|clk_div_inner ; 7.402  ; 7.402  ; Rise       ; clock_divider:clk_div|clk_div_inner ;
; sclk      ; clock_divider:clk_div|clk_div_inner ; 8.363  ; 8.363  ; Rise       ; clock_divider:clk_div|clk_div_inner ;
; cs        ; clock_divider:clk_div|clk_div_inner ; 10.430 ; 10.430 ; Fall       ; clock_divider:clk_div|clk_div_inner ;
+-----------+-------------------------------------+--------+--------+------------+-------------------------------------+


+--------------------------------------------------------------+
; Fast Model Setup Summary                                     ;
+-------------------------------------+--------+---------------+
; Clock                               ; Slack  ; End Point TNS ;
+-------------------------------------+--------+---------------+
; clock_divider:clk_div|clk_div_inner ; -1.706 ; -87.713       ;
; clk                                 ; 0.502  ; 0.000         ;
+-------------------------------------+--------+---------------+


+--------------------------------------------------------------+
; Fast Model Hold Summary                                      ;
+-------------------------------------+--------+---------------+
; Clock                               ; Slack  ; End Point TNS ;
+-------------------------------------+--------+---------------+
; clk                                 ; -1.385 ; -1.385        ;
; clock_divider:clk_div|clk_div_inner ; 0.215  ; 0.000         ;
+-------------------------------------+--------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+--------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                       ;
+-------------------------------------+--------+---------------+
; Clock                               ; Slack  ; End Point TNS ;
+-------------------------------------+--------+---------------+
; clk                                 ; -1.380 ; -5.380        ;
; clock_divider:clk_div|clk_div_inner ; -0.500 ; -64.000       ;
+-------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clock_divider:clk_div|clk_div_inner'                                                                                                                                                         ;
+--------+-----------------------------------------+-----------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                 ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+-----------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; -1.706 ; ADC_controller:adc_contr|bit_number[3]  ; ADC_controller:adc_contr|data[16]       ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 1.000        ; 0.003      ; 2.741      ;
; -1.702 ; ADC_controller:adc_contr|bit_number[3]  ; ADC_controller:adc_contr|data[17]       ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 1.000        ; 0.003      ; 2.737      ;
; -1.702 ; ADC_controller:adc_contr|bit_number[3]  ; ADC_controller:adc_contr|data[18]       ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 1.000        ; 0.003      ; 2.737      ;
; -1.680 ; ADC_controller:adc_contr|bit_number[10] ; ADC_controller:adc_contr|data[16]       ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 1.000        ; 0.003      ; 2.715      ;
; -1.679 ; ADC_controller:adc_contr|bit_number[7]  ; ADC_controller:adc_contr|data[16]       ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 1.000        ; 0.003      ; 2.714      ;
; -1.676 ; ADC_controller:adc_contr|bit_number[10] ; ADC_controller:adc_contr|data[17]       ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 1.000        ; 0.003      ; 2.711      ;
; -1.676 ; ADC_controller:adc_contr|bit_number[10] ; ADC_controller:adc_contr|data[18]       ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 1.000        ; 0.003      ; 2.711      ;
; -1.675 ; ADC_controller:adc_contr|bit_number[7]  ; ADC_controller:adc_contr|data[17]       ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 1.000        ; 0.003      ; 2.710      ;
; -1.675 ; ADC_controller:adc_contr|bit_number[7]  ; ADC_controller:adc_contr|data[18]       ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 1.000        ; 0.003      ; 2.710      ;
; -1.671 ; ADC_controller:adc_contr|bit_number[5]  ; ADC_controller:adc_contr|data[16]       ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 1.000        ; 0.003      ; 2.706      ;
; -1.669 ; ADC_controller:adc_contr|bit_number[4]  ; ADC_controller:adc_contr|data[16]       ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 1.000        ; 0.003      ; 2.704      ;
; -1.667 ; ADC_controller:adc_contr|bit_number[5]  ; ADC_controller:adc_contr|data[17]       ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 1.000        ; 0.003      ; 2.702      ;
; -1.667 ; ADC_controller:adc_contr|bit_number[5]  ; ADC_controller:adc_contr|data[18]       ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 1.000        ; 0.003      ; 2.702      ;
; -1.665 ; ADC_controller:adc_contr|bit_number[4]  ; ADC_controller:adc_contr|data[17]       ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 1.000        ; 0.003      ; 2.700      ;
; -1.665 ; ADC_controller:adc_contr|bit_number[4]  ; ADC_controller:adc_contr|data[18]       ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 1.000        ; 0.003      ; 2.700      ;
; -1.648 ; ADC_controller:adc_contr|bit_number[6]  ; ADC_controller:adc_contr|data[16]       ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 1.000        ; 0.003      ; 2.683      ;
; -1.644 ; ADC_controller:adc_contr|bit_number[3]  ; ADC_controller:adc_contr|data[19]       ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 1.000        ; 0.003      ; 2.679      ;
; -1.644 ; ADC_controller:adc_contr|bit_number[6]  ; ADC_controller:adc_contr|data[17]       ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 1.000        ; 0.003      ; 2.679      ;
; -1.644 ; ADC_controller:adc_contr|bit_number[6]  ; ADC_controller:adc_contr|data[18]       ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 1.000        ; 0.003      ; 2.679      ;
; -1.639 ; ADC_controller:adc_contr|bit_number[5]  ; ADC_controller:adc_contr|bit_number[0]  ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 1.000        ; 0.000      ; 2.671      ;
; -1.639 ; ADC_controller:adc_contr|bit_number[5]  ; ADC_controller:adc_contr|bit_number[1]  ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 1.000        ; 0.000      ; 2.671      ;
; -1.639 ; ADC_controller:adc_contr|bit_number[5]  ; ADC_controller:adc_contr|bit_number[2]  ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 1.000        ; 0.000      ; 2.671      ;
; -1.639 ; ADC_controller:adc_contr|bit_number[5]  ; ADC_controller:adc_contr|bit_number[3]  ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 1.000        ; 0.000      ; 2.671      ;
; -1.639 ; ADC_controller:adc_contr|bit_number[5]  ; ADC_controller:adc_contr|bit_number[4]  ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 1.000        ; 0.000      ; 2.671      ;
; -1.639 ; ADC_controller:adc_contr|bit_number[5]  ; ADC_controller:adc_contr|bit_number[5]  ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 1.000        ; 0.000      ; 2.671      ;
; -1.639 ; ADC_controller:adc_contr|bit_number[5]  ; ADC_controller:adc_contr|bit_number[6]  ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 1.000        ; 0.000      ; 2.671      ;
; -1.639 ; ADC_controller:adc_contr|bit_number[5]  ; ADC_controller:adc_contr|bit_number[7]  ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 1.000        ; 0.000      ; 2.671      ;
; -1.639 ; ADC_controller:adc_contr|bit_number[5]  ; ADC_controller:adc_contr|bit_number[8]  ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 1.000        ; 0.000      ; 2.671      ;
; -1.639 ; ADC_controller:adc_contr|bit_number[5]  ; ADC_controller:adc_contr|bit_number[9]  ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 1.000        ; 0.000      ; 2.671      ;
; -1.639 ; ADC_controller:adc_contr|bit_number[5]  ; ADC_controller:adc_contr|bit_number[10] ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 1.000        ; 0.000      ; 2.671      ;
; -1.639 ; ADC_controller:adc_contr|bit_number[5]  ; ADC_controller:adc_contr|bit_number[11] ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 1.000        ; 0.000      ; 2.671      ;
; -1.639 ; ADC_controller:adc_contr|bit_number[5]  ; ADC_controller:adc_contr|bit_number[12] ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 1.000        ; 0.000      ; 2.671      ;
; -1.624 ; ADC_controller:adc_contr|bit_number[3]  ; ADC_controller:adc_contr|data[5]        ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 1.000        ; 0.017      ; 2.673      ;
; -1.623 ; ADC_controller:adc_contr|bit_number[3]  ; ADC_controller:adc_contr|data[0]        ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 1.000        ; 0.017      ; 2.672      ;
; -1.617 ; ADC_controller:adc_contr|bit_number[7]  ; ADC_controller:adc_contr|data[19]       ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 1.000        ; 0.003      ; 2.652      ;
; -1.614 ; ADC_controller:adc_contr|bit_count[5]   ; ADC_controller:adc_contr|data[16]       ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 1.000        ; 0.011      ; 2.657      ;
; -1.610 ; ADC_controller:adc_contr|bit_count[5]   ; ADC_controller:adc_contr|data[17]       ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 1.000        ; 0.011      ; 2.653      ;
; -1.610 ; ADC_controller:adc_contr|bit_count[5]   ; ADC_controller:adc_contr|data[18]       ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 1.000        ; 0.011      ; 2.653      ;
; -1.607 ; ADC_controller:adc_contr|bit_number[4]  ; ADC_controller:adc_contr|data[19]       ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 1.000        ; 0.003      ; 2.642      ;
; -1.605 ; ADC_controller:adc_contr|bit_number[9]  ; ADC_controller:adc_contr|data[16]       ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 1.000        ; 0.003      ; 2.640      ;
; -1.601 ; ADC_controller:adc_contr|bit_number[9]  ; ADC_controller:adc_contr|data[17]       ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 1.000        ; 0.003      ; 2.636      ;
; -1.601 ; ADC_controller:adc_contr|bit_number[9]  ; ADC_controller:adc_contr|data[18]       ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 1.000        ; 0.003      ; 2.636      ;
; -1.597 ; ADC_controller:adc_contr|bit_number[7]  ; ADC_controller:adc_contr|data[5]        ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 1.000        ; 0.017      ; 2.646      ;
; -1.596 ; ADC_controller:adc_contr|bit_number[10] ; ADC_controller:adc_contr|data[12]       ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 1.000        ; 0.013      ; 2.641      ;
; -1.596 ; ADC_controller:adc_contr|bit_number[7]  ; ADC_controller:adc_contr|data[0]        ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 1.000        ; 0.017      ; 2.645      ;
; -1.592 ; ADC_controller:adc_contr|bit_number[5]  ; ADC_controller:adc_contr|data[19]       ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 1.000        ; 0.003      ; 2.627      ;
; -1.591 ; ADC_controller:adc_contr|bit_number[10] ; ADC_controller:adc_contr|bit_number[0]  ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 1.000        ; 0.000      ; 2.623      ;
; -1.591 ; ADC_controller:adc_contr|bit_number[10] ; ADC_controller:adc_contr|bit_number[1]  ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 1.000        ; 0.000      ; 2.623      ;
; -1.591 ; ADC_controller:adc_contr|bit_number[10] ; ADC_controller:adc_contr|bit_number[2]  ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 1.000        ; 0.000      ; 2.623      ;
; -1.591 ; ADC_controller:adc_contr|bit_number[10] ; ADC_controller:adc_contr|bit_number[3]  ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 1.000        ; 0.000      ; 2.623      ;
; -1.591 ; ADC_controller:adc_contr|bit_number[10] ; ADC_controller:adc_contr|bit_number[4]  ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 1.000        ; 0.000      ; 2.623      ;
; -1.591 ; ADC_controller:adc_contr|bit_number[10] ; ADC_controller:adc_contr|bit_number[5]  ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 1.000        ; 0.000      ; 2.623      ;
; -1.591 ; ADC_controller:adc_contr|bit_number[10] ; ADC_controller:adc_contr|bit_number[6]  ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 1.000        ; 0.000      ; 2.623      ;
; -1.591 ; ADC_controller:adc_contr|bit_number[10] ; ADC_controller:adc_contr|bit_number[7]  ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 1.000        ; 0.000      ; 2.623      ;
; -1.591 ; ADC_controller:adc_contr|bit_number[10] ; ADC_controller:adc_contr|bit_number[8]  ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 1.000        ; 0.000      ; 2.623      ;
; -1.591 ; ADC_controller:adc_contr|bit_number[10] ; ADC_controller:adc_contr|bit_number[9]  ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 1.000        ; 0.000      ; 2.623      ;
; -1.591 ; ADC_controller:adc_contr|bit_number[10] ; ADC_controller:adc_contr|bit_number[10] ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 1.000        ; 0.000      ; 2.623      ;
; -1.591 ; ADC_controller:adc_contr|bit_number[10] ; ADC_controller:adc_contr|bit_number[11] ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 1.000        ; 0.000      ; 2.623      ;
; -1.591 ; ADC_controller:adc_contr|bit_number[10] ; ADC_controller:adc_contr|bit_number[12] ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 1.000        ; 0.000      ; 2.623      ;
; -1.588 ; ADC_controller:adc_contr|bit_number[8]  ; ADC_controller:adc_contr|data[16]       ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 1.000        ; 0.003      ; 2.623      ;
; -1.587 ; ADC_controller:adc_contr|bit_number[4]  ; ADC_controller:adc_contr|data[5]        ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 1.000        ; 0.017      ; 2.636      ;
; -1.587 ; ADC_controller:adc_contr|bit_number[5]  ; ADC_controller:adc_contr|data[12]       ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 1.000        ; 0.013      ; 2.632      ;
; -1.586 ; ADC_controller:adc_contr|bit_number[3]  ; ADC_controller:adc_contr|data[11]       ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 1.000        ; 0.016      ; 2.634      ;
; -1.586 ; ADC_controller:adc_contr|bit_number[4]  ; ADC_controller:adc_contr|data[0]        ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 1.000        ; 0.017      ; 2.635      ;
; -1.585 ; ADC_controller:adc_contr|bit_number[3]  ; ADC_controller:adc_contr|data[15]       ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 1.000        ; 0.016      ; 2.633      ;
; -1.585 ; ADC_controller:adc_contr|bit_number[12] ; ADC_controller:adc_contr|data[16]       ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 1.000        ; 0.003      ; 2.620      ;
; -1.584 ; ADC_controller:adc_contr|bit_number[8]  ; ADC_controller:adc_contr|data[17]       ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 1.000        ; 0.003      ; 2.619      ;
; -1.584 ; ADC_controller:adc_contr|bit_number[8]  ; ADC_controller:adc_contr|data[18]       ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 1.000        ; 0.003      ; 2.619      ;
; -1.584 ; ADC_controller:adc_contr|bit_number[3]  ; ADC_controller:adc_contr|data[12]       ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 1.000        ; 0.013      ; 2.629      ;
; -1.583 ; ADC_controller:adc_contr|bit_number[3]  ; ADC_controller:adc_contr|data[14]       ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 1.000        ; 0.016      ; 2.631      ;
; -1.582 ; ADC_controller:adc_contr|bit_number[3]  ; ADC_controller:adc_contr|data[10]       ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 1.000        ; 0.016      ; 2.630      ;
; -1.582 ; ADC_controller:adc_contr|bit_count[5]   ; ADC_controller:adc_contr|bit_number[0]  ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 1.000        ; 0.008      ; 2.622      ;
; -1.582 ; ADC_controller:adc_contr|bit_count[5]   ; ADC_controller:adc_contr|bit_number[1]  ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 1.000        ; 0.008      ; 2.622      ;
; -1.582 ; ADC_controller:adc_contr|bit_count[5]   ; ADC_controller:adc_contr|bit_number[2]  ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 1.000        ; 0.008      ; 2.622      ;
; -1.582 ; ADC_controller:adc_contr|bit_count[5]   ; ADC_controller:adc_contr|bit_number[3]  ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 1.000        ; 0.008      ; 2.622      ;
; -1.582 ; ADC_controller:adc_contr|bit_count[5]   ; ADC_controller:adc_contr|bit_number[4]  ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 1.000        ; 0.008      ; 2.622      ;
; -1.582 ; ADC_controller:adc_contr|bit_count[5]   ; ADC_controller:adc_contr|bit_number[5]  ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 1.000        ; 0.008      ; 2.622      ;
; -1.582 ; ADC_controller:adc_contr|bit_count[5]   ; ADC_controller:adc_contr|bit_number[6]  ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 1.000        ; 0.008      ; 2.622      ;
; -1.582 ; ADC_controller:adc_contr|bit_count[5]   ; ADC_controller:adc_contr|bit_number[7]  ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 1.000        ; 0.008      ; 2.622      ;
; -1.582 ; ADC_controller:adc_contr|bit_count[5]   ; ADC_controller:adc_contr|bit_number[8]  ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 1.000        ; 0.008      ; 2.622      ;
; -1.582 ; ADC_controller:adc_contr|bit_count[5]   ; ADC_controller:adc_contr|bit_number[9]  ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 1.000        ; 0.008      ; 2.622      ;
; -1.582 ; ADC_controller:adc_contr|bit_count[5]   ; ADC_controller:adc_contr|bit_number[10] ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 1.000        ; 0.008      ; 2.622      ;
; -1.582 ; ADC_controller:adc_contr|bit_count[5]   ; ADC_controller:adc_contr|bit_number[11] ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 1.000        ; 0.008      ; 2.622      ;
; -1.582 ; ADC_controller:adc_contr|bit_count[5]   ; ADC_controller:adc_contr|bit_number[12] ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 1.000        ; 0.008      ; 2.622      ;
; -1.581 ; ADC_controller:adc_contr|bit_number[12] ; ADC_controller:adc_contr|data[17]       ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 1.000        ; 0.003      ; 2.616      ;
; -1.581 ; ADC_controller:adc_contr|bit_number[12] ; ADC_controller:adc_contr|data[18]       ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 1.000        ; 0.003      ; 2.616      ;
; -1.578 ; ADC_controller:adc_contr|bit_number[3]  ; ADC_controller:adc_contr|data[13]       ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 1.000        ; 0.013      ; 2.623      ;
; -1.572 ; ADC_controller:adc_contr|bit_number[5]  ; ADC_controller:adc_contr|data[5]        ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 1.000        ; 0.017      ; 2.621      ;
; -1.571 ; ADC_controller:adc_contr|bit_number[5]  ; ADC_controller:adc_contr|data[0]        ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 1.000        ; 0.017      ; 2.620      ;
; -1.564 ; ADC_controller:adc_contr|bit_number[6]  ; ADC_controller:adc_contr|data[12]       ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 1.000        ; 0.013      ; 2.609      ;
; -1.561 ; ADC_controller:adc_contr|bit_number[10] ; ADC_controller:adc_contr|data[11]       ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 1.000        ; 0.016      ; 2.609      ;
; -1.560 ; ADC_controller:adc_contr|bit_number[10] ; ADC_controller:adc_contr|data[15]       ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 1.000        ; 0.016      ; 2.608      ;
; -1.559 ; ADC_controller:adc_contr|bit_number[7]  ; ADC_controller:adc_contr|data[11]       ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 1.000        ; 0.016      ; 2.607      ;
; -1.558 ; ADC_controller:adc_contr|bit_number[7]  ; ADC_controller:adc_contr|data[15]       ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 1.000        ; 0.016      ; 2.606      ;
; -1.558 ; ADC_controller:adc_contr|bit_number[10] ; ADC_controller:adc_contr|data[14]       ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 1.000        ; 0.016      ; 2.606      ;
; -1.557 ; ADC_controller:adc_contr|bit_number[7]  ; ADC_controller:adc_contr|data[12]       ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 1.000        ; 0.013      ; 2.602      ;
; -1.557 ; ADC_controller:adc_contr|bit_number[10] ; ADC_controller:adc_contr|data[10]       ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 1.000        ; 0.016      ; 2.605      ;
; -1.556 ; ADC_controller:adc_contr|bit_number[7]  ; ADC_controller:adc_contr|data[14]       ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 1.000        ; 0.016      ; 2.604      ;
; -1.555 ; ADC_controller:adc_contr|bit_number[7]  ; ADC_controller:adc_contr|data[10]       ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 1.000        ; 0.016      ; 2.603      ;
; -1.552 ; ADC_controller:adc_contr|bit_number[5]  ; ADC_controller:adc_contr|data[11]       ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 1.000        ; 0.016      ; 2.600      ;
+--------+-----------------------------------------+-----------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk'                                                                                                                                                        ;
+-------+-------------------------------------+-------------------------------------+-------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node                             ; Launch Clock                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+-------------------------------------+-------------------------------------+-------------+--------------+------------+------------+
; 0.502 ; clock_divider:clk_div|counter[1]    ; clock_divider:clk_div|clk_div_inner ; clk                                 ; clk         ; 1.000        ; 0.000      ; 0.530      ;
; 0.505 ; clock_divider:clk_div|counter[1]    ; clock_divider:clk_div|counter[2]    ; clk                                 ; clk         ; 1.000        ; 0.000      ; 0.527      ;
; 0.507 ; clock_divider:clk_div|counter[1]    ; clock_divider:clk_div|counter[0]    ; clk                                 ; clk         ; 1.000        ; 0.000      ; 0.525      ;
; 0.516 ; clock_divider:clk_div|counter[2]    ; clock_divider:clk_div|clk_div_inner ; clk                                 ; clk         ; 1.000        ; 0.000      ; 0.516      ;
; 0.517 ; clock_divider:clk_div|counter[2]    ; clock_divider:clk_div|counter[1]    ; clk                                 ; clk         ; 1.000        ; 0.000      ; 0.515      ;
; 0.632 ; clock_divider:clk_div|counter[0]    ; clock_divider:clk_div|clk_div_inner ; clk                                 ; clk         ; 1.000        ; 0.000      ; 0.400      ;
; 0.634 ; clock_divider:clk_div|counter[0]    ; clock_divider:clk_div|counter[2]    ; clk                                 ; clk         ; 1.000        ; 0.000      ; 0.398      ;
; 0.635 ; clock_divider:clk_div|counter[2]    ; clock_divider:clk_div|counter[0]    ; clk                                 ; clk         ; 1.000        ; 0.000      ; 0.397      ;
; 0.636 ; clock_divider:clk_div|counter[0]    ; clock_divider:clk_div|counter[1]    ; clk                                 ; clk         ; 1.000        ; 0.000      ; 0.396      ;
; 0.665 ; clock_divider:clk_div|counter[2]    ; clock_divider:clk_div|counter[2]    ; clk                                 ; clk         ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clock_divider:clk_div|counter[0]    ; clock_divider:clk_div|counter[0]    ; clk                                 ; clk         ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clock_divider:clk_div|counter[1]    ; clock_divider:clk_div|counter[1]    ; clk                                 ; clk         ; 1.000        ; 0.000      ; 0.367      ;
; 1.765 ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; clk         ; 0.500        ; 1.459      ; 0.367      ;
; 2.265 ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; clk         ; 1.000        ; 1.459      ; 0.367      ;
+-------+-------------------------------------+-------------------------------------+-------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk'                                                                                                                                                          ;
+--------+-------------------------------------+-------------------------------------+-------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                             ; Launch Clock                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+-------------------------------------+-------------------------------------+-------------+--------------+------------+------------+
; -1.385 ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; clk         ; 0.000        ; 1.459      ; 0.367      ;
; -0.885 ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; clk         ; -0.500       ; 1.459      ; 0.367      ;
; 0.215  ; clock_divider:clk_div|counter[1]    ; clock_divider:clk_div|counter[1]    ; clk                                 ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; clock_divider:clk_div|counter[2]    ; clock_divider:clk_div|counter[2]    ; clk                                 ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; clock_divider:clk_div|counter[0]    ; clock_divider:clk_div|counter[0]    ; clk                                 ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.244  ; clock_divider:clk_div|counter[0]    ; clock_divider:clk_div|counter[1]    ; clk                                 ; clk         ; 0.000        ; 0.000      ; 0.396      ;
; 0.245  ; clock_divider:clk_div|counter[2]    ; clock_divider:clk_div|counter[0]    ; clk                                 ; clk         ; 0.000        ; 0.000      ; 0.397      ;
; 0.246  ; clock_divider:clk_div|counter[0]    ; clock_divider:clk_div|counter[2]    ; clk                                 ; clk         ; 0.000        ; 0.000      ; 0.398      ;
; 0.248  ; clock_divider:clk_div|counter[0]    ; clock_divider:clk_div|clk_div_inner ; clk                                 ; clk         ; 0.000        ; 0.000      ; 0.400      ;
; 0.363  ; clock_divider:clk_div|counter[2]    ; clock_divider:clk_div|counter[1]    ; clk                                 ; clk         ; 0.000        ; 0.000      ; 0.515      ;
; 0.364  ; clock_divider:clk_div|counter[2]    ; clock_divider:clk_div|clk_div_inner ; clk                                 ; clk         ; 0.000        ; 0.000      ; 0.516      ;
; 0.373  ; clock_divider:clk_div|counter[1]    ; clock_divider:clk_div|counter[0]    ; clk                                 ; clk         ; 0.000        ; 0.000      ; 0.525      ;
; 0.375  ; clock_divider:clk_div|counter[1]    ; clock_divider:clk_div|counter[2]    ; clk                                 ; clk         ; 0.000        ; 0.000      ; 0.527      ;
; 0.378  ; clock_divider:clk_div|counter[1]    ; clock_divider:clk_div|clk_div_inner ; clk                                 ; clk         ; 0.000        ; 0.000      ; 0.530      ;
+--------+-------------------------------------+-------------------------------------+-------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clock_divider:clk_div|clk_div_inner'                                                                                                                                                                                           ;
+-------+----------------------------------------------------------+----------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                ; To Node                                                  ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------+----------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; 0.215 ; ADC_controller:adc_contr|counter                         ; ADC_controller:adc_contr|counter                         ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ADC_controller:adc_contr|start                           ; ADC_controller:adc_contr|start                           ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ADC_controller:adc_contr|state.continious_read           ; ADC_controller:adc_contr|state.continious_read           ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ADC_controller:adc_contr|state.reset_state               ; ADC_controller:adc_contr|state.reset_state               ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ADC_controller:adc_contr|clk_sync                        ; ADC_controller:adc_contr|clk_sync                        ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ADC_controller:adc_contr|sclk_reg                        ; ADC_controller:adc_contr|sclk_reg                        ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ADC_controller:adc_contr|data[19]                        ; ADC_controller:adc_contr|data[19]                        ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ADC_controller:adc_contr|data[4]                         ; ADC_controller:adc_contr|data[4]                         ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ADC_controller:adc_contr|data[6]                         ; ADC_controller:adc_contr|data[6]                         ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ADC_controller:adc_contr|data[2]                         ; ADC_controller:adc_contr|data[2]                         ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ADC_controller:adc_contr|data[3]                         ; ADC_controller:adc_contr|data[3]                         ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ADC_controller:adc_contr|data[1]                         ; ADC_controller:adc_contr|data[1]                         ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ADC_controller:adc_contr|data[12]                        ; ADC_controller:adc_contr|data[12]                        ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ADC_controller:adc_contr|data[8]                         ; ADC_controller:adc_contr|data[8]                         ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ADC_controller:adc_contr|data[9]                         ; ADC_controller:adc_contr|data[9]                         ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ADC_controller:adc_contr|output_bit                      ; ADC_controller:adc_contr|output_bit                      ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ADC_controller:adc_contr|leds_reg[0]                     ; ADC_controller:adc_contr|leds_reg[0]                     ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ADC_controller:adc_contr|leds_reg[1]                     ; ADC_controller:adc_contr|leds_reg[1]                     ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ADC_controller:adc_contr|leds_reg[2]                     ; ADC_controller:adc_contr|leds_reg[2]                     ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ADC_controller:adc_contr|leds_reg[3]                     ; ADC_controller:adc_contr|leds_reg[3]                     ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ADC_controller:adc_contr|leds_reg[4]                     ; ADC_controller:adc_contr|leds_reg[4]                     ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ADC_controller:adc_contr|leds_reg[5]                     ; ADC_controller:adc_contr|leds_reg[5]                     ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ADC_controller:adc_contr|leds_reg[6]                     ; ADC_controller:adc_contr|leds_reg[6]                     ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ADC_controller:adc_contr|leds_reg[7]                     ; ADC_controller:adc_contr|leds_reg[7]                     ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 0.000        ; 0.000      ; 0.367      ;
; 0.248 ; ADC_controller:adc_contr|bit_number[12]                  ; ADC_controller:adc_contr|bit_number[12]                  ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 0.000        ; 0.000      ; 0.400      ;
; 0.258 ; ADC_controller:adc_contr|state.continious_read           ; ADC_controller:adc_contr|state.reset_state               ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 0.000        ; 0.000      ; 0.410      ;
; 0.296 ; ADC_controller:adc_contr|state.reset_state               ; ADC_controller:adc_contr|delay                           ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 0.000        ; 0.000      ; 0.448      ;
; 0.333 ; ADC_controller:adc_contr|state.wait_after_reset_state    ; ADC_controller:adc_contr|state.communic_reg_mode_state   ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 0.000        ; 0.000      ; 0.485      ;
; 0.334 ; ADC_controller:adc_contr|state.mode_reg_write_state      ; ADC_controller:adc_contr|state.communic_reg_config_state ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 0.000        ; 0.000      ; 0.486      ;
; 0.361 ; ADC_controller:adc_contr|bit_number[1]                   ; ADC_controller:adc_contr|bit_number[1]                   ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; ADC_controller:adc_contr|bit_number[4]                   ; ADC_controller:adc_contr|bit_number[4]                   ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 0.000        ; 0.000      ; 0.513      ;
; 0.363 ; ADC_controller:adc_contr|bit_number[8]                   ; ADC_controller:adc_contr|bit_number[8]                   ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 0.000        ; 0.000      ; 0.515      ;
; 0.365 ; ADC_controller:adc_contr|bit_number[6]                   ; ADC_controller:adc_contr|bit_number[6]                   ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 0.000        ; 0.000      ; 0.517      ;
; 0.366 ; ADC_controller:adc_contr|bit_number[10]                  ; ADC_controller:adc_contr|bit_number[10]                  ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 0.000        ; 0.000      ; 0.518      ;
; 0.368 ; ADC_controller:adc_contr|bit_number[11]                  ; ADC_controller:adc_contr|bit_number[11]                  ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 0.000        ; 0.000      ; 0.520      ;
; 0.370 ; ADC_controller:adc_contr|state.communic_reg_config_state ; ADC_controller:adc_contr|state.config_reg_write_state    ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 0.000        ; 0.000      ; 0.522      ;
; 0.372 ; ADC_controller:adc_contr|bit_number[3]                   ; ADC_controller:adc_contr|bit_number[3]                   ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 0.000        ; 0.000      ; 0.524      ;
; 0.376 ; ADC_controller:adc_contr|state.continious_read           ; ADC_controller:adc_contr|cs_hold                         ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 0.000        ; 0.000      ; 0.528      ;
; 0.377 ; ADC_controller:adc_contr|bit_number[5]                   ; ADC_controller:adc_contr|bit_number[5]                   ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 0.000        ; 0.000      ; 0.529      ;
; 0.377 ; ADC_controller:adc_contr|bit_number[7]                   ; ADC_controller:adc_contr|bit_number[7]                   ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 0.000        ; 0.000      ; 0.529      ;
; 0.377 ; ADC_controller:adc_contr|bit_number[9]                   ; ADC_controller:adc_contr|bit_number[9]                   ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 0.000        ; 0.000      ; 0.529      ;
; 0.378 ; ADC_controller:adc_contr|state.communic_reg_mode_state   ; ADC_controller:adc_contr|state.mode_reg_write_state      ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 0.000        ; 0.000      ; 0.530      ;
; 0.408 ; ADC_controller:adc_contr|cs_hold                         ; ADC_controller:adc_contr|cs_hold                         ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 0.000        ; 0.000      ; 0.560      ;
; 0.469 ; ADC_controller:adc_contr|bit_number[2]                   ; ADC_controller:adc_contr|bit_number[2]                   ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 0.000        ; 0.000      ; 0.621      ;
; 0.476 ; ADC_controller:adc_contr|bit_number[0]                   ; ADC_controller:adc_contr|bit_number[0]                   ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 0.000        ; 0.000      ; 0.628      ;
; 0.489 ; ADC_controller:adc_contr|start                           ; ADC_controller:adc_contr|counter                         ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 0.000        ; 0.000      ; 0.641      ;
; 0.491 ; ADC_controller:adc_contr|state.config_reg_write_state    ; ADC_controller:adc_contr|state.enter_continious_read     ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 0.000        ; 0.000      ; 0.643      ;
; 0.499 ; ADC_controller:adc_contr|state.reset_state               ; ADC_controller:adc_contr|bit_count[5]                    ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 0.000        ; -0.004     ; 0.647      ;
; 0.499 ; ADC_controller:adc_contr|bit_number[1]                   ; ADC_controller:adc_contr|bit_number[2]                   ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 0.000        ; 0.000      ; 0.651      ;
; 0.501 ; ADC_controller:adc_contr|bit_number[8]                   ; ADC_controller:adc_contr|bit_number[9]                   ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 0.000        ; 0.000      ; 0.653      ;
; 0.503 ; ADC_controller:adc_contr|bit_number[6]                   ; ADC_controller:adc_contr|bit_number[7]                   ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 0.000        ; 0.000      ; 0.655      ;
; 0.504 ; ADC_controller:adc_contr|bit_number[10]                  ; ADC_controller:adc_contr|bit_number[11]                  ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 0.000        ; 0.000      ; 0.656      ;
; 0.506 ; ADC_controller:adc_contr|bit_number[11]                  ; ADC_controller:adc_contr|bit_number[12]                  ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 0.000        ; 0.000      ; 0.658      ;
; 0.512 ; ADC_controller:adc_contr|bit_number[3]                   ; ADC_controller:adc_contr|bit_number[4]                   ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 0.000        ; 0.000      ; 0.664      ;
; 0.517 ; ADC_controller:adc_contr|bit_number[7]                   ; ADC_controller:adc_contr|bit_number[8]                   ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 0.000        ; 0.000      ; 0.669      ;
; 0.517 ; ADC_controller:adc_contr|bit_number[5]                   ; ADC_controller:adc_contr|bit_number[6]                   ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 0.000        ; 0.000      ; 0.669      ;
; 0.517 ; ADC_controller:adc_contr|bit_number[9]                   ; ADC_controller:adc_contr|bit_number[10]                  ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 0.000        ; 0.000      ; 0.669      ;
; 0.532 ; ADC_controller:adc_contr|data[10]                        ; ADC_controller:adc_contr|data[10]                        ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 0.000        ; 0.000      ; 0.684      ;
; 0.534 ; ADC_controller:adc_contr|bit_number[1]                   ; ADC_controller:adc_contr|bit_number[3]                   ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 0.000        ; 0.000      ; 0.686      ;
; 0.536 ; ADC_controller:adc_contr|data[17]                        ; ADC_controller:adc_contr|data[17]                        ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 0.000        ; 0.000      ; 0.688      ;
; 0.536 ; ADC_controller:adc_contr|bit_number[8]                   ; ADC_controller:adc_contr|bit_number[10]                  ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 0.000        ; 0.000      ; 0.688      ;
; 0.538 ; ADC_controller:adc_contr|bit_number[6]                   ; ADC_controller:adc_contr|bit_number[8]                   ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 0.000        ; 0.000      ; 0.690      ;
; 0.539 ; ADC_controller:adc_contr|data[14]                        ; ADC_controller:adc_contr|data[14]                        ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 0.000        ; 0.000      ; 0.691      ;
; 0.539 ; ADC_controller:adc_contr|bit_number[10]                  ; ADC_controller:adc_contr|bit_number[12]                  ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 0.000        ; 0.000      ; 0.691      ;
; 0.540 ; ADC_controller:adc_contr|data[18]                        ; ADC_controller:adc_contr|data[18]                        ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 0.000        ; 0.000      ; 0.692      ;
; 0.543 ; ADC_controller:adc_contr|data[15]                        ; ADC_controller:adc_contr|data[15]                        ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 0.000        ; 0.000      ; 0.695      ;
; 0.549 ; ADC_controller:adc_contr|data[21]                        ; ADC_controller:adc_contr|data[21]                        ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 0.000        ; 0.000      ; 0.701      ;
; 0.552 ; ADC_controller:adc_contr|bit_number[7]                   ; ADC_controller:adc_contr|bit_number[9]                   ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 0.000        ; 0.000      ; 0.704      ;
; 0.552 ; ADC_controller:adc_contr|bit_number[5]                   ; ADC_controller:adc_contr|bit_number[7]                   ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 0.000        ; 0.000      ; 0.704      ;
; 0.552 ; ADC_controller:adc_contr|bit_number[9]                   ; ADC_controller:adc_contr|bit_number[11]                  ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 0.000        ; 0.000      ; 0.704      ;
; 0.554 ; ADC_controller:adc_contr|bit_number[4]                   ; ADC_controller:adc_contr|bit_number[5]                   ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 0.000        ; 0.000      ; 0.706      ;
; 0.555 ; ADC_controller:adc_contr|data[7]                         ; ADC_controller:adc_contr|data[7]                         ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 0.000        ; 0.000      ; 0.707      ;
; 0.567 ; ADC_controller:adc_contr|state.mode_reg_write_state      ; ADC_controller:adc_contr|data[9]                         ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 0.000        ; 0.000      ; 0.719      ;
; 0.569 ; ADC_controller:adc_contr|bit_number[1]                   ; ADC_controller:adc_contr|bit_number[4]                   ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 0.000        ; 0.000      ; 0.721      ;
; 0.571 ; ADC_controller:adc_contr|bit_number[8]                   ; ADC_controller:adc_contr|bit_number[11]                  ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 0.000        ; 0.000      ; 0.723      ;
; 0.573 ; ADC_controller:adc_contr|bit_number[6]                   ; ADC_controller:adc_contr|bit_number[9]                   ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 0.000        ; 0.000      ; 0.725      ;
; 0.580 ; ADC_controller:adc_contr|data[5]                         ; ADC_controller:adc_contr|data[5]                         ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 0.000        ; 0.000      ; 0.732      ;
; 0.583 ; ADC_controller:adc_contr|data[0]                         ; ADC_controller:adc_contr|data[0]                         ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 0.000        ; 0.000      ; 0.735      ;
; 0.587 ; ADC_controller:adc_contr|bit_number[7]                   ; ADC_controller:adc_contr|bit_number[10]                  ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 0.000        ; 0.000      ; 0.739      ;
; 0.587 ; ADC_controller:adc_contr|bit_number[5]                   ; ADC_controller:adc_contr|bit_number[8]                   ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 0.000        ; 0.000      ; 0.739      ;
; 0.587 ; ADC_controller:adc_contr|bit_number[9]                   ; ADC_controller:adc_contr|bit_number[12]                  ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 0.000        ; 0.000      ; 0.739      ;
; 0.589 ; ADC_controller:adc_contr|bit_number[4]                   ; ADC_controller:adc_contr|bit_number[6]                   ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 0.000        ; 0.000      ; 0.741      ;
; 0.598 ; ADC_controller:adc_contr|data[23]                        ; ADC_controller:adc_contr|data[23]                        ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 0.000        ; 0.000      ; 0.750      ;
; 0.606 ; ADC_controller:adc_contr|bit_number[3]                   ; ADC_controller:adc_contr|bit_number[5]                   ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 0.000        ; 0.000      ; 0.758      ;
; 0.606 ; ADC_controller:adc_contr|bit_number[8]                   ; ADC_controller:adc_contr|bit_number[12]                  ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 0.000        ; 0.000      ; 0.758      ;
; 0.607 ; ADC_controller:adc_contr|bit_number[2]                   ; ADC_controller:adc_contr|bit_number[3]                   ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 0.000        ; 0.000      ; 0.759      ;
; 0.608 ; ADC_controller:adc_contr|bit_number[6]                   ; ADC_controller:adc_contr|bit_number[10]                  ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 0.000        ; 0.000      ; 0.760      ;
; 0.611 ; ADC_controller:adc_contr|data[11]                        ; ADC_controller:adc_contr|data[11]                        ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 0.000        ; 0.000      ; 0.763      ;
; 0.614 ; ADC_controller:adc_contr|data[22]                        ; ADC_controller:adc_contr|data[22]                        ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 0.000        ; 0.000      ; 0.766      ;
; 0.614 ; ADC_controller:adc_contr|bit_number[0]                   ; ADC_controller:adc_contr|bit_number[1]                   ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 0.000        ; 0.000      ; 0.766      ;
; 0.622 ; ADC_controller:adc_contr|bit_number[7]                   ; ADC_controller:adc_contr|bit_number[11]                  ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 0.000        ; 0.000      ; 0.774      ;
; 0.622 ; ADC_controller:adc_contr|bit_number[5]                   ; ADC_controller:adc_contr|bit_number[9]                   ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 0.000        ; 0.000      ; 0.774      ;
; 0.624 ; ADC_controller:adc_contr|bit_number[4]                   ; ADC_controller:adc_contr|bit_number[7]                   ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 0.000        ; 0.000      ; 0.776      ;
; 0.639 ; ADC_controller:adc_contr|state.wait_after_reset_state    ; ADC_controller:adc_contr|data[9]                         ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 0.000        ; 0.000      ; 0.791      ;
; 0.641 ; ADC_controller:adc_contr|bit_number[3]                   ; ADC_controller:adc_contr|bit_number[6]                   ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 0.000        ; 0.000      ; 0.793      ;
; 0.642 ; ADC_controller:adc_contr|bit_number[2]                   ; ADC_controller:adc_contr|bit_number[4]                   ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 0.000        ; 0.000      ; 0.794      ;
; 0.643 ; ADC_controller:adc_contr|bit_number[6]                   ; ADC_controller:adc_contr|bit_number[11]                  ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 0.000        ; 0.000      ; 0.795      ;
; 0.644 ; ADC_controller:adc_contr|data[16]                        ; ADC_controller:adc_contr|data[16]                        ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 0.000        ; 0.000      ; 0.796      ;
; 0.649 ; ADC_controller:adc_contr|bit_number[0]                   ; ADC_controller:adc_contr|bit_number[2]                   ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 0.000        ; 0.000      ; 0.801      ;
; 0.653 ; ADC_controller:adc_contr|state.wait_after_reset_state    ; ADC_controller:adc_contr|sclk_reg                        ; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 0.000        ; -0.012     ; 0.793      ;
+-------+----------------------------------------------------------+----------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk'                                                                                ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                              ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; clk   ; Rise       ; clk                                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; clock_divider:clk_div|clk_div_inner ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; clock_divider:clk_div|clk_div_inner ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; clock_divider:clk_div|counter[0]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; clock_divider:clk_div|counter[0]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; clock_divider:clk_div|counter[1]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; clock_divider:clk_div|counter[1]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; clock_divider:clk_div|counter[2]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; clock_divider:clk_div|counter[2]    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk_div|clk_div_inner|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk_div|clk_div_inner|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk_div|counter[0]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk_div|counter[0]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk_div|counter[1]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk_div|counter[1]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk_div|counter[2]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk_div|counter[2]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk|combout                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk|combout                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~clkctrl|inclk[0]                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~clkctrl|inclk[0]                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~clkctrl|outclk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~clkctrl|outclk                  ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clock_divider:clk_div|clk_div_inner'                                                                                  ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+-----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                               ; Clock Edge ; Target                                  ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+-----------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divider:clk_div|clk_div_inner ; Rise       ; ADC_controller:adc_contr|bit_count[12]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divider:clk_div|clk_div_inner ; Rise       ; ADC_controller:adc_contr|bit_count[12]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divider:clk_div|clk_div_inner ; Rise       ; ADC_controller:adc_contr|bit_count[3]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divider:clk_div|clk_div_inner ; Rise       ; ADC_controller:adc_contr|bit_count[3]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divider:clk_div|clk_div_inner ; Rise       ; ADC_controller:adc_contr|bit_count[4]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divider:clk_div|clk_div_inner ; Rise       ; ADC_controller:adc_contr|bit_count[4]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divider:clk_div|clk_div_inner ; Rise       ; ADC_controller:adc_contr|bit_count[5]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divider:clk_div|clk_div_inner ; Rise       ; ADC_controller:adc_contr|bit_count[5]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divider:clk_div|clk_div_inner ; Rise       ; ADC_controller:adc_contr|bit_number[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divider:clk_div|clk_div_inner ; Rise       ; ADC_controller:adc_contr|bit_number[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divider:clk_div|clk_div_inner ; Rise       ; ADC_controller:adc_contr|bit_number[10] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divider:clk_div|clk_div_inner ; Rise       ; ADC_controller:adc_contr|bit_number[10] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divider:clk_div|clk_div_inner ; Rise       ; ADC_controller:adc_contr|bit_number[11] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divider:clk_div|clk_div_inner ; Rise       ; ADC_controller:adc_contr|bit_number[11] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divider:clk_div|clk_div_inner ; Rise       ; ADC_controller:adc_contr|bit_number[12] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divider:clk_div|clk_div_inner ; Rise       ; ADC_controller:adc_contr|bit_number[12] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divider:clk_div|clk_div_inner ; Rise       ; ADC_controller:adc_contr|bit_number[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divider:clk_div|clk_div_inner ; Rise       ; ADC_controller:adc_contr|bit_number[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divider:clk_div|clk_div_inner ; Rise       ; ADC_controller:adc_contr|bit_number[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divider:clk_div|clk_div_inner ; Rise       ; ADC_controller:adc_contr|bit_number[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divider:clk_div|clk_div_inner ; Rise       ; ADC_controller:adc_contr|bit_number[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divider:clk_div|clk_div_inner ; Rise       ; ADC_controller:adc_contr|bit_number[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divider:clk_div|clk_div_inner ; Rise       ; ADC_controller:adc_contr|bit_number[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divider:clk_div|clk_div_inner ; Rise       ; ADC_controller:adc_contr|bit_number[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divider:clk_div|clk_div_inner ; Rise       ; ADC_controller:adc_contr|bit_number[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divider:clk_div|clk_div_inner ; Rise       ; ADC_controller:adc_contr|bit_number[5]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divider:clk_div|clk_div_inner ; Rise       ; ADC_controller:adc_contr|bit_number[6]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divider:clk_div|clk_div_inner ; Rise       ; ADC_controller:adc_contr|bit_number[6]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divider:clk_div|clk_div_inner ; Rise       ; ADC_controller:adc_contr|bit_number[7]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divider:clk_div|clk_div_inner ; Rise       ; ADC_controller:adc_contr|bit_number[7]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divider:clk_div|clk_div_inner ; Rise       ; ADC_controller:adc_contr|bit_number[8]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divider:clk_div|clk_div_inner ; Rise       ; ADC_controller:adc_contr|bit_number[8]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divider:clk_div|clk_div_inner ; Rise       ; ADC_controller:adc_contr|bit_number[9]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divider:clk_div|clk_div_inner ; Rise       ; ADC_controller:adc_contr|bit_number[9]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divider:clk_div|clk_div_inner ; Rise       ; ADC_controller:adc_contr|clk_sync       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divider:clk_div|clk_div_inner ; Rise       ; ADC_controller:adc_contr|clk_sync       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divider:clk_div|clk_div_inner ; Fall       ; ADC_controller:adc_contr|counter        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divider:clk_div|clk_div_inner ; Fall       ; ADC_controller:adc_contr|counter        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divider:clk_div|clk_div_inner ; Rise       ; ADC_controller:adc_contr|cs_hold        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divider:clk_div|clk_div_inner ; Rise       ; ADC_controller:adc_contr|cs_hold        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divider:clk_div|clk_div_inner ; Rise       ; ADC_controller:adc_contr|data[0]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divider:clk_div|clk_div_inner ; Rise       ; ADC_controller:adc_contr|data[0]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divider:clk_div|clk_div_inner ; Rise       ; ADC_controller:adc_contr|data[10]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divider:clk_div|clk_div_inner ; Rise       ; ADC_controller:adc_contr|data[10]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divider:clk_div|clk_div_inner ; Rise       ; ADC_controller:adc_contr|data[11]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divider:clk_div|clk_div_inner ; Rise       ; ADC_controller:adc_contr|data[11]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divider:clk_div|clk_div_inner ; Rise       ; ADC_controller:adc_contr|data[12]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divider:clk_div|clk_div_inner ; Rise       ; ADC_controller:adc_contr|data[12]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divider:clk_div|clk_div_inner ; Rise       ; ADC_controller:adc_contr|data[13]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divider:clk_div|clk_div_inner ; Rise       ; ADC_controller:adc_contr|data[13]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divider:clk_div|clk_div_inner ; Rise       ; ADC_controller:adc_contr|data[14]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divider:clk_div|clk_div_inner ; Rise       ; ADC_controller:adc_contr|data[14]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divider:clk_div|clk_div_inner ; Rise       ; ADC_controller:adc_contr|data[15]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divider:clk_div|clk_div_inner ; Rise       ; ADC_controller:adc_contr|data[15]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divider:clk_div|clk_div_inner ; Rise       ; ADC_controller:adc_contr|data[16]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divider:clk_div|clk_div_inner ; Rise       ; ADC_controller:adc_contr|data[16]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divider:clk_div|clk_div_inner ; Rise       ; ADC_controller:adc_contr|data[17]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divider:clk_div|clk_div_inner ; Rise       ; ADC_controller:adc_contr|data[17]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divider:clk_div|clk_div_inner ; Rise       ; ADC_controller:adc_contr|data[18]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divider:clk_div|clk_div_inner ; Rise       ; ADC_controller:adc_contr|data[18]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divider:clk_div|clk_div_inner ; Rise       ; ADC_controller:adc_contr|data[19]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divider:clk_div|clk_div_inner ; Rise       ; ADC_controller:adc_contr|data[19]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divider:clk_div|clk_div_inner ; Rise       ; ADC_controller:adc_contr|data[1]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divider:clk_div|clk_div_inner ; Rise       ; ADC_controller:adc_contr|data[1]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divider:clk_div|clk_div_inner ; Rise       ; ADC_controller:adc_contr|data[20]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divider:clk_div|clk_div_inner ; Rise       ; ADC_controller:adc_contr|data[20]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divider:clk_div|clk_div_inner ; Rise       ; ADC_controller:adc_contr|data[21]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divider:clk_div|clk_div_inner ; Rise       ; ADC_controller:adc_contr|data[21]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divider:clk_div|clk_div_inner ; Rise       ; ADC_controller:adc_contr|data[22]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divider:clk_div|clk_div_inner ; Rise       ; ADC_controller:adc_contr|data[22]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divider:clk_div|clk_div_inner ; Rise       ; ADC_controller:adc_contr|data[23]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divider:clk_div|clk_div_inner ; Rise       ; ADC_controller:adc_contr|data[23]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divider:clk_div|clk_div_inner ; Rise       ; ADC_controller:adc_contr|data[2]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divider:clk_div|clk_div_inner ; Rise       ; ADC_controller:adc_contr|data[2]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divider:clk_div|clk_div_inner ; Rise       ; ADC_controller:adc_contr|data[3]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divider:clk_div|clk_div_inner ; Rise       ; ADC_controller:adc_contr|data[3]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divider:clk_div|clk_div_inner ; Rise       ; ADC_controller:adc_contr|data[4]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divider:clk_div|clk_div_inner ; Rise       ; ADC_controller:adc_contr|data[4]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divider:clk_div|clk_div_inner ; Rise       ; ADC_controller:adc_contr|data[5]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divider:clk_div|clk_div_inner ; Rise       ; ADC_controller:adc_contr|data[5]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divider:clk_div|clk_div_inner ; Rise       ; ADC_controller:adc_contr|data[6]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divider:clk_div|clk_div_inner ; Rise       ; ADC_controller:adc_contr|data[6]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divider:clk_div|clk_div_inner ; Rise       ; ADC_controller:adc_contr|data[7]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divider:clk_div|clk_div_inner ; Rise       ; ADC_controller:adc_contr|data[7]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divider:clk_div|clk_div_inner ; Rise       ; ADC_controller:adc_contr|data[8]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divider:clk_div|clk_div_inner ; Rise       ; ADC_controller:adc_contr|data[8]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divider:clk_div|clk_div_inner ; Rise       ; ADC_controller:adc_contr|data[9]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divider:clk_div|clk_div_inner ; Rise       ; ADC_controller:adc_contr|data[9]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divider:clk_div|clk_div_inner ; Rise       ; ADC_controller:adc_contr|delay          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divider:clk_div|clk_div_inner ; Rise       ; ADC_controller:adc_contr|delay          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divider:clk_div|clk_div_inner ; Rise       ; ADC_controller:adc_contr|leds_reg[0]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divider:clk_div|clk_div_inner ; Rise       ; ADC_controller:adc_contr|leds_reg[0]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divider:clk_div|clk_div_inner ; Rise       ; ADC_controller:adc_contr|leds_reg[1]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divider:clk_div|clk_div_inner ; Rise       ; ADC_controller:adc_contr|leds_reg[1]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divider:clk_div|clk_div_inner ; Rise       ; ADC_controller:adc_contr|leds_reg[2]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divider:clk_div|clk_div_inner ; Rise       ; ADC_controller:adc_contr|leds_reg[2]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divider:clk_div|clk_div_inner ; Rise       ; ADC_controller:adc_contr|leds_reg[3]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divider:clk_div|clk_div_inner ; Rise       ; ADC_controller:adc_contr|leds_reg[3]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divider:clk_div|clk_div_inner ; Rise       ; ADC_controller:adc_contr|leds_reg[4]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divider:clk_div|clk_div_inner ; Rise       ; ADC_controller:adc_contr|leds_reg[4]    ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+-----------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                        ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+
; Data Port ; Clock Port                          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                     ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+
; dout      ; clock_divider:clk_div|clk_div_inner ; 4.041 ; 4.041 ; Rise       ; clock_divider:clk_div|clk_div_inner ;
; reset     ; clock_divider:clk_div|clk_div_inner ; 3.816 ; 3.816 ; Rise       ; clock_divider:clk_div|clk_div_inner ;
; dout      ; clock_divider:clk_div|clk_div_inner ; 3.654 ; 3.654 ; Fall       ; clock_divider:clk_div|clk_div_inner ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                           ;
+-----------+-------------------------------------+--------+--------+------------+-------------------------------------+
; Data Port ; Clock Port                          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                     ;
+-----------+-------------------------------------+--------+--------+------------+-------------------------------------+
; dout      ; clock_divider:clk_div|clk_div_inner ; -2.839 ; -2.839 ; Rise       ; clock_divider:clk_div|clk_div_inner ;
; reset     ; clock_divider:clk_div|clk_div_inner ; -2.704 ; -2.704 ; Rise       ; clock_divider:clk_div|clk_div_inner ;
; dout      ; clock_divider:clk_div|clk_div_inner ; -3.128 ; -3.128 ; Fall       ; clock_divider:clk_div|clk_div_inner ;
+-----------+-------------------------------------+--------+--------+------------+-------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                              ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+
; Data Port ; Clock Port                          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                     ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+
; cs        ; clock_divider:clk_div|clk_div_inner ; 4.093 ; 4.093 ; Rise       ; clock_divider:clk_div|clk_div_inner ;
; din       ; clock_divider:clk_div|clk_div_inner ; 3.649 ; 3.649 ; Rise       ; clock_divider:clk_div|clk_div_inner ;
; leds[*]   ; clock_divider:clk_div|clk_div_inner ; 3.429 ; 3.429 ; Rise       ; clock_divider:clk_div|clk_div_inner ;
;  leds[0]  ; clock_divider:clk_div|clk_div_inner ; 3.429 ; 3.429 ; Rise       ; clock_divider:clk_div|clk_div_inner ;
;  leds[1]  ; clock_divider:clk_div|clk_div_inner ; 3.314 ; 3.314 ; Rise       ; clock_divider:clk_div|clk_div_inner ;
;  leds[2]  ; clock_divider:clk_div|clk_div_inner ; 3.313 ; 3.313 ; Rise       ; clock_divider:clk_div|clk_div_inner ;
;  leds[3]  ; clock_divider:clk_div|clk_div_inner ; 3.331 ; 3.331 ; Rise       ; clock_divider:clk_div|clk_div_inner ;
;  leds[4]  ; clock_divider:clk_div|clk_div_inner ; 3.252 ; 3.252 ; Rise       ; clock_divider:clk_div|clk_div_inner ;
;  leds[5]  ; clock_divider:clk_div|clk_div_inner ; 3.226 ; 3.226 ; Rise       ; clock_divider:clk_div|clk_div_inner ;
;  leds[6]  ; clock_divider:clk_div|clk_div_inner ; 3.219 ; 3.219 ; Rise       ; clock_divider:clk_div|clk_div_inner ;
;  leds[7]  ; clock_divider:clk_div|clk_div_inner ; 3.414 ; 3.414 ; Rise       ; clock_divider:clk_div|clk_div_inner ;
; sclk      ; clock_divider:clk_div|clk_div_inner ; 3.636 ; 3.636 ; Rise       ; clock_divider:clk_div|clk_div_inner ;
; cs        ; clock_divider:clk_div|clk_div_inner ; 4.238 ; 4.238 ; Fall       ; clock_divider:clk_div|clk_div_inner ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                      ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+
; Data Port ; Clock Port                          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                     ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+
; cs        ; clock_divider:clk_div|clk_div_inner ; 4.092 ; 4.092 ; Rise       ; clock_divider:clk_div|clk_div_inner ;
; din       ; clock_divider:clk_div|clk_div_inner ; 3.649 ; 3.649 ; Rise       ; clock_divider:clk_div|clk_div_inner ;
; leds[*]   ; clock_divider:clk_div|clk_div_inner ; 3.219 ; 3.219 ; Rise       ; clock_divider:clk_div|clk_div_inner ;
;  leds[0]  ; clock_divider:clk_div|clk_div_inner ; 3.429 ; 3.429 ; Rise       ; clock_divider:clk_div|clk_div_inner ;
;  leds[1]  ; clock_divider:clk_div|clk_div_inner ; 3.314 ; 3.314 ; Rise       ; clock_divider:clk_div|clk_div_inner ;
;  leds[2]  ; clock_divider:clk_div|clk_div_inner ; 3.313 ; 3.313 ; Rise       ; clock_divider:clk_div|clk_div_inner ;
;  leds[3]  ; clock_divider:clk_div|clk_div_inner ; 3.331 ; 3.331 ; Rise       ; clock_divider:clk_div|clk_div_inner ;
;  leds[4]  ; clock_divider:clk_div|clk_div_inner ; 3.252 ; 3.252 ; Rise       ; clock_divider:clk_div|clk_div_inner ;
;  leds[5]  ; clock_divider:clk_div|clk_div_inner ; 3.226 ; 3.226 ; Rise       ; clock_divider:clk_div|clk_div_inner ;
;  leds[6]  ; clock_divider:clk_div|clk_div_inner ; 3.219 ; 3.219 ; Rise       ; clock_divider:clk_div|clk_div_inner ;
;  leds[7]  ; clock_divider:clk_div|clk_div_inner ; 3.414 ; 3.414 ; Rise       ; clock_divider:clk_div|clk_div_inner ;
; sclk      ; clock_divider:clk_div|clk_div_inner ; 3.636 ; 3.636 ; Rise       ; clock_divider:clk_div|clk_div_inner ;
; cs        ; clock_divider:clk_div|clk_div_inner ; 4.238 ; 4.238 ; Fall       ; clock_divider:clk_div|clk_div_inner ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                 ;
+--------------------------------------+----------+--------+----------+---------+---------------------+
; Clock                                ; Setup    ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------------+----------+--------+----------+---------+---------------------+
; Worst-case Slack                     ; -7.162   ; -2.580 ; N/A      ; N/A     ; -1.941              ;
;  clk                                 ; -0.497   ; -2.580 ; N/A      ; N/A     ; -1.941              ;
;  clock_divider:clk_div|clk_div_inner ; -7.162   ; 0.215  ; N/A      ; N/A     ; -0.742              ;
; Design-wide TNS                      ; -395.469 ; -2.58  ; 0.0      ; 0.0     ; -102.853            ;
;  clk                                 ; -1.887   ; -2.580 ; N/A      ; N/A     ; -7.877              ;
;  clock_divider:clk_div|clk_div_inner ; -393.582 ; 0.000  ; N/A      ; N/A     ; -94.976             ;
+--------------------------------------+----------+--------+----------+---------+---------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                        ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+
; Data Port ; Clock Port                          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                     ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+
; dout      ; clock_divider:clk_div|clk_div_inner ; 9.466 ; 9.466 ; Rise       ; clock_divider:clk_div|clk_div_inner ;
; reset     ; clock_divider:clk_div|clk_div_inner ; 8.982 ; 8.982 ; Rise       ; clock_divider:clk_div|clk_div_inner ;
; dout      ; clock_divider:clk_div|clk_div_inner ; 8.549 ; 8.549 ; Fall       ; clock_divider:clk_div|clk_div_inner ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                           ;
+-----------+-------------------------------------+--------+--------+------------+-------------------------------------+
; Data Port ; Clock Port                          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                     ;
+-----------+-------------------------------------+--------+--------+------------+-------------------------------------+
; dout      ; clock_divider:clk_div|clk_div_inner ; -2.839 ; -2.839 ; Rise       ; clock_divider:clk_div|clk_div_inner ;
; reset     ; clock_divider:clk_div|clk_div_inner ; -2.704 ; -2.704 ; Rise       ; clock_divider:clk_div|clk_div_inner ;
; dout      ; clock_divider:clk_div|clk_div_inner ; -3.128 ; -3.128 ; Fall       ; clock_divider:clk_div|clk_div_inner ;
+-----------+-------------------------------------+--------+--------+------------+-------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                ;
+-----------+-------------------------------------+--------+--------+------------+-------------------------------------+
; Data Port ; Clock Port                          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                     ;
+-----------+-------------------------------------+--------+--------+------------+-------------------------------------+
; cs        ; clock_divider:clk_div|clk_div_inner ; 9.964  ; 9.964  ; Rise       ; clock_divider:clk_div|clk_div_inner ;
; din       ; clock_divider:clk_div|clk_div_inner ; 8.377  ; 8.377  ; Rise       ; clock_divider:clk_div|clk_div_inner ;
; leds[*]   ; clock_divider:clk_div|clk_div_inner ; 7.586  ; 7.586  ; Rise       ; clock_divider:clk_div|clk_div_inner ;
;  leds[0]  ; clock_divider:clk_div|clk_div_inner ; 7.586  ; 7.586  ; Rise       ; clock_divider:clk_div|clk_div_inner ;
;  leds[1]  ; clock_divider:clk_div|clk_div_inner ; 7.230  ; 7.230  ; Rise       ; clock_divider:clk_div|clk_div_inner ;
;  leds[2]  ; clock_divider:clk_div|clk_div_inner ; 7.227  ; 7.227  ; Rise       ; clock_divider:clk_div|clk_div_inner ;
;  leds[3]  ; clock_divider:clk_div|clk_div_inner ; 7.257  ; 7.257  ; Rise       ; clock_divider:clk_div|clk_div_inner ;
;  leds[4]  ; clock_divider:clk_div|clk_div_inner ; 6.937  ; 6.937  ; Rise       ; clock_divider:clk_div|clk_div_inner ;
;  leds[5]  ; clock_divider:clk_div|clk_div_inner ; 6.890  ; 6.890  ; Rise       ; clock_divider:clk_div|clk_div_inner ;
;  leds[6]  ; clock_divider:clk_div|clk_div_inner ; 6.886  ; 6.886  ; Rise       ; clock_divider:clk_div|clk_div_inner ;
;  leds[7]  ; clock_divider:clk_div|clk_div_inner ; 7.402  ; 7.402  ; Rise       ; clock_divider:clk_div|clk_div_inner ;
; sclk      ; clock_divider:clk_div|clk_div_inner ; 8.363  ; 8.363  ; Rise       ; clock_divider:clk_div|clk_div_inner ;
; cs        ; clock_divider:clk_div|clk_div_inner ; 10.430 ; 10.430 ; Fall       ; clock_divider:clk_div|clk_div_inner ;
+-----------+-------------------------------------+--------+--------+------------+-------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                      ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+
; Data Port ; Clock Port                          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                     ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+
; cs        ; clock_divider:clk_div|clk_div_inner ; 4.092 ; 4.092 ; Rise       ; clock_divider:clk_div|clk_div_inner ;
; din       ; clock_divider:clk_div|clk_div_inner ; 3.649 ; 3.649 ; Rise       ; clock_divider:clk_div|clk_div_inner ;
; leds[*]   ; clock_divider:clk_div|clk_div_inner ; 3.219 ; 3.219 ; Rise       ; clock_divider:clk_div|clk_div_inner ;
;  leds[0]  ; clock_divider:clk_div|clk_div_inner ; 3.429 ; 3.429 ; Rise       ; clock_divider:clk_div|clk_div_inner ;
;  leds[1]  ; clock_divider:clk_div|clk_div_inner ; 3.314 ; 3.314 ; Rise       ; clock_divider:clk_div|clk_div_inner ;
;  leds[2]  ; clock_divider:clk_div|clk_div_inner ; 3.313 ; 3.313 ; Rise       ; clock_divider:clk_div|clk_div_inner ;
;  leds[3]  ; clock_divider:clk_div|clk_div_inner ; 3.331 ; 3.331 ; Rise       ; clock_divider:clk_div|clk_div_inner ;
;  leds[4]  ; clock_divider:clk_div|clk_div_inner ; 3.252 ; 3.252 ; Rise       ; clock_divider:clk_div|clk_div_inner ;
;  leds[5]  ; clock_divider:clk_div|clk_div_inner ; 3.226 ; 3.226 ; Rise       ; clock_divider:clk_div|clk_div_inner ;
;  leds[6]  ; clock_divider:clk_div|clk_div_inner ; 3.219 ; 3.219 ; Rise       ; clock_divider:clk_div|clk_div_inner ;
;  leds[7]  ; clock_divider:clk_div|clk_div_inner ; 3.414 ; 3.414 ; Rise       ; clock_divider:clk_div|clk_div_inner ;
; sclk      ; clock_divider:clk_div|clk_div_inner ; 3.636 ; 3.636 ; Rise       ; clock_divider:clk_div|clk_div_inner ;
; cs        ; clock_divider:clk_div|clk_div_inner ; 4.238 ; 4.238 ; Fall       ; clock_divider:clk_div|clk_div_inner ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                       ;
+-------------------------------------+-------------------------------------+----------+----------+----------+----------+
; From Clock                          ; To Clock                            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------+-------------------------------------+----------+----------+----------+----------+
; clk                                 ; clk                                 ; 12       ; 0        ; 0        ; 0        ;
; clock_divider:clk_div|clk_div_inner ; clk                                 ; 1        ; 1        ; 0        ; 0        ;
; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 7138     ; 116      ; 20       ; 5        ;
+-------------------------------------+-------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                        ;
+-------------------------------------+-------------------------------------+----------+----------+----------+----------+
; From Clock                          ; To Clock                            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------+-------------------------------------+----------+----------+----------+----------+
; clk                                 ; clk                                 ; 12       ; 0        ; 0        ; 0        ;
; clock_divider:clk_div|clk_div_inner ; clk                                 ; 1        ; 1        ; 0        ; 0        ;
; clock_divider:clk_div|clk_div_inner ; clock_divider:clk_div|clk_div_inner ; 7138     ; 116      ; 20       ; 5        ;
+-------------------------------------+-------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 96    ; 96   ;
; Unconstrained Output Ports      ; 11    ; 11   ;
; Unconstrained Output Port Paths ; 13    ; 13   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Thu Oct 22 20:03:41 2020
Info: Command: quartus_sta lab4 -c lab4
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'lab4.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clock_divider:clk_div|clk_div_inner clock_divider:clk_div|clk_div_inner
    Info (332105): create_clock -period 1.000 -name clk clk
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -7.162
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -7.162      -393.582 clock_divider:clk_div|clk_div_inner 
    Info (332119):    -0.497        -1.887 clk 
Info (332146): Worst-case hold slack is -2.580
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.580        -2.580 clk 
    Info (332119):     0.499         0.000 clock_divider:clk_div|clk_div_inner 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.941
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.941        -7.877 clk 
    Info (332119):    -0.742       -94.976 clock_divider:clk_div|clk_div_inner 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -1.706
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.706       -87.713 clock_divider:clk_div|clk_div_inner 
    Info (332119):     0.502         0.000 clk 
Info (332146): Worst-case hold slack is -1.385
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.385        -1.385 clk 
    Info (332119):     0.215         0.000 clock_divider:clk_div|clk_div_inner 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.380
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.380        -5.380 clk 
    Info (332119):    -0.500       -64.000 clock_divider:clk_div|clk_div_inner 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 450 megabytes
    Info: Processing ended: Thu Oct 22 20:03:43 2020
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:03


