// Seed: 3645324584
`timescale 1ps / 1ps
module module_0;
  logic id_1;
  initial begin
    if (1) begin
      id_0 = id_1;
    end
  end
  assign id_0 = 1;
endmodule
