-- ==============================================================
-- Generated by Vitis HLS v2023.1.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity fiat_25519_carry_mul_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_35_1 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    arg1_r_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    arg1_r_2_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    arg1_r_4_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    arg1_r_6_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    arg1_r_8_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    arg2_r_1_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    arg2_r_3_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    arg2_r_5_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    arg2_r_7_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    arg2_r_9_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    arg2_r_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    arg2_r_2_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    arg2_r_4_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    arg2_r_6_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    arg2_r_8_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    arg1_r_1_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    arg1_r_3_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    arg1_r_5_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    arg1_r_7_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    arg1_r_9_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    p_out : OUT STD_LOGIC_VECTOR (63 downto 0);
    p_out_ap_vld : OUT STD_LOGIC;
    p_out1 : OUT STD_LOGIC_VECTOR (63 downto 0);
    p_out1_ap_vld : OUT STD_LOGIC;
    p_out2 : OUT STD_LOGIC_VECTOR (63 downto 0);
    p_out2_ap_vld : OUT STD_LOGIC;
    p_out3 : OUT STD_LOGIC_VECTOR (63 downto 0);
    p_out3_ap_vld : OUT STD_LOGIC;
    p_out4 : OUT STD_LOGIC_VECTOR (63 downto 0);
    p_out4_ap_vld : OUT STD_LOGIC;
    p_out5 : OUT STD_LOGIC_VECTOR (63 downto 0);
    p_out5_ap_vld : OUT STD_LOGIC;
    p_out6 : OUT STD_LOGIC_VECTOR (63 downto 0);
    p_out6_ap_vld : OUT STD_LOGIC;
    p_out7 : OUT STD_LOGIC_VECTOR (63 downto 0);
    p_out7_ap_vld : OUT STD_LOGIC;
    p_out8 : OUT STD_LOGIC_VECTOR (63 downto 0);
    p_out8_ap_vld : OUT STD_LOGIC;
    add7133_out : OUT STD_LOGIC_VECTOR (63 downto 0);
    add7133_out_ap_vld : OUT STD_LOGIC );
end;


architecture behav of fiat_25519_carry_mul_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_35_1 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_26 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100110";
    constant ap_const_lv4_A : STD_LOGIC_VECTOR (3 downto 0) := "1010";
    constant ap_const_lv4_9 : STD_LOGIC_VECTOR (3 downto 0) := "1001";
    constant ap_const_lv4_8 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv4_2 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_const_lv3_7 : STD_LOGIC_VECTOR (2 downto 0) := "111";
    constant ap_const_lv4_3 : STD_LOGIC_VECTOR (3 downto 0) := "0011";
    constant ap_const_lv3_6 : STD_LOGIC_VECTOR (2 downto 0) := "110";
    constant ap_const_lv4_4 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_const_lv4_6 : STD_LOGIC_VECTOR (3 downto 0) := "0110";
    constant ap_const_lv3_5 : STD_LOGIC_VECTOR (2 downto 0) := "101";
    constant ap_const_lv4_5 : STD_LOGIC_VECTOR (3 downto 0) := "0101";
    constant ap_const_lv3_4 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv4_D : STD_LOGIC_VECTOR (3 downto 0) := "1101";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv5_7 : STD_LOGIC_VECTOR (4 downto 0) := "00111";
    constant ap_const_lv5_9 : STD_LOGIC_VECTOR (4 downto 0) := "01001";
    constant ap_const_lv4_C : STD_LOGIC_VECTOR (3 downto 0) := "1100";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv5_8 : STD_LOGIC_VECTOR (4 downto 0) := "01000";
    constant ap_const_lv4_B : STD_LOGIC_VECTOR (3 downto 0) := "1011";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln35_fu_583_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal tmp_fu_601_p11 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_reg_1666 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal tmp_1_fu_631_p12 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_1_reg_1671 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_2_fu_664_p11 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_2_reg_1676 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln49_fu_744_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln49_reg_1681 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln49_1_fu_799_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln49_1_reg_1686 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln49_2_fu_859_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln49_2_reg_1691 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln49_3_fu_910_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln49_3_reg_1696 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln49_4_fu_984_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln49_4_reg_1701 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln49_5_fu_1053_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln49_5_reg_1706 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln49_6_fu_1107_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln49_6_reg_1711 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln49_7_fu_1152_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln49_7_reg_1716 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_12_fu_1160_p11 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_12_reg_1721 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln49_8_fu_1190_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln49_8_reg_1726 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln49_9_fu_1204_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln49_9_reg_1731 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln49_10_fu_1218_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln49_10_reg_1736 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln49_11_fu_1232_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln49_11_reg_1741 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln51_20_fu_520_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln51_20_reg_1746 : STD_LOGIC_VECTOR (31 downto 0);
    signal add7133_fu_146 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln55_1_fu_1352_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal ap_loop_init : STD_LOGIC;
    signal empty_fu_150 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln55_3_fu_1368_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal empty_22_fu_154 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln55_5_fu_1380_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal empty_23_fu_158 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln55_7_fu_1396_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal empty_24_fu_162 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln55_9_fu_1408_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal empty_25_fu_166 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln55_11_fu_1424_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal empty_26_fu_170 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln55_13_fu_1436_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal empty_27_fu_174 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln55_15_fu_1452_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal empty_28_fu_178 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln55_17_fu_1464_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal empty_29_fu_182 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln51_1_fu_1480_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal i1_fu_186 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln49_fu_688_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_sig_allocacmp_i1_1 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal mul_ln55_fu_380_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln55_fu_380_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln55_fu_1275_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln55_1_fu_384_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln55_2_fu_1292_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln55_1_fu_384_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln51_1_fu_388_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln51_1_fu_388_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln51_3_fu_392_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln51_1_fu_1301_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln51_3_fu_392_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln51_5_fu_396_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln51_5_fu_396_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln51_7_fu_400_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln51_3_fu_1310_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln51_7_fu_400_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln51_9_fu_404_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln51_9_fu_404_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln51_11_fu_408_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln51_5_fu_1319_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln51_11_fu_408_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln51_13_fu_412_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln51_13_fu_412_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln51_15_fu_416_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln51_7_fu_1328_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln51_15_fu_416_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln55_2_fu_420_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln55_3_fu_1333_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln55_2_fu_420_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln55_3_fu_424_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln55_3_fu_424_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln55_4_fu_428_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln55_4_fu_428_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln55_5_fu_432_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln55_5_fu_432_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln55_6_fu_436_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln55_6_fu_436_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln55_7_fu_440_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln55_7_fu_440_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln55_8_fu_444_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln55_8_fu_444_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln55_9_fu_448_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln55_9_fu_448_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln55_10_fu_452_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln55_10_fu_452_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln51_21_fu_456_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln51_21_fu_456_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln51_fu_706_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln51_fu_460_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal mul_ln51_2_fu_465_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln51_2_fu_465_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln51_2_fu_825_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln51_4_fu_470_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal mul_ln51_6_fu_475_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln51_6_fu_475_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_3_fu_936_p12 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln51_8_fu_480_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_8_fu_1010_p11 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln51_10_fu_485_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_10_fu_1079_p12 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln51_12_fu_490_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_11_fu_1127_p11 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln51_14_fu_495_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal mul_ln51_16_fu_500_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal mul_ln51_17_fu_505_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal mul_ln51_18_fu_510_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal mul_ln51_19_fu_515_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal mul_ln51_20_fu_520_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_1_fu_631_p11 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_2_fu_664_p10 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln51_fu_700_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln35_1_fu_597_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_4_fu_722_p9 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln49_fu_694_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal mul_ln51_fu_460_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_4_fu_722_p10 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln49_1_fu_752_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_7_fu_779_p8 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln49_1_fu_758_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal mul_ln51_2_fu_465_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_7_fu_779_p9 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln49_2_fu_807_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln51_1_fu_819_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_9_fu_841_p7 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln49_2_fu_813_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal mul_ln51_4_fu_470_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_9_fu_841_p8 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln49_3_fu_867_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_s_fu_894_p6 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln49_3_fu_873_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal mul_ln51_6_fu_475_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_s_fu_894_p7 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln49_4_fu_918_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_3_fu_936_p11 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln35_fu_593_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_6_fu_970_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal icmp_ln49_4_fu_924_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal mul_ln51_8_fu_480_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_6_fu_970_p6 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln35_fu_589_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln49_5_fu_992_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_8_fu_1010_p10 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_5_fu_1041_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal icmp_ln49_5_fu_998_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal mul_ln51_10_fu_485_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_5_fu_1041_p5 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln49_6_fu_1061_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_10_fu_1079_p11 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln49_6_fu_1067_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal mul_ln51_12_fu_490_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_11_fu_1127_p10 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln49_7_fu_1115_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal mul_ln51_14_fu_495_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln51_16_fu_500_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln55_fu_1184_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln51_17_fu_505_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln55_1_fu_1198_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln51_18_fu_510_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln55_2_fu_1212_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln51_19_fu_515_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln55_3_fu_1226_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln55_2_fu_420_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln55_fu_380_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln55_fu_1346_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln55_3_fu_424_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln55_1_fu_384_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln55_2_fu_1362_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln55_4_fu_428_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln51_1_fu_388_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln55_4_fu_1374_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln55_5_fu_432_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln51_3_fu_392_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln55_6_fu_1390_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln55_6_fu_436_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln51_5_fu_396_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln55_8_fu_1402_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln55_7_fu_440_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln51_7_fu_400_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln55_10_fu_1418_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln55_8_fu_444_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln51_9_fu_404_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln55_12_fu_1430_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln55_9_fu_448_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln51_11_fu_408_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln55_14_fu_1446_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln55_10_fu_452_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln51_13_fu_412_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln55_16_fu_1458_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln51_21_fu_456_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln51_15_fu_416_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln51_fu_1474_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal mul_ln51_13_fu_412_p00 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln51_1_fu_388_p00 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln51_21_fu_456_p10 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln51_5_fu_396_p00 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln51_9_fu_404_p00 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln55_3_fu_424_p00 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln55_5_fu_432_p00 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln55_7_fu_440_p00 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln55_9_fu_448_p00 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln55_fu_380_p00 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_ce_reg : STD_LOGIC;

    component fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component fiat_25519_carry_mul_mul_32s_6ns_32_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (5 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component fiat_25519_carry_mul_mul_32s_7ns_32_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (6 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component fiat_25519_carry_mul_mux_9_4_32_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        din5_WIDTH : INTEGER;
        din6_WIDTH : INTEGER;
        din7_WIDTH : INTEGER;
        din8_WIDTH : INTEGER;
        din9_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        din2 : IN STD_LOGIC_VECTOR (31 downto 0);
        din3 : IN STD_LOGIC_VECTOR (31 downto 0);
        din4 : IN STD_LOGIC_VECTOR (31 downto 0);
        din5 : IN STD_LOGIC_VECTOR (31 downto 0);
        din6 : IN STD_LOGIC_VECTOR (31 downto 0);
        din7 : IN STD_LOGIC_VECTOR (31 downto 0);
        din8 : IN STD_LOGIC_VECTOR (31 downto 0);
        din9 : IN STD_LOGIC_VECTOR (3 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component fiat_25519_carry_mul_mux_10_4_32_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        din5_WIDTH : INTEGER;
        din6_WIDTH : INTEGER;
        din7_WIDTH : INTEGER;
        din8_WIDTH : INTEGER;
        din9_WIDTH : INTEGER;
        din10_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        din2 : IN STD_LOGIC_VECTOR (31 downto 0);
        din3 : IN STD_LOGIC_VECTOR (31 downto 0);
        din4 : IN STD_LOGIC_VECTOR (31 downto 0);
        din5 : IN STD_LOGIC_VECTOR (31 downto 0);
        din6 : IN STD_LOGIC_VECTOR (31 downto 0);
        din7 : IN STD_LOGIC_VECTOR (31 downto 0);
        din8 : IN STD_LOGIC_VECTOR (31 downto 0);
        din9 : IN STD_LOGIC_VECTOR (31 downto 0);
        din10 : IN STD_LOGIC_VECTOR (3 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component fiat_25519_carry_mul_mux_8_3_32_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        din5_WIDTH : INTEGER;
        din6_WIDTH : INTEGER;
        din7_WIDTH : INTEGER;
        din8_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        din2 : IN STD_LOGIC_VECTOR (31 downto 0);
        din3 : IN STD_LOGIC_VECTOR (31 downto 0);
        din4 : IN STD_LOGIC_VECTOR (31 downto 0);
        din5 : IN STD_LOGIC_VECTOR (31 downto 0);
        din6 : IN STD_LOGIC_VECTOR (31 downto 0);
        din7 : IN STD_LOGIC_VECTOR (31 downto 0);
        din8 : IN STD_LOGIC_VECTOR (2 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component fiat_25519_carry_mul_mux_7_3_32_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        din5_WIDTH : INTEGER;
        din6_WIDTH : INTEGER;
        din7_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        din2 : IN STD_LOGIC_VECTOR (31 downto 0);
        din3 : IN STD_LOGIC_VECTOR (31 downto 0);
        din4 : IN STD_LOGIC_VECTOR (31 downto 0);
        din5 : IN STD_LOGIC_VECTOR (31 downto 0);
        din6 : IN STD_LOGIC_VECTOR (31 downto 0);
        din7 : IN STD_LOGIC_VECTOR (2 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component fiat_25519_carry_mul_mux_6_3_32_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        din5_WIDTH : INTEGER;
        din6_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        din2 : IN STD_LOGIC_VECTOR (31 downto 0);
        din3 : IN STD_LOGIC_VECTOR (31 downto 0);
        din4 : IN STD_LOGIC_VECTOR (31 downto 0);
        din5 : IN STD_LOGIC_VECTOR (31 downto 0);
        din6 : IN STD_LOGIC_VECTOR (2 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component fiat_25519_carry_mul_mux_5_3_32_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        din5_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        din2 : IN STD_LOGIC_VECTOR (31 downto 0);
        din3 : IN STD_LOGIC_VECTOR (31 downto 0);
        din4 : IN STD_LOGIC_VECTOR (31 downto 0);
        din5 : IN STD_LOGIC_VECTOR (2 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component fiat_25519_carry_mul_mux_4_2_32_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        din2 : IN STD_LOGIC_VECTOR (31 downto 0);
        din3 : IN STD_LOGIC_VECTOR (31 downto 0);
        din4 : IN STD_LOGIC_VECTOR (1 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component fiat_25519_carry_mul_mux_3_2_32_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        din2 : IN STD_LOGIC_VECTOR (31 downto 0);
        din3 : IN STD_LOGIC_VECTOR (1 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component fiat_25519_carry_mul_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    mul_32ns_32ns_64_1_1_U25 : component fiat_25519_carry_mul_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul_ln55_fu_380_p0,
        din1 => mul_ln55_fu_380_p1,
        dout => mul_ln55_fu_380_p2);

    mul_32ns_32ns_64_1_1_U26 : component fiat_25519_carry_mul_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul_ln55_1_fu_384_p0,
        din1 => mul_ln55_1_fu_384_p1,
        dout => mul_ln55_1_fu_384_p2);

    mul_32ns_32ns_64_1_1_U27 : component fiat_25519_carry_mul_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul_ln51_1_fu_388_p0,
        din1 => mul_ln51_1_fu_388_p1,
        dout => mul_ln51_1_fu_388_p2);

    mul_32ns_32ns_64_1_1_U28 : component fiat_25519_carry_mul_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul_ln51_3_fu_392_p0,
        din1 => mul_ln51_3_fu_392_p1,
        dout => mul_ln51_3_fu_392_p2);

    mul_32ns_32ns_64_1_1_U29 : component fiat_25519_carry_mul_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul_ln51_5_fu_396_p0,
        din1 => mul_ln51_5_fu_396_p1,
        dout => mul_ln51_5_fu_396_p2);

    mul_32ns_32ns_64_1_1_U30 : component fiat_25519_carry_mul_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul_ln51_7_fu_400_p0,
        din1 => mul_ln51_7_fu_400_p1,
        dout => mul_ln51_7_fu_400_p2);

    mul_32ns_32ns_64_1_1_U31 : component fiat_25519_carry_mul_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul_ln51_9_fu_404_p0,
        din1 => mul_ln51_9_fu_404_p1,
        dout => mul_ln51_9_fu_404_p2);

    mul_32ns_32ns_64_1_1_U32 : component fiat_25519_carry_mul_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul_ln51_11_fu_408_p0,
        din1 => mul_ln51_11_fu_408_p1,
        dout => mul_ln51_11_fu_408_p2);

    mul_32ns_32ns_64_1_1_U33 : component fiat_25519_carry_mul_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul_ln51_13_fu_412_p0,
        din1 => mul_ln51_13_fu_412_p1,
        dout => mul_ln51_13_fu_412_p2);

    mul_32ns_32ns_64_1_1_U34 : component fiat_25519_carry_mul_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul_ln51_15_fu_416_p0,
        din1 => mul_ln51_15_fu_416_p1,
        dout => mul_ln51_15_fu_416_p2);

    mul_32ns_32ns_64_1_1_U35 : component fiat_25519_carry_mul_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul_ln55_2_fu_420_p0,
        din1 => mul_ln55_2_fu_420_p1,
        dout => mul_ln55_2_fu_420_p2);

    mul_32ns_32ns_64_1_1_U36 : component fiat_25519_carry_mul_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul_ln55_3_fu_424_p0,
        din1 => mul_ln55_3_fu_424_p1,
        dout => mul_ln55_3_fu_424_p2);

    mul_32ns_32ns_64_1_1_U37 : component fiat_25519_carry_mul_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul_ln55_4_fu_428_p0,
        din1 => mul_ln55_4_fu_428_p1,
        dout => mul_ln55_4_fu_428_p2);

    mul_32ns_32ns_64_1_1_U38 : component fiat_25519_carry_mul_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul_ln55_5_fu_432_p0,
        din1 => mul_ln55_5_fu_432_p1,
        dout => mul_ln55_5_fu_432_p2);

    mul_32ns_32ns_64_1_1_U39 : component fiat_25519_carry_mul_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul_ln55_6_fu_436_p0,
        din1 => mul_ln55_6_fu_436_p1,
        dout => mul_ln55_6_fu_436_p2);

    mul_32ns_32ns_64_1_1_U40 : component fiat_25519_carry_mul_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul_ln55_7_fu_440_p0,
        din1 => mul_ln55_7_fu_440_p1,
        dout => mul_ln55_7_fu_440_p2);

    mul_32ns_32ns_64_1_1_U41 : component fiat_25519_carry_mul_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul_ln55_8_fu_444_p0,
        din1 => mul_ln55_8_fu_444_p1,
        dout => mul_ln55_8_fu_444_p2);

    mul_32ns_32ns_64_1_1_U42 : component fiat_25519_carry_mul_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul_ln55_9_fu_448_p0,
        din1 => mul_ln55_9_fu_448_p1,
        dout => mul_ln55_9_fu_448_p2);

    mul_32ns_32ns_64_1_1_U43 : component fiat_25519_carry_mul_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul_ln55_10_fu_452_p0,
        din1 => mul_ln55_10_fu_452_p1,
        dout => mul_ln55_10_fu_452_p2);

    mul_32ns_32ns_64_1_1_U44 : component fiat_25519_carry_mul_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul_ln51_21_fu_456_p0,
        din1 => mul_ln51_21_fu_456_p1,
        dout => mul_ln51_21_fu_456_p2);

    mul_32s_6ns_32_1_1_U45 : component fiat_25519_carry_mul_mul_32s_6ns_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 6,
        dout_WIDTH => 32)
    port map (
        din0 => select_ln51_fu_706_p3,
        din1 => mul_ln51_fu_460_p1,
        dout => mul_ln51_fu_460_p2);

    mul_32s_6ns_32_1_1_U46 : component fiat_25519_carry_mul_mul_32s_6ns_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 6,
        dout_WIDTH => 32)
    port map (
        din0 => mul_ln51_2_fu_465_p0,
        din1 => mul_ln51_2_fu_465_p1,
        dout => mul_ln51_2_fu_465_p2);

    mul_32s_6ns_32_1_1_U47 : component fiat_25519_carry_mul_mul_32s_6ns_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 6,
        dout_WIDTH => 32)
    port map (
        din0 => select_ln51_2_fu_825_p3,
        din1 => mul_ln51_4_fu_470_p1,
        dout => mul_ln51_4_fu_470_p2);

    mul_32s_6ns_32_1_1_U48 : component fiat_25519_carry_mul_mul_32s_6ns_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 6,
        dout_WIDTH => 32)
    port map (
        din0 => mul_ln51_6_fu_475_p0,
        din1 => mul_ln51_6_fu_475_p1,
        dout => mul_ln51_6_fu_475_p2);

    mul_32s_6ns_32_1_1_U49 : component fiat_25519_carry_mul_mul_32s_6ns_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 6,
        dout_WIDTH => 32)
    port map (
        din0 => tmp_3_fu_936_p12,
        din1 => mul_ln51_8_fu_480_p1,
        dout => mul_ln51_8_fu_480_p2);

    mul_32s_6ns_32_1_1_U50 : component fiat_25519_carry_mul_mul_32s_6ns_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 6,
        dout_WIDTH => 32)
    port map (
        din0 => tmp_8_fu_1010_p11,
        din1 => mul_ln51_10_fu_485_p1,
        dout => mul_ln51_10_fu_485_p2);

    mul_32s_6ns_32_1_1_U51 : component fiat_25519_carry_mul_mul_32s_6ns_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 6,
        dout_WIDTH => 32)
    port map (
        din0 => tmp_10_fu_1079_p12,
        din1 => mul_ln51_12_fu_490_p1,
        dout => mul_ln51_12_fu_490_p2);

    mul_32s_6ns_32_1_1_U52 : component fiat_25519_carry_mul_mul_32s_6ns_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 6,
        dout_WIDTH => 32)
    port map (
        din0 => tmp_11_fu_1127_p11,
        din1 => mul_ln51_14_fu_495_p1,
        dout => mul_ln51_14_fu_495_p2);

    mul_32s_7ns_32_1_1_U53 : component fiat_25519_carry_mul_mul_32s_7ns_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 7,
        dout_WIDTH => 32)
    port map (
        din0 => select_ln51_fu_706_p3,
        din1 => mul_ln51_16_fu_500_p1,
        dout => mul_ln51_16_fu_500_p2);

    mul_32s_7ns_32_1_1_U54 : component fiat_25519_carry_mul_mul_32s_7ns_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 7,
        dout_WIDTH => 32)
    port map (
        din0 => select_ln51_2_fu_825_p3,
        din1 => mul_ln51_17_fu_505_p1,
        dout => mul_ln51_17_fu_505_p2);

    mul_32s_7ns_32_1_1_U55 : component fiat_25519_carry_mul_mul_32s_7ns_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 7,
        dout_WIDTH => 32)
    port map (
        din0 => tmp_3_fu_936_p12,
        din1 => mul_ln51_18_fu_510_p1,
        dout => mul_ln51_18_fu_510_p2);

    mul_32s_7ns_32_1_1_U56 : component fiat_25519_carry_mul_mul_32s_7ns_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 7,
        dout_WIDTH => 32)
    port map (
        din0 => tmp_10_fu_1079_p12,
        din1 => mul_ln51_19_fu_515_p1,
        dout => mul_ln51_19_fu_515_p2);

    mul_32s_7ns_32_1_1_U57 : component fiat_25519_carry_mul_mul_32s_7ns_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 7,
        dout_WIDTH => 32)
    port map (
        din0 => tmp_1_fu_631_p12,
        din1 => mul_ln51_20_fu_520_p1,
        dout => mul_ln51_20_fu_520_p2);

    mux_9_4_32_1_1_U58 : component fiat_25519_carry_mul_mux_9_4_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 32,
        din5_WIDTH => 32,
        din6_WIDTH => 32,
        din7_WIDTH => 32,
        din8_WIDTH => 32,
        din9_WIDTH => 4,
        dout_WIDTH => 32)
    port map (
        din0 => arg1_r_reload,
        din1 => ap_const_lv32_0,
        din2 => arg1_r_2_reload,
        din3 => ap_const_lv32_0,
        din4 => arg1_r_4_reload,
        din5 => ap_const_lv32_0,
        din6 => arg1_r_6_reload,
        din7 => ap_const_lv32_0,
        din8 => arg1_r_8_reload,
        din9 => ap_sig_allocacmp_i1_1,
        dout => tmp_fu_601_p11);

    mux_10_4_32_1_1_U59 : component fiat_25519_carry_mul_mux_10_4_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 32,
        din5_WIDTH => 32,
        din6_WIDTH => 32,
        din7_WIDTH => 32,
        din8_WIDTH => 32,
        din9_WIDTH => 32,
        din10_WIDTH => 4,
        dout_WIDTH => 32)
    port map (
        din0 => ap_const_lv32_0,
        din1 => arg2_r_1_reload,
        din2 => ap_const_lv32_0,
        din3 => arg2_r_3_reload,
        din4 => ap_const_lv32_0,
        din5 => arg2_r_5_reload,
        din6 => ap_const_lv32_0,
        din7 => arg2_r_7_reload,
        din8 => ap_const_lv32_0,
        din9 => arg2_r_9_reload,
        din10 => tmp_1_fu_631_p11,
        dout => tmp_1_fu_631_p12);

    mux_9_4_32_1_1_U60 : component fiat_25519_carry_mul_mux_9_4_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 32,
        din5_WIDTH => 32,
        din6_WIDTH => 32,
        din7_WIDTH => 32,
        din8_WIDTH => 32,
        din9_WIDTH => 4,
        dout_WIDTH => 32)
    port map (
        din0 => arg2_r_reload,
        din1 => ap_const_lv32_0,
        din2 => arg2_r_2_reload,
        din3 => ap_const_lv32_0,
        din4 => arg2_r_4_reload,
        din5 => ap_const_lv32_0,
        din6 => arg2_r_6_reload,
        din7 => ap_const_lv32_0,
        din8 => arg2_r_8_reload,
        din9 => tmp_2_fu_664_p10,
        dout => tmp_2_fu_664_p11);

    mux_8_3_32_1_1_U61 : component fiat_25519_carry_mul_mux_8_3_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 32,
        din5_WIDTH => 32,
        din6_WIDTH => 32,
        din7_WIDTH => 32,
        din8_WIDTH => 3,
        dout_WIDTH => 32)
    port map (
        din0 => ap_const_lv32_0,
        din1 => arg2_r_1_reload,
        din2 => ap_const_lv32_0,
        din3 => arg2_r_3_reload,
        din4 => ap_const_lv32_0,
        din5 => arg2_r_5_reload,
        din6 => ap_const_lv32_0,
        din7 => arg2_r_7_reload,
        din8 => tmp_4_fu_722_p9,
        dout => tmp_4_fu_722_p10);

    mux_7_3_32_1_1_U62 : component fiat_25519_carry_mul_mux_7_3_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 32,
        din5_WIDTH => 32,
        din6_WIDTH => 32,
        din7_WIDTH => 3,
        dout_WIDTH => 32)
    port map (
        din0 => arg2_r_reload,
        din1 => ap_const_lv32_0,
        din2 => arg2_r_2_reload,
        din3 => ap_const_lv32_0,
        din4 => arg2_r_4_reload,
        din5 => ap_const_lv32_0,
        din6 => arg2_r_6_reload,
        din7 => tmp_7_fu_779_p8,
        dout => tmp_7_fu_779_p9);

    mux_6_3_32_1_1_U63 : component fiat_25519_carry_mul_mux_6_3_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 32,
        din5_WIDTH => 32,
        din6_WIDTH => 3,
        dout_WIDTH => 32)
    port map (
        din0 => ap_const_lv32_0,
        din1 => arg2_r_1_reload,
        din2 => ap_const_lv32_0,
        din3 => arg2_r_3_reload,
        din4 => ap_const_lv32_0,
        din5 => arg2_r_5_reload,
        din6 => tmp_9_fu_841_p7,
        dout => tmp_9_fu_841_p8);

    mux_5_3_32_1_1_U64 : component fiat_25519_carry_mul_mux_5_3_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 32,
        din5_WIDTH => 3,
        dout_WIDTH => 32)
    port map (
        din0 => arg2_r_reload,
        din1 => ap_const_lv32_0,
        din2 => arg2_r_2_reload,
        din3 => ap_const_lv32_0,
        din4 => arg2_r_4_reload,
        din5 => tmp_s_fu_894_p6,
        dout => tmp_s_fu_894_p7);

    mux_10_4_32_1_1_U65 : component fiat_25519_carry_mul_mux_10_4_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 32,
        din5_WIDTH => 32,
        din6_WIDTH => 32,
        din7_WIDTH => 32,
        din8_WIDTH => 32,
        din9_WIDTH => 32,
        din10_WIDTH => 4,
        dout_WIDTH => 32)
    port map (
        din0 => ap_const_lv32_0,
        din1 => ap_const_lv32_0,
        din2 => ap_const_lv32_0,
        din3 => ap_const_lv32_0,
        din4 => ap_const_lv32_0,
        din5 => arg2_r_5_reload,
        din6 => ap_const_lv32_0,
        din7 => arg2_r_7_reload,
        din8 => ap_const_lv32_0,
        din9 => arg2_r_9_reload,
        din10 => tmp_3_fu_936_p11,
        dout => tmp_3_fu_936_p12);

    mux_4_2_32_1_1_U66 : component fiat_25519_carry_mul_mux_4_2_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 2,
        dout_WIDTH => 32)
    port map (
        din0 => ap_const_lv32_0,
        din1 => arg2_r_1_reload,
        din2 => ap_const_lv32_0,
        din3 => arg2_r_3_reload,
        din4 => tmp_6_fu_970_p5,
        dout => tmp_6_fu_970_p6);

    mux_9_4_32_1_1_U67 : component fiat_25519_carry_mul_mux_9_4_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 32,
        din5_WIDTH => 32,
        din6_WIDTH => 32,
        din7_WIDTH => 32,
        din8_WIDTH => 32,
        din9_WIDTH => 4,
        dout_WIDTH => 32)
    port map (
        din0 => ap_const_lv32_0,
        din1 => ap_const_lv32_0,
        din2 => ap_const_lv32_0,
        din3 => ap_const_lv32_0,
        din4 => arg2_r_4_reload,
        din5 => ap_const_lv32_0,
        din6 => arg2_r_6_reload,
        din7 => ap_const_lv32_0,
        din8 => arg2_r_8_reload,
        din9 => tmp_8_fu_1010_p10,
        dout => tmp_8_fu_1010_p11);

    mux_3_2_32_1_1_U68 : component fiat_25519_carry_mul_mux_3_2_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 2,
        dout_WIDTH => 32)
    port map (
        din0 => arg2_r_reload,
        din1 => ap_const_lv32_0,
        din2 => arg2_r_2_reload,
        din3 => tmp_5_fu_1041_p4,
        dout => tmp_5_fu_1041_p5);

    mux_10_4_32_1_1_U69 : component fiat_25519_carry_mul_mux_10_4_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 32,
        din5_WIDTH => 32,
        din6_WIDTH => 32,
        din7_WIDTH => 32,
        din8_WIDTH => 32,
        din9_WIDTH => 32,
        din10_WIDTH => 4,
        dout_WIDTH => 32)
    port map (
        din0 => ap_const_lv32_0,
        din1 => ap_const_lv32_0,
        din2 => ap_const_lv32_0,
        din3 => arg2_r_3_reload,
        din4 => ap_const_lv32_0,
        din5 => arg2_r_5_reload,
        din6 => ap_const_lv32_0,
        din7 => arg2_r_7_reload,
        din8 => ap_const_lv32_0,
        din9 => arg2_r_9_reload,
        din10 => tmp_10_fu_1079_p11,
        dout => tmp_10_fu_1079_p12);

    mux_9_4_32_1_1_U70 : component fiat_25519_carry_mul_mux_9_4_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 32,
        din5_WIDTH => 32,
        din6_WIDTH => 32,
        din7_WIDTH => 32,
        din8_WIDTH => 32,
        din9_WIDTH => 4,
        dout_WIDTH => 32)
    port map (
        din0 => ap_const_lv32_0,
        din1 => ap_const_lv32_0,
        din2 => arg2_r_2_reload,
        din3 => ap_const_lv32_0,
        din4 => arg2_r_4_reload,
        din5 => ap_const_lv32_0,
        din6 => arg2_r_6_reload,
        din7 => ap_const_lv32_0,
        din8 => arg2_r_8_reload,
        din9 => tmp_11_fu_1127_p10,
        dout => tmp_11_fu_1127_p11);

    mux_9_4_32_1_1_U71 : component fiat_25519_carry_mul_mux_9_4_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 32,
        din5_WIDTH => 32,
        din6_WIDTH => 32,
        din7_WIDTH => 32,
        din8_WIDTH => 32,
        din9_WIDTH => 4,
        dout_WIDTH => 32)
    port map (
        din0 => arg1_r_1_reload,
        din1 => ap_const_lv32_0,
        din2 => arg1_r_3_reload,
        din3 => ap_const_lv32_0,
        din4 => arg1_r_5_reload,
        din5 => ap_const_lv32_0,
        din6 => arg1_r_7_reload,
        din7 => ap_const_lv32_0,
        din8 => arg1_r_9_reload,
        din9 => ap_sig_allocacmp_i1_1,
        dout => tmp_12_fu_1160_p11);

    flow_control_loop_pipe_sequential_init_U : component fiat_25519_carry_mul_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_loop_exit_ready = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    add7133_fu_146_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    add7133_fu_146 <= ap_const_lv64_0;
                elsif ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then 
                    add7133_fu_146 <= add_ln55_1_fu_1352_p2;
                end if;
            end if; 
        end if;
    end process;

    empty_22_fu_154_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    empty_22_fu_154 <= ap_const_lv64_0;
                elsif ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then 
                    empty_22_fu_154 <= add_ln55_5_fu_1380_p2;
                end if;
            end if; 
        end if;
    end process;

    empty_23_fu_158_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    empty_23_fu_158 <= ap_const_lv64_0;
                elsif ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then 
                    empty_23_fu_158 <= add_ln55_7_fu_1396_p2;
                end if;
            end if; 
        end if;
    end process;

    empty_24_fu_162_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    empty_24_fu_162 <= ap_const_lv64_0;
                elsif ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then 
                    empty_24_fu_162 <= add_ln55_9_fu_1408_p2;
                end if;
            end if; 
        end if;
    end process;

    empty_25_fu_166_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    empty_25_fu_166 <= ap_const_lv64_0;
                elsif ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then 
                    empty_25_fu_166 <= add_ln55_11_fu_1424_p2;
                end if;
            end if; 
        end if;
    end process;

    empty_26_fu_170_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    empty_26_fu_170 <= ap_const_lv64_0;
                elsif ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then 
                    empty_26_fu_170 <= add_ln55_13_fu_1436_p2;
                end if;
            end if; 
        end if;
    end process;

    empty_27_fu_174_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    empty_27_fu_174 <= ap_const_lv64_0;
                elsif ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then 
                    empty_27_fu_174 <= add_ln55_15_fu_1452_p2;
                end if;
            end if; 
        end if;
    end process;

    empty_28_fu_178_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    empty_28_fu_178 <= ap_const_lv64_0;
                elsif ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then 
                    empty_28_fu_178 <= add_ln55_17_fu_1464_p2;
                end if;
            end if; 
        end if;
    end process;

    empty_29_fu_182_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    empty_29_fu_182 <= ap_const_lv64_0;
                elsif ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then 
                    empty_29_fu_182 <= add_ln51_1_fu_1480_p2;
                end if;
            end if; 
        end if;
    end process;

    empty_fu_150_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    empty_fu_150 <= ap_const_lv64_0;
                elsif ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then 
                    empty_fu_150 <= add_ln55_3_fu_1368_p2;
                end if;
            end if; 
        end if;
    end process;

    i1_fu_186_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln35_fu_583_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    i1_fu_186 <= add_ln49_fu_688_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    i1_fu_186 <= ap_const_lv4_0;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln35_fu_583_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                mul_ln51_20_reg_1746 <= mul_ln51_20_fu_520_p2;
                select_ln49_10_reg_1736 <= select_ln49_10_fu_1218_p3;
                select_ln49_11_reg_1741 <= select_ln49_11_fu_1232_p3;
                select_ln49_1_reg_1686 <= select_ln49_1_fu_799_p3;
                select_ln49_2_reg_1691 <= select_ln49_2_fu_859_p3;
                select_ln49_3_reg_1696 <= select_ln49_3_fu_910_p3;
                select_ln49_4_reg_1701 <= select_ln49_4_fu_984_p3;
                select_ln49_5_reg_1706 <= select_ln49_5_fu_1053_p3;
                select_ln49_6_reg_1711 <= select_ln49_6_fu_1107_p3;
                select_ln49_7_reg_1716 <= select_ln49_7_fu_1152_p3;
                select_ln49_8_reg_1726 <= select_ln49_8_fu_1190_p3;
                select_ln49_9_reg_1731 <= select_ln49_9_fu_1204_p3;
                select_ln49_reg_1681 <= select_ln49_fu_744_p3;
                tmp_12_reg_1721 <= tmp_12_fu_1160_p11;
                tmp_1_reg_1671 <= tmp_1_fu_631_p12;
                tmp_2_reg_1676 <= tmp_2_fu_664_p11;
                tmp_reg_1666 <= tmp_fu_601_p11;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add7133_out <= add7133_fu_146;

    add7133_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln35_fu_583_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln35_fu_583_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            add7133_out_ap_vld <= ap_const_logic_1;
        else 
            add7133_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    add_ln49_1_fu_752_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_i1_1) + unsigned(ap_const_lv4_3));
    add_ln49_2_fu_807_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_i1_1) + unsigned(ap_const_lv4_4));
    add_ln49_3_fu_867_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_i1_1) + unsigned(ap_const_lv4_5));
    add_ln49_4_fu_918_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_i1_1) + unsigned(ap_const_lv4_6));
    add_ln49_5_fu_992_p2 <= std_logic_vector(unsigned(zext_ln35_fu_589_p1) + unsigned(ap_const_lv5_7));
    add_ln49_6_fu_1061_p2 <= std_logic_vector(unsigned(zext_ln35_fu_589_p1) + unsigned(ap_const_lv5_8));
    add_ln49_fu_688_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_i1_1) + unsigned(ap_const_lv4_2));
    add_ln51_1_fu_1480_p2 <= std_logic_vector(unsigned(empty_29_fu_182) + unsigned(add_ln51_fu_1474_p2));
    add_ln51_fu_1474_p2 <= std_logic_vector(unsigned(mul_ln51_21_fu_456_p2) + unsigned(mul_ln51_15_fu_416_p2));
    add_ln55_10_fu_1418_p2 <= std_logic_vector(unsigned(mul_ln55_7_fu_440_p2) + unsigned(mul_ln51_7_fu_400_p2));
    add_ln55_11_fu_1424_p2 <= std_logic_vector(unsigned(empty_25_fu_166) + unsigned(add_ln55_10_fu_1418_p2));
    add_ln55_12_fu_1430_p2 <= std_logic_vector(unsigned(mul_ln55_8_fu_444_p2) + unsigned(mul_ln51_9_fu_404_p2));
    add_ln55_13_fu_1436_p2 <= std_logic_vector(unsigned(empty_26_fu_170) + unsigned(add_ln55_12_fu_1430_p2));
    add_ln55_14_fu_1446_p2 <= std_logic_vector(unsigned(mul_ln55_9_fu_448_p2) + unsigned(mul_ln51_11_fu_408_p2));
    add_ln55_15_fu_1452_p2 <= std_logic_vector(unsigned(empty_27_fu_174) + unsigned(add_ln55_14_fu_1446_p2));
    add_ln55_16_fu_1458_p2 <= std_logic_vector(unsigned(mul_ln55_10_fu_452_p2) + unsigned(mul_ln51_13_fu_412_p2));
    add_ln55_17_fu_1464_p2 <= std_logic_vector(unsigned(empty_28_fu_178) + unsigned(add_ln55_16_fu_1458_p2));
    add_ln55_1_fu_1352_p2 <= std_logic_vector(unsigned(add7133_fu_146) + unsigned(add_ln55_fu_1346_p2));
    add_ln55_2_fu_1362_p2 <= std_logic_vector(unsigned(mul_ln55_3_fu_424_p2) + unsigned(mul_ln55_1_fu_384_p2));
    add_ln55_3_fu_1368_p2 <= std_logic_vector(unsigned(empty_fu_150) + unsigned(add_ln55_2_fu_1362_p2));
    add_ln55_4_fu_1374_p2 <= std_logic_vector(unsigned(mul_ln55_4_fu_428_p2) + unsigned(mul_ln51_1_fu_388_p2));
    add_ln55_5_fu_1380_p2 <= std_logic_vector(unsigned(empty_22_fu_154) + unsigned(add_ln55_4_fu_1374_p2));
    add_ln55_6_fu_1390_p2 <= std_logic_vector(unsigned(mul_ln55_5_fu_432_p2) + unsigned(mul_ln51_3_fu_392_p2));
    add_ln55_7_fu_1396_p2 <= std_logic_vector(unsigned(empty_23_fu_158) + unsigned(add_ln55_6_fu_1390_p2));
    add_ln55_8_fu_1402_p2 <= std_logic_vector(unsigned(mul_ln55_6_fu_436_p2) + unsigned(mul_ln51_5_fu_396_p2));
    add_ln55_9_fu_1408_p2 <= std_logic_vector(unsigned(empty_24_fu_162) + unsigned(add_ln55_8_fu_1402_p2));
    add_ln55_fu_1346_p2 <= std_logic_vector(unsigned(mul_ln55_2_fu_420_p2) + unsigned(mul_ln55_fu_380_p2));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_01001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, icmp_ln35_fu_583_p2)
    begin
        if (((icmp_ln35_fu_583_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, ap_loop_exit_ready, ap_done_reg)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_i1_1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_loop_init, i1_fu_186)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
            ap_sig_allocacmp_i1_1 <= ap_const_lv4_0;
        else 
            ap_sig_allocacmp_i1_1 <= i1_fu_186;
        end if; 
    end process;

    icmp_ln35_fu_583_p2 <= "1" when (unsigned(ap_sig_allocacmp_i1_1) < unsigned(ap_const_lv4_A)) else "0";
    icmp_ln49_1_fu_758_p2 <= "1" when (unsigned(add_ln49_1_fu_752_p2) > unsigned(ap_const_lv4_9)) else "0";
    icmp_ln49_2_fu_813_p2 <= "1" when (unsigned(add_ln49_2_fu_807_p2) > unsigned(ap_const_lv4_9)) else "0";
    icmp_ln49_3_fu_873_p2 <= "1" when (unsigned(add_ln49_3_fu_867_p2) > unsigned(ap_const_lv4_9)) else "0";
    icmp_ln49_4_fu_924_p2 <= "1" when (unsigned(add_ln49_4_fu_918_p2) > unsigned(ap_const_lv4_9)) else "0";
    icmp_ln49_5_fu_998_p2 <= "1" when (unsigned(add_ln49_5_fu_992_p2) > unsigned(ap_const_lv5_9)) else "0";
    icmp_ln49_6_fu_1067_p2 <= "1" when (unsigned(add_ln49_6_fu_1061_p2) > unsigned(ap_const_lv5_9)) else "0";
    icmp_ln49_7_fu_1115_p2 <= "0" when (ap_sig_allocacmp_i1_1 = ap_const_lv4_0) else "1";
    icmp_ln49_fu_694_p2 <= "1" when (unsigned(add_ln49_fu_688_p2) > unsigned(ap_const_lv4_9)) else "0";
    icmp_ln51_1_fu_819_p2 <= "1" when (ap_sig_allocacmp_i1_1 = ap_const_lv4_6) else "0";
    icmp_ln51_fu_700_p2 <= "1" when (ap_sig_allocacmp_i1_1 = ap_const_lv4_8) else "0";
    mul_ln51_10_fu_485_p1 <= ap_const_lv32_13(6 - 1 downto 0);
    mul_ln51_11_fu_408_p0 <= zext_ln51_5_fu_1319_p1(32 - 1 downto 0);
    mul_ln51_11_fu_408_p1 <= zext_ln55_fu_1275_p1(32 - 1 downto 0);
    mul_ln51_12_fu_490_p1 <= ap_const_lv32_13(6 - 1 downto 0);
    mul_ln51_13_fu_412_p0 <= mul_ln51_13_fu_412_p00(32 - 1 downto 0);
    mul_ln51_13_fu_412_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln49_6_reg_1711),64));
    mul_ln51_13_fu_412_p1 <= zext_ln55_fu_1275_p1(32 - 1 downto 0);
    mul_ln51_14_fu_495_p1 <= ap_const_lv32_13(6 - 1 downto 0);
    mul_ln51_15_fu_416_p0 <= zext_ln51_7_fu_1328_p1(32 - 1 downto 0);
    mul_ln51_15_fu_416_p1 <= zext_ln55_fu_1275_p1(32 - 1 downto 0);
    mul_ln51_16_fu_500_p1 <= ap_const_lv32_26(7 - 1 downto 0);
    mul_ln51_17_fu_505_p1 <= ap_const_lv32_26(7 - 1 downto 0);
    mul_ln51_18_fu_510_p1 <= ap_const_lv32_26(7 - 1 downto 0);
    mul_ln51_19_fu_515_p1 <= ap_const_lv32_26(7 - 1 downto 0);
    mul_ln51_1_fu_388_p0 <= mul_ln51_1_fu_388_p00(32 - 1 downto 0);
    mul_ln51_1_fu_388_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln49_reg_1681),64));
    mul_ln51_1_fu_388_p1 <= zext_ln55_fu_1275_p1(32 - 1 downto 0);
    mul_ln51_20_fu_520_p1 <= ap_const_lv32_26(7 - 1 downto 0);
    mul_ln51_21_fu_456_p0 <= zext_ln55_3_fu_1333_p1(32 - 1 downto 0);
    mul_ln51_21_fu_456_p1 <= mul_ln51_21_fu_456_p10(32 - 1 downto 0);
    mul_ln51_21_fu_456_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mul_ln51_20_reg_1746),64));
    mul_ln51_2_fu_465_p0 <= 
        arg2_r_8_reload when (icmp_ln51_fu_700_p2(0) = '1') else 
        arg2_r_reload;
    mul_ln51_2_fu_465_p1 <= ap_const_lv32_13(6 - 1 downto 0);
    mul_ln51_3_fu_392_p0 <= zext_ln51_1_fu_1301_p1(32 - 1 downto 0);
    mul_ln51_3_fu_392_p1 <= zext_ln55_fu_1275_p1(32 - 1 downto 0);
    mul_ln51_4_fu_470_p1 <= ap_const_lv32_13(6 - 1 downto 0);
    mul_ln51_5_fu_396_p0 <= mul_ln51_5_fu_396_p00(32 - 1 downto 0);
    mul_ln51_5_fu_396_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln49_2_reg_1691),64));
    mul_ln51_5_fu_396_p1 <= zext_ln55_fu_1275_p1(32 - 1 downto 0);
    mul_ln51_6_fu_475_p0 <= 
        arg2_r_8_reload when (icmp_ln51_1_fu_819_p2(0) = '1') else 
        arg2_r_6_reload;
    mul_ln51_6_fu_475_p1 <= ap_const_lv32_13(6 - 1 downto 0);
    mul_ln51_7_fu_400_p0 <= zext_ln51_3_fu_1310_p1(32 - 1 downto 0);
    mul_ln51_7_fu_400_p1 <= zext_ln55_fu_1275_p1(32 - 1 downto 0);
    mul_ln51_8_fu_480_p1 <= ap_const_lv32_13(6 - 1 downto 0);
    mul_ln51_9_fu_404_p0 <= mul_ln51_9_fu_404_p00(32 - 1 downto 0);
    mul_ln51_9_fu_404_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln49_4_reg_1701),64));
    mul_ln51_9_fu_404_p1 <= zext_ln55_fu_1275_p1(32 - 1 downto 0);
    mul_ln51_fu_460_p1 <= ap_const_lv32_13(6 - 1 downto 0);
    mul_ln55_10_fu_452_p0 <= zext_ln51_7_fu_1328_p1(32 - 1 downto 0);
    mul_ln55_10_fu_452_p1 <= zext_ln55_3_fu_1333_p1(32 - 1 downto 0);
    mul_ln55_1_fu_384_p0 <= zext_ln55_2_fu_1292_p1(32 - 1 downto 0);
    mul_ln55_1_fu_384_p1 <= zext_ln55_fu_1275_p1(32 - 1 downto 0);
    mul_ln55_2_fu_420_p0 <= zext_ln55_3_fu_1333_p1(32 - 1 downto 0);
    mul_ln55_2_fu_420_p1 <= zext_ln55_2_fu_1292_p1(32 - 1 downto 0);
    mul_ln55_3_fu_424_p0 <= mul_ln55_3_fu_424_p00(32 - 1 downto 0);
    mul_ln55_3_fu_424_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln49_8_reg_1726),64));
    mul_ln55_3_fu_424_p1 <= zext_ln55_3_fu_1333_p1(32 - 1 downto 0);
    mul_ln55_4_fu_428_p0 <= zext_ln51_1_fu_1301_p1(32 - 1 downto 0);
    mul_ln55_4_fu_428_p1 <= zext_ln55_3_fu_1333_p1(32 - 1 downto 0);
    mul_ln55_5_fu_432_p0 <= mul_ln55_5_fu_432_p00(32 - 1 downto 0);
    mul_ln55_5_fu_432_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln49_9_reg_1731),64));
    mul_ln55_5_fu_432_p1 <= zext_ln55_3_fu_1333_p1(32 - 1 downto 0);
    mul_ln55_6_fu_436_p0 <= zext_ln51_3_fu_1310_p1(32 - 1 downto 0);
    mul_ln55_6_fu_436_p1 <= zext_ln55_3_fu_1333_p1(32 - 1 downto 0);
    mul_ln55_7_fu_440_p0 <= mul_ln55_7_fu_440_p00(32 - 1 downto 0);
    mul_ln55_7_fu_440_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln49_10_reg_1736),64));
    mul_ln55_7_fu_440_p1 <= zext_ln55_3_fu_1333_p1(32 - 1 downto 0);
    mul_ln55_8_fu_444_p0 <= zext_ln51_5_fu_1319_p1(32 - 1 downto 0);
    mul_ln55_8_fu_444_p1 <= zext_ln55_3_fu_1333_p1(32 - 1 downto 0);
    mul_ln55_9_fu_448_p0 <= mul_ln55_9_fu_448_p00(32 - 1 downto 0);
    mul_ln55_9_fu_448_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln49_11_reg_1741),64));
    mul_ln55_9_fu_448_p1 <= zext_ln55_3_fu_1333_p1(32 - 1 downto 0);
    mul_ln55_fu_380_p0 <= mul_ln55_fu_380_p00(32 - 1 downto 0);
    mul_ln55_fu_380_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_1_reg_1671),64));
    mul_ln55_fu_380_p1 <= zext_ln55_fu_1275_p1(32 - 1 downto 0);
    p_out <= empty_29_fu_182;
    p_out1 <= empty_28_fu_178;

    p_out1_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln35_fu_583_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln35_fu_583_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_out1_ap_vld <= ap_const_logic_1;
        else 
            p_out1_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_out2 <= empty_27_fu_174;

    p_out2_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln35_fu_583_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln35_fu_583_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_out2_ap_vld <= ap_const_logic_1;
        else 
            p_out2_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_out3 <= empty_26_fu_170;

    p_out3_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln35_fu_583_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln35_fu_583_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_out3_ap_vld <= ap_const_logic_1;
        else 
            p_out3_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_out4 <= empty_25_fu_166;

    p_out4_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln35_fu_583_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln35_fu_583_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_out4_ap_vld <= ap_const_logic_1;
        else 
            p_out4_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_out5 <= empty_24_fu_162;

    p_out5_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln35_fu_583_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln35_fu_583_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_out5_ap_vld <= ap_const_logic_1;
        else 
            p_out5_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_out6 <= empty_23_fu_158;

    p_out6_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln35_fu_583_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln35_fu_583_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_out6_ap_vld <= ap_const_logic_1;
        else 
            p_out6_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_out7 <= empty_22_fu_154;

    p_out7_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln35_fu_583_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln35_fu_583_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_out7_ap_vld <= ap_const_logic_1;
        else 
            p_out7_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_out8 <= empty_fu_150;

    p_out8_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln35_fu_583_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln35_fu_583_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_out8_ap_vld <= ap_const_logic_1;
        else 
            p_out8_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    p_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln35_fu_583_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln35_fu_583_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_out_ap_vld <= ap_const_logic_1;
        else 
            p_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    select_ln49_10_fu_1218_p3 <= 
        mul_ln51_18_fu_510_p2 when (icmp_ln49_4_fu_924_p2(0) = '1') else 
        shl_ln55_2_fu_1212_p2;
    select_ln49_11_fu_1232_p3 <= 
        mul_ln51_19_fu_515_p2 when (icmp_ln49_6_fu_1067_p2(0) = '1') else 
        shl_ln55_3_fu_1226_p2;
    select_ln49_1_fu_799_p3 <= 
        mul_ln51_2_fu_465_p2 when (icmp_ln49_1_fu_758_p2(0) = '1') else 
        tmp_7_fu_779_p9;
    select_ln49_2_fu_859_p3 <= 
        mul_ln51_4_fu_470_p2 when (icmp_ln49_2_fu_813_p2(0) = '1') else 
        tmp_9_fu_841_p8;
    select_ln49_3_fu_910_p3 <= 
        mul_ln51_6_fu_475_p2 when (icmp_ln49_3_fu_873_p2(0) = '1') else 
        tmp_s_fu_894_p7;
    select_ln49_4_fu_984_p3 <= 
        mul_ln51_8_fu_480_p2 when (icmp_ln49_4_fu_924_p2(0) = '1') else 
        tmp_6_fu_970_p6;
    select_ln49_5_fu_1053_p3 <= 
        mul_ln51_10_fu_485_p2 when (icmp_ln49_5_fu_998_p2(0) = '1') else 
        tmp_5_fu_1041_p5;
    select_ln49_6_fu_1107_p3 <= 
        mul_ln51_12_fu_490_p2 when (icmp_ln49_6_fu_1067_p2(0) = '1') else 
        select_ln51_fu_706_p3;
    select_ln49_7_fu_1152_p3 <= 
        mul_ln51_14_fu_495_p2 when (icmp_ln49_7_fu_1115_p2(0) = '1') else 
        arg2_r_reload;
    select_ln49_8_fu_1190_p3 <= 
        mul_ln51_16_fu_500_p2 when (icmp_ln49_fu_694_p2(0) = '1') else 
        shl_ln55_fu_1184_p2;
    select_ln49_9_fu_1204_p3 <= 
        mul_ln51_17_fu_505_p2 when (icmp_ln49_2_fu_813_p2(0) = '1') else 
        shl_ln55_1_fu_1198_p2;
    select_ln49_fu_744_p3 <= 
        mul_ln51_fu_460_p2 when (icmp_ln49_fu_694_p2(0) = '1') else 
        tmp_4_fu_722_p10;
    select_ln51_2_fu_825_p3 <= 
        arg2_r_9_reload when (icmp_ln51_1_fu_819_p2(0) = '1') else 
        arg2_r_7_reload;
    select_ln51_fu_706_p3 <= 
        arg2_r_9_reload when (icmp_ln51_fu_700_p2(0) = '1') else 
        arg2_r_1_reload;
    shl_ln55_1_fu_1198_p2 <= std_logic_vector(shift_left(unsigned(tmp_9_fu_841_p8),to_integer(unsigned('0' & ap_const_lv32_1(31-1 downto 0)))));
    shl_ln55_2_fu_1212_p2 <= std_logic_vector(shift_left(unsigned(tmp_6_fu_970_p6),to_integer(unsigned('0' & ap_const_lv32_1(31-1 downto 0)))));
    shl_ln55_3_fu_1226_p2 <= std_logic_vector(shift_left(unsigned(select_ln51_fu_706_p3),to_integer(unsigned('0' & ap_const_lv32_1(31-1 downto 0)))));
    shl_ln55_fu_1184_p2 <= std_logic_vector(shift_left(unsigned(tmp_4_fu_722_p10),to_integer(unsigned('0' & ap_const_lv32_1(31-1 downto 0)))));
    tmp_10_fu_1079_p11 <= std_logic_vector(signed(ap_const_lv4_B) - signed(ap_sig_allocacmp_i1_1));
    tmp_11_fu_1127_p10 <= std_logic_vector(signed(ap_const_lv4_A) - signed(ap_sig_allocacmp_i1_1));
    tmp_1_fu_631_p11 <= std_logic_vector(signed(ap_const_lv4_9) - signed(ap_sig_allocacmp_i1_1));
    tmp_2_fu_664_p10 <= std_logic_vector(signed(ap_const_lv4_8) - signed(ap_sig_allocacmp_i1_1));
    tmp_3_fu_936_p11 <= std_logic_vector(signed(ap_const_lv4_D) - signed(ap_sig_allocacmp_i1_1));
    tmp_4_fu_722_p9 <= (trunc_ln35_1_fu_597_p1 xor ap_const_lv3_7);
    tmp_5_fu_1041_p4 <= std_logic_vector(signed(ap_const_lv2_2) - signed(trunc_ln35_fu_593_p1));
    tmp_6_fu_970_p5 <= (trunc_ln35_fu_593_p1 xor ap_const_lv2_3);
    tmp_7_fu_779_p8 <= std_logic_vector(signed(ap_const_lv3_6) - signed(trunc_ln35_1_fu_597_p1));
    tmp_8_fu_1010_p10 <= std_logic_vector(signed(ap_const_lv4_C) - signed(ap_sig_allocacmp_i1_1));
    tmp_9_fu_841_p7 <= std_logic_vector(signed(ap_const_lv3_5) - signed(trunc_ln35_1_fu_597_p1));
    tmp_s_fu_894_p6 <= std_logic_vector(signed(ap_const_lv3_4) - signed(trunc_ln35_1_fu_597_p1));
    trunc_ln35_1_fu_597_p1 <= ap_sig_allocacmp_i1_1(3 - 1 downto 0);
    trunc_ln35_fu_593_p1 <= ap_sig_allocacmp_i1_1(2 - 1 downto 0);
    zext_ln35_fu_589_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_sig_allocacmp_i1_1),5));
    zext_ln51_1_fu_1301_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln49_1_reg_1686),64));
    zext_ln51_3_fu_1310_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln49_3_reg_1696),64));
    zext_ln51_5_fu_1319_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln49_5_reg_1706),64));
    zext_ln51_7_fu_1328_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln49_7_reg_1716),64));
    zext_ln55_2_fu_1292_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_2_reg_1676),64));
    zext_ln55_3_fu_1333_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_12_reg_1721),64));
    zext_ln55_fu_1275_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_reg_1666),64));
end behav;
