<!-- This comment will put IE 6, 7 and 8 in quirks mode -->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>gem5: Member List</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javaScript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body onload='searchBox.OnSelectItem(0);'>
<!-- Generated by Doxygen 1.6.1 -->
<script type="text/javascript"><!--
var searchBox = new SearchBox("searchBox", "search",false,'Search');
--></script>
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li class="current"><a href="annotated.html"><span>Classes</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <img id="MSearchSelect" src="search/search.png"
             onmouseover="return searchBox.OnSearchSelectShow()"
             onmouseout="return searchBox.OnSearchSelectHide()"
             alt=""/>
        <input type="text" id="MSearchField" value="Search" accesskey="S"
             onfocus="searchBox.OnSearchFieldFocus(true)" 
             onblur="searchBox.OnSearchFieldFocus(false)" 
             onkeyup="searchBox.OnSearchFieldChange(event)"/>
        <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
        </div>
      </li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="annotated.html"><span>Class&nbsp;List</span></a></li>
      <li><a href="classes.html"><span>Class&nbsp;Index</span></a></li>
      <li><a href="hierarchy.html"><span>Class&nbsp;Hierarchy</span></a></li>
      <li><a href="functions.html"><span>Class&nbsp;Members</span></a></li>
    </ul>
  </div>
</div>
<div class="contents">
<h1>AtomicSimpleCPU Member List</h1>This is the complete list of members for <a class="el" href="classAtomicSimpleCPU.html">AtomicSimpleCPU</a>, including all inherited members.<table>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a10a9927ef33b83d6cd4dbb90f2862181">_status</a></td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td><code> [protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classAtomicSimpleCPU.html#a3ad9a50732288ff46e3bb1a6c4dc1090">activateContext</a>(ThreadID thread_num)</td><td><a class="el" href="classAtomicSimpleCPU.html">AtomicSimpleCPU</a></td><td><code> [virtual]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#afc76c2294665f501521339e45c92237a">advancePC</a>(const Fault &amp;fault)</td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a91aeed1286948ff8cf809400404a4bbb">armMonitor</a>(Addr address)</td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td><code> [inline, virtual]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classAtomicSimpleCPU.html#a7316bea4bcc46803a8665d2b60c56cc3">AtomicSimpleCPU</a>(AtomicSimpleCPUParams *params)</td><td><a class="el" href="classAtomicSimpleCPU.html">AtomicSimpleCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a6cbe27af7326aeeb9053eb9c1dcfc680">BaseSimpleCPU</a>(BaseSimpleCPUParams *params)</td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a5b535e43e7f2c9459c5d600e91e81ca1">branchPred</a></td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td><code> [protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a7ed25bd0fdebbf88284381ec589e8988">CCReg</a> typedef</td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td><code> [protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#aacbd50a6bd42f585916eb8b39b939616">checker</a></td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a3e4cbf8767e698f193906151e081bedd">checkForInterrupts</a>()</td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a4b78450067adf34604e4059d614ce18a">checkPcEventQueue</a>()</td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td><code> [inline, protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a2c520e5668a379e4c7dc05cc03127001">countInst</a>()</td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a8af43f60ab6366f768575def72a813d0">curMacroStaticInst</a></td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a8bfe7f75498271dfe7323d2ac6b55938">curStaticInst</a></td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classAtomicSimpleCPU.html#a34d4f70c5792b45e2a6210ef9de99d8b">data_read_req</a></td><td><a class="el" href="classAtomicSimpleCPU.html">AtomicSimpleCPU</a></td><td><code> [private]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classAtomicSimpleCPU.html#ad536354f472689d58359e5182c6091a5">data_write_req</a></td><td><a class="el" href="classAtomicSimpleCPU.html">AtomicSimpleCPU</a></td><td><code> [private]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#ae14bdcb5f42150a99d0513e0e10e91e6">dbg_vtophys</a>(Addr addr)</td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classAtomicSimpleCPU.html#a42f64c0d18992606b34c59a70c1fc9a6">dcache_access</a></td><td><a class="el" href="classAtomicSimpleCPU.html">AtomicSimpleCPU</a></td><td><code> [private]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classAtomicSimpleCPU.html#a547478889037038166417a298d5cf430">dcache_latency</a></td><td><a class="el" href="classAtomicSimpleCPU.html">AtomicSimpleCPU</a></td><td><code> [private]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classAtomicSimpleCPU.html#af419ac9474d5e95ef0a431fa744676c0">dcachePort</a></td><td><a class="el" href="classAtomicSimpleCPU.html">AtomicSimpleCPU</a></td><td><code> [private]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a11b0e96158af07c6e2edfe028774238ca308562041789795b2d147e312bcc8ad2">DcacheRetry</a> enum value</td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td><code> [protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#ae6b1258deb670c827fd19ef71b1d9b9a">dcacheStallCycles</a></td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a11b0e96158af07c6e2edfe028774238ca88acfb70dd3d2bf3c5312aa1603c51d5">DcacheWaitResponse</a> enum value</td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td><code> [protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a11b0e96158af07c6e2edfe028774238ca7ed6f8b9511312fe416e75c40129225e">DcacheWaitSwitch</a> enum value</td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td><code> [protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a37a86d0fa2fa72cd5e9d90be668d9331">demapDataPage</a>(Addr vaddr, uint64_t asn)</td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a66e58d196260a49f9abf5d7257c9b4f7">demapInstPage</a>(Addr vaddr, uint64_t asn)</td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a5471e77178135f9327d6319e2a1e6273">demapPage</a>(Addr vaddr, uint64_t asn)</td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td><code> [inline, virtual]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classAtomicSimpleCPU.html#a6f20147a988b52486dc767dc9d33768b">drain</a>(DrainManager *drain_manager)</td><td><a class="el" href="classAtomicSimpleCPU.html">AtomicSimpleCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classAtomicSimpleCPU.html#ae5c6d8831532d01a7052c894cc38bd60">drain_manager</a></td><td><a class="el" href="classAtomicSimpleCPU.html">AtomicSimpleCPU</a></td><td><code> [private]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classAtomicSimpleCPU.html#ae0fab37c7489e08f7f6def573d58e60d">drainResume</a>()</td><td><a class="el" href="classAtomicSimpleCPU.html">AtomicSimpleCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a11b0e96158af07c6e2edfe028774238ca4e90a1dadb40a968915e9ba0e0f3408b">DTBWaitResponse</a> enum value</td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td><code> [protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classAtomicSimpleCPU.html#a2617122e0bc6eac8d5fb651d4c506f64">fastmem</a></td><td><a class="el" href="classAtomicSimpleCPU.html">AtomicSimpleCPU</a></td><td><code> [private]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a11b0e96158af07c6e2edfe028774238ca44febafa688e82a2b504a9915a9a9783">Faulting</a> enum value</td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td><code> [protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#afb57c61efa50fcc79e5c1c1d67e19e11">fetchOffset</a></td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#acfacb4ae6b43c26bb737641936aeffb0">FloatReg</a> typedef</td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td><code> [protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#ac49ab3d8c89f16f646cd0e906455cfa3">FloatRegBits</a> typedef</td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td><code> [protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classAtomicSimpleCPU.html#a74b4302b30cf482a755d20b22d5db5b6">fraccpu</a></td><td><a class="el" href="classAtomicSimpleCPU.html">AtomicSimpleCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a91b611557b0be1d25d2ad4eb889c4da0">getAddrMonitor</a>()</td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td><code> [inline, virtual]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classAtomicSimpleCPU.html#aaedf5a9b9db5a4b1e0db397b3e4973ea">getDataPort</a>()</td><td><a class="el" href="classAtomicSimpleCPU.html">AtomicSimpleCPU</a></td><td><code> [inline, protected, virtual]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a89b954a9a8a432dfc6210696c6818734">getEA</a>() const </td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td><code> [inline, virtual]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classAtomicSimpleCPU.html#ae9b5c433eab2058712778b3f1d109447">getInstPort</a>()</td><td><a class="el" href="classAtomicSimpleCPU.html">AtomicSimpleCPU</a></td><td><code> [inline, protected, virtual]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#ad6d1ed581e51d87edbc7472ab88addd4">haltContext</a>(ThreadID thread_num)</td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td><code> [virtual]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a3a8e3261f4ea3a1fd3841a237f7c03f5">hwrei</a>()</td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td><code> [inline, virtual]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classAtomicSimpleCPU.html#aa8a2cde648e8f9343a32795bcba5d65f">icachePort</a></td><td><a class="el" href="classAtomicSimpleCPU.html">AtomicSimpleCPU</a></td><td><code> [private]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a11b0e96158af07c6e2edfe028774238caa7496511aa8e1d7e460bc897e01f5b79">IcacheRetry</a> enum value</td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td><code> [protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#ad77c1de1fb7c9215616064010b90884c">icacheStallCycles</a></td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a11b0e96158af07c6e2edfe028774238ca4bd34dc9a46a8fd926a6ef60e5cec13a">IcacheWaitResponse</a> enum value</td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td><code> [protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a11b0e96158af07c6e2edfe028774238ca06e3061ff50abdc4f3edb3bb0d9ba3b6">IcacheWaitSwitch</a> enum value</td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td><code> [protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a11b0e96158af07c6e2edfe028774238cafae0269c6164fdb111af106f09539323">Idle</a> enum value</td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td><code> [protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a68ca2081a99bf8cb1dfd4415917f931a">idleFraction</a></td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classAtomicSimpleCPU.html#ab1d4eecb4d4fad5a281b799a23dd315b">ifetch_req</a></td><td><a class="el" href="classAtomicSimpleCPU.html">AtomicSimpleCPU</a></td><td><code> [private]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classAtomicSimpleCPU.html#af1da6be8b3f4a28784a719f233656f7f">init</a>()</td><td><a class="el" href="classAtomicSimpleCPU.html">AtomicSimpleCPU</a></td><td><code> [virtual]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a1fc11d911f6b8a1308324e86f81a9d24">inst</a></td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a958055154e09fbc02ccb8190c3b885c5">instAddr</a>()</td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#ae086a30968c555e2843fbea5957346db">interval_stats</a></td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classExecContext.html#a1f0aa3b95dbc46b5c7db06180eba5c82">IntReg</a> typedef</td><td><a class="el" href="classExecContext.html">ExecContext</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classAtomicSimpleCPU.html#a843bc3d42726df6316902cfcbce7af1e">isDrained</a>()</td><td><a class="el" href="classAtomicSimpleCPU.html">AtomicSimpleCPU</a></td><td><code> [inline, private]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a11b0e96158af07c6e2edfe028774238cad1cc4e6177194e6ec880aa5ab52292c1">ITBWaitResponse</a> enum value</td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td><code> [protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a0bdd58c0fe479d88ab4f4c9ab523af24">lastDcacheStall</a></td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a739bb5beeeebfab6bb035432760258e6">lastIcacheStall</a></td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classAtomicSimpleCPU.html#a31dcb20025a91e42a4ae233e30e71854">locked</a></td><td><a class="el" href="classAtomicSimpleCPU.html">AtomicSimpleCPU</a></td><td><code> [private]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a318985967fa29a6d519e133ba2a205d0">microPC</a>()</td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#aa75350fd48bf9f3690d00e06f5c0cfc8">MiscReg</a> typedef</td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td><code> [protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#af0600e1035bb6f622d68064f3bad925b">mwait</a>(PacketPtr pkt)</td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td><code> [inline, virtual]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#ac9424f5496cc3ac0f5e84effaef17d09">mwaitAtomic</a>(ThreadContext *tc)</td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td><code> [inline, virtual]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a55c758e5062219839e7d09a584bd1ea0">nextInstAddr</a>()</td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#aaf55ab0bb573e20c49c80ad8310a1214">notIdleFraction</a></td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#afc7411176220fa63a9860d571fcb4f1e">numBranches</a></td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a833ed3e18c21d219934dfff0aedfb890">numBranchMispred</a></td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#ab595129bb527284dfe4f9c1c6cb5af8c">numBusyCycles</a></td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a7b93383a26942fde16504e3064587eb4">numCallsReturns</a></td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#ae9cb5377e827ff3d80c601c9f7453613">numCCRegReads</a></td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#aac436055ad76b1adfdfdd55eb4f922a2">numCCRegWrites</a></td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#af8fec9bfa83e2c08e6c4aa0701a9786b">numCondCtrlInsts</a></td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a92e4441d4c4489fae909a34333495ced">numFpAluAccesses</a></td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a058eb4a543b25184edd85729f055e6d3">numFpInsts</a></td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a8d217b54bdd2766c1b45d8d21dbda753">numFpRegReads</a></td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a8ca21ef54069cc8d1bf6bc4a3ab5a12f">numFpRegWrites</a></td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a0c7d34ef49592cc15fc377fc2e2babc8">numIdleCycles</a></td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a7490f7cac7b7ea86490b8a12cb8ef5b7">numInst</a></td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a08a4734e5c8359bb018ed39dfc049e8a">numInsts</a></td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a78862caa247382f68558022ed3459a2b">numIntAluAccesses</a></td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a6f079f8c42e0225140a9ceab4aa5a58c">numIntInsts</a></td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a6b7b623f9d2bff2c9a11d700d185d464">numIntRegReads</a></td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#ac90d4e309094cbc3f9398a013bac35f2">numIntRegWrites</a></td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a23b8900df5c1d60413ecd43a2c7f2f33">numLoad</a></td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a142996d0158217aa13095d8ccceea87e">numLoadInsts</a></td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#ac1b3fcbdd48d87892dfabb31e8de3708">numMemRefs</a></td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a993608c376f77731a627d10a818cfcf2">numOp</a></td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#af1c21f0050605dccc4a905c93df82d1e">numOps</a></td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#aa9588c5f983ac5676583c2eb5248be97">numPredictedBranches</a></td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseCPU.html#a5d1016f049770f079b4be6b257c39492">numSimulatedInsts</a>()</td><td><a class="el" href="classBaseCPU.html">BaseCPU</a></td><td><code> [inline, static]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseCPU.html#af9973d9bbb2b98b2049e996d73a309c0">numSimulatedOps</a>()</td><td><a class="el" href="classBaseCPU.html">BaseCPU</a></td><td><code> [inline, static]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#af28a4a72f6d566f938303cb29ba0214f">numStoreInsts</a></td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a59a0a34abf16541b8b0276476c810099">pcState</a>() const </td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td><code> [inline, virtual]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a77da5344fb65a866412e59522050d38c">pcState</a>(const TheISA::PCState &amp;val)</td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td><code> [inline, virtual]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classExecContext.html#a2fe93eae3d2c13617df5625399170eca">PCState</a> typedef</td><td><a class="el" href="classExecContext.html">ExecContext</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a59264184faf4bf78d00099b624183107">postExecute</a>()</td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classAtomicSimpleCPU.html#a22f9182cede96ee6ffdd3759187ae105">ppCommit</a></td><td><a class="el" href="classAtomicSimpleCPU.html">AtomicSimpleCPU</a></td><td><code> [private]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#afd61f01f4e1ffb85eff494734ce68e88">preExecute</a>()</td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classAtomicSimpleCPU.html#a4bdf2f0b245ffd0568b9db9d3c006720">printAddr</a>(Addr a)</td><td><a class="el" href="classAtomicSimpleCPU.html">AtomicSimpleCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a022ff0953ffead683818d59ccecd868b">readCCRegOperand</a>(const StaticInst *si, int idx)</td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td><code> [inline, virtual]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a2bb5a9851be5078abb88cde37f798f20">readFloatRegOperand</a>(const StaticInst *si, int idx)</td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td><code> [inline, virtual]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a2219ef52a5d329b042ea7c0ac53be6ab">readFloatRegOperandBits</a>(const StaticInst *si, int idx)</td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td><code> [inline, virtual]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a369276664845d8a3ea449829de83fac3">readIntRegOperand</a>(const StaticInst *si, int idx)</td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td><code> [inline, virtual]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classAtomicSimpleCPU.html#a93f8747e50317589d7394f7a82dfecfe">readMem</a>(Addr addr, uint8_t *data, unsigned size, unsigned flags)</td><td><a class="el" href="classAtomicSimpleCPU.html">AtomicSimpleCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classExecContext.html#a2657ac2f287135f497951c73b32e15c4">BaseSimpleCPU::readMem</a>(Addr addr, uint8_t *data, unsigned int size, unsigned int flags)=0</td><td><a class="el" href="classExecContext.html">ExecContext</a></td><td><code> [pure virtual]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a1b6b03cc38068c8a6754d6576c0a3a65">readMiscReg</a>(int misc_reg)</td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td><code> [inline, virtual]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a909aa609cbe8790d7637c35dbf9ad251">readMiscRegNoEffect</a>(int misc_reg) const </td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a87fc3c3887beb2075ce82e86e4f8cae4">readMiscRegOperand</a>(const StaticInst *si, int idx)</td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td><code> [inline, virtual]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a8578a4d2e59834ec78459685f08a11ca">readPredicate</a>()</td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td><code> [inline, virtual]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a9428dd9bede3b0eb6a438878c6adf86d">readRegOtherThread</a>(int regIdx, ThreadID tid=InvalidThreadID)</td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td><code> [inline, virtual]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a60c7fcaeff18053932dfaefee8dd94dd">readStCondFailures</a>() const </td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td><code> [inline, virtual]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classAtomicSimpleCPU.html#aebbedf1dc07c52d9706b3361b98e6c93">regProbePoints</a>()</td><td><a class="el" href="classAtomicSimpleCPU.html">AtomicSimpleCPU</a></td><td><code> [virtual]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a6ba9f5c41f7a03512c3942809726f743">regStats</a>()</td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td><code> [virtual]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#ac93eb0132511fec316787a5dbb728b7c">resetStats</a>()</td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td><code> [virtual]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a11b0e96158af07c6e2edfe028774238ca84c8af944b2ef29375b90043bbf68de9">Running</a> enum value</td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td><code> [protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#af94b6f4b9deb113559bc6f1ecccf41ff">serializeThread</a>(std::ostream &amp;os, ThreadID tid)</td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#ae47d6f79acabf7910a1a5e995a29b958">setCCRegOperand</a>(const StaticInst *si, int idx, CCReg val)</td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td><code> [inline, virtual]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#aa8293839bfb89c97a349a9f0520dbe33">setEA</a>(Addr EA)</td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td><code> [inline, virtual]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#afce13ebbc8e40a376a5a7926a21ef30b">setFloatRegOperand</a>(const StaticInst *si, int idx, FloatReg val)</td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td><code> [inline, virtual]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#ab0e0eabc3392f945bb73462e043e6a40">setFloatRegOperandBits</a>(const StaticInst *si, int idx, FloatRegBits val)</td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td><code> [inline, virtual]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a26b4a9c3f0c1a13ab910bc5a29d8f93c">setIntRegOperand</a>(const StaticInst *si, int idx, IntReg val)</td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td><code> [inline, virtual]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#aa1a5528bc2b757c42060f86b9a4e6ca3">setMiscReg</a>(int misc_reg, const MiscReg &amp;val)</td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td><code> [inline, virtual]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a99b0290ef6449a289944a1e3c95649af">setMiscRegOperand</a>(const StaticInst *si, int idx, const MiscReg &amp;val)</td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td><code> [inline, virtual]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#ae2caf7fd5843a4efeae886f19f34368d">setPredicate</a>(bool val)</td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td><code> [inline, virtual]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a74c7ab70e7f52f1eb09629d46e424e94">setRegOtherThread</a>(int regIdx, MiscReg val, ThreadID tid=InvalidThreadID)</td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td><code> [inline, virtual]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a8de474130f40fb62c01e8fbde525928f">setStCondFailures</a>(unsigned int sc_failures)</td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td><code> [inline, virtual]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a9ec5f0ef84496e3679b1926f1c450e72">setupFetchRequest</a>(Request *req)</td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#ad93974bea5bdf0fc50f3f195c240d45f">simPalCheck</a>(int palFunc)</td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td><code> [inline, virtual]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classAtomicSimpleCPU.html#a94a9cd780dfc57a462b5bbea1ec9943e">simulate_data_stalls</a></td><td><a class="el" href="classAtomicSimpleCPU.html">AtomicSimpleCPU</a></td><td><code> [private]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classAtomicSimpleCPU.html#a95cf1c3c3394043b095a96474e4b02b6">simulate_inst_stalls</a></td><td><a class="el" href="classAtomicSimpleCPU.html">AtomicSimpleCPU</a></td><td><code> [private]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a5734d247b7fcf897d765ab875469e9c0">startNumInst</a></td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a8d04099ba1cf18c47d8200a0593a598f">startNumLoad</a></td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a00a8db332170c1ffad7b96b4db17de14">startNumOp</a></td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a2e24c87d88b073c4790bacf887870840">startup</a>()</td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td><code> [virtual]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a97e7e1ecbd50e792456962896af130a9">statExecutedInstType</a></td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a11b0e96158af07c6e2edfe028774238c">Status</a> enum name</td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td><code> [protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a15483d2869b46930a1e62ae733a1b45f">stayAtPC</a></td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classAtomicSimpleCPU.html#aba4433a3317488ddcd45d700cf5097d7">suspendContext</a>(ThreadID thread_num)</td><td><a class="el" href="classAtomicSimpleCPU.html">AtomicSimpleCPU</a></td><td><code> [virtual]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classAtomicSimpleCPU.html#af2e886a2e35549d3d0b29a79d65cf907">switchOut</a>()</td><td><a class="el" href="classAtomicSimpleCPU.html">AtomicSimpleCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a3cf57684ad3c85b19784db8950c0ba1c">syscall</a>(int64_t callnum)</td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td><code> [inline, virtual]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classAtomicSimpleCPU.html#a659d2944148064049eebf754bd701557">takeOverFrom</a>(BaseCPU *oldCPU)</td><td><a class="el" href="classAtomicSimpleCPU.html">AtomicSimpleCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a1d94ea1eaa23dd214f48d3833601941d">tc</a></td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a0ce3a38aea510a5763eee01734c41649">tcBase</a>()</td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td><code> [inline, virtual]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a3b1d88fd3d64c7475fed2adb94515f7d">thread</a></td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classAtomicSimpleCPU.html#a3b5859c96b689d7c6e8d3df2d0bb1de5">tick</a>()</td><td><a class="el" href="classAtomicSimpleCPU.html">AtomicSimpleCPU</a></td><td><code> [private]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classAtomicSimpleCPU.html#a77b35d6b2a4345c6d3971fc64a4d9342">tickEvent</a></td><td><a class="el" href="classAtomicSimpleCPU.html">AtomicSimpleCPU</a></td><td><code> [private]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a1592d67217cd1d89b364fa684762cf91">totalInsts</a>() const </td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td><code> [inline, virtual]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a8722329f0d68307cda0dd4c52be7b092">totalOps</a>() const </td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td><code> [inline, virtual]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a1c5b42da4bb058bf584c14d4efe4e456">traceData</a></td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td><code> [protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classAtomicSimpleCPU.html#a16e6c729b7f554c3bab3962407064371">tryCompleteDrain</a>()</td><td><a class="el" href="classAtomicSimpleCPU.html">AtomicSimpleCPU</a></td><td><code> [private]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a8fa895b89375a622051bd220c743e0e5">unserializeThread</a>(Checkpoint *cp, const std::string &amp;section, ThreadID tid)</td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classAtomicSimpleCPU.html#ad749d75d8f5f93da2f66e37eaea74514">verifyMemoryMode</a>() const </td><td><a class="el" href="classAtomicSimpleCPU.html">AtomicSimpleCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a3ff77fcb015bb29f2f067cb4ca3bb710">wakeup</a>()</td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classAtomicSimpleCPU.html#a247f5d16ecdf2e511bb6d8d1de8207d3">width</a></td><td><a class="el" href="classAtomicSimpleCPU.html">AtomicSimpleCPU</a></td><td><code> [private]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classAtomicSimpleCPU.html#a96cfaa75cdf8bf2b79dc5d9fdd5b618e">writeMem</a>(uint8_t *data, unsigned size, Addr addr, unsigned flags, uint64_t *res)</td><td><a class="el" href="classAtomicSimpleCPU.html">AtomicSimpleCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classExecContext.html#a0c2dcc4040d471b9bb72a945128ffd1d">BaseSimpleCPU::writeMem</a>(uint8_t *data, unsigned int size, Addr addr, unsigned int flags, uint64_t *res)=0</td><td><a class="el" href="classExecContext.html">ExecContext</a></td><td><code> [pure virtual]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#ad0954d5aff40135d17f99fb797023745">zero_fill_64</a>(Addr addr)</td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classAtomicSimpleCPU.html#a3c8640f6983eb388f32f8f0fe8535845">~AtomicSimpleCPU</a>()</td><td><a class="el" href="classAtomicSimpleCPU.html">AtomicSimpleCPU</a></td><td><code> [virtual]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a9e4da8c845182af0f6824571a038fb77">~BaseSimpleCPU</a>()</td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td><code> [virtual]</code></td></tr>
</table></div>
<!--- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&nbsp;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&nbsp;</span>Classes</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&nbsp;</span>Namespaces</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&nbsp;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&nbsp;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&nbsp;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&nbsp;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&nbsp;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&nbsp;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&nbsp;</span>Friends</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(10)"><span class="SelectionMark">&nbsp;</span>Defines</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<hr size="1"><address style="align: right;"><small>
Generated on Mon Dec 7 02:33:16 2015 for gem5 by <a href="http://www.doxygen.org/index.html"> doxygen</a> 1.6.1</small></address>

</body>
</html>
