// Seed: 2438042388
module module_0 #(
    parameter id_5 = 32'd91
) (
    input  wor  id_0,
    input  tri0 id_1,
    output wire id_2
);
  wire [1 'b0 : 1] id_4;
  parameter id_5 = 1;
  logic [7:0] id_6;
  logic [1 : 1 'b0] id_7;
  assign id_6[-1] = 1;
  wire [1 : id_5] id_8;
endmodule
module module_1 #(
    parameter id_0 = 32'd21,
    parameter id_6 = 32'd62
) (
    input supply0 _id_0,
    input wand id_1,
    output supply1 id_2,
    input supply0 id_3,
    output supply1 id_4
);
  assign #_id_6 id_2 = 1;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_4
  );
  wire id_7;
  logic [id_0 : id_6] id_8;
  bufif0 primCall (id_4, id_1, id_3);
endmodule
