;redcode
;assert 1
	SPL 0, <332
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB <-30, 9
	SUB @127, 106
	SUB 121, 106
	DJN -1, @-20
	SPL 0, <501
	SUB 3, 320
	ADD 0, 332
	DJN -0, 3
	SUB @121, 106
	JMN 30, 250
	SPL 0, <330
	SPL 3, 320
	JMP <-43, 700
	MOV -7, <-20
	MOV @-3, 0
	CMP <-30, 5
	JMN <121, 106
	JMN <121, 106
	ADD <-30, 9
	JMP 0, <332
	ADD <-30, 9
	JMN -1, @-20
	DJN -1, @-20
	JMN <121, 106
	JMN <121, 106
	DJN -1, @-20
	SUB 0, 903
	SUB 0, 903
	SUB -0, 3
	SUB 0, 903
	JMN 210, 60
	JMN 3, 320
	MOV -1, <-20
	DJN @-0, 73
	SUB 210, 60
	JMN <121, 106
	JMP 0, <332
	SPL 3, 25
	SPL 0, <332
	JMN 210, 60
	SPL 0, <332
	SPL 3, 25
	SUB <-30, 9
	MOV -1, <-20
	MOV -1, <-20
	MOV -1, <-20
