Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/02_SDK2/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 06c0f64d1d5d4b399d3b006799fd5210 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/19816/Desktop/FPGACT137X/my_code/100_sim2/100_sim2.srcs/sources_1/new/key_ctrl.v" Line 1. Module key_ctrl doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.tim_proc
Compiling module xil_defaultlib.key_ctrl
Compiling module xil_defaultlib.key_proc
Compiling module xil_defaultlib.test_bench
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_bench_behav
