Running: C:\Xilinx\13.3\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o C:/Documents and Settings/Embedded Systems Lab/Desktop/lab1_alu/my_ALU_tb_isim_beh.exe -prj C:/Documents and Settings/Embedded Systems Lab/Desktop/lab1_alu/my_ALU_tb_beh.prj work.my_ALU_tb 
ISim O.76xd (signature 0x2f00eba5)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Parsing VHDL file "C:/Documents and Settings/Embedded Systems Lab/Desktop/lab1_alu/lab1_alu.vhd" into library work
Parsing VHDL file "C:/Documents and Settings/Embedded Systems Lab/Desktop/lab1_alu/lab1_alb_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 67164 KB
Fuse CPU Usage: 452 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling package numeric_std
Compiling architecture behavioral of entity my_ALU [\my_ALU(4)\]
Compiling architecture behavior of entity my_alu_tb
Time Resolution for simulation is 1ps.
Waiting for 3 sub-compilation(s) to finish...
Compiled 8 VHDL Units
Built simulation executable C:/Documents and Settings/Embedded Systems Lab/Desktop/lab1_alu/my_ALU_tb_isim_beh.exe
Fuse Memory Usage: 85920 KB
Fuse CPU Usage: 858 ms
