{"vcs1":{"timestamp_begin":1729837704.644606142, "rt":1.45, "ut":0.55, "st":0.30}}
{"vcselab":{"timestamp_begin":1729837706.172094949, "rt":0.95, "ut":0.27, "st":0.22}}
{"link":{"timestamp_begin":1729837707.200503236, "rt":0.33, "ut":0.11, "st":0.18}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1729837703.955101074}
{"VCS_COMP_START_TIME": 1729837703.955101074}
{"VCS_COMP_END_TIME": 1729837708.847320526}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+SAMPLE +notimingchecks"}
{"vcs1": {"peak_mem": 331820}}
{"stitch_vcselab": {"peak_mem": 231572}}
