\doxysection{C\+:/\+ALL/\+STM32/\+Projekty/\+Oczko\+Gierka/\+Middlewares/\+Third\+\_\+\+Party/\+Free\+RTOS/\+Source/portable/\+GCC/\+ARM\+\_\+\+CM4\+F/port.c File Reference}
\label{port_8c}\index{C:/ALL/STM32/Projekty/OczkoGierka/Middlewares/Third\_Party/FreeRTOS/Source/portable/GCC/ARM\_CM4F/port.c@{C:/ALL/STM32/Projekty/OczkoGierka/Middlewares/Third\_Party/FreeRTOS/Source/portable/GCC/ARM\_CM4F/port.c}}
{\ttfamily \#include \char`\"{}Free\+RTOS.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}task.\+h\char`\"{}}\newline
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \textbf{ config\+SYSTICK\+\_\+\+CLOCK\+\_\+\+HZ}~\textbf{ config\+CPU\+\_\+\+CLOCK\+\_\+\+HZ}
\item 
\#define \textbf{ port\+NVIC\+\_\+\+SYSTICK\+\_\+\+CLK\+\_\+\+BIT}~( 1UL $<$$<$ 2UL )
\item 
\#define \textbf{ port\+NVIC\+\_\+\+SYSTICK\+\_\+\+CTRL\+\_\+\+REG}~( $\ast$ ( ( volatile uint32\+\_\+t $\ast$ ) 0xe000e010 ) )
\item 
\#define \textbf{ port\+NVIC\+\_\+\+SYSTICK\+\_\+\+LOAD\+\_\+\+REG}~( $\ast$ ( ( volatile uint32\+\_\+t $\ast$ ) 0xe000e014 ) )
\item 
\#define \textbf{ port\+NVIC\+\_\+\+SYSTICK\+\_\+\+CURRENT\+\_\+\+VALUE\+\_\+\+REG}~( $\ast$ ( ( volatile uint32\+\_\+t $\ast$ ) 0xe000e018 ) )
\item 
\#define \textbf{ port\+NVIC\+\_\+\+SYSPRI2\+\_\+\+REG}~( $\ast$ ( ( volatile uint32\+\_\+t $\ast$ ) 0xe000ed20 ) )
\item 
\#define \textbf{ port\+NVIC\+\_\+\+SYSTICK\+\_\+\+INT\+\_\+\+BIT}~( 1UL $<$$<$ 1UL )
\item 
\#define \textbf{ port\+NVIC\+\_\+\+SYSTICK\+\_\+\+ENABLE\+\_\+\+BIT}~( 1UL $<$$<$ 0\+UL )
\item 
\#define \textbf{ port\+NVIC\+\_\+\+SYSTICK\+\_\+\+COUNT\+\_\+\+FLAG\+\_\+\+BIT}~( 1UL $<$$<$ 16UL )
\item 
\#define \textbf{ port\+NVIC\+\_\+\+PENDSVCLEAR\+\_\+\+BIT}~( 1UL $<$$<$ 27UL )
\item 
\#define \textbf{ port\+NVIC\+\_\+\+PEND\+\_\+\+SYSTICK\+\_\+\+CLEAR\+\_\+\+BIT}~( 1UL $<$$<$ 25UL )
\item 
\#define \textbf{ port\+CPUID}~( $\ast$ ( ( volatile uint32\+\_\+t $\ast$ ) 0x\+E000ed00 ) )
\item 
\#define \textbf{ port\+CORTEX\+\_\+\+M7\+\_\+r0p1\+\_\+\+ID}~( 0x410\+FC271\+UL )
\item 
\#define \textbf{ port\+CORTEX\+\_\+\+M7\+\_\+r0p0\+\_\+\+ID}~( 0x410\+FC270\+UL )
\item 
\#define \textbf{ port\+NVIC\+\_\+\+PENDSV\+\_\+\+PRI}~( ( ( uint32\+\_\+t ) \textbf{ config\+KERNEL\+\_\+\+INTERRUPT\+\_\+\+PRIORITY} ) $<$$<$ 16UL )
\item 
\#define \textbf{ port\+NVIC\+\_\+\+SYSTICK\+\_\+\+PRI}~( ( ( uint32\+\_\+t ) \textbf{ config\+KERNEL\+\_\+\+INTERRUPT\+\_\+\+PRIORITY} ) $<$$<$ 24UL )
\item 
\#define \textbf{ port\+FIRST\+\_\+\+USER\+\_\+\+INTERRUPT\+\_\+\+NUMBER}~( 16 )
\item 
\#define \textbf{ port\+NVIC\+\_\+\+IP\+\_\+\+REGISTERS\+\_\+\+OFFSET\+\_\+16}~( 0x\+E000\+E3\+F0 )
\item 
\#define \textbf{ port\+AIRCR\+\_\+\+REG}~( $\ast$ ( ( volatile uint32\+\_\+t $\ast$ ) 0x\+E000\+ED0C ) )
\item 
\#define \textbf{ port\+MAX\+\_\+8\+\_\+\+BIT\+\_\+\+VALUE}~( ( uint8\+\_\+t ) 0xff )
\item 
\#define \textbf{ port\+TOP\+\_\+\+BIT\+\_\+\+OF\+\_\+\+BYTE}~( ( uint8\+\_\+t ) 0x80 )
\item 
\#define \textbf{ port\+MAX\+\_\+\+PRIGROUP\+\_\+\+BITS}~( ( uint8\+\_\+t ) 7 )
\item 
\#define \textbf{ port\+PRIORITY\+\_\+\+GROUP\+\_\+\+MASK}~( 0x07\+UL $<$$<$ 8UL )
\item 
\#define \textbf{ port\+PRIGROUP\+\_\+\+SHIFT}~( 8UL )
\item 
\#define \textbf{ port\+VECTACTIVE\+\_\+\+MASK}~( 0x\+FFUL )
\item 
\#define \textbf{ port\+FPCCR}~( ( volatile uint32\+\_\+t $\ast$ ) 0xe000ef34 ) /$\ast$ Floating point context control register. $\ast$/
\item 
\#define \textbf{ port\+ASPEN\+\_\+\+AND\+\_\+\+LSPEN\+\_\+\+BITS}~( 0x3\+UL $<$$<$ 30\+UL )
\item 
\#define \textbf{ port\+INITIAL\+\_\+\+XPSR}~( 0x01000000 )
\item 
\#define \textbf{ port\+INITIAL\+\_\+\+EXC\+\_\+\+RETURN}~( 0xfffffffd )
\item 
\#define \textbf{ port\+MAX\+\_\+24\+\_\+\+BIT\+\_\+\+NUMBER}~( 0xffffff\+UL )
\item 
\#define \textbf{ port\+START\+\_\+\+ADDRESS\+\_\+\+MASK}~( ( \textbf{ Stack\+Type\+\_\+t} ) 0xfffffffe\+UL )
\item 
\#define \textbf{ port\+MISSED\+\_\+\+COUNTS\+\_\+\+FACTOR}~( 45UL )
\item 
\#define \textbf{ port\+TASK\+\_\+\+RETURN\+\_\+\+ADDRESS}~\textbf{ prv\+Task\+Exit\+Error}
\end{DoxyCompactItemize}
\doxysubsection*{Functions}
\begin{DoxyCompactItemize}
\item 
void \textbf{ v\+Port\+Setup\+Timer\+Interrupt} (void)
\item 
void \textbf{ x\+Port\+Pend\+SVHandler} (void \textbf{ x\+Port\+Sys\+Tick\+Handler} void)
\item 
static void \textbf{ prv\+Task\+Exit\+Error} (void)
\item 
void \textbf{ v\+Port\+SVCHandler} (void)
\item 
static void \textbf{ prv\+Port\+Start\+First\+Task} (void)
\item 
\textbf{ Base\+Type\+\_\+t} \textbf{ x\+Port\+Start\+Scheduler} (void)
\item 
void \textbf{ v\+Port\+End\+Scheduler} (void)
\item 
void \textbf{ v\+Port\+Enter\+Critical} (void)
\item 
void \textbf{ v\+Port\+Exit\+Critical} (void)
\item 
void \textbf{ x\+Port\+Pend\+SVHandler} (void)
\item 
void \textbf{ x\+Port\+Sys\+Tick\+Handler} (void)
\item 
\textbf{ \+\_\+\+\_\+attribute\+\_\+\+\_\+} ((weak))
\item 
static void \textbf{ v\+Port\+Enable\+VFP} (void)
\end{DoxyCompactItemize}


\doxysubsection{Macro Definition Documentation}
\mbox{\label{port_8c_aa6c52b1b434ca2a708c56fdee02e7946}} 
\index{port.c@{port.c}!configSYSTICK\_CLOCK\_HZ@{configSYSTICK\_CLOCK\_HZ}}
\index{configSYSTICK\_CLOCK\_HZ@{configSYSTICK\_CLOCK\_HZ}!port.c@{port.c}}
\doxysubsubsection{configSYSTICK\_CLOCK\_HZ}
{\footnotesize\ttfamily \#define config\+SYSTICK\+\_\+\+CLOCK\+\_\+\+HZ~\textbf{ config\+CPU\+\_\+\+CLOCK\+\_\+\+HZ}}

\mbox{\label{port_8c_ad4e191d3886fa6ba91bb7cd11cdc665e}} 
\index{port.c@{port.c}!portAIRCR\_REG@{portAIRCR\_REG}}
\index{portAIRCR\_REG@{portAIRCR\_REG}!port.c@{port.c}}
\doxysubsubsection{portAIRCR\_REG}
{\footnotesize\ttfamily \#define port\+AIRCR\+\_\+\+REG~( $\ast$ ( ( volatile uint32\+\_\+t $\ast$ ) 0x\+E000\+ED0C ) )}

\mbox{\label{port_8c_aba967c75b3173a502d99d274da0f6757}} 
\index{port.c@{port.c}!portASPEN\_AND\_LSPEN\_BITS@{portASPEN\_AND\_LSPEN\_BITS}}
\index{portASPEN\_AND\_LSPEN\_BITS@{portASPEN\_AND\_LSPEN\_BITS}!port.c@{port.c}}
\doxysubsubsection{portASPEN\_AND\_LSPEN\_BITS}
{\footnotesize\ttfamily \#define port\+ASPEN\+\_\+\+AND\+\_\+\+LSPEN\+\_\+\+BITS~( 0x3\+UL $<$$<$ 30\+UL )}

\mbox{\label{port_8c_ac5ff711f46f557286695d23f48ccd8c1}} 
\index{port.c@{port.c}!portCORTEX\_M7\_r0p0\_ID@{portCORTEX\_M7\_r0p0\_ID}}
\index{portCORTEX\_M7\_r0p0\_ID@{portCORTEX\_M7\_r0p0\_ID}!port.c@{port.c}}
\doxysubsubsection{portCORTEX\_M7\_r0p0\_ID}
{\footnotesize\ttfamily \#define port\+CORTEX\+\_\+\+M7\+\_\+r0p0\+\_\+\+ID~( 0x410\+FC270\+UL )}

\mbox{\label{port_8c_a886265a9e68a1d7f89a6e8175ea5afbe}} 
\index{port.c@{port.c}!portCORTEX\_M7\_r0p1\_ID@{portCORTEX\_M7\_r0p1\_ID}}
\index{portCORTEX\_M7\_r0p1\_ID@{portCORTEX\_M7\_r0p1\_ID}!port.c@{port.c}}
\doxysubsubsection{portCORTEX\_M7\_r0p1\_ID}
{\footnotesize\ttfamily \#define port\+CORTEX\+\_\+\+M7\+\_\+r0p1\+\_\+\+ID~( 0x410\+FC271\+UL )}

\mbox{\label{port_8c_a6c5290885b276bfcff1a8b11fdbc7922}} 
\index{port.c@{port.c}!portCPUID@{portCPUID}}
\index{portCPUID@{portCPUID}!port.c@{port.c}}
\doxysubsubsection{portCPUID}
{\footnotesize\ttfamily \#define port\+CPUID~( $\ast$ ( ( volatile uint32\+\_\+t $\ast$ ) 0x\+E000ed00 ) )}

\mbox{\label{port_8c_a9bf7ad0c574222fbbf0ad6ac5a387a11}} 
\index{port.c@{port.c}!portFIRST\_USER\_INTERRUPT\_NUMBER@{portFIRST\_USER\_INTERRUPT\_NUMBER}}
\index{portFIRST\_USER\_INTERRUPT\_NUMBER@{portFIRST\_USER\_INTERRUPT\_NUMBER}!port.c@{port.c}}
\doxysubsubsection{portFIRST\_USER\_INTERRUPT\_NUMBER}
{\footnotesize\ttfamily \#define port\+FIRST\+\_\+\+USER\+\_\+\+INTERRUPT\+\_\+\+NUMBER~( 16 )}

\mbox{\label{port_8c_a45273dc9a093bf983ce3797ca3a3b58e}} 
\index{port.c@{port.c}!portFPCCR@{portFPCCR}}
\index{portFPCCR@{portFPCCR}!port.c@{port.c}}
\doxysubsubsection{portFPCCR}
{\footnotesize\ttfamily \#define port\+FPCCR~( ( volatile uint32\+\_\+t $\ast$ ) 0xe000ef34 ) /$\ast$ Floating point context control register. $\ast$/}

\mbox{\label{port_8c_a372d1affad9d6424b60dac6c513e97f0}} 
\index{port.c@{port.c}!portINITIAL\_EXC\_RETURN@{portINITIAL\_EXC\_RETURN}}
\index{portINITIAL\_EXC\_RETURN@{portINITIAL\_EXC\_RETURN}!port.c@{port.c}}
\doxysubsubsection{portINITIAL\_EXC\_RETURN}
{\footnotesize\ttfamily \#define port\+INITIAL\+\_\+\+EXC\+\_\+\+RETURN~( 0xfffffffd )}

\mbox{\label{port_8c_a062d03aca8ae932b4552a2aa19853b44}} 
\index{port.c@{port.c}!portINITIAL\_XPSR@{portINITIAL\_XPSR}}
\index{portINITIAL\_XPSR@{portINITIAL\_XPSR}!port.c@{port.c}}
\doxysubsubsection{portINITIAL\_XPSR}
{\footnotesize\ttfamily \#define port\+INITIAL\+\_\+\+XPSR~( 0x01000000 )}

\mbox{\label{port_8c_a14e81b7d3d94bf8d192c05c06f82c8d8}} 
\index{port.c@{port.c}!portMAX\_24\_BIT\_NUMBER@{portMAX\_24\_BIT\_NUMBER}}
\index{portMAX\_24\_BIT\_NUMBER@{portMAX\_24\_BIT\_NUMBER}!port.c@{port.c}}
\doxysubsubsection{portMAX\_24\_BIT\_NUMBER}
{\footnotesize\ttfamily \#define port\+MAX\+\_\+24\+\_\+\+BIT\+\_\+\+NUMBER~( 0xffffff\+UL )}

\mbox{\label{port_8c_a6a8cc3be38f6a681ffcf3a895970853f}} 
\index{port.c@{port.c}!portMAX\_8\_BIT\_VALUE@{portMAX\_8\_BIT\_VALUE}}
\index{portMAX\_8\_BIT\_VALUE@{portMAX\_8\_BIT\_VALUE}!port.c@{port.c}}
\doxysubsubsection{portMAX\_8\_BIT\_VALUE}
{\footnotesize\ttfamily \#define port\+MAX\+\_\+8\+\_\+\+BIT\+\_\+\+VALUE~( ( uint8\+\_\+t ) 0xff )}

\mbox{\label{port_8c_abbfa60faa2116dee71c1923a4ec3aa4a}} 
\index{port.c@{port.c}!portMAX\_PRIGROUP\_BITS@{portMAX\_PRIGROUP\_BITS}}
\index{portMAX\_PRIGROUP\_BITS@{portMAX\_PRIGROUP\_BITS}!port.c@{port.c}}
\doxysubsubsection{portMAX\_PRIGROUP\_BITS}
{\footnotesize\ttfamily \#define port\+MAX\+\_\+\+PRIGROUP\+\_\+\+BITS~( ( uint8\+\_\+t ) 7 )}

\mbox{\label{port_8c_a5ee932503b5ba9d5a6125df7e7fc459b}} 
\index{port.c@{port.c}!portMISSED\_COUNTS\_FACTOR@{portMISSED\_COUNTS\_FACTOR}}
\index{portMISSED\_COUNTS\_FACTOR@{portMISSED\_COUNTS\_FACTOR}!port.c@{port.c}}
\doxysubsubsection{portMISSED\_COUNTS\_FACTOR}
{\footnotesize\ttfamily \#define port\+MISSED\+\_\+\+COUNTS\+\_\+\+FACTOR~( 45UL )}

\mbox{\label{port_8c_a72b5f375744da7a3ec890dd573dddc77}} 
\index{port.c@{port.c}!portNVIC\_IP\_REGISTERS\_OFFSET\_16@{portNVIC\_IP\_REGISTERS\_OFFSET\_16}}
\index{portNVIC\_IP\_REGISTERS\_OFFSET\_16@{portNVIC\_IP\_REGISTERS\_OFFSET\_16}!port.c@{port.c}}
\doxysubsubsection{portNVIC\_IP\_REGISTERS\_OFFSET\_16}
{\footnotesize\ttfamily \#define port\+NVIC\+\_\+\+IP\+\_\+\+REGISTERS\+\_\+\+OFFSET\+\_\+16~( 0x\+E000\+E3\+F0 )}

\mbox{\label{port_8c_a8c6cabffb5fdea8c959c2025f1e0488f}} 
\index{port.c@{port.c}!portNVIC\_PEND\_SYSTICK\_CLEAR\_BIT@{portNVIC\_PEND\_SYSTICK\_CLEAR\_BIT}}
\index{portNVIC\_PEND\_SYSTICK\_CLEAR\_BIT@{portNVIC\_PEND\_SYSTICK\_CLEAR\_BIT}!port.c@{port.c}}
\doxysubsubsection{portNVIC\_PEND\_SYSTICK\_CLEAR\_BIT}
{\footnotesize\ttfamily \#define port\+NVIC\+\_\+\+PEND\+\_\+\+SYSTICK\+\_\+\+CLEAR\+\_\+\+BIT~( 1UL $<$$<$ 25UL )}

\mbox{\label{port_8c_a71a0b2492ed73217b5864c1e3ba8c9be}} 
\index{port.c@{port.c}!portNVIC\_PENDSV\_PRI@{portNVIC\_PENDSV\_PRI}}
\index{portNVIC\_PENDSV\_PRI@{portNVIC\_PENDSV\_PRI}!port.c@{port.c}}
\doxysubsubsection{portNVIC\_PENDSV\_PRI}
{\footnotesize\ttfamily \#define port\+NVIC\+\_\+\+PENDSV\+\_\+\+PRI~( ( ( uint32\+\_\+t ) \textbf{ config\+KERNEL\+\_\+\+INTERRUPT\+\_\+\+PRIORITY} ) $<$$<$ 16UL )}

\mbox{\label{port_8c_a786050ea368d9645ca097b3b8a51af2e}} 
\index{port.c@{port.c}!portNVIC\_PENDSVCLEAR\_BIT@{portNVIC\_PENDSVCLEAR\_BIT}}
\index{portNVIC\_PENDSVCLEAR\_BIT@{portNVIC\_PENDSVCLEAR\_BIT}!port.c@{port.c}}
\doxysubsubsection{portNVIC\_PENDSVCLEAR\_BIT}
{\footnotesize\ttfamily \#define port\+NVIC\+\_\+\+PENDSVCLEAR\+\_\+\+BIT~( 1UL $<$$<$ 27UL )}

\mbox{\label{port_8c_a9d076b8b45d4ab187668bb7b0c1f8d31}} 
\index{port.c@{port.c}!portNVIC\_SYSPRI2\_REG@{portNVIC\_SYSPRI2\_REG}}
\index{portNVIC\_SYSPRI2\_REG@{portNVIC\_SYSPRI2\_REG}!port.c@{port.c}}
\doxysubsubsection{portNVIC\_SYSPRI2\_REG}
{\footnotesize\ttfamily \#define port\+NVIC\+\_\+\+SYSPRI2\+\_\+\+REG~( $\ast$ ( ( volatile uint32\+\_\+t $\ast$ ) 0xe000ed20 ) )}

\mbox{\label{port_8c_a94a387a85f1ebbd3d23feceb63d995c5}} 
\index{port.c@{port.c}!portNVIC\_SYSTICK\_CLK\_BIT@{portNVIC\_SYSTICK\_CLK\_BIT}}
\index{portNVIC\_SYSTICK\_CLK\_BIT@{portNVIC\_SYSTICK\_CLK\_BIT}!port.c@{port.c}}
\doxysubsubsection{portNVIC\_SYSTICK\_CLK\_BIT}
{\footnotesize\ttfamily \#define port\+NVIC\+\_\+\+SYSTICK\+\_\+\+CLK\+\_\+\+BIT~( 1UL $<$$<$ 2UL )}

\mbox{\label{port_8c_a1774a206db4e93668b7508965338893f}} 
\index{port.c@{port.c}!portNVIC\_SYSTICK\_COUNT\_FLAG\_BIT@{portNVIC\_SYSTICK\_COUNT\_FLAG\_BIT}}
\index{portNVIC\_SYSTICK\_COUNT\_FLAG\_BIT@{portNVIC\_SYSTICK\_COUNT\_FLAG\_BIT}!port.c@{port.c}}
\doxysubsubsection{portNVIC\_SYSTICK\_COUNT\_FLAG\_BIT}
{\footnotesize\ttfamily \#define port\+NVIC\+\_\+\+SYSTICK\+\_\+\+COUNT\+\_\+\+FLAG\+\_\+\+BIT~( 1UL $<$$<$ 16UL )}

\mbox{\label{port_8c_adad03b75dbce86018cd8f77724f5f89a}} 
\index{port.c@{port.c}!portNVIC\_SYSTICK\_CTRL\_REG@{portNVIC\_SYSTICK\_CTRL\_REG}}
\index{portNVIC\_SYSTICK\_CTRL\_REG@{portNVIC\_SYSTICK\_CTRL\_REG}!port.c@{port.c}}
\doxysubsubsection{portNVIC\_SYSTICK\_CTRL\_REG}
{\footnotesize\ttfamily \#define port\+NVIC\+\_\+\+SYSTICK\+\_\+\+CTRL\+\_\+\+REG~( $\ast$ ( ( volatile uint32\+\_\+t $\ast$ ) 0xe000e010 ) )}

\mbox{\label{port_8c_a840264c4ada33651c41921488329f127}} 
\index{port.c@{port.c}!portNVIC\_SYSTICK\_CURRENT\_VALUE\_REG@{portNVIC\_SYSTICK\_CURRENT\_VALUE\_REG}}
\index{portNVIC\_SYSTICK\_CURRENT\_VALUE\_REG@{portNVIC\_SYSTICK\_CURRENT\_VALUE\_REG}!port.c@{port.c}}
\doxysubsubsection{portNVIC\_SYSTICK\_CURRENT\_VALUE\_REG}
{\footnotesize\ttfamily \#define port\+NVIC\+\_\+\+SYSTICK\+\_\+\+CURRENT\+\_\+\+VALUE\+\_\+\+REG~( $\ast$ ( ( volatile uint32\+\_\+t $\ast$ ) 0xe000e018 ) )}

\mbox{\label{port_8c_a4c9342fc3940bcd756f344e3489a030e}} 
\index{port.c@{port.c}!portNVIC\_SYSTICK\_ENABLE\_BIT@{portNVIC\_SYSTICK\_ENABLE\_BIT}}
\index{portNVIC\_SYSTICK\_ENABLE\_BIT@{portNVIC\_SYSTICK\_ENABLE\_BIT}!port.c@{port.c}}
\doxysubsubsection{portNVIC\_SYSTICK\_ENABLE\_BIT}
{\footnotesize\ttfamily \#define port\+NVIC\+\_\+\+SYSTICK\+\_\+\+ENABLE\+\_\+\+BIT~( 1UL $<$$<$ 0\+UL )}

\mbox{\label{port_8c_aeb00c00ae5a1b5c39ef0d008cdc2aabe}} 
\index{port.c@{port.c}!portNVIC\_SYSTICK\_INT\_BIT@{portNVIC\_SYSTICK\_INT\_BIT}}
\index{portNVIC\_SYSTICK\_INT\_BIT@{portNVIC\_SYSTICK\_INT\_BIT}!port.c@{port.c}}
\doxysubsubsection{portNVIC\_SYSTICK\_INT\_BIT}
{\footnotesize\ttfamily \#define port\+NVIC\+\_\+\+SYSTICK\+\_\+\+INT\+\_\+\+BIT~( 1UL $<$$<$ 1UL )}

\mbox{\label{port_8c_a6fb185b6f87a37fcb11be7f5f7f74c3c}} 
\index{port.c@{port.c}!portNVIC\_SYSTICK\_LOAD\_REG@{portNVIC\_SYSTICK\_LOAD\_REG}}
\index{portNVIC\_SYSTICK\_LOAD\_REG@{portNVIC\_SYSTICK\_LOAD\_REG}!port.c@{port.c}}
\doxysubsubsection{portNVIC\_SYSTICK\_LOAD\_REG}
{\footnotesize\ttfamily \#define port\+NVIC\+\_\+\+SYSTICK\+\_\+\+LOAD\+\_\+\+REG~( $\ast$ ( ( volatile uint32\+\_\+t $\ast$ ) 0xe000e014 ) )}

\mbox{\label{port_8c_ae4ddaa528bc05260d1a5a607c8a00d9f}} 
\index{port.c@{port.c}!portNVIC\_SYSTICK\_PRI@{portNVIC\_SYSTICK\_PRI}}
\index{portNVIC\_SYSTICK\_PRI@{portNVIC\_SYSTICK\_PRI}!port.c@{port.c}}
\doxysubsubsection{portNVIC\_SYSTICK\_PRI}
{\footnotesize\ttfamily \#define port\+NVIC\+\_\+\+SYSTICK\+\_\+\+PRI~( ( ( uint32\+\_\+t ) \textbf{ config\+KERNEL\+\_\+\+INTERRUPT\+\_\+\+PRIORITY} ) $<$$<$ 24UL )}

\mbox{\label{port_8c_a31e85c2138ccee8dc7a8397f0c5cf44c}} 
\index{port.c@{port.c}!portPRIGROUP\_SHIFT@{portPRIGROUP\_SHIFT}}
\index{portPRIGROUP\_SHIFT@{portPRIGROUP\_SHIFT}!port.c@{port.c}}
\doxysubsubsection{portPRIGROUP\_SHIFT}
{\footnotesize\ttfamily \#define port\+PRIGROUP\+\_\+\+SHIFT~( 8UL )}

\mbox{\label{port_8c_a3de9530f5de675c37a0195cda9e272d0}} 
\index{port.c@{port.c}!portPRIORITY\_GROUP\_MASK@{portPRIORITY\_GROUP\_MASK}}
\index{portPRIORITY\_GROUP\_MASK@{portPRIORITY\_GROUP\_MASK}!port.c@{port.c}}
\doxysubsubsection{portPRIORITY\_GROUP\_MASK}
{\footnotesize\ttfamily \#define port\+PRIORITY\+\_\+\+GROUP\+\_\+\+MASK~( 0x07\+UL $<$$<$ 8UL )}

\mbox{\label{port_8c_ac4d0dccf5f3a96cf955bd2cf5ff987a2}} 
\index{port.c@{port.c}!portSTART\_ADDRESS\_MASK@{portSTART\_ADDRESS\_MASK}}
\index{portSTART\_ADDRESS\_MASK@{portSTART\_ADDRESS\_MASK}!port.c@{port.c}}
\doxysubsubsection{portSTART\_ADDRESS\_MASK}
{\footnotesize\ttfamily \#define port\+START\+\_\+\+ADDRESS\+\_\+\+MASK~( ( \textbf{ Stack\+Type\+\_\+t} ) 0xfffffffe\+UL )}

\mbox{\label{port_8c_a254a1ddd7499c6ec36b38e2fc3486b80}} 
\index{port.c@{port.c}!portTASK\_RETURN\_ADDRESS@{portTASK\_RETURN\_ADDRESS}}
\index{portTASK\_RETURN\_ADDRESS@{portTASK\_RETURN\_ADDRESS}!port.c@{port.c}}
\doxysubsubsection{portTASK\_RETURN\_ADDRESS}
{\footnotesize\ttfamily \#define port\+TASK\+\_\+\+RETURN\+\_\+\+ADDRESS~\textbf{ prv\+Task\+Exit\+Error}}

\mbox{\label{port_8c_a046cc13f73dad0c8a9cdd0504bc35a88}} 
\index{port.c@{port.c}!portTOP\_BIT\_OF\_BYTE@{portTOP\_BIT\_OF\_BYTE}}
\index{portTOP\_BIT\_OF\_BYTE@{portTOP\_BIT\_OF\_BYTE}!port.c@{port.c}}
\doxysubsubsection{portTOP\_BIT\_OF\_BYTE}
{\footnotesize\ttfamily \#define port\+TOP\+\_\+\+BIT\+\_\+\+OF\+\_\+\+BYTE~( ( uint8\+\_\+t ) 0x80 )}

\mbox{\label{port_8c_a9a481ef8434703c3834dd1e701805853}} 
\index{port.c@{port.c}!portVECTACTIVE\_MASK@{portVECTACTIVE\_MASK}}
\index{portVECTACTIVE\_MASK@{portVECTACTIVE\_MASK}!port.c@{port.c}}
\doxysubsubsection{portVECTACTIVE\_MASK}
{\footnotesize\ttfamily \#define port\+VECTACTIVE\+\_\+\+MASK~( 0x\+FFUL )}



\doxysubsection{Function Documentation}
\mbox{\label{port_8c_af9aace1b44b73111e15aa39f06f43456}} 
\index{port.c@{port.c}!\_\_attribute\_\_@{\_\_attribute\_\_}}
\index{\_\_attribute\_\_@{\_\_attribute\_\_}!port.c@{port.c}}
\doxysubsubsection{\_\_attribute\_\_()}
{\footnotesize\ttfamily \+\_\+\+\_\+attribute\+\_\+\+\_\+ (\begin{DoxyParamCaption}\item[{(weak)}]{ }\end{DoxyParamCaption})}

\mbox{\label{port_8c_a50dd292452ec6c17a611a90c22e19136}} 
\index{port.c@{port.c}!prvPortStartFirstTask@{prvPortStartFirstTask}}
\index{prvPortStartFirstTask@{prvPortStartFirstTask}!port.c@{port.c}}
\doxysubsubsection{prvPortStartFirstTask()}
{\footnotesize\ttfamily static void prv\+Port\+Start\+First\+Task (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [static]}}

\mbox{\label{port_8c_a813e8227aedfc6bd83c66c4a9b8e4f41}} 
\index{port.c@{port.c}!prvTaskExitError@{prvTaskExitError}}
\index{prvTaskExitError@{prvTaskExitError}!port.c@{port.c}}
\doxysubsubsection{prvTaskExitError()}
{\footnotesize\ttfamily static void prv\+Task\+Exit\+Error (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [static]}}

\mbox{\label{port_8c_a6f5cb447f3560f9722f4f117d723184a}} 
\index{port.c@{port.c}!vPortEnableVFP@{vPortEnableVFP}}
\index{vPortEnableVFP@{vPortEnableVFP}!port.c@{port.c}}
\doxysubsubsection{vPortEnableVFP()}
{\footnotesize\ttfamily static void v\+Port\+Enable\+VFP (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [static]}}

\mbox{\label{port_8c_af76f3c0b44c5b5c06fc046a4ee1a6423}} 
\index{port.c@{port.c}!vPortEndScheduler@{vPortEndScheduler}}
\index{vPortEndScheduler@{vPortEndScheduler}!port.c@{port.c}}
\doxysubsubsection{vPortEndScheduler()}
{\footnotesize\ttfamily void v\+Port\+End\+Scheduler (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}

\mbox{\label{port_8c_a2ed3554a3de09a3bd09d396ee081ab69}} 
\index{port.c@{port.c}!vPortEnterCritical@{vPortEnterCritical}}
\index{vPortEnterCritical@{vPortEnterCritical}!port.c@{port.c}}
\doxysubsubsection{vPortEnterCritical()}
{\footnotesize\ttfamily void v\+Port\+Enter\+Critical (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}

\mbox{\label{port_8c_aed20ada05b957181a0de042802a82a5b}} 
\index{port.c@{port.c}!vPortExitCritical@{vPortExitCritical}}
\index{vPortExitCritical@{vPortExitCritical}!port.c@{port.c}}
\doxysubsubsection{vPortExitCritical()}
{\footnotesize\ttfamily void v\+Port\+Exit\+Critical (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}

\mbox{\label{port_8c_a4649001ea4d29b80759e6eca4bba58eb}} 
\index{port.c@{port.c}!vPortSetupTimerInterrupt@{vPortSetupTimerInterrupt}}
\index{vPortSetupTimerInterrupt@{vPortSetupTimerInterrupt}!port.c@{port.c}}
\doxysubsubsection{vPortSetupTimerInterrupt()}
{\footnotesize\ttfamily void v\+Port\+Setup\+Timer\+Interrupt (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}

\mbox{\label{port_8c_a859e86b6143d6bc4cf96b2867f408c75}} 
\index{port.c@{port.c}!vPortSVCHandler@{vPortSVCHandler}}
\index{vPortSVCHandler@{vPortSVCHandler}!port.c@{port.c}}
\doxysubsubsection{vPortSVCHandler()}
{\footnotesize\ttfamily void v\+Port\+SVCHandler (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}

\mbox{\label{port_8c_a3ab2189d6599a9eb1b1f235c87e8616d}} 
\index{port.c@{port.c}!xPortPendSVHandler@{xPortPendSVHandler}}
\index{xPortPendSVHandler@{xPortPendSVHandler}!port.c@{port.c}}
\doxysubsubsection{xPortPendSVHandler()\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily void x\+Port\+Pend\+SVHandler (\begin{DoxyParamCaption}\item[{void \textbf{ x\+Port\+Sys\+Tick\+Handler}}]{void }\end{DoxyParamCaption})}

\mbox{\label{port_8c_a4e6b17b7b6e1a92564afdeff7e9dba91}} 
\index{port.c@{port.c}!xPortPendSVHandler@{xPortPendSVHandler}}
\index{xPortPendSVHandler@{xPortPendSVHandler}!port.c@{port.c}}
\doxysubsubsection{xPortPendSVHandler()\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily void x\+Port\+Pend\+SVHandler (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}

\mbox{\label{port_8c_ade5a8c6666e7413a0355cc252029c5c6}} 
\index{port.c@{port.c}!xPortStartScheduler@{xPortStartScheduler}}
\index{xPortStartScheduler@{xPortStartScheduler}!port.c@{port.c}}
\doxysubsubsection{xPortStartScheduler()}
{\footnotesize\ttfamily \textbf{ Base\+Type\+\_\+t} x\+Port\+Start\+Scheduler (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}

\mbox{\label{port_8c_a78100b2d36913d0b45565be8975e5de8}} 
\index{port.c@{port.c}!xPortSysTickHandler@{xPortSysTickHandler}}
\index{xPortSysTickHandler@{xPortSysTickHandler}!port.c@{port.c}}
\doxysubsubsection{xPortSysTickHandler()}
{\footnotesize\ttfamily void x\+Port\+Sys\+Tick\+Handler (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}

