// Seed: 1365158165
module module_0 (
    output wor id_0,
    input supply0 id_1,
    input wire id_2,
    input supply0 id_3,
    input supply1 id_4,
    input uwire id_5,
    input tri1 id_6,
    input wire id_7,
    input supply1 id_8,
    input supply0 id_9,
    input wand id_10,
    input supply0 id_11,
    input tri id_12,
    input tri id_13,
    output wor id_14
);
  wire id_16;
endmodule
module module_1 #(
    parameter id_12 = 32'd72,
    parameter id_5  = 32'd36,
    parameter id_8  = 32'd11
) (
    input uwire id_0
    , id_15,
    output wor id_1,
    input wor id_2
    , id_16,
    input uwire id_3,
    input uwire id_4,
    input supply0 _id_5,
    output tri id_6,
    output tri id_7
    , id_17,
    input supply1 _id_8,
    output wire id_9,
    input wire id_10,
    input tri1 id_11,
    output supply1 _id_12,
    input uwire id_13
);
  parameter id_18 = 1;
  logic [id_8 : id_12] id_19;
  parameter id_20 = -1 - 1'b0;
  assign id_12 = id_20;
  wire id_21;
  module_0 modCall_1 (
      id_9,
      id_10,
      id_4,
      id_3,
      id_0,
      id_4,
      id_10,
      id_11,
      id_2,
      id_2,
      id_2,
      id_13,
      id_13,
      id_4,
      id_7
  );
  assign modCall_1.id_1 = 0;
  logic [id_5 : -1] id_22, id_23, id_24;
endmodule
