$date
	Tue Nov 11 09:05:05 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 1 ! RegWrite $end
$var wire 1 " MemtoReg $end
$var wire 1 # MemWrite $end
$var wire 1 $ MemRead $end
$var wire 1 % Branch $end
$var wire 1 & ALUSrc $end
$var wire 2 ' ALUOp [1:0] $end
$var parameter 4 ( ADD $end
$var parameter 4 ) JMP $end
$var parameter 4 * LDA $end
$var parameter 4 + LDB $end
$var parameter 4 , LDC $end
$var parameter 4 - STA $end
$var parameter 4 . STB $end
$var parameter 4 / SUB $end
$var reg 4 0 instrucao [3:0] $end
$scope module controle $end
$var wire 4 1 instrucao [3:0] $end
$var parameter 4 2 ADD $end
$var parameter 4 3 JMP $end
$var parameter 4 4 LDA $end
$var parameter 4 5 LDB $end
$var parameter 4 6 LDC $end
$var parameter 4 7 STA $end
$var parameter 4 8 STB $end
$var parameter 4 9 SUB $end
$var reg 2 : ALUOp [1:0] $end
$var reg 1 & ALUSrc $end
$var reg 1 % Branch $end
$var reg 1 $ MemRead $end
$var reg 1 # MemWrite $end
$var reg 1 " MemtoReg $end
$var reg 1 ! RegWrite $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1 9
b101 8
b11 7
b110 6
b100 5
b10 4
b111 3
b0 2
b1 /
b101 .
b11 -
b110 ,
b100 +
b10 *
b111 )
b0 (
$end
#0
$dumpvars
b0 :
b0 1
b0 0
b0 '
1&
0%
0$
0#
0"
1!
$end
#4
b1 '
b1 :
1!
0&
b1 0
b1 1
#6
1&
1#
0!
b0 '
b0 :
b11 0
b11 1
#8
1&
1#
b101 0
b101 1
#10
1!
1"
1$
1&
0#
b10 0
b10 1
#12
1!
1&
1"
1$
b100 0
b100 1
#14
1!
1&
1"
1$
b110 0
b110 1
#16
1%
0!
0&
0"
0$
b111 0
b111 1
#18
