#-----------------------------------------------------------
# Vivado v2013.2 (64-bit)
# Build 272601 by xbuild on Sat Jun 15 11:11:11 MDT 2013
# Start of session at: Mon Sep 16 12:50:51 2013
# Process ID: 19268
# Log file: /root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.runs/synth_1/vc709_reference_nic.rds
# Journal file: /root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.runs/synth_1/vivado.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: Implementation
INFO: [Common 17-81] Feature available: Implementation
INFO: [Common 17-78] Attempting to get a license: Synthesis
INFO: [Common 17-81] Feature available: Synthesis
INFO: [Device 21-36] Loading parts and site information from /opt/Xilinx/Vivado/2013.2/data/parts/arch.xml
Parsing RTL primitives file [/opt/Xilinx/Vivado/2013.2/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [/opt/Xilinx/Vivado/2013.2/data/parts/xilinx/rtl/prims/rtl_prims.xml]
INFO: [Common 17-362] Using Tcl App repository from '/opt/Xilinx/Vivado/2013.2/data/XilinxTclStore'.
INFO: [Common 17-364] Updating Tcl app persistent manifest '/root/.Xilinx/Vivado/tclapp/manifest.tcl'
source vc709_reference_nic.tcl
# set_param gui.test TreeTableDev
# create_project -in_memory -part xc7vx690tffg1761-2
# set_property board xilinx.com:virtex7:vc709:1.0 [current_project]
# set_param project.compositeFile.enableAutoGeneration 0
# read_ip /root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/cmd_fifo_xgemac_rxif.xci
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado repository '/opt/Xilinx/Vivado/2013.2/data/ip'.
# set_property used_in_implementation false [get_files -all /root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/cmd_fifo_xgemac_rxif/example_design/cmd_fifo_xgemac_rxif_exdes.xdc]
# set_property used_in_implementation false [get_files -all /root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/cmd_fifo_xgemac_rxif/cmd_fifo_xgemac_rxif.xdc]
# set_property used_in_implementation false [get_files -all /root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/cmd_fifo_xgemac_rxif/cmd_fifo_xgemac_rxif_ooc.xdc]
# set_property is_locked true [get_files /root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/cmd_fifo_xgemac_rxif.xci]
# read_ip /root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axis_async_fifo/axis_async_fifo.xci
# set_property used_in_implementation false [get_files -all /root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axis_async_fifo/axis_async_fifo/example_design/axis_async_fifo_exdes.xdc]
# set_property used_in_implementation false [get_files -all /root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axis_async_fifo/axis_async_fifo/axis_async_fifo_clocks.xdc]
# set_property used_in_implementation false [get_files -all /root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axis_async_fifo/axis_async_fifo/axis_async_fifo.xdc]
# set_property used_in_implementation false [get_files -all /root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axis_async_fifo/axis_async_fifo/axis_async_fifo_ooc.xdc]
# set_property is_locked true [get_files /root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axis_async_fifo/axis_async_fifo.xci]
# read_ip /root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_ip.xci
# set_property used_in_implementation false [get_files -all /root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/example_design/ten_gig_eth_pcs_pma_ip_example_design.xdc]
# set_property used_in_implementation false [get_files -all /root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip_clocks.xdc]
# set_property used_in_implementation false [get_files -all /root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip_ooc.xdc]
# set_property used_in_implementation false [get_files -all /root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip.xdc]
# set_property is_locked true [get_files /root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_ip.xci]
# read_ip /root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_ip.xci
# set_property used_in_implementation false [get_files -all /root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/example_design/ten_gig_eth_mac_ip_example_design.xdc]
# set_property used_in_implementation false [get_files -all /root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/synth/ten_gig_eth_mac_ip.xdc]
# set_property used_in_implementation false [get_files -all /root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_ip_ooc.xdc]
# set_property is_locked true [get_files /root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_ip.xci]
# read_ip /root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/vc709_pcie_x8_gen3/vc709_pcie_x8_gen3.xci
# set_property used_in_implementation false [get_files -all /root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/vc709_pcie_x8_gen3/vc709_pcie_x8_gen3/source/vc709_pcie_x8_gen3-PCIE_X0Y1.xdc]
# set_property used_in_implementation false [get_files -all /root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/vc709_pcie_x8_gen3/synth/vc709_pcie_x8_gen3_ooc.xdc]
# set_property is_locked true [get_files /root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/vc709_pcie_x8_gen3/vc709_pcie_x8_gen3.xci]
# read_ip /root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_dma_0.xci
# set_property used_in_implementation false [get_files -all /root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_dma_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all /root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_dma_0.xdc]
# set_property used_in_implementation false [get_files -all /root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_dma_0_clocks.xdc]
# set_property is_locked true [get_files /root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_dma_0.xci]
# read_verilog {
#   /root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_pcie/example_project/vc709_pcie_x8_gen3_example/vc709_pcie_x8_gen3_example.srcs/sources_1/imports/example_design/EP_MEM.v
#   /root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_pcie/example_project/vc709_pcie_x8_gen3_example/vc709_pcie_x8_gen3_example.srcs/sources_1/imports/example_design/PIO_TX_ENGINE.v
#   /root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_pcie/example_project/vc709_pcie_x8_gen3_example/vc709_pcie_x8_gen3_example.srcs/sources_1/imports/example_design/PIO_RX_ENGINE.v
#   /root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_pcie/example_project/vc709_pcie_x8_gen3_example/vc709_pcie_x8_gen3_example.srcs/sources_1/imports/example_design/PIO_INTR_CTRL.v
#   /root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_pcie/example_project/vc709_pcie_x8_gen3_example/vc709_pcie_x8_gen3_example.srcs/sources_1/imports/example_design/PIO_EP_MEM_ACCESS.v
#   /root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_pcie/example_project/vc709_pcie_x8_gen3_example/vc709_pcie_x8_gen3_example.srcs/sources_1/imports/example_design/PIO_TO_CTRL.v
#   /root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_pcie/example_project/vc709_pcie_x8_gen3_example/vc709_pcie_x8_gen3_example.srcs/sources_1/imports/example_design/PIO_EP.v
#   /root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/common/synchronizer_simple.v
#   /root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_pcie/example_project/vc709_pcie_x8_gen3_example/vc709_pcie_x8_gen3_example.srcs/sources_1/imports/example_design/PIO.v
#   /root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/tx_interface.v
#   /root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ten_gig_eth_pcs_pma_ip_GT_Common_wrapper.v
#   /root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/rx_interface.v
#   /root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/source/vc709_pcie_x8_gen3_pipe_clock.v
#   /root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_pcie/example_project/vc709_pcie_x8_gen3_example/vc709_pcie_x8_gen3_example.srcs/sources_1/imports/example_design/pcie_app_7vx.v
#   /root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/xgbaser_gt_same_quad_wrapper.v
#   /root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/network_module.v
#   /root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v
# }
# read_vhdl {
#   /root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd
#   /root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/clock_control_program.vhd
#   /root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/clock_control.vhd
# }
# read_xdc /root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/constrs_1/imports/Downloads/vc709_pcie/example_project/vc709_pcie_x8_gen3_example/vc709_pcie_x8_gen3_example.srcs/constrs_1/imports/example_design/xilinx_pcie3_7x_ep_x8g3_VC709.xdc
# set_property used_in_implementation false [get_files /root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/constrs_1/imports/Downloads/vc709_pcie/example_project/vc709_pcie_x8_gen3_example/vc709_pcie_x8_gen3_example.srcs/constrs_1/imports/example_design/xilinx_pcie3_7x_ep_x8g3_VC709.xdc]
# read_xdc /root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/constrs_1/imports/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/constrs_1/new/vc709_10g_interface.xdc
# set_property used_in_implementation false [get_files /root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/constrs_1/imports/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/constrs_1/new/vc709_10g_interface.xdc]
# read_xdc dont_touch.xdc
# set_property used_in_implementation false [get_files dont_touch.xdc]
# set_param synth.vivado.isSynthRun true
# set_property webtalk.parent_dir /root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.data/wt [current_project]
# set_property parent.project_dir /root/NetFPGA-10G-VC709/projects/vc709_reference_nic [current_project]
# synth_design -top vc709_reference_nic -part xc7vx690tffg1761-2
Command: synth_design -top vc709_reference_nic -part xc7vx690tffg1761-2

Starting synthesis...

WARNING: [IP_Flow 19-2162] IP 'cmd_fifo_xgemac_rxif' is locked. Locked reason: User override
WARNING: [IP_Flow 19-2162] IP 'axis_async_fifo' is locked. Locked reason: User override
WARNING: [IP_Flow 19-2162] IP 'ten_gig_eth_pcs_pma_ip' is locked. Locked reason: User override
WARNING: [IP_Flow 19-2162] IP 'ten_gig_eth_mac_ip' is locked. Locked reason: User override
WARNING: [IP_Flow 19-2162] IP 'vc709_pcie_x8_gen3' is locked. Locked reason: User override
WARNING: [IP_Flow 19-2162] IP 'axi_dma_0' is locked. Locked reason: User override
INFO: [Common 17-347] Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx690t'
Xilinx IP preload is disabled
WARNING: [Synth 8-2507] parameter declaration becomes local in vc709_pcie_x8_gen3_pcie_bram_7vx_16k with formal parameter declaration list [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/vc709_pcie_x8_gen3/pcie3_7x_v2_1/source/vc709_pcie_x8_gen3_pcie_bram_7vx_16k.v:101]
WARNING: [Synth 8-2507] parameter declaration becomes local in vc709_pcie_x8_gen3_pcie_init_ctrl_7vx with formal parameter declaration list [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/vc709_pcie_x8_gen3/pcie3_7x_v2_1/source/vc709_pcie_x8_gen3_pcie_init_ctrl_7vx.v:93]
WARNING: [Synth 8-2507] parameter declaration becomes local in vc709_pcie_x8_gen3_pcie_init_ctrl_7vx with formal parameter declaration list [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/vc709_pcie_x8_gen3/pcie3_7x_v2_1/source/vc709_pcie_x8_gen3_pcie_init_ctrl_7vx.v:94]
WARNING: [Synth 8-2507] parameter declaration becomes local in vc709_pcie_x8_gen3_pcie_init_ctrl_7vx with formal parameter declaration list [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/vc709_pcie_x8_gen3/pcie3_7x_v2_1/source/vc709_pcie_x8_gen3_pcie_init_ctrl_7vx.v:95]
WARNING: [Synth 8-2507] parameter declaration becomes local in vc709_pcie_x8_gen3_pcie_init_ctrl_7vx with formal parameter declaration list [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/vc709_pcie_x8_gen3/pcie3_7x_v2_1/source/vc709_pcie_x8_gen3_pcie_init_ctrl_7vx.v:96]
WARNING: [Synth 8-2507] parameter declaration becomes local in vc709_pcie_x8_gen3_pcie_init_ctrl_7vx with formal parameter declaration list [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/vc709_pcie_x8_gen3/pcie3_7x_v2_1/source/vc709_pcie_x8_gen3_pcie_init_ctrl_7vx.v:97]
WARNING: [Synth 8-2507] parameter declaration becomes local in vc709_pcie_x8_gen3_pcie_init_ctrl_7vx with formal parameter declaration list [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/vc709_pcie_x8_gen3/pcie3_7x_v2_1/source/vc709_pcie_x8_gen3_pcie_init_ctrl_7vx.v:98]
WARNING: [Synth 8-2507] parameter declaration becomes local in vc709_pcie_x8_gen3_pcie_init_ctrl_7vx with formal parameter declaration list [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/vc709_pcie_x8_gen3/pcie3_7x_v2_1/source/vc709_pcie_x8_gen3_pcie_init_ctrl_7vx.v:99]
WARNING: [Synth 8-2507] parameter declaration becomes local in vc709_pcie_x8_gen3_pcie_init_ctrl_7vx with formal parameter declaration list [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/vc709_pcie_x8_gen3/pcie3_7x_v2_1/source/vc709_pcie_x8_gen3_pcie_init_ctrl_7vx.v:100]
WARNING: [Synth 8-2507] parameter declaration becomes local in ten_gig_eth_pcs_pma_ip_GT_Common_wrapper with formal parameter declaration list [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ten_gig_eth_pcs_pma_ip_GT_Common_wrapper.v:70]
WARNING: [Synth 8-2507] parameter declaration becomes local in ten_gig_eth_pcs_pma_ip_GT_Common_wrapper with formal parameter declaration list [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ten_gig_eth_pcs_pma_ip_GT_Common_wrapper.v:79]
WARNING: [Synth 8-2507] parameter declaration becomes local in ten_gig_eth_pcs_pma_ip_GT_Common_wrapper with formal parameter declaration list [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ten_gig_eth_pcs_pma_ip_GT_Common_wrapper.v:88]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module vc709_pcie_x8_gen3_pipe_clock [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/source/vc709_pcie_x8_gen3_pipe_clock.v:67]
starting Rtl Elaboration : Time (s): cpu = 00:01:10 ; elapsed = 00:01:13 . Memory (MB): peak = 223.219 ; gain = 108.746
WARNING: [Synth 8-1090] 'fifo18e2' is not compiled in library work [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/builtin/builtin_prim.vhd:380]
WARNING: [Synth 8-1090] 'fifo36e2' is not compiled in library work [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/builtin/builtin_prim.vhd:441]
INFO: [Synth 8-638] synthesizing module 'vc709_reference_nic' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v:9]
INFO: [Synth 8-638] synthesizing module 'IBUF' [/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:6059]
INFO: [Synth 8-256] done synthesizing module 'IBUF' (1#450) [/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:6059]
INFO: [Synth 8-638] synthesizing module 'IBUFDS_GTE2' [/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:6160]
INFO: [Synth 8-256] done synthesizing module 'IBUFDS_GTE2' (2#450) [/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:6160]
INFO: [Synth 8-638] synthesizing module 'OBUF' [/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:12096]
INFO: [Synth 8-256] done synthesizing module 'OBUF' (3#450) [/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:12096]
INFO: [Synth 8-638] synthesizing module 'BUFG' [/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:434]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (4#450) [/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:434]
INFO: [Synth 8-638] synthesizing module 'clock_control' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/clock_control.vhd:114]
INFO: [Synth 8-3491] module 'kcpsm6' declared at '/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:81' bound to instance 'processor' of component 'kcpsm6' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/clock_control.vhd:222]
INFO: [Synth 8-638] synthesizing module 'kcpsm6' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:105]
INFO: [Synth 8-113] binding component instance 'reset_lut' to cell 'LUT6_2' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:671]
INFO: [Synth 8-113] binding component instance 'run_flop' to cell 'FD' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:682]
INFO: [Synth 8-113] binding component instance 'internal_reset_flop' to cell 'FD' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:687]
INFO: [Synth 8-113] binding component instance 'sync_sleep_flop' to cell 'FD' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:692]
INFO: [Synth 8-113] binding component instance 't_state_lut' to cell 'LUT6_2' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:697]
INFO: [Synth 8-113] binding component instance 't_state1_flop' to cell 'FD' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:708]
INFO: [Synth 8-113] binding component instance 't_state2_flop' to cell 'FD' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:713]
INFO: [Synth 8-113] binding component instance 'int_enable_type_lut' to cell 'LUT6_2' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:719]
INFO: [Synth 8-113] binding component instance 'interrupt_enable_lut' to cell 'LUT6' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:730]
INFO: [Synth 8-113] binding component instance 'interrupt_enable_flop' to cell 'FD' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:740]
INFO: [Synth 8-113] binding component instance 'sync_interrupt_flop' to cell 'FD' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:745]
INFO: [Synth 8-113] binding component instance 'active_interrupt_lut' to cell 'LUT6_2' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:750]
INFO: [Synth 8-113] binding component instance 'active_interrupt_flop' to cell 'FD' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:761]
INFO: [Synth 8-113] binding component instance 'interrupt_ack_flop' to cell 'FD' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:766]
INFO: [Synth 8-113] binding component instance 'pc_move_is_valid_lut' to cell 'LUT6' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:790]
INFO: [Synth 8-113] binding component instance 'move_type_lut' to cell 'LUT6_2' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:800]
INFO: [Synth 8-113] binding component instance 'pc_mode1_lut' to cell 'LUT6_2' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:811]
INFO: [Synth 8-113] binding component instance 'pc_mode2_lut' to cell 'LUT6' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:822]
INFO: [Synth 8-113] binding component instance 'push_pop_lut' to cell 'LUT6_2' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:832]
INFO: [Synth 8-113] binding component instance 'alu_decode0_lut' to cell 'LUT6_2' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:847]
INFO: [Synth 8-113] binding component instance 'alu_mux_sel0_flop' to cell 'FD' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:858]
INFO: [Synth 8-113] binding component instance 'alu_decode1_lut' to cell 'LUT6_2' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:863]
INFO: [Synth 8-113] binding component instance 'alu_mux_sel1_flop' to cell 'FD' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:874]
INFO: [Synth 8-113] binding component instance 'alu_decode2_lut' to cell 'LUT6_2' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:880]
INFO: [Synth 8-113] binding component instance 'register_enable_type_lut' to cell 'LUT6_2' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:895]
INFO: [Synth 8-113] binding component instance 'register_enable_lut' to cell 'LUT6_2' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:906]
INFO: [Synth 8-113] binding component instance 'flag_enable_flop' to cell 'FDR' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:917]
INFO: [Synth 8-113] binding component instance 'register_enable_flop' to cell 'FDR' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:923]
INFO: [Synth 8-113] binding component instance 'spm_enable_lut' to cell 'LUT6_2' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:929]
INFO: [Synth 8-113] binding component instance 'k_write_strobe_flop' to cell 'FDR' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:940]
INFO: [Synth 8-113] binding component instance 'spm_enable_flop' to cell 'FDR' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:946]
INFO: [Synth 8-113] binding component instance 'read_strobe_lut' to cell 'LUT6_2' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:952]
INFO: [Synth 8-113] binding component instance 'write_strobe_flop' to cell 'FDR' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:963]
INFO: [Synth 8-113] binding component instance 'read_strobe_flop' to cell 'FDR' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:969]
INFO: [Synth 8-113] binding component instance 'regbank_type_lut' to cell 'LUT6' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:987]
INFO: [Synth 8-113] binding component instance 'bank_lut' to cell 'LUT6' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:997]
INFO: [Synth 8-113] binding component instance 'bank_flop' to cell 'FDR' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:1007]
INFO: [Synth 8-113] binding component instance 'sx_addr4_flop' to cell 'FD' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:1013]
INFO: [Synth 8-113] binding component instance 'arith_carry_xorcy' to cell 'XORCY' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:1037]
INFO: [Synth 8-113] binding component instance 'arith_carry_flop' to cell 'FD' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:1042]
INFO: [Synth 8-113] binding component instance 'lower_parity_lut' to cell 'LUT6_2' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:1047]
INFO: [Synth 8-113] binding component instance 'parity_muxcy' to cell 'MUXCY' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:1058]
INFO: [Synth 8-113] binding component instance 'upper_parity_lut' to cell 'LUT6' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:1064]
INFO: [Synth 8-113] binding component instance 'parity_xorcy' to cell 'XORCY' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:1074]
INFO: [Synth 8-113] binding component instance 'shift_carry_lut' to cell 'LUT6' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:1079]
INFO: [Synth 8-113] binding component instance 'shift_carry_flop' to cell 'FD' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:1089]
INFO: [Synth 8-113] binding component instance 'carry_flag_lut' to cell 'LUT6_2' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:1094]
INFO: [Synth 8-113] binding component instance 'carry_flag_flop' to cell 'FDRE' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:1105]
INFO: [Synth 8-113] binding component instance 'init_zero_muxcy' to cell 'MUXCY' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:1112]
INFO: [Synth 8-113] binding component instance 'use_zero_flag_lut' to cell 'LUT6_2' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:1118]
INFO: [Synth 8-113] binding component instance 'use_zero_flag_flop' to cell 'FD' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:1129]
INFO: [Synth 8-113] binding component instance 'lower_zero_lut' to cell 'LUT6_2' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:1134]
INFO: [Synth 8-113] binding component instance 'lower_zero_muxcy' to cell 'MUXCY' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:1145]
INFO: [Synth 8-113] binding component instance 'middle_zero_lut' to cell 'LUT6_2' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:1151]
INFO: [Synth 8-113] binding component instance 'middle_zero_muxcy' to cell 'MUXCY' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:1162]
INFO: [Synth 8-113] binding component instance 'upper_zero_lut' to cell 'LUT6' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:1168]
INFO: [Synth 8-113] binding component instance 'upper_zero_muxcy' to cell 'MUXCY' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:1178]
INFO: [Synth 8-113] binding component instance 'zero_flag_flop' to cell 'FDRE' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:1184]
INFO: [Synth 8-113] binding component instance 'return_vector_flop' to cell 'FD' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:1235]
INFO: [Synth 8-113] binding component instance 'pc_vector_mux_lut' to cell 'LUT6_2' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:1250]
INFO: [Synth 8-113] binding component instance 'pc_flop' to cell 'FDRE' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:1295]
INFO: [Synth 8-113] binding component instance 'pc_lut' to cell 'LUT6' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:1319]
INFO: [Synth 8-113] binding component instance 'pc_xorcy' to cell 'XORCY' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:1352]
INFO: [Synth 8-113] binding component instance 'pc_muxcy' to cell 'MUXCY' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:1357]
INFO: [Synth 8-113] binding component instance 'return_vector_flop' to cell 'FD' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:1235]
INFO: [Synth 8-113] binding component instance 'pc_flop' to cell 'FDRE' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:1295]
INFO: [Synth 8-113] binding component instance 'pc_lut' to cell 'LUT6' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:1380]
INFO: [Synth 8-113] binding component instance 'pc_xorcy' to cell 'XORCY' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:1412]
INFO: [Synth 8-113] binding component instance 'pc_muxcy' to cell 'MUXCY' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:1426]
INFO: [Synth 8-113] binding component instance 'return_vector_flop' to cell 'FD' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:1235]
INFO: [Synth 8-113] binding component instance 'pc_vector_mux_lut' to cell 'LUT6_2' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:1250]
INFO: [Synth 8-113] binding component instance 'pc_flop' to cell 'FDRE' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:1295]
INFO: [Synth 8-113] binding component instance 'pc_lut' to cell 'LUT6' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:1380]
INFO: [Synth 8-113] binding component instance 'pc_xorcy' to cell 'XORCY' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:1412]
INFO: [Synth 8-113] binding component instance 'pc_muxcy' to cell 'MUXCY' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:1426]
INFO: [Synth 8-113] binding component instance 'return_vector_flop' to cell 'FD' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:1235]
INFO: [Synth 8-113] binding component instance 'pc_flop' to cell 'FDRE' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:1295]
INFO: [Synth 8-113] binding component instance 'pc_lut' to cell 'LUT6' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:1380]
INFO: [Synth 8-113] binding component instance 'pc_xorcy' to cell 'XORCY' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:1412]
INFO: [Synth 8-113] binding component instance 'pc_muxcy' to cell 'MUXCY' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:1426]
INFO: [Synth 8-113] binding component instance 'return_vector_flop' to cell 'FD' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:1235]
INFO: [Synth 8-113] binding component instance 'pc_vector_mux_lut' to cell 'LUT6_2' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:1250]
INFO: [Synth 8-113] binding component instance 'pc_flop' to cell 'FDRE' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:1295]
INFO: [Synth 8-113] binding component instance 'pc_lut' to cell 'LUT6' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:1397]
INFO: [Synth 8-113] binding component instance 'pc_xorcy' to cell 'XORCY' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:1412]
INFO: [Synth 8-113] binding component instance 'pc_muxcy' to cell 'MUXCY' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:1426]
INFO: [Synth 8-113] binding component instance 'return_vector_flop' to cell 'FD' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:1235]
INFO: [Synth 8-113] binding component instance 'pc_flop' to cell 'FDRE' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:1295]
INFO: [Synth 8-113] binding component instance 'pc_lut' to cell 'LUT6' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:1397]
INFO: [Synth 8-113] binding component instance 'pc_xorcy' to cell 'XORCY' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:1412]
INFO: [Synth 8-113] binding component instance 'pc_muxcy' to cell 'MUXCY' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:1426]
INFO: [Synth 8-113] binding component instance 'return_vector_flop' to cell 'FD' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:1235]
INFO: [Synth 8-113] binding component instance 'pc_vector_mux_lut' to cell 'LUT6_2' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:1250]
INFO: [Synth 8-113] binding component instance 'pc_flop' to cell 'FDRE' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:1295]
INFO: [Synth 8-113] binding component instance 'pc_lut' to cell 'LUT6' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:1397]
INFO: [Synth 8-113] binding component instance 'pc_xorcy' to cell 'XORCY' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:1412]
INFO: [Synth 8-113] binding component instance 'pc_muxcy' to cell 'MUXCY' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:1426]
INFO: [Synth 8-113] binding component instance 'return_vector_flop' to cell 'FD' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:1235]
INFO: [Synth 8-113] binding component instance 'pc_flop' to cell 'FDRE' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:1295]
INFO: [Synth 8-113] binding component instance 'pc_lut' to cell 'LUT6' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:1397]
INFO: [Common 17-14] Message 'Synth 8-113' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_limit to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'kcpsm6' (5#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/kcpsm6.vhd:105]
INFO: [Synth 8-3491] module 'clock_control_program' declared at '/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/clock_control_program.vhd:135' bound to instance 'program_rom' of component 'clock_control_program' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/clock_control.vhd:249]
INFO: [Synth 8-638] synthesizing module 'clock_control_program' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/clock_control_program.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'clock_control_program' (6#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/clock_control_program.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'clock_control' (7#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/clock_control/clock_control.vhd:114]
INFO: [Synth 8-638] synthesizing module 'vc709_pcie_x8_gen3_pipe_clock' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/source/vc709_pcie_x8_gen3_pipe_clock.v:67]
INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV' [/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:11007]
INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV' (8#450) [/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:11007]
INFO: [Synth 8-638] synthesizing module 'BUFGCTRL' [/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:470]
INFO: [Synth 8-256] done synthesizing module 'BUFGCTRL' (9#450) [/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:470]
INFO: [Synth 8-256] done synthesizing module 'vc709_pcie_x8_gen3_pipe_clock' (10#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/source/vc709_pcie_x8_gen3_pipe_clock.v:67]
INFO: [Synth 8-638] synthesizing module 'vc709_pcie_x8_gen3' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/vc709_pcie_x8_gen3/synth/vc709_pcie_x8_gen3.v:56]
INFO: [Synth 8-638] synthesizing module 'pcie3_7x_v2_1_pcie_3_0_7vx' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/vc709_pcie_x8_gen3/pcie3_7x_v2_1/source/pcie3_7x_v2_1_pcie_3_0_7vx.v:116]
INFO: [Synth 8-638] synthesizing module 'vc709_pcie_x8_gen3_pcie_top' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/vc709_pcie_x8_gen3/pcie3_7x_v2_1/source/vc709_pcie_x8_gen3_pcie_top.v:82]
INFO: [Synth 8-638] synthesizing module 'vc709_pcie_x8_gen3_pcie_init_ctrl_7vx' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/vc709_pcie_x8_gen3/pcie3_7x_v2_1/source/vc709_pcie_x8_gen3_pcie_init_ctrl_7vx.v:66]
INFO: [Synth 8-256] done synthesizing module 'vc709_pcie_x8_gen3_pcie_init_ctrl_7vx' (11#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/vc709_pcie_x8_gen3/pcie3_7x_v2_1/source/vc709_pcie_x8_gen3_pcie_init_ctrl_7vx.v:66]
INFO: [Synth 8-638] synthesizing module 'vc709_pcie_x8_gen3_pcie_tlp_tph_tbl_7vx' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/vc709_pcie_x8_gen3/pcie3_7x_v2_1/source/vc709_pcie_x8_gen3_pcie_tlp_tph_tbl_7vx.v:65]
INFO: [Synth 8-638] synthesizing module 'RAMB36E1' [/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:25671]
INFO: [Synth 8-256] done synthesizing module 'RAMB36E1' (12#450) [/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:25671]
WARNING: [Synth 8-3848] Net user_tph_stt_read_data_valid_o in module/entity vc709_pcie_x8_gen3_pcie_tlp_tph_tbl_7vx does not have driver.
INFO: [Synth 8-256] done synthesizing module 'vc709_pcie_x8_gen3_pcie_tlp_tph_tbl_7vx' (13#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/vc709_pcie_x8_gen3/pcie3_7x_v2_1/source/vc709_pcie_x8_gen3_pcie_tlp_tph_tbl_7vx.v:65]
INFO: [Synth 8-638] synthesizing module 'vc709_pcie_x8_gen3_pcie_7vx' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/vc709_pcie_x8_gen3/pcie3_7x_v2_1/source/vc709_pcie_x8_gen3_pcie_7vx.v:76]
INFO: [Synth 8-638] synthesizing module 'PCIE_3_0' [/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:17135]
INFO: [Synth 8-256] done synthesizing module 'PCIE_3_0' (14#450) [/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:17135]
INFO: [Synth 8-638] synthesizing module 'vc709_pcie_x8_gen3_pcie_bram_7vx' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/vc709_pcie_x8_gen3/pcie3_7x_v2_1/source/vc709_pcie_x8_gen3_pcie_bram_7vx.v:73]
INFO: [Synth 8-638] synthesizing module 'vc709_pcie_x8_gen3_pcie_bram_7vx_rep' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/vc709_pcie_x8_gen3/pcie3_7x_v2_1/source/vc709_pcie_x8_gen3_pcie_bram_7vx_rep.v:67]
INFO: [Synth 8-638] synthesizing module 'vc709_pcie_x8_gen3_pcie_bram_7vx_rep_8k' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/vc709_pcie_x8_gen3/pcie3_7x_v2_1/source/vc709_pcie_x8_gen3_pcie_bram_7vx_rep_8k.v:67]
INFO: [Synth 8-638] synthesizing module 'RAMB36E1__parameterized0' [/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:25671]
INFO: [Synth 8-256] done synthesizing module 'RAMB36E1__parameterized0' (14#450) [/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:25671]
INFO: [Synth 8-256] done synthesizing module 'vc709_pcie_x8_gen3_pcie_bram_7vx_rep_8k' (15#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/vc709_pcie_x8_gen3/pcie3_7x_v2_1/source/vc709_pcie_x8_gen3_pcie_bram_7vx_rep_8k.v:67]
INFO: [Synth 8-256] done synthesizing module 'vc709_pcie_x8_gen3_pcie_bram_7vx_rep' (16#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/vc709_pcie_x8_gen3/pcie3_7x_v2_1/source/vc709_pcie_x8_gen3_pcie_bram_7vx_rep.v:67]
INFO: [Synth 8-638] synthesizing module 'vc709_pcie_x8_gen3_pcie_bram_7vx_req' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/vc709_pcie_x8_gen3/pcie3_7x_v2_1/source/vc709_pcie_x8_gen3_pcie_bram_7vx_req.v:67]
INFO: [Synth 8-638] synthesizing module 'vc709_pcie_x8_gen3_pcie_bram_7vx_8k' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/vc709_pcie_x8_gen3/pcie3_7x_v2_1/source/vc709_pcie_x8_gen3_pcie_bram_7vx_8k.v:68]
INFO: [Synth 8-638] synthesizing module 'RAMB18E1' [/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:25209]
INFO: [Synth 8-256] done synthesizing module 'RAMB18E1' (17#450) [/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:25209]
INFO: [Synth 8-256] done synthesizing module 'vc709_pcie_x8_gen3_pcie_bram_7vx_8k' (18#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/vc709_pcie_x8_gen3/pcie3_7x_v2_1/source/vc709_pcie_x8_gen3_pcie_bram_7vx_8k.v:68]
INFO: [Synth 8-256] done synthesizing module 'vc709_pcie_x8_gen3_pcie_bram_7vx_req' (19#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/vc709_pcie_x8_gen3/pcie3_7x_v2_1/source/vc709_pcie_x8_gen3_pcie_bram_7vx_req.v:67]
INFO: [Synth 8-638] synthesizing module 'vc709_pcie_x8_gen3_pcie_bram_7vx_cpl' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/vc709_pcie_x8_gen3/pcie3_7x_v2_1/source/vc709_pcie_x8_gen3_pcie_bram_7vx_cpl.v:68]
INFO: [Synth 8-638] synthesizing module 'vc709_pcie_x8_gen3_pcie_bram_7vx_8k__parameterized0' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/vc709_pcie_x8_gen3/pcie3_7x_v2_1/source/vc709_pcie_x8_gen3_pcie_bram_7vx_8k.v:68]
INFO: [Synth 8-256] done synthesizing module 'vc709_pcie_x8_gen3_pcie_bram_7vx_8k__parameterized0' (19#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/vc709_pcie_x8_gen3/pcie3_7x_v2_1/source/vc709_pcie_x8_gen3_pcie_bram_7vx_8k.v:68]
INFO: [Synth 8-256] done synthesizing module 'vc709_pcie_x8_gen3_pcie_bram_7vx_cpl' (20#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/vc709_pcie_x8_gen3/pcie3_7x_v2_1/source/vc709_pcie_x8_gen3_pcie_bram_7vx_cpl.v:68]
INFO: [Synth 8-256] done synthesizing module 'vc709_pcie_x8_gen3_pcie_bram_7vx' (21#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/vc709_pcie_x8_gen3/pcie3_7x_v2_1/source/vc709_pcie_x8_gen3_pcie_bram_7vx.v:73]
INFO: [Synth 8-256] done synthesizing module 'vc709_pcie_x8_gen3_pcie_7vx' (22#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/vc709_pcie_x8_gen3/pcie3_7x_v2_1/source/vc709_pcie_x8_gen3_pcie_7vx.v:76]
INFO: [Synth 8-638] synthesizing module 'vc709_pcie_x8_gen3_pcie_pipe_pipeline' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/vc709_pcie_x8_gen3/pcie3_7x_v2_1/source/vc709_pcie_x8_gen3_pcie_pipe_pipeline.v:67]
INFO: [Synth 8-638] synthesizing module 'vc709_pcie_x8_gen3_pcie_pipe_misc' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/vc709_pcie_x8_gen3/pcie3_7x_v2_1/source/vc709_pcie_x8_gen3_pcie_pipe_misc.v:65]
INFO: [Synth 8-256] done synthesizing module 'vc709_pcie_x8_gen3_pcie_pipe_misc' (23#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/vc709_pcie_x8_gen3/pcie3_7x_v2_1/source/vc709_pcie_x8_gen3_pcie_pipe_misc.v:65]
INFO: [Synth 8-638] synthesizing module 'vc709_pcie_x8_gen3_pcie_pipe_lane' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/vc709_pcie_x8_gen3/pcie3_7x_v2_1/source/vc709_pcie_x8_gen3_pcie_pipe_lane.v:65]
INFO: [Synth 8-256] done synthesizing module 'vc709_pcie_x8_gen3_pcie_pipe_lane' (24#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/vc709_pcie_x8_gen3/pcie3_7x_v2_1/source/vc709_pcie_x8_gen3_pcie_pipe_lane.v:65]
INFO: [Synth 8-256] done synthesizing module 'vc709_pcie_x8_gen3_pcie_pipe_pipeline' (25#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/vc709_pcie_x8_gen3/pcie3_7x_v2_1/source/vc709_pcie_x8_gen3_pcie_pipe_pipeline.v:67]
INFO: [Synth 8-256] done synthesizing module 'vc709_pcie_x8_gen3_pcie_top' (26#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/vc709_pcie_x8_gen3/pcie3_7x_v2_1/source/vc709_pcie_x8_gen3_pcie_top.v:82]
INFO: [Synth 8-638] synthesizing module 'vc709_pcie_x8_gen3_gt_top' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/vc709_pcie_x8_gen3/pcie3_7x_v2_1/source/vc709_pcie_x8_gen3_gt_top.v:85]
INFO: [Synth 8-638] synthesizing module 'vc709_pcie_x8_gen3_pipe_wrapper' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/vc709_pcie_x8_gen3/pcie3_7x_v2_1/source/vc709_pcie_x8_gen3_pipe_wrapper.v:158]
INFO: [Synth 8-638] synthesizing module 'vc709_pcie_x8_gen3_pipe_reset' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/vc709_pcie_x8_gen3/pcie3_7x_v2_1/source/vc709_pcie_x8_gen3_pipe_reset.v:67]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/vc709_pcie_x8_gen3/pcie3_7x_v2_1/source/vc709_pcie_x8_gen3_pipe_reset.v:243]
INFO: [Synth 8-256] done synthesizing module 'vc709_pcie_x8_gen3_pipe_reset' (27#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/vc709_pcie_x8_gen3/pcie3_7x_v2_1/source/vc709_pcie_x8_gen3_pipe_reset.v:67]
INFO: [Synth 8-638] synthesizing module 'vc709_pcie_x8_gen3_qpll_reset' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/vc709_pcie_x8_gen3/pcie3_7x_v2_1/source/vc709_pcie_x8_gen3_qpll_reset.v:66]
INFO: [Synth 8-256] done synthesizing module 'vc709_pcie_x8_gen3_qpll_reset' (28#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/vc709_pcie_x8_gen3/pcie3_7x_v2_1/source/vc709_pcie_x8_gen3_qpll_reset.v:66]
INFO: [Synth 8-638] synthesizing module 'vc709_pcie_x8_gen3_pipe_user' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/vc709_pcie_x8_gen3/pcie3_7x_v2_1/source/vc709_pcie_x8_gen3_pipe_user.v:67]
INFO: [Synth 8-256] done synthesizing module 'vc709_pcie_x8_gen3_pipe_user' (29#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/vc709_pcie_x8_gen3/pcie3_7x_v2_1/source/vc709_pcie_x8_gen3_pipe_user.v:67]
INFO: [Synth 8-638] synthesizing module 'vc709_pcie_x8_gen3_pipe_rate' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/vc709_pcie_x8_gen3/pcie3_7x_v2_1/source/vc709_pcie_x8_gen3_pipe_rate.v:67]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/vc709_pcie_x8_gen3/pcie3_7x_v2_1/source/vc709_pcie_x8_gen3_pipe_rate.v:329]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/vc709_pcie_x8_gen3/pcie3_7x_v2_1/source/vc709_pcie_x8_gen3_pipe_rate.v:437]
INFO: [Synth 8-256] done synthesizing module 'vc709_pcie_x8_gen3_pipe_rate' (30#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/vc709_pcie_x8_gen3/pcie3_7x_v2_1/source/vc709_pcie_x8_gen3_pipe_rate.v:67]
INFO: [Synth 8-638] synthesizing module 'vc709_pcie_x8_gen3_pipe_sync' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/vc709_pcie_x8_gen3/pcie3_7x_v2_1/source/vc709_pcie_x8_gen3_pipe_sync.v:72]
INFO: [Synth 8-3888] merging register 'rxsync_fsm_disable.rxsync_done_reg' into 'rxsync_fsm_disable.rxdlyen_reg' in module 'vc709_pcie_x8_gen3_pipe_sync' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/vc709_pcie_x8_gen3/pcie3_7x_v2_1/source/vc709_pcie_x8_gen3_pipe_sync.v:613]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/vc709_pcie_x8_gen3/pcie3_7x_v2_1/source/vc709_pcie_x8_gen3_pipe_sync.v:636]
INFO: [Synth 8-256] done synthesizing module 'vc709_pcie_x8_gen3_pipe_sync' (31#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/vc709_pcie_x8_gen3/pcie3_7x_v2_1/source/vc709_pcie_x8_gen3_pipe_sync.v:72]
INFO: [Synth 8-638] synthesizing module 'vc709_pcie_x8_gen3_pipe_drp' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/vc709_pcie_x8_gen3/pcie3_7x_v2_1/source/vc709_pcie_x8_gen3_pipe_drp.v:67]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/vc709_pcie_x8_gen3/pcie3_7x_v2_1/source/vc709_pcie_x8_gen3_pipe_drp.v:436]
INFO: [Synth 8-256] done synthesizing module 'vc709_pcie_x8_gen3_pipe_drp' (32#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/vc709_pcie_x8_gen3/pcie3_7x_v2_1/source/vc709_pcie_x8_gen3_pipe_drp.v:67]
INFO: [Synth 8-638] synthesizing module 'vc709_pcie_x8_gen3_pipe_eq' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/vc709_pcie_x8_gen3/pcie3_7x_v2_1/source/vc709_pcie_x8_gen3_pipe_eq.v:67]
INFO: [Synth 8-638] synthesizing module 'vc709_pcie_x8_gen3_rxeq_scan' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/vc709_pcie_x8_gen3/pcie3_7x_v2_1/source/vc709_pcie_x8_gen3_rxeq_scan.v:66]
INFO: [Synth 8-256] done synthesizing module 'vc709_pcie_x8_gen3_rxeq_scan' (33#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/vc709_pcie_x8_gen3/pcie3_7x_v2_1/source/vc709_pcie_x8_gen3_rxeq_scan.v:66]
INFO: [Synth 8-226] default block is never used [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/vc709_pcie_x8_gen3/pcie3_7x_v2_1/source/vc709_pcie_x8_gen3_pipe_eq.v:401]
INFO: [Synth 8-256] done synthesizing module 'vc709_pcie_x8_gen3_pipe_eq' (34#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/vc709_pcie_x8_gen3/pcie3_7x_v2_1/source/vc709_pcie_x8_gen3_pipe_eq.v:67]
INFO: [Synth 8-638] synthesizing module 'vc709_pcie_x8_gen3_qpll_drp' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/vc709_pcie_x8_gen3/pcie3_7x_v2_1/source/vc709_pcie_x8_gen3_qpll_drp.v:67]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/vc709_pcie_x8_gen3/pcie3_7x_v2_1/source/vc709_pcie_x8_gen3_qpll_drp.v:274]
INFO: [Synth 8-256] done synthesizing module 'vc709_pcie_x8_gen3_qpll_drp' (35#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/vc709_pcie_x8_gen3/pcie3_7x_v2_1/source/vc709_pcie_x8_gen3_qpll_drp.v:67]
INFO: [Synth 8-638] synthesizing module 'vc709_pcie_x8_gen3_qpll_wrapper' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/vc709_pcie_x8_gen3/pcie3_7x_v2_1/source/vc709_pcie_x8_gen3_qpll_wrapper.v:67]
INFO: [Synth 8-638] synthesizing module 'GTHE2_COMMON' [/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:3175]
INFO: [Synth 8-256] done synthesizing module 'GTHE2_COMMON' (36#450) [/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:3175]
INFO: [Synth 8-256] done synthesizing module 'vc709_pcie_x8_gen3_qpll_wrapper' (37#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/vc709_pcie_x8_gen3/pcie3_7x_v2_1/source/vc709_pcie_x8_gen3_qpll_wrapper.v:67]
INFO: [Synth 8-638] synthesizing module 'vc709_pcie_x8_gen3_gt_wrapper' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/vc709_pcie_x8_gen3/pcie3_7x_v2_1/source/vc709_pcie_x8_gen3_gt_wrapper.v:68]
INFO: [Synth 8-638] synthesizing module 'GTHE2_CHANNEL' [/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:2353]
INFO: [Synth 8-256] done synthesizing module 'GTHE2_CHANNEL' (38#450) [/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:2353]
INFO: [Synth 8-256] done synthesizing module 'vc709_pcie_x8_gen3_gt_wrapper' (39#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/vc709_pcie_x8_gen3/pcie3_7x_v2_1/source/vc709_pcie_x8_gen3_gt_wrapper.v:68]
INFO: [Synth 8-256] done synthesizing module 'vc709_pcie_x8_gen3_pipe_wrapper' (40#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/vc709_pcie_x8_gen3/pcie3_7x_v2_1/source/vc709_pcie_x8_gen3_pipe_wrapper.v:158]
INFO: [Synth 8-256] done synthesizing module 'vc709_pcie_x8_gen3_gt_top' (41#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/vc709_pcie_x8_gen3/pcie3_7x_v2_1/source/vc709_pcie_x8_gen3_gt_top.v:85]
WARNING: [Synth 8-3848] Net pipe_gen3_out in module/entity pcie3_7x_v2_1_pcie_3_0_7vx does not have driver.
WARNING: [Synth 8-3848] Net startup_cfgclk in module/entity pcie3_7x_v2_1_pcie_3_0_7vx does not have driver.
WARNING: [Synth 8-3848] Net startup_cfgmclk in module/entity pcie3_7x_v2_1_pcie_3_0_7vx does not have driver.
WARNING: [Synth 8-3848] Net startup_eos in module/entity pcie3_7x_v2_1_pcie_3_0_7vx does not have driver.
WARNING: [Synth 8-3848] Net startup_preq in module/entity pcie3_7x_v2_1_pcie_3_0_7vx does not have driver.
INFO: [Synth 8-256] done synthesizing module 'pcie3_7x_v2_1_pcie_3_0_7vx' (42#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/vc709_pcie_x8_gen3/pcie3_7x_v2_1/source/pcie3_7x_v2_1_pcie_3_0_7vx.v:116]
INFO: [Synth 8-256] done synthesizing module 'vc709_pcie_x8_gen3' (43#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/vc709_pcie_x8_gen3/synth/vc709_pcie_x8_gen3.v:56]
INFO: [Synth 8-638] synthesizing module 'pcie_app_7vx' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_pcie/example_project/vc709_pcie_x8_gen3_example/vc709_pcie_x8_gen3_example.srcs/sources_1/imports/example_design/pcie_app_7vx.v:65]
INFO: [Synth 8-638] synthesizing module 'PIO' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_pcie/example_project/vc709_pcie_x8_gen3_example/vc709_pcie_x8_gen3_example.srcs/sources_1/imports/example_design/PIO.v:66]
INFO: [Synth 8-638] synthesizing module 'PIO_EP' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_pcie/example_project/vc709_pcie_x8_gen3_example/vc709_pcie_x8_gen3_example.srcs/sources_1/imports/example_design/PIO_EP.v:61]
INFO: [Synth 8-638] synthesizing module 'PIO_EP_MEM_ACCESS' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_pcie/example_project/vc709_pcie_x8_gen3_example/vc709_pcie_x8_gen3_example.srcs/sources_1/imports/example_design/PIO_EP_MEM_ACCESS.v:69]
INFO: [Synth 8-638] synthesizing module 'EP_MEM' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_pcie/example_project/vc709_pcie_x8_gen3_example/vc709_pcie_x8_gen3_example.srcs/sources_1/imports/example_design/EP_MEM.v:65]
INFO: [Synth 8-638] synthesizing module 'RAMB36' [/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:25460]
INFO: [Synth 8-256] done synthesizing module 'RAMB36' (44#450) [/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:25460]
INFO: [Synth 8-256] done synthesizing module 'EP_MEM' (45#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_pcie/example_project/vc709_pcie_x8_gen3_example/vc709_pcie_x8_gen3_example.srcs/sources_1/imports/example_design/EP_MEM.v:65]
INFO: [Synth 8-155] case statement is not full and has no default [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_pcie/example_project/vc709_pcie_x8_gen3_example/vc709_pcie_x8_gen3_example.srcs/sources_1/imports/example_design/PIO_EP_MEM_ACCESS.v:198]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_pcie/example_project/vc709_pcie_x8_gen3_example/vc709_pcie_x8_gen3_example.srcs/sources_1/imports/example_design/PIO_EP_MEM_ACCESS.v:336]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_pcie/example_project/vc709_pcie_x8_gen3_example/vc709_pcie_x8_gen3_example.srcs/sources_1/imports/example_design/PIO_EP_MEM_ACCESS.v:336]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_pcie/example_project/vc709_pcie_x8_gen3_example/vc709_pcie_x8_gen3_example.srcs/sources_1/imports/example_design/PIO_EP_MEM_ACCESS.v:360]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_pcie/example_project/vc709_pcie_x8_gen3_example/vc709_pcie_x8_gen3_example.srcs/sources_1/imports/example_design/PIO_EP_MEM_ACCESS.v:360]
INFO: [Synth 8-256] done synthesizing module 'PIO_EP_MEM_ACCESS' (46#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_pcie/example_project/vc709_pcie_x8_gen3_example/vc709_pcie_x8_gen3_example.srcs/sources_1/imports/example_design/PIO_EP_MEM_ACCESS.v:69]
INFO: [Synth 8-638] synthesizing module 'PIO_RX_ENGINE' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_pcie/example_project/vc709_pcie_x8_gen3_example/vc709_pcie_x8_gen3_example.srcs/sources_1/imports/example_design/PIO_RX_ENGINE.v:67]
INFO: [Synth 8-226] default block is never used [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_pcie/example_project/vc709_pcie_x8_gen3_example/vc709_pcie_x8_gen3_example.srcs/sources_1/imports/example_design/PIO_RX_ENGINE.v:1641]
INFO: [Synth 8-155] case statement is not full and has no default [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_pcie/example_project/vc709_pcie_x8_gen3_example/vc709_pcie_x8_gen3_example.srcs/sources_1/imports/example_design/PIO_RX_ENGINE.v:1318]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_pcie/example_project/vc709_pcie_x8_gen3_example/vc709_pcie_x8_gen3_example.srcs/sources_1/imports/example_design/PIO_RX_ENGINE.v:1740]
INFO: [Synth 8-256] done synthesizing module 'PIO_RX_ENGINE' (47#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_pcie/example_project/vc709_pcie_x8_gen3_example/vc709_pcie_x8_gen3_example.srcs/sources_1/imports/example_design/PIO_RX_ENGINE.v:67]
INFO: [Synth 8-638] synthesizing module 'PIO_TX_ENGINE' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_pcie/example_project/vc709_pcie_x8_gen3_example/vc709_pcie_x8_gen3_example.srcs/sources_1/imports/example_design/PIO_TX_ENGINE.v:67]
INFO: [Synth 8-155] case statement is not full and has no default [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_pcie/example_project/vc709_pcie_x8_gen3_example/vc709_pcie_x8_gen3_example.srcs/sources_1/imports/example_design/PIO_TX_ENGINE.v:422]
INFO: [Synth 8-226] default block is never used [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_pcie/example_project/vc709_pcie_x8_gen3_example/vc709_pcie_x8_gen3_example.srcs/sources_1/imports/example_design/PIO_TX_ENGINE.v:299]
INFO: [Synth 8-256] done synthesizing module 'PIO_TX_ENGINE' (48#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_pcie/example_project/vc709_pcie_x8_gen3_example/vc709_pcie_x8_gen3_example.srcs/sources_1/imports/example_design/PIO_TX_ENGINE.v:67]
INFO: [Synth 8-638] synthesizing module 'PIO_INTR_CTRL' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_pcie/example_project/vc709_pcie_x8_gen3_example/vc709_pcie_x8_gen3_example.srcs/sources_1/imports/example_design/PIO_INTR_CTRL.v:62]
INFO: [Synth 8-256] done synthesizing module 'PIO_INTR_CTRL' (49#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_pcie/example_project/vc709_pcie_x8_gen3_example/vc709_pcie_x8_gen3_example.srcs/sources_1/imports/example_design/PIO_INTR_CTRL.v:62]
INFO: [Synth 8-256] done synthesizing module 'PIO_EP' (50#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_pcie/example_project/vc709_pcie_x8_gen3_example/vc709_pcie_x8_gen3_example.srcs/sources_1/imports/example_design/PIO_EP.v:61]
INFO: [Synth 8-638] synthesizing module 'PIO_TO_CTRL' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_pcie/example_project/vc709_pcie_x8_gen3_example/vc709_pcie_x8_gen3_example.srcs/sources_1/imports/example_design/PIO_TO_CTRL.v:61]
INFO: [Synth 8-256] done synthesizing module 'PIO_TO_CTRL' (51#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_pcie/example_project/vc709_pcie_x8_gen3_example/vc709_pcie_x8_gen3_example.srcs/sources_1/imports/example_design/PIO_TO_CTRL.v:61]
INFO: [Synth 8-256] done synthesizing module 'PIO' (52#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_pcie/example_project/vc709_pcie_x8_gen3_example/vc709_pcie_x8_gen3_example.srcs/sources_1/imports/example_design/PIO.v:66]
INFO: [Synth 8-256] done synthesizing module 'pcie_app_7vx' (53#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_pcie/example_project/vc709_pcie_x8_gen3_example/vc709_pcie_x8_gen3_example.srcs/sources_1/imports/example_design/pcie_app_7vx.v:65]
INFO: [Synth 8-638] synthesizing module 'axi_dma_0' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/synth/axi_dma_0.vhd:170]
INFO: [Synth 8-3491] module 'axi_dma' declared at '/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_0/hdl/src/vhdl/axi_dma.vhd:102' bound to instance 'U0' of component 'axi_dma' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/synth/axi_dma_0.vhd:331]
INFO: [Synth 8-638] synthesizing module 'axi_dma' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_0/hdl/src/vhdl/axi_dma.vhd:464]
INFO: [Synth 8-638] synthesizing module 'axi_dma_rst_module' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_0/hdl/src/vhdl/axi_dma_rst_module.vhd:212]
INFO: [Synth 8-638] synthesizing module 'axi_dma_reset' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_0/hdl/src/vhdl/axi_dma_reset.vhd:143]
INFO: [Synth 8-3888] merging register 'GNE_SYNC_RESET.GEN_ALT_RESET_OUT.altrnt_reset_out_n_reg' into 'GNE_SYNC_RESET.prmry_reset_out_n_reg' in module 'axi_dma_reset' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_0/hdl/src/vhdl/axi_dma_reset.vhd:376]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_reset' (54#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_0/hdl/src/vhdl/axi_dma_reset.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_rst_module' (55#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_0/hdl/src/vhdl/axi_dma_rst_module.vhd:212]
INFO: [Synth 8-638] synthesizing module 'axi_dma_reg_module' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_0/hdl/src/vhdl/axi_dma_reg_module.vhd:234]
INFO: [Synth 8-638] synthesizing module 'axi_dma_lite_if' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_0/hdl/src/vhdl/axi_dma_lite_if.vhd:135]
INFO: [Synth 8-3888] merging register 'GEN_SYNC_WRITE.awready_i_reg' into 'GEN_SYNC_WRITE.wready_i_reg' in module 'axi_dma_lite_if' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_0/hdl/src/vhdl/axi_dma_lite_if.vhd:213]
INFO: [Synth 8-3888] merging register 'GEN_SYNC_WRITE.rdy1_reg' into 'GEN_SYNC_WRITE.wready_i_reg' in module 'axi_dma_lite_if' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_0/hdl/src/vhdl/axi_dma_lite_if.vhd:342]
INFO: [Synth 8-3888] merging register 'GEN_SYNC_READ.arvalid_re_d1_reg' into 'arready_i_reg' in module 'axi_dma_lite_if' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_0/hdl/src/vhdl/axi_dma_lite_if.vhd:1095]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_0/hdl/src/vhdl/axi_dma_lite_if.vhd:259]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_lite_if' (56#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_0/hdl/src/vhdl/axi_dma_lite_if.vhd:135]
INFO: [Synth 8-638] synthesizing module 'axi_dma_register' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_0/hdl/src/vhdl/axi_dma_register.vhd:157]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_0/hdl/src/vhdl/axi_dma_register.vhd:431]
WARNING: [Synth 8-3848] Net soft_reset_i in module/entity axi_dma_register does not have driver.
WARNING: [Synth 8-3848] Net sg_ctl in module/entity axi_dma_register does not have driver.
INFO: [Synth 8-256] done synthesizing module 'axi_dma_register' (57#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_0/hdl/src/vhdl/axi_dma_register.vhd:157]
INFO: [Synth 8-638] synthesizing module 'axi_dma_register_s2mm' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_0/hdl/src/vhdl/axi_dma_register_s2mm.vhd:295]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_0/hdl/src/vhdl/axi_dma_register_s2mm.vhd:977]
WARNING: [Synth 8-3848] Net soft_reset_i in module/entity axi_dma_register_s2mm does not have driver.
WARNING: [Synth 8-3848] Net sg_ctl in module/entity axi_dma_register_s2mm does not have driver.
INFO: [Synth 8-256] done synthesizing module 'axi_dma_register_s2mm' (58#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_0/hdl/src/vhdl/axi_dma_register_s2mm.vhd:295]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_reg_module' (59#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_0/hdl/src/vhdl/axi_dma_reg_module.vhd:234]
INFO: [Synth 8-638] synthesizing module 'axi_sg' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_04_a/hdl/src/vhdl/axi_sg.vhd:424]
INFO: [Synth 8-638] synthesizing module 'axi_sg_ftch_mngr' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_04_a/hdl/src/vhdl/axi_sg_ftch_mngr.vhd:201]
INFO: [Synth 8-638] synthesizing module 'axi_sg_ftch_sm' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_04_a/hdl/src/vhdl/axi_sg_ftch_sm.vhd:180]
INFO: [Synth 8-226] default block is never used [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_04_a/hdl/src/vhdl/axi_sg_ftch_sm.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_ftch_sm' (60#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_04_a/hdl/src/vhdl/axi_sg_ftch_sm.vhd:180]
INFO: [Synth 8-638] synthesizing module 'axi_sg_ftch_pntr' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_04_a/hdl/src/vhdl/axi_sg_ftch_pntr.vhd:153]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_04_a/hdl/src/vhdl/axi_sg_ftch_pntr.vhd:222]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_ftch_pntr' (61#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_04_a/hdl/src/vhdl/axi_sg_ftch_pntr.vhd:153]
INFO: [Synth 8-638] synthesizing module 'axi_sg_ftch_cmdsts_if' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_04_a/hdl/src/vhdl/axi_sg_ftch_cmdsts_if.vhd:120]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_ftch_cmdsts_if' (62#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_04_a/hdl/src/vhdl/axi_sg_ftch_cmdsts_if.vhd:120]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_ftch_mngr' (63#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_04_a/hdl/src/vhdl/axi_sg_ftch_mngr.vhd:201]
INFO: [Synth 8-638] synthesizing module 'axi_sg_ftch_q_mngr' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_04_a/hdl/src/vhdl/axi_sg_ftch_q_mngr.vhd:221]
INFO: [Synth 8-638] synthesizing module 'axi_sg_ftch_queue' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_04_a/hdl/src/vhdl/axi_sg_ftch_queue.vhd:196]
INFO: [Synth 8-638] synthesizing module 'axi_sg_cntrl_strm' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_04_a/hdl/src/vhdl/axi_sg_cntrl_strm.vhd:127]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_f.vhd:165]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:194]
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:146]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at '/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:11476' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:211]
INFO: [Synth 8-638] synthesizing module 'MUXCY_L' [/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:11476]
INFO: [Synth 8-256] done synthesizing module 'MUXCY_L' (64#450) [/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:11476]
INFO: [Synth 8-3491] module 'XORCY' declared at '/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:27185' bound to instance 'XORCY_I' of component 'XORCY' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:218]
INFO: [Synth 8-638] synthesizing module 'XORCY' [/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:27185]
INFO: [Synth 8-256] done synthesizing module 'XORCY' (65#450) [/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:27185]
INFO: [Synth 8-3491] module 'FDS' declared at '/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:1868' bound to instance 'FDS_I' of component 'FDS' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:224]
INFO: [Synth 8-638] synthesizing module 'FDS' [/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:1868]
INFO: [Synth 8-256] done synthesizing module 'FDS' (66#450) [/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:1868]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at '/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:11476' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:211]
INFO: [Synth 8-3491] module 'XORCY' declared at '/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:27185' bound to instance 'XORCY_I' of component 'XORCY' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:218]
INFO: [Synth 8-3491] module 'FDS' declared at '/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:1868' bound to instance 'FDS_I' of component 'FDS' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:224]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at '/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:11476' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:211]
INFO: [Synth 8-3491] module 'XORCY' declared at '/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:27185' bound to instance 'XORCY_I' of component 'XORCY' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:218]
INFO: [Synth 8-3491] module 'FDS' declared at '/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:1868' bound to instance 'FDS_I' of component 'FDS' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:224]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at '/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:11476' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:211]
INFO: [Synth 8-3491] module 'XORCY' declared at '/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:27185' bound to instance 'XORCY_I' of component 'XORCY' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:218]
INFO: [Synth 8-3491] module 'FDS' declared at '/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:1868' bound to instance 'FDS_I' of component 'FDS' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:224]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at '/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:11476' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:211]
INFO: [Synth 8-3491] module 'XORCY' declared at '/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:27185' bound to instance 'XORCY_I' of component 'XORCY' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:218]
INFO: [Synth 8-3491] module 'FDS' declared at '/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:1868' bound to instance 'FDS_I' of component 'FDS' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:224]
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f' (67#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:146]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:158]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:26401' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-638] synthesizing module 'SRLC16E' [/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:26401]
INFO: [Synth 8-256] done synthesizing module 'SRLC16E' (68#450) [/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:26401]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:26401' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:26401' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:26401' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:26401' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:26401' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:26401' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:26401' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:26401' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:26401' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:26401' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:26401' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:26401' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:26401' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:26401' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:26401' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:26401' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:26401' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:26401' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:26401' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:26401' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:26401' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:26401' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:26401' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:26401' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:26401' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:26401' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:26401' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:26401' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:26401' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:26401' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:26401' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:26401' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f' (69#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:158]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f' (70#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:194]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f' (71#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_f.vhd:165]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_cntrl_strm' (72#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_04_a/hdl/src/vhdl/axi_sg_cntrl_strm.vhd:127]
WARNING: [Synth 8-3848] Net m_axis_ftch1_tdata_mcdma_new in module/entity axi_sg_ftch_queue does not have driver.
WARNING: [Synth 8-3848] Net m_axis_ftch2_tdata_mcdma_new in module/entity axi_sg_ftch_queue does not have driver.
INFO: [Synth 8-256] done synthesizing module 'axi_sg_ftch_queue' (73#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_04_a/hdl/src/vhdl/axi_sg_ftch_queue.vhd:196]
WARNING: [Synth 8-3848] Net m_axis_ch2_ftch_tdata_mcdma_nxt in module/entity axi_sg_ftch_q_mngr does not have driver.
INFO: [Synth 8-256] done synthesizing module 'axi_sg_ftch_q_mngr' (74#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_04_a/hdl/src/vhdl/axi_sg_ftch_q_mngr.vhd:221]
INFO: [Synth 8-638] synthesizing module 'axi_sg_updt_mngr' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_04_a/hdl/src/vhdl/axi_sg_updt_mngr.vhd:173]
INFO: [Synth 8-638] synthesizing module 'axi_sg_updt_sm' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_04_a/hdl/src/vhdl/axi_sg_updt_sm.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_updt_sm' (75#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_04_a/hdl/src/vhdl/axi_sg_updt_sm.vhd:167]
INFO: [Synth 8-638] synthesizing module 'axi_sg_updt_cmdsts_if' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_04_a/hdl/src/vhdl/axi_sg_updt_cmdsts_if.vhd:114]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_updt_cmdsts_if' (76#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_04_a/hdl/src/vhdl/axi_sg_updt_cmdsts_if.vhd:114]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_updt_mngr' (77#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_04_a/hdl/src/vhdl/axi_sg_updt_mngr.vhd:173]
INFO: [Synth 8-638] synthesizing module 'axi_sg_updt_q_mngr' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_04_a/hdl/src/vhdl/axi_sg_updt_q_mngr.vhd:209]
INFO: [Synth 8-638] synthesizing module 'axi_sg_updt_queue' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_04_a/hdl/src/vhdl/axi_sg_updt_queue.vhd:191]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized0' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_f.vhd:165]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized0' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:194]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized0' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:158]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:26401' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:26401' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:26401' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:26401' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:26401' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:26401' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:26401' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:26401' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:26401' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:26401' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:26401' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:26401' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:26401' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:26401' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:26401' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:26401' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:26401' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:26401' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:26401' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:26401' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:26401' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:26401' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:26401' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:26401' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:26401' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:26401' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:26401' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:26401' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:26401' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:26401' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:26401' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:26401' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:26401' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:26401' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized0' (77#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:158]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized0' (77#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:194]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized0' (77#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_f.vhd:165]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_04_a/hdl/src/vhdl/axi_sg_updt_queue.vhd:515]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_updt_queue' (78#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_04_a/hdl/src/vhdl/axi_sg_updt_queue.vhd:191]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_updt_q_mngr' (79#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_04_a/hdl/src/vhdl/axi_sg_updt_q_mngr.vhd:209]
INFO: [Synth 8-638] synthesizing module 'axi_sg_intrpt' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_04_a/hdl/src/vhdl/axi_sg_intrpt.vhd:136]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_04_a/hdl/src/vhdl/axi_sg_intrpt.vhd:253]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_intrpt' (80#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_04_a/hdl/src/vhdl/axi_sg_intrpt.vhd:136]
INFO: [Synth 8-638] synthesizing module 'axi_sg_datamover' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_04_a/hdl/src/vhdl/axi_sg_datamover.vhd:521]
INFO: [Synth 8-638] synthesizing module 'axi_sg_mm2s_basic_wrap' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_04_a/hdl/src/vhdl/axi_sg_mm2s_basic_wrap.vhd:301]
INFO: [Synth 8-638] synthesizing module 'axi_sg_reset' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_04_a/hdl/src/vhdl/axi_sg_reset.vhd:152]
INFO: [Synth 8-3888] merging register 'sig_cmd_stat_rst_int_reg_n_reg' into 'sig_cmd_stat_rst_user_reg_n_cdc_from_reg' in module 'axi_sg_reset' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_04_a/hdl/src/vhdl/axi_sg_reset.vhd:183]
INFO: [Synth 8-3888] merging register 'sig_mmap_rst_reg_n_reg' into 'sig_cmd_stat_rst_user_reg_n_cdc_from_reg' in module 'axi_sg_reset' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_04_a/hdl/src/vhdl/axi_sg_reset.vhd:186]
INFO: [Synth 8-3888] merging register 'sig_stream_rst_reg_n_reg' into 'sig_cmd_stat_rst_user_reg_n_cdc_from_reg' in module 'axi_sg_reset' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_04_a/hdl/src/vhdl/axi_sg_reset.vhd:189]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_reset' (81#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_04_a/hdl/src/vhdl/axi_sg_reset.vhd:152]
INFO: [Synth 8-638] synthesizing module 'axi_sg_cmd_status' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_04_a/hdl/src/vhdl/axi_sg_cmd_status.vhd:177]
INFO: [Synth 8-638] synthesizing module 'axi_sg_fifo' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_04_a/hdl/src/vhdl/axi_sg_fifo.vhd:139]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_fifo' (82#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_04_a/hdl/src/vhdl/axi_sg_fifo.vhd:139]
INFO: [Synth 8-638] synthesizing module 'axi_sg_fifo__parameterized0' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_04_a/hdl/src/vhdl/axi_sg_fifo.vhd:139]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_fifo__parameterized0' (82#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_04_a/hdl/src/vhdl/axi_sg_fifo.vhd:139]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_cmd_status' (83#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_04_a/hdl/src/vhdl/axi_sg_cmd_status.vhd:177]
INFO: [Synth 8-638] synthesizing module 'axi_sg_rd_status_cntl' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_04_a/hdl/src/vhdl/axi_sg_rd_status_cntl.vhd:189]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_rd_status_cntl' (84#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_04_a/hdl/src/vhdl/axi_sg_rd_status_cntl.vhd:189]
INFO: [Synth 8-638] synthesizing module 'axi_sg_scc' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_04_a/hdl/src/vhdl/axi_sg_scc.vhd:226]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_scc' (85#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_04_a/hdl/src/vhdl/axi_sg_scc.vhd:226]
INFO: [Synth 8-638] synthesizing module 'axi_sg_addr_cntl' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_04_a/hdl/src/vhdl/axi_sg_addr_cntl.vhd:265]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_addr_cntl' (86#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_04_a/hdl/src/vhdl/axi_sg_addr_cntl.vhd:265]
INFO: [Synth 8-638] synthesizing module 'axi_sg_rddata_cntl' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_04_a/hdl/src/vhdl/axi_sg_rddata_cntl.vhd:365]
WARNING: [Synth 8-3848] Net data2rst_stop_cmplt in module/entity axi_sg_rddata_cntl does not have driver.
WARNING: [Synth 8-3848] Net mm2s_rd_xfer_cmplt in module/entity axi_sg_rddata_cntl does not have driver.
WARNING: [Synth 8-3848] Net mm2s_dre_new_align in module/entity axi_sg_rddata_cntl does not have driver.
WARNING: [Synth 8-3848] Net mm2s_dre_use_autodest in module/entity axi_sg_rddata_cntl does not have driver.
WARNING: [Synth 8-3848] Net mm2s_dre_src_align in module/entity axi_sg_rddata_cntl does not have driver.
WARNING: [Synth 8-3848] Net mm2s_dre_dest_align in module/entity axi_sg_rddata_cntl does not have driver.
WARNING: [Synth 8-3848] Net mm2s_dre_flush in module/entity axi_sg_rddata_cntl does not have driver.
WARNING: [Synth 8-3848] Net mm2s_data2sf_cmd_cmplt in module/entity axi_sg_rddata_cntl does not have driver.
WARNING: [Synth 8-3848] Net data2mstr_cmd_ready in module/entity axi_sg_rddata_cntl does not have driver.
WARNING: [Synth 8-3848] Net data2all_dcntlr_halted in module/entity axi_sg_rddata_cntl does not have driver.
WARNING: [Synth 8-3848] Net data2skid_halt in module/entity axi_sg_rddata_cntl does not have driver.
INFO: [Synth 8-256] done synthesizing module 'axi_sg_rddata_cntl' (87#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_04_a/hdl/src/vhdl/axi_sg_rddata_cntl.vhd:365]
WARNING: [Synth 8-3848] Net sig_cache2mstr_command in module/entity axi_sg_mm2s_basic_wrap does not have driver.
INFO: [Synth 8-256] done synthesizing module 'axi_sg_mm2s_basic_wrap' (88#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_04_a/hdl/src/vhdl/axi_sg_mm2s_basic_wrap.vhd:301]
INFO: [Synth 8-638] synthesizing module 'axi_sg_s2mm_basic_wrap' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_04_a/hdl/src/vhdl/axi_sg_s2mm_basic_wrap.vhd:306]
INFO: [Synth 8-638] synthesizing module 'axi_sg_wr_status_cntl' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_04_a/hdl/src/vhdl/axi_sg_wr_status_cntl.vhd:251]
INFO: [Synth 8-638] synthesizing module 'axi_sg_fifo__parameterized1' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_04_a/hdl/src/vhdl/axi_sg_fifo.vhd:139]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized1' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_f.vhd:165]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized1' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:194]
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f__parameterized0' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:146]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at '/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:11476' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:211]
INFO: [Synth 8-3491] module 'XORCY' declared at '/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:27185' bound to instance 'XORCY_I' of component 'XORCY' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:218]
INFO: [Synth 8-3491] module 'FDS' declared at '/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:1868' bound to instance 'FDS_I' of component 'FDS' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:224]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at '/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:11476' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:211]
INFO: [Synth 8-3491] module 'XORCY' declared at '/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:27185' bound to instance 'XORCY_I' of component 'XORCY' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:218]
INFO: [Synth 8-3491] module 'FDS' declared at '/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:1868' bound to instance 'FDS_I' of component 'FDS' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:224]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at '/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:11476' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:211]
INFO: [Synth 8-3491] module 'XORCY' declared at '/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:27185' bound to instance 'XORCY_I' of component 'XORCY' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:218]
INFO: [Synth 8-3491] module 'FDS' declared at '/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:1868' bound to instance 'FDS_I' of component 'FDS' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:224]
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f__parameterized0' (88#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:146]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized1' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:158]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:26401' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:26401' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized1' (88#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:158]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized1' (88#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:194]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized1' (88#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_f.vhd:165]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_fifo__parameterized1' (88#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_04_a/hdl/src/vhdl/axi_sg_fifo.vhd:139]
INFO: [Synth 8-638] synthesizing module 'axi_sg_fifo__parameterized2' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_04_a/hdl/src/vhdl/axi_sg_fifo.vhd:139]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized2' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_f.vhd:165]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized2' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:194]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized2' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:158]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:26401' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:26401' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:26401' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:26401' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_limit to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized2' (88#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:158]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized2' (88#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:194]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized2' (88#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_f.vhd:165]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_fifo__parameterized2' (88#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_04_a/hdl/src/vhdl/axi_sg_fifo.vhd:139]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_wr_status_cntl' (89#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_04_a/hdl/src/vhdl/axi_sg_wr_status_cntl.vhd:251]
INFO: [Synth 8-638] synthesizing module 'axi_sg_scc_wr' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_04_a/hdl/src/vhdl/axi_sg_scc_wr.vhd:226]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_scc_wr' (90#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_04_a/hdl/src/vhdl/axi_sg_scc_wr.vhd:226]
INFO: [Synth 8-638] synthesizing module 'axi_sg_addr_cntl__parameterized0' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_04_a/hdl/src/vhdl/axi_sg_addr_cntl.vhd:265]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_addr_cntl__parameterized0' (90#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_04_a/hdl/src/vhdl/axi_sg_addr_cntl.vhd:265]
INFO: [Synth 8-638] synthesizing module 'axi_sg_wrdata_cntl' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_04_a/hdl/src/vhdl/axi_sg_wrdata_cntl.vhd:382]
WARNING: [Synth 8-3848] Net sig_ld_new_cmd in module/entity axi_sg_wrdata_cntl does not have driver.
WARNING: [Synth 8-3848] Net sig_get_next_dqual in module/entity axi_sg_wrdata_cntl does not have driver.
INFO: [Synth 8-256] done synthesizing module 'axi_sg_wrdata_cntl' (91#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_04_a/hdl/src/vhdl/axi_sg_wrdata_cntl.vhd:382]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_s2mm_basic_wrap' (92#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_04_a/hdl/src/vhdl/axi_sg_s2mm_basic_wrap.vhd:306]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_datamover' (93#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_04_a/hdl/src/vhdl/axi_sg_datamover.vhd:521]
WARNING: [Synth 8-3848] Net updt_error_addr in module/entity axi_sg does not have driver.
WARNING: [Synth 8-3848] Net tail_updt in module/entity axi_sg does not have driver.
INFO: [Synth 8-256] done synthesizing module 'axi_sg' (94#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_04_a/hdl/src/vhdl/axi_sg.vhd:424]
INFO: [Synth 8-638] synthesizing module 'axi_dma_mm2s_mngr' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_0/hdl/src/vhdl/axi_dma_mm2s_mngr.vhd:249]
INFO: [Synth 8-638] synthesizing module 'axi_dma_mm2s_sm' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_0/hdl/src/vhdl/axi_dma_mm2s_sm.vhd:136]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_mm2s_sm' (95#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_0/hdl/src/vhdl/axi_dma_mm2s_sm.vhd:136]
INFO: [Synth 8-638] synthesizing module 'axi_dma_mm2s_sg_if' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_0/hdl/src/vhdl/axi_dma_mm2s_sg_if.vhd:212]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized3' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_f.vhd:165]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized3' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:194]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized3' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:158]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized3' (95#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:158]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized3' (95#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:194]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized3' (95#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_f.vhd:165]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_0/hdl/src/vhdl/axi_dma_mm2s_sg_if.vhd:422]
WARNING: [Synth 8-3848] Net cntrlstrm_fifo_wren in module/entity axi_dma_mm2s_sg_if does not have driver.
WARNING: [Synth 8-3848] Net cntrlstrm_fifo_din in module/entity axi_dma_mm2s_sg_if does not have driver.
WARNING: [Synth 8-3848] Net desc_reg7[30:0] in module/entity axi_dma_mm2s_sg_if does not have driver.
INFO: [Synth 8-256] done synthesizing module 'axi_dma_mm2s_sg_if' (96#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_0/hdl/src/vhdl/axi_dma_mm2s_sg_if.vhd:212]
INFO: [Synth 8-638] synthesizing module 'axi_dma_mm2s_cmdsts_if' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_0/hdl/src/vhdl/axi_dma_mm2s_cmdsts_if.vhd:120]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_mm2s_cmdsts_if' (97#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_0/hdl/src/vhdl/axi_dma_mm2s_cmdsts_if.vhd:120]
INFO: [Synth 8-638] synthesizing module 'axi_dma_mm2s_sts_mngr' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_0/hdl/src/vhdl/axi_dma_mm2s_sts_mngr.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_mm2s_sts_mngr' (98#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_0/hdl/src/vhdl/axi_dma_mm2s_sts_mngr.vhd:106]
WARNING: [Synth 8-3848] Net mm2s_axis_info in module/entity axi_dma_mm2s_mngr does not have driver.
WARNING: [Synth 8-3848] Net m_axis_mm2s_cntrl_tdata in module/entity axi_dma_mm2s_mngr does not have driver.
WARNING: [Synth 8-3848] Net m_axis_mm2s_cntrl_tkeep in module/entity axi_dma_mm2s_mngr does not have driver.
WARNING: [Synth 8-3848] Net m_axis_mm2s_cntrl_tvalid in module/entity axi_dma_mm2s_mngr does not have driver.
WARNING: [Synth 8-3848] Net m_axis_mm2s_cntrl_tlast in module/entity axi_dma_mm2s_mngr does not have driver.
INFO: [Synth 8-256] done synthesizing module 'axi_dma_mm2s_mngr' (99#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_0/hdl/src/vhdl/axi_dma_mm2s_mngr.vhd:249]
INFO: [Synth 8-638] synthesizing module 'axi_dma_sofeof_gen' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_0/hdl/src/vhdl/axi_dma_sofeof_gen.vhd:100]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_sofeof_gen' (100#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_0/hdl/src/vhdl/axi_dma_sofeof_gen.vhd:100]
INFO: [Synth 8-638] synthesizing module 'axi_dma_s2mm_mngr' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_0/hdl/src/vhdl/axi_dma_s2mm_mngr.vhd:261]
INFO: [Synth 8-638] synthesizing module 'axi_dma_s2mm_sm' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_0/hdl/src/vhdl/axi_dma_s2mm_sm.vhd:151]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_s2mm_sm' (101#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_0/hdl/src/vhdl/axi_dma_s2mm_sm.vhd:151]
INFO: [Synth 8-638] synthesizing module 'axi_dma_s2mm_sg_if' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_0/hdl/src/vhdl/axi_dma_s2mm_sg_if.vhd:230]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_0/hdl/src/vhdl/axi_dma_s2mm_sg_if.vhd:755]
WARNING: [Synth 8-3848] Net updtsts_tlast in module/entity axi_dma_s2mm_sg_if does not have driver.
WARNING: [Synth 8-3848] Net desc_reg9[30:0] in module/entity axi_dma_s2mm_sg_if does not have driver.
INFO: [Synth 8-256] done synthesizing module 'axi_dma_s2mm_sg_if' (102#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_0/hdl/src/vhdl/axi_dma_s2mm_sg_if.vhd:230]
INFO: [Synth 8-638] synthesizing module 'axi_dma_s2mm_cmdsts_if' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_0/hdl/src/vhdl/axi_dma_s2mm_cmdsts_if.vhd:152]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_s2mm_cmdsts_if' (103#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_0/hdl/src/vhdl/axi_dma_s2mm_cmdsts_if.vhd:152]
INFO: [Synth 8-638] synthesizing module 'axi_dma_s2mm_sts_mngr' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_0/hdl/src/vhdl/axi_dma_s2mm_sts_mngr.vhd:107]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_s2mm_sts_mngr' (104#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_0/hdl/src/vhdl/axi_dma_s2mm_sts_mngr.vhd:107]
INFO: [Synth 8-638] synthesizing module 'axi_dma_s2mm_sts_strm' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_0/hdl/src/vhdl/axi_dma_s2mm_sts_strm.vhd:138]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized4' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_f.vhd:165]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized4' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:194]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized4' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:158]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized4' (104#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:158]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized4' (104#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:194]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized4' (104#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_f.vhd:165]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_s2mm_sts_strm' (105#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_0/hdl/src/vhdl/axi_dma_s2mm_sts_strm.vhd:138]
WARNING: [Synth 8-3848] Net s2mm_bytes_rcvd in module/entity axi_dma_s2mm_mngr does not have driver.
WARNING: [Synth 8-3848] Net s2mm_bytes_rcvd_wren in module/entity axi_dma_s2mm_mngr does not have driver.
INFO: [Synth 8-256] done synthesizing module 'axi_dma_s2mm_mngr' (106#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_0/hdl/src/vhdl/axi_dma_s2mm_mngr.vhd:261]
INFO: [Synth 8-638] synthesizing module 'axi_datamover' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover.vhd:569]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_mm2s_full_wrap' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_mm2s_full_wrap.vhd:360]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_reset' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_reset.vhd:171]
INFO: [Synth 8-3888] merging register 'sig_cmd_stat_rst_int_reg_n_reg' into 'sig_cmd_stat_rst_user_reg_n_cdc_from_reg' in module 'axi_datamover_reset' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_reset.vhd:206]
INFO: [Synth 8-3888] merging register 'sig_mmap_rst_reg_n_reg' into 'sig_cmd_stat_rst_user_reg_n_cdc_from_reg' in module 'axi_datamover_reset' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_reset.vhd:209]
INFO: [Synth 8-3888] merging register 'sig_stream_rst_reg_n_reg' into 'sig_cmd_stat_rst_user_reg_n_cdc_from_reg' in module 'axi_datamover_reset' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_reset.vhd:212]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_reset' (107#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_reset.vhd:171]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_cmd_status' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_cmd_status.vhd:197]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_fifo.vhd:169]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo' (108#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_fifo.vhd:169]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized0' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_fifo.vhd:169]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized0' (108#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_fifo.vhd:169]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_cmd_status' (109#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_cmd_status.vhd:197]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rd_status_cntl' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_rd_status_cntl.vhd:207]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rd_status_cntl' (110#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_rd_status_cntl.vhd:207]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_pcc' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_pcc.vhd:365]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_strb_gen2' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_strb_gen2.vhd:156]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_strb_gen2' (111#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_strb_gen2.vhd:156]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_strb_gen2__parameterized0' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_strb_gen2.vhd:156]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_strb_gen2__parameterized0' (111#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_strb_gen2.vhd:156]
INFO: [Synth 8-226] default block is never used [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_pcc.vhd:2436]
WARNING: [Synth 8-3848] Net sig_btt_residue_slice_im0 in module/entity axi_datamover_pcc does not have driver.
WARNING: [Synth 8-3848] Net sig_incr_addr_cntr in module/entity axi_datamover_pcc does not have driver.
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_pcc' (112#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_pcc.vhd:365]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_addr_cntl' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_addr_cntl.vhd:292]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_addr_cntl' (113#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_addr_cntl.vhd:292]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rddata_cntl' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_rddata_cntl.vhd:391]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rdmux' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_rdmux.vhd:136]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rdmux' (114#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_rdmux.vhd:136]
WARNING: [Synth 8-3848] Net sig_ld_new_cmd in module/entity axi_datamover_rddata_cntl does not have driver.
WARNING: [Synth 8-3848] Net sig_get_next_dqual in module/entity axi_datamover_rddata_cntl does not have driver.
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rddata_cntl' (115#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_rddata_cntl.vhd:391]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rd_sf' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_rd_sf.vhd:307]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized1' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_fifo.vhd:169]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized5' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_f.vhd:165]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized5' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:194]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized5' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:158]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized5' (115#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:158]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized5' (115#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:194]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized5' (115#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_f.vhd:165]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized1' (115#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_fifo.vhd:169]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_sfifo_autord' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_sfifo_autord.vhd:157]
INFO: [Synth 8-638] synthesizing module 'sync_fifo_fg' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/sync_fifo_fg.vhd:241]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v10_0' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/fifo_generator_v10_0.vhd:647]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v10_0_synth' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/fifo_generator_v10_0_synth.vhd:665]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/fifo_generator_top.vhd:270]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/fifo_generator_ramfifo.vhd:307]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/reset_blk_ramfifo.vhd:217]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo' (116#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/reset_blk_ramfifo.vhd:217]
INFO: [Synth 8-638] synthesizing module 'input_blk' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/common/input_blk.vhd:279]
INFO: [Synth 8-256] done synthesizing module 'input_blk' (117#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/common/input_blk.vhd:279]
INFO: [Synth 8-638] synthesizing module 'memory' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/memory.vhd:215]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_0' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/blk_mem_gen_v8_0/blk_mem_gen_v8_0.vhd:250]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_0_synth' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/blk_mem_gen_v8_0/blk_mem_gen_v8_0_synth.vhd:311]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_top' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/blk_mem_gen_v8_0/blk_mem_gen_top.vhd:430]
INFO: [Synth 8-638] synthesizing module 'blk_mem_input_block' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/blk_mem_gen_v8_0/blk_mem_input_block.vhd:391]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_input_block' (118#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/blk_mem_gen_v8_0/blk_mem_input_block.vhd:391]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_generic_cstr' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/blk_mem_gen_v8_0/blk_mem_gen_generic_cstr.vhd:441]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/blk_mem_gen_v8_0/blk_mem_gen_prim_width.vhd:392]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper_v6' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/blk_mem_gen_v8_0/blk_mem_gen_prim_wrapper_v6.vhd:384]
WARNING: [Synth 8-3919] null assignment ignored [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/blk_mem_gen_v8_0/blk_mem_gen_prim_wrapper_v6.vhd:9322]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper_v6' (119#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/blk_mem_gen_v8_0/blk_mem_gen_prim_wrapper_v6.vhd:384]
WARNING: [Synth 8-3848] Net dina_pad[8:5] in module/entity blk_mem_gen_prim_width does not have driver.
WARNING: [Synth 8-3848] Net dina_pad[17:14] in module/entity blk_mem_gen_prim_width does not have driver.
WARNING: [Synth 8-3848] Net dina_pad[26:23] in module/entity blk_mem_gen_prim_width does not have driver.
WARNING: [Synth 8-3848] Net dina_pad[35:32] in module/entity blk_mem_gen_prim_width does not have driver.
WARNING: [Synth 8-3848] Net dina_pad[44:41] in module/entity blk_mem_gen_prim_width does not have driver.
WARNING: [Synth 8-3848] Net dina_pad[53:50] in module/entity blk_mem_gen_prim_width does not have driver.
WARNING: [Synth 8-3848] Net dina_pad[62:59] in module/entity blk_mem_gen_prim_width does not have driver.
WARNING: [Synth 8-3848] Net dina_pad[71:67] in module/entity blk_mem_gen_prim_width does not have driver.
WARNING: [Synth 8-3848] Net dinb_pad[8:5] in module/entity blk_mem_gen_prim_width does not have driver.
WARNING: [Synth 8-3848] Net dinb_pad[17:14] in module/entity blk_mem_gen_prim_width does not have driver.
WARNING: [Synth 8-3848] Net dinb_pad[26:23] in module/entity blk_mem_gen_prim_width does not have driver.
WARNING: [Synth 8-3848] Net dinb_pad[35:32] in module/entity blk_mem_gen_prim_width does not have driver.
WARNING: [Synth 8-3848] Net dinb_pad[44:41] in module/entity blk_mem_gen_prim_width does not have driver.
WARNING: [Synth 8-3848] Net dinb_pad[53:50] in module/entity blk_mem_gen_prim_width does not have driver.
WARNING: [Synth 8-3848] Net dinb_pad[62:59] in module/entity blk_mem_gen_prim_width does not have driver.
WARNING: [Synth 8-3848] Net dinb_pad[71:67] in module/entity blk_mem_gen_prim_width does not have driver.
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width' (120#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/blk_mem_gen_v8_0/blk_mem_gen_prim_width.vhd:392]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_generic_cstr' (121#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/blk_mem_gen_v8_0/blk_mem_gen_generic_cstr.vhd:441]
INFO: [Synth 8-638] synthesizing module 'blk_mem_output_block' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/blk_mem_gen_v8_0/blk_mem_output_block.vhd:214]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_output_block' (122#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/blk_mem_gen_v8_0/blk_mem_output_block.vhd:214]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_top' (123#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/blk_mem_gen_v8_0/blk_mem_gen_top.vhd:430]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_0_synth' (124#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/blk_mem_gen_v8_0/blk_mem_gen_v8_0_synth.vhd:311]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_0' (125#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/blk_mem_gen_v8_0/blk_mem_gen_v8_0.vhd:250]
INFO: [Synth 8-256] done synthesizing module 'memory' (126#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/memory.vhd:215]
INFO: [Synth 8-638] synthesizing module 'rd_logic' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/rd_logic.vhd:238]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/rd_bin_cntr.vhd:151]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr' (127#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/rd_bin_cntr.vhd:151]
INFO: [Synth 8-638] synthesizing module 'rd_status_flags_ss' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/rd_status_flags_ss.vhd:174]
INFO: [Synth 8-638] synthesizing module 'compare' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/compare.vhd:138]
INFO: [Synth 8-256] done synthesizing module 'compare' (128#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/compare.vhd:138]
INFO: [Synth 8-3888] merging register 'ram_empty_fb_i_reg' into 'ram_empty_i_reg' in module 'rd_status_flags_ss' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/rd_status_flags_ss.vhd:258]
INFO: [Synth 8-256] done synthesizing module 'rd_status_flags_ss' (129#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/rd_status_flags_ss.vhd:174]
INFO: [Synth 8-638] synthesizing module 'dc_ss' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/dc_ss.vhd:144]
INFO: [Synth 8-638] synthesizing module 'updn_cntr' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/updn_cntr.vhd:148]
INFO: [Synth 8-256] done synthesizing module 'updn_cntr' (130#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/updn_cntr.vhd:148]
INFO: [Synth 8-256] done synthesizing module 'dc_ss' (131#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/dc_ss.vhd:144]
INFO: [Synth 8-638] synthesizing module 'rd_handshaking_flags' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/rd_handshaking_flags.vhd:155]
INFO: [Synth 8-256] done synthesizing module 'rd_handshaking_flags' (132#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/rd_handshaking_flags.vhd:155]
INFO: [Synth 8-638] synthesizing module 'rd_fwft' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/rd_fwft.vhd:154]
INFO: [Synth 8-226] default block is never used [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/rd_fwft.vhd:252]
INFO: [Synth 8-226] default block is never used [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/rd_fwft.vhd:576]
INFO: [Synth 8-226] default block is never used [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/rd_fwft.vhd:661]
INFO: [Synth 8-3888] merging register 'empty_fwft_fb_reg' into 'empty_fwft_i_reg' in module 'rd_fwft' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/rd_fwft.vhd:449]
INFO: [Synth 8-3888] merging register 'aempty_fwft_fb_reg' into 'aempty_fwft_i_reg' in module 'rd_fwft' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/rd_fwft.vhd:535]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/rd_fwft.vhd:271]
INFO: [Synth 8-256] done synthesizing module 'rd_fwft' (133#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/rd_fwft.vhd:154]
INFO: [Synth 8-256] done synthesizing module 'rd_logic' (134#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/rd_logic.vhd:238]
INFO: [Synth 8-638] synthesizing module 'wr_logic' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/wr_logic.vhd:230]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/wr_bin_cntr.vhd:155]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr' (135#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/wr_bin_cntr.vhd:155]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_ss' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/wr_status_flags_ss.vhd:180]
INFO: [Synth 8-3888] merging register 'ram_full_fb_i_reg' into 'ram_full_i_reg' in module 'wr_status_flags_ss' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/wr_status_flags_ss.vhd:275]
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_ss' (136#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/wr_status_flags_ss.vhd:180]
INFO: [Synth 8-638] synthesizing module 'wr_handshaking_flags' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/wr_handshaking_flags.vhd:152]
INFO: [Synth 8-256] done synthesizing module 'wr_handshaking_flags' (137#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/wr_handshaking_flags.vhd:152]
INFO: [Synth 8-256] done synthesizing module 'wr_logic' (138#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/wr_logic.vhd:230]
INFO: [Synth 8-638] synthesizing module 'output_blk' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/common/output_blk.vhd:269]
WARNING: [Synth 8-3848] Net BYTE_STROBE_I in module/entity output_blk does not have driver.
INFO: [Synth 8-256] done synthesizing module 'output_blk' (139#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/common/output_blk.vhd:269]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo' (140#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/fifo_generator_ramfifo.vhd:307]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top' (141#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/fifo_generator_top.vhd:270]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v10_0_synth' (142#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/fifo_generator_v10_0_synth.vhd:665]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v10_0' (143#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/fifo_generator_v10_0.vhd:647]
INFO: [Synth 8-256] done synthesizing module 'sync_fifo_fg' (144#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/sync_fifo_fg.vhd:241]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_sfifo_autord' (145#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_sfifo_autord.vhd:157]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rd_sf' (146#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_rd_sf.vhd:307]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_skid_buf' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_skid_buf.vhd:134]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_skid_buf' (147#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_skid_buf.vhd:134]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_mm2s_full_wrap' (148#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_mm2s_full_wrap.vhd:360]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_full_wrap' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_s2mm_full_wrap.vhd:396]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_cmd_status__parameterized0' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_cmd_status.vhd:197]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized2' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_fifo.vhd:169]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized2' (148#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_fifo.vhd:169]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_cmd_status__parameterized0' (148#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_cmd_status.vhd:197]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_wr_status_cntl' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_wr_status_cntl.vhd:276]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized3' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_fifo.vhd:169]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized3' (148#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_fifo.vhd:169]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized4' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_fifo.vhd:169]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized6' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_f.vhd:165]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized6' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:194]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized6' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:158]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized6' (148#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:158]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized6' (148#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:194]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized6' (148#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_f.vhd:165]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized4' (148#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_fifo.vhd:169]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_wr_status_cntl' (149#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_wr_status_cntl.vhd:276]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_ibttcc' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_ibttcc.vhd:408]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_ibttcc' (150#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_ibttcc.vhd:408]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_realign' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_s2mm_realign.vhd:298]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized5' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_fifo.vhd:169]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized7' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_f.vhd:165]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized7' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:194]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized7' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:158]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized7' (150#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:158]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized7' (150#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:194]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized7' (150#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_f.vhd:165]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized5' (150#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_fifo.vhd:169]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_scatter' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_s2mm_scatter.vhd:239]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_mssai_skid_buf' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:143]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_ms_strb_set' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_ms_strb_set.vhd:129]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_ms_strb_set' (151#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_ms_strb_set.vhd:129]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_mssai_skid_buf' (152#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:143]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized6' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_fifo.vhd:169]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized8' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_f.vhd:165]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized8' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:194]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized8' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:158]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized8' (152#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:158]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized8' (152#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:194]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized8' (152#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_f.vhd:165]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized6' (152#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_fifo.vhd:169]
WARNING: [Synth 8-3848] Net sig_ld_btt_cntr in module/entity axi_datamover_s2mm_scatter does not have driver.
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_scatter' (153#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_s2mm_scatter.vhd:239]
INFO: [Synth 8-3888] merging register 'sig_sm_ld_scatter_cmd_reg' into 'sig_sm_ld_dre_cmd_reg' in module 'axi_datamover_s2mm_realign' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_s2mm_realign.vhd:794]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_realign' (154#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_s2mm_realign.vhd:298]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_indet_btt' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_indet_btt.vhd:261]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_stbs_set_nodre' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_stbs_set_nodre.vhd:119]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_stbs_set_nodre' (155#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_stbs_set_nodre.vhd:119]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_sfifo_autord__parameterized0' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_sfifo_autord.vhd:157]
INFO: [Synth 8-638] synthesizing module 'sync_fifo_fg__parameterized0' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/sync_fifo_fg.vhd:241]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v10_0__parameterized1' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/fifo_generator_v10_0.vhd:647]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v10_0_synth__parameterized0' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/fifo_generator_v10_0_synth.vhd:665]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized0' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/fifo_generator_top.vhd:270]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized0' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/fifo_generator_ramfifo.vhd:307]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized0' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/common/input_blk.vhd:279]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized0' (155#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/common/input_blk.vhd:279]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized0' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/memory.vhd:215]
INFO: [Synth 8-638] synthesizing module 'dmem' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/dmem.vhd:165]
INFO: [Synth 8-256] done synthesizing module 'dmem' (156#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/dmem.vhd:165]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized0' (156#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/memory.vhd:215]
INFO: [Synth 8-638] synthesizing module 'rd_logic__parameterized0' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/rd_logic.vhd:238]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr__parameterized0' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/rd_bin_cntr.vhd:151]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr__parameterized0' (156#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/rd_bin_cntr.vhd:151]
INFO: [Synth 8-638] synthesizing module 'rd_status_flags_ss__parameterized0' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/rd_status_flags_ss.vhd:174]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized0' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/compare.vhd:138]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized0' (156#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/compare.vhd:138]
INFO: [Synth 8-3888] merging register 'ram_empty_fb_i_reg' into 'ram_empty_i_reg' in module 'rd_status_flags_ss__parameterized0' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/rd_status_flags_ss.vhd:258]
INFO: [Synth 8-256] done synthesizing module 'rd_status_flags_ss__parameterized0' (156#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/rd_status_flags_ss.vhd:174]
INFO: [Synth 8-638] synthesizing module 'dc_ss__parameterized0' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/dc_ss.vhd:144]
INFO: [Synth 8-638] synthesizing module 'updn_cntr__parameterized0' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/updn_cntr.vhd:148]
INFO: [Synth 8-256] done synthesizing module 'updn_cntr__parameterized0' (156#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/updn_cntr.vhd:148]
INFO: [Synth 8-256] done synthesizing module 'dc_ss__parameterized0' (156#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/dc_ss.vhd:144]
INFO: [Synth 8-638] synthesizing module 'rd_handshaking_flags__parameterized0' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/rd_handshaking_flags.vhd:155]
INFO: [Synth 8-256] done synthesizing module 'rd_handshaking_flags__parameterized0' (156#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/rd_handshaking_flags.vhd:155]
INFO: [Synth 8-256] done synthesizing module 'rd_logic__parameterized0' (156#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/rd_logic.vhd:238]
INFO: [Synth 8-638] synthesizing module 'wr_logic__parameterized0' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/wr_logic.vhd:230]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr__parameterized0' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/wr_bin_cntr.vhd:155]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr__parameterized0' (156#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/wr_bin_cntr.vhd:155]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_ss__parameterized0' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/wr_status_flags_ss.vhd:180]
INFO: [Synth 8-3888] merging register 'ram_full_fb_i_reg' into 'ram_full_i_reg' in module 'wr_status_flags_ss__parameterized0' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/wr_status_flags_ss.vhd:275]
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_ss__parameterized0' (156#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/wr_status_flags_ss.vhd:180]
INFO: [Synth 8-256] done synthesizing module 'wr_logic__parameterized0' (156#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/wr_logic.vhd:230]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized0' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/common/output_blk.vhd:269]
WARNING: [Synth 8-3848] Net BYTE_STROBE_I in module/entity output_blk__parameterized0 does not have driver.
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized0' (156#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/common/output_blk.vhd:269]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized0' (156#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/fifo_generator_ramfifo.vhd:307]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized0' (156#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/fifo_generator_top.vhd:270]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v10_0_synth__parameterized0' (156#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/fifo_generator_v10_0_synth.vhd:665]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v10_0__parameterized1' (156#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/fifo_generator_v10_0.vhd:647]
INFO: [Synth 8-256] done synthesizing module 'sync_fifo_fg__parameterized0' (156#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/sync_fifo_fg.vhd:241]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_sfifo_autord__parameterized0' (156#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_sfifo_autord.vhd:157]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_sfifo_autord__parameterized1' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_sfifo_autord.vhd:157]
INFO: [Synth 8-638] synthesizing module 'sync_fifo_fg__parameterized1' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/sync_fifo_fg.vhd:241]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v10_0__parameterized3' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/fifo_generator_v10_0.vhd:647]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v10_0_synth__parameterized1' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/fifo_generator_v10_0_synth.vhd:665]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized1' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/fifo_generator_top.vhd:270]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized1' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/fifo_generator_ramfifo.vhd:307]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized1' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/common/input_blk.vhd:279]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized1' (156#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/common/input_blk.vhd:279]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized1' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/memory.vhd:215]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_0__parameterized1' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/blk_mem_gen_v8_0/blk_mem_gen_v8_0.vhd:250]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_0_synth__parameterized0' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/blk_mem_gen_v8_0/blk_mem_gen_v8_0_synth.vhd:311]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_top__parameterized0' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/blk_mem_gen_v8_0/blk_mem_gen_top.vhd:430]
INFO: [Synth 8-638] synthesizing module 'blk_mem_input_block__parameterized0' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/blk_mem_gen_v8_0/blk_mem_input_block.vhd:391]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_input_block__parameterized0' (156#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/blk_mem_gen_v8_0/blk_mem_input_block.vhd:391]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_generic_cstr__parameterized0' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/blk_mem_gen_v8_0/blk_mem_gen_generic_cstr.vhd:441]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized0' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/blk_mem_gen_v8_0/blk_mem_gen_prim_width.vhd:392]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper_v6__parameterized0' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/blk_mem_gen_v8_0/blk_mem_gen_prim_wrapper_v6.vhd:384]
WARNING: [Synth 8-3919] null assignment ignored [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/blk_mem_gen_v8_0/blk_mem_gen_prim_wrapper_v6.vhd:9322]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper_v6__parameterized0' (156#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/blk_mem_gen_v8_0/blk_mem_gen_prim_wrapper_v6.vhd:384]
WARNING: [Synth 8-3848] Net dina_pad[8:5] in module/entity blk_mem_gen_prim_width__parameterized0 does not have driver.
WARNING: [Synth 8-3848] Net dina_pad[17:14] in module/entity blk_mem_gen_prim_width__parameterized0 does not have driver.
WARNING: [Synth 8-3848] Net dina_pad[26:23] in module/entity blk_mem_gen_prim_width__parameterized0 does not have driver.
WARNING: [Synth 8-3848] Net dina_pad[35:31] in module/entity blk_mem_gen_prim_width__parameterized0 does not have driver.
WARNING: [Synth 8-3848] Net dina_pad[44:41] in module/entity blk_mem_gen_prim_width__parameterized0 does not have driver.
WARNING: [Synth 8-3848] Net dina_pad[53:50] in module/entity blk_mem_gen_prim_width__parameterized0 does not have driver.
WARNING: [Synth 8-3848] Net dina_pad[62:59] in module/entity blk_mem_gen_prim_width__parameterized0 does not have driver.
WARNING: [Synth 8-3848] Net dina_pad[71:67] in module/entity blk_mem_gen_prim_width__parameterized0 does not have driver.
WARNING: [Synth 8-3848] Net dinb_pad[8:5] in module/entity blk_mem_gen_prim_width__parameterized0 does not have driver.
WARNING: [Synth 8-3848] Net dinb_pad[17:14] in module/entity blk_mem_gen_prim_width__parameterized0 does not have driver.
WARNING: [Synth 8-3848] Net dinb_pad[26:23] in module/entity blk_mem_gen_prim_width__parameterized0 does not have driver.
WARNING: [Synth 8-3848] Net dinb_pad[35:31] in module/entity blk_mem_gen_prim_width__parameterized0 does not have driver.
WARNING: [Synth 8-3848] Net dinb_pad[44:41] in module/entity blk_mem_gen_prim_width__parameterized0 does not have driver.
WARNING: [Synth 8-3848] Net dinb_pad[53:50] in module/entity blk_mem_gen_prim_width__parameterized0 does not have driver.
WARNING: [Synth 8-3848] Net dinb_pad[62:59] in module/entity blk_mem_gen_prim_width__parameterized0 does not have driver.
WARNING: [Synth 8-3848] Net dinb_pad[71:67] in module/entity blk_mem_gen_prim_width__parameterized0 does not have driver.
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized0' (156#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/blk_mem_gen_v8_0/blk_mem_gen_prim_width.vhd:392]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_generic_cstr__parameterized0' (156#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/blk_mem_gen_v8_0/blk_mem_gen_generic_cstr.vhd:441]
INFO: [Synth 8-638] synthesizing module 'blk_mem_output_block__parameterized0' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/blk_mem_gen_v8_0/blk_mem_output_block.vhd:214]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_output_block__parameterized0' (156#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/blk_mem_gen_v8_0/blk_mem_output_block.vhd:214]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_top__parameterized0' (156#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/blk_mem_gen_v8_0/blk_mem_gen_top.vhd:430]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_0_synth__parameterized0' (156#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/blk_mem_gen_v8_0/blk_mem_gen_v8_0_synth.vhd:311]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_0__parameterized1' (156#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/blk_mem_gen_v8_0/blk_mem_gen_v8_0.vhd:250]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized1' (156#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/memory.vhd:215]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized1' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/common/output_blk.vhd:269]
WARNING: [Synth 8-3848] Net BYTE_STROBE_I in module/entity output_blk__parameterized1 does not have driver.
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized1' (156#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/common/output_blk.vhd:269]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized1' (156#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/fifo_generator_ramfifo.vhd:307]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized1' (156#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/fifo_generator_top.vhd:270]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v10_0_synth__parameterized1' (156#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/fifo_generator_v10_0_synth.vhd:665]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v10_0__parameterized3' (156#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/fifo_generator_v10_0.vhd:647]
INFO: [Synth 8-256] done synthesizing module 'sync_fifo_fg__parameterized1' (156#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/proc_common_v4_0/hdl/src/vhdl/sync_fifo_fg.vhd:241]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_sfifo_autord__parameterized1' (156#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_sfifo_autord.vhd:157]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_skid_buf__parameterized0' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_skid_buf.vhd:134]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_skid_buf__parameterized0' (156#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_skid_buf.vhd:134]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_indet_btt' (157#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_indet_btt.vhd:261]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_addr_cntl__parameterized0' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_addr_cntl.vhd:292]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_addr_cntl__parameterized0' (157#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_addr_cntl.vhd:292]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_wrdata_cntl' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_wrdata_cntl.vhd:424]
WARNING: [Synth 8-3848] Net sig_ld_new_cmd in module/entity axi_datamover_wrdata_cntl does not have driver.
WARNING: [Synth 8-3848] Net sig_get_next_dqual in module/entity axi_datamover_wrdata_cntl does not have driver.
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_wrdata_cntl' (158#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_wrdata_cntl.vhd:424]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_skid2mm_buf' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_skid2mm_buf.vhd:145]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_wr_demux' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_wr_demux.vhd:142]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_wr_demux' (159#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_wr_demux.vhd:142]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_skid2mm_buf' (160#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_skid2mm_buf.vhd:145]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_full_wrap' (161#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_s2mm_full_wrap.vhd:396]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover' (162#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover.vhd:569]
WARNING: [Synth 8-3848] Net s2mm_desc_info_in in module/entity axi_dma does not have driver.
INFO: [Synth 8-256] done synthesizing module 'axi_dma' (163#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_0/hdl/src/vhdl/axi_dma.vhd:464]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_0' (164#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/synth/axi_dma_0.vhd:170]
WARNING: [Synth 8-689] width (1) of port connection 's_axi_lite_awaddr' does not match port width (10) of module 'axi_dma_0' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v:1008]
WARNING: [Synth 8-689] width (1) of port connection 's_axi_lite_wdata' does not match port width (32) of module 'axi_dma_0' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v:1011]
WARNING: [Synth 8-689] width (1) of port connection 's_axi_lite_bresp' does not match port width (2) of module 'axi_dma_0' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v:1012]
WARNING: [Synth 8-689] width (1) of port connection 's_axi_lite_araddr' does not match port width (10) of module 'axi_dma_0' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v:1017]
WARNING: [Synth 8-689] width (1) of port connection 's_axi_lite_rdata' does not match port width (32) of module 'axi_dma_0' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v:1020]
WARNING: [Synth 8-689] width (1) of port connection 's_axi_lite_rresp' does not match port width (2) of module 'axi_dma_0' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v:1021]
WARNING: [Synth 8-689] width (1) of port connection 'm_axi_sg_awaddr' does not match port width (32) of module 'axi_dma_0' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v:1022]
WARNING: [Synth 8-689] width (1) of port connection 'm_axi_sg_awlen' does not match port width (8) of module 'axi_dma_0' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v:1023]
WARNING: [Synth 8-689] width (1) of port connection 'm_axi_sg_awsize' does not match port width (3) of module 'axi_dma_0' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v:1024]
WARNING: [Synth 8-689] width (1) of port connection 'm_axi_sg_awburst' does not match port width (2) of module 'axi_dma_0' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v:1025]
WARNING: [Synth 8-689] width (1) of port connection 'm_axi_sg_awprot' does not match port width (3) of module 'axi_dma_0' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v:1026]
WARNING: [Synth 8-689] width (1) of port connection 'm_axi_sg_awcache' does not match port width (4) of module 'axi_dma_0' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v:1027]
WARNING: [Synth 8-689] width (1) of port connection 'm_axi_sg_wdata' does not match port width (32) of module 'axi_dma_0' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v:1030]
WARNING: [Synth 8-689] width (1) of port connection 'm_axi_sg_wstrb' does not match port width (4) of module 'axi_dma_0' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v:1031]
WARNING: [Synth 8-689] width (1) of port connection 'm_axi_sg_bresp' does not match port width (2) of module 'axi_dma_0' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v:1035]
WARNING: [Synth 8-689] width (1) of port connection 'm_axi_sg_araddr' does not match port width (32) of module 'axi_dma_0' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v:1038]
WARNING: [Synth 8-689] width (1) of port connection 'm_axi_sg_arlen' does not match port width (8) of module 'axi_dma_0' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v:1039]
WARNING: [Synth 8-689] width (1) of port connection 'm_axi_sg_arsize' does not match port width (3) of module 'axi_dma_0' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v:1040]
WARNING: [Synth 8-689] width (1) of port connection 'm_axi_sg_arburst' does not match port width (2) of module 'axi_dma_0' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v:1041]
WARNING: [Synth 8-689] width (1) of port connection 'm_axi_sg_arprot' does not match port width (3) of module 'axi_dma_0' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v:1042]
WARNING: [Synth 8-689] width (1) of port connection 'm_axi_sg_arcache' does not match port width (4) of module 'axi_dma_0' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v:1043]
WARNING: [Synth 8-689] width (1) of port connection 'm_axi_sg_rdata' does not match port width (32) of module 'axi_dma_0' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v:1046]
WARNING: [Synth 8-689] width (1) of port connection 'm_axi_sg_rresp' does not match port width (2) of module 'axi_dma_0' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v:1047]
WARNING: [Synth 8-689] width (1) of port connection 'm_axi_mm2s_araddr' does not match port width (32) of module 'axi_dma_0' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v:1051]
WARNING: [Synth 8-689] width (1) of port connection 'm_axi_mm2s_arlen' does not match port width (8) of module 'axi_dma_0' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v:1052]
WARNING: [Synth 8-689] width (1) of port connection 'm_axi_mm2s_arsize' does not match port width (3) of module 'axi_dma_0' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v:1053]
WARNING: [Synth 8-689] width (1) of port connection 'm_axi_mm2s_arburst' does not match port width (2) of module 'axi_dma_0' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v:1054]
WARNING: [Synth 8-689] width (1) of port connection 'm_axi_mm2s_arprot' does not match port width (3) of module 'axi_dma_0' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v:1055]
WARNING: [Synth 8-689] width (1) of port connection 'm_axi_mm2s_arcache' does not match port width (4) of module 'axi_dma_0' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v:1056]
WARNING: [Synth 8-689] width (1) of port connection 'm_axi_mm2s_rdata' does not match port width (32) of module 'axi_dma_0' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v:1059]
WARNING: [Synth 8-689] width (1) of port connection 'm_axi_mm2s_rresp' does not match port width (2) of module 'axi_dma_0' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v:1060]
WARNING: [Synth 8-689] width (1) of port connection 'm_axis_mm2s_tdata' does not match port width (32) of module 'axi_dma_0' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v:1065]
WARNING: [Synth 8-689] width (1) of port connection 'm_axis_mm2s_tkeep' does not match port width (4) of module 'axi_dma_0' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v:1066]
WARNING: [Synth 8-689] width (1) of port connection 'm_axis_mm2s_cntrl_tdata' does not match port width (32) of module 'axi_dma_0' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v:1071]
WARNING: [Synth 8-689] width (1) of port connection 'm_axis_mm2s_cntrl_tkeep' does not match port width (4) of module 'axi_dma_0' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v:1072]
WARNING: [Synth 8-689] width (1) of port connection 'm_axi_s2mm_awaddr' does not match port width (32) of module 'axi_dma_0' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v:1076]
WARNING: [Synth 8-689] width (1) of port connection 'm_axi_s2mm_awlen' does not match port width (8) of module 'axi_dma_0' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v:1077]
WARNING: [Synth 8-689] width (1) of port connection 'm_axi_s2mm_awsize' does not match port width (3) of module 'axi_dma_0' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v:1078]
WARNING: [Synth 8-689] width (1) of port connection 'm_axi_s2mm_awburst' does not match port width (2) of module 'axi_dma_0' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v:1079]
WARNING: [Synth 8-689] width (1) of port connection 'm_axi_s2mm_awprot' does not match port width (3) of module 'axi_dma_0' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v:1080]
WARNING: [Synth 8-689] width (1) of port connection 'm_axi_s2mm_awcache' does not match port width (4) of module 'axi_dma_0' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v:1081]
WARNING: [Synth 8-689] width (1) of port connection 'm_axi_s2mm_wdata' does not match port width (32) of module 'axi_dma_0' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v:1084]
WARNING: [Synth 8-689] width (1) of port connection 'm_axi_s2mm_wstrb' does not match port width (4) of module 'axi_dma_0' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v:1085]
WARNING: [Synth 8-689] width (1) of port connection 'm_axi_s2mm_bresp' does not match port width (2) of module 'axi_dma_0' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v:1089]
WARNING: [Synth 8-689] width (1) of port connection 's_axis_s2mm_tdata' does not match port width (32) of module 'axi_dma_0' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v:1093]
WARNING: [Synth 8-689] width (1) of port connection 's_axis_s2mm_tkeep' does not match port width (4) of module 'axi_dma_0' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v:1094]
WARNING: [Synth 8-689] width (1) of port connection 's_axis_s2mm_sts_tdata' does not match port width (32) of module 'axi_dma_0' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v:1099]
WARNING: [Synth 8-689] width (1) of port connection 's_axis_s2mm_sts_tkeep' does not match port width (4) of module 'axi_dma_0' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v:1100]
WARNING: [Synth 8-689] width (1) of port connection 'axi_dma_tstvec' does not match port width (32) of module 'axi_dma_0' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v:1106]
INFO: [Synth 8-638] synthesizing module 'network_module' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/network_module.v:23]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_ip' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip.v:56]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_ip_block' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip_block.v:56]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_ip_local_clock_and_reset' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip_local_clock_and_reset.v:56]
INFO: [Synth 8-638] synthesizing module 'BUFH' [/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:569]
INFO: [Synth 8-256] done synthesizing module 'BUFH' (165#450) [/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:569]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_ip_local_clock_and_reset' (166#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip_local_clock_and_reset.v:56]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v3_0' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0.vhd:204]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_wrapper' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_wrapper.vhd:205]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v7_gth_gen' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v7_gth_gen.vhd:243]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v3_0_ten_gig_eth_pcs_pma_v7_gth_top' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_ten_gig_eth_pcs_pma_v7_gth_top.v:120]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v3_0_synchronizer' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_synchronizer.v:119]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v3_0_synchronizer' (167#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_synchronizer.v:119]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v3_0_rxratecounter' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_rxratecounter.v:122]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v3_0_rxratecounter' (168#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_rxratecounter.v:122]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v3_0_txratefifo' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_txratefifo.v:123]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v3_0_asynch_fifo' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_asynch_fifo.v:121]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v3_0_dp_ram' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_dp_ram.v:120]
INFO: [Synth 8-638] synthesizing module 'RAM16X1D' [/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:20501]
INFO: [Synth 8-256] done synthesizing module 'RAM16X1D' (169#450) [/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:20501]
INFO: [Synth 8-638] synthesizing module 'FDE' [/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:1666]
INFO: [Synth 8-256] done synthesizing module 'FDE' (170#450) [/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:1666]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v3_0_dp_ram' (171#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_dp_ram.v:120]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v3_0_asynch_fifo' (172#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_asynch_fifo.v:121]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v3_0_txratefifo' (173#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_txratefifo.v:123]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v3_0_pcs_top' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_pcs_top.v:119]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v3_0_tx_pcs' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_tx_pcs.v:119]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v3_0_tx_encoder' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_tx_encoder.v:119]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v3_0_tx_encoder' (174#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_tx_encoder.v:119]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v3_0_tx_pcs_fsm' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_tx_pcs_fsm.v:118]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v3_0_tx_pcs_fsm' (175#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_tx_pcs_fsm.v:118]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v3_0_pcs_scramble' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_pcs_scramble.v:120]
INFO: [Synth 8-226] default block is never used [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_pcs_scramble.v:786]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v3_0_pcs_scramble' (176#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_pcs_scramble.v:120]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v3_0_tx_pcs' (177#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_tx_pcs.v:119]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v3_0_rx_pcs' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_rx_pcs.v:119]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v3_0_rx_block_lock_fsm' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_rx_block_lock_fsm.v:119]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v3_0_rx_block_lock_fsm' (178#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_rx_block_lock_fsm.v:119]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v3_0_rx_ber_mon_fsm' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_rx_ber_mon_fsm.v:118]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v3_0_rx_ber_mon_fsm' (179#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_rx_ber_mon_fsm.v:118]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v3_0_rx_pcs_test' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_rx_pcs_test.v:119]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v3_0_rx_pcs_test' (180#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_rx_pcs_test.v:119]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v3_0_pcs_descramble' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_pcs_descramble.v:120]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v3_0_pcs_descramble' (181#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_pcs_descramble.v:120]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v3_0_rx_decoder' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_rx_decoder.v:118]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_rx_decoder.v:330]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_rx_decoder.v:372]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_rx_decoder.v:385]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v3_0_rx_decoder' (182#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_rx_decoder.v:118]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v3_0_rx_pcs_fsm' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_rx_pcs_fsm.v:118]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_rx_pcs_fsm.v:216]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v3_0_rx_pcs_fsm' (183#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_rx_pcs_fsm.v:118]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v3_0_rx_pcs' (184#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_rx_pcs.v:119]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v3_0_pcs_top' (185#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_pcs_top.v:119]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v3_0_elastic_buffer' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_elastic_buffer.v:122]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v3_0_idle_delete' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_idle_delete.v:120]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v3_0_idle_detect' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_idle_detect.v:119]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v3_0_idle_detect' (186#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_idle_detect.v:119]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v3_0_seq_detect' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_seq_detect.v:119]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v3_0_seq_detect' (187#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_seq_detect.v:119]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v3_0_idle_delete' (188#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_idle_delete.v:120]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v3_0_asynch_fifo__parameterized0' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_asynch_fifo.v:121]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v3_0_dp_ram__parameterized0' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_dp_ram.v:120]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v3_0_dp_ram__parameterized0' (188#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_dp_ram.v:120]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v3_0_asynch_fifo__parameterized0' (188#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_asynch_fifo.v:121]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v3_0_idle_insert' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_idle_insert.v:120]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v3_0_idle_insert' (189#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_idle_insert.v:120]
INFO: [Synth 8-638] synthesizing module 'FDR' [/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:1751]
INFO: [Synth 8-256] done synthesizing module 'FDR' (190#450) [/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:1751]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v3_0_elastic_buffer' (191#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_elastic_buffer.v:122]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v3_0_management_top' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_management_top.v:122]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v3_0_ieee_counters' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_ieee_counters.v:119]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v3_0_ieee_counters' (192#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_ieee_counters.v:119]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v3_0_ieee_registers' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_ieee_registers.v:121]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v3_0_common_ieee_registers' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_common_ieee_registers.v:121]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v3_0_g_register' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_g_register.v:128]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v3_0_g_register' (193#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_g_register.v:128]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v3_0_g_register__parameterized0' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_g_register.v:128]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v3_0_g_register__parameterized0' (193#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_g_register.v:128]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v3_0_g_register__parameterized1' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_g_register.v:128]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v3_0_g_register__parameterized1' (193#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_g_register.v:128]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v3_0_g_register__parameterized2' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_g_register.v:128]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v3_0_g_register__parameterized2' (193#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_g_register.v:128]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v3_0_g_register__parameterized3' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_g_register.v:128]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v3_0_g_register__parameterized3' (193#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_g_register.v:128]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v3_0_g_register__parameterized4' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_g_register.v:128]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v3_0_g_register__parameterized4' (193#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_g_register.v:128]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v3_0_g_register__parameterized5' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_g_register.v:128]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v3_0_g_register__parameterized5' (193#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_g_register.v:128]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v3_0_g_register__parameterized6' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_g_register.v:128]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v3_0_g_register__parameterized6' (193#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_g_register.v:128]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v3_0_g_register__parameterized7' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_g_register.v:128]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v3_0_g_register__parameterized7' (193#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_g_register.v:128]
WARNING: [Synth 8-3848] Net rddata_out in module/entity ten_gig_eth_pcs_pma_v3_0_common_ieee_registers does not have driver.
WARNING: [Synth 8-3848] Net reg_3_65520_we in module/entity ten_gig_eth_pcs_pma_v3_0_common_ieee_registers does not have driver.
WARNING: [Synth 8-3848] Net reg_3_65521_we in module/entity ten_gig_eth_pcs_pma_v3_0_common_ieee_registers does not have driver.
WARNING: [Synth 8-3848] Net reg_3_65522_we in module/entity ten_gig_eth_pcs_pma_v3_0_common_ieee_registers does not have driver.
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v3_0_common_ieee_registers' (194#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_common_ieee_registers.v:121]
WARNING: [Synth 8-3848] Net rx_trained in module/entity ten_gig_eth_pcs_pma_v3_0_ieee_registers does not have driver.
WARNING: [Synth 8-3848] Net restart_training_core in module/entity ten_gig_eth_pcs_pma_v3_0_ieee_registers does not have driver.
WARNING: [Synth 8-3848] Net enable_training_core in module/entity ten_gig_eth_pcs_pma_v3_0_ieee_registers does not have driver.
WARNING: [Synth 8-3848] Net lp_coeff_update_preset_core in module/entity ten_gig_eth_pcs_pma_v3_0_ieee_registers does not have driver.
WARNING: [Synth 8-3848] Net lp_coeff_update_initialize_core in module/entity ten_gig_eth_pcs_pma_v3_0_ieee_registers does not have driver.
WARNING: [Synth 8-3848] Net lp_coeff_update_core in module/entity ten_gig_eth_pcs_pma_v3_0_ieee_registers does not have driver.
WARNING: [Synth 8-3848] Net kr_ld_coeff_update_preset_core in module/entity ten_gig_eth_pcs_pma_v3_0_ieee_registers does not have driver.
WARNING: [Synth 8-3848] Net kr_ld_coeff_update_initialize_core in module/entity ten_gig_eth_pcs_pma_v3_0_ieee_registers does not have driver.
WARNING: [Synth 8-3848] Net kr_ld_coeff_update_core in module/entity ten_gig_eth_pcs_pma_v3_0_ieee_registers does not have driver.
WARNING: [Synth 8-3848] Net kr_ld_status_coeff_status_core in module/entity ten_gig_eth_pcs_pma_v3_0_ieee_registers does not have driver.
WARNING: [Synth 8-3848] Net fec_included_and_enabled_core in module/entity ten_gig_eth_pcs_pma_v3_0_ieee_registers does not have driver.
WARNING: [Synth 8-3848] Net fec_pass_errors_to_pcs_core in module/entity ten_gig_eth_pcs_pma_v3_0_ieee_registers does not have driver.
INFO: [Common 17-14] Message 'Synth 8-3848' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_limit to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v3_0_ieee_registers' (195#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_ieee_registers.v:121]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v3_0_drp_ipif' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_drp_ipif.v:119]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v3_0_two_to_one_synchronizer' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_two_to_one_synchronizer.v:121]
INFO: [Synth 8-226] default block is never used [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_two_to_one_synchronizer.v:149]
INFO: [Synth 8-226] default block is never used [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_two_to_one_synchronizer.v:179]
INFO: [Synth 8-226] default block is never used [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_two_to_one_synchronizer.v:192]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v3_0_two_to_one_synchronizer' (196#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_two_to_one_synchronizer.v:121]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v3_0_one_to_two_synchronizer' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_one_to_two_synchronizer.v:121]
INFO: [Synth 8-226] default block is never used [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_one_to_two_synchronizer.v:149]
INFO: [Synth 8-226] default block is never used [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_one_to_two_synchronizer.v:179]
INFO: [Synth 8-226] default block is never used [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_one_to_two_synchronizer.v:192]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v3_0_one_to_two_synchronizer' (197#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_one_to_two_synchronizer.v:121]
INFO: [Synth 8-226] default block is never used [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_drp_ipif.v:226]
INFO: [Synth 8-226] default block is never used [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_drp_ipif.v:285]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v3_0_drp_ipif' (198#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_drp_ipif.v:119]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v3_0_management_cs' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_management_cs.v:125]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v3_0_combine_status' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_combine_status.v:120]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v3_0_combine_status' (199#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_combine_status.v:120]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v3_0_decimate_config' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_decimate_config.v:121]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v3_0_decimate_config' (200#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_decimate_config.v:121]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v3_0_cs_ipif_access' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_cs_ipif_access.v:121]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v3_0_cs_ipif_access' (201#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_cs_ipif_access.v:121]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v3_0_management_cs' (202#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_management_cs.v:125]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v3_0_management_top' (203#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_management_top.v:122]
WARNING: [Synth 8-350] instance 'management_inst' of module 'ten_gig_eth_pcs_pma_v3_0_management_top' requires 109 connections, but only 103 given [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_ten_gig_eth_pcs_pma_v7_gth_top.v:614]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v3_0_g_resyncs' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_g_resyncs.v:119]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v3_0_synchronizer_enable' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_synchronizer_enable.v:119]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v3_0_synchronizer_enable' (204#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_synchronizer_enable.v:119]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v3_0_g_resyncs' (205#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_g_resyncs.v:119]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v3_0_g_resyncs__parameterized0' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_g_resyncs.v:119]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v3_0_g_resyncs__parameterized0' (205#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_g_resyncs.v:119]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v3_0_g_resyncs__parameterized1' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_g_resyncs.v:119]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v3_0_g_resyncs__parameterized1' (205#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_g_resyncs.v:119]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v3_0_g_resyncs__parameterized2' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_g_resyncs.v:119]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v3_0_g_resyncs__parameterized2' (205#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_g_resyncs.v:119]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v3_0_rxusrclk2_clk156_counter_resync' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_rxusrclk2_clk156_counter_resync.v:119]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v3_0_pulse_synchronizer' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_pulse_synchronizer.v:125]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v3_0_pulse_synchronizer' (206#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_pulse_synchronizer.v:125]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v3_0_rxusrclk2_clk156_counter_resync' (207#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_rxusrclk2_clk156_counter_resync.v:119]
INFO: [Synth 8-3888] merging register 'pcs_reset_clear_core_intr_reg' into 'pma_pmd_reset_clear_core_intr_reg' in module 'ten_gig_eth_pcs_pma_v3_0_ten_gig_eth_pcs_pma_v7_gth_top' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_ten_gig_eth_pcs_pma_v7_gth_top.v:419]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v3_0_ten_gig_eth_pcs_pma_v7_gth_top' (208#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_ten_gig_eth_pcs_pma_v7_gth_top.v:120]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v7_gth_gen' (209#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v7_gth_gen.vhd:243]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_wrapper' (210#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_wrapper.vhd:205]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v3_0' (211#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0.vhd:204]
WARNING: [Synth 8-350] instance 'ten_gig_eth_pcs_pma_ip_core' of module 'ten_gig_eth_pcs_pma_v3_0' requires 65 connections, but only 39 given [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip_block.v:225]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_ip_gtwizard_gth_10gbaser_GT' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip_gtwizard_gth_10gbaser_gt.v:55]
INFO: [Synth 8-638] synthesizing module 'GTHE2_CHANNEL__parameterized0' [/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:2353]
INFO: [Synth 8-256] done synthesizing module 'GTHE2_CHANNEL__parameterized0' (211#450) [/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:2353]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_ip_gtwizard_gth_10gbaser_GT' (212#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip_gtwizard_gth_10gbaser_gt.v:55]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip_block.v:408]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_ip_block' (213#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip_block.v:56]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_ip' (214#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip.v:56]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_mac_ip' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/synth/ten_gig_eth_mac_ip.v:57]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_mac_ip_block' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/synth/ten_gig_eth_mac_ip_block.v:64]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_mac_v12_0' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/ten_gig_eth_mac_v12_0.vhd:181]
INFO: [Synth 8-638] synthesizing module 'xgmac_gen' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/xgmac_gen.vhd:284]
INFO: [Synth 8-638] synthesizing module 'sync_reset' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/common/sync_reset.vhd:133]
INFO: [Synth 8-256] done synthesizing module 'sync_reset' (215#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/common/sync_reset.vhd:133]
INFO: [Synth 8-638] synthesizing module 'tx' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/tx.vhd:205]
INFO: [Synth 8-638] synthesizing module 'tx_config_sync' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/tx_config_sync.vhd:173]
INFO: [Synth 8-256] done synthesizing module 'tx_config_sync' (216#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/tx_config_sync.vhd:173]
INFO: [Synth 8-638] synthesizing module 'axi_tx_xgmac' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/axi_tx_xgmac.vhd:155]
INFO: [Synth 8-226] default block is never used [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/axi_tx_xgmac.vhd:283]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/axi_tx_xgmac.vhd:371]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/axi_tx_xgmac.vhd:531]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/axi_tx_xgmac.vhd:208]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/axi_tx_xgmac.vhd:453]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/axi_tx_xgmac.vhd:453]
INFO: [Synth 8-256] done synthesizing module 'axi_tx_xgmac' (217#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/axi_tx_xgmac.vhd:155]
INFO: [Synth 8-638] synthesizing module 'tx_pause_control' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/tx_pause_control.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'tx_pause_control' (218#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/tx_pause_control.vhd:146]
INFO: [Synth 8-638] synthesizing module 'tx_framing' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/tx_framing.vhd:185]
INFO: [Synth 8-226] default block is never used [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/tx_framing.vhd:305]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/tx_framing.vhd:415]
INFO: [Synth 8-256] done synthesizing module 'tx_framing' (219#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/tx_framing.vhd:185]
INFO: [Synth 8-638] synthesizing module 'tx_addr_decode' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/tx_addr_decode.vhd:128]
INFO: [Synth 8-256] done synthesizing module 'tx_addr_decode' (220#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/tx_addr_decode.vhd:128]
INFO: [Synth 8-638] synthesizing module 'tx_crc_pipeline' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/tx_crc_pipeline.vhd:139]
INFO: [Synth 8-638] synthesizing module 'tx_pipeline' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/tx_pipeline.vhd:141]
INFO: [Synth 8-256] done synthesizing module 'tx_pipeline' (221#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/tx_pipeline.vhd:141]
INFO: [Synth 8-638] synthesizing module 'tx_crc' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/tx_crc.vhd:136]
INFO: [Synth 8-638] synthesizing module 'tx_crc32_64' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/common/tx_crc32_64.vhd:155]
INFO: [Synth 8-256] done synthesizing module 'tx_crc32_64' (222#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/common/tx_crc32_64.vhd:155]
INFO: [Synth 8-226] default block is never used [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/tx_crc.vhd:168]
INFO: [Synth 8-256] done synthesizing module 'tx_crc' (223#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/tx_crc.vhd:136]
INFO: [Synth 8-638] synthesizing module 'tx_crc_insert' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/tx_crc_insert.vhd:137]
INFO: [Synth 8-226] default block is never used [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/tx_crc_insert.vhd:161]
INFO: [Synth 8-226] default block is never used [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/tx_crc_insert.vhd:187]
INFO: [Synth 8-256] done synthesizing module 'tx_crc_insert' (224#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/tx_crc_insert.vhd:137]
INFO: [Synth 8-256] done synthesizing module 'tx_crc_pipeline' (225#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/tx_crc_pipeline.vhd:139]
INFO: [Synth 8-638] synthesizing module 'tx_start_align' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/tx_start_align.vhd:132]
INFO: [Synth 8-256] done synthesizing module 'tx_start_align' (226#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/tx_start_align.vhd:132]
INFO: [Synth 8-638] synthesizing module 'tx_controller' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/tx_controller.vhd:181]
INFO: [Synth 8-638] synthesizing module 'tx_state' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/tx_state.vhd:187]
INFO: [Synth 8-226] default block is never used [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/tx_state.vhd:354]
INFO: [Synth 8-226] default block is never used [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/tx_state.vhd:1084]
INFO: [Synth 8-226] default block is never used [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/tx_state.vhd:1245]
INFO: [Synth 8-3888] merging register 'data_avail_reg_reg[7:0]' into 'data_avail_direct_reg[7:0]' in module 'tx_state' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/tx_state.vhd:1503]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/tx_state.vhd:532]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/tx_state.vhd:386]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/tx_state.vhd:402]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/tx_state.vhd:798]
INFO: [Synth 8-256] done synthesizing module 'tx_state' (227#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/tx_state.vhd:187]
INFO: [Synth 8-638] synthesizing module 'tx_ifg_control' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/tx_ifg_control.vhd:156]
INFO: [Synth 8-226] default block is never used [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/tx_ifg_control.vhd:274]
INFO: [Synth 8-638] synthesizing module 'tx_ifg_calc' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/tx_ifg_calc.vhd:151]
INFO: [Synth 8-256] done synthesizing module 'tx_ifg_calc' (228#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/tx_ifg_calc.vhd:151]
INFO: [Synth 8-638] synthesizing module 'tx_ifg_counter' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/tx_ifg_counter.vhd:130]
INFO: [Synth 8-256] done synthesizing module 'tx_ifg_counter' (229#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/tx_ifg_counter.vhd:130]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/tx_ifg_control.vhd:231]
INFO: [Synth 8-256] done synthesizing module 'tx_ifg_control' (230#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/tx_ifg_control.vhd:156]
INFO: [Synth 8-256] done synthesizing module 'tx_controller' (231#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/tx_controller.vhd:181]
INFO: [Synth 8-256] done synthesizing module 'tx' (232#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/tx.vhd:205]
INFO: [Synth 8-638] synthesizing module 'rx' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/rx/rx.vhd:212]
INFO: [Synth 8-638] synthesizing module 'axi_rx_xgmac' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/rx/axi_rx_xgmac.vhd:137]
INFO: [Synth 8-226] default block is never used [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/rx/axi_rx_xgmac.vhd:182]
INFO: [Synth 8-256] done synthesizing module 'axi_rx_xgmac' (233#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/rx/axi_rx_xgmac.vhd:137]
INFO: [Synth 8-638] synthesizing module 'rx_config_sync' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/rx/rx_config_sync.vhd:170]
INFO: [Synth 8-256] done synthesizing module 'rx_config_sync' (234#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/rx/rx_config_sync.vhd:170]
INFO: [Synth 8-638] synthesizing module 'ddr_synchronise' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/rx/ddr_synchronise.vhd:163]
INFO: [Synth 8-256] done synthesizing module 'ddr_synchronise' (235#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/rx/ddr_synchronise.vhd:163]
INFO: [Synth 8-638] synthesizing module 'decode_frame' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/rx/decode_frame.vhd:204]
INFO: [Synth 8-256] done synthesizing module 'decode_frame' (236#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/rx/decode_frame.vhd:204]
INFO: [Synth 8-638] synthesizing module 'rx_crc32_64' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/common/rx_crc32_64.vhd:144]
INFO: [Synth 8-256] done synthesizing module 'rx_crc32_64' (237#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/common/rx_crc32_64.vhd:144]
INFO: [Synth 8-638] synthesizing module 'error_check' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/rx/error_check.vhd:213]
INFO: [Synth 8-3888] merging register 'statistics_valid_reg' into 'reset_errors_reg' in module 'error_check' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/rx/error_check.vhd:661]
INFO: [Synth 8-256] done synthesizing module 'error_check' (238#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/rx/error_check.vhd:213]
INFO: [Synth 8-638] synthesizing module 'add_recognition' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/rx/add_recognition.vhd:174]
INFO: [Synth 8-256] done synthesizing module 'add_recognition' (239#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/rx/add_recognition.vhd:174]
INFO: [Synth 8-638] synthesizing module 'rx_control' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/rx/rx_control.vhd:160]
WARNING: [Synth 8-4448] missing assignment for 'pause_req_int' on 'NULL' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/rx/rx_control.vhd:211]
WARNING: [Synth 8-4448] missing assignment for 'pause_req_int' on 'NULL' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/rx/rx_control.vhd:211]
WARNING: [Synth 8-4448] missing assignment for 'pause_req_int' on 'NULL' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/rx/rx_control.vhd:211]
WARNING: [Synth 8-4448] missing assignment for 'pause_value' on 'NULL' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/rx/rx_control.vhd:211]
WARNING: [Synth 8-4448] missing assignment for 'pause_value' on 'NULL' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/rx/rx_control.vhd:211]
WARNING: [Synth 8-4448] missing assignment for 'bad_opcode_int' on 'NULL' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/rx/rx_control.vhd:211]
WARNING: [Synth 8-4448] missing assignment for 'bad_opcode_int' on 'NULL' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/rx/rx_control.vhd:211]
WARNING: [Synth 8-4448] missing assignment for 'bad_opcode_int' on 'NULL' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/rx/rx_control.vhd:211]
INFO: [Synth 8-256] done synthesizing module 'rx_control' (240#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/rx/rx_control.vhd:160]
INFO: [Synth 8-638] synthesizing module 'rx_pause_control' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/rx/rx_pause_control.vhd:135]
INFO: [Synth 8-256] done synthesizing module 'rx_pause_control' (241#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/rx/rx_pause_control.vhd:135]
INFO: [Synth 8-256] done synthesizing module 'rx' (242#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/rx/rx.vhd:212]
INFO: [Synth 8-638] synthesizing module 'rs' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/rs/rs.vhd:163]
INFO: [Synth 8-638] synthesizing module 'synchronizer' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/common/synchronizer.vhd:132]
INFO: [Synth 8-256] done synthesizing module 'synchronizer' (243#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/common/synchronizer.vhd:132]
INFO: [Synth 8-638] synthesizing module 'link_fail_tx' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/rs/link_fail_tx.vhd:159]
INFO: [Synth 8-256] done synthesizing module 'link_fail_tx' (244#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/rs/link_fail_tx.vhd:159]
INFO: [Synth 8-638] synthesizing module 'link_fail_rx' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/rs/link_fail_rx.vhd:150]
INFO: [Synth 8-256] done synthesizing module 'link_fail_rx' (245#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/rs/link_fail_rx.vhd:150]
INFO: [Synth 8-256] done synthesizing module 'rs' (246#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/rs/rs.vhd:163]
INFO: [Synth 8-256] done synthesizing module 'xgmac_gen' (247#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/xgmac_gen.vhd:284]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_mac_v12_0' (248#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/ten_gig_eth_mac_v12_0.vhd:181]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_mac_ip_block' (249#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/synth/ten_gig_eth_mac_ip_block.v:64]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_mac_ip' (250#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/synth/ten_gig_eth_mac_ip.v:57]
INFO: [Synth 8-638] synthesizing module 'rx_interface' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/rx_interface.v:34]
INFO: [Synth 8-638] synthesizing module 'synchronizer_simple' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/common/synchronizer_simple.v:63]
INFO: [Synth 8-256] done synthesizing module 'synchronizer_simple' (251#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/common/synchronizer_simple.v:63]
INFO: [Synth 8-638] synthesizing module 'synchronizer_simple__parameterized0' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/common/synchronizer_simple.v:63]
INFO: [Synth 8-256] done synthesizing module 'synchronizer_simple__parameterized0' (251#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/common/synchronizer_simple.v:63]
INFO: [Synth 8-638] synthesizing module 'axis_async_fifo' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axis_async_fifo/synth/axis_async_fifo.vhd:79]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v10_0__parameterized5' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/fifo_generator_v10_0.vhd:647]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v10_0_synth__parameterized2' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/fifo_generator_v10_0_synth.vhd:665]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized2' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/fifo_generator_top.vhd:270]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized2' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/fifo_generator_ramfifo.vhd:307]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized0' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/reset_blk_ramfifo.vhd:217]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized0' (251#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/reset_blk_ramfifo.vhd:217]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized2' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/common/input_blk.vhd:279]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized2' (251#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/common/input_blk.vhd:279]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized2' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/memory.vhd:215]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_0__parameterized3' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/blk_mem_gen_v8_0/blk_mem_gen_v8_0.vhd:250]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_0_synth__parameterized1' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/blk_mem_gen_v8_0/blk_mem_gen_v8_0_synth.vhd:311]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_top__parameterized1' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/blk_mem_gen_v8_0/blk_mem_gen_top.vhd:430]
INFO: [Synth 8-638] synthesizing module 'blk_mem_input_block__parameterized1' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/blk_mem_gen_v8_0/blk_mem_input_block.vhd:391]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_input_block__parameterized1' (251#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/blk_mem_gen_v8_0/blk_mem_input_block.vhd:391]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_generic_cstr__parameterized1' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/blk_mem_gen_v8_0/blk_mem_gen_generic_cstr.vhd:441]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized1' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/blk_mem_gen_v8_0/blk_mem_gen_prim_width.vhd:392]
WARNING: [Synth 8-3919] null assignment ignored [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/blk_mem_gen_v8_0/blk_mem_gen_prim_width.vhd:1031]
WARNING: [Synth 8-3919] null assignment ignored [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/blk_mem_gen_v8_0/blk_mem_gen_prim_width.vhd:1032]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper_v6__parameterized1' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/blk_mem_gen_v8_0/blk_mem_gen_prim_wrapper_v6.vhd:384]
WARNING: [Synth 8-3919] null assignment ignored [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/blk_mem_gen_v8_0/blk_mem_gen_prim_wrapper_v6.vhd:8514]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper_v6__parameterized1' (251#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/blk_mem_gen_v8_0/blk_mem_gen_prim_wrapper_v6.vhd:384]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized1' (251#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/blk_mem_gen_v8_0/blk_mem_gen_prim_width.vhd:392]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized2' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/blk_mem_gen_v8_0/blk_mem_gen_prim_width.vhd:392]
WARNING: [Synth 8-3919] null assignment ignored [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/blk_mem_gen_v8_0/blk_mem_gen_prim_width.vhd:1031]
WARNING: [Synth 8-3919] null assignment ignored [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/blk_mem_gen_v8_0/blk_mem_gen_prim_width.vhd:1032]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper_v6__parameterized2' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/blk_mem_gen_v8_0/blk_mem_gen_prim_wrapper_v6.vhd:384]
WARNING: [Synth 8-3919] null assignment ignored [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/blk_mem_gen_v8_0/blk_mem_gen_prim_wrapper_v6.vhd:8974]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper_v6__parameterized2' (251#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/blk_mem_gen_v8_0/blk_mem_gen_prim_wrapper_v6.vhd:384]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized2' (251#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/blk_mem_gen_v8_0/blk_mem_gen_prim_width.vhd:392]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized3' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/blk_mem_gen_v8_0/blk_mem_gen_prim_width.vhd:392]
WARNING: [Synth 8-3919] null assignment ignored [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/blk_mem_gen_v8_0/blk_mem_gen_prim_width.vhd:1031]
WARNING: [Synth 8-3919] null assignment ignored [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/blk_mem_gen_v8_0/blk_mem_gen_prim_width.vhd:1032]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper_v6__parameterized3' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/blk_mem_gen_v8_0/blk_mem_gen_prim_wrapper_v6.vhd:384]
WARNING: [Synth 8-3919] null assignment ignored [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/blk_mem_gen_v8_0/blk_mem_gen_prim_wrapper_v6.vhd:8974]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper_v6__parameterized3' (251#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/blk_mem_gen_v8_0/blk_mem_gen_prim_wrapper_v6.vhd:384]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized3' (251#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/blk_mem_gen_v8_0/blk_mem_gen_prim_width.vhd:392]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_generic_cstr__parameterized1' (251#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/blk_mem_gen_v8_0/blk_mem_gen_generic_cstr.vhd:441]
INFO: [Synth 8-638] synthesizing module 'blk_mem_output_block__parameterized1' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/blk_mem_gen_v8_0/blk_mem_output_block.vhd:214]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_output_block__parameterized1' (251#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/blk_mem_gen_v8_0/blk_mem_output_block.vhd:214]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_top__parameterized1' (251#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/blk_mem_gen_v8_0/blk_mem_gen_top.vhd:430]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_0_synth__parameterized1' (251#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/blk_mem_gen_v8_0/blk_mem_gen_v8_0_synth.vhd:311]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_0__parameterized3' (251#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/blk_mem_gen_v8_0/blk_mem_gen_v8_0.vhd:250]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized2' (251#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/memory.vhd:215]
INFO: [Synth 8-638] synthesizing module 'clk_x_pntrs' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/clk_x_pntrs.vhd:213]
INFO: [Synth 8-638] synthesizing module 'synchronizer_ff' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/common/synchronizer_ff.vhd:138]
INFO: [Synth 8-256] done synthesizing module 'synchronizer_ff' (252#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/common/synchronizer_ff.vhd:138]
INFO: [Synth 8-256] done synthesizing module 'clk_x_pntrs' (253#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/clk_x_pntrs.vhd:213]
INFO: [Synth 8-638] synthesizing module 'rd_logic__parameterized1' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/rd_logic.vhd:238]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr__parameterized1' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/rd_bin_cntr.vhd:151]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr__parameterized1' (253#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/rd_bin_cntr.vhd:151]
INFO: [Synth 8-638] synthesizing module 'rd_status_flags_as' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/rd_status_flags_as.vhd:171]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized1' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/compare.vhd:138]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized1' (253#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/compare.vhd:138]
INFO: [Synth 8-256] done synthesizing module 'rd_status_flags_as' (254#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/rd_status_flags_as.vhd:171]
INFO: [Synth 8-638] synthesizing module 'rd_fwft__parameterized0' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/rd_fwft.vhd:154]
INFO: [Synth 8-226] default block is never used [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/rd_fwft.vhd:252]
INFO: [Synth 8-226] default block is never used [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/rd_fwft.vhd:576]
INFO: [Synth 8-226] default block is never used [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/rd_fwft.vhd:661]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/rd_fwft.vhd:271]
INFO: [Synth 8-256] done synthesizing module 'rd_fwft__parameterized0' (254#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/rd_fwft.vhd:154]
INFO: [Synth 8-638] synthesizing module 'rd_dc_fwft_ext_as' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/rd_dc_fwft_ext_as.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'rd_dc_fwft_ext_as' (255#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/rd_dc_fwft_ext_as.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'rd_logic__parameterized1' (255#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/rd_logic.vhd:238]
INFO: [Synth 8-638] synthesizing module 'wr_logic__parameterized1' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/wr_logic.vhd:230]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr__parameterized1' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/wr_bin_cntr.vhd:155]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr__parameterized1' (255#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/wr_bin_cntr.vhd:155]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_as' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/wr_status_flags_as.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_as' (256#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/wr_status_flags_as.vhd:172]
INFO: [Synth 8-638] synthesizing module 'wr_dc_fwft_ext_as' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/wr_dc_fwft_ext_as.vhd:150]
INFO: [Synth 8-256] done synthesizing module 'wr_dc_fwft_ext_as' (257#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/wr_dc_fwft_ext_as.vhd:150]
INFO: [Synth 8-256] done synthesizing module 'wr_logic__parameterized1' (257#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/wr_logic.vhd:230]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized2' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/common/output_blk.vhd:269]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized2' (257#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/common/output_blk.vhd:269]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized2' (257#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/fifo_generator_ramfifo.vhd:307]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized2' (257#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/fifo_generator_top.vhd:270]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v10_0_synth__parameterized2' (257#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/fifo_generator_v10_0_synth.vhd:665]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v10_0__parameterized5' (257#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/fifo_generator_v10_0.vhd:647]
INFO: [Synth 8-256] done synthesizing module 'axis_async_fifo' (258#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axis_async_fifo/synth/axis_async_fifo.vhd:79]
WARNING: [Synth 8-689] width (16) of port connection 'axis_rd_data_count' does not match port width (11) of module 'axis_async_fifo' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/rx_interface.v:548]
WARNING: [Synth 8-689] width (16) of port connection 'axis_wr_data_count' does not match port width (11) of module 'axis_async_fifo' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/rx_interface.v:549]
INFO: [Synth 8-638] synthesizing module 'cmd_fifo_xgemac_rxif' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/synth/cmd_fifo_xgemac_rxif.vhd:72]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v10_0__parameterized7' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/fifo_generator_v10_0.vhd:647]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v10_0_synth__parameterized3' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/fifo_generator_v10_0_synth.vhd:665]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized3' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/fifo_generator_top.vhd:270]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized3' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/fifo_generator_ramfifo.vhd:307]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized3' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/common/input_blk.vhd:279]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized3' (258#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/common/input_blk.vhd:279]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized3' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/memory.vhd:215]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_0__parameterized5' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/blk_mem_gen_v8_0/blk_mem_gen_v8_0.vhd:250]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_0_synth__parameterized2' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/blk_mem_gen_v8_0/blk_mem_gen_v8_0_synth.vhd:311]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_top__parameterized2' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/blk_mem_gen_v8_0/blk_mem_gen_top.vhd:430]
INFO: [Synth 8-638] synthesizing module 'blk_mem_input_block__parameterized2' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/blk_mem_gen_v8_0/blk_mem_input_block.vhd:391]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_input_block__parameterized2' (258#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/blk_mem_gen_v8_0/blk_mem_input_block.vhd:391]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_generic_cstr__parameterized2' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/blk_mem_gen_v8_0/blk_mem_gen_generic_cstr.vhd:441]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized4' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/blk_mem_gen_v8_0/blk_mem_gen_prim_width.vhd:392]
WARNING: [Synth 8-3919] null assignment ignored [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/blk_mem_gen_v8_0/blk_mem_gen_prim_width.vhd:1031]
WARNING: [Synth 8-3919] null assignment ignored [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/blk_mem_gen_v8_0/blk_mem_gen_prim_width.vhd:1032]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper_v6__parameterized4' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/blk_mem_gen_v8_0/blk_mem_gen_prim_wrapper_v6.vhd:384]
WARNING: [Synth 8-3919] null assignment ignored [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/blk_mem_gen_v8_0/blk_mem_gen_prim_wrapper_v6.vhd:8514]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper_v6__parameterized4' (258#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/blk_mem_gen_v8_0/blk_mem_gen_prim_wrapper_v6.vhd:384]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized4' (258#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/blk_mem_gen_v8_0/blk_mem_gen_prim_width.vhd:392]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_generic_cstr__parameterized2' (258#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/blk_mem_gen_v8_0/blk_mem_gen_generic_cstr.vhd:441]
INFO: [Synth 8-638] synthesizing module 'blk_mem_output_block__parameterized2' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/blk_mem_gen_v8_0/blk_mem_output_block.vhd:214]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_output_block__parameterized2' (258#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/blk_mem_gen_v8_0/blk_mem_output_block.vhd:214]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_top__parameterized2' (258#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/blk_mem_gen_v8_0/blk_mem_gen_top.vhd:430]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_0_synth__parameterized2' (258#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/blk_mem_gen_v8_0/blk_mem_gen_v8_0_synth.vhd:311]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_0__parameterized5' (258#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/blk_mem_gen_v8_0/blk_mem_gen_v8_0.vhd:250]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized3' (258#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/memory.vhd:215]
INFO: [Synth 8-638] synthesizing module 'rd_logic__parameterized2' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/rd_logic.vhd:238]
INFO: [Synth 8-638] synthesizing module 'rd_status_flags_ss__parameterized1' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/rd_status_flags_ss.vhd:174]
INFO: [Synth 8-256] done synthesizing module 'rd_status_flags_ss__parameterized1' (258#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/rd_status_flags_ss.vhd:174]
INFO: [Synth 8-256] done synthesizing module 'rd_logic__parameterized2' (258#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/rd_logic.vhd:238]
INFO: [Synth 8-638] synthesizing module 'wr_logic__parameterized2' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/wr_logic.vhd:230]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr__parameterized2' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/wr_bin_cntr.vhd:155]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr__parameterized2' (258#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/wr_bin_cntr.vhd:155]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_ss__parameterized1' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/wr_status_flags_ss.vhd:180]
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_ss__parameterized1' (258#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/wr_status_flags_ss.vhd:180]
INFO: [Synth 8-256] done synthesizing module 'wr_logic__parameterized2' (258#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/wr_logic.vhd:230]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized3' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/common/output_blk.vhd:269]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized3' (258#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/common/output_blk.vhd:269]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized3' (258#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/ramfifo/fifo_generator_ramfifo.vhd:307]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized3' (258#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/fifo_generator_top.vhd:270]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v10_0_synth__parameterized3' (258#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/fifo_generator_v10_0_synth.vhd:665]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v10_0__parameterized7' (258#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/fifo_generator_v10_0/fifo_generator_v10_0.vhd:647]
INFO: [Synth 8-256] done synthesizing module 'cmd_fifo_xgemac_rxif' (259#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/synth/cmd_fifo_xgemac_rxif.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'rx_interface' (260#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/rx_interface.v:34]
INFO: [Synth 8-638] synthesizing module 'tx_interface' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/tx_interface.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'axis_rd_data_count' does not match port width (11) of module 'axis_async_fifo' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/tx_interface.v:160]
WARNING: [Synth 8-689] width (16) of port connection 'axis_wr_data_count' does not match port width (11) of module 'axis_async_fifo' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/tx_interface.v:161]
INFO: [Synth 8-256] done synthesizing module 'tx_interface' (261#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/tx_interface.v:23]
INFO: [Synth 8-256] done synthesizing module 'network_module' (262#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/network_module.v:23]
INFO: [Synth 8-638] synthesizing module 'xgbaser_gt_same_quad_wrapper' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/xgbaser_gt_same_quad_wrapper.v:58]
INFO: [Synth 8-638] synthesizing module 'MMCME2_BASE' [/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:11122]
INFO: [Synth 8-256] done synthesizing module 'MMCME2_BASE' (263#450) [/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:11122]
WARNING: [Synth 8-350] instance 'clkgen_i' of module 'MMCME2_BASE' requires 18 connections, but only 8 given [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/xgbaser_gt_same_quad_wrapper.v:140]
INFO: [Synth 8-638] synthesizing module 'BUFHCE' [/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:579]
INFO: [Synth 8-256] done synthesizing module 'BUFHCE' (264#450) [/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:579]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_ip_GT_Common_wrapper' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ten_gig_eth_pcs_pma_ip_GT_Common_wrapper.v:56]
INFO: [Synth 8-638] synthesizing module 'GTHE2_COMMON__parameterized0' [/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:3175]
INFO: [Synth 8-256] done synthesizing module 'GTHE2_COMMON__parameterized0' (264#450) [/opt/Xilinx/Vivado/2013.2/scripts/rt/data/unisim_comp.v:3175]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_ip_GT_Common_wrapper' (265#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ten_gig_eth_pcs_pma_ip_GT_Common_wrapper.v:56]
INFO: [Synth 8-256] done synthesizing module 'xgbaser_gt_same_quad_wrapper' (266#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/xgbaser_gt_same_quad_wrapper.v:58]
INFO: [Synth 8-256] done synthesizing module 'vc709_reference_nic' (267#450) [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_reference_nic.v:9]
WARNING: [Synth 8-3917] design vc709_reference_nic has port sfp_tx_disable[3] driven by constant 0
WARNING: [Synth 8-3917] design vc709_reference_nic has port sfp_tx_disable[2] driven by constant 0
WARNING: [Synth 8-3917] design vc709_reference_nic has port sfp_tx_disable[1] driven by constant 0
WARNING: [Synth 8-3917] design vc709_reference_nic has port sfp_tx_disable[0] driven by constant 0
WARNING: [Synth 8-3331] design vc709_reference_nic has unconnected port button_east
WARNING: [Synth 8-3331] design vc709_reference_nic has unconnected port emcclk
finished Rtl Elaboration : Time (s): cpu = 00:10:43 ; elapsed = 00:10:53 . Memory (MB): peak = 618.691 ; gain = 504.219
Start RTL Optimization : Time (s): cpu = 00:10:43 ; elapsed = 00:10:53 . Memory (MB): peak = 618.691 ; gain = 504.219
Report Check Netlist: 
-----+-----------------+------+--------+------+-----------------
     |Item             |Errors|Warnings|Status|Description      
-----+-----------------+------+--------+------+-----------------
1    |multi_driven_nets|     0|       0|Passed|Multi driven nets
-----+-----------------+------+--------+------+-----------------
WARNING: [Synth 8-3295] tying undriven pin vc709_pcie_x8_gen3_pcie_tlp_tph_tbl_7vx:user_tph_stt_read_data_valid_o to constant 0
WARNING: [Synth 8-3295] tying undriven pin pcie3_7x_v2_1_pcie_3_0_7vx:pipe_gen3_out to constant 0
WARNING: [Synth 8-3295] tying undriven pin pcie3_7x_v2_1_pcie_3_0_7vx:startup_cfgclk to constant 0
WARNING: [Synth 8-3295] tying undriven pin pcie3_7x_v2_1_pcie_3_0_7vx:startup_cfgmclk to constant 0
WARNING: [Synth 8-3295] tying undriven pin pcie3_7x_v2_1_pcie_3_0_7vx:startup_eos to constant 0
WARNING: [Synth 8-3295] tying undriven pin pcie3_7x_v2_1_pcie_3_0_7vx:startup_preq to constant 0
WARNING: [Synth 8-3295] tying undriven pin PIO_i:pcie_tfc_np_pl_empty to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_dma_register:sg_ctl[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_dma_register:sg_ctl[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_dma_register:sg_ctl[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_dma_register:sg_ctl[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_dma_register:sg_ctl[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_dma_register:sg_ctl[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_dma_register:sg_ctl[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_dma_register:sg_ctl[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_dma_register_s2mm:sg_ctl[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_dma_register_s2mm:sg_ctl[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_dma_register_s2mm:sg_ctl[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_dma_register_s2mm:sg_ctl[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_dma_register_s2mm:sg_ctl[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_dma_register_s2mm:sg_ctl[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_dma_register_s2mm:sg_ctl[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_dma_register_s2mm:sg_ctl[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_dma_mm2s_sg_if:cntrlstrm_fifo_wren to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_dma_mm2s_sg_if:cntrlstrm_fifo_din[32] to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_dma_mm2s_sg_if:cntrlstrm_fifo_din[31] to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_dma_mm2s_sg_if:cntrlstrm_fifo_din[30] to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_dma_mm2s_sg_if:cntrlstrm_fifo_din[29] to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_dma_mm2s_sg_if:cntrlstrm_fifo_din[28] to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_dma_mm2s_sg_if:cntrlstrm_fifo_din[27] to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_dma_mm2s_sg_if:cntrlstrm_fifo_din[26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_dma_mm2s_sg_if:cntrlstrm_fifo_din[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_dma_mm2s_sg_if:cntrlstrm_fifo_din[24] to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_dma_mm2s_sg_if:cntrlstrm_fifo_din[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_dma_mm2s_sg_if:cntrlstrm_fifo_din[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_dma_mm2s_sg_if:cntrlstrm_fifo_din[21] to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_dma_mm2s_sg_if:cntrlstrm_fifo_din[20] to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_dma_mm2s_sg_if:cntrlstrm_fifo_din[19] to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_dma_mm2s_sg_if:cntrlstrm_fifo_din[18] to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_dma_mm2s_sg_if:cntrlstrm_fifo_din[17] to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_dma_mm2s_sg_if:cntrlstrm_fifo_din[16] to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_dma_mm2s_sg_if:cntrlstrm_fifo_din[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_dma_mm2s_sg_if:cntrlstrm_fifo_din[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_dma_mm2s_sg_if:cntrlstrm_fifo_din[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_dma_mm2s_sg_if:cntrlstrm_fifo_din[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_dma_mm2s_sg_if:cntrlstrm_fifo_din[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_dma_mm2s_sg_if:cntrlstrm_fifo_din[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_dma_mm2s_sg_if:cntrlstrm_fifo_din[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_dma_mm2s_sg_if:cntrlstrm_fifo_din[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_dma_mm2s_sg_if:cntrlstrm_fifo_din[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_dma_mm2s_sg_if:cntrlstrm_fifo_din[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_dma_mm2s_sg_if:cntrlstrm_fifo_din[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_dma_mm2s_sg_if:cntrlstrm_fifo_din[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_dma_mm2s_sg_if:cntrlstrm_fifo_din[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_dma_mm2s_sg_if:cntrlstrm_fifo_din[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_dma_mm2s_sg_if:cntrlstrm_fifo_din[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin axi_dma_mm2s_sg_if:cntrlstrm_fifo_din[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \v6_noinit.ram :DINA[71] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \v6_noinit.ram :DINA[70] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \v6_noinit.ram :DINA[69] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \v6_noinit.ram :DINA[68] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \v6_noinit.ram :DINA[67] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \v6_noinit.ram :DINA[62] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \v6_noinit.ram :DINA[61] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \v6_noinit.ram :DINA[60] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \v6_noinit.ram :DINA[59] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \v6_noinit.ram :DINA[53] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \v6_noinit.ram :DINA[52] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \v6_noinit.ram :DINA[51] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \v6_noinit.ram :DINA[50] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \v6_noinit.ram :DINA[44] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \v6_noinit.ram :DINA[43] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \v6_noinit.ram :DINA[42] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \v6_noinit.ram :DINA[41] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \v6_noinit.ram :DINA[35] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \v6_noinit.ram :DINA[34] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \v6_noinit.ram :DINA[33] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \v6_noinit.ram :DINA[32] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \v6_noinit.ram :DINA[26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \v6_noinit.ram :DINA[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \v6_noinit.ram :DINA[24] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \v6_noinit.ram :DINA[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \v6_noinit.ram :DINA[17] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \v6_noinit.ram :DINA[16] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \v6_noinit.ram :DINA[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \v6_noinit.ram :DINA[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \v6_noinit.ram :DINA[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \v6_noinit.ram :DINA[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \v6_noinit.ram :DINA[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \v6_noinit.ram :DINA[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \v6_noinit.ram :DINB[71] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \v6_noinit.ram :DINB[70] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \v6_noinit.ram :DINB[69] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \v6_noinit.ram :DINB[68] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \v6_noinit.ram :DINB[67] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \v6_noinit.ram :DINB[62] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \v6_noinit.ram :DINB[61] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \v6_noinit.ram :DINB[60] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \v6_noinit.ram :DINB[59] to constant 0
WARNING: [Synth 8-3295] tying undriven pin \v6_noinit.ram :DINB[53] to constant 0
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_limit to change the current settings.
INFO: [Netlist 29-17] Analyzing 2351 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
Loading clock regions from /opt/Xilinx/Vivado/2013.2/data/parts/xilinx/virtex7/virtex7/xc7vx690t/ClockRegion.xml
Loading clock buffers from /opt/Xilinx/Vivado/2013.2/data/parts/xilinx/virtex7/virtex7/xc7vx690t/ClockBuffers.xml
Loading clock placement rules from /opt/Xilinx/Vivado/2013.2/data/parts/xilinx/virtex7/ClockPlacerRules.xml
Loading package pin functions from /opt/Xilinx/Vivado/2013.2/data/parts/xilinx/virtex7/PinFunctions.xml...
Loading package from /opt/Xilinx/Vivado/2013.2/data/parts/xilinx/virtex7/virtex7/xc7vx690t/ffg1761/Package.xml
Loading io standards from /opt/Xilinx/Vivado/2013.2/data/./parts/xilinx/virtex7/IOStandards.xml
Loading device configuration modes from /opt/Xilinx/Vivado/2013.2/data/parts/xilinx/virtex7/ConfigModes.xml
INFO: [Common 17-78] Attempting to get a license: Internal_bitstream
WARNING: [Common 17-301] Failed to get a license: Internal_bitstream

Processing XDC Constraints
INFO: [Timing 38-35] Done setting XDC timing constraints.
Parsing XDC File [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/cmd_fifo_xgemac_rxif/cmd_fifo_xgemac_rxif.xdc] for cell 'network_inst_0/rx_interface_i/cmd_fifo_inst/U0'
Finished Parsing XDC File [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/cmd_fifo_xgemac_rxif/cmd_fifo_xgemac_rxif.xdc] for cell 'network_inst_0/rx_interface_i/cmd_fifo_inst/U0'
Parsing XDC File [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/cmd_fifo_xgemac_rxif/cmd_fifo_xgemac_rxif.xdc] for cell 'network_inst_1/rx_interface_i/cmd_fifo_inst/U0'
Finished Parsing XDC File [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/cmd_fifo_xgemac_rxif/cmd_fifo_xgemac_rxif.xdc] for cell 'network_inst_1/rx_interface_i/cmd_fifo_inst/U0'
Parsing XDC File [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/cmd_fifo_xgemac_rxif/cmd_fifo_xgemac_rxif.xdc] for cell 'network_inst_2/rx_interface_i/cmd_fifo_inst/U0'
Finished Parsing XDC File [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/cmd_fifo_xgemac_rxif/cmd_fifo_xgemac_rxif.xdc] for cell 'network_inst_2/rx_interface_i/cmd_fifo_inst/U0'
Parsing XDC File [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/cmd_fifo_xgemac_rxif/cmd_fifo_xgemac_rxif.xdc] for cell 'network_inst_3/rx_interface_i/cmd_fifo_inst/U0'
Finished Parsing XDC File [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/cmd_fifo_xgemac_rxif/cmd_fifo_xgemac_rxif.xdc] for cell 'network_inst_3/rx_interface_i/cmd_fifo_inst/U0'
Parsing XDC File [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axis_async_fifo/axis_async_fifo/axis_async_fifo.xdc] for cell 'network_inst_0/rx_interface_i/axis_fifo_inst1/U0'
Finished Parsing XDC File [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axis_async_fifo/axis_async_fifo/axis_async_fifo.xdc] for cell 'network_inst_0/rx_interface_i/axis_fifo_inst1/U0'
Parsing XDC File [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axis_async_fifo/axis_async_fifo/axis_async_fifo.xdc] for cell 'network_inst_0/tx_interface_i/axis_fifo_inst1/U0'
Finished Parsing XDC File [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axis_async_fifo/axis_async_fifo/axis_async_fifo.xdc] for cell 'network_inst_0/tx_interface_i/axis_fifo_inst1/U0'
Parsing XDC File [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axis_async_fifo/axis_async_fifo/axis_async_fifo.xdc] for cell 'network_inst_1/rx_interface_i/axis_fifo_inst1/U0'
Finished Parsing XDC File [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axis_async_fifo/axis_async_fifo/axis_async_fifo.xdc] for cell 'network_inst_1/rx_interface_i/axis_fifo_inst1/U0'
Parsing XDC File [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axis_async_fifo/axis_async_fifo/axis_async_fifo.xdc] for cell 'network_inst_1/tx_interface_i/axis_fifo_inst1/U0'
Finished Parsing XDC File [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axis_async_fifo/axis_async_fifo/axis_async_fifo.xdc] for cell 'network_inst_1/tx_interface_i/axis_fifo_inst1/U0'
Parsing XDC File [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axis_async_fifo/axis_async_fifo/axis_async_fifo.xdc] for cell 'network_inst_2/rx_interface_i/axis_fifo_inst1/U0'
Finished Parsing XDC File [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axis_async_fifo/axis_async_fifo/axis_async_fifo.xdc] for cell 'network_inst_2/rx_interface_i/axis_fifo_inst1/U0'
Parsing XDC File [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axis_async_fifo/axis_async_fifo/axis_async_fifo.xdc] for cell 'network_inst_2/tx_interface_i/axis_fifo_inst1/U0'
Finished Parsing XDC File [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axis_async_fifo/axis_async_fifo/axis_async_fifo.xdc] for cell 'network_inst_2/tx_interface_i/axis_fifo_inst1/U0'
Parsing XDC File [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axis_async_fifo/axis_async_fifo/axis_async_fifo.xdc] for cell 'network_inst_3/rx_interface_i/axis_fifo_inst1/U0'
Finished Parsing XDC File [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axis_async_fifo/axis_async_fifo/axis_async_fifo.xdc] for cell 'network_inst_3/rx_interface_i/axis_fifo_inst1/U0'
Parsing XDC File [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axis_async_fifo/axis_async_fifo/axis_async_fifo.xdc] for cell 'network_inst_3/tx_interface_i/axis_fifo_inst1/U0'
Finished Parsing XDC File [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axis_async_fifo/axis_async_fifo/axis_async_fifo.xdc] for cell 'network_inst_3/tx_interface_i/axis_fifo_inst1/U0'
Parsing XDC File [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip.xdc] for cell 'network_inst_0/ten_gig_eth_pcs_pma_inst/inst'
Finished Parsing XDC File [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip.xdc] for cell 'network_inst_0/ten_gig_eth_pcs_pma_inst/inst'
Parsing XDC File [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip.xdc] for cell 'network_inst_1/ten_gig_eth_pcs_pma_inst/inst'
Finished Parsing XDC File [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip.xdc] for cell 'network_inst_1/ten_gig_eth_pcs_pma_inst/inst'
Parsing XDC File [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip.xdc] for cell 'network_inst_2/ten_gig_eth_pcs_pma_inst/inst'
Finished Parsing XDC File [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip.xdc] for cell 'network_inst_2/ten_gig_eth_pcs_pma_inst/inst'
Parsing XDC File [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip.xdc] for cell 'network_inst_3/ten_gig_eth_pcs_pma_inst/inst'
Finished Parsing XDC File [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip.xdc] for cell 'network_inst_3/ten_gig_eth_pcs_pma_inst/inst'
Parsing XDC File [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/synth/ten_gig_eth_mac_ip.xdc] for cell 'network_inst_0/ten_gig_eth_mac_inst/inst'
Finished Parsing XDC File [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/synth/ten_gig_eth_mac_ip.xdc] for cell 'network_inst_0/ten_gig_eth_mac_inst/inst'
Parsing XDC File [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/synth/ten_gig_eth_mac_ip.xdc] for cell 'network_inst_1/ten_gig_eth_mac_inst/inst'
Finished Parsing XDC File [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/synth/ten_gig_eth_mac_ip.xdc] for cell 'network_inst_1/ten_gig_eth_mac_inst/inst'
Parsing XDC File [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/synth/ten_gig_eth_mac_ip.xdc] for cell 'network_inst_2/ten_gig_eth_mac_inst/inst'
Finished Parsing XDC File [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/synth/ten_gig_eth_mac_ip.xdc] for cell 'network_inst_2/ten_gig_eth_mac_inst/inst'
Parsing XDC File [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/synth/ten_gig_eth_mac_ip.xdc] for cell 'network_inst_3/ten_gig_eth_mac_inst/inst'
Finished Parsing XDC File [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/synth/ten_gig_eth_mac_ip.xdc] for cell 'network_inst_3/ten_gig_eth_mac_inst/inst'
Parsing XDC File [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/vc709_pcie_x8_gen3/vc709_pcie_x8_gen3/source/vc709_pcie_x8_gen3-PCIE_X0Y1.xdc] for cell 'vc709_pcie_x8_gen3_i/inst'
Finished Parsing XDC File [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/vc709_pcie_x8_gen3/vc709_pcie_x8_gen3/source/vc709_pcie_x8_gen3-PCIE_X0Y1.xdc] for cell 'vc709_pcie_x8_gen3_i/inst'
WARNING: [Project 1-236] Implementation specific constraints were found while reading constraint file [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/vc709_pcie_x8_gen3/vc709_pcie_x8_gen3/source/vc709_pcie_x8_gen3-PCIE_X0Y1.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.runs/synth_1/.Xil/vc709_reference_nic_propImpl.xdc].
Resolution: To avoid this warning, exclude constraints listed in [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.runs/synth_1/.Xil/vc709_reference_nic_propImpl.xdc] from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_dma_0.xdc] for cell 'axi_dma_0/U0'
Finished Parsing XDC File [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_dma_0.xdc] for cell 'axi_dma_0/U0'
Parsing XDC File [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/constrs_1/imports/Downloads/vc709_pcie/example_project/vc709_pcie_x8_gen3_example/vc709_pcie_x8_gen3_example.srcs/constrs_1/imports/example_design/xilinx_pcie3_7x_ep_x8g3_VC709.xdc]
Finished Parsing XDC File [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/constrs_1/imports/Downloads/vc709_pcie/example_project/vc709_pcie_x8_gen3_example/vc709_pcie_x8_gen3_example.srcs/constrs_1/imports/example_design/xilinx_pcie3_7x_ep_x8g3_VC709.xdc]
WARNING: [Project 1-236] Implementation specific constraints were found while reading constraint file [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/constrs_1/imports/Downloads/vc709_pcie/example_project/vc709_pcie_x8_gen3_example/vc709_pcie_x8_gen3_example.srcs/constrs_1/imports/example_design/xilinx_pcie3_7x_ep_x8g3_VC709.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.runs/synth_1/.Xil/vc709_reference_nic_propImpl.xdc].
Resolution: To avoid this warning, exclude constraints listed in [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.runs/synth_1/.Xil/vc709_reference_nic_propImpl.xdc] from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/constrs_1/imports/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/constrs_1/new/vc709_10g_interface.xdc]
Finished Parsing XDC File [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/constrs_1/imports/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/constrs_1/new/vc709_10g_interface.xdc]
INFO: [Project 1-258] One or more synthesis constraints were not read correctly while reading constraint file [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/constrs_1/imports/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/constrs_1/new/vc709_10g_interface.xdc]. These constraints will be passed to synthesis. Check the synthesis log file to verify that they were applied correctly.  
WARNING: [Project 1-236] Implementation specific constraints were found while reading constraint file [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/constrs_1/imports/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/constrs_1/new/vc709_10g_interface.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.runs/synth_1/.Xil/vc709_reference_nic_propImpl.xdc].
Resolution: To avoid this warning, exclude constraints listed in [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.runs/synth_1/.Xil/vc709_reference_nic_propImpl.xdc] from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.runs/synth_1/dont_touch.xdc]
Parsing XDC File [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axis_async_fifo/axis_async_fifo/axis_async_fifo_clocks.xdc] for cell 'network_inst_0/rx_interface_i/axis_fifo_inst1/U0'
Finished Parsing XDC File [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axis_async_fifo/axis_async_fifo/axis_async_fifo_clocks.xdc] for cell 'network_inst_0/rx_interface_i/axis_fifo_inst1/U0'
Parsing XDC File [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axis_async_fifo/axis_async_fifo/axis_async_fifo_clocks.xdc] for cell 'network_inst_0/tx_interface_i/axis_fifo_inst1/U0'
Finished Parsing XDC File [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axis_async_fifo/axis_async_fifo/axis_async_fifo_clocks.xdc] for cell 'network_inst_0/tx_interface_i/axis_fifo_inst1/U0'
Parsing XDC File [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axis_async_fifo/axis_async_fifo/axis_async_fifo_clocks.xdc] for cell 'network_inst_1/rx_interface_i/axis_fifo_inst1/U0'
Finished Parsing XDC File [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axis_async_fifo/axis_async_fifo/axis_async_fifo_clocks.xdc] for cell 'network_inst_1/rx_interface_i/axis_fifo_inst1/U0'
Parsing XDC File [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axis_async_fifo/axis_async_fifo/axis_async_fifo_clocks.xdc] for cell 'network_inst_1/tx_interface_i/axis_fifo_inst1/U0'
Finished Parsing XDC File [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axis_async_fifo/axis_async_fifo/axis_async_fifo_clocks.xdc] for cell 'network_inst_1/tx_interface_i/axis_fifo_inst1/U0'
Parsing XDC File [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axis_async_fifo/axis_async_fifo/axis_async_fifo_clocks.xdc] for cell 'network_inst_2/rx_interface_i/axis_fifo_inst1/U0'
Finished Parsing XDC File [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axis_async_fifo/axis_async_fifo/axis_async_fifo_clocks.xdc] for cell 'network_inst_2/rx_interface_i/axis_fifo_inst1/U0'
Parsing XDC File [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axis_async_fifo/axis_async_fifo/axis_async_fifo_clocks.xdc] for cell 'network_inst_2/tx_interface_i/axis_fifo_inst1/U0'
Finished Parsing XDC File [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axis_async_fifo/axis_async_fifo/axis_async_fifo_clocks.xdc] for cell 'network_inst_2/tx_interface_i/axis_fifo_inst1/U0'
Parsing XDC File [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axis_async_fifo/axis_async_fifo/axis_async_fifo_clocks.xdc] for cell 'network_inst_3/rx_interface_i/axis_fifo_inst1/U0'
Finished Parsing XDC File [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axis_async_fifo/axis_async_fifo/axis_async_fifo_clocks.xdc] for cell 'network_inst_3/rx_interface_i/axis_fifo_inst1/U0'
Parsing XDC File [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axis_async_fifo/axis_async_fifo/axis_async_fifo_clocks.xdc] for cell 'network_inst_3/tx_interface_i/axis_fifo_inst1/U0'
Finished Parsing XDC File [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axis_async_fifo/axis_async_fifo/axis_async_fifo_clocks.xdc] for cell 'network_inst_3/tx_interface_i/axis_fifo_inst1/U0'
Parsing XDC File [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip_clocks.xdc] for cell 'network_inst_0/ten_gig_eth_pcs_pma_inst/inst'
Finished Parsing XDC File [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip_clocks.xdc] for cell 'network_inst_0/ten_gig_eth_pcs_pma_inst/inst'
Parsing XDC File [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip_clocks.xdc] for cell 'network_inst_1/ten_gig_eth_pcs_pma_inst/inst'
Finished Parsing XDC File [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip_clocks.xdc] for cell 'network_inst_1/ten_gig_eth_pcs_pma_inst/inst'
Parsing XDC File [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip_clocks.xdc] for cell 'network_inst_2/ten_gig_eth_pcs_pma_inst/inst'
Finished Parsing XDC File [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip_clocks.xdc] for cell 'network_inst_2/ten_gig_eth_pcs_pma_inst/inst'
Parsing XDC File [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip_clocks.xdc] for cell 'network_inst_3/ten_gig_eth_pcs_pma_inst/inst'
Finished Parsing XDC File [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip_clocks.xdc] for cell 'network_inst_3/ten_gig_eth_pcs_pma_inst/inst'
Parsing XDC File [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_dma_0_clocks.xdc] for cell 'axi_dma_0/U0'
Finished Parsing XDC File [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_dma_0_clocks.xdc] for cell 'axi_dma_0/U0'
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2307 instances were transformed.
  FD => FDCE: 48 instances
  FDE => FDCE: 552 instances
  FDR => FDRE: 34 instances
  FDS => FDSE: 45 instances
  LUT6_2 => LUT6_2 (LUT6, LUT5): 50 instances
  MMCME2_BASE => MMCME2_ADV: 1 instances
  MUXCY_L => MUXCY: 275 instances
  RAM16X1D => RAM16X1D (RAMD32, RAMD32, GND): 552 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 4 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 2 instances
  RAMB36 => RAMB36E1: 4 instances
  SRL16 => SRL16E: 740 instances

Phase 0 | Netlist Checksum: 175d76ae
Xilinx IP preload is disabled
Start RTL Optimization : Time (s): cpu = 00:13:06 ; elapsed = 00:13:06 . Memory (MB): peak = 1758.914 ; gain = 1644.441

---------------------------------------------------------------------------------
Applying 'set_property' XDC Constraints...
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:13:19 ; elapsed = 00:13:20 . Memory (MB): peak = 1758.914 ; gain = 1644.441
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished Compilation : Time (s): cpu = 00:13:19 ; elapsed = 00:13:20 . Memory (MB): peak = 1758.914 ; gain = 1644.441
---------------------------------------------------------------------------------

INFO: [Synth 8-802] inferred FSM for state register 'reg_state_reg' in module 'vc709_pcie_x8_gen3_pcie_init_ctrl_7vx'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'fsm_reg' in module 'vc709_pcie_x8_gen3_qpll_reset'
INFO: [Synth 8-3888] merging register 'rxpmareset_reg' into 'txpmareset_reg' in module 'vc709_pcie_x8_gen3_pipe_rate' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/vc709_pcie_x8_gen3/pcie3_7x_v2_1/source/vc709_pcie_x8_gen3_pipe_rate.v:416]
INFO: [Synth 8-3898] No Re-encoding of one hot register 'txsync_fsm.fsm_tx_reg' in module 'vc709_pcie_x8_gen3_pipe_sync'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'fsm_reg' in module 'vc709_pcie_x8_gen3_pipe_drp'
INFO: [Synth 8-802] inferred FSM for state register 'fsm_reg' in module 'vc709_pcie_x8_gen3_rxeq_scan'
INFO: [Synth 8-802] inferred FSM for state register 'fsm_tx_reg' in module 'vc709_pcie_x8_gen3_pipe_eq'
INFO: [Synth 8-802] inferred FSM for state register 'fsm_rx_reg' in module 'vc709_pcie_x8_gen3_pipe_eq'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'fsm_reg' in module 'vc709_pcie_x8_gen3_qpll_drp'
INFO: [Synth 8-3888] merging register 's_axis_rq_tvalid_reg' into 's_axis_rq_tlast_reg' in module 'PIO_TX_ENGINE' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_pcie/example_project/vc709_pcie_x8_gen3_example/vc709_pcie_x8_gen3_example.srcs/sources_1/imports/example_design/PIO_TX_ENGINE.v:411]
INFO: [Synth 8-3888] merging register 's_axis_cc_tvalid_reg' into 's_axis_cc_tlast_reg' in module 'PIO_TX_ENGINE' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/imports/Downloads/vc709_pcie/example_project/vc709_pcie_x8_gen3_example/vc709_pcie_x8_gen3_example.srcs/sources_1/imports/example_design/PIO_TX_ENGINE.v:406]
INFO: [Synth 8-3888] merging register 'GEN_SYNC_WRITE.rst_wvalid_re_reg' into 'GEN_SYNC_WRITE.bvalid_i_reg' in module 'axi_dma_lite_if' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_0/hdl/src/vhdl/axi_dma_lite_if.vhd:259]
INFO: [Synth 8-3888] merging register 'GEN_SYNC_READ.rst_rvalid_re_reg' into 'GEN_SYNC_READ.s_axi_lite_rvalid_i_reg' in module 'axi_dma_lite_if' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_0/hdl/src/vhdl/axi_dma_lite_if.vhd:1002]
INFO: [Synth 8-3888] merging register 'GEN_NO_HOLD_DATA.mm2s_cmnd_pending_reg' into 'GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg' in module 'axi_dma_mm2s_cmdsts_if' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_0/hdl/src/vhdl/axi_dma_mm2s_cmdsts_if.vhd:178]
INFO: [Synth 8-3888] merging register 'GEN_HOLD_NO_DATA.s2mm_cmnd_pending_reg' into 'GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg' in module 'axi_dma_s2mm_cmdsts_if' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_0/hdl/src/vhdl/axi_dma_s2mm_cmdsts_if.vhd:214]
INFO: [Synth 8-3888] merging register 'GEN_DESC_UPDT_QUEUE.s2mm_pending_pntr_updt_reg' into 'updt_data_reg' in module 'axi_dma_s2mm_sg_if' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_0/hdl/src/vhdl/axi_dma_s2mm_sg_if.vhd:797]
INFO: [Synth 8-3888] merging register 'sig_coelsc_cmd_cmplt_reg_reg' into 'sig_coelsc_reg_full_reg' in module 'axi_datamover_rddata_cntl' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_rddata_cntl.vhd:628]
INFO: [Synth 8-3888] merging register 'GEN_PNTR_FOR_CH2.ch2_sg_idle_int_reg' into 'GEN_PNTR_FOR_CH2.ch2_sg_idle_reg' in module 'axi_sg_ftch_pntr' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_04_a/hdl/src/vhdl/axi_sg_ftch_pntr.vhd:364]
INFO: [Synth 8-802] inferred FSM for state register 'updt_cs_reg' in module 'axi_sg_updt_sm'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'ten_gig_eth_pcs_pma_v3_0_tx_pcs_fsm'
INFO: [Synth 8-802] inferred FSM for state register 'mcp1_state_reg' in module 'ten_gig_eth_pcs_pma_v3_0_rx_block_lock_fsm'
INFO: [Synth 8-802] inferred FSM for state register 'mcp1_state_reg' in module 'ten_gig_eth_pcs_pma_v3_0_rx_ber_mon_fsm'
INFO: [Synth 8-802] inferred FSM for state register 'mcp1_state_reg' in module 'ten_gig_eth_pcs_pma_v3_0_rx_pcs_fsm'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'ten_gig_eth_pcs_pma_v3_0_idle_delete'
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/axi_tx_xgmac.vhd:311]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/axi_tx_xgmac.vhd:303]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/axi_tx_xgmac.vhd:311]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/axi_tx_xgmac.vhd:303]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/axi_tx_xgmac.vhd:311]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/axi_tx_xgmac.vhd:303]
INFO: [Synth 8-802] inferred FSM for state register 'axi_tx_state_reg' in module 'axi_tx_xgmac'
INFO: [Synth 8-3888] merging register 'underrun_reg_reg' into 'is_underrun_reg' in module 'tx_state' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/tx_state.vhd:930]
INFO: [Synth 8-3354] encoded FSM with state register 'reg_state_reg' using encoding 'one-hot' in module 'vc709_pcie_x8_gen3_pcie_init_ctrl_7vx'
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_reg' using encoding 'one-hot' in module 'vc709_pcie_x8_gen3_rxeq_scan'
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_tx_reg' using encoding 'one-hot' in module 'vc709_pcie_x8_gen3_pipe_eq'
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_rx_reg' using encoding 'one-hot' in module 'vc709_pcie_x8_gen3_pipe_eq'
INFO: [Synth 8-3354] encoded FSM with state register 'updt_cs_reg' using encoding 'one-hot' in module 'axi_sg_updt_sm'
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'ten_gig_eth_pcs_pma_v3_0_tx_pcs_fsm'
INFO: [Synth 8-3354] encoded FSM with state register 'mcp1_state_reg' using encoding 'one-hot' in module 'ten_gig_eth_pcs_pma_v3_0_rx_block_lock_fsm'
INFO: [Synth 8-3354] encoded FSM with state register 'mcp1_state_reg' using encoding 'one-hot' in module 'ten_gig_eth_pcs_pma_v3_0_rx_ber_mon_fsm'
INFO: [Synth 8-3354] encoded FSM with state register 'mcp1_state_reg' using encoding 'one-hot' in module 'ten_gig_eth_pcs_pma_v3_0_rx_pcs_fsm'
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'ten_gig_eth_pcs_pma_v3_0_idle_delete'
INFO: [Synth 8-3354] encoded FSM with state register 'axi_tx_state_reg' using encoding 'one-hot' in module 'axi_tx_xgmac'
Report RTL Partitions: 
-----+------------------------------+-----------+---------
     |RTL Partition                 |Replication|Instances
-----+------------------------------+-----------+---------
1    |ten_gig_eth_pcs_pma_ip_block  |          4|    16255
2    |ten_gig_eth_mac_ip_block      |          4|    18537
3    |network_module__xdcDup__1__GC0|          1|     2122
4    |network_module__xdcDup__2__GC0|          1|     2122
5    |network_module__xdcDup__3__GC0|          1|     2122
6    |network_module__GC0           |          1|     2122
7    |vc709_reference_nic__GCB1     |          1|      267
8    |vc709_reference_nic__GCB2     |          1|    38427
9    |vc709_reference_nic__GCB3     |          1|     6877
10   |vc709_reference_nic__GCB4     |          1|      166
11   |axi_dma_0                     |          1|    20311
-----+------------------------------+-----------+---------

---------------------------------------------------------------------------------
Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx690tffg1761-2
Part Resources:
DSPs: 3600 (col length:200)
BRAMs: 2940 (col length: RAMB8 0 RAMB16 0 RAMB18 200 RAMB36 100)
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:14:03 ; elapsed = 00:14:05 . Memory (MB): peak = 1758.914 ; gain = 1644.441
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
RTL Component Statistics 
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished RTL Component Statistics
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (\gt_rxc_d1_reg[7] ) is unused and will be removed from module reg__1478.
WARNING: [Synth 8-3332] Sequential element (\gt_rxc_d1_reg[6] ) is unused and will be removed from module reg__1478.
WARNING: [Synth 8-3332] Sequential element (\gt_rxc_d1_reg[5] ) is unused and will be removed from module reg__1478.
WARNING: [Synth 8-3332] Sequential element (\gt_rxc_d1_reg[4] ) is unused and will be removed from module reg__1478.
WARNING: [Synth 8-3332] Sequential element (\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[5] ) is unused and will be removed from module reg__457.
WARNING: [Synth 8-3332] Sequential element (\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[4] ) is unused and will be removed from module reg__457.
WARNING: [Synth 8-3332] Sequential element (\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[3] ) is unused and will be removed from module reg__457.
WARNING: [Synth 8-3332] Sequential element (\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[2] ) is unused and will be removed from module reg__457.
WARNING: [Synth 8-3332] Sequential element (\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[1] ) is unused and will be removed from module reg__457.
WARNING: [Synth 8-3332] Sequential element (\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[0] ) is unused and will be removed from module reg__457.
WARNING: [Synth 8-3332] Sequential element (\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[5] ) is unused and will be removed from module reg__458.
WARNING: [Synth 8-3332] Sequential element (\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[4] ) is unused and will be removed from module reg__458.
WARNING: [Synth 8-3332] Sequential element (\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[3] ) is unused and will be removed from module reg__458.
WARNING: [Synth 8-3332] Sequential element (\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[2] ) is unused and will be removed from module reg__458.
WARNING: [Synth 8-3332] Sequential element (\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[1] ) is unused and will be removed from module reg__458.
WARNING: [Synth 8-3332] Sequential element (\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[0] ) is unused and will be removed from module reg__458.
WARNING: [Synth 8-3332] Sequential element (\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[5] ) is unused and will be removed from module axi_dma_register.
WARNING: [Synth 8-3332] Sequential element (\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[4] ) is unused and will be removed from module axi_dma_register.
WARNING: [Synth 8-3332] Sequential element (\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[3] ) is unused and will be removed from module axi_dma_register.
WARNING: [Synth 8-3332] Sequential element (\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[2] ) is unused and will be removed from module axi_dma_register.
WARNING: [Synth 8-3332] Sequential element (\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[1] ) is unused and will be removed from module axi_dma_register.
WARNING: [Synth 8-3332] Sequential element (\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[0] ) is unused and will be removed from module axi_dma_register.
WARNING: [Synth 8-3332] Sequential element (\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[5] ) is unused and will be removed from module axi_dma_register.
WARNING: [Synth 8-3332] Sequential element (\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[4] ) is unused and will be removed from module axi_dma_register.
WARNING: [Synth 8-3332] Sequential element (\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[3] ) is unused and will be removed from module axi_dma_register.
WARNING: [Synth 8-3332] Sequential element (\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[2] ) is unused and will be removed from module axi_dma_register.
WARNING: [Synth 8-3332] Sequential element (\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[1] ) is unused and will be removed from module axi_dma_register.
WARNING: [Synth 8-3332] Sequential element (\GEN_DESC_REG_FOR_SG.taildesc_lsb_i_reg[0] ) is unused and will be removed from module axi_dma_register.
WARNING: [Synth 8-3332] Sequential element (\I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/underflow_i_reg ) is unused and will be removed from module reg__704.
WARNING: [Synth 8-3332] Sequential element (\I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/overflow_i_reg ) is unused and will be removed from module reg__705.
WARNING: [Synth 8-3332] Sequential element (\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/underflow_i_reg ) is unused and will be removed from module reg__711.
WARNING: [Synth 8-3332] Sequential element (\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/overflow_i_reg ) is unused and will be removed from module reg__712.
INFO: [Synth 8-3888] merging register 'GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_init_reg_reg' into 'I_WRESP_STATUS_FIFO/sig_init_reg_reg' in module 'partition' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_fifo.vhd:242]
INFO: [Synth 8-3888] merging register 'GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_init_reg2_reg' into 'I_WRESP_STATUS_FIFO/sig_init_reg2_reg' in module 'partition' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_fifo.vhd:243]
WARNING: [Synth 8-3332] Sequential element (\sig_input_dsa_reg_reg[5] ) is unused and will be removed from module reg__839.
WARNING: [Synth 8-3332] Sequential element (\sig_input_dsa_reg_reg[4] ) is unused and will be removed from module reg__839.
WARNING: [Synth 8-3332] Sequential element (\sig_input_dsa_reg_reg[3] ) is unused and will be removed from module reg__839.
WARNING: [Synth 8-3332] Sequential element (\sig_input_dsa_reg_reg[2] ) is unused and will be removed from module reg__839.
WARNING: [Synth 8-3332] Sequential element (\sig_input_dsa_reg_reg[1] ) is unused and will be removed from module reg__839.
WARNING: [Synth 8-3332] Sequential element (\sig_input_dsa_reg_reg[5] ) is unused and will be removed from module axi_datamover_ibttcc.
WARNING: [Synth 8-3332] Sequential element (\sig_input_dsa_reg_reg[4] ) is unused and will be removed from module axi_datamover_ibttcc.
WARNING: [Synth 8-3332] Sequential element (\sig_input_dsa_reg_reg[3] ) is unused and will be removed from module axi_datamover_ibttcc.
WARNING: [Synth 8-3332] Sequential element (\sig_input_dsa_reg_reg[2] ) is unused and will be removed from module axi_datamover_ibttcc.
WARNING: [Synth 8-3332] Sequential element (\sig_input_dsa_reg_reg[1] ) is unused and will be removed from module axi_datamover_ibttcc.
INFO: [Synth 8-3888] merging register 'sig_stop_request_reg' into 'sig_sready_stop_reg_reg' in module 'partition' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_skid_buf.vhd:209]
WARNING: [Synth 8-3332] Sequential element (\I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/underflow_i_reg ) is unused and will be removed from module reg__852.
WARNING: [Synth 8-3332] Sequential element (\I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/overflow_i_reg ) is unused and will be removed from module reg__853.
WARNING: [Synth 8-3332] Sequential element (\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_strb_error_reg_out_reg ) is unused and will be removed from module reg__877.
WARNING: [Synth 8-3332] Sequential element (\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/LOWER_DATAWIDTH.I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/underflow_i_reg ) is unused and will be removed from module reg__879.
WARNING: [Synth 8-3332] Sequential element (\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/LOWER_DATAWIDTH.I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/overflow_i_reg ) is unused and will be removed from module reg__880.
INFO: [Synth 8-3888] merging register 'GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_reset_reg_reg' into 'I_DRE_CNTL_FIFO/sig_init_reg_reg' in module 'partition' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:249]
INFO: [Synth 8-3888] merging register 'GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_stop_request_reg' into 'GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_sready_stop_reg_reg' in module 'partition' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:244]
WARNING: [Synth 8-3332] Sequential element (\I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/gae.ram_aempty_i_reg ) is unused and will be removed from module reg__910.
WARNING: [Synth 8-3332] Sequential element (\I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/gwa.WR_ACK_reg ) is unused and will be removed from module reg__670.
WARNING: [Synth 8-3332] Sequential element (\I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/gae.ram_aempty_i_reg ) is unused and will be removed from module reg__4171.
WARNING: [Synth 8-3332] Sequential element (\I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/gv.ram_valid_d1_reg ) is unused and will be removed from module reg__4170.
WARNING: [Synth 8-3332] Sequential element (\I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/gvep1.ram_valid_d2_reg ) is unused and will be removed from module reg__4169.
WARNING: [Synth 8-3332] Sequential element (\I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/aempty_fwft_i_reg ) is unused and will be removed from module reg__4167.
WARNING: [Synth 8-3332] Sequential element (\I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i_reg ) is unused and will be removed from module reg__4166.
WARNING: [Synth 8-3332] Sequential element (\I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count_reg[6] ) is unused and will be removed from module reg__4164.
WARNING: [Synth 8-3332] Sequential element (\I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count_reg[5] ) is unused and will be removed from module reg__4164.
WARNING: [Synth 8-3332] Sequential element (\I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count_reg[4] ) is unused and will be removed from module reg__4164.
WARNING: [Synth 8-3332] Sequential element (\I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count_reg[3] ) is unused and will be removed from module reg__4164.
WARNING: [Synth 8-3332] Sequential element (\I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count_reg[2] ) is unused and will be removed from module reg__4164.
WARNING: [Synth 8-3332] Sequential element (\I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count_reg[1] ) is unused and will be removed from module reg__4164.
WARNING: [Synth 8-3332] Sequential element (\I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count_reg[0] ) is unused and will be removed from module reg__4164.
WARNING: [Synth 8-3332] Sequential element (\I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/gwa.WR_ACK_reg ) is unused and will be removed from module reg__4160.
INFO: [Synth 8-3888] merging register 'ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_stop_request_reg' into 'ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_sready_stop_reg_reg' in module 'partition' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_skid_buf.vhd:209]
WARNING: [Synth 8-3332] Sequential element (\I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[31] ) is unused and will be removed from module reg__4191.
WARNING: [Synth 8-3332] Sequential element (\I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[29] ) is unused and will be removed from module reg__4191.
WARNING: [Synth 8-3332] Sequential element (\I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[28] ) is unused and will be removed from module reg__4191.
WARNING: [Synth 8-3332] Sequential element (\I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[27] ) is unused and will be removed from module reg__4191.
WARNING: [Synth 8-3332] Sequential element (\I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[26] ) is unused and will be removed from module reg__4191.
WARNING: [Synth 8-3332] Sequential element (\I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25] ) is unused and will be removed from module reg__4191.
WARNING: [Synth 8-3332] Sequential element (\I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[24] ) is unused and will be removed from module reg__4191.
WARNING: [Synth 8-3332] Sequential element (\I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[22] ) is unused and will be removed from module reg__4191.
WARNING: [Synth 8-3332] Sequential element (\I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[21] ) is unused and will be removed from module reg__4191.
WARNING: [Synth 8-3332] Sequential element (\I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[20] ) is unused and will be removed from module reg__4191.
WARNING: [Synth 8-3332] Sequential element (\I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[19] ) is unused and will be removed from module reg__4191.
WARNING: [Synth 8-3332] Sequential element (\I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[18] ) is unused and will be removed from module reg__4191.
WARNING: [Synth 8-3332] Sequential element (\I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[17] ) is unused and will be removed from module reg__4191.
WARNING: [Synth 8-3332] Sequential element (\I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[16] ) is unused and will be removed from module reg__4191.
WARNING: [Synth 8-3332] Sequential element (\I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[15] ) is unused and will be removed from module reg__4191.
WARNING: [Synth 8-3332] Sequential element (\I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[14] ) is unused and will be removed from module reg__4191.
WARNING: [Synth 8-3332] Sequential element (\I_ADDR_CNTL/sig_next_cache_reg_reg[3] ) is unused and will be removed from module reg__740.
WARNING: [Synth 8-3332] Sequential element (\I_ADDR_CNTL/sig_next_cache_reg_reg[2] ) is unused and will be removed from module reg__740.
WARNING: [Synth 8-3332] Sequential element (\I_ADDR_CNTL/sig_next_cache_reg_reg[1] ) is unused and will be removed from module reg__740.
WARNING: [Synth 8-3332] Sequential element (\I_ADDR_CNTL/sig_next_cache_reg_reg[0] ) is unused and will be removed from module reg__740.
WARNING: [Synth 8-3332] Sequential element (\I_ADDR_CNTL/sig_next_user_reg_reg[3] ) is unused and will be removed from module reg__741.
WARNING: [Synth 8-3332] Sequential element (\I_ADDR_CNTL/sig_next_user_reg_reg[2] ) is unused and will be removed from module reg__741.
WARNING: [Synth 8-3332] Sequential element (\I_ADDR_CNTL/sig_next_user_reg_reg[1] ) is unused and will be removed from module reg__741.
WARNING: [Synth 8-3332] Sequential element (\I_ADDR_CNTL/sig_next_user_reg_reg[0] ) is unused and will be removed from module reg__741.
INFO: [Synth 8-3888] merging register 'I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg_reg' into 'I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg' in module 'partition' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_fifo.vhd:242]
INFO: [Synth 8-3888] merging register 'I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg2_reg' into 'I_CMD_STATUS/I_CMD_FIFO/sig_init_reg2_reg' in module 'partition' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_fifo.vhd:243]
WARNING: [Synth 8-3332] Sequential element (\I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[31] ) is unused and will be removed from module axi_datamover_s2mm_full_wrap.
WARNING: [Synth 8-3332] Sequential element (\I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[29] ) is unused and will be removed from module axi_datamover_s2mm_full_wrap.
WARNING: [Synth 8-3332] Sequential element (\I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[28] ) is unused and will be removed from module axi_datamover_s2mm_full_wrap.
WARNING: [Synth 8-3332] Sequential element (\I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[27] ) is unused and will be removed from module axi_datamover_s2mm_full_wrap.
WARNING: [Synth 8-3332] Sequential element (\I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[26] ) is unused and will be removed from module axi_datamover_s2mm_full_wrap.
WARNING: [Synth 8-3332] Sequential element (\I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25] ) is unused and will be removed from module axi_datamover_s2mm_full_wrap.
WARNING: [Synth 8-3332] Sequential element (\I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[24] ) is unused and will be removed from module axi_datamover_s2mm_full_wrap.
WARNING: [Synth 8-3332] Sequential element (\I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[22] ) is unused and will be removed from module axi_datamover_s2mm_full_wrap.
WARNING: [Synth 8-3332] Sequential element (\I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[21] ) is unused and will be removed from module axi_datamover_s2mm_full_wrap.
WARNING: [Synth 8-3332] Sequential element (\I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[20] ) is unused and will be removed from module axi_datamover_s2mm_full_wrap.
WARNING: [Synth 8-3332] Sequential element (\I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[19] ) is unused and will be removed from module axi_datamover_s2mm_full_wrap.
WARNING: [Synth 8-3332] Sequential element (\I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[18] ) is unused and will be removed from module axi_datamover_s2mm_full_wrap.
WARNING: [Synth 8-3332] Sequential element (\I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[17] ) is unused and will be removed from module axi_datamover_s2mm_full_wrap.
WARNING: [Synth 8-3332] Sequential element (\I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[16] ) is unused and will be removed from module axi_datamover_s2mm_full_wrap.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_limit to change the current settings.
INFO: [Synth 8-3888] merging register 'GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg_reg' into 'GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg' in module 'partition' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_04_a/hdl/src/vhdl/axi_sg_fifo.vhd:213]
INFO: [Synth 8-3888] merging register 'GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg2_reg' into 'GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg2_reg' in module 'partition' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_04_a/hdl/src/vhdl/axi_sg_fifo.vhd:214]
INFO: [Synth 8-3888] merging register 'GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg_reg' into 'GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg' in module 'partition' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_04_a/hdl/src/vhdl/axi_sg_fifo.vhd:213]
INFO: [Synth 8-3888] merging register 'GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg2_reg' into 'GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg2_reg' in module 'partition' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_04_a/hdl/src/vhdl/axi_sg_fifo.vhd:214]
INFO: [Synth 8-3888] merging register 'GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg' into 'GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg' in module 'partition' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_04_a/hdl/src/vhdl/axi_sg_fifo.vhd:213]
INFO: [Synth 8-3888] merging register 'GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg2_reg' into 'GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg2_reg' in module 'partition' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_04_a/hdl/src/vhdl/axi_sg_fifo.vhd:214]
INFO: [Synth 8-3888] merging register 'GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_init_reg_reg' into 'GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg' in module 'partition' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_04_a/hdl/src/vhdl/axi_sg_fifo.vhd:213]
INFO: [Synth 8-3888] merging register 'GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_init_reg2_reg' into 'GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg2_reg' in module 'partition' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_04_a/hdl/src/vhdl/axi_sg_fifo.vhd:214]
INFO: [Synth 8-3888] merging register 'GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_halt_reg_reg' into 'GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/sig_halt_reg_reg' in module 'partition' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_04_a/hdl/src/vhdl/axi_sg_wrdata_cntl.vhd:704]
INFO: [Synth 8-3888] merging register 'GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_halt_reg_dly1_reg' into 'GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/sig_halt_reg_dly1_reg' in module 'partition' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_04_a/hdl/src/vhdl/axi_sg_wrdata_cntl.vhd:2136]
INFO: [Synth 8-3888] merging register 'GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_halt_reg_dly2_reg' into 'GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/sig_halt_reg_dly2_reg' in module 'partition' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_04_a/hdl/src/vhdl/axi_sg_wrdata_cntl.vhd:2080]
INFO: [Synth 8-3888] merging register 'GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_halt_reg_dly3_reg' into 'GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/sig_halt_reg_dly3_reg' in module 'partition' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_04_a/hdl/src/vhdl/axi_sg_wrdata_cntl.vhd:2054]
INFO: [Synth 8-3888] merging register 'GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_next_cmd_cmplt_reg_reg' into 'GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_next_eof_reg_reg' in module 'partition' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_sg_v4_04_a/hdl/src/vhdl/axi_sg_wrdata_cntl.vhd:1681]
INFO: [Synth 8-3888] merging register 'I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/soft_reset_d1_reg' into 'I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/soft_reset_d1_reg' in module 'partition' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_0/hdl/src/vhdl/axi_dma_reset.vhd:254]
INFO: [Synth 8-3888] merging register 'I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.mm2s_pending_ptr_updt_reg' into 'I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/updt_data_reg' in module 'partition' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_dma_v7_0/hdl/src/vhdl/axi_dma_mm2s_sg_if.vhd:914]
INFO: [Synth 8-3888] merging register 'I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg_reg' into 'I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg' in module 'partition' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_fifo.vhd:242]
INFO: [Synth 8-3888] merging register 'I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg2_reg' into 'I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg2_reg' in module 'partition' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_fifo.vhd:243]
INFO: [Synth 8-3888] merging register 'I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg' into 'I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg_reg' in module 'partition' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_fifo.vhd:242]
INFO: [Synth 8-3888] merging register 'I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_rd_xfer_cmplt_reg' into 'I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_last_mmap_dbeat_reg_reg' in module 'partition' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_rddata_cntl.vhd:710]
INFO: [Synth 8-3888] merging register 'I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_reg_reg' into 'I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg_reg' in module 'partition' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_fifo.vhd:242]
INFO: [Synth 8-3888] merging register 'I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_reset_reg_reg' into 'I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg_reg' in module 'partition' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_skid_buf.vhd:214]
INFO: [Synth 8-3888] merging register 'I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_stop_request_reg' into 'I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_sready_stop_reg_reg' in module 'partition' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_skid_buf.vhd:209]
INFO: [Synth 8-3888] merging register 'I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_reg2_reg' into 'I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg2_reg' in module 'partition' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/axi_dma_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_fifo.vhd:243]
WARNING: [Synth 8-115] binding instance 'i_15' in module 'partition' to reference 'logic__4265' which has no pins
INFO: [Synth 8-3888] merging register 'ieee_registers_i/common_reg_block/reg_1_8_10/re_prev_reg' into 'ieee_registers_i/common_reg_block/reg_1_8_11/re_prev_reg' in module 'partition' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_g_register.v:148]
INFO: [Synth 8-3888] merging register 'ieee_registers_i/common_reg_block/reg_3_8_10/re_prev_reg' into 'ieee_registers_i/common_reg_block/reg_3_8_11/re_prev_reg' in module 'partition' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_g_register.v:148]
INFO: [Synth 8-3888] merging register 'ieee_registers_i/common_reg_block/reg_3_33_14/re_prev_reg' into 'ieee_registers_i/common_reg_block/reg_3_33_15/re_prev_reg' in module 'partition' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_g_register.v:148]
INFO: [Synth 8-3888] merging register 'ieee_registers_i/common_reg_block/reg_3_33_13_8/re_prev_reg' into 'ieee_registers_i/common_reg_block/reg_3_33_15/re_prev_reg' in module 'partition' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_g_register.v:148]
INFO: [Synth 8-3888] merging register 'ieee_registers_i/common_reg_block/reg_3_33_7_0/re_prev_reg' into 'ieee_registers_i/common_reg_block/reg_3_33_15/re_prev_reg' in module 'partition' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_g_register.v:148]
WARNING: [Synth 8-3936] Found unconnected internal register 'drp_ipif_i/ipif_addr_dclk_reg' and it is trimmed from '16' to '9' bits. [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v3_0/ten_gig_eth_pcs_pma_v3_0_drp_ipif.v:195]
INFO: [Synth 8-3888] merging register 'ifg_control_inst/axi_eof_reg_reg' into 'state_inst/axi_eof_d1_reg' in module 'partition' [/root/NetFPGA-10G-VC709/projects/vc709_reference_nic/vc709_reference_nic.srcs/sources_1/ip/ten_gig_eth_mac_ip/ten_gig_eth_mac_v12_0/tx/tx_ifg_control.vhd:407]
WARNING: [Synth 8-3917] design vc709_reference_nic has port sfp_tx_disable[3] driven by constant 0
WARNING: [Synth 8-3917] design vc709_reference_nic has port sfp_tx_disable[2] driven by constant 0
WARNING: [Synth 8-3917] design vc709_reference_nic has port sfp_tx_disable[1] driven by constant 0
WARNING: [Synth 8-3917] design vc709_reference_nic has port sfp_tx_disable[0] driven by constant 0
WARNING: [Synth 8-3331] design vc709_reference_nic has unconnected port button_east
WARNING: [Synth 8-3331] design vc709_reference_nic has unconnected port emcclk
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:14:22 ; elapsed = 00:14:25 . Memory (MB): peak = 1758.914 ; gain = 1644.441
---------------------------------------------------------------------------------

INFO: [Synth 8-3967] The signal GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg was recognized as a RAM template but could not be mapped onto a dedicated block RAM for the following reason(s): The *asynchronous read* does not match a dedicated block HDL RAM template.

---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_2/\pcie_app_7vx_i/PIO_i/PIO_EP/EP_TX/tkeep_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/\pcie_app_7vx_i/PIO_i/PIO_EP/EP_TX/tkeep_q_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/\pcie_app_7vx_i/PIO_i/PIO_EP/EP_TX/tkeep_q_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/\pcie_app_7vx_i/PIO_i/PIO_EP/EP_TX/tkeep_q_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/\pcie_app_7vx_i/PIO_i/PIO_EP/EP_TX/tkeep_q_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/\pcie_app_7vx_i/PIO_i/PIO_EP/EP_RX/pio_rx_sm_256.data_start_loc_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/\pcie_app_7vx_i/PIO_i/PIO_EP/EP_RX/pio_rx_sm_256.state_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/\pcie_app_7vx_i/PIO_i/PIO_EP/EP_INTR_CTRL/cfg_interrupt_msix_data_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/\pcie_app_7vx_i/PIO_i/PIO_EP/EP_INTR_CTRL/cfg_interrupt_msi_int_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/\pcie_app_7vx_i/PIO_i/PIO_EP/EP_INTR_CTRL/cfg_interrupt_int_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/\pcie_app_7vx_i/PIO_i/PIO_EP/EP_TX/cfg_msg_transmit_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_2/\pcie_app_7vx_i/PIO_i/PIO_EP/EP_RX/pio_rx_sm_256.pcie_cq_np_req_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/\pcie_app_7vx_i/PIO_i/PIO_EP/EP_TX/s_axis_cc_tdata_reg[95] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/\pcie_app_7vx_i/PIO_i/PIO_EP/EP_TX/s_axis_rq_tdata_reg[255] )
