// Seed: 526877861
module module_0 (
    output wor id_0,
    input uwire id_1,
    input tri1 id_2,
    output tri id_3,
    input uwire id_4,
    input supply0 id_5
);
  assign id_0 = id_1;
  assign module_1.id_21 = 0;
  assign id_3 = id_1;
  logic id_7;
  assign id_0 = id_7;
endmodule
module module_1 (
    output tri1 id_0,
    input tri id_1,
    output supply1 id_2,
    input tri1 id_3,
    input wor id_4,
    input tri0 id_5,
    input uwire id_6,
    output wor id_7,
    input wand id_8,
    output supply1 id_9,
    output supply0 id_10,
    output tri0 id_11
    , id_20,
    input supply1 id_12,
    input wire id_13,
    input supply1 id_14,
    input tri1 id_15,
    output wor id_16,
    input wor id_17,
    input supply1 id_18
);
  always disable id_21;
  module_0 modCall_1 (
      id_0,
      id_15,
      id_14,
      id_2,
      id_3,
      id_3
  );
  initial begin : LABEL_0
    id_21 <= 1;
  end
  assign id_16 = id_1 ^ id_14#(.id_6(1));
  parameter id_22 = 1;
endmodule
