$date
	Fri Dec 31 14:13:34 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test_tb $end
$scope module test $end
$var wire 1 ! clk $end
$var wire 1 " stall $end
$var reg 32 # counter [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 #
0"
0!
$end
#10
b1 #
1!
#20
0!
#30
b10 #
1!
#40
0!
#50
b11 #
1!
#60
0!
#70
b100 #
1!
#80
0!
#90
b101 #
1!
#100
0!
#110
b110 #
1!
#120
0!
#130
1"
1!
#140
0!
#150
0"
1!
#160
0!
#170
b111 #
1!
#180
0!
#190
b1000 #
1!
#200
0!
#210
b1001 #
1!
#220
0!
#230
b1010 #
1!
#240
0!
#250
b1011 #
1!
#260
0!
#270
b1100 #
1!
#280
0!
#290
b1101 #
1!
#300
0!
#310
b1110 #
1!
#320
0!
#330
b1111 #
1!
#340
0!
#350
b10000 #
1!
#360
0!
#370
b10001 #
1!
#380
0!
#390
b10010 #
1!
#400
0!
#410
b10011 #
1!
#420
0!
#430
b10100 #
1!
#440
0!
#450
b10101 #
1!
#460
0!
#470
b10110 #
1!
#480
0!
#490
b10111 #
1!
#500
0!
#510
b11000 #
1!
#520
0!
#530
b11001 #
1!
#540
0!
#550
b11010 #
1!
#560
0!
#570
b11011 #
1!
#580
0!
#590
b11100 #
1!
#600
0!
#610
b11101 #
1!
#620
0!
#630
b11110 #
1!
#640
0!
#650
b11111 #
1!
#660
0!
#670
b100000 #
1!
#680
0!
#690
b100001 #
1!
#700
0!
#710
b100010 #
1!
#720
0!
#730
b100011 #
1!
#740
0!
#750
b100100 #
1!
#760
0!
#770
b100101 #
1!
#780
0!
#790
b100110 #
1!
#800
0!
#810
b100111 #
1!
#820
0!
#830
b101000 #
1!
#840
0!
#850
b101001 #
1!
#860
0!
#870
b101010 #
1!
#880
0!
#890
b101011 #
1!
#900
0!
#910
b101100 #
1!
#920
0!
#930
b101101 #
1!
#940
0!
#950
b101110 #
1!
#960
0!
#970
b101111 #
1!
#980
0!
#990
b110000 #
1!
#1000
0!
