// Seed: 4229161489
`timescale 1 ps / 1 ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output id_4;
  input id_3;
  inout id_2;
  inout id_1;
  initial begin
    id_4 <= (1'b0);
    id_2 <= 1;
    id_1 = id_2;
  end
endmodule
