# *** Summary *********************************************
#     qrun: Errors:   0, Warnings:   0
#     vlog: Errors:   0, Warnings:   0
#     vopt: Errors:   0, Warnings:   3
#   Totals: Errors:   0, Warnings:   3
# vsim -L work -L pmi_work -L ovi_ice40up -lib qrun.out/work -wlf vsim.wlf -gui -do "view wave" -do "add wave /*" -do "run -all" -statslog qrun.out/stats_log qrun_opt -suppress vsim-7033,vsim-8630,3009,3389 -appendlog -l qrun.log 
# Start time: 19:34:50 on Nov 17,2025
# Loading sv_std.std
# Loading work.i2s_rx_tb(fast)
# Loading work.I2Srx(fast)
# view wave
# .main_pane.wave.interior.cs.body.pw.wf
# add wave /*
# run -all
# Starting testbench...
# Reset complete. Starting test cases...
# Test 1 FAILED: Expected L=0xdead, R=0xbeef. Got L=0x0000, R=0x0000
# Test 2 FAILED: Expected L=0x1234, R=0x5678. Got L=0x0000, R=0x0000
# All test cases complete. Finishing simulation.
# ** Note: $finish    : C:/Users/roman/Documents/GitHub/E155Project/FPGA/Testbench/I2Srx_tb.sv(102)
#    Time: 225 ns  Iteration: 0  Instance: /i2s_rx_tb
# 1
# Break in Module i2s_rx_tb at C:/Users/roman/Documents/GitHub/E155Project/FPGA/Testbench/I2Srx_tb.sv line 102
add wave -position end  sim:/i2s_rx_tb/dut/WIDTH
add wave -position end  sim:/i2s_rx_tb/dut/sclk
add wave -position end  sim:/i2s_rx_tb/dut/rst
add wave -position end  sim:/i2s_rx_tb/dut/ws
add wave -position end  sim:/i2s_rx_tb/dut/sdata
add wave -position end  sim:/i2s_rx_tb/dut/left_chan
add wave -position end  sim:/i2s_rx_tb/dut/right_chan
add wave -position end  sim:/i2s_rx_tb/dut/left
add wave -position end  sim:/i2s_rx_tb/dut/right
add wave -position end  sim:/i2s_rx_tb/dut/ws_r
add wave -position end  sim:/i2s_rx_tb/dut/ws_nedge
add wave -position end  sim:/i2s_rx_tb/dut/ws_pedge
restart -f
# Loading work.i2s_rx_tb(fast)
# Loading work.I2Srx(fast)
run -all
# Starting testbench...
# Reset complete. Starting test cases...
# Test 1 FAILED: Expected L=0xdead, R=0xbeef. Got L=0x0000, R=0x0000
# Test 2 FAILED: Expected L=0x1234, R=0x5678. Got L=0x0000, R=0x0000
# All test cases complete. Finishing simulation.
# ** Note: $finish    : C:/Users/roman/Documents/GitHub/E155Project/FPGA/Testbench/I2Srx_tb.sv(102)
#    Time: 225 ns  Iteration: 0  Instance: /i2s_rx_tb
# End time: 19:36:27 on Nov 17,2025, Elapsed time: 0:01:37
# Errors: 0, Warnings: 0
# *** Summary *********************************************
#     qrun: Errors:   0, Warnings:   0
#     vlog: Errors:   0, Warnings:   0
#     vopt: Errors:   0, Warnings:   3
#   Totals: Errors:   0, Warnings:   3
# vsim -L work -L pmi_work -L ovi_ice40up -lib qrun.out/work -wlf vsim.wlf -gui -do "view wave" -do "add wave /*" -do "run -all" -statslog qrun.out/stats_log qrun_opt -suppress vsim-7033,vsim-8630,3009,3389 -appendlog -l qrun.log 
# Start time: 19:37:13 on Nov 17,2025
# Loading sv_std.std
# Loading work.i2s_rx_tb(fast)
# Loading work.I2Srx(fast)
# view wave
# .main_pane.wave.interior.cs.body.pw.wf
# add wave /*
# run -all
# Starting testbench...
# Reset complete. Starting test cases...
# Test 1 FAILED: Expected L=0xdead, R=0xbeef. Got L=0x0000, R=0x0000
# Test 2 FAILED: Expected L=0x1234, R=0x5678. Got L=0x0000, R=0x0000
# All test cases complete. Finishing simulation.
# ** Note: $stop    : C:/Users/roman/Documents/GitHub/E155Project/FPGA/Testbench/I2Srx_tb.sv(102)
#    Time: 225 ns  Iteration: 0  Instance: /i2s_rx_tb
# Break in Module i2s_rx_tb at C:/Users/roman/Documents/GitHub/E155Project/FPGA/Testbench/I2Srx_tb.sv line 102
add wave -position end  sim:/i2s_rx_tb/dut/WIDTH
add wave -position end  sim:/i2s_rx_tb/dut/sclk
add wave -position end  sim:/i2s_rx_tb/dut/rst
add wave -position end  sim:/i2s_rx_tb/dut/ws
add wave -position end  sim:/i2s_rx_tb/dut/sdata
add wave -position end  sim:/i2s_rx_tb/dut/left_chan
add wave -position end  sim:/i2s_rx_tb/dut/right_chan
add wave -position end  sim:/i2s_rx_tb/dut/left
add wave -position end  sim:/i2s_rx_tb/dut/right
add wave -position end  sim:/i2s_rx_tb/dut/ws_r
add wave -position end  sim:/i2s_rx_tb/dut/ws_nedge
add wave -position end  sim:/i2s_rx_tb/dut/ws_pedge
restart -f
# Loading work.i2s_rx_tb(fast)
# Loading work.I2Srx(fast)
run -all
# Starting testbench...
# Reset complete. Starting test cases...
# Test 1 FAILED: Expected L=0xdead, R=0xbeef. Got L=0x0000, R=0x0000
# Test 2 FAILED: Expected L=0x1234, R=0x5678. Got L=0x0000, R=0x0000
# All test cases complete. Finishing simulation.
# ** Note: $stop    : C:/Users/roman/Documents/GitHub/E155Project/FPGA/Testbench/I2Srx_tb.sv(102)
#    Time: 225 ns  Iteration: 0  Instance: /i2s_rx_tb
# Break in Module i2s_rx_tb at C:/Users/roman/Documents/GitHub/E155Project/FPGA/Testbench/I2Srx_tb.sv line 102
# End time: 19:46:00 on Nov 17,2025, Elapsed time: 0:08:47
# Errors: 0, Warnings: 0
# *** Summary *********************************************
#     qrun: Errors:   0, Warnings:   0
#     vlog: Errors:   0, Warnings:   0
#     vopt: Errors:   0, Warnings:   3
#   Totals: Errors:   0, Warnings:   3
# vsim -L work -L pmi_work -L ovi_ice40up -lib qrun.out/work -wlf vsim.wlf -gui -do "view wave" -do "add wave /*" -do "run -all" -statslog qrun.out/stats_log qrun_opt -suppress vsim-7033,vsim-8630,3009,3389 -appendlog -l qrun.log 
# Start time: 19:46:31 on Nov 17,2025
# Loading sv_std.std
# Loading work.i2s_rx_tb(fast)
# Loading work.I2Srx(fast)
# view wave
# .main_pane.wave.interior.cs.body.pw.wf
# add wave /*
# run -all
# Starting testbench...
# Reset complete. Starting test cases...
# Test 1 FAILED: Expected L=0xdead, R=0xbeef. Got L=0x0000, R=0x0000
# Test 2 FAILED: Expected L=0x1234, R=0x5678. Got L=0x0000, R=0x0000
# All test cases complete. Finishing simulation.
# ** Note: $stop    : C:/Users/roman/Documents/GitHub/E155Project/FPGA/Testbench/I2Srx_tb.sv(102)
#    Time: 405 ns  Iteration: 0  Instance: /i2s_rx_tb
# Break in Module i2s_rx_tb at C:/Users/roman/Documents/GitHub/E155Project/FPGA/Testbench/I2Srx_tb.sv line 102
add wave -position end  sim:/i2s_rx_tb/dut/WIDTH
add wave -position end  sim:/i2s_rx_tb/dut/sclk
add wave -position end  sim:/i2s_rx_tb/dut/rst
add wave -position end  sim:/i2s_rx_tb/dut/ws
add wave -position end  sim:/i2s_rx_tb/dut/sdata
add wave -position end  sim:/i2s_rx_tb/dut/left_chan
add wave -position end  sim:/i2s_rx_tb/dut/right_chan
add wave -position end  sim:/i2s_rx_tb/dut/left
add wave -position end  sim:/i2s_rx_tb/dut/right
add wave -position end  sim:/i2s_rx_tb/dut/ws_r
add wave -position end  sim:/i2s_rx_tb/dut/ws_nedge
add wave -position end  sim:/i2s_rx_tb/dut/ws_pedge
restart -f
# Loading work.i2s_rx_tb(fast)
# Loading work.I2Srx(fast)
run -all
# Starting testbench...
# Reset complete. Starting test cases...
# Test 1 FAILED: Expected L=0xdead, R=0xbeef. Got L=0x0000, R=0x0000
# Test 2 FAILED: Expected L=0x1234, R=0x5678. Got L=0x0000, R=0x0000
# All test cases complete. Finishing simulation.
# ** Note: $stop    : C:/Users/roman/Documents/GitHub/E155Project/FPGA/Testbench/I2Srx_tb.sv(102)
#    Time: 405 ns  Iteration: 0  Instance: /i2s_rx_tb
# Break in Module i2s_rx_tb at C:/Users/roman/Documents/GitHub/E155Project/FPGA/Testbench/I2Srx_tb.sv line 102
# End time: 19:50:37 on Nov 17,2025, Elapsed time: 0:04:06
# Errors: 0, Warnings: 0
# *** Summary *********************************************
#     qrun: Errors:   0, Warnings:   0
#     vlog: Errors:   0, Warnings:   0
#     vopt: Errors:   0, Warnings:   3
#   Totals: Errors:   0, Warnings:   3
# vsim -L work -L pmi_work -L ovi_ice40up -lib qrun.out/work -wlf vsim.wlf -gui -do "view wave" -do "add wave /*" -do "run -all" -statslog qrun.out/stats_log qrun_opt -suppress vsim-7033,vsim-8630,3009,3389 -appendlog -l qrun.log 
# Start time: 19:54:29 on Nov 17,2025
# Loading sv_std.std
# Loading work.i2s_rx_tb(fast)
# Loading work.I2Srx(fast)
# view wave
# .main_pane.wave.interior.cs.body.pw.wf
# add wave /*
# run -all
# Starting testbench...
# Reset complete. Starting test cases...
# Test 1 FAILED: Expected L=0xdead, R=0xbeef. Got L=0xbd5b, R=0x7ddf
# Test 2 FAILED: Expected L=0x1234, R=0x5678. Got L=0x2468, R=0xacf0
# All test cases complete. Finishing simulation.
# ** Note: $stop    : C:/Users/roman/Documents/GitHub/E155Project/FPGA/Testbench/I2Srx_tb.sv(138)
#    Time: 1135 ns  Iteration: 0  Instance: /i2s_rx_tb
# Break in Module i2s_rx_tb at C:/Users/roman/Documents/GitHub/E155Project/FPGA/Testbench/I2Srx_tb.sv line 138
add wave -position end  sim:/i2s_rx_tb/dut/WIDTH
add wave -position end  sim:/i2s_rx_tb/dut/sclk
add wave -position end  sim:/i2s_rx_tb/dut/rst
add wave -position end  sim:/i2s_rx_tb/dut/ws
add wave -position end  sim:/i2s_rx_tb/dut/sdata
add wave -position end  sim:/i2s_rx_tb/dut/left_chan
add wave -position end  sim:/i2s_rx_tb/dut/right_chan
add wave -position end  sim:/i2s_rx_tb/dut/left
add wave -position end  sim:/i2s_rx_tb/dut/right
add wave -position end  sim:/i2s_rx_tb/dut/ws_r
add wave -position end  sim:/i2s_rx_tb/dut/ws_nedge
add wave -position end  sim:/i2s_rx_tb/dut/ws_pedge
restart -f
# Loading work.i2s_rx_tb(fast)
# Loading work.I2Srx(fast)
run -all
# Starting testbench...
# Reset complete. Starting test cases...
# Test 1 FAILED: Expected L=0xdead, R=0xbeef. Got L=0xbd5b, R=0x7ddf
# Test 2 FAILED: Expected L=0x1234, R=0x5678. Got L=0x2468, R=0xacf0
# All test cases complete. Finishing simulation.
# ** Note: $stop    : C:/Users/roman/Documents/GitHub/E155Project/FPGA/Testbench/I2Srx_tb.sv(138)
#    Time: 1135 ns  Iteration: 0  Instance: /i2s_rx_tb
# Break in Module i2s_rx_tb at C:/Users/roman/Documents/GitHub/E155Project/FPGA/Testbench/I2Srx_tb.sv line 138
# End time: 20:54:02 on Nov 17,2025, Elapsed time: 0:59:33
# Errors: 0, Warnings: 0
# *** Summary *********************************************
#     qrun: Errors:   0, Warnings:   0
#     vlog: Errors:   0, Warnings:   0
#     vopt: Errors:   0, Warnings:   3
#   Totals: Errors:   0, Warnings:   3
# vsim -L work -L pmi_work -L ovi_ice40up -lib qrun.out/work -wlf vsim.wlf -gui -do "view wave" -do "add wave /*" -do "run -all" -statslog qrun.out/stats_log qrun_opt -suppress vsim-7033,vsim-8630,3009,3389 -appendlog -l qrun.log 
# Start time: 20:56:27 on Nov 17,2025
# Loading sv_std.std
# Loading work.i2s_rx_tb(fast)
# Loading work.I2Srx(fast)
# view wave
# .main_pane.wave.interior.cs.body.pw.wf
# add wave /*
# run -all
# Starting testbench...
# Reset complete. Starting test cases...
# Test 1 FAILED: Expected L=0xdead, R=0xbeef. Got L=0xbd5b, R=0x7dde
# Test 2 FAILED: Expected L=0x1234, R=0x5678. Got L=0x2468, R=0xacf0
# All test cases complete. Finishing simulation.
# ** Note: $stop    : C:/Users/roman/Documents/GitHub/E155Project/FPGA/Testbench/I2Srx_tb.sv(138)
#    Time: 1090 ns  Iteration: 0  Instance: /i2s_rx_tb
# Break in Module i2s_rx_tb at C:/Users/roman/Documents/GitHub/E155Project/FPGA/Testbench/I2Srx_tb.sv line 138
add wave -position end  sim:/i2s_rx_tb/dut/WIDTH
add wave -position end  sim:/i2s_rx_tb/dut/sclk
add wave -position end  sim:/i2s_rx_tb/dut/rst
add wave -position end  sim:/i2s_rx_tb/dut/ws
add wave -position end  sim:/i2s_rx_tb/dut/sdata
add wave -position end  sim:/i2s_rx_tb/dut/left_chan
add wave -position end  sim:/i2s_rx_tb/dut/right_chan
add wave -position end  sim:/i2s_rx_tb/dut/left
add wave -position end  sim:/i2s_rx_tb/dut/right
add wave -position end  sim:/i2s_rx_tb/dut/ws_r
add wave -position end  sim:/i2s_rx_tb/dut/ws_nedge
add wave -position end  sim:/i2s_rx_tb/dut/ws_pedge
restart -f
# Loading work.i2s_rx_tb(fast)
# Loading work.I2Srx(fast)
run -all
# Starting testbench...
# Reset complete. Starting test cases...
# Test 1 FAILED: Expected L=0xdead, R=0xbeef. Got L=0xbd5b, R=0x7dde
# Test 2 FAILED: Expected L=0x1234, R=0x5678. Got L=0x2468, R=0xacf0
# All test cases complete. Finishing simulation.
# ** Note: $stop    : C:/Users/roman/Documents/GitHub/E155Project/FPGA/Testbench/I2Srx_tb.sv(138)
#    Time: 1090 ns  Iteration: 0  Instance: /i2s_rx_tb
# Break in Module i2s_rx_tb at C:/Users/roman/Documents/GitHub/E155Project/FPGA/Testbench/I2Srx_tb.sv line 138
# End time: 20:58:31 on Nov 17,2025, Elapsed time: 0:02:04
# Errors: 0, Warnings: 0
# *** Summary *********************************************
#     qrun: Errors:   0, Warnings:   0
#     vlog: Errors:   0, Warnings:   0
#     vopt: Errors:   0, Warnings:   3
#   Totals: Errors:   0, Warnings:   3
# vsim -L work -L pmi_work -L ovi_ice40up -lib qrun.out/work -wlf vsim.wlf -gui -do "view wave" -do "add wave /*" -do "run -all" -statslog qrun.out/stats_log qrun_opt -suppress vsim-7033,vsim-8630,3009,3389 -appendlog -l qrun.log 
# Start time: 20:59:03 on Nov 17,2025
# Loading sv_std.std
# Loading work.i2s_rx_tb(fast)
# Loading work.I2Srx(fast)
# view wave
# .main_pane.wave.interior.cs.body.pw.wf
# add wave /*
# run -all
# Starting testbench...
# Reset complete. Starting test cases...
# Test 1 FAILED: Expected L=0xdead, R=0xbeef. Got L=0xbd5b, R=0x7dde
# Test 2 FAILED: Expected L=0x1234, R=0x5678. Got L=0x2468, R=0xacf0
# All test cases complete. Finishing simulation.
# ** Note: $stop    : C:/Users/roman/Documents/GitHub/E155Project/FPGA/Testbench/I2Srx_tb.sv(140)
#    Time: 1090 ns  Iteration: 0  Instance: /i2s_rx_tb
# Break in Module i2s_rx_tb at C:/Users/roman/Documents/GitHub/E155Project/FPGA/Testbench/I2Srx_tb.sv line 140
add wave -position end  sim:/i2s_rx_tb/dut/WIDTH
add wave -position end  sim:/i2s_rx_tb/dut/sclk
add wave -position end  sim:/i2s_rx_tb/dut/rst
add wave -position end  sim:/i2s_rx_tb/dut/ws
add wave -position end  sim:/i2s_rx_tb/dut/sdata
add wave -position end  sim:/i2s_rx_tb/dut/left_chan
add wave -position end  sim:/i2s_rx_tb/dut/right_chan
add wave -position end  sim:/i2s_rx_tb/dut/left
add wave -position end  sim:/i2s_rx_tb/dut/right
add wave -position end  sim:/i2s_rx_tb/dut/ws_r
add wave -position end  sim:/i2s_rx_tb/dut/ws_nedge
add wave -position end  sim:/i2s_rx_tb/dut/ws_pedge
restart -f
# Loading work.i2s_rx_tb(fast)
# Loading work.I2Srx(fast)
run -all
# Starting testbench...
# Reset complete. Starting test cases...
# Test 1 FAILED: Expected L=0xdead, R=0xbeef. Got L=0xbd5b, R=0x7dde
# Test 2 FAILED: Expected L=0x1234, R=0x5678. Got L=0x2468, R=0xacf0
# All test cases complete. Finishing simulation.
# ** Note: $stop    : C:/Users/roman/Documents/GitHub/E155Project/FPGA/Testbench/I2Srx_tb.sv(140)
#    Time: 1090 ns  Iteration: 0  Instance: /i2s_rx_tb
# Break in Module i2s_rx_tb at C:/Users/roman/Documents/GitHub/E155Project/FPGA/Testbench/I2Srx_tb.sv line 140
# End time: 21:10:26 on Nov 17,2025, Elapsed time: 0:11:23
# Errors: 0, Warnings: 0
# *** Summary *********************************************
#     qrun: Errors:   0, Warnings:   0
#     vlog: Errors:   0, Warnings:   0
#     vopt: Errors:   0, Warnings:   3
#   Totals: Errors:   0, Warnings:   3
# vsim -L work -L pmi_work -L ovi_ice40up -lib qrun.out/work -wlf vsim.wlf -gui -do "view wave" -do "add wave /*" -do "run -all" -statslog qrun.out/stats_log qrun_opt -suppress vsim-7033,vsim-8630,3009,3389 -appendlog -l qrun.log 
# Start time: 21:10:58 on Nov 17,2025
# Loading sv_std.std
# Loading work.i2s_rx_tb(fast)
# Loading work.I2Srx(fast)
# view wave
# .main_pane.wave.interior.cs.body.pw.wf
# add wave /*
# run -all
# Starting testbench...
# Reset complete. Starting test cases...
# Test 1 FAILED: Expected L=0xdead, R=0xbeef. Got L=0x7ab7, R=0xfbbe
# Test 2 FAILED: Expected L=0x1234, R=0x5678. Got L=0x48d0, R=0x59e0
# All test cases complete. Finishing simulation.
# ** Note: $stop    : C:/Users/roman/Documents/GitHub/E155Project/FPGA/Testbench/I2Srx_tb.sv(138)
#    Time: 1090 ns  Iteration: 0  Instance: /i2s_rx_tb
# Break in Module i2s_rx_tb at C:/Users/roman/Documents/GitHub/E155Project/FPGA/Testbench/I2Srx_tb.sv line 138
add wave -position end  sim:/i2s_rx_tb/dut/WIDTH
add wave -position end  sim:/i2s_rx_tb/dut/sclk
add wave -position end  sim:/i2s_rx_tb/dut/rst
add wave -position end  sim:/i2s_rx_tb/dut/ws
add wave -position end  sim:/i2s_rx_tb/dut/sdata
add wave -position end  sim:/i2s_rx_tb/dut/left_chan
add wave -position end  sim:/i2s_rx_tb/dut/right_chan
add wave -position end  sim:/i2s_rx_tb/dut/left
add wave -position end  sim:/i2s_rx_tb/dut/right
add wave -position end  sim:/i2s_rx_tb/dut/ws_r
add wave -position end  sim:/i2s_rx_tb/dut/ws_nedge
add wave -position end  sim:/i2s_rx_tb/dut/ws_pedge
restart -f
# Loading work.i2s_rx_tb(fast)
# Loading work.I2Srx(fast)
run -all
# Starting testbench...
# Reset complete. Starting test cases...
# Test 1 FAILED: Expected L=0xdead, R=0xbeef. Got L=0x7ab7, R=0xfbbe
# Test 2 FAILED: Expected L=0x1234, R=0x5678. Got L=0x48d0, R=0x59e0
# All test cases complete. Finishing simulation.
# ** Note: $stop    : C:/Users/roman/Documents/GitHub/E155Project/FPGA/Testbench/I2Srx_tb.sv(138)
#    Time: 1090 ns  Iteration: 0  Instance: /i2s_rx_tb
# Break in Module i2s_rx_tb at C:/Users/roman/Documents/GitHub/E155Project/FPGA/Testbench/I2Srx_tb.sv line 138
# Causality operation skipped due to absence of debug database file
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# End time: 21:33:47 on Nov 17,2025, Elapsed time: 0:22:49
# Errors: 0, Warnings: 0
# *** Summary *********************************************
#     qrun: Errors:   0, Warnings:   0
#     vlog: Errors:   0, Warnings:   0
#     vopt: Errors:   0, Warnings:   3
#   Totals: Errors:   0, Warnings:   3
# vsim -L work -L pmi_work -L ovi_ice40up -lib qrun.out/work -wlf vsim.wlf -gui -do "view wave" -do "add wave /*" -do "run -all" -statslog qrun.out/stats_log qrun_opt -suppress vsim-7033,vsim-8630,3009,3389 -appendlog -l qrun.log 
# Start time: 21:34:25 on Nov 17,2025
# Loading sv_std.std
# Loading work.i2s_rx_tb(fast)
# Loading work.I2Srx(fast)
# view wave
# .main_pane.wave.interior.cs.body.pw.wf
# add wave /*
# run -all
# Starting testbench...
# Reset complete. Starting test cases...
# Test 1 FAILED: Expected L=0xdead, R=0xbeef. Got L=0x7ab7, R=0xfbbe
# Test 2 FAILED: Expected L=0x1234, R=0x5678. Got L=0x48d0, R=0x59e0
# All test cases complete. Finishing simulation.
# ** Note: $stop    : C:/Users/roman/Documents/GitHub/E155Project/FPGA/Testbench/I2Srx_tb.sv(135)
#    Time: 1130 ns  Iteration: 0  Instance: /i2s_rx_tb
# Break in Module i2s_rx_tb at C:/Users/roman/Documents/GitHub/E155Project/FPGA/Testbench/I2Srx_tb.sv line 135
# End time: 21:42:33 on Nov 17,2025, Elapsed time: 0:08:08
# Errors: 0, Warnings: 0
# *** Summary *********************************************
#     qrun: Errors:   0, Warnings:   0
#     vlog: Errors:   0, Warnings:   0
#     vopt: Errors:   0, Warnings:   3
#   Totals: Errors:   0, Warnings:   3
# vsim -L work -L pmi_work -L ovi_ice40up -lib qrun.out/work -wlf vsim.wlf -gui -do "view wave" -do "add wave /*" -do "run -all" -statslog qrun.out/stats_log qrun_opt -suppress vsim-7033,vsim-8630,3009,3389 -appendlog -l qrun.log 
# Start time: 21:43:02 on Nov 17,2025
# Loading sv_std.std
# Loading work.i2s_rx_tb(fast)
# Loading work.I2Srx(fast)
# view wave
# .main_pane.wave.interior.cs.body.pw.wf
# add wave /*
# run -all
# Starting testbench...
# Reset complete. Starting test cases...
# Test 1 FAILED: Expected L=0xdead, R=0xbeef. Got L=0xxxxX, R=0xxxxX
# Test 2 FAILED: Expected L=0x1234, R=0x5678. Got L=0xxxxX, R=0xxxxX
# All test cases complete. Finishing simulation.
# ** Note: $stop    : C:/Users/roman/Documents/GitHub/E155Project/FPGA/Testbench/I2Srx_tb.sv(135)
#    Time: 1130 ns  Iteration: 0  Instance: /i2s_rx_tb
# Break in Module i2s_rx_tb at C:/Users/roman/Documents/GitHub/E155Project/FPGA/Testbench/I2Srx_tb.sv line 135
# End time: 21:44:41 on Nov 17,2025, Elapsed time: 0:01:39
# Errors: 0, Warnings: 0
# *** Summary *********************************************
#     qrun: Errors:   0, Warnings:   0
#     vlog: Errors:   0, Warnings:   0
#     vopt: Errors:   0, Warnings:   3
#   Totals: Errors:   0, Warnings:   3
# vsim -L work -L pmi_work -L ovi_ice40up -lib qrun.out/work -wlf vsim.wlf -gui -do "view wave" -do "add wave /*" -do "run -all" -statslog qrun.out/stats_log qrun_opt -suppress vsim-7033,vsim-8630,3009,3389 -appendlog -l qrun.log 
# Start time: 21:45:12 on Nov 17,2025
# Loading sv_std.std
# Loading work.i2s_rx_tb(fast)
# Loading work.I2Srx(fast)
# view wave
# .main_pane.wave.interior.cs.body.pw.wf
# add wave /*
# run -all
# Starting testbench...
# Reset complete. Starting test cases...
# Test 1 FAILED: Expected L=0xdead, R=0xbeef. Got L=0xbd5b, R=0x7ddf
# Test 2 FAILED: Expected L=0x1234, R=0x5678. Got L=0x2468, R=0x2cf0
# All test cases complete. Finishing simulation.
# ** Note: $stop    : C:/Users/roman/Documents/GitHub/E155Project/FPGA/Testbench/I2Srx_tb.sv(135)
#    Time: 1130 ns  Iteration: 0  Instance: /i2s_rx_tb
# Break in Module i2s_rx_tb at C:/Users/roman/Documents/GitHub/E155Project/FPGA/Testbench/I2Srx_tb.sv line 135
restart -f
# Loading work.i2s_rx_tb(fast)
# Loading work.I2Srx(fast)
run -all
# Starting testbench...
# Reset complete. Starting test cases...
# Test 1 FAILED: Expected L=0xdead, R=0xbeef. Got L=0xbd5b, R=0x7ddf
# Test 2 FAILED: Expected L=0x1234, R=0x5678. Got L=0x2468, R=0x2cf0
# All test cases complete. Finishing simulation.
# ** Note: $stop    : C:/Users/roman/Documents/GitHub/E155Project/FPGA/Testbench/I2Srx_tb.sv(135)
#    Time: 1130 ns  Iteration: 0  Instance: /i2s_rx_tb
# Break in Module i2s_rx_tb at C:/Users/roman/Documents/GitHub/E155Project/FPGA/Testbench/I2Srx_tb.sv line 135
add wave -position end  sim:/i2s_rx_tb/dut/WIDTH
add wave -position end  sim:/i2s_rx_tb/dut/sclk
add wave -position end  sim:/i2s_rx_tb/dut/rst
add wave -position end  sim:/i2s_rx_tb/dut/ws
add wave -position end  sim:/i2s_rx_tb/dut/sdata
add wave -position end  sim:/i2s_rx_tb/dut/left_chan
add wave -position end  sim:/i2s_rx_tb/dut/right_chan
add wave -position end  sim:/i2s_rx_tb/dut/left
add wave -position end  sim:/i2s_rx_tb/dut/right
add wave -position end  sim:/i2s_rx_tb/dut/ws_r
add wave -position end  sim:/i2s_rx_tb/dut/ws_nedge
add wave -position end  sim:/i2s_rx_tb/dut/ws_pedge
restart -f
# Loading work.i2s_rx_tb(fast)
# Loading work.I2Srx(fast)
run -all
# Starting testbench...
# Reset complete. Starting test cases...
# Test 1 FAILED: Expected L=0xdead, R=0xbeef. Got L=0xbd5b, R=0x7ddf
# Test 2 FAILED: Expected L=0x1234, R=0x5678. Got L=0x2468, R=0x2cf0
# All test cases complete. Finishing simulation.
# ** Note: $stop    : C:/Users/roman/Documents/GitHub/E155Project/FPGA/Testbench/I2Srx_tb.sv(135)
#    Time: 1130 ns  Iteration: 0  Instance: /i2s_rx_tb
# Break in Module i2s_rx_tb at C:/Users/roman/Documents/GitHub/E155Project/FPGA/Testbench/I2Srx_tb.sv line 135
# Causality operation skipped due to absence of debug database file
# **** Error: SelectedSignalQ cmd: Dataflow::MessageHandler SelectedSignalQ .main_pane.dataflow.interior.cs.body.pw.df.c sim
# ****        invalid command name ".main_pane.dataflow.interior.cs.body.pw.df.c.nlv"
# invalid command name ".main_pane.dataflow.interior.cs.body.pw.df.c.nlv"
#     while executing
# "$nlv search -exact netBundle ${sel}"
#     (method "::vsimwidgets::Dataflow::selectsig_cmd" body line 44)
#     invoked from within
# "$nl selectsig_cmd SelectedSignalQ $ns "
#     (procedure "Dataflow::MessageHandler" line 15)
#     invoked from within
# "Dataflow::MessageHandler SelectedSignalQ .main_pane.dataflow.interior.cs.body.pw.df.c sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# End time: 21:48:26 on Nov 17,2025, Elapsed time: 0:03:14
# Errors: 0, Warnings: 0
# *** Summary *********************************************
#     qrun: Errors:   0, Warnings:   0
#     vlog: Errors:   0, Warnings:   0
#     vopt: Errors:   0, Warnings:   3
#   Totals: Errors:   0, Warnings:   3
# vsim -L work -L pmi_work -L ovi_ice40up -lib qrun.out/work -wlf vsim.wlf -gui -do "view wave" -do "add wave /*" -do "run -all" -statslog qrun.out/stats_log qrun_opt -suppress vsim-7033,vsim-8630,3009,3389 -appendlog -l qrun.log 
# Start time: 21:48:55 on Nov 17,2025
# Loading sv_std.std
# Loading work.i2s_rx_tb(fast)
# Loading work.I2Srx(fast)
# view wave
# .main_pane.wave.interior.cs.body.pw.wf
# add wave /*
# run -all
# Starting testbench...
# Reset complete. Starting test cases...
# Test 1 FAILED: Expected L=0xdead, R=0xbeef. Got L=0xbd5b, R=0x7ddf
# Test 2 FAILED: Expected L=0x1234, R=0x5678. Got L=0x2468, R=0xacf0
# All test cases complete. Finishing simulation.
# ** Note: $stop    : C:/Users/roman/Documents/GitHub/E155Project/FPGA/Testbench/I2Srx_tb.sv(135)
#    Time: 1130 ns  Iteration: 0  Instance: /i2s_rx_tb
# Break in Module i2s_rx_tb at C:/Users/roman/Documents/GitHub/E155Project/FPGA/Testbench/I2Srx_tb.sv line 135
# End time: 21:53:01 on Nov 17,2025, Elapsed time: 0:04:06
# Errors: 0, Warnings: 0
# *** Summary *********************************************
#     qrun: Errors:   0, Warnings:   0
#     vlog: Errors:   0, Warnings:   0
#     vopt: Errors:   0, Warnings:   3
#   Totals: Errors:   0, Warnings:   3
# vsim -L work -L pmi_work -L ovi_ice40up -lib qrun.out/work -wlf vsim.wlf -gui -do "view wave" -do "add wave /*" -do "run -all" -statslog qrun.out/stats_log qrun_opt -suppress vsim-7033,vsim-8630,3009,3389 -appendlog -l qrun.log 
# Start time: 21:53:52 on Nov 17,2025
# Loading sv_std.std
# Loading work.i2s_rx_tb(fast)
# Loading work.I2Srx(fast)
# view wave
# .main_pane.wave.interior.cs.body.pw.wf
# add wave /*
# run -all
# Starting testbench...
# Reset complete. Starting test cases...
# Test 1 FAILED: Expected L=0xdead, R=0xbeef. Got L=0xbd5b, R=0x7ddf
# Test 2 FAILED: Expected L=0x1234, R=0x5678. Got L=0x2468, R=0xacf0
# All test cases complete. Finishing simulation.
# ** Note: $stop    : C:/Users/roman/Documents/GitHub/E155Project/FPGA/Testbench/I2Srx_tb.sv(135)
#    Time: 1130 ns  Iteration: 0  Instance: /i2s_rx_tb
# Break in Module i2s_rx_tb at C:/Users/roman/Documents/GitHub/E155Project/FPGA/Testbench/I2Srx_tb.sv line 135
add wave -position end  sim:/i2s_rx_tb/dut/WIDTH
add wave -position end  sim:/i2s_rx_tb/dut/sclk
add wave -position end  sim:/i2s_rx_tb/dut/rst
add wave -position end  sim:/i2s_rx_tb/dut/ws
add wave -position end  sim:/i2s_rx_tb/dut/sdata
add wave -position end  sim:/i2s_rx_tb/dut/left_chan
add wave -position end  sim:/i2s_rx_tb/dut/right_chan
add wave -position end  sim:/i2s_rx_tb/dut/left
add wave -position end  sim:/i2s_rx_tb/dut/right
add wave -position end  sim:/i2s_rx_tb/dut/ws_r
add wave -position end  sim:/i2s_rx_tb/dut/ws_nedge
add wave -position end  sim:/i2s_rx_tb/dut/ws_pedge
restart -f
# Loading work.i2s_rx_tb(fast)
# Loading work.I2Srx(fast)
run -all
# Starting testbench...
# Reset complete. Starting test cases...
# Test 1 FAILED: Expected L=0xdead, R=0xbeef. Got L=0xbd5b, R=0x7ddf
# Test 2 FAILED: Expected L=0x1234, R=0x5678. Got L=0x2468, R=0xacf0
# All test cases complete. Finishing simulation.
# ** Note: $stop    : C:/Users/roman/Documents/GitHub/E155Project/FPGA/Testbench/I2Srx_tb.sv(135)
#    Time: 1130 ns  Iteration: 0  Instance: /i2s_rx_tb
# Break in Module i2s_rx_tb at C:/Users/roman/Documents/GitHub/E155Project/FPGA/Testbench/I2Srx_tb.sv line 135
# End time: 22:02:33 on Nov 17,2025, Elapsed time: 0:08:41
# Errors: 0, Warnings: 0
# *** Summary *********************************************
#     qrun: Errors:   0, Warnings:   0
#     vlog: Errors:   0, Warnings:   0
#     vopt: Errors:   0, Warnings:   3
#   Totals: Errors:   0, Warnings:   3
# vsim -L work -L pmi_work -L ovi_ice40up -lib qrun.out/work -wlf vsim.wlf -gui -do "view wave" -do "add wave /*" -do "run -all" -statslog qrun.out/stats_log qrun_opt -suppress vsim-7033,vsim-8630,3009,3389 -appendlog -l qrun.log 
# Start time: 22:03:08 on Nov 17,2025
# Loading sv_std.std
# Loading work.i2s_rx_tb(fast)
# Loading work.I2Srx(fast)
# view wave
# .main_pane.wave.interior.cs.body.pw.wf
# add wave /*
# run -all
# Starting testbench...
# Reset complete. Starting test cases...
# Test 1 FAILED: Expected L=0xdead, R=0xbeef. Got L=0xbd5b, R=0x7ddf
# Test 2 FAILED: Expected L=0x1234, R=0x5678. Got L=0x2468, R=0xacf0
# All test cases complete. Finishing simulation.
# ** Note: $stop    : C:/Users/roman/Documents/GitHub/E155Project/FPGA/Testbench/I2Srx_tb.sv(135)
#    Time: 1130 ns  Iteration: 0  Instance: /i2s_rx_tb
# Break in Module i2s_rx_tb at C:/Users/roman/Documents/GitHub/E155Project/FPGA/Testbench/I2Srx_tb.sv line 135
# End time: 22:04:38 on Nov 17,2025, Elapsed time: 0:01:30
# Errors: 0, Warnings: 0
# *** Summary *********************************************
#     qrun: Errors:   0, Warnings:   0
#     vlog: Errors:   0, Warnings:   0
#     vopt: Errors:   0, Warnings:   3
#   Totals: Errors:   0, Warnings:   3
# vsim -L work -L pmi_work -L ovi_ice40up -lib qrun.out/work -wlf vsim.wlf -gui -do "view wave" -do "add wave /*" -do "run -all" -statslog qrun.out/stats_log qrun_opt -suppress vsim-7033,vsim-8630,3009,3389 -appendlog -l qrun.log 
# Start time: 22:05:05 on Nov 17,2025
# Loading sv_std.std
# Loading work.i2s_rx_tb(fast)
# Loading work.I2Srx(fast)
# view wave
# .main_pane.wave.interior.cs.body.pw.wf
# add wave /*
# run -all
# Starting testbench...
# Reset complete. Starting test cases...
# Test 1 FAILED: Expected L=0xdead, R=0xbeef. Got L=0xbd5b, R=0x7ddf
# Test 2 FAILED: Expected L=0x1234, R=0x5678. Got L=0x2468, R=0xacf0
# All test cases complete. Finishing simulation.
# ** Note: $stop    : C:/Users/roman/Documents/GitHub/E155Project/FPGA/Testbench/I2Srx_tb.sv(135)
#    Time: 1130 ns  Iteration: 0  Instance: /i2s_rx_tb
# Break in Module i2s_rx_tb at C:/Users/roman/Documents/GitHub/E155Project/FPGA/Testbench/I2Srx_tb.sv line 135
add wave -position end  sim:/i2s_rx_tb/dut/WIDTH
add wave -position end  sim:/i2s_rx_tb/dut/sclk
add wave -position end  sim:/i2s_rx_tb/dut/rst
add wave -position end  sim:/i2s_rx_tb/dut/ws
add wave -position end  sim:/i2s_rx_tb/dut/sdata
add wave -position end  sim:/i2s_rx_tb/dut/left_chan
add wave -position end  sim:/i2s_rx_tb/dut/right_chan
add wave -position end  sim:/i2s_rx_tb/dut/left
add wave -position end  sim:/i2s_rx_tb/dut/right
add wave -position end  sim:/i2s_rx_tb/dut/ws_r
add wave -position end  sim:/i2s_rx_tb/dut/ws_nedge
add wave -position end  sim:/i2s_rx_tb/dut/ws_pedge
# End time: 22:09:03 on Nov 17,2025, Elapsed time: 0:03:58
# Errors: 0, Warnings: 0
# *** Summary *********************************************
#     qrun: Errors:   0, Warnings:   0
#     vlog: Errors:   0, Warnings:   0
#     vopt: Errors:   0, Warnings:   3
#   Totals: Errors:   0, Warnings:   3
# vsim -L work -L pmi_work -L ovi_ice40up -lib qrun.out/work -wlf vsim.wlf -gui -do "view wave" -do "add wave /*" -do "run -all" -statslog qrun.out/stats_log qrun_opt -suppress vsim-7033,vsim-8630,3009,3389 -appendlog -l qrun.log 
# Start time: 22:10:40 on Nov 17,2025
# Loading sv_std.std
# Loading work.i2s_rx_tb(fast)
# Loading work.I2Srx(fast)
# view wave
# .main_pane.wave.interior.cs.body.pw.wf
# add wave /*
# run -all
# Starting testbench...
# Reset complete. Starting test cases...
# Test 1 FAILED: Expected L=0xdead, R=0xbeef. Got L=0x7ab7, R=0xfbbe
# Test 2 FAILED: Expected L=0x1234, R=0x5678. Got L=0x48d0, R=0x59e0
# All test cases complete. Finishing simulation.
# ** Note: $stop    : C:/Users/roman/Documents/GitHub/E155Project/FPGA/Testbench/I2Srx_tb.sv(135)
#    Time: 1130 ns  Iteration: 0  Instance: /i2s_rx_tb
# Break in Module i2s_rx_tb at C:/Users/roman/Documents/GitHub/E155Project/FPGA/Testbench/I2Srx_tb.sv line 135
add wave -position end  sim:/i2s_rx_tb/dut/WIDTH
add wave -position end  sim:/i2s_rx_tb/dut/sclk
add wave -position end  sim:/i2s_rx_tb/dut/rst
add wave -position end  sim:/i2s_rx_tb/dut/ws
add wave -position end  sim:/i2s_rx_tb/dut/sdata
add wave -position end  sim:/i2s_rx_tb/dut/left_chan
add wave -position end  sim:/i2s_rx_tb/dut/right_chan
add wave -position end  sim:/i2s_rx_tb/dut/left
add wave -position end  sim:/i2s_rx_tb/dut/right
add wave -position end  sim:/i2s_rx_tb/dut/ws_r
add wave -position end  sim:/i2s_rx_tb/dut/ws_nedge
add wave -position end  sim:/i2s_rx_tb/dut/ws_pedge
restart -f
# Loading work.i2s_rx_tb(fast)
# Loading work.I2Srx(fast)
run -all
# Starting testbench...
# Reset complete. Starting test cases...
# Test 1 FAILED: Expected L=0xdead, R=0xbeef. Got L=0x7ab7, R=0xfbbe
# Test 2 FAILED: Expected L=0x1234, R=0x5678. Got L=0x48d0, R=0x59e0
# All test cases complete. Finishing simulation.
# ** Note: $stop    : C:/Users/roman/Documents/GitHub/E155Project/FPGA/Testbench/I2Srx_tb.sv(135)
#    Time: 1130 ns  Iteration: 0  Instance: /i2s_rx_tb
# Break in Module i2s_rx_tb at C:/Users/roman/Documents/GitHub/E155Project/FPGA/Testbench/I2Srx_tb.sv line 135
# End time: 22:15:30 on Nov 17,2025, Elapsed time: 0:04:50
# Errors: 0, Warnings: 0
# *** Summary *********************************************
#     qrun: Errors:   0, Warnings:   0
#     vlog: Errors:   0, Warnings:   0
#     vopt: Errors:   0, Warnings:   3
#   Totals: Errors:   0, Warnings:   3
# vsim -L work -L pmi_work -L ovi_ice40up -lib qrun.out/work -wlf vsim.wlf -gui -do "view wave" -do "add wave /*" -do "run -all" -statslog qrun.out/stats_log qrun_opt -suppress vsim-7033,vsim-8630,3009,3389 -appendlog -l qrun.log 
# Start time: 22:16:03 on Nov 17,2025
# Loading sv_std.std
# Loading work.i2s_rx_tb(fast)
# Loading work.I2Srx(fast)
# view wave
# .main_pane.wave.interior.cs.body.pw.wf
# add wave /*
# run -all
# Starting testbench...
# Reset complete. Starting test cases...
# Test 1 FAILED: Expected L=0xdead, R=0xbeef. Got L=0xbd5b, R=0x7ddf
# Test 2 FAILED: Expected L=0x1234, R=0x5678. Got L=0x2468, R=0xacf0
# All test cases complete. Finishing simulation.
# ** Note: $stop    : C:/Users/roman/Documents/GitHub/E155Project/FPGA/Testbench/I2Srx_tb.sv(135)
#    Time: 1130 ns  Iteration: 0  Instance: /i2s_rx_tb
# Break in Module i2s_rx_tb at C:/Users/roman/Documents/GitHub/E155Project/FPGA/Testbench/I2Srx_tb.sv line 135
add wave -position end  sim:/i2s_rx_tb/dut/WIDTH
add wave -position end  sim:/i2s_rx_tb/dut/sclk
add wave -position end  sim:/i2s_rx_tb/dut/rst
add wave -position end  sim:/i2s_rx_tb/dut/ws
add wave -position end  sim:/i2s_rx_tb/dut/sdata
add wave -position end  sim:/i2s_rx_tb/dut/left_chan
add wave -position end  sim:/i2s_rx_tb/dut/right_chan
add wave -position end  sim:/i2s_rx_tb/dut/left
add wave -position end  sim:/i2s_rx_tb/dut/right
add wave -position end  sim:/i2s_rx_tb/dut/ws_r
add wave -position end  sim:/i2s_rx_tb/dut/ws_nedge
add wave -position end  sim:/i2s_rx_tb/dut/ws_pedge
restart -f
# Loading work.i2s_rx_tb(fast)
# Loading work.I2Srx(fast)
run -all
# Starting testbench...
# Reset complete. Starting test cases...
# Test 1 FAILED: Expected L=0xdead, R=0xbeef. Got L=0xbd5b, R=0x7ddf
# Test 2 FAILED: Expected L=0x1234, R=0x5678. Got L=0x2468, R=0xacf0
# All test cases complete. Finishing simulation.
# ** Note: $stop    : C:/Users/roman/Documents/GitHub/E155Project/FPGA/Testbench/I2Srx_tb.sv(135)
#    Time: 1130 ns  Iteration: 0  Instance: /i2s_rx_tb
# Break in Module i2s_rx_tb at C:/Users/roman/Documents/GitHub/E155Project/FPGA/Testbench/I2Srx_tb.sv line 135
# End time: 22:19:56 on Nov 17,2025, Elapsed time: 0:03:53
# Errors: 0, Warnings: 0
# *** Summary *********************************************
#     qrun: Errors:   0, Warnings:   0
#     vlog: Errors:   0, Warnings:   0
#     vopt: Errors:   0, Warnings:   3
#   Totals: Errors:   0, Warnings:   3
# vsim -L work -L pmi_work -L ovi_ice40up -lib qrun.out/work -wlf vsim.wlf -gui -do "view wave" -do "add wave /*" -do "run -all" -statslog qrun.out/stats_log qrun_opt -suppress vsim-7033,vsim-8630,3009,3389 -appendlog -l qrun.log 
# Start time: 22:22:03 on Nov 17,2025
# Loading sv_std.std
# Loading work.i2s_rx_tb(fast)
# Loading work.I2Srx(fast)
# view wave
# .main_pane.wave.interior.cs.body.pw.wf
# add wave /*
# run -all
# Starting testbench...
# Reset complete. Starting test cases...
# Test 1 FAILED: Expected L=0xdead, R=0xbeef. Got L=0xbd5b, R=0x7ddf
# Test 2 FAILED: Expected L=0x1234, R=0x5678. Got L=0x2468, R=0xacf0
# All test cases complete. Finishing simulation.
# ** Note: $stop    : C:/Users/roman/Documents/GitHub/E155Project/FPGA/Testbench/I2Srx_tb.sv(130)
#    Time: 1130 ns  Iteration: 0  Instance: /i2s_rx_tb
# Break in Module i2s_rx_tb at C:/Users/roman/Documents/GitHub/E155Project/FPGA/Testbench/I2Srx_tb.sv line 130
add wave -position end  sim:/i2s_rx_tb/dut/WIDTH
add wave -position end  sim:/i2s_rx_tb/dut/sclk
add wave -position end  sim:/i2s_rx_tb/dut/rst
add wave -position end  sim:/i2s_rx_tb/dut/ws
add wave -position end  sim:/i2s_rx_tb/dut/sdata
add wave -position end  sim:/i2s_rx_tb/dut/left_chan
add wave -position end  sim:/i2s_rx_tb/dut/right_chan
add wave -position end  sim:/i2s_rx_tb/dut/left
add wave -position end  sim:/i2s_rx_tb/dut/right
add wave -position end  sim:/i2s_rx_tb/dut/ws_r
add wave -position end  sim:/i2s_rx_tb/dut/ws_nedge
add wave -position end  sim:/i2s_rx_tb/dut/ws_pedge
restart -f
# Loading work.i2s_rx_tb(fast)
# Loading work.I2Srx(fast)
run -all
# Starting testbench...
# Reset complete. Starting test cases...
# Test 1 FAILED: Expected L=0xdead, R=0xbeef. Got L=0xbd5b, R=0x7ddf
# Test 2 FAILED: Expected L=0x1234, R=0x5678. Got L=0x2468, R=0xacf0
# All test cases complete. Finishing simulation.
# ** Note: $stop    : C:/Users/roman/Documents/GitHub/E155Project/FPGA/Testbench/I2Srx_tb.sv(130)
#    Time: 1130 ns  Iteration: 0  Instance: /i2s_rx_tb
# Break in Module i2s_rx_tb at C:/Users/roman/Documents/GitHub/E155Project/FPGA/Testbench/I2Srx_tb.sv line 130
# End time: 22:25:39 on Nov 17,2025, Elapsed time: 0:03:36
# Errors: 0, Warnings: 0
# *** Summary *********************************************
#     qrun: Errors:   0, Warnings:   0
#     vlog: Errors:   0, Warnings:   0
#     vopt: Errors:   0, Warnings:   3
#   Totals: Errors:   0, Warnings:   3
# vsim -L work -L pmi_work -L ovi_ice40up -lib qrun.out/work -wlf vsim.wlf -gui -do "view wave" -do "add wave /*" -do "run -all" -statslog qrun.out/stats_log qrun_opt -suppress vsim-7033,vsim-8630,3009,3389 -appendlog -l qrun.log 
# Start time: 22:26:11 on Nov 17,2025
# Loading sv_std.std
# Loading work.i2s_rx_tb(fast)
# Loading work.I2Srx(fast)
# view wave
# .main_pane.wave.interior.cs.body.pw.wf
# add wave /*
# run -all
# Starting testbench...
# Reset complete. Starting test cases...
# Test 1 FAILED: Expected L=0xdead, R=0xbeef. Got L=0xbd5b, R=0x7ddf
# Test 2 FAILED: Expected L=0x1234, R=0x5678. Got L=0x2468, R=0xacf0
# All test cases complete. Finishing simulation.
# ** Note: $stop    : C:/Users/roman/Documents/GitHub/E155Project/FPGA/Testbench/I2Srx_tb.sv(130)
#    Time: 1130 ns  Iteration: 0  Instance: /i2s_rx_tb
# Break in Module i2s_rx_tb at C:/Users/roman/Documents/GitHub/E155Project/FPGA/Testbench/I2Srx_tb.sv line 130
# End time: 22:27:10 on Nov 17,2025, Elapsed time: 0:00:59
# Errors: 0, Warnings: 0
# *** Summary *********************************************
#     qrun: Errors:   0, Warnings:   0
#     vlog: Errors:   0, Warnings:   0
#     vopt: Errors:   0, Warnings:   3
#   Totals: Errors:   0, Warnings:   3
# vsim -L work -L pmi_work -L ovi_ice40up -lib qrun.out/work -wlf vsim.wlf -gui -do "view wave" -do "add wave /*" -do "run -all" -statslog qrun.out/stats_log qrun_opt -suppress vsim-7033,vsim-8630,3009,3389 -appendlog -l qrun.log 
# Start time: 22:27:46 on Nov 17,2025
# Loading sv_std.std
# Loading work.i2s_rx_tb(fast)
# Loading work.I2Srx(fast)
# view wave
# .main_pane.wave.interior.cs.body.pw.wf
# add wave /*
# run -all
# Starting testbench...
# Reset complete. Starting test cases...
# Test 1 FAILED: Expected L=0xdead, R=0xbeef. Got L=0xbd5b, R=0x7ddf
# Test 2 FAILED: Expected L=0x1234, R=0x5678. Got L=0x2468, R=0xacf0
# All test cases complete. Finishing simulation.
# ** Note: $stop    : C:/Users/roman/Documents/GitHub/E155Project/FPGA/Testbench/I2Srx_tb.sv(120)
#    Time: 1090 ns  Iteration: 0  Instance: /i2s_rx_tb
# Break in Module i2s_rx_tb at C:/Users/roman/Documents/GitHub/E155Project/FPGA/Testbench/I2Srx_tb.sv line 120
# End time: 22:28:15 on Nov 17,2025, Elapsed time: 0:00:29
# Errors: 0, Warnings: 0
# *** Summary *********************************************
#     qrun: Errors:   0, Warnings:   0
#     vlog: Errors:   0, Warnings:   0
#     vopt: Errors:   0, Warnings:   3
#   Totals: Errors:   0, Warnings:   3
# vsim -L work -L pmi_work -L ovi_ice40up -lib qrun.out/work -wlf vsim.wlf -gui -do "view wave" -do "add wave /*" -do "run -all" -statslog qrun.out/stats_log qrun_opt -suppress vsim-7033,vsim-8630,3009,3389 -appendlog -l qrun.log 
# Start time: 22:28:41 on Nov 17,2025
# Loading sv_std.std
# Loading work.i2s_rx_tb(fast)
# Loading work.I2Srx(fast)
# view wave
# .main_pane.wave.interior.cs.body.pw.wf
# add wave /*
# run -all
# Starting testbench...
# Reset complete. Starting test cases...
# Test 1 FAILED: Expected L=0xdead, R=0xbeef. Got L=0xbd5b, R=0x7ddf
# Test 2 FAILED: Expected L=0x1234, R=0x5678. Got L=0x2468, R=0xacf0
# All test cases complete. Finishing simulation.
# ** Note: $stop    : C:/Users/roman/Documents/GitHub/E155Project/FPGA/Testbench/I2Srx_tb.sv(130)
#    Time: 1130 ns  Iteration: 0  Instance: /i2s_rx_tb
# Break in Module i2s_rx_tb at C:/Users/roman/Documents/GitHub/E155Project/FPGA/Testbench/I2Srx_tb.sv line 130
add wave -position end  sim:/i2s_rx_tb/dut/WIDTH
add wave -position end  sim:/i2s_rx_tb/dut/sclk
add wave -position end  sim:/i2s_rx_tb/dut/rst
add wave -position end  sim:/i2s_rx_tb/dut/ws
add wave -position end  sim:/i2s_rx_tb/dut/sdata
add wave -position end  sim:/i2s_rx_tb/dut/left_chan
add wave -position end  sim:/i2s_rx_tb/dut/right_chan
add wave -position end  sim:/i2s_rx_tb/dut/left
add wave -position end  sim:/i2s_rx_tb/dut/right
add wave -position end  sim:/i2s_rx_tb/dut/ws_r
add wave -position end  sim:/i2s_rx_tb/dut/ws_nedge
add wave -position end  sim:/i2s_rx_tb/dut/ws_pedge
restart -f
# Loading work.i2s_rx_tb(fast)
# Loading work.I2Srx(fast)
run -all
# Starting testbench...
# Reset complete. Starting test cases...
# Test 1 FAILED: Expected L=0xdead, R=0xbeef. Got L=0xbd5b, R=0x7ddf
# Test 2 FAILED: Expected L=0x1234, R=0x5678. Got L=0x2468, R=0xacf0
# All test cases complete. Finishing simulation.
# ** Note: $stop    : C:/Users/roman/Documents/GitHub/E155Project/FPGA/Testbench/I2Srx_tb.sv(130)
#    Time: 1130 ns  Iteration: 0  Instance: /i2s_rx_tb
# Break in Module i2s_rx_tb at C:/Users/roman/Documents/GitHub/E155Project/FPGA/Testbench/I2Srx_tb.sv line 130
# End time: 22:41:12 on Nov 17,2025, Elapsed time: 0:12:31
# Errors: 0, Warnings: 0
# *** Summary *********************************************
#     qrun: Errors:   0, Warnings:   0
#     vlog: Errors:   0, Warnings:   0
#     vopt: Errors:   0, Warnings:   3
#   Totals: Errors:   0, Warnings:   3
# vsim -L work -L pmi_work -L ovi_ice40up -lib qrun.out/work -wlf vsim.wlf -gui -do "view wave" -do "add wave /*" -do "run -all" -statslog qrun.out/stats_log qrun_opt -suppress vsim-7033,vsim-8630,3009,3389 -appendlog -l qrun.log 
# Start time: 22:41:45 on Nov 17,2025
# Loading sv_std.std
# Loading work.i2s_rx_tb(fast)
# Loading work.I2Srx(fast)
# view wave
# .main_pane.wave.interior.cs.body.pw.wf
# add wave /*
# run -all
# Starting testbench...
# Reset complete. Starting test cases...
# Test 1 FAILED: Expected L=0xdead, R=0xbeef. Got L=0xbd5b, R=0x7ddf
# Test 2 FAILED: Expected L=0x1234, R=0x5678. Got L=0x2468, R=0xacf0
# All test cases complete. Finishing simulation.
# ** Note: $stop    : C:/Users/roman/Documents/GitHub/E155Project/FPGA/Testbench/I2Srx_tb.sv(122)
#    Time: 1090 ns  Iteration: 0  Instance: /i2s_rx_tb
# Break in Module i2s_rx_tb at C:/Users/roman/Documents/GitHub/E155Project/FPGA/Testbench/I2Srx_tb.sv line 122
add wave -position end  sim:/i2s_rx_tb/dut/WIDTH
add wave -position end  sim:/i2s_rx_tb/dut/sclk
add wave -position end  sim:/i2s_rx_tb/dut/rst
add wave -position end  sim:/i2s_rx_tb/dut/ws
add wave -position end  sim:/i2s_rx_tb/dut/sdata
add wave -position end  sim:/i2s_rx_tb/dut/left_chan
add wave -position end  sim:/i2s_rx_tb/dut/right_chan
add wave -position end  sim:/i2s_rx_tb/dut/left
add wave -position end  sim:/i2s_rx_tb/dut/right
add wave -position end  sim:/i2s_rx_tb/dut/ws_r
add wave -position end  sim:/i2s_rx_tb/dut/ws_nedge
add wave -position end  sim:/i2s_rx_tb/dut/ws_pedge
restart -f
# Loading work.i2s_rx_tb(fast)
# Loading work.I2Srx(fast)
run -all
# Starting testbench...
# Reset complete. Starting test cases...
# Test 1 FAILED: Expected L=0xdead, R=0xbeef. Got L=0xbd5b, R=0x7ddf
# Test 2 FAILED: Expected L=0x1234, R=0x5678. Got L=0x2468, R=0xacf0
# All test cases complete. Finishing simulation.
# ** Note: $stop    : C:/Users/roman/Documents/GitHub/E155Project/FPGA/Testbench/I2Srx_tb.sv(122)
#    Time: 1090 ns  Iteration: 0  Instance: /i2s_rx_tb
# Break in Module i2s_rx_tb at C:/Users/roman/Documents/GitHub/E155Project/FPGA/Testbench/I2Srx_tb.sv line 122
# End time: 22:56:49 on Nov 17,2025, Elapsed time: 0:15:04
# Errors: 0, Warnings: 0
# *** Summary *********************************************
#     qrun: Errors:   0, Warnings:   0
#     vlog: Errors:   0, Warnings:   0
#     vopt: Errors:   0, Warnings:   3
#   Totals: Errors:   0, Warnings:   3
# vsim -L work -L pmi_work -L ovi_ice40up -lib qrun.out/work -wlf vsim.wlf -gui -do "view wave" -do "add wave /*" -do "run -all" -statslog qrun.out/stats_log qrun_opt -suppress vsim-7033,vsim-8630,3009,3389 -appendlog -l qrun.log 
# Start time: 22:57:31 on Nov 17,2025
# Loading sv_std.std
# Loading work.i2s_rx_tb(fast)
# Loading work.I2Srx(fast)
# view wave
# .main_pane.wave.interior.cs.body.pw.wf
# add wave /*
# run -all
# Starting testbench...
# Reset complete. Starting test cases...
# Test 1 FAILED: Expected L=0xdead, R=0xbeef. Got L=0x37ab, R=0x6fbb
# Test 2 FAILED: Expected L=0x1234, R=0x5678. Got L=0xc48d, R=0x959e
# All test cases complete. Finishing simulation.
# ** Note: $stop    : C:/Users/roman/Documents/GitHub/E155Project/FPGA/Testbench/I2Srx_tb.sv(125)
#    Time: 1070 ns  Iteration: 0  Instance: /i2s_rx_tb
# Break in Module i2s_rx_tb at C:/Users/roman/Documents/GitHub/E155Project/FPGA/Testbench/I2Srx_tb.sv line 125
add wave -position end  sim:/i2s_rx_tb/dut/WIDTH
add wave -position end  sim:/i2s_rx_tb/dut/sclk
add wave -position end  sim:/i2s_rx_tb/dut/rst
add wave -position end  sim:/i2s_rx_tb/dut/ws
add wave -position end  sim:/i2s_rx_tb/dut/sdata
add wave -position end  sim:/i2s_rx_tb/dut/left_chan
add wave -position end  sim:/i2s_rx_tb/dut/right_chan
add wave -position end  sim:/i2s_rx_tb/dut/left
add wave -position end  sim:/i2s_rx_tb/dut/right
add wave -position end  sim:/i2s_rx_tb/dut/ws_r
add wave -position end  sim:/i2s_rx_tb/dut/ws_nedge
add wave -position end  sim:/i2s_rx_tb/dut/ws_pedge
restart -f
# Loading work.i2s_rx_tb(fast)
# Loading work.I2Srx(fast)
run -all
# Starting testbench...
# Reset complete. Starting test cases...
# Test 1 FAILED: Expected L=0xdead, R=0xbeef. Got L=0x37ab, R=0x6fbb
# Test 2 FAILED: Expected L=0x1234, R=0x5678. Got L=0xc48d, R=0x959e
# All test cases complete. Finishing simulation.
# ** Note: $stop    : C:/Users/roman/Documents/GitHub/E155Project/FPGA/Testbench/I2Srx_tb.sv(125)
#    Time: 1070 ns  Iteration: 0  Instance: /i2s_rx_tb
# Break in Module i2s_rx_tb at C:/Users/roman/Documents/GitHub/E155Project/FPGA/Testbench/I2Srx_tb.sv line 125
# End time: 23:04:00 on Nov 17,2025, Elapsed time: 0:06:29
# Errors: 0, Warnings: 0
# *** Summary *********************************************
#     qrun: Errors:   0, Warnings:   0
#     vlog: Errors:   0, Warnings:   0
#     vopt: Errors:   0, Warnings:   3
#   Totals: Errors:   0, Warnings:   3
# vsim -L work -L pmi_work -L ovi_ice40up -lib qrun.out/work -wlf vsim.wlf -gui -do "view wave" -do "add wave /*" -do "run -all" -statslog qrun.out/stats_log qrun_opt -suppress vsim-7033,vsim-8630,3009,3389 -appendlog -l qrun.log 
# Start time: 23:04:28 on Nov 17,2025
# Loading sv_std.std
# Loading work.i2s_rx_tb(fast)
# Loading work.I2Srx(fast)
# view wave
# .main_pane.wave.interior.cs.body.pw.wf
# add wave /*
# run -all
# Starting testbench...
# Reset complete. Starting test cases...
# Test 1 PASSED: L=0xdead, R=0xbeef
# Test 2 PASSED: L=0x1234, R=0x5678
# All test cases complete. Finishing simulation.
# ** Note: $stop    : C:/Users/roman/Documents/GitHub/E155Project/FPGA/Testbench/I2Srx_tb.sv(125)
#    Time: 1070 ns  Iteration: 0  Instance: /i2s_rx_tb
# Break in Module i2s_rx_tb at C:/Users/roman/Documents/GitHub/E155Project/FPGA/Testbench/I2Srx_tb.sv line 125
add wave -position end  sim:/i2s_rx_tb/dut/WIDTH
add wave -position end  sim:/i2s_rx_tb/dut/sclk
add wave -position end  sim:/i2s_rx_tb/dut/rst
add wave -position end  sim:/i2s_rx_tb/dut/ws
add wave -position end  sim:/i2s_rx_tb/dut/sdata
add wave -position end  sim:/i2s_rx_tb/dut/left_chan
add wave -position end  sim:/i2s_rx_tb/dut/right_chan
add wave -position end  sim:/i2s_rx_tb/dut/left
add wave -position end  sim:/i2s_rx_tb/dut/right
add wave -position end  sim:/i2s_rx_tb/dut/ws_r
add wave -position end  sim:/i2s_rx_tb/dut/ws_nedge
add wave -position end  sim:/i2s_rx_tb/dut/ws_pedge
restart -f
# Loading work.i2s_rx_tb(fast)
# Loading work.I2Srx(fast)
run -all
# Starting testbench...
# Reset complete. Starting test cases...
# Test 1 PASSED: L=0xdead, R=0xbeef
# Test 2 PASSED: L=0x1234, R=0x5678
# All test cases complete. Finishing simulation.
# ** Note: $stop    : C:/Users/roman/Documents/GitHub/E155Project/FPGA/Testbench/I2Srx_tb.sv(125)
#    Time: 1070 ns  Iteration: 0  Instance: /i2s_rx_tb
# Break in Module i2s_rx_tb at C:/Users/roman/Documents/GitHub/E155Project/FPGA/Testbench/I2Srx_tb.sv line 125
# End time: 23:08:38 on Nov 17,2025, Elapsed time: 0:04:10
# Errors: 0, Warnings: 0
# *** Summary *********************************************
#     qrun: Errors:   0, Warnings:   0
#     vlog: Errors:   0, Warnings:   1
#     vopt: Errors:   0, Warnings:   4
#   Totals: Errors:   0, Warnings:   5
# vsim -L work -L pmi_work -L ovi_ice40up -lib qrun.out/work -wlf vsim.wlf -gui -do "view wave" -do "add wave /*" -do "run -all" -statslog qrun.out/stats_log qrun_opt -suppress vsim-7033,vsim-8630,3009,3389 -appendlog -l qrun.log 
# Start time: 03:15:52 on Nov 18,2025
# Loading sv_std.std
# Loading work.I2Stx_tb(fast)
# Loading work.I2Stx(fast)
# view wave
# .main_pane.wave.interior.cs.body.pw.wf
# add wave /*
# run -all
# === Starting I2S TX Testbench ===
# ERROR: Bit mismatch at index 31. Expected 1, got 0
# ** Note: $stop    : C:/Users/roman/Documents/GitHub/E155Project/FPGA/Testbench/I2Stx_tb.sv(52)
#    Time: 160 ns  Iteration: 1  Instance: /I2Stx_tb
# Break in Task check_frame at C:/Users/roman/Documents/GitHub/E155Project/FPGA/Testbench/I2Stx_tb.sv line 52
add wave -position end  sim:/I2Stx_tb/dut/WIDTH
add wave -position end  sim:/I2Stx_tb/dut/sclk
add wave -position end  sim:/I2Stx_tb/dut/rst
add wave -position end  sim:/I2Stx_tb/dut/ws
add wave -position end  sim:/I2Stx_tb/dut/sdata
add wave -position end  sim:/I2Stx_tb/dut/left_chan
add wave -position end  sim:/I2Stx_tb/dut/right_chan
add wave -position end  sim:/I2Stx_tb/dut/bitCnt
add wave -position end  sim:/I2Stx_tb/dut/shift_reg
restart -f
# Loading work.I2Stx_tb(fast)
# Loading work.I2Stx(fast)
run -all
# === Starting I2S TX Testbench ===
# ERROR: Bit mismatch at index 31. Expected 1, got 0
# ** Note: $stop    : C:/Users/roman/Documents/GitHub/E155Project/FPGA/Testbench/I2Stx_tb.sv(52)
#    Time: 160 ns  Iteration: 1  Instance: /I2Stx_tb
# Break in Task check_frame at C:/Users/roman/Documents/GitHub/E155Project/FPGA/Testbench/I2Stx_tb.sv line 52
# Causality operation skipped due to absence of debug database file
# End time: 14:06:12 on Nov 18,2025, Elapsed time: 10:50:20
# Errors: 0, Warnings: 0
# *** Summary *********************************************
#     qrun: Errors:   0, Warnings:   0
#     vlog: Errors:   0, Warnings:   0
#     vopt: Errors:   0, Warnings:   3
#   Totals: Errors:   0, Warnings:   3
# vsim -L work -L pmi_work -L ovi_ice40up -lib qrun.out/work -wlf vsim.wlf -gui -do "view wave" -do "add wave /*" -do "run -all" -statslog qrun.out/stats_log qrun_opt -suppress vsim-7033,vsim-8630,3009,3389 -appendlog -l qrun.log 
# Start time: 15:30:59 on Nov 18,2025
# Loading sv_std.std
# Loading work.i2s_tb(fast)
# Loading work.I2Stx(fast)
# Loading work.I2Srx(fast)
# view wave
# .main_pane.wave.interior.cs.body.pw.wf
# add wave /*
# run -all
# Test failed!
# ** Note: $finish    : C:/Users/roman/Documents/GitHub/E155Project/FPGA/Testbench/I2Sfull_tb.sv(52)
#    Time: 505 ns  Iteration: 0  Instance: /i2s_tb
# 1
# Break in Module i2s_tb at C:/Users/roman/Documents/GitHub/E155Project/FPGA/Testbench/I2Sfull_tb.sv line 52
# End time: 15:33:49 on Nov 18,2025, Elapsed time: 0:02:50
# Errors: 0, Warnings: 0
# *** Summary *********************************************
#     qrun: Errors:   0, Warnings:   0
#     vlog: Errors:   0, Warnings:   0
#     vopt: Errors:   0, Warnings:   3
#   Totals: Errors:   0, Warnings:   3
# vsim -L work -L pmi_work -L ovi_ice40up -lib qrun.out/work -wlf vsim.wlf -gui -do "view wave" -do "add wave /*" -do "run -all" -statslog qrun.out/stats_log qrun_opt -suppress vsim-7033,vsim-8630,3009,3389 -appendlog -l qrun.log 
# Start time: 15:34:20 on Nov 18,2025
# Loading sv_std.std
# Loading work.i2s_tb(fast)
# Loading work.I2Stx(fast)
# Loading work.I2Srx(fast)
# view wave
# .main_pane.wave.interior.cs.body.pw.wf
# add wave /*
# run -all
# Test failed! Recieved (L):77ab, (R):6fbb; Sent (L):dead, (R):beef
# ** Note: $finish    : C:/Users/roman/Documents/GitHub/E155Project/FPGA/Testbench/I2Sfull_tb.sv(52)
#    Time: 505 ns  Iteration: 0  Instance: /i2s_tb
# 1
# Break in Module i2s_tb at C:/Users/roman/Documents/GitHub/E155Project/FPGA/Testbench/I2Sfull_tb.sv line 52
add wave -position end  sim:/i2s_tb/I2Stx0/WIDTH
add wave -position end  sim:/i2s_tb/I2Stx0/sclk
add wave -position end  sim:/i2s_tb/I2Stx0/rst
add wave -position end  sim:/i2s_tb/I2Stx0/ws
add wave -position end  sim:/i2s_tb/I2Stx0/sdata
add wave -position end  sim:/i2s_tb/I2Stx0/left_chan
add wave -position end  sim:/i2s_tb/I2Stx0/right_chan
add wave -position end  sim:/i2s_tb/I2Stx0/bitCnt
add wave -position end  sim:/i2s_tb/I2Stx0/shift_reg
restart-f
# invalid command name "restart-f"
restart -f
# Loading work.i2s_tb(fast)
# Loading work.I2Stx(fast)
# Loading work.I2Srx(fast)
run -all
# Test failed! Recieved (L):77ab, (R):6fbb; Sent (L):dead, (R):beef
# ** Note: $finish    : C:/Users/roman/Documents/GitHub/E155Project/FPGA/Testbench/I2Sfull_tb.sv(52)
#    Time: 505 ns  Iteration: 0  Instance: /i2s_tb
# 1
# Break in Module i2s_tb at C:/Users/roman/Documents/GitHub/E155Project/FPGA/Testbench/I2Sfull_tb.sv line 52
# End time: 15:37:21 on Nov 18,2025, Elapsed time: 0:03:01
# Errors: 0, Warnings: 0
# *** Summary *********************************************
#     qrun: Errors:   0, Warnings:   0
#     vlog: Errors:   0, Warnings:   0
#     vopt: Errors:   0, Warnings:   3
#   Totals: Errors:   0, Warnings:   3
# vsim -L work -L pmi_work -L ovi_ice40up -lib qrun.out/work -wlf vsim.wlf -gui -do "view wave" -do "add wave /*" -do "run -all" -statslog qrun.out/stats_log qrun_opt -suppress vsim-7033,vsim-8630,3009,3389 -appendlog -l qrun.log 
# Start time: 15:37:51 on Nov 18,2025
# Loading sv_std.std
# Loading work.i2s_tb(fast)
# Loading work.I2Stx(fast)
# Loading work.I2Srx(fast)
# view wave
# .main_pane.wave.interior.cs.body.pw.wf
# add wave /*
# run -all
# Test failed! Recieved (L):ef56, (R):df77; Sent (L):dead, (R):beef
# ** Note: $finish    : C:/Users/roman/Documents/GitHub/E155Project/FPGA/Testbench/I2Sfull_tb.sv(52)
#    Time: 515 ns  Iteration: 0  Instance: /i2s_tb
# 1
# Break in Module i2s_tb at C:/Users/roman/Documents/GitHub/E155Project/FPGA/Testbench/I2Sfull_tb.sv line 52
add wave -position end  sim:/i2s_tb/I2Stx0/WIDTH
add wave -position end  sim:/i2s_tb/I2Stx0/sclk
add wave -position end  sim:/i2s_tb/I2Stx0/rst
add wave -position end  sim:/i2s_tb/I2Stx0/ws
add wave -position end  sim:/i2s_tb/I2Stx0/sdata
add wave -position end  sim:/i2s_tb/I2Stx0/left_chan
add wave -position end  sim:/i2s_tb/I2Stx0/right_chan
add wave -position end  sim:/i2s_tb/I2Stx0/bitCnt
add wave -position end  sim:/i2s_tb/I2Stx0/shift_reg
restart -f
# Loading work.i2s_tb(fast)
# Loading work.I2Stx(fast)
# Loading work.I2Srx(fast)
run -all
# Test failed! Recieved (L):ef56, (R):df77; Sent (L):dead, (R):beef
# ** Note: $finish    : C:/Users/roman/Documents/GitHub/E155Project/FPGA/Testbench/I2Sfull_tb.sv(52)
#    Time: 515 ns  Iteration: 0  Instance: /i2s_tb
# 1
# Break in Module i2s_tb at C:/Users/roman/Documents/GitHub/E155Project/FPGA/Testbench/I2Sfull_tb.sv line 52
# End time: 15:57:40 on Nov 18,2025, Elapsed time: 0:19:49
# Errors: 0, Warnings: 0
# *** Summary *********************************************
#     qrun: Errors:   0, Warnings:   0
#     vlog: Errors:   0, Warnings:   0
#     vopt: Errors:   0, Warnings:   3
#   Totals: Errors:   0, Warnings:   3
# vsim -L work -L pmi_work -L ovi_ice40up -lib qrun.out/work -wlf vsim.wlf -gui -do "view wave" -do "add wave /*" -do "run -all" -statslog qrun.out/stats_log qrun_opt -suppress vsim-7033,vsim-8630,3009,3389 -appendlog -l qrun.log 
# Start time: 15:59:12 on Nov 18,2025
# Loading sv_std.std
# Loading work.i2s_tb(fast)
# Loading work.I2Stx(fast)
# Loading work.I2Srx(fast)
# view wave
# .main_pane.wave.interior.cs.body.pw.wf
# add wave /*
# run -all
# Test failed! Recieved (L):ef56, (R):df77; Sent (L):dead, (R):beef
# ** Note: $finish    : C:/Users/roman/Documents/GitHub/E155Project/FPGA/Testbench/I2Sfull_tb.sv(52)
#    Time: 515 ns  Iteration: 0  Instance: /i2s_tb
# 1
# Break in Module i2s_tb at C:/Users/roman/Documents/GitHub/E155Project/FPGA/Testbench/I2Sfull_tb.sv line 52
add wave -position end  sim:/i2s_tb/I2Stx0/WIDTH
add wave -position end  sim:/i2s_tb/I2Stx0/sclk
add wave -position end  sim:/i2s_tb/I2Stx0/rst
add wave -position end  sim:/i2s_tb/I2Stx0/ws
add wave -position end  sim:/i2s_tb/I2Stx0/sdata
add wave -position end  sim:/i2s_tb/I2Stx0/left_chan
add wave -position end  sim:/i2s_tb/I2Stx0/right_chan
add wave -position end  sim:/i2s_tb/I2Stx0/bitCnt
add wave -position end  sim:/i2s_tb/I2Stx0/shift_reg
restart -f
# Loading work.i2s_tb(fast)
# Loading work.I2Stx(fast)
# Loading work.I2Srx(fast)
run -all
# Test failed! Recieved (L):ef56, (R):df77; Sent (L):dead, (R):beef
# ** Note: $finish    : C:/Users/roman/Documents/GitHub/E155Project/FPGA/Testbench/I2Sfull_tb.sv(52)
#    Time: 515 ns  Iteration: 0  Instance: /i2s_tb
# 1
# Break in Module i2s_tb at C:/Users/roman/Documents/GitHub/E155Project/FPGA/Testbench/I2Sfull_tb.sv line 52
# End time: 16:01:48 on Nov 18,2025, Elapsed time: 0:02:36
# Errors: 0, Warnings: 0
# *** Summary *********************************************
#     qrun: Errors:   0, Warnings:   0
#     vlog: Errors:   0, Warnings:   0
#     vopt: Errors:   0, Warnings:   3
#   Totals: Errors:   0, Warnings:   3
# vsim -L work -L pmi_work -L ovi_ice40up -lib qrun.out/work -wlf vsim.wlf -gui -do "view wave" -do "add wave /*" -do "run -all" -statslog qrun.out/stats_log qrun_opt -suppress vsim-7033,vsim-8630,3009,3389 -appendlog -l qrun.log 
# Start time: 16:02:34 on Nov 18,2025
# Loading sv_std.std
# Loading work.i2s_tb(fast)
# Loading work.I2Stx(fast)
# Loading work.I2Srx(fast)
# view wave
# .main_pane.wave.interior.cs.body.pw.wf
# add wave /*
# run -all
# Test failed! Recieved (L):ef56, (R):df77; Sent (L):dead, (R):beef
# ** Note: $finish    : C:/Users/roman/Documents/GitHub/E155Project/FPGA/Testbench/I2Sfull_tb.sv(52)
#    Time: 515 ns  Iteration: 0  Instance: /i2s_tb
# 1
# Break in Module i2s_tb at C:/Users/roman/Documents/GitHub/E155Project/FPGA/Testbench/I2Sfull_tb.sv line 52
restart -f
# Loading work.i2s_tb(fast)
# Loading work.I2Stx(fast)
# Loading work.I2Srx(fast)
run -all
# Test failed! Recieved (L):ef56, (R):df77; Sent (L):dead, (R):beef
# ** Note: $finish    : C:/Users/roman/Documents/GitHub/E155Project/FPGA/Testbench/I2Sfull_tb.sv(52)
#    Time: 515 ns  Iteration: 0  Instance: /i2s_tb
# 1
# Break in Module i2s_tb at C:/Users/roman/Documents/GitHub/E155Project/FPGA/Testbench/I2Sfull_tb.sv line 52
add wave -position end  sim:/i2s_tb/I2Stx0/WIDTH
add wave -position end  sim:/i2s_tb/I2Stx0/sclk
add wave -position end  sim:/i2s_tb/I2Stx0/rst
add wave -position end  sim:/i2s_tb/I2Stx0/ws
add wave -position end  sim:/i2s_tb/I2Stx0/sdata
add wave -position end  sim:/i2s_tb/I2Stx0/left_chan
add wave -position end  sim:/i2s_tb/I2Stx0/right_chan
add wave -position end  sim:/i2s_tb/I2Stx0/bitCnt
add wave -position end  sim:/i2s_tb/I2Stx0/shift_reg
restart -f
# Loading work.i2s_tb(fast)
# Loading work.I2Stx(fast)
# Loading work.I2Srx(fast)
run -all
# Test failed! Recieved (L):ef56, (R):df77; Sent (L):dead, (R):beef
# ** Note: $finish    : C:/Users/roman/Documents/GitHub/E155Project/FPGA/Testbench/I2Sfull_tb.sv(52)
#    Time: 515 ns  Iteration: 0  Instance: /i2s_tb
# 1
# Break in Module i2s_tb at C:/Users/roman/Documents/GitHub/E155Project/FPGA/Testbench/I2Sfull_tb.sv line 52
add wave -position end  sim:/i2s_tb/I2Srx0/WIDTH
add wave -position end  sim:/i2s_tb/I2Srx0/sclk
add wave -position end  sim:/i2s_tb/I2Srx0/rst
add wave -position end  sim:/i2s_tb/I2Srx0/ws
add wave -position end  sim:/i2s_tb/I2Srx0/sdata
add wave -position end  sim:/i2s_tb/I2Srx0/left_chan
add wave -position end  sim:/i2s_tb/I2Srx0/right_chan
add wave -position end  sim:/i2s_tb/I2Srx0/left
add wave -position end  sim:/i2s_tb/I2Srx0/right
add wave -position end  sim:/i2s_tb/I2Srx0/ws_r
add wave -position end  sim:/i2s_tb/I2Srx0/ws_nedge
add wave -position end  sim:/i2s_tb/I2Srx0/ws_pedge
restart -f
# Loading work.i2s_tb(fast)
# Loading work.I2Stx(fast)
# Loading work.I2Srx(fast)
run -all
# Test failed! Recieved (L):ef56, (R):df77; Sent (L):dead, (R):beef
# ** Note: $finish    : C:/Users/roman/Documents/GitHub/E155Project/FPGA/Testbench/I2Sfull_tb.sv(52)
#    Time: 515 ns  Iteration: 0  Instance: /i2s_tb
# 1
# Break in Module i2s_tb at C:/Users/roman/Documents/GitHub/E155Project/FPGA/Testbench/I2Sfull_tb.sv line 52
# End time: 16:16:27 on Nov 18,2025, Elapsed time: 0:13:53
# Errors: 0, Warnings: 0
# *** Summary *********************************************
#     qrun: Errors:   0, Warnings:   0
#     vlog: Errors:   0, Warnings:   0
#     vopt: Errors:   0, Warnings:   3
#   Totals: Errors:   0, Warnings:   3
# vsim -L work -L pmi_work -L ovi_ice40up -lib qrun.out/work -wlf vsim.wlf -gui -do "view wave" -do "add wave /*" -do "run -all" -statslog qrun.out/stats_log qrun_opt -suppress vsim-7033,vsim-8630,3009,3389 -appendlog -l qrun.log 
# Start time: 16:17:35 on Nov 18,2025
# Loading sv_std.std
# Loading work.i2s_rx_tb(fast)
# Loading work.I2Srx(fast)
# view wave
# .main_pane.wave.interior.cs.body.pw.wf
# add wave /*
# run -all
# Starting testbench...
# Reset complete. Starting test cases...
# Test 1 PASSED: L=0xdead, R=0xbeef
# Test 2 PASSED: L=0x1234, R=0x5678
# All test cases complete. Finishing simulation.
# ** Note: $stop    : C:/Users/roman/Documents/GitHub/E155Project/FPGA/Testbench/I2Srx_tb.sv(124)
#    Time: 1070 ns  Iteration: 0  Instance: /i2s_rx_tb
# Break in Module i2s_rx_tb at C:/Users/roman/Documents/GitHub/E155Project/FPGA/Testbench/I2Srx_tb.sv line 124
add wave -position end  sim:/i2s_rx_tb/dut/WIDTH
add wave -position end  sim:/i2s_rx_tb/dut/sclk
add wave -position end  sim:/i2s_rx_tb/dut/rst
add wave -position end  sim:/i2s_rx_tb/dut/ws
add wave -position end  sim:/i2s_rx_tb/dut/sdata
add wave -position end  sim:/i2s_rx_tb/dut/left_chan
add wave -position end  sim:/i2s_rx_tb/dut/right_chan
add wave -position end  sim:/i2s_rx_tb/dut/left
add wave -position end  sim:/i2s_rx_tb/dut/right
add wave -position end  sim:/i2s_rx_tb/dut/ws_r
add wave -position end  sim:/i2s_rx_tb/dut/ws_nedge
add wave -position end  sim:/i2s_rx_tb/dut/ws_pedge
restart -f
# Loading work.i2s_rx_tb(fast)
# Loading work.I2Srx(fast)
run -all
# Starting testbench...
# Reset complete. Starting test cases...
# Test 1 PASSED: L=0xdead, R=0xbeef
# Test 2 PASSED: L=0x1234, R=0x5678
# All test cases complete. Finishing simulation.
# ** Note: $stop    : C:/Users/roman/Documents/GitHub/E155Project/FPGA/Testbench/I2Srx_tb.sv(124)
#    Time: 1070 ns  Iteration: 0  Instance: /i2s_rx_tb
# Break in Module i2s_rx_tb at C:/Users/roman/Documents/GitHub/E155Project/FPGA/Testbench/I2Srx_tb.sv line 124
# End time: 16:21:13 on Nov 18,2025, Elapsed time: 0:03:38
# Errors: 0, Warnings: 0
# *** Summary *********************************************
#     qrun: Errors:   0, Warnings:   0
#     vlog: Errors:   0, Warnings:   0
#     vopt: Errors:   0, Warnings:   3
#   Totals: Errors:   0, Warnings:   3
# vsim -L work -L pmi_work -L ovi_ice40up -lib qrun.out/work -wlf vsim.wlf -gui -do "view wave" -do "add wave /*" -do "run -all" -statslog qrun.out/stats_log qrun_opt -suppress vsim-7033,vsim-8630,3009,3389 -appendlog -l qrun.log 
# Start time: 16:21:47 on Nov 18,2025
# Loading sv_std.std
# Loading work.i2s_tb(fast)
# Loading work.I2Stx(fast)
# Loading work.I2Srx(fast)
# view wave
# .main_pane.wave.interior.cs.body.pw.wf
# add wave /*
# run -all
# Test failed! Recieved (L):ef56, (R):df77; Sent (L):dead, (R):beef
# ** Note: $stop    : C:/Users/roman/Documents/GitHub/E155Project/FPGA/Testbench/I2Sfull_tb.sv(52)
#    Time: 515 ns  Iteration: 0  Instance: /i2s_tb
# Break in Module i2s_tb at C:/Users/roman/Documents/GitHub/E155Project/FPGA/Testbench/I2Sfull_tb.sv line 52
# End time: 16:22:01 on Nov 18,2025, Elapsed time: 0:00:14
# Errors: 0, Warnings: 0
# *** Summary *********************************************
#     qrun: Errors:   0, Warnings:   0
#     vlog: Errors:   0, Warnings:   0
#     vopt: Errors:   0, Warnings:   3
#   Totals: Errors:   0, Warnings:   3
# vsim -L work -L pmi_work -L ovi_ice40up -lib qrun.out/work -wlf vsim.wlf -gui -do "view wave" -do "add wave /*" -do "run -all" -statslog qrun.out/stats_log qrun_opt -suppress vsim-7033,vsim-8630,3009,3389 -appendlog -l qrun.log 
# Start time: 16:23:52 on Nov 18,2025
# Loading sv_std.std
# Loading work.i2s_tb(fast)
# Loading work.I2Stx(fast)
# Loading work.I2Srx(fast)
# view wave
# .main_pane.wave.interior.cs.body.pw.wf
# add wave /*
# run -all
# Test failed! Recieved (L):ef56, (R):df77; Sent (L):dead, (R):beef
# ** Note: $stop    : C:/Users/roman/Documents/GitHub/E155Project/FPGA/Testbench/I2Sfull_tb.sv(52)
#    Time: 515 ns  Iteration: 0  Instance: /i2s_tb
# Break in Module i2s_tb at C:/Users/roman/Documents/GitHub/E155Project/FPGA/Testbench/I2Sfull_tb.sv line 52
add wave -position end  sim:/i2s_tb/I2Stx0/WIDTH
add wave -position end  sim:/i2s_tb/I2Stx0/sclk
add wave -position end  sim:/i2s_tb/I2Stx0/rst
add wave -position end  sim:/i2s_tb/I2Stx0/ws
add wave -position end  sim:/i2s_tb/I2Stx0/sdata
add wave -position end  sim:/i2s_tb/I2Stx0/left_chan
add wave -position end  sim:/i2s_tb/I2Stx0/right_chan
add wave -position end  sim:/i2s_tb/I2Stx0/bitCnt
add wave -position end  sim:/i2s_tb/I2Stx0/shift_reg
restart -f
# Loading work.i2s_tb(fast)
# Loading work.I2Stx(fast)
# Loading work.I2Srx(fast)
run -all
# Test failed! Recieved (L):ef56, (R):df77; Sent (L):dead, (R):beef
# ** Note: $stop    : C:/Users/roman/Documents/GitHub/E155Project/FPGA/Testbench/I2Sfull_tb.sv(52)
#    Time: 515 ns  Iteration: 0  Instance: /i2s_tb
# Break in Module i2s_tb at C:/Users/roman/Documents/GitHub/E155Project/FPGA/Testbench/I2Sfull_tb.sv line 52
# End time: 16:26:34 on Nov 18,2025, Elapsed time: 0:02:42
# Errors: 0, Warnings: 0
# *** Summary *********************************************
#     qrun: Errors:   0, Warnings:   0
#     vlog: Errors:   0, Warnings:   0
#     vopt: Errors:   0, Warnings:   3
#   Totals: Errors:   0, Warnings:   3
# vsim -L work -L pmi_work -L ovi_ice40up -lib qrun.out/work -wlf vsim.wlf -gui -do "view wave" -do "add wave /*" -do "run -all" -statslog qrun.out/stats_log qrun_opt -suppress vsim-7033,vsim-8630,3009,3389 -appendlog -l qrun.log 
# Start time: 16:27:06 on Nov 18,2025
# Loading sv_std.std
# Loading work.i2s_tb(fast)
# Loading work.I2Stx(fast)
# Loading work.I2Srx(fast)
# view wave
# .main_pane.wave.interior.cs.body.pw.wf
# add wave /*
# run -all
# Test failed! Recieved (L):ef56, (R):df77; Sent (L):dead, (R):beef
# ** Note: $stop    : C:/Users/roman/Documents/GitHub/E155Project/FPGA/Testbench/I2Sfull_tb.sv(52)
#    Time: 515 ns  Iteration: 0  Instance: /i2s_tb
# Break in Module i2s_tb at C:/Users/roman/Documents/GitHub/E155Project/FPGA/Testbench/I2Sfull_tb.sv line 52
# End time: 16:27:17 on Nov 18,2025, Elapsed time: 0:00:11
# Errors: 0, Warnings: 0
# *** Summary *********************************************
#     qrun: Errors:   0, Warnings:   0
#     vlog: Errors:   0, Warnings:   0
#     vopt: Errors:   0, Warnings:   3
#   Totals: Errors:   0, Warnings:   3
# vsim -L work -L pmi_work -L ovi_ice40up -lib qrun.out/work -wlf vsim.wlf -gui -do "view wave" -do "add wave /*" -do "run -all" -statslog qrun.out/stats_log qrun_opt -suppress vsim-7033,vsim-8630,3009,3389 -appendlog -l qrun.log 
# Start time: 16:28:02 on Nov 18,2025
# Loading sv_std.std
# Loading work.i2s_tb(fast)
# Loading work.I2Stx(fast)
# Loading work.I2Srx(fast)
# view wave
# .main_pane.wave.interior.cs.body.pw.wf
# add wave /*
# run -all
# Test failed! Recieved (L):37ab, (R):6fbb; Sent (L):dead, (R):beef
# ** Note: $stop    : C:/Users/roman/Documents/GitHub/E155Project/FPGA/Testbench/I2Sfull_tb.sv(52)
#    Time: 515 ns  Iteration: 0  Instance: /i2s_tb
# Break in Module i2s_tb at C:/Users/roman/Documents/GitHub/E155Project/FPGA/Testbench/I2Sfull_tb.sv line 52
add wave -position end  sim:/i2s_tb/I2Stx0/WIDTH
add wave -position end  sim:/i2s_tb/I2Stx0/sclk
add wave -position end  sim:/i2s_tb/I2Stx0/rst
add wave -position end  sim:/i2s_tb/I2Stx0/ws
add wave -position end  sim:/i2s_tb/I2Stx0/sdata
add wave -position end  sim:/i2s_tb/I2Stx0/left_chan
add wave -position end  sim:/i2s_tb/I2Stx0/right_chan
add wave -position end  sim:/i2s_tb/I2Stx0/bitCnt
add wave -position end  sim:/i2s_tb/I2Stx0/shift_reg
restart -f
# Loading work.i2s_tb(fast)
# Loading work.I2Stx(fast)
# Loading work.I2Srx(fast)
run -all
# Test failed! Recieved (L):37ab, (R):6fbb; Sent (L):dead, (R):beef
# ** Note: $stop    : C:/Users/roman/Documents/GitHub/E155Project/FPGA/Testbench/I2Sfull_tb.sv(52)
#    Time: 515 ns  Iteration: 0  Instance: /i2s_tb
# Break in Module i2s_tb at C:/Users/roman/Documents/GitHub/E155Project/FPGA/Testbench/I2Sfull_tb.sv line 52
add wave -position end  sim:/i2s_tb/I2Srx0/WIDTH
add wave -position end  sim:/i2s_tb/I2Srx0/sclk
add wave -position end  sim:/i2s_tb/I2Srx0/rst
add wave -position end  sim:/i2s_tb/I2Srx0/ws
add wave -position end  sim:/i2s_tb/I2Srx0/sdata
add wave -position end  sim:/i2s_tb/I2Srx0/left_chan
add wave -position end  sim:/i2s_tb/I2Srx0/right_chan
add wave -position end  sim:/i2s_tb/I2Srx0/left
add wave -position end  sim:/i2s_tb/I2Srx0/right
add wave -position end  sim:/i2s_tb/I2Srx0/ws_r
add wave -position end  sim:/i2s_tb/I2Srx0/ws_nedge
add wave -position end  sim:/i2s_tb/I2Srx0/ws_pedge
restart -f
# Loading work.i2s_tb(fast)
# Loading work.I2Stx(fast)
# Loading work.I2Srx(fast)
run -all
# Test failed! Recieved (L):37ab, (R):6fbb; Sent (L):dead, (R):beef
# ** Note: $stop    : C:/Users/roman/Documents/GitHub/E155Project/FPGA/Testbench/I2Sfull_tb.sv(52)
#    Time: 515 ns  Iteration: 0  Instance: /i2s_tb
# Break in Module i2s_tb at C:/Users/roman/Documents/GitHub/E155Project/FPGA/Testbench/I2Sfull_tb.sv line 52
# Causality operation skipped due to absence of debug database file
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# End time: 16:36:34 on Nov 18,2025, Elapsed time: 0:08:32
# Errors: 0, Warnings: 0
# *** Summary *********************************************
#     qrun: Errors:   0, Warnings:   0
#     vlog: Errors:   0, Warnings:   0
#     vopt: Errors:   0, Warnings:   3
#   Totals: Errors:   0, Warnings:   3
# vsim -L work -L pmi_work -L ovi_ice40up -lib qrun.out/work -wlf vsim.wlf -gui -do "view wave" -do "add wave /*" -do "run -all" -statslog qrun.out/stats_log qrun_opt -suppress vsim-7033,vsim-8630,3009,3389 -appendlog -l qrun.log 
# Start time: 16:37:05 on Nov 18,2025
# Loading sv_std.std
# Loading work.i2s_tb(fast)
# Loading work.I2Stx(fast)
# Loading work.I2Srx(fast)
# view wave
# .main_pane.wave.interior.cs.body.pw.wf
# add wave /*
# run -all
# Test failed! Recieved (L):6f56, (R):bd5b; Sent (L):dead, (R):beef
# ** Note: $stop    : C:/Users/roman/Documents/GitHub/E155Project/FPGA/Testbench/I2Sfull_tb.sv(52)
#    Time: 685 ns  Iteration: 0  Instance: /i2s_tb
# Break in Module i2s_tb at C:/Users/roman/Documents/GitHub/E155Project/FPGA/Testbench/I2Sfull_tb.sv line 52
add wave -position end  sim:/i2s_tb/I2Stx0/WIDTH
add wave -position end  sim:/i2s_tb/I2Stx0/sclk
add wave -position end  sim:/i2s_tb/I2Stx0/rst
add wave -position end  sim:/i2s_tb/I2Stx0/ws
add wave -position end  sim:/i2s_tb/I2Stx0/sdata
add wave -position end  sim:/i2s_tb/I2Stx0/left_chan
add wave -position end  sim:/i2s_tb/I2Stx0/right_chan
add wave -position end  sim:/i2s_tb/I2Stx0/bitCnt
add wave -position end  sim:/i2s_tb/I2Stx0/shift_reg
add wave -position end  sim:/i2s_tb/I2Srx0/WIDTH
add wave -position end  sim:/i2s_tb/I2Srx0/sclk
add wave -position end  sim:/i2s_tb/I2Srx0/rst
add wave -position end  sim:/i2s_tb/I2Srx0/ws
add wave -position end  sim:/i2s_tb/I2Srx0/sdata
add wave -position end  sim:/i2s_tb/I2Srx0/left_chan
add wave -position end  sim:/i2s_tb/I2Srx0/right_chan
add wave -position end  sim:/i2s_tb/I2Srx0/left
add wave -position end  sim:/i2s_tb/I2Srx0/right
add wave -position end  sim:/i2s_tb/I2Srx0/ws_r
add wave -position end  sim:/i2s_tb/I2Srx0/ws_nedge
add wave -position end  sim:/i2s_tb/I2Srx0/ws_pedge
restart -f
# Loading work.i2s_tb(fast)
# Loading work.I2Stx(fast)
# Loading work.I2Srx(fast)
run -all
# Test failed! Recieved (L):6f56, (R):bd5b; Sent (L):dead, (R):beef
# ** Note: $stop    : C:/Users/roman/Documents/GitHub/E155Project/FPGA/Testbench/I2Sfull_tb.sv(52)
#    Time: 685 ns  Iteration: 0  Instance: /i2s_tb
# Break in Module i2s_tb at C:/Users/roman/Documents/GitHub/E155Project/FPGA/Testbench/I2Sfull_tb.sv line 52
# End time: 16:56:17 on Nov 18,2025, Elapsed time: 0:19:12
# Errors: 0, Warnings: 0
# *** Summary *********************************************
#     qrun: Errors:   0, Warnings:   0
#     vlog: Errors:   0, Warnings:   0
#     vopt: Errors:   0, Warnings:   3
#   Totals: Errors:   0, Warnings:   3
# vsim -L work -L pmi_work -L ovi_ice40up -lib qrun.out/work -wlf vsim.wlf -gui -do "view wave" -do "add wave /*" -do "run -all" -statslog qrun.out/stats_log qrun_opt -suppress vsim-7033,vsim-8630,3009,3389 -appendlog -l qrun.log 
# Start time: 16:56:52 on Nov 18,2025
# Loading sv_std.std
# Loading work.i2s_tb(fast)
# Loading work.I2Stx(fast)
# Loading work.I2Srx(fast)
# view wave
# .main_pane.wave.interior.cs.body.pw.wf
# add wave /*
# run -all
# Test failed! Recieved (L):6f56, (R):bd5b; Sent (L):dead, (R):beef
# ** Note: $stop    : C:/Users/roman/Documents/GitHub/E155Project/FPGA/Testbench/I2Sfull_tb.sv(52)
#    Time: 675 ns  Iteration: 0  Instance: /i2s_tb
# Break in Module i2s_tb at C:/Users/roman/Documents/GitHub/E155Project/FPGA/Testbench/I2Sfull_tb.sv line 52
add wave -position end  sim:/i2s_tb/I2Srx0/WIDTH
add wave -position end  sim:/i2s_tb/I2Srx0/sclk
add wave -position end  sim:/i2s_tb/I2Srx0/rst
add wave -position end  sim:/i2s_tb/I2Srx0/ws
add wave -position end  sim:/i2s_tb/I2Srx0/sdata
add wave -position end  sim:/i2s_tb/I2Srx0/left_chan
add wave -position end  sim:/i2s_tb/I2Srx0/right_chan
add wave -position end  sim:/i2s_tb/I2Srx0/left
add wave -position end  sim:/i2s_tb/I2Srx0/right
add wave -position end  sim:/i2s_tb/I2Srx0/ws_r
add wave -position end  sim:/i2s_tb/I2Srx0/ws_nedge
add wave -position end  sim:/i2s_tb/I2Srx0/ws_pedge
add wave -position end  sim:/i2s_tb/I2Stx0/WIDTH
add wave -position end  sim:/i2s_tb/I2Stx0/sclk
add wave -position end  sim:/i2s_tb/I2Stx0/rst
add wave -position end  sim:/i2s_tb/I2Stx0/ws
add wave -position end  sim:/i2s_tb/I2Stx0/sdata
add wave -position end  sim:/i2s_tb/I2Stx0/left_chan
add wave -position end  sim:/i2s_tb/I2Stx0/right_chan
add wave -position end  sim:/i2s_tb/I2Stx0/bitCnt
add wave -position end  sim:/i2s_tb/I2Stx0/shift_reg
restart -f
# Loading work.i2s_tb(fast)
# Loading work.I2Stx(fast)
# Loading work.I2Srx(fast)
run -all
# Test failed! Recieved (L):6f56, (R):bd5b; Sent (L):dead, (R):beef
# ** Note: $stop    : C:/Users/roman/Documents/GitHub/E155Project/FPGA/Testbench/I2Sfull_tb.sv(52)
#    Time: 675 ns  Iteration: 0  Instance: /i2s_tb
# Break in Module i2s_tb at C:/Users/roman/Documents/GitHub/E155Project/FPGA/Testbench/I2Sfull_tb.sv line 52
# End time: 17:06:32 on Nov 18,2025, Elapsed time: 0:09:40
# Errors: 0, Warnings: 0
# *** Summary *********************************************
#     qrun: Errors:   0, Warnings:   0
#     vlog: Errors:   0, Warnings:   0
#     vopt: Errors:   0, Warnings:   3
#   Totals: Errors:   0, Warnings:   3
# vsim -L work -L pmi_work -L ovi_ice40up -lib qrun.out/work -wlf vsim.wlf -gui -do "view wave" -do "add wave /*" -do "run -all" -statslog qrun.out/stats_log qrun_opt -suppress vsim-7033,vsim-8630,3009,3389 -appendlog -l qrun.log 
# Start time: 17:07:48 on Nov 18,2025
# Loading sv_std.std
# Loading work.i2s_tb(fast)
# Loading work.I2Stx(fast)
# Loading work.I2Srx(fast)
# view wave
# .main_pane.wave.interior.cs.body.pw.wf
# add wave /*
# run -all
# Test failed! Recieved (L):dead, (R):bd5b; Sent (L):dead, (R):beef
# ** Note: $stop    : C:/Users/roman/Documents/GitHub/E155Project/FPGA/Testbench/I2Sfull_tb.sv(52)
#    Time: 685 ns  Iteration: 0  Instance: /i2s_tb
# Break in Module i2s_tb at C:/Users/roman/Documents/GitHub/E155Project/FPGA/Testbench/I2Sfull_tb.sv line 52
add wave -position end  sim:/i2s_tb/I2Stx0/WIDTH
add wave -position end  sim:/i2s_tb/I2Stx0/sclk
add wave -position end  sim:/i2s_tb/I2Stx0/rst
add wave -position end  sim:/i2s_tb/I2Stx0/ws
add wave -position end  sim:/i2s_tb/I2Stx0/sdata
add wave -position end  sim:/i2s_tb/I2Stx0/left_chan
add wave -position end  sim:/i2s_tb/I2Stx0/right_chan
add wave -position end  sim:/i2s_tb/I2Stx0/bitCnt
add wave -position end  sim:/i2s_tb/I2Stx0/shift_reg
restart -f
# Loading work.i2s_tb(fast)
# Loading work.I2Stx(fast)
# Loading work.I2Srx(fast)
add wave -position end  sim:/i2s_tb/I2Srx0/WIDTH
add wave -position end  sim:/i2s_tb/I2Srx0/sclk
add wave -position end  sim:/i2s_tb/I2Srx0/rst
add wave -position end  sim:/i2s_tb/I2Srx0/ws
add wave -position end  sim:/i2s_tb/I2Srx0/sdata
add wave -position end  sim:/i2s_tb/I2Srx0/left_chan
add wave -position end  sim:/i2s_tb/I2Srx0/right_chan
add wave -position end  sim:/i2s_tb/I2Srx0/left
add wave -position end  sim:/i2s_tb/I2Srx0/right
add wave -position end  sim:/i2s_tb/I2Srx0/ws_r
add wave -position end  sim:/i2s_tb/I2Srx0/ws_nedge
add wave -position end  sim:/i2s_tb/I2Srx0/ws_pedge
run -all
# Test failed! Recieved (L):dead, (R):bd5b; Sent (L):dead, (R):beef
# ** Note: $stop    : C:/Users/roman/Documents/GitHub/E155Project/FPGA/Testbench/I2Sfull_tb.sv(52)
#    Time: 685 ns  Iteration: 0  Instance: /i2s_tb
# Break in Module i2s_tb at C:/Users/roman/Documents/GitHub/E155Project/FPGA/Testbench/I2Sfull_tb.sv line 52
# End time: 17:14:13 on Nov 18,2025, Elapsed time: 0:06:25
# Errors: 0, Warnings: 0
# *** Summary *********************************************
#     qrun: Errors:   0, Warnings:   0
#     vlog: Errors:   0, Warnings:   0
#     vopt: Errors:   0, Warnings:   3
#   Totals: Errors:   0, Warnings:   3
# vsim -L work -L pmi_work -L ovi_ice40up -lib qrun.out/work -wlf vsim.wlf -gui -do "view wave" -do "add wave /*" -do "run -all" -statslog qrun.out/stats_log qrun_opt -suppress vsim-7033,vsim-8630,3009,3389 -appendlog -l qrun.log 
# Start time: 17:14:42 on Nov 18,2025
# Loading sv_std.std
# Loading work.i2s_tb(fast)
# Loading work.I2Stx(fast)
# Loading work.I2Srx(fast)
# view wave
# .main_pane.wave.interior.cs.body.pw.wf
# add wave /*
# run -all
# Test passed!
# ** Note: $stop    : C:/Users/roman/Documents/GitHub/E155Project/FPGA/Testbench/I2Sfull_tb.sv(52)
#    Time: 525 ns  Iteration: 0  Instance: /i2s_tb
# Break in Module i2s_tb at C:/Users/roman/Documents/GitHub/E155Project/FPGA/Testbench/I2Sfull_tb.sv line 52
add wave -position end  sim:/i2s_tb/I2Stx0/WIDTH
add wave -position end  sim:/i2s_tb/I2Stx0/sclk
add wave -position end  sim:/i2s_tb/I2Stx0/rst
add wave -position end  sim:/i2s_tb/I2Stx0/ws
add wave -position end  sim:/i2s_tb/I2Stx0/sdata
add wave -position end  sim:/i2s_tb/I2Stx0/left_chan
add wave -position end  sim:/i2s_tb/I2Stx0/right_chan
add wave -position end  sim:/i2s_tb/I2Stx0/bitCnt
add wave -position end  sim:/i2s_tb/I2Stx0/shift_reg
add wave -position end  sim:/i2s_tb/I2Srx0/WIDTH
add wave -position end  sim:/i2s_tb/I2Srx0/sclk
add wave -position end  sim:/i2s_tb/I2Srx0/rst
add wave -position end  sim:/i2s_tb/I2Srx0/ws
add wave -position end  sim:/i2s_tb/I2Srx0/sdata
add wave -position end  sim:/i2s_tb/I2Srx0/left_chan
add wave -position end  sim:/i2s_tb/I2Srx0/right_chan
add wave -position end  sim:/i2s_tb/I2Srx0/left
add wave -position end  sim:/i2s_tb/I2Srx0/right
add wave -position end  sim:/i2s_tb/I2Srx0/ws_r
add wave -position end  sim:/i2s_tb/I2Srx0/ws_nedge
add wave -position end  sim:/i2s_tb/I2Srx0/ws_pedge
restart -f
# Loading work.i2s_tb(fast)
# Loading work.I2Stx(fast)
# Loading work.I2Srx(fast)
run -all
# Test passed!
# ** Note: $stop    : C:/Users/roman/Documents/GitHub/E155Project/FPGA/Testbench/I2Sfull_tb.sv(52)
#    Time: 525 ns  Iteration: 0  Instance: /i2s_tb
# Break in Module i2s_tb at C:/Users/roman/Documents/GitHub/E155Project/FPGA/Testbench/I2Sfull_tb.sv line 52
# End time: 17:27:33 on Nov 18,2025, Elapsed time: 0:12:51
# Errors: 0, Warnings: 0
# *** Summary *********************************************
#     qrun: Errors:   0, Warnings:   0
#     vlog: Errors:   0, Warnings:   0
#     vopt: Errors:   0, Warnings:   3
#   Totals: Errors:   0, Warnings:   3
# vsim -L work -L pmi_work -L ovi_ice40up -lib qrun.out/work -wlf vsim.wlf -gui -do "view wave" -do "add wave /*" -do "run -all" -statslog qrun.out/stats_log qrun_opt -suppress vsim-7033,vsim-8630,3009,3389 -appendlog -l qrun.log 
# Start time: 12:53:28 on Nov 19,2025
# Loading sv_std.std
# Loading work.i2s_tb(fast)
# Loading work.I2Stx(fast)
# Loading work.I2Srx(fast)
# view wave
# .main_pane.wave.interior.cs.body.pw.wf
# add wave /*
# run -all
# Test passed!
# ** Note: $stop    : C:/Users/rdesantos/Documents/GitHub/E155Project/FPGA/Testbench/I2Sfull_tb.sv(52)
#    Time: 525 ns  Iteration: 0  Instance: /i2s_tb
# Break in Module i2s_tb at C:/Users/rdesantos/Documents/GitHub/E155Project/FPGA/Testbench/I2Sfull_tb.sv line 52
# End time: 12:54:04 on Nov 19,2025, Elapsed time: 0:00:36
# Errors: 0, Warnings: 0
# *** Summary *********************************************
#     qrun: Errors:   0, Warnings:   0
#     vlog: Errors:   0, Warnings:   0
#     vopt: Errors:   0, Warnings:   3
#   Totals: Errors:   0, Warnings:   3
# vsim -L work -L pmi_work -L ovi_ice40up -lib qrun.out/work -wlf vsim.wlf -gui -do "view wave" -do "add wave /*" -do "run -all" -statslog qrun.out/stats_log qrun_opt -suppress vsim-7033,vsim-8630,3009,3389 -appendlog -l qrun.log 
# Start time: 14:07:45 on Nov 19,2025
# Loading sv_std.std
# Loading work.i2s_tb(fast)
# Loading work.I2Stx(fast)
# Loading work.I2Srx(fast)
# view wave
# .main_pane.wave.interior.cs.body.pw.wf
# add wave /*
# run -all
# Test passed!
# ** Note: $stop    : C:/Users/rdesantos/Documents/GitHub/E155Project/FPGA/Testbench/I2Sfull_tb.sv(52)
#    Time: 525 ns  Iteration: 0  Instance: /i2s_tb
# Break in Module i2s_tb at C:/Users/rdesantos/Documents/GitHub/E155Project/FPGA/Testbench/I2Sfull_tb.sv line 52
# End time: 14:19:15 on Nov 19,2025, Elapsed time: 0:11:30
# Errors: 0, Warnings: 0
# *** Summary *********************************************
#     qrun: Errors:   0, Warnings:   0
#     vlog: Errors:   0, Warnings:   0
#     vopt: Errors:   0, Warnings:   3
#   Totals: Errors:   0, Warnings:   3
# vsim -L work -L pmi_work -L ovi_ice40up -lib qrun.out/work -wlf vsim.wlf -gui -do "view wave" -do "add wave /*" -do "run -all" -statslog qrun.out/stats_log qrun_opt -suppress vsim-7033,vsim-8630,3009,3389 -appendlog -l qrun.log 
# Start time: 14:20:20 on Nov 19,2025
# Loading sv_std.std
# Loading work.i2s_tb(fast)
# Loading work.I2Stx(fast)
# Loading work.I2Srx(fast)
# view wave
# .main_pane.wave.interior.cs.body.pw.wf
# add wave /*
# run -all
# Test passed!
# ** Note: $stop    : C:/Users/rdesantos/Documents/GitHub/E155Project/FPGA/Testbench/I2Sfull_tb.sv(52)
#    Time: 525 ns  Iteration: 0  Instance: /i2s_tb
# Break in Module i2s_tb at C:/Users/rdesantos/Documents/GitHub/E155Project/FPGA/Testbench/I2Sfull_tb.sv line 52
# End time: 14:21:06 on Nov 19,2025, Elapsed time: 0:00:46
# Errors: 0, Warnings: 0
# *** Summary *********************************************
#     qrun: Errors:   0, Warnings:   0
#     vlog: Errors:   0, Warnings:   0
#     vopt: Errors:   0, Warnings:   3
#   Totals: Errors:   0, Warnings:   3
# vsim -L work -L pmi_work -L ovi_ice40up -lib qrun.out/work -wlf vsim.wlf -gui -do "view wave" -do "add wave /*" -do "run -all" -statslog qrun.out/stats_log qrun_opt -suppress vsim-7033,vsim-8630,3009,3389 -appendlog -l qrun.log 
# Start time: 14:23:37 on Nov 19,2025
# Loading sv_std.std
# Loading work.i2s_tb(fast)
# Loading work.I2Stx(fast)
# Loading work.I2Srx(fast)
# view wave
# .main_pane.wave.interior.cs.body.pw.wf
# add wave /*
# run -all
# Test failed! Recieved (L):dead, (R):bd5b; Sent (L):dead, (R):beef
# ** Note: $stop    : C:/Users/rdesantos/Documents/GitHub/E155Project/FPGA/Testbench/I2Sfull_tb.sv(52)
#    Time: 685 ns  Iteration: 0  Instance: /i2s_tb
# Break in Module i2s_tb at C:/Users/rdesantos/Documents/GitHub/E155Project/FPGA/Testbench/I2Sfull_tb.sv line 52
# End time: 14:24:24 on Nov 19,2025, Elapsed time: 0:00:47
# Errors: 0, Warnings: 0
# *** Summary *********************************************
#     qrun: Errors:   0, Warnings:   0
#     vlog: Errors:   0, Warnings:   0
#     vopt: Errors:   0, Warnings:   3
#   Totals: Errors:   0, Warnings:   3
# vsim -L work -L pmi_work -L ovi_ice40up -lib qrun.out/work -wlf vsim.wlf -gui -do "view wave" -do "add wave /*" -do "run -all" -statslog qrun.out/stats_log qrun_opt -suppress vsim-7033,vsim-8630,3009,3389 -appendlog -l qrun.log 
# Start time: 14:38:07 on Nov 19,2025
# Loading sv_std.std
# Loading work.i2s_tb(fast)
# Loading work.I2Stx(fast)
# Loading work.I2Srx(fast)
# view wave
# .main_pane.wave.interior.cs.body.pw.wf
# add wave /*
# run -all
# Test passed!
# ** Note: $stop    : C:/Users/rdesantos/Documents/GitHub/E155Project/FPGA/Testbench/I2Sfull_tb.sv(52)
#    Time: 525 ns  Iteration: 0  Instance: /i2s_tb
# Break in Module i2s_tb at C:/Users/rdesantos/Documents/GitHub/E155Project/FPGA/Testbench/I2Sfull_tb.sv line 52
# End time: 14:38:40 on Nov 19,2025, Elapsed time: 0:00:33
# Errors: 0, Warnings: 0
# *** Summary *********************************************
#     qrun: Errors:   0, Warnings:   0
#     vlog: Errors:   0, Warnings:   0
#     vopt: Errors:   0, Warnings:   3
#   Totals: Errors:   0, Warnings:   3
# vsim -L work -L pmi_work -L ovi_ice40up -lib qrun.out/work -wlf vsim.wlf -gui -do "view wave" -do "add wave /*" -do "run -all" -statslog qrun.out/stats_log qrun_opt -suppress vsim-7033,vsim-8630,3009,3389 -appendlog -l qrun.log 
# Start time: 17:14:22 on Nov 25,2025
# Loading sv_std.std
# Loading work.LFOgen_tb(fast)
# Loading work.LFOgen(fast)
# view wave
# .main_pane.wave.interior.cs.body.pw.wf
# add wave /*
# run -all
# ** Warning: (vsim-7) Failed to open readmem file "./LFO-LUTs/sineFixed(256).mem" in read mode.
# No such file or directory. (errno = ENOENT)    : C:/Users/roman/Documents/GitHub/E155Project/FPGA/Src/LFOgen.sv(23)
#    Time: 0 ps  Iteration: 0  Instance: /LFOgen_tb/DUT
# ---------------------------------------------------------
# Starting LFOgen Testbench (6MHz System Clock)
# 48kHz Sample Period: 20833.250000ns (~20.833us)
# ---------------------------------------------------------
# NOTE: Ensure 'sineFixed(256).mem' is in a subdirectory named 'LFO-LUTs'
# relative to the directory where the simulation is being executed.
# ---------------------------------------------------------
# [833000] Reset held high. phaseAcc: 0x00000000, waveOut:      0
# [1000000] Reset released. Waiting for first 48kHz tick...
# [21583000] First 48kHz Tick detected!
# [21584000] Case 1: Freq=1.0Hz (4'b0011, Tval=0x000022f4), Scale=Max (4'b1111)
# [42416000] Sample 1: phaseAcc=0x00015d86, waveOut=     x
# [63250000] Sample 2: phaseAcc=0x0002bb0c, waveOut=     x
# [84083000] Sample 3: phaseAcc=0x00041892, waveOut=     x
# [104916000] Sample 4: phaseAcc=0x00057618, waveOut=     x
# [125749000] Sample 5: phaseAcc=0x0006d39e, waveOut=     x
# [146583000] Sample 6: phaseAcc=0x00083124, waveOut=     x
# [167416000] Sample 7: phaseAcc=0x00098eaa, waveOut=     x
# [188249000] Sample 8: phaseAcc=0x000aec30, waveOut=     x
# [209082000] Sample 9: phaseAcc=0x000c49b6, waveOut=     x
# [229916000] Sample 10: phaseAcc=0x000da73c, waveOut=     x
# [230083000] Case 2: Freq=4.0Hz (4'b1101, Tval=0x0005761a), Scale=Half (4'b1000)
# [250749000] Sample 11: phaseAcc=0x000f04c2, waveOut=     x
# [271582000] Sample 12: phaseAcc=0x00147adc, waveOut=     x
# [292415000] Sample 13: phaseAcc=0x0019f0f6, waveOut=     x
# [313249000] Sample 14: phaseAcc=0x001f6710, waveOut=     x
# [334082000] Sample 15: phaseAcc=0x0024dd2a, waveOut=     x
# [354915000] Sample 16: phaseAcc=0x002a5344, waveOut=     x
# [375748000] Sample 17: phaseAcc=0x002fc95e, waveOut=     x
# [396582000] Sample 18: phaseAcc=0x00353f78, waveOut=     x
# [417415000] Sample 19: phaseAcc=0x003ab592, waveOut=     x
# [438248000] Sample 20: phaseAcc=0x00402bac, waveOut=     x
# [438416000] Case 3: Scale Factor set to 0 (4'b0000). waveOut should be 0.
# [459081000] Final Sample: waveOut=     x. Test complete.
# ** Note: $stop    : C:/Users/roman/Documents/GitHub/E155Project/FPGA/Testbench/LFOgen_tb.sv(119)
#    Time: 459081497 ps  Iteration: 2  Instance: /LFOgen_tb
# Break in Module LFOgen_tb at C:/Users/roman/Documents/GitHub/E155Project/FPGA/Testbench/LFOgen_tb.sv line 119
# End time: 17:18:47 on Nov 25,2025, Elapsed time: 0:04:25
# Errors: 0, Warnings: 1
# *** Summary *********************************************
#     qrun: Errors:   0, Warnings:   0
#     vlog: Errors:   0, Warnings:   0
#     vopt: Errors:   0, Warnings:   3
#   Totals: Errors:   0, Warnings:   3
# vsim -L work -L pmi_work -L ovi_ice40up -lib qrun.out/work -wlf vsim.wlf -gui -do "view wave" -do "add wave /*" -do "run -all" -statslog qrun.out/stats_log qrun_opt -suppress vsim-7033,vsim-8630,3009,3389 -appendlog -l qrun.log 
# Start time: 17:19:15 on Nov 25,2025
# Loading sv_std.std
# Loading work.LFOgen(fast)
# view wave
# .main_pane.wave.interior.cs.body.pw.wf
# add wave /*
# run -all
# End time: 17:19:55 on Nov 25,2025, Elapsed time: 0:00:40
# Errors: 0, Warnings: 0
# *** Summary *********************************************
#     qrun: Errors:   0, Warnings:   0
#     vlog: Errors:   0, Warnings:   0
#     vopt: Errors:   0, Warnings:   3
#   Totals: Errors:   0, Warnings:   3
# vsim -L work -L pmi_work -L ovi_ice40up -lib qrun.out/work -wlf vsim.wlf -gui -do "view wave" -do "add wave /*" -do "run -all" -statslog qrun.out/stats_log qrun_opt -suppress vsim-7033,vsim-8630,3009,3389 -appendlog -l qrun.log 
# Start time: 17:20:26 on Nov 25,2025
# Loading sv_std.std
# Loading work.LFOgen_tb(fast)
# Loading work.LFOgen(fast)
# view wave
# .main_pane.wave.interior.cs.body.pw.wf
# add wave /*
# run -all
# ---------------------------------------------------------
# Starting LFOgen Testbench (6MHz System Clock)
# 48kHz Sample Period: 20833.250000ns (~20.833us)
# ---------------------------------------------------------
# NOTE: Ensure 'sineFixed(256).mem' is in a subdirectory named 'LFO-LUTs'
# relative to the directory where the simulation is being executed.
# ---------------------------------------------------------
# [833000] Reset held high. phaseAcc: 0x00000000, waveOut:      0
# [1000000] Reset released. Waiting for first 48kHz tick...
# [21583000] First 48kHz Tick detected!
# [21584000] Case 1: Freq=1.0Hz (4'b0011, Tval=0x000022f4), Scale=Max (4'b1111)
# [42416000] Sample 1: phaseAcc=0x00015d86, waveOut=     x
# [63250000] Sample 2: phaseAcc=0x0002bb0c, waveOut=     x
# [84083000] Sample 3: phaseAcc=0x00041892, waveOut=     0
# [104916000] Sample 4: phaseAcc=0x00057618, waveOut=     0
# [125749000] Sample 5: phaseAcc=0x0006d39e, waveOut=     0
# [146583000] Sample 6: phaseAcc=0x00083124, waveOut=     0
# [167416000] Sample 7: phaseAcc=0x00098eaa, waveOut=     0
# [188249000] Sample 8: phaseAcc=0x000aec30, waveOut=     0
# [209082000] Sample 9: phaseAcc=0x000c49b6, waveOut=     0
# [229916000] Sample 10: phaseAcc=0x000da73c, waveOut=     0
# [230083000] Case 2: Freq=4.0Hz (4'b1101, Tval=0x0005761a), Scale=Half (4'b1000)
# [250749000] Sample 11: phaseAcc=0x000f04c2, waveOut=     0
# [271582000] Sample 12: phaseAcc=0x00147adc, waveOut=     0
# [292415000] Sample 13: phaseAcc=0x0019f0f6, waveOut=     0
# [313249000] Sample 14: phaseAcc=0x001f6710, waveOut=     0
# [334082000] Sample 15: phaseAcc=0x0024dd2a, waveOut=     0
# [354915000] Sample 16: phaseAcc=0x002a5344, waveOut=     0
# [375748000] Sample 17: phaseAcc=0x002fc95e, waveOut=     0
# [396582000] Sample 18: phaseAcc=0x00353f78, waveOut=     0
# [417415000] Sample 19: phaseAcc=0x003ab592, waveOut=     0
# [438248000] Sample 20: phaseAcc=0x00402bac, waveOut=     0
# [438416000] Case 3: Scale Factor set to 0 (4'b0000). waveOut should be 0.
# [459081000] Final Sample: waveOut=     0. Test complete.
# ** Note: $stop    : C:/Users/roman/Documents/GitHub/E155Project/FPGA/Testbench/LFOgen_tb.sv(119)
#    Time: 459081497 ps  Iteration: 2  Instance: /LFOgen_tb
# Break in Module LFOgen_tb at C:/Users/roman/Documents/GitHub/E155Project/FPGA/Testbench/LFOgen_tb.sv line 119
# End time: 17:28:05 on Nov 25,2025, Elapsed time: 0:07:39
# Errors: 0, Warnings: 0
# *** Summary *********************************************
#     qrun: Errors:   0, Warnings:   0
#     vlog: Errors:   0, Warnings:   0
#     vopt: Errors:   0, Warnings:   3
#   Totals: Errors:   0, Warnings:   3
# vsim -L work -L pmi_work -L ovi_ice40up -lib qrun.out/work -wlf vsim.wlf -gui -do "view wave" -do "add wave /*" -do "run -all" -statslog qrun.out/stats_log qrun_opt -suppress vsim-7033,vsim-8630,3009,3389 -appendlog -l qrun.log 
# Start time: 17:28:58 on Nov 25,2025
# Loading sv_std.std
# Loading work.LFOgen_tb(fast)
# Loading work.LFOgen(fast)
# view wave
# .main_pane.wave.interior.cs.body.pw.wf
# add wave /*
# run -all
# ---------------------------------------------------------
# Starting LFOgen Testbench (6MHz System Clock)
# 48kHz Sample Period: 20833.250000ns (~20.833us)
# ---------------------------------------------------------
# NOTE: Ensure 'sineFixed(256).mem' is in a subdirectory named 'LFO-LUTs'
# relative to the directory where the simulation is being executed.
# ---------------------------------------------------------
# [833000] Reset held high. phaseAcc: 0x00000000, waveOut:      0
# [21583000] First 48kHz Tick detected!
# [21584000] Case 1: Freq=1.0Hz. Running 10 samples to check Accumulator logic...
# [229916000] Case 1 PhaseAcc check: 0x000da73c (Should be increasing)
# [230083000] Case 2: Freq=4.0Hz. Running 60 samples to wait for LUT Index change...
#         (Transition from Index 0 -> 1 expected around Sample 47)
# [1104912000] Sample 42: phaseAcc=0x00eeeeec (Idx: 0), waveOut=     0
# [1125745000] Sample 43: phaseAcc=0x00f46506 (Idx: 0), waveOut=     0
# [1146579000] Sample 44: phaseAcc=0x00f9db20 (Idx: 0), waveOut=     0
# [1167412000] Sample 45: phaseAcc=0x00ff513a (Idx: 0), waveOut=     0
# [1188245000] Sample 46: phaseAcc=0x0104c754 (Idx: 1), waveOut=     0
# [1209078000] Sample 47: phaseAcc=0x010a3d6e (Idx: 1), waveOut=     0
# [1229912000] Sample 48: phaseAcc=0x010fb388 (Idx: 1), waveOut=     0
# [1250745000] Sample 49: phaseAcc=0x011529a2 (Idx: 1), waveOut=   101
# [1271578000] Sample 50: phaseAcc=0x011a9fbc (Idx: 1), waveOut=   101
# [1292411000] Sample 51: phaseAcc=0x012015d6 (Idx: 1), waveOut=   101
# [1313245000] Sample 52: phaseAcc=0x01258bf0 (Idx: 1), waveOut=   101
# [1334078000] Sample 53: phaseAcc=0x012b020a (Idx: 1), waveOut=   101
# [1354911000] Sample 54: phaseAcc=0x01307824 (Idx: 1), waveOut=   101
# [1375744000] Sample 55: phaseAcc=0x0135ee3e (Idx: 1), waveOut=   101
# [1396578000] Sample 56: phaseAcc=0x013b6458 (Idx: 1), waveOut=   101
# [1417411000] Sample 57: phaseAcc=0x0140da72 (Idx: 1), waveOut=   101
# [1438244000] Sample 58: phaseAcc=0x0146508c (Idx: 1), waveOut=   101
# [1459077000] Sample 59: phaseAcc=0x014bc6a6 (Idx: 1), waveOut=   101
# [1479911000] Sample 60: phaseAcc=0x01513cc0 (Idx: 1), waveOut=   101
# [1479911000] Test complete.
# ** Note: $finish    : C:/Users/roman/Documents/GitHub/E155Project/FPGA/Testbench/LFOgen_tb.sv(104)
#    Time: 1479910747 ps  Iteration: 2  Instance: /LFOgen_tb
# 1
# Break in Module LFOgen_tb at C:/Users/roman/Documents/GitHub/E155Project/FPGA/Testbench/LFOgen_tb.sv line 104
add wave -position end  sim:/LFOgen_tb/DUT/clk
add wave -position end  sim:/LFOgen_tb/DUT/reset
add wave -position end  sim:/LFOgen_tb/DUT/freqSetting
add wave -position end  sim:/LFOgen_tb/DUT/scaleFactor
add wave -position end  sim:/LFOgen_tb/DUT/waveOut
add wave -position end  sim:/LFOgen_tb/DUT/phaseAcc
add wave -position end  sim:/LFOgen_tb/DUT/tuningVal
add wave -position end  sim:/LFOgen_tb/DUT/preWave
add wave -position end  sim:/LFOgen_tb/DUT/multResult
add wave -position end  sim:/LFOgen_tb/DUT/LUT
add wave -position end  sim:/LFOgen_tb/DUT/counter
add wave -position end  sim:/LFOgen_tb/DUT/tick48k
restart -f
# Closing VCD file "LFOgen.vcd"
# Loading work.LFOgen_tb(fast)
# Loading work.LFOgen(fast)
run -all
# ---------------------------------------------------------
# Starting LFOgen Testbench (6MHz System Clock)
# 48kHz Sample Period: 20833.250000ns (~20.833us)
# ---------------------------------------------------------
# NOTE: Ensure 'sineFixed(256).mem' is in a subdirectory named 'LFO-LUTs'
# relative to the directory where the simulation is being executed.
# ---------------------------------------------------------
# [833000] Reset held high. phaseAcc: 0x00000000, waveOut:      0
# [21583000] First 48kHz Tick detected!
# [21584000] Case 1: Freq=1.0Hz. Running 10 samples to check Accumulator logic...
# [229916000] Case 1 PhaseAcc check: 0x000da73c (Should be increasing)
# [230083000] Case 2: Freq=4.0Hz. Running 60 samples to wait for LUT Index change...
#         (Transition from Index 0 -> 1 expected around Sample 47)
# [1104912000] Sample 42: phaseAcc=0x00eeeeec (Idx: 0), waveOut=     0
# [1125745000] Sample 43: phaseAcc=0x00f46506 (Idx: 0), waveOut=     0
# [1146579000] Sample 44: phaseAcc=0x00f9db20 (Idx: 0), waveOut=     0
# [1167412000] Sample 45: phaseAcc=0x00ff513a (Idx: 0), waveOut=     0
# [1188245000] Sample 46: phaseAcc=0x0104c754 (Idx: 1), waveOut=     0
# [1209078000] Sample 47: phaseAcc=0x010a3d6e (Idx: 1), waveOut=     0
# [1229912000] Sample 48: phaseAcc=0x010fb388 (Idx: 1), waveOut=     0
# [1250745000] Sample 49: phaseAcc=0x011529a2 (Idx: 1), waveOut=   101
# [1271578000] Sample 50: phaseAcc=0x011a9fbc (Idx: 1), waveOut=   101
# [1292411000] Sample 51: phaseAcc=0x012015d6 (Idx: 1), waveOut=   101
# [1313245000] Sample 52: phaseAcc=0x01258bf0 (Idx: 1), waveOut=   101
# [1334078000] Sample 53: phaseAcc=0x012b020a (Idx: 1), waveOut=   101
# [1354911000] Sample 54: phaseAcc=0x01307824 (Idx: 1), waveOut=   101
# [1375744000] Sample 55: phaseAcc=0x0135ee3e (Idx: 1), waveOut=   101
# [1396578000] Sample 56: phaseAcc=0x013b6458 (Idx: 1), waveOut=   101
# [1417411000] Sample 57: phaseAcc=0x0140da72 (Idx: 1), waveOut=   101
# [1438244000] Sample 58: phaseAcc=0x0146508c (Idx: 1), waveOut=   101
# [1459077000] Sample 59: phaseAcc=0x014bc6a6 (Idx: 1), waveOut=   101
# [1479911000] Sample 60: phaseAcc=0x01513cc0 (Idx: 1), waveOut=   101
# [1479911000] Test complete.
# ** Note: $finish    : C:/Users/roman/Documents/GitHub/E155Project/FPGA/Testbench/LFOgen_tb.sv(104)
#    Time: 1479910747 ps  Iteration: 2  Instance: /LFOgen_tb
# 1
# Break in Module LFOgen_tb at C:/Users/roman/Documents/GitHub/E155Project/FPGA/Testbench/LFOgen_tb.sv line 104
# End time: 17:39:19 on Nov 25,2025, Elapsed time: 0:10:21
# Errors: 0, Warnings: 0
# *** Summary *********************************************
#     qrun: Errors:   0, Warnings:   0
#     vlog: Errors:   0, Warnings:   0
#     vopt: Errors:   0, Warnings:   5
#   Totals: Errors:   0, Warnings:   5
# vsim -L work -L pmi_work -L ovi_ice40up -lib qrun.out/work -wlf vsim.wlf -gui -do "view wave" -do "add wave /*" -do "run -all" -statslog qrun.out/stats_log qrun_opt -suppress vsim-7033,vsim-8630,3009,3389 -appendlog -l qrun.log 
# Start time: 17:40:02 on Nov 25,2025
# Loading sv_std.std
# Loading work.LFOgen_tb(fast)
# Loading work.LFOgen(fast)
# view wave
# .main_pane.wave.interior.cs.body.pw.wf
# add wave /*
# run -all
# ** Warning: (vsim-7) Failed to open readmem file "./LFO-LUTs/sineFixed(256).mem" in read mode.
# No such file or directory. (errno = ENOENT)    : C:/Users/roman/Documents/GitHub/E155Project/FPGA/Src/LFOgen.sv(25)
#    Time: 0 ps  Iteration: 0  Instance: /LFOgen_tb/DUT
# ---------------------------------------------------------
# Starting LFOgen Testbench (6MHz System Clock)
# 48kHz Sample Period: 20833.250000ns (~20.833us)
# ---------------------------------------------------------
# NOTE: Ensure 'sineFixed(256).mem' is in a subdirectory named 'LFO-LUTs'
# relative to the directory where the simulation is being executed.
# ---------------------------------------------------------
# [833000] Reset held high. phaseAcc: 0x00000000, waveOut:      0
# [21583000] First 48kHz Tick detected!
# [21584000] Case 1: Freq=1.0Hz. Running 10 samples to check Accumulator logic...
# [229916000] Case 1 PhaseAcc check: 0x000da73c (Should be increasing)
# [230083000] Case 2: Freq=4.0Hz. Running 60 samples to wait for LUT Index change...
#         (Transition from Index 0 -> 1 expected around Sample 47)
# [1104912000] Sample 42: phaseAcc=0x00eeeeec (Idx: 0), waveOut=     x
# [1125745000] Sample 43: phaseAcc=0x00f46506 (Idx: 0), waveOut=     x
# [1146579000] Sample 44: phaseAcc=0x00f9db20 (Idx: 0), waveOut=     x
# [1167412000] Sample 45: phaseAcc=0x00ff513a (Idx: 0), waveOut=     x
# [1188245000] Sample 46: phaseAcc=0x0104c754 (Idx: 1), waveOut=     x
# [1209078000] Sample 47: phaseAcc=0x010a3d6e (Idx: 1), waveOut=     x
# [1229912000] Sample 48: phaseAcc=0x010fb388 (Idx: 1), waveOut=     x
# [1250745000] Sample 49: phaseAcc=0x011529a2 (Idx: 1), waveOut=     x
# [1271578000] Sample 50: phaseAcc=0x011a9fbc (Idx: 1), waveOut=     x
# [1292411000] Sample 51: phaseAcc=0x012015d6 (Idx: 1), waveOut=     x
# [1313245000] Sample 52: phaseAcc=0x01258bf0 (Idx: 1), waveOut=     x
# [1334078000] Sample 53: phaseAcc=0x012b020a (Idx: 1), waveOut=     x
# [1354911000] Sample 54: phaseAcc=0x01307824 (Idx: 1), waveOut=     x
# [1375744000] Sample 55: phaseAcc=0x0135ee3e (Idx: 1), waveOut=     x
# [1396578000] Sample 56: phaseAcc=0x013b6458 (Idx: 1), waveOut=     x
# [1417411000] Sample 57: phaseAcc=0x0140da72 (Idx: 1), waveOut=     x
# [1438244000] Sample 58: phaseAcc=0x0146508c (Idx: 1), waveOut=     x
# [1459077000] Sample 59: phaseAcc=0x014bc6a6 (Idx: 1), waveOut=     x
# [1479911000] Sample 60: phaseAcc=0x01513cc0 (Idx: 1), waveOut=     x
# [1500744000] Sample 61: phaseAcc=0x0156b2da (Idx: 1), waveOut=     x
# [1521577000] Sample 62: phaseAcc=0x015c28f4 (Idx: 1), waveOut=     x
# [1542410000] Sample 63: phaseAcc=0x01619f0e (Idx: 1), waveOut=     x
# [1563244000] Sample 64: phaseAcc=0x01671528 (Idx: 1), waveOut=     x
# [1584077000] Sample 65: phaseAcc=0x016c8b42 (Idx: 1), waveOut=     x
# [1604910000] Sample 66: phaseAcc=0x0172015c (Idx: 1), waveOut=     x
# [1625743000] Sample 67: phaseAcc=0x01777776 (Idx: 1), waveOut=     x
# [1646577000] Sample 68: phaseAcc=0x017ced90 (Idx: 1), waveOut=     x
# [1667410000] Sample 69: phaseAcc=0x018263aa (Idx: 1), waveOut=     x
# [1688243000] Sample 70: phaseAcc=0x0187d9c4 (Idx: 1), waveOut=     x
# [1709076000] Sample 71: phaseAcc=0x018d4fde (Idx: 1), waveOut=     x
# [1729910000] Sample 72: phaseAcc=0x0192c5f8 (Idx: 1), waveOut=     x
# [1750743000] Sample 73: phaseAcc=0x01983c12 (Idx: 1), waveOut=     x
# [1771576000] Sample 74: phaseAcc=0x019db22c (Idx: 1), waveOut=     x
# [1792409000] Sample 75: phaseAcc=0x01a32846 (Idx: 1), waveOut=     x
# [1813243000] Sample 76: phaseAcc=0x01a89e60 (Idx: 1), waveOut=     x
# [1834076000] Sample 77: phaseAcc=0x01ae147a (Idx: 1), waveOut=     x
# [1854909000] Sample 78: phaseAcc=0x01b38a94 (Idx: 1), waveOut=     x
# [1875742000] Sample 79: phaseAcc=0x01b900ae (Idx: 1), waveOut=     x
# [1896576000] Sample 80: phaseAcc=0x01be76c8 (Idx: 1), waveOut=     x
# [1917409000] Sample 81: phaseAcc=0x01c3ece2 (Idx: 1), waveOut=     x
# [1938242000] Sample 82: phaseAcc=0x01c962fc (Idx: 1), waveOut=     x
# [1959075000] Sample 83: phaseAcc=0x01ced916 (Idx: 1), waveOut=     x
# [1979909000] Sample 84: phaseAcc=0x01d44f30 (Idx: 1), waveOut=     x
# [2000742000] Sample 85: phaseAcc=0x01d9c54a (Idx: 1), waveOut=     x
# [2021575000] Sample 86: phaseAcc=0x01df3b64 (Idx: 1), waveOut=     x
# [2042408000] Sample 87: phaseAcc=0x01e4b17e (Idx: 1), waveOut=     x
# [2063242000] Sample 88: phaseAcc=0x01ea2798 (Idx: 1), waveOut=     x
# [2084075000] Sample 89: phaseAcc=0x01ef9db2 (Idx: 1), waveOut=     x
# [2104908000] Sample 90: phaseAcc=0x01f513cc (Idx: 1), waveOut=     x
# [2125741000] Sample 91: phaseAcc=0x01fa89e6 (Idx: 1), waveOut=     x
# [2146575000] Sample 92: phaseAcc=0x02000000 (Idx: 2), waveOut=     x
# [2167408000] Sample 93: phaseAcc=0x0205761a (Idx: 2), waveOut=     x
# [2188241000] Sample 94: phaseAcc=0x020aec34 (Idx: 2), waveOut=     x
# [2209074000] Sample 95: phaseAcc=0x0210624e (Idx: 2), waveOut=     x
# [2229908000] Sample 96: phaseAcc=0x0215d868 (Idx: 2), waveOut=     x
# [2250741000] Sample 97: phaseAcc=0x021b4e82 (Idx: 2), waveOut=     x
# [2271574000] Sample 98: phaseAcc=0x0220c49c (Idx: 2), waveOut=     x
# [2292407000] Sample 99: phaseAcc=0x02263ab6 (Idx: 2), waveOut=     x
# [2313241000] Sample 100: phaseAcc=0x022bb0d0 (Idx: 2), waveOut=     x
# [2334074000] Sample 101: phaseAcc=0x023126ea (Idx: 2), waveOut=     x
# [2354907000] Sample 102: phaseAcc=0x02369d04 (Idx: 2), waveOut=     x
# [2375740000] Sample 103: phaseAcc=0x023c131e (Idx: 2), waveOut=     x
# [2396574000] Sample 104: phaseAcc=0x02418938 (Idx: 2), waveOut=     x
# [2417407000] Sample 105: phaseAcc=0x0246ff52 (Idx: 2), waveOut=     x
# [2438240000] Sample 106: phaseAcc=0x024c756c (Idx: 2), waveOut=     x
# [2459073000] Sample 107: phaseAcc=0x0251eb86 (Idx: 2), waveOut=     x
# [2479907000] Sample 108: phaseAcc=0x025761a0 (Idx: 2), waveOut=     x
# [2500740000] Sample 109: phaseAcc=0x025cd7ba (Idx: 2), waveOut=     x
# [2521573000] Sample 110: phaseAcc=0x02624dd4 (Idx: 2), waveOut=     x
# [2542406000] Sample 111: phaseAcc=0x0267c3ee (Idx: 2), waveOut=     x
# [2563240000] Sample 112: phaseAcc=0x026d3a08 (Idx: 2), waveOut=     x
# [2584073000] Sample 113: phaseAcc=0x0272b022 (Idx: 2), waveOut=     x
# [2604906000] Sample 114: phaseAcc=0x0278263c (Idx: 2), waveOut=     x
# [2625739000] Sample 115: phaseAcc=0x027d9c56 (Idx: 2), waveOut=     x
# [2646573000] Sample 116: phaseAcc=0x02831270 (Idx: 2), waveOut=     x
# [2667406000] Sample 117: phaseAcc=0x0288888a (Idx: 2), waveOut=     x
# [2688239000] Sample 118: phaseAcc=0x028dfea4 (Idx: 2), waveOut=     x
# [2709072000] Sample 119: phaseAcc=0x029374be (Idx: 2), waveOut=     x
# [2729906000] Sample 120: phaseAcc=0x0298ead8 (Idx: 2), waveOut=     x
# [2729906000] Test complete.
# ** Note: $finish    : C:/Users/roman/Documents/GitHub/E155Project/FPGA/Testbench/LFOgen_tb.sv(104)
#    Time: 2729905747 ps  Iteration: 2  Instance: /LFOgen_tb
# 1
# Break in Module LFOgen_tb at C:/Users/roman/Documents/GitHub/E155Project/FPGA/Testbench/LFOgen_tb.sv line 104
# End time: 17:40:47 on Nov 25,2025, Elapsed time: 0:00:45
# Errors: 0, Warnings: 1
# *** Summary *********************************************
#     qrun: Errors:   0, Warnings:   0
#     vlog: Errors:   0, Warnings:   0
#     vopt: Errors:   0, Warnings:   5
#   Totals: Errors:   0, Warnings:   5
# vsim -L work -L pmi_work -L ovi_ice40up -lib qrun.out/work -wlf vsim.wlf -gui -do "view wave" -do "add wave /*" -do "run -all" -statslog qrun.out/stats_log qrun_opt -suppress vsim-7033,vsim-8630,3009,3389 -appendlog -l qrun.log 
# Start time: 17:41:22 on Nov 25,2025
# Loading sv_std.std
# Loading work.LFOgen_tb(fast)
# Loading work.LFOgen(fast)
# view wave
# .main_pane.wave.interior.cs.body.pw.wf
# add wave /*
# run -all
# ---------------------------------------------------------
# Starting LFOgen Testbench (6MHz System Clock)
# 48kHz Sample Period: 20833.250000ns (~20.833us)
# ---------------------------------------------------------
# NOTE: Ensure 'sineFixed(256).mem' is in a subdirectory named 'LFO-LUTs'
# relative to the directory where the simulation is being executed.
# ---------------------------------------------------------
# [833000] Reset held high. phaseAcc: 0x00000000, waveOut:      0
# [21583000] First 48kHz Tick detected!
# [21584000] Case 1: Freq=1.0Hz. Running 10 samples to check Accumulator logic...
# [229916000] Case 1 PhaseAcc check: 0x000da73c (Should be increasing)
# [230083000] Case 2: Freq=4.0Hz. Running 120 samples to wait for LUT Index change twice...
#         (Transition from Index 0 -> 1 expected around Sample 47)
# [1104912000] Sample 42: phaseAcc=0x00eeeeec (Idx: 0), waveOut=     0
# [1125745000] Sample 43: phaseAcc=0x00f46506 (Idx: 0), waveOut=     0
# [1146579000] Sample 44: phaseAcc=0x00f9db20 (Idx: 0), waveOut=     0
# [1167412000] Sample 45: phaseAcc=0x00ff513a (Idx: 0), waveOut=     0
# [1188245000] Sample 46: phaseAcc=0x0104c754 (Idx: 1), waveOut=     0
# [1209078000] Sample 47: phaseAcc=0x010a3d6e (Idx: 1), waveOut=     0
# [1229912000] Sample 48: phaseAcc=0x010fb388 (Idx: 1), waveOut=     0
# [1250745000] Sample 49: phaseAcc=0x011529a2 (Idx: 1), waveOut=   101
# [1271578000] Sample 50: phaseAcc=0x011a9fbc (Idx: 1), waveOut=   101
# [1292411000] Sample 51: phaseAcc=0x012015d6 (Idx: 1), waveOut=   101
# [1313245000] Sample 52: phaseAcc=0x01258bf0 (Idx: 1), waveOut=   101
# [1334078000] Sample 53: phaseAcc=0x012b020a (Idx: 1), waveOut=   101
# [1354911000] Sample 54: phaseAcc=0x01307824 (Idx: 1), waveOut=   101
# [1375744000] Sample 55: phaseAcc=0x0135ee3e (Idx: 1), waveOut=   101
# [1396578000] Sample 56: phaseAcc=0x013b6458 (Idx: 1), waveOut=   101
# [1417411000] Sample 57: phaseAcc=0x0140da72 (Idx: 1), waveOut=   101
# [1438244000] Sample 58: phaseAcc=0x0146508c (Idx: 1), waveOut=   101
# [1459077000] Sample 59: phaseAcc=0x014bc6a6 (Idx: 1), waveOut=   101
# [1479911000] Sample 60: phaseAcc=0x01513cc0 (Idx: 1), waveOut=   101
# [1500744000] Sample 61: phaseAcc=0x0156b2da (Idx: 1), waveOut=   101
# [1521577000] Sample 62: phaseAcc=0x015c28f4 (Idx: 1), waveOut=   101
# [1542410000] Sample 63: phaseAcc=0x01619f0e (Idx: 1), waveOut=   101
# [1563244000] Sample 64: phaseAcc=0x01671528 (Idx: 1), waveOut=   101
# [1584077000] Sample 65: phaseAcc=0x016c8b42 (Idx: 1), waveOut=   101
# [1604910000] Sample 66: phaseAcc=0x0172015c (Idx: 1), waveOut=   101
# [1625743000] Sample 67: phaseAcc=0x01777776 (Idx: 1), waveOut=   101
# [1646577000] Sample 68: phaseAcc=0x017ced90 (Idx: 1), waveOut=   101
# [1667410000] Sample 69: phaseAcc=0x018263aa (Idx: 1), waveOut=   101
# [1688243000] Sample 70: phaseAcc=0x0187d9c4 (Idx: 1), waveOut=   101
# [1709076000] Sample 71: phaseAcc=0x018d4fde (Idx: 1), waveOut=   101
# [1729910000] Sample 72: phaseAcc=0x0192c5f8 (Idx: 1), waveOut=   101
# [1750743000] Sample 73: phaseAcc=0x01983c12 (Idx: 1), waveOut=   101
# [1771576000] Sample 74: phaseAcc=0x019db22c (Idx: 1), waveOut=   101
# [1792409000] Sample 75: phaseAcc=0x01a32846 (Idx: 1), waveOut=   101
# [1813243000] Sample 76: phaseAcc=0x01a89e60 (Idx: 1), waveOut=   101
# [1834076000] Sample 77: phaseAcc=0x01ae147a (Idx: 1), waveOut=   101
# [1854909000] Sample 78: phaseAcc=0x01b38a94 (Idx: 1), waveOut=   101
# [1875742000] Sample 79: phaseAcc=0x01b900ae (Idx: 1), waveOut=   101
# [1896576000] Sample 80: phaseAcc=0x01be76c8 (Idx: 1), waveOut=   101
# [1917409000] Sample 81: phaseAcc=0x01c3ece2 (Idx: 1), waveOut=   101
# [1938242000] Sample 82: phaseAcc=0x01c962fc (Idx: 1), waveOut=   101
# [1959075000] Sample 83: phaseAcc=0x01ced916 (Idx: 1), waveOut=   101
# [1979909000] Sample 84: phaseAcc=0x01d44f30 (Idx: 1), waveOut=   101
# [2000742000] Sample 85: phaseAcc=0x01d9c54a (Idx: 1), waveOut=   101
# [2021575000] Sample 86: phaseAcc=0x01df3b64 (Idx: 1), waveOut=   101
# [2042408000] Sample 87: phaseAcc=0x01e4b17e (Idx: 1), waveOut=   101
# [2063242000] Sample 88: phaseAcc=0x01ea2798 (Idx: 1), waveOut=   101
# [2084075000] Sample 89: phaseAcc=0x01ef9db2 (Idx: 1), waveOut=   101
# [2104908000] Sample 90: phaseAcc=0x01f513cc (Idx: 1), waveOut=   101
# [2125741000] Sample 91: phaseAcc=0x01fa89e6 (Idx: 1), waveOut=   101
# [2146575000] Sample 92: phaseAcc=0x02000000 (Idx: 2), waveOut=   101
# [2167408000] Sample 93: phaseAcc=0x0205761a (Idx: 2), waveOut=   101
# [2188241000] Sample 94: phaseAcc=0x020aec34 (Idx: 2), waveOut=   101
# [2209074000] Sample 95: phaseAcc=0x0210624e (Idx: 2), waveOut=   202
# [2229908000] Sample 96: phaseAcc=0x0215d868 (Idx: 2), waveOut=   202
# [2250741000] Sample 97: phaseAcc=0x021b4e82 (Idx: 2), waveOut=   202
# [2271574000] Sample 98: phaseAcc=0x0220c49c (Idx: 2), waveOut=   202
# [2292407000] Sample 99: phaseAcc=0x02263ab6 (Idx: 2), waveOut=   202
# [2313241000] Sample 100: phaseAcc=0x022bb0d0 (Idx: 2), waveOut=   202
# [2334074000] Sample 101: phaseAcc=0x023126ea (Idx: 2), waveOut=   202
# [2354907000] Sample 102: phaseAcc=0x02369d04 (Idx: 2), waveOut=   202
# [2375740000] Sample 103: phaseAcc=0x023c131e (Idx: 2), waveOut=   202
# [2396574000] Sample 104: phaseAcc=0x02418938 (Idx: 2), waveOut=   202
# [2417407000] Sample 105: phaseAcc=0x0246ff52 (Idx: 2), waveOut=   202
# [2438240000] Sample 106: phaseAcc=0x024c756c (Idx: 2), waveOut=   202
# [2459073000] Sample 107: phaseAcc=0x0251eb86 (Idx: 2), waveOut=   202
# [2479907000] Sample 108: phaseAcc=0x025761a0 (Idx: 2), waveOut=   202
# [2500740000] Sample 109: phaseAcc=0x025cd7ba (Idx: 2), waveOut=   202
# [2521573000] Sample 110: phaseAcc=0x02624dd4 (Idx: 2), waveOut=   202
# [2542406000] Sample 111: phaseAcc=0x0267c3ee (Idx: 2), waveOut=   202
# [2563240000] Sample 112: phaseAcc=0x026d3a08 (Idx: 2), waveOut=   202
# [2584073000] Sample 113: phaseAcc=0x0272b022 (Idx: 2), waveOut=   202
# [2604906000] Sample 114: phaseAcc=0x0278263c (Idx: 2), waveOut=   202
# [2625739000] Sample 115: phaseAcc=0x027d9c56 (Idx: 2), waveOut=   202
# [2646573000] Sample 116: phaseAcc=0x02831270 (Idx: 2), waveOut=   202
# [2667406000] Sample 117: phaseAcc=0x0288888a (Idx: 2), waveOut=   202
# [2688239000] Sample 118: phaseAcc=0x028dfea4 (Idx: 2), waveOut=   202
# [2709072000] Sample 119: phaseAcc=0x029374be (Idx: 2), waveOut=   202
# [2729906000] Sample 120: phaseAcc=0x0298ead8 (Idx: 2), waveOut=   202
# [2729906000] Test complete.
# ** Note: $stop    : C:/Users/roman/Documents/GitHub/E155Project/FPGA/Testbench/LFOgen_tb.sv(104)
#    Time: 2729905747 ps  Iteration: 2  Instance: /LFOgen_tb
# Break in Module LFOgen_tb at C:/Users/roman/Documents/GitHub/E155Project/FPGA/Testbench/LFOgen_tb.sv line 104
add wave -position end  sim:/LFOgen_tb/DUT/clk
add wave -position end  sim:/LFOgen_tb/DUT/reset
add wave -position end  sim:/LFOgen_tb/DUT/freqSetting
add wave -position end  sim:/LFOgen_tb/DUT/scaleFactor
add wave -position end  sim:/LFOgen_tb/DUT/waveOut
add wave -position end  sim:/LFOgen_tb/DUT/newValFlag
add wave -position end  sim:/LFOgen_tb/DUT/phaseAcc
add wave -position end  sim:/LFOgen_tb/DUT/tuningVal
add wave -position end  sim:/LFOgen_tb/DUT/preWave
add wave -position end  sim:/LFOgen_tb/DUT/multResult
add wave -position end  sim:/LFOgen_tb/DUT/multResultPrev
add wave -position end  sim:/LFOgen_tb/DUT/LUT
add wave -position end  sim:/LFOgen_tb/DUT/counter
add wave -position end  sim:/LFOgen_tb/DUT/tick48k
restart -f
# Loading work.LFOgen_tb(fast)
# Loading work.LFOgen(fast)
run -all
# ---------------------------------------------------------
# Starting LFOgen Testbench (6MHz System Clock)
# 48kHz Sample Period: 20833.250000ns (~20.833us)
# ---------------------------------------------------------
# NOTE: Ensure 'sineFixed(256).mem' is in a subdirectory named 'LFO-LUTs'
# relative to the directory where the simulation is being executed.
# ---------------------------------------------------------
# [833000] Reset held high. phaseAcc: 0x00000000, waveOut:      0
# [21583000] First 48kHz Tick detected!
# [21584000] Case 1: Freq=1.0Hz. Running 10 samples to check Accumulator logic...
# [229916000] Case 1 PhaseAcc check: 0x000da73c (Should be increasing)
# [230083000] Case 2: Freq=4.0Hz. Running 120 samples to wait for LUT Index change twice...
#         (Transition from Index 0 -> 1 expected around Sample 47)
# [1104912000] Sample 42: phaseAcc=0x00eeeeec (Idx: 0), waveOut=     0
# [1125745000] Sample 43: phaseAcc=0x00f46506 (Idx: 0), waveOut=     0
# [1146579000] Sample 44: phaseAcc=0x00f9db20 (Idx: 0), waveOut=     0
# [1167412000] Sample 45: phaseAcc=0x00ff513a (Idx: 0), waveOut=     0
# [1188245000] Sample 46: phaseAcc=0x0104c754 (Idx: 1), waveOut=     0
# [1209078000] Sample 47: phaseAcc=0x010a3d6e (Idx: 1), waveOut=     0
# [1229912000] Sample 48: phaseAcc=0x010fb388 (Idx: 1), waveOut=     0
# [1250745000] Sample 49: phaseAcc=0x011529a2 (Idx: 1), waveOut=   101
# [1271578000] Sample 50: phaseAcc=0x011a9fbc (Idx: 1), waveOut=   101
# [1292411000] Sample 51: phaseAcc=0x012015d6 (Idx: 1), waveOut=   101
# [1313245000] Sample 52: phaseAcc=0x01258bf0 (Idx: 1), waveOut=   101
# [1334078000] Sample 53: phaseAcc=0x012b020a (Idx: 1), waveOut=   101
# [1354911000] Sample 54: phaseAcc=0x01307824 (Idx: 1), waveOut=   101
# [1375744000] Sample 55: phaseAcc=0x0135ee3e (Idx: 1), waveOut=   101
# [1396578000] Sample 56: phaseAcc=0x013b6458 (Idx: 1), waveOut=   101
# [1417411000] Sample 57: phaseAcc=0x0140da72 (Idx: 1), waveOut=   101
# [1438244000] Sample 58: phaseAcc=0x0146508c (Idx: 1), waveOut=   101
# [1459077000] Sample 59: phaseAcc=0x014bc6a6 (Idx: 1), waveOut=   101
# [1479911000] Sample 60: phaseAcc=0x01513cc0 (Idx: 1), waveOut=   101
# [1500744000] Sample 61: phaseAcc=0x0156b2da (Idx: 1), waveOut=   101
# [1521577000] Sample 62: phaseAcc=0x015c28f4 (Idx: 1), waveOut=   101
# [1542410000] Sample 63: phaseAcc=0x01619f0e (Idx: 1), waveOut=   101
# [1563244000] Sample 64: phaseAcc=0x01671528 (Idx: 1), waveOut=   101
# [1584077000] Sample 65: phaseAcc=0x016c8b42 (Idx: 1), waveOut=   101
# [1604910000] Sample 66: phaseAcc=0x0172015c (Idx: 1), waveOut=   101
# [1625743000] Sample 67: phaseAcc=0x01777776 (Idx: 1), waveOut=   101
# [1646577000] Sample 68: phaseAcc=0x017ced90 (Idx: 1), waveOut=   101
# [1667410000] Sample 69: phaseAcc=0x018263aa (Idx: 1), waveOut=   101
# [1688243000] Sample 70: phaseAcc=0x0187d9c4 (Idx: 1), waveOut=   101
# [1709076000] Sample 71: phaseAcc=0x018d4fde (Idx: 1), waveOut=   101
# [1729910000] Sample 72: phaseAcc=0x0192c5f8 (Idx: 1), waveOut=   101
# [1750743000] Sample 73: phaseAcc=0x01983c12 (Idx: 1), waveOut=   101
# [1771576000] Sample 74: phaseAcc=0x019db22c (Idx: 1), waveOut=   101
# [1792409000] Sample 75: phaseAcc=0x01a32846 (Idx: 1), waveOut=   101
# [1813243000] Sample 76: phaseAcc=0x01a89e60 (Idx: 1), waveOut=   101
# [1834076000] Sample 77: phaseAcc=0x01ae147a (Idx: 1), waveOut=   101
# [1854909000] Sample 78: phaseAcc=0x01b38a94 (Idx: 1), waveOut=   101
# [1875742000] Sample 79: phaseAcc=0x01b900ae (Idx: 1), waveOut=   101
# [1896576000] Sample 80: phaseAcc=0x01be76c8 (Idx: 1), waveOut=   101
# [1917409000] Sample 81: phaseAcc=0x01c3ece2 (Idx: 1), waveOut=   101
# [1938242000] Sample 82: phaseAcc=0x01c962fc (Idx: 1), waveOut=   101
# [1959075000] Sample 83: phaseAcc=0x01ced916 (Idx: 1), waveOut=   101
# [1979909000] Sample 84: phaseAcc=0x01d44f30 (Idx: 1), waveOut=   101
# [2000742000] Sample 85: phaseAcc=0x01d9c54a (Idx: 1), waveOut=   101
# [2021575000] Sample 86: phaseAcc=0x01df3b64 (Idx: 1), waveOut=   101
# [2042408000] Sample 87: phaseAcc=0x01e4b17e (Idx: 1), waveOut=   101
# [2063242000] Sample 88: phaseAcc=0x01ea2798 (Idx: 1), waveOut=   101
# [2084075000] Sample 89: phaseAcc=0x01ef9db2 (Idx: 1), waveOut=   101
# [2104908000] Sample 90: phaseAcc=0x01f513cc (Idx: 1), waveOut=   101
# [2125741000] Sample 91: phaseAcc=0x01fa89e6 (Idx: 1), waveOut=   101
# [2146575000] Sample 92: phaseAcc=0x02000000 (Idx: 2), waveOut=   101
# [2167408000] Sample 93: phaseAcc=0x0205761a (Idx: 2), waveOut=   101
# [2188241000] Sample 94: phaseAcc=0x020aec34 (Idx: 2), waveOut=   101
# [2209074000] Sample 95: phaseAcc=0x0210624e (Idx: 2), waveOut=   202
# [2229908000] Sample 96: phaseAcc=0x0215d868 (Idx: 2), waveOut=   202
# [2250741000] Sample 97: phaseAcc=0x021b4e82 (Idx: 2), waveOut=   202
# [2271574000] Sample 98: phaseAcc=0x0220c49c (Idx: 2), waveOut=   202
# [2292407000] Sample 99: phaseAcc=0x02263ab6 (Idx: 2), waveOut=   202
# [2313241000] Sample 100: phaseAcc=0x022bb0d0 (Idx: 2), waveOut=   202
# [2334074000] Sample 101: phaseAcc=0x023126ea (Idx: 2), waveOut=   202
# [2354907000] Sample 102: phaseAcc=0x02369d04 (Idx: 2), waveOut=   202
# [2375740000] Sample 103: phaseAcc=0x023c131e (Idx: 2), waveOut=   202
# [2396574000] Sample 104: phaseAcc=0x02418938 (Idx: 2), waveOut=   202
# [2417407000] Sample 105: phaseAcc=0x0246ff52 (Idx: 2), waveOut=   202
# [2438240000] Sample 106: phaseAcc=0x024c756c (Idx: 2), waveOut=   202
# [2459073000] Sample 107: phaseAcc=0x0251eb86 (Idx: 2), waveOut=   202
# [2479907000] Sample 108: phaseAcc=0x025761a0 (Idx: 2), waveOut=   202
# [2500740000] Sample 109: phaseAcc=0x025cd7ba (Idx: 2), waveOut=   202
# [2521573000] Sample 110: phaseAcc=0x02624dd4 (Idx: 2), waveOut=   202
# [2542406000] Sample 111: phaseAcc=0x0267c3ee (Idx: 2), waveOut=   202
# [2563240000] Sample 112: phaseAcc=0x026d3a08 (Idx: 2), waveOut=   202
# [2584073000] Sample 113: phaseAcc=0x0272b022 (Idx: 2), waveOut=   202
# [2604906000] Sample 114: phaseAcc=0x0278263c (Idx: 2), waveOut=   202
# [2625739000] Sample 115: phaseAcc=0x027d9c56 (Idx: 2), waveOut=   202
# [2646573000] Sample 116: phaseAcc=0x02831270 (Idx: 2), waveOut=   202
# [2667406000] Sample 117: phaseAcc=0x0288888a (Idx: 2), waveOut=   202
# [2688239000] Sample 118: phaseAcc=0x028dfea4 (Idx: 2), waveOut=   202
# [2709072000] Sample 119: phaseAcc=0x029374be (Idx: 2), waveOut=   202
# [2729906000] Sample 120: phaseAcc=0x0298ead8 (Idx: 2), waveOut=   202
# [2729906000] Test complete.
# ** Note: $stop    : C:/Users/roman/Documents/GitHub/E155Project/FPGA/Testbench/LFOgen_tb.sv(104)
#    Time: 2729905747 ps  Iteration: 2  Instance: /LFOgen_tb
# Break in Module LFOgen_tb at C:/Users/roman/Documents/GitHub/E155Project/FPGA/Testbench/LFOgen_tb.sv line 104
# End time: 17:46:18 on Nov 25,2025, Elapsed time: 0:04:56
# Errors: 0, Warnings: 0
# *** Summary *********************************************
#     qrun: Errors:   0, Warnings:   0
#     vlog: Errors:   0, Warnings:   0
#     vopt: Errors:   0, Warnings:   5
#   Totals: Errors:   0, Warnings:   5
# vsim -L work -L pmi_work -L ovi_ice40up -lib qrun.out/work -wlf vsim.wlf -gui -do "view wave" -do "add wave /*" -do "run -all" -statslog qrun.out/stats_log qrun_opt -suppress vsim-7033,vsim-8630,3009,3389 -appendlog -l qrun.log 
# Start time: 17:46:53 on Nov 25,2025
# Loading sv_std.std
# Loading work.LFOgen_tb(fast)
# Loading work.LFOgen(fast)
# view wave
# .main_pane.wave.interior.cs.body.pw.wf
# add wave /*
# run -all
# ** Warning: (vsim-7) Failed to open readmem file "./LFO-LUTs/sineFixed(256).mem" in read mode.
# No such file or directory. (errno = ENOENT)    : C:/Users/roman/Documents/GitHub/E155Project/FPGA/Src/LFOgen.sv(27)
#    Time: 0 ps  Iteration: 0  Instance: /LFOgen_tb/DUT
# ---------------------------------------------------------
# Starting LFOgen Testbench (6MHz System Clock)
# 48kHz Sample Period: 20833.250000ns (~20.833us)
# ---------------------------------------------------------
# NOTE: Ensure 'sineFixed(256).mem' is in a subdirectory named 'LFO-LUTs'
# relative to the directory where the simulation is being executed.
# ---------------------------------------------------------
# [833000] Reset held high. phaseAcc: 0x00000000, waveOut:      0
# [21583000] First 48kHz Tick detected!
# [21584000] Case 1: Freq=1.0Hz. Running 10 samples to check Accumulator logic...
# [229916000] Case 1 PhaseAcc check: 0x000da73c (Should be increasing)
# [230083000] Case 2: Freq=4.0Hz. Running 120 samples to wait for LUT Index change twice...
#         (Transition from Index 0 -> 1 expected around Sample 47)
# [1104912000] Sample 42: phaseAcc=0x00eeeeec (Idx: 0), waveOut=     x
# [1125745000] Sample 43: phaseAcc=0x00f46506 (Idx: 0), waveOut=     x
# [1146579000] Sample 44: phaseAcc=0x00f9db20 (Idx: 0), waveOut=     x
# [1167412000] Sample 45: phaseAcc=0x00ff513a (Idx: 0), waveOut=     x
# [1188245000] Sample 46: phaseAcc=0x0104c754 (Idx: 1), waveOut=     x
# [1209078000] Sample 47: phaseAcc=0x010a3d6e (Idx: 1), waveOut=     x
# [1229912000] Sample 48: phaseAcc=0x010fb388 (Idx: 1), waveOut=     x
# [1250745000] Sample 49: phaseAcc=0x011529a2 (Idx: 1), waveOut=     x
# [1271578000] Sample 50: phaseAcc=0x011a9fbc (Idx: 1), waveOut=     x
# [1292411000] Sample 51: phaseAcc=0x012015d6 (Idx: 1), waveOut=     x
# [1313245000] Sample 52: phaseAcc=0x01258bf0 (Idx: 1), waveOut=     x
# [1334078000] Sample 53: phaseAcc=0x012b020a (Idx: 1), waveOut=     x
# [1354911000] Sample 54: phaseAcc=0x01307824 (Idx: 1), waveOut=     x
# [1375744000] Sample 55: phaseAcc=0x0135ee3e (Idx: 1), waveOut=     x
# [1396578000] Sample 56: phaseAcc=0x013b6458 (Idx: 1), waveOut=     x
# [1417411000] Sample 57: phaseAcc=0x0140da72 (Idx: 1), waveOut=     x
# [1438244000] Sample 58: phaseAcc=0x0146508c (Idx: 1), waveOut=     x
# [1459077000] Sample 59: phaseAcc=0x014bc6a6 (Idx: 1), waveOut=     x
# [1479911000] Sample 60: phaseAcc=0x01513cc0 (Idx: 1), waveOut=     x
# [1500744000] Sample 61: phaseAcc=0x0156b2da (Idx: 1), waveOut=     x
# [1521577000] Sample 62: phaseAcc=0x015c28f4 (Idx: 1), waveOut=     x
# [1542410000] Sample 63: phaseAcc=0x01619f0e (Idx: 1), waveOut=     x
# [1563244000] Sample 64: phaseAcc=0x01671528 (Idx: 1), waveOut=     x
# [1584077000] Sample 65: phaseAcc=0x016c8b42 (Idx: 1), waveOut=     x
# [1604910000] Sample 66: phaseAcc=0x0172015c (Idx: 1), waveOut=     x
# [1625743000] Sample 67: phaseAcc=0x01777776 (Idx: 1), waveOut=     x
# [1646577000] Sample 68: phaseAcc=0x017ced90 (Idx: 1), waveOut=     x
# [1667410000] Sample 69: phaseAcc=0x018263aa (Idx: 1), waveOut=     x
# [1688243000] Sample 70: phaseAcc=0x0187d9c4 (Idx: 1), waveOut=     x
# [1709076000] Sample 71: phaseAcc=0x018d4fde (Idx: 1), waveOut=     x
# [1729910000] Sample 72: phaseAcc=0x0192c5f8 (Idx: 1), waveOut=     x
# [1750743000] Sample 73: phaseAcc=0x01983c12 (Idx: 1), waveOut=     x
# [1771576000] Sample 74: phaseAcc=0x019db22c (Idx: 1), waveOut=     x
# [1792409000] Sample 75: phaseAcc=0x01a32846 (Idx: 1), waveOut=     x
# [1813243000] Sample 76: phaseAcc=0x01a89e60 (Idx: 1), waveOut=     x
# [1834076000] Sample 77: phaseAcc=0x01ae147a (Idx: 1), waveOut=     x
# [1854909000] Sample 78: phaseAcc=0x01b38a94 (Idx: 1), waveOut=     x
# [1875742000] Sample 79: phaseAcc=0x01b900ae (Idx: 1), waveOut=     x
# [1896576000] Sample 80: phaseAcc=0x01be76c8 (Idx: 1), waveOut=     x
# [1917409000] Sample 81: phaseAcc=0x01c3ece2 (Idx: 1), waveOut=     x
# [1938242000] Sample 82: phaseAcc=0x01c962fc (Idx: 1), waveOut=     x
# [1959075000] Sample 83: phaseAcc=0x01ced916 (Idx: 1), waveOut=     x
# [1979909000] Sample 84: phaseAcc=0x01d44f30 (Idx: 1), waveOut=     x
# [2000742000] Sample 85: phaseAcc=0x01d9c54a (Idx: 1), waveOut=     x
# [2021575000] Sample 86: phaseAcc=0x01df3b64 (Idx: 1), waveOut=     x
# [2042408000] Sample 87: phaseAcc=0x01e4b17e (Idx: 1), waveOut=     x
# [2063242000] Sample 88: phaseAcc=0x01ea2798 (Idx: 1), waveOut=     x
# [2084075000] Sample 89: phaseAcc=0x01ef9db2 (Idx: 1), waveOut=     x
# [2104908000] Sample 90: phaseAcc=0x01f513cc (Idx: 1), waveOut=     x
# [2125741000] Sample 91: phaseAcc=0x01fa89e6 (Idx: 1), waveOut=     x
# [2146575000] Sample 92: phaseAcc=0x02000000 (Idx: 2), waveOut=     x
# [2167408000] Sample 93: phaseAcc=0x0205761a (Idx: 2), waveOut=     x
# [2188241000] Sample 94: phaseAcc=0x020aec34 (Idx: 2), waveOut=     x
# [2209074000] Sample 95: phaseAcc=0x0210624e (Idx: 2), waveOut=     x
# [2229908000] Sample 96: phaseAcc=0x0215d868 (Idx: 2), waveOut=     x
# [2250741000] Sample 97: phaseAcc=0x021b4e82 (Idx: 2), waveOut=     x
# [2271574000] Sample 98: phaseAcc=0x0220c49c (Idx: 2), waveOut=     x
# [2292407000] Sample 99: phaseAcc=0x02263ab6 (Idx: 2), waveOut=     x
# [2313241000] Sample 100: phaseAcc=0x022bb0d0 (Idx: 2), waveOut=     x
# [2334074000] Sample 101: phaseAcc=0x023126ea (Idx: 2), waveOut=     x
# [2354907000] Sample 102: phaseAcc=0x02369d04 (Idx: 2), waveOut=     x
# [2375740000] Sample 103: phaseAcc=0x023c131e (Idx: 2), waveOut=     x
# [2396574000] Sample 104: phaseAcc=0x02418938 (Idx: 2), waveOut=     x
# [2417407000] Sample 105: phaseAcc=0x0246ff52 (Idx: 2), waveOut=     x
# [2438240000] Sample 106: phaseAcc=0x024c756c (Idx: 2), waveOut=     x
# [2459073000] Sample 107: phaseAcc=0x0251eb86 (Idx: 2), waveOut=     x
# [2479907000] Sample 108: phaseAcc=0x025761a0 (Idx: 2), waveOut=     x
# [2500740000] Sample 109: phaseAcc=0x025cd7ba (Idx: 2), waveOut=     x
# [2521573000] Sample 110: phaseAcc=0x02624dd4 (Idx: 2), waveOut=     x
# [2542406000] Sample 111: phaseAcc=0x0267c3ee (Idx: 2), waveOut=     x
# [2563240000] Sample 112: phaseAcc=0x026d3a08 (Idx: 2), waveOut=     x
# [2584073000] Sample 113: phaseAcc=0x0272b022 (Idx: 2), waveOut=     x
# [2604906000] Sample 114: phaseAcc=0x0278263c (Idx: 2), waveOut=     x
# [2625739000] Sample 115: phaseAcc=0x027d9c56 (Idx: 2), waveOut=     x
# [2646573000] Sample 116: phaseAcc=0x02831270 (Idx: 2), waveOut=     x
# [2667406000] Sample 117: phaseAcc=0x0288888a (Idx: 2), waveOut=     x
# [2688239000] Sample 118: phaseAcc=0x028dfea4 (Idx: 2), waveOut=     x
# [2709072000] Sample 119: phaseAcc=0x029374be (Idx: 2), waveOut=     x
# [2729906000] Sample 120: phaseAcc=0x0298ead8 (Idx: 2), waveOut=     x
# Test another scale Factor
# [3604902000] Sample 42: phaseAcc=0x037e4b1c (Idx: 3), waveOut=     x
# [3625735000] Sample 43: phaseAcc=0x0383c136 (Idx: 3), waveOut=     x
# [3646569000] Sample 44: phaseAcc=0x03893750 (Idx: 3), waveOut=     x
# [3667402000] Sample 45: phaseAcc=0x038ead6a (Idx: 3), waveOut=     x
# [3688235000] Sample 46: phaseAcc=0x03942384 (Idx: 3), waveOut=     x
# [3709068000] Sample 47: phaseAcc=0x0399999e (Idx: 3), waveOut=     x
# [3729902000] Sample 48: phaseAcc=0x039f0fb8 (Idx: 3), waveOut=     x
# [3750735000] Sample 49: phaseAcc=0x03a485d2 (Idx: 3), waveOut=     x
# [3771568000] Sample 50: phaseAcc=0x03a9fbec (Idx: 3), waveOut=     x
# [3792401000] Sample 51: phaseAcc=0x03af7206 (Idx: 3), waveOut=     x
# [3813235000] Sample 52: phaseAcc=0x03b4e820 (Idx: 3), waveOut=     x
# [3834068000] Sample 53: phaseAcc=0x03ba5e3a (Idx: 3), waveOut=     x
# [3854901000] Sample 54: phaseAcc=0x03bfd454 (Idx: 3), waveOut=     x
# [3875734000] Sample 55: phaseAcc=0x03c54a6e (Idx: 3), waveOut=     x
# [3896568000] Sample 56: phaseAcc=0x03cac088 (Idx: 3), waveOut=     x
# [3917401000] Sample 57: phaseAcc=0x03d036a2 (Idx: 3), waveOut=     x
# [3938234000] Sample 58: phaseAcc=0x03d5acbc (Idx: 3), waveOut=     x
# [3959067000] Sample 59: phaseAcc=0x03db22d6 (Idx: 3), waveOut=     x
# [3979901000] Sample 60: phaseAcc=0x03e098f0 (Idx: 3), waveOut=     x
# [3979901000] Test complete.
# ** Note: $stop    : C:/Users/roman/Documents/GitHub/E155Project/FPGA/Testbench/LFOgen_tb.sv(116)
#    Time: 3979900747 ps  Iteration: 2  Instance: /LFOgen_tb
# Break in Module LFOgen_tb at C:/Users/roman/Documents/GitHub/E155Project/FPGA/Testbench/LFOgen_tb.sv line 116
# End time: 17:47:13 on Nov 25,2025, Elapsed time: 0:00:20
# Errors: 0, Warnings: 1
# *** Summary *********************************************
#     qrun: Errors:   0, Warnings:   0
#     vlog: Errors:   0, Warnings:   0
#     vopt: Errors:   0, Warnings:   5
#   Totals: Errors:   0, Warnings:   5
# vsim -L work -L pmi_work -L ovi_ice40up -lib qrun.out/work -wlf vsim.wlf -gui -do "view wave" -do "add wave /*" -do "run -all" -statslog qrun.out/stats_log qrun_opt -suppress vsim-7033,vsim-8630,3009,3389 -appendlog -l qrun.log 
# Start time: 17:47:54 on Nov 25,2025
# Loading sv_std.std
# Loading work.LFOgen_tb(fast)
# Loading work.LFOgen(fast)
# view wave
# .main_pane.wave.interior.cs.body.pw.wf
# add wave /*
# run -all
# ---------------------------------------------------------
# Starting LFOgen Testbench (6MHz System Clock)
# 48kHz Sample Period: 20833.250000ns (~20.833us)
# ---------------------------------------------------------
# NOTE: Ensure 'sineFixed(256).mem' is in a subdirectory named 'LFO-LUTs'
# relative to the directory where the simulation is being executed.
# ---------------------------------------------------------
# [833000] Reset held high. phaseAcc: 0x00000000, waveOut:      0
# [21583000] First 48kHz Tick detected!
# [21584000] Case 1: Freq=1.0Hz. Running 10 samples to check Accumulator logic...
# [229916000] Case 1 PhaseAcc check: 0x000da73c (Should be increasing)
# [230083000] Case 2: Freq=4.0Hz. Running 120 samples to wait for LUT Index change twice...
#         (Transition from Index 0 -> 1 expected around Sample 47)
# [1104912000] Sample 42: phaseAcc=0x00eeeeec (Idx: 0), waveOut=     0
# [1125745000] Sample 43: phaseAcc=0x00f46506 (Idx: 0), waveOut=     0
# [1146579000] Sample 44: phaseAcc=0x00f9db20 (Idx: 0), waveOut=     0
# [1167412000] Sample 45: phaseAcc=0x00ff513a (Idx: 0), waveOut=     0
# [1188245000] Sample 46: phaseAcc=0x0104c754 (Idx: 1), waveOut=     0
# [1209078000] Sample 47: phaseAcc=0x010a3d6e (Idx: 1), waveOut=     0
# [1229912000] Sample 48: phaseAcc=0x010fb388 (Idx: 1), waveOut=     0
# [1250745000] Sample 49: phaseAcc=0x011529a2 (Idx: 1), waveOut=   101
# [1271578000] Sample 50: phaseAcc=0x011a9fbc (Idx: 1), waveOut=   101
# [1292411000] Sample 51: phaseAcc=0x012015d6 (Idx: 1), waveOut=   101
# [1313245000] Sample 52: phaseAcc=0x01258bf0 (Idx: 1), waveOut=   101
# [1334078000] Sample 53: phaseAcc=0x012b020a (Idx: 1), waveOut=   101
# [1354911000] Sample 54: phaseAcc=0x01307824 (Idx: 1), waveOut=   101
# [1375744000] Sample 55: phaseAcc=0x0135ee3e (Idx: 1), waveOut=   101
# [1396578000] Sample 56: phaseAcc=0x013b6458 (Idx: 1), waveOut=   101
# [1417411000] Sample 57: phaseAcc=0x0140da72 (Idx: 1), waveOut=   101
# [1438244000] Sample 58: phaseAcc=0x0146508c (Idx: 1), waveOut=   101
# [1459077000] Sample 59: phaseAcc=0x014bc6a6 (Idx: 1), waveOut=   101
# [1479911000] Sample 60: phaseAcc=0x01513cc0 (Idx: 1), waveOut=   101
# [1500744000] Sample 61: phaseAcc=0x0156b2da (Idx: 1), waveOut=   101
# [1521577000] Sample 62: phaseAcc=0x015c28f4 (Idx: 1), waveOut=   101
# [1542410000] Sample 63: phaseAcc=0x01619f0e (Idx: 1), waveOut=   101
# [1563244000] Sample 64: phaseAcc=0x01671528 (Idx: 1), waveOut=   101
# [1584077000] Sample 65: phaseAcc=0x016c8b42 (Idx: 1), waveOut=   101
# [1604910000] Sample 66: phaseAcc=0x0172015c (Idx: 1), waveOut=   101
# [1625743000] Sample 67: phaseAcc=0x01777776 (Idx: 1), waveOut=   101
# [1646577000] Sample 68: phaseAcc=0x017ced90 (Idx: 1), waveOut=   101
# [1667410000] Sample 69: phaseAcc=0x018263aa (Idx: 1), waveOut=   101
# [1688243000] Sample 70: phaseAcc=0x0187d9c4 (Idx: 1), waveOut=   101
# [1709076000] Sample 71: phaseAcc=0x018d4fde (Idx: 1), waveOut=   101
# [1729910000] Sample 72: phaseAcc=0x0192c5f8 (Idx: 1), waveOut=   101
# [1750743000] Sample 73: phaseAcc=0x01983c12 (Idx: 1), waveOut=   101
# [1771576000] Sample 74: phaseAcc=0x019db22c (Idx: 1), waveOut=   101
# [1792409000] Sample 75: phaseAcc=0x01a32846 (Idx: 1), waveOut=   101
# [1813243000] Sample 76: phaseAcc=0x01a89e60 (Idx: 1), waveOut=   101
# [1834076000] Sample 77: phaseAcc=0x01ae147a (Idx: 1), waveOut=   101
# [1854909000] Sample 78: phaseAcc=0x01b38a94 (Idx: 1), waveOut=   101
# [1875742000] Sample 79: phaseAcc=0x01b900ae (Idx: 1), waveOut=   101
# [1896576000] Sample 80: phaseAcc=0x01be76c8 (Idx: 1), waveOut=   101
# [1917409000] Sample 81: phaseAcc=0x01c3ece2 (Idx: 1), waveOut=   101
# [1938242000] Sample 82: phaseAcc=0x01c962fc (Idx: 1), waveOut=   101
# [1959075000] Sample 83: phaseAcc=0x01ced916 (Idx: 1), waveOut=   101
# [1979909000] Sample 84: phaseAcc=0x01d44f30 (Idx: 1), waveOut=   101
# [2000742000] Sample 85: phaseAcc=0x01d9c54a (Idx: 1), waveOut=   101
# [2021575000] Sample 86: phaseAcc=0x01df3b64 (Idx: 1), waveOut=   101
# [2042408000] Sample 87: phaseAcc=0x01e4b17e (Idx: 1), waveOut=   101
# [2063242000] Sample 88: phaseAcc=0x01ea2798 (Idx: 1), waveOut=   101
# [2084075000] Sample 89: phaseAcc=0x01ef9db2 (Idx: 1), waveOut=   101
# [2104908000] Sample 90: phaseAcc=0x01f513cc (Idx: 1), waveOut=   101
# [2125741000] Sample 91: phaseAcc=0x01fa89e6 (Idx: 1), waveOut=   101
# [2146575000] Sample 92: phaseAcc=0x02000000 (Idx: 2), waveOut=   101
# [2167408000] Sample 93: phaseAcc=0x0205761a (Idx: 2), waveOut=   101
# [2188241000] Sample 94: phaseAcc=0x020aec34 (Idx: 2), waveOut=   101
# [2209074000] Sample 95: phaseAcc=0x0210624e (Idx: 2), waveOut=   202
# [2229908000] Sample 96: phaseAcc=0x0215d868 (Idx: 2), waveOut=   202
# [2250741000] Sample 97: phaseAcc=0x021b4e82 (Idx: 2), waveOut=   202
# [2271574000] Sample 98: phaseAcc=0x0220c49c (Idx: 2), waveOut=   202
# [2292407000] Sample 99: phaseAcc=0x02263ab6 (Idx: 2), waveOut=   202
# [2313241000] Sample 100: phaseAcc=0x022bb0d0 (Idx: 2), waveOut=   202
# [2334074000] Sample 101: phaseAcc=0x023126ea (Idx: 2), waveOut=   202
# [2354907000] Sample 102: phaseAcc=0x02369d04 (Idx: 2), waveOut=   202
# [2375740000] Sample 103: phaseAcc=0x023c131e (Idx: 2), waveOut=   202
# [2396574000] Sample 104: phaseAcc=0x02418938 (Idx: 2), waveOut=   202
# [2417407000] Sample 105: phaseAcc=0x0246ff52 (Idx: 2), waveOut=   202
# [2438240000] Sample 106: phaseAcc=0x024c756c (Idx: 2), waveOut=   202
# [2459073000] Sample 107: phaseAcc=0x0251eb86 (Idx: 2), waveOut=   202
# [2479907000] Sample 108: phaseAcc=0x025761a0 (Idx: 2), waveOut=   202
# [2500740000] Sample 109: phaseAcc=0x025cd7ba (Idx: 2), waveOut=   202
# [2521573000] Sample 110: phaseAcc=0x02624dd4 (Idx: 2), waveOut=   202
# [2542406000] Sample 111: phaseAcc=0x0267c3ee (Idx: 2), waveOut=   202
# [2563240000] Sample 112: phaseAcc=0x026d3a08 (Idx: 2), waveOut=   202
# [2584073000] Sample 113: phaseAcc=0x0272b022 (Idx: 2), waveOut=   202
# [2604906000] Sample 114: phaseAcc=0x0278263c (Idx: 2), waveOut=   202
# [2625739000] Sample 115: phaseAcc=0x027d9c56 (Idx: 2), waveOut=   202
# [2646573000] Sample 116: phaseAcc=0x02831270 (Idx: 2), waveOut=   202
# [2667406000] Sample 117: phaseAcc=0x0288888a (Idx: 2), waveOut=   202
# [2688239000] Sample 118: phaseAcc=0x028dfea4 (Idx: 2), waveOut=   202
# [2709072000] Sample 119: phaseAcc=0x029374be (Idx: 2), waveOut=   202
# [2729906000] Sample 120: phaseAcc=0x0298ead8 (Idx: 2), waveOut=   202
# Test another scale Factor
# [2750739000] Sample 1: phaseAcc=0x029e60f2 (Idx: 2), waveOut=   202
# [2771572000] Sample 2: phaseAcc=0x02a3d70c (Idx: 2), waveOut=   108
# [2792405000] Sample 3: phaseAcc=0x02a94d26 (Idx: 2), waveOut=   108
# [2813239000] Sample 4: phaseAcc=0x02aec340 (Idx: 2), waveOut=   108
# [2834072000] Sample 5: phaseAcc=0x02b4395a (Idx: 2), waveOut=   108
# [2854905000] Sample 6: phaseAcc=0x02b9af74 (Idx: 2), waveOut=   108
# [2875738000] Sample 7: phaseAcc=0x02bf258e (Idx: 2), waveOut=   108
# [2896572000] Sample 8: phaseAcc=0x02c49ba8 (Idx: 2), waveOut=   108
# [2917405000] Sample 9: phaseAcc=0x02ca11c2 (Idx: 2), waveOut=   108
# [2938238000] Sample 10: phaseAcc=0x02cf87dc (Idx: 2), waveOut=   108
# [2959071000] Sample 11: phaseAcc=0x02d4fdf6 (Idx: 2), waveOut=   108
# [2979905000] Sample 12: phaseAcc=0x02da7410 (Idx: 2), waveOut=   108
# [3000738000] Sample 13: phaseAcc=0x02dfea2a (Idx: 2), waveOut=   108
# [3021571000] Sample 14: phaseAcc=0x02e56044 (Idx: 2), waveOut=   108
# [3042404000] Sample 15: phaseAcc=0x02ead65e (Idx: 2), waveOut=   108
# [3063238000] Sample 16: phaseAcc=0x02f04c78 (Idx: 2), waveOut=   108
# [3084071000] Sample 17: phaseAcc=0x02f5c292 (Idx: 2), waveOut=   108
# [3104904000] Sample 18: phaseAcc=0x02fb38ac (Idx: 2), waveOut=   108
# [3125737000] Sample 19: phaseAcc=0x0300aec6 (Idx: 3), waveOut=   108
# [3146571000] Sample 20: phaseAcc=0x030624e0 (Idx: 3), waveOut=   108
# [3167404000] Sample 21: phaseAcc=0x030b9afa (Idx: 3), waveOut=   108
# [3188237000] Sample 22: phaseAcc=0x03111114 (Idx: 3), waveOut=   162
# [3209070000] Sample 23: phaseAcc=0x0316872e (Idx: 3), waveOut=   162
# [3229904000] Sample 24: phaseAcc=0x031bfd48 (Idx: 3), waveOut=   162
# [3250737000] Sample 25: phaseAcc=0x03217362 (Idx: 3), waveOut=   162
# [3271570000] Sample 26: phaseAcc=0x0326e97c (Idx: 3), waveOut=   162
# [3292403000] Sample 27: phaseAcc=0x032c5f96 (Idx: 3), waveOut=   162
# [3313237000] Sample 28: phaseAcc=0x0331d5b0 (Idx: 3), waveOut=   162
# [3334070000] Sample 29: phaseAcc=0x03374bca (Idx: 3), waveOut=   162
# [3354903000] Sample 30: phaseAcc=0x033cc1e4 (Idx: 3), waveOut=   162
# [3375736000] Sample 31: phaseAcc=0x034237fe (Idx: 3), waveOut=   162
# [3396570000] Sample 32: phaseAcc=0x0347ae18 (Idx: 3), waveOut=   162
# [3417403000] Sample 33: phaseAcc=0x034d2432 (Idx: 3), waveOut=   162
# [3438236000] Sample 34: phaseAcc=0x03529a4c (Idx: 3), waveOut=   162
# [3459069000] Sample 35: phaseAcc=0x03581066 (Idx: 3), waveOut=   162
# [3479903000] Sample 36: phaseAcc=0x035d8680 (Idx: 3), waveOut=   162
# [3500736000] Sample 37: phaseAcc=0x0362fc9a (Idx: 3), waveOut=   162
# [3521569000] Sample 38: phaseAcc=0x036872b4 (Idx: 3), waveOut=   162
# [3542402000] Sample 39: phaseAcc=0x036de8ce (Idx: 3), waveOut=   162
# [3563236000] Sample 40: phaseAcc=0x03735ee8 (Idx: 3), waveOut=   162
# [3584069000] Sample 41: phaseAcc=0x0378d502 (Idx: 3), waveOut=   162
# [3604902000] Sample 42: phaseAcc=0x037e4b1c (Idx: 3), waveOut=   162
# [3625735000] Sample 43: phaseAcc=0x0383c136 (Idx: 3), waveOut=   162
# [3646569000] Sample 44: phaseAcc=0x03893750 (Idx: 3), waveOut=   162
# [3667402000] Sample 45: phaseAcc=0x038ead6a (Idx: 3), waveOut=   162
# [3688235000] Sample 46: phaseAcc=0x03942384 (Idx: 3), waveOut=   162
# [3709068000] Sample 47: phaseAcc=0x0399999e (Idx: 3), waveOut=   162
# [3729902000] Sample 48: phaseAcc=0x039f0fb8 (Idx: 3), waveOut=   162
# [3750735000] Sample 49: phaseAcc=0x03a485d2 (Idx: 3), waveOut=   162
# [3771568000] Sample 50: phaseAcc=0x03a9fbec (Idx: 3), waveOut=   162
# [3792401000] Sample 51: phaseAcc=0x03af7206 (Idx: 3), waveOut=   162
# [3813235000] Sample 52: phaseAcc=0x03b4e820 (Idx: 3), waveOut=   162
# [3834068000] Sample 53: phaseAcc=0x03ba5e3a (Idx: 3), waveOut=   162
# [3854901000] Sample 54: phaseAcc=0x03bfd454 (Idx: 3), waveOut=   162
# [3875734000] Sample 55: phaseAcc=0x03c54a6e (Idx: 3), waveOut=   162
# [3896568000] Sample 56: phaseAcc=0x03cac088 (Idx: 3), waveOut=   162
# [3917401000] Sample 57: phaseAcc=0x03d036a2 (Idx: 3), waveOut=   162
# [3938234000] Sample 58: phaseAcc=0x03d5acbc (Idx: 3), waveOut=   162
# [3959067000] Sample 59: phaseAcc=0x03db22d6 (Idx: 3), waveOut=   162
# [3979901000] Sample 60: phaseAcc=0x03e098f0 (Idx: 3), waveOut=   162
# [3979901000] Test complete.
# ** Note: $stop    : C:/Users/roman/Documents/GitHub/E155Project/FPGA/Testbench/LFOgen_tb.sv(116)
#    Time: 3979900747 ps  Iteration: 2  Instance: /LFOgen_tb
# Break in Module LFOgen_tb at C:/Users/roman/Documents/GitHub/E155Project/FPGA/Testbench/LFOgen_tb.sv line 116
add wave -position end  sim:/LFOgen_tb/DUT/newValFlag
restart -f
# Loading work.LFOgen_tb(fast)
# Loading work.LFOgen(fast)
run -all
# ---------------------------------------------------------
# Starting LFOgen Testbench (6MHz System Clock)
# 48kHz Sample Period: 20833.250000ns (~20.833us)
# ---------------------------------------------------------
# NOTE: Ensure 'sineFixed(256).mem' is in a subdirectory named 'LFO-LUTs'
# relative to the directory where the simulation is being executed.
# ---------------------------------------------------------
# [833000] Reset held high. phaseAcc: 0x00000000, waveOut:      0
# [21583000] First 48kHz Tick detected!
# [21584000] Case 1: Freq=1.0Hz. Running 10 samples to check Accumulator logic...
# [229916000] Case 1 PhaseAcc check: 0x000da73c (Should be increasing)
# [230083000] Case 2: Freq=4.0Hz. Running 120 samples to wait for LUT Index change twice...
#         (Transition from Index 0 -> 1 expected around Sample 47)
# [1104912000] Sample 42: phaseAcc=0x00eeeeec (Idx: 0), waveOut=     0
# [1125745000] Sample 43: phaseAcc=0x00f46506 (Idx: 0), waveOut=     0
# [1146579000] Sample 44: phaseAcc=0x00f9db20 (Idx: 0), waveOut=     0
# [1167412000] Sample 45: phaseAcc=0x00ff513a (Idx: 0), waveOut=     0
# [1188245000] Sample 46: phaseAcc=0x0104c754 (Idx: 1), waveOut=     0
# [1209078000] Sample 47: phaseAcc=0x010a3d6e (Idx: 1), waveOut=     0
# [1229912000] Sample 48: phaseAcc=0x010fb388 (Idx: 1), waveOut=     0
# [1250745000] Sample 49: phaseAcc=0x011529a2 (Idx: 1), waveOut=   101
# [1271578000] Sample 50: phaseAcc=0x011a9fbc (Idx: 1), waveOut=   101
# [1292411000] Sample 51: phaseAcc=0x012015d6 (Idx: 1), waveOut=   101
# [1313245000] Sample 52: phaseAcc=0x01258bf0 (Idx: 1), waveOut=   101
# [1334078000] Sample 53: phaseAcc=0x012b020a (Idx: 1), waveOut=   101
# [1354911000] Sample 54: phaseAcc=0x01307824 (Idx: 1), waveOut=   101
# [1375744000] Sample 55: phaseAcc=0x0135ee3e (Idx: 1), waveOut=   101
# [1396578000] Sample 56: phaseAcc=0x013b6458 (Idx: 1), waveOut=   101
# [1417411000] Sample 57: phaseAcc=0x0140da72 (Idx: 1), waveOut=   101
# [1438244000] Sample 58: phaseAcc=0x0146508c (Idx: 1), waveOut=   101
# [1459077000] Sample 59: phaseAcc=0x014bc6a6 (Idx: 1), waveOut=   101
# [1479911000] Sample 60: phaseAcc=0x01513cc0 (Idx: 1), waveOut=   101
# [1500744000] Sample 61: phaseAcc=0x0156b2da (Idx: 1), waveOut=   101
# [1521577000] Sample 62: phaseAcc=0x015c28f4 (Idx: 1), waveOut=   101
# [1542410000] Sample 63: phaseAcc=0x01619f0e (Idx: 1), waveOut=   101
# [1563244000] Sample 64: phaseAcc=0x01671528 (Idx: 1), waveOut=   101
# [1584077000] Sample 65: phaseAcc=0x016c8b42 (Idx: 1), waveOut=   101
# [1604910000] Sample 66: phaseAcc=0x0172015c (Idx: 1), waveOut=   101
# [1625743000] Sample 67: phaseAcc=0x01777776 (Idx: 1), waveOut=   101
# [1646577000] Sample 68: phaseAcc=0x017ced90 (Idx: 1), waveOut=   101
# [1667410000] Sample 69: phaseAcc=0x018263aa (Idx: 1), waveOut=   101
# [1688243000] Sample 70: phaseAcc=0x0187d9c4 (Idx: 1), waveOut=   101
# [1709076000] Sample 71: phaseAcc=0x018d4fde (Idx: 1), waveOut=   101
# [1729910000] Sample 72: phaseAcc=0x0192c5f8 (Idx: 1), waveOut=   101
# [1750743000] Sample 73: phaseAcc=0x01983c12 (Idx: 1), waveOut=   101
# [1771576000] Sample 74: phaseAcc=0x019db22c (Idx: 1), waveOut=   101
# [1792409000] Sample 75: phaseAcc=0x01a32846 (Idx: 1), waveOut=   101
# [1813243000] Sample 76: phaseAcc=0x01a89e60 (Idx: 1), waveOut=   101
# [1834076000] Sample 77: phaseAcc=0x01ae147a (Idx: 1), waveOut=   101
# [1854909000] Sample 78: phaseAcc=0x01b38a94 (Idx: 1), waveOut=   101
# [1875742000] Sample 79: phaseAcc=0x01b900ae (Idx: 1), waveOut=   101
# [1896576000] Sample 80: phaseAcc=0x01be76c8 (Idx: 1), waveOut=   101
# [1917409000] Sample 81: phaseAcc=0x01c3ece2 (Idx: 1), waveOut=   101
# [1938242000] Sample 82: phaseAcc=0x01c962fc (Idx: 1), waveOut=   101
# [1959075000] Sample 83: phaseAcc=0x01ced916 (Idx: 1), waveOut=   101
# [1979909000] Sample 84: phaseAcc=0x01d44f30 (Idx: 1), waveOut=   101
# [2000742000] Sample 85: phaseAcc=0x01d9c54a (Idx: 1), waveOut=   101
# [2021575000] Sample 86: phaseAcc=0x01df3b64 (Idx: 1), waveOut=   101
# [2042408000] Sample 87: phaseAcc=0x01e4b17e (Idx: 1), waveOut=   101
# [2063242000] Sample 88: phaseAcc=0x01ea2798 (Idx: 1), waveOut=   101
# [2084075000] Sample 89: phaseAcc=0x01ef9db2 (Idx: 1), waveOut=   101
# [2104908000] Sample 90: phaseAcc=0x01f513cc (Idx: 1), waveOut=   101
# [2125741000] Sample 91: phaseAcc=0x01fa89e6 (Idx: 1), waveOut=   101
# [2146575000] Sample 92: phaseAcc=0x02000000 (Idx: 2), waveOut=   101
# [2167408000] Sample 93: phaseAcc=0x0205761a (Idx: 2), waveOut=   101
# [2188241000] Sample 94: phaseAcc=0x020aec34 (Idx: 2), waveOut=   101
# [2209074000] Sample 95: phaseAcc=0x0210624e (Idx: 2), waveOut=   202
# [2229908000] Sample 96: phaseAcc=0x0215d868 (Idx: 2), waveOut=   202
# [2250741000] Sample 97: phaseAcc=0x021b4e82 (Idx: 2), waveOut=   202
# [2271574000] Sample 98: phaseAcc=0x0220c49c (Idx: 2), waveOut=   202
# [2292407000] Sample 99: phaseAcc=0x02263ab6 (Idx: 2), waveOut=   202
# [2313241000] Sample 100: phaseAcc=0x022bb0d0 (Idx: 2), waveOut=   202
# [2334074000] Sample 101: phaseAcc=0x023126ea (Idx: 2), waveOut=   202
# [2354907000] Sample 102: phaseAcc=0x02369d04 (Idx: 2), waveOut=   202
# [2375740000] Sample 103: phaseAcc=0x023c131e (Idx: 2), waveOut=   202
# [2396574000] Sample 104: phaseAcc=0x02418938 (Idx: 2), waveOut=   202
# [2417407000] Sample 105: phaseAcc=0x0246ff52 (Idx: 2), waveOut=   202
# [2438240000] Sample 106: phaseAcc=0x024c756c (Idx: 2), waveOut=   202
# [2459073000] Sample 107: phaseAcc=0x0251eb86 (Idx: 2), waveOut=   202
# [2479907000] Sample 108: phaseAcc=0x025761a0 (Idx: 2), waveOut=   202
# [2500740000] Sample 109: phaseAcc=0x025cd7ba (Idx: 2), waveOut=   202
# [2521573000] Sample 110: phaseAcc=0x02624dd4 (Idx: 2), waveOut=   202
# [2542406000] Sample 111: phaseAcc=0x0267c3ee (Idx: 2), waveOut=   202
# [2563240000] Sample 112: phaseAcc=0x026d3a08 (Idx: 2), waveOut=   202
# [2584073000] Sample 113: phaseAcc=0x0272b022 (Idx: 2), waveOut=   202
# [2604906000] Sample 114: phaseAcc=0x0278263c (Idx: 2), waveOut=   202
# [2625739000] Sample 115: phaseAcc=0x027d9c56 (Idx: 2), waveOut=   202
# [2646573000] Sample 116: phaseAcc=0x02831270 (Idx: 2), waveOut=   202
# [2667406000] Sample 117: phaseAcc=0x0288888a (Idx: 2), waveOut=   202
# [2688239000] Sample 118: phaseAcc=0x028dfea4 (Idx: 2), waveOut=   202
# [2709072000] Sample 119: phaseAcc=0x029374be (Idx: 2), waveOut=   202
# [2729906000] Sample 120: phaseAcc=0x0298ead8 (Idx: 2), waveOut=   202
# Test another scale Factor
# [2750739000] Sample 1: phaseAcc=0x029e60f2 (Idx: 2), waveOut=   202
# [2771572000] Sample 2: phaseAcc=0x02a3d70c (Idx: 2), waveOut=   108
# [2792405000] Sample 3: phaseAcc=0x02a94d26 (Idx: 2), waveOut=   108
# [2813239000] Sample 4: phaseAcc=0x02aec340 (Idx: 2), waveOut=   108
# [2834072000] Sample 5: phaseAcc=0x02b4395a (Idx: 2), waveOut=   108
# [2854905000] Sample 6: phaseAcc=0x02b9af74 (Idx: 2), waveOut=   108
# [2875738000] Sample 7: phaseAcc=0x02bf258e (Idx: 2), waveOut=   108
# [2896572000] Sample 8: phaseAcc=0x02c49ba8 (Idx: 2), waveOut=   108
# [2917405000] Sample 9: phaseAcc=0x02ca11c2 (Idx: 2), waveOut=   108
# [2938238000] Sample 10: phaseAcc=0x02cf87dc (Idx: 2), waveOut=   108
# [2959071000] Sample 11: phaseAcc=0x02d4fdf6 (Idx: 2), waveOut=   108
# [2979905000] Sample 12: phaseAcc=0x02da7410 (Idx: 2), waveOut=   108
# [3000738000] Sample 13: phaseAcc=0x02dfea2a (Idx: 2), waveOut=   108
# [3021571000] Sample 14: phaseAcc=0x02e56044 (Idx: 2), waveOut=   108
# [3042404000] Sample 15: phaseAcc=0x02ead65e (Idx: 2), waveOut=   108
# [3063238000] Sample 16: phaseAcc=0x02f04c78 (Idx: 2), waveOut=   108
# [3084071000] Sample 17: phaseAcc=0x02f5c292 (Idx: 2), waveOut=   108
# [3104904000] Sample 18: phaseAcc=0x02fb38ac (Idx: 2), waveOut=   108
# [3125737000] Sample 19: phaseAcc=0x0300aec6 (Idx: 3), waveOut=   108
# [3146571000] Sample 20: phaseAcc=0x030624e0 (Idx: 3), waveOut=   108
# [3167404000] Sample 21: phaseAcc=0x030b9afa (Idx: 3), waveOut=   108
# [3188237000] Sample 22: phaseAcc=0x03111114 (Idx: 3), waveOut=   162
# [3209070000] Sample 23: phaseAcc=0x0316872e (Idx: 3), waveOut=   162
# [3229904000] Sample 24: phaseAcc=0x031bfd48 (Idx: 3), waveOut=   162
# [3250737000] Sample 25: phaseAcc=0x03217362 (Idx: 3), waveOut=   162
# [3271570000] Sample 26: phaseAcc=0x0326e97c (Idx: 3), waveOut=   162
# [3292403000] Sample 27: phaseAcc=0x032c5f96 (Idx: 3), waveOut=   162
# [3313237000] Sample 28: phaseAcc=0x0331d5b0 (Idx: 3), waveOut=   162
# [3334070000] Sample 29: phaseAcc=0x03374bca (Idx: 3), waveOut=   162
# [3354903000] Sample 30: phaseAcc=0x033cc1e4 (Idx: 3), waveOut=   162
# [3375736000] Sample 31: phaseAcc=0x034237fe (Idx: 3), waveOut=   162
# [3396570000] Sample 32: phaseAcc=0x0347ae18 (Idx: 3), waveOut=   162
# [3417403000] Sample 33: phaseAcc=0x034d2432 (Idx: 3), waveOut=   162
# [3438236000] Sample 34: phaseAcc=0x03529a4c (Idx: 3), waveOut=   162
# [3459069000] Sample 35: phaseAcc=0x03581066 (Idx: 3), waveOut=   162
# [3479903000] Sample 36: phaseAcc=0x035d8680 (Idx: 3), waveOut=   162
# [3500736000] Sample 37: phaseAcc=0x0362fc9a (Idx: 3), waveOut=   162
# [3521569000] Sample 38: phaseAcc=0x036872b4 (Idx: 3), waveOut=   162
# [3542402000] Sample 39: phaseAcc=0x036de8ce (Idx: 3), waveOut=   162
# [3563236000] Sample 40: phaseAcc=0x03735ee8 (Idx: 3), waveOut=   162
# [3584069000] Sample 41: phaseAcc=0x0378d502 (Idx: 3), waveOut=   162
# [3604902000] Sample 42: phaseAcc=0x037e4b1c (Idx: 3), waveOut=   162
# [3625735000] Sample 43: phaseAcc=0x0383c136 (Idx: 3), waveOut=   162
# [3646569000] Sample 44: phaseAcc=0x03893750 (Idx: 3), waveOut=   162
# [3667402000] Sample 45: phaseAcc=0x038ead6a (Idx: 3), waveOut=   162
# [3688235000] Sample 46: phaseAcc=0x03942384 (Idx: 3), waveOut=   162
# [3709068000] Sample 47: phaseAcc=0x0399999e (Idx: 3), waveOut=   162
# [3729902000] Sample 48: phaseAcc=0x039f0fb8 (Idx: 3), waveOut=   162
# [3750735000] Sample 49: phaseAcc=0x03a485d2 (Idx: 3), waveOut=   162
# [3771568000] Sample 50: phaseAcc=0x03a9fbec (Idx: 3), waveOut=   162
# [3792401000] Sample 51: phaseAcc=0x03af7206 (Idx: 3), waveOut=   162
# [3813235000] Sample 52: phaseAcc=0x03b4e820 (Idx: 3), waveOut=   162
# [3834068000] Sample 53: phaseAcc=0x03ba5e3a (Idx: 3), waveOut=   162
# [3854901000] Sample 54: phaseAcc=0x03bfd454 (Idx: 3), waveOut=   162
# [3875734000] Sample 55: phaseAcc=0x03c54a6e (Idx: 3), waveOut=   162
# [3896568000] Sample 56: phaseAcc=0x03cac088 (Idx: 3), waveOut=   162
# [3917401000] Sample 57: phaseAcc=0x03d036a2 (Idx: 3), waveOut=   162
# [3938234000] Sample 58: phaseAcc=0x03d5acbc (Idx: 3), waveOut=   162
# [3959067000] Sample 59: phaseAcc=0x03db22d6 (Idx: 3), waveOut=   162
# [3979901000] Sample 60: phaseAcc=0x03e098f0 (Idx: 3), waveOut=   162
# [3979901000] Test complete.
# ** Note: $stop    : C:/Users/roman/Documents/GitHub/E155Project/FPGA/Testbench/LFOgen_tb.sv(116)
#    Time: 3979900747 ps  Iteration: 2  Instance: /LFOgen_tb
# Break in Module LFOgen_tb at C:/Users/roman/Documents/GitHub/E155Project/FPGA/Testbench/LFOgen_tb.sv line 116
# End time: 17:50:03 on Nov 25,2025, Elapsed time: 0:02:09
# Errors: 0, Warnings: 0
# *** Summary *********************************************
#     qrun: Errors:   0, Warnings:   0
#     vlog: Errors:   0, Warnings:   0
#     vopt: Errors:   0, Warnings:   3
#   Totals: Errors:   0, Warnings:   3
# vsim -L work -L pmi_work -L ovi_ice40up -lib qrun.out/work -wlf vsim.wlf -gui -do "view wave" -do "add wave /*" -do "run -all" -statslog qrun.out/stats_log qrun_opt -suppress vsim-7033,vsim-8630,3009,3389 -appendlog -l qrun.log 
# Start time: 21:13:29 on Nov 25,2025
# Loading sv_std.std
# Loading work.LFOgen_tb(fast)
# Loading work.LFOgen(fast)
# view wave
# .main_pane.wave.interior.cs.body.pw.wf
# add wave /*
# run -all
# ** Warning: (vsim-7) Failed to open readmem file "./LFO-LUTs/sineFixed(256).mem" in read mode.
# No such file or directory. (errno = ENOENT)    : C:/Users/roman/Documents/GitHub/E155Project/FPGA/Src/LFOgen.sv(29)
#    Time: 0 ps  Iteration: 0  Instance: /LFOgen_tb/DUT
# ---------------------------------------------------------
# Starting LFOgen Testbench (6MHz System Clock)
# 48kHz Sample Period: 20833.250000ns (~20.833us)
# ---------------------------------------------------------
# NOTE: Ensure 'sineFixed(256).mem' is in a subdirectory named 'LFO-LUTs'
# relative to the directory where the simulation is being executed.
# ---------------------------------------------------------
# [833000] Reset held high. phaseAcc: 0x00000000, waveOut:      0
# [21583000] First 48kHz Tick detected!
# [21584000] Case 1: Freq=1.0Hz. Running 10 samples to check Accumulator logic...
# Enable FIFOready mid accumulate cycle
# [229916000] Case 1 PhaseAcc check: 0x00000000 (Should be increasing)
# [230083000] Case 2: Freq=4.0Hz. Running 120 samples to wait for LUT Index change twice...
#         (Transition from Index 0 -> 1 expected around Sample 47)
# [1104912000] Sample 42: phaseAcc=0x00000000 (Idx: 0), waveOut=     0
# [1125745000] Sample 43: phaseAcc=0xxxxxxxxx (Idx: x), waveOut=     0
# [1146579000] Sample 44: phaseAcc=0x00000000 (Idx: 0), waveOut=     0
# [1167412000] Sample 45: phaseAcc=0xxxxxxxxx (Idx: x), waveOut=     0
# [1188245000] Sample 46: phaseAcc=0x00000000 (Idx: 0), waveOut=     0
# [1209078000] Sample 47: phaseAcc=0xxxxxxxxx (Idx: x), waveOut=     0
# [1229912000] Sample 48: phaseAcc=0x00000000 (Idx: 0), waveOut=     0
# [1250745000] Sample 49: phaseAcc=0xxxxxxxxx (Idx: x), waveOut=     0
# [1271578000] Sample 50: phaseAcc=0x00000000 (Idx: 0), waveOut=     0
# [1292411000] Sample 51: phaseAcc=0xxxxxxxxx (Idx: x), waveOut=     0
# [1313245000] Sample 52: phaseAcc=0x00000000 (Idx: 0), waveOut=     0
# [1334078000] Sample 53: phaseAcc=0xxxxxxxxx (Idx: x), waveOut=     0
# [1354911000] Sample 54: phaseAcc=0x00000000 (Idx: 0), waveOut=     0
# [1375744000] Sample 55: phaseAcc=0xxxxxxxxx (Idx: x), waveOut=     0
# [1396578000] Sample 56: phaseAcc=0x00000000 (Idx: 0), waveOut=     0
# [1417411000] Sample 57: phaseAcc=0xxxxxxxxx (Idx: x), waveOut=     0
# [1438244000] Sample 58: phaseAcc=0x00000000 (Idx: 0), waveOut=     0
# [1459077000] Sample 59: phaseAcc=0xxxxxxxxx (Idx: x), waveOut=     0
# [1479911000] Sample 60: phaseAcc=0x00000000 (Idx: 0), waveOut=     0
# [1500744000] Sample 61: phaseAcc=0xxxxxxxxx (Idx: x), waveOut=     0
# [1521577000] Sample 62: phaseAcc=0x00000000 (Idx: 0), waveOut=     0
# [1542410000] Sample 63: phaseAcc=0xxxxxxxxx (Idx: x), waveOut=     0
# [1563244000] Sample 64: phaseAcc=0x00000000 (Idx: 0), waveOut=     0
# [1584077000] Sample 65: phaseAcc=0xxxxxxxxx (Idx: x), waveOut=     0
# [1604910000] Sample 66: phaseAcc=0x00000000 (Idx: 0), waveOut=     0
# [1625743000] Sample 67: phaseAcc=0xxxxxxxxx (Idx: x), waveOut=     0
# [1646577000] Sample 68: phaseAcc=0x00000000 (Idx: 0), waveOut=     0
# [1667410000] Sample 69: phaseAcc=0xxxxxxxxx (Idx: x), waveOut=     0
# [1688243000] Sample 70: phaseAcc=0x00000000 (Idx: 0), waveOut=     0
# [1709076000] Sample 71: phaseAcc=0xxxxxxxxx (Idx: x), waveOut=     0
# [1729910000] Sample 72: phaseAcc=0x00000000 (Idx: 0), waveOut=     0
# [1750743000] Sample 73: phaseAcc=0xxxxxxxxx (Idx: x), waveOut=     0
# [1771576000] Sample 74: phaseAcc=0x00000000 (Idx: 0), waveOut=     0
# [1792409000] Sample 75: phaseAcc=0xxxxxxxxx (Idx: x), waveOut=     0
# [1813243000] Sample 76: phaseAcc=0x00000000 (Idx: 0), waveOut=     0
# [1834076000] Sample 77: phaseAcc=0xxxxxxxxx (Idx: x), waveOut=     0
# [1854909000] Sample 78: phaseAcc=0x00000000 (Idx: 0), waveOut=     0
# [1875742000] Sample 79: phaseAcc=0xxxxxxxxx (Idx: x), waveOut=     0
# [1896576000] Sample 80: phaseAcc=0x00000000 (Idx: 0), waveOut=     0
# [1917409000] Sample 81: phaseAcc=0xxxxxxxxx (Idx: x), waveOut=     0
# [1938242000] Sample 82: phaseAcc=0x00000000 (Idx: 0), waveOut=     0
# [1959075000] Sample 83: phaseAcc=0xxxxxxxxx (Idx: x), waveOut=     0
# [1979909000] Sample 84: phaseAcc=0x00000000 (Idx: 0), waveOut=     0
# [2000742000] Sample 85: phaseAcc=0xxxxxxxxx (Idx: x), waveOut=     0
# [2021575000] Sample 86: phaseAcc=0x00000000 (Idx: 0), waveOut=     0
# [2042408000] Sample 87: phaseAcc=0xxxxxxxxx (Idx: x), waveOut=     0
# [2063242000] Sample 88: phaseAcc=0x00000000 (Idx: 0), waveOut=     0
# [2084075000] Sample 89: phaseAcc=0xxxxxxxxx (Idx: x), waveOut=     0
# [2104908000] Sample 90: phaseAcc=0x00000000 (Idx: 0), waveOut=     0
# [2125741000] Sample 91: phaseAcc=0xxxxxxxxx (Idx: x), waveOut=     0
# [2146575000] Sample 92: phaseAcc=0x00000000 (Idx: 0), waveOut=     0
# [2167408000] Sample 93: phaseAcc=0xxxxxxxxx (Idx: x), waveOut=     0
# [2188241000] Sample 94: phaseAcc=0x00000000 (Idx: 0), waveOut=     0
# [2209074000] Sample 95: phaseAcc=0xxxxxxxxx (Idx: x), waveOut=     0
# [2229908000] Sample 96: phaseAcc=0x00000000 (Idx: 0), waveOut=     0
# [2250741000] Sample 97: phaseAcc=0xxxxxxxxx (Idx: x), waveOut=     0
# [2271574000] Sample 98: phaseAcc=0x00000000 (Idx: 0), waveOut=     0
# [2292407000] Sample 99: phaseAcc=0xxxxxxxxx (Idx: x), waveOut=     0
# [2313241000] Sample 100: phaseAcc=0x00000000 (Idx: 0), waveOut=     0
# [2334074000] Sample 101: phaseAcc=0xxxxxxxxx (Idx: x), waveOut=     0
# [2354907000] Sample 102: phaseAcc=0x00000000 (Idx: 0), waveOut=     0
# [2375740000] Sample 103: phaseAcc=0xxxxxxxxx (Idx: x), waveOut=     0
# [2396574000] Sample 104: phaseAcc=0x00000000 (Idx: 0), waveOut=     0
# [2417407000] Sample 105: phaseAcc=0xxxxxxxxx (Idx: x), waveOut=     0
# [2438240000] Sample 106: phaseAcc=0x00000000 (Idx: 0), waveOut=     0
# [2459073000] Sample 107: phaseAcc=0xxxxxxxxx (Idx: x), waveOut=     0
# [2479907000] Sample 108: phaseAcc=0x00000000 (Idx: 0), waveOut=     0
# [2500740000] Sample 109: phaseAcc=0xxxxxxxxx (Idx: x), waveOut=     0
# [2521573000] Sample 110: phaseAcc=0x00000000 (Idx: 0), waveOut=     0
# [2542406000] Sample 111: phaseAcc=0xxxxxxxxx (Idx: x), waveOut=     0
# [2563240000] Sample 112: phaseAcc=0x00000000 (Idx: 0), waveOut=     0
# [2584073000] Sample 113: phaseAcc=0xxxxxxxxx (Idx: x), waveOut=     0
# [2604906000] Sample 114: phaseAcc=0x00000000 (Idx: 0), waveOut=     0
# [2625739000] Sample 115: phaseAcc=0xxxxxxxxx (Idx: x), waveOut=     0
# [2646573000] Sample 116: phaseAcc=0x00000000 (Idx: 0), waveOut=     0
# [2667406000] Sample 117: phaseAcc=0xxxxxxxxx (Idx: x), waveOut=     0
# [2688239000] Sample 118: phaseAcc=0x00000000 (Idx: 0), waveOut=     0
# [2709072000] Sample 119: phaseAcc=0xxxxxxxxx (Idx: x), waveOut=     0
# [2729906000] Sample 120: phaseAcc=0x00000000 (Idx: 0), waveOut=     0
# Test another scale Factor
# [3604902000] Sample 42: phaseAcc=0x00000000 (Idx: 0), waveOut=     0
# [3625735000] Sample 43: phaseAcc=0xxxxxxxxx (Idx: x), waveOut=     0
# [3646569000] Sample 44: phaseAcc=0x00000000 (Idx: 0), waveOut=     0
# [3667402000] Sample 45: phaseAcc=0xxxxxxxxx (Idx: x), waveOut=     0
# [3688235000] Sample 46: phaseAcc=0x00000000 (Idx: 0), waveOut=     0
# [3709068000] Sample 47: phaseAcc=0xxxxxxxxx (Idx: x), waveOut=     0
# [3729902000] Sample 48: phaseAcc=0x00000000 (Idx: 0), waveOut=     0
# [3750735000] Sample 49: phaseAcc=0xxxxxxxxx (Idx: x), waveOut=     0
# [3771568000] Sample 50: phaseAcc=0x00000000 (Idx: 0), waveOut=     0
# [3792401000] Sample 51: phaseAcc=0xxxxxxxxx (Idx: x), waveOut=     0
# [3813235000] Sample 52: phaseAcc=0x00000000 (Idx: 0), waveOut=     0
# [3834068000] Sample 53: phaseAcc=0xxxxxxxxx (Idx: x), waveOut=     0
# [3854901000] Sample 54: phaseAcc=0x00000000 (Idx: 0), waveOut=     0
# [3875734000] Sample 55: phaseAcc=0xxxxxxxxx (Idx: x), waveOut=     0
# [3896568000] Sample 56: phaseAcc=0x00000000 (Idx: 0), waveOut=     0
# [3917401000] Sample 57: phaseAcc=0xxxxxxxxx (Idx: x), waveOut=     0
# [3938234000] Sample 58: phaseAcc=0x00000000 (Idx: 0), waveOut=     0
# [3959067000] Sample 59: phaseAcc=0xxxxxxxxx (Idx: x), waveOut=     0
# [3979901000] Sample 60: phaseAcc=0x00000000 (Idx: 0), waveOut=     0
# Disable FIFOready signal to check if stalling works.
# [4854897000] Sample 42: phaseAcc=0x00000000 (Idx: 0), waveOut=     0
# [4875730000] Sample 43: phaseAcc=0xxxxxxxxx (Idx: x), waveOut=     0
# [4896564000] Sample 44: phaseAcc=0x00000000 (Idx: 0), waveOut=     0
# [4917397000] Sample 45: phaseAcc=0xxxxxxxxx (Idx: x), waveOut=     0
# [4938230000] Sample 46: phaseAcc=0x00000000 (Idx: 0), waveOut=     0
# [4959063000] Sample 47: phaseAcc=0xxxxxxxxx (Idx: x), waveOut=     0
# [4979897000] Sample 48: phaseAcc=0x00000000 (Idx: 0), waveOut=     0
# [5000730000] Sample 49: phaseAcc=0xxxxxxxxx (Idx: x), waveOut=     0
# [5021563000] Sample 50: phaseAcc=0x00000000 (Idx: 0), waveOut=     0
# [5042396000] Sample 51: phaseAcc=0xxxxxxxxx (Idx: x), waveOut=     0
# [5063230000] Sample 52: phaseAcc=0x00000000 (Idx: 0), waveOut=     0
# [5084063000] Sample 53: phaseAcc=0xxxxxxxxx (Idx: x), waveOut=     0
# [5104896000] Sample 54: phaseAcc=0x00000000 (Idx: 0), waveOut=     0
# [5125729000] Sample 55: phaseAcc=0xxxxxxxxx (Idx: x), waveOut=     0
# [5146563000] Sample 56: phaseAcc=0x00000000 (Idx: 0), waveOut=     0
# [5167396000] Sample 57: phaseAcc=0xxxxxxxxx (Idx: x), waveOut=     0
# [5188229000] Sample 58: phaseAcc=0x00000000 (Idx: 0), waveOut=     0
# [5209062000] Sample 59: phaseAcc=0xxxxxxxxx (Idx: x), waveOut=     0
# [5229896000] Sample 60: phaseAcc=0x00000000 (Idx: 0), waveOut=     0
# [5229896000] Test complete.
# ** Note: $stop    : C:/Users/roman/Documents/GitHub/E155Project/FPGA/Testbench/LFOgen_tb.sv(135)
#    Time: 5229895747 ps  Iteration: 2  Instance: /LFOgen_tb
# Break in Module LFOgen_tb at C:/Users/roman/Documents/GitHub/E155Project/FPGA/Testbench/LFOgen_tb.sv line 135
# End time: 21:13:51 on Nov 25,2025, Elapsed time: 0:00:22
# Errors: 0, Warnings: 1
# *** Summary *********************************************
#     qrun: Errors:   0, Warnings:   0
#     vlog: Errors:   0, Warnings:   0
#     vopt: Errors:   0, Warnings:   3
#   Totals: Errors:   0, Warnings:   3
# vsim -L work -L pmi_work -L ovi_ice40up -lib qrun.out/work -wlf vsim.wlf -gui -do "view wave" -do "add wave /*" -do "run -all" -statslog qrun.out/stats_log qrun_opt -suppress vsim-7033,vsim-8630,3009,3389 -appendlog -l qrun.log 
# Start time: 21:14:52 on Nov 25,2025
# Loading sv_std.std
# Loading work.LFOgen_tb(fast)
# Loading work.LFOgen(fast)
# view wave
# .main_pane.wave.interior.cs.body.pw.wf
# add wave /*
# run -all
# ---------------------------------------------------------
# Starting LFOgen Testbench (6MHz System Clock)
# 48kHz Sample Period: 20833.250000ns (~20.833us)
# ---------------------------------------------------------
# NOTE: Ensure 'sineFixed(256).mem' is in a subdirectory named 'LFO-LUTs'
# relative to the directory where the simulation is being executed.
# ---------------------------------------------------------
# [833000] Reset held high. phaseAcc: 0x00000000, waveOut:      0
# [21583000] First 48kHz Tick detected!
# [21584000] Case 1: Freq=1.0Hz. Running 10 samples to check Accumulator logic...
# Enable FIFOready mid accumulate cycle
# [229916000] Case 1 PhaseAcc check: 0x00000000 (Should be increasing)
# [230083000] Case 2: Freq=4.0Hz. Running 120 samples to wait for LUT Index change twice...
#         (Transition from Index 0 -> 1 expected around Sample 47)
# [1104912000] Sample 42: phaseAcc=0x00000000 (Idx: 0), waveOut=     0
# [1125745000] Sample 43: phaseAcc=0xxxxxxxxx (Idx: x), waveOut=     0
# [1146579000] Sample 44: phaseAcc=0x00000000 (Idx: 0), waveOut=     0
# [1167412000] Sample 45: phaseAcc=0xxxxxxxxx (Idx: x), waveOut=     0
# [1188245000] Sample 46: phaseAcc=0x00000000 (Idx: 0), waveOut=     0
# [1209078000] Sample 47: phaseAcc=0xxxxxxxxx (Idx: x), waveOut=     0
# [1229912000] Sample 48: phaseAcc=0x00000000 (Idx: 0), waveOut=     0
# [1250745000] Sample 49: phaseAcc=0xxxxxxxxx (Idx: x), waveOut=     0
# [1271578000] Sample 50: phaseAcc=0x00000000 (Idx: 0), waveOut=     0
# [1292411000] Sample 51: phaseAcc=0xxxxxxxxx (Idx: x), waveOut=     0
# [1313245000] Sample 52: phaseAcc=0x00000000 (Idx: 0), waveOut=     0
# [1334078000] Sample 53: phaseAcc=0xxxxxxxxx (Idx: x), waveOut=     0
# [1354911000] Sample 54: phaseAcc=0x00000000 (Idx: 0), waveOut=     0
# [1375744000] Sample 55: phaseAcc=0xxxxxxxxx (Idx: x), waveOut=     0
# [1396578000] Sample 56: phaseAcc=0x00000000 (Idx: 0), waveOut=     0
# [1417411000] Sample 57: phaseAcc=0xxxxxxxxx (Idx: x), waveOut=     0
# [1438244000] Sample 58: phaseAcc=0x00000000 (Idx: 0), waveOut=     0
# [1459077000] Sample 59: phaseAcc=0xxxxxxxxx (Idx: x), waveOut=     0
# [1479911000] Sample 60: phaseAcc=0x00000000 (Idx: 0), waveOut=     0
# [1500744000] Sample 61: phaseAcc=0xxxxxxxxx (Idx: x), waveOut=     0
# [1521577000] Sample 62: phaseAcc=0x00000000 (Idx: 0), waveOut=     0
# [1542410000] Sample 63: phaseAcc=0xxxxxxxxx (Idx: x), waveOut=     0
# [1563244000] Sample 64: phaseAcc=0x00000000 (Idx: 0), waveOut=     0
# [1584077000] Sample 65: phaseAcc=0xxxxxxxxx (Idx: x), waveOut=     0
# [1604910000] Sample 66: phaseAcc=0x00000000 (Idx: 0), waveOut=     0
# [1625743000] Sample 67: phaseAcc=0xxxxxxxxx (Idx: x), waveOut=     0
# [1646577000] Sample 68: phaseAcc=0x00000000 (Idx: 0), waveOut=     0
# [1667410000] Sample 69: phaseAcc=0xxxxxxxxx (Idx: x), waveOut=     0
# [1688243000] Sample 70: phaseAcc=0x00000000 (Idx: 0), waveOut=     0
# [1709076000] Sample 71: phaseAcc=0xxxxxxxxx (Idx: x), waveOut=     0
# [1729910000] Sample 72: phaseAcc=0x00000000 (Idx: 0), waveOut=     0
# [1750743000] Sample 73: phaseAcc=0xxxxxxxxx (Idx: x), waveOut=     0
# [1771576000] Sample 74: phaseAcc=0x00000000 (Idx: 0), waveOut=     0
# [1792409000] Sample 75: phaseAcc=0xxxxxxxxx (Idx: x), waveOut=     0
# [1813243000] Sample 76: phaseAcc=0x00000000 (Idx: 0), waveOut=     0
# [1834076000] Sample 77: phaseAcc=0xxxxxxxxx (Idx: x), waveOut=     0
# [1854909000] Sample 78: phaseAcc=0x00000000 (Idx: 0), waveOut=     0
# [1875742000] Sample 79: phaseAcc=0xxxxxxxxx (Idx: x), waveOut=     0
# [1896576000] Sample 80: phaseAcc=0x00000000 (Idx: 0), waveOut=     0
# [1917409000] Sample 81: phaseAcc=0xxxxxxxxx (Idx: x), waveOut=     0
# [1938242000] Sample 82: phaseAcc=0x00000000 (Idx: 0), waveOut=     0
# [1959075000] Sample 83: phaseAcc=0xxxxxxxxx (Idx: x), waveOut=     0
# [1979909000] Sample 84: phaseAcc=0x00000000 (Idx: 0), waveOut=     0
# [2000742000] Sample 85: phaseAcc=0xxxxxxxxx (Idx: x), waveOut=     0
# [2021575000] Sample 86: phaseAcc=0x00000000 (Idx: 0), waveOut=     0
# [2042408000] Sample 87: phaseAcc=0xxxxxxxxx (Idx: x), waveOut=     0
# [2063242000] Sample 88: phaseAcc=0x00000000 (Idx: 0), waveOut=     0
# [2084075000] Sample 89: phaseAcc=0xxxxxxxxx (Idx: x), waveOut=     0
# [2104908000] Sample 90: phaseAcc=0x00000000 (Idx: 0), waveOut=     0
# [2125741000] Sample 91: phaseAcc=0xxxxxxxxx (Idx: x), waveOut=     0
# [2146575000] Sample 92: phaseAcc=0x00000000 (Idx: 0), waveOut=     0
# [2167408000] Sample 93: phaseAcc=0xxxxxxxxx (Idx: x), waveOut=     0
# [2188241000] Sample 94: phaseAcc=0x00000000 (Idx: 0), waveOut=     0
# [2209074000] Sample 95: phaseAcc=0xxxxxxxxx (Idx: x), waveOut=     0
# [2229908000] Sample 96: phaseAcc=0x00000000 (Idx: 0), waveOut=     0
# [2250741000] Sample 97: phaseAcc=0xxxxxxxxx (Idx: x), waveOut=     0
# [2271574000] Sample 98: phaseAcc=0x00000000 (Idx: 0), waveOut=     0
# [2292407000] Sample 99: phaseAcc=0xxxxxxxxx (Idx: x), waveOut=     0
# [2313241000] Sample 100: phaseAcc=0x00000000 (Idx: 0), waveOut=     0
# [2334074000] Sample 101: phaseAcc=0xxxxxxxxx (Idx: x), waveOut=     0
# [2354907000] Sample 102: phaseAcc=0x00000000 (Idx: 0), waveOut=     0
# [2375740000] Sample 103: phaseAcc=0xxxxxxxxx (Idx: x), waveOut=     0
# [2396574000] Sample 104: phaseAcc=0x00000000 (Idx: 0), waveOut=     0
# [2417407000] Sample 105: phaseAcc=0xxxxxxxxx (Idx: x), waveOut=     0
# [2438240000] Sample 106: phaseAcc=0x00000000 (Idx: 0), waveOut=     0
# [2459073000] Sample 107: phaseAcc=0xxxxxxxxx (Idx: x), waveOut=     0
# [2479907000] Sample 108: phaseAcc=0x00000000 (Idx: 0), waveOut=     0
# [2500740000] Sample 109: phaseAcc=0xxxxxxxxx (Idx: x), waveOut=     0
# [2521573000] Sample 110: phaseAcc=0x00000000 (Idx: 0), waveOut=     0
# [2542406000] Sample 111: phaseAcc=0xxxxxxxxx (Idx: x), waveOut=     0
# [2563240000] Sample 112: phaseAcc=0x00000000 (Idx: 0), waveOut=     0
# [2584073000] Sample 113: phaseAcc=0xxxxxxxxx (Idx: x), waveOut=     0
# [2604906000] Sample 114: phaseAcc=0x00000000 (Idx: 0), waveOut=     0
# [2625739000] Sample 115: phaseAcc=0xxxxxxxxx (Idx: x), waveOut=     0
# [2646573000] Sample 116: phaseAcc=0x00000000 (Idx: 0), waveOut=     0
# [2667406000] Sample 117: phaseAcc=0xxxxxxxxx (Idx: x), waveOut=     0
# [2688239000] Sample 118: phaseAcc=0x00000000 (Idx: 0), waveOut=     0
# [2709072000] Sample 119: phaseAcc=0xxxxxxxxx (Idx: x), waveOut=     0
# [2729906000] Sample 120: phaseAcc=0x00000000 (Idx: 0), waveOut=     0
# Test another scale Factor
# [3604902000] Sample 42: phaseAcc=0x00000000 (Idx: 0), waveOut=     0
# [3625735000] Sample 43: phaseAcc=0xxxxxxxxx (Idx: x), waveOut=     0
# [3646569000] Sample 44: phaseAcc=0x00000000 (Idx: 0), waveOut=     0
# [3667402000] Sample 45: phaseAcc=0xxxxxxxxx (Idx: x), waveOut=     0
# [3688235000] Sample 46: phaseAcc=0x00000000 (Idx: 0), waveOut=     0
# [3709068000] Sample 47: phaseAcc=0xxxxxxxxx (Idx: x), waveOut=     0
# [3729902000] Sample 48: phaseAcc=0x00000000 (Idx: 0), waveOut=     0
# [3750735000] Sample 49: phaseAcc=0xxxxxxxxx (Idx: x), waveOut=     0
# [3771568000] Sample 50: phaseAcc=0x00000000 (Idx: 0), waveOut=     0
# [3792401000] Sample 51: phaseAcc=0xxxxxxxxx (Idx: x), waveOut=     0
# [3813235000] Sample 52: phaseAcc=0x00000000 (Idx: 0), waveOut=     0
# [3834068000] Sample 53: phaseAcc=0xxxxxxxxx (Idx: x), waveOut=     0
# [3854901000] Sample 54: phaseAcc=0x00000000 (Idx: 0), waveOut=     0
# [3875734000] Sample 55: phaseAcc=0xxxxxxxxx (Idx: x), waveOut=     0
# [3896568000] Sample 56: phaseAcc=0x00000000 (Idx: 0), waveOut=     0
# [3917401000] Sample 57: phaseAcc=0xxxxxxxxx (Idx: x), waveOut=     0
# [3938234000] Sample 58: phaseAcc=0x00000000 (Idx: 0), waveOut=     0
# [3959067000] Sample 59: phaseAcc=0xxxxxxxxx (Idx: x), waveOut=     0
# [3979901000] Sample 60: phaseAcc=0x00000000 (Idx: 0), waveOut=     0
# Disable FIFOready signal to check if stalling works.
# [4854897000] Sample 42: phaseAcc=0x00000000 (Idx: 0), waveOut=     0
# [4875730000] Sample 43: phaseAcc=0xxxxxxxxx (Idx: x), waveOut=     0
# [4896564000] Sample 44: phaseAcc=0x00000000 (Idx: 0), waveOut=     0
# [4917397000] Sample 45: phaseAcc=0xxxxxxxxx (Idx: x), waveOut=     0
# [4938230000] Sample 46: phaseAcc=0x00000000 (Idx: 0), waveOut=     0
# [4959063000] Sample 47: phaseAcc=0xxxxxxxxx (Idx: x), waveOut=     0
# [4979897000] Sample 48: phaseAcc=0x00000000 (Idx: 0), waveOut=     0
# [5000730000] Sample 49: phaseAcc=0xxxxxxxxx (Idx: x), waveOut=     0
# [5021563000] Sample 50: phaseAcc=0x00000000 (Idx: 0), waveOut=     0
# [5042396000] Sample 51: phaseAcc=0xxxxxxxxx (Idx: x), waveOut=     0
# [5063230000] Sample 52: phaseAcc=0x00000000 (Idx: 0), waveOut=     0
# [5084063000] Sample 53: phaseAcc=0xxxxxxxxx (Idx: x), waveOut=     0
# [5104896000] Sample 54: phaseAcc=0x00000000 (Idx: 0), waveOut=     0
# [5125729000] Sample 55: phaseAcc=0xxxxxxxxx (Idx: x), waveOut=     0
# [5146563000] Sample 56: phaseAcc=0x00000000 (Idx: 0), waveOut=     0
# [5167396000] Sample 57: phaseAcc=0xxxxxxxxx (Idx: x), waveOut=     0
# [5188229000] Sample 58: phaseAcc=0x00000000 (Idx: 0), waveOut=     0
# [5209062000] Sample 59: phaseAcc=0xxxxxxxxx (Idx: x), waveOut=     0
# [5229896000] Sample 60: phaseAcc=0x00000000 (Idx: 0), waveOut=     0
# [5229896000] Test complete.
# ** Note: $stop    : C:/Users/roman/Documents/GitHub/E155Project/FPGA/Testbench/LFOgen_tb.sv(135)
#    Time: 5229895747 ps  Iteration: 2  Instance: /LFOgen_tb
# Break in Module LFOgen_tb at C:/Users/roman/Documents/GitHub/E155Project/FPGA/Testbench/LFOgen_tb.sv line 135
# End time: 22:00:11 on Nov 25,2025, Elapsed time: 0:45:19
# Errors: 0, Warnings: 0
# *** Summary *********************************************
#     qrun: Errors:   0, Warnings:   0
#     vlog: Errors:   0, Warnings:   0
#     vopt: Errors:   0, Warnings:   3
#   Totals: Errors:   0, Warnings:   3
# vsim -L work -L pmi_work -L ovi_ice40up -lib qrun.out/work -wlf vsim.wlf -gui -do "view wave" -do "add wave /*" -do "run -all" -statslog qrun.out/stats_log qrun_opt -suppress vsim-7033,vsim-8630,3009,3389 -appendlog -l qrun.log 
# Start time: 22:17:17 on Nov 25,2025
# Loading sv_std.std
# Loading work.LFOgen_tb(fast)
# Loading work.LFOgen(fast)
# view wave
# .main_pane.wave.interior.cs.body.pw.wf
# add wave /*
# run -all
# ---------------------------------------------------------
# Starting LFOgen Testbench (6MHz System Clock)
# 48kHz Sample Period: 20833.250000ns (~20.833us)
# ---------------------------------------------------------
# NOTE: Ensure 'sineFixed(256).mem' is in a subdirectory named 'LFO-LUTs'
# relative to the directory where the simulation is being executed.
# ---------------------------------------------------------
# [833000] Reset held high. phaseAcc: 0x00000000, waveOut:      0
# [21583000] First 48kHz Tick detected!
# [21584000] Case 1: Freq=1.0Hz. Running 10 samples to check Accumulator logic...
# Enable FIFOready mid accumulate cycle
# [229916000] Case 1 PhaseAcc check: 0x000da73c (Should be increasing)
# [230083000] Case 2: Freq=4.0Hz. Running 120 samples to wait for LUT Index change twice...
#         (Transition from Index 0 -> 1 expected around Sample 47)
# [1104912000] Sample 42: phaseAcc=0x00eeeeec (Idx: 0), waveOut=     0
# [1125745000] Sample 43: phaseAcc=0x00f46506 (Idx: 0), waveOut=     0
# [1146579000] Sample 44: phaseAcc=0x00f9db20 (Idx: 0), waveOut=     0
# [1167412000] Sample 45: phaseAcc=0x00ff513a (Idx: 0), waveOut=     0
# [1188245000] Sample 46: phaseAcc=0x0104c754 (Idx: 1), waveOut=     0
# [1209078000] Sample 47: phaseAcc=0x010a3d6e (Idx: 1), waveOut=   101
# [1229912000] Sample 48: phaseAcc=0x010fb388 (Idx: 1), waveOut=   101
# [1250745000] Sample 49: phaseAcc=0x011529a2 (Idx: 1), waveOut=   101
# [1271578000] Sample 50: phaseAcc=0x011a9fbc (Idx: 1), waveOut=   101
# [1292411000] Sample 51: phaseAcc=0x012015d6 (Idx: 1), waveOut=   101
# [1313245000] Sample 52: phaseAcc=0x01258bf0 (Idx: 1), waveOut=   101
# [1334078000] Sample 53: phaseAcc=0x012b020a (Idx: 1), waveOut=   101
# [1354911000] Sample 54: phaseAcc=0x01307824 (Idx: 1), waveOut=   101
# [1375744000] Sample 55: phaseAcc=0x0135ee3e (Idx: 1), waveOut=   101
# [1396578000] Sample 56: phaseAcc=0x013b6458 (Idx: 1), waveOut=   101
# [1417411000] Sample 57: phaseAcc=0x0140da72 (Idx: 1), waveOut=   101
# [1438244000] Sample 58: phaseAcc=0x0146508c (Idx: 1), waveOut=   101
# [1459077000] Sample 59: phaseAcc=0x014bc6a6 (Idx: 1), waveOut=   101
# [1479911000] Sample 60: phaseAcc=0x01513cc0 (Idx: 1), waveOut=   101
# [1500744000] Sample 61: phaseAcc=0x0156b2da (Idx: 1), waveOut=   101
# [1521577000] Sample 62: phaseAcc=0x015c28f4 (Idx: 1), waveOut=   101
# [1542410000] Sample 63: phaseAcc=0x01619f0e (Idx: 1), waveOut=   101
# [1563244000] Sample 64: phaseAcc=0x01671528 (Idx: 1), waveOut=   101
# [1584077000] Sample 65: phaseAcc=0x016c8b42 (Idx: 1), waveOut=   101
# [1604910000] Sample 66: phaseAcc=0x0172015c (Idx: 1), waveOut=   101
# [1625743000] Sample 67: phaseAcc=0x01777776 (Idx: 1), waveOut=   101
# [1646577000] Sample 68: phaseAcc=0x017ced90 (Idx: 1), waveOut=   101
# [1667410000] Sample 69: phaseAcc=0x018263aa (Idx: 1), waveOut=   101
# [1688243000] Sample 70: phaseAcc=0x0187d9c4 (Idx: 1), waveOut=   101
# [1709076000] Sample 71: phaseAcc=0x018d4fde (Idx: 1), waveOut=   101
# [1729910000] Sample 72: phaseAcc=0x0192c5f8 (Idx: 1), waveOut=   101
# [1750743000] Sample 73: phaseAcc=0x01983c12 (Idx: 1), waveOut=   101
# [1771576000] Sample 74: phaseAcc=0x019db22c (Idx: 1), waveOut=   101
# [1792409000] Sample 75: phaseAcc=0x01a32846 (Idx: 1), waveOut=   101
# [1813243000] Sample 76: phaseAcc=0x01a89e60 (Idx: 1), waveOut=   101
# [1834076000] Sample 77: phaseAcc=0x01ae147a (Idx: 1), waveOut=   101
# [1854909000] Sample 78: phaseAcc=0x01b38a94 (Idx: 1), waveOut=   101
# [1875742000] Sample 79: phaseAcc=0x01b900ae (Idx: 1), waveOut=   101
# [1896576000] Sample 80: phaseAcc=0x01be76c8 (Idx: 1), waveOut=   101
# [1917409000] Sample 81: phaseAcc=0x01c3ece2 (Idx: 1), waveOut=   101
# [1938242000] Sample 82: phaseAcc=0x01c962fc (Idx: 1), waveOut=   101
# [1959075000] Sample 83: phaseAcc=0x01ced916 (Idx: 1), waveOut=   101
# [1979909000] Sample 84: phaseAcc=0x01d44f30 (Idx: 1), waveOut=   101
# [2000742000] Sample 85: phaseAcc=0x01d9c54a (Idx: 1), waveOut=   101
# [2021575000] Sample 86: phaseAcc=0x01df3b64 (Idx: 1), waveOut=   101
# [2042408000] Sample 87: phaseAcc=0x01e4b17e (Idx: 1), waveOut=   101
# [2063242000] Sample 88: phaseAcc=0x01ea2798 (Idx: 1), waveOut=   101
# [2084075000] Sample 89: phaseAcc=0x01ef9db2 (Idx: 1), waveOut=   101
# [2104908000] Sample 90: phaseAcc=0x01f513cc (Idx: 1), waveOut=   101
# [2125741000] Sample 91: phaseAcc=0x01fa89e6 (Idx: 1), waveOut=   101
# [2146575000] Sample 92: phaseAcc=0x02000000 (Idx: 2), waveOut=   101
# [2167408000] Sample 93: phaseAcc=0x0205761a (Idx: 2), waveOut=   202
# [2188241000] Sample 94: phaseAcc=0x020aec34 (Idx: 2), waveOut=   202
# [2209074000] Sample 95: phaseAcc=0x0210624e (Idx: 2), waveOut=   202
# [2229908000] Sample 96: phaseAcc=0x0215d868 (Idx: 2), waveOut=   202
# [2250741000] Sample 97: phaseAcc=0x021b4e82 (Idx: 2), waveOut=   202
# [2271574000] Sample 98: phaseAcc=0x0220c49c (Idx: 2), waveOut=   202
# [2292407000] Sample 99: phaseAcc=0x02263ab6 (Idx: 2), waveOut=   202
# [2313241000] Sample 100: phaseAcc=0x022bb0d0 (Idx: 2), waveOut=   202
# [2334074000] Sample 101: phaseAcc=0x023126ea (Idx: 2), waveOut=   202
# [2354907000] Sample 102: phaseAcc=0x02369d04 (Idx: 2), waveOut=   202
# [2375740000] Sample 103: phaseAcc=0x023c131e (Idx: 2), waveOut=   202
# [2396574000] Sample 104: phaseAcc=0x02418938 (Idx: 2), waveOut=   202
# [2417407000] Sample 105: phaseAcc=0x0246ff52 (Idx: 2), waveOut=   202
# [2438240000] Sample 106: phaseAcc=0x024c756c (Idx: 2), waveOut=   202
# [2459073000] Sample 107: phaseAcc=0x0251eb86 (Idx: 2), waveOut=   202
# [2479907000] Sample 108: phaseAcc=0x025761a0 (Idx: 2), waveOut=   202
# [2500740000] Sample 109: phaseAcc=0x025cd7ba (Idx: 2), waveOut=   202
# [2521573000] Sample 110: phaseAcc=0x02624dd4 (Idx: 2), waveOut=   202
# [2542406000] Sample 111: phaseAcc=0x0267c3ee (Idx: 2), waveOut=   202
# [2563240000] Sample 112: phaseAcc=0x026d3a08 (Idx: 2), waveOut=   202
# [2584073000] Sample 113: phaseAcc=0x0272b022 (Idx: 2), waveOut=   202
# [2604906000] Sample 114: phaseAcc=0x0278263c (Idx: 2), waveOut=   202
# [2625739000] Sample 115: phaseAcc=0x027d9c56 (Idx: 2), waveOut=   202
# [2646573000] Sample 116: phaseAcc=0x02831270 (Idx: 2), waveOut=   202
# [2667406000] Sample 117: phaseAcc=0x0288888a (Idx: 2), waveOut=   202
# [2688239000] Sample 118: phaseAcc=0x028dfea4 (Idx: 2), waveOut=   202
# [2709072000] Sample 119: phaseAcc=0x029374be (Idx: 2), waveOut=   202
# [2729906000] Sample 120: phaseAcc=0x0298ead8 (Idx: 2), waveOut=   202
# Test another scale Factor
# [2750739000] Sample 1: phaseAcc=0x029e60f2 (Idx: 2), waveOut=   108
# [2771572000] Sample 2: phaseAcc=0x02a3d70c (Idx: 2), waveOut=   108
# [2792405000] Sample 3: phaseAcc=0x02a94d26 (Idx: 2), waveOut=   108
# [2813239000] Sample 4: phaseAcc=0x02aec340 (Idx: 2), waveOut=   108
# [2834072000] Sample 5: phaseAcc=0x02b4395a (Idx: 2), waveOut=   108
# [2854905000] Sample 6: phaseAcc=0x02b9af74 (Idx: 2), waveOut=   108
# [2875738000] Sample 7: phaseAcc=0x02bf258e (Idx: 2), waveOut=   108
# [2896572000] Sample 8: phaseAcc=0x02c49ba8 (Idx: 2), waveOut=   108
# [2917405000] Sample 9: phaseAcc=0x02ca11c2 (Idx: 2), waveOut=   108
# [2938238000] Sample 10: phaseAcc=0x02cf87dc (Idx: 2), waveOut=   108
# [2959071000] Sample 11: phaseAcc=0x02d4fdf6 (Idx: 2), waveOut=   108
# [2979905000] Sample 12: phaseAcc=0x02da7410 (Idx: 2), waveOut=   108
# [3000738000] Sample 13: phaseAcc=0x02dfea2a (Idx: 2), waveOut=   108
# [3021571000] Sample 14: phaseAcc=0x02e56044 (Idx: 2), waveOut=   108
# [3042404000] Sample 15: phaseAcc=0x02ead65e (Idx: 2), waveOut=   108
# [3063238000] Sample 16: phaseAcc=0x02f04c78 (Idx: 2), waveOut=   108
# [3084071000] Sample 17: phaseAcc=0x02f5c292 (Idx: 2), waveOut=   108
# [3104904000] Sample 18: phaseAcc=0x02fb38ac (Idx: 2), waveOut=   108
# [3125737000] Sample 19: phaseAcc=0x0300aec6 (Idx: 3), waveOut=   108
# [3146571000] Sample 20: phaseAcc=0x030624e0 (Idx: 3), waveOut=   162
# [3167404000] Sample 21: phaseAcc=0x030b9afa (Idx: 3), waveOut=   162
# [3188237000] Sample 22: phaseAcc=0x03111114 (Idx: 3), waveOut=   162
# [3209070000] Sample 23: phaseAcc=0x0316872e (Idx: 3), waveOut=   162
# [3229904000] Sample 24: phaseAcc=0x031bfd48 (Idx: 3), waveOut=   162
# [3250737000] Sample 25: phaseAcc=0x03217362 (Idx: 3), waveOut=   162
# [3271570000] Sample 26: phaseAcc=0x0326e97c (Idx: 3), waveOut=   162
# [3292403000] Sample 27: phaseAcc=0x032c5f96 (Idx: 3), waveOut=   162
# [3313237000] Sample 28: phaseAcc=0x0331d5b0 (Idx: 3), waveOut=   162
# [3334070000] Sample 29: phaseAcc=0x03374bca (Idx: 3), waveOut=   162
# [3354903000] Sample 30: phaseAcc=0x033cc1e4 (Idx: 3), waveOut=   162
# [3375736000] Sample 31: phaseAcc=0x034237fe (Idx: 3), waveOut=   162
# [3396570000] Sample 32: phaseAcc=0x0347ae18 (Idx: 3), waveOut=   162
# [3417403000] Sample 33: phaseAcc=0x034d2432 (Idx: 3), waveOut=   162
# [3438236000] Sample 34: phaseAcc=0x03529a4c (Idx: 3), waveOut=   162
# [3459069000] Sample 35: phaseAcc=0x03581066 (Idx: 3), waveOut=   162
# [3479903000] Sample 36: phaseAcc=0x035d8680 (Idx: 3), waveOut=   162
# [3500736000] Sample 37: phaseAcc=0x0362fc9a (Idx: 3), waveOut=   162
# [3521569000] Sample 38: phaseAcc=0x036872b4 (Idx: 3), waveOut=   162
# [3542402000] Sample 39: phaseAcc=0x036de8ce (Idx: 3), waveOut=   162
# [3563236000] Sample 40: phaseAcc=0x03735ee8 (Idx: 3), waveOut=   162
# [3584069000] Sample 41: phaseAcc=0x0378d502 (Idx: 3), waveOut=   162
# [3604902000] Sample 42: phaseAcc=0x037e4b1c (Idx: 3), waveOut=   162
# [3625735000] Sample 43: phaseAcc=0x0383c136 (Idx: 3), waveOut=   162
# [3646569000] Sample 44: phaseAcc=0x03893750 (Idx: 3), waveOut=   162
# [3667402000] Sample 45: phaseAcc=0x038ead6a (Idx: 3), waveOut=   162
# [3688235000] Sample 46: phaseAcc=0x03942384 (Idx: 3), waveOut=   162
# [3709068000] Sample 47: phaseAcc=0x0399999e (Idx: 3), waveOut=   162
# [3729902000] Sample 48: phaseAcc=0x039f0fb8 (Idx: 3), waveOut=   162
# [3750735000] Sample 49: phaseAcc=0x03a485d2 (Idx: 3), waveOut=   162
# [3771568000] Sample 50: phaseAcc=0x03a9fbec (Idx: 3), waveOut=   162
# [3792401000] Sample 51: phaseAcc=0x03af7206 (Idx: 3), waveOut=   162
# [3813235000] Sample 52: phaseAcc=0x03b4e820 (Idx: 3), waveOut=   162
# [3834068000] Sample 53: phaseAcc=0x03ba5e3a (Idx: 3), waveOut=   162
# [3854901000] Sample 54: phaseAcc=0x03bfd454 (Idx: 3), waveOut=   162
# [3875734000] Sample 55: phaseAcc=0x03c54a6e (Idx: 3), waveOut=   162
# [3896568000] Sample 56: phaseAcc=0x03cac088 (Idx: 3), waveOut=   162
# [3917401000] Sample 57: phaseAcc=0x03d036a2 (Idx: 3), waveOut=   162
# [3938234000] Sample 58: phaseAcc=0x03d5acbc (Idx: 3), waveOut=   162
# [3959067000] Sample 59: phaseAcc=0x03db22d6 (Idx: 3), waveOut=   162
# [3979901000] Sample 60: phaseAcc=0x03e098f0 (Idx: 3), waveOut=   162
# Disable FIFOready signal to check if stalling works.
# [4000734000] Sample 1: phaseAcc=0x03e60f0a (Idx: 3), waveOut=   162
# [4021567000] Sample 2: phaseAcc=0x03eb8524 (Idx: 3), waveOut=   162
# [4042400000] Sample 3: phaseAcc=0x03f0fb3e (Idx: 3), waveOut=   162
# [4063234000] Sample 4: phaseAcc=0x03f67158 (Idx: 3), waveOut=   162
# [4084067000] Sample 5: phaseAcc=0x03fbe772 (Idx: 3), waveOut=   162
# [4104900000] Sample 6: phaseAcc=0x04015d8c (Idx: 4), waveOut=   162
# [4125733000] Sample 7: phaseAcc=0x0406d3a6 (Idx: 4), waveOut=   162
# [4146567000] Sample 8: phaseAcc=0x040c49c0 (Idx: 4), waveOut=   162
# [4167400000] Sample 9: phaseAcc=0x0411bfda (Idx: 4), waveOut=   162
# [4188233000] Sample 10: phaseAcc=0x041735f4 (Idx: 4), waveOut=   162
# [4209066000] Sample 11: phaseAcc=0x041cac0e (Idx: 4), waveOut=   162
# [4229900000] Sample 12: phaseAcc=0x04222228 (Idx: 4), waveOut=   162
# [4250733000] Sample 13: phaseAcc=0x04279842 (Idx: 4), waveOut=   162
# [4271566000] Sample 14: phaseAcc=0x042d0e5c (Idx: 4), waveOut=   162
# [4292399000] Sample 15: phaseAcc=0x04328476 (Idx: 4), waveOut=   162
# [4313233000] Sample 16: phaseAcc=0x0437fa90 (Idx: 4), waveOut=   162
# [4334066000] Sample 17: phaseAcc=0x043d70aa (Idx: 4), waveOut=   162
# [4354899000] Sample 18: phaseAcc=0x0442e6c4 (Idx: 4), waveOut=   162
# [4375732000] Sample 19: phaseAcc=0x04485cde (Idx: 4), waveOut=   162
# [4396566000] Sample 20: phaseAcc=0x044dd2f8 (Idx: 4), waveOut=   162
# [4417399000] Sample 21: phaseAcc=0x04534912 (Idx: 4), waveOut=   162
# [4438232000] Sample 22: phaseAcc=0x0458bf2c (Idx: 4), waveOut=   162
# [4459065000] Sample 23: phaseAcc=0x045e3546 (Idx: 4), waveOut=   162
# [4479899000] Sample 24: phaseAcc=0x0463ab60 (Idx: 4), waveOut=   162
# [4500732000] Sample 25: phaseAcc=0x0469217a (Idx: 4), waveOut=   162
# [4521565000] Sample 26: phaseAcc=0x046e9794 (Idx: 4), waveOut=   162
# [4542398000] Sample 27: phaseAcc=0x04740dae (Idx: 4), waveOut=   162
# [4563232000] Sample 28: phaseAcc=0x047983c8 (Idx: 4), waveOut=   162
# [4584065000] Sample 29: phaseAcc=0x047ef9e2 (Idx: 4), waveOut=   162
# [4604898000] Sample 30: phaseAcc=0x04846ffc (Idx: 4), waveOut=   162
# [4625731000] Sample 31: phaseAcc=0x0489e616 (Idx: 4), waveOut=   162
# [4646565000] Sample 32: phaseAcc=0x048f5c30 (Idx: 4), waveOut=   162
# [4667398000] Sample 33: phaseAcc=0x0494d24a (Idx: 4), waveOut=   162
# [4688231000] Sample 34: phaseAcc=0x049a4864 (Idx: 4), waveOut=   162
# [4709064000] Sample 35: phaseAcc=0x049fbe7e (Idx: 4), waveOut=   162
# [4729898000] Sample 36: phaseAcc=0x04a53498 (Idx: 4), waveOut=   162
# [4750731000] Sample 37: phaseAcc=0x04aaaab2 (Idx: 4), waveOut=   162
# [4771564000] Sample 38: phaseAcc=0x04b020cc (Idx: 4), waveOut=   162
# [4792397000] Sample 39: phaseAcc=0x04b596e6 (Idx: 4), waveOut=   162
# [4813231000] Sample 40: phaseAcc=0x04bb0d00 (Idx: 4), waveOut=   162
# [4834064000] Sample 41: phaseAcc=0x04c0831a (Idx: 4), waveOut=   162
# [4854897000] Sample 42: phaseAcc=0x04c5f934 (Idx: 4), waveOut=   162
# [4875730000] Sample 43: phaseAcc=0x04cb6f4e (Idx: 4), waveOut=   162
# [4896564000] Sample 44: phaseAcc=0x04d0e568 (Idx: 4), waveOut=   162
# [4917397000] Sample 45: phaseAcc=0x04d65b82 (Idx: 4), waveOut=   162
# [4938230000] Sample 46: phaseAcc=0x04dbd19c (Idx: 4), waveOut=   162
# [4959063000] Sample 47: phaseAcc=0x04e147b6 (Idx: 4), waveOut=   162
# [4979897000] Sample 48: phaseAcc=0x04e6bdd0 (Idx: 4), waveOut=   162
# [5000730000] Sample 49: phaseAcc=0x04ec33ea (Idx: 4), waveOut=   162
# [5021563000] Sample 50: phaseAcc=0x04f1aa04 (Idx: 4), waveOut=   162
# [5042396000] Sample 51: phaseAcc=0x04f7201e (Idx: 4), waveOut=   162
# [5063230000] Sample 52: phaseAcc=0x04fc9638 (Idx: 4), waveOut=   162
# [5084063000] Sample 53: phaseAcc=0x05020c52 (Idx: 5), waveOut=   162
# [5104896000] Sample 54: phaseAcc=0x0507826c (Idx: 5), waveOut=   162
# [5125729000] Sample 55: phaseAcc=0x050cf886 (Idx: 5), waveOut=   162
# [5146563000] Sample 56: phaseAcc=0x05126ea0 (Idx: 5), waveOut=   162
# [5167396000] Sample 57: phaseAcc=0x0517e4ba (Idx: 5), waveOut=   162
# [5188229000] Sample 58: phaseAcc=0x051d5ad4 (Idx: 5), waveOut=   162
# [5209062000] Sample 59: phaseAcc=0x0522d0ee (Idx: 5), waveOut=   162
# [5229896000] Sample 60: phaseAcc=0x05284708 (Idx: 5), waveOut=   162
# [5229896000] Test complete.
# ** Note: $stop    : C:/Users/roman/Documents/GitHub/E155Project/FPGA/Testbench/LFOgen_tb.sv(135)
#    Time: 5229895747 ps  Iteration: 2  Instance: /LFOgen_tb
# Break in Module LFOgen_tb at C:/Users/roman/Documents/GitHub/E155Project/FPGA/Testbench/LFOgen_tb.sv line 135
add wave -position end  sim:/LFOgen_tb/DUT/sampleIsValid
restart -f
# Loading work.LFOgen_tb(fast)
# Loading work.LFOgen(fast)
run -all
# ---------------------------------------------------------
# Starting LFOgen Testbench (6MHz System Clock)
# 48kHz Sample Period: 20833.250000ns (~20.833us)
# ---------------------------------------------------------
# NOTE: Ensure 'sineFixed(256).mem' is in a subdirectory named 'LFO-LUTs'
# relative to the directory where the simulation is being executed.
# ---------------------------------------------------------
# [833000] Reset held high. phaseAcc: 0x00000000, waveOut:      0
# [21583000] First 48kHz Tick detected!
# [21584000] Case 1: Freq=1.0Hz. Running 10 samples to check Accumulator logic...
# Enable FIFOready mid accumulate cycle
# [229916000] Case 1 PhaseAcc check: 0x000da73c (Should be increasing)
# [230083000] Case 2: Freq=4.0Hz. Running 120 samples to wait for LUT Index change twice...
#         (Transition from Index 0 -> 1 expected around Sample 47)
# [1104912000] Sample 42: phaseAcc=0x00eeeeec (Idx: 0), waveOut=     0
# [1125745000] Sample 43: phaseAcc=0x00f46506 (Idx: 0), waveOut=     0
# [1146579000] Sample 44: phaseAcc=0x00f9db20 (Idx: 0), waveOut=     0
# [1167412000] Sample 45: phaseAcc=0x00ff513a (Idx: 0), waveOut=     0
# [1188245000] Sample 46: phaseAcc=0x0104c754 (Idx: 1), waveOut=     0
# [1209078000] Sample 47: phaseAcc=0x010a3d6e (Idx: 1), waveOut=   101
# [1229912000] Sample 48: phaseAcc=0x010fb388 (Idx: 1), waveOut=   101
# [1250745000] Sample 49: phaseAcc=0x011529a2 (Idx: 1), waveOut=   101
# [1271578000] Sample 50: phaseAcc=0x011a9fbc (Idx: 1), waveOut=   101
# [1292411000] Sample 51: phaseAcc=0x012015d6 (Idx: 1), waveOut=   101
# [1313245000] Sample 52: phaseAcc=0x01258bf0 (Idx: 1), waveOut=   101
# [1334078000] Sample 53: phaseAcc=0x012b020a (Idx: 1), waveOut=   101
# [1354911000] Sample 54: phaseAcc=0x01307824 (Idx: 1), waveOut=   101
# [1375744000] Sample 55: phaseAcc=0x0135ee3e (Idx: 1), waveOut=   101
# [1396578000] Sample 56: phaseAcc=0x013b6458 (Idx: 1), waveOut=   101
# [1417411000] Sample 57: phaseAcc=0x0140da72 (Idx: 1), waveOut=   101
# [1438244000] Sample 58: phaseAcc=0x0146508c (Idx: 1), waveOut=   101
# [1459077000] Sample 59: phaseAcc=0x014bc6a6 (Idx: 1), waveOut=   101
# [1479911000] Sample 60: phaseAcc=0x01513cc0 (Idx: 1), waveOut=   101
# [1500744000] Sample 61: phaseAcc=0x0156b2da (Idx: 1), waveOut=   101
# [1521577000] Sample 62: phaseAcc=0x015c28f4 (Idx: 1), waveOut=   101
# [1542410000] Sample 63: phaseAcc=0x01619f0e (Idx: 1), waveOut=   101
# [1563244000] Sample 64: phaseAcc=0x01671528 (Idx: 1), waveOut=   101
# [1584077000] Sample 65: phaseAcc=0x016c8b42 (Idx: 1), waveOut=   101
# [1604910000] Sample 66: phaseAcc=0x0172015c (Idx: 1), waveOut=   101
# [1625743000] Sample 67: phaseAcc=0x01777776 (Idx: 1), waveOut=   101
# [1646577000] Sample 68: phaseAcc=0x017ced90 (Idx: 1), waveOut=   101
# [1667410000] Sample 69: phaseAcc=0x018263aa (Idx: 1), waveOut=   101
# [1688243000] Sample 70: phaseAcc=0x0187d9c4 (Idx: 1), waveOut=   101
# [1709076000] Sample 71: phaseAcc=0x018d4fde (Idx: 1), waveOut=   101
# [1729910000] Sample 72: phaseAcc=0x0192c5f8 (Idx: 1), waveOut=   101
# [1750743000] Sample 73: phaseAcc=0x01983c12 (Idx: 1), waveOut=   101
# [1771576000] Sample 74: phaseAcc=0x019db22c (Idx: 1), waveOut=   101
# [1792409000] Sample 75: phaseAcc=0x01a32846 (Idx: 1), waveOut=   101
# [1813243000] Sample 76: phaseAcc=0x01a89e60 (Idx: 1), waveOut=   101
# [1834076000] Sample 77: phaseAcc=0x01ae147a (Idx: 1), waveOut=   101
# [1854909000] Sample 78: phaseAcc=0x01b38a94 (Idx: 1), waveOut=   101
# [1875742000] Sample 79: phaseAcc=0x01b900ae (Idx: 1), waveOut=   101
# [1896576000] Sample 80: phaseAcc=0x01be76c8 (Idx: 1), waveOut=   101
# [1917409000] Sample 81: phaseAcc=0x01c3ece2 (Idx: 1), waveOut=   101
# [1938242000] Sample 82: phaseAcc=0x01c962fc (Idx: 1), waveOut=   101
# [1959075000] Sample 83: phaseAcc=0x01ced916 (Idx: 1), waveOut=   101
# [1979909000] Sample 84: phaseAcc=0x01d44f30 (Idx: 1), waveOut=   101
# [2000742000] Sample 85: phaseAcc=0x01d9c54a (Idx: 1), waveOut=   101
# [2021575000] Sample 86: phaseAcc=0x01df3b64 (Idx: 1), waveOut=   101
# [2042408000] Sample 87: phaseAcc=0x01e4b17e (Idx: 1), waveOut=   101
# [2063242000] Sample 88: phaseAcc=0x01ea2798 (Idx: 1), waveOut=   101
# [2084075000] Sample 89: phaseAcc=0x01ef9db2 (Idx: 1), waveOut=   101
# [2104908000] Sample 90: phaseAcc=0x01f513cc (Idx: 1), waveOut=   101
# [2125741000] Sample 91: phaseAcc=0x01fa89e6 (Idx: 1), waveOut=   101
# [2146575000] Sample 92: phaseAcc=0x02000000 (Idx: 2), waveOut=   101
# [2167408000] Sample 93: phaseAcc=0x0205761a (Idx: 2), waveOut=   202
# [2188241000] Sample 94: phaseAcc=0x020aec34 (Idx: 2), waveOut=   202
# [2209074000] Sample 95: phaseAcc=0x0210624e (Idx: 2), waveOut=   202
# [2229908000] Sample 96: phaseAcc=0x0215d868 (Idx: 2), waveOut=   202
# [2250741000] Sample 97: phaseAcc=0x021b4e82 (Idx: 2), waveOut=   202
# [2271574000] Sample 98: phaseAcc=0x0220c49c (Idx: 2), waveOut=   202
# [2292407000] Sample 99: phaseAcc=0x02263ab6 (Idx: 2), waveOut=   202
# [2313241000] Sample 100: phaseAcc=0x022bb0d0 (Idx: 2), waveOut=   202
# [2334074000] Sample 101: phaseAcc=0x023126ea (Idx: 2), waveOut=   202
# [2354907000] Sample 102: phaseAcc=0x02369d04 (Idx: 2), waveOut=   202
# [2375740000] Sample 103: phaseAcc=0x023c131e (Idx: 2), waveOut=   202
# [2396574000] Sample 104: phaseAcc=0x02418938 (Idx: 2), waveOut=   202
# [2417407000] Sample 105: phaseAcc=0x0246ff52 (Idx: 2), waveOut=   202
# [2438240000] Sample 106: phaseAcc=0x024c756c (Idx: 2), waveOut=   202
# [2459073000] Sample 107: phaseAcc=0x0251eb86 (Idx: 2), waveOut=   202
# [2479907000] Sample 108: phaseAcc=0x025761a0 (Idx: 2), waveOut=   202
# [2500740000] Sample 109: phaseAcc=0x025cd7ba (Idx: 2), waveOut=   202
# [2521573000] Sample 110: phaseAcc=0x02624dd4 (Idx: 2), waveOut=   202
# [2542406000] Sample 111: phaseAcc=0x0267c3ee (Idx: 2), waveOut=   202
# [2563240000] Sample 112: phaseAcc=0x026d3a08 (Idx: 2), waveOut=   202
# [2584073000] Sample 113: phaseAcc=0x0272b022 (Idx: 2), waveOut=   202
# [2604906000] Sample 114: phaseAcc=0x0278263c (Idx: 2), waveOut=   202
# [2625739000] Sample 115: phaseAcc=0x027d9c56 (Idx: 2), waveOut=   202
# [2646573000] Sample 116: phaseAcc=0x02831270 (Idx: 2), waveOut=   202
# [2667406000] Sample 117: phaseAcc=0x0288888a (Idx: 2), waveOut=   202
# [2688239000] Sample 118: phaseAcc=0x028dfea4 (Idx: 2), waveOut=   202
# [2709072000] Sample 119: phaseAcc=0x029374be (Idx: 2), waveOut=   202
# [2729906000] Sample 120: phaseAcc=0x0298ead8 (Idx: 2), waveOut=   202
# Test another scale Factor
# [2750739000] Sample 1: phaseAcc=0x029e60f2 (Idx: 2), waveOut=   108
# [2771572000] Sample 2: phaseAcc=0x02a3d70c (Idx: 2), waveOut=   108
# [2792405000] Sample 3: phaseAcc=0x02a94d26 (Idx: 2), waveOut=   108
# [2813239000] Sample 4: phaseAcc=0x02aec340 (Idx: 2), waveOut=   108
# [2834072000] Sample 5: phaseAcc=0x02b4395a (Idx: 2), waveOut=   108
# [2854905000] Sample 6: phaseAcc=0x02b9af74 (Idx: 2), waveOut=   108
# [2875738000] Sample 7: phaseAcc=0x02bf258e (Idx: 2), waveOut=   108
# [2896572000] Sample 8: phaseAcc=0x02c49ba8 (Idx: 2), waveOut=   108
# [2917405000] Sample 9: phaseAcc=0x02ca11c2 (Idx: 2), waveOut=   108
# [2938238000] Sample 10: phaseAcc=0x02cf87dc (Idx: 2), waveOut=   108
# [2959071000] Sample 11: phaseAcc=0x02d4fdf6 (Idx: 2), waveOut=   108
# [2979905000] Sample 12: phaseAcc=0x02da7410 (Idx: 2), waveOut=   108
# [3000738000] Sample 13: phaseAcc=0x02dfea2a (Idx: 2), waveOut=   108
# [3021571000] Sample 14: phaseAcc=0x02e56044 (Idx: 2), waveOut=   108
# [3042404000] Sample 15: phaseAcc=0x02ead65e (Idx: 2), waveOut=   108
# [3063238000] Sample 16: phaseAcc=0x02f04c78 (Idx: 2), waveOut=   108
# [3084071000] Sample 17: phaseAcc=0x02f5c292 (Idx: 2), waveOut=   108
# [3104904000] Sample 18: phaseAcc=0x02fb38ac (Idx: 2), waveOut=   108
# [3125737000] Sample 19: phaseAcc=0x0300aec6 (Idx: 3), waveOut=   108
# [3146571000] Sample 20: phaseAcc=0x030624e0 (Idx: 3), waveOut=   162
# [3167404000] Sample 21: phaseAcc=0x030b9afa (Idx: 3), waveOut=   162
# [3188237000] Sample 22: phaseAcc=0x03111114 (Idx: 3), waveOut=   162
# [3209070000] Sample 23: phaseAcc=0x0316872e (Idx: 3), waveOut=   162
# [3229904000] Sample 24: phaseAcc=0x031bfd48 (Idx: 3), waveOut=   162
# [3250737000] Sample 25: phaseAcc=0x03217362 (Idx: 3), waveOut=   162
# [3271570000] Sample 26: phaseAcc=0x0326e97c (Idx: 3), waveOut=   162
# [3292403000] Sample 27: phaseAcc=0x032c5f96 (Idx: 3), waveOut=   162
# [3313237000] Sample 28: phaseAcc=0x0331d5b0 (Idx: 3), waveOut=   162
# [3334070000] Sample 29: phaseAcc=0x03374bca (Idx: 3), waveOut=   162
# [3354903000] Sample 30: phaseAcc=0x033cc1e4 (Idx: 3), waveOut=   162
# [3375736000] Sample 31: phaseAcc=0x034237fe (Idx: 3), waveOut=   162
# [3396570000] Sample 32: phaseAcc=0x0347ae18 (Idx: 3), waveOut=   162
# [3417403000] Sample 33: phaseAcc=0x034d2432 (Idx: 3), waveOut=   162
# [3438236000] Sample 34: phaseAcc=0x03529a4c (Idx: 3), waveOut=   162
# [3459069000] Sample 35: phaseAcc=0x03581066 (Idx: 3), waveOut=   162
# [3479903000] Sample 36: phaseAcc=0x035d8680 (Idx: 3), waveOut=   162
# [3500736000] Sample 37: phaseAcc=0x0362fc9a (Idx: 3), waveOut=   162
# [3521569000] Sample 38: phaseAcc=0x036872b4 (Idx: 3), waveOut=   162
# [3542402000] Sample 39: phaseAcc=0x036de8ce (Idx: 3), waveOut=   162
# [3563236000] Sample 40: phaseAcc=0x03735ee8 (Idx: 3), waveOut=   162
# [3584069000] Sample 41: phaseAcc=0x0378d502 (Idx: 3), waveOut=   162
# [3604902000] Sample 42: phaseAcc=0x037e4b1c (Idx: 3), waveOut=   162
# [3625735000] Sample 43: phaseAcc=0x0383c136 (Idx: 3), waveOut=   162
# [3646569000] Sample 44: phaseAcc=0x03893750 (Idx: 3), waveOut=   162
# [3667402000] Sample 45: phaseAcc=0x038ead6a (Idx: 3), waveOut=   162
# [3688235000] Sample 46: phaseAcc=0x03942384 (Idx: 3), waveOut=   162
# [3709068000] Sample 47: phaseAcc=0x0399999e (Idx: 3), waveOut=   162
# [3729902000] Sample 48: phaseAcc=0x039f0fb8 (Idx: 3), waveOut=   162
# [3750735000] Sample 49: phaseAcc=0x03a485d2 (Idx: 3), waveOut=   162
# [3771568000] Sample 50: phaseAcc=0x03a9fbec (Idx: 3), waveOut=   162
# [3792401000] Sample 51: phaseAcc=0x03af7206 (Idx: 3), waveOut=   162
# [3813235000] Sample 52: phaseAcc=0x03b4e820 (Idx: 3), waveOut=   162
# [3834068000] Sample 53: phaseAcc=0x03ba5e3a (Idx: 3), waveOut=   162
# [3854901000] Sample 54: phaseAcc=0x03bfd454 (Idx: 3), waveOut=   162
# [3875734000] Sample 55: phaseAcc=0x03c54a6e (Idx: 3), waveOut=   162
# [3896568000] Sample 56: phaseAcc=0x03cac088 (Idx: 3), waveOut=   162
# [3917401000] Sample 57: phaseAcc=0x03d036a2 (Idx: 3), waveOut=   162
# [3938234000] Sample 58: phaseAcc=0x03d5acbc (Idx: 3), waveOut=   162
# [3959067000] Sample 59: phaseAcc=0x03db22d6 (Idx: 3), waveOut=   162
# [3979901000] Sample 60: phaseAcc=0x03e098f0 (Idx: 3), waveOut=   162
# Disable FIFOready signal to check if stalling works.
# [4000734000] Sample 1: phaseAcc=0x03e60f0a (Idx: 3), waveOut=   162
# [4021567000] Sample 2: phaseAcc=0x03eb8524 (Idx: 3), waveOut=   162
# [4042400000] Sample 3: phaseAcc=0x03f0fb3e (Idx: 3), waveOut=   162
# [4063234000] Sample 4: phaseAcc=0x03f67158 (Idx: 3), waveOut=   162
# [4084067000] Sample 5: phaseAcc=0x03fbe772 (Idx: 3), waveOut=   162
# [4104900000] Sample 6: phaseAcc=0x04015d8c (Idx: 4), waveOut=   162
# [4125733000] Sample 7: phaseAcc=0x0406d3a6 (Idx: 4), waveOut=   162
# [4146567000] Sample 8: phaseAcc=0x040c49c0 (Idx: 4), waveOut=   162
# [4167400000] Sample 9: phaseAcc=0x0411bfda (Idx: 4), waveOut=   162
# [4188233000] Sample 10: phaseAcc=0x041735f4 (Idx: 4), waveOut=   162
# [4209066000] Sample 11: phaseAcc=0x041cac0e (Idx: 4), waveOut=   162
# [4229900000] Sample 12: phaseAcc=0x04222228 (Idx: 4), waveOut=   162
# [4250733000] Sample 13: phaseAcc=0x04279842 (Idx: 4), waveOut=   162
# [4271566000] Sample 14: phaseAcc=0x042d0e5c (Idx: 4), waveOut=   162
# [4292399000] Sample 15: phaseAcc=0x04328476 (Idx: 4), waveOut=   162
# [4313233000] Sample 16: phaseAcc=0x0437fa90 (Idx: 4), waveOut=   162
# [4334066000] Sample 17: phaseAcc=0x043d70aa (Idx: 4), waveOut=   162
# [4354899000] Sample 18: phaseAcc=0x0442e6c4 (Idx: 4), waveOut=   162
# [4375732000] Sample 19: phaseAcc=0x04485cde (Idx: 4), waveOut=   162
# [4396566000] Sample 20: phaseAcc=0x044dd2f8 (Idx: 4), waveOut=   162
# [4417399000] Sample 21: phaseAcc=0x04534912 (Idx: 4), waveOut=   162
# [4438232000] Sample 22: phaseAcc=0x0458bf2c (Idx: 4), waveOut=   162
# [4459065000] Sample 23: phaseAcc=0x045e3546 (Idx: 4), waveOut=   162
# [4479899000] Sample 24: phaseAcc=0x0463ab60 (Idx: 4), waveOut=   162
# [4500732000] Sample 25: phaseAcc=0x0469217a (Idx: 4), waveOut=   162
# [4521565000] Sample 26: phaseAcc=0x046e9794 (Idx: 4), waveOut=   162
# [4542398000] Sample 27: phaseAcc=0x04740dae (Idx: 4), waveOut=   162
# [4563232000] Sample 28: phaseAcc=0x047983c8 (Idx: 4), waveOut=   162
# [4584065000] Sample 29: phaseAcc=0x047ef9e2 (Idx: 4), waveOut=   162
# [4604898000] Sample 30: phaseAcc=0x04846ffc (Idx: 4), waveOut=   162
# [4625731000] Sample 31: phaseAcc=0x0489e616 (Idx: 4), waveOut=   162
# [4646565000] Sample 32: phaseAcc=0x048f5c30 (Idx: 4), waveOut=   162
# [4667398000] Sample 33: phaseAcc=0x0494d24a (Idx: 4), waveOut=   162
# [4688231000] Sample 34: phaseAcc=0x049a4864 (Idx: 4), waveOut=   162
# [4709064000] Sample 35: phaseAcc=0x049fbe7e (Idx: 4), waveOut=   162
# [4729898000] Sample 36: phaseAcc=0x04a53498 (Idx: 4), waveOut=   162
# [4750731000] Sample 37: phaseAcc=0x04aaaab2 (Idx: 4), waveOut=   162
# [4771564000] Sample 38: phaseAcc=0x04b020cc (Idx: 4), waveOut=   162
# [4792397000] Sample 39: phaseAcc=0x04b596e6 (Idx: 4), waveOut=   162
# [4813231000] Sample 40: phaseAcc=0x04bb0d00 (Idx: 4), waveOut=   162
# [4834064000] Sample 41: phaseAcc=0x04c0831a (Idx: 4), waveOut=   162
# [4854897000] Sample 42: phaseAcc=0x04c5f934 (Idx: 4), waveOut=   162
# [4875730000] Sample 43: phaseAcc=0x04cb6f4e (Idx: 4), waveOut=   162
# [4896564000] Sample 44: phaseAcc=0x04d0e568 (Idx: 4), waveOut=   162
# [4917397000] Sample 45: phaseAcc=0x04d65b82 (Idx: 4), waveOut=   162
# [4938230000] Sample 46: phaseAcc=0x04dbd19c (Idx: 4), waveOut=   162
# [4959063000] Sample 47: phaseAcc=0x04e147b6 (Idx: 4), waveOut=   162
# [4979897000] Sample 48: phaseAcc=0x04e6bdd0 (Idx: 4), waveOut=   162
# [5000730000] Sample 49: phaseAcc=0x04ec33ea (Idx: 4), waveOut=   162
# [5021563000] Sample 50: phaseAcc=0x04f1aa04 (Idx: 4), waveOut=   162
# [5042396000] Sample 51: phaseAcc=0x04f7201e (Idx: 4), waveOut=   162
# [5063230000] Sample 52: phaseAcc=0x04fc9638 (Idx: 4), waveOut=   162
# [5084063000] Sample 53: phaseAcc=0x05020c52 (Idx: 5), waveOut=   162
# [5104896000] Sample 54: phaseAcc=0x0507826c (Idx: 5), waveOut=   162
# [5125729000] Sample 55: phaseAcc=0x050cf886 (Idx: 5), waveOut=   162
# [5146563000] Sample 56: phaseAcc=0x05126ea0 (Idx: 5), waveOut=   162
# [5167396000] Sample 57: phaseAcc=0x0517e4ba (Idx: 5), waveOut=   162
# [5188229000] Sample 58: phaseAcc=0x051d5ad4 (Idx: 5), waveOut=   162
# [5209062000] Sample 59: phaseAcc=0x0522d0ee (Idx: 5), waveOut=   162
# [5229896000] Sample 60: phaseAcc=0x05284708 (Idx: 5), waveOut=   162
# [5229896000] Test complete.
# ** Note: $stop    : C:/Users/roman/Documents/GitHub/E155Project/FPGA/Testbench/LFOgen_tb.sv(135)
#    Time: 5229895747 ps  Iteration: 2  Instance: /LFOgen_tb
# Break in Module LFOgen_tb at C:/Users/roman/Documents/GitHub/E155Project/FPGA/Testbench/LFOgen_tb.sv line 135
# End time: 23:04:26 on Nov 25,2025, Elapsed time: 0:47:09
# Errors: 0, Warnings: 0
# *** Summary *********************************************
#     qrun: Errors:   0, Warnings:   0
#     vlog: Errors:   0, Warnings:   0
#     vopt: Errors:   0, Warnings:   3
#   Totals: Errors:   0, Warnings:   3
# vsim -L work -L pmi_work -L ovi_ice40up -lib qrun.out/work -wlf vsim.wlf -gui -do "view wave" -do "add wave /*" -do "run -all" -statslog qrun.out/stats_log qrun_opt -suppress vsim-7033,vsim-8630,3009,3389 -appendlog -l qrun.log 
# Start time: 23:17:56 on Nov 25,2025
# Loading sv_std.std
# Loading work.LFOgen_tb(fast)
# Loading work.LFOgen(fast)
# view wave
# .main_pane.wave.interior.cs.body.pw.wf
# add wave /*
# run -all
# ---------------------------------------------------------
# Starting LFOgen Testbench (6MHz System Clock)
# 48kHz Sample Period: 22666.576000ns (~22.667us)
# ---------------------------------------------------------
# NOTE: Ensure 'sineFixed(256).mem' is in a subdirectory named 'LFO-LUTs'
# relative to the directory where the simulation is being executed.
# ---------------------------------------------------------
# [833000] Reset held high. phaseAcc: 0x00000000, waveOut:      0
# Break key hit
# Simulation stop requested.
# End time: 23:19:36 on Nov 25,2025, Elapsed time: 0:01:40
# Errors: 0, Warnings: 0
# *** Summary *********************************************
#     qrun: Errors:   0, Warnings:   0
#     vlog: Errors:   0, Warnings:   0
#     vopt: Errors:   0, Warnings:   3
#   Totals: Errors:   0, Warnings:   3
# vsim -L work -L pmi_work -L ovi_ice40up -lib qrun.out/work -wlf vsim.wlf -gui -do "view wave" -do "add wave /*" -do "run -all" -statslog qrun.out/stats_log qrun_opt -suppress vsim-7033,vsim-8630,3009,3389 -appendlog -l qrun.log 
# Start time: 23:23:35 on Nov 25,2025
# Loading sv_std.std
# Loading work.LFOgen_tb(fast)
# Loading work.LFOgen(fast)
# view wave
# .main_pane.wave.interior.cs.body.pw.wf
# add wave /*
# run -all
# ---------------------------------------------------------
# Starting LFOgen Testbench (6MHz System Clock)
# 48kHz Sample Period: 22666.576000ns (~22.667us)
# ---------------------------------------------------------
# NOTE: Ensure 'sineFixed(256).mem' is in a subdirectory named 'LFO-LUTs'
# relative to the directory where the simulation is being executed.
# ---------------------------------------------------------
# [833000] Reset held high. phaseAcc: 0x00000000, waveOut:      0
# [22667000] First FIFOupdate Tick detected!
# [22668000] Case 1: Freq=1.0Hz. Running 10 samples to check Accumulator logic...
# [475998000] Case 1 PhaseAcc check: 0x07e51300 (Should be increasing)
# [476082000] Case 2: Freq=4.0Hz. Running 120 samples to wait for LUT Index change twice...
#         (Transition from Index 0 -> 1 expected around Sample 47)
# [521331000] Sample 1: phaseAcc=0x0b090aa2 (Idx: 11), waveOut=  1005
# [566664000] Sample 2: phaseAcc=0x0e317792 (Idx: 14), waveOut=  1393
# [611998000] Sample 3: phaseAcc=0x1159e482 (Idx: 17), waveOut=  1675
# [657331000] Sample 4: phaseAcc=0x14825172 (Idx: 20), waveOut=  1949
# [702664000] Sample 5: phaseAcc=0x17aabe62 (Idx: 23), waveOut=  2211
# [747997000] Sample 6: phaseAcc=0x1ad32b52 (Idx: 26), waveOut=  2462
# [793330000] Sample 7: phaseAcc=0x1dfb9842 (Idx: 29), waveOut=  2700
# [838663000] Sample 8: phaseAcc=0x21240532 (Idx: 33), waveOut=  2994
# [883996000] Sample 9: phaseAcc=0x244c7222 (Idx: 36), waveOut=  3195
# [929330000] Sample 10: phaseAcc=0x2774df12 (Idx: 39), waveOut=  3380
# [974663000] Sample 11: phaseAcc=0x2a9d4c02 (Idx: 42), waveOut=  3546
# [1019996000] Sample 12: phaseAcc=0x2dc5b8f2 (Idx: 45), waveOut=  3692
# [1065329000] Sample 13: phaseAcc=0x30ee25e2 (Idx: 48), waveOut=  3819
# [1110662000] Sample 14: phaseAcc=0x341692d2 (Idx: 52), waveOut=  3956
# [1155995000] Sample 15: phaseAcc=0x373effc2 (Idx: 55), waveOut=  4034
# [1201329000] Sample 16: phaseAcc=0x3a676cb2 (Idx: 58), waveOut=  4089
# [1246662000] Sample 17: phaseAcc=0x3d8fd9a2 (Idx: 61), waveOut=  4123
# [1291995000] Sample 18: phaseAcc=0x40b84692 (Idx: 64), waveOut=  4134
# [1337328000] Sample 19: phaseAcc=0x43e0b382 (Idx: 67), waveOut=  4123
# [1382661000] Sample 20: phaseAcc=0x47092072 (Idx: 71), waveOut=  4089
# [1427994000] Sample 21: phaseAcc=0x4a318d62 (Idx: 74), waveOut=  4010
# [1473327000] Sample 22: phaseAcc=0x4d59fa52 (Idx: 77), waveOut=  3925
# [1518661000] Sample 23: phaseAcc=0x50826742 (Idx: 80), waveOut=  3819
# [1563994000] Sample 24: phaseAcc=0x53aad432 (Idx: 83), waveOut=  3692
# [1609327000] Sample 25: phaseAcc=0x56d34122 (Idx: 86), waveOut=  3546
# [1654660000] Sample 26: phaseAcc=0x59fbae12 (Idx: 89), waveOut=  3380
# [1699993000] Sample 27: phaseAcc=0x5d241b02 (Idx: 93), waveOut=  3130
# [1745326000] Sample 28: phaseAcc=0x604c87f2 (Idx: 96), waveOut=  2923
# [1790660000] Sample 29: phaseAcc=0x6374f4e2 (Idx: 99), waveOut=  2700
# [1835993000] Sample 30: phaseAcc=0x669d61d2 (Idx: 102), waveOut=  2462
# [1881326000] Sample 31: phaseAcc=0x69c5cec2 (Idx: 105), waveOut=  2211
# [1926659000] Sample 32: phaseAcc=0x6cee3bb2 (Idx: 108), waveOut=  1949
# [1971992000] Sample 33: phaseAcc=0x7016a8a2 (Idx: 112), waveOut=  1582
# [2017325000] Sample 34: phaseAcc=0x733f1592 (Idx: 115), waveOut=  1296
# [2062658000] Sample 35: phaseAcc=0x76678282 (Idx: 118), waveOut=  1005
# [2107992000] Sample 36: phaseAcc=0x798fef72 (Idx: 121), waveOut=   706
# [2153325000] Sample 37: phaseAcc=0x7cb85c62 (Idx: 124), waveOut=   405
# [2198658000] Sample 38: phaseAcc=0x7fe0c952 (Idx: 127), waveOut=   101
# [2243991000] Sample 39: phaseAcc=0x83093642 (Idx: 131), waveOut=  -203
# [2289324000] Sample 40: phaseAcc=0x8631a332 (Idx: 134), waveOut=  -607
# [2334657000] Sample 41: phaseAcc=0x895a1022 (Idx: 137), waveOut=  -906
# [2379990000] Sample 42: phaseAcc=0x8c827d12 (Idx: 140), waveOut= -1200
# [2425324000] Sample 43: phaseAcc=0x8faaea02 (Idx: 143), waveOut= -1488
# [2470657000] Sample 44: phaseAcc=0x92d356f2 (Idx: 146), waveOut= -1769
# [2515990000] Sample 45: phaseAcc=0x95fbc3e2 (Idx: 149), waveOut= -2039
# [2561323000] Sample 46: phaseAcc=0x992430d2 (Idx: 153), waveOut= -2381
# [2606656000] Sample 47: phaseAcc=0x9c4c9dc2 (Idx: 156), waveOut= -2624
# [2651989000] Sample 48: phaseAcc=0x9f750ab2 (Idx: 159), waveOut= -2851
# [2697323000] Sample 49: phaseAcc=0xa29d77a2 (Idx: 162), waveOut= -3064
# [2742656000] Sample 50: phaseAcc=0xa5c5e492 (Idx: 165), waveOut= -3260
# [2787989000] Sample 51: phaseAcc=0xa8ee5182 (Idx: 168), waveOut= -3438
# [2833322000] Sample 52: phaseAcc=0xac16be72 (Idx: 172), waveOut= -3646
# [2878655000] Sample 53: phaseAcc=0xaf3f2b62 (Idx: 175), waveOut= -3780
# [2923988000] Sample 54: phaseAcc=0xb2679852 (Idx: 178), waveOut= -3893
# [2969321000] Sample 55: phaseAcc=0xb5900542 (Idx: 181), waveOut= -3985
# [3014655000] Sample 56: phaseAcc=0xb8b87232 (Idx: 184), waveOut= -4055
# [3059988000] Sample 57: phaseAcc=0xbbe0df22 (Idx: 187), waveOut= -4104
# [3105321000] Sample 58: phaseAcc=0xbf094c12 (Idx: 191), waveOut= -4130
# [3150654000] Sample 59: phaseAcc=0xc231b902 (Idx: 194), waveOut= -4130
# [3195987000] Sample 60: phaseAcc=0xc55a25f2 (Idx: 197), waveOut= -4104
# [3241320000] Sample 61: phaseAcc=0xc88292e2 (Idx: 200), waveOut= -4055
# [3286654000] Sample 62: phaseAcc=0xcbaaffd2 (Idx: 203), waveOut= -3985
# [3331987000] Sample 63: phaseAcc=0xced36cc2 (Idx: 206), waveOut= -3893
# [3377320000] Sample 64: phaseAcc=0xd1fbd9b2 (Idx: 209), waveOut= -3780
# [3422653000] Sample 65: phaseAcc=0xd52446a2 (Idx: 213), waveOut= -3598
# [3467986000] Sample 66: phaseAcc=0xd84cb392 (Idx: 216), waveOut= -3438
# [3513319000] Sample 67: phaseAcc=0xdb752082 (Idx: 219), waveOut= -3260
# [3558652000] Sample 68: phaseAcc=0xde9d8d72 (Idx: 222), waveOut= -3064
# [3603986000] Sample 69: phaseAcc=0xe1c5fa62 (Idx: 225), waveOut= -2851
# [3649319000] Sample 70: phaseAcc=0xe4ee6752 (Idx: 228), waveOut= -2624
# [3694652000] Sample 71: phaseAcc=0xe816d442 (Idx: 232), waveOut= -2297
# [3739985000] Sample 72: phaseAcc=0xeb3f4132 (Idx: 235), waveOut= -2039
# [3785318000] Sample 73: phaseAcc=0xee67ae22 (Idx: 238), waveOut= -1769
# [3830651000] Sample 74: phaseAcc=0xf1901b12 (Idx: 241), waveOut= -1488
# [3875984000] Sample 75: phaseAcc=0xf4b88802 (Idx: 244), waveOut= -1200
# [3921318000] Sample 76: phaseAcc=0xf7e0f4f2 (Idx: 247), waveOut=  -906
# [3966651000] Sample 77: phaseAcc=0xfb0961e2 (Idx: 251), waveOut=  -607
# [4011984000] Sample 78: phaseAcc=0xfe31ced2 (Idx: 254), waveOut=  -203
# [4057317000] Sample 79: phaseAcc=0x015a3bc2 (Idx: 1), waveOut=   101
# [4102650000] Sample 80: phaseAcc=0x0482a8b2 (Idx: 4), waveOut=   405
# [4147983000] Sample 81: phaseAcc=0x07ab15a2 (Idx: 7), waveOut=   706
# [4193317000] Sample 82: phaseAcc=0x0ad38292 (Idx: 10), waveOut=  1005
# [4238650000] Sample 83: phaseAcc=0x0dfbef82 (Idx: 13), waveOut=  1296
# [4283983000] Sample 84: phaseAcc=0x11245c72 (Idx: 17), waveOut=  1675
# [4329316000] Sample 85: phaseAcc=0x144cc962 (Idx: 20), waveOut=  1949
# [4374649000] Sample 86: phaseAcc=0x17753652 (Idx: 23), waveOut=  2211
# [4419982000] Sample 87: phaseAcc=0x1a9da342 (Idx: 26), waveOut=  2462
# [4465315000] Sample 88: phaseAcc=0x1dc61032 (Idx: 29), waveOut=  2700
# [4510649000] Sample 89: phaseAcc=0x20ee7d22 (Idx: 32), waveOut=  2923
# [4555982000] Sample 90: phaseAcc=0x2416ea12 (Idx: 36), waveOut=  3195
# [4601315000] Sample 91: phaseAcc=0x273f5702 (Idx: 39), waveOut=  3380
# [4646648000] Sample 92: phaseAcc=0x2a67c3f2 (Idx: 42), waveOut=  3546
# [4691981000] Sample 93: phaseAcc=0x2d9030e2 (Idx: 45), waveOut=  3692
# [4737314000] Sample 94: phaseAcc=0x30b89dd2 (Idx: 48), waveOut=  3819
# [4782648000] Sample 95: phaseAcc=0x33e10ac2 (Idx: 51), waveOut=  3925
# [4827981000] Sample 96: phaseAcc=0x370977b2 (Idx: 55), waveOut=  4010
# [4873314000] Sample 97: phaseAcc=0x3a31e4a2 (Idx: 58), waveOut=  4089
# [4918647000] Sample 98: phaseAcc=0x3d5a5192 (Idx: 61), waveOut=  4123
# [4963980000] Sample 99: phaseAcc=0x4082be82 (Idx: 64), waveOut=  4134
# [5009313000] Sample 100: phaseAcc=0x43ab2b72 (Idx: 67), waveOut=  4123
# [5054646000] Sample 101: phaseAcc=0x46d39862 (Idx: 70), waveOut=  4089
# [5099980000] Sample 102: phaseAcc=0x49fc0552 (Idx: 73), waveOut=  4034
# [5145313000] Sample 103: phaseAcc=0x4d247242 (Idx: 77), waveOut=  3925
# [5190646000] Sample 104: phaseAcc=0x504cdf32 (Idx: 80), waveOut=  3819
# [5235979000] Sample 105: phaseAcc=0x53754c22 (Idx: 83), waveOut=  3692
# [5281312000] Sample 106: phaseAcc=0x569db912 (Idx: 86), waveOut=  3546
# [5326645000] Sample 107: phaseAcc=0x59c62602 (Idx: 89), waveOut=  3380
# [5371979000] Sample 108: phaseAcc=0x5cee92f2 (Idx: 92), waveOut=  3195
# [5417312000] Sample 109: phaseAcc=0x6016ffe2 (Idx: 96), waveOut=  2923
# [5462645000] Sample 110: phaseAcc=0x633f6cd2 (Idx: 99), waveOut=  2700
# [5507978000] Sample 111: phaseAcc=0x6667d9c2 (Idx: 102), waveOut=  2462
# [5553311000] Sample 112: phaseAcc=0x699046b2 (Idx: 105), waveOut=  2211
# [5598644000] Sample 113: phaseAcc=0x6cb8b3a2 (Idx: 108), waveOut=  1949
# [5643977000] Sample 114: phaseAcc=0x6fe12092 (Idx: 111), waveOut=  1675
# [5689311000] Sample 115: phaseAcc=0x73098d82 (Idx: 115), waveOut=  1393
# [5734644000] Sample 116: phaseAcc=0x7631fa72 (Idx: 118), waveOut=  1005
# [5779977000] Sample 117: phaseAcc=0x795a6762 (Idx: 121), waveOut=   706
# [5825310000] Sample 118: phaseAcc=0x7c82d452 (Idx: 124), waveOut=   405
# [5870643000] Sample 119: phaseAcc=0x7fab4142 (Idx: 127), waveOut=   101
# [5915976000] Sample 120: phaseAcc=0x82d3ae32 (Idx: 130), waveOut=  -203
# Test another scale Factor
# [5961309000] Sample 1: phaseAcc=0x85fc1b22 (Idx: 133), waveOut=  -270
# [6006643000] Sample 2: phaseAcc=0x89248812 (Idx: 137), waveOut=  -483
# [6051976000] Sample 3: phaseAcc=0x8c4cf502 (Idx: 140), waveOut=  -640
# [6097309000] Sample 4: phaseAcc=0x8f7561f2 (Idx: 143), waveOut=  -794
# [6142642000] Sample 5: phaseAcc=0x929dcee2 (Idx: 146), waveOut=  -943
# [6187975000] Sample 6: phaseAcc=0x95c63bd2 (Idx: 149), waveOut= -1087
# [6233308000] Sample 7: phaseAcc=0x98eea8c2 (Idx: 152), waveOut= -1225
# [6278642000] Sample 8: phaseAcc=0x9c1715b2 (Idx: 156), waveOut= -1399
# [6323975000] Sample 9: phaseAcc=0x9f3f82a2 (Idx: 159), waveOut= -1521
# [6369308000] Sample 10: phaseAcc=0xa267ef92 (Idx: 162), waveOut= -1634
# [6414641000] Sample 11: phaseAcc=0xa5905c82 (Idx: 165), waveOut= -1739
# [6459974000] Sample 12: phaseAcc=0xa8b8c972 (Idx: 168), waveOut= -1834
# [6505307000] Sample 13: phaseAcc=0xabe13662 (Idx: 171), waveOut= -1919
# [6550640000] Sample 14: phaseAcc=0xaf09a352 (Idx: 175), waveOut= -1994
# [6595974000] Sample 15: phaseAcc=0xb2321042 (Idx: 178), waveOut= -2076
# [6641307000] Sample 16: phaseAcc=0xb55a7d32 (Idx: 181), waveOut= -2125
# [6686640000] Sample 17: phaseAcc=0xb882ea22 (Idx: 184), waveOut= -2163
# [6731973000] Sample 18: phaseAcc=0xbbab5712 (Idx: 187), waveOut= -2189
# [6777306000] Sample 19: phaseAcc=0xbed3c402 (Idx: 190), waveOut= -2203
# [6822639000] Sample 20: phaseAcc=0xc1fc30f2 (Idx: 193), waveOut= -2205
# [6867973000] Sample 21: phaseAcc=0xc5249de2 (Idx: 197), waveOut= -2189
# [6913306000] Sample 22: phaseAcc=0xc84d0ad2 (Idx: 200), waveOut= -2163
# [6958639000] Sample 23: phaseAcc=0xcb7577c2 (Idx: 203), waveOut= -2125
# [7003972000] Sample 24: phaseAcc=0xce9de4b2 (Idx: 206), waveOut= -2076
# [7049305000] Sample 25: phaseAcc=0xd1c651a2 (Idx: 209), waveOut= -2016
# [7094638000] Sample 26: phaseAcc=0xd4eebe92 (Idx: 212), waveOut= -1945
# [7139971000] Sample 27: phaseAcc=0xd8172b82 (Idx: 216), waveOut= -1834
# [7185305000] Sample 28: phaseAcc=0xdb3f9872 (Idx: 219), waveOut= -1739
# [7230638000] Sample 29: phaseAcc=0xde680562 (Idx: 222), waveOut= -1634
# [7275971000] Sample 30: phaseAcc=0xe1907252 (Idx: 225), waveOut= -1521
# [7321304000] Sample 31: phaseAcc=0xe4b8df42 (Idx: 228), waveOut= -1399
# [7366637000] Sample 32: phaseAcc=0xe7e14c32 (Idx: 231), waveOut= -1270
# [7411970000] Sample 33: phaseAcc=0xeb09b922 (Idx: 235), waveOut= -1134
# [7457304000] Sample 34: phaseAcc=0xee322612 (Idx: 238), waveOut=  -943
# [7502637000] Sample 35: phaseAcc=0xf15a9302 (Idx: 241), waveOut=  -794
# [7547970000] Sample 36: phaseAcc=0xf482fff2 (Idx: 244), waveOut=  -640
# [7593303000] Sample 37: phaseAcc=0xf7ab6ce2 (Idx: 247), waveOut=  -483
# [7638636000] Sample 38: phaseAcc=0xfad3d9d2 (Idx: 250), waveOut=  -324
# [7683969000] Sample 39: phaseAcc=0xfdfc46c2 (Idx: 253), waveOut=  -162
# [7729302000] Sample 40: phaseAcc=0x0124b3b2 (Idx: 1), waveOut=    54
# [7774636000] Sample 41: phaseAcc=0x044d20a2 (Idx: 4), waveOut=   216
# [7819969000] Sample 42: phaseAcc=0x07758d92 (Idx: 7), waveOut=   377
# [7865302000] Sample 43: phaseAcc=0x0a9dfa82 (Idx: 10), waveOut=   536
# [7910635000] Sample 44: phaseAcc=0x0dc66772 (Idx: 13), waveOut=   691
# [7955968000] Sample 45: phaseAcc=0x10eed462 (Idx: 16), waveOut=   844
# [8001301000] Sample 46: phaseAcc=0x14174152 (Idx: 20), waveOut=  1039
# [8046634000] Sample 47: phaseAcc=0x173fae42 (Idx: 23), waveOut=  1179
# [8091968000] Sample 48: phaseAcc=0x1a681b32 (Idx: 26), waveOut=  1313
# [8137301000] Sample 49: phaseAcc=0x1d908822 (Idx: 29), waveOut=  1440
# [8182634000] Sample 50: phaseAcc=0x20b8f512 (Idx: 32), waveOut=  1559
# [8227967000] Sample 51: phaseAcc=0x23e16202 (Idx: 35), waveOut=  1669
# [8273300000] Sample 52: phaseAcc=0x2709cef2 (Idx: 39), waveOut=  1771
# [8318633000] Sample 53: phaseAcc=0x2a323be2 (Idx: 42), waveOut=  1891
# [8363967000] Sample 54: phaseAcc=0x2d5aa8d2 (Idx: 45), waveOut=  1969
# [8409300000] Sample 55: phaseAcc=0x308315c2 (Idx: 48), waveOut=  2037
# [8454633000] Sample 56: phaseAcc=0x33ab82b2 (Idx: 51), waveOut=  2093
# [8499966000] Sample 57: phaseAcc=0x36d3efa2 (Idx: 54), waveOut=  2139
# [8545299000] Sample 58: phaseAcc=0x39fc5c92 (Idx: 57), waveOut=  2172
# [8590632000] Sample 59: phaseAcc=0x3d24c982 (Idx: 61), waveOut=  2199
# [8635965000] Sample 60: phaseAcc=0x404d3672 (Idx: 64), waveOut=  2205
# [8635965000] Test complete.
# ** Note: $stop    : C:/Users/roman/Documents/GitHub/E155Project/FPGA/Testbench/LFOgen_tb.sv(126)
#    Time: 8635965456 ps  Iteration: 1  Instance: /LFOgen_tb
# Break in Module LFOgen_tb at C:/Users/roman/Documents/GitHub/E155Project/FPGA/Testbench/LFOgen_tb.sv line 126
# End time: 23:31:06 on Nov 25,2025, Elapsed time: 0:07:31
# Errors: 0, Warnings: 0
# *** Summary *********************************************
#     qrun: Errors:   0, Warnings:   0
#     vlog: Errors:   0, Warnings:   0
#     vopt: Errors:   0, Warnings:   3
#   Totals: Errors:   0, Warnings:   3
# vsim -L work -L pmi_work -L ovi_ice40up -lib qrun.out/work -wlf vsim.wlf -gui -do "view wave" -do "add wave /*" -do "run -all" -statslog qrun.out/stats_log qrun_opt -suppress vsim-7033,vsim-8630,3009,3389 -appendlog -l qrun.log 
# Start time: 23:33:10 on Nov 25,2025
# Loading sv_std.std
# Loading work.LFOgen_tb(fast)
# Loading work.LFOgen(fast)
# view wave
# .main_pane.wave.interior.cs.body.pw.wf
# add wave /*
# run -all
# ---------------------------------------------------------
# Starting LFOgen Testbench (6MHz System Clock)
# 48kHz Sample Period: 22666.576000ns (~22.667us)
# ---------------------------------------------------------
# NOTE: Ensure 'sineFixed(256).mem' is in a subdirectory named 'LFO-LUTs'
# relative to the directory where the simulation is being executed.
# ---------------------------------------------------------
# [833000] Reset held high. phaseAcc: 0x00000000, waveOut:      0
# [22750000] First FIFOupdate Tick detected!
# [22751000] Case 1: Freq=1.0Hz. Running 10 samples to check Accumulator logic...
# [249416000] Case 1 PhaseAcc check: 0x000d85fb (Should be increasing)
# [249583000] Case 2: Freq=4.0Hz. Running 120 samples to wait for LUT Index change twice...
#         (Transition from Index 0 -> 1 expected around Sample 47)
# [1201412000] Sample 42: phaseAcc=0x0102b9d9 (Idx: 1), waveOut=     0
# [1224078000] Sample 43: phaseAcc=0x0108ab97 (Idx: 1), waveOut=     0
# [1246745000] Sample 44: phaseAcc=0x010e9d55 (Idx: 1), waveOut=     0
# [1269412000] Sample 45: phaseAcc=0x01148f13 (Idx: 1), waveOut=   101
# [1292078000] Sample 46: phaseAcc=0x011a80d1 (Idx: 1), waveOut=   101
# [1314745000] Sample 47: phaseAcc=0x0120728f (Idx: 1), waveOut=   101
# [1337411000] Sample 48: phaseAcc=0x0126644d (Idx: 1), waveOut=   101
# [1360078000] Sample 49: phaseAcc=0x012c560b (Idx: 1), waveOut=   101
# [1382744000] Sample 50: phaseAcc=0x013247c9 (Idx: 1), waveOut=   101
# [1405411000] Sample 51: phaseAcc=0x01383987 (Idx: 1), waveOut=   101
# [1428078000] Sample 52: phaseAcc=0x013e2b45 (Idx: 1), waveOut=   101
# [1450744000] Sample 53: phaseAcc=0x01441d03 (Idx: 1), waveOut=   101
# [1473411000] Sample 54: phaseAcc=0x014a0ec1 (Idx: 1), waveOut=   101
# [1496077000] Sample 55: phaseAcc=0x0150007f (Idx: 1), waveOut=   101
# [1518744000] Sample 56: phaseAcc=0x0155f23d (Idx: 1), waveOut=   101
# [1541411000] Sample 57: phaseAcc=0x015be3fb (Idx: 1), waveOut=   101
# [1564077000] Sample 58: phaseAcc=0x0161d5b9 (Idx: 1), waveOut=   101
# [1586744000] Sample 59: phaseAcc=0x0167c777 (Idx: 1), waveOut=   101
# [1609410000] Sample 60: phaseAcc=0x016db935 (Idx: 1), waveOut=   101
# [1632077000] Sample 61: phaseAcc=0x0173aaf3 (Idx: 1), waveOut=   101
# [1654743000] Sample 62: phaseAcc=0x01799cb1 (Idx: 1), waveOut=   101
# [1677410000] Sample 63: phaseAcc=0x017f8e6f (Idx: 1), waveOut=   101
# [1700077000] Sample 64: phaseAcc=0x0185802d (Idx: 1), waveOut=   101
# [1722743000] Sample 65: phaseAcc=0x018b71eb (Idx: 1), waveOut=   101
# [1745410000] Sample 66: phaseAcc=0x019163a9 (Idx: 1), waveOut=   101
# [1768076000] Sample 67: phaseAcc=0x01975567 (Idx: 1), waveOut=   101
# [1790743000] Sample 68: phaseAcc=0x019d4725 (Idx: 1), waveOut=   101
# [1813409000] Sample 69: phaseAcc=0x01a338e3 (Idx: 1), waveOut=   101
# [1836076000] Sample 70: phaseAcc=0x01a92aa1 (Idx: 1), waveOut=   101
# [1858743000] Sample 71: phaseAcc=0x01af1c5f (Idx: 1), waveOut=   101
# [1881409000] Sample 72: phaseAcc=0x01b50e1d (Idx: 1), waveOut=   101
# [1904076000] Sample 73: phaseAcc=0x01baffdb (Idx: 1), waveOut=   101
# [1926742000] Sample 74: phaseAcc=0x01c0f199 (Idx: 1), waveOut=   101
# [1949409000] Sample 75: phaseAcc=0x01c6e357 (Idx: 1), waveOut=   101
# [1972075000] Sample 76: phaseAcc=0x01ccd515 (Idx: 1), waveOut=   101
# [1994742000] Sample 77: phaseAcc=0x01d2c6d3 (Idx: 1), waveOut=   101
# [2017409000] Sample 78: phaseAcc=0x01d8b891 (Idx: 1), waveOut=   101
# [2040075000] Sample 79: phaseAcc=0x01deaa4f (Idx: 1), waveOut=   101
# [2062742000] Sample 80: phaseAcc=0x01e49c0d (Idx: 1), waveOut=   101
# [2085408000] Sample 81: phaseAcc=0x01ea8dcb (Idx: 1), waveOut=   101
# [2108075000] Sample 82: phaseAcc=0x01f07f89 (Idx: 1), waveOut=   101
# [2130741000] Sample 83: phaseAcc=0x01f67147 (Idx: 1), waveOut=   101
# [2153408000] Sample 84: phaseAcc=0x01fc6305 (Idx: 1), waveOut=   101
# [2176075000] Sample 85: phaseAcc=0x020254c3 (Idx: 2), waveOut=   101
# [2198741000] Sample 86: phaseAcc=0x02084681 (Idx: 2), waveOut=   101
# [2221408000] Sample 87: phaseAcc=0x020e383f (Idx: 2), waveOut=   101
# [2244074000] Sample 88: phaseAcc=0x021429fd (Idx: 2), waveOut=   202
# [2266741000] Sample 89: phaseAcc=0x021a1bbb (Idx: 2), waveOut=   202
# [2289408000] Sample 90: phaseAcc=0x02200d79 (Idx: 2), waveOut=   202
# [2312074000] Sample 91: phaseAcc=0x0225ff37 (Idx: 2), waveOut=   202
# [2334741000] Sample 92: phaseAcc=0x022bf0f5 (Idx: 2), waveOut=   202
# [2357407000] Sample 93: phaseAcc=0x0231e2b3 (Idx: 2), waveOut=   202
# [2380074000] Sample 94: phaseAcc=0x0237d471 (Idx: 2), waveOut=   202
# [2402740000] Sample 95: phaseAcc=0x023dc62f (Idx: 2), waveOut=   202
# [2425407000] Sample 96: phaseAcc=0x0243b7ed (Idx: 2), waveOut=   202
# [2448074000] Sample 97: phaseAcc=0x0249a9ab (Idx: 2), waveOut=   202
# [2470740000] Sample 98: phaseAcc=0x024f9b69 (Idx: 2), waveOut=   202
# [2493407000] Sample 99: phaseAcc=0x02558d27 (Idx: 2), waveOut=   202
# [2516073000] Sample 100: phaseAcc=0x025b7ee5 (Idx: 2), waveOut=   202
# [2538740000] Sample 101: phaseAcc=0x026170a3 (Idx: 2), waveOut=   202
# [2561406000] Sample 102: phaseAcc=0x02676261 (Idx: 2), waveOut=   202
# [2584073000] Sample 103: phaseAcc=0x026d541f (Idx: 2), waveOut=   202
# [2606740000] Sample 104: phaseAcc=0x027345dd (Idx: 2), waveOut=   202
# [2629406000] Sample 105: phaseAcc=0x0279379b (Idx: 2), waveOut=   202
# [2652073000] Sample 106: phaseAcc=0x027f2959 (Idx: 2), waveOut=   202
# [2674739000] Sample 107: phaseAcc=0x02851b17 (Idx: 2), waveOut=   202
# [2697406000] Sample 108: phaseAcc=0x028b0cd5 (Idx: 2), waveOut=   202
# [2720072000] Sample 109: phaseAcc=0x0290fe93 (Idx: 2), waveOut=   202
# [2742739000] Sample 110: phaseAcc=0x0296f051 (Idx: 2), waveOut=   202
# [2765406000] Sample 111: phaseAcc=0x029ce20f (Idx: 2), waveOut=   202
# [2788072000] Sample 112: phaseAcc=0x02a2d3cd (Idx: 2), waveOut=   202
# [2810739000] Sample 113: phaseAcc=0x02a8c58b (Idx: 2), waveOut=   202
# [2833405000] Sample 114: phaseAcc=0x02aeb749 (Idx: 2), waveOut=   202
# [2856072000] Sample 115: phaseAcc=0x02b4a907 (Idx: 2), waveOut=   202
# [2878738000] Sample 116: phaseAcc=0x02ba9ac5 (Idx: 2), waveOut=   202
# [2901405000] Sample 117: phaseAcc=0x02c08c83 (Idx: 2), waveOut=   202
# [2924072000] Sample 118: phaseAcc=0x02c67e41 (Idx: 2), waveOut=   202
# [2946738000] Sample 119: phaseAcc=0x02cc6fff (Idx: 2), waveOut=   202
# [2969405000] Sample 120: phaseAcc=0x02d261bd (Idx: 2), waveOut=   202
# Test another scale Factor
# [2992071000] Sample 1: phaseAcc=0x02d8537b (Idx: 2), waveOut=   202
# [3014738000] Sample 2: phaseAcc=0x02de4539 (Idx: 2), waveOut=   202
# [3037405000] Sample 3: phaseAcc=0x02e436f7 (Idx: 2), waveOut=   108
# [3060071000] Sample 4: phaseAcc=0x02ea28b5 (Idx: 2), waveOut=   108
# [3082738000] Sample 5: phaseAcc=0x02f01a73 (Idx: 2), waveOut=   108
# [3105404000] Sample 6: phaseAcc=0x02f60c31 (Idx: 2), waveOut=   108
# [3128071000] Sample 7: phaseAcc=0x02fbfdef (Idx: 2), waveOut=   108
# [3150737000] Sample 8: phaseAcc=0x0301efad (Idx: 3), waveOut=   108
# [3173404000] Sample 9: phaseAcc=0x0307e16b (Idx: 3), waveOut=   108
# [3196071000] Sample 10: phaseAcc=0x030dd329 (Idx: 3), waveOut=   108
# [3218737000] Sample 11: phaseAcc=0x0313c4e7 (Idx: 3), waveOut=   162
# [3241404000] Sample 12: phaseAcc=0x0319b6a5 (Idx: 3), waveOut=   162
# [3264070000] Sample 13: phaseAcc=0x031fa863 (Idx: 3), waveOut=   162
# [3286737000] Sample 14: phaseAcc=0x03259a21 (Idx: 3), waveOut=   162
# [3309403000] Sample 15: phaseAcc=0x032b8bdf (Idx: 3), waveOut=   162
# [3332070000] Sample 16: phaseAcc=0x03317d9d (Idx: 3), waveOut=   162
# [3354737000] Sample 17: phaseAcc=0x03376f5b (Idx: 3), waveOut=   162
# [3377403000] Sample 18: phaseAcc=0x033d6119 (Idx: 3), waveOut=   162
# [3400070000] Sample 19: phaseAcc=0x034352d7 (Idx: 3), waveOut=   162
# [3422736000] Sample 20: phaseAcc=0x03494495 (Idx: 3), waveOut=   162
# [3445403000] Sample 21: phaseAcc=0x034f3653 (Idx: 3), waveOut=   162
# [3468069000] Sample 22: phaseAcc=0x03552811 (Idx: 3), waveOut=   162
# [3490736000] Sample 23: phaseAcc=0x035b19cf (Idx: 3), waveOut=   162
# [3513403000] Sample 24: phaseAcc=0x03610b8d (Idx: 3), waveOut=   162
# [3536069000] Sample 25: phaseAcc=0x0366fd4b (Idx: 3), waveOut=   162
# [3558736000] Sample 26: phaseAcc=0x036cef09 (Idx: 3), waveOut=   162
# [3581402000] Sample 27: phaseAcc=0x0372e0c7 (Idx: 3), waveOut=   162
# [3604069000] Sample 28: phaseAcc=0x0378d285 (Idx: 3), waveOut=   162
# [3626735000] Sample 29: phaseAcc=0x037ec443 (Idx: 3), waveOut=   162
# [3649402000] Sample 30: phaseAcc=0x0384b601 (Idx: 3), waveOut=   162
# [3672069000] Sample 31: phaseAcc=0x038aa7bf (Idx: 3), waveOut=   162
# [3694735000] Sample 32: phaseAcc=0x0390997d (Idx: 3), waveOut=   162
# [3717402000] Sample 33: phaseAcc=0x03968b3b (Idx: 3), waveOut=   162
# [3740068000] Sample 34: phaseAcc=0x039c7cf9 (Idx: 3), waveOut=   162
# [3762735000] Sample 35: phaseAcc=0x03a26eb7 (Idx: 3), waveOut=   162
# [3785402000] Sample 36: phaseAcc=0x03a86075 (Idx: 3), waveOut=   162
# [3808068000] Sample 37: phaseAcc=0x03ae5233 (Idx: 3), waveOut=   162
# [3830735000] Sample 38: phaseAcc=0x03b443f1 (Idx: 3), waveOut=   162
# [3853401000] Sample 39: phaseAcc=0x03ba35af (Idx: 3), waveOut=   162
# [3876068000] Sample 40: phaseAcc=0x03c0276d (Idx: 3), waveOut=   162
# [3898734000] Sample 41: phaseAcc=0x03c6192b (Idx: 3), waveOut=   162
# [3921401000] Sample 42: phaseAcc=0x03cc0ae9 (Idx: 3), waveOut=   162
# [3944068000] Sample 43: phaseAcc=0x03d1fca7 (Idx: 3), waveOut=   162
# [3966734000] Sample 44: phaseAcc=0x03d7ee65 (Idx: 3), waveOut=   162
# [3989401000] Sample 45: phaseAcc=0x03dde023 (Idx: 3), waveOut=   162
# [4012067000] Sample 46: phaseAcc=0x03e3d1e1 (Idx: 3), waveOut=   162
# [4034734000] Sample 47: phaseAcc=0x03e9c39f (Idx: 3), waveOut=   162
# [4057400000] Sample 48: phaseAcc=0x03efb55d (Idx: 3), waveOut=   162
# [4080067000] Sample 49: phaseAcc=0x03f5a71b (Idx: 3), waveOut=   162
# [4102734000] Sample 50: phaseAcc=0x03fb98d9 (Idx: 3), waveOut=   162
# [4125400000] Sample 51: phaseAcc=0x04018a97 (Idx: 4), waveOut=   162
# [4148067000] Sample 52: phaseAcc=0x04077c55 (Idx: 4), waveOut=   162
# [4170733000] Sample 53: phaseAcc=0x040d6e13 (Idx: 4), waveOut=   162
# [4193400000] Sample 54: phaseAcc=0x04135fd1 (Idx: 4), waveOut=   216
# [4216066000] Sample 55: phaseAcc=0x0419518f (Idx: 4), waveOut=   216
# [4238733000] Sample 56: phaseAcc=0x041f434d (Idx: 4), waveOut=   216
# [4261400000] Sample 57: phaseAcc=0x0425350b (Idx: 4), waveOut=   216
# [4284066000] Sample 58: phaseAcc=0x042b26c9 (Idx: 4), waveOut=   216
# [4306733000] Sample 59: phaseAcc=0x04311887 (Idx: 4), waveOut=   216
# [4329399000] Sample 60: phaseAcc=0x04370a45 (Idx: 4), waveOut=   216
# [4329399000] Test complete.
# ** Note: $stop    : C:/Users/roman/Documents/GitHub/E155Project/FPGA/Testbench/LFOgen_tb.sv(143)
#    Time: 4329399349 ps  Iteration: 1  Instance: /LFOgen_tb
# Break in Module LFOgen_tb at C:/Users/roman/Documents/GitHub/E155Project/FPGA/Testbench/LFOgen_tb.sv line 143
# End time: 23:57:37 on Nov 25,2025, Elapsed time: 0:24:27
# Errors: 0, Warnings: 0
