Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=G:/Program/CycloneIV_DDR2_128Bit/ --output-directory=G:/Program/CycloneIV_DDR2_128Bit/ddr2_nios/ --report-file=bsf:G:/Program/CycloneIV_DDR2_128Bit/ddr2_nios.bsf --system-info=DEVICE_FAMILY="Cyclone IV E" --system-info=DEVICE=EP4CE115F29C8 --system-info=DEVICE_SPEEDGRADE=8 --component-file=G:/Program/CycloneIV_DDR2_128Bit/ddr2_nios.qsys
Progress: Loading CycloneIV_DDR2_128Bit/ddr2_nios.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 13.0]
Progress: Parameterizing module clk_0
Progress: Adding altpll_0 [altpll 13.0]
Progress: Parameterizing module altpll_0
Progress: Adding reset_bridge_0 [altera_reset_bridge 13.0]
Progress: Parameterizing module reset_bridge_0
Progress: Adding nios2_qsys_0 [altera_nios2_qsys 13.0]
Progress: Parameterizing module nios2_qsys_0
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 13.0]
Progress: Parameterizing module sysid_qsys_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 13.0.1.99.2]
Progress: Parameterizing module jtag_uart_0
Progress: Adding systimer [altera_avalon_timer 13.0.1.99.2]
Progress: Parameterizing module systimer
Progress: Adding stamptimer [altera_avalon_timer 13.0.1.99.2]
Progress: Parameterizing module stamptimer
Progress: Adding ddr2 [altmemddr2 13.0]
Progress: Parameterizing module ddr2
Progress: Adding cpu_ddr2_clock_crossing_bridge_0 [altera_avalon_mm_clock_crossing_bridge 13.0]
Progress: Parameterizing module cpu_ddr2_clock_crossing_bridge_0
Progress: Adding ddr2_top [altmemddr2 13.0]
Progress: Parameterizing module ddr2_top
Progress: Adding ddr2_bot [altmemddr2 13.0]
Progress: Parameterizing module ddr2_bot
Progress: Adding cpu_ddr2top_clock_crossing_bridge_0 [altera_avalon_mm_clock_crossing_bridge 13.0]
Progress: Parameterizing module cpu_ddr2top_clock_crossing_bridge_0
Progress: Adding cpu_ddr2bot_clock_crossing_bridge_0 [altera_avalon_mm_clock_crossing_bridge 13.0]
Progress: Parameterizing module cpu_ddr2bot_clock_crossing_bridge_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: ddr2_nios.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: ddr2_nios.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: ddr2_nios.ddr2: The PLL will be generated with Memory clock frequency 125.0 MHz and 64 phase steps per cycle
Info: ddr2_nios.ddr2_top: Cyclone IV E speed grade 8 does not support DDR2 SDRAM operation above 133.0MHz on the left or right I/O banks.  This design must be placed on the top or bottom I/O banks.
Info: ddr2_nios.ddr2_top: The PLL will be generated with Memory clock frequency 150.0 MHz and 64 phase steps per cycle
Info: ddr2_nios.ddr2_bot: Cyclone IV E speed grade 8 does not support DDR2 SDRAM operation above 133.0MHz on the left or right I/O banks.  This design must be placed on the top or bottom I/O banks.
Info: ddr2_nios.ddr2_bot: The PLL will be generated with Memory clock frequency 150.0 MHz and 64 phase steps per cycle
Warning: ddr2_nios.altpll_0: altpll_0.areset_conduit must be exported, or connected to a matching conduit.
Warning: ddr2_nios.altpll_0: altpll_0.locked_conduit must be exported, or connected to a matching conduit.
Warning: ddr2_nios.altpll_0: altpll_0.phasedone_conduit must be exported, or connected to a matching conduit.
Warning: ddr2_nios.ddr2: ddr2.external_connection must be exported, or connected to a matching conduit.
Warning: ddr2_nios.ddr2_top: ddr2_top.external_connection must be exported, or connected to a matching conduit.
Warning: ddr2_nios.ddr2_bot: ddr2_bot.external_connection must be exported, or connected to a matching conduit.
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=G:/Program/CycloneIV_DDR2_128Bit/ --output-directory=G:/Program/CycloneIV_DDR2_128Bit/ddr2_nios/synthesis/ --file-set=QUARTUS_SYNTH --report-file=sopcinfo:G:/Program/CycloneIV_DDR2_128Bit/ddr2_nios.sopcinfo --report-file=html:G:/Program/CycloneIV_DDR2_128Bit/ddr2_nios.html --report-file=qip:G:/Program/CycloneIV_DDR2_128Bit/ddr2_nios/synthesis/ddr2_nios.qip --report-file=cmp:G:/Program/CycloneIV_DDR2_128Bit/ddr2_nios.cmp --report-file=svd --system-info=DEVICE_FAMILY="Cyclone IV E" --system-info=DEVICE=EP4CE115F29C8 --system-info=DEVICE_SPEEDGRADE=8 --component-file=G:/Program/CycloneIV_DDR2_128Bit/ddr2_nios.qsys --language=VERILOG
Progress: Loading CycloneIV_DDR2_128Bit/ddr2_nios.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 13.0]
Progress: Parameterizing module clk_0
Progress: Adding altpll_0 [altpll 13.0]
Progress: Parameterizing module altpll_0
Progress: Adding reset_bridge_0 [altera_reset_bridge 13.0]
Progress: Parameterizing module reset_bridge_0
Progress: Adding nios2_qsys_0 [altera_nios2_qsys 13.0]
Progress: Parameterizing module nios2_qsys_0
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 13.0]
Progress: Parameterizing module sysid_qsys_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 13.0.1.99.2]
Progress: Parameterizing module jtag_uart_0
Progress: Adding systimer [altera_avalon_timer 13.0.1.99.2]
Progress: Parameterizing module systimer
Progress: Adding stamptimer [altera_avalon_timer 13.0.1.99.2]
Progress: Parameterizing module stamptimer
Progress: Adding ddr2 [altmemddr2 13.0]
Progress: Parameterizing module ddr2
Progress: Adding cpu_ddr2_clock_crossing_bridge_0 [altera_avalon_mm_clock_crossing_bridge 13.0]
Progress: Parameterizing module cpu_ddr2_clock_crossing_bridge_0
Progress: Adding ddr2_top [altmemddr2 13.0]
Progress: Parameterizing module ddr2_top
Progress: Adding ddr2_bot [altmemddr2 13.0]
Progress: Parameterizing module ddr2_bot
Progress: Adding cpu_ddr2top_clock_crossing_bridge_0 [altera_avalon_mm_clock_crossing_bridge 13.0]
Progress: Parameterizing module cpu_ddr2top_clock_crossing_bridge_0
Progress: Adding cpu_ddr2bot_clock_crossing_bridge_0 [altera_avalon_mm_clock_crossing_bridge 13.0]
Progress: Parameterizing module cpu_ddr2bot_clock_crossing_bridge_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: ddr2_nios.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: ddr2_nios.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: ddr2_nios.ddr2: The PLL will be generated with Memory clock frequency 125.0 MHz and 64 phase steps per cycle
Info: ddr2_nios.ddr2_top: Cyclone IV E speed grade 8 does not support DDR2 SDRAM operation above 133.0MHz on the left or right I/O banks.  This design must be placed on the top or bottom I/O banks.
Info: ddr2_nios.ddr2_top: The PLL will be generated with Memory clock frequency 150.0 MHz and 64 phase steps per cycle
Info: ddr2_nios.ddr2_bot: Cyclone IV E speed grade 8 does not support DDR2 SDRAM operation above 133.0MHz on the left or right I/O banks.  This design must be placed on the top or bottom I/O banks.
Info: ddr2_nios.ddr2_bot: The PLL will be generated with Memory clock frequency 150.0 MHz and 64 phase steps per cycle
Warning: ddr2_nios.altpll_0: altpll_0.areset_conduit must be exported, or connected to a matching conduit.
Warning: ddr2_nios.altpll_0: altpll_0.locked_conduit must be exported, or connected to a matching conduit.
Warning: ddr2_nios.altpll_0: altpll_0.phasedone_conduit must be exported, or connected to a matching conduit.
Warning: ddr2_nios.ddr2: ddr2.external_connection must be exported, or connected to a matching conduit.
Warning: ddr2_nios.ddr2_top: ddr2_top.external_connection must be exported, or connected to a matching conduit.
Warning: ddr2_nios.ddr2_bot: ddr2_bot.external_connection must be exported, or connected to a matching conduit.
Info: ddr2_nios: Generating ddr2_nios "ddr2_nios" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 14 modules, 67 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_translator_transform: After transform: 31 modules, 128 connections
Info: merlin_domain_transform: After transform: 57 modules, 283 connections
Info: merlin_router_transform: After transform: 70 modules, 330 connections
Info: merlin_traffic_limiter_transform: After transform: 72 modules, 338 connections
Info: reset_adaptation_transform: After transform: 79 modules, 300 connections
Info: merlin_network_to_switch_transform: After transform: 103 modules, 350 connections
Info: merlin_width_transform: After transform: 107 modules, 362 connections
Info: Inserting clock-crossing logic between cmd_xbar_demux.src3 and cmd_xbar_mux_003.sink0
Info: Inserting clock-crossing logic between rsp_xbar_demux_003.src0 and rsp_xbar_mux.sink3
Info: com_altera_sopcmodel_transforms_avalon_ClockCrossingTransform: After transform: 109 modules, 372 connections
Info: limiter_update_transform: After transform: 109 modules, 374 connections
Info: merlin_mm_transform: After transform: 109 modules, 374 connections
Info: merlin_interrupt_mapper_transform: After transform: 110 modules, 377 connections
Info: altpll_0: "ddr2_nios" instantiated altpll "altpll_0"
Info: nios2_qsys_0: Starting RTL generation for module 'ddr2_nios_nios2_qsys_0'
Info: nios2_qsys_0:   Generation command is [exec D:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/eperl.exe -I D:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I D:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I D:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I D:/altera/13.0sp1/quartus/sopc_builder/bin -I D:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I D:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I D:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -I D:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -- D:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=ddr2_nios_nios2_qsys_0 --dir=C:/Users/wangdec/AppData/Local/Temp/alt7755_1228117115164362040.dir/0003_nios2_qsys_0_gen/ --quartus_dir=D:/altera/13.0sp1/quartus --verilog --config=C:/Users/wangdec/AppData/Local/Temp/alt7755_1228117115164362040.dir/0003_nios2_qsys_0_gen//ddr2_nios_nios2_qsys_0_processor_configuration.pl  --do_build_sim=0    --bogus  ]
Info: nios2_qsys_0: # 2018.08.12 08:45:28 (*) Starting Nios II generation
Info: nios2_qsys_0: # 2018.08.12 08:45:28 (*)   Checking for plaintext license.
Info: nios2_qsys_0: # 2018.08.12 08:45:29 (*)   Plaintext license not found.
Info: nios2_qsys_0: # 2018.08.12 08:45:29 (*)   Checking for encrypted license (non-evaluation).
Info: nios2_qsys_0: # 2018.08.12 08:45:30 (*)   Encrypted license found.  SOF will not be time-limited.
Info: nios2_qsys_0: # 2018.08.12 08:45:30 (*)   Elaborating CPU configuration settings
Info: nios2_qsys_0: # 2018.08.12 08:45:30 (*)   Creating all objects for CPU
Info: nios2_qsys_0: # 2018.08.12 08:45:30 (*)     Testbench
Info: nios2_qsys_0: # 2018.08.12 08:45:30 (*)     Instruction decoding
Info: nios2_qsys_0: # 2018.08.12 08:45:30 (*)       Instruction fields
Info: nios2_qsys_0: # 2018.08.12 08:45:30 (*)       Instruction decodes
Info: nios2_qsys_0: # 2018.08.12 08:45:31 (*)       Signals for RTL simulation waveforms
Info: nios2_qsys_0: # 2018.08.12 08:45:31 (*)       Instruction controls
Info: nios2_qsys_0: # 2018.08.12 08:45:31 (*)     Pipeline frontend
Info: nios2_qsys_0: # 2018.08.12 08:45:31 (*)     Pipeline backend
Info: nios2_qsys_0: # 2018.08.12 08:45:33 (*)   Generating RTL from CPU objects
Info: nios2_qsys_0: # 2018.08.12 08:45:37 (*)   Creating encrypted RTL
Info: nios2_qsys_0: # 2018.08.12 08:45:38 (*) Done Nios II generation
Info: nios2_qsys_0: Done RTL generation for module 'ddr2_nios_nios2_qsys_0'
Info: nios2_qsys_0: "ddr2_nios" instantiated altera_nios2_qsys "nios2_qsys_0"
Info: sysid_qsys_0: "ddr2_nios" instantiated altera_avalon_sysid_qsys "sysid_qsys_0"
Info: jtag_uart_0: Starting RTL generation for module 'ddr2_nios_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec D:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I D:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I D:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I D:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I D:/altera/13.0sp1/quartus/sopc_builder/bin -I D:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I D:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- D:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=ddr2_nios_jtag_uart_0 --dir=C:/Users/wangdec/AppData/Local/Temp/alt7755_1228117115164362040.dir/0005_jtag_uart_0_gen/ --quartus_dir=D:/altera/13.0sp1/quartus --verilog --config=C:/Users/wangdec/AppData/Local/Temp/alt7755_1228117115164362040.dir/0005_jtag_uart_0_gen//ddr2_nios_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'ddr2_nios_jtag_uart_0'
Info: jtag_uart_0: "ddr2_nios" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: systimer: Starting RTL generation for module 'ddr2_nios_systimer'
Info: systimer:   Generation command is [exec D:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I D:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I D:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I D:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I D:/altera/13.0sp1/quartus/sopc_builder/bin -I D:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I D:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- D:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=ddr2_nios_systimer --dir=C:/Users/wangdec/AppData/Local/Temp/alt7755_1228117115164362040.dir/0006_systimer_gen/ --quartus_dir=D:/altera/13.0sp1/quartus --verilog --config=C:/Users/wangdec/AppData/Local/Temp/alt7755_1228117115164362040.dir/0006_systimer_gen//ddr2_nios_systimer_component_configuration.pl  --do_build_sim=0  ]
Info: systimer: Done RTL generation for module 'ddr2_nios_systimer'
Info: systimer: "ddr2_nios" instantiated altera_avalon_timer "systimer"
Info: stamptimer: Starting RTL generation for module 'ddr2_nios_stamptimer'
Info: stamptimer:   Generation command is [exec D:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I D:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I D:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I D:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I D:/altera/13.0sp1/quartus/sopc_builder/bin -I D:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I D:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- D:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=ddr2_nios_stamptimer --dir=C:/Users/wangdec/AppData/Local/Temp/alt7755_1228117115164362040.dir/0007_stamptimer_gen/ --quartus_dir=D:/altera/13.0sp1/quartus --verilog --config=C:/Users/wangdec/AppData/Local/Temp/alt7755_1228117115164362040.dir/0007_stamptimer_gen//ddr2_nios_stamptimer_component_configuration.pl  --do_build_sim=0  ]
Info: stamptimer: Done RTL generation for module 'ddr2_nios_stamptimer'
Info: stamptimer: "ddr2_nios" instantiated altera_avalon_timer "stamptimer"
Info: Generating the Example Design.
Info: Generating the Pin Planner file.
Info: Generating the Synopsys Design Constraints file for the example top level.
Info: Generating the Synopsys Design Constraints file.
Info: Generating the Timing Report script.
Info: Generating the ALTPLL Megafunction instance.
Info: Generating the ALTMEMPHY Megafunction instance.
Info: Before compiling your variation in Quartus II, you should follow these steps:
Info: - Enable TimeQuest under Settings, Timing Analysis Settings.
Info: - Add the ddr2_nios_ddr2_phy_ddr_timing.sdc file to your Quartus II project.
Info: - Add I/O Standard assignments by running the ddr2_nios_ddr2_pin_assignments.tcl script.
Info: - Set the Default I/O standard to match the memory interface I/O standard setting.
Info: - Turn on Optimize multi-corner timing in the Quartus II Fitter Settings.
Info: - Please make sure that address/command pins are placed on the same edge as the CK/CK# pins.
Info: - Set the top level entity of the project to ddr2_nios_ddr2_example_top.
Info: See the User Guide for more details.
Info: ddr2: "ddr2_nios" instantiated altmemddr2 "ddr2"
Info: cpu_ddr2_clock_crossing_bridge_0: "ddr2_nios" instantiated altera_avalon_mm_clock_crossing_bridge "cpu_ddr2_clock_crossing_bridge_0"
Info: Generating the Example Design.
Info: Generating the Pin Planner file.
Info: Generating the Synopsys Design Constraints file for the example top level.
Info: Generating the Synopsys Design Constraints file.
Info: Generating the Timing Report script.
Info: Generating the ALTPLL Megafunction instance.
Info: Generating the ALTMEMPHY Megafunction instance.
Info: Before compiling your variation in Quartus II, you should follow these steps:
Info: - Enable TimeQuest under Settings, Timing Analysis Settings.
Info: - Add the ddr2_nios_ddr2_top_phy_ddr_timing.sdc file to your Quartus II project.
Info: - Add I/O Standard assignments by running the ddr2_nios_ddr2_top_pin_assignments.tcl script.
Info: - Set the Default I/O standard to match the memory interface I/O standard setting.
Info: - Turn on Optimize multi-corner timing in the Quartus II Fitter Settings.
Info: - Please make sure that address/command pins are placed on the same edge as the CK/CK# pins.
Info: - Set the top level entity of the project to ddr2_nios_ddr2_top_example_top.
Info: See the User Guide for more details.
Info: ddr2_top: "ddr2_nios" instantiated altmemddr2 "ddr2_top"
Info: Reusing file G:/Program/CycloneIV_DDR2_128Bit/ddr2_nios/synthesis/submodules/alt_mem_ddrx_addr_cmd.v
Info: Reusing file G:/Program/CycloneIV_DDR2_128Bit/ddr2_nios/synthesis/submodules/alt_mem_ddrx_addr_cmd_wrap.v
Info: Reusing file G:/Program/CycloneIV_DDR2_128Bit/ddr2_nios/synthesis/submodules/alt_mem_ddrx_arbiter.v
Info: Reusing file G:/Program/CycloneIV_DDR2_128Bit/ddr2_nios/synthesis/submodules/alt_mem_ddrx_buffer.v
Info: Reusing file G:/Program/CycloneIV_DDR2_128Bit/ddr2_nios/synthesis/submodules/alt_mem_ddrx_buffer_manager.v
Info: Reusing file G:/Program/CycloneIV_DDR2_128Bit/ddr2_nios/synthesis/submodules/alt_mem_ddrx_burst_gen.v
Info: Reusing file G:/Program/CycloneIV_DDR2_128Bit/ddr2_nios/synthesis/submodules/alt_mem_ddrx_burst_tracking.v
Info: Reusing file G:/Program/CycloneIV_DDR2_128Bit/ddr2_nios/synthesis/submodules/alt_mem_ddrx_cmd_gen.v
Info: Reusing file G:/Program/CycloneIV_DDR2_128Bit/ddr2_nios/synthesis/submodules/alt_mem_ddrx_controller.v
Info: Reusing file G:/Program/CycloneIV_DDR2_128Bit/ddr2_nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v
Info: Reusing file G:/Program/CycloneIV_DDR2_128Bit/ddr2_nios/synthesis/submodules/alt_mem_ddrx_csr.v
Info: Reusing file G:/Program/CycloneIV_DDR2_128Bit/ddr2_nios/synthesis/submodules/alt_mem_ddrx_dataid_manager.v
Info: Reusing file G:/Program/CycloneIV_DDR2_128Bit/ddr2_nios/synthesis/submodules/alt_mem_ddrx_ddr2_odt_gen.v
Info: Reusing file G:/Program/CycloneIV_DDR2_128Bit/ddr2_nios/synthesis/submodules/alt_mem_ddrx_ddr3_odt_gen.v
Info: Reusing file G:/Program/CycloneIV_DDR2_128Bit/ddr2_nios/synthesis/submodules/alt_mem_ddrx_define.iv
Info: Reusing file G:/Program/CycloneIV_DDR2_128Bit/ddr2_nios/synthesis/submodules/alt_mem_ddrx_ecc_decoder.v
Info: Reusing file G:/Program/CycloneIV_DDR2_128Bit/ddr2_nios/synthesis/submodules/alt_mem_ddrx_ecc_decoder_32_syn.v
Info: Reusing file G:/Program/CycloneIV_DDR2_128Bit/ddr2_nios/synthesis/submodules/alt_mem_ddrx_ecc_decoder_64_syn.v
Info: Reusing file G:/Program/CycloneIV_DDR2_128Bit/ddr2_nios/synthesis/submodules/alt_mem_ddrx_ecc_encoder.v
Info: Reusing file G:/Program/CycloneIV_DDR2_128Bit/ddr2_nios/synthesis/submodules/alt_mem_ddrx_ecc_encoder_32_syn.v
Info: Reusing file G:/Program/CycloneIV_DDR2_128Bit/ddr2_nios/synthesis/submodules/alt_mem_ddrx_ecc_encoder_64_syn.v
Info: Reusing file G:/Program/CycloneIV_DDR2_128Bit/ddr2_nios/synthesis/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v
Info: Reusing file G:/Program/CycloneIV_DDR2_128Bit/ddr2_nios/synthesis/submodules/alt_mem_ddrx_fifo.v
Info: Reusing file G:/Program/CycloneIV_DDR2_128Bit/ddr2_nios/synthesis/submodules/alt_mem_ddrx_input_if.v
Info: Reusing file G:/Program/CycloneIV_DDR2_128Bit/ddr2_nios/synthesis/submodules/alt_mem_ddrx_list.v
Info: Reusing file G:/Program/CycloneIV_DDR2_128Bit/ddr2_nios/synthesis/submodules/alt_mem_ddrx_lpddr2_addr_cmd.v
Info: Reusing file G:/Program/CycloneIV_DDR2_128Bit/ddr2_nios/synthesis/submodules/alt_mem_ddrx_mm_st_converter.v
Info: Reusing file G:/Program/CycloneIV_DDR2_128Bit/ddr2_nios/synthesis/submodules/alt_mem_ddrx_odt_gen.v
Info: Reusing file G:/Program/CycloneIV_DDR2_128Bit/ddr2_nios/synthesis/submodules/alt_mem_ddrx_rank_timer.v
Info: Reusing file G:/Program/CycloneIV_DDR2_128Bit/ddr2_nios/synthesis/submodules/alt_mem_ddrx_rdata_path.v
Info: Reusing file G:/Program/CycloneIV_DDR2_128Bit/ddr2_nios/synthesis/submodules/alt_mem_ddrx_rdwr_data_tmg.v
Info: Reusing file G:/Program/CycloneIV_DDR2_128Bit/ddr2_nios/synthesis/submodules/alt_mem_ddrx_sideband.v
Info: Reusing file G:/Program/CycloneIV_DDR2_128Bit/ddr2_nios/synthesis/submodules/alt_mem_ddrx_tbp.v
Info: Reusing file G:/Program/CycloneIV_DDR2_128Bit/ddr2_nios/synthesis/submodules/alt_mem_ddrx_timing_param.v
Info: Reusing file G:/Program/CycloneIV_DDR2_128Bit/ddr2_nios/synthesis/submodules/alt_mem_ddrx_wdata_path.v
Info: Reusing file G:/Program/CycloneIV_DDR2_128Bit/ddr2_nios/synthesis/submodules/alt_mem_phy_defines.v
Info: nios2_qsys_0_data_master_translator: "ddr2_nios" instantiated altera_merlin_master_translator "nios2_qsys_0_data_master_translator"
Info: nios2_qsys_0_jtag_debug_module_translator: "ddr2_nios" instantiated altera_merlin_slave_translator "nios2_qsys_0_jtag_debug_module_translator"
Info: nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent: "ddr2_nios" instantiated altera_merlin_master_agent "nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent"
Info: nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent: "ddr2_nios" instantiated altera_merlin_slave_agent "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent"
Info: nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: "ddr2_nios" instantiated altera_avalon_sc_fifo "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info: addr_router: "ddr2_nios" instantiated altera_merlin_router "addr_router"
Info: addr_router_001: "ddr2_nios" instantiated altera_merlin_router "addr_router_001"
Info: id_router: "ddr2_nios" instantiated altera_merlin_router "id_router"
Info: id_router_001: "ddr2_nios" instantiated altera_merlin_router "id_router_001"
Info: id_router_007: "ddr2_nios" instantiated altera_merlin_router "id_router_007"
Info: addr_router_002: "ddr2_nios" instantiated altera_merlin_router "addr_router_002"
Info: id_router_009: "ddr2_nios" instantiated altera_merlin_router "id_router_009"
Info: limiter: "ddr2_nios" instantiated altera_merlin_traffic_limiter "limiter"
Info: rst_controller: "ddr2_nios" instantiated altera_reset_controller "rst_controller"
Info: cmd_xbar_demux: "ddr2_nios" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: cmd_xbar_demux_001: "ddr2_nios" instantiated altera_merlin_demultiplexer "cmd_xbar_demux_001"
Info: cmd_xbar_mux: "ddr2_nios" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info: rsp_xbar_demux: "ddr2_nios" instantiated altera_merlin_demultiplexer "rsp_xbar_demux"
Info: rsp_xbar_demux_001: "ddr2_nios" instantiated altera_merlin_demultiplexer "rsp_xbar_demux_001"
Info: rsp_xbar_mux: "ddr2_nios" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info: Reusing file G:/Program/CycloneIV_DDR2_128Bit/ddr2_nios/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_xbar_mux_001: "ddr2_nios" instantiated altera_merlin_multiplexer "rsp_xbar_mux_001"
Info: Reusing file G:/Program/CycloneIV_DDR2_128Bit/ddr2_nios/synthesis/submodules/altera_merlin_arbitrator.sv
Info: cmd_xbar_demux_002: "ddr2_nios" instantiated altera_merlin_demultiplexer "cmd_xbar_demux_002"
Info: width_adapter: "ddr2_nios" instantiated altera_merlin_width_adapter "width_adapter"
Info: Reusing file G:/Program/CycloneIV_DDR2_128Bit/ddr2_nios/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: crosser: "ddr2_nios" instantiated altera_avalon_st_handshake_clock_crosser "crosser"
Info: Reusing file G:/Program/CycloneIV_DDR2_128Bit/ddr2_nios/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: irq_mapper: "ddr2_nios" instantiated altera_irq_mapper "irq_mapper"
Info: ddr2_nios: Done ddr2_nios" with 35 modules, 287 files, 10486771 bytes
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
