v 20110115 2
C 40000 40000 0 0 0 title-B.sym
C 45600 42500 1 90 0 capacitor-1.sym
{
T 44900 42700 5 10 0 0 90 0 1
device=CAPACITOR
T 45100 42700 5 10 1 1 90 0 1
refdes=C50
T 44700 42700 5 10 0 0 90 0 1
symversion=0.1
T 45600 42700 5 10 1 1 0 0 1
value=.1uF
T 45600 42500 5 10 0 0 0 0 1
footprint=ACY400
}
C 45500 43800 1 90 0 resistor-1.sym
{
T 45100 44100 5 10 0 0 90 0 1
device=RESISTOR
T 45200 44000 5 10 1 1 90 0 1
refdes=R50
T 45500 44100 5 10 0 0 0 0 1
footprint=R025
T 45600 44100 5 10 1 1 0 0 1
value=3.0k
T 45500 43800 5 10 0 0 0 0 1
footprint=R025
}
C 47000 41325 1 90 0 resistor-1.sym
{
T 46600 41625 5 10 0 0 90 0 1
device=RESISTOR
T 47200 41825 5 10 1 1 90 0 1
refdes=R51
T 47000 41325 5 10 0 0 0 0 1
footprint=R025
T 47075 41475 5 10 0 0 0 0 1
net=CS:1
T 46975 42125 5 10 1 1 0 0 1
value=4.7k
}
C 46700 42225 1 0 0 vcc-2.sym
C 43300 44400 1 0 0 vcc-2.sym
C 45300 42200 1 0 0 gnd-1.sym
C 42800 48200 1 0 0 7474-1.sym
{
T 44600 50000 5 10 0 0 0 0 1
device=7474
T 44100 50200 5 10 1 1 0 6 1
refdes=U50
T 44600 51000 5 10 0 0 0 0 1
footprint=DIP14
T 42800 48200 5 10 0 0 0 0 1
slot=1
T 42800 48200 5 10 0 0 0 0 1
net=CK:3
T 42800 48200 5 10 0 0 0 0 1
net=CT:2
T 42800 48200 5 10 0 0 0 0 1
net=CTK:5
}
C 46000 49300 1 0 0 7404-4.sym
{
T 46300 49300 5 10 0 1 0 0 1
device=7404
T 46300 50200 5 10 1 1 0 0 1
refdes=U51
T 46600 52400 5 10 0 0 0 0 1
footprint=DIP14
T 46000 49300 5 10 0 0 0 0 1
slot=2
}
C 47100 49300 1 0 0 7404-4.sym
{
T 47400 49300 5 10 0 1 0 0 1
device=7404
T 47400 50200 5 10 1 1 0 0 1
refdes=U51
T 47700 52400 5 10 0 0 0 0 1
footprint=DIP14
T 47100 49300 5 10 0 0 0 0 1
slot=3
}
C 48100 49300 1 0 0 7404-4.sym
{
T 48400 49300 5 10 0 1 0 0 1
device=7404
T 48400 50200 5 10 1 1 0 0 1
refdes=U51
T 48700 52400 5 10 0 0 0 0 1
footprint=DIP14
T 48100 49300 5 10 0 0 0 0 1
slot=4
}
C 49200 49300 1 0 0 7404-4.sym
{
T 49500 49300 5 10 0 1 0 0 1
device=7404
T 49500 50200 5 10 1 1 0 0 1
refdes=U51
T 49800 52400 5 10 0 0 0 0 1
footprint=DIP14
T 49200 49300 5 10 0 0 0 0 1
slot=5
}
C 44900 49300 1 0 0 7404-4.sym
{
T 45200 49300 5 10 0 1 0 0 1
device=7404
T 45200 50200 5 10 1 1 0 0 1
refdes=U51
T 45500 52400 5 10 0 0 0 0 1
footprint=DIP14
T 44900 49300 5 10 0 0 0 0 1
slot=1
}
C 41900 41600 1 0 0 lm555-1.sym
{
T 44200 44000 5 10 0 0 0 0 1
device=LM555
T 43100 41600 5 10 1 1 0 0 1
refdes=U53
T 41900 41600 5 10 0 0 0 0 1
footprint=DIP8
T 41900 41600 5 10 0 0 0 0 1
net=CM:2
T 41900 41600 5 10 0 0 0 0 1
net=CS:3
}
N 48200 49800 48100 49800 4
N 44400 49800 44900 49800 4
T 50200 40800 9 10 1 0 0 0 1
8 bit RO of 12 bit ADC
C 50400 49100 1 0 0 7432-1.sym
{
T 51000 50000 5 10 0 0 0 0 1
device=7432
T 50700 50000 5 10 1 1 0 0 1
refdes=U52
T 51000 51400 5 10 0 0 0 0 1
footprint=DIP14
T 50400 49100 5 10 0 0 0 0 1
net=CM:3
T 50400 49100 5 10 0 0 0 0 1
slot=1
}
N 50300 49800 50400 49800 4
N 50400 49400 44800 49400 4
N 44800 49400 44800 49800 4
N 45400 43800 45400 43400 4
N 44200 43100 44200 43500 4
N 44200 43500 45400 43500 4
C 40600 43000 1 0 0 input-2.sym
{
T 40600 43200 5 10 1 0 0 0 1
net=CM:1
T 41200 43700 5 10 0 0 0 0 1
device=none
T 41100 43100 5 10 1 1 0 7 1
value=INPUT
}
T 56100 48500 9 10 1 0 0 0 1
CLK
C 55800 48500 1 0 0 output-1.sym
{
T 55900 48800 5 10 0 0 0 0 1
device=OUTPUT
}
C 49000 47900 1 0 0 vcc-2.sym
C 51900 49500 1 0 0 output-1.sym
{
T 52000 49800 5 10 0 0 0 0 1
device=OUTPUT
}
T 52200 49500 9 10 1 0 0 0 1
CM
C 55800 48100 1 0 0 output-1.sym
{
T 55900 48400 5 10 0 0 0 0 1
device=OUTPUT
}
T 56100 48100 9 10 1 0 0 0 1
nCK
T 41300 43000 9 10 1 0 0 0 1
CM
N 51700 49600 51900 49600 4
C 42200 49700 1 0 0 in-1.sym
{
T 42200 50000 5 10 0 0 0 0 1
device=INPUT
T 42200 50000 5 10 1 1 0 0 1
refdes=CT
}
N 42700 44400 42700 45575 4
N 42700 45575 45400 45575 4
N 45400 44700 45400 45575 4
C 44900 41800 1 90 0 capacitor-1.sym
{
T 44200 42000 5 10 0 0 90 0 1
device=CAPACITOR
T 44400 42000 5 10 1 1 90 0 1
refdes=C51
T 44000 42000 5 10 0 0 90 0 1
symversion=0.1
T 44725 41900 5 10 1 1 0 0 1
value=.001uF
T 44900 41800 5 10 0 0 0 0 1
footprint=ACY400
}
N 44200 42700 44700 42700 4
C 44600 41475 1 0 0 gnd-1.sym
N 44700 41775 44700 41800 4
N 42700 44400 43500 44400 4
C 42200 48700 1 0 0 in-1.sym
{
T 42200 49000 5 10 0 0 0 0 1
device=INPUT
T 42200 49000 5 10 1 1 0 0 1
refdes=CK
}
C 43400 50500 1 0 0 vcc-1.sym
C 43800 48000 1 180 0 vcc-1.sym
N 43600 50500 43600 50400 4
N 43600 48000 43600 48200 4
C 41400 41700 1 0 0 gnd-1.sym
N 41500 42000 41900 42000 4
C 40700 46900 1 0 0 pwrjack-1.sym
{
T 40800 47400 5 10 0 0 0 0 1
device=PWRJACK
T 40700 47400 5 10 1 1 0 0 1
refdes=CONN50
T 40700 46900 5 10 0 0 0 0 1
footprint=CONNECTOR 1 2
}
C 42200 46900 1 0 0 gnd-1.sym
C 42100 47000 1 180 0 vcc-1.sym
N 41600 47200 42300 47200 4
N 41600 47000 41900 47000 4
C 49100 46900 1 0 0 osc-3.sym
{
T 49600 47600 5 10 1 1 0 0 1
device=OSC
T 49600 47800 5 10 1 1 0 0 1
refdes=U54
T 50100 48300 5 10 0 0 0 0 1
footprint=OSC14
T 48000 47100 5 10 1 1 0 0 1
value=1.8432 MHz
}
N 49200 47900 49200 47800 4
N 50400 47000 50300 47000 4
C 50400 41500 1 0 0 40103-1.sym
{
T 50900 47500 5 10 1 1 0 6 1
refdes=U55
T 52400 42350 5 10 0 0 0 0 1
device=40103
T 52400 42550 5 10 0 0 0 0 1
footprint=DIP16
}
C 53800 46800 1 0 0 7476-1.sym
{
T 55900 48940 5 10 0 0 0 0 1
device=7476
T 55900 48740 5 10 0 0 0 0 1
footprint=DIP16
T 55500 49000 5 10 1 1 0 6 1
refdes=U56
T 53800 46800 5 10 0 0 0 0 1
net=CK:15
T 53800 46800 5 10 0 0 0 0 1
net=nCK:14
T 53800 46800 5 10 0 0 0 0 1
slot=1
}
N 52000 47000 53800 47000 4
C 53500 48900 1 0 0 vcc-1.sym
N 53700 48900 53700 48600 4
N 53700 48600 53800 48600 4
N 53800 47400 53800 48600 4
N 44200 42000 44200 41000 4
N 44200 41000 46900 41000 4
N 46900 41000 46900 41325 4
C 46900 40900 1 0 0 out-1.sym
{
T 46900 41200 5 10 0 0 0 0 1
device=OUTPUT
T 47100 41100 5 10 1 1 0 0 1
refdes=CS
}
N 50400 42200 50400 43800 4
N 50400 44200 50400 45000 4
C 50400 46400 1 90 0 vcc-2.sym
C 50400 44400 1 90 0 vcc-2.sym
C 49200 45900 1 0 0 gnd-1.sym
C 49400 42700 1 0 0 gnd-1.sym
C 50400 45600 1 90 0 vcc-2.sym
N 49500 43000 50400 43000 4
N 50400 46200 49300 46200 4
C 45500 48500 1 0 0 out-1.sym
{
T 45500 48800 5 10 0 0 0 0 1
device=OUTPUT
T 45700 48300 5 10 1 1 0 0 1
refdes=CTK
}
N 45500 48600 45500 49400 4
