{"vcs1":{"timestamp_begin":1726666960.923855446, "rt":1.54, "ut":0.33, "st":0.23}}
{"vcselab":{"timestamp_begin":1726666962.551377063, "rt":0.78, "ut":0.27, "st":0.15}}
{"link":{"timestamp_begin":1726666963.416473712, "rt":0.40, "ut":0.19, "st":0.18}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1726666960.179600567}
{"VCS_COMP_START_TIME": 1726666960.179600567}
{"VCS_COMP_END_TIME": 1726666965.135245853}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +notimingchecks"}
{"vcs1": {"peak_mem": 329824}}
{"stitch_vcselab": {"peak_mem": 215104}}
