The following files were generated for 'chipscope_ila_1_fsl_switch_intf' in
directory
/raid/home/akumar17/thesis/sdn_switch/edk/implementation/chipscope_ila_1_fsl_switch_intf_wrapper/

XCO file generator:
   Generate an XCO file for compatibility with legacy flows.

   * chipscope_ila_1_fsl_switch_intf.xco

Creates an implementation netlist:
   Creates an implementation netlist for the IP.

   * chipscope_ila_1_fsl_switch_intf.cdc
   * chipscope_ila_1_fsl_switch_intf.constraints/chipscope_ila_1_fsl_switch_intf.ucf
   * chipscope_ila_1_fsl_switch_intf.constraints/chipscope_ila_1_fsl_switch_intf.xdc
   * chipscope_ila_1_fsl_switch_intf.ncf
   * chipscope_ila_1_fsl_switch_intf.ngc
   * chipscope_ila_1_fsl_switch_intf.ucf
   * chipscope_ila_1_fsl_switch_intf.xdc
   * chipscope_ila_1_fsl_switch_intf_xmdf.tcl

IP Symbol Generator:
   Generate an IP symbol based on the current project options'.

   * chipscope_ila_1_fsl_switch_intf.asy

Generate ISE subproject:
   Create an ISE subproject for use when including this core in ISE designs

   * chipscope_ila_1_fsl_switch_intf.gise
   * chipscope_ila_1_fsl_switch_intf.xise

Deliver Readme:
   Readme file for the IP.

   * chipscope_ila_1_fsl_switch_intf_readme.txt

Generate FLIST file:
   Text file listing all of the output files produced when a customized core was
   generated in the CORE Generator.

   * chipscope_ila_1_fsl_switch_intf_flist.txt

Please see the Xilinx CORE Generator online help for further details on
generated files and how to use them.

