// Seed: 2201598915
module module_0 ();
  wire id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  output wire id_9;
  inout wire id_8;
  inout reg id_7;
  output wire id_6;
  input logic [7:0] id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_6 = id_5[(-1'b0)];
  parameter id_10 = -1;
  logic [-1 : -1 'h0] id_11 = id_8;
  assign id_1 = id_8;
  module_0 modCall_1 ();
  always @(id_11 ==? 1) id_7 = 1;
  logic [-1 : -1 'b0] id_12;
  wire [1 'b0 : 1  +  1] id_13;
endmodule
