<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: cdnsusbhs_data_sync_rx</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_cdnsusbhs_data_sync_rx'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_cdnsusbhs_data_sync_rx')">cdnsusbhs_data_sync_rx</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 80.64</td>
<td class="s10 cl rt"><a href="mod1472.html#Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1472.html#Toggle" > 41.92</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1472.html#Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/main_regression_15_11_2022/gemini/design/ip/USB/rtl/usbhs/meta/cdnsusbhs_data_sync_rx.v')">/nfs_project/gemini/DV/nadeem/dv/main_regression_15_11_2022/gemini/design/ip/USB/rtl/usbhs/meta/cdnsusbhs_data_sync_rx.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1472_6.html#inst_tag_91844"  onclick="showContent('inst_tag_91844')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_HCFRMNR_UP.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s5 cl rt"> 57.09</td>
<td class="s8 cl rt"><a href="mod1472_6.html#inst_tag_91844_Line" > 85.71</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1472_6.html#inst_tag_91844_Toggle" >  5.56</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1472_6.html#inst_tag_91844_Branch" > 80.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1472_4.html#inst_tag_91820"  onclick="showContent('inst_tag_91820')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OUT8STARTADDR_USB.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s5 cl rt"> 57.46</td>
<td class="s8 cl rt"><a href="mod1472_4.html#inst_tag_91820_Line" > 85.71</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1472_4.html#inst_tag_91820_Toggle" >  6.67</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1472_4.html#inst_tag_91820_Branch" > 80.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1472_4.html#inst_tag_91821"  onclick="showContent('inst_tag_91821')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OUT7STARTADDR_USB.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s5 cl rt"> 57.46</td>
<td class="s8 cl rt"><a href="mod1472_4.html#inst_tag_91821_Line" > 85.71</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1472_4.html#inst_tag_91821_Toggle" >  6.67</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1472_4.html#inst_tag_91821_Branch" > 80.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1472_4.html#inst_tag_91822"  onclick="showContent('inst_tag_91822')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OUT6STARTADDR_USB.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s5 cl rt"> 57.46</td>
<td class="s8 cl rt"><a href="mod1472_4.html#inst_tag_91822_Line" > 85.71</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1472_4.html#inst_tag_91822_Toggle" >  6.67</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1472_4.html#inst_tag_91822_Branch" > 80.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1472_5.html#inst_tag_91823"  onclick="showContent('inst_tag_91823')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OUT5STARTADDR_USB.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s5 cl rt"> 57.46</td>
<td class="s8 cl rt"><a href="mod1472_5.html#inst_tag_91823_Line" > 85.71</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1472_5.html#inst_tag_91823_Toggle" >  6.67</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1472_5.html#inst_tag_91823_Branch" > 80.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1472_5.html#inst_tag_91824"  onclick="showContent('inst_tag_91824')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OUT4STARTADDR_USB.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s5 cl rt"> 57.46</td>
<td class="s8 cl rt"><a href="mod1472_5.html#inst_tag_91824_Line" > 85.71</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1472_5.html#inst_tag_91824_Toggle" >  6.67</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1472_5.html#inst_tag_91824_Branch" > 80.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1472_5.html#inst_tag_91825"  onclick="showContent('inst_tag_91825')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OUT3STARTADDR_USB.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s5 cl rt"> 57.46</td>
<td class="s8 cl rt"><a href="mod1472_5.html#inst_tag_91825_Line" > 85.71</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1472_5.html#inst_tag_91825_Toggle" >  6.67</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1472_5.html#inst_tag_91825_Branch" > 80.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1472_5.html#inst_tag_91826"  onclick="showContent('inst_tag_91826')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OUT2STARTADDR_USB.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s5 cl rt"> 57.46</td>
<td class="s8 cl rt"><a href="mod1472_5.html#inst_tag_91826_Line" > 85.71</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1472_5.html#inst_tag_91826_Toggle" >  6.67</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1472_5.html#inst_tag_91826_Branch" > 80.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1472_5.html#inst_tag_91827"  onclick="showContent('inst_tag_91827')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OUT1STARTADDR_USB.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s5 cl rt"> 57.46</td>
<td class="s8 cl rt"><a href="mod1472_5.html#inst_tag_91827_Line" > 85.71</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1472_5.html#inst_tag_91827_Toggle" >  6.67</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1472_5.html#inst_tag_91827_Branch" > 80.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1472_5.html#inst_tag_91828"  onclick="showContent('inst_tag_91828')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IN8STARTADDR_USB.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s5 cl rt"> 57.46</td>
<td class="s8 cl rt"><a href="mod1472_5.html#inst_tag_91828_Line" > 85.71</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1472_5.html#inst_tag_91828_Toggle" >  6.67</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1472_5.html#inst_tag_91828_Branch" > 80.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1472_5.html#inst_tag_91829"  onclick="showContent('inst_tag_91829')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IN7STARTADDR_USB.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s5 cl rt"> 57.46</td>
<td class="s8 cl rt"><a href="mod1472_5.html#inst_tag_91829_Line" > 85.71</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1472_5.html#inst_tag_91829_Toggle" >  6.67</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1472_5.html#inst_tag_91829_Branch" > 80.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1472_5.html#inst_tag_91830"  onclick="showContent('inst_tag_91830')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IN6STARTADDR_USB.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s5 cl rt"> 57.46</td>
<td class="s8 cl rt"><a href="mod1472_5.html#inst_tag_91830_Line" > 85.71</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1472_5.html#inst_tag_91830_Toggle" >  6.67</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1472_5.html#inst_tag_91830_Branch" > 80.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1472_5.html#inst_tag_91831"  onclick="showContent('inst_tag_91831')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IN5STARTADDR_USB.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s5 cl rt"> 57.46</td>
<td class="s8 cl rt"><a href="mod1472_5.html#inst_tag_91831_Line" > 85.71</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1472_5.html#inst_tag_91831_Toggle" >  6.67</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1472_5.html#inst_tag_91831_Branch" > 80.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1472_5.html#inst_tag_91832"  onclick="showContent('inst_tag_91832')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IN4STARTADDR_USB.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s5 cl rt"> 57.46</td>
<td class="s8 cl rt"><a href="mod1472_5.html#inst_tag_91832_Line" > 85.71</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1472_5.html#inst_tag_91832_Toggle" >  6.67</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1472_5.html#inst_tag_91832_Branch" > 80.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1472_5.html#inst_tag_91833"  onclick="showContent('inst_tag_91833')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IN3STARTADDR_USB.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s5 cl rt"> 57.46</td>
<td class="s8 cl rt"><a href="mod1472_5.html#inst_tag_91833_Line" > 85.71</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1472_5.html#inst_tag_91833_Toggle" >  6.67</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1472_5.html#inst_tag_91833_Branch" > 80.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1472_5.html#inst_tag_91834"  onclick="showContent('inst_tag_91834')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IN2STARTADDR_USB.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s5 cl rt"> 57.46</td>
<td class="s8 cl rt"><a href="mod1472_5.html#inst_tag_91834_Line" > 85.71</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1472_5.html#inst_tag_91834_Toggle" >  6.67</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1472_5.html#inst_tag_91834_Branch" > 80.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1472_5.html#inst_tag_91835"  onclick="showContent('inst_tag_91835')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IN1STARTADDR_USB.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s5 cl rt"> 57.46</td>
<td class="s8 cl rt"><a href="mod1472_5.html#inst_tag_91835_Line" > 85.71</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1472_5.html#inst_tag_91835_Toggle" >  6.67</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1472_5.html#inst_tag_91835_Branch" > 80.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1472_0.html#inst_tag_91756"  onclick="showContent('inst_tag_91756')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_OUTXMAXPCK.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s5 cl rt"> 57.80</td>
<td class="s8 cl rt"><a href="mod1472_0.html#inst_tag_91756_Line" > 85.71</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1472_0.html#inst_tag_91756_Toggle" >  7.69</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1472_0.html#inst_tag_91756_Branch" > 80.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1472_0.html#inst_tag_91760"  onclick="showContent('inst_tag_91760')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_OUTXMAXPCK.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s5 cl rt"> 57.80</td>
<td class="s8 cl rt"><a href="mod1472_0.html#inst_tag_91760_Line" > 85.71</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1472_0.html#inst_tag_91760_Toggle" >  7.69</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1472_0.html#inst_tag_91760_Branch" > 80.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1472_1.html#inst_tag_91764"  onclick="showContent('inst_tag_91764')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_OUTXMAXPCK.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s5 cl rt"> 57.80</td>
<td class="s8 cl rt"><a href="mod1472_1.html#inst_tag_91764_Line" > 85.71</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1472_1.html#inst_tag_91764_Toggle" >  7.69</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1472_1.html#inst_tag_91764_Branch" > 80.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1472_1.html#inst_tag_91768"  onclick="showContent('inst_tag_91768')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_OUTXMAXPCK.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s5 cl rt"> 57.80</td>
<td class="s8 cl rt"><a href="mod1472_1.html#inst_tag_91768_Line" > 85.71</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1472_1.html#inst_tag_91768_Toggle" >  7.69</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1472_1.html#inst_tag_91768_Branch" > 80.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1472_1.html#inst_tag_91772"  onclick="showContent('inst_tag_91772')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_OUTXMAXPCK.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s5 cl rt"> 57.80</td>
<td class="s8 cl rt"><a href="mod1472_1.html#inst_tag_91772_Line" > 85.71</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1472_1.html#inst_tag_91772_Toggle" >  7.69</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1472_1.html#inst_tag_91772_Branch" > 80.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1472_1.html#inst_tag_91776"  onclick="showContent('inst_tag_91776')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_OUTXMAXPCK.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s5 cl rt"> 57.80</td>
<td class="s8 cl rt"><a href="mod1472_1.html#inst_tag_91776_Line" > 85.71</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1472_1.html#inst_tag_91776_Toggle" >  7.69</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1472_1.html#inst_tag_91776_Branch" > 80.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1472_2.html#inst_tag_91780"  onclick="showContent('inst_tag_91780')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_OUTXMAXPCK.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s5 cl rt"> 57.80</td>
<td class="s8 cl rt"><a href="mod1472_2.html#inst_tag_91780_Line" > 85.71</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1472_2.html#inst_tag_91780_Toggle" >  7.69</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1472_2.html#inst_tag_91780_Branch" > 80.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1472_2.html#inst_tag_91784"  onclick="showContent('inst_tag_91784')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_OUTXMAXPCK.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s5 cl rt"> 57.80</td>
<td class="s8 cl rt"><a href="mod1472_2.html#inst_tag_91784_Line" > 85.71</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1472_2.html#inst_tag_91784_Toggle" >  7.69</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1472_2.html#inst_tag_91784_Branch" > 80.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1472_2.html#inst_tag_91788"  onclick="showContent('inst_tag_91788')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_INXMAXPCK.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s5 cl rt"> 57.80</td>
<td class="s8 cl rt"><a href="mod1472_2.html#inst_tag_91788_Line" > 85.71</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1472_2.html#inst_tag_91788_Toggle" >  7.69</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1472_2.html#inst_tag_91788_Branch" > 80.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1472_2.html#inst_tag_91792"  onclick="showContent('inst_tag_91792')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_INXMAXPCK.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s5 cl rt"> 57.80</td>
<td class="s8 cl rt"><a href="mod1472_2.html#inst_tag_91792_Line" > 85.71</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1472_2.html#inst_tag_91792_Toggle" >  7.69</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1472_2.html#inst_tag_91792_Branch" > 80.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1472_3.html#inst_tag_91796"  onclick="showContent('inst_tag_91796')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_INXMAXPCK.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s5 cl rt"> 57.80</td>
<td class="s8 cl rt"><a href="mod1472_3.html#inst_tag_91796_Line" > 85.71</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1472_3.html#inst_tag_91796_Toggle" >  7.69</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1472_3.html#inst_tag_91796_Branch" > 80.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1472_3.html#inst_tag_91800"  onclick="showContent('inst_tag_91800')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_INXMAXPCK.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s5 cl rt"> 57.80</td>
<td class="s8 cl rt"><a href="mod1472_3.html#inst_tag_91800_Line" > 85.71</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1472_3.html#inst_tag_91800_Toggle" >  7.69</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1472_3.html#inst_tag_91800_Branch" > 80.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1472_3.html#inst_tag_91804"  onclick="showContent('inst_tag_91804')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_INXMAXPCK.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s5 cl rt"> 57.80</td>
<td class="s8 cl rt"><a href="mod1472_3.html#inst_tag_91804_Line" > 85.71</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1472_3.html#inst_tag_91804_Toggle" >  7.69</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1472_3.html#inst_tag_91804_Branch" > 80.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1472_4.html#inst_tag_91808"  onclick="showContent('inst_tag_91808')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_INXMAXPCK.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s5 cl rt"> 57.80</td>
<td class="s8 cl rt"><a href="mod1472_4.html#inst_tag_91808_Line" > 85.71</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1472_4.html#inst_tag_91808_Toggle" >  7.69</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1472_4.html#inst_tag_91808_Branch" > 80.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1472_4.html#inst_tag_91812"  onclick="showContent('inst_tag_91812')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_INXMAXPCK.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s5 cl rt"> 57.80</td>
<td class="s8 cl rt"><a href="mod1472_4.html#inst_tag_91812_Line" > 85.71</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1472_4.html#inst_tag_91812_Toggle" >  7.69</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1472_4.html#inst_tag_91812_Branch" > 80.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1472_4.html#inst_tag_91816"  onclick="showContent('inst_tag_91816')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_INXMAXPCK.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s5 cl rt"> 57.80</td>
<td class="s8 cl rt"><a href="mod1472_4.html#inst_tag_91816_Line" > 85.71</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1472_4.html#inst_tag_91816_Toggle" >  7.69</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1472_4.html#inst_tag_91816_Branch" > 80.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1472_6.html#inst_tag_91843"  onclick="showContent('inst_tag_91843')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_HCFRMCOUNT_UP.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s5 cl rt"> 57.80</td>
<td class="s8 cl rt"><a href="mod1472_6.html#inst_tag_91843_Line" > 85.71</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1472_6.html#inst_tag_91843_Toggle" >  7.69</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1472_6.html#inst_tag_91843_Branch" > 80.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1472_6.html#inst_tag_91845"  onclick="showContent('inst_tag_91845')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_TFRMNR_UP.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s5 cl rt"> 57.80</td>
<td class="s8 cl rt"><a href="mod1472_6.html#inst_tag_91845_Line" > 85.71</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1472_6.html#inst_tag_91845_Toggle" >  7.69</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1472_6.html#inst_tag_91845_Branch" > 80.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1472_5.html#inst_tag_91837"  onclick="showContent('inst_tag_91837')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_TBVBUSDISPLS_USB.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s5 cl rt"> 58.57</td>
<td class="s8 cl rt"><a href="mod1472_5.html#inst_tag_91837_Line" > 85.71</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod1472_5.html#inst_tag_91837_Toggle" > 10.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1472_5.html#inst_tag_91837_Branch" > 80.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1472_6.html#inst_tag_91848"  onclick="showContent('inst_tag_91848')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OTGFORCE_USB.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s5 cl rt"> 58.57</td>
<td class="s8 cl rt"><a href="mod1472_6.html#inst_tag_91848_Line" > 85.71</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod1472_6.html#inst_tag_91848_Toggle" > 10.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1472_6.html#inst_tag_91848_Branch" > 80.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1472_0.html#inst_tag_91748"  onclick="showContent('inst_tag_91748')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_OUT0MAXPCK.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s5 cl rt"> 58.94</td>
<td class="s8 cl rt"><a href="mod1472_0.html#inst_tag_91748_Line" > 85.71</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod1472_0.html#inst_tag_91748_Toggle" > 11.11</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1472_0.html#inst_tag_91748_Branch" > 80.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1472_0.html#inst_tag_91749"  onclick="showContent('inst_tag_91749')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_FNADDRUP.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s5 cl rt"> 58.94</td>
<td class="s8 cl rt"><a href="mod1472_0.html#inst_tag_91749_Line" > 85.71</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod1472_0.html#inst_tag_91749_Toggle" > 11.11</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1472_0.html#inst_tag_91749_Branch" > 80.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1472_0.html#inst_tag_91750"  onclick="showContent('inst_tag_91750')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_FNADDRUSB.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s5 cl rt"> 58.94</td>
<td class="s8 cl rt"><a href="mod1472_0.html#inst_tag_91750_Line" > 85.71</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod1472_0.html#inst_tag_91750_Toggle" > 11.11</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1472_0.html#inst_tag_91750_Branch" > 80.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1472_6.html#inst_tag_91847"  onclick="showContent('inst_tag_91847')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OTGCTRL_USB.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s5 cl rt"> 58.94</td>
<td class="s8 cl rt"><a href="mod1472_6.html#inst_tag_91847_Line" > 85.71</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod1472_6.html#inst_tag_91847_Toggle" > 11.11</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1472_6.html#inst_tag_91847_Branch" > 80.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1472_0.html#inst_tag_91754"  onclick="showContent('inst_tag_91754')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_LPM_TOKEN_UP.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s5 cl rt"> 59.40</td>
<td class="s8 cl rt"><a href="mod1472_0.html#inst_tag_91754_Line" > 85.71</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod1472_0.html#inst_tag_91754_Toggle" > 12.50</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1472_0.html#inst_tag_91754_Branch" > 80.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1472_7.html#inst_tag_91853"  onclick="showContent('inst_tag_91853')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_HCNAK_HSHK_USB.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s5 cl rt"> 59.40</td>
<td class="s8 cl rt"><a href="mod1472_7.html#inst_tag_91853_Line" > 85.71</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod1472_7.html#inst_tag_91853_Toggle" > 12.50</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1472_7.html#inst_tag_91853_Branch" > 80.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1472_0.html#inst_tag_91752"  onclick="showContent('inst_tag_91752')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_HCOUTERR.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s6 cl rt"> 60.00</td>
<td class="s8 cl rt"><a href="mod1472_0.html#inst_tag_91752_Line" > 85.71</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod1472_0.html#inst_tag_91752_Toggle" > 14.29</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1472_0.html#inst_tag_91752_Branch" > 80.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1472_0.html#inst_tag_91753"  onclick="showContent('inst_tag_91753')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_HCINERR.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s6 cl rt"> 60.00</td>
<td class="s8 cl rt"><a href="mod1472_0.html#inst_tag_91753_Line" > 85.71</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod1472_0.html#inst_tag_91753_Toggle" > 14.29</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1472_0.html#inst_tag_91753_Branch" > 80.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1472_0.html#inst_tag_91759"  onclick="showContent('inst_tag_91759')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s6 cl rt"> 60.00</td>
<td class="s8 cl rt"><a href="mod1472_0.html#inst_tag_91759_Line" > 85.71</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod1472_0.html#inst_tag_91759_Toggle" > 14.29</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1472_0.html#inst_tag_91759_Branch" > 80.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1472_1.html#inst_tag_91763"  onclick="showContent('inst_tag_91763')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s6 cl rt"> 60.00</td>
<td class="s8 cl rt"><a href="mod1472_1.html#inst_tag_91763_Line" > 85.71</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod1472_1.html#inst_tag_91763_Toggle" > 14.29</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1472_1.html#inst_tag_91763_Branch" > 80.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1472_1.html#inst_tag_91767"  onclick="showContent('inst_tag_91767')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s6 cl rt"> 60.00</td>
<td class="s8 cl rt"><a href="mod1472_1.html#inst_tag_91767_Line" > 85.71</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod1472_1.html#inst_tag_91767_Toggle" > 14.29</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1472_1.html#inst_tag_91767_Branch" > 80.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1472_1.html#inst_tag_91771"  onclick="showContent('inst_tag_91771')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s6 cl rt"> 60.00</td>
<td class="s8 cl rt"><a href="mod1472_1.html#inst_tag_91771_Line" > 85.71</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod1472_1.html#inst_tag_91771_Toggle" > 14.29</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1472_1.html#inst_tag_91771_Branch" > 80.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1472_1.html#inst_tag_91775"  onclick="showContent('inst_tag_91775')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s6 cl rt"> 60.00</td>
<td class="s8 cl rt"><a href="mod1472_1.html#inst_tag_91775_Line" > 85.71</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod1472_1.html#inst_tag_91775_Toggle" > 14.29</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1472_1.html#inst_tag_91775_Branch" > 80.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1472_2.html#inst_tag_91779"  onclick="showContent('inst_tag_91779')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s6 cl rt"> 60.00</td>
<td class="s8 cl rt"><a href="mod1472_2.html#inst_tag_91779_Line" > 85.71</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod1472_2.html#inst_tag_91779_Toggle" > 14.29</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1472_2.html#inst_tag_91779_Branch" > 80.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1472_2.html#inst_tag_91783"  onclick="showContent('inst_tag_91783')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s6 cl rt"> 60.00</td>
<td class="s8 cl rt"><a href="mod1472_2.html#inst_tag_91783_Line" > 85.71</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod1472_2.html#inst_tag_91783_Toggle" > 14.29</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1472_2.html#inst_tag_91783_Branch" > 80.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1472_2.html#inst_tag_91787"  onclick="showContent('inst_tag_91787')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s6 cl rt"> 60.00</td>
<td class="s8 cl rt"><a href="mod1472_2.html#inst_tag_91787_Line" > 85.71</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod1472_2.html#inst_tag_91787_Toggle" > 14.29</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1472_2.html#inst_tag_91787_Branch" > 80.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1472_2.html#inst_tag_91791"  onclick="showContent('inst_tag_91791')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s6 cl rt"> 60.00</td>
<td class="s8 cl rt"><a href="mod1472_2.html#inst_tag_91791_Line" > 85.71</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod1472_2.html#inst_tag_91791_Toggle" > 14.29</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1472_2.html#inst_tag_91791_Branch" > 80.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1472_3.html#inst_tag_91795"  onclick="showContent('inst_tag_91795')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s6 cl rt"> 60.00</td>
<td class="s8 cl rt"><a href="mod1472_3.html#inst_tag_91795_Line" > 85.71</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod1472_3.html#inst_tag_91795_Toggle" > 14.29</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1472_3.html#inst_tag_91795_Branch" > 80.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1472_3.html#inst_tag_91799"  onclick="showContent('inst_tag_91799')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s6 cl rt"> 60.00</td>
<td class="s8 cl rt"><a href="mod1472_3.html#inst_tag_91799_Line" > 85.71</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod1472_3.html#inst_tag_91799_Toggle" > 14.29</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1472_3.html#inst_tag_91799_Branch" > 80.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1472_3.html#inst_tag_91803"  onclick="showContent('inst_tag_91803')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s6 cl rt"> 60.00</td>
<td class="s8 cl rt"><a href="mod1472_3.html#inst_tag_91803_Line" > 85.71</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod1472_3.html#inst_tag_91803_Toggle" > 14.29</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1472_3.html#inst_tag_91803_Branch" > 80.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1472_3.html#inst_tag_91807"  onclick="showContent('inst_tag_91807')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s6 cl rt"> 60.00</td>
<td class="s8 cl rt"><a href="mod1472_3.html#inst_tag_91807_Line" > 85.71</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod1472_3.html#inst_tag_91807_Toggle" > 14.29</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1472_3.html#inst_tag_91807_Branch" > 80.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1472_4.html#inst_tag_91811"  onclick="showContent('inst_tag_91811')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s6 cl rt"> 60.00</td>
<td class="s8 cl rt"><a href="mod1472_4.html#inst_tag_91811_Line" > 85.71</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod1472_4.html#inst_tag_91811_Toggle" > 14.29</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1472_4.html#inst_tag_91811_Branch" > 80.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1472_4.html#inst_tag_91815"  onclick="showContent('inst_tag_91815')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s6 cl rt"> 60.00</td>
<td class="s8 cl rt"><a href="mod1472_4.html#inst_tag_91815_Line" > 85.71</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod1472_4.html#inst_tag_91815_Toggle" > 14.29</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1472_4.html#inst_tag_91815_Branch" > 80.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1472_4.html#inst_tag_91819"  onclick="showContent('inst_tag_91819')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s6 cl rt"> 60.00</td>
<td class="s8 cl rt"><a href="mod1472_4.html#inst_tag_91819_Line" > 85.71</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod1472_4.html#inst_tag_91819_Toggle" > 14.29</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1472_4.html#inst_tag_91819_Branch" > 80.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1472_6.html#inst_tag_91850"  onclick="showContent('inst_tag_91850')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_PORTCTRLTM_USB.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s6 cl rt"> 60.00</td>
<td class="s8 cl rt"><a href="mod1472_6.html#inst_tag_91850_Line" > 85.71</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod1472_6.html#inst_tag_91850_Toggle" > 14.29</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1472_6.html#inst_tag_91850_Branch" > 80.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1472_0.html#inst_tag_91751"  onclick="showContent('inst_tag_91751')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s6 cl rt"> 60.79</td>
<td class="s8 cl rt"><a href="mod1472_0.html#inst_tag_91751_Line" > 85.71</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod1472_0.html#inst_tag_91751_Toggle" > 16.67</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1472_0.html#inst_tag_91751_Branch" > 80.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1472_0.html#inst_tag_91758"  onclick="showContent('inst_tag_91758')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s6 cl rt"> 60.79</td>
<td class="s8 cl rt"><a href="mod1472_0.html#inst_tag_91758_Line" > 85.71</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod1472_0.html#inst_tag_91758_Toggle" > 16.67</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1472_0.html#inst_tag_91758_Branch" > 80.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1472_0.html#inst_tag_91762"  onclick="showContent('inst_tag_91762')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s6 cl rt"> 60.79</td>
<td class="s8 cl rt"><a href="mod1472_0.html#inst_tag_91762_Line" > 85.71</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod1472_0.html#inst_tag_91762_Toggle" > 16.67</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1472_0.html#inst_tag_91762_Branch" > 80.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1472_1.html#inst_tag_91766"  onclick="showContent('inst_tag_91766')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s6 cl rt"> 60.79</td>
<td class="s8 cl rt"><a href="mod1472_1.html#inst_tag_91766_Line" > 85.71</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod1472_1.html#inst_tag_91766_Toggle" > 16.67</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1472_1.html#inst_tag_91766_Branch" > 80.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1472_1.html#inst_tag_91770"  onclick="showContent('inst_tag_91770')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s6 cl rt"> 60.79</td>
<td class="s8 cl rt"><a href="mod1472_1.html#inst_tag_91770_Line" > 85.71</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod1472_1.html#inst_tag_91770_Toggle" > 16.67</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1472_1.html#inst_tag_91770_Branch" > 80.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1472_1.html#inst_tag_91774"  onclick="showContent('inst_tag_91774')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s6 cl rt"> 60.79</td>
<td class="s8 cl rt"><a href="mod1472_1.html#inst_tag_91774_Line" > 85.71</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod1472_1.html#inst_tag_91774_Toggle" > 16.67</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1472_1.html#inst_tag_91774_Branch" > 80.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1472_2.html#inst_tag_91778"  onclick="showContent('inst_tag_91778')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s6 cl rt"> 60.79</td>
<td class="s8 cl rt"><a href="mod1472_2.html#inst_tag_91778_Line" > 85.71</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod1472_2.html#inst_tag_91778_Toggle" > 16.67</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1472_2.html#inst_tag_91778_Branch" > 80.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1472_2.html#inst_tag_91782"  onclick="showContent('inst_tag_91782')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s6 cl rt"> 60.79</td>
<td class="s8 cl rt"><a href="mod1472_2.html#inst_tag_91782_Line" > 85.71</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod1472_2.html#inst_tag_91782_Toggle" > 16.67</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1472_2.html#inst_tag_91782_Branch" > 80.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1472_2.html#inst_tag_91786"  onclick="showContent('inst_tag_91786')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s6 cl rt"> 60.79</td>
<td class="s8 cl rt"><a href="mod1472_2.html#inst_tag_91786_Line" > 85.71</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod1472_2.html#inst_tag_91786_Toggle" > 16.67</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1472_2.html#inst_tag_91786_Branch" > 80.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1472_2.html#inst_tag_91790"  onclick="showContent('inst_tag_91790')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s6 cl rt"> 60.79</td>
<td class="s8 cl rt"><a href="mod1472_2.html#inst_tag_91790_Line" > 85.71</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod1472_2.html#inst_tag_91790_Toggle" > 16.67</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1472_2.html#inst_tag_91790_Branch" > 80.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1472_3.html#inst_tag_91794"  onclick="showContent('inst_tag_91794')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s6 cl rt"> 60.79</td>
<td class="s8 cl rt"><a href="mod1472_3.html#inst_tag_91794_Line" > 85.71</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod1472_3.html#inst_tag_91794_Toggle" > 16.67</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1472_3.html#inst_tag_91794_Branch" > 80.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1472_3.html#inst_tag_91798"  onclick="showContent('inst_tag_91798')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s6 cl rt"> 60.79</td>
<td class="s8 cl rt"><a href="mod1472_3.html#inst_tag_91798_Line" > 85.71</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod1472_3.html#inst_tag_91798_Toggle" > 16.67</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1472_3.html#inst_tag_91798_Branch" > 80.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1472_3.html#inst_tag_91802"  onclick="showContent('inst_tag_91802')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s6 cl rt"> 60.79</td>
<td class="s8 cl rt"><a href="mod1472_3.html#inst_tag_91802_Line" > 85.71</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod1472_3.html#inst_tag_91802_Toggle" > 16.67</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1472_3.html#inst_tag_91802_Branch" > 80.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1472_3.html#inst_tag_91806"  onclick="showContent('inst_tag_91806')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s6 cl rt"> 60.79</td>
<td class="s8 cl rt"><a href="mod1472_3.html#inst_tag_91806_Line" > 85.71</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod1472_3.html#inst_tag_91806_Toggle" > 16.67</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1472_3.html#inst_tag_91806_Branch" > 80.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1472_4.html#inst_tag_91810"  onclick="showContent('inst_tag_91810')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s6 cl rt"> 60.79</td>
<td class="s8 cl rt"><a href="mod1472_4.html#inst_tag_91810_Line" > 85.71</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod1472_4.html#inst_tag_91810_Toggle" > 16.67</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1472_4.html#inst_tag_91810_Branch" > 80.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1472_4.html#inst_tag_91814"  onclick="showContent('inst_tag_91814')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s6 cl rt"> 60.79</td>
<td class="s8 cl rt"><a href="mod1472_4.html#inst_tag_91814_Line" > 85.71</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod1472_4.html#inst_tag_91814_Toggle" > 16.67</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1472_4.html#inst_tag_91814_Branch" > 80.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1472_4.html#inst_tag_91818"  onclick="showContent('inst_tag_91818')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s6 cl rt"> 60.79</td>
<td class="s8 cl rt"><a href="mod1472_4.html#inst_tag_91818_Line" > 85.71</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod1472_4.html#inst_tag_91818_Toggle" > 16.67</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1472_4.html#inst_tag_91818_Branch" > 80.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1472_6.html#inst_tag_91842"  onclick="showContent('inst_tag_91842')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OTGSPEED_UP.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s6 cl rt"> 61.90</td>
<td class="s8 cl rt"><a href="mod1472_6.html#inst_tag_91842_Line" > 85.71</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1472_6.html#inst_tag_91842_Toggle" > 20.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1472_6.html#inst_tag_91842_Branch" > 80.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1472_6.html#inst_tag_91851"  onclick="showContent('inst_tag_91851')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_BC_PULLDOWN_USB.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s6 cl rt"> 61.90</td>
<td class="s8 cl rt"><a href="mod1472_6.html#inst_tag_91851_Line" > 85.71</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1472_6.html#inst_tag_91851_Toggle" > 20.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1472_6.html#inst_tag_91851_Branch" > 80.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1472_6.html#inst_tag_91838"  onclick="showContent('inst_tag_91838')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_TAWAITBCON_USB.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s7 cl rt"> 76.67</td>
<td class="s10 cl rt"><a href="mod1472_6.html#inst_tag_91838_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod1472_6.html#inst_tag_91838_Toggle" > 30.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1472_6.html#inst_tag_91838_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1472_0.html#inst_tag_91755"  onclick="showContent('inst_tag_91755')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_HCLPMCTRL_USB.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s7 cl rt"> 78.79</td>
<td class="s10 cl rt"><a href="mod1472_0.html#inst_tag_91755_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod1472_0.html#inst_tag_91755_Toggle" > 36.36</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1472_0.html#inst_tag_91755_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1472_0.html#inst_tag_91757"  onclick="showContent('inst_tag_91757')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_OUTXCON.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s8 cl rt"> 80.00</td>
<td class="s10 cl rt"><a href="mod1472_0.html#inst_tag_91757_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1472_0.html#inst_tag_91757_Toggle" > 40.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1472_0.html#inst_tag_91757_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1472_0.html#inst_tag_91761"  onclick="showContent('inst_tag_91761')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_OUTXCON.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s8 cl rt"> 80.00</td>
<td class="s10 cl rt"><a href="mod1472_0.html#inst_tag_91761_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1472_0.html#inst_tag_91761_Toggle" > 40.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1472_0.html#inst_tag_91761_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1472_1.html#inst_tag_91765"  onclick="showContent('inst_tag_91765')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_OUTXCON.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s8 cl rt"> 80.00</td>
<td class="s10 cl rt"><a href="mod1472_1.html#inst_tag_91765_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1472_1.html#inst_tag_91765_Toggle" > 40.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1472_1.html#inst_tag_91765_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1472_1.html#inst_tag_91769"  onclick="showContent('inst_tag_91769')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_OUTXCON.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s8 cl rt"> 80.00</td>
<td class="s10 cl rt"><a href="mod1472_1.html#inst_tag_91769_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1472_1.html#inst_tag_91769_Toggle" > 40.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1472_1.html#inst_tag_91769_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1472_1.html#inst_tag_91773"  onclick="showContent('inst_tag_91773')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_OUTXCON.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s8 cl rt"> 80.00</td>
<td class="s10 cl rt"><a href="mod1472_1.html#inst_tag_91773_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1472_1.html#inst_tag_91773_Toggle" > 40.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1472_1.html#inst_tag_91773_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1472_1.html#inst_tag_91777"  onclick="showContent('inst_tag_91777')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_OUTXCON.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s8 cl rt"> 80.00</td>
<td class="s10 cl rt"><a href="mod1472_1.html#inst_tag_91777_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1472_1.html#inst_tag_91777_Toggle" > 40.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1472_1.html#inst_tag_91777_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1472_2.html#inst_tag_91781"  onclick="showContent('inst_tag_91781')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_OUTXCON.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s8 cl rt"> 80.00</td>
<td class="s10 cl rt"><a href="mod1472_2.html#inst_tag_91781_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1472_2.html#inst_tag_91781_Toggle" > 40.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1472_2.html#inst_tag_91781_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1472_2.html#inst_tag_91785"  onclick="showContent('inst_tag_91785')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_OUTXCON.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s8 cl rt"> 80.00</td>
<td class="s10 cl rt"><a href="mod1472_2.html#inst_tag_91785_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1472_2.html#inst_tag_91785_Toggle" > 40.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1472_2.html#inst_tag_91785_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1472_2.html#inst_tag_91789"  onclick="showContent('inst_tag_91789')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_INXCON.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s8 cl rt"> 80.00</td>
<td class="s10 cl rt"><a href="mod1472_2.html#inst_tag_91789_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1472_2.html#inst_tag_91789_Toggle" > 40.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1472_2.html#inst_tag_91789_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1472_3.html#inst_tag_91793"  onclick="showContent('inst_tag_91793')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_INXCON.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s8 cl rt"> 80.00</td>
<td class="s10 cl rt"><a href="mod1472_3.html#inst_tag_91793_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1472_3.html#inst_tag_91793_Toggle" > 40.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1472_3.html#inst_tag_91793_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1472_3.html#inst_tag_91797"  onclick="showContent('inst_tag_91797')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_INXCON.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s8 cl rt"> 80.00</td>
<td class="s10 cl rt"><a href="mod1472_3.html#inst_tag_91797_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1472_3.html#inst_tag_91797_Toggle" > 40.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1472_3.html#inst_tag_91797_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1472_3.html#inst_tag_91801"  onclick="showContent('inst_tag_91801')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_INXCON.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s8 cl rt"> 80.00</td>
<td class="s10 cl rt"><a href="mod1472_3.html#inst_tag_91801_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1472_3.html#inst_tag_91801_Toggle" > 40.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1472_3.html#inst_tag_91801_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1472_3.html#inst_tag_91805"  onclick="showContent('inst_tag_91805')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_INXCON.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s8 cl rt"> 80.00</td>
<td class="s10 cl rt"><a href="mod1472_3.html#inst_tag_91805_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1472_3.html#inst_tag_91805_Toggle" > 40.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1472_3.html#inst_tag_91805_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1472_4.html#inst_tag_91809"  onclick="showContent('inst_tag_91809')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_INXCON.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s8 cl rt"> 80.00</td>
<td class="s10 cl rt"><a href="mod1472_4.html#inst_tag_91809_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1472_4.html#inst_tag_91809_Toggle" > 40.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1472_4.html#inst_tag_91809_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1472_4.html#inst_tag_91813"  onclick="showContent('inst_tag_91813')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_INXCON.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s8 cl rt"> 80.00</td>
<td class="s10 cl rt"><a href="mod1472_4.html#inst_tag_91813_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1472_4.html#inst_tag_91813_Toggle" > 40.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1472_4.html#inst_tag_91813_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1472_4.html#inst_tag_91817"  onclick="showContent('inst_tag_91817')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_INXCON.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s8 cl rt"> 80.00</td>
<td class="s10 cl rt"><a href="mod1472_4.html#inst_tag_91817_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1472_4.html#inst_tag_91817_Toggle" > 40.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1472_4.html#inst_tag_91817_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1472_5.html#inst_tag_91836"  onclick="showContent('inst_tag_91836')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_TBVBUSPLS_USB.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s8 cl rt"> 80.00</td>
<td class="s10 cl rt"><a href="mod1472_5.html#inst_tag_91836_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1472_5.html#inst_tag_91836_Toggle" > 40.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1472_5.html#inst_tag_91836_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1472_6.html#inst_tag_91840"  onclick="showContent('inst_tag_91840')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OTGSTATUS_UP.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s8 cl rt"> 80.00</td>
<td class="s10 cl rt"><a href="mod1472_6.html#inst_tag_91840_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1472_6.html#inst_tag_91840_Toggle" > 40.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1472_6.html#inst_tag_91840_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1472_6.html#inst_tag_91841"  onclick="showContent('inst_tag_91841')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OTGSTATE_UP.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s8 cl rt"> 80.95</td>
<td class="s10 cl rt"><a href="mod1472_6.html#inst_tag_91841_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1472_6.html#inst_tag_91841_Toggle" > 42.86</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1472_6.html#inst_tag_91841_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1472_6.html#inst_tag_91839"  onclick="showContent('inst_tag_91839')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_TAAIDLBDIS_USB.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod1472_6.html#inst_tag_91839_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1472_6.html#inst_tag_91839_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1472_6.html#inst_tag_91839_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1472_6.html#inst_tag_91849"  onclick="showContent('inst_tag_91849')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OTG2CTRL_USB.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt"><a href="mod1472_6.html#inst_tag_91849_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1472_6.html#inst_tag_91849_Toggle" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1472_6.html#inst_tag_91849_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1472_6.html#inst_tag_91852"  onclick="showContent('inst_tag_91852')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_WORKAROUND_A_VALUE_USB.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s9 cl rt"> 94.44</td>
<td class="s10 cl rt"><a href="mod1472_6.html#inst_tag_91852_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1472_6.html#inst_tag_91852_Toggle" > 83.33</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1472_6.html#inst_tag_91852_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1472_6.html#inst_tag_91846"  onclick="showContent('inst_tag_91846')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_TFRMNRM_UP.U_CDNSUSBHS_DATA_SYNC_RX</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1472_6.html#inst_tag_91846_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1472_6.html#inst_tag_91846_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1472_6.html#inst_tag_91846_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_cdnsusbhs_data_sync_rx'>
<a name="Line"></a>
Line Coverage for Module : <a name="1455887115"></a>
<a href="mod1472.html" >cdnsusbhs_data_sync_rx</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>76</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>94</td><td>4</td><td>4</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
75                          begin : REQ_DATA_PROC
76         1/1              if `CDNSUSBHS_RESET(rxrst)
77                            begin
78         1/1                cdc_req_r &lt;= 1'b0;
79                            end
80                          else
81                            begin
82         1/1                cdc_req_r &lt;= cdc_req;
83                            end
84                          end
85                      
86                      
87                      
88                        assign cdc_ack = cdc_req_r;
89                      
90                      
91                      
92                        `CDNSUSBHS_ALWAYS(rxclk,rxrst)
93                          begin : DATA_HOLD_PROC
94         1/1              if `CDNSUSBHS_RESET(rxrst)
95                            begin
96         1/1                rxdata &lt;= {DATA_SYNC_WIDTH{1'b0}};
97                            end
98                          else
99                            begin
100        1/1                if (cdc_req != cdc_req_r)
101                             begin
102        1/1                  rxdata &lt;= cdc_data;
103                             end
                        MISSING_ELSE
</pre>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="1978637931"></a>
<a href="mod1472.html" >cdnsusbhs_data_sync_rx ( parameter DATA_SYNC_WIDTH=13 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 57.46</td>
<td class="s0 cl rt">  6.67</td>
</tr></table>
<span class=inst><a href="mod1472_4.html#inst_tag_91819_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OUT8STARTADDR_USB.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 57.46</td>
<td class="s0 cl rt">  6.67</td>
</tr></table>
<span class=inst><a href="mod1472_4.html#inst_tag_91820_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OUT7STARTADDR_USB.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 57.46</td>
<td class="s0 cl rt">  6.67</td>
</tr></table>
<span class=inst><a href="mod1472_4.html#inst_tag_91821_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OUT6STARTADDR_USB.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 57.46</td>
<td class="s0 cl rt">  6.67</td>
</tr></table>
<span class=inst><a href="mod1472_5.html#inst_tag_91822_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OUT5STARTADDR_USB.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 57.46</td>
<td class="s0 cl rt">  6.67</td>
</tr></table>
<span class=inst><a href="mod1472_5.html#inst_tag_91823_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OUT4STARTADDR_USB.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 57.46</td>
<td class="s0 cl rt">  6.67</td>
</tr></table>
<span class=inst><a href="mod1472_5.html#inst_tag_91824_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OUT3STARTADDR_USB.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 57.46</td>
<td class="s0 cl rt">  6.67</td>
</tr></table>
<span class=inst><a href="mod1472_5.html#inst_tag_91825_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OUT2STARTADDR_USB.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 57.46</td>
<td class="s0 cl rt">  6.67</td>
</tr></table>
<span class=inst><a href="mod1472_5.html#inst_tag_91826_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OUT1STARTADDR_USB.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 57.46</td>
<td class="s0 cl rt">  6.67</td>
</tr></table>
<span class=inst><a href="mod1472_5.html#inst_tag_91827_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IN8STARTADDR_USB.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 57.46</td>
<td class="s0 cl rt">  6.67</td>
</tr></table>
<span class=inst><a href="mod1472_5.html#inst_tag_91828_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IN7STARTADDR_USB.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 57.46</td>
<td class="s0 cl rt">  6.67</td>
</tr></table>
<span class=inst><a href="mod1472_5.html#inst_tag_91829_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IN6STARTADDR_USB.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 57.46</td>
<td class="s0 cl rt">  6.67</td>
</tr></table>
<span class=inst><a href="mod1472_5.html#inst_tag_91830_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IN5STARTADDR_USB.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 57.46</td>
<td class="s0 cl rt">  6.67</td>
</tr></table>
<span class=inst><a href="mod1472_5.html#inst_tag_91831_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IN4STARTADDR_USB.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 57.46</td>
<td class="s0 cl rt">  6.67</td>
</tr></table>
<span class=inst><a href="mod1472_5.html#inst_tag_91832_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IN3STARTADDR_USB.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 57.46</td>
<td class="s0 cl rt">  6.67</td>
</tr></table>
<span class=inst><a href="mod1472_5.html#inst_tag_91833_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IN2STARTADDR_USB.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 57.46</td>
<td class="s0 cl rt">  6.67</td>
</tr></table>
<span class=inst><a href="mod1472_5.html#inst_tag_91834_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_IN1STARTADDR_USB.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">2</td>
<td class="rt">33.33 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">60</td>
<td class="rt">4</td>
<td class="rt">6.67  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">30</td>
<td class="rt">2</td>
<td class="rt">6.67  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">30</td>
<td class="rt">2</td>
<td class="rt">6.67  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">2</td>
<td class="rt">33.33 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">60</td>
<td class="rt">4</td>
<td class="rt">6.67  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">30</td>
<td class="rt">2</td>
<td class="rt">6.67  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">30</td>
<td class="rt">2</td>
<td class="rt">6.67  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>rxclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rxrst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rxdata[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>cdc_data[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cdc_req</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cdc_ack</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="1164148178"></a>
<a href="mod1472.html" >cdnsusbhs_data_sync_rx ( parameter DATA_SYNC_WIDTH=3 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 61.90</td>
<td class="s2 cl rt"> 20.00</td>
</tr></table>
<span class=inst><a href="mod1472_6.html#inst_tag_91841_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OTGSPEED_UP.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod1472_6.html#inst_tag_91845_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_TFRMNRM_UP.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 61.90</td>
<td class="s2 cl rt"> 20.00</td>
</tr></table>
<span class=inst><a href="mod1472_6.html#inst_tag_91850_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_BC_PULLDOWN_USB.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">6</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Total Bits</td>
<td class="rt">20</td>
<td class="rt">20</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Total Bits 0->1</td>
<td class="rt">10</td>
<td class="rt">10</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Total Bits 1->0</td>
<td class="rt">10</td>
<td class="rt">10</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s10">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">6</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Port Bits</td>
<td class="rt">20</td>
<td class="rt">20</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Port Bits 0->1</td>
<td class="rt">10</td>
<td class="rt">10</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Port Bits 1->0</td>
<td class="rt">10</td>
<td class="rt">10</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>rxclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rxrst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rxdata[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>cdc_data[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cdc_req</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cdc_ack</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="394978163"></a>
<a href="mod1472.html" >cdnsusbhs_data_sync_rx ( parameter DATA_SYNC_WIDTH=4 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 60.79</td>
<td class="s1 cl rt"> 16.67</td>
</tr></table>
<span class=inst><a href="mod1472_0.html#inst_tag_91750_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 60.79</td>
<td class="s1 cl rt"> 16.67</td>
</tr></table>
<span class=inst><a href="mod1472_0.html#inst_tag_91757_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 60.79</td>
<td class="s1 cl rt"> 16.67</td>
</tr></table>
<span class=inst><a href="mod1472_0.html#inst_tag_91761_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 60.79</td>
<td class="s1 cl rt"> 16.67</td>
</tr></table>
<span class=inst><a href="mod1472_1.html#inst_tag_91765_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 60.79</td>
<td class="s1 cl rt"> 16.67</td>
</tr></table>
<span class=inst><a href="mod1472_1.html#inst_tag_91769_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 60.79</td>
<td class="s1 cl rt"> 16.67</td>
</tr></table>
<span class=inst><a href="mod1472_1.html#inst_tag_91773_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 60.79</td>
<td class="s1 cl rt"> 16.67</td>
</tr></table>
<span class=inst><a href="mod1472_2.html#inst_tag_91777_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 60.79</td>
<td class="s1 cl rt"> 16.67</td>
</tr></table>
<span class=inst><a href="mod1472_2.html#inst_tag_91781_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 60.79</td>
<td class="s1 cl rt"> 16.67</td>
</tr></table>
<span class=inst><a href="mod1472_2.html#inst_tag_91785_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 60.79</td>
<td class="s1 cl rt"> 16.67</td>
</tr></table>
<span class=inst><a href="mod1472_2.html#inst_tag_91789_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 60.79</td>
<td class="s1 cl rt"> 16.67</td>
</tr></table>
<span class=inst><a href="mod1472_3.html#inst_tag_91793_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 60.79</td>
<td class="s1 cl rt"> 16.67</td>
</tr></table>
<span class=inst><a href="mod1472_3.html#inst_tag_91797_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 60.79</td>
<td class="s1 cl rt"> 16.67</td>
</tr></table>
<span class=inst><a href="mod1472_3.html#inst_tag_91801_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 60.79</td>
<td class="s1 cl rt"> 16.67</td>
</tr></table>
<span class=inst><a href="mod1472_3.html#inst_tag_91805_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 60.79</td>
<td class="s1 cl rt"> 16.67</td>
</tr></table>
<span class=inst><a href="mod1472_4.html#inst_tag_91809_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 60.79</td>
<td class="s1 cl rt"> 16.67</td>
</tr></table>
<span class=inst><a href="mod1472_4.html#inst_tag_91813_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 60.79</td>
<td class="s1 cl rt"> 16.67</td>
</tr></table>
<span class=inst><a href="mod1472_4.html#inst_tag_91817_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_HCENDPNR.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 94.44</td>
<td class="s8 cl rt"> 83.33</td>
</tr></table>
<span class=inst><a href="mod1472_6.html#inst_tag_91851_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_WORKAROUND_A_VALUE_USB.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">4</td>
<td class="rt">66.67 </td>
</tr><tr class="s8">
<td>Total Bits</td>
<td class="rt">24</td>
<td class="rt">20</td>
<td class="rt">83.33 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 0->1</td>
<td class="rt">12</td>
<td class="rt">10</td>
<td class="rt">83.33 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 1->0</td>
<td class="rt">12</td>
<td class="rt">10</td>
<td class="rt">83.33 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">4</td>
<td class="rt">66.67 </td>
</tr><tr class="s8">
<td>Port Bits</td>
<td class="rt">24</td>
<td class="rt">20</td>
<td class="rt">83.33 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 0->1</td>
<td class="rt">12</td>
<td class="rt">10</td>
<td class="rt">83.33 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 1->0</td>
<td class="rt">12</td>
<td class="rt">10</td>
<td class="rt">83.33 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>rxclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rxrst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rxdata[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rxdata[3:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>cdc_data[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cdc_data[3:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cdc_req</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cdc_ack</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="374191852"></a>
<a href="mod1472.html" >cdnsusbhs_data_sync_rx ( parameter DATA_SYNC_WIDTH=5 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 60.00</td>
<td class="s1 cl rt"> 14.29</td>
</tr></table>
<span class=inst><a href="mod1472_0.html#inst_tag_91751_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_HCOUTERR.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 60.00</td>
<td class="s1 cl rt"> 14.29</td>
</tr></table>
<span class=inst><a href="mod1472_0.html#inst_tag_91752_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_HCINERR.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 60.00</td>
<td class="s1 cl rt"> 14.29</td>
</tr></table>
<span class=inst><a href="mod1472_0.html#inst_tag_91758_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 60.00</td>
<td class="s1 cl rt"> 14.29</td>
</tr></table>
<span class=inst><a href="mod1472_1.html#inst_tag_91762_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 60.00</td>
<td class="s1 cl rt"> 14.29</td>
</tr></table>
<span class=inst><a href="mod1472_1.html#inst_tag_91766_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 60.00</td>
<td class="s1 cl rt"> 14.29</td>
</tr></table>
<span class=inst><a href="mod1472_1.html#inst_tag_91770_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 60.00</td>
<td class="s1 cl rt"> 14.29</td>
</tr></table>
<span class=inst><a href="mod1472_1.html#inst_tag_91774_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 60.00</td>
<td class="s1 cl rt"> 14.29</td>
</tr></table>
<span class=inst><a href="mod1472_2.html#inst_tag_91778_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 60.00</td>
<td class="s1 cl rt"> 14.29</td>
</tr></table>
<span class=inst><a href="mod1472_2.html#inst_tag_91782_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 60.00</td>
<td class="s1 cl rt"> 14.29</td>
</tr></table>
<span class=inst><a href="mod1472_2.html#inst_tag_91786_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 60.00</td>
<td class="s1 cl rt"> 14.29</td>
</tr></table>
<span class=inst><a href="mod1472_2.html#inst_tag_91790_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 60.00</td>
<td class="s1 cl rt"> 14.29</td>
</tr></table>
<span class=inst><a href="mod1472_3.html#inst_tag_91794_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 60.00</td>
<td class="s1 cl rt"> 14.29</td>
</tr></table>
<span class=inst><a href="mod1472_3.html#inst_tag_91798_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 60.00</td>
<td class="s1 cl rt"> 14.29</td>
</tr></table>
<span class=inst><a href="mod1472_3.html#inst_tag_91802_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 60.00</td>
<td class="s1 cl rt"> 14.29</td>
</tr></table>
<span class=inst><a href="mod1472_3.html#inst_tag_91806_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 60.00</td>
<td class="s1 cl rt"> 14.29</td>
</tr></table>
<span class=inst><a href="mod1472_4.html#inst_tag_91810_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 60.00</td>
<td class="s1 cl rt"> 14.29</td>
</tr></table>
<span class=inst><a href="mod1472_4.html#inst_tag_91814_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 60.00</td>
<td class="s1 cl rt"> 14.29</td>
</tr></table>
<span class=inst><a href="mod1472_4.html#inst_tag_91818_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_HCERR.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 80.95</td>
<td class="s4 cl rt"> 42.86</td>
</tr></table>
<span class=inst><a href="mod1472_6.html#inst_tag_91840_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OTGSTATE_UP.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 60.00</td>
<td class="s1 cl rt"> 14.29</td>
</tr></table>
<span class=inst><a href="mod1472_6.html#inst_tag_91849_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_PORTCTRLTM_USB.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">4</td>
<td class="rt">66.67 </td>
</tr><tr class="s4">
<td>Total Bits</td>
<td class="rt">28</td>
<td class="rt">12</td>
<td class="rt">42.86 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 0->1</td>
<td class="rt">14</td>
<td class="rt">6</td>
<td class="rt">42.86 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 1->0</td>
<td class="rt">14</td>
<td class="rt">6</td>
<td class="rt">42.86 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">4</td>
<td class="rt">66.67 </td>
</tr><tr class="s4">
<td>Port Bits</td>
<td class="rt">28</td>
<td class="rt">12</td>
<td class="rt">42.86 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 0->1</td>
<td class="rt">14</td>
<td class="rt">6</td>
<td class="rt">42.86 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 1->0</td>
<td class="rt">14</td>
<td class="rt">6</td>
<td class="rt">42.86 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>rxclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rxrst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rxdata[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rxdata[4]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>cdc_data[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cdc_data[4]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cdc_req</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cdc_ack</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="1143361867"></a>
<a href="mod1472.html" >cdnsusbhs_data_sync_rx ( parameter DATA_SYNC_WIDTH=6 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 59.40</td>
<td class="s1 cl rt"> 12.50</td>
</tr></table>
<span class=inst><a href="mod1472_0.html#inst_tag_91753_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_LPM_TOKEN_UP.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 59.40</td>
<td class="s1 cl rt"> 12.50</td>
</tr></table>
<span class=inst><a href="mod1472_7.html#inst_tag_91852_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_HCNAK_HSHK_USB.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">2</td>
<td class="rt">33.33 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">32</td>
<td class="rt">4</td>
<td class="rt">12.50 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">2</td>
<td class="rt">12.50 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">2</td>
<td class="rt">12.50 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">2</td>
<td class="rt">33.33 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">32</td>
<td class="rt">4</td>
<td class="rt">12.50 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">2</td>
<td class="rt">12.50 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">2</td>
<td class="rt">12.50 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>rxclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rxrst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rxdata[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>cdc_data[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cdc_req</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cdc_ack</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="844095384"></a>
<a href="mod1472.html" >cdnsusbhs_data_sync_rx ( parameter DATA_SYNC_WIDTH=9 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 78.79</td>
<td class="s3 cl rt"> 36.36</td>
</tr></table>
<span class=inst><a href="mod1472_0.html#inst_tag_91754_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_HCLPMCTRL_USB.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">4</td>
<td class="rt">66.67 </td>
</tr><tr class="s3">
<td>Total Bits</td>
<td class="rt">44</td>
<td class="rt">16</td>
<td class="rt">36.36 </td>
</tr><tr class="s3">
<td nowrap>Total Bits 0->1</td>
<td class="rt">22</td>
<td class="rt">8</td>
<td class="rt">36.36 </td>
</tr><tr class="s3">
<td nowrap>Total Bits 1->0</td>
<td class="rt">22</td>
<td class="rt">8</td>
<td class="rt">36.36 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">4</td>
<td class="rt">66.67 </td>
</tr><tr class="s3">
<td>Port Bits</td>
<td class="rt">44</td>
<td class="rt">16</td>
<td class="rt">36.36 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 0->1</td>
<td class="rt">22</td>
<td class="rt">8</td>
<td class="rt">36.36 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 1->0</td>
<td class="rt">22</td>
<td class="rt">8</td>
<td class="rt">36.36 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>rxclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rxrst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rxdata[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rxdata[7:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rxdata[8]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>cdc_data[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cdc_data[7:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cdc_data[8]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cdc_req</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cdc_ack</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="1613265399"></a>
<a href="mod1472.html" >cdnsusbhs_data_sync_rx ( parameter DATA_SYNC_WIDTH=8 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 80.00</td>
<td class="s4 cl rt"> 40.00</td>
</tr></table>
<span class=inst><a href="mod1472_0.html#inst_tag_91756_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_OUTXCON.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 80.00</td>
<td class="s4 cl rt"> 40.00</td>
</tr></table>
<span class=inst><a href="mod1472_0.html#inst_tag_91760_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_OUTXCON.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 80.00</td>
<td class="s4 cl rt"> 40.00</td>
</tr></table>
<span class=inst><a href="mod1472_1.html#inst_tag_91764_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_OUTXCON.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 80.00</td>
<td class="s4 cl rt"> 40.00</td>
</tr></table>
<span class=inst><a href="mod1472_1.html#inst_tag_91768_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_OUTXCON.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 80.00</td>
<td class="s4 cl rt"> 40.00</td>
</tr></table>
<span class=inst><a href="mod1472_1.html#inst_tag_91772_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_OUTXCON.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 80.00</td>
<td class="s4 cl rt"> 40.00</td>
</tr></table>
<span class=inst><a href="mod1472_1.html#inst_tag_91776_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_OUTXCON.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 80.00</td>
<td class="s4 cl rt"> 40.00</td>
</tr></table>
<span class=inst><a href="mod1472_2.html#inst_tag_91780_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_OUTXCON.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 80.00</td>
<td class="s4 cl rt"> 40.00</td>
</tr></table>
<span class=inst><a href="mod1472_2.html#inst_tag_91784_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_OUTXCON.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 80.00</td>
<td class="s4 cl rt"> 40.00</td>
</tr></table>
<span class=inst><a href="mod1472_2.html#inst_tag_91788_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_INXCON.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 80.00</td>
<td class="s4 cl rt"> 40.00</td>
</tr></table>
<span class=inst><a href="mod1472_3.html#inst_tag_91792_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_INXCON.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 80.00</td>
<td class="s4 cl rt"> 40.00</td>
</tr></table>
<span class=inst><a href="mod1472_3.html#inst_tag_91796_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_INXCON.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 80.00</td>
<td class="s4 cl rt"> 40.00</td>
</tr></table>
<span class=inst><a href="mod1472_3.html#inst_tag_91800_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_INXCON.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 80.00</td>
<td class="s4 cl rt"> 40.00</td>
</tr></table>
<span class=inst><a href="mod1472_3.html#inst_tag_91804_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_INXCON.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 80.00</td>
<td class="s4 cl rt"> 40.00</td>
</tr></table>
<span class=inst><a href="mod1472_4.html#inst_tag_91808_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_INXCON.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 80.00</td>
<td class="s4 cl rt"> 40.00</td>
</tr></table>
<span class=inst><a href="mod1472_4.html#inst_tag_91812_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_INXCON.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 80.00</td>
<td class="s4 cl rt"> 40.00</td>
</tr></table>
<span class=inst><a href="mod1472_4.html#inst_tag_91816_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_INXCON.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 80.00</td>
<td class="s4 cl rt"> 40.00</td>
</tr></table>
<span class=inst><a href="mod1472_5.html#inst_tag_91835_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_TBVBUSPLS_USB.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 58.57</td>
<td class="s1 cl rt"> 10.00</td>
</tr></table>
<span class=inst><a href="mod1472_5.html#inst_tag_91836_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_TBVBUSDISPLS_USB.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 76.67</td>
<td class="s3 cl rt"> 30.00</td>
</tr></table>
<span class=inst><a href="mod1472_6.html#inst_tag_91837_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_TAWAITBCON_USB.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod1472_6.html#inst_tag_91838_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_TAAIDLBDIS_USB.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 80.00</td>
<td class="s4 cl rt"> 40.00</td>
</tr></table>
<span class=inst><a href="mod1472_6.html#inst_tag_91839_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OTGSTATUS_UP.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 58.57</td>
<td class="s1 cl rt"> 10.00</td>
</tr></table>
<span class=inst><a href="mod1472_6.html#inst_tag_91847_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OTGFORCE_USB.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">4</td>
<td class="rt">66.67 </td>
</tr><tr class="s8">
<td>Total Bits</td>
<td class="rt">40</td>
<td class="rt">32</td>
<td class="rt">80.00 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 0->1</td>
<td class="rt">20</td>
<td class="rt">16</td>
<td class="rt">80.00 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 1->0</td>
<td class="rt">20</td>
<td class="rt">16</td>
<td class="rt">80.00 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">4</td>
<td class="rt">66.67 </td>
</tr><tr class="s8">
<td>Port Bits</td>
<td class="rt">40</td>
<td class="rt">32</td>
<td class="rt">80.00 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 0->1</td>
<td class="rt">20</td>
<td class="rt">16</td>
<td class="rt">80.00 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 1->0</td>
<td class="rt">20</td>
<td class="rt">16</td>
<td class="rt">80.00 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>rxclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rxrst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rxdata[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rxdata[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rxdata[6:3]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rxdata[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>cdc_data[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cdc_data[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cdc_data[6:3]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cdc_data[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cdc_req</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cdc_ack</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="1912531882"></a>
<a href="mod1472.html" >cdnsusbhs_data_sync_rx ( parameter DATA_SYNC_WIDTH=7 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 58.94</td>
<td class="s1 cl rt"> 11.11</td>
</tr></table>
<span class=inst><a href="mod1472_0.html#inst_tag_91747_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_OUT0MAXPCK.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 58.94</td>
<td class="s1 cl rt"> 11.11</td>
</tr></table>
<span class=inst><a href="mod1472_0.html#inst_tag_91748_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_FNADDRUP.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 58.94</td>
<td class="s1 cl rt"> 11.11</td>
</tr></table>
<span class=inst><a href="mod1472_0.html#inst_tag_91749_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EP0.U_CDNSUSBHS_FNADDRUSB.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 58.94</td>
<td class="s1 cl rt"> 11.11</td>
</tr></table>
<span class=inst><a href="mod1472_6.html#inst_tag_91846_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OTGCTRL_USB.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">2</td>
<td class="rt">33.33 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">36</td>
<td class="rt">4</td>
<td class="rt">11.11 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">18</td>
<td class="rt">2</td>
<td class="rt">11.11 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">18</td>
<td class="rt">2</td>
<td class="rt">11.11 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">2</td>
<td class="rt">33.33 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">36</td>
<td class="rt">4</td>
<td class="rt">11.11 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">18</td>
<td class="rt">2</td>
<td class="rt">11.11 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">18</td>
<td class="rt">2</td>
<td class="rt">11.11 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>rxclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rxrst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rxdata[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>cdc_data[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cdc_req</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cdc_ack</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="1933318193"></a>
<a href="mod1472.html" >cdnsusbhs_data_sync_rx ( parameter DATA_SYNC_WIDTH=2 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 91.67</td>
<td class="s7 cl rt"> 75.00</td>
</tr></table>
<span class=inst><a href="mod1472_6.html#inst_tag_91848_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_OTG2CTRL_USB.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">4</td>
<td class="rt">66.67 </td>
</tr><tr class="s7">
<td>Total Bits</td>
<td class="rt">16</td>
<td class="rt">12</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 0->1</td>
<td class="rt">8</td>
<td class="rt">6</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 1->0</td>
<td class="rt">8</td>
<td class="rt">6</td>
<td class="rt">75.00 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">4</td>
<td class="rt">66.67 </td>
</tr><tr class="s7">
<td>Port Bits</td>
<td class="rt">16</td>
<td class="rt">12</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 0->1</td>
<td class="rt">8</td>
<td class="rt">6</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 1->0</td>
<td class="rt">8</td>
<td class="rt">6</td>
<td class="rt">75.00 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>rxclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rxrst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rxdata[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rxdata[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>cdc_data[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cdc_data[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cdc_req</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cdc_ack</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="87114118"></a>
<a href="mod1472.html" >cdnsusbhs_data_sync_rx ( parameter DATA_SYNC_WIDTH=11 + DATA_SYNC_WIDTH=11 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 57.80</td>
<td class="s0 cl rt">  7.69</td>
</tr></table>
<span class=inst><a href="mod1472_0.html#inst_tag_91755_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_8.U_CDNSUSBHS_OUTXMAXPCK.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 57.80</td>
<td class="s0 cl rt">  7.69</td>
</tr></table>
<span class=inst><a href="mod1472_0.html#inst_tag_91759_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_7.U_CDNSUSBHS_OUTXMAXPCK.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 57.80</td>
<td class="s0 cl rt">  7.69</td>
</tr></table>
<span class=inst><a href="mod1472_1.html#inst_tag_91763_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_6.U_CDNSUSBHS_OUTXMAXPCK.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 57.80</td>
<td class="s0 cl rt">  7.69</td>
</tr></table>
<span class=inst><a href="mod1472_1.html#inst_tag_91767_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_5.U_CDNSUSBHS_OUTXMAXPCK.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 57.80</td>
<td class="s0 cl rt">  7.69</td>
</tr></table>
<span class=inst><a href="mod1472_1.html#inst_tag_91771_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_4.U_CDNSUSBHS_OUTXMAXPCK.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 57.80</td>
<td class="s0 cl rt">  7.69</td>
</tr></table>
<span class=inst><a href="mod1472_1.html#inst_tag_91775_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_3.U_CDNSUSBHS_OUTXMAXPCK.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 57.80</td>
<td class="s0 cl rt">  7.69</td>
</tr></table>
<span class=inst><a href="mod1472_2.html#inst_tag_91779_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_2.U_CDNSUSBHS_OUTXMAXPCK.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 57.80</td>
<td class="s0 cl rt">  7.69</td>
</tr></table>
<span class=inst><a href="mod1472_2.html#inst_tag_91783_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPOUT_1.U_CDNSUSBHS_OUTXMAXPCK.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 57.80</td>
<td class="s0 cl rt">  7.69</td>
</tr></table>
<span class=inst><a href="mod1472_2.html#inst_tag_91787_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_8.U_CDNSUSBHS_INXMAXPCK.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 57.80</td>
<td class="s0 cl rt">  7.69</td>
</tr></table>
<span class=inst><a href="mod1472_2.html#inst_tag_91791_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_7.U_CDNSUSBHS_INXMAXPCK.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 57.80</td>
<td class="s0 cl rt">  7.69</td>
</tr></table>
<span class=inst><a href="mod1472_3.html#inst_tag_91795_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_6.U_CDNSUSBHS_INXMAXPCK.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 57.80</td>
<td class="s0 cl rt">  7.69</td>
</tr></table>
<span class=inst><a href="mod1472_3.html#inst_tag_91799_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_5.U_CDNSUSBHS_INXMAXPCK.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 57.80</td>
<td class="s0 cl rt">  7.69</td>
</tr></table>
<span class=inst><a href="mod1472_3.html#inst_tag_91803_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_4.U_CDNSUSBHS_INXMAXPCK.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 57.80</td>
<td class="s0 cl rt">  7.69</td>
</tr></table>
<span class=inst><a href="mod1472_4.html#inst_tag_91807_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_3.U_CDNSUSBHS_INXMAXPCK.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 57.80</td>
<td class="s0 cl rt">  7.69</td>
</tr></table>
<span class=inst><a href="mod1472_4.html#inst_tag_91811_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_2.U_CDNSUSBHS_INXMAXPCK.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 57.80</td>
<td class="s0 cl rt">  7.69</td>
</tr></table>
<span class=inst><a href="mod1472_4.html#inst_tag_91815_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_EPIN_1.U_CDNSUSBHS_INXMAXPCK.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 57.80</td>
<td class="s0 cl rt">  7.69</td>
</tr></table>
<span class=inst><a href="mod1472_6.html#inst_tag_91842_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_HCFRMCOUNT_UP.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 57.80</td>
<td class="s0 cl rt">  7.69</td>
</tr></table>
<span class=inst><a href="mod1472_6.html#inst_tag_91844_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_TFRMNR_UP.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">2</td>
<td class="rt">33.33 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">52</td>
<td class="rt">4</td>
<td class="rt">7.69  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">26</td>
<td class="rt">2</td>
<td class="rt">7.69  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">26</td>
<td class="rt">2</td>
<td class="rt">7.69  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">2</td>
<td class="rt">33.33 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">52</td>
<td class="rt">4</td>
<td class="rt">7.69  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">26</td>
<td class="rt">2</td>
<td class="rt">7.69  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">26</td>
<td class="rt">2</td>
<td class="rt">7.69  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>rxclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rxrst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rxdata[10:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>cdc_data[10:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cdc_req</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cdc_ack</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="834696728"></a>
<a href="mod1472.html" >cdnsusbhs_data_sync_rx ( parameter DATA_SYNC_WIDTH=16 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 57.09</td>
<td class="s0 cl rt">  5.56</td>
</tr></table>
<span class=inst><a href="mod1472_6.html#inst_tag_91843_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_USBHS.U_CDNSUSBHS_CUSB2_ADMA.U_CDNSUSBHS_CUSB2.U_CDNSUSBHS_HCFRMNR_UP.U_CDNSUSBHS_DATA_SYNC_RX</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">2</td>
<td class="rt">33.33 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">72</td>
<td class="rt">4</td>
<td class="rt">5.56  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">36</td>
<td class="rt">2</td>
<td class="rt">5.56  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">36</td>
<td class="rt">2</td>
<td class="rt">5.56  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">2</td>
<td class="rt">33.33 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">72</td>
<td class="rt">4</td>
<td class="rt">5.56  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">36</td>
<td class="rt">2</td>
<td class="rt">5.56  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">36</td>
<td class="rt">2</td>
<td class="rt">5.56  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>rxclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rxrst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rxdata[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>cdc_data[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cdc_req</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cdc_ack</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a name="1455887115"></a>
<a href="mod1472.html" >cdnsusbhs_data_sync_rx</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">5</td>
<td class="rt">5</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">76</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">94</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
76             if `CDNSUSBHS_RESET(rxrst)
               <font color = "green">-1-</font>  
77               begin
78               cdc_req_r <= 1'b0;
           <font color = "green">      ==></font>
79               end
80             else
81               begin
82               cdc_req_r <= cdc_req;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
94             if `CDNSUSBHS_RESET(rxrst)
               <font color = "green">-1-</font>  
95               begin
96               rxdata <= {DATA_SYNC_WIDTH{1'b0}};
           <font color = "green">      ==></font>
97               end
98             else
99               begin
100              if (cdc_req != cdc_req_r)
                 <font color = "green">-2-</font>  
101                begin
102                rxdata <= cdc_data;
           <font color = "green">        ==></font>
103                end
                   MISSING_ELSE
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul>
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
