{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1702026469017 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702026469040 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 08 01:07:48 2023 " "Processing started: Fri Dec 08 01:07:48 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702026469040 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702026469040 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab_general -c lab_general " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab_general -c lab_general" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702026469040 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1702026469792 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1702026469792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.v 1 1 " "Found 1 design units, including 1 entities, in source file rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom " "Found entity 1: rom" {  } { { "rom.v" "" { Text "C:/Users/noah-/Documents/CSE371/lab6/rom.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702026481777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702026481777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "input_handler.sv 2 2 " "Found 2 design units, including 2 entities, in source file input_handler.sv" { { "Info" "ISGN_ENTITY_NAME" "1 input_handler " "Found entity 1: input_handler" {  } { { "input_handler.sv" "" { Text "C:/Users/noah-/Documents/CSE371/lab6/input_handler.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702026481777 ""} { "Info" "ISGN_ENTITY_NAME" "2 input_handler_tb " "Found entity 2: input_handler_tb" {  } { { "input_handler.sv" "" { Text "C:/Users/noah-/Documents/CSE371/lab6/input_handler.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702026481777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702026481777 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "input_datapath.sv(24) " "Verilog HDL information at input_datapath.sv(24): always construct contains both blocking and non-blocking assignments" {  } { { "input_datapath.sv" "" { Text "C:/Users/noah-/Documents/CSE371/lab6/input_datapath.sv" 24 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1702026481777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "input_datapath.sv 2 2 " "Found 2 design units, including 2 entities, in source file input_datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 input_datapath " "Found entity 1: input_datapath" {  } { { "input_datapath.sv" "" { Text "C:/Users/noah-/Documents/CSE371/lab6/input_datapath.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702026481777 ""} { "Info" "ISGN_ENTITY_NAME" "2 input_datapath_tb " "Found entity 2: input_datapath_tb" {  } { { "input_datapath.sv" "" { Text "C:/Users/noah-/Documents/CSE371/lab6/input_datapath.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702026481777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702026481777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "input_controller.sv 2 2 " "Found 2 design units, including 2 entities, in source file input_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 input_controller " "Found entity 1: input_controller" {  } { { "input_controller.sv" "" { Text "C:/Users/noah-/Documents/CSE371/lab6/input_controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702026481777 ""} { "Info" "ISGN_ENTITY_NAME" "2 input_controller_tb " "Found entity 2: input_controller_tb" {  } { { "input_controller.sv" "" { Text "C:/Users/noah-/Documents/CSE371/lab6/input_controller.sv" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702026481777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702026481777 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "address_decoder.sv(8) " "Verilog HDL information at address_decoder.sv(8): always construct contains both blocking and non-blocking assignments" {  } { { "address_decoder.sv" "" { Text "C:/Users/noah-/Documents/CSE371/lab6/address_decoder.sv" 8 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1702026481777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "address_decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file address_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 address_decoder " "Found entity 1: address_decoder" {  } { { "address_decoder.sv" "" { Text "C:/Users/noah-/Documents/CSE371/lab6/address_decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702026481777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702026481777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "validate_move.sv 2 2 " "Found 2 design units, including 2 entities, in source file validate_move.sv" { { "Info" "ISGN_ENTITY_NAME" "1 validate_move " "Found entity 1: validate_move" {  } { { "validate_move.sv" "" { Text "C:/Users/noah-/Documents/CSE371/lab6/validate_move.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702026481794 ""} { "Info" "ISGN_ENTITY_NAME" "2 validate_move_tb " "Found entity 2: validate_move_tb" {  } { { "validate_move.sv" "" { Text "C:/Users/noah-/Documents/CSE371/lab6/validate_move.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702026481794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702026481794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "set_move.sv 2 2 " "Found 2 design units, including 2 entities, in source file set_move.sv" { { "Info" "ISGN_ENTITY_NAME" "1 set_move " "Found entity 1: set_move" {  } { { "set_move.sv" "" { Text "C:/Users/noah-/Documents/CSE371/lab6/set_move.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702026481794 ""} { "Info" "ISGN_ENTITY_NAME" "2 set_move_tb " "Found entity 2: set_move_tb" {  } { { "set_move.sv" "" { Text "C:/Users/noah-/Documents/CSE371/lab6/set_move.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702026481794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702026481794 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "input_handler " "Elaborating entity \"input_handler\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1702026481841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "input_controller input_controller:ic " "Elaborating entity \"input_controller\" for hierarchy \"input_controller:ic\"" {  } { { "input_handler.sv" "ic" { Text "C:/Users/noah-/Documents/CSE371/lab6/input_handler.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702026481873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "input_datapath input_datapath:idp " "Elaborating entity \"input_datapath\" for hierarchy \"input_datapath:idp\"" {  } { { "input_handler.sv" "idp" { Text "C:/Users/noah-/Documents/CSE371/lab6/input_handler.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702026481889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "validate_move input_datapath:idp\|validate_move:validator " "Elaborating entity \"validate_move\" for hierarchy \"input_datapath:idp\|validate_move:validator\"" {  } { { "input_datapath.sv" "validator" { Text "C:/Users/noah-/Documents/CSE371/lab6/input_datapath.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702026481920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "set_move input_datapath:idp\|set_move:setter " "Elaborating entity \"set_move\" for hierarchy \"input_datapath:idp\|set_move:setter\"" {  } { { "input_datapath.sv" "setter" { Text "C:/Users/noah-/Documents/CSE371/lab6/input_datapath.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702026481932 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "set_move.sv(14) " "Verilog HDL Case Statement information at set_move.sv(14): all case item expressions in this case statement are onehot" {  } { { "set_move.sv" "" { Text "C:/Users/noah-/Documents/CSE371/lab6/set_move.sv" 14 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1702026481936 "|input_handler|input_datapath:idp|set_move:setter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gamestate_next\[0\]\[0\] set_move.sv(14) " "Inferred latch for \"gamestate_next\[0\]\[0\]\" at set_move.sv(14)" {  } { { "set_move.sv" "" { Text "C:/Users/noah-/Documents/CSE371/lab6/set_move.sv" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702026481936 "|input_handler|input_datapath:idp|set_move:setter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gamestate_next\[0\]\[1\] set_move.sv(14) " "Inferred latch for \"gamestate_next\[0\]\[1\]\" at set_move.sv(14)" {  } { { "set_move.sv" "" { Text "C:/Users/noah-/Documents/CSE371/lab6/set_move.sv" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702026481936 "|input_handler|input_datapath:idp|set_move:setter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gamestate_next\[1\]\[0\] set_move.sv(14) " "Inferred latch for \"gamestate_next\[1\]\[0\]\" at set_move.sv(14)" {  } { { "set_move.sv" "" { Text "C:/Users/noah-/Documents/CSE371/lab6/set_move.sv" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702026481936 "|input_handler|input_datapath:idp|set_move:setter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gamestate_next\[1\]\[1\] set_move.sv(14) " "Inferred latch for \"gamestate_next\[1\]\[1\]\" at set_move.sv(14)" {  } { { "set_move.sv" "" { Text "C:/Users/noah-/Documents/CSE371/lab6/set_move.sv" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702026481936 "|input_handler|input_datapath:idp|set_move:setter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gamestate_next\[2\]\[0\] set_move.sv(14) " "Inferred latch for \"gamestate_next\[2\]\[0\]\" at set_move.sv(14)" {  } { { "set_move.sv" "" { Text "C:/Users/noah-/Documents/CSE371/lab6/set_move.sv" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702026481936 "|input_handler|input_datapath:idp|set_move:setter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gamestate_next\[2\]\[1\] set_move.sv(14) " "Inferred latch for \"gamestate_next\[2\]\[1\]\" at set_move.sv(14)" {  } { { "set_move.sv" "" { Text "C:/Users/noah-/Documents/CSE371/lab6/set_move.sv" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702026481936 "|input_handler|input_datapath:idp|set_move:setter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gamestate_next\[3\]\[0\] set_move.sv(14) " "Inferred latch for \"gamestate_next\[3\]\[0\]\" at set_move.sv(14)" {  } { { "set_move.sv" "" { Text "C:/Users/noah-/Documents/CSE371/lab6/set_move.sv" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702026481938 "|input_handler|input_datapath:idp|set_move:setter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gamestate_next\[3\]\[1\] set_move.sv(14) " "Inferred latch for \"gamestate_next\[3\]\[1\]\" at set_move.sv(14)" {  } { { "set_move.sv" "" { Text "C:/Users/noah-/Documents/CSE371/lab6/set_move.sv" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702026481938 "|input_handler|input_datapath:idp|set_move:setter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gamestate_next\[4\]\[0\] set_move.sv(14) " "Inferred latch for \"gamestate_next\[4\]\[0\]\" at set_move.sv(14)" {  } { { "set_move.sv" "" { Text "C:/Users/noah-/Documents/CSE371/lab6/set_move.sv" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702026481938 "|input_handler|input_datapath:idp|set_move:setter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gamestate_next\[4\]\[1\] set_move.sv(14) " "Inferred latch for \"gamestate_next\[4\]\[1\]\" at set_move.sv(14)" {  } { { "set_move.sv" "" { Text "C:/Users/noah-/Documents/CSE371/lab6/set_move.sv" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702026481938 "|input_handler|input_datapath:idp|set_move:setter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gamestate_next\[5\]\[0\] set_move.sv(14) " "Inferred latch for \"gamestate_next\[5\]\[0\]\" at set_move.sv(14)" {  } { { "set_move.sv" "" { Text "C:/Users/noah-/Documents/CSE371/lab6/set_move.sv" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702026481938 "|input_handler|input_datapath:idp|set_move:setter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gamestate_next\[5\]\[1\] set_move.sv(14) " "Inferred latch for \"gamestate_next\[5\]\[1\]\" at set_move.sv(14)" {  } { { "set_move.sv" "" { Text "C:/Users/noah-/Documents/CSE371/lab6/set_move.sv" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702026481938 "|input_handler|input_datapath:idp|set_move:setter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gamestate_next\[6\]\[0\] set_move.sv(14) " "Inferred latch for \"gamestate_next\[6\]\[0\]\" at set_move.sv(14)" {  } { { "set_move.sv" "" { Text "C:/Users/noah-/Documents/CSE371/lab6/set_move.sv" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702026481938 "|input_handler|input_datapath:idp|set_move:setter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gamestate_next\[6\]\[1\] set_move.sv(14) " "Inferred latch for \"gamestate_next\[6\]\[1\]\" at set_move.sv(14)" {  } { { "set_move.sv" "" { Text "C:/Users/noah-/Documents/CSE371/lab6/set_move.sv" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702026481938 "|input_handler|input_datapath:idp|set_move:setter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gamestate_next\[7\]\[0\] set_move.sv(14) " "Inferred latch for \"gamestate_next\[7\]\[0\]\" at set_move.sv(14)" {  } { { "set_move.sv" "" { Text "C:/Users/noah-/Documents/CSE371/lab6/set_move.sv" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702026481938 "|input_handler|input_datapath:idp|set_move:setter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gamestate_next\[7\]\[1\] set_move.sv(14) " "Inferred latch for \"gamestate_next\[7\]\[1\]\" at set_move.sv(14)" {  } { { "set_move.sv" "" { Text "C:/Users/noah-/Documents/CSE371/lab6/set_move.sv" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702026481938 "|input_handler|input_datapath:idp|set_move:setter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gamestate_next\[8\]\[0\] set_move.sv(14) " "Inferred latch for \"gamestate_next\[8\]\[0\]\" at set_move.sv(14)" {  } { { "set_move.sv" "" { Text "C:/Users/noah-/Documents/CSE371/lab6/set_move.sv" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702026481938 "|input_handler|input_datapath:idp|set_move:setter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gamestate_next\[8\]\[1\] set_move.sv(14) " "Inferred latch for \"gamestate_next\[8\]\[1\]\" at set_move.sv(14)" {  } { { "set_move.sv" "" { Text "C:/Users/noah-/Documents/CSE371/lab6/set_move.sv" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702026481938 "|input_handler|input_datapath:idp|set_move:setter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gamestate_next\[9\]\[0\] set_move.sv(14) " "Inferred latch for \"gamestate_next\[9\]\[0\]\" at set_move.sv(14)" {  } { { "set_move.sv" "" { Text "C:/Users/noah-/Documents/CSE371/lab6/set_move.sv" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702026481938 "|input_handler|input_datapath:idp|set_move:setter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gamestate_next\[9\]\[1\] set_move.sv(14) " "Inferred latch for \"gamestate_next\[9\]\[1\]\" at set_move.sv(14)" {  } { { "set_move.sv" "" { Text "C:/Users/noah-/Documents/CSE371/lab6/set_move.sv" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702026481938 "|input_handler|input_datapath:idp|set_move:setter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "address_decoder input_datapath:idp\|address_decoder:addresser " "Elaborating entity \"address_decoder\" for hierarchy \"input_datapath:idp\|address_decoder:addresser\"" {  } { { "input_datapath.sv" "addresser" { Text "C:/Users/noah-/Documents/CSE371/lab6/input_datapath.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702026481952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom input_datapath:idp\|rom:rom " "Elaborating entity \"rom\" for hierarchy \"input_datapath:idp\|rom:rom\"" {  } { { "input_datapath.sv" "rom" { Text "C:/Users/noah-/Documents/CSE371/lab6/input_datapath.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702026481969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram input_datapath:idp\|rom:rom\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"input_datapath:idp\|rom:rom\|altsyncram:altsyncram_component\"" {  } { { "rom.v" "altsyncram_component" { Text "C:/Users/noah-/Documents/CSE371/lab6/rom.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702026482063 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "input_datapath:idp\|rom:rom\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"input_datapath:idp\|rom:rom\|altsyncram:altsyncram_component\"" {  } { { "rom.v" "" { Text "C:/Users/noah-/Documents/CSE371/lab6/rom.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702026482100 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "input_datapath:idp\|rom:rom\|altsyncram:altsyncram_component " "Instantiated megafunction \"input_datapath:idp\|rom:rom\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702026482100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702026482100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702026482100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file tic_tac_toe.mif " "Parameter \"init_file\" = \"tic_tac_toe.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702026482100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702026482100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702026482100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702026482100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 9 " "Parameter \"numwords_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702026482100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702026482100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702026482100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702026482100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M10K " "Parameter \"ram_block_type\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702026482100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 4 " "Parameter \"widthad_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702026482100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 88 " "Parameter \"width_a\" = \"88\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702026482100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702026482100 ""}  } { { "rom.v" "" { Text "C:/Users/noah-/Documents/CSE371/lab6/rom.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1702026482100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3qh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3qh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3qh1 " "Found entity 1: altsyncram_3qh1" {  } { { "db/altsyncram_3qh1.tdf" "" { Text "C:/Users/noah-/Documents/CSE371/lab6/db/altsyncram_3qh1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702026482173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702026482173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3qh1 input_datapath:idp\|rom:rom\|altsyncram:altsyncram_component\|altsyncram_3qh1:auto_generated " "Elaborating entity \"altsyncram_3qh1\" for hierarchy \"input_datapath:idp\|rom:rom\|altsyncram:altsyncram_component\|altsyncram_3qh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702026482173 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "input_datapath:idp\|set_move:setter\|gamestate_next\[0\]\[0\] " "Latch input_datapath:idp\|set_move:setter\|gamestate_next\[0\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA input_datapath:idp\|set_move:setter\|WideNor0 " "Ports D and ENA on the latch are fed by the same signal input_datapath:idp\|set_move:setter\|WideNor0" {  } { { "set_move.sv" "" { Text "C:/Users/noah-/Documents/CSE371/lab6/set_move.sv" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702026482948 ""}  } { { "set_move.sv" "" { Text "C:/Users/noah-/Documents/CSE371/lab6/set_move.sv" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702026482948 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "input_datapath:idp\|set_move:setter\|gamestate_next\[0\]\[1\] " "Latch input_datapath:idp\|set_move:setter\|gamestate_next\[0\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA input_datapath:idp\|set_move:setter\|WideNor0 " "Ports D and ENA on the latch are fed by the same signal input_datapath:idp\|set_move:setter\|WideNor0" {  } { { "set_move.sv" "" { Text "C:/Users/noah-/Documents/CSE371/lab6/set_move.sv" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702026482948 ""}  } { { "set_move.sv" "" { Text "C:/Users/noah-/Documents/CSE371/lab6/set_move.sv" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702026482948 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "input_datapath:idp\|set_move:setter\|gamestate_next\[1\]\[0\] " "Latch input_datapath:idp\|set_move:setter\|gamestate_next\[1\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA input_datapath:idp\|set_move:setter\|WideNor0 " "Ports D and ENA on the latch are fed by the same signal input_datapath:idp\|set_move:setter\|WideNor0" {  } { { "set_move.sv" "" { Text "C:/Users/noah-/Documents/CSE371/lab6/set_move.sv" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702026482948 ""}  } { { "set_move.sv" "" { Text "C:/Users/noah-/Documents/CSE371/lab6/set_move.sv" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702026482948 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "input_datapath:idp\|set_move:setter\|gamestate_next\[1\]\[1\] " "Latch input_datapath:idp\|set_move:setter\|gamestate_next\[1\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA input_datapath:idp\|set_move:setter\|WideNor0 " "Ports D and ENA on the latch are fed by the same signal input_datapath:idp\|set_move:setter\|WideNor0" {  } { { "set_move.sv" "" { Text "C:/Users/noah-/Documents/CSE371/lab6/set_move.sv" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702026482948 ""}  } { { "set_move.sv" "" { Text "C:/Users/noah-/Documents/CSE371/lab6/set_move.sv" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702026482948 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "input_datapath:idp\|set_move:setter\|gamestate_next\[2\]\[0\] " "Latch input_datapath:idp\|set_move:setter\|gamestate_next\[2\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA input_datapath:idp\|set_move:setter\|WideNor0 " "Ports D and ENA on the latch are fed by the same signal input_datapath:idp\|set_move:setter\|WideNor0" {  } { { "set_move.sv" "" { Text "C:/Users/noah-/Documents/CSE371/lab6/set_move.sv" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702026482948 ""}  } { { "set_move.sv" "" { Text "C:/Users/noah-/Documents/CSE371/lab6/set_move.sv" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702026482948 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "input_datapath:idp\|set_move:setter\|gamestate_next\[2\]\[1\] " "Latch input_datapath:idp\|set_move:setter\|gamestate_next\[2\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA input_datapath:idp\|set_move:setter\|WideNor0 " "Ports D and ENA on the latch are fed by the same signal input_datapath:idp\|set_move:setter\|WideNor0" {  } { { "set_move.sv" "" { Text "C:/Users/noah-/Documents/CSE371/lab6/set_move.sv" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702026482948 ""}  } { { "set_move.sv" "" { Text "C:/Users/noah-/Documents/CSE371/lab6/set_move.sv" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702026482948 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "input_datapath:idp\|set_move:setter\|gamestate_next\[3\]\[1\] " "Latch input_datapath:idp\|set_move:setter\|gamestate_next\[3\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA input_datapath:idp\|set_move:setter\|WideNor0 " "Ports D and ENA on the latch are fed by the same signal input_datapath:idp\|set_move:setter\|WideNor0" {  } { { "set_move.sv" "" { Text "C:/Users/noah-/Documents/CSE371/lab6/set_move.sv" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702026482948 ""}  } { { "set_move.sv" "" { Text "C:/Users/noah-/Documents/CSE371/lab6/set_move.sv" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702026482948 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "input_datapath:idp\|set_move:setter\|gamestate_next\[3\]\[0\] " "Latch input_datapath:idp\|set_move:setter\|gamestate_next\[3\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA input_datapath:idp\|set_move:setter\|WideNor0 " "Ports D and ENA on the latch are fed by the same signal input_datapath:idp\|set_move:setter\|WideNor0" {  } { { "set_move.sv" "" { Text "C:/Users/noah-/Documents/CSE371/lab6/set_move.sv" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702026482948 ""}  } { { "set_move.sv" "" { Text "C:/Users/noah-/Documents/CSE371/lab6/set_move.sv" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702026482948 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "input_datapath:idp\|set_move:setter\|gamestate_next\[4\]\[1\] " "Latch input_datapath:idp\|set_move:setter\|gamestate_next\[4\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA input_datapath:idp\|set_move:setter\|WideNor0 " "Ports D and ENA on the latch are fed by the same signal input_datapath:idp\|set_move:setter\|WideNor0" {  } { { "set_move.sv" "" { Text "C:/Users/noah-/Documents/CSE371/lab6/set_move.sv" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702026482948 ""}  } { { "set_move.sv" "" { Text "C:/Users/noah-/Documents/CSE371/lab6/set_move.sv" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702026482948 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "input_datapath:idp\|set_move:setter\|gamestate_next\[4\]\[0\] " "Latch input_datapath:idp\|set_move:setter\|gamestate_next\[4\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA input_datapath:idp\|set_move:setter\|WideNor0 " "Ports D and ENA on the latch are fed by the same signal input_datapath:idp\|set_move:setter\|WideNor0" {  } { { "set_move.sv" "" { Text "C:/Users/noah-/Documents/CSE371/lab6/set_move.sv" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702026482948 ""}  } { { "set_move.sv" "" { Text "C:/Users/noah-/Documents/CSE371/lab6/set_move.sv" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702026482948 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "input_datapath:idp\|set_move:setter\|gamestate_next\[5\]\[1\] " "Latch input_datapath:idp\|set_move:setter\|gamestate_next\[5\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA input_datapath:idp\|set_move:setter\|WideNor0 " "Ports D and ENA on the latch are fed by the same signal input_datapath:idp\|set_move:setter\|WideNor0" {  } { { "set_move.sv" "" { Text "C:/Users/noah-/Documents/CSE371/lab6/set_move.sv" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702026482948 ""}  } { { "set_move.sv" "" { Text "C:/Users/noah-/Documents/CSE371/lab6/set_move.sv" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702026482948 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "input_datapath:idp\|set_move:setter\|gamestate_next\[5\]\[0\] " "Latch input_datapath:idp\|set_move:setter\|gamestate_next\[5\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA input_datapath:idp\|set_move:setter\|WideNor0 " "Ports D and ENA on the latch are fed by the same signal input_datapath:idp\|set_move:setter\|WideNor0" {  } { { "set_move.sv" "" { Text "C:/Users/noah-/Documents/CSE371/lab6/set_move.sv" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702026482948 ""}  } { { "set_move.sv" "" { Text "C:/Users/noah-/Documents/CSE371/lab6/set_move.sv" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702026482948 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "input_datapath:idp\|set_move:setter\|gamestate_next\[6\]\[1\] " "Latch input_datapath:idp\|set_move:setter\|gamestate_next\[6\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA input_datapath:idp\|set_move:setter\|WideNor0 " "Ports D and ENA on the latch are fed by the same signal input_datapath:idp\|set_move:setter\|WideNor0" {  } { { "set_move.sv" "" { Text "C:/Users/noah-/Documents/CSE371/lab6/set_move.sv" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702026482948 ""}  } { { "set_move.sv" "" { Text "C:/Users/noah-/Documents/CSE371/lab6/set_move.sv" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702026482948 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "input_datapath:idp\|set_move:setter\|gamestate_next\[6\]\[0\] " "Latch input_datapath:idp\|set_move:setter\|gamestate_next\[6\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA input_datapath:idp\|set_move:setter\|WideNor0 " "Ports D and ENA on the latch are fed by the same signal input_datapath:idp\|set_move:setter\|WideNor0" {  } { { "set_move.sv" "" { Text "C:/Users/noah-/Documents/CSE371/lab6/set_move.sv" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702026482948 ""}  } { { "set_move.sv" "" { Text "C:/Users/noah-/Documents/CSE371/lab6/set_move.sv" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702026482948 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "input_datapath:idp\|set_move:setter\|gamestate_next\[7\]\[1\] " "Latch input_datapath:idp\|set_move:setter\|gamestate_next\[7\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA input_datapath:idp\|set_move:setter\|WideNor0 " "Ports D and ENA on the latch are fed by the same signal input_datapath:idp\|set_move:setter\|WideNor0" {  } { { "set_move.sv" "" { Text "C:/Users/noah-/Documents/CSE371/lab6/set_move.sv" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702026482948 ""}  } { { "set_move.sv" "" { Text "C:/Users/noah-/Documents/CSE371/lab6/set_move.sv" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702026482948 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "input_datapath:idp\|set_move:setter\|gamestate_next\[7\]\[0\] " "Latch input_datapath:idp\|set_move:setter\|gamestate_next\[7\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA input_datapath:idp\|set_move:setter\|WideNor0 " "Ports D and ENA on the latch are fed by the same signal input_datapath:idp\|set_move:setter\|WideNor0" {  } { { "set_move.sv" "" { Text "C:/Users/noah-/Documents/CSE371/lab6/set_move.sv" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702026482948 ""}  } { { "set_move.sv" "" { Text "C:/Users/noah-/Documents/CSE371/lab6/set_move.sv" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702026482948 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "input_datapath:idp\|set_move:setter\|gamestate_next\[8\]\[1\] " "Latch input_datapath:idp\|set_move:setter\|gamestate_next\[8\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA input_datapath:idp\|set_move:setter\|WideNor0 " "Ports D and ENA on the latch are fed by the same signal input_datapath:idp\|set_move:setter\|WideNor0" {  } { { "set_move.sv" "" { Text "C:/Users/noah-/Documents/CSE371/lab6/set_move.sv" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702026482948 ""}  } { { "set_move.sv" "" { Text "C:/Users/noah-/Documents/CSE371/lab6/set_move.sv" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702026482948 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "input_datapath:idp\|set_move:setter\|gamestate_next\[8\]\[0\] " "Latch input_datapath:idp\|set_move:setter\|gamestate_next\[8\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA input_datapath:idp\|set_move:setter\|WideNor0 " "Ports D and ENA on the latch are fed by the same signal input_datapath:idp\|set_move:setter\|WideNor0" {  } { { "set_move.sv" "" { Text "C:/Users/noah-/Documents/CSE371/lab6/set_move.sv" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702026482948 ""}  } { { "set_move.sv" "" { Text "C:/Users/noah-/Documents/CSE371/lab6/set_move.sv" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702026482948 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "input_handler.sv" "" { Text "C:/Users/noah-/Documents/CSE371/lab6/input_handler.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702026483089 "|input_handler|LEDR[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1702026483089 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1702026483242 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/noah-/Documents/CSE371/lab6/output_files/lab_general.map.smsg " "Generated suppressed messages file C:/Users/noah-/Documents/CSE371/lab6/output_files/lab_general.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702026483691 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1702026483863 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702026483863 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "337 " "Implemented 337 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1702026483959 ""} { "Info" "ICUT_CUT_TM_OPINS" "100 " "Implemented 100 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1702026483959 ""} { "Info" "ICUT_CUT_TM_LCELLS" "135 " "Implemented 135 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1702026483959 ""} { "Info" "ICUT_CUT_TM_RAMS" "88 " "Implemented 88 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1702026483959 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1702026483959 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 39 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 39 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4888 " "Peak virtual memory: 4888 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702026484000 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 08 01:08:04 2023 " "Processing ended: Fri Dec 08 01:08:04 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702026484000 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702026484000 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702026484000 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1702026484000 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1702026485838 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702026485858 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 08 01:08:05 2023 " "Processing started: Fri Dec 08 01:08:05 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702026485858 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1702026485858 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off lab_general -c lab_general " "Command: quartus_fit --read_settings_files=off --write_settings_files=off lab_general -c lab_general" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1702026485858 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1702026486148 ""}
{ "Info" "0" "" "Project  = lab_general" {  } {  } 0 0 "Project  = lab_general" 0 0 "Fitter" 0 0 1702026486148 ""}
{ "Info" "0" "" "Revision = lab_general" {  } {  } 0 0 "Revision = lab_general" 0 0 "Fitter" 0 0 1702026486148 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1702026486369 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1702026486369 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "lab_general 5CGXFC7C7F23C8 " "Selected device 5CGXFC7C7F23C8 for design \"lab_general\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1702026486384 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1702026486494 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1702026486494 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1702026487111 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1702026487127 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1702026487318 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1702026487334 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "114 114 " "No exact pin location assignment(s) for 114 pins of 114 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1702026487616 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1702026498329 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clock~inputCLKENA0 124 global CLKCTRL_G10 " "clock~inputCLKENA0 with 124 fanout uses global clock CLKCTRL_G10" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1702026498915 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1702026498915 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1702026498931 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1702026498931 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1702026498931 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1702026498931 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1702026498931 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1702026498931 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1702026498931 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "18 " "TimeQuest Timing Analyzer is analyzing 18 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1702026501502 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "lab_general.sdc " "Synopsys Design Constraints File file not found: 'lab_general.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1702026501502 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1702026501502 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1702026501502 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1702026501502 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1702026501502 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1702026501533 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1702026501533 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1702026501533 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:14 " "Fitter preparation operations ending: elapsed time is 00:00:14" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1702026501707 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1702026509692 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1702026510353 ""}
