      Lattice Mapping Report File for Design Module 'TPF_Prueba_impl_1'

Target Vendor:        LATTICE
Target Device:        iCE40UP5KSG48
Target Performance:   High-Performance_1.2V

Mapper:    version Radiant Software (64-bit) 1.1.0.165.1
Mapped on: Wed Nov 20 18:23:31 2019

Design Information
------------------

Command line:   map TPF_Prueba_impl_1_syn.udb
     C:/Users/Abril/Documents/GitHub/tpf-grupo-4/TPF_Prueba/Pines.pdc -o
     TPF_Prueba_impl_1.udb -gui

Design Summary
--------------

   Number of slice registers:  73 out of  5280 (1%)
   Number of I/O registers:      0 out of   117 (0%)
   Number of LUT4s:           685 out of  5280 (13%)
      Number of logic LUT4s:             505
      Number of inserted feedthru LUT4s:   2
      Number of ripple logic:             89 (178 LUT4s)
   Number of IO sites used:   10 out of 39 (26%)
      Number of IO sites used for general PIOs: 10
      Number of IO sites used for I3Cs: 0 out of 2 (0%)
      Number of IO sites used for PIOs+I3Cs: 10 out of 36 (28%)
      (note: If I3C is not used, its site can be used as general PIO)
      Number of IO sites used for OD+RGB IO buffers: 0 out of 3 (0%)
   Number of DSPs:             8 out of 8 (100%)
   Number of I2Cs:             0 out of 2 (0%)
   Number of High Speed OSCs:  1 out of 1 (100%)
   Number of Low Speed OSCs:   0 out of 1 (0%)
   Number of RGB PWM:          0 out of 1 (0%)
   Number of RGB Drivers:      0 out of 1 (0%)
   Number of SCL FILTERs:      0 out of 2 (0%)
   Number of SRAMs:            0 out of 4 (0%)
   Number of WARMBOOTs:        0 out of 1 (0%)
   Number of SPIs:             0 out of 2 (0%)
   Number of EBRs:             0 out of 30 (0%)
   Number of PLLs:             1 out of 1 (100%)
   Number of Clocks:  4
      Net v_sync_N_70: 4 loads, 4 rising, 0 falling (Driver: Pin
     controller.i4_4_lut/OUT)
      Net Clk: 4 loads, 4 rising, 0 falling (Driver: Pin ins1/CLKHF)
      Net Speed: 36 loads, 36 rising, 0 falling (Driver: Pin
     controller.i1_4_lut/OUT)
      Net ClockK: 13 loads, 13 rising, 0 falling (Driver: Pin
     pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL)
   Number of Clock Enables:  7
      Net VCC_net: 1 loads, 0 SLICEs
      Net n1076: 4 loads, 4 SLICEs
      Net n1080: 4 loads, 4 SLICEs
      Net x_ball_6__I_0/n23019: 1 loads, 1 SLICEs
      Net n1082: 4 loads, 4 SLICEs
      Net x_ball_6__I_0/n23020: 1 loads, 1 SLICEs
      Net n3083: 6 loads, 6 SLICEs
   Number of LSRs:  8
      Net speeddef_5__N_21: 4 loads, 4 SLICEs
      Net n1061: 12 loads, 12 SLICEs

                                    Page 1





Design Summary (cont)
---------------------
      Net x_ball_6__I_0/n1626: 2 loads, 2 SLICEs
      Net x_ball_6__I_0/n590: 1 loads, 1 SLICEs
      Net x_ball_6__I_0/n2090: 1 loads, 1 SLICEs
      Net x_ball_6__N_2: 8 loads, 8 SLICEs
      Net n1084: 6 loads, 6 SLICEs
      Net n3083: 6 loads, 6 SLICEs
   Top 10 highest fanout non-clock nets:
      Net VCC_net: 70 loads
      Net n1061: 25 loads
      Net x_ball[3]: 23 loads
      Net x_ball[5]: 23 loads
      Net x_count[6]: 23 loads
      Net y_count[6]: 23 loads
      Net x_ball[1]: 22 loads
      Net x_ball[4]: 22 loads
      Net x_count[4]: 22 loads
      Net x_count[5]: 22 loads




   Number of warnings:  3
   Number of errors:    0

Design Errors/Warnings
----------------------

WARNING - map: No port matched 'Clk'.
WARNING - map: Can't resolve object 'Clk' in constraint 'ldc_set_location -site
     {35} [get_ports Clk]'.
WARNING - map: Remove invalid constraint 'ldc_set_location -site {35} [get_ports
     Clk]'.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+-------+-------+-----------+
| IO Name             | Direction | Levelmode |  IO   |  IO   | Special   |
|                     |           |  IO_TYPE  |  REG  |  DDR  | IO Buffer |
+---------------------+-----------+-----------+-------+-------+-----------+
| h_sync              | OUTPUT    | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| v_sync              | OUTPUT    | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| blue                | OUTPUT    | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| red                 | OUTPUT    | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| der1                | INPUT     | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| izq1                | INPUT     | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| der2                | INPUT     | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| izq2                | INPUT     | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| pause               | INPUT     | LVCMOS33  |       |       |           |

                                    Page 2





IO (PIO) Attributes (cont)
--------------------------
+---------------------+-----------+-----------+-------+-------+-----------+
| green               | OUTPUT    | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+

Removed logic
-------------

Signal GND_net undriven or does not drive anything - clipped.
Block i1 was optimized away.

PLL/DLL Summary
---------------

PLL 1:                                 Pin/Node Value
  PLL Instance Name:                            pll.lscc_pll_inst.u_PLL_B
  PLL Type:                                     PLL_B
  Input Reference Clock:               NODE     Clk
  Output Clock(CoreA):                          NONE
  Output Clock(GlobalA):               NODE     ClockK
  Output Clock(CoreB):                          NONE
  Output Clock(GlobalB):                        NONE
  Feedback input:                      NODE     pll/lscc_pll_inst/feedback_w
  Internal Feedback output:            NODE     pll/lscc_pll_inst/feedback_w
  BYPASS signal:                                GND
  LATCH signal:                                 GND
  Lock Signal:                                  NONE
  Input Clock Frequency (MHz):                  12.0000
  Reference Divider:                            0
  Feedback Divider:                             83
  VCO Divider:                                  5
  ENABLE_ICEGATE_PORTA:                         0
  ENABLE_ICEGATE_PORTB:                         0
  PLLOUT_SELECT_PORTA:                          GENCLK
  PLLOUT_SELECT_PORTB:                          GENCLK
  SHIFTREG_DIV_MODE:                            0
  DELAY_ADJUSTMENT_MODE_RELATIVE:               FIXED
  FDA_RELATIVE:                                 0
  FEEDBACK_PATH:                                SIMPLE
  DELAY_ADJUSTMENT_MODE_FEEDBACK:               FIXED
  FDA_FEEDBACK:                                 0
  FILTER_RANGE:                                 1
  EXTERNAL_DIVIDE_FACTOR:                       NONE
  TEST Mode:                                    0

OSC Summary
-----------

OSC 1:                                 Pin/Node Value
  OSC Instance Name:                            ins1
  OSC Type:                                     HSOSC_CORE
  Power UP:                            NODE     VCC_net
  Enable Signal:                       NODE     VCC_net
  OSC Output:                          NODE     Clk
  DIV Setting:                                  0b10




                                    Page 3





ASIC Components
---------------

Instance Name: pelota.mult_76
         Type: DSP
Instance Name: pelota.mult_100
         Type: DSP
Instance Name: pelota.mult_99
         Type: DSP
Instance Name: ParedI.mult_96
         Type: DSP
Instance Name: ins1
         Type: HFOSC
Instance Name: barra2.mult_80
         Type: DSP
Instance Name: barra2.mult_81
         Type: DSP
Instance Name: barra2.mult_97
         Type: DSP
Instance Name: barra1.mult_78
         Type: DSP
Instance Name: pll.lscc_pll_inst.u_PLL_B
         Type: PLL

Run Time and Memory Usage
-------------------------

   Total CPU Time: 1 secs
   Total REAL Time: 0 secs
   Peak Memory Usage: 75 MB






























                                    Page 4


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995
     AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent
     Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems
     All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor
     Corporation,  All rights reserved.
