-- ==============================================================
-- Generated by Vitis HLS v2023.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity edge_detect_edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    add_ln27 : IN STD_LOGIC_VECTOR (31 downto 0);
    mul_ln27 : IN STD_LOGIC_VECTOR (62 downto 0);
    grad_mag_address0 : OUT STD_LOGIC_VECTOR (20 downto 0);
    grad_mag_ce0 : OUT STD_LOGIC;
    grad_mag_we0 : OUT STD_LOGIC;
    grad_mag_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    blur_address0 : OUT STD_LOGIC_VECTOR (17 downto 0);
    blur_ce0 : OUT STD_LOGIC;
    blur_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    blur_1_address0 : OUT STD_LOGIC_VECTOR (17 downto 0);
    blur_1_ce0 : OUT STD_LOGIC;
    blur_1_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    blur_2_address0 : OUT STD_LOGIC_VECTOR (17 downto 0);
    blur_2_ce0 : OUT STD_LOGIC;
    blur_2_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    blur_3_address0 : OUT STD_LOGIC_VECTOR (17 downto 0);
    blur_3_ce0 : OUT STD_LOGIC;
    blur_3_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    blur_4_address0 : OUT STD_LOGIC_VECTOR (17 downto 0);
    blur_4_ce0 : OUT STD_LOGIC;
    blur_4_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    blur_5_address0 : OUT STD_LOGIC_VECTOR (17 downto 0);
    blur_5_ce0 : OUT STD_LOGIC;
    blur_5_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    blur_6_address0 : OUT STD_LOGIC_VECTOR (17 downto 0);
    blur_6_ce0 : OUT STD_LOGIC;
    blur_6_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    blur_7_address0 : OUT STD_LOGIC_VECTOR (17 downto 0);
    blur_7_ce0 : OUT STD_LOGIC;
    blur_7_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    blur_8_address0 : OUT STD_LOGIC_VECTOR (17 downto 0);
    blur_8_ce0 : OUT STD_LOGIC;
    blur_8_q0 : IN STD_LOGIC_VECTOR (7 downto 0) );
end;


architecture behav of edge_detect_edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv31_1 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000001";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv63_0 : STD_LOGIC_VECTOR (62 downto 0) := "000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv63_AAAAAAAB : STD_LOGIC_VECTOR (62 downto 0) := "000000000000000000000000000000010101010101010101010101010101011";
    constant ap_const_lv63_1 : STD_LOGIC_VECTOR (62 downto 0) := "000000000000000000000000000000000000000000000000000000000000001";
    constant ap_const_lv31_2 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000010";
    constant ap_const_lv11_0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv31_3 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000011";
    constant ap_const_lv32_21 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100001";
    constant ap_const_lv32_2B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101011";
    constant ap_const_lv32_29 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101001";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv31_7FFFFFFF : STD_LOGIC_VECTOR (30 downto 0) := "1111111111111111111111111111111";
    constant ap_const_lv32_32 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110010";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter8 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter9 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter10 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter11 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter12 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter13 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter14 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter15 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter16 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter17 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter18 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter19 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter20 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter21 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter22 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter23 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter24 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter25 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter26 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter27 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter28 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter29 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter30 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter31 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter32 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter33 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter34 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter35 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter36 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter37 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter38 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln41_fu_1003_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter1_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal icmp_ln42_fu_998_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln42_reg_1860 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln41_fu_1017_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal select_ln41_reg_1869 : STD_LOGIC_VECTOR (30 downto 0);
    signal select_ln41_reg_1869_pp0_iter2_reg : STD_LOGIC_VECTOR (30 downto 0);
    signal select_ln41_reg_1869_pp0_iter3_reg : STD_LOGIC_VECTOR (30 downto 0);
    signal select_ln41_reg_1869_pp0_iter4_reg : STD_LOGIC_VECTOR (30 downto 0);
    signal select_ln41_reg_1869_pp0_iter5_reg : STD_LOGIC_VECTOR (30 downto 0);
    signal select_ln41_reg_1869_pp0_iter6_reg : STD_LOGIC_VECTOR (30 downto 0);
    signal select_ln41_reg_1869_pp0_iter7_reg : STD_LOGIC_VECTOR (30 downto 0);
    signal select_ln41_reg_1869_pp0_iter8_reg : STD_LOGIC_VECTOR (30 downto 0);
    signal select_ln41_reg_1869_pp0_iter9_reg : STD_LOGIC_VECTOR (30 downto 0);
    signal select_ln41_reg_1869_pp0_iter10_reg : STD_LOGIC_VECTOR (30 downto 0);
    signal select_ln41_reg_1869_pp0_iter11_reg : STD_LOGIC_VECTOR (30 downto 0);
    signal select_ln41_reg_1869_pp0_iter12_reg : STD_LOGIC_VECTOR (30 downto 0);
    signal select_ln41_reg_1869_pp0_iter13_reg : STD_LOGIC_VECTOR (30 downto 0);
    signal select_ln41_reg_1869_pp0_iter14_reg : STD_LOGIC_VECTOR (30 downto 0);
    signal select_ln41_reg_1869_pp0_iter15_reg : STD_LOGIC_VECTOR (30 downto 0);
    signal select_ln41_reg_1869_pp0_iter16_reg : STD_LOGIC_VECTOR (30 downto 0);
    signal select_ln41_reg_1869_pp0_iter17_reg : STD_LOGIC_VECTOR (30 downto 0);
    signal select_ln41_reg_1869_pp0_iter18_reg : STD_LOGIC_VECTOR (30 downto 0);
    signal select_ln41_reg_1869_pp0_iter19_reg : STD_LOGIC_VECTOR (30 downto 0);
    signal select_ln41_reg_1869_pp0_iter20_reg : STD_LOGIC_VECTOR (30 downto 0);
    signal select_ln41_reg_1869_pp0_iter21_reg : STD_LOGIC_VECTOR (30 downto 0);
    signal select_ln41_reg_1869_pp0_iter22_reg : STD_LOGIC_VECTOR (30 downto 0);
    signal select_ln41_reg_1869_pp0_iter23_reg : STD_LOGIC_VECTOR (30 downto 0);
    signal select_ln41_reg_1869_pp0_iter24_reg : STD_LOGIC_VECTOR (30 downto 0);
    signal select_ln41_reg_1869_pp0_iter25_reg : STD_LOGIC_VECTOR (30 downto 0);
    signal select_ln41_reg_1869_pp0_iter26_reg : STD_LOGIC_VECTOR (30 downto 0);
    signal select_ln41_reg_1869_pp0_iter27_reg : STD_LOGIC_VECTOR (30 downto 0);
    signal select_ln41_reg_1869_pp0_iter28_reg : STD_LOGIC_VECTOR (30 downto 0);
    signal select_ln41_reg_1869_pp0_iter29_reg : STD_LOGIC_VECTOR (30 downto 0);
    signal select_ln41_reg_1869_pp0_iter30_reg : STD_LOGIC_VECTOR (30 downto 0);
    signal select_ln41_reg_1869_pp0_iter31_reg : STD_LOGIC_VECTOR (30 downto 0);
    signal select_ln41_reg_1869_pp0_iter32_reg : STD_LOGIC_VECTOR (30 downto 0);
    signal select_ln41_reg_1869_pp0_iter33_reg : STD_LOGIC_VECTOR (30 downto 0);
    signal select_ln41_reg_1869_pp0_iter34_reg : STD_LOGIC_VECTOR (30 downto 0);
    signal add_ln41_1_fu_1025_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal add_ln41_1_reg_1876 : STD_LOGIC_VECTOR (30 downto 0);
    signal add_ln41_2_fu_1031_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal add_ln41_2_reg_1881 : STD_LOGIC_VECTOR (30 downto 0);
    signal select_ln41_2_fu_1037_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal select_ln41_2_reg_1886 : STD_LOGIC_VECTOR (30 downto 0);
    signal select_ln41_2_reg_1886_pp0_iter2_reg : STD_LOGIC_VECTOR (30 downto 0);
    signal select_ln41_2_reg_1886_pp0_iter3_reg : STD_LOGIC_VECTOR (30 downto 0);
    signal select_ln41_2_reg_1886_pp0_iter4_reg : STD_LOGIC_VECTOR (30 downto 0);
    signal select_ln41_2_reg_1886_pp0_iter5_reg : STD_LOGIC_VECTOR (30 downto 0);
    signal select_ln41_2_reg_1886_pp0_iter6_reg : STD_LOGIC_VECTOR (30 downto 0);
    signal select_ln41_2_reg_1886_pp0_iter7_reg : STD_LOGIC_VECTOR (30 downto 0);
    signal select_ln41_2_reg_1886_pp0_iter8_reg : STD_LOGIC_VECTOR (30 downto 0);
    signal select_ln41_2_reg_1886_pp0_iter9_reg : STD_LOGIC_VECTOR (30 downto 0);
    signal select_ln41_2_reg_1886_pp0_iter10_reg : STD_LOGIC_VECTOR (30 downto 0);
    signal select_ln41_2_reg_1886_pp0_iter11_reg : STD_LOGIC_VECTOR (30 downto 0);
    signal select_ln41_2_reg_1886_pp0_iter12_reg : STD_LOGIC_VECTOR (30 downto 0);
    signal select_ln41_2_reg_1886_pp0_iter13_reg : STD_LOGIC_VECTOR (30 downto 0);
    signal select_ln41_2_reg_1886_pp0_iter14_reg : STD_LOGIC_VECTOR (30 downto 0);
    signal select_ln41_2_reg_1886_pp0_iter15_reg : STD_LOGIC_VECTOR (30 downto 0);
    signal select_ln41_2_reg_1886_pp0_iter16_reg : STD_LOGIC_VECTOR (30 downto 0);
    signal select_ln41_2_reg_1886_pp0_iter17_reg : STD_LOGIC_VECTOR (30 downto 0);
    signal select_ln41_2_reg_1886_pp0_iter18_reg : STD_LOGIC_VECTOR (30 downto 0);
    signal select_ln41_2_reg_1886_pp0_iter19_reg : STD_LOGIC_VECTOR (30 downto 0);
    signal select_ln41_2_reg_1886_pp0_iter20_reg : STD_LOGIC_VECTOR (30 downto 0);
    signal select_ln41_2_reg_1886_pp0_iter21_reg : STD_LOGIC_VECTOR (30 downto 0);
    signal select_ln41_2_reg_1886_pp0_iter22_reg : STD_LOGIC_VECTOR (30 downto 0);
    signal select_ln41_2_reg_1886_pp0_iter23_reg : STD_LOGIC_VECTOR (30 downto 0);
    signal select_ln41_2_reg_1886_pp0_iter24_reg : STD_LOGIC_VECTOR (30 downto 0);
    signal select_ln41_2_reg_1886_pp0_iter25_reg : STD_LOGIC_VECTOR (30 downto 0);
    signal select_ln41_2_reg_1886_pp0_iter26_reg : STD_LOGIC_VECTOR (30 downto 0);
    signal select_ln41_2_reg_1886_pp0_iter27_reg : STD_LOGIC_VECTOR (30 downto 0);
    signal select_ln41_2_reg_1886_pp0_iter28_reg : STD_LOGIC_VECTOR (30 downto 0);
    signal select_ln41_2_reg_1886_pp0_iter29_reg : STD_LOGIC_VECTOR (30 downto 0);
    signal select_ln41_2_reg_1886_pp0_iter30_reg : STD_LOGIC_VECTOR (30 downto 0);
    signal select_ln41_2_reg_1886_pp0_iter31_reg : STD_LOGIC_VECTOR (30 downto 0);
    signal select_ln41_2_reg_1886_pp0_iter32_reg : STD_LOGIC_VECTOR (30 downto 0);
    signal select_ln41_2_reg_1886_pp0_iter33_reg : STD_LOGIC_VECTOR (30 downto 0);
    signal add_ln51_1_fu_1085_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal add_ln51_1_reg_1893 : STD_LOGIC_VECTOR (20 downto 0);
    signal add_ln51_1_reg_1893_pp0_iter2_reg : STD_LOGIC_VECTOR (20 downto 0);
    signal add_ln51_1_reg_1893_pp0_iter3_reg : STD_LOGIC_VECTOR (20 downto 0);
    signal add_ln51_1_reg_1893_pp0_iter4_reg : STD_LOGIC_VECTOR (20 downto 0);
    signal add_ln51_1_reg_1893_pp0_iter5_reg : STD_LOGIC_VECTOR (20 downto 0);
    signal add_ln51_1_reg_1893_pp0_iter6_reg : STD_LOGIC_VECTOR (20 downto 0);
    signal add_ln51_1_reg_1893_pp0_iter7_reg : STD_LOGIC_VECTOR (20 downto 0);
    signal add_ln51_1_reg_1893_pp0_iter8_reg : STD_LOGIC_VECTOR (20 downto 0);
    signal add_ln51_1_reg_1893_pp0_iter9_reg : STD_LOGIC_VECTOR (20 downto 0);
    signal add_ln51_1_reg_1893_pp0_iter10_reg : STD_LOGIC_VECTOR (20 downto 0);
    signal add_ln51_1_reg_1893_pp0_iter11_reg : STD_LOGIC_VECTOR (20 downto 0);
    signal add_ln51_1_reg_1893_pp0_iter12_reg : STD_LOGIC_VECTOR (20 downto 0);
    signal add_ln51_1_reg_1893_pp0_iter13_reg : STD_LOGIC_VECTOR (20 downto 0);
    signal add_ln51_1_reg_1893_pp0_iter14_reg : STD_LOGIC_VECTOR (20 downto 0);
    signal add_ln51_1_reg_1893_pp0_iter15_reg : STD_LOGIC_VECTOR (20 downto 0);
    signal add_ln51_1_reg_1893_pp0_iter16_reg : STD_LOGIC_VECTOR (20 downto 0);
    signal add_ln51_1_reg_1893_pp0_iter17_reg : STD_LOGIC_VECTOR (20 downto 0);
    signal add_ln51_1_reg_1893_pp0_iter18_reg : STD_LOGIC_VECTOR (20 downto 0);
    signal add_ln51_1_reg_1893_pp0_iter19_reg : STD_LOGIC_VECTOR (20 downto 0);
    signal add_ln51_1_reg_1893_pp0_iter20_reg : STD_LOGIC_VECTOR (20 downto 0);
    signal add_ln51_1_reg_1893_pp0_iter21_reg : STD_LOGIC_VECTOR (20 downto 0);
    signal add_ln51_1_reg_1893_pp0_iter22_reg : STD_LOGIC_VECTOR (20 downto 0);
    signal add_ln51_1_reg_1893_pp0_iter23_reg : STD_LOGIC_VECTOR (20 downto 0);
    signal add_ln51_1_reg_1893_pp0_iter24_reg : STD_LOGIC_VECTOR (20 downto 0);
    signal add_ln51_1_reg_1893_pp0_iter25_reg : STD_LOGIC_VECTOR (20 downto 0);
    signal add_ln51_1_reg_1893_pp0_iter26_reg : STD_LOGIC_VECTOR (20 downto 0);
    signal add_ln51_1_reg_1893_pp0_iter27_reg : STD_LOGIC_VECTOR (20 downto 0);
    signal add_ln51_1_reg_1893_pp0_iter28_reg : STD_LOGIC_VECTOR (20 downto 0);
    signal add_ln51_1_reg_1893_pp0_iter29_reg : STD_LOGIC_VECTOR (20 downto 0);
    signal add_ln51_1_reg_1893_pp0_iter30_reg : STD_LOGIC_VECTOR (20 downto 0);
    signal add_ln51_1_reg_1893_pp0_iter31_reg : STD_LOGIC_VECTOR (20 downto 0);
    signal add_ln51_1_reg_1893_pp0_iter32_reg : STD_LOGIC_VECTOR (20 downto 0);
    signal add_ln51_1_reg_1893_pp0_iter33_reg : STD_LOGIC_VECTOR (20 downto 0);
    signal add_ln51_1_reg_1893_pp0_iter34_reg : STD_LOGIC_VECTOR (20 downto 0);
    signal add_ln51_1_reg_1893_pp0_iter35_reg : STD_LOGIC_VECTOR (20 downto 0);
    signal add_ln51_1_reg_1893_pp0_iter36_reg : STD_LOGIC_VECTOR (20 downto 0);
    signal add_ln51_1_reg_1893_pp0_iter37_reg : STD_LOGIC_VECTOR (20 downto 0);
    signal add_ln42_fu_1091_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal add_ln42_reg_1898 : STD_LOGIC_VECTOR (30 downto 0);
    signal add_ln42_reg_1898_pp0_iter2_reg : STD_LOGIC_VECTOR (30 downto 0);
    signal add_ln42_reg_1898_pp0_iter3_reg : STD_LOGIC_VECTOR (30 downto 0);
    signal add_ln42_reg_1898_pp0_iter4_reg : STD_LOGIC_VECTOR (30 downto 0);
    signal add_ln42_reg_1898_pp0_iter5_reg : STD_LOGIC_VECTOR (30 downto 0);
    signal add_ln42_reg_1898_pp0_iter6_reg : STD_LOGIC_VECTOR (30 downto 0);
    signal add_ln42_reg_1898_pp0_iter7_reg : STD_LOGIC_VECTOR (30 downto 0);
    signal add_ln42_reg_1898_pp0_iter8_reg : STD_LOGIC_VECTOR (30 downto 0);
    signal add_ln42_reg_1898_pp0_iter9_reg : STD_LOGIC_VECTOR (30 downto 0);
    signal add_ln42_reg_1898_pp0_iter10_reg : STD_LOGIC_VECTOR (30 downto 0);
    signal add_ln42_reg_1898_pp0_iter11_reg : STD_LOGIC_VECTOR (30 downto 0);
    signal add_ln42_reg_1898_pp0_iter12_reg : STD_LOGIC_VECTOR (30 downto 0);
    signal add_ln42_reg_1898_pp0_iter13_reg : STD_LOGIC_VECTOR (30 downto 0);
    signal add_ln42_reg_1898_pp0_iter14_reg : STD_LOGIC_VECTOR (30 downto 0);
    signal add_ln42_reg_1898_pp0_iter15_reg : STD_LOGIC_VECTOR (30 downto 0);
    signal add_ln42_reg_1898_pp0_iter16_reg : STD_LOGIC_VECTOR (30 downto 0);
    signal add_ln42_reg_1898_pp0_iter17_reg : STD_LOGIC_VECTOR (30 downto 0);
    signal add_ln42_reg_1898_pp0_iter18_reg : STD_LOGIC_VECTOR (30 downto 0);
    signal add_ln42_reg_1898_pp0_iter19_reg : STD_LOGIC_VECTOR (30 downto 0);
    signal add_ln42_reg_1898_pp0_iter20_reg : STD_LOGIC_VECTOR (30 downto 0);
    signal add_ln42_reg_1898_pp0_iter21_reg : STD_LOGIC_VECTOR (30 downto 0);
    signal add_ln42_reg_1898_pp0_iter22_reg : STD_LOGIC_VECTOR (30 downto 0);
    signal add_ln42_reg_1898_pp0_iter23_reg : STD_LOGIC_VECTOR (30 downto 0);
    signal add_ln42_reg_1898_pp0_iter24_reg : STD_LOGIC_VECTOR (30 downto 0);
    signal add_ln42_reg_1898_pp0_iter25_reg : STD_LOGIC_VECTOR (30 downto 0);
    signal add_ln42_reg_1898_pp0_iter26_reg : STD_LOGIC_VECTOR (30 downto 0);
    signal add_ln42_reg_1898_pp0_iter27_reg : STD_LOGIC_VECTOR (30 downto 0);
    signal add_ln42_reg_1898_pp0_iter28_reg : STD_LOGIC_VECTOR (30 downto 0);
    signal add_ln42_reg_1898_pp0_iter29_reg : STD_LOGIC_VECTOR (30 downto 0);
    signal add_ln42_reg_1898_pp0_iter30_reg : STD_LOGIC_VECTOR (30 downto 0);
    signal add_ln42_reg_1898_pp0_iter31_reg : STD_LOGIC_VECTOR (30 downto 0);
    signal add_ln42_reg_1898_pp0_iter32_reg : STD_LOGIC_VECTOR (30 downto 0);
    signal add_ln42_reg_1898_pp0_iter33_reg : STD_LOGIC_VECTOR (30 downto 0);
    signal add_ln42_reg_1898_pp0_iter34_reg : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_38_cast6_reg_1903 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_38_cast_reg_1908 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln46_8_fu_1162_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln46_8_reg_1913 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln46_8_reg_1913_pp0_iter4_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln46_8_reg_1913_pp0_iter5_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln46_8_reg_1913_pp0_iter6_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln46_8_reg_1913_pp0_iter7_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln46_8_reg_1913_pp0_iter8_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln46_8_reg_1913_pp0_iter9_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln46_8_reg_1913_pp0_iter10_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln46_8_reg_1913_pp0_iter11_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln46_8_reg_1913_pp0_iter12_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln46_8_reg_1913_pp0_iter13_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln46_8_reg_1913_pp0_iter14_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln46_8_reg_1913_pp0_iter15_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln46_8_reg_1913_pp0_iter16_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln46_8_reg_1913_pp0_iter17_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln46_8_reg_1913_pp0_iter18_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln46_8_reg_1913_pp0_iter19_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln46_8_reg_1913_pp0_iter20_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln46_8_reg_1913_pp0_iter21_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln46_8_reg_1913_pp0_iter22_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln46_8_reg_1913_pp0_iter23_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln46_8_reg_1913_pp0_iter24_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln46_8_reg_1913_pp0_iter25_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln46_8_reg_1913_pp0_iter26_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln46_8_reg_1913_pp0_iter27_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln46_8_reg_1913_pp0_iter28_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln46_8_reg_1913_pp0_iter29_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln46_8_reg_1913_pp0_iter30_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln46_8_reg_1913_pp0_iter31_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln46_8_reg_1913_pp0_iter32_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln46_8_reg_1913_pp0_iter33_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln46_8_reg_1913_pp0_iter34_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln46_8_reg_1913_pp0_iter35_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_30_cast3_reg_1920 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_30_cast_reg_1925 : STD_LOGIC_VECTOR (8 downto 0);
    signal empty_fu_1192_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal empty_reg_1930 : STD_LOGIC_VECTOR (30 downto 0);
    signal add_ln46_fu_1197_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal add_ln46_reg_1935 : STD_LOGIC_VECTOR (30 downto 0);
    signal add_ln46_1_fu_1216_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln46_1_reg_1940 : STD_LOGIC_VECTOR (17 downto 0);
    signal trunc_ln41_fu_1222_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln41_reg_1946 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln41_reg_1946_pp0_iter36_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal udiv_ln1_cast_reg_1958 : STD_LOGIC_VECTOR (17 downto 0);
    signal trunc_ln42_fu_1240_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln42_reg_1964 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln42_reg_1964_pp0_iter36_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_34_cast5_reg_1977 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_34_cast_reg_1982 : STD_LOGIC_VECTOR (8 downto 0);
    signal udiv_ln46_1_cast_reg_1987 : STD_LOGIC_VECTOR (17 downto 0);
    signal udiv_ln46_2_cast_reg_1994 : STD_LOGIC_VECTOR (17 downto 0);
    signal v_5_fu_1566_p9 : STD_LOGIC_VECTOR (7 downto 0);
    signal v_5_reg_2361 : STD_LOGIC_VECTOR (7 downto 0);
    signal sub_ln47_fu_1631_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_ln47_reg_2366 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln47_fu_1655_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln47_reg_2371 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln48_1_fu_1695_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln48_1_reg_2376 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln48_fu_1701_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln48_reg_2381 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln46_1_fu_1321_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal zext_ln46_4_fu_1339_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln46_5_fu_1356_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln46_9_fu_1374_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln46_10_fu_1391_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln46_14_fu_1408_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln46_15_fu_1425_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln46_16_fu_1442_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln51_fu_1707_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal c_1_fu_114 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000000";
    signal ap_loop_init : STD_LOGIC;
    signal r_fu_118 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000000";
    signal indvar_flatten10_fu_122 : STD_LOGIC_VECTOR (62 downto 0) := "000000000000000000000000000000000000000000000000000000000000000";
    signal add_ln41_fu_1008_p2 : STD_LOGIC_VECTOR (62 downto 0);
    signal mul_ln43_fu_772_p0 : STD_LOGIC_VECTOR (30 downto 0);
    signal mul_ln43_fu_772_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal mul_ln41_fu_777_p0 : STD_LOGIC_VECTOR (30 downto 0);
    signal mul_ln41_fu_777_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal mul_ln42_fu_782_p0 : STD_LOGIC_VECTOR (30 downto 0);
    signal mul_ln42_fu_782_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal mul_ln46_fu_787_p0 : STD_LOGIC_VECTOR (30 downto 0);
    signal mul_ln46_fu_787_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal mul_ln46_1_fu_792_p0 : STD_LOGIC_VECTOR (30 downto 0);
    signal mul_ln46_1_fu_792_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal mul_ln46_2_fu_797_p0 : STD_LOGIC_VECTOR (30 downto 0);
    signal mul_ln46_2_fu_797_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal grp_fu_802_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_821_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_840_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_859_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_878_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_897_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_916_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_935_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_954_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln42_fu_994_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln51_1_fu_1049_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln51_fu_1045_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_24_fu_1053_p3 : STD_LOGIC_VECTOR (20 downto 0);
    signal tmp_25_fu_1061_p3 : STD_LOGIC_VECTOR (20 downto 0);
    signal grp_fu_1075_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal sub_ln51_fu_1069_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal trunc_ln51_2_fu_1081_p1 : STD_LOGIC_VECTOR (20 downto 0);
    signal grp_fu_1097_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln41_1_fu_1118_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal mul_ln43_fu_772_p2 : STD_LOGIC_VECTOR (62 downto 0);
    signal tmp_30_fu_1148_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_31_fu_1155_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal mul_ln41_fu_777_p2 : STD_LOGIC_VECTOR (62 downto 0);
    signal tmp_26_fu_1202_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_27_fu_1209_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_1075_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal mul_ln42_fu_782_p2 : STD_LOGIC_VECTOR (62 downto 0);
    signal grp_fu_1097_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal mul_ln46_fu_787_p2 : STD_LOGIC_VECTOR (62 downto 0);
    signal mul_ln46_1_fu_792_p2 : STD_LOGIC_VECTOR (62 downto 0);
    signal mul_ln46_2_fu_797_p2 : STD_LOGIC_VECTOR (62 downto 0);
    signal tmp_28_fu_1296_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_29_fu_1303_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln46_2_fu_1310_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln46_3_fu_1316_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln46_4_fu_1334_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln46_5_fu_1352_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln46_6_fu_1369_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln46_7_fu_1387_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln46_9_fu_1404_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln46_10_fu_1421_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln46_11_fu_1438_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_802_p9 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_821_p9 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_840_p9 : STD_LOGIC_VECTOR (7 downto 0);
    signal v_fu_1455_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal v_fu_1455_p9 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_859_p9 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_878_p9 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_897_p9 : STD_LOGIC_VECTOR (7 downto 0);
    signal v_1_fu_1478_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_916_p9 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_935_p9 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_954_p9 : STD_LOGIC_VECTOR (7 downto 0);
    signal v_2_fu_1497_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal v_2_fu_1497_p9 : STD_LOGIC_VECTOR (7 downto 0);
    signal v_3_fu_1520_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal v_3_fu_1520_p9 : STD_LOGIC_VECTOR (7 downto 0);
    signal v_4_fu_1543_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal v_4_fu_1543_p9 : STD_LOGIC_VECTOR (7 downto 0);
    signal v_5_fu_1566_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal v_6_fu_1589_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal v_7_fu_1608_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal v_7_fu_1608_p9 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln46_13_fu_1627_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln46_2_fu_1474_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln46_8_fu_1562_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln46_7_fu_1539_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp65_fu_1637_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_32_fu_1643_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln47_fu_1651_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln46_12_fu_1516_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal v_1_fu_1478_p9 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln48_1_fu_1661_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln48_fu_1669_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal sub_ln48_fu_1673_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal v_6_fu_1589_p9 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln1_fu_1683_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal sext_ln48_fu_1679_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln46_11_fu_1585_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln48_1_fu_1691_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln46_17_fu_1711_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln47_1_fu_1717_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln47_cast7_fu_1714_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal gx_fu_1722_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln48_1_fu_1735_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln48_2_fu_1732_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal gy_fu_1740_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln161_fu_1750_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln162_1_fu_1756_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln48_1_fu_1728_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_fu_1770_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xs_fu_1760_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln161_1_fu_1786_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln162_fu_1792_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_34_fu_1806_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xs_1_fu_1796_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln43_fu_1746_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln163_fu_1778_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln163_1_fu_1814_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter4_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter5_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter6_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter7_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter8_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter9_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter10_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter11_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter12_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter13_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter14_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter15_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter16_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter17_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter18_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter19_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter20_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter21_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter22_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter23_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter24_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter25_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter26_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter27_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter28_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter29_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter30_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter31_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter32_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter33_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter34_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter35_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter36_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter37_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal mul_ln41_fu_777_p00 : STD_LOGIC_VECTOR (62 downto 0);
    signal mul_ln42_fu_782_p00 : STD_LOGIC_VECTOR (62 downto 0);
    signal mul_ln43_fu_772_p00 : STD_LOGIC_VECTOR (62 downto 0);
    signal mul_ln46_1_fu_792_p00 : STD_LOGIC_VECTOR (62 downto 0);
    signal mul_ln46_2_fu_797_p00 : STD_LOGIC_VECTOR (62 downto 0);
    signal mul_ln46_fu_787_p00 : STD_LOGIC_VECTOR (62 downto 0);
    signal grp_fu_802_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_802_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_802_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_821_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_821_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_821_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_840_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_840_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_840_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_859_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_859_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_859_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_878_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_878_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_878_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_897_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_897_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_897_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_916_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_916_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_916_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_935_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_935_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_935_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_954_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_954_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_954_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal v_fu_1455_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal v_fu_1455_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal v_fu_1455_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal v_1_fu_1478_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal v_1_fu_1478_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal v_1_fu_1478_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal v_2_fu_1497_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal v_2_fu_1497_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal v_2_fu_1497_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal v_3_fu_1520_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal v_3_fu_1520_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal v_3_fu_1520_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal v_4_fu_1543_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal v_4_fu_1543_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal v_4_fu_1543_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal v_5_fu_1566_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal v_5_fu_1566_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal v_5_fu_1566_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal v_6_fu_1589_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal v_6_fu_1589_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal v_6_fu_1589_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal v_7_fu_1608_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal v_7_fu_1608_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal v_7_fu_1608_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_ce_reg : STD_LOGIC;

    component edge_detect_mul_31ns_33ns_63_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (30 downto 0);
        din1 : IN STD_LOGIC_VECTOR (32 downto 0);
        dout : OUT STD_LOGIC_VECTOR (62 downto 0) );
    end component;


    component edge_detect_sparsemux_7_2_8_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        CASE0 : STD_LOGIC_VECTOR (1 downto 0);
        din0_WIDTH : INTEGER;
        CASE1 : STD_LOGIC_VECTOR (1 downto 0);
        din1_WIDTH : INTEGER;
        CASE2 : STD_LOGIC_VECTOR (1 downto 0);
        din2_WIDTH : INTEGER;
        def_WIDTH : INTEGER;
        sel_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (7 downto 0);
        def : IN STD_LOGIC_VECTOR (7 downto 0);
        sel : IN STD_LOGIC_VECTOR (1 downto 0);
        dout : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component edge_detect_urem_31ns_3ns_2_35_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (30 downto 0);
        din1 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (1 downto 0) );
    end component;


    component edge_detect_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    mul_31ns_33ns_63_1_1_U19 : component edge_detect_mul_31ns_33ns_63_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 31,
        din1_WIDTH => 33,
        dout_WIDTH => 63)
    port map (
        din0 => mul_ln43_fu_772_p0,
        din1 => mul_ln43_fu_772_p1,
        dout => mul_ln43_fu_772_p2);

    mul_31ns_33ns_63_1_1_U20 : component edge_detect_mul_31ns_33ns_63_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 31,
        din1_WIDTH => 33,
        dout_WIDTH => 63)
    port map (
        din0 => mul_ln41_fu_777_p0,
        din1 => mul_ln41_fu_777_p1,
        dout => mul_ln41_fu_777_p2);

    mul_31ns_33ns_63_1_1_U21 : component edge_detect_mul_31ns_33ns_63_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 31,
        din1_WIDTH => 33,
        dout_WIDTH => 63)
    port map (
        din0 => mul_ln42_fu_782_p0,
        din1 => mul_ln42_fu_782_p1,
        dout => mul_ln42_fu_782_p2);

    mul_31ns_33ns_63_1_1_U22 : component edge_detect_mul_31ns_33ns_63_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 31,
        din1_WIDTH => 33,
        dout_WIDTH => 63)
    port map (
        din0 => mul_ln46_fu_787_p0,
        din1 => mul_ln46_fu_787_p1,
        dout => mul_ln46_fu_787_p2);

    mul_31ns_33ns_63_1_1_U23 : component edge_detect_mul_31ns_33ns_63_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 31,
        din1_WIDTH => 33,
        dout_WIDTH => 63)
    port map (
        din0 => mul_ln46_1_fu_792_p0,
        din1 => mul_ln46_1_fu_792_p1,
        dout => mul_ln46_1_fu_792_p2);

    mul_31ns_33ns_63_1_1_U24 : component edge_detect_mul_31ns_33ns_63_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 31,
        din1_WIDTH => 33,
        dout_WIDTH => 63)
    port map (
        din0 => mul_ln46_2_fu_797_p0,
        din1 => mul_ln46_2_fu_797_p1,
        dout => mul_ln46_2_fu_797_p2);

    sparsemux_7_2_8_1_1_U25 : component edge_detect_sparsemux_7_2_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "01",
        din0_WIDTH => 8,
        CASE1 => "10",
        din1_WIDTH => 8,
        CASE2 => "00",
        din2_WIDTH => 8,
        def_WIDTH => 8,
        sel_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => blur_q0,
        din1 => blur_1_q0,
        din2 => blur_2_q0,
        def => grp_fu_802_p7,
        sel => trunc_ln42_reg_1964_pp0_iter36_reg,
        dout => grp_fu_802_p9);

    sparsemux_7_2_8_1_1_U26 : component edge_detect_sparsemux_7_2_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "01",
        din0_WIDTH => 8,
        CASE1 => "10",
        din1_WIDTH => 8,
        CASE2 => "00",
        din2_WIDTH => 8,
        def_WIDTH => 8,
        sel_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => blur_3_q0,
        din1 => blur_4_q0,
        din2 => blur_5_q0,
        def => grp_fu_821_p7,
        sel => trunc_ln42_reg_1964_pp0_iter36_reg,
        dout => grp_fu_821_p9);

    sparsemux_7_2_8_1_1_U27 : component edge_detect_sparsemux_7_2_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "01",
        din0_WIDTH => 8,
        CASE1 => "10",
        din1_WIDTH => 8,
        CASE2 => "00",
        din2_WIDTH => 8,
        def_WIDTH => 8,
        sel_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => blur_6_q0,
        din1 => blur_7_q0,
        din2 => blur_8_q0,
        def => grp_fu_840_p7,
        sel => trunc_ln42_reg_1964_pp0_iter36_reg,
        dout => grp_fu_840_p9);

    sparsemux_7_2_8_1_1_U28 : component edge_detect_sparsemux_7_2_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "00",
        din0_WIDTH => 8,
        CASE1 => "01",
        din1_WIDTH => 8,
        CASE2 => "10",
        din2_WIDTH => 8,
        def_WIDTH => 8,
        sel_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => blur_q0,
        din1 => blur_1_q0,
        din2 => blur_2_q0,
        def => grp_fu_859_p7,
        sel => trunc_ln42_reg_1964_pp0_iter36_reg,
        dout => grp_fu_859_p9);

    sparsemux_7_2_8_1_1_U29 : component edge_detect_sparsemux_7_2_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "00",
        din0_WIDTH => 8,
        CASE1 => "01",
        din1_WIDTH => 8,
        CASE2 => "10",
        din2_WIDTH => 8,
        def_WIDTH => 8,
        sel_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => blur_3_q0,
        din1 => blur_4_q0,
        din2 => blur_5_q0,
        def => grp_fu_878_p7,
        sel => trunc_ln42_reg_1964_pp0_iter36_reg,
        dout => grp_fu_878_p9);

    sparsemux_7_2_8_1_1_U30 : component edge_detect_sparsemux_7_2_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "00",
        din0_WIDTH => 8,
        CASE1 => "01",
        din1_WIDTH => 8,
        CASE2 => "10",
        din2_WIDTH => 8,
        def_WIDTH => 8,
        sel_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => blur_6_q0,
        din1 => blur_7_q0,
        din2 => blur_8_q0,
        def => grp_fu_897_p7,
        sel => trunc_ln42_reg_1964_pp0_iter36_reg,
        dout => grp_fu_897_p9);

    sparsemux_7_2_8_1_1_U31 : component edge_detect_sparsemux_7_2_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "10",
        din0_WIDTH => 8,
        CASE1 => "00",
        din1_WIDTH => 8,
        CASE2 => "01",
        din2_WIDTH => 8,
        def_WIDTH => 8,
        sel_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => blur_q0,
        din1 => blur_1_q0,
        din2 => blur_2_q0,
        def => grp_fu_916_p7,
        sel => trunc_ln42_reg_1964_pp0_iter36_reg,
        dout => grp_fu_916_p9);

    sparsemux_7_2_8_1_1_U32 : component edge_detect_sparsemux_7_2_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "10",
        din0_WIDTH => 8,
        CASE1 => "00",
        din1_WIDTH => 8,
        CASE2 => "01",
        din2_WIDTH => 8,
        def_WIDTH => 8,
        sel_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => blur_3_q0,
        din1 => blur_4_q0,
        din2 => blur_5_q0,
        def => grp_fu_935_p7,
        sel => trunc_ln42_reg_1964_pp0_iter36_reg,
        dout => grp_fu_935_p9);

    sparsemux_7_2_8_1_1_U33 : component edge_detect_sparsemux_7_2_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "10",
        din0_WIDTH => 8,
        CASE1 => "00",
        din1_WIDTH => 8,
        CASE2 => "01",
        din2_WIDTH => 8,
        def_WIDTH => 8,
        sel_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => blur_6_q0,
        din1 => blur_7_q0,
        din2 => blur_8_q0,
        def => grp_fu_954_p7,
        sel => trunc_ln42_reg_1964_pp0_iter36_reg,
        dout => grp_fu_954_p9);

    urem_31ns_3ns_2_35_1_U34 : component edge_detect_urem_31ns_3ns_2_35_1
    generic map (
        ID => 1,
        NUM_STAGE => 35,
        din0_WIDTH => 31,
        din1_WIDTH => 3,
        dout_WIDTH => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => select_ln41_2_fu_1037_p3,
        din1 => grp_fu_1075_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_1075_p2);

    urem_31ns_3ns_2_35_1_U35 : component edge_detect_urem_31ns_3ns_2_35_1
    generic map (
        ID => 1,
        NUM_STAGE => 35,
        din0_WIDTH => 31,
        din1_WIDTH => 3,
        dout_WIDTH => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => select_ln41_fu_1017_p3,
        din1 => grp_fu_1097_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_1097_p2);

    sparsemux_7_2_8_1_1_U36 : component edge_detect_sparsemux_7_2_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "01",
        din0_WIDTH => 8,
        CASE1 => "10",
        din1_WIDTH => 8,
        CASE2 => "00",
        din2_WIDTH => 8,
        def_WIDTH => 8,
        sel_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => grp_fu_802_p9,
        din1 => grp_fu_821_p9,
        din2 => grp_fu_840_p9,
        def => v_fu_1455_p7,
        sel => trunc_ln41_reg_1946_pp0_iter36_reg,
        dout => v_fu_1455_p9);

    sparsemux_7_2_8_1_1_U37 : component edge_detect_sparsemux_7_2_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "01",
        din0_WIDTH => 8,
        CASE1 => "10",
        din1_WIDTH => 8,
        CASE2 => "00",
        din2_WIDTH => 8,
        def_WIDTH => 8,
        sel_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => grp_fu_859_p9,
        din1 => grp_fu_878_p9,
        din2 => grp_fu_897_p9,
        def => v_1_fu_1478_p7,
        sel => trunc_ln41_reg_1946_pp0_iter36_reg,
        dout => v_1_fu_1478_p9);

    sparsemux_7_2_8_1_1_U38 : component edge_detect_sparsemux_7_2_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "01",
        din0_WIDTH => 8,
        CASE1 => "10",
        din1_WIDTH => 8,
        CASE2 => "00",
        din2_WIDTH => 8,
        def_WIDTH => 8,
        sel_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => grp_fu_916_p9,
        din1 => grp_fu_935_p9,
        din2 => grp_fu_954_p9,
        def => v_2_fu_1497_p7,
        sel => trunc_ln41_reg_1946_pp0_iter36_reg,
        dout => v_2_fu_1497_p9);

    sparsemux_7_2_8_1_1_U39 : component edge_detect_sparsemux_7_2_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "00",
        din0_WIDTH => 8,
        CASE1 => "01",
        din1_WIDTH => 8,
        CASE2 => "10",
        din2_WIDTH => 8,
        def_WIDTH => 8,
        sel_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => grp_fu_802_p9,
        din1 => grp_fu_821_p9,
        din2 => grp_fu_840_p9,
        def => v_3_fu_1520_p7,
        sel => trunc_ln41_reg_1946_pp0_iter36_reg,
        dout => v_3_fu_1520_p9);

    sparsemux_7_2_8_1_1_U40 : component edge_detect_sparsemux_7_2_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "00",
        din0_WIDTH => 8,
        CASE1 => "01",
        din1_WIDTH => 8,
        CASE2 => "10",
        din2_WIDTH => 8,
        def_WIDTH => 8,
        sel_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => grp_fu_916_p9,
        din1 => grp_fu_935_p9,
        din2 => grp_fu_954_p9,
        def => v_4_fu_1543_p7,
        sel => trunc_ln41_reg_1946_pp0_iter36_reg,
        dout => v_4_fu_1543_p9);

    sparsemux_7_2_8_1_1_U41 : component edge_detect_sparsemux_7_2_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "10",
        din0_WIDTH => 8,
        CASE1 => "00",
        din1_WIDTH => 8,
        CASE2 => "01",
        din2_WIDTH => 8,
        def_WIDTH => 8,
        sel_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => grp_fu_802_p9,
        din1 => grp_fu_821_p9,
        din2 => grp_fu_840_p9,
        def => v_5_fu_1566_p7,
        sel => trunc_ln41_reg_1946_pp0_iter36_reg,
        dout => v_5_fu_1566_p9);

    sparsemux_7_2_8_1_1_U42 : component edge_detect_sparsemux_7_2_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "10",
        din0_WIDTH => 8,
        CASE1 => "00",
        din1_WIDTH => 8,
        CASE2 => "01",
        din2_WIDTH => 8,
        def_WIDTH => 8,
        sel_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => grp_fu_859_p9,
        din1 => grp_fu_878_p9,
        din2 => grp_fu_897_p9,
        def => v_6_fu_1589_p7,
        sel => trunc_ln41_reg_1946_pp0_iter36_reg,
        dout => v_6_fu_1589_p9);

    sparsemux_7_2_8_1_1_U43 : component edge_detect_sparsemux_7_2_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "10",
        din0_WIDTH => 8,
        CASE1 => "00",
        din1_WIDTH => 8,
        CASE2 => "01",
        din2_WIDTH => 8,
        def_WIDTH => 8,
        sel_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => grp_fu_916_p9,
        din1 => grp_fu_935_p9,
        din2 => grp_fu_954_p9,
        def => v_7_fu_1608_p7,
        sel => trunc_ln41_reg_1946_pp0_iter36_reg,
        dout => v_7_fu_1608_p9);

    flow_control_loop_pipe_sequential_init_U : component edge_detect_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter1_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter37_reg = ap_const_logic_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter1_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter10 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter11 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter12_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter12 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter13_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter13 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter14_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter14 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter15_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter15 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter16_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter16 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter17_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter17 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter18_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter18 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter19_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter19 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter1_stage0)) then 
                    ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter20_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter20 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter21_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter21 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter21 <= ap_enable_reg_pp0_iter20;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter22_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter22 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter22 <= ap_enable_reg_pp0_iter21;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter23_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter23 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter23 <= ap_enable_reg_pp0_iter22;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter24_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter24 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter24 <= ap_enable_reg_pp0_iter23;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter25_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter25 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter25 <= ap_enable_reg_pp0_iter24;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter26_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter26 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter26 <= ap_enable_reg_pp0_iter25;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter27_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter27 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter27 <= ap_enable_reg_pp0_iter26;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter28_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter28 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter28 <= ap_enable_reg_pp0_iter27;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter29_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter29 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter29 <= ap_enable_reg_pp0_iter28;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter30_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter30 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter30 <= ap_enable_reg_pp0_iter29;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter31_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter31 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter31 <= ap_enable_reg_pp0_iter30;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter32_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter32 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter32 <= ap_enable_reg_pp0_iter31;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter33_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter33 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter33 <= ap_enable_reg_pp0_iter32;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter34_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter34 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter34 <= ap_enable_reg_pp0_iter33;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter35_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter35 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter35 <= ap_enable_reg_pp0_iter34;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter36_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter36 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter36 <= ap_enable_reg_pp0_iter35;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter37_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter37 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter37 <= ap_enable_reg_pp0_iter36;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter38_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter38 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter38 <= ap_enable_reg_pp0_iter37;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter9 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
                end if; 
            end if;
        end if;
    end process;


    c_1_fu_114_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    c_1_fu_114 <= ap_const_lv31_1;
                elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln41_fu_1003_p2 = ap_const_lv1_0))) then 
                    c_1_fu_114 <= add_ln42_fu_1091_p2;
                end if;
            end if; 
        end if;
    end process;

    indvar_flatten10_fu_122_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    indvar_flatten10_fu_122 <= ap_const_lv63_0;
                elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln41_fu_1003_p2 = ap_const_lv1_0))) then 
                    indvar_flatten10_fu_122 <= add_ln41_fu_1008_p2;
                end if;
            end if; 
        end if;
    end process;

    r_fu_118_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    r_fu_118 <= ap_const_lv31_1;
                elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln41_fu_1003_p2 = ap_const_lv1_0))) then 
                    r_fu_118 <= select_ln41_2_fu_1037_p3;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                add_ln41_1_reg_1876 <= add_ln41_1_fu_1025_p2;
                add_ln41_2_reg_1881 <= add_ln41_2_fu_1031_p2;
                add_ln42_reg_1898 <= add_ln42_fu_1091_p2;
                add_ln51_1_reg_1893 <= add_ln51_1_fu_1085_p2;
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready;
                icmp_ln42_reg_1860 <= icmp_ln42_fu_998_p2;
                select_ln41_2_reg_1886 <= select_ln41_2_fu_1037_p3;
                select_ln41_reg_1869 <= select_ln41_fu_1017_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                add_ln42_reg_1898_pp0_iter10_reg <= add_ln42_reg_1898_pp0_iter9_reg;
                add_ln42_reg_1898_pp0_iter11_reg <= add_ln42_reg_1898_pp0_iter10_reg;
                add_ln42_reg_1898_pp0_iter12_reg <= add_ln42_reg_1898_pp0_iter11_reg;
                add_ln42_reg_1898_pp0_iter13_reg <= add_ln42_reg_1898_pp0_iter12_reg;
                add_ln42_reg_1898_pp0_iter14_reg <= add_ln42_reg_1898_pp0_iter13_reg;
                add_ln42_reg_1898_pp0_iter15_reg <= add_ln42_reg_1898_pp0_iter14_reg;
                add_ln42_reg_1898_pp0_iter16_reg <= add_ln42_reg_1898_pp0_iter15_reg;
                add_ln42_reg_1898_pp0_iter17_reg <= add_ln42_reg_1898_pp0_iter16_reg;
                add_ln42_reg_1898_pp0_iter18_reg <= add_ln42_reg_1898_pp0_iter17_reg;
                add_ln42_reg_1898_pp0_iter19_reg <= add_ln42_reg_1898_pp0_iter18_reg;
                add_ln42_reg_1898_pp0_iter20_reg <= add_ln42_reg_1898_pp0_iter19_reg;
                add_ln42_reg_1898_pp0_iter21_reg <= add_ln42_reg_1898_pp0_iter20_reg;
                add_ln42_reg_1898_pp0_iter22_reg <= add_ln42_reg_1898_pp0_iter21_reg;
                add_ln42_reg_1898_pp0_iter23_reg <= add_ln42_reg_1898_pp0_iter22_reg;
                add_ln42_reg_1898_pp0_iter24_reg <= add_ln42_reg_1898_pp0_iter23_reg;
                add_ln42_reg_1898_pp0_iter25_reg <= add_ln42_reg_1898_pp0_iter24_reg;
                add_ln42_reg_1898_pp0_iter26_reg <= add_ln42_reg_1898_pp0_iter25_reg;
                add_ln42_reg_1898_pp0_iter27_reg <= add_ln42_reg_1898_pp0_iter26_reg;
                add_ln42_reg_1898_pp0_iter28_reg <= add_ln42_reg_1898_pp0_iter27_reg;
                add_ln42_reg_1898_pp0_iter29_reg <= add_ln42_reg_1898_pp0_iter28_reg;
                add_ln42_reg_1898_pp0_iter2_reg <= add_ln42_reg_1898;
                add_ln42_reg_1898_pp0_iter30_reg <= add_ln42_reg_1898_pp0_iter29_reg;
                add_ln42_reg_1898_pp0_iter31_reg <= add_ln42_reg_1898_pp0_iter30_reg;
                add_ln42_reg_1898_pp0_iter32_reg <= add_ln42_reg_1898_pp0_iter31_reg;
                add_ln42_reg_1898_pp0_iter33_reg <= add_ln42_reg_1898_pp0_iter32_reg;
                add_ln42_reg_1898_pp0_iter34_reg <= add_ln42_reg_1898_pp0_iter33_reg;
                add_ln42_reg_1898_pp0_iter3_reg <= add_ln42_reg_1898_pp0_iter2_reg;
                add_ln42_reg_1898_pp0_iter4_reg <= add_ln42_reg_1898_pp0_iter3_reg;
                add_ln42_reg_1898_pp0_iter5_reg <= add_ln42_reg_1898_pp0_iter4_reg;
                add_ln42_reg_1898_pp0_iter6_reg <= add_ln42_reg_1898_pp0_iter5_reg;
                add_ln42_reg_1898_pp0_iter7_reg <= add_ln42_reg_1898_pp0_iter6_reg;
                add_ln42_reg_1898_pp0_iter8_reg <= add_ln42_reg_1898_pp0_iter7_reg;
                add_ln42_reg_1898_pp0_iter9_reg <= add_ln42_reg_1898_pp0_iter8_reg;
                    add_ln46_1_reg_1940(17 downto 7) <= add_ln46_1_fu_1216_p2(17 downto 7);
                    add_ln46_8_reg_1913(17 downto 7) <= add_ln46_8_fu_1162_p2(17 downto 7);
                    add_ln46_8_reg_1913_pp0_iter10_reg(17 downto 7) <= add_ln46_8_reg_1913_pp0_iter9_reg(17 downto 7);
                    add_ln46_8_reg_1913_pp0_iter11_reg(17 downto 7) <= add_ln46_8_reg_1913_pp0_iter10_reg(17 downto 7);
                    add_ln46_8_reg_1913_pp0_iter12_reg(17 downto 7) <= add_ln46_8_reg_1913_pp0_iter11_reg(17 downto 7);
                    add_ln46_8_reg_1913_pp0_iter13_reg(17 downto 7) <= add_ln46_8_reg_1913_pp0_iter12_reg(17 downto 7);
                    add_ln46_8_reg_1913_pp0_iter14_reg(17 downto 7) <= add_ln46_8_reg_1913_pp0_iter13_reg(17 downto 7);
                    add_ln46_8_reg_1913_pp0_iter15_reg(17 downto 7) <= add_ln46_8_reg_1913_pp0_iter14_reg(17 downto 7);
                    add_ln46_8_reg_1913_pp0_iter16_reg(17 downto 7) <= add_ln46_8_reg_1913_pp0_iter15_reg(17 downto 7);
                    add_ln46_8_reg_1913_pp0_iter17_reg(17 downto 7) <= add_ln46_8_reg_1913_pp0_iter16_reg(17 downto 7);
                    add_ln46_8_reg_1913_pp0_iter18_reg(17 downto 7) <= add_ln46_8_reg_1913_pp0_iter17_reg(17 downto 7);
                    add_ln46_8_reg_1913_pp0_iter19_reg(17 downto 7) <= add_ln46_8_reg_1913_pp0_iter18_reg(17 downto 7);
                    add_ln46_8_reg_1913_pp0_iter20_reg(17 downto 7) <= add_ln46_8_reg_1913_pp0_iter19_reg(17 downto 7);
                    add_ln46_8_reg_1913_pp0_iter21_reg(17 downto 7) <= add_ln46_8_reg_1913_pp0_iter20_reg(17 downto 7);
                    add_ln46_8_reg_1913_pp0_iter22_reg(17 downto 7) <= add_ln46_8_reg_1913_pp0_iter21_reg(17 downto 7);
                    add_ln46_8_reg_1913_pp0_iter23_reg(17 downto 7) <= add_ln46_8_reg_1913_pp0_iter22_reg(17 downto 7);
                    add_ln46_8_reg_1913_pp0_iter24_reg(17 downto 7) <= add_ln46_8_reg_1913_pp0_iter23_reg(17 downto 7);
                    add_ln46_8_reg_1913_pp0_iter25_reg(17 downto 7) <= add_ln46_8_reg_1913_pp0_iter24_reg(17 downto 7);
                    add_ln46_8_reg_1913_pp0_iter26_reg(17 downto 7) <= add_ln46_8_reg_1913_pp0_iter25_reg(17 downto 7);
                    add_ln46_8_reg_1913_pp0_iter27_reg(17 downto 7) <= add_ln46_8_reg_1913_pp0_iter26_reg(17 downto 7);
                    add_ln46_8_reg_1913_pp0_iter28_reg(17 downto 7) <= add_ln46_8_reg_1913_pp0_iter27_reg(17 downto 7);
                    add_ln46_8_reg_1913_pp0_iter29_reg(17 downto 7) <= add_ln46_8_reg_1913_pp0_iter28_reg(17 downto 7);
                    add_ln46_8_reg_1913_pp0_iter30_reg(17 downto 7) <= add_ln46_8_reg_1913_pp0_iter29_reg(17 downto 7);
                    add_ln46_8_reg_1913_pp0_iter31_reg(17 downto 7) <= add_ln46_8_reg_1913_pp0_iter30_reg(17 downto 7);
                    add_ln46_8_reg_1913_pp0_iter32_reg(17 downto 7) <= add_ln46_8_reg_1913_pp0_iter31_reg(17 downto 7);
                    add_ln46_8_reg_1913_pp0_iter33_reg(17 downto 7) <= add_ln46_8_reg_1913_pp0_iter32_reg(17 downto 7);
                    add_ln46_8_reg_1913_pp0_iter34_reg(17 downto 7) <= add_ln46_8_reg_1913_pp0_iter33_reg(17 downto 7);
                    add_ln46_8_reg_1913_pp0_iter35_reg(17 downto 7) <= add_ln46_8_reg_1913_pp0_iter34_reg(17 downto 7);
                    add_ln46_8_reg_1913_pp0_iter4_reg(17 downto 7) <= add_ln46_8_reg_1913(17 downto 7);
                    add_ln46_8_reg_1913_pp0_iter5_reg(17 downto 7) <= add_ln46_8_reg_1913_pp0_iter4_reg(17 downto 7);
                    add_ln46_8_reg_1913_pp0_iter6_reg(17 downto 7) <= add_ln46_8_reg_1913_pp0_iter5_reg(17 downto 7);
                    add_ln46_8_reg_1913_pp0_iter7_reg(17 downto 7) <= add_ln46_8_reg_1913_pp0_iter6_reg(17 downto 7);
                    add_ln46_8_reg_1913_pp0_iter8_reg(17 downto 7) <= add_ln46_8_reg_1913_pp0_iter7_reg(17 downto 7);
                    add_ln46_8_reg_1913_pp0_iter9_reg(17 downto 7) <= add_ln46_8_reg_1913_pp0_iter8_reg(17 downto 7);
                add_ln46_reg_1935 <= add_ln46_fu_1197_p2;
                add_ln47_reg_2371 <= add_ln47_fu_1655_p2;
                add_ln48_reg_2381 <= add_ln48_fu_1701_p2;
                add_ln51_1_reg_1893_pp0_iter10_reg <= add_ln51_1_reg_1893_pp0_iter9_reg;
                add_ln51_1_reg_1893_pp0_iter11_reg <= add_ln51_1_reg_1893_pp0_iter10_reg;
                add_ln51_1_reg_1893_pp0_iter12_reg <= add_ln51_1_reg_1893_pp0_iter11_reg;
                add_ln51_1_reg_1893_pp0_iter13_reg <= add_ln51_1_reg_1893_pp0_iter12_reg;
                add_ln51_1_reg_1893_pp0_iter14_reg <= add_ln51_1_reg_1893_pp0_iter13_reg;
                add_ln51_1_reg_1893_pp0_iter15_reg <= add_ln51_1_reg_1893_pp0_iter14_reg;
                add_ln51_1_reg_1893_pp0_iter16_reg <= add_ln51_1_reg_1893_pp0_iter15_reg;
                add_ln51_1_reg_1893_pp0_iter17_reg <= add_ln51_1_reg_1893_pp0_iter16_reg;
                add_ln51_1_reg_1893_pp0_iter18_reg <= add_ln51_1_reg_1893_pp0_iter17_reg;
                add_ln51_1_reg_1893_pp0_iter19_reg <= add_ln51_1_reg_1893_pp0_iter18_reg;
                add_ln51_1_reg_1893_pp0_iter20_reg <= add_ln51_1_reg_1893_pp0_iter19_reg;
                add_ln51_1_reg_1893_pp0_iter21_reg <= add_ln51_1_reg_1893_pp0_iter20_reg;
                add_ln51_1_reg_1893_pp0_iter22_reg <= add_ln51_1_reg_1893_pp0_iter21_reg;
                add_ln51_1_reg_1893_pp0_iter23_reg <= add_ln51_1_reg_1893_pp0_iter22_reg;
                add_ln51_1_reg_1893_pp0_iter24_reg <= add_ln51_1_reg_1893_pp0_iter23_reg;
                add_ln51_1_reg_1893_pp0_iter25_reg <= add_ln51_1_reg_1893_pp0_iter24_reg;
                add_ln51_1_reg_1893_pp0_iter26_reg <= add_ln51_1_reg_1893_pp0_iter25_reg;
                add_ln51_1_reg_1893_pp0_iter27_reg <= add_ln51_1_reg_1893_pp0_iter26_reg;
                add_ln51_1_reg_1893_pp0_iter28_reg <= add_ln51_1_reg_1893_pp0_iter27_reg;
                add_ln51_1_reg_1893_pp0_iter29_reg <= add_ln51_1_reg_1893_pp0_iter28_reg;
                add_ln51_1_reg_1893_pp0_iter2_reg <= add_ln51_1_reg_1893;
                add_ln51_1_reg_1893_pp0_iter30_reg <= add_ln51_1_reg_1893_pp0_iter29_reg;
                add_ln51_1_reg_1893_pp0_iter31_reg <= add_ln51_1_reg_1893_pp0_iter30_reg;
                add_ln51_1_reg_1893_pp0_iter32_reg <= add_ln51_1_reg_1893_pp0_iter31_reg;
                add_ln51_1_reg_1893_pp0_iter33_reg <= add_ln51_1_reg_1893_pp0_iter32_reg;
                add_ln51_1_reg_1893_pp0_iter34_reg <= add_ln51_1_reg_1893_pp0_iter33_reg;
                add_ln51_1_reg_1893_pp0_iter35_reg <= add_ln51_1_reg_1893_pp0_iter34_reg;
                add_ln51_1_reg_1893_pp0_iter36_reg <= add_ln51_1_reg_1893_pp0_iter35_reg;
                add_ln51_1_reg_1893_pp0_iter37_reg <= add_ln51_1_reg_1893_pp0_iter36_reg;
                add_ln51_1_reg_1893_pp0_iter3_reg <= add_ln51_1_reg_1893_pp0_iter2_reg;
                add_ln51_1_reg_1893_pp0_iter4_reg <= add_ln51_1_reg_1893_pp0_iter3_reg;
                add_ln51_1_reg_1893_pp0_iter5_reg <= add_ln51_1_reg_1893_pp0_iter4_reg;
                add_ln51_1_reg_1893_pp0_iter6_reg <= add_ln51_1_reg_1893_pp0_iter5_reg;
                add_ln51_1_reg_1893_pp0_iter7_reg <= add_ln51_1_reg_1893_pp0_iter6_reg;
                add_ln51_1_reg_1893_pp0_iter8_reg <= add_ln51_1_reg_1893_pp0_iter7_reg;
                add_ln51_1_reg_1893_pp0_iter9_reg <= add_ln51_1_reg_1893_pp0_iter8_reg;
                ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
                ap_loop_exit_ready_pp0_iter11_reg <= ap_loop_exit_ready_pp0_iter10_reg;
                ap_loop_exit_ready_pp0_iter12_reg <= ap_loop_exit_ready_pp0_iter11_reg;
                ap_loop_exit_ready_pp0_iter13_reg <= ap_loop_exit_ready_pp0_iter12_reg;
                ap_loop_exit_ready_pp0_iter14_reg <= ap_loop_exit_ready_pp0_iter13_reg;
                ap_loop_exit_ready_pp0_iter15_reg <= ap_loop_exit_ready_pp0_iter14_reg;
                ap_loop_exit_ready_pp0_iter16_reg <= ap_loop_exit_ready_pp0_iter15_reg;
                ap_loop_exit_ready_pp0_iter17_reg <= ap_loop_exit_ready_pp0_iter16_reg;
                ap_loop_exit_ready_pp0_iter18_reg <= ap_loop_exit_ready_pp0_iter17_reg;
                ap_loop_exit_ready_pp0_iter19_reg <= ap_loop_exit_ready_pp0_iter18_reg;
                ap_loop_exit_ready_pp0_iter20_reg <= ap_loop_exit_ready_pp0_iter19_reg;
                ap_loop_exit_ready_pp0_iter21_reg <= ap_loop_exit_ready_pp0_iter20_reg;
                ap_loop_exit_ready_pp0_iter22_reg <= ap_loop_exit_ready_pp0_iter21_reg;
                ap_loop_exit_ready_pp0_iter23_reg <= ap_loop_exit_ready_pp0_iter22_reg;
                ap_loop_exit_ready_pp0_iter24_reg <= ap_loop_exit_ready_pp0_iter23_reg;
                ap_loop_exit_ready_pp0_iter25_reg <= ap_loop_exit_ready_pp0_iter24_reg;
                ap_loop_exit_ready_pp0_iter26_reg <= ap_loop_exit_ready_pp0_iter25_reg;
                ap_loop_exit_ready_pp0_iter27_reg <= ap_loop_exit_ready_pp0_iter26_reg;
                ap_loop_exit_ready_pp0_iter28_reg <= ap_loop_exit_ready_pp0_iter27_reg;
                ap_loop_exit_ready_pp0_iter29_reg <= ap_loop_exit_ready_pp0_iter28_reg;
                ap_loop_exit_ready_pp0_iter30_reg <= ap_loop_exit_ready_pp0_iter29_reg;
                ap_loop_exit_ready_pp0_iter31_reg <= ap_loop_exit_ready_pp0_iter30_reg;
                ap_loop_exit_ready_pp0_iter32_reg <= ap_loop_exit_ready_pp0_iter31_reg;
                ap_loop_exit_ready_pp0_iter33_reg <= ap_loop_exit_ready_pp0_iter32_reg;
                ap_loop_exit_ready_pp0_iter34_reg <= ap_loop_exit_ready_pp0_iter33_reg;
                ap_loop_exit_ready_pp0_iter35_reg <= ap_loop_exit_ready_pp0_iter34_reg;
                ap_loop_exit_ready_pp0_iter36_reg <= ap_loop_exit_ready_pp0_iter35_reg;
                ap_loop_exit_ready_pp0_iter37_reg <= ap_loop_exit_ready_pp0_iter36_reg;
                ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
                ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
                ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
                ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
                ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
                ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
                ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
                empty_reg_1930 <= empty_fu_1192_p2;
                select_ln41_2_reg_1886_pp0_iter10_reg <= select_ln41_2_reg_1886_pp0_iter9_reg;
                select_ln41_2_reg_1886_pp0_iter11_reg <= select_ln41_2_reg_1886_pp0_iter10_reg;
                select_ln41_2_reg_1886_pp0_iter12_reg <= select_ln41_2_reg_1886_pp0_iter11_reg;
                select_ln41_2_reg_1886_pp0_iter13_reg <= select_ln41_2_reg_1886_pp0_iter12_reg;
                select_ln41_2_reg_1886_pp0_iter14_reg <= select_ln41_2_reg_1886_pp0_iter13_reg;
                select_ln41_2_reg_1886_pp0_iter15_reg <= select_ln41_2_reg_1886_pp0_iter14_reg;
                select_ln41_2_reg_1886_pp0_iter16_reg <= select_ln41_2_reg_1886_pp0_iter15_reg;
                select_ln41_2_reg_1886_pp0_iter17_reg <= select_ln41_2_reg_1886_pp0_iter16_reg;
                select_ln41_2_reg_1886_pp0_iter18_reg <= select_ln41_2_reg_1886_pp0_iter17_reg;
                select_ln41_2_reg_1886_pp0_iter19_reg <= select_ln41_2_reg_1886_pp0_iter18_reg;
                select_ln41_2_reg_1886_pp0_iter20_reg <= select_ln41_2_reg_1886_pp0_iter19_reg;
                select_ln41_2_reg_1886_pp0_iter21_reg <= select_ln41_2_reg_1886_pp0_iter20_reg;
                select_ln41_2_reg_1886_pp0_iter22_reg <= select_ln41_2_reg_1886_pp0_iter21_reg;
                select_ln41_2_reg_1886_pp0_iter23_reg <= select_ln41_2_reg_1886_pp0_iter22_reg;
                select_ln41_2_reg_1886_pp0_iter24_reg <= select_ln41_2_reg_1886_pp0_iter23_reg;
                select_ln41_2_reg_1886_pp0_iter25_reg <= select_ln41_2_reg_1886_pp0_iter24_reg;
                select_ln41_2_reg_1886_pp0_iter26_reg <= select_ln41_2_reg_1886_pp0_iter25_reg;
                select_ln41_2_reg_1886_pp0_iter27_reg <= select_ln41_2_reg_1886_pp0_iter26_reg;
                select_ln41_2_reg_1886_pp0_iter28_reg <= select_ln41_2_reg_1886_pp0_iter27_reg;
                select_ln41_2_reg_1886_pp0_iter29_reg <= select_ln41_2_reg_1886_pp0_iter28_reg;
                select_ln41_2_reg_1886_pp0_iter2_reg <= select_ln41_2_reg_1886;
                select_ln41_2_reg_1886_pp0_iter30_reg <= select_ln41_2_reg_1886_pp0_iter29_reg;
                select_ln41_2_reg_1886_pp0_iter31_reg <= select_ln41_2_reg_1886_pp0_iter30_reg;
                select_ln41_2_reg_1886_pp0_iter32_reg <= select_ln41_2_reg_1886_pp0_iter31_reg;
                select_ln41_2_reg_1886_pp0_iter33_reg <= select_ln41_2_reg_1886_pp0_iter32_reg;
                select_ln41_2_reg_1886_pp0_iter3_reg <= select_ln41_2_reg_1886_pp0_iter2_reg;
                select_ln41_2_reg_1886_pp0_iter4_reg <= select_ln41_2_reg_1886_pp0_iter3_reg;
                select_ln41_2_reg_1886_pp0_iter5_reg <= select_ln41_2_reg_1886_pp0_iter4_reg;
                select_ln41_2_reg_1886_pp0_iter6_reg <= select_ln41_2_reg_1886_pp0_iter5_reg;
                select_ln41_2_reg_1886_pp0_iter7_reg <= select_ln41_2_reg_1886_pp0_iter6_reg;
                select_ln41_2_reg_1886_pp0_iter8_reg <= select_ln41_2_reg_1886_pp0_iter7_reg;
                select_ln41_2_reg_1886_pp0_iter9_reg <= select_ln41_2_reg_1886_pp0_iter8_reg;
                select_ln41_reg_1869_pp0_iter10_reg <= select_ln41_reg_1869_pp0_iter9_reg;
                select_ln41_reg_1869_pp0_iter11_reg <= select_ln41_reg_1869_pp0_iter10_reg;
                select_ln41_reg_1869_pp0_iter12_reg <= select_ln41_reg_1869_pp0_iter11_reg;
                select_ln41_reg_1869_pp0_iter13_reg <= select_ln41_reg_1869_pp0_iter12_reg;
                select_ln41_reg_1869_pp0_iter14_reg <= select_ln41_reg_1869_pp0_iter13_reg;
                select_ln41_reg_1869_pp0_iter15_reg <= select_ln41_reg_1869_pp0_iter14_reg;
                select_ln41_reg_1869_pp0_iter16_reg <= select_ln41_reg_1869_pp0_iter15_reg;
                select_ln41_reg_1869_pp0_iter17_reg <= select_ln41_reg_1869_pp0_iter16_reg;
                select_ln41_reg_1869_pp0_iter18_reg <= select_ln41_reg_1869_pp0_iter17_reg;
                select_ln41_reg_1869_pp0_iter19_reg <= select_ln41_reg_1869_pp0_iter18_reg;
                select_ln41_reg_1869_pp0_iter20_reg <= select_ln41_reg_1869_pp0_iter19_reg;
                select_ln41_reg_1869_pp0_iter21_reg <= select_ln41_reg_1869_pp0_iter20_reg;
                select_ln41_reg_1869_pp0_iter22_reg <= select_ln41_reg_1869_pp0_iter21_reg;
                select_ln41_reg_1869_pp0_iter23_reg <= select_ln41_reg_1869_pp0_iter22_reg;
                select_ln41_reg_1869_pp0_iter24_reg <= select_ln41_reg_1869_pp0_iter23_reg;
                select_ln41_reg_1869_pp0_iter25_reg <= select_ln41_reg_1869_pp0_iter24_reg;
                select_ln41_reg_1869_pp0_iter26_reg <= select_ln41_reg_1869_pp0_iter25_reg;
                select_ln41_reg_1869_pp0_iter27_reg <= select_ln41_reg_1869_pp0_iter26_reg;
                select_ln41_reg_1869_pp0_iter28_reg <= select_ln41_reg_1869_pp0_iter27_reg;
                select_ln41_reg_1869_pp0_iter29_reg <= select_ln41_reg_1869_pp0_iter28_reg;
                select_ln41_reg_1869_pp0_iter2_reg <= select_ln41_reg_1869;
                select_ln41_reg_1869_pp0_iter30_reg <= select_ln41_reg_1869_pp0_iter29_reg;
                select_ln41_reg_1869_pp0_iter31_reg <= select_ln41_reg_1869_pp0_iter30_reg;
                select_ln41_reg_1869_pp0_iter32_reg <= select_ln41_reg_1869_pp0_iter31_reg;
                select_ln41_reg_1869_pp0_iter33_reg <= select_ln41_reg_1869_pp0_iter32_reg;
                select_ln41_reg_1869_pp0_iter34_reg <= select_ln41_reg_1869_pp0_iter33_reg;
                select_ln41_reg_1869_pp0_iter3_reg <= select_ln41_reg_1869_pp0_iter2_reg;
                select_ln41_reg_1869_pp0_iter4_reg <= select_ln41_reg_1869_pp0_iter3_reg;
                select_ln41_reg_1869_pp0_iter5_reg <= select_ln41_reg_1869_pp0_iter4_reg;
                select_ln41_reg_1869_pp0_iter6_reg <= select_ln41_reg_1869_pp0_iter5_reg;
                select_ln41_reg_1869_pp0_iter7_reg <= select_ln41_reg_1869_pp0_iter6_reg;
                select_ln41_reg_1869_pp0_iter8_reg <= select_ln41_reg_1869_pp0_iter7_reg;
                select_ln41_reg_1869_pp0_iter9_reg <= select_ln41_reg_1869_pp0_iter8_reg;
                sub_ln47_reg_2366 <= sub_ln47_fu_1631_p2;
                sub_ln48_1_reg_2376 <= sub_ln48_1_fu_1695_p2;
                tmp_30_cast3_reg_1920 <= mul_ln41_fu_777_p2(43 downto 33);
                tmp_30_cast_reg_1925 <= mul_ln41_fu_777_p2(41 downto 33);
                tmp_34_cast5_reg_1977 <= mul_ln46_fu_787_p2(43 downto 33);
                tmp_34_cast_reg_1982 <= mul_ln46_fu_787_p2(41 downto 33);
                tmp_38_cast6_reg_1903 <= mul_ln43_fu_772_p2(43 downto 33);
                tmp_38_cast_reg_1908 <= mul_ln43_fu_772_p2(41 downto 33);
                trunc_ln41_reg_1946 <= trunc_ln41_fu_1222_p1;
                trunc_ln41_reg_1946_pp0_iter36_reg <= trunc_ln41_reg_1946;
                trunc_ln42_reg_1964 <= trunc_ln42_fu_1240_p1;
                trunc_ln42_reg_1964_pp0_iter36_reg <= trunc_ln42_reg_1964;
                udiv_ln1_cast_reg_1958 <= mul_ln42_fu_782_p2(50 downto 33);
                udiv_ln46_1_cast_reg_1987 <= mul_ln46_1_fu_792_p2(50 downto 33);
                udiv_ln46_2_cast_reg_1994 <= mul_ln46_2_fu_797_p2(50 downto 33);
                v_5_reg_2361 <= v_5_fu_1566_p9;
            end if;
        end if;
    end process;
    add_ln46_8_reg_1913(6 downto 0) <= "0000000";
    add_ln46_8_reg_1913_pp0_iter4_reg(6 downto 0) <= "0000000";
    add_ln46_8_reg_1913_pp0_iter5_reg(6 downto 0) <= "0000000";
    add_ln46_8_reg_1913_pp0_iter6_reg(6 downto 0) <= "0000000";
    add_ln46_8_reg_1913_pp0_iter7_reg(6 downto 0) <= "0000000";
    add_ln46_8_reg_1913_pp0_iter8_reg(6 downto 0) <= "0000000";
    add_ln46_8_reg_1913_pp0_iter9_reg(6 downto 0) <= "0000000";
    add_ln46_8_reg_1913_pp0_iter10_reg(6 downto 0) <= "0000000";
    add_ln46_8_reg_1913_pp0_iter11_reg(6 downto 0) <= "0000000";
    add_ln46_8_reg_1913_pp0_iter12_reg(6 downto 0) <= "0000000";
    add_ln46_8_reg_1913_pp0_iter13_reg(6 downto 0) <= "0000000";
    add_ln46_8_reg_1913_pp0_iter14_reg(6 downto 0) <= "0000000";
    add_ln46_8_reg_1913_pp0_iter15_reg(6 downto 0) <= "0000000";
    add_ln46_8_reg_1913_pp0_iter16_reg(6 downto 0) <= "0000000";
    add_ln46_8_reg_1913_pp0_iter17_reg(6 downto 0) <= "0000000";
    add_ln46_8_reg_1913_pp0_iter18_reg(6 downto 0) <= "0000000";
    add_ln46_8_reg_1913_pp0_iter19_reg(6 downto 0) <= "0000000";
    add_ln46_8_reg_1913_pp0_iter20_reg(6 downto 0) <= "0000000";
    add_ln46_8_reg_1913_pp0_iter21_reg(6 downto 0) <= "0000000";
    add_ln46_8_reg_1913_pp0_iter22_reg(6 downto 0) <= "0000000";
    add_ln46_8_reg_1913_pp0_iter23_reg(6 downto 0) <= "0000000";
    add_ln46_8_reg_1913_pp0_iter24_reg(6 downto 0) <= "0000000";
    add_ln46_8_reg_1913_pp0_iter25_reg(6 downto 0) <= "0000000";
    add_ln46_8_reg_1913_pp0_iter26_reg(6 downto 0) <= "0000000";
    add_ln46_8_reg_1913_pp0_iter27_reg(6 downto 0) <= "0000000";
    add_ln46_8_reg_1913_pp0_iter28_reg(6 downto 0) <= "0000000";
    add_ln46_8_reg_1913_pp0_iter29_reg(6 downto 0) <= "0000000";
    add_ln46_8_reg_1913_pp0_iter30_reg(6 downto 0) <= "0000000";
    add_ln46_8_reg_1913_pp0_iter31_reg(6 downto 0) <= "0000000";
    add_ln46_8_reg_1913_pp0_iter32_reg(6 downto 0) <= "0000000";
    add_ln46_8_reg_1913_pp0_iter33_reg(6 downto 0) <= "0000000";
    add_ln46_8_reg_1913_pp0_iter34_reg(6 downto 0) <= "0000000";
    add_ln46_8_reg_1913_pp0_iter35_reg(6 downto 0) <= "0000000";
    add_ln46_1_reg_1940(6 downto 0) <= "0000000";

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln41_1_fu_1025_p2 <= std_logic_vector(unsigned(r_fu_118) + unsigned(ap_const_lv31_2));
    add_ln41_2_fu_1031_p2 <= std_logic_vector(unsigned(r_fu_118) + unsigned(ap_const_lv31_1));
    add_ln41_fu_1008_p2 <= std_logic_vector(unsigned(indvar_flatten10_fu_122) + unsigned(ap_const_lv63_1));
    add_ln42_fu_1091_p2 <= std_logic_vector(unsigned(select_ln41_fu_1017_p3) + unsigned(ap_const_lv31_1));
    add_ln46_10_fu_1421_p2 <= std_logic_vector(unsigned(add_ln46_8_reg_1913_pp0_iter35_reg) + unsigned(udiv_ln1_cast_reg_1958));
    add_ln46_11_fu_1438_p2 <= std_logic_vector(unsigned(add_ln46_8_reg_1913_pp0_iter35_reg) + unsigned(udiv_ln46_2_cast_reg_1994));
    add_ln46_1_fu_1216_p2 <= std_logic_vector(unsigned(tmp_26_fu_1202_p3) + unsigned(tmp_27_fu_1209_p3));
    add_ln46_2_fu_1310_p2 <= std_logic_vector(unsigned(tmp_28_fu_1296_p3) + unsigned(tmp_29_fu_1303_p3));
    add_ln46_3_fu_1316_p2 <= std_logic_vector(unsigned(add_ln46_2_fu_1310_p2) + unsigned(udiv_ln1_cast_reg_1958));
    add_ln46_4_fu_1334_p2 <= std_logic_vector(unsigned(add_ln46_2_fu_1310_p2) + unsigned(udiv_ln46_1_cast_reg_1987));
    add_ln46_5_fu_1352_p2 <= std_logic_vector(unsigned(add_ln46_1_reg_1940) + unsigned(udiv_ln46_1_cast_reg_1987));
    add_ln46_6_fu_1369_p2 <= std_logic_vector(unsigned(add_ln46_2_fu_1310_p2) + unsigned(udiv_ln46_2_cast_reg_1994));
    add_ln46_7_fu_1387_p2 <= std_logic_vector(unsigned(add_ln46_1_reg_1940) + unsigned(udiv_ln46_2_cast_reg_1994));
    add_ln46_8_fu_1162_p2 <= std_logic_vector(unsigned(tmp_30_fu_1148_p3) + unsigned(tmp_31_fu_1155_p3));
    add_ln46_9_fu_1404_p2 <= std_logic_vector(unsigned(add_ln46_8_reg_1913_pp0_iter35_reg) + unsigned(udiv_ln46_1_cast_reg_1987));
    add_ln46_fu_1197_p2 <= std_logic_vector(unsigned(select_ln41_reg_1869_pp0_iter33_reg) + unsigned(ap_const_lv31_7FFFFFFF));
    add_ln47_fu_1655_p2 <= std_logic_vector(signed(sext_ln47_fu_1651_p1) + signed(zext_ln46_12_fu_1516_p1));
    add_ln48_1_fu_1735_p2 <= std_logic_vector(unsigned(sub_ln48_1_reg_2376) + unsigned(sub_ln47_cast7_fu_1714_p1));
    add_ln48_fu_1701_p2 <= std_logic_vector(unsigned(zext_ln46_11_fu_1585_p1) + unsigned(zext_ln48_1_fu_1691_p1));
    add_ln51_1_fu_1085_p2 <= std_logic_vector(unsigned(sub_ln51_fu_1069_p2) + unsigned(trunc_ln51_2_fu_1081_p1));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_exit_pp0_iter1_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_subdone, icmp_ln41_fu_1003_p2)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln41_fu_1003_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_condition_exit_pp0_iter1_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter1_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_block_pp0_stage0_subdone, ap_done_reg, ap_loop_exit_ready_pp0_iter37_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter37_reg = ap_const_logic_1))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_start_int = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10, ap_enable_reg_pp0_iter11, ap_enable_reg_pp0_iter12, ap_enable_reg_pp0_iter13, ap_enable_reg_pp0_iter14, ap_enable_reg_pp0_iter15, ap_enable_reg_pp0_iter16, ap_enable_reg_pp0_iter17, ap_enable_reg_pp0_iter18, ap_enable_reg_pp0_iter19, ap_enable_reg_pp0_iter20, ap_enable_reg_pp0_iter21, ap_enable_reg_pp0_iter22, ap_enable_reg_pp0_iter23, ap_enable_reg_pp0_iter24, ap_enable_reg_pp0_iter25, ap_enable_reg_pp0_iter26, ap_enable_reg_pp0_iter27, ap_enable_reg_pp0_iter28, ap_enable_reg_pp0_iter29, ap_enable_reg_pp0_iter30, ap_enable_reg_pp0_iter31, ap_enable_reg_pp0_iter32, ap_enable_reg_pp0_iter33, ap_enable_reg_pp0_iter34, ap_enable_reg_pp0_iter35, ap_enable_reg_pp0_iter36, ap_enable_reg_pp0_iter37, ap_enable_reg_pp0_iter38)
    begin
        if (((ap_enable_reg_pp0_iter26 = ap_const_logic_0) and (ap_enable_reg_pp0_iter25 = ap_const_logic_0) and (ap_enable_reg_pp0_iter24 = ap_const_logic_0) and (ap_enable_reg_pp0_iter23 = ap_const_logic_0) and (ap_enable_reg_pp0_iter22 = ap_const_logic_0) and (ap_enable_reg_pp0_iter21 = ap_const_logic_0) and (ap_enable_reg_pp0_iter20 = ap_const_logic_0) and (ap_enable_reg_pp0_iter19 = ap_const_logic_0) and (ap_enable_reg_pp0_iter18 = ap_const_logic_0) and (ap_enable_reg_pp0_iter17 = ap_const_logic_0) and (ap_enable_reg_pp0_iter16 = ap_const_logic_0) and (ap_enable_reg_pp0_iter15 = ap_const_logic_0) and (ap_enable_reg_pp0_iter14 = ap_const_logic_0) and (ap_enable_reg_pp0_iter13 = ap_const_logic_0) and (ap_enable_reg_pp0_iter12 = ap_const_logic_0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = 
    ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0) and (ap_enable_reg_pp0_iter38 = ap_const_logic_0) and (ap_enable_reg_pp0_iter37 = ap_const_logic_0) and (ap_enable_reg_pp0_iter36 = ap_const_logic_0) and (ap_enable_reg_pp0_iter35 = ap_const_logic_0) and (ap_enable_reg_pp0_iter34 = ap_const_logic_0) and (ap_enable_reg_pp0_iter33 = ap_const_logic_0) and (ap_enable_reg_pp0_iter32 = ap_const_logic_0) and (ap_enable_reg_pp0_iter31 = ap_const_logic_0) and (ap_enable_reg_pp0_iter30 = ap_const_logic_0) and (ap_enable_reg_pp0_iter29 = ap_const_logic_0) and (ap_enable_reg_pp0_iter28 = ap_const_logic_0) and (ap_enable_reg_pp0_iter27 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter1_stage0;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    blur_1_address0_assign_proc : process(ap_enable_reg_pp0_iter36, trunc_ln41_reg_1946, trunc_ln42_reg_1964, zext_ln46_1_fu_1321_p1, ap_block_pp0_stage0, zext_ln46_4_fu_1339_p1, zext_ln46_5_fu_1356_p1, zext_ln46_9_fu_1374_p1, zext_ln46_10_fu_1391_p1, zext_ln46_14_fu_1408_p1, zext_ln46_15_fu_1425_p1, zext_ln46_16_fu_1442_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter36 = ap_const_logic_1))) then
            if (((trunc_ln42_reg_1964 = ap_const_lv2_0) and (trunc_ln41_reg_1946 = ap_const_lv2_2))) then 
                blur_1_address0 <= zext_ln46_16_fu_1442_p1(18 - 1 downto 0);
            elsif (((trunc_ln42_reg_1964 = ap_const_lv2_1) and (trunc_ln41_reg_1946 = ap_const_lv2_2))) then 
                blur_1_address0 <= zext_ln46_15_fu_1425_p1(18 - 1 downto 0);
            elsif (((trunc_ln42_reg_1964 = ap_const_lv2_2) and (trunc_ln41_reg_1946 = ap_const_lv2_2))) then 
                blur_1_address0 <= zext_ln46_14_fu_1408_p1(18 - 1 downto 0);
            elsif (((trunc_ln42_reg_1964 = ap_const_lv2_0) and (trunc_ln41_reg_1946 = ap_const_lv2_0))) then 
                blur_1_address0 <= zext_ln46_10_fu_1391_p1(18 - 1 downto 0);
            elsif (((trunc_ln42_reg_1964 = ap_const_lv2_2) and (trunc_ln41_reg_1946 = ap_const_lv2_0))) then 
                blur_1_address0 <= zext_ln46_5_fu_1356_p1(18 - 1 downto 0);
            elsif (((trunc_ln42_reg_1964 = ap_const_lv2_0) and (trunc_ln41_reg_1946 = ap_const_lv2_1))) then 
                blur_1_address0 <= zext_ln46_9_fu_1374_p1(18 - 1 downto 0);
            elsif (((trunc_ln42_reg_1964 = ap_const_lv2_1) and (trunc_ln41_reg_1946 = ap_const_lv2_1))) then 
                blur_1_address0 <= zext_ln46_1_fu_1321_p1(18 - 1 downto 0);
            elsif (((trunc_ln42_reg_1964 = ap_const_lv2_2) and (trunc_ln41_reg_1946 = ap_const_lv2_1))) then 
                blur_1_address0 <= zext_ln46_4_fu_1339_p1(18 - 1 downto 0);
            else 
                blur_1_address0 <= "XXXXXXXXXXXXXXXXXX";
            end if;
        else 
            blur_1_address0 <= "XXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    blur_1_ce0_assign_proc : process(ap_enable_reg_pp0_iter36, ap_block_pp0_stage0_11001, trunc_ln41_reg_1946, trunc_ln42_reg_1964)
    begin
        if ((((trunc_ln42_reg_1964 = ap_const_lv2_2) and (trunc_ln41_reg_1946 = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter36 = ap_const_logic_1)) or ((trunc_ln42_reg_1964 = ap_const_lv2_2) and (trunc_ln41_reg_1946 = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter36 = ap_const_logic_1)) or ((trunc_ln42_reg_1964 = ap_const_lv2_2) and (trunc_ln41_reg_1946 = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter36 = ap_const_logic_1)) or ((trunc_ln42_reg_1964 = ap_const_lv2_1) and (trunc_ln41_reg_1946 = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter36 = ap_const_logic_1)) or ((trunc_ln42_reg_1964 = ap_const_lv2_1) and (trunc_ln41_reg_1946 = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter36 = ap_const_logic_1)) or ((trunc_ln42_reg_1964 = ap_const_lv2_0) and (trunc_ln41_reg_1946 = ap_const_lv2_0) 
    and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter36 = ap_const_logic_1)) or ((trunc_ln42_reg_1964 = ap_const_lv2_0) and (trunc_ln41_reg_1946 = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter36 = ap_const_logic_1)) or ((trunc_ln42_reg_1964 = ap_const_lv2_0) and (trunc_ln41_reg_1946 = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter36 = ap_const_logic_1)))) then 
            blur_1_ce0 <= ap_const_logic_1;
        else 
            blur_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    blur_2_address0_assign_proc : process(ap_enable_reg_pp0_iter36, trunc_ln41_reg_1946, trunc_ln42_reg_1964, zext_ln46_1_fu_1321_p1, ap_block_pp0_stage0, zext_ln46_4_fu_1339_p1, zext_ln46_5_fu_1356_p1, zext_ln46_9_fu_1374_p1, zext_ln46_10_fu_1391_p1, zext_ln46_14_fu_1408_p1, zext_ln46_15_fu_1425_p1, zext_ln46_16_fu_1442_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter36 = ap_const_logic_1))) then
            if (((trunc_ln42_reg_1964 = ap_const_lv2_1) and (trunc_ln41_reg_1946 = ap_const_lv2_2))) then 
                blur_2_address0 <= zext_ln46_16_fu_1442_p1(18 - 1 downto 0);
            elsif (((trunc_ln42_reg_1964 = ap_const_lv2_2) and (trunc_ln41_reg_1946 = ap_const_lv2_2))) then 
                blur_2_address0 <= zext_ln46_15_fu_1425_p1(18 - 1 downto 0);
            elsif (((trunc_ln42_reg_1964 = ap_const_lv2_0) and (trunc_ln41_reg_1946 = ap_const_lv2_2))) then 
                blur_2_address0 <= zext_ln46_14_fu_1408_p1(18 - 1 downto 0);
            elsif (((trunc_ln42_reg_1964 = ap_const_lv2_1) and (trunc_ln41_reg_1946 = ap_const_lv2_0))) then 
                blur_2_address0 <= zext_ln46_10_fu_1391_p1(18 - 1 downto 0);
            elsif (((trunc_ln42_reg_1964 = ap_const_lv2_0) and (trunc_ln41_reg_1946 = ap_const_lv2_0))) then 
                blur_2_address0 <= zext_ln46_5_fu_1356_p1(18 - 1 downto 0);
            elsif (((trunc_ln42_reg_1964 = ap_const_lv2_1) and (trunc_ln41_reg_1946 = ap_const_lv2_1))) then 
                blur_2_address0 <= zext_ln46_9_fu_1374_p1(18 - 1 downto 0);
            elsif (((trunc_ln42_reg_1964 = ap_const_lv2_2) and (trunc_ln41_reg_1946 = ap_const_lv2_1))) then 
                blur_2_address0 <= zext_ln46_1_fu_1321_p1(18 - 1 downto 0);
            elsif (((trunc_ln42_reg_1964 = ap_const_lv2_0) and (trunc_ln41_reg_1946 = ap_const_lv2_1))) then 
                blur_2_address0 <= zext_ln46_4_fu_1339_p1(18 - 1 downto 0);
            else 
                blur_2_address0 <= "XXXXXXXXXXXXXXXXXX";
            end if;
        else 
            blur_2_address0 <= "XXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    blur_2_ce0_assign_proc : process(ap_enable_reg_pp0_iter36, ap_block_pp0_stage0_11001, trunc_ln41_reg_1946, trunc_ln42_reg_1964)
    begin
        if ((((trunc_ln42_reg_1964 = ap_const_lv2_2) and (trunc_ln41_reg_1946 = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter36 = ap_const_logic_1)) or ((trunc_ln42_reg_1964 = ap_const_lv2_2) and (trunc_ln41_reg_1946 = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter36 = ap_const_logic_1)) or ((trunc_ln42_reg_1964 = ap_const_lv2_1) and (trunc_ln41_reg_1946 = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter36 = ap_const_logic_1)) or ((trunc_ln42_reg_1964 = ap_const_lv2_1) and (trunc_ln41_reg_1946 = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter36 = ap_const_logic_1)) or ((trunc_ln42_reg_1964 = ap_const_lv2_1) and (trunc_ln41_reg_1946 = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter36 = ap_const_logic_1)) or ((trunc_ln42_reg_1964 = ap_const_lv2_0) and (trunc_ln41_reg_1946 = ap_const_lv2_0) 
    and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter36 = ap_const_logic_1)) or ((trunc_ln42_reg_1964 = ap_const_lv2_0) and (trunc_ln41_reg_1946 = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter36 = ap_const_logic_1)) or ((trunc_ln42_reg_1964 = ap_const_lv2_0) and (trunc_ln41_reg_1946 = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter36 = ap_const_logic_1)))) then 
            blur_2_ce0 <= ap_const_logic_1;
        else 
            blur_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    blur_3_address0_assign_proc : process(ap_enable_reg_pp0_iter36, trunc_ln41_reg_1946, trunc_ln42_reg_1964, zext_ln46_1_fu_1321_p1, ap_block_pp0_stage0, zext_ln46_4_fu_1339_p1, zext_ln46_5_fu_1356_p1, zext_ln46_9_fu_1374_p1, zext_ln46_10_fu_1391_p1, zext_ln46_14_fu_1408_p1, zext_ln46_15_fu_1425_p1, zext_ln46_16_fu_1442_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter36 = ap_const_logic_1))) then
            if (((trunc_ln42_reg_1964 = ap_const_lv2_2) and (trunc_ln41_reg_1946 = ap_const_lv2_0))) then 
                blur_3_address0 <= zext_ln46_16_fu_1442_p1(18 - 1 downto 0);
            elsif (((trunc_ln42_reg_1964 = ap_const_lv2_0) and (trunc_ln41_reg_1946 = ap_const_lv2_0))) then 
                blur_3_address0 <= zext_ln46_15_fu_1425_p1(18 - 1 downto 0);
            elsif (((trunc_ln42_reg_1964 = ap_const_lv2_1) and (trunc_ln41_reg_1946 = ap_const_lv2_0))) then 
                blur_3_address0 <= zext_ln46_14_fu_1408_p1(18 - 1 downto 0);
            elsif (((trunc_ln42_reg_1964 = ap_const_lv2_2) and (trunc_ln41_reg_1946 = ap_const_lv2_1))) then 
                blur_3_address0 <= zext_ln46_10_fu_1391_p1(18 - 1 downto 0);
            elsif (((trunc_ln42_reg_1964 = ap_const_lv2_1) and (trunc_ln41_reg_1946 = ap_const_lv2_1))) then 
                blur_3_address0 <= zext_ln46_5_fu_1356_p1(18 - 1 downto 0);
            elsif (((trunc_ln42_reg_1964 = ap_const_lv2_2) and (trunc_ln41_reg_1946 = ap_const_lv2_2))) then 
                blur_3_address0 <= zext_ln46_9_fu_1374_p1(18 - 1 downto 0);
            elsif (((trunc_ln42_reg_1964 = ap_const_lv2_0) and (trunc_ln41_reg_1946 = ap_const_lv2_2))) then 
                blur_3_address0 <= zext_ln46_1_fu_1321_p1(18 - 1 downto 0);
            elsif (((trunc_ln42_reg_1964 = ap_const_lv2_1) and (trunc_ln41_reg_1946 = ap_const_lv2_2))) then 
                blur_3_address0 <= zext_ln46_4_fu_1339_p1(18 - 1 downto 0);
            else 
                blur_3_address0 <= "XXXXXXXXXXXXXXXXXX";
            end if;
        else 
            blur_3_address0 <= "XXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    blur_3_ce0_assign_proc : process(ap_enable_reg_pp0_iter36, ap_block_pp0_stage0_11001, trunc_ln41_reg_1946, trunc_ln42_reg_1964)
    begin
        if ((((trunc_ln42_reg_1964 = ap_const_lv2_2) and (trunc_ln41_reg_1946 = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter36 = ap_const_logic_1)) or ((trunc_ln42_reg_1964 = ap_const_lv2_2) and (trunc_ln41_reg_1946 = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter36 = ap_const_logic_1)) or ((trunc_ln42_reg_1964 = ap_const_lv2_2) and (trunc_ln41_reg_1946 = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter36 = ap_const_logic_1)) or ((trunc_ln42_reg_1964 = ap_const_lv2_1) and (trunc_ln41_reg_1946 = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter36 = ap_const_logic_1)) or ((trunc_ln42_reg_1964 = ap_const_lv2_1) and (trunc_ln41_reg_1946 = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter36 = ap_const_logic_1)) or ((trunc_ln42_reg_1964 = ap_const_lv2_1) and (trunc_ln41_reg_1946 = ap_const_lv2_1) 
    and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter36 = ap_const_logic_1)) or ((trunc_ln42_reg_1964 = ap_const_lv2_0) and (trunc_ln41_reg_1946 = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter36 = ap_const_logic_1)) or ((trunc_ln42_reg_1964 = ap_const_lv2_0) and (trunc_ln41_reg_1946 = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter36 = ap_const_logic_1)))) then 
            blur_3_ce0 <= ap_const_logic_1;
        else 
            blur_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    blur_4_address0_assign_proc : process(ap_enable_reg_pp0_iter36, trunc_ln41_reg_1946, trunc_ln42_reg_1964, zext_ln46_1_fu_1321_p1, ap_block_pp0_stage0, zext_ln46_4_fu_1339_p1, zext_ln46_5_fu_1356_p1, zext_ln46_9_fu_1374_p1, zext_ln46_10_fu_1391_p1, zext_ln46_14_fu_1408_p1, zext_ln46_15_fu_1425_p1, zext_ln46_16_fu_1442_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter36 = ap_const_logic_1))) then
            if (((trunc_ln42_reg_1964 = ap_const_lv2_0) and (trunc_ln41_reg_1946 = ap_const_lv2_0))) then 
                blur_4_address0 <= zext_ln46_16_fu_1442_p1(18 - 1 downto 0);
            elsif (((trunc_ln42_reg_1964 = ap_const_lv2_1) and (trunc_ln41_reg_1946 = ap_const_lv2_0))) then 
                blur_4_address0 <= zext_ln46_15_fu_1425_p1(18 - 1 downto 0);
            elsif (((trunc_ln42_reg_1964 = ap_const_lv2_2) and (trunc_ln41_reg_1946 = ap_const_lv2_0))) then 
                blur_4_address0 <= zext_ln46_14_fu_1408_p1(18 - 1 downto 0);
            elsif (((trunc_ln42_reg_1964 = ap_const_lv2_0) and (trunc_ln41_reg_1946 = ap_const_lv2_1))) then 
                blur_4_address0 <= zext_ln46_10_fu_1391_p1(18 - 1 downto 0);
            elsif (((trunc_ln42_reg_1964 = ap_const_lv2_2) and (trunc_ln41_reg_1946 = ap_const_lv2_1))) then 
                blur_4_address0 <= zext_ln46_5_fu_1356_p1(18 - 1 downto 0);
            elsif (((trunc_ln42_reg_1964 = ap_const_lv2_0) and (trunc_ln41_reg_1946 = ap_const_lv2_2))) then 
                blur_4_address0 <= zext_ln46_9_fu_1374_p1(18 - 1 downto 0);
            elsif (((trunc_ln42_reg_1964 = ap_const_lv2_1) and (trunc_ln41_reg_1946 = ap_const_lv2_2))) then 
                blur_4_address0 <= zext_ln46_1_fu_1321_p1(18 - 1 downto 0);
            elsif (((trunc_ln42_reg_1964 = ap_const_lv2_2) and (trunc_ln41_reg_1946 = ap_const_lv2_2))) then 
                blur_4_address0 <= zext_ln46_4_fu_1339_p1(18 - 1 downto 0);
            else 
                blur_4_address0 <= "XXXXXXXXXXXXXXXXXX";
            end if;
        else 
            blur_4_address0 <= "XXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    blur_4_ce0_assign_proc : process(ap_enable_reg_pp0_iter36, ap_block_pp0_stage0_11001, trunc_ln41_reg_1946, trunc_ln42_reg_1964)
    begin
        if ((((trunc_ln42_reg_1964 = ap_const_lv2_2) and (trunc_ln41_reg_1946 = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter36 = ap_const_logic_1)) or ((trunc_ln42_reg_1964 = ap_const_lv2_2) and (trunc_ln41_reg_1946 = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter36 = ap_const_logic_1)) or ((trunc_ln42_reg_1964 = ap_const_lv2_2) and (trunc_ln41_reg_1946 = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter36 = ap_const_logic_1)) or ((trunc_ln42_reg_1964 = ap_const_lv2_1) and (trunc_ln41_reg_1946 = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter36 = ap_const_logic_1)) or ((trunc_ln42_reg_1964 = ap_const_lv2_1) and (trunc_ln41_reg_1946 = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter36 = ap_const_logic_1)) or ((trunc_ln42_reg_1964 = ap_const_lv2_0) and (trunc_ln41_reg_1946 = ap_const_lv2_0) 
    and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter36 = ap_const_logic_1)) or ((trunc_ln42_reg_1964 = ap_const_lv2_0) and (trunc_ln41_reg_1946 = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter36 = ap_const_logic_1)) or ((trunc_ln42_reg_1964 = ap_const_lv2_0) and (trunc_ln41_reg_1946 = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter36 = ap_const_logic_1)))) then 
            blur_4_ce0 <= ap_const_logic_1;
        else 
            blur_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    blur_5_address0_assign_proc : process(ap_enable_reg_pp0_iter36, trunc_ln41_reg_1946, trunc_ln42_reg_1964, zext_ln46_1_fu_1321_p1, ap_block_pp0_stage0, zext_ln46_4_fu_1339_p1, zext_ln46_5_fu_1356_p1, zext_ln46_9_fu_1374_p1, zext_ln46_10_fu_1391_p1, zext_ln46_14_fu_1408_p1, zext_ln46_15_fu_1425_p1, zext_ln46_16_fu_1442_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter36 = ap_const_logic_1))) then
            if (((trunc_ln42_reg_1964 = ap_const_lv2_1) and (trunc_ln41_reg_1946 = ap_const_lv2_0))) then 
                blur_5_address0 <= zext_ln46_16_fu_1442_p1(18 - 1 downto 0);
            elsif (((trunc_ln42_reg_1964 = ap_const_lv2_2) and (trunc_ln41_reg_1946 = ap_const_lv2_0))) then 
                blur_5_address0 <= zext_ln46_15_fu_1425_p1(18 - 1 downto 0);
            elsif (((trunc_ln42_reg_1964 = ap_const_lv2_0) and (trunc_ln41_reg_1946 = ap_const_lv2_0))) then 
                blur_5_address0 <= zext_ln46_14_fu_1408_p1(18 - 1 downto 0);
            elsif (((trunc_ln42_reg_1964 = ap_const_lv2_1) and (trunc_ln41_reg_1946 = ap_const_lv2_1))) then 
                blur_5_address0 <= zext_ln46_10_fu_1391_p1(18 - 1 downto 0);
            elsif (((trunc_ln42_reg_1964 = ap_const_lv2_0) and (trunc_ln41_reg_1946 = ap_const_lv2_1))) then 
                blur_5_address0 <= zext_ln46_5_fu_1356_p1(18 - 1 downto 0);
            elsif (((trunc_ln42_reg_1964 = ap_const_lv2_1) and (trunc_ln41_reg_1946 = ap_const_lv2_2))) then 
                blur_5_address0 <= zext_ln46_9_fu_1374_p1(18 - 1 downto 0);
            elsif (((trunc_ln42_reg_1964 = ap_const_lv2_2) and (trunc_ln41_reg_1946 = ap_const_lv2_2))) then 
                blur_5_address0 <= zext_ln46_1_fu_1321_p1(18 - 1 downto 0);
            elsif (((trunc_ln42_reg_1964 = ap_const_lv2_0) and (trunc_ln41_reg_1946 = ap_const_lv2_2))) then 
                blur_5_address0 <= zext_ln46_4_fu_1339_p1(18 - 1 downto 0);
            else 
                blur_5_address0 <= "XXXXXXXXXXXXXXXXXX";
            end if;
        else 
            blur_5_address0 <= "XXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    blur_5_ce0_assign_proc : process(ap_enable_reg_pp0_iter36, ap_block_pp0_stage0_11001, trunc_ln41_reg_1946, trunc_ln42_reg_1964)
    begin
        if ((((trunc_ln42_reg_1964 = ap_const_lv2_2) and (trunc_ln41_reg_1946 = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter36 = ap_const_logic_1)) or ((trunc_ln42_reg_1964 = ap_const_lv2_2) and (trunc_ln41_reg_1946 = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter36 = ap_const_logic_1)) or ((trunc_ln42_reg_1964 = ap_const_lv2_1) and (trunc_ln41_reg_1946 = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter36 = ap_const_logic_1)) or ((trunc_ln42_reg_1964 = ap_const_lv2_1) and (trunc_ln41_reg_1946 = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter36 = ap_const_logic_1)) or ((trunc_ln42_reg_1964 = ap_const_lv2_1) and (trunc_ln41_reg_1946 = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter36 = ap_const_logic_1)) or ((trunc_ln42_reg_1964 = ap_const_lv2_0) and (trunc_ln41_reg_1946 = ap_const_lv2_0) 
    and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter36 = ap_const_logic_1)) or ((trunc_ln42_reg_1964 = ap_const_lv2_0) and (trunc_ln41_reg_1946 = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter36 = ap_const_logic_1)) or ((trunc_ln42_reg_1964 = ap_const_lv2_0) and (trunc_ln41_reg_1946 = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter36 = ap_const_logic_1)))) then 
            blur_5_ce0 <= ap_const_logic_1;
        else 
            blur_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    blur_6_address0_assign_proc : process(ap_enable_reg_pp0_iter36, trunc_ln41_reg_1946, trunc_ln42_reg_1964, zext_ln46_1_fu_1321_p1, ap_block_pp0_stage0, zext_ln46_4_fu_1339_p1, zext_ln46_5_fu_1356_p1, zext_ln46_9_fu_1374_p1, zext_ln46_10_fu_1391_p1, zext_ln46_14_fu_1408_p1, zext_ln46_15_fu_1425_p1, zext_ln46_16_fu_1442_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter36 = ap_const_logic_1))) then
            if (((trunc_ln42_reg_1964 = ap_const_lv2_2) and (trunc_ln41_reg_1946 = ap_const_lv2_1))) then 
                blur_6_address0 <= zext_ln46_16_fu_1442_p1(18 - 1 downto 0);
            elsif (((trunc_ln42_reg_1964 = ap_const_lv2_0) and (trunc_ln41_reg_1946 = ap_const_lv2_1))) then 
                blur_6_address0 <= zext_ln46_15_fu_1425_p1(18 - 1 downto 0);
            elsif (((trunc_ln42_reg_1964 = ap_const_lv2_1) and (trunc_ln41_reg_1946 = ap_const_lv2_1))) then 
                blur_6_address0 <= zext_ln46_14_fu_1408_p1(18 - 1 downto 0);
            elsif (((trunc_ln42_reg_1964 = ap_const_lv2_2) and (trunc_ln41_reg_1946 = ap_const_lv2_2))) then 
                blur_6_address0 <= zext_ln46_10_fu_1391_p1(18 - 1 downto 0);
            elsif (((trunc_ln42_reg_1964 = ap_const_lv2_1) and (trunc_ln41_reg_1946 = ap_const_lv2_2))) then 
                blur_6_address0 <= zext_ln46_5_fu_1356_p1(18 - 1 downto 0);
            elsif (((trunc_ln42_reg_1964 = ap_const_lv2_2) and (trunc_ln41_reg_1946 = ap_const_lv2_0))) then 
                blur_6_address0 <= zext_ln46_9_fu_1374_p1(18 - 1 downto 0);
            elsif (((trunc_ln42_reg_1964 = ap_const_lv2_0) and (trunc_ln41_reg_1946 = ap_const_lv2_0))) then 
                blur_6_address0 <= zext_ln46_1_fu_1321_p1(18 - 1 downto 0);
            elsif (((trunc_ln42_reg_1964 = ap_const_lv2_1) and (trunc_ln41_reg_1946 = ap_const_lv2_0))) then 
                blur_6_address0 <= zext_ln46_4_fu_1339_p1(18 - 1 downto 0);
            else 
                blur_6_address0 <= "XXXXXXXXXXXXXXXXXX";
            end if;
        else 
            blur_6_address0 <= "XXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    blur_6_ce0_assign_proc : process(ap_enable_reg_pp0_iter36, ap_block_pp0_stage0_11001, trunc_ln41_reg_1946, trunc_ln42_reg_1964)
    begin
        if ((((trunc_ln42_reg_1964 = ap_const_lv2_2) and (trunc_ln41_reg_1946 = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter36 = ap_const_logic_1)) or ((trunc_ln42_reg_1964 = ap_const_lv2_2) and (trunc_ln41_reg_1946 = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter36 = ap_const_logic_1)) or ((trunc_ln42_reg_1964 = ap_const_lv2_2) and (trunc_ln41_reg_1946 = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter36 = ap_const_logic_1)) or ((trunc_ln42_reg_1964 = ap_const_lv2_1) and (trunc_ln41_reg_1946 = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter36 = ap_const_logic_1)) or ((trunc_ln42_reg_1964 = ap_const_lv2_1) and (trunc_ln41_reg_1946 = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter36 = ap_const_logic_1)) or ((trunc_ln42_reg_1964 = ap_const_lv2_1) and (trunc_ln41_reg_1946 = ap_const_lv2_1) 
    and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter36 = ap_const_logic_1)) or ((trunc_ln42_reg_1964 = ap_const_lv2_0) and (trunc_ln41_reg_1946 = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter36 = ap_const_logic_1)) or ((trunc_ln42_reg_1964 = ap_const_lv2_0) and (trunc_ln41_reg_1946 = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter36 = ap_const_logic_1)))) then 
            blur_6_ce0 <= ap_const_logic_1;
        else 
            blur_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    blur_7_address0_assign_proc : process(ap_enable_reg_pp0_iter36, trunc_ln41_reg_1946, trunc_ln42_reg_1964, zext_ln46_1_fu_1321_p1, ap_block_pp0_stage0, zext_ln46_4_fu_1339_p1, zext_ln46_5_fu_1356_p1, zext_ln46_9_fu_1374_p1, zext_ln46_10_fu_1391_p1, zext_ln46_14_fu_1408_p1, zext_ln46_15_fu_1425_p1, zext_ln46_16_fu_1442_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter36 = ap_const_logic_1))) then
            if (((trunc_ln42_reg_1964 = ap_const_lv2_0) and (trunc_ln41_reg_1946 = ap_const_lv2_1))) then 
                blur_7_address0 <= zext_ln46_16_fu_1442_p1(18 - 1 downto 0);
            elsif (((trunc_ln42_reg_1964 = ap_const_lv2_1) and (trunc_ln41_reg_1946 = ap_const_lv2_1))) then 
                blur_7_address0 <= zext_ln46_15_fu_1425_p1(18 - 1 downto 0);
            elsif (((trunc_ln42_reg_1964 = ap_const_lv2_2) and (trunc_ln41_reg_1946 = ap_const_lv2_1))) then 
                blur_7_address0 <= zext_ln46_14_fu_1408_p1(18 - 1 downto 0);
            elsif (((trunc_ln42_reg_1964 = ap_const_lv2_0) and (trunc_ln41_reg_1946 = ap_const_lv2_2))) then 
                blur_7_address0 <= zext_ln46_10_fu_1391_p1(18 - 1 downto 0);
            elsif (((trunc_ln42_reg_1964 = ap_const_lv2_2) and (trunc_ln41_reg_1946 = ap_const_lv2_2))) then 
                blur_7_address0 <= zext_ln46_5_fu_1356_p1(18 - 1 downto 0);
            elsif (((trunc_ln42_reg_1964 = ap_const_lv2_0) and (trunc_ln41_reg_1946 = ap_const_lv2_0))) then 
                blur_7_address0 <= zext_ln46_9_fu_1374_p1(18 - 1 downto 0);
            elsif (((trunc_ln42_reg_1964 = ap_const_lv2_1) and (trunc_ln41_reg_1946 = ap_const_lv2_0))) then 
                blur_7_address0 <= zext_ln46_1_fu_1321_p1(18 - 1 downto 0);
            elsif (((trunc_ln42_reg_1964 = ap_const_lv2_2) and (trunc_ln41_reg_1946 = ap_const_lv2_0))) then 
                blur_7_address0 <= zext_ln46_4_fu_1339_p1(18 - 1 downto 0);
            else 
                blur_7_address0 <= "XXXXXXXXXXXXXXXXXX";
            end if;
        else 
            blur_7_address0 <= "XXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    blur_7_ce0_assign_proc : process(ap_enable_reg_pp0_iter36, ap_block_pp0_stage0_11001, trunc_ln41_reg_1946, trunc_ln42_reg_1964)
    begin
        if ((((trunc_ln42_reg_1964 = ap_const_lv2_2) and (trunc_ln41_reg_1946 = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter36 = ap_const_logic_1)) or ((trunc_ln42_reg_1964 = ap_const_lv2_2) and (trunc_ln41_reg_1946 = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter36 = ap_const_logic_1)) or ((trunc_ln42_reg_1964 = ap_const_lv2_2) and (trunc_ln41_reg_1946 = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter36 = ap_const_logic_1)) or ((trunc_ln42_reg_1964 = ap_const_lv2_1) and (trunc_ln41_reg_1946 = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter36 = ap_const_logic_1)) or ((trunc_ln42_reg_1964 = ap_const_lv2_1) and (trunc_ln41_reg_1946 = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter36 = ap_const_logic_1)) or ((trunc_ln42_reg_1964 = ap_const_lv2_0) and (trunc_ln41_reg_1946 = ap_const_lv2_0) 
    and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter36 = ap_const_logic_1)) or ((trunc_ln42_reg_1964 = ap_const_lv2_0) and (trunc_ln41_reg_1946 = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter36 = ap_const_logic_1)) or ((trunc_ln42_reg_1964 = ap_const_lv2_0) and (trunc_ln41_reg_1946 = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter36 = ap_const_logic_1)))) then 
            blur_7_ce0 <= ap_const_logic_1;
        else 
            blur_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    blur_8_address0_assign_proc : process(ap_enable_reg_pp0_iter36, trunc_ln41_reg_1946, trunc_ln42_reg_1964, zext_ln46_1_fu_1321_p1, ap_block_pp0_stage0, zext_ln46_4_fu_1339_p1, zext_ln46_5_fu_1356_p1, zext_ln46_9_fu_1374_p1, zext_ln46_10_fu_1391_p1, zext_ln46_14_fu_1408_p1, zext_ln46_15_fu_1425_p1, zext_ln46_16_fu_1442_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter36 = ap_const_logic_1))) then
            if (((trunc_ln42_reg_1964 = ap_const_lv2_1) and (trunc_ln41_reg_1946 = ap_const_lv2_1))) then 
                blur_8_address0 <= zext_ln46_16_fu_1442_p1(18 - 1 downto 0);
            elsif (((trunc_ln42_reg_1964 = ap_const_lv2_2) and (trunc_ln41_reg_1946 = ap_const_lv2_1))) then 
                blur_8_address0 <= zext_ln46_15_fu_1425_p1(18 - 1 downto 0);
            elsif (((trunc_ln42_reg_1964 = ap_const_lv2_0) and (trunc_ln41_reg_1946 = ap_const_lv2_1))) then 
                blur_8_address0 <= zext_ln46_14_fu_1408_p1(18 - 1 downto 0);
            elsif (((trunc_ln42_reg_1964 = ap_const_lv2_1) and (trunc_ln41_reg_1946 = ap_const_lv2_2))) then 
                blur_8_address0 <= zext_ln46_10_fu_1391_p1(18 - 1 downto 0);
            elsif (((trunc_ln42_reg_1964 = ap_const_lv2_0) and (trunc_ln41_reg_1946 = ap_const_lv2_2))) then 
                blur_8_address0 <= zext_ln46_5_fu_1356_p1(18 - 1 downto 0);
            elsif (((trunc_ln42_reg_1964 = ap_const_lv2_1) and (trunc_ln41_reg_1946 = ap_const_lv2_0))) then 
                blur_8_address0 <= zext_ln46_9_fu_1374_p1(18 - 1 downto 0);
            elsif (((trunc_ln42_reg_1964 = ap_const_lv2_2) and (trunc_ln41_reg_1946 = ap_const_lv2_0))) then 
                blur_8_address0 <= zext_ln46_1_fu_1321_p1(18 - 1 downto 0);
            elsif (((trunc_ln42_reg_1964 = ap_const_lv2_0) and (trunc_ln41_reg_1946 = ap_const_lv2_0))) then 
                blur_8_address0 <= zext_ln46_4_fu_1339_p1(18 - 1 downto 0);
            else 
                blur_8_address0 <= "XXXXXXXXXXXXXXXXXX";
            end if;
        else 
            blur_8_address0 <= "XXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    blur_8_ce0_assign_proc : process(ap_enable_reg_pp0_iter36, ap_block_pp0_stage0_11001, trunc_ln41_reg_1946, trunc_ln42_reg_1964)
    begin
        if ((((trunc_ln42_reg_1964 = ap_const_lv2_2) and (trunc_ln41_reg_1946 = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter36 = ap_const_logic_1)) or ((trunc_ln42_reg_1964 = ap_const_lv2_2) and (trunc_ln41_reg_1946 = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter36 = ap_const_logic_1)) or ((trunc_ln42_reg_1964 = ap_const_lv2_1) and (trunc_ln41_reg_1946 = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter36 = ap_const_logic_1)) or ((trunc_ln42_reg_1964 = ap_const_lv2_1) and (trunc_ln41_reg_1946 = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter36 = ap_const_logic_1)) or ((trunc_ln42_reg_1964 = ap_const_lv2_1) and (trunc_ln41_reg_1946 = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter36 = ap_const_logic_1)) or ((trunc_ln42_reg_1964 = ap_const_lv2_0) and (trunc_ln41_reg_1946 = ap_const_lv2_0) 
    and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter36 = ap_const_logic_1)) or ((trunc_ln42_reg_1964 = ap_const_lv2_0) and (trunc_ln41_reg_1946 = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter36 = ap_const_logic_1)) or ((trunc_ln42_reg_1964 = ap_const_lv2_0) and (trunc_ln41_reg_1946 = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter36 = ap_const_logic_1)))) then 
            blur_8_ce0 <= ap_const_logic_1;
        else 
            blur_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    blur_address0_assign_proc : process(ap_enable_reg_pp0_iter36, trunc_ln41_reg_1946, trunc_ln42_reg_1964, zext_ln46_1_fu_1321_p1, ap_block_pp0_stage0, zext_ln46_4_fu_1339_p1, zext_ln46_5_fu_1356_p1, zext_ln46_9_fu_1374_p1, zext_ln46_10_fu_1391_p1, zext_ln46_14_fu_1408_p1, zext_ln46_15_fu_1425_p1, zext_ln46_16_fu_1442_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter36 = ap_const_logic_1))) then
            if (((trunc_ln42_reg_1964 = ap_const_lv2_2) and (trunc_ln41_reg_1946 = ap_const_lv2_2))) then 
                blur_address0 <= zext_ln46_16_fu_1442_p1(18 - 1 downto 0);
            elsif (((trunc_ln42_reg_1964 = ap_const_lv2_0) and (trunc_ln41_reg_1946 = ap_const_lv2_2))) then 
                blur_address0 <= zext_ln46_15_fu_1425_p1(18 - 1 downto 0);
            elsif (((trunc_ln42_reg_1964 = ap_const_lv2_1) and (trunc_ln41_reg_1946 = ap_const_lv2_2))) then 
                blur_address0 <= zext_ln46_14_fu_1408_p1(18 - 1 downto 0);
            elsif (((trunc_ln42_reg_1964 = ap_const_lv2_2) and (trunc_ln41_reg_1946 = ap_const_lv2_0))) then 
                blur_address0 <= zext_ln46_10_fu_1391_p1(18 - 1 downto 0);
            elsif (((trunc_ln42_reg_1964 = ap_const_lv2_1) and (trunc_ln41_reg_1946 = ap_const_lv2_0))) then 
                blur_address0 <= zext_ln46_5_fu_1356_p1(18 - 1 downto 0);
            elsif (((trunc_ln42_reg_1964 = ap_const_lv2_2) and (trunc_ln41_reg_1946 = ap_const_lv2_1))) then 
                blur_address0 <= zext_ln46_9_fu_1374_p1(18 - 1 downto 0);
            elsif (((trunc_ln42_reg_1964 = ap_const_lv2_0) and (trunc_ln41_reg_1946 = ap_const_lv2_1))) then 
                blur_address0 <= zext_ln46_1_fu_1321_p1(18 - 1 downto 0);
            elsif (((trunc_ln42_reg_1964 = ap_const_lv2_1) and (trunc_ln41_reg_1946 = ap_const_lv2_1))) then 
                blur_address0 <= zext_ln46_4_fu_1339_p1(18 - 1 downto 0);
            else 
                blur_address0 <= "XXXXXXXXXXXXXXXXXX";
            end if;
        else 
            blur_address0 <= "XXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    blur_ce0_assign_proc : process(ap_enable_reg_pp0_iter36, ap_block_pp0_stage0_11001, trunc_ln41_reg_1946, trunc_ln42_reg_1964)
    begin
        if ((((trunc_ln42_reg_1964 = ap_const_lv2_2) and (trunc_ln41_reg_1946 = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter36 = ap_const_logic_1)) or ((trunc_ln42_reg_1964 = ap_const_lv2_2) and (trunc_ln41_reg_1946 = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter36 = ap_const_logic_1)) or ((trunc_ln42_reg_1964 = ap_const_lv2_2) and (trunc_ln41_reg_1946 = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter36 = ap_const_logic_1)) or ((trunc_ln42_reg_1964 = ap_const_lv2_1) and (trunc_ln41_reg_1946 = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter36 = ap_const_logic_1)) or ((trunc_ln42_reg_1964 = ap_const_lv2_1) and (trunc_ln41_reg_1946 = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter36 = ap_const_logic_1)) or ((trunc_ln42_reg_1964 = ap_const_lv2_1) and (trunc_ln41_reg_1946 = ap_const_lv2_1) 
    and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter36 = ap_const_logic_1)) or ((trunc_ln42_reg_1964 = ap_const_lv2_0) and (trunc_ln41_reg_1946 = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter36 = ap_const_logic_1)) or ((trunc_ln42_reg_1964 = ap_const_lv2_0) and (trunc_ln41_reg_1946 = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter36 = ap_const_logic_1)))) then 
            blur_ce0 <= ap_const_logic_1;
        else 
            blur_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    empty_fu_1192_p2 <= std_logic_vector(unsigned(select_ln41_2_reg_1886_pp0_iter33_reg) + unsigned(ap_const_lv31_7FFFFFFF));
    grad_mag_address0 <= zext_ln51_fu_1707_p1(21 - 1 downto 0);

    grad_mag_ce0_assign_proc : process(ap_enable_reg_pp0_iter38, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter38 = ap_const_logic_1))) then 
            grad_mag_ce0 <= ap_const_logic_1;
        else 
            grad_mag_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    grad_mag_d0 <= std_logic_vector(unsigned(select_ln163_fu_1778_p3) + unsigned(select_ln163_1_fu_1814_p3));

    grad_mag_we0_assign_proc : process(ap_enable_reg_pp0_iter38, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter38 = ap_const_logic_1))) then 
            grad_mag_we0 <= ap_const_logic_1;
        else 
            grad_mag_we0 <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1075_p1 <= ap_const_lv31_3(3 - 1 downto 0);
    grp_fu_1097_p1 <= ap_const_lv31_3(3 - 1 downto 0);
    grp_fu_802_p7 <= "XXXXXXXX";
    grp_fu_821_p7 <= "XXXXXXXX";
    grp_fu_840_p7 <= "XXXXXXXX";
    grp_fu_859_p7 <= "XXXXXXXX";
    grp_fu_878_p7 <= "XXXXXXXX";
    grp_fu_897_p7 <= "XXXXXXXX";
    grp_fu_916_p7 <= "XXXXXXXX";
    grp_fu_935_p7 <= "XXXXXXXX";
    grp_fu_954_p7 <= "XXXXXXXX";
    gx_fu_1722_p2 <= std_logic_vector(unsigned(sub_ln47_1_fu_1717_p2) + unsigned(sub_ln47_cast7_fu_1714_p1));
    gy_fu_1740_p2 <= std_logic_vector(unsigned(add_ln48_1_fu_1735_p2) + unsigned(zext_ln48_2_fu_1732_p1));
    icmp_ln41_fu_1003_p2 <= "1" when (indvar_flatten10_fu_122 = mul_ln27) else "0";
    icmp_ln42_fu_998_p2 <= "1" when (signed(zext_ln42_fu_994_p1) < signed(add_ln27)) else "0";
    mul_ln41_fu_777_p0 <= mul_ln41_fu_777_p00(31 - 1 downto 0);
    mul_ln41_fu_777_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln41_2_reg_1886_pp0_iter33_reg),63));
    mul_ln41_fu_777_p1 <= ap_const_lv63_AAAAAAAB(33 - 1 downto 0);
    mul_ln42_fu_782_p0 <= mul_ln42_fu_782_p00(31 - 1 downto 0);
    mul_ln42_fu_782_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln41_reg_1869_pp0_iter34_reg),63));
    mul_ln42_fu_782_p1 <= ap_const_lv63_AAAAAAAB(33 - 1 downto 0);
    mul_ln43_fu_772_p0 <= mul_ln43_fu_772_p00(31 - 1 downto 0);
    mul_ln43_fu_772_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln41_1_fu_1118_p3),63));
    mul_ln43_fu_772_p1 <= ap_const_lv63_AAAAAAAB(33 - 1 downto 0);
    mul_ln46_1_fu_792_p0 <= mul_ln46_1_fu_792_p00(31 - 1 downto 0);
    mul_ln46_1_fu_792_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln46_reg_1935),63));
    mul_ln46_1_fu_792_p1 <= ap_const_lv63_AAAAAAAB(33 - 1 downto 0);
    mul_ln46_2_fu_797_p0 <= mul_ln46_2_fu_797_p00(31 - 1 downto 0);
    mul_ln46_2_fu_797_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln42_reg_1898_pp0_iter34_reg),63));
    mul_ln46_2_fu_797_p1 <= ap_const_lv63_AAAAAAAB(33 - 1 downto 0);
    mul_ln46_fu_787_p0 <= mul_ln46_fu_787_p00(31 - 1 downto 0);
    mul_ln46_fu_787_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(empty_reg_1930),63));
    mul_ln46_fu_787_p1 <= ap_const_lv63_AAAAAAAB(33 - 1 downto 0);
    select_ln163_1_fu_1814_p3 <= 
        xs_1_fu_1796_p4 when (tmp_34_fu_1806_p3(0) = '1') else 
        sext_ln43_fu_1746_p1;
    select_ln163_fu_1778_p3 <= 
        xs_fu_1760_p4 when (tmp_fu_1770_p3(0) = '1') else 
        sext_ln48_1_fu_1728_p1;
    select_ln41_1_fu_1118_p3 <= 
        add_ln41_2_reg_1881 when (icmp_ln42_reg_1860(0) = '1') else 
        add_ln41_1_reg_1876;
    select_ln41_2_fu_1037_p3 <= 
        r_fu_118 when (icmp_ln42_fu_998_p2(0) = '1') else 
        add_ln41_2_fu_1031_p2;
    select_ln41_fu_1017_p3 <= 
        c_1_fu_114 when (icmp_ln42_fu_998_p2(0) = '1') else 
        ap_const_lv31_1;
        sext_ln162_1_fu_1756_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln161_fu_1750_p2),32));

        sext_ln162_fu_1792_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln161_1_fu_1786_p2),32));

        sext_ln43_fu_1746_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(gy_fu_1740_p2),32));

        sext_ln47_fu_1651_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_32_fu_1643_p3),11));

        sext_ln48_1_fu_1728_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(gx_fu_1722_p2),32));

        sext_ln48_fu_1679_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln48_fu_1673_p2),11));

    shl_ln1_fu_1683_p3 <= (v_6_fu_1589_p9 & ap_const_lv1_0);
    shl_ln48_1_fu_1661_p3 <= (v_1_fu_1478_p9 & ap_const_lv1_0);
    sub_ln161_1_fu_1786_p2 <= std_logic_vector(unsigned(ap_const_lv11_0) - unsigned(gy_fu_1740_p2));
    sub_ln161_fu_1750_p2 <= std_logic_vector(unsigned(ap_const_lv11_0) - unsigned(gx_fu_1722_p2));
    sub_ln47_1_fu_1717_p2 <= std_logic_vector(unsigned(add_ln47_reg_2371) - unsigned(zext_ln46_17_fu_1711_p1));
        sub_ln47_cast7_fu_1714_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln47_reg_2366),11));

    sub_ln47_fu_1631_p2 <= std_logic_vector(unsigned(zext_ln46_13_fu_1627_p1) - unsigned(zext_ln46_2_fu_1474_p1));
    sub_ln48_1_fu_1695_p2 <= std_logic_vector(signed(sext_ln48_fu_1679_p1) - signed(zext_ln46_12_fu_1516_p1));
    sub_ln48_fu_1673_p2 <= std_logic_vector(unsigned(ap_const_lv10_0) - unsigned(zext_ln48_fu_1669_p1));
    sub_ln51_fu_1069_p2 <= std_logic_vector(unsigned(tmp_24_fu_1053_p3) - unsigned(tmp_25_fu_1061_p3));
    tmp65_fu_1637_p2 <= std_logic_vector(unsigned(zext_ln46_8_fu_1562_p1) - unsigned(zext_ln46_7_fu_1539_p1));
    tmp_24_fu_1053_p3 <= (trunc_ln51_1_fu_1049_p1 & ap_const_lv11_0);
    tmp_25_fu_1061_p3 <= (trunc_ln51_fu_1045_p1 & ap_const_lv7_0);
    tmp_26_fu_1202_p3 <= (tmp_30_cast_reg_1925 & ap_const_lv9_0);
    tmp_27_fu_1209_p3 <= (tmp_30_cast3_reg_1920 & ap_const_lv7_0);
    tmp_28_fu_1296_p3 <= (tmp_34_cast_reg_1982 & ap_const_lv9_0);
    tmp_29_fu_1303_p3 <= (tmp_34_cast5_reg_1977 & ap_const_lv7_0);
    tmp_30_fu_1148_p3 <= (tmp_38_cast_reg_1908 & ap_const_lv9_0);
    tmp_31_fu_1155_p3 <= (tmp_38_cast6_reg_1903 & ap_const_lv7_0);
    tmp_32_fu_1643_p3 <= (tmp65_fu_1637_p2 & ap_const_lv1_0);
    tmp_34_fu_1806_p3 <= gy_fu_1740_p2(10 downto 10);
    tmp_fu_1770_p3 <= sext_ln48_1_fu_1728_p1(31 downto 31);
    trunc_ln41_fu_1222_p1 <= grp_fu_1075_p2(2 - 1 downto 0);
    trunc_ln42_fu_1240_p1 <= grp_fu_1097_p2(2 - 1 downto 0);
    trunc_ln51_1_fu_1049_p1 <= select_ln41_2_fu_1037_p3(10 - 1 downto 0);
    trunc_ln51_2_fu_1081_p1 <= select_ln41_fu_1017_p3(21 - 1 downto 0);
    trunc_ln51_fu_1045_p1 <= select_ln41_2_fu_1037_p3(14 - 1 downto 0);
    v_1_fu_1478_p7 <= "XXXXXXXX";
    v_2_fu_1497_p7 <= "XXXXXXXX";
    v_3_fu_1520_p7 <= "XXXXXXXX";
    v_4_fu_1543_p7 <= "XXXXXXXX";
    v_5_fu_1566_p7 <= "XXXXXXXX";
    v_6_fu_1589_p7 <= "XXXXXXXX";
    v_7_fu_1608_p7 <= "XXXXXXXX";
    v_fu_1455_p7 <= "XXXXXXXX";
    
    xs_1_fu_1796_p4_proc : process(sext_ln162_fu_1792_p1)
    begin
        xs_1_fu_1796_p4 <= sext_ln162_fu_1792_p1;
        xs_1_fu_1796_p4(31) <= ap_const_lv1_0(0);
    end process;

    
    xs_fu_1760_p4_proc : process(sext_ln162_1_fu_1756_p1)
    begin
        xs_fu_1760_p4 <= sext_ln162_1_fu_1756_p1;
        xs_fu_1760_p4(31) <= ap_const_lv1_0(0);
    end process;

    zext_ln42_fu_994_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(c_1_fu_114),32));
    zext_ln46_10_fu_1391_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln46_7_fu_1387_p2),64));
    zext_ln46_11_fu_1585_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(v_5_fu_1566_p9),10));
    zext_ln46_12_fu_1516_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(v_2_fu_1497_p9),11));
    zext_ln46_13_fu_1627_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(v_7_fu_1608_p9),9));
    zext_ln46_14_fu_1408_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln46_9_fu_1404_p2),64));
    zext_ln46_15_fu_1425_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln46_10_fu_1421_p2),64));
    zext_ln46_16_fu_1442_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln46_11_fu_1438_p2),64));
    zext_ln46_17_fu_1711_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(v_5_reg_2361),11));
    zext_ln46_1_fu_1321_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln46_3_fu_1316_p2),64));
    zext_ln46_2_fu_1474_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(v_fu_1455_p9),9));
    zext_ln46_4_fu_1339_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln46_4_fu_1334_p2),64));
    zext_ln46_5_fu_1356_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln46_5_fu_1352_p2),64));
    zext_ln46_7_fu_1539_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(v_3_fu_1520_p9),9));
    zext_ln46_8_fu_1562_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(v_4_fu_1543_p9),9));
    zext_ln46_9_fu_1374_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln46_6_fu_1369_p2),64));
    zext_ln48_1_fu_1691_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln1_fu_1683_p3),10));
    zext_ln48_2_fu_1732_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln48_reg_2381),11));
    zext_ln48_fu_1669_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln48_1_fu_1661_p3),10));
    zext_ln51_fu_1707_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln51_1_reg_1893_pp0_iter37_reg),64));
end behav;
