<html><body><samp><pre>
<!@TC:1588380595>
#Build: Synplify Pro L-2016.09M-2, Build 065R, Nov 16 2016
#install: C:\Microsemi\Libero_SoC_v11.8\SynplifyPro
#OS: Windows 8 6.2
#Hostname: DESKTOP-C6MTIST

# Sat May 02 03:49:55 2020

#Implementation: synthesis

<a name=compilerReport1></a>Synopsys HDL Compiler, version comp2016q3p1, Build 117R, built Nov 17 2016</a>
@N: : <!@TM:1588380596> | Running in 64-bit mode 
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

<a name=compilerReport2></a>Synopsys VHDL Compiler, version comp2016q3p1, Build 127R, built Nov 24 2016</a>
@N: : <!@TM:1588380596> | Running in 64-bit mode 
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N:<a href="@N:CD720:@XP_HELP">CD720</a> : <a href="C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\vhd2008\std.vhd:146:18:146:22:@N:CD720:@XP_MSG">std.vhd(146)</a><!@TM:1588380596> | Setting time resolution to ps
@N: : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\top.vhd:19:7:19:14:@N::@XP_MSG">top.vhd(19)</a><!@TM:1588380596> | Top entity is set to EKB_top.
File G:\ACTELL\EKB\EKB\Libero\smartgen\PLL_0\PLL_0.vhd changed - recompiling
File C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\proasic\proasic3l.vhd changed - recompiling
File G:\ACTELL\EKB\EKB\Libero\smartgen\PLL_SIM_IS\PLL_SIM_IS.vhd changed - recompiling
File G:\ACTELL\EKB\EKB\Libero\smartgen\PLL_SIM_IS_1\PLL_SIM_IS_1.vhd changed - recompiling
File G:\ACTELL\EKB\EKB\Libero\hdl\noise_gen.vhd changed - recompiling
File G:\ACTELL\EKB\EKB\Libero\hdl\reset_control.vhd changed - recompiling
File G:\ACTELL\EKB\EKB\Libero\hdl\gen_pix_str_frame.vhd changed - recompiling
File G:\ACTELL\EKB\EKB\Libero\hdl\sync_gen_pix_str_frame.vhd changed - recompiling
File G:\ACTELL\EKB\EKB\Libero\hdl\parall_to_serial.vhd changed - recompiling
File G:\ACTELL\EKB\EKB\Libero\hdl\IS_SIM_serial_DDR.vhd changed - recompiling
File G:\ACTELL\EKB\EKB\Libero\hdl\PATHERN_GENERATOR.vhd changed - recompiling
File G:\ACTELL\EKB\EKB\Libero\hdl\TRS_gen.vhd changed - recompiling
File G:\ACTELL\EKB\EKB\Libero\hdl\IS_SIM_Paralell.vhd changed - recompiling
File G:\ACTELL\EKB\EKB\Libero\hdl\IMAGE_SENSOR_SIM.vhd changed - recompiling
File G:\ACTELL\EKB\EKB\Libero\hdl\top.vhd changed - recompiling
VHDL syntax check successful!
File G:\ACTELL\EKB\EKB\Libero\hdl\IS_SIM_Paralell.vhd changed - recompiling
@N:<a href="@N:CD231:@XP_HELP">CD231</a> : <a href="C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\vhd2008\std1164.vhd:890:16:890:18:@N:CD231:@XP_MSG">std1164.vhd(890)</a><!@TM:1588380596> | Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\top.vhd:19:7:19:14:@N:CD630:@XP_MSG">top.vhd(19)</a><!@TM:1588380596> | Synthesizing work.ekb_top.rtl.
<font color=#A52A2A>@W:<a href="@W:CD326:@XP_HELP">CD326</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\top.vhd:218:0:218:18:@W:CD326:@XP_MSG">top.vhd(218)</a><!@TM:1588380596> | Port data_is_csi of entity work.image_sensor_sim is unconnected. If a port needs to remain unconnected, use the keyword open.</font>
<font color=#A52A2A>@W:<a href="@W:CD326:@XP_HELP">CD326</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\top.vhd:218:0:218:18:@W:CD326:@XP_MSG">top.vhd(218)</a><!@TM:1588380596> | Port data_is_lvds_ch_4 of entity work.image_sensor_sim is unconnected. If a port needs to remain unconnected, use the keyword open.</font>
<font color=#A52A2A>@W:<a href="@W:CD326:@XP_HELP">CD326</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\top.vhd:218:0:218:18:@W:CD326:@XP_MSG">top.vhd(218)</a><!@TM:1588380596> | Port data_is_lvds_ch_3 of entity work.image_sensor_sim is unconnected. If a port needs to remain unconnected, use the keyword open.</font>
<font color=#A52A2A>@W:<a href="@W:CD326:@XP_HELP">CD326</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\top.vhd:218:0:218:18:@W:CD326:@XP_MSG">top.vhd(218)</a><!@TM:1588380596> | Port data_is_lvds_ch_2 of entity work.image_sensor_sim is unconnected. If a port needs to remain unconnected, use the keyword open.</font>
<font color=#A52A2A>@W:<a href="@W:CD326:@XP_HELP">CD326</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\top.vhd:218:0:218:18:@W:CD326:@XP_MSG">top.vhd(218)</a><!@TM:1588380596> | Port data_is_lvds_ch_1 of entity work.image_sensor_sim is unconnected. If a port needs to remain unconnected, use the keyword open.</font>
<font color=#A52A2A>@W:<a href="@W:CD326:@XP_HELP">CD326</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\top.vhd:239:0:239:15:@W:CD326:@XP_MSG">top.vhd(239)</a><!@TM:1588380596> | Port reset_4 of entity work.reset_control is unconnected. If a port needs to remain unconnected, use the keyword open.</font>
<font color=#A52A2A>@W:<a href="@W:CD326:@XP_HELP">CD326</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\top.vhd:239:0:239:15:@W:CD326:@XP_MSG">top.vhd(239)</a><!@TM:1588380596> | Port reset_3 of entity work.reset_control is unconnected. If a port needs to remain unconnected, use the keyword open.</font>
<font color=#A52A2A>@W:<a href="@W:CD326:@XP_HELP">CD326</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\top.vhd:261:0:261:24:@W:CD326:@XP_MSG">top.vhd(261)</a><!@TM:1588380596> | Port ena_clk_x_q_is of entity work.sync_gen_pix_str_frame is unconnected. If a port needs to remain unconnected, use the keyword open.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\top.vhd:128:7:128:28:@W:CD638:@XP_MSG">top.vhd(128)</a><!@TM:1588380596> | Signal data_is_lvds_ch_1_sim is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\top.vhd:129:7:129:28:@W:CD638:@XP_MSG">top.vhd(129)</a><!@TM:1588380596> | Signal data_is_lvds_ch_2_sim is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\top.vhd:130:7:130:28:@W:CD638:@XP_MSG">top.vhd(130)</a><!@TM:1588380596> | Signal data_is_lvds_ch_3_sim is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\top.vhd:131:7:131:28:@W:CD638:@XP_MSG">top.vhd(131)</a><!@TM:1588380596> | Signal data_is_lvds_ch_4_sim is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\top.vhd:132:7:132:22:@W:CD638:@XP_MSG">top.vhd(132)</a><!@TM:1588380596> | Signal data_is_csi_sim is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\top.vhd:172:7:172:21:@W:CD638:@XP_MSG">top.vhd(172)</a><!@TM:1588380596> | Signal ena_clk_x_q_is is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\top.vhd:206:7:206:20:@W:CD638:@XP_MSG">top.vhd(206)</a><!@TM:1588380596> | Signal lock_pll_rx_1 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\top.vhd:207:7:207:20:@W:CD638:@XP_MSG">top.vhd(207)</a><!@TM:1588380596> | Signal lock_pll_rx_2 is undriven. Either assign the signal a value or remove the signal declaration.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\sync_gen_pix_str_frame.vhd:10:7:10:29:@N:CD630:@XP_MSG">sync_gen_pix_str_frame.vhd(10)</a><!@TM:1588380596> | Synthesizing work.sync_gen_pix_str_frame.beh.
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\sync_gen_pix_str_frame.vhd:54:7:54:14:@W:CD638:@XP_MSG">sync_gen_pix_str_frame.vhd(54)</a><!@TM:1588380596> | Signal clk_1_3 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\sync_gen_pix_str_frame.vhd:73:7:73:14:@W:CD638:@XP_MSG">sync_gen_pix_str_frame.vhd(73)</a><!@TM:1588380596> | Signal clk_2_3 is undriven. Either assign the signal a value or remove the signal declaration.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\gen_pix_str_frame.vhd:10:7:10:24:@N:CD630:@XP_MSG">gen_pix_str_frame.vhd(10)</a><!@TM:1588380596> | Synthesizing work.gen_pix_str_frame.beh.
<font color=#A52A2A>@W:<a href="@W:CD326:@XP_HELP">CD326</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\gen_pix_str_frame.vhd:46:0:46:9:@W:CD326:@XP_MSG">gen_pix_str_frame.vhd(46)</a><!@TM:1588380596> | Port cout of entity work.count_n_modul is unconnected. If a port needs to remain unconnected, use the keyword open.</font>
<font color=#A52A2A>@W:<a href="@W:CD326:@XP_HELP">CD326</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\gen_pix_str_frame.vhd:136:0:136:9:@W:CD326:@XP_MSG">gen_pix_str_frame.vhd(136)</a><!@TM:1588380596> | Port cout of entity work.count_n_modul is unconnected. If a port needs to remain unconnected, use the keyword open.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\count_n_modul.vhd:10:7:10:20:@N:CD630:@XP_MSG">count_n_modul.vhd(10)</a><!@TM:1588380596> | Synthesizing work.count_n_modul.beh.
Post processing for work.count_n_modul.beh
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\count_n_modul.vhd:10:7:10:20:@N:CD630:@XP_MSG">count_n_modul.vhd(10)</a><!@TM:1588380596> | Synthesizing work.count_n_modul.beh.
Post processing for work.count_n_modul.beh
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\count_n_modul.vhd:10:7:10:20:@N:CD630:@XP_MSG">count_n_modul.vhd(10)</a><!@TM:1588380596> | Synthesizing work.count_n_modul.beh.
Post processing for work.count_n_modul.beh
Post processing for work.gen_pix_str_frame.beh
<font color=#A52A2A>@W:<a href="@W:CL265:@XP_HELP">CL265</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\gen_pix_str_frame.vhd:57:0:57:2:@W:CL265:@XP_MSG">gen_pix_str_frame.vhd(57)</a><!@TM:1588380596> | Removing unused bit 3 of ena_clk_x_q_in_17(3 downto 0). Either assign all bits or reduce the width of the signal.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\gen_pix_str_frame.vhd:10:7:10:24:@N:CD630:@XP_MSG">gen_pix_str_frame.vhd(10)</a><!@TM:1588380596> | Synthesizing work.gen_pix_str_frame.beh.
<font color=#A52A2A>@W:<a href="@W:CD326:@XP_HELP">CD326</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\gen_pix_str_frame.vhd:46:0:46:9:@W:CD326:@XP_MSG">gen_pix_str_frame.vhd(46)</a><!@TM:1588380596> | Port cout of entity work.count_n_modul is unconnected. If a port needs to remain unconnected, use the keyword open.</font>
<font color=#A52A2A>@W:<a href="@W:CD326:@XP_HELP">CD326</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\gen_pix_str_frame.vhd:136:0:136:9:@W:CD326:@XP_MSG">gen_pix_str_frame.vhd(136)</a><!@TM:1588380596> | Port cout of entity work.count_n_modul is unconnected. If a port needs to remain unconnected, use the keyword open.</font>
Post processing for work.gen_pix_str_frame.beh
<font color=#A52A2A>@W:<a href="@W:CL265:@XP_HELP">CL265</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\gen_pix_str_frame.vhd:57:0:57:2:@W:CL265:@XP_MSG">gen_pix_str_frame.vhd(57)</a><!@TM:1588380596> | Removing unused bit 3 of ena_clk_x_q_in_17(3 downto 0). Either assign all bits or reduce the width of the signal.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="G:\ACTELL\EKB\EKB\Libero\smartgen\PLL_1\PLL_1.vhd:8:7:8:12:@N:CD630:@XP_MSG">PLL_1.vhd(8)</a><!@TM:1588380596> | Synthesizing work.pll_1.def_arch.
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\proasic\proasic3l.vhd:3977:10:3977:13:@N:CD630:@XP_MSG">proasic3l.vhd(3977)</a><!@TM:1588380596> | Synthesizing proasic3l.pll.syn_black_box.
Post processing for proasic3l.pll.syn_black_box
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\proasic\proasic3l.vhd:3000:10:3000:13:@N:CD630:@XP_MSG">proasic3l.vhd(3000)</a><!@TM:1588380596> | Synthesizing proasic3l.vcc.syn_black_box.
Post processing for proasic3l.vcc.syn_black_box
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\proasic\proasic3l.vhd:1901:10:1901:13:@N:CD630:@XP_MSG">proasic3l.vhd(1901)</a><!@TM:1588380596> | Synthesizing proasic3l.gnd.syn_black_box.
Post processing for proasic3l.gnd.syn_black_box
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\proasic\proasic3l.vhd:408:10:408:16:@N:CD630:@XP_MSG">proasic3l.vhd(408)</a><!@TM:1588380596> | Synthesizing proasic3l.pllint.syn_black_box.
Post processing for proasic3l.pllint.syn_black_box
Post processing for work.pll_1.def_arch
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="G:\ACTELL\EKB\EKB\Libero\smartgen\PLL_0\PLL_0.vhd:8:7:8:12:@N:CD630:@XP_MSG">PLL_0.vhd(8)</a><!@TM:1588380596> | Synthesizing work.pll_0.def_arch.
Post processing for work.pll_0.def_arch
Post processing for work.sync_gen_pix_str_frame.beh
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\reset_control.vhd:10:8:10:21:@N:CD630:@XP_MSG">reset_control.vhd(10)</a><!@TM:1588380596> | Synthesizing work.reset_control.beh.
Post processing for work.reset_control.beh
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\reset_control.vhd:54:0:54:2:@W:CL169:@XP_MSG">reset_control.vhd(54)</a><!@TM:1588380596> | Pruning unused register cnt_V_imx_4(3 downto 0). Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\reset_control.vhd:43:0:43:2:@W:CL169:@XP_MSG">reset_control.vhd(43)</a><!@TM:1588380596> | Pruning unused register sync_V_imx_4. Make sure that there are no unused intermediate registers.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\IMAGE_SENSOR_SIM.vhd:48:7:48:23:@N:CD630:@XP_MSG">IMAGE_SENSOR_SIM.vhd(48)</a><!@TM:1588380596> | Synthesizing work.image_sensor_sim.beh.
<font color=#A52A2A>@W:<a href="@W:CD326:@XP_HELP">CD326</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\IMAGE_SENSOR_SIM.vhd:195:0:195:17:@W:CD326:@XP_MSG">IMAGE_SENSOR_SIM.vhd(195)</a><!@TM:1588380596> | Port xhs_imx_sim of entity work.is_sim_paralell is unconnected. If a port needs to remain unconnected, use the keyword open.</font>
<font color=#A52A2A>@W:<a href="@W:CD326:@XP_HELP">CD326</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\IMAGE_SENSOR_SIM.vhd:195:0:195:17:@W:CD326:@XP_MSG">IMAGE_SENSOR_SIM.vhd(195)</a><!@TM:1588380596> | Port xvs_imx_sim of entity work.is_sim_paralell is unconnected. If a port needs to remain unconnected, use the keyword open.</font>
<font color=#A52A2A>@W:<a href="@W:CD326:@XP_HELP">CD326</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\IMAGE_SENSOR_SIM.vhd:195:0:195:17:@W:CD326:@XP_MSG">IMAGE_SENSOR_SIM.vhd(195)</a><!@TM:1588380596> | Port qout_clk_out of entity work.is_sim_paralell is unconnected. If a port needs to remain unconnected, use the keyword open.</font>
<font color=#A52A2A>@W:<a href="@W:CD326:@XP_HELP">CD326</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\IMAGE_SENSOR_SIM.vhd:195:0:195:17:@W:CD326:@XP_MSG">IMAGE_SENSOR_SIM.vhd(195)</a><!@TM:1588380596> | Port qout_v_out of entity work.is_sim_paralell is unconnected. If a port needs to remain unconnected, use the keyword open.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\IMAGE_SENSOR_SIM.vhd:126:7:126:18:@W:CD638:@XP_MSG">IMAGE_SENSOR_SIM.vhd(126)</a><!@TM:1588380596> | Signal qout_clk_is is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\IMAGE_SENSOR_SIM.vhd:127:7:127:16:@W:CD638:@XP_MSG">IMAGE_SENSOR_SIM.vhd(127)</a><!@TM:1588380596> | Signal qout_v_is is undriven. Either assign the signal a value or remove the signal declaration.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\IS_SIM_serial_DDR.vhd:10:7:10:24:@N:CD630:@XP_MSG">IS_SIM_serial_DDR.vhd(10)</a><!@TM:1588380596> | Synthesizing work.is_sim_serial_ddr.beh.
<font color=#A52A2A>@W:<a href="@W:CD326:@XP_HELP">CD326</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\IS_SIM_serial_DDR.vhd:70:0:70:21:@W:CD326:@XP_MSG">IS_SIM_serial_DDR.vhd(70)</a><!@TM:1588380596> | Port qout of entity work.count_n_modul is unconnected. If a port needs to remain unconnected, use the keyword open.</font>
<font color=#A52A2A>@W:<a href="@W:CD280:@XP_HELP">CD280</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\IS_SIM_serial_DDR.vhd:27:10:27:17:@W:CD280:@XP_MSG">IS_SIM_serial_DDR.vhd(27)</a><!@TM:1588380596> | Unbound component DDR_OUT mapped to black box</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\IS_SIM_serial_DDR.vhd:27:10:27:17:@N:CD630:@XP_MSG">IS_SIM_serial_DDR.vhd(27)</a><!@TM:1588380596> | Synthesizing work.ddr_out.syn_black_box.
Post processing for work.ddr_out.syn_black_box
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\parall_to_serial.vhd:7:7:7:23:@N:CD630:@XP_MSG">parall_to_serial.vhd(7)</a><!@TM:1588380596> | Synthesizing work.parall_to_serial.piso_arc.
Post processing for work.parall_to_serial.piso_arc
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\count_n_modul.vhd:10:7:10:20:@N:CD630:@XP_MSG">count_n_modul.vhd(10)</a><!@TM:1588380596> | Synthesizing work.count_n_modul.beh.
Post processing for work.count_n_modul.beh
Post processing for work.is_sim_serial_ddr.beh
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\IS_SIM_Paralell.vhd:10:7:10:22:@N:CD630:@XP_MSG">IS_SIM_Paralell.vhd(10)</a><!@TM:1588380596> | Synthesizing work.is_sim_paralell.beh.
<font color=#A52A2A>@W:<a href="@W:CD326:@XP_HELP">CD326</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\IS_SIM_Paralell.vhd:230:0:230:9:@W:CD326:@XP_MSG">IS_SIM_Paralell.vhd(230)</a><!@TM:1588380596> | Port trs_f1_v1_h1 of entity work.trs_gen is unconnected. If a port needs to remain unconnected, use the keyword open.</font>
<font color=#A52A2A>@W:<a href="@W:CD326:@XP_HELP">CD326</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\IS_SIM_Paralell.vhd:230:0:230:9:@W:CD326:@XP_MSG">IS_SIM_Paralell.vhd(230)</a><!@TM:1588380596> | Port trs_f1_v1_h0 of entity work.trs_gen is unconnected. If a port needs to remain unconnected, use the keyword open.</font>
<font color=#A52A2A>@W:<a href="@W:CD326:@XP_HELP">CD326</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\IS_SIM_Paralell.vhd:230:0:230:9:@W:CD326:@XP_MSG">IS_SIM_Paralell.vhd(230)</a><!@TM:1588380596> | Port trs_f1_v0_h1 of entity work.trs_gen is unconnected. If a port needs to remain unconnected, use the keyword open.</font>
<font color=#A52A2A>@W:<a href="@W:CD326:@XP_HELP">CD326</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\IS_SIM_Paralell.vhd:230:0:230:9:@W:CD326:@XP_MSG">IS_SIM_Paralell.vhd(230)</a><!@TM:1588380596> | Port trs_f1_v0_h0 of entity work.trs_gen is unconnected. If a port needs to remain unconnected, use the keyword open.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\TRS_gen.vhd:10:7:10:14:@N:CD630:@XP_MSG">TRS_gen.vhd(10)</a><!@TM:1588380596> | Synthesizing work.trs_gen.beh.
Post processing for work.trs_gen.beh
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\TRS_gen.vhd:37:0:37:2:@N:CL189:@XP_MSG">TRS_gen.vhd(37)</a><!@TM:1588380596> | Register bit TRS_F0_V0_H0(11) is always 1.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\TRS_gen.vhd:37:0:37:2:@N:CL189:@XP_MSG">TRS_gen.vhd(37)</a><!@TM:1588380596> | Register bit TRS_F0_V0_H0(10) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\TRS_gen.vhd:37:0:37:2:@N:CL189:@XP_MSG">TRS_gen.vhd(37)</a><!@TM:1588380596> | Register bit TRS_F0_V0_H0(9) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\TRS_gen.vhd:37:0:37:2:@N:CL189:@XP_MSG">TRS_gen.vhd(37)</a><!@TM:1588380596> | Register bit TRS_F0_V0_H0(8) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\TRS_gen.vhd:37:0:37:2:@N:CL189:@XP_MSG">TRS_gen.vhd(37)</a><!@TM:1588380596> | Register bit TRS_F0_V0_H0(7) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\TRS_gen.vhd:37:0:37:2:@N:CL189:@XP_MSG">TRS_gen.vhd(37)</a><!@TM:1588380596> | Register bit TRS_F0_V0_H0(6) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\TRS_gen.vhd:37:0:37:2:@N:CL189:@XP_MSG">TRS_gen.vhd(37)</a><!@TM:1588380596> | Register bit TRS_F0_V0_H0(5) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\TRS_gen.vhd:37:0:37:2:@N:CL189:@XP_MSG">TRS_gen.vhd(37)</a><!@TM:1588380596> | Register bit TRS_F0_V0_H0(4) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\TRS_gen.vhd:37:0:37:2:@N:CL189:@XP_MSG">TRS_gen.vhd(37)</a><!@TM:1588380596> | Register bit TRS_F0_V0_H0(3) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\TRS_gen.vhd:37:0:37:2:@N:CL189:@XP_MSG">TRS_gen.vhd(37)</a><!@TM:1588380596> | Register bit TRS_F0_V0_H0(2) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\TRS_gen.vhd:37:0:37:2:@N:CL189:@XP_MSG">TRS_gen.vhd(37)</a><!@TM:1588380596> | Register bit TRS_F0_V0_H0(1) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\TRS_gen.vhd:37:0:37:2:@N:CL189:@XP_MSG">TRS_gen.vhd(37)</a><!@TM:1588380596> | Register bit TRS_F0_V0_H0(0) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\TRS_gen.vhd:37:0:37:2:@N:CL189:@XP_MSG">TRS_gen.vhd(37)</a><!@TM:1588380596> | Register bit TRS_F0_V0_H1(11) is always 1.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\TRS_gen.vhd:37:0:37:2:@N:CL189:@XP_MSG">TRS_gen.vhd(37)</a><!@TM:1588380596> | Register bit TRS_F0_V0_H1(10) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\TRS_gen.vhd:37:0:37:2:@N:CL189:@XP_MSG">TRS_gen.vhd(37)</a><!@TM:1588380596> | Register bit TRS_F0_V0_H1(9) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\TRS_gen.vhd:37:0:37:2:@N:CL189:@XP_MSG">TRS_gen.vhd(37)</a><!@TM:1588380596> | Register bit TRS_F0_V0_H1(8) is always 1.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\TRS_gen.vhd:37:0:37:2:@N:CL189:@XP_MSG">TRS_gen.vhd(37)</a><!@TM:1588380596> | Register bit TRS_F0_V0_H1(7) is always 1.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\TRS_gen.vhd:37:0:37:2:@N:CL189:@XP_MSG">TRS_gen.vhd(37)</a><!@TM:1588380596> | Register bit TRS_F0_V0_H1(6) is always 1.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\TRS_gen.vhd:37:0:37:2:@N:CL189:@XP_MSG">TRS_gen.vhd(37)</a><!@TM:1588380596> | Register bit TRS_F0_V0_H1(5) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\TRS_gen.vhd:37:0:37:2:@N:CL189:@XP_MSG">TRS_gen.vhd(37)</a><!@TM:1588380596> | Register bit TRS_F0_V0_H1(4) is always 1.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\TRS_gen.vhd:37:0:37:2:@N:CL189:@XP_MSG">TRS_gen.vhd(37)</a><!@TM:1588380596> | Register bit TRS_F0_V0_H1(3) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\TRS_gen.vhd:37:0:37:2:@N:CL189:@XP_MSG">TRS_gen.vhd(37)</a><!@TM:1588380596> | Register bit TRS_F0_V0_H1(2) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\TRS_gen.vhd:37:0:37:2:@N:CL189:@XP_MSG">TRS_gen.vhd(37)</a><!@TM:1588380596> | Register bit TRS_F0_V0_H1(1) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\TRS_gen.vhd:37:0:37:2:@N:CL189:@XP_MSG">TRS_gen.vhd(37)</a><!@TM:1588380596> | Register bit TRS_F0_V0_H1(0) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\TRS_gen.vhd:37:0:37:2:@N:CL189:@XP_MSG">TRS_gen.vhd(37)</a><!@TM:1588380596> | Register bit TRS_F0_V1_H0(11) is always 1.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\TRS_gen.vhd:37:0:37:2:@N:CL189:@XP_MSG">TRS_gen.vhd(37)</a><!@TM:1588380596> | Register bit TRS_F0_V1_H0(10) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\TRS_gen.vhd:37:0:37:2:@N:CL189:@XP_MSG">TRS_gen.vhd(37)</a><!@TM:1588380596> | Register bit TRS_F0_V1_H0(9) is always 1.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\TRS_gen.vhd:37:0:37:2:@N:CL189:@XP_MSG">TRS_gen.vhd(37)</a><!@TM:1588380596> | Register bit TRS_F0_V1_H0(8) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\TRS_gen.vhd:37:0:37:2:@N:CL189:@XP_MSG">TRS_gen.vhd(37)</a><!@TM:1588380596> | Register bit TRS_F0_V1_H0(7) is always 1.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\TRS_gen.vhd:37:0:37:2:@N:CL189:@XP_MSG">TRS_gen.vhd(37)</a><!@TM:1588380596> | Register bit TRS_F0_V1_H0(6) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\TRS_gen.vhd:37:0:37:2:@N:CL189:@XP_MSG">TRS_gen.vhd(37)</a><!@TM:1588380596> | Register bit TRS_F0_V1_H0(5) is always 1.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\TRS_gen.vhd:37:0:37:2:@N:CL189:@XP_MSG">TRS_gen.vhd(37)</a><!@TM:1588380596> | Register bit TRS_F0_V1_H0(4) is always 1.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\TRS_gen.vhd:37:0:37:2:@N:CL189:@XP_MSG">TRS_gen.vhd(37)</a><!@TM:1588380596> | Register bit TRS_F0_V1_H0(3) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\TRS_gen.vhd:37:0:37:2:@N:CL189:@XP_MSG">TRS_gen.vhd(37)</a><!@TM:1588380596> | Register bit TRS_F0_V1_H0(2) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\TRS_gen.vhd:37:0:37:2:@N:CL189:@XP_MSG">TRS_gen.vhd(37)</a><!@TM:1588380596> | Register bit TRS_F0_V1_H0(1) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\TRS_gen.vhd:37:0:37:2:@N:CL189:@XP_MSG">TRS_gen.vhd(37)</a><!@TM:1588380596> | Register bit TRS_F0_V1_H0(0) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\TRS_gen.vhd:37:0:37:2:@N:CL189:@XP_MSG">TRS_gen.vhd(37)</a><!@TM:1588380596> | Register bit TRS_F0_V1_H1(11) is always 1.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\TRS_gen.vhd:37:0:37:2:@N:CL189:@XP_MSG">TRS_gen.vhd(37)</a><!@TM:1588380596> | Register bit TRS_F0_V1_H1(10) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\TRS_gen.vhd:37:0:37:2:@N:CL189:@XP_MSG">TRS_gen.vhd(37)</a><!@TM:1588380596> | Register bit TRS_F0_V1_H1(9) is always 1.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\TRS_gen.vhd:37:0:37:2:@N:CL189:@XP_MSG">TRS_gen.vhd(37)</a><!@TM:1588380596> | Register bit TRS_F0_V1_H1(8) is always 1.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\TRS_gen.vhd:37:0:37:2:@N:CL189:@XP_MSG">TRS_gen.vhd(37)</a><!@TM:1588380596> | Register bit TRS_F0_V1_H1(7) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\TRS_gen.vhd:37:0:37:2:@N:CL189:@XP_MSG">TRS_gen.vhd(37)</a><!@TM:1588380596> | Register bit TRS_F0_V1_H1(6) is always 1.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\TRS_gen.vhd:37:0:37:2:@N:CL189:@XP_MSG">TRS_gen.vhd(37)</a><!@TM:1588380596> | Register bit TRS_F0_V1_H1(5) is always 1.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\TRS_gen.vhd:37:0:37:2:@N:CL189:@XP_MSG">TRS_gen.vhd(37)</a><!@TM:1588380596> | Register bit TRS_F0_V1_H1(4) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\TRS_gen.vhd:37:0:37:2:@N:CL189:@XP_MSG">TRS_gen.vhd(37)</a><!@TM:1588380596> | Register bit TRS_F0_V1_H1(3) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\TRS_gen.vhd:37:0:37:2:@N:CL189:@XP_MSG">TRS_gen.vhd(37)</a><!@TM:1588380596> | Register bit TRS_F0_V1_H1(2) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\TRS_gen.vhd:37:0:37:2:@N:CL189:@XP_MSG">TRS_gen.vhd(37)</a><!@TM:1588380596> | Register bit TRS_F0_V1_H1(1) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\TRS_gen.vhd:37:0:37:2:@N:CL189:@XP_MSG">TRS_gen.vhd(37)</a><!@TM:1588380596> | Register bit TRS_F0_V1_H1(0) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\TRS_gen.vhd:37:0:37:2:@N:CL189:@XP_MSG">TRS_gen.vhd(37)</a><!@TM:1588380596> | Register bit TRS_F1_V0_H0(11) is always 1.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\TRS_gen.vhd:37:0:37:2:@N:CL189:@XP_MSG">TRS_gen.vhd(37)</a><!@TM:1588380596> | Register bit TRS_F1_V0_H0(10) is always 1.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\TRS_gen.vhd:37:0:37:2:@N:CL189:@XP_MSG">TRS_gen.vhd(37)</a><!@TM:1588380596> | Register bit TRS_F1_V0_H0(9) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\TRS_gen.vhd:37:0:37:2:@N:CL189:@XP_MSG">TRS_gen.vhd(37)</a><!@TM:1588380596> | Register bit TRS_F1_V0_H0(8) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\TRS_gen.vhd:37:0:37:2:@N:CL189:@XP_MSG">TRS_gen.vhd(37)</a><!@TM:1588380596> | Register bit TRS_F1_V0_H0(7) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\TRS_gen.vhd:37:0:37:2:@N:CL189:@XP_MSG">TRS_gen.vhd(37)</a><!@TM:1588380596> | Register bit TRS_F1_V0_H0(6) is always 1.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\TRS_gen.vhd:37:0:37:2:@N:CL189:@XP_MSG">TRS_gen.vhd(37)</a><!@TM:1588380596> | Register bit TRS_F1_V0_H0(5) is always 1.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\TRS_gen.vhd:37:0:37:2:@N:CL189:@XP_MSG">TRS_gen.vhd(37)</a><!@TM:1588380596> | Register bit TRS_F1_V0_H0(4) is always 1.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\TRS_gen.vhd:37:0:37:2:@N:CL189:@XP_MSG">TRS_gen.vhd(37)</a><!@TM:1588380596> | Register bit TRS_F1_V0_H0(3) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\TRS_gen.vhd:37:0:37:2:@N:CL189:@XP_MSG">TRS_gen.vhd(37)</a><!@TM:1588380596> | Register bit TRS_F1_V0_H0(2) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\TRS_gen.vhd:37:0:37:2:@N:CL189:@XP_MSG">TRS_gen.vhd(37)</a><!@TM:1588380596> | Register bit TRS_F1_V0_H0(1) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\TRS_gen.vhd:37:0:37:2:@N:CL189:@XP_MSG">TRS_gen.vhd(37)</a><!@TM:1588380596> | Register bit TRS_F1_V0_H0(0) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\TRS_gen.vhd:37:0:37:2:@N:CL189:@XP_MSG">TRS_gen.vhd(37)</a><!@TM:1588380596> | Register bit TRS_F1_V0_H1(11) is always 1.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\TRS_gen.vhd:37:0:37:2:@N:CL189:@XP_MSG">TRS_gen.vhd(37)</a><!@TM:1588380596> | Register bit TRS_F1_V0_H1(10) is always 1.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\TRS_gen.vhd:37:0:37:2:@N:CL189:@XP_MSG">TRS_gen.vhd(37)</a><!@TM:1588380596> | Register bit TRS_F1_V0_H1(9) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\TRS_gen.vhd:37:0:37:2:@N:CL189:@XP_MSG">TRS_gen.vhd(37)</a><!@TM:1588380596> | Register bit TRS_F1_V0_H1(8) is always 1.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\TRS_gen.vhd:37:0:37:2:@N:CL189:@XP_MSG">TRS_gen.vhd(37)</a><!@TM:1588380596> | Register bit TRS_F1_V0_H1(7) is always 1.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\TRS_gen.vhd:37:0:37:2:@N:CL189:@XP_MSG">TRS_gen.vhd(37)</a><!@TM:1588380596> | Register bit TRS_F1_V0_H1(6) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\TRS_gen.vhd:37:0:37:2:@N:CL189:@XP_MSG">TRS_gen.vhd(37)</a><!@TM:1588380596> | Register bit TRS_F1_V0_H1(5) is always 1.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\TRS_gen.vhd:37:0:37:2:@N:CL189:@XP_MSG">TRS_gen.vhd(37)</a><!@TM:1588380596> | Register bit TRS_F1_V0_H1(4) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\TRS_gen.vhd:37:0:37:2:@N:CL189:@XP_MSG">TRS_gen.vhd(37)</a><!@TM:1588380596> | Register bit TRS_F1_V0_H1(3) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\TRS_gen.vhd:37:0:37:2:@N:CL189:@XP_MSG">TRS_gen.vhd(37)</a><!@TM:1588380596> | Register bit TRS_F1_V0_H1(2) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\TRS_gen.vhd:37:0:37:2:@N:CL189:@XP_MSG">TRS_gen.vhd(37)</a><!@TM:1588380596> | Register bit TRS_F1_V0_H1(1) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\TRS_gen.vhd:37:0:37:2:@N:CL189:@XP_MSG">TRS_gen.vhd(37)</a><!@TM:1588380596> | Register bit TRS_F1_V0_H1(0) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\TRS_gen.vhd:37:0:37:2:@N:CL189:@XP_MSG">TRS_gen.vhd(37)</a><!@TM:1588380596> | Register bit TRS_F1_V1_H0(11) is always 1.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\TRS_gen.vhd:37:0:37:2:@N:CL189:@XP_MSG">TRS_gen.vhd(37)</a><!@TM:1588380596> | Register bit TRS_F1_V1_H0(10) is always 1.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\TRS_gen.vhd:37:0:37:2:@N:CL189:@XP_MSG">TRS_gen.vhd(37)</a><!@TM:1588380596> | Register bit TRS_F1_V1_H0(9) is always 1.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\TRS_gen.vhd:37:0:37:2:@N:CL189:@XP_MSG">TRS_gen.vhd(37)</a><!@TM:1588380596> | Register bit TRS_F1_V1_H0(8) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\TRS_gen.vhd:37:0:37:2:@N:CL189:@XP_MSG">TRS_gen.vhd(37)</a><!@TM:1588380596> | Register bit TRS_F1_V1_H0(7) is always 1.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\TRS_gen.vhd:37:0:37:2:@N:CL189:@XP_MSG">TRS_gen.vhd(37)</a><!@TM:1588380596> | Register bit TRS_F1_V1_H0(6) is always 1.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\TRS_gen.vhd:37:0:37:2:@N:CL189:@XP_MSG">TRS_gen.vhd(37)</a><!@TM:1588380596> | Register bit TRS_F1_V1_H0(5) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\TRS_gen.vhd:37:0:37:2:@N:CL189:@XP_MSG">TRS_gen.vhd(37)</a><!@TM:1588380596> | Register bit TRS_F1_V1_H0(4) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\TRS_gen.vhd:37:0:37:2:@N:CL189:@XP_MSG">TRS_gen.vhd(37)</a><!@TM:1588380596> | Register bit TRS_F1_V1_H0(3) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\TRS_gen.vhd:37:0:37:2:@N:CL189:@XP_MSG">TRS_gen.vhd(37)</a><!@TM:1588380596> | Register bit TRS_F1_V1_H0(2) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\TRS_gen.vhd:37:0:37:2:@N:CL189:@XP_MSG">TRS_gen.vhd(37)</a><!@TM:1588380596> | Register bit TRS_F1_V1_H0(1) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\TRS_gen.vhd:37:0:37:2:@N:CL189:@XP_MSG">TRS_gen.vhd(37)</a><!@TM:1588380596> | Register bit TRS_F1_V1_H0(0) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\TRS_gen.vhd:37:0:37:2:@N:CL189:@XP_MSG">TRS_gen.vhd(37)</a><!@TM:1588380596> | Register bit TRS_F1_V1_H1(11) is always 1.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\TRS_gen.vhd:37:0:37:2:@N:CL189:@XP_MSG">TRS_gen.vhd(37)</a><!@TM:1588380596> | Register bit TRS_F1_V1_H1(10) is always 1.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\TRS_gen.vhd:37:0:37:2:@N:CL189:@XP_MSG">TRS_gen.vhd(37)</a><!@TM:1588380596> | Register bit TRS_F1_V1_H1(9) is always 1.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\TRS_gen.vhd:37:0:37:2:@N:CL189:@XP_MSG">TRS_gen.vhd(37)</a><!@TM:1588380596> | Register bit TRS_F1_V1_H1(8) is always 1.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\TRS_gen.vhd:37:0:37:2:@N:CL189:@XP_MSG">TRS_gen.vhd(37)</a><!@TM:1588380596> | Register bit TRS_F1_V1_H1(7) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\TRS_gen.vhd:37:0:37:2:@N:CL189:@XP_MSG">TRS_gen.vhd(37)</a><!@TM:1588380596> | Register bit TRS_F1_V1_H1(6) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\TRS_gen.vhd:37:0:37:2:@N:CL189:@XP_MSG">TRS_gen.vhd(37)</a><!@TM:1588380596> | Register bit TRS_F1_V1_H1(5) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\TRS_gen.vhd:37:0:37:2:@N:CL189:@XP_MSG">TRS_gen.vhd(37)</a><!@TM:1588380596> | Register bit TRS_F1_V1_H1(4) is always 1.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\TRS_gen.vhd:37:0:37:2:@N:CL189:@XP_MSG">TRS_gen.vhd(37)</a><!@TM:1588380596> | Register bit TRS_F1_V1_H1(3) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\TRS_gen.vhd:37:0:37:2:@N:CL189:@XP_MSG">TRS_gen.vhd(37)</a><!@TM:1588380596> | Register bit TRS_F1_V1_H1(2) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\TRS_gen.vhd:37:0:37:2:@N:CL189:@XP_MSG">TRS_gen.vhd(37)</a><!@TM:1588380596> | Register bit TRS_F1_V1_H1(1) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\TRS_gen.vhd:37:0:37:2:@N:CL189:@XP_MSG">TRS_gen.vhd(37)</a><!@TM:1588380596> | Register bit TRS_F1_V1_H1(0) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\TRS_gen.vhd:37:0:37:2:@N:CL189:@XP_MSG">TRS_gen.vhd(37)</a><!@TM:1588380596> | Register bit TRS_SYNC_0(11) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\TRS_gen.vhd:37:0:37:2:@N:CL189:@XP_MSG">TRS_gen.vhd(37)</a><!@TM:1588380596> | Register bit TRS_SYNC_0(10) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\TRS_gen.vhd:37:0:37:2:@N:CL189:@XP_MSG">TRS_gen.vhd(37)</a><!@TM:1588380596> | Register bit TRS_SYNC_0(9) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\TRS_gen.vhd:37:0:37:2:@N:CL189:@XP_MSG">TRS_gen.vhd(37)</a><!@TM:1588380596> | Register bit TRS_SYNC_0(8) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\TRS_gen.vhd:37:0:37:2:@N:CL189:@XP_MSG">TRS_gen.vhd(37)</a><!@TM:1588380596> | Register bit TRS_SYNC_0(7) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\TRS_gen.vhd:37:0:37:2:@N:CL189:@XP_MSG">TRS_gen.vhd(37)</a><!@TM:1588380596> | Register bit TRS_SYNC_0(6) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\TRS_gen.vhd:37:0:37:2:@N:CL189:@XP_MSG">TRS_gen.vhd(37)</a><!@TM:1588380596> | Register bit TRS_SYNC_0(5) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\TRS_gen.vhd:37:0:37:2:@N:CL189:@XP_MSG">TRS_gen.vhd(37)</a><!@TM:1588380596> | Register bit TRS_SYNC_0(4) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\TRS_gen.vhd:37:0:37:2:@N:CL189:@XP_MSG">TRS_gen.vhd(37)</a><!@TM:1588380596> | Register bit TRS_SYNC_0(3) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\TRS_gen.vhd:37:0:37:2:@N:CL189:@XP_MSG">TRS_gen.vhd(37)</a><!@TM:1588380596> | Register bit TRS_SYNC_0(2) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\TRS_gen.vhd:37:0:37:2:@N:CL189:@XP_MSG">TRS_gen.vhd(37)</a><!@TM:1588380596> | Register bit TRS_SYNC_0(1) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\TRS_gen.vhd:37:0:37:2:@N:CL189:@XP_MSG">TRS_gen.vhd(37)</a><!@TM:1588380596> | Register bit TRS_SYNC_0(0) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\TRS_gen.vhd:37:0:37:2:@N:CL189:@XP_MSG">TRS_gen.vhd(37)</a><!@TM:1588380596> | Register bit TRS_SYNC_3FF(11) is always 1.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\TRS_gen.vhd:37:0:37:2:@N:CL189:@XP_MSG">TRS_gen.vhd(37)</a><!@TM:1588380596> | Register bit TRS_SYNC_3FF(10) is always 1.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\TRS_gen.vhd:37:0:37:2:@N:CL189:@XP_MSG">TRS_gen.vhd(37)</a><!@TM:1588380596> | Register bit TRS_SYNC_3FF(9) is always 1.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\TRS_gen.vhd:37:0:37:2:@N:CL189:@XP_MSG">TRS_gen.vhd(37)</a><!@TM:1588380596> | Register bit TRS_SYNC_3FF(8) is always 1.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\TRS_gen.vhd:37:0:37:2:@N:CL189:@XP_MSG">TRS_gen.vhd(37)</a><!@TM:1588380596> | Register bit TRS_SYNC_3FF(7) is always 1.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\TRS_gen.vhd:37:0:37:2:@N:CL189:@XP_MSG">TRS_gen.vhd(37)</a><!@TM:1588380596> | Register bit TRS_SYNC_3FF(6) is always 1.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\TRS_gen.vhd:37:0:37:2:@N:CL189:@XP_MSG">TRS_gen.vhd(37)</a><!@TM:1588380596> | Register bit TRS_SYNC_3FF(5) is always 1.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\TRS_gen.vhd:37:0:37:2:@N:CL189:@XP_MSG">TRS_gen.vhd(37)</a><!@TM:1588380596> | Register bit TRS_SYNC_3FF(4) is always 1.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\TRS_gen.vhd:37:0:37:2:@N:CL189:@XP_MSG">TRS_gen.vhd(37)</a><!@TM:1588380596> | Register bit TRS_SYNC_3FF(3) is always 1.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\TRS_gen.vhd:37:0:37:2:@N:CL189:@XP_MSG">TRS_gen.vhd(37)</a><!@TM:1588380596> | Register bit TRS_SYNC_3FF(2) is always 1.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\TRS_gen.vhd:37:0:37:2:@N:CL189:@XP_MSG">TRS_gen.vhd(37)</a><!@TM:1588380596> | Register bit TRS_SYNC_3FF(1) is always 1.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\TRS_gen.vhd:37:0:37:2:@N:CL189:@XP_MSG">TRS_gen.vhd(37)</a><!@TM:1588380596> | Register bit TRS_SYNC_3FF(0) is always 1.
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\PATHERN_GENERATOR.vhd:22:7:22:24:@N:CD630:@XP_MSG">PATHERN_GENERATOR.vhd(22)</a><!@TM:1588380596> | Synthesizing work.pathern_generator.beh.
<font color=#A52A2A>@W:<a href="@W:CD610:@XP_HELP">CD610</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\PATHERN_GENERATOR.vhd:76:15:76:33:@W:CD610:@XP_MSG">PATHERN_GENERATOR.vhd(76)</a><!@TM:1588380596> | Index value 0 to 15 could be out of prefix range 12 downto 0. </font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\noise_gen.vhd:19:7:19:16:@N:CD630:@XP_MSG">noise_gen.vhd(19)</a><!@TM:1588380596> | Synthesizing work.noise_gen.beh.
Post processing for work.noise_gen.beh
Post processing for work.pathern_generator.beh
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\PATHERN_GENERATOR.vhd:74:0:74:2:@N:CL189:@XP_MSG">PATHERN_GENERATOR.vhd(74)</a><!@TM:1588380596> | Register bit chess_desk(4) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\PATHERN_GENERATOR.vhd:74:0:74:2:@N:CL189:@XP_MSG">PATHERN_GENERATOR.vhd(74)</a><!@TM:1588380596> | Register bit chess_desk(5) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\PATHERN_GENERATOR.vhd:74:0:74:2:@N:CL189:@XP_MSG">PATHERN_GENERATOR.vhd(74)</a><!@TM:1588380596> | Register bit chess_desk(6) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\PATHERN_GENERATOR.vhd:74:0:74:2:@N:CL189:@XP_MSG">PATHERN_GENERATOR.vhd(74)</a><!@TM:1588380596> | Register bit chess_desk(8) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\PATHERN_GENERATOR.vhd:74:0:74:2:@N:CL189:@XP_MSG">PATHERN_GENERATOR.vhd(74)</a><!@TM:1588380596> | Register bit chess_desk(9) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\PATHERN_GENERATOR.vhd:74:0:74:2:@N:CL189:@XP_MSG">PATHERN_GENERATOR.vhd(74)</a><!@TM:1588380596> | Register bit chess_desk(10) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\PATHERN_GENERATOR.vhd:74:0:74:2:@N:CL189:@XP_MSG">PATHERN_GENERATOR.vhd(74)</a><!@TM:1588380596> | Register bit chess_desk(11) is always 0.
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\PATHERN_GENERATOR.vhd:74:0:74:2:@W:CL279:@XP_MSG">PATHERN_GENERATOR.vhd(74)</a><!@TM:1588380596> | Pruning register bits 11 to 8 of chess_desk(11 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\PATHERN_GENERATOR.vhd:74:0:74:2:@W:CL279:@XP_MSG">PATHERN_GENERATOR.vhd(74)</a><!@TM:1588380596> | Pruning register bits 6 to 4 of chess_desk(11 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
Post processing for work.is_sim_paralell.beh
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\IS_SIM_Paralell.vhd:189:0:189:2:@W:CL169:@XP_MSG">IS_SIM_Paralell.vhd(189)</a><!@TM:1588380596> | Pruning unused register PixPerLine_6(12 downto 0). Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\IS_SIM_Paralell.vhd:152:0:152:2:@W:CL169:@XP_MSG">IS_SIM_Paralell.vhd(152)</a><!@TM:1588380596> | Pruning unused register DATA_q_7_2(11 downto 0). Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\IS_SIM_Paralell.vhd:152:0:152:2:@W:CL169:@XP_MSG">IS_SIM_Paralell.vhd(152)</a><!@TM:1588380596> | Pruning unused register DATA_q_6_2(11 downto 0). Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\IS_SIM_Paralell.vhd:152:0:152:2:@W:CL169:@XP_MSG">IS_SIM_Paralell.vhd(152)</a><!@TM:1588380596> | Pruning unused register DATA_q_5_2(11 downto 0). Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\IS_SIM_Paralell.vhd:152:0:152:2:@W:CL169:@XP_MSG">IS_SIM_Paralell.vhd(152)</a><!@TM:1588380596> | Pruning unused register DATA_q_4_2(11 downto 0). Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL271:@XP_HELP">CL271</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\IS_SIM_Paralell.vhd:174:0:174:2:@W:CL271:@XP_MSG">IS_SIM_Paralell.vhd(174)</a><!@TM:1588380596> | Pruning unused bits 7 to 4 of mode_sync_gen_2(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\IS_SIM_Paralell.vhd:174:0:174:2:@N:CL189:@XP_MSG">IS_SIM_Paralell.vhd(174)</a><!@TM:1588380596> | Register bit mode_sync_gen(0) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\IS_SIM_Paralell.vhd:174:0:174:2:@N:CL189:@XP_MSG">IS_SIM_Paralell.vhd(174)</a><!@TM:1588380596> | Register bit mode_sync_gen(1) is always 1.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\IS_SIM_Paralell.vhd:174:0:174:2:@N:CL189:@XP_MSG">IS_SIM_Paralell.vhd(174)</a><!@TM:1588380596> | Register bit mode_sync_gen(2) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\IS_SIM_Paralell.vhd:174:0:174:2:@N:CL189:@XP_MSG">IS_SIM_Paralell.vhd(174)</a><!@TM:1588380596> | Register bit mode_sync_gen(3) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\IS_SIM_Paralell.vhd:246:0:246:2:@N:CL189:@XP_MSG">IS_SIM_Paralell.vhd(246)</a><!@TM:1588380596> | Register bit data_imx_anc(0) is always 1.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\IS_SIM_Paralell.vhd:246:0:246:2:@N:CL189:@XP_MSG">IS_SIM_Paralell.vhd(246)</a><!@TM:1588380596> | Register bit data_imx_anc(1) is always 1.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\IS_SIM_Paralell.vhd:246:0:246:2:@N:CL189:@XP_MSG">IS_SIM_Paralell.vhd(246)</a><!@TM:1588380596> | Register bit data_imx_anc(2) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\IS_SIM_Paralell.vhd:246:0:246:2:@N:CL189:@XP_MSG">IS_SIM_Paralell.vhd(246)</a><!@TM:1588380596> | Register bit data_imx_anc(3) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\IS_SIM_Paralell.vhd:246:0:246:2:@N:CL189:@XP_MSG">IS_SIM_Paralell.vhd(246)</a><!@TM:1588380596> | Register bit data_imx_anc(4) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\IS_SIM_Paralell.vhd:246:0:246:2:@N:CL189:@XP_MSG">IS_SIM_Paralell.vhd(246)</a><!@TM:1588380596> | Register bit data_imx_anc(5) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\IS_SIM_Paralell.vhd:246:0:246:2:@N:CL189:@XP_MSG">IS_SIM_Paralell.vhd(246)</a><!@TM:1588380596> | Register bit data_imx_anc(6) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\IS_SIM_Paralell.vhd:246:0:246:2:@N:CL189:@XP_MSG">IS_SIM_Paralell.vhd(246)</a><!@TM:1588380596> | Register bit data_imx_anc(7) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\IS_SIM_Paralell.vhd:246:0:246:2:@N:CL189:@XP_MSG">IS_SIM_Paralell.vhd(246)</a><!@TM:1588380596> | Register bit data_imx_anc(8) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\IS_SIM_Paralell.vhd:246:0:246:2:@N:CL189:@XP_MSG">IS_SIM_Paralell.vhd(246)</a><!@TM:1588380596> | Register bit data_imx_anc(9) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\IS_SIM_Paralell.vhd:246:0:246:2:@N:CL189:@XP_MSG">IS_SIM_Paralell.vhd(246)</a><!@TM:1588380596> | Register bit data_imx_anc(10) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\IS_SIM_Paralell.vhd:246:0:246:2:@N:CL189:@XP_MSG">IS_SIM_Paralell.vhd(246)</a><!@TM:1588380596> | Register bit data_imx_anc(11) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\IS_SIM_Paralell.vhd:189:0:189:2:@N:CL189:@XP_MSG">IS_SIM_Paralell.vhd(189)</a><!@TM:1588380596> | Register bit ActivePixPerLine(0) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\IS_SIM_Paralell.vhd:189:0:189:2:@N:CL189:@XP_MSG">IS_SIM_Paralell.vhd(189)</a><!@TM:1588380596> | Register bit ActivePixPerLine(1) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\IS_SIM_Paralell.vhd:189:0:189:2:@N:CL189:@XP_MSG">IS_SIM_Paralell.vhd(189)</a><!@TM:1588380596> | Register bit ActivePixPerLine(2) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\IS_SIM_Paralell.vhd:189:0:189:2:@N:CL189:@XP_MSG">IS_SIM_Paralell.vhd(189)</a><!@TM:1588380596> | Register bit ActivePixPerLine(3) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\IS_SIM_Paralell.vhd:189:0:189:2:@N:CL189:@XP_MSG">IS_SIM_Paralell.vhd(189)</a><!@TM:1588380596> | Register bit ActivePixPerLine(4) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\IS_SIM_Paralell.vhd:189:0:189:2:@N:CL189:@XP_MSG">IS_SIM_Paralell.vhd(189)</a><!@TM:1588380596> | Register bit ActivePixPerLine(10) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\IS_SIM_Paralell.vhd:189:0:189:2:@N:CL189:@XP_MSG">IS_SIM_Paralell.vhd(189)</a><!@TM:1588380596> | Register bit ActivePixPerLine(11) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\IS_SIM_Paralell.vhd:189:0:189:2:@N:CL189:@XP_MSG">IS_SIM_Paralell.vhd(189)</a><!@TM:1588380596> | Register bit ActivePixPerLine(12) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\IS_SIM_Paralell.vhd:189:0:189:2:@N:CL189:@XP_MSG">IS_SIM_Paralell.vhd(189)</a><!@TM:1588380596> | Register bit HsyncShift(6) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\IS_SIM_Paralell.vhd:189:0:189:2:@N:CL189:@XP_MSG">IS_SIM_Paralell.vhd(189)</a><!@TM:1588380596> | Register bit HsyncShift(7) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\IS_SIM_Paralell.vhd:189:0:189:2:@N:CL189:@XP_MSG">IS_SIM_Paralell.vhd(189)</a><!@TM:1588380596> | Register bit HsyncShift(8) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\IS_SIM_Paralell.vhd:189:0:189:2:@N:CL189:@XP_MSG">IS_SIM_Paralell.vhd(189)</a><!@TM:1588380596> | Register bit HsyncShift(9) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\IS_SIM_Paralell.vhd:189:0:189:2:@N:CL189:@XP_MSG">IS_SIM_Paralell.vhd(189)</a><!@TM:1588380596> | Register bit HsyncShift(10) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\IS_SIM_Paralell.vhd:189:0:189:2:@N:CL189:@XP_MSG">IS_SIM_Paralell.vhd(189)</a><!@TM:1588380596> | Register bit HsyncShift(11) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\IS_SIM_Paralell.vhd:189:0:189:2:@N:CL189:@XP_MSG">IS_SIM_Paralell.vhd(189)</a><!@TM:1588380596> | Register bit HsyncShift(12) is always 0.
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\IS_SIM_Paralell.vhd:189:0:189:2:@W:CL279:@XP_MSG">IS_SIM_Paralell.vhd(189)</a><!@TM:1588380596> | Pruning register bits 12 to 10 of ActivePixPerLine(12 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\IS_SIM_Paralell.vhd:189:0:189:2:@W:CL279:@XP_MSG">IS_SIM_Paralell.vhd(189)</a><!@TM:1588380596> | Pruning register bits 4 to 0 of ActivePixPerLine(12 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\IS_SIM_Paralell.vhd:189:0:189:2:@W:CL279:@XP_MSG">IS_SIM_Paralell.vhd(189)</a><!@TM:1588380596> | Pruning register bits 12 to 6 of HsyncShift(12 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="G:\ACTELL\EKB\EKB\Libero\smartgen\PLL_SIM_IS_1\PLL_SIM_IS_1.vhd:8:7:8:19:@N:CD630:@XP_MSG">PLL_SIM_IS_1.vhd(8)</a><!@TM:1588380596> | Synthesizing work.pll_sim_is_1.def_arch.
Post processing for work.pll_sim_is_1.def_arch
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="G:\ACTELL\EKB\EKB\Libero\smartgen\PLL_SIM_IS\PLL_SIM_IS.vhd:8:7:8:17:@N:CD630:@XP_MSG">PLL_SIM_IS.vhd(8)</a><!@TM:1588380596> | Synthesizing work.pll_sim_is.def_arch.
Post processing for work.pll_sim_is.def_arch
Post processing for work.image_sensor_sim.beh
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\IMAGE_SENSOR_SIM.vhd:60:1:60:18:@W:CL240:@XP_MSG">IMAGE_SENSOR_SIM.vhd(60)</a><!@TM:1588380596> | Signal DATA_IS_LVDS_ch_4 is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\IMAGE_SENSOR_SIM.vhd:59:1:59:18:@W:CL240:@XP_MSG">IMAGE_SENSOR_SIM.vhd(59)</a><!@TM:1588380596> | Signal DATA_IS_LVDS_ch_3 is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\IMAGE_SENSOR_SIM.vhd:58:1:58:18:@W:CL240:@XP_MSG">IMAGE_SENSOR_SIM.vhd(58)</a><!@TM:1588380596> | Signal DATA_IS_LVDS_ch_2 is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\IMAGE_SENSOR_SIM.vhd:57:1:57:18:@W:CL240:@XP_MSG">IMAGE_SENSOR_SIM.vhd(57)</a><!@TM:1588380596> | Signal DATA_IS_LVDS_ch_1 is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\IMAGE_SENSOR_SIM.vhd:56:1:56:12:@W:CL240:@XP_MSG">IMAGE_SENSOR_SIM.vhd(56)</a><!@TM:1588380596> | Signal DATA_IS_PAR is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\IMAGE_SENSOR_SIM.vhd:55:1:55:12:@W:CL240:@XP_MSG">IMAGE_SENSOR_SIM.vhd(55)</a><!@TM:1588380596> | Signal XHS_Imx_Sim is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\IMAGE_SENSOR_SIM.vhd:54:1:54:12:@W:CL240:@XP_MSG">IMAGE_SENSOR_SIM.vhd(54)</a><!@TM:1588380596> | Signal XVS_Imx_Sim is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\IMAGE_SENSOR_SIM.vhd:195:0:195:17:@W:CL168:@XP_MSG">IMAGE_SENSOR_SIM.vhd(195)</a><!@TM:1588380596> | Removing instance IS_SIM_Paralell_q because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\IMAGE_SENSOR_SIM.vhd:215:0:215:19:@W:CL245:@XP_MSG">IMAGE_SENSOR_SIM.vhd(215)</a><!@TM:1588380596> | Bit 0 of input data_imx_out of instance IS_SIM_serial_DDR_q is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\IMAGE_SENSOR_SIM.vhd:215:0:215:19:@W:CL245:@XP_MSG">IMAGE_SENSOR_SIM.vhd(215)</a><!@TM:1588380596> | Bit 1 of input data_imx_out of instance IS_SIM_serial_DDR_q is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\IMAGE_SENSOR_SIM.vhd:215:0:215:19:@W:CL245:@XP_MSG">IMAGE_SENSOR_SIM.vhd(215)</a><!@TM:1588380596> | Bit 2 of input data_imx_out of instance IS_SIM_serial_DDR_q is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\IMAGE_SENSOR_SIM.vhd:215:0:215:19:@W:CL245:@XP_MSG">IMAGE_SENSOR_SIM.vhd(215)</a><!@TM:1588380596> | Bit 3 of input data_imx_out of instance IS_SIM_serial_DDR_q is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\IMAGE_SENSOR_SIM.vhd:215:0:215:19:@W:CL245:@XP_MSG">IMAGE_SENSOR_SIM.vhd(215)</a><!@TM:1588380596> | Bit 4 of input data_imx_out of instance IS_SIM_serial_DDR_q is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\IMAGE_SENSOR_SIM.vhd:215:0:215:19:@W:CL245:@XP_MSG">IMAGE_SENSOR_SIM.vhd(215)</a><!@TM:1588380596> | Bit 5 of input data_imx_out of instance IS_SIM_serial_DDR_q is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\IMAGE_SENSOR_SIM.vhd:215:0:215:19:@W:CL245:@XP_MSG">IMAGE_SENSOR_SIM.vhd(215)</a><!@TM:1588380596> | Bit 6 of input data_imx_out of instance IS_SIM_serial_DDR_q is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\IMAGE_SENSOR_SIM.vhd:215:0:215:19:@W:CL245:@XP_MSG">IMAGE_SENSOR_SIM.vhd(215)</a><!@TM:1588380596> | Bit 7 of input data_imx_out of instance IS_SIM_serial_DDR_q is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\IMAGE_SENSOR_SIM.vhd:215:0:215:19:@W:CL245:@XP_MSG">IMAGE_SENSOR_SIM.vhd(215)</a><!@TM:1588380596> | Bit 8 of input data_imx_out of instance IS_SIM_serial_DDR_q is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\IMAGE_SENSOR_SIM.vhd:215:0:215:19:@W:CL245:@XP_MSG">IMAGE_SENSOR_SIM.vhd(215)</a><!@TM:1588380596> | Bit 9 of input data_imx_out of instance IS_SIM_serial_DDR_q is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\IMAGE_SENSOR_SIM.vhd:215:0:215:19:@W:CL245:@XP_MSG">IMAGE_SENSOR_SIM.vhd(215)</a><!@TM:1588380596> | Bit 10 of input data_imx_out of instance IS_SIM_serial_DDR_q is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\IMAGE_SENSOR_SIM.vhd:215:0:215:19:@W:CL245:@XP_MSG">IMAGE_SENSOR_SIM.vhd(215)</a><!@TM:1588380596> | Bit 11 of input data_imx_out of instance IS_SIM_serial_DDR_q is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
Post processing for work.ekb_top.rtl
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\top.vhd:97:1:97:5:@W:CL240:@XP_MSG">top.vhd(97)</a><!@TM:1588380596> | Signal GPIO is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\top.vhd:96:1:96:7:@W:CL240:@XP_MSG">top.vhd(96)</a><!@TM:1588380596> | Signal GPIO10 is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\top.vhd:95:1:95:6:@W:CL240:@XP_MSG">top.vhd(95)</a><!@TM:1588380596> | Signal GPIO9 is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\top.vhd:94:1:94:6:@W:CL240:@XP_MSG">top.vhd(94)</a><!@TM:1588380596> | Signal GPIO8 is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\top.vhd:93:1:93:6:@W:CL240:@XP_MSG">top.vhd(93)</a><!@TM:1588380596> | Signal GPIO7 is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\top.vhd:92:1:92:6:@W:CL240:@XP_MSG">top.vhd(92)</a><!@TM:1588380596> | Signal GPIO6 is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\top.vhd:91:1:91:6:@W:CL240:@XP_MSG">top.vhd(91)</a><!@TM:1588380596> | Signal GPIO5 is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\top.vhd:90:1:90:6:@W:CL240:@XP_MSG">top.vhd(90)</a><!@TM:1588380596> | Signal GPIO4 is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\top.vhd:89:1:89:6:@W:CL240:@XP_MSG">top.vhd(89)</a><!@TM:1588380596> | Signal GPIO3 is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\top.vhd:88:1:88:6:@W:CL240:@XP_MSG">top.vhd(88)</a><!@TM:1588380596> | Signal GPIO2 is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\top.vhd:87:1:87:6:@W:CL240:@XP_MSG">top.vhd(87)</a><!@TM:1588380596> | Signal GPIO1 is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\top.vhd:86:1:86:6:@W:CL240:@XP_MSG">top.vhd(86)</a><!@TM:1588380596> | Signal GPIO0 is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\top.vhd:85:1:85:12:@W:CL240:@XP_MSG">top.vhd(85)</a><!@TM:1588380596> | Signal Wide_Narrow is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\top.vhd:84:1:84:5:@W:CL240:@XP_MSG">top.vhd(84)</a><!@TM:1588380596> | Signal CMD2 is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\top.vhd:83:1:83:5:@W:CL240:@XP_MSG">top.vhd(83)</a><!@TM:1588380596> | Signal CMD1 is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\top.vhd:82:1:82:5:@W:CL240:@XP_MSG">top.vhd(82)</a><!@TM:1588380596> | Signal Sync is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\top.vhd:81:1:81:6:@W:CL240:@XP_MSG">top.vhd(81)</a><!@TM:1588380596> | Signal Get_m is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\top.vhd:79:1:79:9:@W:CL240:@XP_MSG">top.vhd(79)</a><!@TM:1588380596> | Signal OE_Mem_1 is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\top.vhd:78:1:78:10:@W:CL240:@XP_MSG">top.vhd(78)</a><!@TM:1588380596> | Signal CEn_Mem_1 is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\top.vhd:77:1:77:9:@W:CL240:@XP_MSG">top.vhd(77)</a><!@TM:1588380596> | Signal WE_Mem_1 is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\top.vhd:76:1:76:11:@W:CL240:@XP_MSG">top.vhd(76)</a><!@TM:1588380596> | Signal ADDR_Mem_1 is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\top.vhd:73:1:73:8:@W:CL240:@XP_MSG">top.vhd(73)</a><!@TM:1588380596> | Signal DAC_SFL is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\top.vhd:72:1:72:8:@W:CL240:@XP_MSG">top.vhd(72)</a><!@TM:1588380596> | Signal DAC_CLK is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\top.vhd:71:1:71:8:@W:CL240:@XP_MSG">top.vhd(71)</a><!@TM:1588380596> | Signal DAC_SCL is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\top.vhd:70:1:70:8:@W:CL240:@XP_MSG">top.vhd(70)</a><!@TM:1588380596> | Signal DAC_SDA is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\top.vhd:69:1:69:8:@W:CL240:@XP_MSG">top.vhd(69)</a><!@TM:1588380596> | Signal DAC_LF2 is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\top.vhd:68:1:68:8:@W:CL240:@XP_MSG">top.vhd(68)</a><!@TM:1588380596> | Signal DAC_LF1 is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\top.vhd:67:1:67:9:@W:CL240:@XP_MSG">top.vhd(67)</a><!@TM:1588380596> | Signal DAC_PBLK is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\top.vhd:66:1:66:11:@W:CL240:@XP_MSG">top.vhd(66)</a><!@TM:1588380596> | Signal DAC_PVSYNC is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\top.vhd:65:1:65:11:@W:CL240:@XP_MSG">top.vhd(65)</a><!@TM:1588380596> | Signal DAC_PHSYNC is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\top.vhd:64:1:64:6:@W:CL240:@XP_MSG">top.vhd(64)</a><!@TM:1588380596> | Signal DAC_Y is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\top.vhd:52:1:52:12:@W:CL240:@XP_MSG">top.vhd(52)</a><!@TM:1588380596> | Signal IMX_2_XTRIG is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\top.vhd:51:1:51:11:@W:CL240:@XP_MSG">top.vhd(51)</a><!@TM:1588380596> | Signal IMX_2_INCK is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\top.vhd:50:1:50:10:@W:CL240:@XP_MSG">top.vhd(50)</a><!@TM:1588380596> | Signal IMX_2_XCE is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\top.vhd:49:1:49:10:@W:CL240:@XP_MSG">top.vhd(49)</a><!@TM:1588380596> | Signal IMX_2_SDO is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\top.vhd:48:1:48:10:@W:CL240:@XP_MSG">top.vhd(48)</a><!@TM:1588380596> | Signal IMX_2_SDI is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\top.vhd:47:1:47:10:@W:CL240:@XP_MSG">top.vhd(47)</a><!@TM:1588380596> | Signal IMX_2_SCK is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\top.vhd:46:1:46:11:@W:CL240:@XP_MSG">top.vhd(46)</a><!@TM:1588380596> | Signal IMX_2_XCLR is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\top.vhd:32:1:32:12:@W:CL240:@XP_MSG">top.vhd(32)</a><!@TM:1588380596> | Signal IMX_1_XTRIG is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\top.vhd:31:1:31:11:@W:CL240:@XP_MSG">top.vhd(31)</a><!@TM:1588380596> | Signal IMX_1_INCK is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\top.vhd:30:1:30:10:@W:CL240:@XP_MSG">top.vhd(30)</a><!@TM:1588380596> | Signal IMX_1_XCE is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\top.vhd:29:1:29:10:@W:CL240:@XP_MSG">top.vhd(29)</a><!@TM:1588380596> | Signal IMX_1_SDO is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\top.vhd:28:1:28:10:@W:CL240:@XP_MSG">top.vhd(28)</a><!@TM:1588380596> | Signal IMX_1_SDI is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\top.vhd:27:1:27:10:@W:CL240:@XP_MSG">top.vhd(27)</a><!@TM:1588380596> | Signal IMX_1_SCK is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\top.vhd:26:1:26:11:@W:CL240:@XP_MSG">top.vhd(26)</a><!@TM:1588380596> | Signal IMX_1_XCLR is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\top.vhd:261:0:261:24:@W:CL168:@XP_MSG">top.vhd(261)</a><!@TM:1588380596> | Removing instance sync_gen_pix_str_frame_q because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\top.vhd:239:0:239:15:@W:CL168:@XP_MSG">top.vhd(239)</a><!@TM:1588380596> | Removing instance reset_control_q because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\top.vhd:218:0:218:18:@W:CL168:@XP_MSG">top.vhd(218)</a><!@TM:1588380596> | Removing instance IMAGE_SENSOR_SIM_q because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\PATHERN_GENERATOR.vhd:74:0:74:2:@W:CL279:@XP_MSG">PATHERN_GENERATOR.vhd(74)</a><!@TM:1588380596> | Pruning register bits 3 to 1 of chess_desk(3 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\TRS_gen.vhd:16:1:16:4:@N:CL159:@XP_MSG">TRS_gen.vhd(16)</a><!@TM:1588380596> | Input CLK is unused.
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\IS_SIM_Paralell.vhd:189:0:189:2:@W:CL260:@XP_MSG">IS_SIM_Paralell.vhd(189)</a><!@TM:1588380596> | Pruning register bit 12 of qout_clk_IS_ch(12 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\IS_SIM_Paralell.vhd:189:0:189:2:@W:CL279:@XP_MSG">IS_SIM_Paralell.vhd(189)</a><!@TM:1588380596> | Pruning register bits 9 to 7 of ActivePixPerLine(9 downto 5). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\IS_SIM_Paralell.vhd:189:0:189:2:@W:CL279:@XP_MSG">IS_SIM_Paralell.vhd(189)</a><!@TM:1588380596> | Pruning register bits 5 to 2 of HsyncShift(5 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\IS_SIM_Paralell.vhd:189:0:189:2:@N:CL189:@XP_MSG">IS_SIM_Paralell.vhd(189)</a><!@TM:1588380596> | Register bit HsyncShift(1) is always 1.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\IS_SIM_Paralell.vhd:189:0:189:2:@N:CL189:@XP_MSG">IS_SIM_Paralell.vhd(189)</a><!@TM:1588380596> | Register bit HsyncShift(0) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\IS_SIM_Paralell.vhd:189:0:189:2:@N:CL189:@XP_MSG">IS_SIM_Paralell.vhd(189)</a><!@TM:1588380596> | Register bit ActivePixPerLine(6) is always 1.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\IS_SIM_Paralell.vhd:189:0:189:2:@N:CL189:@XP_MSG">IS_SIM_Paralell.vhd(189)</a><!@TM:1588380596> | Register bit ActivePixPerLine(5) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\IS_SIM_Paralell.vhd:189:0:189:2:@N:CL189:@XP_MSG">IS_SIM_Paralell.vhd(189)</a><!@TM:1588380596> | Register bit qout_clk_IS_ch(11) is always 0.
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\IS_SIM_Paralell.vhd:189:0:189:2:@W:CL260:@XP_MSG">IS_SIM_Paralell.vhd(189)</a><!@TM:1588380596> | Pruning register bit 11 of qout_clk_IS_ch(11 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\IS_SIM_Paralell.vhd:303:0:303:2:@W:CL260:@XP_MSG">IS_SIM_Paralell.vhd(303)</a><!@TM:1588380596> | Pruning register bit 12 of qout_clk_out(12 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\IS_SIM_Paralell.vhd:303:0:303:2:@N:CL189:@XP_MSG">IS_SIM_Paralell.vhd(303)</a><!@TM:1588380596> | Register bit qout_clk_out(11) is always 0.
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\IS_SIM_Paralell.vhd:303:0:303:2:@W:CL260:@XP_MSG">IS_SIM_Paralell.vhd(303)</a><!@TM:1588380596> | Pruning register bit 11 of qout_clk_out(11 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\IMAGE_SENSOR_SIM.vhd:52:1:52:15:@N:CL159:@XP_MSG">IMAGE_SENSOR_SIM.vhd(52)</a><!@TM:1588380596> | Input mode_generator is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\reset_control.vhd:13:1:13:11:@N:CL159:@XP_MSG">reset_control.vhd(13)</a><!@TM:1588380596> | Input Reset_main is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\reset_control.vhd:18:4:18:10:@N:CL159:@XP_MSG">reset_control.vhd(18)</a><!@TM:1588380596> | Input Sync_x is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\reset_control.vhd:19:4:19:11:@N:CL159:@XP_MSG">reset_control.vhd(19)</a><!@TM:1588380596> | Input XHS_imx is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\reset_control.vhd:20:1:20:8:@N:CL159:@XP_MSG">reset_control.vhd(20)</a><!@TM:1588380596> | Input XVS_imx is unused.
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\gen_pix_str_frame.vhd:20:1:20:14:@W:CL246:@XP_MSG">gen_pix_str_frame.vhd(20)</a><!@TM:1588380596> | Input port bits 7 to 4 of mode_sync_gen(7 downto 0) are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\gen_pix_str_frame.vhd:20:1:20:14:@W:CL246:@XP_MSG">gen_pix_str_frame.vhd(20)</a><!@TM:1588380596> | Input port bits 7 to 4 of mode_sync_gen(7 downto 0) are unused. Assign logic for all port bits or change the input port size.</font>
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\top.vhd:24:1:24:10:@N:CL159:@XP_MSG">top.vhd(24)</a><!@TM:1588380596> | Input IMX_1_XHS is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\top.vhd:25:1:25:10:@N:CL159:@XP_MSG">top.vhd(25)</a><!@TM:1588380596> | Input IMX_1_XVS is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\top.vhd:33:1:33:13:@N:CL159:@XP_MSG">top.vhd(33)</a><!@TM:1588380596> | Input IMX_1_CH_0_P is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\top.vhd:34:1:34:13:@N:CL159:@XP_MSG">top.vhd(34)</a><!@TM:1588380596> | Input IMX_1_CH_0_N is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\top.vhd:35:1:35:13:@N:CL159:@XP_MSG">top.vhd(35)</a><!@TM:1588380596> | Input IMX_1_CH_1_P is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\top.vhd:36:1:36:13:@N:CL159:@XP_MSG">top.vhd(36)</a><!@TM:1588380596> | Input IMX_1_CH_1_N is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\top.vhd:37:1:37:13:@N:CL159:@XP_MSG">top.vhd(37)</a><!@TM:1588380596> | Input IMX_1_CH_2_P is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\top.vhd:38:1:38:13:@N:CL159:@XP_MSG">top.vhd(38)</a><!@TM:1588380596> | Input IMX_1_CH_2_N is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\top.vhd:39:1:39:13:@N:CL159:@XP_MSG">top.vhd(39)</a><!@TM:1588380596> | Input IMX_1_CH_3_P is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\top.vhd:40:1:40:13:@N:CL159:@XP_MSG">top.vhd(40)</a><!@TM:1588380596> | Input IMX_1_CH_3_N is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\top.vhd:41:1:41:12:@N:CL159:@XP_MSG">top.vhd(41)</a><!@TM:1588380596> | Input IMX_1_CLK_P is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\top.vhd:42:1:42:12:@N:CL159:@XP_MSG">top.vhd(42)</a><!@TM:1588380596> | Input IMX_1_CLK_N is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\top.vhd:44:1:44:10:@N:CL159:@XP_MSG">top.vhd(44)</a><!@TM:1588380596> | Input IMX_2_XHS is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\top.vhd:45:1:45:10:@N:CL159:@XP_MSG">top.vhd(45)</a><!@TM:1588380596> | Input IMX_2_XVS is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\top.vhd:53:1:53:13:@N:CL159:@XP_MSG">top.vhd(53)</a><!@TM:1588380596> | Input IMX_2_CH_0_P is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\top.vhd:54:1:54:13:@N:CL159:@XP_MSG">top.vhd(54)</a><!@TM:1588380596> | Input IMX_2_CH_0_N is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\top.vhd:55:1:55:13:@N:CL159:@XP_MSG">top.vhd(55)</a><!@TM:1588380596> | Input IMX_2_CH_1_P is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\top.vhd:56:1:56:13:@N:CL159:@XP_MSG">top.vhd(56)</a><!@TM:1588380596> | Input IMX_2_CH_1_N is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\top.vhd:57:1:57:13:@N:CL159:@XP_MSG">top.vhd(57)</a><!@TM:1588380596> | Input IMX_2_CH_2_P is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\top.vhd:58:1:58:13:@N:CL159:@XP_MSG">top.vhd(58)</a><!@TM:1588380596> | Input IMX_2_CH_2_N is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\top.vhd:59:1:59:13:@N:CL159:@XP_MSG">top.vhd(59)</a><!@TM:1588380596> | Input IMX_2_CH_3_P is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\top.vhd:60:1:60:13:@N:CL159:@XP_MSG">top.vhd(60)</a><!@TM:1588380596> | Input IMX_2_CH_3_N is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\top.vhd:61:1:61:12:@N:CL159:@XP_MSG">top.vhd(61)</a><!@TM:1588380596> | Input IMX_2_CLK_P is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\top.vhd:62:1:62:12:@N:CL159:@XP_MSG">top.vhd(62)</a><!@TM:1588380596> | Input IMX_2_CLK_N is unused.
<font color=#A52A2A>@W:<a href="@W:CL158:@XP_HELP">CL158</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\top.vhd:75:1:75:11:@W:CL158:@XP_MSG">top.vhd(75)</a><!@TM:1588380596> | Inout DATA_Mem_1 is unused</font>
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\top.vhd:98:1:98:7:@N:CL159:@XP_MSG">top.vhd(98)</a><!@TM:1588380596> | Input CLK_in is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="G:\ACTELL\EKB\EKB\Libero\hdl\top.vhd:99:1:99:11:@N:CL159:@XP_MSG">top.vhd(99)</a><!@TM:1588380596> | Input Reset_main is unused.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 81MB peak: 91MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat May 02 03:49:55 2020

###########################################################]
<a name=compilerReport3></a>Synopsys Netlist Linker, version comp2016q3p1, Build 117R, built Nov 17 2016</a>
@N: : <!@TM:1588380596> | Running in 64-bit mode 

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat May 02 03:49:56 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat May 02 03:49:56 2020

###########################################################]
<a name=compilerReport4></a>Synopsys Netlist Linker, version comp2016q3p1, Build 117R, built Nov 17 2016</a>
@N: : <!@TM:1588380597> | Running in 64-bit mode 
File G:\ACTELL\EKB\EKB\Libero\synthesis\synwork\EKB_top_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat May 02 03:49:57 2020

###########################################################]
Pre-mapping Report

# Sat May 02 03:49:57 2020

<a name=mapperReport5></a>Synopsys Microsemi Technology Pre-mapping, Version mapact, Build 1920R, Built Nov 17 2016 09:40:34</a>
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09M-2

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 99MB)

@A:<a href="@A:MF827:@XP_HELP">MF827</a> : <!@TM:1588380597> | No constraint file specified. 
Linked File: <a href="G:\ACTELL\EKB\EKB\Libero\synthesis\EKB_top_scck.rpt:@XP_FILE">EKB_top_scck.rpt</a>
Printing clock  summary report in "G:\ACTELL\EKB\EKB\Libero\synthesis\EKB_top_scck.rpt" file 
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1588380597> | Running in 64-bit mode. 
@N:<a href="@N:MF667:@XP_HELP">MF667</a> : <!@TM:1588380597> | Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 109MB)



<a name=mapperReport6></a>Clock Summary</a>
*****************

Start     Requested     Requested     Clock     Clock     Clock
Clock     Frequency     Period        Type      Group     Load 
---------------------------------------------------------------
===============================================================

Finished Pre Mapping Phase.
@N:<a href="@N:BN225:@XP_HELP">BN225</a> : <!@TM:1588380597> | Writing default property annotation file G:\ACTELL\EKB\EKB\Libero\synthesis\EKB_top.sap. 

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 109MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 109MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 23MB peak: 109MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat May 02 03:49:57 2020

###########################################################]
Map & Optimize Report

# Sat May 02 03:49:57 2020

<a name=mapperReport7></a>Synopsys Microsemi Technology Mapper, Version mapact, Build 1920R, Built Nov 17 2016 09:40:34</a>
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09M-2

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 99MB)

@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1588380598> | Running in 64-bit mode. 
@N:<a href="@N:MF667:@XP_HELP">MF667</a> : <!@TM:1588380598> | Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 109MB)


Available hyper_sources - for debug and ip models
	None Found


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 109MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 109MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 109MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 109MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 109MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 109MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 109MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 109MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 109MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 109MB)


Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 109MB)


Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 109MB)



@S |Clock Optimization Summary


<a name=clockReport8></a>#### START OF CLOCK OPTIMIZATION REPORT #####[</a>

Clock optimization not enabled
0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks



##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 109MB)

Writing Analyst data base G:\ACTELL\EKB\EKB\Libero\synthesis\synwork\EKB_top_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 109MB)

Writing EDIF Netlist and constraint files
L-2016.09M-2

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 109MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 109MB)



<a name=timingReport9></a>##### START OF TIMING REPORT #####[</a>
# Timing Report written on Sat May 02 03:49:58 2020
#


Top view:               EKB_top
Library name:           pa3l
Operating conditions:   COMWCSTD ( T = 70.0, V = 1.14, P = 1.26, tree_type = balanced_tree )
Requested Frequency:    100.0 MHz
Wire load mode:         top
Wire load model:        pa3l
Paths requested:        5
Constraint File(s):    
@N:<a href="@N:MT320:@XP_HELP">MT320</a> : <!@TM:1588380598> | This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report. 

@N:<a href="@N:MT322:@XP_HELP">MT322</a> : <!@TM:1588380598> | Clock constraints include only register-to-register paths associated with each individual clock. 



<a name=performanceSummary10></a>Performance Summary</a>
*******************


Worst slack in design: NA






<a name=clockRelationships11></a>Clock Relationships</a>
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



<a name=interfaceInfo12></a>Interface Information </a>
*********************

No IO constraint found


##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 109MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 109MB)

--------------------------------------------------------------------------------
Target Part: A3PE3000L_FBGA484_STD
<a name=cellReport13></a>Report for cell EKB_top.rtl</a>
  Core Cell usage:
              cell count     area count*area
               GND     1      0.0        0.0
               VCC     1      0.0        0.0


                   -----          ----------
             TOTAL     2                 0.0


  IO Cell usage:
              cell count
            OUTBUF    73
                   -----
             TOTAL    73


Core Cells         : 0 of 75264 (0%)
IO Cells           : 73

  RAM/ROM Usage Summary
Block Rams : 0 of 112 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 23MB peak: 109MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat May 02 03:49:58 2020

###########################################################]

</pre></samp></body></html>
