[TensorRT] VERBOSE: Registered plugin creator - ::GridAnchor_TRT version 1
[TensorRT] VERBOSE: Registered plugin creator - ::NMS_TRT version 1
[TensorRT] VERBOSE: Registered plugin creator - ::Reorg_TRT version 1
[TensorRT] VERBOSE: Registered plugin creator - ::Region_TRT version 1
[TensorRT] VERBOSE: Registered plugin creator - ::Clip_TRT version 1
[TensorRT] VERBOSE: Registered plugin creator - ::LReLU_TRT version 1
[TensorRT] VERBOSE: Registered plugin creator - ::PriorBox_TRT version 1
[TensorRT] VERBOSE: Registered plugin creator - ::Normalize_TRT version 1
[TensorRT] VERBOSE: Registered plugin creator - ::RPROI_TRT version 1
[TensorRT] VERBOSE: Registered plugin creator - ::BatchedNMS_TRT version 1
[TensorRT] VERBOSE: Registered plugin creator - ::BatchedNMSDynamic_TRT version 1
[TensorRT] VERBOSE: Registered plugin creator - ::FlattenConcat_TRT version 1
[TensorRT] VERBOSE: Registered plugin creator - ::CropAndResize version 1
[TensorRT] VERBOSE: Registered plugin creator - ::DetectionLayer_TRT version 1
[TensorRT] VERBOSE: Registered plugin creator - ::Proposal version 1
[TensorRT] VERBOSE: Registered plugin creator - ::ProposalLayer_TRT version 1
[TensorRT] VERBOSE: Registered plugin creator - ::PyramidROIAlign_TRT version 1
[TensorRT] VERBOSE: Registered plugin creator - ::ResizeNearest_TRT version 1
[TensorRT] VERBOSE: Registered plugin creator - ::Split version 1
[TensorRT] VERBOSE: Registered plugin creator - ::SpecialSlice_TRT version 1
[TensorRT] VERBOSE: Registered plugin creator - ::InstanceNormalization_TRT version 1
[TensorRT] VERBOSE: ModelImporter.cpp:202: Adding network input: input with dtype: float32, dimensions: (1, 3, 224, 224)
[TensorRT] VERBOSE: ImporterContext.hpp:120: Registering tensor: input for ONNX tensor: input
[TensorRT] VERBOSE: ModelImporter.cpp:90: Importing initializer: fc.weight
[TensorRT] VERBOSE: ModelImporter.cpp:90: Importing initializer: fc.bias
[TensorRT] VERBOSE: ModelImporter.cpp:90: Importing initializer: 497
[TensorRT] VERBOSE: ModelImporter.cpp:90: Importing initializer: 498
[TensorRT] VERBOSE: ModelImporter.cpp:90: Importing initializer: 500
[TensorRT] VERBOSE: ModelImporter.cpp:90: Importing initializer: 501
[TensorRT] VERBOSE: ModelImporter.cpp:90: Importing initializer: 503
[TensorRT] VERBOSE: ModelImporter.cpp:90: Importing initializer: 504
[TensorRT] VERBOSE: ModelImporter.cpp:90: Importing initializer: 506
[TensorRT] VERBOSE: ModelImporter.cpp:90: Importing initializer: 507
[TensorRT] VERBOSE: ModelImporter.cpp:90: Importing initializer: 509
[TensorRT] VERBOSE: ModelImporter.cpp:90: Importing initializer: 510
[TensorRT] VERBOSE: ModelImporter.cpp:90: Importing initializer: 512
[TensorRT] VERBOSE: ModelImporter.cpp:90: Importing initializer: 513
[TensorRT] VERBOSE: ModelImporter.cpp:90: Importing initializer: 515
[TensorRT] VERBOSE: ModelImporter.cpp:90: Importing initializer: 516
[TensorRT] VERBOSE: ModelImporter.cpp:90: Importing initializer: 518
[TensorRT] VERBOSE: ModelImporter.cpp:90: Importing initializer: 519
[TensorRT] VERBOSE: ModelImporter.cpp:90: Importing initializer: 521
[TensorRT] VERBOSE: ModelImporter.cpp:90: Importing initializer: 522
[TensorRT] VERBOSE: ModelImporter.cpp:90: Importing initializer: 524
[TensorRT] VERBOSE: ModelImporter.cpp:90: Importing initializer: 525
[TensorRT] VERBOSE: ModelImporter.cpp:90: Importing initializer: 527
[TensorRT] VERBOSE: ModelImporter.cpp:90: Importing initializer: 528
[TensorRT] VERBOSE: ModelImporter.cpp:90: Importing initializer: 530
[TensorRT] VERBOSE: ModelImporter.cpp:90: Importing initializer: 531
[TensorRT] VERBOSE: ModelImporter.cpp:90: Importing initializer: 533
[TensorRT] VERBOSE: ModelImporter.cpp:90: Importing initializer: 534
[TensorRT] VERBOSE: ModelImporter.cpp:90: Importing initializer: 536
[TensorRT] VERBOSE: ModelImporter.cpp:90: Importing initializer: 537
[TensorRT] VERBOSE: ModelImporter.cpp:90: Importing initializer: 539
[TensorRT] VERBOSE: ModelImporter.cpp:90: Importing initializer: 540
[TensorRT] VERBOSE: ModelImporter.cpp:90: Importing initializer: 542
[TensorRT] VERBOSE: ModelImporter.cpp:90: Importing initializer: 543
[TensorRT] VERBOSE: ModelImporter.cpp:90: Importing initializer: 545
[TensorRT] VERBOSE: ModelImporter.cpp:90: Importing initializer: 546
[TensorRT] VERBOSE: ModelImporter.cpp:90: Importing initializer: 548
[TensorRT] VERBOSE: ModelImporter.cpp:90: Importing initializer: 549
[TensorRT] VERBOSE: ModelImporter.cpp:90: Importing initializer: 551
[TensorRT] VERBOSE: ModelImporter.cpp:90: Importing initializer: 552
[TensorRT] VERBOSE: ModelImporter.cpp:90: Importing initializer: 554
[TensorRT] VERBOSE: ModelImporter.cpp:90: Importing initializer: 555
[TensorRT] VERBOSE: ModelImporter.cpp:90: Importing initializer: 557
[TensorRT] VERBOSE: ModelImporter.cpp:90: Importing initializer: 558
[TensorRT] VERBOSE: ModelImporter.cpp:90: Importing initializer: 560
[TensorRT] VERBOSE: ModelImporter.cpp:90: Importing initializer: 561
[TensorRT] VERBOSE: ModelImporter.cpp:90: Importing initializer: 563
[TensorRT] VERBOSE: ModelImporter.cpp:90: Importing initializer: 564
[TensorRT] VERBOSE: ModelImporter.cpp:90: Importing initializer: 566
[TensorRT] VERBOSE: ModelImporter.cpp:90: Importing initializer: 567
[TensorRT] VERBOSE: ModelImporter.cpp:90: Importing initializer: 569
[TensorRT] VERBOSE: ModelImporter.cpp:90: Importing initializer: 570
[TensorRT] VERBOSE: ModelImporter.cpp:90: Importing initializer: 572
[TensorRT] VERBOSE: ModelImporter.cpp:90: Importing initializer: 573
[TensorRT] VERBOSE: ModelImporter.cpp:90: Importing initializer: 575
[TensorRT] VERBOSE: ModelImporter.cpp:90: Importing initializer: 576
[TensorRT] VERBOSE: ModelImporter.cpp:90: Importing initializer: 578
[TensorRT] VERBOSE: ModelImporter.cpp:90: Importing initializer: 579
[TensorRT] VERBOSE: ModelImporter.cpp:90: Importing initializer: 581
[TensorRT] VERBOSE: ModelImporter.cpp:90: Importing initializer: 582
[TensorRT] VERBOSE: ModelImporter.cpp:90: Importing initializer: 584
[TensorRT] VERBOSE: ModelImporter.cpp:90: Importing initializer: 585
[TensorRT] VERBOSE: ModelImporter.cpp:90: Importing initializer: 587
[TensorRT] VERBOSE: ModelImporter.cpp:90: Importing initializer: 588
[TensorRT] VERBOSE: ModelImporter.cpp:90: Importing initializer: 590
[TensorRT] VERBOSE: ModelImporter.cpp:90: Importing initializer: 591
[TensorRT] VERBOSE: ModelImporter.cpp:90: Importing initializer: 593
[TensorRT] VERBOSE: ModelImporter.cpp:90: Importing initializer: 594
[TensorRT] VERBOSE: ModelImporter.cpp:90: Importing initializer: 596
[TensorRT] VERBOSE: ModelImporter.cpp:90: Importing initializer: 597
[TensorRT] VERBOSE: ModelImporter.cpp:90: Importing initializer: 599
[TensorRT] VERBOSE: ModelImporter.cpp:90: Importing initializer: 600
[TensorRT] VERBOSE: ModelImporter.cpp:90: Importing initializer: 602
[TensorRT] VERBOSE: ModelImporter.cpp:90: Importing initializer: 603
[TensorRT] VERBOSE: ModelImporter.cpp:90: Importing initializer: 605
[TensorRT] VERBOSE: ModelImporter.cpp:90: Importing initializer: 606
[TensorRT] VERBOSE: ModelImporter.cpp:90: Importing initializer: 608
[TensorRT] VERBOSE: ModelImporter.cpp:90: Importing initializer: 609
[TensorRT] VERBOSE: ModelImporter.cpp:90: Importing initializer: 611
[TensorRT] VERBOSE: ModelImporter.cpp:90: Importing initializer: 612
[TensorRT] VERBOSE: ModelImporter.cpp:90: Importing initializer: 614
[TensorRT] VERBOSE: ModelImporter.cpp:90: Importing initializer: 615
[TensorRT] VERBOSE: ModelImporter.cpp:90: Importing initializer: 617
[TensorRT] VERBOSE: ModelImporter.cpp:90: Importing initializer: 618
[TensorRT] VERBOSE: ModelImporter.cpp:90: Importing initializer: 620
[TensorRT] VERBOSE: ModelImporter.cpp:90: Importing initializer: 621
[TensorRT] VERBOSE: ModelImporter.cpp:90: Importing initializer: 623
[TensorRT] VERBOSE: ModelImporter.cpp:90: Importing initializer: 624
[TensorRT] VERBOSE: ModelImporter.cpp:90: Importing initializer: 626
[TensorRT] VERBOSE: ModelImporter.cpp:90: Importing initializer: 627
[TensorRT] VERBOSE: ModelImporter.cpp:90: Importing initializer: 629
[TensorRT] VERBOSE: ModelImporter.cpp:90: Importing initializer: 630
[TensorRT] VERBOSE: ModelImporter.cpp:90: Importing initializer: 632
[TensorRT] VERBOSE: ModelImporter.cpp:90: Importing initializer: 633
[TensorRT] VERBOSE: ModelImporter.cpp:90: Importing initializer: 635
[TensorRT] VERBOSE: ModelImporter.cpp:90: Importing initializer: 636
[TensorRT] VERBOSE: ModelImporter.cpp:90: Importing initializer: 638
[TensorRT] VERBOSE: ModelImporter.cpp:90: Importing initializer: 639
[TensorRT] VERBOSE: ModelImporter.cpp:90: Importing initializer: 641
[TensorRT] VERBOSE: ModelImporter.cpp:90: Importing initializer: 642
[TensorRT] VERBOSE: ModelImporter.cpp:90: Importing initializer: 644
[TensorRT] VERBOSE: ModelImporter.cpp:90: Importing initializer: 645
[TensorRT] VERBOSE: ModelImporter.cpp:90: Importing initializer: 647
[TensorRT] VERBOSE: ModelImporter.cpp:90: Importing initializer: 648
[TensorRT] VERBOSE: ModelImporter.cpp:90: Importing initializer: 650
[TensorRT] VERBOSE: ModelImporter.cpp:90: Importing initializer: 651
[TensorRT] VERBOSE: ModelImporter.cpp:90: Importing initializer: 653
[TensorRT] VERBOSE: ModelImporter.cpp:90: Importing initializer: 654
[TensorRT] VERBOSE: ModelImporter.cpp:103: Parsing node: Conv_0 [Conv]
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: input
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 497
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 498
[TensorRT] VERBOSE: ModelImporter.cpp:125: Conv_0 [Conv] inputs: [input -> (1, 3, 224, 224)], [497 -> (64, 3, 7, 7)], [498 -> (64)], 
[TensorRT] VERBOSE: builtin_op_importers.cpp:448: Convolution input dimensions: (1, 3, 224, 224)
[TensorRT] VERBOSE: ImporterContext.hpp:154: Registering layer: Conv_0 for ONNX node: Conv_0
[TensorRT] VERBOSE: builtin_op_importers.cpp:537: Using kernel: (7, 7), strides: (2, 2), prepadding: (3, 3), postpadding: (3, 3), dilations: (1, 1), numOutputs: 64
[TensorRT] VERBOSE: builtin_op_importers.cpp:538: Convolution output dimensions: (1, 64, 112, 112)
[TensorRT] VERBOSE: ImporterContext.hpp:120: Registering tensor: 496 for ONNX tensor: 496
[TensorRT] VERBOSE: ModelImporter.cpp:179: Conv_0 [Conv] outputs: [496 -> (1, 64, 112, 112)], 
[TensorRT] VERBOSE: ModelImporter.cpp:103: Parsing node: Relu_1 [Relu]
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 496
[TensorRT] VERBOSE: ModelImporter.cpp:125: Relu_1 [Relu] inputs: [496 -> (1, 64, 112, 112)], 
[TensorRT] VERBOSE: ImporterContext.hpp:154: Registering layer: Relu_1 for ONNX node: Relu_1
[TensorRT] VERBOSE: ImporterContext.hpp:120: Registering tensor: 323 for ONNX tensor: 323
[TensorRT] VERBOSE: ModelImporter.cpp:179: Relu_1 [Relu] outputs: [323 -> (1, 64, 112, 112)], 
[TensorRT] VERBOSE: ModelImporter.cpp:103: Parsing node: MaxPool_2 [MaxPool]
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 323
[TensorRT] VERBOSE: ModelImporter.cpp:125: MaxPool_2 [MaxPool] inputs: [323 -> (1, 64, 112, 112)], 
[TensorRT] VERBOSE: ImporterContext.hpp:154: Registering layer: MaxPool_2 for ONNX node: MaxPool_2
[TensorRT] VERBOSE: ImporterContext.hpp:120: Registering tensor: 324 for ONNX tensor: 324
[TensorRT] VERBOSE: ModelImporter.cpp:179: MaxPool_2 [MaxPool] outputs: [324 -> (1, 64, 56, 56)], 
[TensorRT] VERBOSE: ModelImporter.cpp:103: Parsing node: Conv_3 [Conv]
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 324
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 500
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 501
[TensorRT] VERBOSE: ModelImporter.cpp:125: Conv_3 [Conv] inputs: [324 -> (1, 64, 56, 56)], [500 -> (64, 64, 1, 1)], [501 -> (64)], 
[TensorRT] VERBOSE: builtin_op_importers.cpp:448: Convolution input dimensions: (1, 64, 56, 56)
[TensorRT] VERBOSE: ImporterContext.hpp:154: Registering layer: Conv_3 for ONNX node: Conv_3
[TensorRT] VERBOSE: builtin_op_importers.cpp:537: Using kernel: (1, 1), strides: (1, 1), prepadding: (0, 0), postpadding: (0, 0), dilations: (1, 1), numOutputs: 64
[TensorRT] VERBOSE: builtin_op_importers.cpp:538: Convolution output dimensions: (1, 64, 56, 56)
[TensorRT] VERBOSE: ImporterContext.hpp:120: Registering tensor: 499 for ONNX tensor: 499
[TensorRT] VERBOSE: ModelImporter.cpp:179: Conv_3 [Conv] outputs: [499 -> (1, 64, 56, 56)], 
[TensorRT] VERBOSE: ModelImporter.cpp:103: Parsing node: Relu_4 [Relu]
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 499
[TensorRT] VERBOSE: ModelImporter.cpp:125: Relu_4 [Relu] inputs: [499 -> (1, 64, 56, 56)], 
[TensorRT] VERBOSE: ImporterContext.hpp:154: Registering layer: Relu_4 for ONNX node: Relu_4
[TensorRT] VERBOSE: ImporterContext.hpp:120: Registering tensor: 327 for ONNX tensor: 327
[TensorRT] VERBOSE: ModelImporter.cpp:179: Relu_4 [Relu] outputs: [327 -> (1, 64, 56, 56)], 
[TensorRT] VERBOSE: ModelImporter.cpp:103: Parsing node: Conv_5 [Conv]
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 327
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 503
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 504
[TensorRT] VERBOSE: ModelImporter.cpp:125: Conv_5 [Conv] inputs: [327 -> (1, 64, 56, 56)], [503 -> (64, 64, 3, 3)], [504 -> (64)], 
[TensorRT] VERBOSE: builtin_op_importers.cpp:448: Convolution input dimensions: (1, 64, 56, 56)
[TensorRT] VERBOSE: ImporterContext.hpp:154: Registering layer: Conv_5 for ONNX node: Conv_5
[TensorRT] VERBOSE: builtin_op_importers.cpp:537: Using kernel: (3, 3), strides: (1, 1), prepadding: (1, 1), postpadding: (1, 1), dilations: (1, 1), numOutputs: 64
[TensorRT] VERBOSE: builtin_op_importers.cpp:538: Convolution output dimensions: (1, 64, 56, 56)
[TensorRT] VERBOSE: ImporterContext.hpp:120: Registering tensor: 502 for ONNX tensor: 502
[TensorRT] VERBOSE: ModelImporter.cpp:179: Conv_5 [Conv] outputs: [502 -> (1, 64, 56, 56)], 
[TensorRT] VERBOSE: ModelImporter.cpp:103: Parsing node: Relu_6 [Relu]
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 502
[TensorRT] VERBOSE: ModelImporter.cpp:125: Relu_6 [Relu] inputs: [502 -> (1, 64, 56, 56)], 
[TensorRT] VERBOSE: ImporterContext.hpp:154: Registering layer: Relu_6 for ONNX node: Relu_6
[TensorRT] VERBOSE: ImporterContext.hpp:120: Registering tensor: 330 for ONNX tensor: 330
[TensorRT] VERBOSE: ModelImporter.cpp:179: Relu_6 [Relu] outputs: [330 -> (1, 64, 56, 56)], 
[TensorRT] VERBOSE: ModelImporter.cpp:103: Parsing node: Conv_7 [Conv]
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 330
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 506
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 507
[TensorRT] VERBOSE: ModelImporter.cpp:125: Conv_7 [Conv] inputs: [330 -> (1, 64, 56, 56)], [506 -> (256, 64, 1, 1)], [507 -> (256)], 
[TensorRT] VERBOSE: builtin_op_importers.cpp:448: Convolution input dimensions: (1, 64, 56, 56)
[TensorRT] VERBOSE: ImporterContext.hpp:154: Registering layer: Conv_7 for ONNX node: Conv_7
[TensorRT] VERBOSE: builtin_op_importers.cpp:537: Using kernel: (1, 1), strides: (1, 1), prepadding: (0, 0), postpadding: (0, 0), dilations: (1, 1), numOutputs: 256
[TensorRT] VERBOSE: builtin_op_importers.cpp:538: Convolution output dimensions: (1, 256, 56, 56)
[TensorRT] VERBOSE: ImporterContext.hpp:120: Registering tensor: 505 for ONNX tensor: 505
[TensorRT] VERBOSE: ModelImporter.cpp:179: Conv_7 [Conv] outputs: [505 -> (1, 256, 56, 56)], 
[TensorRT] VERBOSE: ModelImporter.cpp:103: Parsing node: Conv_8 [Conv]
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 324
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 509
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 510
[TensorRT] VERBOSE: ModelImporter.cpp:125: Conv_8 [Conv] inputs: [324 -> (1, 64, 56, 56)], [509 -> (256, 64, 1, 1)], [510 -> (256)], 
[TensorRT] VERBOSE: builtin_op_importers.cpp:448: Convolution input dimensions: (1, 64, 56, 56)
[TensorRT] VERBOSE: ImporterContext.hpp:154: Registering layer: Conv_8 for ONNX node: Conv_8
[TensorRT] VERBOSE: builtin_op_importers.cpp:537: Using kernel: (1, 1), strides: (1, 1), prepadding: (0, 0), postpadding: (0, 0), dilations: (1, 1), numOutputs: 256
[TensorRT] VERBOSE: builtin_op_importers.cpp:538: Convolution output dimensions: (1, 256, 56, 56)
[TensorRT] VERBOSE: ImporterContext.hpp:120: Registering tensor: 508 for ONNX tensor: 508
[TensorRT] VERBOSE: ModelImporter.cpp:179: Conv_8 [Conv] outputs: [508 -> (1, 256, 56, 56)], 
[TensorRT] VERBOSE: ModelImporter.cpp:103: Parsing node: Add_9 [Add]
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 505
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 508
[TensorRT] VERBOSE: ModelImporter.cpp:125: Add_9 [Add] inputs: [505 -> (1, 256, 56, 56)], [508 -> (1, 256, 56, 56)], 
[TensorRT] VERBOSE: ImporterContext.hpp:154: Registering layer: Add_9 for ONNX node: Add_9
[TensorRT] VERBOSE: ImporterContext.hpp:120: Registering tensor: 335 for ONNX tensor: 335
[TensorRT] VERBOSE: ModelImporter.cpp:179: Add_9 [Add] outputs: [335 -> (1, 256, 56, 56)], 
[TensorRT] VERBOSE: ModelImporter.cpp:103: Parsing node: Relu_10 [Relu]
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 335
[TensorRT] VERBOSE: ModelImporter.cpp:125: Relu_10 [Relu] inputs: [335 -> (1, 256, 56, 56)], 
[TensorRT] VERBOSE: ImporterContext.hpp:154: Registering layer: Relu_10 for ONNX node: Relu_10
[TensorRT] VERBOSE: ImporterContext.hpp:120: Registering tensor: 336 for ONNX tensor: 336
[TensorRT] VERBOSE: ModelImporter.cpp:179: Relu_10 [Relu] outputs: [336 -> (1, 256, 56, 56)], 
[TensorRT] VERBOSE: ModelImporter.cpp:103: Parsing node: Conv_11 [Conv]
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 336
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 512
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 513
[TensorRT] VERBOSE: ModelImporter.cpp:125: Conv_11 [Conv] inputs: [336 -> (1, 256, 56, 56)], [512 -> (64, 256, 1, 1)], [513 -> (64)], 
[TensorRT] VERBOSE: builtin_op_importers.cpp:448: Convolution input dimensions: (1, 256, 56, 56)
[TensorRT] VERBOSE: ImporterContext.hpp:154: Registering layer: Conv_11 for ONNX node: Conv_11
[TensorRT] VERBOSE: builtin_op_importers.cpp:537: Using kernel: (1, 1), strides: (1, 1), prepadding: (0, 0), postpadding: (0, 0), dilations: (1, 1), numOutputs: 64
[TensorRT] VERBOSE: builtin_op_importers.cpp:538: Convolution output dimensions: (1, 64, 56, 56)
[TensorRT] VERBOSE: ImporterContext.hpp:120: Registering tensor: 511 for ONNX tensor: 511
[TensorRT] VERBOSE: ModelImporter.cpp:179: Conv_11 [Conv] outputs: [511 -> (1, 64, 56, 56)], 
[TensorRT] VERBOSE: ModelImporter.cpp:103: Parsing node: Relu_12 [Relu]
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 511
[TensorRT] VERBOSE: ModelImporter.cpp:125: Relu_12 [Relu] inputs: [511 -> (1, 64, 56, 56)], 
[TensorRT] VERBOSE: ImporterContext.hpp:154: Registering layer: Relu_12 for ONNX node: Relu_12
[TensorRT] VERBOSE: ImporterContext.hpp:120: Registering tensor: 339 for ONNX tensor: 339
[TensorRT] VERBOSE: ModelImporter.cpp:179: Relu_12 [Relu] outputs: [339 -> (1, 64, 56, 56)], 
[TensorRT] VERBOSE: ModelImporter.cpp:103: Parsing node: Conv_13 [Conv]
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 339
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 515
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 516
[TensorRT] VERBOSE: ModelImporter.cpp:125: Conv_13 [Conv] inputs: [339 -> (1, 64, 56, 56)], [515 -> (64, 64, 3, 3)], [516 -> (64)], 
[TensorRT] VERBOSE: builtin_op_importers.cpp:448: Convolution input dimensions: (1, 64, 56, 56)
[TensorRT] VERBOSE: ImporterContext.hpp:154: Registering layer: Conv_13 for ONNX node: Conv_13
[TensorRT] VERBOSE: builtin_op_importers.cpp:537: Using kernel: (3, 3), strides: (1, 1), prepadding: (1, 1), postpadding: (1, 1), dilations: (1, 1), numOutputs: 64
[TensorRT] VERBOSE: builtin_op_importers.cpp:538: Convolution output dimensions: (1, 64, 56, 56)
[TensorRT] VERBOSE: ImporterContext.hpp:120: Registering tensor: 514 for ONNX tensor: 514
[TensorRT] VERBOSE: ModelImporter.cpp:179: Conv_13 [Conv] outputs: [514 -> (1, 64, 56, 56)], 
[TensorRT] VERBOSE: ModelImporter.cpp:103: Parsing node: Relu_14 [Relu]
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 514
[TensorRT] VERBOSE: ModelImporter.cpp:125: Relu_14 [Relu] inputs: [514 -> (1, 64, 56, 56)], 
[TensorRT] VERBOSE: ImporterContext.hpp:154: Registering layer: Relu_14 for ONNX node: Relu_14
[TensorRT] VERBOSE: ImporterContext.hpp:120: Registering tensor: 342 for ONNX tensor: 342
[TensorRT] VERBOSE: ModelImporter.cpp:179: Relu_14 [Relu] outputs: [342 -> (1, 64, 56, 56)], 
[TensorRT] VERBOSE: ModelImporter.cpp:103: Parsing node: Conv_15 [Conv]
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 342
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 518
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 519
[TensorRT] VERBOSE: ModelImporter.cpp:125: Conv_15 [Conv] inputs: [342 -> (1, 64, 56, 56)], [518 -> (256, 64, 1, 1)], [519 -> (256)], 
[TensorRT] VERBOSE: builtin_op_importers.cpp:448: Convolution input dimensions: (1, 64, 56, 56)
[TensorRT] VERBOSE: ImporterContext.hpp:154: Registering layer: Conv_15 for ONNX node: Conv_15
[TensorRT] VERBOSE: builtin_op_importers.cpp:537: Using kernel: (1, 1), strides: (1, 1), prepadding: (0, 0), postpadding: (0, 0), dilations: (1, 1), numOutputs: 256
[TensorRT] VERBOSE: builtin_op_importers.cpp:538: Convolution output dimensions: (1, 256, 56, 56)
[TensorRT] VERBOSE: ImporterContext.hpp:120: Registering tensor: 517 for ONNX tensor: 517
[TensorRT] VERBOSE: ModelImporter.cpp:179: Conv_15 [Conv] outputs: [517 -> (1, 256, 56, 56)], 
[TensorRT] VERBOSE: ModelImporter.cpp:103: Parsing node: Add_16 [Add]
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 517
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 336
[TensorRT] VERBOSE: ModelImporter.cpp:125: Add_16 [Add] inputs: [517 -> (1, 256, 56, 56)], [336 -> (1, 256, 56, 56)], 
[TensorRT] VERBOSE: ImporterContext.hpp:154: Registering layer: Add_16 for ONNX node: Add_16
[TensorRT] VERBOSE: ImporterContext.hpp:120: Registering tensor: 345 for ONNX tensor: 345
[TensorRT] VERBOSE: ModelImporter.cpp:179: Add_16 [Add] outputs: [345 -> (1, 256, 56, 56)], 
[TensorRT] VERBOSE: ModelImporter.cpp:103: Parsing node: Relu_17 [Relu]
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 345
[TensorRT] VERBOSE: ModelImporter.cpp:125: Relu_17 [Relu] inputs: [345 -> (1, 256, 56, 56)], 
[TensorRT] VERBOSE: ImporterContext.hpp:154: Registering layer: Relu_17 for ONNX node: Relu_17
[TensorRT] VERBOSE: ImporterContext.hpp:120: Registering tensor: 346 for ONNX tensor: 346
[TensorRT] VERBOSE: ModelImporter.cpp:179: Relu_17 [Relu] outputs: [346 -> (1, 256, 56, 56)], 
[TensorRT] VERBOSE: ModelImporter.cpp:103: Parsing node: Conv_18 [Conv]
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 346
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 521
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 522
[TensorRT] VERBOSE: ModelImporter.cpp:125: Conv_18 [Conv] inputs: [346 -> (1, 256, 56, 56)], [521 -> (64, 256, 1, 1)], [522 -> (64)], 
[TensorRT] VERBOSE: builtin_op_importers.cpp:448: Convolution input dimensions: (1, 256, 56, 56)
[TensorRT] VERBOSE: ImporterContext.hpp:154: Registering layer: Conv_18 for ONNX node: Conv_18
[TensorRT] VERBOSE: builtin_op_importers.cpp:537: Using kernel: (1, 1), strides: (1, 1), prepadding: (0, 0), postpadding: (0, 0), dilations: (1, 1), numOutputs: 64
[TensorRT] VERBOSE: builtin_op_importers.cpp:538: Convolution output dimensions: (1, 64, 56, 56)
[TensorRT] VERBOSE: ImporterContext.hpp:120: Registering tensor: 520 for ONNX tensor: 520
[TensorRT] VERBOSE: ModelImporter.cpp:179: Conv_18 [Conv] outputs: [520 -> (1, 64, 56, 56)], 
[TensorRT] VERBOSE: ModelImporter.cpp:103: Parsing node: Relu_19 [Relu]
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 520
[TensorRT] VERBOSE: ModelImporter.cpp:125: Relu_19 [Relu] inputs: [520 -> (1, 64, 56, 56)], 
[TensorRT] VERBOSE: ImporterContext.hpp:154: Registering layer: Relu_19 for ONNX node: Relu_19
[TensorRT] VERBOSE: ImporterContext.hpp:120: Registering tensor: 349 for ONNX tensor: 349
[TensorRT] VERBOSE: ModelImporter.cpp:179: Relu_19 [Relu] outputs: [349 -> (1, 64, 56, 56)], 
[TensorRT] VERBOSE: ModelImporter.cpp:103: Parsing node: Conv_20 [Conv]
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 349
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 524
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 525
[TensorRT] VERBOSE: ModelImporter.cpp:125: Conv_20 [Conv] inputs: [349 -> (1, 64, 56, 56)], [524 -> (64, 64, 3, 3)], [525 -> (64)], 
[TensorRT] VERBOSE: builtin_op_importers.cpp:448: Convolution input dimensions: (1, 64, 56, 56)
[TensorRT] VERBOSE: ImporterContext.hpp:154: Registering layer: Conv_20 for ONNX node: Conv_20
[TensorRT] VERBOSE: builtin_op_importers.cpp:537: Using kernel: (3, 3), strides: (1, 1), prepadding: (1, 1), postpadding: (1, 1), dilations: (1, 1), numOutputs: 64
[TensorRT] VERBOSE: builtin_op_importers.cpp:538: Convolution output dimensions: (1, 64, 56, 56)
[TensorRT] VERBOSE: ImporterContext.hpp:120: Registering tensor: 523 for ONNX tensor: 523
[TensorRT] VERBOSE: ModelImporter.cpp:179: Conv_20 [Conv] outputs: [523 -> (1, 64, 56, 56)], 
[TensorRT] VERBOSE: ModelImporter.cpp:103: Parsing node: Relu_21 [Relu]
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 523
[TensorRT] VERBOSE: ModelImporter.cpp:125: Relu_21 [Relu] inputs: [523 -> (1, 64, 56, 56)], 
[TensorRT] VERBOSE: ImporterContext.hpp:154: Registering layer: Relu_21 for ONNX node: Relu_21
[TensorRT] VERBOSE: ImporterContext.hpp:120: Registering tensor: 352 for ONNX tensor: 352
[TensorRT] VERBOSE: ModelImporter.cpp:179: Relu_21 [Relu] outputs: [352 -> (1, 64, 56, 56)], 
[TensorRT] VERBOSE: ModelImporter.cpp:103: Parsing node: Conv_22 [Conv]
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 352
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 527
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 528
[TensorRT] VERBOSE: ModelImporter.cpp:125: Conv_22 [Conv] inputs: [352 -> (1, 64, 56, 56)], [527 -> (256, 64, 1, 1)], [528 -> (256)], 
[TensorRT] VERBOSE: builtin_op_importers.cpp:448: Convolution input dimensions: (1, 64, 56, 56)
[TensorRT] VERBOSE: ImporterContext.hpp:154: Registering layer: Conv_22 for ONNX node: Conv_22
[TensorRT] VERBOSE: builtin_op_importers.cpp:537: Using kernel: (1, 1), strides: (1, 1), prepadding: (0, 0), postpadding: (0, 0), dilations: (1, 1), numOutputs: 256
[TensorRT] VERBOSE: builtin_op_importers.cpp:538: Convolution output dimensions: (1, 256, 56, 56)
[TensorRT] VERBOSE: ImporterContext.hpp:120: Registering tensor: 526 for ONNX tensor: 526
[TensorRT] VERBOSE: ModelImporter.cpp:179: Conv_22 [Conv] outputs: [526 -> (1, 256, 56, 56)], 
[TensorRT] VERBOSE: ModelImporter.cpp:103: Parsing node: Add_23 [Add]
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 526
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 346
[TensorRT] VERBOSE: ModelImporter.cpp:125: Add_23 [Add] inputs: [526 -> (1, 256, 56, 56)], [346 -> (1, 256, 56, 56)], 
[TensorRT] VERBOSE: ImporterContext.hpp:154: Registering layer: Add_23 for ONNX node: Add_23
[TensorRT] VERBOSE: ImporterContext.hpp:120: Registering tensor: 355 for ONNX tensor: 355
[TensorRT] VERBOSE: ModelImporter.cpp:179: Add_23 [Add] outputs: [355 -> (1, 256, 56, 56)], 
[TensorRT] VERBOSE: ModelImporter.cpp:103: Parsing node: Relu_24 [Relu]
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 355
[TensorRT] VERBOSE: ModelImporter.cpp:125: Relu_24 [Relu] inputs: [355 -> (1, 256, 56, 56)], 
[TensorRT] VERBOSE: ImporterContext.hpp:154: Registering layer: Relu_24 for ONNX node: Relu_24
[TensorRT] VERBOSE: ImporterContext.hpp:120: Registering tensor: 356 for ONNX tensor: 356
[TensorRT] VERBOSE: ModelImporter.cpp:179: Relu_24 [Relu] outputs: [356 -> (1, 256, 56, 56)], 
[TensorRT] VERBOSE: ModelImporter.cpp:103: Parsing node: Conv_25 [Conv]
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 356
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 530
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 531
[TensorRT] VERBOSE: ModelImporter.cpp:125: Conv_25 [Conv] inputs: [356 -> (1, 256, 56, 56)], [530 -> (128, 256, 1, 1)], [531 -> (128)], 
[TensorRT] VERBOSE: builtin_op_importers.cpp:448: Convolution input dimensions: (1, 256, 56, 56)
[TensorRT] VERBOSE: ImporterContext.hpp:154: Registering layer: Conv_25 for ONNX node: Conv_25
[TensorRT] VERBOSE: builtin_op_importers.cpp:537: Using kernel: (1, 1), strides: (1, 1), prepadding: (0, 0), postpadding: (0, 0), dilations: (1, 1), numOutputs: 128
[TensorRT] VERBOSE: builtin_op_importers.cpp:538: Convolution output dimensions: (1, 128, 56, 56)
[TensorRT] VERBOSE: ImporterContext.hpp:120: Registering tensor: 529 for ONNX tensor: 529
[TensorRT] VERBOSE: ModelImporter.cpp:179: Conv_25 [Conv] outputs: [529 -> (1, 128, 56, 56)], 
[TensorRT] VERBOSE: ModelImporter.cpp:103: Parsing node: Relu_26 [Relu]
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 529
[TensorRT] VERBOSE: ModelImporter.cpp:125: Relu_26 [Relu] inputs: [529 -> (1, 128, 56, 56)], 
[TensorRT] VERBOSE: ImporterContext.hpp:154: Registering layer: Relu_26 for ONNX node: Relu_26
[TensorRT] VERBOSE: ImporterContext.hpp:120: Registering tensor: 359 for ONNX tensor: 359
[TensorRT] VERBOSE: ModelImporter.cpp:179: Relu_26 [Relu] outputs: [359 -> (1, 128, 56, 56)], 
[TensorRT] VERBOSE: ModelImporter.cpp:103: Parsing node: Conv_27 [Conv]
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 359
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 533
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 534
[TensorRT] VERBOSE: ModelImporter.cpp:125: Conv_27 [Conv] inputs: [359 -> (1, 128, 56, 56)], [533 -> (128, 128, 3, 3)], [534 -> (128)], 
[TensorRT] VERBOSE: builtin_op_importers.cpp:448: Convolution input dimensions: (1, 128, 56, 56)
[TensorRT] VERBOSE: ImporterContext.hpp:154: Registering layer: Conv_27 for ONNX node: Conv_27
[TensorRT] VERBOSE: builtin_op_importers.cpp:537: Using kernel: (3, 3), strides: (2, 2), prepadding: (1, 1), postpadding: (1, 1), dilations: (1, 1), numOutputs: 128
[TensorRT] VERBOSE: builtin_op_importers.cpp:538: Convolution output dimensions: (1, 128, 28, 28)
[TensorRT] VERBOSE: ImporterContext.hpp:120: Registering tensor: 532 for ONNX tensor: 532
[TensorRT] VERBOSE: ModelImporter.cpp:179: Conv_27 [Conv] outputs: [532 -> (1, 128, 28, 28)], 
[TensorRT] VERBOSE: ModelImporter.cpp:103: Parsing node: Relu_28 [Relu]
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 532
[TensorRT] VERBOSE: ModelImporter.cpp:125: Relu_28 [Relu] inputs: [532 -> (1, 128, 28, 28)], 
[TensorRT] VERBOSE: ImporterContext.hpp:154: Registering layer: Relu_28 for ONNX node: Relu_28
[TensorRT] VERBOSE: ImporterContext.hpp:120: Registering tensor: 362 for ONNX tensor: 362
[TensorRT] VERBOSE: ModelImporter.cpp:179: Relu_28 [Relu] outputs: [362 -> (1, 128, 28, 28)], 
[TensorRT] VERBOSE: ModelImporter.cpp:103: Parsing node: Conv_29 [Conv]
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 362
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 536
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 537
[TensorRT] VERBOSE: ModelImporter.cpp:125: Conv_29 [Conv] inputs: [362 -> (1, 128, 28, 28)], [536 -> (512, 128, 1, 1)], [537 -> (512)], 
[TensorRT] VERBOSE: builtin_op_importers.cpp:448: Convolution input dimensions: (1, 128, 28, 28)
[TensorRT] VERBOSE: ImporterContext.hpp:154: Registering layer: Conv_29 for ONNX node: Conv_29
[TensorRT] VERBOSE: builtin_op_importers.cpp:537: Using kernel: (1, 1), strides: (1, 1), prepadding: (0, 0), postpadding: (0, 0), dilations: (1, 1), numOutputs: 512
[TensorRT] VERBOSE: builtin_op_importers.cpp:538: Convolution output dimensions: (1, 512, 28, 28)
[TensorRT] VERBOSE: ImporterContext.hpp:120: Registering tensor: 535 for ONNX tensor: 535
[TensorRT] VERBOSE: ModelImporter.cpp:179: Conv_29 [Conv] outputs: [535 -> (1, 512, 28, 28)], 
[TensorRT] VERBOSE: ModelImporter.cpp:103: Parsing node: Conv_30 [Conv]
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 356
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 539
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 540
[TensorRT] VERBOSE: ModelImporter.cpp:125: Conv_30 [Conv] inputs: [356 -> (1, 256, 56, 56)], [539 -> (512, 256, 1, 1)], [540 -> (512)], 
[TensorRT] VERBOSE: builtin_op_importers.cpp:448: Convolution input dimensions: (1, 256, 56, 56)
[TensorRT] VERBOSE: ImporterContext.hpp:154: Registering layer: Conv_30 for ONNX node: Conv_30
[TensorRT] VERBOSE: builtin_op_importers.cpp:537: Using kernel: (1, 1), strides: (2, 2), prepadding: (0, 0), postpadding: (0, 0), dilations: (1, 1), numOutputs: 512
[TensorRT] VERBOSE: builtin_op_importers.cpp:538: Convolution output dimensions: (1, 512, 28, 28)
[TensorRT] VERBOSE: ImporterContext.hpp:120: Registering tensor: 538 for ONNX tensor: 538
[TensorRT] VERBOSE: ModelImporter.cpp:179: Conv_30 [Conv] outputs: [538 -> (1, 512, 28, 28)], 
[TensorRT] VERBOSE: ModelImporter.cpp:103: Parsing node: Add_31 [Add]
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 535
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 538
[TensorRT] VERBOSE: ModelImporter.cpp:125: Add_31 [Add] inputs: [535 -> (1, 512, 28, 28)], [538 -> (1, 512, 28, 28)], 
[TensorRT] VERBOSE: ImporterContext.hpp:154: Registering layer: Add_31 for ONNX node: Add_31
[TensorRT] VERBOSE: ImporterContext.hpp:120: Registering tensor: 367 for ONNX tensor: 367
[TensorRT] VERBOSE: ModelImporter.cpp:179: Add_31 [Add] outputs: [367 -> (1, 512, 28, 28)], 
[TensorRT] VERBOSE: ModelImporter.cpp:103: Parsing node: Relu_32 [Relu]
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 367
[TensorRT] VERBOSE: ModelImporter.cpp:125: Relu_32 [Relu] inputs: [367 -> (1, 512, 28, 28)], 
[TensorRT] VERBOSE: ImporterContext.hpp:154: Registering layer: Relu_32 for ONNX node: Relu_32
[TensorRT] VERBOSE: ImporterContext.hpp:120: Registering tensor: 368 for ONNX tensor: 368
[TensorRT] VERBOSE: ModelImporter.cpp:179: Relu_32 [Relu] outputs: [368 -> (1, 512, 28, 28)], 
[TensorRT] VERBOSE: ModelImporter.cpp:103: Parsing node: Conv_33 [Conv]
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 368
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 542
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 543
[TensorRT] VERBOSE: ModelImporter.cpp:125: Conv_33 [Conv] inputs: [368 -> (1, 512, 28, 28)], [542 -> (128, 512, 1, 1)], [543 -> (128)], 
[TensorRT] VERBOSE: builtin_op_importers.cpp:448: Convolution input dimensions: (1, 512, 28, 28)
[TensorRT] VERBOSE: ImporterContext.hpp:154: Registering layer: Conv_33 for ONNX node: Conv_33
[TensorRT] VERBOSE: builtin_op_importers.cpp:537: Using kernel: (1, 1), strides: (1, 1), prepadding: (0, 0), postpadding: (0, 0), dilations: (1, 1), numOutputs: 128
[TensorRT] VERBOSE: builtin_op_importers.cpp:538: Convolution output dimensions: (1, 128, 28, 28)
[TensorRT] VERBOSE: ImporterContext.hpp:120: Registering tensor: 541 for ONNX tensor: 541
[TensorRT] VERBOSE: ModelImporter.cpp:179: Conv_33 [Conv] outputs: [541 -> (1, 128, 28, 28)], 
[TensorRT] VERBOSE: ModelImporter.cpp:103: Parsing node: Relu_34 [Relu]
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 541
[TensorRT] VERBOSE: ModelImporter.cpp:125: Relu_34 [Relu] inputs: [541 -> (1, 128, 28, 28)], 
[TensorRT] VERBOSE: ImporterContext.hpp:154: Registering layer: Relu_34 for ONNX node: Relu_34
[TensorRT] VERBOSE: ImporterContext.hpp:120: Registering tensor: 371 for ONNX tensor: 371
[TensorRT] VERBOSE: ModelImporter.cpp:179: Relu_34 [Relu] outputs: [371 -> (1, 128, 28, 28)], 
[TensorRT] VERBOSE: ModelImporter.cpp:103: Parsing node: Conv_35 [Conv]
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 371
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 545
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 546
[TensorRT] VERBOSE: ModelImporter.cpp:125: Conv_35 [Conv] inputs: [371 -> (1, 128, 28, 28)], [545 -> (128, 128, 3, 3)], [546 -> (128)], 
[TensorRT] VERBOSE: builtin_op_importers.cpp:448: Convolution input dimensions: (1, 128, 28, 28)
[TensorRT] VERBOSE: ImporterContext.hpp:154: Registering layer: Conv_35 for ONNX node: Conv_35
[TensorRT] VERBOSE: builtin_op_importers.cpp:537: Using kernel: (3, 3), strides: (1, 1), prepadding: (1, 1), postpadding: (1, 1), dilations: (1, 1), numOutputs: 128
[TensorRT] VERBOSE: builtin_op_importers.cpp:538: Convolution output dimensions: (1, 128, 28, 28)
[TensorRT] VERBOSE: ImporterContext.hpp:120: Registering tensor: 544 for ONNX tensor: 544
[TensorRT] VERBOSE: ModelImporter.cpp:179: Conv_35 [Conv] outputs: [544 -> (1, 128, 28, 28)], 
[TensorRT] VERBOSE: ModelImporter.cpp:103: Parsing node: Relu_36 [Relu]
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 544
[TensorRT] VERBOSE: ModelImporter.cpp:125: Relu_36 [Relu] inputs: [544 -> (1, 128, 28, 28)], 
[TensorRT] VERBOSE: ImporterContext.hpp:154: Registering layer: Relu_36 for ONNX node: Relu_36
[TensorRT] VERBOSE: ImporterContext.hpp:120: Registering tensor: 374 for ONNX tensor: 374
[TensorRT] VERBOSE: ModelImporter.cpp:179: Relu_36 [Relu] outputs: [374 -> (1, 128, 28, 28)], 
[TensorRT] VERBOSE: ModelImporter.cpp:103: Parsing node: Conv_37 [Conv]
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 374
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 548
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 549
[TensorRT] VERBOSE: ModelImporter.cpp:125: Conv_37 [Conv] inputs: [374 -> (1, 128, 28, 28)], [548 -> (512, 128, 1, 1)], [549 -> (512)], 
[TensorRT] VERBOSE: builtin_op_importers.cpp:448: Convolution input dimensions: (1, 128, 28, 28)
[TensorRT] VERBOSE: ImporterContext.hpp:154: Registering layer: Conv_37 for ONNX node: Conv_37
[TensorRT] VERBOSE: builtin_op_importers.cpp:537: Using kernel: (1, 1), strides: (1, 1), prepadding: (0, 0), postpadding: (0, 0), dilations: (1, 1), numOutputs: 512
[TensorRT] VERBOSE: builtin_op_importers.cpp:538: Convolution output dimensions: (1, 512, 28, 28)
[TensorRT] VERBOSE: ImporterContext.hpp:120: Registering tensor: 547 for ONNX tensor: 547
[TensorRT] VERBOSE: ModelImporter.cpp:179: Conv_37 [Conv] outputs: [547 -> (1, 512, 28, 28)], 
[TensorRT] VERBOSE: ModelImporter.cpp:103: Parsing node: Add_38 [Add]
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 547
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 368
[TensorRT] VERBOSE: ModelImporter.cpp:125: Add_38 [Add] inputs: [547 -> (1, 512, 28, 28)], [368 -> (1, 512, 28, 28)], 
[TensorRT] VERBOSE: ImporterContext.hpp:154: Registering layer: Add_38 for ONNX node: Add_38
[TensorRT] VERBOSE: ImporterContext.hpp:120: Registering tensor: 377 for ONNX tensor: 377
[TensorRT] VERBOSE: ModelImporter.cpp:179: Add_38 [Add] outputs: [377 -> (1, 512, 28, 28)], 
[TensorRT] VERBOSE: ModelImporter.cpp:103: Parsing node: Relu_39 [Relu]
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 377
[TensorRT] VERBOSE: ModelImporter.cpp:125: Relu_39 [Relu] inputs: [377 -> (1, 512, 28, 28)], 
[TensorRT] VERBOSE: ImporterContext.hpp:154: Registering layer: Relu_39 for ONNX node: Relu_39
[TensorRT] VERBOSE: ImporterContext.hpp:120: Registering tensor: 378 for ONNX tensor: 378
[TensorRT] VERBOSE: ModelImporter.cpp:179: Relu_39 [Relu] outputs: [378 -> (1, 512, 28, 28)], 
[TensorRT] VERBOSE: ModelImporter.cpp:103: Parsing node: Conv_40 [Conv]
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 378
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 551
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 552
[TensorRT] VERBOSE: ModelImporter.cpp:125: Conv_40 [Conv] inputs: [378 -> (1, 512, 28, 28)], [551 -> (128, 512, 1, 1)], [552 -> (128)], 
[TensorRT] VERBOSE: builtin_op_importers.cpp:448: Convolution input dimensions: (1, 512, 28, 28)
[TensorRT] VERBOSE: ImporterContext.hpp:154: Registering layer: Conv_40 for ONNX node: Conv_40
[TensorRT] VERBOSE: builtin_op_importers.cpp:537: Using kernel: (1, 1), strides: (1, 1), prepadding: (0, 0), postpadding: (0, 0), dilations: (1, 1), numOutputs: 128
[TensorRT] VERBOSE: builtin_op_importers.cpp:538: Convolution output dimensions: (1, 128, 28, 28)
[TensorRT] VERBOSE: ImporterContext.hpp:120: Registering tensor: 550 for ONNX tensor: 550
[TensorRT] VERBOSE: ModelImporter.cpp:179: Conv_40 [Conv] outputs: [550 -> (1, 128, 28, 28)], 
[TensorRT] VERBOSE: ModelImporter.cpp:103: Parsing node: Relu_41 [Relu]
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 550
[TensorRT] VERBOSE: ModelImporter.cpp:125: Relu_41 [Relu] inputs: [550 -> (1, 128, 28, 28)], 
[TensorRT] VERBOSE: ImporterContext.hpp:154: Registering layer: Relu_41 for ONNX node: Relu_41
[TensorRT] VERBOSE: ImporterContext.hpp:120: Registering tensor: 381 for ONNX tensor: 381
[TensorRT] VERBOSE: ModelImporter.cpp:179: Relu_41 [Relu] outputs: [381 -> (1, 128, 28, 28)], 
[TensorRT] VERBOSE: ModelImporter.cpp:103: Parsing node: Conv_42 [Conv]
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 381
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 554
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 555
[TensorRT] VERBOSE: ModelImporter.cpp:125: Conv_42 [Conv] inputs: [381 -> (1, 128, 28, 28)], [554 -> (128, 128, 3, 3)], [555 -> (128)], 
[TensorRT] VERBOSE: builtin_op_importers.cpp:448: Convolution input dimensions: (1, 128, 28, 28)
[TensorRT] VERBOSE: ImporterContext.hpp:154: Registering layer: Conv_42 for ONNX node: Conv_42
[TensorRT] VERBOSE: builtin_op_importers.cpp:537: Using kernel: (3, 3), strides: (1, 1), prepadding: (1, 1), postpadding: (1, 1), dilations: (1, 1), numOutputs: 128
[TensorRT] VERBOSE: builtin_op_importers.cpp:538: Convolution output dimensions: (1, 128, 28, 28)
[TensorRT] VERBOSE: ImporterContext.hpp:120: Registering tensor: 553 for ONNX tensor: 553
[TensorRT] VERBOSE: ModelImporter.cpp:179: Conv_42 [Conv] outputs: [553 -> (1, 128, 28, 28)], 
[TensorRT] VERBOSE: ModelImporter.cpp:103: Parsing node: Relu_43 [Relu]
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 553
[TensorRT] VERBOSE: ModelImporter.cpp:125: Relu_43 [Relu] inputs: [553 -> (1, 128, 28, 28)], 
[TensorRT] VERBOSE: ImporterContext.hpp:154: Registering layer: Relu_43 for ONNX node: Relu_43
[TensorRT] VERBOSE: ImporterContext.hpp:120: Registering tensor: 384 for ONNX tensor: 384
[TensorRT] VERBOSE: ModelImporter.cpp:179: Relu_43 [Relu] outputs: [384 -> (1, 128, 28, 28)], 
[TensorRT] VERBOSE: ModelImporter.cpp:103: Parsing node: Conv_44 [Conv]
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 384
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 557
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 558
[TensorRT] VERBOSE: ModelImporter.cpp:125: Conv_44 [Conv] inputs: [384 -> (1, 128, 28, 28)], [557 -> (512, 128, 1, 1)], [558 -> (512)], 
[TensorRT] VERBOSE: builtin_op_importers.cpp:448: Convolution input dimensions: (1, 128, 28, 28)
[TensorRT] VERBOSE: ImporterContext.hpp:154: Registering layer: Conv_44 for ONNX node: Conv_44
[TensorRT] VERBOSE: builtin_op_importers.cpp:537: Using kernel: (1, 1), strides: (1, 1), prepadding: (0, 0), postpadding: (0, 0), dilations: (1, 1), numOutputs: 512
[TensorRT] VERBOSE: builtin_op_importers.cpp:538: Convolution output dimensions: (1, 512, 28, 28)
[TensorRT] VERBOSE: ImporterContext.hpp:120: Registering tensor: 556 for ONNX tensor: 556
[TensorRT] VERBOSE: ModelImporter.cpp:179: Conv_44 [Conv] outputs: [556 -> (1, 512, 28, 28)], 
[TensorRT] VERBOSE: ModelImporter.cpp:103: Parsing node: Add_45 [Add]
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 556
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 378
[TensorRT] VERBOSE: ModelImporter.cpp:125: Add_45 [Add] inputs: [556 -> (1, 512, 28, 28)], [378 -> (1, 512, 28, 28)], 
[TensorRT] VERBOSE: ImporterContext.hpp:154: Registering layer: Add_45 for ONNX node: Add_45
[TensorRT] VERBOSE: ImporterContext.hpp:120: Registering tensor: 387 for ONNX tensor: 387
[TensorRT] VERBOSE: ModelImporter.cpp:179: Add_45 [Add] outputs: [387 -> (1, 512, 28, 28)], 
[TensorRT] VERBOSE: ModelImporter.cpp:103: Parsing node: Relu_46 [Relu]
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 387
[TensorRT] VERBOSE: ModelImporter.cpp:125: Relu_46 [Relu] inputs: [387 -> (1, 512, 28, 28)], 
[TensorRT] VERBOSE: ImporterContext.hpp:154: Registering layer: Relu_46 for ONNX node: Relu_46
[TensorRT] VERBOSE: ImporterContext.hpp:120: Registering tensor: 388 for ONNX tensor: 388
[TensorRT] VERBOSE: ModelImporter.cpp:179: Relu_46 [Relu] outputs: [388 -> (1, 512, 28, 28)], 
[TensorRT] VERBOSE: ModelImporter.cpp:103: Parsing node: Conv_47 [Conv]
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 388
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 560
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 561
[TensorRT] VERBOSE: ModelImporter.cpp:125: Conv_47 [Conv] inputs: [388 -> (1, 512, 28, 28)], [560 -> (128, 512, 1, 1)], [561 -> (128)], 
[TensorRT] VERBOSE: builtin_op_importers.cpp:448: Convolution input dimensions: (1, 512, 28, 28)
[TensorRT] VERBOSE: ImporterContext.hpp:154: Registering layer: Conv_47 for ONNX node: Conv_47
[TensorRT] VERBOSE: builtin_op_importers.cpp:537: Using kernel: (1, 1), strides: (1, 1), prepadding: (0, 0), postpadding: (0, 0), dilations: (1, 1), numOutputs: 128
[TensorRT] VERBOSE: builtin_op_importers.cpp:538: Convolution output dimensions: (1, 128, 28, 28)
[TensorRT] VERBOSE: ImporterContext.hpp:120: Registering tensor: 559 for ONNX tensor: 559
[TensorRT] VERBOSE: ModelImporter.cpp:179: Conv_47 [Conv] outputs: [559 -> (1, 128, 28, 28)], 
[TensorRT] VERBOSE: ModelImporter.cpp:103: Parsing node: Relu_48 [Relu]
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 559
[TensorRT] VERBOSE: ModelImporter.cpp:125: Relu_48 [Relu] inputs: [559 -> (1, 128, 28, 28)], 
[TensorRT] VERBOSE: ImporterContext.hpp:154: Registering layer: Relu_48 for ONNX node: Relu_48
[TensorRT] VERBOSE: ImporterContext.hpp:120: Registering tensor: 391 for ONNX tensor: 391
[TensorRT] VERBOSE: ModelImporter.cpp:179: Relu_48 [Relu] outputs: [391 -> (1, 128, 28, 28)], 
[TensorRT] VERBOSE: ModelImporter.cpp:103: Parsing node: Conv_49 [Conv]
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 391
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 563
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 564
[TensorRT] VERBOSE: ModelImporter.cpp:125: Conv_49 [Conv] inputs: [391 -> (1, 128, 28, 28)], [563 -> (128, 128, 3, 3)], [564 -> (128)], 
[TensorRT] VERBOSE: builtin_op_importers.cpp:448: Convolution input dimensions: (1, 128, 28, 28)
[TensorRT] VERBOSE: ImporterContext.hpp:154: Registering layer: Conv_49 for ONNX node: Conv_49
[TensorRT] VERBOSE: builtin_op_importers.cpp:537: Using kernel: (3, 3), strides: (1, 1), prepadding: (1, 1), postpadding: (1, 1), dilations: (1, 1), numOutputs: 128
[TensorRT] VERBOSE: builtin_op_importers.cpp:538: Convolution output dimensions: (1, 128, 28, 28)
[TensorRT] VERBOSE: ImporterContext.hpp:120: Registering tensor: 562 for ONNX tensor: 562
[TensorRT] VERBOSE: ModelImporter.cpp:179: Conv_49 [Conv] outputs: [562 -> (1, 128, 28, 28)], 
[TensorRT] VERBOSE: ModelImporter.cpp:103: Parsing node: Relu_50 [Relu]
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 562
[TensorRT] VERBOSE: ModelImporter.cpp:125: Relu_50 [Relu] inputs: [562 -> (1, 128, 28, 28)], 
[TensorRT] VERBOSE: ImporterContext.hpp:154: Registering layer: Relu_50 for ONNX node: Relu_50
[TensorRT] VERBOSE: ImporterContext.hpp:120: Registering tensor: 394 for ONNX tensor: 394
[TensorRT] VERBOSE: ModelImporter.cpp:179: Relu_50 [Relu] outputs: [394 -> (1, 128, 28, 28)], 
[TensorRT] VERBOSE: ModelImporter.cpp:103: Parsing node: Conv_51 [Conv]
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 394
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 566
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 567
[TensorRT] VERBOSE: ModelImporter.cpp:125: Conv_51 [Conv] inputs: [394 -> (1, 128, 28, 28)], [566 -> (512, 128, 1, 1)], [567 -> (512)], 
[TensorRT] VERBOSE: builtin_op_importers.cpp:448: Convolution input dimensions: (1, 128, 28, 28)
[TensorRT] VERBOSE: ImporterContext.hpp:154: Registering layer: Conv_51 for ONNX node: Conv_51
[TensorRT] VERBOSE: builtin_op_importers.cpp:537: Using kernel: (1, 1), strides: (1, 1), prepadding: (0, 0), postpadding: (0, 0), dilations: (1, 1), numOutputs: 512
[TensorRT] VERBOSE: builtin_op_importers.cpp:538: Convolution output dimensions: (1, 512, 28, 28)
[TensorRT] VERBOSE: ImporterContext.hpp:120: Registering tensor: 565 for ONNX tensor: 565
[TensorRT] VERBOSE: ModelImporter.cpp:179: Conv_51 [Conv] outputs: [565 -> (1, 512, 28, 28)], 
[TensorRT] VERBOSE: ModelImporter.cpp:103: Parsing node: Add_52 [Add]
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 565
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 388
[TensorRT] VERBOSE: ModelImporter.cpp:125: Add_52 [Add] inputs: [565 -> (1, 512, 28, 28)], [388 -> (1, 512, 28, 28)], 
[TensorRT] VERBOSE: ImporterContext.hpp:154: Registering layer: Add_52 for ONNX node: Add_52
[TensorRT] VERBOSE: ImporterContext.hpp:120: Registering tensor: 397 for ONNX tensor: 397
[TensorRT] VERBOSE: ModelImporter.cpp:179: Add_52 [Add] outputs: [397 -> (1, 512, 28, 28)], 
[TensorRT] VERBOSE: ModelImporter.cpp:103: Parsing node: Relu_53 [Relu]
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 397
[TensorRT] VERBOSE: ModelImporter.cpp:125: Relu_53 [Relu] inputs: [397 -> (1, 512, 28, 28)], 
[TensorRT] VERBOSE: ImporterContext.hpp:154: Registering layer: Relu_53 for ONNX node: Relu_53
[TensorRT] VERBOSE: ImporterContext.hpp:120: Registering tensor: 398 for ONNX tensor: 398
[TensorRT] VERBOSE: ModelImporter.cpp:179: Relu_53 [Relu] outputs: [398 -> (1, 512, 28, 28)], 
[TensorRT] VERBOSE: ModelImporter.cpp:103: Parsing node: Conv_54 [Conv]
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 398
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 569
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 570
[TensorRT] VERBOSE: ModelImporter.cpp:125: Conv_54 [Conv] inputs: [398 -> (1, 512, 28, 28)], [569 -> (256, 512, 1, 1)], [570 -> (256)], 
[TensorRT] VERBOSE: builtin_op_importers.cpp:448: Convolution input dimensions: (1, 512, 28, 28)
[TensorRT] VERBOSE: ImporterContext.hpp:154: Registering layer: Conv_54 for ONNX node: Conv_54
[TensorRT] VERBOSE: builtin_op_importers.cpp:537: Using kernel: (1, 1), strides: (1, 1), prepadding: (0, 0), postpadding: (0, 0), dilations: (1, 1), numOutputs: 256
[TensorRT] VERBOSE: builtin_op_importers.cpp:538: Convolution output dimensions: (1, 256, 28, 28)
[TensorRT] VERBOSE: ImporterContext.hpp:120: Registering tensor: 568 for ONNX tensor: 568
[TensorRT] VERBOSE: ModelImporter.cpp:179: Conv_54 [Conv] outputs: [568 -> (1, 256, 28, 28)], 
[TensorRT] VERBOSE: ModelImporter.cpp:103: Parsing node: Relu_55 [Relu]
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 568
[TensorRT] VERBOSE: ModelImporter.cpp:125: Relu_55 [Relu] inputs: [568 -> (1, 256, 28, 28)], 
[TensorRT] VERBOSE: ImporterContext.hpp:154: Registering layer: Relu_55 for ONNX node: Relu_55
[TensorRT] VERBOSE: ImporterContext.hpp:120: Registering tensor: 401 for ONNX tensor: 401
[TensorRT] VERBOSE: ModelImporter.cpp:179: Relu_55 [Relu] outputs: [401 -> (1, 256, 28, 28)], 
[TensorRT] VERBOSE: ModelImporter.cpp:103: Parsing node: Conv_56 [Conv]
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 401
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 572
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 573
[TensorRT] VERBOSE: ModelImporter.cpp:125: Conv_56 [Conv] inputs: [401 -> (1, 256, 28, 28)], [572 -> (256, 256, 3, 3)], [573 -> (256)], 
[TensorRT] VERBOSE: builtin_op_importers.cpp:448: Convolution input dimensions: (1, 256, 28, 28)
[TensorRT] VERBOSE: ImporterContext.hpp:154: Registering layer: Conv_56 for ONNX node: Conv_56
[TensorRT] VERBOSE: builtin_op_importers.cpp:537: Using kernel: (3, 3), strides: (2, 2), prepadding: (1, 1), postpadding: (1, 1), dilations: (1, 1), numOutputs: 256
[TensorRT] VERBOSE: builtin_op_importers.cpp:538: Convolution output dimensions: (1, 256, 14, 14)
[TensorRT] VERBOSE: ImporterContext.hpp:120: Registering tensor: 571 for ONNX tensor: 571
[TensorRT] VERBOSE: ModelImporter.cpp:179: Conv_56 [Conv] outputs: [571 -> (1, 256, 14, 14)], 
[TensorRT] VERBOSE: ModelImporter.cpp:103: Parsing node: Relu_57 [Relu]
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 571
[TensorRT] VERBOSE: ModelImporter.cpp:125: Relu_57 [Relu] inputs: [571 -> (1, 256, 14, 14)], 
[TensorRT] VERBOSE: ImporterContext.hpp:154: Registering layer: Relu_57 for ONNX node: Relu_57
[TensorRT] VERBOSE: ImporterContext.hpp:120: Registering tensor: 404 for ONNX tensor: 404
[TensorRT] VERBOSE: ModelImporter.cpp:179: Relu_57 [Relu] outputs: [404 -> (1, 256, 14, 14)], 
[TensorRT] VERBOSE: ModelImporter.cpp:103: Parsing node: Conv_58 [Conv]
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 404
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 575
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 576
[TensorRT] VERBOSE: ModelImporter.cpp:125: Conv_58 [Conv] inputs: [404 -> (1, 256, 14, 14)], [575 -> (1024, 256, 1, 1)], [576 -> (1024)], 
[TensorRT] VERBOSE: builtin_op_importers.cpp:448: Convolution input dimensions: (1, 256, 14, 14)
[TensorRT] VERBOSE: ImporterContext.hpp:154: Registering layer: Conv_58 for ONNX node: Conv_58
[TensorRT] VERBOSE: builtin_op_importers.cpp:537: Using kernel: (1, 1), strides: (1, 1), prepadding: (0, 0), postpadding: (0, 0), dilations: (1, 1), numOutputs: 1024
[TensorRT] VERBOSE: builtin_op_importers.cpp:538: Convolution output dimensions: (1, 1024, 14, 14)
[TensorRT] VERBOSE: ImporterContext.hpp:120: Registering tensor: 574 for ONNX tensor: 574
[TensorRT] VERBOSE: ModelImporter.cpp:179: Conv_58 [Conv] outputs: [574 -> (1, 1024, 14, 14)], 
[TensorRT] VERBOSE: ModelImporter.cpp:103: Parsing node: Conv_59 [Conv]
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 398
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 578
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 579
[TensorRT] VERBOSE: ModelImporter.cpp:125: Conv_59 [Conv] inputs: [398 -> (1, 512, 28, 28)], [578 -> (1024, 512, 1, 1)], [579 -> (1024)], 
[TensorRT] VERBOSE: builtin_op_importers.cpp:448: Convolution input dimensions: (1, 512, 28, 28)
[TensorRT] VERBOSE: ImporterContext.hpp:154: Registering layer: Conv_59 for ONNX node: Conv_59
[TensorRT] VERBOSE: builtin_op_importers.cpp:537: Using kernel: (1, 1), strides: (2, 2), prepadding: (0, 0), postpadding: (0, 0), dilations: (1, 1), numOutputs: 1024
[TensorRT] VERBOSE: builtin_op_importers.cpp:538: Convolution output dimensions: (1, 1024, 14, 14)
[TensorRT] VERBOSE: ImporterContext.hpp:120: Registering tensor: 577 for ONNX tensor: 577
[TensorRT] VERBOSE: ModelImporter.cpp:179: Conv_59 [Conv] outputs: [577 -> (1, 1024, 14, 14)], 
[TensorRT] VERBOSE: ModelImporter.cpp:103: Parsing node: Add_60 [Add]
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 574
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 577
[TensorRT] VERBOSE: ModelImporter.cpp:125: Add_60 [Add] inputs: [574 -> (1, 1024, 14, 14)], [577 -> (1, 1024, 14, 14)], 
[TensorRT] VERBOSE: ImporterContext.hpp:154: Registering layer: Add_60 for ONNX node: Add_60
[TensorRT] VERBOSE: ImporterContext.hpp:120: Registering tensor: 409 for ONNX tensor: 409
[TensorRT] VERBOSE: ModelImporter.cpp:179: Add_60 [Add] outputs: [409 -> (1, 1024, 14, 14)], 
[TensorRT] VERBOSE: ModelImporter.cpp:103: Parsing node: Relu_61 [Relu]
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 409
[TensorRT] VERBOSE: ModelImporter.cpp:125: Relu_61 [Relu] inputs: [409 -> (1, 1024, 14, 14)], 
[TensorRT] VERBOSE: ImporterContext.hpp:154: Registering layer: Relu_61 for ONNX node: Relu_61
[TensorRT] VERBOSE: ImporterContext.hpp:120: Registering tensor: 410 for ONNX tensor: 410
[TensorRT] VERBOSE: ModelImporter.cpp:179: Relu_61 [Relu] outputs: [410 -> (1, 1024, 14, 14)], 
[TensorRT] VERBOSE: ModelImporter.cpp:103: Parsing node: Conv_62 [Conv]
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 410
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 581
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 582
[TensorRT] VERBOSE: ModelImporter.cpp:125: Conv_62 [Conv] inputs: [410 -> (1, 1024, 14, 14)], [581 -> (256, 1024, 1, 1)], [582 -> (256)], 
[TensorRT] VERBOSE: builtin_op_importers.cpp:448: Convolution input dimensions: (1, 1024, 14, 14)
[TensorRT] VERBOSE: ImporterContext.hpp:154: Registering layer: Conv_62 for ONNX node: Conv_62
[TensorRT] VERBOSE: builtin_op_importers.cpp:537: Using kernel: (1, 1), strides: (1, 1), prepadding: (0, 0), postpadding: (0, 0), dilations: (1, 1), numOutputs: 256
[TensorRT] VERBOSE: builtin_op_importers.cpp:538: Convolution output dimensions: (1, 256, 14, 14)
[TensorRT] VERBOSE: ImporterContext.hpp:120: Registering tensor: 580 for ONNX tensor: 580
[TensorRT] VERBOSE: ModelImporter.cpp:179: Conv_62 [Conv] outputs: [580 -> (1, 256, 14, 14)], 
[TensorRT] VERBOSE: ModelImporter.cpp:103: Parsing node: Relu_63 [Relu]
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 580
[TensorRT] VERBOSE: ModelImporter.cpp:125: Relu_63 [Relu] inputs: [580 -> (1, 256, 14, 14)], 
[TensorRT] VERBOSE: ImporterContext.hpp:154: Registering layer: Relu_63 for ONNX node: Relu_63
[TensorRT] VERBOSE: ImporterContext.hpp:120: Registering tensor: 413 for ONNX tensor: 413
[TensorRT] VERBOSE: ModelImporter.cpp:179: Relu_63 [Relu] outputs: [413 -> (1, 256, 14, 14)], 
[TensorRT] VERBOSE: ModelImporter.cpp:103: Parsing node: Conv_64 [Conv]
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 413
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 584
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 585
[TensorRT] VERBOSE: ModelImporter.cpp:125: Conv_64 [Conv] inputs: [413 -> (1, 256, 14, 14)], [584 -> (256, 256, 3, 3)], [585 -> (256)], 
[TensorRT] VERBOSE: builtin_op_importers.cpp:448: Convolution input dimensions: (1, 256, 14, 14)
[TensorRT] VERBOSE: ImporterContext.hpp:154: Registering layer: Conv_64 for ONNX node: Conv_64
[TensorRT] VERBOSE: builtin_op_importers.cpp:537: Using kernel: (3, 3), strides: (1, 1), prepadding: (1, 1), postpadding: (1, 1), dilations: (1, 1), numOutputs: 256
[TensorRT] VERBOSE: builtin_op_importers.cpp:538: Convolution output dimensions: (1, 256, 14, 14)
[TensorRT] VERBOSE: ImporterContext.hpp:120: Registering tensor: 583 for ONNX tensor: 583
[TensorRT] VERBOSE: ModelImporter.cpp:179: Conv_64 [Conv] outputs: [583 -> (1, 256, 14, 14)], 
[TensorRT] VERBOSE: ModelImporter.cpp:103: Parsing node: Relu_65 [Relu]
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 583
[TensorRT] VERBOSE: ModelImporter.cpp:125: Relu_65 [Relu] inputs: [583 -> (1, 256, 14, 14)], 
[TensorRT] VERBOSE: ImporterContext.hpp:154: Registering layer: Relu_65 for ONNX node: Relu_65
[TensorRT] VERBOSE: ImporterContext.hpp:120: Registering tensor: 416 for ONNX tensor: 416
[TensorRT] VERBOSE: ModelImporter.cpp:179: Relu_65 [Relu] outputs: [416 -> (1, 256, 14, 14)], 
[TensorRT] VERBOSE: ModelImporter.cpp:103: Parsing node: Conv_66 [Conv]
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 416
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 587
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 588
[TensorRT] VERBOSE: ModelImporter.cpp:125: Conv_66 [Conv] inputs: [416 -> (1, 256, 14, 14)], [587 -> (1024, 256, 1, 1)], [588 -> (1024)], 
[TensorRT] VERBOSE: builtin_op_importers.cpp:448: Convolution input dimensions: (1, 256, 14, 14)
[TensorRT] VERBOSE: ImporterContext.hpp:154: Registering layer: Conv_66 for ONNX node: Conv_66
[TensorRT] VERBOSE: builtin_op_importers.cpp:537: Using kernel: (1, 1), strides: (1, 1), prepadding: (0, 0), postpadding: (0, 0), dilations: (1, 1), numOutputs: 1024
[TensorRT] VERBOSE: builtin_op_importers.cpp:538: Convolution output dimensions: (1, 1024, 14, 14)
[TensorRT] VERBOSE: ImporterContext.hpp:120: Registering tensor: 586 for ONNX tensor: 586
[TensorRT] VERBOSE: ModelImporter.cpp:179: Conv_66 [Conv] outputs: [586 -> (1, 1024, 14, 14)], 
[TensorRT] VERBOSE: ModelImporter.cpp:103: Parsing node: Add_67 [Add]
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 586
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 410
[TensorRT] VERBOSE: ModelImporter.cpp:125: Add_67 [Add] inputs: [586 -> (1, 1024, 14, 14)], [410 -> (1, 1024, 14, 14)], 
[TensorRT] VERBOSE: ImporterContext.hpp:154: Registering layer: Add_67 for ONNX node: Add_67
[TensorRT] VERBOSE: ImporterContext.hpp:120: Registering tensor: 419 for ONNX tensor: 419
[TensorRT] VERBOSE: ModelImporter.cpp:179: Add_67 [Add] outputs: [419 -> (1, 1024, 14, 14)], 
[TensorRT] VERBOSE: ModelImporter.cpp:103: Parsing node: Relu_68 [Relu]
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 419
[TensorRT] VERBOSE: ModelImporter.cpp:125: Relu_68 [Relu] inputs: [419 -> (1, 1024, 14, 14)], 
[TensorRT] VERBOSE: ImporterContext.hpp:154: Registering layer: Relu_68 for ONNX node: Relu_68
[TensorRT] VERBOSE: ImporterContext.hpp:120: Registering tensor: 420 for ONNX tensor: 420
[TensorRT] VERBOSE: ModelImporter.cpp:179: Relu_68 [Relu] outputs: [420 -> (1, 1024, 14, 14)], 
[TensorRT] VERBOSE: ModelImporter.cpp:103: Parsing node: Conv_69 [Conv]
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 420
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 590
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 591
[TensorRT] VERBOSE: ModelImporter.cpp:125: Conv_69 [Conv] inputs: [420 -> (1, 1024, 14, 14)], [590 -> (256, 1024, 1, 1)], [591 -> (256)], 
[TensorRT] VERBOSE: builtin_op_importers.cpp:448: Convolution input dimensions: (1, 1024, 14, 14)
[TensorRT] VERBOSE: ImporterContext.hpp:154: Registering layer: Conv_69 for ONNX node: Conv_69
[TensorRT] VERBOSE: builtin_op_importers.cpp:537: Using kernel: (1, 1), strides: (1, 1), prepadding: (0, 0), postpadding: (0, 0), dilations: (1, 1), numOutputs: 256
[TensorRT] VERBOSE: builtin_op_importers.cpp:538: Convolution output dimensions: (1, 256, 14, 14)
[TensorRT] VERBOSE: ImporterContext.hpp:120: Registering tensor: 589 for ONNX tensor: 589
[TensorRT] VERBOSE: ModelImporter.cpp:179: Conv_69 [Conv] outputs: [589 -> (1, 256, 14, 14)], 
[TensorRT] VERBOSE: ModelImporter.cpp:103: Parsing node: Relu_70 [Relu]
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 589
[TensorRT] VERBOSE: ModelImporter.cpp:125: Relu_70 [Relu] inputs: [589 -> (1, 256, 14, 14)], 
[TensorRT] VERBOSE: ImporterContext.hpp:154: Registering layer: Relu_70 for ONNX node: Relu_70
[TensorRT] VERBOSE: ImporterContext.hpp:120: Registering tensor: 423 for ONNX tensor: 423
[TensorRT] VERBOSE: ModelImporter.cpp:179: Relu_70 [Relu] outputs: [423 -> (1, 256, 14, 14)], 
[TensorRT] VERBOSE: ModelImporter.cpp:103: Parsing node: Conv_71 [Conv]
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 423
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 593
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 594
[TensorRT] VERBOSE: ModelImporter.cpp:125: Conv_71 [Conv] inputs: [423 -> (1, 256, 14, 14)], [593 -> (256, 256, 3, 3)], [594 -> (256)], 
[TensorRT] VERBOSE: builtin_op_importers.cpp:448: Convolution input dimensions: (1, 256, 14, 14)
[TensorRT] VERBOSE: ImporterContext.hpp:154: Registering layer: Conv_71 for ONNX node: Conv_71
[TensorRT] VERBOSE: builtin_op_importers.cpp:537: Using kernel: (3, 3), strides: (1, 1), prepadding: (1, 1), postpadding: (1, 1), dilations: (1, 1), numOutputs: 256
[TensorRT] VERBOSE: builtin_op_importers.cpp:538: Convolution output dimensions: (1, 256, 14, 14)
[TensorRT] VERBOSE: ImporterContext.hpp:120: Registering tensor: 592 for ONNX tensor: 592
[TensorRT] VERBOSE: ModelImporter.cpp:179: Conv_71 [Conv] outputs: [592 -> (1, 256, 14, 14)], 
[TensorRT] VERBOSE: ModelImporter.cpp:103: Parsing node: Relu_72 [Relu]
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 592
[TensorRT] VERBOSE: ModelImporter.cpp:125: Relu_72 [Relu] inputs: [592 -> (1, 256, 14, 14)], 
[TensorRT] VERBOSE: ImporterContext.hpp:154: Registering layer: Relu_72 for ONNX node: Relu_72
[TensorRT] VERBOSE: ImporterContext.hpp:120: Registering tensor: 426 for ONNX tensor: 426
[TensorRT] VERBOSE: ModelImporter.cpp:179: Relu_72 [Relu] outputs: [426 -> (1, 256, 14, 14)], 
[TensorRT] VERBOSE: ModelImporter.cpp:103: Parsing node: Conv_73 [Conv]
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 426
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 596
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 597
[TensorRT] VERBOSE: ModelImporter.cpp:125: Conv_73 [Conv] inputs: [426 -> (1, 256, 14, 14)], [596 -> (1024, 256, 1, 1)], [597 -> (1024)], 
[TensorRT] VERBOSE: builtin_op_importers.cpp:448: Convolution input dimensions: (1, 256, 14, 14)
[TensorRT] VERBOSE: ImporterContext.hpp:154: Registering layer: Conv_73 for ONNX node: Conv_73
[TensorRT] VERBOSE: builtin_op_importers.cpp:537: Using kernel: (1, 1), strides: (1, 1), prepadding: (0, 0), postpadding: (0, 0), dilations: (1, 1), numOutputs: 1024
[TensorRT] VERBOSE: builtin_op_importers.cpp:538: Convolution output dimensions: (1, 1024, 14, 14)
[TensorRT] VERBOSE: ImporterContext.hpp:120: Registering tensor: 595 for ONNX tensor: 595
[TensorRT] VERBOSE: ModelImporter.cpp:179: Conv_73 [Conv] outputs: [595 -> (1, 1024, 14, 14)], 
[TensorRT] VERBOSE: ModelImporter.cpp:103: Parsing node: Add_74 [Add]
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 595
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 420
[TensorRT] VERBOSE: ModelImporter.cpp:125: Add_74 [Add] inputs: [595 -> (1, 1024, 14, 14)], [420 -> (1, 1024, 14, 14)], 
[TensorRT] VERBOSE: ImporterContext.hpp:154: Registering layer: Add_74 for ONNX node: Add_74
[TensorRT] VERBOSE: ImporterContext.hpp:120: Registering tensor: 429 for ONNX tensor: 429
[TensorRT] VERBOSE: ModelImporter.cpp:179: Add_74 [Add] outputs: [429 -> (1, 1024, 14, 14)], 
[TensorRT] VERBOSE: ModelImporter.cpp:103: Parsing node: Relu_75 [Relu]
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 429
[TensorRT] VERBOSE: ModelImporter.cpp:125: Relu_75 [Relu] inputs: [429 -> (1, 1024, 14, 14)], 
[TensorRT] VERBOSE: ImporterContext.hpp:154: Registering layer: Relu_75 for ONNX node: Relu_75
[TensorRT] VERBOSE: ImporterContext.hpp:120: Registering tensor: 430 for ONNX tensor: 430
[TensorRT] VERBOSE: ModelImporter.cpp:179: Relu_75 [Relu] outputs: [430 -> (1, 1024, 14, 14)], 
[TensorRT] VERBOSE: ModelImporter.cpp:103: Parsing node: Conv_76 [Conv]
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 430
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 599
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 600
[TensorRT] VERBOSE: ModelImporter.cpp:125: Conv_76 [Conv] inputs: [430 -> (1, 1024, 14, 14)], [599 -> (256, 1024, 1, 1)], [600 -> (256)], 
[TensorRT] VERBOSE: builtin_op_importers.cpp:448: Convolution input dimensions: (1, 1024, 14, 14)
[TensorRT] VERBOSE: ImporterContext.hpp:154: Registering layer: Conv_76 for ONNX node: Conv_76
[TensorRT] VERBOSE: builtin_op_importers.cpp:537: Using kernel: (1, 1), strides: (1, 1), prepadding: (0, 0), postpadding: (0, 0), dilations: (1, 1), numOutputs: 256
[TensorRT] VERBOSE: builtin_op_importers.cpp:538: Convolution output dimensions: (1, 256, 14, 14)
[TensorRT] VERBOSE: ImporterContext.hpp:120: Registering tensor: 598 for ONNX tensor: 598
[TensorRT] VERBOSE: ModelImporter.cpp:179: Conv_76 [Conv] outputs: [598 -> (1, 256, 14, 14)], 
[TensorRT] VERBOSE: ModelImporter.cpp:103: Parsing node: Relu_77 [Relu]
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 598
[TensorRT] VERBOSE: ModelImporter.cpp:125: Relu_77 [Relu] inputs: [598 -> (1, 256, 14, 14)], 
[TensorRT] VERBOSE: ImporterContext.hpp:154: Registering layer: Relu_77 for ONNX node: Relu_77
[TensorRT] VERBOSE: ImporterContext.hpp:120: Registering tensor: 433 for ONNX tensor: 433
[TensorRT] VERBOSE: ModelImporter.cpp:179: Relu_77 [Relu] outputs: [433 -> (1, 256, 14, 14)], 
[TensorRT] VERBOSE: ModelImporter.cpp:103: Parsing node: Conv_78 [Conv]
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 433
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 602
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 603
[TensorRT] VERBOSE: ModelImporter.cpp:125: Conv_78 [Conv] inputs: [433 -> (1, 256, 14, 14)], [602 -> (256, 256, 3, 3)], [603 -> (256)], 
[TensorRT] VERBOSE: builtin_op_importers.cpp:448: Convolution input dimensions: (1, 256, 14, 14)
[TensorRT] VERBOSE: ImporterContext.hpp:154: Registering layer: Conv_78 for ONNX node: Conv_78
[TensorRT] VERBOSE: builtin_op_importers.cpp:537: Using kernel: (3, 3), strides: (1, 1), prepadding: (1, 1), postpadding: (1, 1), dilations: (1, 1), numOutputs: 256
[TensorRT] VERBOSE: builtin_op_importers.cpp:538: Convolution output dimensions: (1, 256, 14, 14)
[TensorRT] VERBOSE: ImporterContext.hpp:120: Registering tensor: 601 for ONNX tensor: 601
[TensorRT] VERBOSE: ModelImporter.cpp:179: Conv_78 [Conv] outputs: [601 -> (1, 256, 14, 14)], 
[TensorRT] VERBOSE: ModelImporter.cpp:103: Parsing node: Relu_79 [Relu]
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 601
[TensorRT] VERBOSE: ModelImporter.cpp:125: Relu_79 [Relu] inputs: [601 -> (1, 256, 14, 14)], 
[TensorRT] VERBOSE: ImporterContext.hpp:154: Registering layer: Relu_79 for ONNX node: Relu_79
[TensorRT] VERBOSE: ImporterContext.hpp:120: Registering tensor: 436 for ONNX tensor: 436
[TensorRT] VERBOSE: ModelImporter.cpp:179: Relu_79 [Relu] outputs: [436 -> (1, 256, 14, 14)], 
[TensorRT] VERBOSE: ModelImporter.cpp:103: Parsing node: Conv_80 [Conv]
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 436
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 605
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 606
[TensorRT] VERBOSE: ModelImporter.cpp:125: Conv_80 [Conv] inputs: [436 -> (1, 256, 14, 14)], [605 -> (1024, 256, 1, 1)], [606 -> (1024)], 
[TensorRT] VERBOSE: builtin_op_importers.cpp:448: Convolution input dimensions: (1, 256, 14, 14)
[TensorRT] VERBOSE: ImporterContext.hpp:154: Registering layer: Conv_80 for ONNX node: Conv_80
[TensorRT] VERBOSE: builtin_op_importers.cpp:537: Using kernel: (1, 1), strides: (1, 1), prepadding: (0, 0), postpadding: (0, 0), dilations: (1, 1), numOutputs: 1024
[TensorRT] VERBOSE: builtin_op_importers.cpp:538: Convolution output dimensions: (1, 1024, 14, 14)
[TensorRT] VERBOSE: ImporterContext.hpp:120: Registering tensor: 604 for ONNX tensor: 604
[TensorRT] VERBOSE: ModelImporter.cpp:179: Conv_80 [Conv] outputs: [604 -> (1, 1024, 14, 14)], 
[TensorRT] VERBOSE: ModelImporter.cpp:103: Parsing node: Add_81 [Add]
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 604
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 430
[TensorRT] VERBOSE: ModelImporter.cpp:125: Add_81 [Add] inputs: [604 -> (1, 1024, 14, 14)], [430 -> (1, 1024, 14, 14)], 
[TensorRT] VERBOSE: ImporterContext.hpp:154: Registering layer: Add_81 for ONNX node: Add_81
[TensorRT] VERBOSE: ImporterContext.hpp:120: Registering tensor: 439 for ONNX tensor: 439
[TensorRT] VERBOSE: ModelImporter.cpp:179: Add_81 [Add] outputs: [439 -> (1, 1024, 14, 14)], 
[TensorRT] VERBOSE: ModelImporter.cpp:103: Parsing node: Relu_82 [Relu]
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 439
[TensorRT] VERBOSE: ModelImporter.cpp:125: Relu_82 [Relu] inputs: [439 -> (1, 1024, 14, 14)], 
[TensorRT] VERBOSE: ImporterContext.hpp:154: Registering layer: Relu_82 for ONNX node: Relu_82
[TensorRT] VERBOSE: ImporterContext.hpp:120: Registering tensor: 440 for ONNX tensor: 440
[TensorRT] VERBOSE: ModelImporter.cpp:179: Relu_82 [Relu] outputs: [440 -> (1, 1024, 14, 14)], 
[TensorRT] VERBOSE: ModelImporter.cpp:103: Parsing node: Conv_83 [Conv]
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 440
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 608
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 609
[TensorRT] VERBOSE: ModelImporter.cpp:125: Conv_83 [Conv] inputs: [440 -> (1, 1024, 14, 14)], [608 -> (256, 1024, 1, 1)], [609 -> (256)], 
[TensorRT] VERBOSE: builtin_op_importers.cpp:448: Convolution input dimensions: (1, 1024, 14, 14)
[TensorRT] VERBOSE: ImporterContext.hpp:154: Registering layer: Conv_83 for ONNX node: Conv_83
[TensorRT] VERBOSE: builtin_op_importers.cpp:537: Using kernel: (1, 1), strides: (1, 1), prepadding: (0, 0), postpadding: (0, 0), dilations: (1, 1), numOutputs: 256
[TensorRT] VERBOSE: builtin_op_importers.cpp:538: Convolution output dimensions: (1, 256, 14, 14)
[TensorRT] VERBOSE: ImporterContext.hpp:120: Registering tensor: 607 for ONNX tensor: 607
[TensorRT] VERBOSE: ModelImporter.cpp:179: Conv_83 [Conv] outputs: [607 -> (1, 256, 14, 14)], 
[TensorRT] VERBOSE: ModelImporter.cpp:103: Parsing node: Relu_84 [Relu]
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 607
[TensorRT] VERBOSE: ModelImporter.cpp:125: Relu_84 [Relu] inputs: [607 -> (1, 256, 14, 14)], 
[TensorRT] VERBOSE: ImporterContext.hpp:154: Registering layer: Relu_84 for ONNX node: Relu_84
[TensorRT] VERBOSE: ImporterContext.hpp:120: Registering tensor: 443 for ONNX tensor: 443
[TensorRT] VERBOSE: ModelImporter.cpp:179: Relu_84 [Relu] outputs: [443 -> (1, 256, 14, 14)], 
[TensorRT] VERBOSE: ModelImporter.cpp:103: Parsing node: Conv_85 [Conv]
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 443
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 611
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 612
[TensorRT] VERBOSE: ModelImporter.cpp:125: Conv_85 [Conv] inputs: [443 -> (1, 256, 14, 14)], [611 -> (256, 256, 3, 3)], [612 -> (256)], 
[TensorRT] VERBOSE: builtin_op_importers.cpp:448: Convolution input dimensions: (1, 256, 14, 14)
[TensorRT] VERBOSE: ImporterContext.hpp:154: Registering layer: Conv_85 for ONNX node: Conv_85
[TensorRT] VERBOSE: builtin_op_importers.cpp:537: Using kernel: (3, 3), strides: (1, 1), prepadding: (1, 1), postpadding: (1, 1), dilations: (1, 1), numOutputs: 256
[TensorRT] VERBOSE: builtin_op_importers.cpp:538: Convolution output dimensions: (1, 256, 14, 14)
[TensorRT] VERBOSE: ImporterContext.hpp:120: Registering tensor: 610 for ONNX tensor: 610
[TensorRT] VERBOSE: ModelImporter.cpp:179: Conv_85 [Conv] outputs: [610 -> (1, 256, 14, 14)], 
[TensorRT] VERBOSE: ModelImporter.cpp:103: Parsing node: Relu_86 [Relu]
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 610
[TensorRT] VERBOSE: ModelImporter.cpp:125: Relu_86 [Relu] inputs: [610 -> (1, 256, 14, 14)], 
[TensorRT] VERBOSE: ImporterContext.hpp:154: Registering layer: Relu_86 for ONNX node: Relu_86
[TensorRT] VERBOSE: ImporterContext.hpp:120: Registering tensor: 446 for ONNX tensor: 446
[TensorRT] VERBOSE: ModelImporter.cpp:179: Relu_86 [Relu] outputs: [446 -> (1, 256, 14, 14)], 
[TensorRT] VERBOSE: ModelImporter.cpp:103: Parsing node: Conv_87 [Conv]
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 446
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 614
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 615
[TensorRT] VERBOSE: ModelImporter.cpp:125: Conv_87 [Conv] inputs: [446 -> (1, 256, 14, 14)], [614 -> (1024, 256, 1, 1)], [615 -> (1024)], 
[TensorRT] VERBOSE: builtin_op_importers.cpp:448: Convolution input dimensions: (1, 256, 14, 14)
[TensorRT] VERBOSE: ImporterContext.hpp:154: Registering layer: Conv_87 for ONNX node: Conv_87
[TensorRT] VERBOSE: builtin_op_importers.cpp:537: Using kernel: (1, 1), strides: (1, 1), prepadding: (0, 0), postpadding: (0, 0), dilations: (1, 1), numOutputs: 1024
[TensorRT] VERBOSE: builtin_op_importers.cpp:538: Convolution output dimensions: (1, 1024, 14, 14)
[TensorRT] VERBOSE: ImporterContext.hpp:120: Registering tensor: 613 for ONNX tensor: 613
[TensorRT] VERBOSE: ModelImporter.cpp:179: Conv_87 [Conv] outputs: [613 -> (1, 1024, 14, 14)], 
[TensorRT] VERBOSE: ModelImporter.cpp:103: Parsing node: Add_88 [Add]
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 613
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 440
[TensorRT] VERBOSE: ModelImporter.cpp:125: Add_88 [Add] inputs: [613 -> (1, 1024, 14, 14)], [440 -> (1, 1024, 14, 14)], 
[TensorRT] VERBOSE: ImporterContext.hpp:154: Registering layer: Add_88 for ONNX node: Add_88
[TensorRT] VERBOSE: ImporterContext.hpp:120: Registering tensor: 449 for ONNX tensor: 449
[TensorRT] VERBOSE: ModelImporter.cpp:179: Add_88 [Add] outputs: [449 -> (1, 1024, 14, 14)], 
[TensorRT] VERBOSE: ModelImporter.cpp:103: Parsing node: Relu_89 [Relu]
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 449
[TensorRT] VERBOSE: ModelImporter.cpp:125: Relu_89 [Relu] inputs: [449 -> (1, 1024, 14, 14)], 
[TensorRT] VERBOSE: ImporterContext.hpp:154: Registering layer: Relu_89 for ONNX node: Relu_89
[TensorRT] VERBOSE: ImporterContext.hpp:120: Registering tensor: 450 for ONNX tensor: 450
[TensorRT] VERBOSE: ModelImporter.cpp:179: Relu_89 [Relu] outputs: [450 -> (1, 1024, 14, 14)], 
[TensorRT] VERBOSE: ModelImporter.cpp:103: Parsing node: Conv_90 [Conv]
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 450
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 617
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 618
[TensorRT] VERBOSE: ModelImporter.cpp:125: Conv_90 [Conv] inputs: [450 -> (1, 1024, 14, 14)], [617 -> (256, 1024, 1, 1)], [618 -> (256)], 
[TensorRT] VERBOSE: builtin_op_importers.cpp:448: Convolution input dimensions: (1, 1024, 14, 14)
[TensorRT] VERBOSE: ImporterContext.hpp:154: Registering layer: Conv_90 for ONNX node: Conv_90
[TensorRT] VERBOSE: builtin_op_importers.cpp:537: Using kernel: (1, 1), strides: (1, 1), prepadding: (0, 0), postpadding: (0, 0), dilations: (1, 1), numOutputs: 256
[TensorRT] VERBOSE: builtin_op_importers.cpp:538: Convolution output dimensions: (1, 256, 14, 14)
[TensorRT] VERBOSE: ImporterContext.hpp:120: Registering tensor: 616 for ONNX tensor: 616
[TensorRT] VERBOSE: ModelImporter.cpp:179: Conv_90 [Conv] outputs: [616 -> (1, 256, 14, 14)], 
[TensorRT] VERBOSE: ModelImporter.cpp:103: Parsing node: Relu_91 [Relu]
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 616
[TensorRT] VERBOSE: ModelImporter.cpp:125: Relu_91 [Relu] inputs: [616 -> (1, 256, 14, 14)], 
[TensorRT] VERBOSE: ImporterContext.hpp:154: Registering layer: Relu_91 for ONNX node: Relu_91
[TensorRT] VERBOSE: ImporterContext.hpp:120: Registering tensor: 453 for ONNX tensor: 453
[TensorRT] VERBOSE: ModelImporter.cpp:179: Relu_91 [Relu] outputs: [453 -> (1, 256, 14, 14)], 
[TensorRT] VERBOSE: ModelImporter.cpp:103: Parsing node: Conv_92 [Conv]
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 453
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 620
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 621
[TensorRT] VERBOSE: ModelImporter.cpp:125: Conv_92 [Conv] inputs: [453 -> (1, 256, 14, 14)], [620 -> (256, 256, 3, 3)], [621 -> (256)], 
[TensorRT] VERBOSE: builtin_op_importers.cpp:448: Convolution input dimensions: (1, 256, 14, 14)
[TensorRT] VERBOSE: ImporterContext.hpp:154: Registering layer: Conv_92 for ONNX node: Conv_92
[TensorRT] VERBOSE: builtin_op_importers.cpp:537: Using kernel: (3, 3), strides: (1, 1), prepadding: (1, 1), postpadding: (1, 1), dilations: (1, 1), numOutputs: 256
[TensorRT] VERBOSE: builtin_op_importers.cpp:538: Convolution output dimensions: (1, 256, 14, 14)
[TensorRT] VERBOSE: ImporterContext.hpp:120: Registering tensor: 619 for ONNX tensor: 619
[TensorRT] VERBOSE: ModelImporter.cpp:179: Conv_92 [Conv] outputs: [619 -> (1, 256, 14, 14)], 
[TensorRT] VERBOSE: ModelImporter.cpp:103: Parsing node: Relu_93 [Relu]
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 619
[TensorRT] VERBOSE: ModelImporter.cpp:125: Relu_93 [Relu] inputs: [619 -> (1, 256, 14, 14)], 
[TensorRT] VERBOSE: ImporterContext.hpp:154: Registering layer: Relu_93 for ONNX node: Relu_93
[TensorRT] VERBOSE: ImporterContext.hpp:120: Registering tensor: 456 for ONNX tensor: 456
[TensorRT] VERBOSE: ModelImporter.cpp:179: Relu_93 [Relu] outputs: [456 -> (1, 256, 14, 14)], 
[TensorRT] VERBOSE: ModelImporter.cpp:103: Parsing node: Conv_94 [Conv]
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 456
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 623
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 624
[TensorRT] VERBOSE: ModelImporter.cpp:125: Conv_94 [Conv] inputs: [456 -> (1, 256, 14, 14)], [623 -> (1024, 256, 1, 1)], [624 -> (1024)], 
[TensorRT] VERBOSE: builtin_op_importers.cpp:448: Convolution input dimensions: (1, 256, 14, 14)
[TensorRT] VERBOSE: ImporterContext.hpp:154: Registering layer: Conv_94 for ONNX node: Conv_94
[TensorRT] VERBOSE: builtin_op_importers.cpp:537: Using kernel: (1, 1), strides: (1, 1), prepadding: (0, 0), postpadding: (0, 0), dilations: (1, 1), numOutputs: 1024
[TensorRT] VERBOSE: builtin_op_importers.cpp:538: Convolution output dimensions: (1, 1024, 14, 14)
[TensorRT] VERBOSE: ImporterContext.hpp:120: Registering tensor: 622 for ONNX tensor: 622
[TensorRT] VERBOSE: ModelImporter.cpp:179: Conv_94 [Conv] outputs: [622 -> (1, 1024, 14, 14)], 
[TensorRT] VERBOSE: ModelImporter.cpp:103: Parsing node: Add_95 [Add]
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 622
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 450
[TensorRT] VERBOSE: ModelImporter.cpp:125: Add_95 [Add] inputs: [622 -> (1, 1024, 14, 14)], [450 -> (1, 1024, 14, 14)], 
[TensorRT] VERBOSE: ImporterContext.hpp:154: Registering layer: Add_95 for ONNX node: Add_95
[TensorRT] VERBOSE: ImporterContext.hpp:120: Registering tensor: 459 for ONNX tensor: 459
[TensorRT] VERBOSE: ModelImporter.cpp:179: Add_95 [Add] outputs: [459 -> (1, 1024, 14, 14)], 
[TensorRT] VERBOSE: ModelImporter.cpp:103: Parsing node: Relu_96 [Relu]
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 459
[TensorRT] VERBOSE: ModelImporter.cpp:125: Relu_96 [Relu] inputs: [459 -> (1, 1024, 14, 14)], 
[TensorRT] VERBOSE: ImporterContext.hpp:154: Registering layer: Relu_96 for ONNX node: Relu_96
[TensorRT] VERBOSE: ImporterContext.hpp:120: Registering tensor: 460 for ONNX tensor: 460
[TensorRT] VERBOSE: ModelImporter.cpp:179: Relu_96 [Relu] outputs: [460 -> (1, 1024, 14, 14)], 
[TensorRT] VERBOSE: ModelImporter.cpp:103: Parsing node: Conv_97 [Conv]
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 460
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 626
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 627
[TensorRT] VERBOSE: ModelImporter.cpp:125: Conv_97 [Conv] inputs: [460 -> (1, 1024, 14, 14)], [626 -> (512, 1024, 1, 1)], [627 -> (512)], 
[TensorRT] VERBOSE: builtin_op_importers.cpp:448: Convolution input dimensions: (1, 1024, 14, 14)
[TensorRT] VERBOSE: ImporterContext.hpp:154: Registering layer: Conv_97 for ONNX node: Conv_97
[TensorRT] VERBOSE: builtin_op_importers.cpp:537: Using kernel: (1, 1), strides: (1, 1), prepadding: (0, 0), postpadding: (0, 0), dilations: (1, 1), numOutputs: 512
[TensorRT] VERBOSE: builtin_op_importers.cpp:538: Convolution output dimensions: (1, 512, 14, 14)
[TensorRT] VERBOSE: ImporterContext.hpp:120: Registering tensor: 625 for ONNX tensor: 625
[TensorRT] VERBOSE: ModelImporter.cpp:179: Conv_97 [Conv] outputs: [625 -> (1, 512, 14, 14)], 
[TensorRT] VERBOSE: ModelImporter.cpp:103: Parsing node: Relu_98 [Relu]
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 625
[TensorRT] VERBOSE: ModelImporter.cpp:125: Relu_98 [Relu] inputs: [625 -> (1, 512, 14, 14)], 
[TensorRT] VERBOSE: ImporterContext.hpp:154: Registering layer: Relu_98 for ONNX node: Relu_98
[TensorRT] VERBOSE: ImporterContext.hpp:120: Registering tensor: 463 for ONNX tensor: 463
[TensorRT] VERBOSE: ModelImporter.cpp:179: Relu_98 [Relu] outputs: [463 -> (1, 512, 14, 14)], 
[TensorRT] VERBOSE: ModelImporter.cpp:103: Parsing node: Conv_99 [Conv]
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 463
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 629
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 630
[TensorRT] VERBOSE: ModelImporter.cpp:125: Conv_99 [Conv] inputs: [463 -> (1, 512, 14, 14)], [629 -> (512, 512, 3, 3)], [630 -> (512)], 
[TensorRT] VERBOSE: builtin_op_importers.cpp:448: Convolution input dimensions: (1, 512, 14, 14)
[TensorRT] VERBOSE: ImporterContext.hpp:154: Registering layer: Conv_99 for ONNX node: Conv_99
[TensorRT] VERBOSE: builtin_op_importers.cpp:537: Using kernel: (3, 3), strides: (2, 2), prepadding: (1, 1), postpadding: (1, 1), dilations: (1, 1), numOutputs: 512
[TensorRT] VERBOSE: builtin_op_importers.cpp:538: Convolution output dimensions: (1, 512, 7, 7)
[TensorRT] VERBOSE: ImporterContext.hpp:120: Registering tensor: 628 for ONNX tensor: 628
[TensorRT] VERBOSE: ModelImporter.cpp:179: Conv_99 [Conv] outputs: [628 -> (1, 512, 7, 7)], 
[TensorRT] VERBOSE: ModelImporter.cpp:103: Parsing node: Relu_100 [Relu]
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 628
[TensorRT] VERBOSE: ModelImporter.cpp:125: Relu_100 [Relu] inputs: [628 -> (1, 512, 7, 7)], 
[TensorRT] VERBOSE: ImporterContext.hpp:154: Registering layer: Relu_100 for ONNX node: Relu_100
[TensorRT] VERBOSE: ImporterContext.hpp:120: Registering tensor: 466 for ONNX tensor: 466
[TensorRT] VERBOSE: ModelImporter.cpp:179: Relu_100 [Relu] outputs: [466 -> (1, 512, 7, 7)], 
[TensorRT] VERBOSE: ModelImporter.cpp:103: Parsing node: Conv_101 [Conv]
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 466
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 632
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 633
[TensorRT] VERBOSE: ModelImporter.cpp:125: Conv_101 [Conv] inputs: [466 -> (1, 512, 7, 7)], [632 -> (2048, 512, 1, 1)], [633 -> (2048)], 
[TensorRT] VERBOSE: builtin_op_importers.cpp:448: Convolution input dimensions: (1, 512, 7, 7)
[TensorRT] VERBOSE: ImporterContext.hpp:154: Registering layer: Conv_101 for ONNX node: Conv_101
[TensorRT] VERBOSE: builtin_op_importers.cpp:537: Using kernel: (1, 1), strides: (1, 1), prepadding: (0, 0), postpadding: (0, 0), dilations: (1, 1), numOutputs: 2048
[TensorRT] VERBOSE: builtin_op_importers.cpp:538: Convolution output dimensions: (1, 2048, 7, 7)
[TensorRT] VERBOSE: ImporterContext.hpp:120: Registering tensor: 631 for ONNX tensor: 631
[TensorRT] VERBOSE: ModelImporter.cpp:179: Conv_101 [Conv] outputs: [631 -> (1, 2048, 7, 7)], 
[TensorRT] VERBOSE: ModelImporter.cpp:103: Parsing node: Conv_102 [Conv]
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 460
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 635
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 636
[TensorRT] VERBOSE: ModelImporter.cpp:125: Conv_102 [Conv] inputs: [460 -> (1, 1024, 14, 14)], [635 -> (2048, 1024, 1, 1)], [636 -> (2048)], 
[TensorRT] VERBOSE: builtin_op_importers.cpp:448: Convolution input dimensions: (1, 1024, 14, 14)
[TensorRT] VERBOSE: ImporterContext.hpp:154: Registering layer: Conv_102 for ONNX node: Conv_102
[TensorRT] VERBOSE: builtin_op_importers.cpp:537: Using kernel: (1, 1), strides: (2, 2), prepadding: (0, 0), postpadding: (0, 0), dilations: (1, 1), numOutputs: 2048
[TensorRT] VERBOSE: builtin_op_importers.cpp:538: Convolution output dimensions: (1, 2048, 7, 7)
[TensorRT] VERBOSE: ImporterContext.hpp:120: Registering tensor: 634 for ONNX tensor: 634
[TensorRT] VERBOSE: ModelImporter.cpp:179: Conv_102 [Conv] outputs: [634 -> (1, 2048, 7, 7)], 
[TensorRT] VERBOSE: ModelImporter.cpp:103: Parsing node: Add_103 [Add]
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 631
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 634
[TensorRT] VERBOSE: ModelImporter.cpp:125: Add_103 [Add] inputs: [631 -> (1, 2048, 7, 7)], [634 -> (1, 2048, 7, 7)], 
[TensorRT] VERBOSE: ImporterContext.hpp:154: Registering layer: Add_103 for ONNX node: Add_103
[TensorRT] VERBOSE: ImporterContext.hpp:120: Registering tensor: 471 for ONNX tensor: 471
[TensorRT] VERBOSE: ModelImporter.cpp:179: Add_103 [Add] outputs: [471 -> (1, 2048, 7, 7)], 
[TensorRT] VERBOSE: ModelImporter.cpp:103: Parsing node: Relu_104 [Relu]
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 471
[TensorRT] VERBOSE: ModelImporter.cpp:125: Relu_104 [Relu] inputs: [471 -> (1, 2048, 7, 7)], 
[TensorRT] VERBOSE: ImporterContext.hpp:154: Registering layer: Relu_104 for ONNX node: Relu_104
[TensorRT] VERBOSE: ImporterContext.hpp:120: Registering tensor: 472 for ONNX tensor: 472
[TensorRT] VERBOSE: ModelImporter.cpp:179: Relu_104 [Relu] outputs: [472 -> (1, 2048, 7, 7)], 
[TensorRT] VERBOSE: ModelImporter.cpp:103: Parsing node: Conv_105 [Conv]
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 472
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 638
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 639
[TensorRT] VERBOSE: ModelImporter.cpp:125: Conv_105 [Conv] inputs: [472 -> (1, 2048, 7, 7)], [638 -> (512, 2048, 1, 1)], [639 -> (512)], 
[TensorRT] VERBOSE: builtin_op_importers.cpp:448: Convolution input dimensions: (1, 2048, 7, 7)
[TensorRT] VERBOSE: ImporterContext.hpp:154: Registering layer: Conv_105 for ONNX node: Conv_105
[TensorRT] VERBOSE: builtin_op_importers.cpp:537: Using kernel: (1, 1), strides: (1, 1), prepadding: (0, 0), postpadding: (0, 0), dilations: (1, 1), numOutputs: 512
[TensorRT] VERBOSE: builtin_op_importers.cpp:538: Convolution output dimensions: (1, 512, 7, 7)
[TensorRT] VERBOSE: ImporterContext.hpp:120: Registering tensor: 637 for ONNX tensor: 637
[TensorRT] VERBOSE: ModelImporter.cpp:179: Conv_105 [Conv] outputs: [637 -> (1, 512, 7, 7)], 
[TensorRT] VERBOSE: ModelImporter.cpp:103: Parsing node: Relu_106 [Relu]
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 637
[TensorRT] VERBOSE: ModelImporter.cpp:125: Relu_106 [Relu] inputs: [637 -> (1, 512, 7, 7)], 
[TensorRT] VERBOSE: ImporterContext.hpp:154: Registering layer: Relu_106 for ONNX node: Relu_106
[TensorRT] VERBOSE: ImporterContext.hpp:120: Registering tensor: 475 for ONNX tensor: 475
[TensorRT] VERBOSE: ModelImporter.cpp:179: Relu_106 [Relu] outputs: [475 -> (1, 512, 7, 7)], 
[TensorRT] VERBOSE: ModelImporter.cpp:103: Parsing node: Conv_107 [Conv]
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 475
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 641
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 642
[TensorRT] VERBOSE: ModelImporter.cpp:125: Conv_107 [Conv] inputs: [475 -> (1, 512, 7, 7)], [641 -> (512, 512, 3, 3)], [642 -> (512)], 
[TensorRT] VERBOSE: builtin_op_importers.cpp:448: Convolution input dimensions: (1, 512, 7, 7)
[TensorRT] VERBOSE: ImporterContext.hpp:154: Registering layer: Conv_107 for ONNX node: Conv_107
[TensorRT] VERBOSE: builtin_op_importers.cpp:537: Using kernel: (3, 3), strides: (1, 1), prepadding: (1, 1), postpadding: (1, 1), dilations: (1, 1), numOutputs: 512
[TensorRT] VERBOSE: builtin_op_importers.cpp:538: Convolution output dimensions: (1, 512, 7, 7)
[TensorRT] VERBOSE: ImporterContext.hpp:120: Registering tensor: 640 for ONNX tensor: 640
[TensorRT] VERBOSE: ModelImporter.cpp:179: Conv_107 [Conv] outputs: [640 -> (1, 512, 7, 7)], 
[TensorRT] VERBOSE: ModelImporter.cpp:103: Parsing node: Relu_108 [Relu]
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 640
[TensorRT] VERBOSE: ModelImporter.cpp:125: Relu_108 [Relu] inputs: [640 -> (1, 512, 7, 7)], 
[TensorRT] VERBOSE: ImporterContext.hpp:154: Registering layer: Relu_108 for ONNX node: Relu_108
[TensorRT] VERBOSE: ImporterContext.hpp:120: Registering tensor: 478 for ONNX tensor: 478
[TensorRT] VERBOSE: ModelImporter.cpp:179: Relu_108 [Relu] outputs: [478 -> (1, 512, 7, 7)], 
[TensorRT] VERBOSE: ModelImporter.cpp:103: Parsing node: Conv_109 [Conv]
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 478
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 644
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 645
[TensorRT] VERBOSE: ModelImporter.cpp:125: Conv_109 [Conv] inputs: [478 -> (1, 512, 7, 7)], [644 -> (2048, 512, 1, 1)], [645 -> (2048)], 
[TensorRT] VERBOSE: builtin_op_importers.cpp:448: Convolution input dimensions: (1, 512, 7, 7)
[TensorRT] VERBOSE: ImporterContext.hpp:154: Registering layer: Conv_109 for ONNX node: Conv_109
[TensorRT] VERBOSE: builtin_op_importers.cpp:537: Using kernel: (1, 1), strides: (1, 1), prepadding: (0, 0), postpadding: (0, 0), dilations: (1, 1), numOutputs: 2048
[TensorRT] VERBOSE: builtin_op_importers.cpp:538: Convolution output dimensions: (1, 2048, 7, 7)
[TensorRT] VERBOSE: ImporterContext.hpp:120: Registering tensor: 643 for ONNX tensor: 643
[TensorRT] VERBOSE: ModelImporter.cpp:179: Conv_109 [Conv] outputs: [643 -> (1, 2048, 7, 7)], 
[TensorRT] VERBOSE: ModelImporter.cpp:103: Parsing node: Add_110 [Add]
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 643
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 472
[TensorRT] VERBOSE: ModelImporter.cpp:125: Add_110 [Add] inputs: [643 -> (1, 2048, 7, 7)], [472 -> (1, 2048, 7, 7)], 
[TensorRT] VERBOSE: ImporterContext.hpp:154: Registering layer: Add_110 for ONNX node: Add_110
[TensorRT] VERBOSE: ImporterContext.hpp:120: Registering tensor: 481 for ONNX tensor: 481
[TensorRT] VERBOSE: ModelImporter.cpp:179: Add_110 [Add] outputs: [481 -> (1, 2048, 7, 7)], 
[TensorRT] VERBOSE: ModelImporter.cpp:103: Parsing node: Relu_111 [Relu]
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 481
[TensorRT] VERBOSE: ModelImporter.cpp:125: Relu_111 [Relu] inputs: [481 -> (1, 2048, 7, 7)], 
[TensorRT] VERBOSE: ImporterContext.hpp:154: Registering layer: Relu_111 for ONNX node: Relu_111
[TensorRT] VERBOSE: ImporterContext.hpp:120: Registering tensor: 482 for ONNX tensor: 482
[TensorRT] VERBOSE: ModelImporter.cpp:179: Relu_111 [Relu] outputs: [482 -> (1, 2048, 7, 7)], 
[TensorRT] VERBOSE: ModelImporter.cpp:103: Parsing node: Conv_112 [Conv]
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 482
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 647
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 648
[TensorRT] VERBOSE: ModelImporter.cpp:125: Conv_112 [Conv] inputs: [482 -> (1, 2048, 7, 7)], [647 -> (512, 2048, 1, 1)], [648 -> (512)], 
[TensorRT] VERBOSE: builtin_op_importers.cpp:448: Convolution input dimensions: (1, 2048, 7, 7)
[TensorRT] VERBOSE: ImporterContext.hpp:154: Registering layer: Conv_112 for ONNX node: Conv_112
[TensorRT] VERBOSE: builtin_op_importers.cpp:537: Using kernel: (1, 1), strides: (1, 1), prepadding: (0, 0), postpadding: (0, 0), dilations: (1, 1), numOutputs: 512
[TensorRT] VERBOSE: builtin_op_importers.cpp:538: Convolution output dimensions: (1, 512, 7, 7)
[TensorRT] VERBOSE: ImporterContext.hpp:120: Registering tensor: 646 for ONNX tensor: 646
[TensorRT] VERBOSE: ModelImporter.cpp:179: Conv_112 [Conv] outputs: [646 -> (1, 512, 7, 7)], 
[TensorRT] VERBOSE: ModelImporter.cpp:103: Parsing node: Relu_113 [Relu]
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 646
[TensorRT] VERBOSE: ModelImporter.cpp:125: Relu_113 [Relu] inputs: [646 -> (1, 512, 7, 7)], 
[TensorRT] VERBOSE: ImporterContext.hpp:154: Registering layer: Relu_113 for ONNX node: Relu_113
[TensorRT] VERBOSE: ImporterContext.hpp:120: Registering tensor: 485 for ONNX tensor: 485
[TensorRT] VERBOSE: ModelImporter.cpp:179: Relu_113 [Relu] outputs: [485 -> (1, 512, 7, 7)], 
[TensorRT] VERBOSE: ModelImporter.cpp:103: Parsing node: Conv_114 [Conv]
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 485
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 650
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 651
[TensorRT] VERBOSE: ModelImporter.cpp:125: Conv_114 [Conv] inputs: [485 -> (1, 512, 7, 7)], [650 -> (512, 512, 3, 3)], [651 -> (512)], 
[TensorRT] VERBOSE: builtin_op_importers.cpp:448: Convolution input dimensions: (1, 512, 7, 7)
[TensorRT] VERBOSE: ImporterContext.hpp:154: Registering layer: Conv_114 for ONNX node: Conv_114
[TensorRT] VERBOSE: builtin_op_importers.cpp:537: Using kernel: (3, 3), strides: (1, 1), prepadding: (1, 1), postpadding: (1, 1), dilations: (1, 1), numOutputs: 512
[TensorRT] VERBOSE: builtin_op_importers.cpp:538: Convolution output dimensions: (1, 512, 7, 7)
[TensorRT] VERBOSE: ImporterContext.hpp:120: Registering tensor: 649 for ONNX tensor: 649
[TensorRT] VERBOSE: ModelImporter.cpp:179: Conv_114 [Conv] outputs: [649 -> (1, 512, 7, 7)], 
[TensorRT] VERBOSE: ModelImporter.cpp:103: Parsing node: Relu_115 [Relu]
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 649
[TensorRT] VERBOSE: ModelImporter.cpp:125: Relu_115 [Relu] inputs: [649 -> (1, 512, 7, 7)], 
[TensorRT] VERBOSE: ImporterContext.hpp:154: Registering layer: Relu_115 for ONNX node: Relu_115
[TensorRT] VERBOSE: ImporterContext.hpp:120: Registering tensor: 488 for ONNX tensor: 488
[TensorRT] VERBOSE: ModelImporter.cpp:179: Relu_115 [Relu] outputs: [488 -> (1, 512, 7, 7)], 
[TensorRT] VERBOSE: ModelImporter.cpp:103: Parsing node: Conv_116 [Conv]
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 488
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 653
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 654
[TensorRT] VERBOSE: ModelImporter.cpp:125: Conv_116 [Conv] inputs: [488 -> (1, 512, 7, 7)], [653 -> (2048, 512, 1, 1)], [654 -> (2048)], 
[TensorRT] VERBOSE: builtin_op_importers.cpp:448: Convolution input dimensions: (1, 512, 7, 7)
[TensorRT] VERBOSE: ImporterContext.hpp:154: Registering layer: Conv_116 for ONNX node: Conv_116
[TensorRT] VERBOSE: builtin_op_importers.cpp:537: Using kernel: (1, 1), strides: (1, 1), prepadding: (0, 0), postpadding: (0, 0), dilations: (1, 1), numOutputs: 2048
[TensorRT] VERBOSE: builtin_op_importers.cpp:538: Convolution output dimensions: (1, 2048, 7, 7)
[TensorRT] VERBOSE: ImporterContext.hpp:120: Registering tensor: 652 for ONNX tensor: 652
[TensorRT] VERBOSE: ModelImporter.cpp:179: Conv_116 [Conv] outputs: [652 -> (1, 2048, 7, 7)], 
[TensorRT] VERBOSE: ModelImporter.cpp:103: Parsing node: Add_117 [Add]
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 652
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 482
[TensorRT] VERBOSE: ModelImporter.cpp:125: Add_117 [Add] inputs: [652 -> (1, 2048, 7, 7)], [482 -> (1, 2048, 7, 7)], 
[TensorRT] VERBOSE: ImporterContext.hpp:154: Registering layer: Add_117 for ONNX node: Add_117
[TensorRT] VERBOSE: ImporterContext.hpp:120: Registering tensor: 491 for ONNX tensor: 491
[TensorRT] VERBOSE: ModelImporter.cpp:179: Add_117 [Add] outputs: [491 -> (1, 2048, 7, 7)], 
[TensorRT] VERBOSE: ModelImporter.cpp:103: Parsing node: Relu_118 [Relu]
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 491
[TensorRT] VERBOSE: ModelImporter.cpp:125: Relu_118 [Relu] inputs: [491 -> (1, 2048, 7, 7)], 
[TensorRT] VERBOSE: ImporterContext.hpp:154: Registering layer: Relu_118 for ONNX node: Relu_118
[TensorRT] VERBOSE: ImporterContext.hpp:120: Registering tensor: 492 for ONNX tensor: 492
[TensorRT] VERBOSE: ModelImporter.cpp:179: Relu_118 [Relu] outputs: [492 -> (1, 2048, 7, 7)], 
[TensorRT] VERBOSE: ModelImporter.cpp:103: Parsing node: GlobalAveragePool_119 [GlobalAveragePool]
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 492
[TensorRT] VERBOSE: ModelImporter.cpp:125: GlobalAveragePool_119 [GlobalAveragePool] inputs: [492 -> (1, 2048, 7, 7)], 
[TensorRT] VERBOSE: ImporterContext.hpp:154: Registering layer: GlobalAveragePool_119 for ONNX node: GlobalAveragePool_119
[TensorRT] VERBOSE: ImporterContext.hpp:120: Registering tensor: 493 for ONNX tensor: 493
[TensorRT] VERBOSE: ModelImporter.cpp:179: GlobalAveragePool_119 [GlobalAveragePool] outputs: [493 -> (1, 2048, 1, 1)], 
[TensorRT] VERBOSE: ModelImporter.cpp:103: Parsing node: Flatten_120 [Flatten]
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 493
[TensorRT] VERBOSE: ModelImporter.cpp:125: Flatten_120 [Flatten] inputs: [493 -> (1, 2048, 1, 1)], 
[TensorRT] VERBOSE: ImporterContext.hpp:154: Registering layer: Flatten_120 for ONNX node: Flatten_120
[TensorRT] VERBOSE: ImporterContext.hpp:120: Registering tensor: 494 for ONNX tensor: 494
[TensorRT] VERBOSE: ModelImporter.cpp:179: Flatten_120 [Flatten] outputs: [494 -> (1, 2048)], 
[TensorRT] VERBOSE: ModelImporter.cpp:103: Parsing node: Gemm_121 [Gemm]
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: 494
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: fc.weight
[TensorRT] VERBOSE: ModelImporter.cpp:119: Searching for input: fc.bias
[TensorRT] VERBOSE: ModelImporter.cpp:125: Gemm_121 [Gemm] inputs: [494 -> (1, 2048)], [fc.weight -> (1000, 2048)], [fc.bias -> (1000)], 
[TensorRT] VERBOSE: builtin_op_importers.cpp:1021: GEMM: using FC layer instead of MM because all criteria were met.
[TensorRT] VERBOSE: onnx2trt_utils.cpp:1815: Original shape: (1, 2048), unsqueezing to: (1, 2048, 1, 1)
[TensorRT] VERBOSE: ImporterContext.hpp:154: Registering layer: Gemm_121 for ONNX node: Gemm_121
[TensorRT] VERBOSE: onnx2trt_utils.cpp:1663: Original shape: (1, 1000, 1, 1), squeezing to: (1, 1000)
[TensorRT] VERBOSE: ImporterContext.hpp:120: Registering tensor: output_0 for ONNX tensor: output
[TensorRT] VERBOSE: ModelImporter.cpp:179: Gemm_121 [Gemm] outputs: [output -> (1, 1000)], 
[TensorRT] VERBOSE: ModelImporter.cpp:510: Marking output_0 as output: output
[TensorRT] VERBOSE: Applying generic optimizations to the graph for inference.
[TensorRT] VERBOSE: Original: 124 layers
[TensorRT] VERBOSE: After dead-layer removal: 124 layers
[TensorRT] VERBOSE: BinaryFusion: Fusing Flatten_120 with (Unnamed Layer* 121) [Shuffle]
[TensorRT] VERBOSE: Removing Flatten_120 + (Unnamed Layer* 121) [Shuffle]
[TensorRT] VERBOSE: After Myelin optimization: 122 layers
[TensorRT] VERBOSE: Convert layer type of Gemm_121 from FULLY_CONNECTED to CONVOLUTION
[TensorRT] VERBOSE: Removing shuffle_before_493
[TensorRT] VERBOSE: After scale fusion: 122 layers
[TensorRT] VERBOSE: BinaryFusion: Fusing Conv_0 with Relu_1
[TensorRT] VERBOSE: BinaryFusion: Fusing Conv_3 with Relu_4
[TensorRT] VERBOSE: ConvEltwiseSumFusion: Fusing Conv_8 with Add_9
[TensorRT] VERBOSE: BinaryFusion: Fusing Conv_5 with Relu_6
[TensorRT] VERBOSE: BinaryFusion: Fusing Conv_8 + Add_9 with Relu_10
[TensorRT] VERBOSE: BinaryFusion: Fusing Conv_11 with Relu_12
[TensorRT] VERBOSE: BinaryFusion: Fusing Conv_13 with Relu_14
[TensorRT] VERBOSE: ConvEltwiseSumFusion: Fusing Conv_15 with Add_16
[TensorRT] VERBOSE: BinaryFusion: Fusing Conv_15 + Add_16 with Relu_17
[TensorRT] VERBOSE: BinaryFusion: Fusing Conv_18 with Relu_19
[TensorRT] VERBOSE: BinaryFusion: Fusing Conv_20 with Relu_21
[TensorRT] VERBOSE: ConvEltwiseSumFusion: Fusing Conv_22 with Add_23
[TensorRT] VERBOSE: BinaryFusion: Fusing Conv_22 + Add_23 with Relu_24
[TensorRT] VERBOSE: BinaryFusion: Fusing Conv_25 with Relu_26
[TensorRT] VERBOSE: ConvEltwiseSumFusion: Fusing Conv_30 with Add_31
[TensorRT] VERBOSE: BinaryFusion: Fusing Conv_27 with Relu_28
[TensorRT] VERBOSE: BinaryFusion: Fusing Conv_30 + Add_31 with Relu_32
[TensorRT] VERBOSE: BinaryFusion: Fusing Conv_33 with Relu_34
[TensorRT] VERBOSE: BinaryFusion: Fusing Conv_35 with Relu_36
[TensorRT] VERBOSE: ConvEltwiseSumFusion: Fusing Conv_37 with Add_38
[TensorRT] VERBOSE: BinaryFusion: Fusing Conv_37 + Add_38 with Relu_39
[TensorRT] VERBOSE: BinaryFusion: Fusing Conv_40 with Relu_41
[TensorRT] VERBOSE: BinaryFusion: Fusing Conv_42 with Relu_43
[TensorRT] VERBOSE: ConvEltwiseSumFusion: Fusing Conv_44 with Add_45
[TensorRT] VERBOSE: BinaryFusion: Fusing Conv_44 + Add_45 with Relu_46
[TensorRT] VERBOSE: BinaryFusion: Fusing Conv_47 with Relu_48
[TensorRT] VERBOSE: BinaryFusion: Fusing Conv_49 with Relu_50
[TensorRT] VERBOSE: ConvEltwiseSumFusion: Fusing Conv_51 with Add_52
[TensorRT] VERBOSE: BinaryFusion: Fusing Conv_51 + Add_52 with Relu_53
[TensorRT] VERBOSE: BinaryFusion: Fusing Conv_54 with Relu_55
[TensorRT] VERBOSE: ConvEltwiseSumFusion: Fusing Conv_59 with Add_60
[TensorRT] VERBOSE: BinaryFusion: Fusing Conv_56 with Relu_57
[TensorRT] VERBOSE: BinaryFusion: Fusing Conv_59 + Add_60 with Relu_61
[TensorRT] VERBOSE: BinaryFusion: Fusing Conv_62 with Relu_63
[TensorRT] VERBOSE: BinaryFusion: Fusing Conv_64 with Relu_65
[TensorRT] VERBOSE: ConvEltwiseSumFusion: Fusing Conv_66 with Add_67
[TensorRT] VERBOSE: BinaryFusion: Fusing Conv_66 + Add_67 with Relu_68
[TensorRT] VERBOSE: BinaryFusion: Fusing Conv_69 with Relu_70
[TensorRT] VERBOSE: BinaryFusion: Fusing Conv_71 with Relu_72
[TensorRT] VERBOSE: ConvEltwiseSumFusion: Fusing Conv_73 with Add_74
[TensorRT] VERBOSE: BinaryFusion: Fusing Conv_73 + Add_74 with Relu_75
[TensorRT] VERBOSE: BinaryFusion: Fusing Conv_76 with Relu_77
[TensorRT] VERBOSE: BinaryFusion: Fusing Conv_78 with Relu_79
[TensorRT] VERBOSE: ConvEltwiseSumFusion: Fusing Conv_80 with Add_81
[TensorRT] VERBOSE: BinaryFusion: Fusing Conv_80 + Add_81 with Relu_82
[TensorRT] VERBOSE: BinaryFusion: Fusing Conv_83 with Relu_84
[TensorRT] VERBOSE: BinaryFusion: Fusing Conv_85 with Relu_86
[TensorRT] VERBOSE: ConvEltwiseSumFusion: Fusing Conv_87 with Add_88
[TensorRT] VERBOSE: BinaryFusion: Fusing Conv_87 + Add_88 with Relu_89
[TensorRT] VERBOSE: BinaryFusion: Fusing Conv_90 with Relu_91
[TensorRT] VERBOSE: BinaryFusion: Fusing Conv_92 with Relu_93
[TensorRT] VERBOSE: ConvEltwiseSumFusion: Fusing Conv_94 with Add_95
[TensorRT] VERBOSE: BinaryFusion: Fusing Conv_94 + Add_95 with Relu_96
[TensorRT] VERBOSE: BinaryFusion: Fusing Conv_97 with Relu_98
[TensorRT] VERBOSE: ConvEltwiseSumFusion: Fusing Conv_102 with Add_103
[TensorRT] VERBOSE: BinaryFusion: Fusing Conv_99 with Relu_100
[TensorRT] VERBOSE: BinaryFusion: Fusing Conv_102 + Add_103 with Relu_104
[TensorRT] VERBOSE: BinaryFusion: Fusing Conv_105 with Relu_106
[TensorRT] VERBOSE: BinaryFusion: Fusing Conv_107 with Relu_108
[TensorRT] VERBOSE: ConvEltwiseSumFusion: Fusing Conv_109 with Add_110
[TensorRT] VERBOSE: BinaryFusion: Fusing Conv_109 + Add_110 with Relu_111
[TensorRT] VERBOSE: BinaryFusion: Fusing Conv_112 with Relu_113
[TensorRT] VERBOSE: BinaryFusion: Fusing Conv_114 with Relu_115
[TensorRT] VERBOSE: ConvEltwiseSumFusion: Fusing Conv_116 with Add_117
[TensorRT] VERBOSE: BinaryFusion: Fusing Conv_116 + Add_117 with Relu_118
[TensorRT] VERBOSE: Swap the layer type of GlobalAveragePool_119 from REDUCE to POOLING
[TensorRT] VERBOSE: After vertical fusions: 57 layers
[TensorRT] VERBOSE: After dupe layer removal: 57 layers
[TensorRT] VERBOSE: After final dead-layer removal: 57 layers
[TensorRT] VERBOSE: After tensor merging: 57 layers
[TensorRT] VERBOSE: After concat removal: 57 layers
[TensorRT] VERBOSE: Graph construction and optimization completed in 0.048164 seconds.
[TensorRT] VERBOSE: Constructing optimization profile number 0 [1/1].
[TensorRT] VERBOSE: --------------- Timing Runner: <reformat> (Reformat)
[TensorRT] VERBOSE: Tactic: 1002 time 0.03504
[TensorRT] VERBOSE: Tactic: 0 time 0.009216
[TensorRT] VERBOSE: Fastest Tactic: 0 Time: 0.009216
[TensorRT] VERBOSE: *************** Autotuning format combination: Float(1,224,50176,150528) -> Float(1,112,12544,802816) ***************
[TensorRT] VERBOSE: Conv_0 + Relu_1 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_0 + Relu_1 (scudnn) Set Tactic Name: volta_scudnn_128x64_relu_xregs_large_nn_v1
[TensorRT] VERBOSE: Conv_0 + Relu_1 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_xregs_large_nn_v1
[TensorRT] VERBOSE: Conv_0 + Relu_1 (scudnn) Set Tactic Name: volta_scudnn_128x64_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_0 + Relu_1 (scudnn) Set Tactic Name: volta_scudnn_128x32_relu_medium_nn_v1
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_0 + Relu_1 (FusedConvActConvolution)
[TensorRT] VERBOSE: Tactic: 131071 time 0.131328
[TensorRT] VERBOSE: Tactic: 3276799 time 0.110976
[TensorRT] VERBOSE: Tactic: 8454143 time 0.11232
[TensorRT] VERBOSE: Fastest Tactic: 3276799 Time: 0.110976
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_0 + Relu_1 (CaskConvolution)
[TensorRT] VERBOSE: Conv_0 + Relu_1 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_medium_nn_v1
[TensorRT] VERBOSE: Tactic: 1825138533642645384 time 0.137568
[TensorRT] VERBOSE: Conv_0 + Relu_1 (scudnn) Set Tactic Name: volta_scudnn_128x64_relu_xregs_large_nn_v1
[TensorRT] VERBOSE: Tactic: 2842488832350522458 time 0.078592
[TensorRT] VERBOSE: Conv_0 + Relu_1 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_xregs_large_nn_v1
[TensorRT] VERBOSE: Tactic: 6448355332020552203 time 0.152704
[TensorRT] VERBOSE: Conv_0 + Relu_1 (scudnn) Set Tactic Name: volta_scudnn_128x64_relu_medium_nn_v1
[TensorRT] VERBOSE: Tactic: -8060443123034038864 time 0.079968
[TensorRT] VERBOSE: Conv_0 + Relu_1 (scudnn) Set Tactic Name: volta_scudnn_128x32_relu_medium_nn_v1
[TensorRT] VERBOSE: Tactic: -4420849921117327522 time 0.084832
[TensorRT] VERBOSE: Fastest Tactic: 2842488832350522458 Time: 0.078592
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_0 + Relu_1 (CudaConvolution)
[TensorRT] VERBOSE: Tactic: 0 time 0.176064
[TensorRT] VERBOSE: Tactic: 1 time 0.120128
[TensorRT] VERBOSE: Tactic: 2 time 0.253344
[TensorRT] VERBOSE: Tactic: 5 time 2.07347
[TensorRT] VERBOSE: Tactic: 56 time 0.176672
[TensorRT] VERBOSE: Tactic: 57 time 0.119968
[TensorRT] VERBOSE: Tactic: 58 time 0.25248
[TensorRT] VERBOSE: Tactic: 61 time 2.19757
[TensorRT] VERBOSE: Fastest Tactic: 57 Time: 0.119968
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_0 + Relu_1 (CudaDepthwiseConvolution)
[TensorRT] VERBOSE: CudaDepthwiseConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_0 + Relu_1 (CublasConvolution)
[TensorRT] VERBOSE: CublasConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: >>>>>>>>>>>>>>> Chose Runner Type: CaskConvolution Tactic: 2842488832350522458
[TensorRT] VERBOSE: Conv_0 + Relu_1 (scudnn) Set Tactic Name: volta_scudnn_128x64_relu_xregs_large_nn_v1
[TensorRT] VERBOSE: 
[TensorRT] VERBOSE: Conv_0 + Relu_1 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_0 + Relu_1 (scudnn) Set Tactic Name: volta_scudnn_128x64_relu_xregs_large_nn_v1
[TensorRT] VERBOSE: Conv_0 + Relu_1 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_xregs_large_nn_v1
[TensorRT] VERBOSE: Conv_0 + Relu_1 (scudnn) Set Tactic Name: volta_scudnn_128x64_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_0 + Relu_1 (scudnn) Set Tactic Name: volta_scudnn_128x32_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_0 + Relu_1 (scudnn) Set Tactic Name: volta_scudnn_128x64_relu_xregs_large_nn_v1
[TensorRT] VERBOSE: *************** Autotuning format combination: Float(3,672,1,150528) -> Float(64,7168,1,802816) ***************
[TensorRT] VERBOSE: Conv_0 + Relu_1 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_0 + Relu_1 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_large_nhwc_tn_v1
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_0 + Relu_1 (FusedConvActConvolution)
[TensorRT] VERBOSE: FusedConvActConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_0 + Relu_1 (CaskConvolution)
[TensorRT] VERBOSE: Conv_0 + Relu_1 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: 861694390046228376 time 0.31616
[TensorRT] VERBOSE: Conv_0 + Relu_1 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_large_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -3853827649136781465 time 0.318176
[TensorRT] VERBOSE: Fastest Tactic: 861694390046228376 Time: 0.31616
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_0 + Relu_1 (CudaConvolution)
[TensorRT] VERBOSE: CudaConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_0 + Relu_1 (CudaDepthwiseConvolution)
[TensorRT] VERBOSE: CudaDepthwiseConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_0 + Relu_1 (CublasConvolution)
[TensorRT] VERBOSE: CublasConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: >>>>>>>>>>>>>>> Chose Runner Type: CaskConvolution Tactic: 861694390046228376
[TensorRT] VERBOSE: Conv_0 + Relu_1 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: 
[TensorRT] VERBOSE: Conv_0 + Relu_1 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_0 + Relu_1 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_large_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_0 + Relu_1 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: --------------- Timing Runner: <reformat> (Reformat)
[TensorRT] VERBOSE: Tactic: 1002 time 0.0288
[TensorRT] VERBOSE: Tactic: 0 time 0.060928
[TensorRT] VERBOSE: Fastest Tactic: 1002 Time: 0.0288
[TensorRT] VERBOSE: *************** Autotuning format combination: Float(1,112,12544,802816) -> Float(1,56,3136,200704) ***************
[TensorRT] VERBOSE: --------------- Timing Runner: MaxPool_2 (Pooling)
[TensorRT] VERBOSE: Tactic: -1 time 0.025856
[TensorRT] VERBOSE: Fastest Tactic: -1 Time: 0.025856
[TensorRT] VERBOSE: --------------- Timing Runner: MaxPool_2 (TiledPooling)
[TensorRT] VERBOSE: Tactic: 257 time 0.036608
[TensorRT] VERBOSE: Tactic: 65793 time 0.035328
[TensorRT] VERBOSE: Tactic: 131329 time 0.047072
[TensorRT] VERBOSE: Tactic: 196865 time 0.051424
[TensorRT] VERBOSE: Tactic: 262401 time 0.043136
[TensorRT] VERBOSE: Tactic: 327937 time 0.065312
[TensorRT] VERBOSE: Tactic: 393473 time 0.045824
[TensorRT] VERBOSE: Tactic: 459009 time 0.02864
[TensorRT] VERBOSE: Tactic: 524545 time 0.026944
[TensorRT] VERBOSE: Tactic: 590081 time 0.031488
[TensorRT] VERBOSE: Tactic: 655617 time 0.032096
[TensorRT] VERBOSE: Tactic: 721153 time 0.028672
[TensorRT] VERBOSE: Tactic: 786689 time 0.041184
[TensorRT] VERBOSE: Tactic: 852225 time 0.030976
[TensorRT] VERBOSE: Tactic: 917761 time 0.0264
[TensorRT] VERBOSE: Tactic: 983297 time 0.025184
[TensorRT] VERBOSE: Tactic: 1048833 time 0.028832
[TensorRT] VERBOSE: Tactic: 1114369 time 0.02736
[TensorRT] VERBOSE: Tactic: 1179905 time 0.024544
[TensorRT] VERBOSE: Tactic: 1245441 time 0.034048
[TensorRT] VERBOSE: Tactic: 1310977 time 0.026752
[TensorRT] VERBOSE: Tactic: 1376513 time 0.025152
[TensorRT] VERBOSE: Tactic: 1442049 time 0.023968
[TensorRT] VERBOSE: Tactic: 1507585 time 0.027424
[TensorRT] VERBOSE: Tactic: 1573121 time 0.024096
[TensorRT] VERBOSE: Tactic: 1638657 time 0.023552
[TensorRT] VERBOSE: Tactic: 1704193 time 0.03072
[TensorRT] VERBOSE: Tactic: 1769729 time 0.024768
[TensorRT] VERBOSE: Tactic: 1835265 time 0.024192
[TensorRT] VERBOSE: Tactic: 1900801 time 0.022816
[TensorRT] VERBOSE: Tactic: 1966337 time 0.026752
[TensorRT] VERBOSE: Tactic: 2031873 time 0.02288
[TensorRT] VERBOSE: Tactic: 2097409 time 0.023232
[TensorRT] VERBOSE: Tactic: 2162945 time 0.028736
[TensorRT] VERBOSE: Tactic: 2228481 time 0.024288
[TensorRT] VERBOSE: Tactic: 2294017 time 0.02368
[TensorRT] VERBOSE: Tactic: 2359553 time 0.0224
[TensorRT] VERBOSE: Tactic: 2425089 time 0.026272
[TensorRT] VERBOSE: Tactic: 2490625 time 0.020608
[TensorRT] VERBOSE: Tactic: 2556161 time 0.023136
[TensorRT] VERBOSE: Tactic: 2621697 time 0.027296
[TensorRT] VERBOSE: Tactic: 2687233 time 0.023264
[TensorRT] VERBOSE: Tactic: 6947073 time 0.017312
[TensorRT] VERBOSE: Fastest Tactic: 6947073 Time: 0.017312
[TensorRT] VERBOSE: >>>>>>>>>>>>>>> Chose Runner Type: TiledPooling Tactic: 6947073
[TensorRT] VERBOSE: 
[TensorRT] VERBOSE: --------------- Timing Runner: <reformat> (Reformat)
[TensorRT] VERBOSE: Tactic: 1002 time 0.010592
[TensorRT] VERBOSE: Tactic: 0 time 0.016416
[TensorRT] VERBOSE: Fastest Tactic: 1002 Time: 0.010592
[TensorRT] VERBOSE: --------------- Timing Runner: <reformat> (Reformat)
[TensorRT] VERBOSE: Tactic: 1002 time 0.010592
[TensorRT] VERBOSE: Tactic: 0 time 0.016416
[TensorRT] VERBOSE: Fastest Tactic: 1002 Time: 0.010592
[TensorRT] VERBOSE: --------------- Timing Runner: <reformat> (Reformat)
[TensorRT] VERBOSE: Tactic: 1002 time 0.01056
[TensorRT] VERBOSE: Tactic: 0 time 0.016928
[TensorRT] VERBOSE: Fastest Tactic: 1002 Time: 0.01056
[TensorRT] VERBOSE: *************** Autotuning format combination: Float(1,56,3136,200704) -> Float(1,56,3136,200704) ***************
[TensorRT] VERBOSE: Conv_3 + Relu_4 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_interior_nn_v1
[TensorRT] VERBOSE: Conv_3 + Relu_4 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_3 + Relu_4 (scudnn) Set Tactic Name: volta_scudnn_128x32_relu_interior_nn_v1
[TensorRT] VERBOSE: Conv_3 + Relu_4 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_small_nn_v1
[TensorRT] VERBOSE: Conv_3 + Relu_4 (scudnn) Set Tactic Name: volta_scudnn_128x64_relu_small_nn_v1
[TensorRT] VERBOSE: Conv_3 + Relu_4 (scudnn) Set Tactic Name: volta_scudnn_128x64_relu_interior_nn_v1
[TensorRT] VERBOSE: Conv_3 + Relu_4 (scudnn) Set Tactic Name: volta_scudnn_128x64_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_3 + Relu_4 (scudnn) Set Tactic Name: volta_scudnn_128x32_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_3 + Relu_4 (scudnn) Set Tactic Name: volta_scudnn_128x32_relu_small_nn_v1
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_3 + Relu_4 (FusedConvActConvolution)
[TensorRT] VERBOSE: Tactic: 589823 time 0.04592
[TensorRT] VERBOSE: Tactic: 655359 time 0.040256
[TensorRT] VERBOSE: Tactic: 786431 time 0.040768
[TensorRT] VERBOSE: Tactic: 851967 time 0.041632
[TensorRT] VERBOSE: Tactic: 1179647 time 0.035392
[TensorRT] VERBOSE: Tactic: 1310719 time 0.039104
[TensorRT] VERBOSE: Tactic: 1376255 time 0.040864
[TensorRT] VERBOSE: Tactic: 1441791 time 0.040352
[TensorRT] VERBOSE: Tactic: 1507327 time 0.03792
[TensorRT] VERBOSE: Tactic: 1638399 time 0.039008
[TensorRT] VERBOSE: Tactic: 1835007 time 0.043264
[TensorRT] VERBOSE: Tactic: 1900543 time 0.044416
[TensorRT] VERBOSE: Tactic: 2097151 time 0.037984
[TensorRT] VERBOSE: Tactic: 2162687 time 0.04288
[TensorRT] VERBOSE: Tactic: 2293759 time 0.039904
[TensorRT] VERBOSE: Tactic: 2359295 time 0.036896
[TensorRT] VERBOSE: Tactic: 2686975 time 0.041632
[TensorRT] VERBOSE: Tactic: 3080191 time 0.036704
[TensorRT] VERBOSE: Tactic: 3342335 time 0.039104
[TensorRT] VERBOSE: Tactic: 3407871 time 0.038208
[TensorRT] VERBOSE: Tactic: 3538943 time 0.03536
[TensorRT] VERBOSE: Tactic: 3670015 time 0.05328
[TensorRT] VERBOSE: Tactic: 3932159 time 0.039552
[TensorRT] VERBOSE: Tactic: 3997695 time 0.039104
[TensorRT] VERBOSE: Tactic: 4063231 time 0.041088
[TensorRT] VERBOSE: Tactic: 4194303 time 0.036512
[TensorRT] VERBOSE: Tactic: 4259839 time 0.037728
[TensorRT] VERBOSE: Tactic: 4325375 time 0.036512
[TensorRT] VERBOSE: Tactic: 4521983 time 0.042784
[TensorRT] VERBOSE: Tactic: 4587519 time 0.037152
[TensorRT] VERBOSE: Tactic: 4653055 time 0.035872
[TensorRT] VERBOSE: Tactic: 4915199 time 0.036128
[TensorRT] VERBOSE: Tactic: 4980735 time 0.04112
[TensorRT] VERBOSE: Tactic: 5177343 time 0.037216
[TensorRT] VERBOSE: Tactic: 5242879 time 0.035744
[TensorRT] VERBOSE: Tactic: 5373951 time 0.04096
[TensorRT] VERBOSE: Tactic: 5439487 time 0.048448
[TensorRT] VERBOSE: Tactic: 5570559 time 0.03712
[TensorRT] VERBOSE: Tactic: 5636095 time 0.040928
[TensorRT] VERBOSE: Tactic: 5701631 time 0.04
[TensorRT] VERBOSE: Tactic: 5767167 time 0.078464
[TensorRT] VERBOSE: Tactic: 5832703 time 0.034592
[TensorRT] VERBOSE: Tactic: 5898239 time 0.034432
[TensorRT] VERBOSE: Tactic: 6029311 time 0.037824
[TensorRT] VERBOSE: Tactic: 6225919 time 0.035488
[TensorRT] VERBOSE: Tactic: 6291455 time 0.035072
[TensorRT] VERBOSE: Tactic: 6422527 time 0.037184
[TensorRT] VERBOSE: Tactic: 6750207 time 0.037856
[TensorRT] VERBOSE: Tactic: 6815743 time 0.039904
[TensorRT] VERBOSE: Tactic: 6946815 time 0.049216
[TensorRT] VERBOSE: Tactic: 7012351 time 0.03888
[TensorRT] VERBOSE: Tactic: 7077887 time 0.034624
[TensorRT] VERBOSE: Tactic: 7143423 time 0.048576
[TensorRT] VERBOSE: Tactic: 7208959 time 0.036064
[TensorRT] VERBOSE: Tactic: 7340031 time 0.035168
[TensorRT] VERBOSE: Tactic: 7405567 time 0.036544
[TensorRT] VERBOSE: Tactic: 7536639 time 0.038496
[TensorRT] VERBOSE: Tactic: 7602175 time 0.040576
[TensorRT] VERBOSE: Tactic: 7733247 time 0.034112
[TensorRT] VERBOSE: Tactic: 7798783 time 0.040608
[TensorRT] VERBOSE: Tactic: 8191999 time 0.04176
[TensorRT] VERBOSE: Tactic: 8257535 time 0.03728
[TensorRT] VERBOSE: Tactic: 8323071 time 0.040096
[TensorRT] VERBOSE: Tactic: 8650751 time 0.043616
[TensorRT] VERBOSE: Tactic: 8716287 time 0.03984
[TensorRT] VERBOSE: Tactic: 9109503 time 0.040256
[TensorRT] VERBOSE: Tactic: 9568255 time 0.035968
[TensorRT] VERBOSE: Tactic: 9895935 time 0.036544
[TensorRT] VERBOSE: Tactic: 10223615 time 0.041632
[TensorRT] VERBOSE: Tactic: 10354687 time 0.038848
[TensorRT] VERBOSE: Tactic: 10551295 time 0.039872
[TensorRT] VERBOSE: Tactic: 10747903 time 0.033344
[TensorRT] VERBOSE: Tactic: 10944511 time 0.042464
[TensorRT] VERBOSE: Fastest Tactic: 10747903 Time: 0.033344
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_3 + Relu_4 (CaskConvolution)
[TensorRT] VERBOSE: Conv_3 + Relu_4 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_interior_nn_v1
[TensorRT] VERBOSE: Tactic: 1754569683116234317 time 0.024096
[TensorRT] VERBOSE: Conv_3 + Relu_4 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_medium_nn_v1
[TensorRT] VERBOSE: Tactic: 1825138533642645384 time 0.024384
[TensorRT] VERBOSE: Conv_3 + Relu_4 (scudnn) Set Tactic Name: volta_scudnn_128x32_relu_interior_nn_v1
[TensorRT] VERBOSE: Tactic: 2733356012094739613 time 0.023968
[TensorRT] VERBOSE: Conv_3 + Relu_4 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_small_nn_v1
[TensorRT] VERBOSE: Tactic: 3915320020053085238 time 0.02416
[TensorRT] VERBOSE: Conv_3 + Relu_4 (scudnn) Set Tactic Name: volta_scudnn_128x64_relu_small_nn_v1
[TensorRT] VERBOSE: Tactic: 6808617066150061604 time 0.018464
[TensorRT] VERBOSE: Conv_3 + Relu_4 (scudnn) Set Tactic Name: volta_scudnn_128x64_relu_interior_nn_v1
[TensorRT] VERBOSE: Tactic: 9091006216302412844 time 0.018144
[TensorRT] VERBOSE: Conv_3 + Relu_4 (scudnn) Set Tactic Name: volta_scudnn_128x64_relu_medium_nn_v1
[TensorRT] VERBOSE: Tactic: -8060443123034038864 time 0.018976
[TensorRT] VERBOSE: Conv_3 + Relu_4 (scudnn) Set Tactic Name: volta_scudnn_128x32_relu_medium_nn_v1
[TensorRT] VERBOSE: Tactic: -4420849921117327522 time 0.018496
[TensorRT] VERBOSE: Conv_3 + Relu_4 (scudnn) Set Tactic Name: volta_scudnn_128x32_relu_small_nn_v1
[TensorRT] VERBOSE: Tactic: -3946921629105938337 time 0.025376
[TensorRT] VERBOSE: Fastest Tactic: 9091006216302412844 Time: 0.018144
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_3 + Relu_4 (CudaConvolution)
[TensorRT] VERBOSE: Tactic: 0 time 0.032928
[TensorRT] VERBOSE: Tactic: 1 time 0.032928
[TensorRT] VERBOSE: Tactic: 2 time 0.063552
[TensorRT] VERBOSE: Tactic: 4 time 1.1584
[TensorRT] VERBOSE: Tactic: 5 time 0.067776
[TensorRT] VERBOSE: Tactic: 56 time 0.032896
[TensorRT] VERBOSE: Tactic: 57 time 0.032704
[TensorRT] VERBOSE: Tactic: 58 time 0.063104
[TensorRT] VERBOSE: Tactic: 60 time 1.16019
[TensorRT] VERBOSE: Tactic: 61 time 0.066656
[TensorRT] VERBOSE: Fastest Tactic: 57 Time: 0.032704
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_3 + Relu_4 (CudaDepthwiseConvolution)
[TensorRT] VERBOSE: CudaDepthwiseConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_3 + Relu_4 (CublasConvolution)
[TensorRT] VERBOSE: CublasConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: >>>>>>>>>>>>>>> Chose Runner Type: CaskConvolution Tactic: 9091006216302412844
[TensorRT] VERBOSE: Conv_3 + Relu_4 (scudnn) Set Tactic Name: volta_scudnn_128x64_relu_interior_nn_v1
[TensorRT] VERBOSE: 
[TensorRT] VERBOSE: Conv_3 + Relu_4 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_interior_nn_v1
[TensorRT] VERBOSE: Conv_3 + Relu_4 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_3 + Relu_4 (scudnn) Set Tactic Name: volta_scudnn_128x32_relu_interior_nn_v1
[TensorRT] VERBOSE: Conv_3 + Relu_4 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_small_nn_v1
[TensorRT] VERBOSE: Conv_3 + Relu_4 (scudnn) Set Tactic Name: volta_scudnn_128x64_relu_small_nn_v1
[TensorRT] VERBOSE: Conv_3 + Relu_4 (scudnn) Set Tactic Name: volta_scudnn_128x64_relu_interior_nn_v1
[TensorRT] VERBOSE: Conv_3 + Relu_4 (scudnn) Set Tactic Name: volta_scudnn_128x64_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_3 + Relu_4 (scudnn) Set Tactic Name: volta_scudnn_128x32_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_3 + Relu_4 (scudnn) Set Tactic Name: volta_scudnn_128x32_relu_small_nn_v1
[TensorRT] VERBOSE: Conv_3 + Relu_4 (scudnn) Set Tactic Name: volta_scudnn_128x64_relu_interior_nn_v1
[TensorRT] VERBOSE: *************** Autotuning format combination: Float(64,3584,1,200704) -> Float(64,3584,1,200704) ***************
[TensorRT] VERBOSE: Conv_3 + Relu_4 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_3 + Relu_4 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_3 + Relu_4 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_3 + Relu_4 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_3 + Relu_4 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_3 + Relu_4 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_3 + Relu_4 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_3 + Relu_4 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_3 + Relu_4 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_3 + Relu_4 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_3 + Relu_4 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_3 + Relu_4 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_3 + Relu_4 (FusedConvActConvolution)
[TensorRT] VERBOSE: FusedConvActConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_3 + Relu_4 (CaskConvolution)
[TensorRT] VERBOSE: Conv_3 + Relu_4 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: 861694390046228376 time 0.023648
[TensorRT] VERBOSE: Conv_3 + Relu_4 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: 5258189349241541167 time 0.016992
[TensorRT] VERBOSE: Conv_3 + Relu_4 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: 5821621277990374316 time 0.023456
[TensorRT] VERBOSE: Conv_3 + Relu_4 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: 5863767799113001648 time 0.023232
[TensorRT] VERBOSE: Conv_3 + Relu_4 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -9147980667639709536 time 0.023264
[TensorRT] VERBOSE: Conv_3 + Relu_4 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -8892196987859366827 time 0.023104
[TensorRT] VERBOSE: Conv_3 + Relu_4 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -8850904373104590857 time 0.017088
[TensorRT] VERBOSE: Conv_3 + Relu_4 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -8010679767156598961 time 0.023136
[TensorRT] VERBOSE: Conv_3 + Relu_4 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -7751035352149795660 time 0.023264
[TensorRT] VERBOSE: Conv_3 + Relu_4 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -5115676123557684531 time 0.023328
[TensorRT] VERBOSE: Conv_3 + Relu_4 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -493597327599791285 time 0.016704
[TensorRT] VERBOSE: Conv_3 + Relu_4 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -423878181466897819 time 0.023392
[TensorRT] VERBOSE: Fastest Tactic: -493597327599791285 Time: 0.016704
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_3 + Relu_4 (CudaConvolution)
[TensorRT] VERBOSE: CudaConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_3 + Relu_4 (CudaDepthwiseConvolution)
[TensorRT] VERBOSE: CudaDepthwiseConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_3 + Relu_4 (CublasConvolution)
[TensorRT] VERBOSE: CublasConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: >>>>>>>>>>>>>>> Chose Runner Type: CaskConvolution Tactic: -493597327599791285
[TensorRT] VERBOSE: Conv_3 + Relu_4 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: 
[TensorRT] VERBOSE: Conv_3 + Relu_4 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_3 + Relu_4 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_3 + Relu_4 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_3 + Relu_4 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_3 + Relu_4 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_3 + Relu_4 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_3 + Relu_4 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_3 + Relu_4 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_3 + Relu_4 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_3 + Relu_4 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_3 + Relu_4 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_3 + Relu_4 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_3 + Relu_4 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: *************** Autotuning format combination: Float(1,56,3136,200704) -> Float(1,56,3136,200704) ***************
[TensorRT] VERBOSE: Conv_5 + Relu_6 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_5 + Relu_6 (scudnn_winograd) Set Tactic Name: volta_scudnn_winograd_128x128_ldg1_ldg4_relu_tile148t_nt_v1
[TensorRT] VERBOSE: Conv_5 + Relu_6 (scudnn) Set Tactic Name: volta_scudnn_128x64_relu_xregs_large_nn_v1
[TensorRT] VERBOSE: Conv_5 + Relu_6 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_small_nn_v1
[TensorRT] VERBOSE: Conv_5 + Relu_6 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_xregs_large_nn_v1
[TensorRT] VERBOSE: Conv_5 + Relu_6 (scudnn) Set Tactic Name: volta_scudnn_128x64_relu_small_nn_v1
[TensorRT] VERBOSE: Conv_5 + Relu_6 (scudnn) Set Tactic Name: volta_scudnn_128x64_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_5 + Relu_6 (scudnn) Set Tactic Name: volta_scudnn_128x32_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_5 + Relu_6 (scudnn) Set Tactic Name: volta_scudnn_128x32_relu_small_nn_v1
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_5 + Relu_6 (FusedConvActConvolution)
[TensorRT] VERBOSE: Tactic: 524287 time 0.083872
[TensorRT] VERBOSE: Tactic: 720895 time 0.085024
[TensorRT] VERBOSE: Tactic: 983039 time 0.07184
[TensorRT] VERBOSE: Tactic: 1048575 time 0.083712
[TensorRT] VERBOSE: Tactic: 1703935 time 0.075168
[TensorRT] VERBOSE: Tactic: 1769471 time 0.094688
[TensorRT] VERBOSE: Tactic: 1966079 time 0.100768
[TensorRT] VERBOSE: Tactic: 2031615 time 0.122784
[TensorRT] VERBOSE: Tactic: 2228223 time 0.090176
[TensorRT] VERBOSE: Tactic: 2424831 time 0.07744
[TensorRT] VERBOSE: Tactic: 2621439 time 0.078912
[TensorRT] VERBOSE: Tactic: 2752511 time 0.094688
[TensorRT] VERBOSE: Tactic: 2818047 time 0.142304
[TensorRT] VERBOSE: Tactic: 2883583 time 0.17344
[TensorRT] VERBOSE: Tactic: 3014655 time 0.072992
[TensorRT] VERBOSE: Tactic: 3145727 time 0.085248
[TensorRT] VERBOSE: Tactic: 3473407 time 0.128256
[TensorRT] VERBOSE: Tactic: 3604479 time 0.072768
[TensorRT] VERBOSE: Tactic: 3735551 time 0.130048
[TensorRT] VERBOSE: Tactic: 4390911 time 0.107232
[TensorRT] VERBOSE: Tactic: 5046271 time 0.077344
[TensorRT] VERBOSE: Tactic: 5963775 time 0.093312
[TensorRT] VERBOSE: Tactic: 6160383 time 0.078944
[TensorRT] VERBOSE: Tactic: 6488063 time 0.091872
[TensorRT] VERBOSE: Tactic: 6881279 time 0.108768
[TensorRT] VERBOSE: Tactic: 7274495 time 0.081344
[TensorRT] VERBOSE: Tactic: 7864319 time 0.08048
[TensorRT] VERBOSE: Tactic: 7995391 time 0.086976
[TensorRT] VERBOSE: Tactic: 8585215 time 0.096032
[TensorRT] VERBOSE: Tactic: 8847359 time 0.090976
[TensorRT] VERBOSE: Tactic: 8978431 time 0.094048
[TensorRT] VERBOSE: Tactic: 9043967 time 0.076256
[TensorRT] VERBOSE: Tactic: 9175039 time 0.072416
[TensorRT] VERBOSE: Tactic: 9502719 time 0.105632
[TensorRT] VERBOSE: Tactic: 9830399 time 0.121664
[TensorRT] VERBOSE: Tactic: 9961471 time 0.085696
[TensorRT] VERBOSE: Tactic: 10027007 time 0.087328
[TensorRT] VERBOSE: Tactic: 10092543 time 0.107296
[TensorRT] VERBOSE: Tactic: 10289151 time 0.100864
[TensorRT] VERBOSE: Tactic: 10485759 time 0.073216
[TensorRT] VERBOSE: Tactic: 10682367 time 0.076896
[TensorRT] VERBOSE: Tactic: 10813439 time 0.079584
[TensorRT] VERBOSE: Fastest Tactic: 983039 Time: 0.07184
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_5 + Relu_6 (CaskConvolution)
[TensorRT] VERBOSE: Conv_5 + Relu_6 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_medium_nn_v1
[TensorRT] VERBOSE: Tactic: 1825138533642645384 time 0.124352
[TensorRT] VERBOSE: Conv_5 + Relu_6 (scudnn_winograd) Set Tactic Name: volta_scudnn_winograd_128x128_ldg1_ldg4_relu_tile148t_nt_v1
[TensorRT] VERBOSE: Tactic: 2775507031594384867 time 0.048992
[TensorRT] VERBOSE: Conv_5 + Relu_6 (scudnn) Set Tactic Name: volta_scudnn_128x64_relu_xregs_large_nn_v1
[TensorRT] VERBOSE: Tactic: 2842488832350522458 time 0.081344
[TensorRT] VERBOSE: Conv_5 + Relu_6 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_small_nn_v1
[TensorRT] VERBOSE: Tactic: 3915320020053085238 time 0.122272
[TensorRT] VERBOSE: Conv_5 + Relu_6 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_xregs_large_nn_v1
[TensorRT] VERBOSE: Tactic: 6448355332020552203 time 0.1248
[TensorRT] VERBOSE: Conv_5 + Relu_6 (scudnn) Set Tactic Name: volta_scudnn_128x64_relu_small_nn_v1
[TensorRT] VERBOSE: Tactic: 6808617066150061604 time 0.076896
[TensorRT] VERBOSE: Conv_5 + Relu_6 (scudnn) Set Tactic Name: volta_scudnn_128x64_relu_medium_nn_v1
[TensorRT] VERBOSE: Tactic: -8060443123034038864 time 0.084256
[TensorRT] VERBOSE: Conv_5 + Relu_6 (scudnn) Set Tactic Name: volta_scudnn_128x32_relu_medium_nn_v1
[TensorRT] VERBOSE: Tactic: -4420849921117327522 time 0.091776
[TensorRT] VERBOSE: Conv_5 + Relu_6 (scudnn) Set Tactic Name: volta_scudnn_128x32_relu_small_nn_v1
[TensorRT] VERBOSE: Tactic: -3946921629105938337 time 0.138624
[TensorRT] VERBOSE: Fastest Tactic: 2775507031594384867 Time: 0.048992
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_5 + Relu_6 (CudaConvolution)
[TensorRT] VERBOSE: Tactic: 0 time 0.201568
[TensorRT] VERBOSE: Tactic: 1 time 0.096672
[TensorRT] VERBOSE: Tactic: 2 time 0.260896
[TensorRT] VERBOSE: Tactic: 4 time 1.15757
[TensorRT] VERBOSE: Tactic: 5 time 0.432736
[TensorRT] VERBOSE: Tactic: 6 time 0.062656
[TensorRT] VERBOSE: Tactic: 56 time 0.201312
[TensorRT] VERBOSE: Tactic: 57 time 0.095744
[TensorRT] VERBOSE: Tactic: 58 time 0.260832
[TensorRT] VERBOSE: Tactic: 60 time 1.15747
[TensorRT] VERBOSE: Tactic: 61 time 0.43328
[TensorRT] VERBOSE: Tactic: 62 time 0.062304
[TensorRT] VERBOSE: Fastest Tactic: 62 Time: 0.062304
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_5 + Relu_6 (CudaDepthwiseConvolution)
[TensorRT] VERBOSE: CudaDepthwiseConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_5 + Relu_6 (CublasConvolution)
[TensorRT] VERBOSE: CublasConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: >>>>>>>>>>>>>>> Chose Runner Type: CaskConvolution Tactic: 2775507031594384867
[TensorRT] VERBOSE: Conv_5 + Relu_6 (scudnn_winograd) Set Tactic Name: volta_scudnn_winograd_128x128_ldg1_ldg4_relu_tile148t_nt_v1
[TensorRT] VERBOSE: 
[TensorRT] VERBOSE: Conv_5 + Relu_6 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_5 + Relu_6 (scudnn_winograd) Set Tactic Name: volta_scudnn_winograd_128x128_ldg1_ldg4_relu_tile148t_nt_v1
[TensorRT] VERBOSE: Conv_5 + Relu_6 (scudnn) Set Tactic Name: volta_scudnn_128x64_relu_xregs_large_nn_v1
[TensorRT] VERBOSE: Conv_5 + Relu_6 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_small_nn_v1
[TensorRT] VERBOSE: Conv_5 + Relu_6 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_xregs_large_nn_v1
[TensorRT] VERBOSE: Conv_5 + Relu_6 (scudnn) Set Tactic Name: volta_scudnn_128x64_relu_small_nn_v1
[TensorRT] VERBOSE: Conv_5 + Relu_6 (scudnn) Set Tactic Name: volta_scudnn_128x64_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_5 + Relu_6 (scudnn) Set Tactic Name: volta_scudnn_128x32_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_5 + Relu_6 (scudnn) Set Tactic Name: volta_scudnn_128x32_relu_small_nn_v1
[TensorRT] VERBOSE: Conv_5 + Relu_6 (scudnn_winograd) Set Tactic Name: volta_scudnn_winograd_128x128_ldg1_ldg4_relu_tile148t_nt_v1
[TensorRT] VERBOSE: *************** Autotuning format combination: Float(64,3584,1,200704) -> Float(64,3584,1,200704) ***************
[TensorRT] VERBOSE: Conv_5 + Relu_6 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_5 + Relu_6 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_large_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_5 + Relu_6 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_5 + Relu_6 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_5 + Relu_6 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_5 + Relu_6 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_5 + Relu_6 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_5 + Relu_6 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_5 + Relu_6 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_large_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_5 + Relu_6 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_large_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_5 + Relu_6 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_5 + Relu_6 (FusedConvActConvolution)
[TensorRT] VERBOSE: FusedConvActConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_5 + Relu_6 (CaskConvolution)
[TensorRT] VERBOSE: Conv_5 + Relu_6 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: 861694390046228376 time 0.123136
[TensorRT] VERBOSE: Conv_5 + Relu_6 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_large_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: 1017870653102653567 time 0.122208
[TensorRT] VERBOSE: Conv_5 + Relu_6 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: 5258189349241541167 time 0.069152
[TensorRT] VERBOSE: Conv_5 + Relu_6 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: 5821621277990374316 time 0.12256
[TensorRT] VERBOSE: Conv_5 + Relu_6 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: 5863767799113001648 time 0.078176
[TensorRT] VERBOSE: Conv_5 + Relu_6 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -9147980667639709536 time 0.1232
[TensorRT] VERBOSE: Conv_5 + Relu_6 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -8850904373104590857 time 0.069408
[TensorRT] VERBOSE: Conv_5 + Relu_6 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -7751035352149795660 time 0.122464
[TensorRT] VERBOSE: Conv_5 + Relu_6 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_large_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -3853827649136781465 time 0.125312
[TensorRT] VERBOSE: Conv_5 + Relu_6 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_large_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -3263369460438823196 time 0.069504
[TensorRT] VERBOSE: Conv_5 + Relu_6 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -423878181466897819 time 0.078624
[TensorRT] VERBOSE: Fastest Tactic: 5258189349241541167 Time: 0.069152
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_5 + Relu_6 (CudaConvolution)
[TensorRT] VERBOSE: CudaConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_5 + Relu_6 (CudaDepthwiseConvolution)
[TensorRT] VERBOSE: CudaDepthwiseConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_5 + Relu_6 (CublasConvolution)
[TensorRT] VERBOSE: CublasConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: >>>>>>>>>>>>>>> Chose Runner Type: CaskConvolution Tactic: 5258189349241541167
[TensorRT] VERBOSE: Conv_5 + Relu_6 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: 
[TensorRT] VERBOSE: Conv_5 + Relu_6 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_5 + Relu_6 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_large_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_5 + Relu_6 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_5 + Relu_6 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_5 + Relu_6 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_5 + Relu_6 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_5 + Relu_6 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_5 + Relu_6 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_5 + Relu_6 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_large_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_5 + Relu_6 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_large_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_5 + Relu_6 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_5 + Relu_6 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: *************** Autotuning format combination: Float(1,56,3136,200704) -> Float(1,56,3136,802816) ***************
[TensorRT] VERBOSE: Conv_7 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_interior_nn_v1
[TensorRT] VERBOSE: Conv_7 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_7 (scudnn) Set Tactic Name: volta_scudnn_128x32_relu_interior_nn_v1
[TensorRT] VERBOSE: Conv_7 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_small_nn_v1
[TensorRT] VERBOSE: Conv_7 (scudnn) Set Tactic Name: volta_scudnn_128x64_relu_small_nn_v1
[TensorRT] VERBOSE: Conv_7 (scudnn) Set Tactic Name: volta_scudnn_128x64_relu_interior_nn_v1
[TensorRT] VERBOSE: Conv_7 (scudnn) Set Tactic Name: volta_scudnn_128x64_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_7 (scudnn) Set Tactic Name: volta_scudnn_128x32_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_7 (scudnn) Set Tactic Name: volta_scudnn_128x32_relu_small_nn_v1
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_7 (FusedConvActConvolution)
[TensorRT] VERBOSE: Tactic: 589823 time 0.147744
[TensorRT] VERBOSE: Tactic: 655359 time 0.120224
[TensorRT] VERBOSE: Tactic: 786431 time 0.128928
[TensorRT] VERBOSE: Tactic: 851967 time 0.121472
[TensorRT] VERBOSE: Tactic: 1179647 time 0.11728
[TensorRT] VERBOSE: Tactic: 1310719 time 0.125152
[TensorRT] VERBOSE: Tactic: 1376255 time 0.124096
[TensorRT] VERBOSE: Tactic: 1441791 time 0.13856
[TensorRT] VERBOSE: Tactic: 1507327 time 0.109248
[TensorRT] VERBOSE: Tactic: 1638399 time 0.132704
[TensorRT] VERBOSE: Tactic: 1835007 time 0.135136
[TensorRT] VERBOSE: Tactic: 1900543 time 0.124608
[TensorRT] VERBOSE: Tactic: 2097151 time 0.130656
[TensorRT] VERBOSE: Tactic: 2162687 time 0.125824
[TensorRT] VERBOSE: Tactic: 2293759 time 0.123072
[TensorRT] VERBOSE: Tactic: 2359295 time 0.111808
[TensorRT] VERBOSE: Tactic: 2686975 time 0.125568
[TensorRT] VERBOSE: Tactic: 3080191 time 0.109216
[TensorRT] VERBOSE: Tactic: 3342335 time 0.112704
[TensorRT] VERBOSE: Tactic: 3407871 time 0.11216
[TensorRT] VERBOSE: Tactic: 3538943 time 0.111008
[TensorRT] VERBOSE: Tactic: 3670015 time 0.129984
[TensorRT] VERBOSE: Tactic: 3932159 time 0.114272
[TensorRT] VERBOSE: Tactic: 3997695 time 0.130944
[TensorRT] VERBOSE: Tactic: 4063231 time 0.120704
[TensorRT] VERBOSE: Tactic: 4194303 time 0.117184
[TensorRT] VERBOSE: Tactic: 4259839 time 0.125664
[TensorRT] VERBOSE: Tactic: 4325375 time 0.121248
[TensorRT] VERBOSE: Tactic: 4521983 time 0.129856
[TensorRT] VERBOSE: Tactic: 4587519 time 0.124448
[TensorRT] VERBOSE: Tactic: 4653055 time 0.117344
[TensorRT] VERBOSE: Tactic: 4915199 time 0.116544
[TensorRT] VERBOSE: Tactic: 4980735 time 0.122912
[TensorRT] VERBOSE: Tactic: 5177343 time 0.123392
[TensorRT] VERBOSE: Tactic: 5242879 time 0.113216
[TensorRT] VERBOSE: Tactic: 5373951 time 0.137632
[TensorRT] VERBOSE: Tactic: 5439487 time 0.162208
[TensorRT] VERBOSE: Tactic: 5570559 time 0.114272
[TensorRT] VERBOSE: Tactic: 5636095 time 0.120096
[TensorRT] VERBOSE: Tactic: 5701631 time 0.125376
[TensorRT] VERBOSE: Tactic: 5767167 time 0.290176
[TensorRT] VERBOSE: Tactic: 5832703 time 0.110496
[TensorRT] VERBOSE: Tactic: 5898239 time 0.113952
[TensorRT] VERBOSE: Tactic: 6029311 time 0.1224
[TensorRT] VERBOSE: Tactic: 6225919 time 0.111872
[TensorRT] VERBOSE: Tactic: 6291455 time 0.117088
[TensorRT] VERBOSE: Tactic: 6422527 time 0.110912
[TensorRT] VERBOSE: Tactic: 6750207 time 0.13088
[TensorRT] VERBOSE: Tactic: 6815743 time 0.129792
[TensorRT] VERBOSE: Tactic: 6946815 time 0.157952
[TensorRT] VERBOSE: Tactic: 7012351 time 0.130272
[TensorRT] VERBOSE: Tactic: 7077887 time 0.107872
[TensorRT] VERBOSE: Tactic: 7143423 time 0.172256
[TensorRT] VERBOSE: Tactic: 7208959 time 0.117184
[TensorRT] VERBOSE: Tactic: 7340031 time 0.116256
[TensorRT] VERBOSE: Tactic: 7405567 time 0.11856
[TensorRT] VERBOSE: Tactic: 7536639 time 0.142336
[TensorRT] VERBOSE: Tactic: 7602175 time 0.123776
[TensorRT] VERBOSE: Tactic: 7733247 time 0.10816
[TensorRT] VERBOSE: Tactic: 7798783 time 0.129984
[TensorRT] VERBOSE: Tactic: 8191999 time 0.14032
[TensorRT] VERBOSE: Tactic: 8257535 time 0.120288
[TensorRT] VERBOSE: Tactic: 8323071 time 0.129312
[TensorRT] VERBOSE: Tactic: 8650751 time 0.135776
[TensorRT] VERBOSE: Tactic: 8716287 time 0.128512
[TensorRT] VERBOSE: Tactic: 9109503 time 0.13536
[TensorRT] VERBOSE: Tactic: 9568255 time 0.117056
[TensorRT] VERBOSE: Tactic: 9895935 time 0.117792
[TensorRT] VERBOSE: Tactic: 10223615 time 0.124064
[TensorRT] VERBOSE: Tactic: 10354687 time 0.132032
[TensorRT] VERBOSE: Tactic: 10551295 time 0.131616
[TensorRT] VERBOSE: Tactic: 10747903 time 0.105312
[TensorRT] VERBOSE: Tactic: 10944511 time 0.122112
[TensorRT] VERBOSE: Fastest Tactic: 10747903 Time: 0.105312
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_7 (CaskConvolution)
[TensorRT] VERBOSE: Conv_7 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_interior_nn_v1
[TensorRT] VERBOSE: Tactic: 1754569683116234317 time 0.040544
[TensorRT] VERBOSE: Conv_7 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_medium_nn_v1
[TensorRT] VERBOSE: Tactic: 1825138533642645384 time 0.040992
[TensorRT] VERBOSE: Conv_7 (scudnn) Set Tactic Name: volta_scudnn_128x32_relu_interior_nn_v1
[TensorRT] VERBOSE: Tactic: 2733356012094739613 time 0.042784
[TensorRT] VERBOSE: Conv_7 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_small_nn_v1
[TensorRT] VERBOSE: Tactic: 3915320020053085238 time 0.04064
[TensorRT] VERBOSE: Conv_7 (scudnn) Set Tactic Name: volta_scudnn_128x64_relu_small_nn_v1
[TensorRT] VERBOSE: Tactic: 6808617066150061604 time 0.042048
[TensorRT] VERBOSE: Conv_7 (scudnn) Set Tactic Name: volta_scudnn_128x64_relu_interior_nn_v1
[TensorRT] VERBOSE: Tactic: 9091006216302412844 time 0.04048
[TensorRT] VERBOSE: Conv_7 (scudnn) Set Tactic Name: volta_scudnn_128x64_relu_medium_nn_v1
[TensorRT] VERBOSE: Tactic: -8060443123034038864 time 0.042368
[TensorRT] VERBOSE: Conv_7 (scudnn) Set Tactic Name: volta_scudnn_128x32_relu_medium_nn_v1
[TensorRT] VERBOSE: Tactic: -4420849921117327522 time 0.045216
[TensorRT] VERBOSE: Conv_7 (scudnn) Set Tactic Name: volta_scudnn_128x32_relu_small_nn_v1
[TensorRT] VERBOSE: Tactic: -3946921629105938337 time 0.044256
[TensorRT] VERBOSE: Fastest Tactic: 9091006216302412844 Time: 0.04048
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_7 (CudaConvolution)
[TensorRT] VERBOSE: Tactic: 0 time 0.09168
[TensorRT] VERBOSE: Tactic: 1 time 0.063808
[TensorRT] VERBOSE: Tactic: 2 time 0.12176
[TensorRT] VERBOSE: Tactic: 4 skipped. Scratch requested: 555876352, available: 268435456
[TensorRT] VERBOSE: Tactic: 5 time 0.165248
[TensorRT] VERBOSE: Tactic: 56 time 0.090496
[TensorRT] VERBOSE: Tactic: 57 time 0.063136
[TensorRT] VERBOSE: Tactic: 58 time 0.127648
[TensorRT] VERBOSE: Tactic: 60 skipped. Scratch requested: 555876352, available: 268435456
[TensorRT] VERBOSE: Tactic: 61 time 0.168
[TensorRT] INFO: Some tactics do not have sufficient workspace memory to run. Increasing workspace size may increase performance, please check verbose output.
[TensorRT] VERBOSE: Fastest Tactic: 57 Time: 0.063136
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_7 (CudaDepthwiseConvolution)
[TensorRT] VERBOSE: CudaDepthwiseConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_7 (CublasConvolution)
[TensorRT] VERBOSE: CublasConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: >>>>>>>>>>>>>>> Chose Runner Type: CaskConvolution Tactic: 9091006216302412844
[TensorRT] VERBOSE: Conv_7 (scudnn) Set Tactic Name: volta_scudnn_128x64_relu_interior_nn_v1
[TensorRT] VERBOSE: 
[TensorRT] VERBOSE: Conv_7 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_interior_nn_v1
[TensorRT] VERBOSE: Conv_7 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_7 (scudnn) Set Tactic Name: volta_scudnn_128x32_relu_interior_nn_v1
[TensorRT] VERBOSE: Conv_7 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_small_nn_v1
[TensorRT] VERBOSE: Conv_7 (scudnn) Set Tactic Name: volta_scudnn_128x64_relu_small_nn_v1
[TensorRT] VERBOSE: Conv_7 (scudnn) Set Tactic Name: volta_scudnn_128x64_relu_interior_nn_v1
[TensorRT] VERBOSE: Conv_7 (scudnn) Set Tactic Name: volta_scudnn_128x64_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_7 (scudnn) Set Tactic Name: volta_scudnn_128x32_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_7 (scudnn) Set Tactic Name: volta_scudnn_128x32_relu_small_nn_v1
[TensorRT] VERBOSE: Conv_7 (scudnn) Set Tactic Name: volta_scudnn_128x64_relu_interior_nn_v1
[TensorRT] VERBOSE: *************** Autotuning format combination: Float(64,3584,1,200704) -> Float(256,14336,1,802816) ***************
[TensorRT] VERBOSE: Conv_7 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_7 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_7 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_7 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_7 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_7 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_7 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_7 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_7 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_7 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_7 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_7 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_7 (FusedConvActConvolution)
[TensorRT] VERBOSE: FusedConvActConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_7 (CaskConvolution)
[TensorRT] VERBOSE: Conv_7 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: 861694390046228376 time 0.040512
[TensorRT] VERBOSE: Conv_7 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: 5258189349241541167 time 0.043872
[TensorRT] VERBOSE: Conv_7 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: 5821621277990374316 time 0.040704
[TensorRT] VERBOSE: Conv_7 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: 5863767799113001648 time 0.070368
[TensorRT] VERBOSE: Conv_7 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -9147980667639709536 time 0.040096
[TensorRT] VERBOSE: Conv_7 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -8892196987859366827 time 0.039936
[TensorRT] VERBOSE: Conv_7 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -8850904373104590857 time 0.043904
[TensorRT] VERBOSE: Conv_7 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -8010679767156598961 time 0.068096
[TensorRT] VERBOSE: Conv_7 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -7751035352149795660 time 0.040096
[TensorRT] VERBOSE: Conv_7 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -5115676123557684531 time 0.040224
[TensorRT] VERBOSE: Conv_7 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -493597327599791285 time 0.043648
[TensorRT] VERBOSE: Conv_7 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -423878181466897819 time 0.06992
[TensorRT] VERBOSE: Fastest Tactic: -8892196987859366827 Time: 0.039936
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_7 (CudaConvolution)
[TensorRT] VERBOSE: CudaConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_7 (CudaDepthwiseConvolution)
[TensorRT] VERBOSE: CudaDepthwiseConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_7 (CublasConvolution)
[TensorRT] VERBOSE: CublasConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: >>>>>>>>>>>>>>> Chose Runner Type: CaskConvolution Tactic: -8892196987859366827
[TensorRT] VERBOSE: Conv_7 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: 
[TensorRT] VERBOSE: Conv_7 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_7 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_7 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_7 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_7 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_7 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_7 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_7 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_7 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_7 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_7 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_7 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_7 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: --------------- Timing Runner: <reformat> (Reformat)
[TensorRT] VERBOSE: Tactic: 1002 time 0.029568
[TensorRT] VERBOSE: Tactic: 0 time 0.055104
[TensorRT] VERBOSE: Fastest Tactic: 1002 Time: 0.029568
[TensorRT] VERBOSE: --------------- Timing Runner: <reformat> (Reformat)
[TensorRT] VERBOSE: Tactic: 1002 time 0.029568
[TensorRT] VERBOSE: Tactic: 0 time 0.061312
[TensorRT] VERBOSE: Fastest Tactic: 1002 Time: 0.029568
[TensorRT] VERBOSE: *************** Autotuning format combination: Float(1,56,3136,200704), Float(1,56,3136,802816) -> Float(1,56,3136,802816) ***************
[TensorRT] VERBOSE: Conv_8 + Add_9 + Relu_10 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_interior_nn_v1
[TensorRT] VERBOSE: Conv_8 + Add_9 + Relu_10 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_8 + Add_9 + Relu_10 (scudnn) Set Tactic Name: volta_scudnn_128x32_relu_interior_nn_v1
[TensorRT] VERBOSE: Conv_8 + Add_9 + Relu_10 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_small_nn_v1
[TensorRT] VERBOSE: Conv_8 + Add_9 + Relu_10 (scudnn) Set Tactic Name: volta_scudnn_128x64_relu_small_nn_v1
[TensorRT] VERBOSE: Conv_8 + Add_9 + Relu_10 (scudnn) Set Tactic Name: volta_scudnn_128x64_relu_interior_nn_v1
[TensorRT] VERBOSE: Conv_8 + Add_9 + Relu_10 (scudnn) Set Tactic Name: volta_scudnn_128x64_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_8 + Add_9 + Relu_10 (scudnn) Set Tactic Name: volta_scudnn_128x32_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_8 + Add_9 + Relu_10 (scudnn) Set Tactic Name: volta_scudnn_128x32_relu_small_nn_v1
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_8 + Add_9 + Relu_10 (CaskConvolution)
[TensorRT] VERBOSE: Conv_8 + Add_9 + Relu_10 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_interior_nn_v1
[TensorRT] VERBOSE: Tactic: 1754569683116234317 time 0.045472
[TensorRT] VERBOSE: Conv_8 + Add_9 + Relu_10 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_medium_nn_v1
[TensorRT] VERBOSE: Tactic: 1825138533642645384 time 0.045952
[TensorRT] VERBOSE: Conv_8 + Add_9 + Relu_10 (scudnn) Set Tactic Name: volta_scudnn_128x32_relu_interior_nn_v1
[TensorRT] VERBOSE: Tactic: 2733356012094739613 time 0.0504
[TensorRT] VERBOSE: Conv_8 + Add_9 + Relu_10 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_small_nn_v1
[TensorRT] VERBOSE: Tactic: 3915320020053085238 time 0.045696
[TensorRT] VERBOSE: Conv_8 + Add_9 + Relu_10 (scudnn) Set Tactic Name: volta_scudnn_128x64_relu_small_nn_v1
[TensorRT] VERBOSE: Tactic: 6808617066150061604 time 0.04576
[TensorRT] VERBOSE: Conv_8 + Add_9 + Relu_10 (scudnn) Set Tactic Name: volta_scudnn_128x64_relu_interior_nn_v1
[TensorRT] VERBOSE: Tactic: 9091006216302412844 time 0.0464
[TensorRT] VERBOSE: Conv_8 + Add_9 + Relu_10 (scudnn) Set Tactic Name: volta_scudnn_128x64_relu_medium_nn_v1
[TensorRT] VERBOSE: Tactic: -8060443123034038864 time 0.046368
[TensorRT] VERBOSE: Conv_8 + Add_9 + Relu_10 (scudnn) Set Tactic Name: volta_scudnn_128x32_relu_medium_nn_v1
[TensorRT] VERBOSE: Tactic: -4420849921117327522 time 0.055648
[TensorRT] VERBOSE: Conv_8 + Add_9 + Relu_10 (scudnn) Set Tactic Name: volta_scudnn_128x32_relu_small_nn_v1
[TensorRT] VERBOSE: Tactic: -3946921629105938337 time 0.051392
[TensorRT] VERBOSE: Fastest Tactic: 1754569683116234317 Time: 0.045472
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_8 + Add_9 + Relu_10 (CudaConvolution)
[TensorRT] VERBOSE: Tactic: 0 time 0.150144
[TensorRT] VERBOSE: Tactic: 1 time 0.123232
[TensorRT] VERBOSE: Tactic: 2 time 0.184288
[TensorRT] VERBOSE: Tactic: 4 skipped. Scratch requested: 555876352, available: 268435456
[TensorRT] VERBOSE: Tactic: 5 time 0.22544
[TensorRT] VERBOSE: Tactic: 56 time 0.149504
[TensorRT] VERBOSE: Tactic: 57 time 0.123072
[TensorRT] VERBOSE: Tactic: 58 time 0.183072
[TensorRT] VERBOSE: Tactic: 60 skipped. Scratch requested: 555876352, available: 268435456
[TensorRT] VERBOSE: Tactic: 61 time 0.22624
[TensorRT] VERBOSE: Fastest Tactic: 57 Time: 0.123072
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_8 + Add_9 + Relu_10 (CublasConvolution)
[TensorRT] VERBOSE: CublasConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: >>>>>>>>>>>>>>> Chose Runner Type: CaskConvolution Tactic: 1754569683116234317
[TensorRT] VERBOSE: Conv_8 + Add_9 + Relu_10 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_interior_nn_v1
[TensorRT] VERBOSE: 
[TensorRT] VERBOSE: Conv_8 + Add_9 + Relu_10 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_interior_nn_v1
[TensorRT] VERBOSE: Conv_8 + Add_9 + Relu_10 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_8 + Add_9 + Relu_10 (scudnn) Set Tactic Name: volta_scudnn_128x32_relu_interior_nn_v1
[TensorRT] VERBOSE: Conv_8 + Add_9 + Relu_10 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_small_nn_v1
[TensorRT] VERBOSE: Conv_8 + Add_9 + Relu_10 (scudnn) Set Tactic Name: volta_scudnn_128x64_relu_small_nn_v1
[TensorRT] VERBOSE: Conv_8 + Add_9 + Relu_10 (scudnn) Set Tactic Name: volta_scudnn_128x64_relu_interior_nn_v1
[TensorRT] VERBOSE: Conv_8 + Add_9 + Relu_10 (scudnn) Set Tactic Name: volta_scudnn_128x64_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_8 + Add_9 + Relu_10 (scudnn) Set Tactic Name: volta_scudnn_128x32_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_8 + Add_9 + Relu_10 (scudnn) Set Tactic Name: volta_scudnn_128x32_relu_small_nn_v1
[TensorRT] VERBOSE: Conv_8 + Add_9 + Relu_10 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_interior_nn_v1
[TensorRT] VERBOSE: *************** Autotuning format combination: Float(64,3584,1,200704), Float(256,14336,1,802816) -> Float(256,14336,1,802816) ***************
[TensorRT] VERBOSE: Conv_8 + Add_9 + Relu_10 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_8 + Add_9 + Relu_10 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_8 + Add_9 + Relu_10 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_8 + Add_9 + Relu_10 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_8 + Add_9 + Relu_10 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_8 + Add_9 + Relu_10 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_8 + Add_9 + Relu_10 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_8 + Add_9 + Relu_10 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_8 + Add_9 + Relu_10 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_8 + Add_9 + Relu_10 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_8 + Add_9 + Relu_10 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_8 + Add_9 + Relu_10 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_8 + Add_9 + Relu_10 (CaskConvolution)
[TensorRT] VERBOSE: Conv_8 + Add_9 + Relu_10 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: 861694390046228376 time 0.048992
[TensorRT] VERBOSE: Conv_8 + Add_9 + Relu_10 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: 5258189349241541167 time 0.051712
[TensorRT] VERBOSE: Conv_8 + Add_9 + Relu_10 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: 5821621277990374316 time 0.048128
[TensorRT] VERBOSE: Conv_8 + Add_9 + Relu_10 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: 5863767799113001648 time 0.095296
[TensorRT] VERBOSE: Conv_8 + Add_9 + Relu_10 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -9147980667639709536 time 0.048128
[TensorRT] VERBOSE: Conv_8 + Add_9 + Relu_10 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -8892196987859366827 time 0.048608
[TensorRT] VERBOSE: Conv_8 + Add_9 + Relu_10 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -8850904373104590857 time 0.052288
[TensorRT] VERBOSE: Conv_8 + Add_9 + Relu_10 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -8010679767156598961 time 0.096192
[TensorRT] VERBOSE: Conv_8 + Add_9 + Relu_10 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -7751035352149795660 time 0.04752
[TensorRT] VERBOSE: Conv_8 + Add_9 + Relu_10 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -5115676123557684531 time 0.0488
[TensorRT] VERBOSE: Conv_8 + Add_9 + Relu_10 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -493597327599791285 time 0.052896
[TensorRT] VERBOSE: Conv_8 + Add_9 + Relu_10 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -423878181466897819 time 0.097376
[TensorRT] VERBOSE: Fastest Tactic: -7751035352149795660 Time: 0.04752
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_8 + Add_9 + Relu_10 (CudaConvolution)
[TensorRT] VERBOSE: CudaConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_8 + Add_9 + Relu_10 (CublasConvolution)
[TensorRT] VERBOSE: CublasConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: >>>>>>>>>>>>>>> Chose Runner Type: CaskConvolution Tactic: -7751035352149795660
[TensorRT] VERBOSE: Conv_8 + Add_9 + Relu_10 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: 
[TensorRT] VERBOSE: Conv_8 + Add_9 + Relu_10 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_8 + Add_9 + Relu_10 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_8 + Add_9 + Relu_10 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_8 + Add_9 + Relu_10 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_8 + Add_9 + Relu_10 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_8 + Add_9 + Relu_10 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_8 + Add_9 + Relu_10 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_8 + Add_9 + Relu_10 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_8 + Add_9 + Relu_10 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_8 + Add_9 + Relu_10 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_8 + Add_9 + Relu_10 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_8 + Add_9 + Relu_10 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_8 + Add_9 + Relu_10 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: --------------- Timing Runner: <reformat> (Reformat)
[TensorRT] VERBOSE: Tactic: 1002 time 0.029568
[TensorRT] VERBOSE: Tactic: 0 time 0.05472
[TensorRT] VERBOSE: Fastest Tactic: 1002 Time: 0.029568
[TensorRT] VERBOSE: --------------- Timing Runner: <reformat> (Reformat)
[TensorRT] VERBOSE: Tactic: 1002 time 0.029408
[TensorRT] VERBOSE: Tactic: 0 time 0.0608
[TensorRT] VERBOSE: Fastest Tactic: 1002 Time: 0.029408
[TensorRT] VERBOSE: *************** Autotuning format combination: Float(1,56,3136,802816) -> Float(1,56,3136,200704) ***************
[TensorRT] VERBOSE: Conv_11 + Relu_12 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_interior_nn_v1
[TensorRT] VERBOSE: Conv_11 + Relu_12 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_11 + Relu_12 (scudnn) Set Tactic Name: volta_scudnn_128x32_relu_interior_nn_v1
[TensorRT] VERBOSE: Conv_11 + Relu_12 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_small_nn_v1
[TensorRT] VERBOSE: Conv_11 + Relu_12 (scudnn) Set Tactic Name: volta_scudnn_128x64_relu_small_nn_v1
[TensorRT] VERBOSE: Conv_11 + Relu_12 (scudnn) Set Tactic Name: volta_scudnn_128x64_relu_interior_nn_v1
[TensorRT] VERBOSE: Conv_11 + Relu_12 (scudnn) Set Tactic Name: volta_scudnn_128x64_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_11 + Relu_12 (scudnn) Set Tactic Name: volta_scudnn_128x32_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_11 + Relu_12 (scudnn) Set Tactic Name: volta_scudnn_128x32_relu_small_nn_v1
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_11 + Relu_12 (FusedConvActConvolution)
[TensorRT] VERBOSE: Tactic: 589823 time 0.145248
[TensorRT] VERBOSE: Tactic: 655359 time 0.104928
[TensorRT] VERBOSE: Tactic: 786431 time 0.09024
[TensorRT] VERBOSE: Tactic: 851967 time 0.093216
[TensorRT] VERBOSE: Tactic: 1179647 time 0.06528
[TensorRT] VERBOSE: Tactic: 1310719 time 0.081856
[TensorRT] VERBOSE: Tactic: 1376255 time 0.106208
[TensorRT] VERBOSE: Tactic: 1441791 time 0.082464
[TensorRT] VERBOSE: Tactic: 1507327 time 0.097344
[TensorRT] VERBOSE: Tactic: 1638399 time 0.083584
[TensorRT] VERBOSE: Tactic: 1835007 time 0.099744
[TensorRT] VERBOSE: Tactic: 1900543 time 0.113824
[TensorRT] VERBOSE: Tactic: 2097151 time 0.078752
[TensorRT] VERBOSE: Tactic: 2162687 time 0.109632
[TensorRT] VERBOSE: Tactic: 2293759 time 0.10176
[TensorRT] VERBOSE: Tactic: 2359295 time 0.072832
[TensorRT] VERBOSE: Tactic: 2686975 time 0.104
[TensorRT] VERBOSE: Tactic: 3080191 time 0.091744
[TensorRT] VERBOSE: Tactic: 3342335 time 0.100672
[TensorRT] VERBOSE: Tactic: 3407871 time 0.069792
[TensorRT] VERBOSE: Tactic: 3538943 time 0.066912
[TensorRT] VERBOSE: Tactic: 3670015 time 0.170496
[TensorRT] VERBOSE: Tactic: 3932159 time 0.09648
[TensorRT] VERBOSE: Tactic: 3997695 time 0.086688
[TensorRT] VERBOSE: Tactic: 4063231 time 0.090656
[TensorRT] VERBOSE: Tactic: 4194303 time 0.073856
[TensorRT] VERBOSE: Tactic: 4259839 time 0.075392
[TensorRT] VERBOSE: Tactic: 4325375 time 0.08144
[TensorRT] VERBOSE: Tactic: 4521983 time 0.10592
[TensorRT] VERBOSE: Tactic: 4587519 time 0.082272
[TensorRT] VERBOSE: Tactic: 4653055 time 0.063296
[TensorRT] VERBOSE: Tactic: 4915199 time 0.076256
[TensorRT] VERBOSE: Tactic: 4980735 time 0.085216
[TensorRT] VERBOSE: Tactic: 5177343 time 0.07024
[TensorRT] VERBOSE: Tactic: 5242879 time 0.067392
[TensorRT] VERBOSE: Tactic: 5373951 time 0.084416
[TensorRT] VERBOSE: Tactic: 5439487 time 0.123008
[TensorRT] VERBOSE: Tactic: 5570559 time 0.096928
[TensorRT] VERBOSE: Tactic: 5636095 time 0.092
[TensorRT] VERBOSE: Tactic: 5701631 time 0.098816
[TensorRT] VERBOSE: Tactic: 5767167 time 0.257952
[TensorRT] VERBOSE: Tactic: 5832703 time 0.068384
[TensorRT] VERBOSE: Tactic: 5898239 time 0.060608
[TensorRT] VERBOSE: Tactic: 6029311 time 0.096
[TensorRT] VERBOSE: Tactic: 6225919 time 0.066848
[TensorRT] VERBOSE: Tactic: 6291455 time 0.065184
[TensorRT] VERBOSE: Tactic: 6422527 time 0.091648
[TensorRT] VERBOSE: Tactic: 6750207 time 0.084704
[TensorRT] VERBOSE: Tactic: 6815743 time 0.076928
[TensorRT] VERBOSE: Tactic: 6946815 time 0.12144
[TensorRT] VERBOSE: Tactic: 7012351 time 0.07888
[TensorRT] VERBOSE: Tactic: 7077887 time 0.066496
[TensorRT] VERBOSE: Tactic: 7143423 time 0.121376
[TensorRT] VERBOSE: Tactic: 7208959 time 0.069152
[TensorRT] VERBOSE: Tactic: 7340031 time 0.062144
[TensorRT] VERBOSE: Tactic: 7405567 time 0.066304
[TensorRT] VERBOSE: Tactic: 7536639 time 0.093408
[TensorRT] VERBOSE: Tactic: 7602175 time 0.0904
[TensorRT] VERBOSE: Tactic: 7733247 time 0.058496
[TensorRT] VERBOSE: Tactic: 7798783 time 0.090656
[TensorRT] VERBOSE: Tactic: 8191999 time 0.100192
[TensorRT] VERBOSE: Tactic: 8257535 time 0.081184
[TensorRT] VERBOSE: Tactic: 8323071 time 0.08928
[TensorRT] VERBOSE: Tactic: 8650751 time 0.09808
[TensorRT] VERBOSE: Tactic: 8716287 time 0.08256
[TensorRT] VERBOSE: Tactic: 9109503 time 0.083264
[TensorRT] VERBOSE: Tactic: 9568255 time 0.076032
[TensorRT] VERBOSE: Tactic: 9895935 time 0.073696
[TensorRT] VERBOSE: Tactic: 10223615 time 0.104448
[TensorRT] VERBOSE: Tactic: 10354687 time 0.082592
[TensorRT] VERBOSE: Tactic: 10551295 time 0.086944
[TensorRT] VERBOSE: Tactic: 10747903 time 0.057024
[TensorRT] VERBOSE: Tactic: 10944511 time 0.090976
[TensorRT] VERBOSE: Fastest Tactic: 10747903 Time: 0.057024
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_11 + Relu_12 (CaskConvolution)
[TensorRT] VERBOSE: Conv_11 + Relu_12 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_interior_nn_v1
[TensorRT] VERBOSE: Tactic: 1754569683116234317 time 0.061152
[TensorRT] VERBOSE: Conv_11 + Relu_12 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_medium_nn_v1
[TensorRT] VERBOSE: Tactic: 1825138533642645384 time 0.061824
[TensorRT] VERBOSE: Conv_11 + Relu_12 (scudnn) Set Tactic Name: volta_scudnn_128x32_relu_interior_nn_v1
[TensorRT] VERBOSE: Tactic: 2733356012094739613 time 0.064064
[TensorRT] VERBOSE: Conv_11 + Relu_12 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_small_nn_v1
[TensorRT] VERBOSE: Tactic: 3915320020053085238 time 0.061088
[TensorRT] VERBOSE: Conv_11 + Relu_12 (scudnn) Set Tactic Name: volta_scudnn_128x64_relu_small_nn_v1
[TensorRT] VERBOSE: Tactic: 6808617066150061604 time 0.043488
[TensorRT] VERBOSE: Conv_11 + Relu_12 (scudnn) Set Tactic Name: volta_scudnn_128x64_relu_interior_nn_v1
[TensorRT] VERBOSE: Tactic: 9091006216302412844 time 0.042176
[TensorRT] VERBOSE: Conv_11 + Relu_12 (scudnn) Set Tactic Name: volta_scudnn_128x64_relu_medium_nn_v1
[TensorRT] VERBOSE: Tactic: -8060443123034038864 time 0.045312
[TensorRT] VERBOSE: Conv_11 + Relu_12 (scudnn) Set Tactic Name: volta_scudnn_128x32_relu_medium_nn_v1
[TensorRT] VERBOSE: Tactic: -4420849921117327522 time 0.056032
[TensorRT] VERBOSE: Conv_11 + Relu_12 (scudnn) Set Tactic Name: volta_scudnn_128x32_relu_small_nn_v1
[TensorRT] VERBOSE: Tactic: -3946921629105938337 time 0.070368
[TensorRT] VERBOSE: Fastest Tactic: 9091006216302412844 Time: 0.042176
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_11 + Relu_12 (CudaConvolution)
[TensorRT] VERBOSE: Tactic: 0 time 0.076
[TensorRT] VERBOSE: Tactic: 1 time 0.05488
[TensorRT] VERBOSE: Tactic: 2 time 0.235936
[TensorRT] VERBOSE: Tactic: 4 skipped. Scratch requested: 562364416, available: 268435456
[TensorRT] VERBOSE: Tactic: 5 time 0.176032
[TensorRT] VERBOSE: Tactic: 56 time 0.075232
[TensorRT] VERBOSE: Tactic: 57 time 0.055008
[TensorRT] VERBOSE: Tactic: 58 time 0.23648
[TensorRT] VERBOSE: Tactic: 60 skipped. Scratch requested: 562364416, available: 268435456
[TensorRT] VERBOSE: Tactic: 61 time 0.176128
[TensorRT] VERBOSE: Fastest Tactic: 1 Time: 0.05488
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_11 + Relu_12 (CudaDepthwiseConvolution)
[TensorRT] VERBOSE: CudaDepthwiseConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_11 + Relu_12 (CublasConvolution)
[TensorRT] VERBOSE: CublasConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: >>>>>>>>>>>>>>> Chose Runner Type: CaskConvolution Tactic: 9091006216302412844
[TensorRT] VERBOSE: Conv_11 + Relu_12 (scudnn) Set Tactic Name: volta_scudnn_128x64_relu_interior_nn_v1
[TensorRT] VERBOSE: 
[TensorRT] VERBOSE: Conv_11 + Relu_12 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_interior_nn_v1
[TensorRT] VERBOSE: Conv_11 + Relu_12 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_11 + Relu_12 (scudnn) Set Tactic Name: volta_scudnn_128x32_relu_interior_nn_v1
[TensorRT] VERBOSE: Conv_11 + Relu_12 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_small_nn_v1
[TensorRT] VERBOSE: Conv_11 + Relu_12 (scudnn) Set Tactic Name: volta_scudnn_128x64_relu_small_nn_v1
[TensorRT] VERBOSE: Conv_11 + Relu_12 (scudnn) Set Tactic Name: volta_scudnn_128x64_relu_interior_nn_v1
[TensorRT] VERBOSE: Conv_11 + Relu_12 (scudnn) Set Tactic Name: volta_scudnn_128x64_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_11 + Relu_12 (scudnn) Set Tactic Name: volta_scudnn_128x32_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_11 + Relu_12 (scudnn) Set Tactic Name: volta_scudnn_128x32_relu_small_nn_v1
[TensorRT] VERBOSE: Conv_11 + Relu_12 (scudnn) Set Tactic Name: volta_scudnn_128x64_relu_interior_nn_v1
[TensorRT] VERBOSE: *************** Autotuning format combination: Float(256,14336,1,802816) -> Float(64,3584,1,200704) ***************
[TensorRT] VERBOSE: Conv_11 + Relu_12 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_11 + Relu_12 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_11 + Relu_12 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_11 + Relu_12 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_11 + Relu_12 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_11 + Relu_12 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_11 + Relu_12 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_11 + Relu_12 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_11 + Relu_12 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_11 + Relu_12 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_11 + Relu_12 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_11 + Relu_12 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_11 + Relu_12 (FusedConvActConvolution)
[TensorRT] VERBOSE: FusedConvActConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_11 + Relu_12 (CaskConvolution)
[TensorRT] VERBOSE: Conv_11 + Relu_12 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: 861694390046228376 time 0.064448
[TensorRT] VERBOSE: Conv_11 + Relu_12 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: 5258189349241541167 time 0.039872
[TensorRT] VERBOSE: Conv_11 + Relu_12 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: 5821621277990374316 time 0.064512
[TensorRT] VERBOSE: Conv_11 + Relu_12 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: 5863767799113001648 time 0.04512
[TensorRT] VERBOSE: Conv_11 + Relu_12 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -9147980667639709536 time 0.062016
[TensorRT] VERBOSE: Conv_11 + Relu_12 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -8892196987859366827 time 0.062432
[TensorRT] VERBOSE: Conv_11 + Relu_12 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -8850904373104590857 time 0.04
[TensorRT] VERBOSE: Conv_11 + Relu_12 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -8010679767156598961 time 0.044224
[TensorRT] VERBOSE: Conv_11 + Relu_12 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -7751035352149795660 time 0.062112
[TensorRT] VERBOSE: Conv_11 + Relu_12 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -5115676123557684531 time 0.063808
[TensorRT] VERBOSE: Conv_11 + Relu_12 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -493597327599791285 time 0.038528
[TensorRT] VERBOSE: Conv_11 + Relu_12 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -423878181466897819 time 0.045344
[TensorRT] VERBOSE: Fastest Tactic: -493597327599791285 Time: 0.038528
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_11 + Relu_12 (CudaConvolution)
[TensorRT] VERBOSE: CudaConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_11 + Relu_12 (CudaDepthwiseConvolution)
[TensorRT] VERBOSE: CudaDepthwiseConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_11 + Relu_12 (CublasConvolution)
[TensorRT] VERBOSE: CublasConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: >>>>>>>>>>>>>>> Chose Runner Type: CaskConvolution Tactic: -493597327599791285
[TensorRT] VERBOSE: Conv_11 + Relu_12 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: 
[TensorRT] VERBOSE: Conv_11 + Relu_12 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_11 + Relu_12 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_11 + Relu_12 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_11 + Relu_12 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_11 + Relu_12 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_11 + Relu_12 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_11 + Relu_12 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_11 + Relu_12 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_11 + Relu_12 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_11 + Relu_12 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_11 + Relu_12 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_11 + Relu_12 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_11 + Relu_12 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: *************** Autotuning format combination: Float(1,56,3136,200704) -> Float(1,56,3136,200704) ***************
[TensorRT] VERBOSE: *************** Autotuning format combination: Float(64,3584,1,200704) -> Float(64,3584,1,200704) ***************
[TensorRT] VERBOSE: *************** Autotuning format combination: Float(1,56,3136,200704), Float(1,56,3136,802816) -> Float(1,56,3136,802816) ***************
[TensorRT] VERBOSE: *************** Autotuning format combination: Float(64,3584,1,200704), Float(256,14336,1,802816) -> Float(256,14336,1,802816) ***************
[TensorRT] VERBOSE: *************** Autotuning format combination: Float(1,56,3136,802816) -> Float(1,56,3136,200704) ***************
[TensorRT] VERBOSE: *************** Autotuning format combination: Float(256,14336,1,802816) -> Float(64,3584,1,200704) ***************
[TensorRT] VERBOSE: *************** Autotuning format combination: Float(1,56,3136,200704) -> Float(1,56,3136,200704) ***************
[TensorRT] VERBOSE: *************** Autotuning format combination: Float(64,3584,1,200704) -> Float(64,3584,1,200704) ***************
[TensorRT] VERBOSE: *************** Autotuning format combination: Float(1,56,3136,200704), Float(1,56,3136,802816) -> Float(1,56,3136,802816) ***************
[TensorRT] VERBOSE: *************** Autotuning format combination: Float(64,3584,1,200704), Float(256,14336,1,802816) -> Float(256,14336,1,802816) ***************
[TensorRT] VERBOSE: *************** Autotuning format combination: Float(1,56,3136,802816) -> Float(1,56,3136,401408) ***************
[TensorRT] VERBOSE: Conv_25 + Relu_26 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_interior_nn_v1
[TensorRT] VERBOSE: Conv_25 + Relu_26 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_25 + Relu_26 (scudnn) Set Tactic Name: volta_scudnn_128x32_relu_interior_nn_v1
[TensorRT] VERBOSE: Conv_25 + Relu_26 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_small_nn_v1
[TensorRT] VERBOSE: Conv_25 + Relu_26 (scudnn) Set Tactic Name: volta_scudnn_128x64_relu_small_nn_v1
[TensorRT] VERBOSE: Conv_25 + Relu_26 (scudnn) Set Tactic Name: volta_scudnn_128x64_relu_interior_nn_v1
[TensorRT] VERBOSE: Conv_25 + Relu_26 (scudnn) Set Tactic Name: volta_scudnn_128x64_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_25 + Relu_26 (scudnn) Set Tactic Name: volta_scudnn_128x32_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_25 + Relu_26 (scudnn) Set Tactic Name: volta_scudnn_128x32_relu_small_nn_v1
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_25 + Relu_26 (FusedConvActConvolution)
[TensorRT] VERBOSE: Tactic: 589823 time 0.174464
[TensorRT] VERBOSE: Tactic: 655359 time 0.129696
[TensorRT] VERBOSE: Tactic: 786431 time 0.164448
[TensorRT] VERBOSE: Tactic: 851967 time 0.116704
[TensorRT] VERBOSE: Tactic: 1179647 time 0.113504
[TensorRT] VERBOSE: Tactic: 1310719 time 0.16272
[TensorRT] VERBOSE: Tactic: 1376255 time 0.132768
[TensorRT] VERBOSE: Tactic: 1441791 time 0.153024
[TensorRT] VERBOSE: Tactic: 1507327 time 0.122688
[TensorRT] VERBOSE: Tactic: 1638399 time 0.155808
[TensorRT] VERBOSE: Tactic: 1835007 time 0.172768
[TensorRT] VERBOSE: Tactic: 1900543 time 0.142944
[TensorRT] VERBOSE: Tactic: 2097151 time 0.143648
[TensorRT] VERBOSE: Tactic: 2162687 time 0.137344
[TensorRT] VERBOSE: Tactic: 2293759 time 0.135072
[TensorRT] VERBOSE: Tactic: 2359295 time 0.108384
[TensorRT] VERBOSE: Tactic: 2686975 time 0.131456
[TensorRT] VERBOSE: Tactic: 3080191 time 0.115776
[TensorRT] VERBOSE: Tactic: 3342335 time 0.123616
[TensorRT] VERBOSE: Tactic: 3407871 time 0.120704
[TensorRT] VERBOSE: Tactic: 3538943 time 0.111712
[TensorRT] VERBOSE: Tactic: 3670015 time 0.190528
[TensorRT] VERBOSE: Tactic: 3932159 time 0.121696
[TensorRT] VERBOSE: Tactic: 3997695 time 0.163968
[TensorRT] VERBOSE: Tactic: 4063231 time 0.116192
[TensorRT] VERBOSE: Tactic: 4194303 time 0.144608
[TensorRT] VERBOSE: Tactic: 4259839 time 0.140576
[TensorRT] VERBOSE: Tactic: 4325375 time 0.15168
[TensorRT] VERBOSE: Tactic: 4521983 time 0.155872
[TensorRT] VERBOSE: Tactic: 4587519 time 0.156192
[TensorRT] VERBOSE: Tactic: 4653055 time 0.11152
[TensorRT] VERBOSE: Tactic: 4915199 time 0.1368
[TensorRT] VERBOSE: Tactic: 4980735 time 0.15664
[TensorRT] VERBOSE: Tactic: 5177343 time 0.12448
[TensorRT] VERBOSE: Tactic: 5242879 time 0.118048
[TensorRT] VERBOSE: Tactic: 5373951 time 0.15328
[TensorRT] VERBOSE: Tactic: 5439487 time 0.226848
[TensorRT] VERBOSE: Tactic: 5570559 time 0.121024
[TensorRT] VERBOSE: Tactic: 5636095 time 0.11712
[TensorRT] VERBOSE: Tactic: 5701631 time 0.129856
[TensorRT] VERBOSE: Tactic: 5767167 time 0.483136
[TensorRT] VERBOSE: Tactic: 5832703 time 0.119744
[TensorRT] VERBOSE: Tactic: 5898239 time 0.110176
[TensorRT] VERBOSE: Tactic: 6029311 time 0.122464
[TensorRT] VERBOSE: Tactic: 6225919 time 0.112672
[TensorRT] VERBOSE: Tactic: 6291455 time 0.113184
[TensorRT] VERBOSE: Tactic: 6422527 time 0.117152
[TensorRT] VERBOSE: Tactic: 6750207 time 0.160864
[TensorRT] VERBOSE: Tactic: 6815743 time 0.1496
[TensorRT] VERBOSE: Tactic: 6946815 time 0.221248
[TensorRT] VERBOSE: Tactic: 7012351 time 0.143328
[TensorRT] VERBOSE: Tactic: 7077887 time 0.108032
[TensorRT] VERBOSE: Tactic: 7143423 time 0.236256
[TensorRT] VERBOSE: Tactic: 7208959 time 0.12528
[TensorRT] VERBOSE: Tactic: 7340031 time 0.114752
[TensorRT] VERBOSE: Tactic: 7405567 time 0.11552
[TensorRT] VERBOSE: Tactic: 7536639 time 0.169536
[TensorRT] VERBOSE: Tactic: 7602175 time 0.156
[TensorRT] VERBOSE: Tactic: 7733247 time 0.10736
[TensorRT] VERBOSE: Tactic: 7798783 time 0.164416
[TensorRT] VERBOSE: Tactic: 8191999 time 0.184736
[TensorRT] VERBOSE: Tactic: 8257535 time 0.145568
[TensorRT] VERBOSE: Tactic: 8323071 time 0.164096
[TensorRT] VERBOSE: Tactic: 8650751 time 0.177216
[TensorRT] VERBOSE: Tactic: 8716287 time 0.14544
[TensorRT] VERBOSE: Tactic: 9109503 time 0.151168
[TensorRT] VERBOSE: Tactic: 9568255 time 0.136896
[TensorRT] VERBOSE: Tactic: 9895935 time 0.144672
[TensorRT] VERBOSE: Tactic: 10223615 time 0.129504
[TensorRT] VERBOSE: Tactic: 10354687 time 0.15392
[TensorRT] VERBOSE: Tactic: 10551295 time 0.168448
[TensorRT] VERBOSE: Tactic: 10747903 time 0.103776
[TensorRT] VERBOSE: Tactic: 10944511 time 0.158016
[TensorRT] VERBOSE: Fastest Tactic: 10747903 Time: 0.103776
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_25 + Relu_26 (CaskConvolution)
[TensorRT] VERBOSE: Conv_25 + Relu_26 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_interior_nn_v1
[TensorRT] VERBOSE: Tactic: 1754569683116234317 time 0.061888
[TensorRT] VERBOSE: Conv_25 + Relu_26 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_medium_nn_v1
[TensorRT] VERBOSE: Tactic: 1825138533642645384 time 0.062816
[TensorRT] VERBOSE: Conv_25 + Relu_26 (scudnn) Set Tactic Name: volta_scudnn_128x32_relu_interior_nn_v1
[TensorRT] VERBOSE: Tactic: 2733356012094739613 time 0.073152
[TensorRT] VERBOSE: Conv_25 + Relu_26 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_small_nn_v1
[TensorRT] VERBOSE: Tactic: 3915320020053085238 time 0.06224
[TensorRT] VERBOSE: Conv_25 + Relu_26 (scudnn) Set Tactic Name: volta_scudnn_128x64_relu_small_nn_v1
[TensorRT] VERBOSE: Tactic: 6808617066150061604 time 0.068544
[TensorRT] VERBOSE: Conv_25 + Relu_26 (scudnn) Set Tactic Name: volta_scudnn_128x64_relu_interior_nn_v1
[TensorRT] VERBOSE: Tactic: 9091006216302412844 time 0.064512
[TensorRT] VERBOSE: Conv_25 + Relu_26 (scudnn) Set Tactic Name: volta_scudnn_128x64_relu_medium_nn_v1
[TensorRT] VERBOSE: Tactic: -8060443123034038864 time 0.069888
[TensorRT] VERBOSE: Conv_25 + Relu_26 (scudnn) Set Tactic Name: volta_scudnn_128x32_relu_medium_nn_v1
[TensorRT] VERBOSE: Tactic: -4420849921117327522 time 0.0776
[TensorRT] VERBOSE: Conv_25 + Relu_26 (scudnn) Set Tactic Name: volta_scudnn_128x32_relu_small_nn_v1
[TensorRT] VERBOSE: Tactic: -3946921629105938337 time 0.076384
[TensorRT] VERBOSE: Fastest Tactic: 1754569683116234317 Time: 0.061888
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_25 + Relu_26 (CudaConvolution)
[TensorRT] VERBOSE: Tactic: 0 time 0.119744
[TensorRT] VERBOSE: Tactic: 1 time 0.097184
[TensorRT] VERBOSE: Tactic: 2 time 0.257568
[TensorRT] VERBOSE: Tactic: 4 skipped. Scratch requested: 1116078080, available: 268435456
[TensorRT] VERBOSE: Tactic: 5 time 0.24528
[TensorRT] VERBOSE: Tactic: 56 time 0.1192
[TensorRT] VERBOSE: Tactic: 57 time 0.096608
[TensorRT] VERBOSE: Tactic: 58 time 0.258208
[TensorRT] VERBOSE: Tactic: 60 skipped. Scratch requested: 1116078080, available: 268435456
[TensorRT] VERBOSE: Tactic: 61 time 0.24432
[TensorRT] VERBOSE: Fastest Tactic: 57 Time: 0.096608
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_25 + Relu_26 (CudaDepthwiseConvolution)
[TensorRT] VERBOSE: CudaDepthwiseConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_25 + Relu_26 (CublasConvolution)
[TensorRT] VERBOSE: CublasConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: >>>>>>>>>>>>>>> Chose Runner Type: CaskConvolution Tactic: 1754569683116234317
[TensorRT] VERBOSE: Conv_25 + Relu_26 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_interior_nn_v1
[TensorRT] VERBOSE: 
[TensorRT] VERBOSE: Conv_25 + Relu_26 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_interior_nn_v1
[TensorRT] VERBOSE: Conv_25 + Relu_26 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_25 + Relu_26 (scudnn) Set Tactic Name: volta_scudnn_128x32_relu_interior_nn_v1
[TensorRT] VERBOSE: Conv_25 + Relu_26 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_small_nn_v1
[TensorRT] VERBOSE: Conv_25 + Relu_26 (scudnn) Set Tactic Name: volta_scudnn_128x64_relu_small_nn_v1
[TensorRT] VERBOSE: Conv_25 + Relu_26 (scudnn) Set Tactic Name: volta_scudnn_128x64_relu_interior_nn_v1
[TensorRT] VERBOSE: Conv_25 + Relu_26 (scudnn) Set Tactic Name: volta_scudnn_128x64_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_25 + Relu_26 (scudnn) Set Tactic Name: volta_scudnn_128x32_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_25 + Relu_26 (scudnn) Set Tactic Name: volta_scudnn_128x32_relu_small_nn_v1
[TensorRT] VERBOSE: Conv_25 + Relu_26 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_interior_nn_v1
[TensorRT] VERBOSE: *************** Autotuning format combination: Float(256,14336,1,802816) -> Float(128,7168,1,401408) ***************
[TensorRT] VERBOSE: Conv_25 + Relu_26 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_25 + Relu_26 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_25 + Relu_26 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_25 + Relu_26 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_25 + Relu_26 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_25 + Relu_26 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_25 + Relu_26 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_25 + Relu_26 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_25 + Relu_26 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_25 + Relu_26 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_25 + Relu_26 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_25 + Relu_26 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_25 + Relu_26 (FusedConvActConvolution)
[TensorRT] VERBOSE: FusedConvActConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_25 + Relu_26 (CaskConvolution)
[TensorRT] VERBOSE: Conv_25 + Relu_26 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: 861694390046228376 time 0.067104
[TensorRT] VERBOSE: Conv_25 + Relu_26 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: 5258189349241541167 time 0.068192
[TensorRT] VERBOSE: Conv_25 + Relu_26 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: 5821621277990374316 time 0.067456
[TensorRT] VERBOSE: Conv_25 + Relu_26 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: 5863767799113001648 time 0.083296
[TensorRT] VERBOSE: Conv_25 + Relu_26 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -9147980667639709536 time 0.064704
[TensorRT] VERBOSE: Conv_25 + Relu_26 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -8892196987859366827 time 0.064416
[TensorRT] VERBOSE: Conv_25 + Relu_26 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -8850904373104590857 time 0.068192
[TensorRT] VERBOSE: Conv_25 + Relu_26 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -8010679767156598961 time 0.081984
[TensorRT] VERBOSE: Conv_25 + Relu_26 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -7751035352149795660 time 0.064576
[TensorRT] VERBOSE: Conv_25 + Relu_26 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -5115676123557684531 time 0.066752
[TensorRT] VERBOSE: Conv_25 + Relu_26 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -493597327599791285 time 0.065152
[TensorRT] VERBOSE: Conv_25 + Relu_26 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -423878181466897819 time 0.08352
[TensorRT] VERBOSE: Fastest Tactic: -8892196987859366827 Time: 0.064416
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_25 + Relu_26 (CudaConvolution)
[TensorRT] VERBOSE: CudaConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_25 + Relu_26 (CudaDepthwiseConvolution)
[TensorRT] VERBOSE: CudaDepthwiseConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_25 + Relu_26 (CublasConvolution)
[TensorRT] VERBOSE: CublasConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: >>>>>>>>>>>>>>> Chose Runner Type: CaskConvolution Tactic: -8892196987859366827
[TensorRT] VERBOSE: Conv_25 + Relu_26 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: 
[TensorRT] VERBOSE: Conv_25 + Relu_26 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_25 + Relu_26 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_25 + Relu_26 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_25 + Relu_26 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_25 + Relu_26 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_25 + Relu_26 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_25 + Relu_26 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_25 + Relu_26 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_25 + Relu_26 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_25 + Relu_26 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_25 + Relu_26 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_25 + Relu_26 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_25 + Relu_26 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: --------------- Timing Runner: <reformat> (Reformat)
[TensorRT] VERBOSE: Tactic: 1002 time 0.016096
[TensorRT] VERBOSE: Tactic: 0 time 0.028864
[TensorRT] VERBOSE: Fastest Tactic: 1002 Time: 0.016096
[TensorRT] VERBOSE: --------------- Timing Runner: <reformat> (Reformat)
[TensorRT] VERBOSE: Tactic: 1002 time 0.015872
[TensorRT] VERBOSE: Tactic: 0 time 0.02864
[TensorRT] VERBOSE: Fastest Tactic: 1002 Time: 0.015872
[TensorRT] VERBOSE: *************** Autotuning format combination: Float(1,56,3136,401408) -> Float(1,28,784,100352) ***************
[TensorRT] VERBOSE: Conv_27 + Relu_28 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_27 + Relu_28 (scudnn) Set Tactic Name: volta_scudnn_128x64_relu_xregs_large_nn_v1
[TensorRT] VERBOSE: Conv_27 + Relu_28 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_small_nn_v1
[TensorRT] VERBOSE: Conv_27 + Relu_28 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_xregs_large_nn_v1
[TensorRT] VERBOSE: Conv_27 + Relu_28 (scudnn) Set Tactic Name: volta_scudnn_128x64_relu_small_nn_v1
[TensorRT] VERBOSE: Conv_27 + Relu_28 (scudnn) Set Tactic Name: volta_scudnn_128x64_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_27 + Relu_28 (scudnn) Set Tactic Name: volta_scudnn_128x32_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_27 + Relu_28 (scudnn) Set Tactic Name: volta_scudnn_128x32_relu_small_nn_v1
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_27 + Relu_28 (FusedConvActConvolution)
[TensorRT] VERBOSE: Tactic: 458751 time 0.118336
[TensorRT] VERBOSE: Fastest Tactic: 458751 Time: 0.118336
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_27 + Relu_28 (CaskConvolution)
[TensorRT] VERBOSE: Conv_27 + Relu_28 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_medium_nn_v1
[TensorRT] VERBOSE: Tactic: 1825138533642645384 time 0.232864
[TensorRT] VERBOSE: Conv_27 + Relu_28 (scudnn) Set Tactic Name: volta_scudnn_128x64_relu_xregs_large_nn_v1
[TensorRT] VERBOSE: Tactic: 2842488832350522458 time 0.147744
[TensorRT] VERBOSE: Conv_27 + Relu_28 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_small_nn_v1
[TensorRT] VERBOSE: Tactic: 3915320020053085238 time 0.229376
[TensorRT] VERBOSE: Conv_27 + Relu_28 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_xregs_large_nn_v1
[TensorRT] VERBOSE: Tactic: 6448355332020552203 time 0.235296
[TensorRT] VERBOSE: Conv_27 + Relu_28 (scudnn) Set Tactic Name: volta_scudnn_128x64_relu_small_nn_v1
[TensorRT] VERBOSE: Tactic: 6808617066150061604 time 0.139648
[TensorRT] VERBOSE: Conv_27 + Relu_28 (scudnn) Set Tactic Name: volta_scudnn_128x64_relu_medium_nn_v1
[TensorRT] VERBOSE: Tactic: -8060443123034038864 time 0.15552
[TensorRT] VERBOSE: Conv_27 + Relu_28 (scudnn) Set Tactic Name: volta_scudnn_128x32_relu_medium_nn_v1
[TensorRT] VERBOSE: Tactic: -4420849921117327522 time 0.141568
[TensorRT] VERBOSE: Conv_27 + Relu_28 (scudnn) Set Tactic Name: volta_scudnn_128x32_relu_small_nn_v1
[TensorRT] VERBOSE: Tactic: -3946921629105938337 time 0.170368
[TensorRT] VERBOSE: Fastest Tactic: 6808617066150061604 Time: 0.139648
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_27 + Relu_28 (CudaConvolution)
[TensorRT] VERBOSE: Tactic: 0 time 0.160288
[TensorRT] VERBOSE: Tactic: 1 time 0.106368
[TensorRT] VERBOSE: Tactic: 2 time 0.219616
[TensorRT] VERBOSE: Tactic: 5 time 1.37194
[TensorRT] VERBOSE: Tactic: 56 time 0.160096
[TensorRT] VERBOSE: Tactic: 57 time 0.106272
[TensorRT] VERBOSE: Tactic: 58 time 0.218912
[TensorRT] VERBOSE: Tactic: 61 time 1.37248
[TensorRT] VERBOSE: Fastest Tactic: 57 Time: 0.106272
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_27 + Relu_28 (CudaDepthwiseConvolution)
[TensorRT] VERBOSE: CudaDepthwiseConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_27 + Relu_28 (CublasConvolution)
[TensorRT] VERBOSE: CublasConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: >>>>>>>>>>>>>>> Chose Runner Type: CudaConvolution Tactic: 57
[TensorRT] VERBOSE: 
[TensorRT] VERBOSE: *************** Autotuning format combination: Float(128,7168,1,401408) -> Float(128,3584,1,100352) ***************
[TensorRT] VERBOSE: Conv_27 + Relu_28 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_27 + Relu_28 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_large_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_27 + Relu_28 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_27 + Relu_28 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_27 + Relu_28 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_27 + Relu_28 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_27 + Relu_28 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_27 + Relu_28 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_27 + Relu_28 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_large_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_27 + Relu_28 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_large_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_27 + Relu_28 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_27 + Relu_28 (FusedConvActConvolution)
[TensorRT] VERBOSE: FusedConvActConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_27 + Relu_28 (CaskConvolution)
[TensorRT] VERBOSE: Conv_27 + Relu_28 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: 861694390046228376 time 0.230784
[TensorRT] VERBOSE: Conv_27 + Relu_28 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_large_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: 1017870653102653567 time 0.230208
[TensorRT] VERBOSE: Conv_27 + Relu_28 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: 5258189349241541167 time 0.125056
[TensorRT] VERBOSE: Conv_27 + Relu_28 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: 5821621277990374316 time 0.22992
[TensorRT] VERBOSE: Conv_27 + Relu_28 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: 5863767799113001648 time 0.072704
[TensorRT] VERBOSE: Conv_27 + Relu_28 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -9147980667639709536 time 0.230176
[TensorRT] VERBOSE: Conv_27 + Relu_28 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -8850904373104590857 time 0.12624
[TensorRT] VERBOSE: Conv_27 + Relu_28 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -7751035352149795660 time 0.229504
[TensorRT] VERBOSE: Conv_27 + Relu_28 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_large_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -3853827649136781465 time 0.233248
[TensorRT] VERBOSE: Conv_27 + Relu_28 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_large_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -3263369460438823196 time 0.125504
[TensorRT] VERBOSE: Conv_27 + Relu_28 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -423878181466897819 time 0.073152
[TensorRT] VERBOSE: Fastest Tactic: 5863767799113001648 Time: 0.072704
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_27 + Relu_28 (CudaConvolution)
[TensorRT] VERBOSE: CudaConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_27 + Relu_28 (CudaDepthwiseConvolution)
[TensorRT] VERBOSE: CudaDepthwiseConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_27 + Relu_28 (CublasConvolution)
[TensorRT] VERBOSE: CublasConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: >>>>>>>>>>>>>>> Chose Runner Type: CaskConvolution Tactic: 5863767799113001648
[TensorRT] VERBOSE: Conv_27 + Relu_28 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: 
[TensorRT] VERBOSE: Conv_27 + Relu_28 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_27 + Relu_28 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_large_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_27 + Relu_28 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_27 + Relu_28 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_27 + Relu_28 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_27 + Relu_28 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_27 + Relu_28 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_27 + Relu_28 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_27 + Relu_28 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_large_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_27 + Relu_28 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_large_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_27 + Relu_28 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_27 + Relu_28 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: --------------- Timing Runner: <reformat> (Reformat)
[TensorRT] VERBOSE: Tactic: 1002 time 0.008288
[TensorRT] VERBOSE: Tactic: 0 time 0.01056
[TensorRT] VERBOSE: Fastest Tactic: 1002 Time: 0.008288
[TensorRT] VERBOSE: --------------- Timing Runner: <reformat> (Reformat)
[TensorRT] VERBOSE: Tactic: 1002 time 0.008288
[TensorRT] VERBOSE: Tactic: 0 time 0.011296
[TensorRT] VERBOSE: Fastest Tactic: 1002 Time: 0.008288
[TensorRT] VERBOSE: *************** Autotuning format combination: Float(1,28,784,100352) -> Float(1,28,784,401408) ***************
[TensorRT] VERBOSE: Conv_29 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_interior_nn_v1
[TensorRT] VERBOSE: Conv_29 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_29 (scudnn) Set Tactic Name: volta_scudnn_128x32_relu_interior_nn_v1
[TensorRT] VERBOSE: Conv_29 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_small_nn_v1
[TensorRT] VERBOSE: Conv_29 (scudnn) Set Tactic Name: volta_scudnn_128x64_relu_small_nn_v1
[TensorRT] VERBOSE: Conv_29 (scudnn) Set Tactic Name: volta_scudnn_128x64_relu_interior_nn_v1
[TensorRT] VERBOSE: Conv_29 (scudnn) Set Tactic Name: volta_scudnn_128x64_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_29 (scudnn) Set Tactic Name: volta_scudnn_128x32_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_29 (scudnn) Set Tactic Name: volta_scudnn_128x32_relu_small_nn_v1
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_29 (FusedConvActConvolution)
[TensorRT] VERBOSE: Tactic: 589823 time 0.097568
[TensorRT] VERBOSE: Tactic: 655359 time 0.090272
[TensorRT] VERBOSE: Tactic: 786431 time 0.09632
[TensorRT] VERBOSE: Tactic: 851967 time 0.079584
[TensorRT] VERBOSE: Tactic: 1179647 time 0.083968
[TensorRT] VERBOSE: Tactic: 1310719 time 0.096896
[TensorRT] VERBOSE: Tactic: 1376255 time 0.086624
[TensorRT] VERBOSE: Tactic: 1441791 time 0.095808
[TensorRT] VERBOSE: Tactic: 1507327 time 0.074976
[TensorRT] VERBOSE: Tactic: 1638399 time 0.096192
[TensorRT] VERBOSE: Tactic: 1835007 time 0.10144
[TensorRT] VERBOSE: Tactic: 1900543 time 0.09472
[TensorRT] VERBOSE: Tactic: 2097151 time 0.090016
[TensorRT] VERBOSE: Tactic: 2162687 time 0.087392
[TensorRT] VERBOSE: Tactic: 2293759 time 0.08832
[TensorRT] VERBOSE: Tactic: 2359295 time 0.073984
[TensorRT] VERBOSE: Tactic: 2686975 time 0.080416
[TensorRT] VERBOSE: Tactic: 3080191 time 0.074208
[TensorRT] VERBOSE: Tactic: 3342335 time 0.075072
[TensorRT] VERBOSE: Tactic: 3407871 time 0.080224
[TensorRT] VERBOSE: Tactic: 3538943 time 0.080992
[TensorRT] VERBOSE: Tactic: 3670015 time 0.102912
[TensorRT] VERBOSE: Tactic: 3932159 time 0.077312
[TensorRT] VERBOSE: Tactic: 3997695 time 0.09488
[TensorRT] VERBOSE: Tactic: 4063231 time 0.081792
[TensorRT] VERBOSE: Tactic: 4194303 time 0.08768
[TensorRT] VERBOSE: Tactic: 4259839 time 0.093696
[TensorRT] VERBOSE: Tactic: 4325375 time 0.09024
[TensorRT] VERBOSE: Tactic: 4521983 time 0.096
[TensorRT] VERBOSE: Tactic: 4587519 time 0.102464
[TensorRT] VERBOSE: Tactic: 4653055 time 0.085792
[TensorRT] VERBOSE: Tactic: 4915199 time 0.082656
[TensorRT] VERBOSE: Tactic: 4980735 time 0.09472
[TensorRT] VERBOSE: Tactic: 5177343 time 0.080896
[TensorRT] VERBOSE: Tactic: 5242879 time 0.080256
[TensorRT] VERBOSE: Tactic: 5373951 time 0.094112
[TensorRT] VERBOSE: Tactic: 5439487 time 0.110304
[TensorRT] VERBOSE: Tactic: 5570559 time 0.075168
[TensorRT] VERBOSE: Tactic: 5636095 time 0.082112
[TensorRT] VERBOSE: Tactic: 5701631 time 0.0824
[TensorRT] VERBOSE: Tactic: 5767167 time 0.170016
[TensorRT] VERBOSE: Tactic: 5832703 time 0.082336
[TensorRT] VERBOSE: Tactic: 5898239 time 0.076576
[TensorRT] VERBOSE: Tactic: 6029311 time 0.079744
[TensorRT] VERBOSE: Tactic: 6225919 time 0.0752
[TensorRT] VERBOSE: Tactic: 6291455 time 0.084096
[TensorRT] VERBOSE: Tactic: 6422527 time 0.078112
[TensorRT] VERBOSE: Tactic: 6750207 time 0.096352
[TensorRT] VERBOSE: Tactic: 6815743 time 0.089056
[TensorRT] VERBOSE: Tactic: 6946815 time 0.115328
[TensorRT] VERBOSE: Tactic: 7012351 time 0.089984
[TensorRT] VERBOSE: Tactic: 7077887 time 0.075552
[TensorRT] VERBOSE: Tactic: 7143423 time 0.138016
[TensorRT] VERBOSE: Tactic: 7208959 time 0.079392
[TensorRT] VERBOSE: Tactic: 7340031 time 0.077984
[TensorRT] VERBOSE: Tactic: 7405567 time 0.081024
[TensorRT] VERBOSE: Tactic: 7536639 time 0.096032
[TensorRT] VERBOSE: Tactic: 7602175 time 0.101408
[TensorRT] VERBOSE: Tactic: 7733247 time 0.07216
[TensorRT] VERBOSE: Tactic: 7798783 time 0.096704
[TensorRT] VERBOSE: Tactic: 8191999 time 0.118368
[TensorRT] VERBOSE: Tactic: 8257535 time 0.083008
[TensorRT] VERBOSE: Tactic: 8323071 time 0.097216
[TensorRT] VERBOSE: Tactic: 8650751 time 0.097536
[TensorRT] VERBOSE: Tactic: 8716287 time 0.086688
[TensorRT] VERBOSE: Tactic: 9109503 time 0.090592
[TensorRT] VERBOSE: Tactic: 9568255 time 0.082624
[TensorRT] VERBOSE: Tactic: 9895935 time 0.08768
[TensorRT] VERBOSE: Tactic: 10223615 time 0.080288
[TensorRT] VERBOSE: Tactic: 10354687 time 0.10224
[TensorRT] VERBOSE: Tactic: 10551295 time 0.101088
[TensorRT] VERBOSE: Tactic: 10747903 time 0.07136
[TensorRT] VERBOSE: Tactic: 10944511 time 0.095168
[TensorRT] VERBOSE: Fastest Tactic: 10747903 Time: 0.07136
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_29 (CaskConvolution)
[TensorRT] VERBOSE: Conv_29 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_interior_nn_v1
[TensorRT] VERBOSE: Tactic: 1754569683116234317 time 0.037056
[TensorRT] VERBOSE: Conv_29 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_medium_nn_v1
[TensorRT] VERBOSE: Tactic: 1825138533642645384 time 0.037376
[TensorRT] VERBOSE: Conv_29 (scudnn) Set Tactic Name: volta_scudnn_128x32_relu_interior_nn_v1
[TensorRT] VERBOSE: Tactic: 2733356012094739613 time 0.041632
[TensorRT] VERBOSE: Conv_29 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_small_nn_v1
[TensorRT] VERBOSE: Tactic: 3915320020053085238 time 0.037152
[TensorRT] VERBOSE: Conv_29 (scudnn) Set Tactic Name: volta_scudnn_128x64_relu_small_nn_v1
[TensorRT] VERBOSE: Tactic: 6808617066150061604 time 0.040032
[TensorRT] VERBOSE: Conv_29 (scudnn) Set Tactic Name: volta_scudnn_128x64_relu_interior_nn_v1
[TensorRT] VERBOSE: Tactic: 9091006216302412844 time 0.038112
[TensorRT] VERBOSE: Conv_29 (scudnn) Set Tactic Name: volta_scudnn_128x64_relu_medium_nn_v1
[TensorRT] VERBOSE: Tactic: -8060443123034038864 time 0.04064
[TensorRT] VERBOSE: Conv_29 (scudnn) Set Tactic Name: volta_scudnn_128x32_relu_medium_nn_v1
[TensorRT] VERBOSE: Tactic: -4420849921117327522 time 0.046016
[TensorRT] VERBOSE: Conv_29 (scudnn) Set Tactic Name: volta_scudnn_128x32_relu_small_nn_v1
[TensorRT] VERBOSE: Tactic: -3946921629105938337 time 0.04448
[TensorRT] VERBOSE: Fastest Tactic: 1754569683116234317 Time: 0.037056
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_29 (CudaConvolution)
[TensorRT] VERBOSE: Tactic: 0 time 0.072128
[TensorRT] VERBOSE: Tactic: 1 time 0.057376
[TensorRT] VERBOSE: Tactic: 2 time 0.114016
[TensorRT] VERBOSE: Tactic: 4 skipped. Scratch requested: 571801600, available: 268435456
[TensorRT] VERBOSE: Tactic: 5 time 0.192448
[TensorRT] VERBOSE: Tactic: 56 time 0.07152
[TensorRT] VERBOSE: Tactic: 57 time 0.057056
[TensorRT] VERBOSE: Tactic: 58 time 0.11376
[TensorRT] VERBOSE: Tactic: 60 skipped. Scratch requested: 571801600, available: 268435456
[TensorRT] VERBOSE: Tactic: 61 time 0.1872
[TensorRT] VERBOSE: Fastest Tactic: 57 Time: 0.057056
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_29 (CudaDepthwiseConvolution)
[TensorRT] VERBOSE: CudaDepthwiseConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_29 (CublasConvolution)
[TensorRT] VERBOSE: CublasConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: >>>>>>>>>>>>>>> Chose Runner Type: CaskConvolution Tactic: 1754569683116234317
[TensorRT] VERBOSE: Conv_29 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_interior_nn_v1
[TensorRT] VERBOSE: 
[TensorRT] VERBOSE: Conv_29 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_interior_nn_v1
[TensorRT] VERBOSE: Conv_29 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_29 (scudnn) Set Tactic Name: volta_scudnn_128x32_relu_interior_nn_v1
[TensorRT] VERBOSE: Conv_29 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_small_nn_v1
[TensorRT] VERBOSE: Conv_29 (scudnn) Set Tactic Name: volta_scudnn_128x64_relu_small_nn_v1
[TensorRT] VERBOSE: Conv_29 (scudnn) Set Tactic Name: volta_scudnn_128x64_relu_interior_nn_v1
[TensorRT] VERBOSE: Conv_29 (scudnn) Set Tactic Name: volta_scudnn_128x64_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_29 (scudnn) Set Tactic Name: volta_scudnn_128x32_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_29 (scudnn) Set Tactic Name: volta_scudnn_128x32_relu_small_nn_v1
[TensorRT] VERBOSE: Conv_29 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_interior_nn_v1
[TensorRT] VERBOSE: *************** Autotuning format combination: Float(128,3584,1,100352) -> Float(512,14336,1,401408) ***************
[TensorRT] VERBOSE: Conv_29 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_29 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_29 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_29 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_29 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_29 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_29 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_29 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_29 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_29 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_29 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_29 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_29 (FusedConvActConvolution)
[TensorRT] VERBOSE: FusedConvActConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_29 (CaskConvolution)
[TensorRT] VERBOSE: Conv_29 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: 861694390046228376 time 0.036384
[TensorRT] VERBOSE: Conv_29 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: 5258189349241541167 time 0.039072
[TensorRT] VERBOSE: Conv_29 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: 5821621277990374316 time 0.036352
[TensorRT] VERBOSE: Conv_29 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: 5863767799113001648 time 0.055488
[TensorRT] VERBOSE: Conv_29 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -9147980667639709536 time 0.03648
[TensorRT] VERBOSE: Conv_29 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -8892196987859366827 time 0.03632
[TensorRT] VERBOSE: Conv_29 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -8850904373104590857 time 0.039328
[TensorRT] VERBOSE: Conv_29 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -8010679767156598961 time 0.054848
[TensorRT] VERBOSE: Conv_29 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -7751035352149795660 time 0.036576
[TensorRT] VERBOSE: Conv_29 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -5115676123557684531 time 0.036032
[TensorRT] VERBOSE: Conv_29 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -493597327599791285 time 0.037888
[TensorRT] VERBOSE: Conv_29 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -423878181466897819 time 0.05552
[TensorRT] VERBOSE: Fastest Tactic: -5115676123557684531 Time: 0.036032
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_29 (CudaConvolution)
[TensorRT] VERBOSE: CudaConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_29 (CudaDepthwiseConvolution)
[TensorRT] VERBOSE: CudaDepthwiseConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_29 (CublasConvolution)
[TensorRT] VERBOSE: CublasConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: >>>>>>>>>>>>>>> Chose Runner Type: CaskConvolution Tactic: -5115676123557684531
[TensorRT] VERBOSE: Conv_29 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: 
[TensorRT] VERBOSE: Conv_29 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_29 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_29 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_29 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_29 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_29 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_29 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_29 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_29 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_29 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_29 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_29 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_29 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: --------------- Timing Runner: <reformat> (Reformat)
[TensorRT] VERBOSE: Tactic: 1002 time 0.01632
[TensorRT] VERBOSE: Tactic: 0 time 0.027424
[TensorRT] VERBOSE: Fastest Tactic: 1002 Time: 0.01632
[TensorRT] VERBOSE: --------------- Timing Runner: <reformat> (Reformat)
[TensorRT] VERBOSE: Tactic: 1002 time 0.016384
[TensorRT] VERBOSE: Tactic: 0 time 0.02864
[TensorRT] VERBOSE: Fastest Tactic: 1002 Time: 0.016384
[TensorRT] VERBOSE: *************** Autotuning format combination: Float(1,56,3136,802816), Float(1,28,784,401408) -> Float(1,28,784,401408) ***************
[TensorRT] VERBOSE: Conv_30 + Add_31 + Relu_32 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_interior_nn_v1
[TensorRT] VERBOSE: Conv_30 + Add_31 + Relu_32 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_30 + Add_31 + Relu_32 (scudnn) Set Tactic Name: volta_scudnn_128x32_relu_interior_nn_v1
[TensorRT] VERBOSE: Conv_30 + Add_31 + Relu_32 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_small_nn_v1
[TensorRT] VERBOSE: Conv_30 + Add_31 + Relu_32 (scudnn) Set Tactic Name: volta_scudnn_128x64_relu_small_nn_v1
[TensorRT] VERBOSE: Conv_30 + Add_31 + Relu_32 (scudnn) Set Tactic Name: volta_scudnn_128x64_relu_interior_nn_v1
[TensorRT] VERBOSE: Conv_30 + Add_31 + Relu_32 (scudnn) Set Tactic Name: volta_scudnn_128x64_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_30 + Add_31 + Relu_32 (scudnn) Set Tactic Name: volta_scudnn_128x32_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_30 + Add_31 + Relu_32 (scudnn) Set Tactic Name: volta_scudnn_128x32_relu_small_nn_v1
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_30 + Add_31 + Relu_32 (CaskConvolution)
[TensorRT] VERBOSE: Conv_30 + Add_31 + Relu_32 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_interior_nn_v1
[TensorRT] VERBOSE: Tactic: 1754569683116234317 time 0.066496
[TensorRT] VERBOSE: Conv_30 + Add_31 + Relu_32 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_medium_nn_v1
[TensorRT] VERBOSE: Tactic: 1825138533642645384 time 0.067616
[TensorRT] VERBOSE: Conv_30 + Add_31 + Relu_32 (scudnn) Set Tactic Name: volta_scudnn_128x32_relu_interior_nn_v1
[TensorRT] VERBOSE: Tactic: 2733356012094739613 time 0.082752
[TensorRT] VERBOSE: Conv_30 + Add_31 + Relu_32 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_small_nn_v1
[TensorRT] VERBOSE: Tactic: 3915320020053085238 time 0.067488
[TensorRT] VERBOSE: Conv_30 + Add_31 + Relu_32 (scudnn) Set Tactic Name: volta_scudnn_128x64_relu_small_nn_v1
[TensorRT] VERBOSE: Tactic: 6808617066150061604 time 0.073472
[TensorRT] VERBOSE: Conv_30 + Add_31 + Relu_32 (scudnn) Set Tactic Name: volta_scudnn_128x64_relu_interior_nn_v1
[TensorRT] VERBOSE: Tactic: 9091006216302412844 time 0.0704
[TensorRT] VERBOSE: Conv_30 + Add_31 + Relu_32 (scudnn) Set Tactic Name: volta_scudnn_128x64_relu_medium_nn_v1
[TensorRT] VERBOSE: Tactic: -8060443123034038864 time 0.07472
[TensorRT] VERBOSE: Conv_30 + Add_31 + Relu_32 (scudnn) Set Tactic Name: volta_scudnn_128x32_relu_medium_nn_v1
[TensorRT] VERBOSE: Tactic: -4420849921117327522 time 0.0936
[TensorRT] VERBOSE: Conv_30 + Add_31 + Relu_32 (scudnn) Set Tactic Name: volta_scudnn_128x32_relu_small_nn_v1
[TensorRT] VERBOSE: Tactic: -3946921629105938337 time 0.087808
[TensorRT] VERBOSE: Fastest Tactic: 1754569683116234317 Time: 0.066496
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_30 + Add_31 + Relu_32 (CudaConvolution)
[TensorRT] VERBOSE: Tactic: 0 time 0.1384
[TensorRT] VERBOSE: Tactic: 1 time 0.097664
[TensorRT] VERBOSE: Tactic: 2 time 0.264864
[TensorRT] VERBOSE: Tactic: 56 time 0.13776
[TensorRT] VERBOSE: Tactic: 57 time 0.097952
[TensorRT] VERBOSE: Tactic: 58 time 0.264544
[TensorRT] VERBOSE: Fastest Tactic: 1 Time: 0.097664
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_30 + Add_31 + Relu_32 (CublasConvolution)
[TensorRT] VERBOSE: CublasConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: >>>>>>>>>>>>>>> Chose Runner Type: CaskConvolution Tactic: 1754569683116234317
[TensorRT] VERBOSE: Conv_30 + Add_31 + Relu_32 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_interior_nn_v1
[TensorRT] VERBOSE: 
[TensorRT] VERBOSE: Conv_30 + Add_31 + Relu_32 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_interior_nn_v1
[TensorRT] VERBOSE: Conv_30 + Add_31 + Relu_32 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_30 + Add_31 + Relu_32 (scudnn) Set Tactic Name: volta_scudnn_128x32_relu_interior_nn_v1
[TensorRT] VERBOSE: Conv_30 + Add_31 + Relu_32 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_small_nn_v1
[TensorRT] VERBOSE: Conv_30 + Add_31 + Relu_32 (scudnn) Set Tactic Name: volta_scudnn_128x64_relu_small_nn_v1
[TensorRT] VERBOSE: Conv_30 + Add_31 + Relu_32 (scudnn) Set Tactic Name: volta_scudnn_128x64_relu_interior_nn_v1
[TensorRT] VERBOSE: Conv_30 + Add_31 + Relu_32 (scudnn) Set Tactic Name: volta_scudnn_128x64_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_30 + Add_31 + Relu_32 (scudnn) Set Tactic Name: volta_scudnn_128x32_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_30 + Add_31 + Relu_32 (scudnn) Set Tactic Name: volta_scudnn_128x32_relu_small_nn_v1
[TensorRT] VERBOSE: Conv_30 + Add_31 + Relu_32 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_interior_nn_v1
[TensorRT] VERBOSE: *************** Autotuning format combination: Float(256,14336,1,802816), Float(512,14336,1,401408) -> Float(512,14336,1,401408) ***************
[TensorRT] VERBOSE: Conv_30 + Add_31 + Relu_32 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_30 + Add_31 + Relu_32 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_30 + Add_31 + Relu_32 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_30 + Add_31 + Relu_32 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_30 + Add_31 + Relu_32 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_30 + Add_31 + Relu_32 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_30 + Add_31 + Relu_32 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_30 + Add_31 + Relu_32 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_30 + Add_31 + Relu_32 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_30 + Add_31 + Relu_32 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_30 + Add_31 + Relu_32 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_30 + Add_31 + Relu_32 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_30 + Add_31 + Relu_32 (CaskConvolution)
[TensorRT] VERBOSE: Conv_30 + Add_31 + Relu_32 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: 861694390046228376 time 0.070432
[TensorRT] VERBOSE: Conv_30 + Add_31 + Relu_32 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: 5258189349241541167 time 0.071488
[TensorRT] VERBOSE: Conv_30 + Add_31 + Relu_32 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: 5821621277990374316 time 0.070432
[TensorRT] VERBOSE: Conv_30 + Add_31 + Relu_32 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: 5863767799113001648 time 0.09792
[TensorRT] VERBOSE: Conv_30 + Add_31 + Relu_32 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -9147980667639709536 time 0.068672
[TensorRT] VERBOSE: Conv_30 + Add_31 + Relu_32 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -8892196987859366827 time 0.068448
[TensorRT] VERBOSE: Conv_30 + Add_31 + Relu_32 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -8850904373104590857 time 0.072224
[TensorRT] VERBOSE: Conv_30 + Add_31 + Relu_32 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -8010679767156598961 time 0.09648
[TensorRT] VERBOSE: Conv_30 + Add_31 + Relu_32 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -7751035352149795660 time 0.069088
[TensorRT] VERBOSE: Conv_30 + Add_31 + Relu_32 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -5115676123557684531 time 0.06992
[TensorRT] VERBOSE: Conv_30 + Add_31 + Relu_32 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -493597327599791285 time 0.069216
[TensorRT] VERBOSE: Conv_30 + Add_31 + Relu_32 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -423878181466897819 time 0.098336
[TensorRT] VERBOSE: Fastest Tactic: -8892196987859366827 Time: 0.068448
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_30 + Add_31 + Relu_32 (CudaConvolution)
[TensorRT] VERBOSE: CudaConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_30 + Add_31 + Relu_32 (CublasConvolution)
[TensorRT] VERBOSE: CublasConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: >>>>>>>>>>>>>>> Chose Runner Type: CaskConvolution Tactic: -8892196987859366827
[TensorRT] VERBOSE: Conv_30 + Add_31 + Relu_32 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: 
[TensorRT] VERBOSE: Conv_30 + Add_31 + Relu_32 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_30 + Add_31 + Relu_32 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_30 + Add_31 + Relu_32 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_30 + Add_31 + Relu_32 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_30 + Add_31 + Relu_32 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_30 + Add_31 + Relu_32 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_30 + Add_31 + Relu_32 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_30 + Add_31 + Relu_32 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_30 + Add_31 + Relu_32 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_30 + Add_31 + Relu_32 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_30 + Add_31 + Relu_32 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_30 + Add_31 + Relu_32 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_30 + Add_31 + Relu_32 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: --------------- Timing Runner: <reformat> (Reformat)
[TensorRT] VERBOSE: Tactic: 1002 time 0.016512
[TensorRT] VERBOSE: Tactic: 0 time 0.026944
[TensorRT] VERBOSE: Fastest Tactic: 1002 Time: 0.016512
[TensorRT] VERBOSE: --------------- Timing Runner: <reformat> (Reformat)
[TensorRT] VERBOSE: Tactic: 1002 time 0.016384
[TensorRT] VERBOSE: Tactic: 0 time 0.028448
[TensorRT] VERBOSE: Fastest Tactic: 1002 Time: 0.016384
[TensorRT] VERBOSE: *************** Autotuning format combination: Float(1,28,784,401408) -> Float(1,28,784,100352) ***************
[TensorRT] VERBOSE: Conv_33 + Relu_34 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_interior_nn_v1
[TensorRT] VERBOSE: Conv_33 + Relu_34 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_33 + Relu_34 (scudnn) Set Tactic Name: volta_scudnn_128x32_relu_interior_nn_v1
[TensorRT] VERBOSE: Conv_33 + Relu_34 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_small_nn_v1
[TensorRT] VERBOSE: Conv_33 + Relu_34 (scudnn) Set Tactic Name: volta_scudnn_128x64_relu_small_nn_v1
[TensorRT] VERBOSE: Conv_33 + Relu_34 (scudnn) Set Tactic Name: volta_scudnn_128x64_relu_interior_nn_v1
[TensorRT] VERBOSE: Conv_33 + Relu_34 (scudnn) Set Tactic Name: volta_scudnn_128x64_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_33 + Relu_34 (scudnn) Set Tactic Name: volta_scudnn_128x32_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_33 + Relu_34 (scudnn) Set Tactic Name: volta_scudnn_128x32_relu_small_nn_v1
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_33 + Relu_34 (FusedConvActConvolution)
[TensorRT] VERBOSE: Tactic: 589823 time 0.168704
[TensorRT] VERBOSE: Tactic: 655359 time 0.120896
[TensorRT] VERBOSE: Tactic: 786431 time 0.081696
[TensorRT] VERBOSE: Tactic: 851967 time 0.06144
[TensorRT] VERBOSE: Tactic: 1179647 time 0.060032
[TensorRT] VERBOSE: Tactic: 1310719 time 0.09552
[TensorRT] VERBOSE: Tactic: 1376255 time 0.130944
[TensorRT] VERBOSE: Tactic: 1441791 time 0.060832
[TensorRT] VERBOSE: Tactic: 1507327 time 0.072544
[TensorRT] VERBOSE: Tactic: 1638399 time 0.075168
[TensorRT] VERBOSE: Tactic: 1835007 time 0.089024
[TensorRT] VERBOSE: Tactic: 1900543 time 0.132128
[TensorRT] VERBOSE: Tactic: 2097151 time 0.069888
[TensorRT] VERBOSE: Tactic: 2162687 time 0.1336
[TensorRT] VERBOSE: Tactic: 2293759 time 0.117792
[TensorRT] VERBOSE: Tactic: 2359295 time 0.075936
[TensorRT] VERBOSE: Tactic: 2686975 time 0.121248
[TensorRT] VERBOSE: Tactic: 3080191 time 0.066656
[TensorRT] VERBOSE: Tactic: 3342335 time 0.072896
[TensorRT] VERBOSE: Tactic: 3407871 time 0.079552
[TensorRT] VERBOSE: Tactic: 3538943 time 0.061056
[TensorRT] VERBOSE: Tactic: 3670015 time 0.220896
[TensorRT] VERBOSE: Tactic: 3932159 time 0.094528
[TensorRT] VERBOSE: Tactic: 3997695 time 0.079936
[TensorRT] VERBOSE: Tactic: 4063231 time 0.061408
[TensorRT] VERBOSE: Tactic: 4194303 time 0.070976
[TensorRT] VERBOSE: Tactic: 4259839 time 0.074112
[TensorRT] VERBOSE: Tactic: 4325375 time 0.07488
[TensorRT] VERBOSE: Tactic: 4521983 time 0.12
[TensorRT] VERBOSE: Tactic: 4587519 time 0.092416
[TensorRT] VERBOSE: Tactic: 4653055 time 0.063584
[TensorRT] VERBOSE: Tactic: 4915199 time 0.069568
[TensorRT] VERBOSE: Tactic: 4980735 time 0.087136
[TensorRT] VERBOSE: Tactic: 5177343 time 0.059904
[TensorRT] VERBOSE: Tactic: 5242879 time 0.069696
[TensorRT] VERBOSE: Tactic: 5373951 time 0.07152
[TensorRT] VERBOSE: Tactic: 5439487 time 0.096
[TensorRT] VERBOSE: Tactic: 5570559 time 0.07024
[TensorRT] VERBOSE: Tactic: 5636095 time 0.061344
[TensorRT] VERBOSE: Tactic: 5701631 time 0.114048
[TensorRT] VERBOSE: Tactic: 5767167 time 0.147328
[TensorRT] VERBOSE: Tactic: 5832703 time 0.067776
[TensorRT] VERBOSE: Tactic: 5898239 time 0.047936
[TensorRT] VERBOSE: Tactic: 6029311 time 0.106304
[TensorRT] VERBOSE: Tactic: 6225919 time 0.052928
[TensorRT] VERBOSE: Tactic: 6291455 time 0.060192
[TensorRT] VERBOSE: Tactic: 6422527 time 0.06048
[TensorRT] VERBOSE: Tactic: 6750207 time 0.083264
[TensorRT] VERBOSE: Tactic: 6815743 time 0.071104
[TensorRT] VERBOSE: Tactic: 6946815 time 0.095488
[TensorRT] VERBOSE: Tactic: 7012351 time 0.06992
[TensorRT] VERBOSE: Tactic: 7077887 time 0.056832
[TensorRT] VERBOSE: Tactic: 7143423 time 0.107872
[TensorRT] VERBOSE: Tactic: 7208959 time 0.066816
[TensorRT] VERBOSE: Tactic: 7340031 time 0.048832
[TensorRT] VERBOSE: Tactic: 7405567 time 0.05472
[TensorRT] VERBOSE: Tactic: 7536639 time 0.09296
[TensorRT] VERBOSE: Tactic: 7602175 time 0.083072
[TensorRT] VERBOSE: Tactic: 7733247 time 0.047776
[TensorRT] VERBOSE: Tactic: 7798783 time 0.082016
[TensorRT] VERBOSE: Tactic: 8191999 time 0.102528
[TensorRT] VERBOSE: Tactic: 8257535 time 0.069792
[TensorRT] VERBOSE: Tactic: 8323071 time 0.083424
[TensorRT] VERBOSE: Tactic: 8650751 time 0.07872
[TensorRT] VERBOSE: Tactic: 8716287 time 0.059232
[TensorRT] VERBOSE: Tactic: 9109503 time 0.068832
[TensorRT] VERBOSE: Tactic: 9568255 time 0.069952
[TensorRT] VERBOSE: Tactic: 9895935 time 0.070624
[TensorRT] VERBOSE: Tactic: 10223615 time 0.121088
[TensorRT] VERBOSE: Tactic: 10354687 time 0.081504
[TensorRT] VERBOSE: Tactic: 10551295 time 0.081792
[TensorRT] VERBOSE: Tactic: 10747903 time 0.047616
[TensorRT] VERBOSE: Tactic: 10944511 time 0.0904
[TensorRT] VERBOSE: Fastest Tactic: 10747903 Time: 0.047616
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_33 + Relu_34 (CaskConvolution)
[TensorRT] VERBOSE: Conv_33 + Relu_34 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_interior_nn_v1
[TensorRT] VERBOSE: Tactic: 1754569683116234317 time 0.10848
[TensorRT] VERBOSE: Conv_33 + Relu_34 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_medium_nn_v1
[TensorRT] VERBOSE: Tactic: 1825138533642645384 time 0.109472
[TensorRT] VERBOSE: Conv_33 + Relu_34 (scudnn) Set Tactic Name: volta_scudnn_128x32_relu_interior_nn_v1
[TensorRT] VERBOSE: Tactic: 2733356012094739613 time 0.080928
[TensorRT] VERBOSE: Conv_33 + Relu_34 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_small_nn_v1
[TensorRT] VERBOSE: Tactic: 3915320020053085238 time 0.108416
[TensorRT] VERBOSE: Conv_33 + Relu_34 (scudnn) Set Tactic Name: volta_scudnn_128x64_relu_small_nn_v1
[TensorRT] VERBOSE: Tactic: 6808617066150061604 time 0.068096
[TensorRT] VERBOSE: Conv_33 + Relu_34 (scudnn) Set Tactic Name: volta_scudnn_128x64_relu_interior_nn_v1
[TensorRT] VERBOSE: Tactic: 9091006216302412844 time 0.066112
[TensorRT] VERBOSE: Conv_33 + Relu_34 (scudnn) Set Tactic Name: volta_scudnn_128x64_relu_medium_nn_v1
[TensorRT] VERBOSE: Tactic: -8060443123034038864 time 0.071232
[TensorRT] VERBOSE: Conv_33 + Relu_34 (scudnn) Set Tactic Name: volta_scudnn_128x32_relu_medium_nn_v1
[TensorRT] VERBOSE: Tactic: -4420849921117327522 time 0.064576
[TensorRT] VERBOSE: Conv_33 + Relu_34 (scudnn) Set Tactic Name: volta_scudnn_128x32_relu_small_nn_v1
[TensorRT] VERBOSE: Tactic: -3946921629105938337 time 0.082112
[TensorRT] VERBOSE: Fastest Tactic: -4420849921117327522 Time: 0.064576
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_33 + Relu_34 (CudaConvolution)
[TensorRT] VERBOSE: Tactic: 0 time 0.074336
[TensorRT] VERBOSE: Tactic: 1 time 0.061856
[TensorRT] VERBOSE: Tactic: 2 time 0.208544
[TensorRT] VERBOSE: Tactic: 4 skipped. Scratch requested: 575143936, available: 268435456
[TensorRT] VERBOSE: Tactic: 5 time 0.211936
[TensorRT] VERBOSE: Tactic: 56 time 0.074272
[TensorRT] VERBOSE: Tactic: 57 time 0.061632
[TensorRT] VERBOSE: Tactic: 58 time 0.20928
[TensorRT] VERBOSE: Tactic: 60 skipped. Scratch requested: 575143936, available: 268435456
[TensorRT] VERBOSE: Tactic: 61 time 0.21232
[TensorRT] VERBOSE: Fastest Tactic: 57 Time: 0.061632
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_33 + Relu_34 (CudaDepthwiseConvolution)
[TensorRT] VERBOSE: CudaDepthwiseConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_33 + Relu_34 (CublasConvolution)
[TensorRT] VERBOSE: CublasConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: >>>>>>>>>>>>>>> Chose Runner Type: FusedConvActConvolution Tactic: 10747903
[TensorRT] VERBOSE: 
[TensorRT] VERBOSE: *************** Autotuning format combination: Float(512,14336,1,401408) -> Float(128,3584,1,100352) ***************
[TensorRT] VERBOSE: Conv_33 + Relu_34 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_33 + Relu_34 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_33 + Relu_34 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_33 + Relu_34 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_33 + Relu_34 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_33 + Relu_34 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_33 + Relu_34 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_33 + Relu_34 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_33 + Relu_34 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_33 + Relu_34 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_33 + Relu_34 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_33 + Relu_34 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_33 + Relu_34 (FusedConvActConvolution)
[TensorRT] VERBOSE: FusedConvActConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_33 + Relu_34 (CaskConvolution)
[TensorRT] VERBOSE: Conv_33 + Relu_34 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: 861694390046228376 time 0.108448
[TensorRT] VERBOSE: Conv_33 + Relu_34 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: 5258189349241541167 time 0.061184
[TensorRT] VERBOSE: Conv_33 + Relu_34 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: 5821621277990374316 time 0.108288
[TensorRT] VERBOSE: Conv_33 + Relu_34 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: 5863767799113001648 time 0.038112
[TensorRT] VERBOSE: Conv_33 + Relu_34 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -9147980667639709536 time 0.107296
[TensorRT] VERBOSE: Conv_33 + Relu_34 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -8892196987859366827 time 0.107872
[TensorRT] VERBOSE: Conv_33 + Relu_34 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -8850904373104590857 time 0.06144
[TensorRT] VERBOSE: Conv_33 + Relu_34 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -8010679767156598961 time 0.037472
[TensorRT] VERBOSE: Conv_33 + Relu_34 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -7751035352149795660 time 0.107776
[TensorRT] VERBOSE: Conv_33 + Relu_34 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -5115676123557684531 time 0.10784
[TensorRT] VERBOSE: Conv_33 + Relu_34 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -493597327599791285 time 0.059424
[TensorRT] VERBOSE: Conv_33 + Relu_34 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -423878181466897819 time 0.03856
[TensorRT] VERBOSE: Fastest Tactic: -8010679767156598961 Time: 0.037472
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_33 + Relu_34 (CudaConvolution)
[TensorRT] VERBOSE: CudaConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_33 + Relu_34 (CudaDepthwiseConvolution)
[TensorRT] VERBOSE: CudaDepthwiseConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_33 + Relu_34 (CublasConvolution)
[TensorRT] VERBOSE: CublasConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: >>>>>>>>>>>>>>> Chose Runner Type: CaskConvolution Tactic: -8010679767156598961
[TensorRT] VERBOSE: Conv_33 + Relu_34 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: 
[TensorRT] VERBOSE: Conv_33 + Relu_34 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_33 + Relu_34 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_33 + Relu_34 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_33 + Relu_34 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_33 + Relu_34 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_33 + Relu_34 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_33 + Relu_34 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_33 + Relu_34 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_33 + Relu_34 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_33 + Relu_34 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_33 + Relu_34 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_33 + Relu_34 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_33 + Relu_34 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: *************** Autotuning format combination: Float(1,28,784,100352) -> Float(1,28,784,100352) ***************
[TensorRT] VERBOSE: Conv_35 + Relu_36 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_35 + Relu_36 (scudnn_winograd) Set Tactic Name: volta_scudnn_winograd_128x128_ldg1_ldg4_relu_tile148t_nt_v1
[TensorRT] VERBOSE: Conv_35 + Relu_36 (scudnn) Set Tactic Name: volta_scudnn_128x64_relu_xregs_large_nn_v1
[TensorRT] VERBOSE: Conv_35 + Relu_36 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_small_nn_v1
[TensorRT] VERBOSE: Conv_35 + Relu_36 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_xregs_large_nn_v1
[TensorRT] VERBOSE: Conv_35 + Relu_36 (scudnn) Set Tactic Name: volta_scudnn_128x64_relu_small_nn_v1
[TensorRT] VERBOSE: Conv_35 + Relu_36 (scudnn) Set Tactic Name: volta_scudnn_128x64_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_35 + Relu_36 (scudnn) Set Tactic Name: volta_scudnn_128x32_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_35 + Relu_36 (scudnn) Set Tactic Name: volta_scudnn_128x32_relu_small_nn_v1
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_35 + Relu_36 (FusedConvActConvolution)
[TensorRT] VERBOSE: Tactic: 524287 time 0.099872
[TensorRT] VERBOSE: Tactic: 720895 time 0.133152
[TensorRT] VERBOSE: Tactic: 983039 time 0.071904
[TensorRT] VERBOSE: Tactic: 1048575 time 0.099104
[TensorRT] VERBOSE: Tactic: 1703935 time 0.092032
[TensorRT] VERBOSE: Tactic: 1769471 time 0.084224
[TensorRT] VERBOSE: Tactic: 1966079 time 0.161888
[TensorRT] VERBOSE: Tactic: 2031615 time 0.137664
[TensorRT] VERBOSE: Tactic: 2228223 time 0.111648
[TensorRT] VERBOSE: Tactic: 2424831 time 0.080704
[TensorRT] VERBOSE: Tactic: 2621439 time 0.09088
[TensorRT] VERBOSE: Tactic: 2752511 time 0.152
[TensorRT] VERBOSE: Tactic: 2818047 time 0.093856
[TensorRT] VERBOSE: Tactic: 2883583 time 0.19056
[TensorRT] VERBOSE: Tactic: 3014655 time 0.095008
[TensorRT] VERBOSE: Tactic: 3145727 time 0.085824
[TensorRT] VERBOSE: Tactic: 3473407 time 0.10672
[TensorRT] VERBOSE: Tactic: 3604479 time 0.093888
[TensorRT] VERBOSE: Tactic: 3735551 time 0.105824
[TensorRT] VERBOSE: Tactic: 4390911 time 0.173376
[TensorRT] VERBOSE: Tactic: 5046271 time 0.10192
[TensorRT] VERBOSE: Tactic: 5963775 time 0.147168
[TensorRT] VERBOSE: Tactic: 6160383 time 0.090784
[TensorRT] VERBOSE: Tactic: 6488063 time 0.118144
[TensorRT] VERBOSE: Tactic: 6881279 time 0.126304
[TensorRT] VERBOSE: Tactic: 7274495 time 0.075872
[TensorRT] VERBOSE: Tactic: 7864319 time 0.076352
[TensorRT] VERBOSE: Tactic: 7995391 time 0.141568
[TensorRT] VERBOSE: Tactic: 8585215 time 0.115264
[TensorRT] VERBOSE: Tactic: 8847359 time 0.089408
[TensorRT] VERBOSE: Tactic: 8978431 time 0.147904
[TensorRT] VERBOSE: Tactic: 9043967 time 0.084128
[TensorRT] VERBOSE: Tactic: 9175039 time 0.093888
[TensorRT] VERBOSE: Tactic: 9502719 time 0.174336
[TensorRT] VERBOSE: Tactic: 9830399 time 0.127872
[TensorRT] VERBOSE: Tactic: 9961471 time 0.096672
[TensorRT] VERBOSE: Tactic: 10027007 time 0.090176
[TensorRT] VERBOSE: Tactic: 10092543 time 0.173312
[TensorRT] VERBOSE: Tactic: 10289151 time 0.161824
[TensorRT] VERBOSE: Tactic: 10485759 time 0.080384
[TensorRT] VERBOSE: Tactic: 10682367 time 0.088768
[TensorRT] VERBOSE: Tactic: 10813439 time 0.079936
[TensorRT] VERBOSE: Fastest Tactic: 983039 Time: 0.071904
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_35 + Relu_36 (CaskConvolution)
[TensorRT] VERBOSE: Conv_35 + Relu_36 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_medium_nn_v1
[TensorRT] VERBOSE: Tactic: 1825138533642645384 time 0.235424
[TensorRT] VERBOSE: Conv_35 + Relu_36 (scudnn_winograd) Set Tactic Name: volta_scudnn_winograd_128x128_ldg1_ldg4_relu_tile148t_nt_v1
[TensorRT] VERBOSE: Tactic: 2775507031594384867 time 0.076608
[TensorRT] VERBOSE: Conv_35 + Relu_36 (scudnn) Set Tactic Name: volta_scudnn_128x64_relu_xregs_large_nn_v1
[TensorRT] VERBOSE: Tactic: 2842488832350522458 time 0.151808
[TensorRT] VERBOSE: Conv_35 + Relu_36 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_small_nn_v1
[TensorRT] VERBOSE: Tactic: 3915320020053085238 time 0.229376
[TensorRT] VERBOSE: Conv_35 + Relu_36 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_xregs_large_nn_v1
[TensorRT] VERBOSE: Tactic: 6448355332020552203 time 0.236928
[TensorRT] VERBOSE: Conv_35 + Relu_36 (scudnn) Set Tactic Name: volta_scudnn_128x64_relu_small_nn_v1
[TensorRT] VERBOSE: Tactic: 6808617066150061604 time 0.139424
[TensorRT] VERBOSE: Conv_35 + Relu_36 (scudnn) Set Tactic Name: volta_scudnn_128x64_relu_medium_nn_v1
[TensorRT] VERBOSE: Tactic: -8060443123034038864 time 0.162208
[TensorRT] VERBOSE: Conv_35 + Relu_36 (scudnn) Set Tactic Name: volta_scudnn_128x32_relu_medium_nn_v1
[TensorRT] VERBOSE: Tactic: -4420849921117327522 time 0.144096
[TensorRT] VERBOSE: Conv_35 + Relu_36 (scudnn) Set Tactic Name: volta_scudnn_128x32_relu_small_nn_v1
[TensorRT] VERBOSE: Tactic: -3946921629105938337 time 0.168224
[TensorRT] VERBOSE: Fastest Tactic: 2775507031594384867 Time: 0.076608
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_35 + Relu_36 (CudaConvolution)
[TensorRT] VERBOSE: Tactic: 0 time 0.205344
[TensorRT] VERBOSE: Tactic: 1 time 0.0968
[TensorRT] VERBOSE: Tactic: 2 time 0.21696
[TensorRT] VERBOSE: Tactic: 4 time 0.64656
[TensorRT] VERBOSE: Tactic: 5 time 0.621568
[TensorRT] VERBOSE: Tactic: 6 time 0.08976
[TensorRT] VERBOSE: Tactic: 56 time 0.205216
[TensorRT] VERBOSE: Tactic: 57 time 0.097216
[TensorRT] VERBOSE: Tactic: 58 time 0.216288
[TensorRT] VERBOSE: Tactic: 60 time 0.64736
[TensorRT] VERBOSE: Tactic: 61 time 0.623488
[TensorRT] VERBOSE: Tactic: 62 time 0.089984
[TensorRT] VERBOSE: Fastest Tactic: 6 Time: 0.08976
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_35 + Relu_36 (CudaDepthwiseConvolution)
[TensorRT] VERBOSE: CudaDepthwiseConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_35 + Relu_36 (CublasConvolution)
[TensorRT] VERBOSE: CublasConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: >>>>>>>>>>>>>>> Chose Runner Type: FusedConvActConvolution Tactic: 983039
[TensorRT] VERBOSE: 
[TensorRT] VERBOSE: *************** Autotuning format combination: Float(128,3584,1,100352) -> Float(128,3584,1,100352) ***************
[TensorRT] VERBOSE: Conv_35 + Relu_36 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_35 + Relu_36 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_large_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_35 + Relu_36 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_35 + Relu_36 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_35 + Relu_36 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_35 + Relu_36 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_35 + Relu_36 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_35 + Relu_36 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_35 + Relu_36 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_large_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_35 + Relu_36 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_large_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_35 + Relu_36 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_35 + Relu_36 (FusedConvActConvolution)
[TensorRT] VERBOSE: FusedConvActConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_35 + Relu_36 (CaskConvolution)
[TensorRT] VERBOSE: Conv_35 + Relu_36 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: 861694390046228376 time 0.230688
[TensorRT] VERBOSE: Conv_35 + Relu_36 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_large_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: 1017870653102653567 time 0.230688
[TensorRT] VERBOSE: Conv_35 + Relu_36 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: 5258189349241541167 time 0.125088
[TensorRT] VERBOSE: Conv_35 + Relu_36 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: 5821621277990374316 time 0.229344
[TensorRT] VERBOSE: Conv_35 + Relu_36 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: 5863767799113001648 time 0.0728
[TensorRT] VERBOSE: Conv_35 + Relu_36 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -9147980667639709536 time 0.23072
[TensorRT] VERBOSE: Conv_35 + Relu_36 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -8850904373104590857 time 0.126592
[TensorRT] VERBOSE: Conv_35 + Relu_36 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -7751035352149795660 time 0.228864
[TensorRT] VERBOSE: Conv_35 + Relu_36 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_large_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -3853827649136781465 time 0.233408
[TensorRT] VERBOSE: Conv_35 + Relu_36 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_large_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -3263369460438823196 time 0.12576
[TensorRT] VERBOSE: Conv_35 + Relu_36 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -423878181466897819 time 0.073376
[TensorRT] VERBOSE: Fastest Tactic: 5863767799113001648 Time: 0.0728
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_35 + Relu_36 (CudaConvolution)
[TensorRT] VERBOSE: CudaConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_35 + Relu_36 (CudaDepthwiseConvolution)
[TensorRT] VERBOSE: CudaDepthwiseConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_35 + Relu_36 (CublasConvolution)
[TensorRT] VERBOSE: CublasConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: >>>>>>>>>>>>>>> Chose Runner Type: CaskConvolution Tactic: 5863767799113001648
[TensorRT] VERBOSE: Conv_35 + Relu_36 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: 
[TensorRT] VERBOSE: Conv_35 + Relu_36 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_35 + Relu_36 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_large_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_35 + Relu_36 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_35 + Relu_36 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_35 + Relu_36 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_35 + Relu_36 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_35 + Relu_36 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_35 + Relu_36 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_35 + Relu_36 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_large_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_35 + Relu_36 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_large_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_35 + Relu_36 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_35 + Relu_36 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: *************** Autotuning format combination: Float(1,28,784,100352), Float(1,28,784,401408) -> Float(1,28,784,401408) ***************
[TensorRT] VERBOSE: Conv_37 + Add_38 + Relu_39 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_interior_nn_v1
[TensorRT] VERBOSE: Conv_37 + Add_38 + Relu_39 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_37 + Add_38 + Relu_39 (scudnn) Set Tactic Name: volta_scudnn_128x32_relu_interior_nn_v1
[TensorRT] VERBOSE: Conv_37 + Add_38 + Relu_39 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_small_nn_v1
[TensorRT] VERBOSE: Conv_37 + Add_38 + Relu_39 (scudnn) Set Tactic Name: volta_scudnn_128x64_relu_small_nn_v1
[TensorRT] VERBOSE: Conv_37 + Add_38 + Relu_39 (scudnn) Set Tactic Name: volta_scudnn_128x64_relu_interior_nn_v1
[TensorRT] VERBOSE: Conv_37 + Add_38 + Relu_39 (scudnn) Set Tactic Name: volta_scudnn_128x64_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_37 + Add_38 + Relu_39 (scudnn) Set Tactic Name: volta_scudnn_128x32_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_37 + Add_38 + Relu_39 (scudnn) Set Tactic Name: volta_scudnn_128x32_relu_small_nn_v1
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_37 + Add_38 + Relu_39 (CaskConvolution)
[TensorRT] VERBOSE: Conv_37 + Add_38 + Relu_39 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_interior_nn_v1
[TensorRT] VERBOSE: Tactic: 1754569683116234317 time 0.041504
[TensorRT] VERBOSE: Conv_37 + Add_38 + Relu_39 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_medium_nn_v1
[TensorRT] VERBOSE: Tactic: 1825138533642645384 time 0.041536
[TensorRT] VERBOSE: Conv_37 + Add_38 + Relu_39 (scudnn) Set Tactic Name: volta_scudnn_128x32_relu_interior_nn_v1
[TensorRT] VERBOSE: Tactic: 2733356012094739613 time 0.046688
[TensorRT] VERBOSE: Conv_37 + Add_38 + Relu_39 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_small_nn_v1
[TensorRT] VERBOSE: Tactic: 3915320020053085238 time 0.0416
[TensorRT] VERBOSE: Conv_37 + Add_38 + Relu_39 (scudnn) Set Tactic Name: volta_scudnn_128x64_relu_small_nn_v1
[TensorRT] VERBOSE: Tactic: 6808617066150061604 time 0.043072
[TensorRT] VERBOSE: Conv_37 + Add_38 + Relu_39 (scudnn) Set Tactic Name: volta_scudnn_128x64_relu_interior_nn_v1
[TensorRT] VERBOSE: Tactic: 9091006216302412844 time 0.04192
[TensorRT] VERBOSE: Conv_37 + Add_38 + Relu_39 (scudnn) Set Tactic Name: volta_scudnn_128x64_relu_medium_nn_v1
[TensorRT] VERBOSE: Tactic: -8060443123034038864 time 0.043744
[TensorRT] VERBOSE: Conv_37 + Add_38 + Relu_39 (scudnn) Set Tactic Name: volta_scudnn_128x32_relu_medium_nn_v1
[TensorRT] VERBOSE: Tactic: -4420849921117327522 time 0.049472
[TensorRT] VERBOSE: Conv_37 + Add_38 + Relu_39 (scudnn) Set Tactic Name: volta_scudnn_128x32_relu_small_nn_v1
[TensorRT] VERBOSE: Tactic: -3946921629105938337 time 0.04832
[TensorRT] VERBOSE: Fastest Tactic: 1754569683116234317 Time: 0.041504
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_37 + Add_38 + Relu_39 (CudaConvolution)
[TensorRT] VERBOSE: Tactic: 0 time 0.093568
[TensorRT] VERBOSE: Tactic: 1 time 0.078496
[TensorRT] VERBOSE: Tactic: 2 time 0.157664
[TensorRT] VERBOSE: Tactic: 4 skipped. Scratch requested: 571801600, available: 268435456
[TensorRT] VERBOSE: Tactic: 5 time 0.213856
[TensorRT] VERBOSE: Tactic: 56 time 0.093504
[TensorRT] VERBOSE: Tactic: 57 time 0.078528
[TensorRT] VERBOSE: Tactic: 58 time 0.157984
[TensorRT] VERBOSE: Tactic: 60 skipped. Scratch requested: 571801600, available: 268435456
[TensorRT] VERBOSE: Tactic: 61 time 0.21264
[TensorRT] VERBOSE: Fastest Tactic: 1 Time: 0.078496
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_37 + Add_38 + Relu_39 (CublasConvolution)
[TensorRT] VERBOSE: CublasConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: >>>>>>>>>>>>>>> Chose Runner Type: CaskConvolution Tactic: 1754569683116234317
[TensorRT] VERBOSE: Conv_37 + Add_38 + Relu_39 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_interior_nn_v1
[TensorRT] VERBOSE: 
[TensorRT] VERBOSE: Conv_37 + Add_38 + Relu_39 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_interior_nn_v1
[TensorRT] VERBOSE: Conv_37 + Add_38 + Relu_39 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_37 + Add_38 + Relu_39 (scudnn) Set Tactic Name: volta_scudnn_128x32_relu_interior_nn_v1
[TensorRT] VERBOSE: Conv_37 + Add_38 + Relu_39 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_small_nn_v1
[TensorRT] VERBOSE: Conv_37 + Add_38 + Relu_39 (scudnn) Set Tactic Name: volta_scudnn_128x64_relu_small_nn_v1
[TensorRT] VERBOSE: Conv_37 + Add_38 + Relu_39 (scudnn) Set Tactic Name: volta_scudnn_128x64_relu_interior_nn_v1
[TensorRT] VERBOSE: Conv_37 + Add_38 + Relu_39 (scudnn) Set Tactic Name: volta_scudnn_128x64_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_37 + Add_38 + Relu_39 (scudnn) Set Tactic Name: volta_scudnn_128x32_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_37 + Add_38 + Relu_39 (scudnn) Set Tactic Name: volta_scudnn_128x32_relu_small_nn_v1
[TensorRT] VERBOSE: Conv_37 + Add_38 + Relu_39 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_interior_nn_v1
[TensorRT] VERBOSE: *************** Autotuning format combination: Float(128,3584,1,100352), Float(512,14336,1,401408) -> Float(512,14336,1,401408) ***************
[TensorRT] VERBOSE: Conv_37 + Add_38 + Relu_39 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_37 + Add_38 + Relu_39 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_37 + Add_38 + Relu_39 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_37 + Add_38 + Relu_39 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_37 + Add_38 + Relu_39 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_37 + Add_38 + Relu_39 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_37 + Add_38 + Relu_39 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_37 + Add_38 + Relu_39 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_37 + Add_38 + Relu_39 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_37 + Add_38 + Relu_39 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_37 + Add_38 + Relu_39 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_37 + Add_38 + Relu_39 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_37 + Add_38 + Relu_39 (CaskConvolution)
[TensorRT] VERBOSE: Conv_37 + Add_38 + Relu_39 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: 861694390046228376 time 0.044256
[TensorRT] VERBOSE: Conv_37 + Add_38 + Relu_39 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: 5258189349241541167 time 0.045344
[TensorRT] VERBOSE: Conv_37 + Add_38 + Relu_39 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: 5821621277990374316 time 0.042848
[TensorRT] VERBOSE: Conv_37 + Add_38 + Relu_39 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: 5863767799113001648 time 0.068608
[TensorRT] VERBOSE: Conv_37 + Add_38 + Relu_39 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -9147980667639709536 time 0.042912
[TensorRT] VERBOSE: Conv_37 + Add_38 + Relu_39 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -8892196987859366827 time 0.043424
[TensorRT] VERBOSE: Conv_37 + Add_38 + Relu_39 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -8850904373104590857 time 0.045792
[TensorRT] VERBOSE: Conv_37 + Add_38 + Relu_39 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -8010679767156598961 time 0.0696
[TensorRT] VERBOSE: Conv_37 + Add_38 + Relu_39 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -7751035352149795660 time 0.043072
[TensorRT] VERBOSE: Conv_37 + Add_38 + Relu_39 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -5115676123557684531 time 0.044
[TensorRT] VERBOSE: Conv_37 + Add_38 + Relu_39 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -493597327599791285 time 0.04384
[TensorRT] VERBOSE: Conv_37 + Add_38 + Relu_39 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -423878181466897819 time 0.07088
[TensorRT] VERBOSE: Fastest Tactic: 5821621277990374316 Time: 0.042848
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_37 + Add_38 + Relu_39 (CudaConvolution)
[TensorRT] VERBOSE: CudaConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_37 + Add_38 + Relu_39 (CublasConvolution)
[TensorRT] VERBOSE: CublasConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: >>>>>>>>>>>>>>> Chose Runner Type: CaskConvolution Tactic: 5821621277990374316
[TensorRT] VERBOSE: Conv_37 + Add_38 + Relu_39 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: 
[TensorRT] VERBOSE: Conv_37 + Add_38 + Relu_39 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_37 + Add_38 + Relu_39 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_37 + Add_38 + Relu_39 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_37 + Add_38 + Relu_39 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_37 + Add_38 + Relu_39 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_37 + Add_38 + Relu_39 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_37 + Add_38 + Relu_39 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_37 + Add_38 + Relu_39 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_37 + Add_38 + Relu_39 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_37 + Add_38 + Relu_39 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_37 + Add_38 + Relu_39 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_37 + Add_38 + Relu_39 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_37 + Add_38 + Relu_39 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: *************** Autotuning format combination: Float(1,28,784,401408) -> Float(1,28,784,100352) ***************
[TensorRT] VERBOSE: *************** Autotuning format combination: Float(512,14336,1,401408) -> Float(128,3584,1,100352) ***************
[TensorRT] VERBOSE: *************** Autotuning format combination: Float(1,28,784,100352) -> Float(1,28,784,100352) ***************
[TensorRT] VERBOSE: *************** Autotuning format combination: Float(128,3584,1,100352) -> Float(128,3584,1,100352) ***************
[TensorRT] VERBOSE: *************** Autotuning format combination: Float(1,28,784,100352), Float(1,28,784,401408) -> Float(1,28,784,401408) ***************
[TensorRT] VERBOSE: *************** Autotuning format combination: Float(128,3584,1,100352), Float(512,14336,1,401408) -> Float(512,14336,1,401408) ***************
[TensorRT] VERBOSE: *************** Autotuning format combination: Float(1,28,784,401408) -> Float(1,28,784,100352) ***************
[TensorRT] VERBOSE: *************** Autotuning format combination: Float(512,14336,1,401408) -> Float(128,3584,1,100352) ***************
[TensorRT] VERBOSE: *************** Autotuning format combination: Float(1,28,784,100352) -> Float(1,28,784,100352) ***************
[TensorRT] VERBOSE: *************** Autotuning format combination: Float(128,3584,1,100352) -> Float(128,3584,1,100352) ***************
[TensorRT] VERBOSE: *************** Autotuning format combination: Float(1,28,784,100352), Float(1,28,784,401408) -> Float(1,28,784,401408) ***************
[TensorRT] VERBOSE: *************** Autotuning format combination: Float(128,3584,1,100352), Float(512,14336,1,401408) -> Float(512,14336,1,401408) ***************
[TensorRT] VERBOSE: *************** Autotuning format combination: Float(1,28,784,401408) -> Float(1,28,784,200704) ***************
[TensorRT] VERBOSE: Conv_54 + Relu_55 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_interior_nn_v1
[TensorRT] VERBOSE: Conv_54 + Relu_55 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_54 + Relu_55 (scudnn) Set Tactic Name: volta_scudnn_128x32_relu_interior_nn_v1
[TensorRT] VERBOSE: Conv_54 + Relu_55 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_small_nn_v1
[TensorRT] VERBOSE: Conv_54 + Relu_55 (scudnn) Set Tactic Name: volta_scudnn_128x64_relu_small_nn_v1
[TensorRT] VERBOSE: Conv_54 + Relu_55 (scudnn) Set Tactic Name: volta_scudnn_128x64_relu_interior_nn_v1
[TensorRT] VERBOSE: Conv_54 + Relu_55 (scudnn) Set Tactic Name: volta_scudnn_128x64_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_54 + Relu_55 (scudnn) Set Tactic Name: volta_scudnn_128x32_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_54 + Relu_55 (scudnn) Set Tactic Name: volta_scudnn_128x32_relu_small_nn_v1
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_54 + Relu_55 (FusedConvActConvolution)
[TensorRT] VERBOSE: Tactic: 589823 time 0.18048
[TensorRT] VERBOSE: Tactic: 655359 time 0.134528
[TensorRT] VERBOSE: Tactic: 786431 time 0.15856
[TensorRT] VERBOSE: Tactic: 851967 time 0.094432
[TensorRT] VERBOSE: Tactic: 1179647 time 0.106912
[TensorRT] VERBOSE: Tactic: 1310719 time 0.139328
[TensorRT] VERBOSE: Tactic: 1376255 time 0.143424
[TensorRT] VERBOSE: Tactic: 1441791 time 0.11488
[TensorRT] VERBOSE: Tactic: 1507327 time 0.085888
[TensorRT] VERBOSE: Tactic: 1638399 time 0.139584
[TensorRT] VERBOSE: Tactic: 1835007 time 0.16544
[TensorRT] VERBOSE: Tactic: 1900543 time 0.148192
[TensorRT] VERBOSE: Tactic: 2097151 time 0.131776
[TensorRT] VERBOSE: Tactic: 2162687 time 0.147904
[TensorRT] VERBOSE: Tactic: 2293759 time 0.132096
[TensorRT] VERBOSE: Tactic: 2359295 time 0.090976
[TensorRT] VERBOSE: Tactic: 2686975 time 0.133536
[TensorRT] VERBOSE: Tactic: 3080191 time 0.097312
[TensorRT] VERBOSE: Tactic: 3342335 time 0.0864
[TensorRT] VERBOSE: Tactic: 3407871 time 0.108896
[TensorRT] VERBOSE: Tactic: 3538943 time 0.108512
[TensorRT] VERBOSE: Tactic: 3670015 time 0.231648
[TensorRT] VERBOSE: Tactic: 3932159 time 0.12384
[TensorRT] VERBOSE: Tactic: 3997695 time 0.147776
[TensorRT] VERBOSE: Tactic: 4063231 time 0.094816
[TensorRT] VERBOSE: Tactic: 4194303 time 0.127296
[TensorRT] VERBOSE: Tactic: 4259839 time 0.138048
[TensorRT] VERBOSE: Tactic: 4325375 time 0.138752
[TensorRT] VERBOSE: Tactic: 4521983 time 0.145632
[TensorRT] VERBOSE: Tactic: 4587519 time 0.165184
[TensorRT] VERBOSE: Tactic: 4653055 time 0.110304
[TensorRT] VERBOSE: Tactic: 4915199 time 0.129792
[TensorRT] VERBOSE: Tactic: 4980735 time 0.156896
[TensorRT] VERBOSE: Tactic: 5177343 time 0.100768
[TensorRT] VERBOSE: Tactic: 5242879 time 0.098688
[TensorRT] VERBOSE: Tactic: 5373951 time 0.127008
[TensorRT] VERBOSE: Tactic: 5439487 time 0.18192
[TensorRT] VERBOSE: Tactic: 5570559 time 0.082976
[TensorRT] VERBOSE: Tactic: 5636095 time 0.095264
[TensorRT] VERBOSE: Tactic: 5701631 time 0.128832
[TensorRT] VERBOSE: Tactic: 5767167 time 0.294048
[TensorRT] VERBOSE: Tactic: 5832703 time 0.099424
[TensorRT] VERBOSE: Tactic: 5898239 time 0.087968
[TensorRT] VERBOSE: Tactic: 6029311 time 0.119648
[TensorRT] VERBOSE: Tactic: 6225919 time 0.105216
[TensorRT] VERBOSE: Tactic: 6291455 time 0.107232
[TensorRT] VERBOSE: Tactic: 6422527 time 0.09216
[TensorRT] VERBOSE: Tactic: 6750207 time 0.148576
[TensorRT] VERBOSE: Tactic: 6815743 time 0.109408
[TensorRT] VERBOSE: Tactic: 6946815 time 0.191488
[TensorRT] VERBOSE: Tactic: 7012351 time 0.131904
[TensorRT] VERBOSE: Tactic: 7077887 time 0.102048
[TensorRT] VERBOSE: Tactic: 7143423 time 0.22048
[TensorRT] VERBOSE: Tactic: 7208959 time 0.097408
[TensorRT] VERBOSE: Tactic: 7340031 time 0.089952
[TensorRT] VERBOSE: Tactic: 7405567 time 0.10064
[TensorRT] VERBOSE: Tactic: 7536639 time 0.123488
[TensorRT] VERBOSE: Tactic: 7602175 time 0.165504
[TensorRT] VERBOSE: Tactic: 7733247 time 0.085312
[TensorRT] VERBOSE: Tactic: 7798783 time 0.15312
[TensorRT] VERBOSE: Tactic: 8191999 time 0.199328
[TensorRT] VERBOSE: Tactic: 8257535 time 0.129504
[TensorRT] VERBOSE: Tactic: 8323071 time 0.158912
[TensorRT] VERBOSE: Tactic: 8650751 time 0.159264
[TensorRT] VERBOSE: Tactic: 8716287 time 0.12416
[TensorRT] VERBOSE: Tactic: 9109503 time 0.130752
[TensorRT] VERBOSE: Tactic: 9568255 time 0.13008
[TensorRT] VERBOSE: Tactic: 9895935 time 0.126848
[TensorRT] VERBOSE: Tactic: 10223615 time 0.13408
[TensorRT] VERBOSE: Tactic: 10354687 time 0.1536
[TensorRT] VERBOSE: Tactic: 10551295 time 0.1544
[TensorRT] VERBOSE: Tactic: 10747903 time 0.08496
[TensorRT] VERBOSE: Tactic: 10944511 time 0.155648
[TensorRT] VERBOSE: Fastest Tactic: 5570559 Time: 0.082976
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_54 + Relu_55 (CaskConvolution)
[TensorRT] VERBOSE: Conv_54 + Relu_55 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_interior_nn_v1
[TensorRT] VERBOSE: Tactic: 1754569683116234317 time 0.109056
[TensorRT] VERBOSE: Conv_54 + Relu_55 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_medium_nn_v1
[TensorRT] VERBOSE: Tactic: 1825138533642645384 time 0.109856
[TensorRT] VERBOSE: Conv_54 + Relu_55 (scudnn) Set Tactic Name: volta_scudnn_128x32_relu_interior_nn_v1
[TensorRT] VERBOSE: Tactic: 2733356012094739613 time 0.11392
[TensorRT] VERBOSE: Conv_54 + Relu_55 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_small_nn_v1
[TensorRT] VERBOSE: Tactic: 3915320020053085238 time 0.109408
[TensorRT] VERBOSE: Conv_54 + Relu_55 (scudnn) Set Tactic Name: volta_scudnn_128x64_relu_small_nn_v1
[TensorRT] VERBOSE: Tactic: 6808617066150061604 time 0.069664
[TensorRT] VERBOSE: Conv_54 + Relu_55 (scudnn) Set Tactic Name: volta_scudnn_128x64_relu_interior_nn_v1
[TensorRT] VERBOSE: Tactic: 9091006216302412844 time 0.066816
[TensorRT] VERBOSE: Conv_54 + Relu_55 (scudnn) Set Tactic Name: volta_scudnn_128x64_relu_medium_nn_v1
[TensorRT] VERBOSE: Tactic: -8060443123034038864 time 0.072384
[TensorRT] VERBOSE: Conv_54 + Relu_55 (scudnn) Set Tactic Name: volta_scudnn_128x32_relu_medium_nn_v1
[TensorRT] VERBOSE: Tactic: -4420849921117327522 time 0.081984
[TensorRT] VERBOSE: Conv_54 + Relu_55 (scudnn) Set Tactic Name: volta_scudnn_128x32_relu_small_nn_v1
[TensorRT] VERBOSE: Tactic: -3946921629105938337 time 0.127456
[TensorRT] VERBOSE: Fastest Tactic: 9091006216302412844 Time: 0.066816
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_54 + Relu_55 (CudaConvolution)
[TensorRT] VERBOSE: Tactic: 0 time 0.120544
[TensorRT] VERBOSE: Tactic: 1 time 0.08
[TensorRT] VERBOSE: Tactic: 2 time 0.235968
[TensorRT] VERBOSE: Tactic: 4 skipped. Scratch requested: 1145831424, available: 268435456
[TensorRT] VERBOSE: Tactic: 5 time 0.354944
[TensorRT] VERBOSE: Tactic: 56 time 0.119744
[TensorRT] VERBOSE: Tactic: 57 time 0.079488
[TensorRT] VERBOSE: Tactic: 58 time 0.234048
[TensorRT] VERBOSE: Tactic: 60 skipped. Scratch requested: 1145831424, available: 268435456
[TensorRT] VERBOSE: Tactic: 61 time 0.349216
[TensorRT] VERBOSE: Fastest Tactic: 57 Time: 0.079488
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_54 + Relu_55 (CudaDepthwiseConvolution)
[TensorRT] VERBOSE: CudaDepthwiseConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_54 + Relu_55 (CublasConvolution)
[TensorRT] VERBOSE: CublasConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: >>>>>>>>>>>>>>> Chose Runner Type: CaskConvolution Tactic: 9091006216302412844
[TensorRT] VERBOSE: Conv_54 + Relu_55 (scudnn) Set Tactic Name: volta_scudnn_128x64_relu_interior_nn_v1
[TensorRT] VERBOSE: 
[TensorRT] VERBOSE: Conv_54 + Relu_55 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_interior_nn_v1
[TensorRT] VERBOSE: Conv_54 + Relu_55 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_54 + Relu_55 (scudnn) Set Tactic Name: volta_scudnn_128x32_relu_interior_nn_v1
[TensorRT] VERBOSE: Conv_54 + Relu_55 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_small_nn_v1
[TensorRT] VERBOSE: Conv_54 + Relu_55 (scudnn) Set Tactic Name: volta_scudnn_128x64_relu_small_nn_v1
[TensorRT] VERBOSE: Conv_54 + Relu_55 (scudnn) Set Tactic Name: volta_scudnn_128x64_relu_interior_nn_v1
[TensorRT] VERBOSE: Conv_54 + Relu_55 (scudnn) Set Tactic Name: volta_scudnn_128x64_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_54 + Relu_55 (scudnn) Set Tactic Name: volta_scudnn_128x32_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_54 + Relu_55 (scudnn) Set Tactic Name: volta_scudnn_128x32_relu_small_nn_v1
[TensorRT] VERBOSE: Conv_54 + Relu_55 (scudnn) Set Tactic Name: volta_scudnn_128x64_relu_interior_nn_v1
[TensorRT] VERBOSE: *************** Autotuning format combination: Float(512,14336,1,401408) -> Float(256,7168,1,200704) ***************
[TensorRT] VERBOSE: Conv_54 + Relu_55 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_54 + Relu_55 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_54 + Relu_55 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_54 + Relu_55 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_54 + Relu_55 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_54 + Relu_55 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_54 + Relu_55 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_54 + Relu_55 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_54 + Relu_55 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_54 + Relu_55 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_54 + Relu_55 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_54 + Relu_55 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_54 + Relu_55 (FusedConvActConvolution)
[TensorRT] VERBOSE: FusedConvActConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_54 + Relu_55 (CaskConvolution)
[TensorRT] VERBOSE: Conv_54 + Relu_55 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: 861694390046228376 time 0.10896
[TensorRT] VERBOSE: Conv_54 + Relu_55 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: 5258189349241541167 time 0.062752
[TensorRT] VERBOSE: Conv_54 + Relu_55 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: 5821621277990374316 time 0.108864
[TensorRT] VERBOSE: Conv_54 + Relu_55 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: 5863767799113001648 time 0.072
[TensorRT] VERBOSE: Conv_54 + Relu_55 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -9147980667639709536 time 0.10832
[TensorRT] VERBOSE: Conv_54 + Relu_55 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -8892196987859366827 time 0.108448
[TensorRT] VERBOSE: Conv_54 + Relu_55 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -8850904373104590857 time 0.062944
[TensorRT] VERBOSE: Conv_54 + Relu_55 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -8010679767156598961 time 0.070368
[TensorRT] VERBOSE: Conv_54 + Relu_55 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -7751035352149795660 time 0.108992
[TensorRT] VERBOSE: Conv_54 + Relu_55 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -5115676123557684531 time 0.108864
[TensorRT] VERBOSE: Conv_54 + Relu_55 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -493597327599791285 time 0.060768
[TensorRT] VERBOSE: Conv_54 + Relu_55 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -423878181466897819 time 0.071936
[TensorRT] VERBOSE: Fastest Tactic: -493597327599791285 Time: 0.060768
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_54 + Relu_55 (CudaConvolution)
[TensorRT] VERBOSE: CudaConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_54 + Relu_55 (CudaDepthwiseConvolution)
[TensorRT] VERBOSE: CudaDepthwiseConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_54 + Relu_55 (CublasConvolution)
[TensorRT] VERBOSE: CublasConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: >>>>>>>>>>>>>>> Chose Runner Type: CaskConvolution Tactic: -493597327599791285
[TensorRT] VERBOSE: Conv_54 + Relu_55 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: 
[TensorRT] VERBOSE: Conv_54 + Relu_55 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_54 + Relu_55 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_54 + Relu_55 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_54 + Relu_55 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_54 + Relu_55 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_54 + Relu_55 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_54 + Relu_55 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_54 + Relu_55 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_54 + Relu_55 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_54 + Relu_55 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_54 + Relu_55 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_54 + Relu_55 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_54 + Relu_55 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: --------------- Timing Runner: <reformat> (Reformat)
[TensorRT] VERBOSE: Tactic: 1002 time 0.010624
[TensorRT] VERBOSE: Tactic: 0 time 0.01536
[TensorRT] VERBOSE: Fastest Tactic: 1002 Time: 0.010624
[TensorRT] VERBOSE: --------------- Timing Runner: <reformat> (Reformat)
[TensorRT] VERBOSE: Tactic: 1002 time 0.01056
[TensorRT] VERBOSE: Tactic: 0 time 0.016608
[TensorRT] VERBOSE: Fastest Tactic: 1002 Time: 0.01056
[TensorRT] VERBOSE: *************** Autotuning format combination: Float(1,28,784,200704) -> Float(1,14,196,50176) ***************
[TensorRT] VERBOSE: Conv_56 + Relu_57 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_56 + Relu_57 (scudnn) Set Tactic Name: volta_scudnn_128x64_relu_xregs_large_nn_v1
[TensorRT] VERBOSE: Conv_56 + Relu_57 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_small_nn_v1
[TensorRT] VERBOSE: Conv_56 + Relu_57 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_xregs_large_nn_v1
[TensorRT] VERBOSE: Conv_56 + Relu_57 (scudnn) Set Tactic Name: volta_scudnn_128x64_relu_small_nn_v1
[TensorRT] VERBOSE: Conv_56 + Relu_57 (scudnn) Set Tactic Name: volta_scudnn_128x64_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_56 + Relu_57 (scudnn) Set Tactic Name: volta_scudnn_128x32_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_56 + Relu_57 (scudnn) Set Tactic Name: volta_scudnn_128x32_relu_small_nn_v1
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_56 + Relu_57 (FusedConvActConvolution)
[TensorRT] VERBOSE: Tactic: 458751 time 0.244704
[TensorRT] VERBOSE: Fastest Tactic: 458751 Time: 0.244704
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_56 + Relu_57 (CaskConvolution)
[TensorRT] VERBOSE: Conv_56 + Relu_57 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_medium_nn_v1
[TensorRT] VERBOSE: Tactic: 1825138533642645384 time 0.45344
[TensorRT] VERBOSE: Conv_56 + Relu_57 (scudnn) Set Tactic Name: volta_scudnn_128x64_relu_xregs_large_nn_v1
[TensorRT] VERBOSE: Tactic: 2842488832350522458 time 0.287872
[TensorRT] VERBOSE: Conv_56 + Relu_57 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_small_nn_v1
[TensorRT] VERBOSE: Tactic: 3915320020053085238 time 0.446528
[TensorRT] VERBOSE: Conv_56 + Relu_57 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_xregs_large_nn_v1
[TensorRT] VERBOSE: Tactic: 6448355332020552203 time 0.457056
[TensorRT] VERBOSE: Conv_56 + Relu_57 (scudnn) Set Tactic Name: volta_scudnn_128x64_relu_small_nn_v1
[TensorRT] VERBOSE: Tactic: 6808617066150061604 time 0.26848
[TensorRT] VERBOSE: Conv_56 + Relu_57 (scudnn) Set Tactic Name: volta_scudnn_128x64_relu_medium_nn_v1
[TensorRT] VERBOSE: Tactic: -8060443123034038864 time 0.298176
[TensorRT] VERBOSE: Conv_56 + Relu_57 (scudnn) Set Tactic Name: volta_scudnn_128x32_relu_medium_nn_v1
[TensorRT] VERBOSE: Tactic: -4420849921117327522 time 0.326208
[TensorRT] VERBOSE: Conv_56 + Relu_57 (scudnn) Set Tactic Name: volta_scudnn_128x32_relu_small_nn_v1
[TensorRT] VERBOSE: Tactic: -3946921629105938337 time 0.379424
[TensorRT] VERBOSE: Fastest Tactic: 6808617066150061604 Time: 0.26848
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_56 + Relu_57 (CudaConvolution)
[TensorRT] VERBOSE: Tactic: 0 time 0.222304
[TensorRT] VERBOSE: Tactic: 1 time 0.179232
[TensorRT] VERBOSE: Tactic: 2 time 0.229504
[TensorRT] VERBOSE: Tactic: 5 skipped. Scratch requested: 287440896, available: 268435456
[TensorRT] VERBOSE: Tactic: 56 time 0.220992
[TensorRT] VERBOSE: Tactic: 57 time 0.179392
[TensorRT] VERBOSE: Tactic: 58 time 0.229376
[TensorRT] VERBOSE: Tactic: 61 skipped. Scratch requested: 287440896, available: 268435456
[TensorRT] VERBOSE: Fastest Tactic: 1 Time: 0.179232
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_56 + Relu_57 (CudaDepthwiseConvolution)
[TensorRT] VERBOSE: CudaDepthwiseConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_56 + Relu_57 (CublasConvolution)
[TensorRT] VERBOSE: CublasConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: >>>>>>>>>>>>>>> Chose Runner Type: CudaConvolution Tactic: 1
[TensorRT] VERBOSE: 
[TensorRT] VERBOSE: *************** Autotuning format combination: Float(256,7168,1,200704) -> Float(256,3584,1,50176) ***************
[TensorRT] VERBOSE: Conv_56 + Relu_57 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_56 + Relu_57 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_large_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_56 + Relu_57 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_56 + Relu_57 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_56 + Relu_57 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_56 + Relu_57 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_56 + Relu_57 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_56 + Relu_57 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_56 + Relu_57 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_large_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_56 + Relu_57 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_large_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_56 + Relu_57 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_56 + Relu_57 (FusedConvActConvolution)
[TensorRT] VERBOSE: FusedConvActConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_56 + Relu_57 (CaskConvolution)
[TensorRT] VERBOSE: Conv_56 + Relu_57 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: 861694390046228376 time 0.452288
[TensorRT] VERBOSE: Conv_56 + Relu_57 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_large_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: 1017870653102653567 time 0.44944
[TensorRT] VERBOSE: Conv_56 + Relu_57 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: 5258189349241541167 time 0.239776
[TensorRT] VERBOSE: Conv_56 + Relu_57 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: 5821621277990374316 time 0.450112
[TensorRT] VERBOSE: Conv_56 + Relu_57 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: 5863767799113001648 time 0.133088
[TensorRT] VERBOSE: Conv_56 + Relu_57 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -9147980667639709536 time 0.453056
[TensorRT] VERBOSE: Conv_56 + Relu_57 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -8850904373104590857 time 0.242016
[TensorRT] VERBOSE: Conv_56 + Relu_57 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -7751035352149795660 time 0.447104
[TensorRT] VERBOSE: Conv_56 + Relu_57 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_large_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -3853827649136781465 time 0.4568
[TensorRT] VERBOSE: Conv_56 + Relu_57 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_large_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -3263369460438823196 time 0.240672
[TensorRT] VERBOSE: Conv_56 + Relu_57 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -423878181466897819 time 0.133568
[TensorRT] VERBOSE: Fastest Tactic: 5863767799113001648 Time: 0.133088
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_56 + Relu_57 (CudaConvolution)
[TensorRT] VERBOSE: CudaConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_56 + Relu_57 (CudaDepthwiseConvolution)
[TensorRT] VERBOSE: CudaDepthwiseConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_56 + Relu_57 (CublasConvolution)
[TensorRT] VERBOSE: CublasConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: >>>>>>>>>>>>>>> Chose Runner Type: CaskConvolution Tactic: 5863767799113001648
[TensorRT] VERBOSE: Conv_56 + Relu_57 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: 
[TensorRT] VERBOSE: Conv_56 + Relu_57 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_56 + Relu_57 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_large_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_56 + Relu_57 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_56 + Relu_57 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_56 + Relu_57 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_56 + Relu_57 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_56 + Relu_57 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_56 + Relu_57 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_56 + Relu_57 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_large_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_56 + Relu_57 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_large_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_56 + Relu_57 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_56 + Relu_57 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: --------------- Timing Runner: <reformat> (Reformat)
[TensorRT] VERBOSE: Tactic: 1002 time 0.007136
[TensorRT] VERBOSE: Tactic: 0 time 0.007584
[TensorRT] VERBOSE: Fastest Tactic: 1002 Time: 0.007136
[TensorRT] VERBOSE: --------------- Timing Runner: <reformat> (Reformat)
[TensorRT] VERBOSE: Tactic: 1002 time 0.007136
[TensorRT] VERBOSE: Tactic: 0 time 0.008288
[TensorRT] VERBOSE: Fastest Tactic: 1002 Time: 0.007136
[TensorRT] VERBOSE: *************** Autotuning format combination: Float(1,14,196,50176) -> Float(1,14,196,200704) ***************
[TensorRT] VERBOSE: Conv_58 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_interior_nn_v1
[TensorRT] VERBOSE: Conv_58 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_58 (scudnn) Set Tactic Name: volta_scudnn_128x32_relu_interior_nn_v1
[TensorRT] VERBOSE: Conv_58 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_small_nn_v1
[TensorRT] VERBOSE: Conv_58 (scudnn) Set Tactic Name: volta_scudnn_128x64_relu_small_nn_v1
[TensorRT] VERBOSE: Conv_58 (scudnn) Set Tactic Name: volta_scudnn_128x64_relu_interior_nn_v1
[TensorRT] VERBOSE: Conv_58 (scudnn) Set Tactic Name: volta_scudnn_128x64_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_58 (scudnn) Set Tactic Name: volta_scudnn_128x32_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_58 (scudnn) Set Tactic Name: volta_scudnn_128x32_relu_small_nn_v1
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_58 (FusedConvActConvolution)
[TensorRT] VERBOSE: Tactic: 589823 time 0.10528
[TensorRT] VERBOSE: Tactic: 655359 time 0.080992
[TensorRT] VERBOSE: Tactic: 786431 time 0.08304
[TensorRT] VERBOSE: Tactic: 851967 time 0.070144
[TensorRT] VERBOSE: Tactic: 1179647 time 0.065344
[TensorRT] VERBOSE: Tactic: 1310719 time 0.097504
[TensorRT] VERBOSE: Tactic: 1376255 time 0.085824
[TensorRT] VERBOSE: Tactic: 1441791 time 0.092928
[TensorRT] VERBOSE: Tactic: 1507327 time 0.073632
[TensorRT] VERBOSE: Tactic: 1638399 time 0.097216
[TensorRT] VERBOSE: Tactic: 1835007 time 0.09728
[TensorRT] VERBOSE: Tactic: 1900543 time 0.092352
[TensorRT] VERBOSE: Tactic: 2097151 time 0.080768
[TensorRT] VERBOSE: Tactic: 2162687 time 0.08656
[TensorRT] VERBOSE: Tactic: 2293759 time 0.081536
[TensorRT] VERBOSE: Tactic: 2359295 time 0.081056
[TensorRT] VERBOSE: Tactic: 2686975 time 0.085536
[TensorRT] VERBOSE: Tactic: 3080191 time 0.062592
[TensorRT] VERBOSE: Tactic: 3342335 time 0.07296
[TensorRT] VERBOSE: Tactic: 3407871 time 0.065344
[TensorRT] VERBOSE: Tactic: 3538943 time 0.063008
[TensorRT] VERBOSE: Tactic: 3670015 time 0.12864
[TensorRT] VERBOSE: Tactic: 3932159 time 0.076416
[TensorRT] VERBOSE: Tactic: 3997695 time 0.079392
[TensorRT] VERBOSE: Tactic: 4063231 time 0.062432
[TensorRT] VERBOSE: Tactic: 4194303 time 0.08224
[TensorRT] VERBOSE: Tactic: 4259839 time 0.086208
[TensorRT] VERBOSE: Tactic: 4325375 time 0.094272
[TensorRT] VERBOSE: Tactic: 4521983 time 0.104288
[TensorRT] VERBOSE: Tactic: 4587519 time 0.086592
[TensorRT] VERBOSE: Tactic: 4653055 time 0.0656
[TensorRT] VERBOSE: Tactic: 4915199 time 0.075744
[TensorRT] VERBOSE: Tactic: 4980735 time 0.100384
[TensorRT] VERBOSE: Tactic: 5177343 time 0.070176
[TensorRT] VERBOSE: Tactic: 5242879 time 0.060736
[TensorRT] VERBOSE: Tactic: 5373951 time 0.069632
[TensorRT] VERBOSE: Tactic: 5439487 time 0.084288
[TensorRT] VERBOSE: Tactic: 5570559 time 0.070752
[TensorRT] VERBOSE: Tactic: 5636095 time 0.062368
[TensorRT] VERBOSE: Tactic: 5701631 time 0.087968
[TensorRT] VERBOSE: Tactic: 5767167 time 0.112128
[TensorRT] VERBOSE: Tactic: 5832703 time 0.062848
[TensorRT] VERBOSE: Tactic: 5898239 time 0.064128
[TensorRT] VERBOSE: Tactic: 6029311 time 0.073568
[TensorRT] VERBOSE: Tactic: 6225919 time 0.060928
[TensorRT] VERBOSE: Tactic: 6291455 time 0.065568
[TensorRT] VERBOSE: Tactic: 6422527 time 0.059776
[TensorRT] VERBOSE: Tactic: 6750207 time 0.078208
[TensorRT] VERBOSE: Tactic: 6815743 time 0.061056
[TensorRT] VERBOSE: Tactic: 6946815 time 0.091808
[TensorRT] VERBOSE: Tactic: 7012351 time 0.080576
[TensorRT] VERBOSE: Tactic: 7077887 time 0.062144
[TensorRT] VERBOSE: Tactic: 7143423 time 0.106432
[TensorRT] VERBOSE: Tactic: 7208959 time 0.069856
[TensorRT] VERBOSE: Tactic: 7340031 time 0.062752
[TensorRT] VERBOSE: Tactic: 7405567 time 0.062592
[TensorRT] VERBOSE: Tactic: 7536639 time 0.07248
[TensorRT] VERBOSE: Tactic: 7602175 time 0.088192
[TensorRT] VERBOSE: Tactic: 7733247 time 0.058528
[TensorRT] VERBOSE: Tactic: 7798783 time 0.082592
[TensorRT] VERBOSE: Tactic: 8191999 time 0.102848
[TensorRT] VERBOSE: Tactic: 8257535 time 0.076992
[TensorRT] VERBOSE: Tactic: 8323071 time 0.083616
[TensorRT] VERBOSE: Tactic: 8650751 time 0.096512
[TensorRT] VERBOSE: Tactic: 8716287 time 0.064736
[TensorRT] VERBOSE: Tactic: 9109503 time 0.080832
[TensorRT] VERBOSE: Tactic: 9568255 time 0.076128
[TensorRT] VERBOSE: Tactic: 9895935 time 0.081952
[TensorRT] VERBOSE: Tactic: 10223615 time 0.085568
[TensorRT] VERBOSE: Tactic: 10354687 time 0.094048
[TensorRT] VERBOSE: Tactic: 10551295 time 0.082208
[TensorRT] VERBOSE: Tactic: 10747903 time 0.06112
[TensorRT] VERBOSE: Tactic: 10944511 time 0.100448
[TensorRT] VERBOSE: Fastest Tactic: 7733247 Time: 0.058528
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_58 (CaskConvolution)
[TensorRT] VERBOSE: Conv_58 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_interior_nn_v1
[TensorRT] VERBOSE: Tactic: 1754569683116234317 time 0.060768
[TensorRT] VERBOSE: Conv_58 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_medium_nn_v1
[TensorRT] VERBOSE: Tactic: 1825138533642645384 time 0.06128
[TensorRT] VERBOSE: Conv_58 (scudnn) Set Tactic Name: volta_scudnn_128x32_relu_interior_nn_v1
[TensorRT] VERBOSE: Tactic: 2733356012094739613 time 0.063744
[TensorRT] VERBOSE: Conv_58 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_small_nn_v1
[TensorRT] VERBOSE: Tactic: 3915320020053085238 time 0.060864
[TensorRT] VERBOSE: Conv_58 (scudnn) Set Tactic Name: volta_scudnn_128x64_relu_small_nn_v1
[TensorRT] VERBOSE: Tactic: 6808617066150061604 time 0.065472
[TensorRT] VERBOSE: Conv_58 (scudnn) Set Tactic Name: volta_scudnn_128x64_relu_interior_nn_v1
[TensorRT] VERBOSE: Tactic: 9091006216302412844 time 0.062176
[TensorRT] VERBOSE: Conv_58 (scudnn) Set Tactic Name: volta_scudnn_128x64_relu_medium_nn_v1
[TensorRT] VERBOSE: Tactic: -8060443123034038864 time 0.066976
[TensorRT] VERBOSE: Conv_58 (scudnn) Set Tactic Name: volta_scudnn_128x32_relu_medium_nn_v1
[TensorRT] VERBOSE: Tactic: -4420849921117327522 time 0.05856
[TensorRT] VERBOSE: Conv_58 (scudnn) Set Tactic Name: volta_scudnn_128x32_relu_small_nn_v1
[TensorRT] VERBOSE: Tactic: -3946921629105938337 time 0.0704
[TensorRT] VERBOSE: Fastest Tactic: -4420849921117327522 Time: 0.05856
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_58 (CudaConvolution)
[TensorRT] VERBOSE: Tactic: 0 time 0.097664
[TensorRT] VERBOSE: Tactic: 1 time 0.070336
[TensorRT] VERBOSE: Tactic: 2 time 0.168512
[TensorRT] VERBOSE: Tactic: 4 skipped. Scratch requested: 605618176, available: 268435456
[TensorRT] VERBOSE: Tactic: 5 time 0.573344
[TensorRT] VERBOSE: Tactic: 56 time 0.0976
[TensorRT] VERBOSE: Tactic: 57 time 0.070368
[TensorRT] VERBOSE: Tactic: 58 time 0.168384
[TensorRT] VERBOSE: Tactic: 60 skipped. Scratch requested: 605618176, available: 268435456
[TensorRT] VERBOSE: Tactic: 61 time 0.572576
[TensorRT] VERBOSE: Fastest Tactic: 1 Time: 0.070336
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_58 (CudaDepthwiseConvolution)
[TensorRT] VERBOSE: CudaDepthwiseConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_58 (CublasConvolution)
[TensorRT] VERBOSE: CublasConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: >>>>>>>>>>>>>>> Chose Runner Type: FusedConvActConvolution Tactic: 7733247
[TensorRT] VERBOSE: 
[TensorRT] VERBOSE: *************** Autotuning format combination: Float(256,3584,1,50176) -> Float(1024,14336,1,200704) ***************
[TensorRT] VERBOSE: Conv_58 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_58 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_58 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_58 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_58 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_58 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_58 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_58 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_58 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_58 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_58 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_58 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_58 (FusedConvActConvolution)
[TensorRT] VERBOSE: FusedConvActConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_58 (CaskConvolution)
[TensorRT] VERBOSE: Conv_58 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: 861694390046228376 time 0.060544
[TensorRT] VERBOSE: Conv_58 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: 5258189349241541167 time 0.063392
[TensorRT] VERBOSE: Conv_58 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: 5821621277990374316 time 0.060224
[TensorRT] VERBOSE: Conv_58 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: 5863767799113001648 time 0.061632
[TensorRT] VERBOSE: Conv_58 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -9147980667639709536 time 0.060352
[TensorRT] VERBOSE: Conv_58 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -8892196987859366827 time 0.06016
[TensorRT] VERBOSE: Conv_58 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -8850904373104590857 time 0.06336
[TensorRT] VERBOSE: Conv_58 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -8010679767156598961 time 0.060448
[TensorRT] VERBOSE: Conv_58 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -7751035352149795660 time 0.06048
[TensorRT] VERBOSE: Conv_58 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -5115676123557684531 time 0.060224
[TensorRT] VERBOSE: Conv_58 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -493597327599791285 time 0.060736
[TensorRT] VERBOSE: Conv_58 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -423878181466897819 time 0.061824
[TensorRT] VERBOSE: Fastest Tactic: -8892196987859366827 Time: 0.06016
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_58 (CudaConvolution)
[TensorRT] VERBOSE: CudaConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_58 (CudaDepthwiseConvolution)
[TensorRT] VERBOSE: CudaDepthwiseConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_58 (CublasConvolution)
[TensorRT] VERBOSE: CublasConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: >>>>>>>>>>>>>>> Chose Runner Type: CaskConvolution Tactic: -8892196987859366827
[TensorRT] VERBOSE: Conv_58 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: 
[TensorRT] VERBOSE: Conv_58 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_58 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_58 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_58 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_58 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_58 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_58 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_58 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_58 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_58 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_58 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_58 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_58 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: --------------- Timing Runner: <reformat> (Reformat)
[TensorRT] VERBOSE: Tactic: 1002 time 0.010912
[TensorRT] VERBOSE: Tactic: 0 time 0.014816
[TensorRT] VERBOSE: Fastest Tactic: 1002 Time: 0.010912
[TensorRT] VERBOSE: --------------- Timing Runner: <reformat> (Reformat)
[TensorRT] VERBOSE: Tactic: 1002 time 0.010976
[TensorRT] VERBOSE: Tactic: 0 time 0.016448
[TensorRT] VERBOSE: Fastest Tactic: 1002 Time: 0.010976
[TensorRT] VERBOSE: *************** Autotuning format combination: Float(1,28,784,401408), Float(1,14,196,200704) -> Float(1,14,196,200704) ***************
[TensorRT] VERBOSE: Conv_59 + Add_60 + Relu_61 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_interior_nn_v1
[TensorRT] VERBOSE: Conv_59 + Add_60 + Relu_61 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_59 + Add_60 + Relu_61 (scudnn) Set Tactic Name: volta_scudnn_128x32_relu_interior_nn_v1
[TensorRT] VERBOSE: Conv_59 + Add_60 + Relu_61 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_small_nn_v1
[TensorRT] VERBOSE: Conv_59 + Add_60 + Relu_61 (scudnn) Set Tactic Name: volta_scudnn_128x64_relu_small_nn_v1
[TensorRT] VERBOSE: Conv_59 + Add_60 + Relu_61 (scudnn) Set Tactic Name: volta_scudnn_128x64_relu_interior_nn_v1
[TensorRT] VERBOSE: Conv_59 + Add_60 + Relu_61 (scudnn) Set Tactic Name: volta_scudnn_128x64_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_59 + Add_60 + Relu_61 (scudnn) Set Tactic Name: volta_scudnn_128x32_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_59 + Add_60 + Relu_61 (scudnn) Set Tactic Name: volta_scudnn_128x32_relu_small_nn_v1
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_59 + Add_60 + Relu_61 (CaskConvolution)
[TensorRT] VERBOSE: Conv_59 + Add_60 + Relu_61 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_interior_nn_v1
[TensorRT] VERBOSE: Tactic: 1754569683116234317 time 0.116928
[TensorRT] VERBOSE: Conv_59 + Add_60 + Relu_61 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_medium_nn_v1
[TensorRT] VERBOSE: Tactic: 1825138533642645384 time 0.121536
[TensorRT] VERBOSE: Conv_59 + Add_60 + Relu_61 (scudnn) Set Tactic Name: volta_scudnn_128x32_relu_interior_nn_v1
[TensorRT] VERBOSE: Tactic: 2733356012094739613 time 0.125472
[TensorRT] VERBOSE: Conv_59 + Add_60 + Relu_61 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_small_nn_v1
[TensorRT] VERBOSE: Tactic: 3915320020053085238 time 0.118976
[TensorRT] VERBOSE: Conv_59 + Add_60 + Relu_61 (scudnn) Set Tactic Name: volta_scudnn_128x64_relu_small_nn_v1
[TensorRT] VERBOSE: Tactic: 6808617066150061604 time 0.125984
[TensorRT] VERBOSE: Conv_59 + Add_60 + Relu_61 (scudnn) Set Tactic Name: volta_scudnn_128x64_relu_interior_nn_v1
[TensorRT] VERBOSE: Tactic: 9091006216302412844 time 0.118624
[TensorRT] VERBOSE: Conv_59 + Add_60 + Relu_61 (scudnn) Set Tactic Name: volta_scudnn_128x64_relu_medium_nn_v1
[TensorRT] VERBOSE: Tactic: -8060443123034038864 time 0.125984
[TensorRT] VERBOSE: Conv_59 + Add_60 + Relu_61 (scudnn) Set Tactic Name: volta_scudnn_128x32_relu_medium_nn_v1
[TensorRT] VERBOSE: Tactic: -4420849921117327522 time 0.121248
[TensorRT] VERBOSE: Conv_59 + Add_60 + Relu_61 (scudnn) Set Tactic Name: volta_scudnn_128x32_relu_small_nn_v1
[TensorRT] VERBOSE: Tactic: -3946921629105938337 time 0.139488
[TensorRT] VERBOSE: Fastest Tactic: 1754569683116234317 Time: 0.116928
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_59 + Add_60 + Relu_61 (CudaConvolution)
[TensorRT] VERBOSE: Tactic: 0 time 0.190432
[TensorRT] VERBOSE: Tactic: 1 time 0.135328
[TensorRT] VERBOSE: Tactic: 2 time 0.291872
[TensorRT] VERBOSE: Tactic: 56 time 0.188736
[TensorRT] VERBOSE: Tactic: 57 time 0.135264
[TensorRT] VERBOSE: Tactic: 58 time 0.292576
[TensorRT] VERBOSE: Fastest Tactic: 57 Time: 0.135264
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_59 + Add_60 + Relu_61 (CublasConvolution)
[TensorRT] VERBOSE: CublasConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: >>>>>>>>>>>>>>> Chose Runner Type: CaskConvolution Tactic: 1754569683116234317
[TensorRT] VERBOSE: Conv_59 + Add_60 + Relu_61 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_interior_nn_v1
[TensorRT] VERBOSE: 
[TensorRT] VERBOSE: Conv_59 + Add_60 + Relu_61 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_interior_nn_v1
[TensorRT] VERBOSE: Conv_59 + Add_60 + Relu_61 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_59 + Add_60 + Relu_61 (scudnn) Set Tactic Name: volta_scudnn_128x32_relu_interior_nn_v1
[TensorRT] VERBOSE: Conv_59 + Add_60 + Relu_61 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_small_nn_v1
[TensorRT] VERBOSE: Conv_59 + Add_60 + Relu_61 (scudnn) Set Tactic Name: volta_scudnn_128x64_relu_small_nn_v1
[TensorRT] VERBOSE: Conv_59 + Add_60 + Relu_61 (scudnn) Set Tactic Name: volta_scudnn_128x64_relu_interior_nn_v1
[TensorRT] VERBOSE: Conv_59 + Add_60 + Relu_61 (scudnn) Set Tactic Name: volta_scudnn_128x64_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_59 + Add_60 + Relu_61 (scudnn) Set Tactic Name: volta_scudnn_128x32_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_59 + Add_60 + Relu_61 (scudnn) Set Tactic Name: volta_scudnn_128x32_relu_small_nn_v1
[TensorRT] VERBOSE: Conv_59 + Add_60 + Relu_61 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_interior_nn_v1
[TensorRT] VERBOSE: *************** Autotuning format combination: Float(512,14336,1,401408), Float(1024,14336,1,200704) -> Float(1024,14336,1,200704) ***************
[TensorRT] VERBOSE: Conv_59 + Add_60 + Relu_61 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_59 + Add_60 + Relu_61 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_59 + Add_60 + Relu_61 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_59 + Add_60 + Relu_61 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_59 + Add_60 + Relu_61 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_59 + Add_60 + Relu_61 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_59 + Add_60 + Relu_61 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_59 + Add_60 + Relu_61 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_59 + Add_60 + Relu_61 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_59 + Add_60 + Relu_61 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_59 + Add_60 + Relu_61 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_59 + Add_60 + Relu_61 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_59 + Add_60 + Relu_61 (CaskConvolution)
[TensorRT] VERBOSE: Conv_59 + Add_60 + Relu_61 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: 861694390046228376 time 0.11664
[TensorRT] VERBOSE: Conv_59 + Add_60 + Relu_61 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: 5258189349241541167 time 0.117664
[TensorRT] VERBOSE: Conv_59 + Add_60 + Relu_61 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: 5821621277990374316 time 0.116608
[TensorRT] VERBOSE: Conv_59 + Add_60 + Relu_61 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: 5863767799113001648 time 0.109568
[TensorRT] VERBOSE: Conv_59 + Add_60 + Relu_61 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -9147980667639709536 time 0.113504
[TensorRT] VERBOSE: Conv_59 + Add_60 + Relu_61 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -8892196987859366827 time 0.113792
[TensorRT] VERBOSE: Conv_59 + Add_60 + Relu_61 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -8850904373104590857 time 0.118304
[TensorRT] VERBOSE: Conv_59 + Add_60 + Relu_61 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -8010679767156598961 time 0.107552
[TensorRT] VERBOSE: Conv_59 + Add_60 + Relu_61 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -7751035352149795660 time 0.11376
[TensorRT] VERBOSE: Conv_59 + Add_60 + Relu_61 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -5115676123557684531 time 0.115872
[TensorRT] VERBOSE: Conv_59 + Add_60 + Relu_61 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -493597327599791285 time 0.113152
[TensorRT] VERBOSE: Conv_59 + Add_60 + Relu_61 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -423878181466897819 time 0.1096
[TensorRT] VERBOSE: Fastest Tactic: -8010679767156598961 Time: 0.107552
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_59 + Add_60 + Relu_61 (CudaConvolution)
[TensorRT] VERBOSE: CudaConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_59 + Add_60 + Relu_61 (CublasConvolution)
[TensorRT] VERBOSE: CublasConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: >>>>>>>>>>>>>>> Chose Runner Type: CaskConvolution Tactic: -8010679767156598961
[TensorRT] VERBOSE: Conv_59 + Add_60 + Relu_61 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: 
[TensorRT] VERBOSE: Conv_59 + Add_60 + Relu_61 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_59 + Add_60 + Relu_61 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_59 + Add_60 + Relu_61 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_59 + Add_60 + Relu_61 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_59 + Add_60 + Relu_61 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_59 + Add_60 + Relu_61 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_59 + Add_60 + Relu_61 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_59 + Add_60 + Relu_61 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_59 + Add_60 + Relu_61 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_59 + Add_60 + Relu_61 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_59 + Add_60 + Relu_61 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_59 + Add_60 + Relu_61 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_59 + Add_60 + Relu_61 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: --------------- Timing Runner: <reformat> (Reformat)
[TensorRT] VERBOSE: Tactic: 1002 time 0.010912
[TensorRT] VERBOSE: Tactic: 0 time 0.014656
[TensorRT] VERBOSE: Fastest Tactic: 1002 Time: 0.010912
[TensorRT] VERBOSE: --------------- Timing Runner: <reformat> (Reformat)
[TensorRT] VERBOSE: Tactic: 1002 time 0.011072
[TensorRT] VERBOSE: Tactic: 0 time 0.016448
[TensorRT] VERBOSE: Fastest Tactic: 1002 Time: 0.011072
[TensorRT] VERBOSE: *************** Autotuning format combination: Float(1,14,196,200704) -> Float(1,14,196,50176) ***************
[TensorRT] VERBOSE: Conv_62 + Relu_63 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_interior_nn_v1
[TensorRT] VERBOSE: Conv_62 + Relu_63 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_62 + Relu_63 (scudnn) Set Tactic Name: volta_scudnn_128x32_relu_interior_nn_v1
[TensorRT] VERBOSE: Conv_62 + Relu_63 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_small_nn_v1
[TensorRT] VERBOSE: Conv_62 + Relu_63 (scudnn) Set Tactic Name: volta_scudnn_128x64_relu_small_nn_v1
[TensorRT] VERBOSE: Conv_62 + Relu_63 (scudnn) Set Tactic Name: volta_scudnn_128x64_relu_interior_nn_v1
[TensorRT] VERBOSE: Conv_62 + Relu_63 (scudnn) Set Tactic Name: volta_scudnn_128x64_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_62 + Relu_63 (scudnn) Set Tactic Name: volta_scudnn_128x32_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_62 + Relu_63 (scudnn) Set Tactic Name: volta_scudnn_128x32_relu_small_nn_v1
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_62 + Relu_63 (FusedConvActConvolution)
[TensorRT] VERBOSE: Tactic: 589823 time 0.315072
[TensorRT] VERBOSE: Tactic: 655359 time 0.218368
[TensorRT] VERBOSE: Tactic: 786431 time 0.088608
[TensorRT] VERBOSE: Tactic: 851967 time 0.070464
[TensorRT] VERBOSE: Tactic: 1179647 time 0.054432
[TensorRT] VERBOSE: Tactic: 1310719 time 0.16864
[TensorRT] VERBOSE: Tactic: 1376255 time 0.237024
[TensorRT] VERBOSE: Tactic: 1441791 time 0.09632
[TensorRT] VERBOSE: Tactic: 1507327 time 0.122592
[TensorRT] VERBOSE: Tactic: 1638399 time 0.096928
[TensorRT] VERBOSE: Tactic: 1835007 time 0.10704
[TensorRT] VERBOSE: Tactic: 1900543 time 0.23264
[TensorRT] VERBOSE: Tactic: 2097151 time 0.082144
[TensorRT] VERBOSE: Tactic: 2162687 time 0.245536
[TensorRT] VERBOSE: Tactic: 2293759 time 0.208832
[TensorRT] VERBOSE: Tactic: 2359295 time 0.129568
[TensorRT] VERBOSE: Tactic: 2686975 time 0.217696
[TensorRT] VERBOSE: Tactic: 3080191 time 0.109024
[TensorRT] VERBOSE: Tactic: 3342335 time 0.12224
[TensorRT] VERBOSE: Tactic: 3407871 time 0.109536
[TensorRT] VERBOSE: Tactic: 3538943 time 0.064
[TensorRT] VERBOSE: Tactic: 3670015 time 0.41776
[TensorRT] VERBOSE: Tactic: 3932159 time 0.167488
[TensorRT] VERBOSE: Tactic: 3997695 time 0.076544
[TensorRT] VERBOSE: Tactic: 4063231 time 0.065984
[TensorRT] VERBOSE: Tactic: 4194303 time 0.091136
[TensorRT] VERBOSE: Tactic: 4259839 time 0.089824
[TensorRT] VERBOSE: Tactic: 4325375 time 0.09744
[TensorRT] VERBOSE: Tactic: 4521983 time 0.216832
[TensorRT] VERBOSE: Tactic: 4587519 time 0.088032
[TensorRT] VERBOSE: Tactic: 4653055 time 0.070368
[TensorRT] VERBOSE: Tactic: 4915199 time 0.0832
[TensorRT] VERBOSE: Tactic: 4980735 time 0.115136
[TensorRT] VERBOSE: Tactic: 5177343 time 0.069216
[TensorRT] VERBOSE: Tactic: 5242879 time 0.099648
[TensorRT] VERBOSE: Tactic: 5373951 time 0.057792
[TensorRT] VERBOSE: Tactic: 5439487 time 0.093504
[TensorRT] VERBOSE: Tactic: 5570559 time 0.119552
[TensorRT] VERBOSE: Tactic: 5636095 time 0.065376
[TensorRT] VERBOSE: Tactic: 5701631 time 0.20976
[TensorRT] VERBOSE: Tactic: 5767167 time 0.108768
[TensorRT] VERBOSE: Tactic: 5832703 time 0.110912
[TensorRT] VERBOSE: Tactic: 5898239 time 0.072544
[TensorRT] VERBOSE: Tactic: 6029311 time 0.190208
[TensorRT] VERBOSE: Tactic: 6225919 time 0.060544
[TensorRT] VERBOSE: Tactic: 6291455 time 0.054048
[TensorRT] VERBOSE: Tactic: 6422527 time 0.09632
[TensorRT] VERBOSE: Tactic: 6750207 time 0.075648
[TensorRT] VERBOSE: Tactic: 6815743 time 0.099712
[TensorRT] VERBOSE: Tactic: 6946815 time 0.094592
[TensorRT] VERBOSE: Tactic: 7012351 time 0.082496
[TensorRT] VERBOSE: Tactic: 7077887 time 0.066784
[TensorRT] VERBOSE: Tactic: 7143423 time 0.107136
[TensorRT] VERBOSE: Tactic: 7208959 time 0.11232
[TensorRT] VERBOSE: Tactic: 7340031 time 0.0728
[TensorRT] VERBOSE: Tactic: 7405567 time 0.063296
[TensorRT] VERBOSE: Tactic: 7536639 time 0.16208
[TensorRT] VERBOSE: Tactic: 7602175 time 0.096416
[TensorRT] VERBOSE: Tactic: 7733247 time 0.072032
[TensorRT] VERBOSE: Tactic: 7798783 time 0.088448
[TensorRT] VERBOSE: Tactic: 8191999 time 0.100352
[TensorRT] VERBOSE: Tactic: 8257535 time 0.084704
[TensorRT] VERBOSE: Tactic: 8323071 time 0.091776
[TensorRT] VERBOSE: Tactic: 8650751 time 0.102304
[TensorRT] VERBOSE: Tactic: 8716287 time 0.067424
[TensorRT] VERBOSE: Tactic: 9109503 time 0.083264
[TensorRT] VERBOSE: Tactic: 9568255 time 0.083264
[TensorRT] VERBOSE: Tactic: 9895935 time 0.090208
[TensorRT] VERBOSE: Tactic: 10223615 time 0.217504
[TensorRT] VERBOSE: Tactic: 10354687 time 0.102112
[TensorRT] VERBOSE: Tactic: 10551295 time 0.123488
[TensorRT] VERBOSE: Tactic: 10747903 time 0.0712
[TensorRT] VERBOSE: Tactic: 10944511 time 0.114016
[TensorRT] VERBOSE: Fastest Tactic: 6291455 Time: 0.054048
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_62 + Relu_63 (CaskConvolution)
[TensorRT] VERBOSE: Conv_62 + Relu_63 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_interior_nn_v1
[TensorRT] VERBOSE: Tactic: 1754569683116234317 time 0.204736
[TensorRT] VERBOSE: Conv_62 + Relu_63 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_medium_nn_v1
[TensorRT] VERBOSE: Tactic: 1825138533642645384 time 0.206432
[TensorRT] VERBOSE: Conv_62 + Relu_63 (scudnn) Set Tactic Name: volta_scudnn_128x32_relu_interior_nn_v1
[TensorRT] VERBOSE: Tactic: 2733356012094739613 time 0.150784
[TensorRT] VERBOSE: Conv_62 + Relu_63 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_small_nn_v1
[TensorRT] VERBOSE: Tactic: 3915320020053085238 time 0.20464
[TensorRT] VERBOSE: Conv_62 + Relu_63 (scudnn) Set Tactic Name: volta_scudnn_128x64_relu_small_nn_v1
[TensorRT] VERBOSE: Tactic: 6808617066150061604 time 0.124736
[TensorRT] VERBOSE: Conv_62 + Relu_63 (scudnn) Set Tactic Name: volta_scudnn_128x64_relu_interior_nn_v1
[TensorRT] VERBOSE: Tactic: 9091006216302412844 time 0.121088
[TensorRT] VERBOSE: Conv_62 + Relu_63 (scudnn) Set Tactic Name: volta_scudnn_128x64_relu_medium_nn_v1
[TensorRT] VERBOSE: Tactic: -8060443123034038864 time 0.132224
[TensorRT] VERBOSE: Conv_62 + Relu_63 (scudnn) Set Tactic Name: volta_scudnn_128x32_relu_medium_nn_v1
[TensorRT] VERBOSE: Tactic: -4420849921117327522 time 0.11952
[TensorRT] VERBOSE: Conv_62 + Relu_63 (scudnn) Set Tactic Name: volta_scudnn_128x32_relu_small_nn_v1
[TensorRT] VERBOSE: Tactic: -3946921629105938337 time 0.153312
[TensorRT] VERBOSE: Fastest Tactic: -4420849921117327522 Time: 0.11952
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_62 + Relu_63 (CudaConvolution)
[TensorRT] VERBOSE: Tactic: 0 time 0.101888
[TensorRT] VERBOSE: Tactic: 1 time 0.07984
[TensorRT] VERBOSE: Tactic: 2 time 0.22624
[TensorRT] VERBOSE: Tactic: 4 skipped. Scratch requested: 607387648, available: 268435456
[TensorRT] VERBOSE: Tactic: 5 time 0.633376
[TensorRT] VERBOSE: Tactic: 56 time 0.101152
[TensorRT] VERBOSE: Tactic: 57 time 0.079488
[TensorRT] VERBOSE: Tactic: 58 time 0.226976
[TensorRT] VERBOSE: Tactic: 60 skipped. Scratch requested: 607387648, available: 268435456
[TensorRT] VERBOSE: Tactic: 61 time 0.618304
[TensorRT] VERBOSE: Fastest Tactic: 57 Time: 0.079488
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_62 + Relu_63 (CudaDepthwiseConvolution)
[TensorRT] VERBOSE: CudaDepthwiseConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_62 + Relu_63 (CublasConvolution)
[TensorRT] VERBOSE: CublasConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: >>>>>>>>>>>>>>> Chose Runner Type: FusedConvActConvolution Tactic: 6291455
[TensorRT] VERBOSE: 
[TensorRT] VERBOSE: *************** Autotuning format combination: Float(1024,14336,1,200704) -> Float(256,3584,1,50176) ***************
[TensorRT] VERBOSE: Conv_62 + Relu_63 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_62 + Relu_63 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_62 + Relu_63 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_62 + Relu_63 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_62 + Relu_63 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_62 + Relu_63 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_62 + Relu_63 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_62 + Relu_63 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_62 + Relu_63 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_62 + Relu_63 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_62 + Relu_63 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_62 + Relu_63 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_62 + Relu_63 (FusedConvActConvolution)
[TensorRT] VERBOSE: FusedConvActConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_62 + Relu_63 (CaskConvolution)
[TensorRT] VERBOSE: Conv_62 + Relu_63 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: 861694390046228376 time 0.20512
[TensorRT] VERBOSE: Conv_62 + Relu_63 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: 5258189349241541167 time 0.111808
[TensorRT] VERBOSE: Conv_62 + Relu_63 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: 5821621277990374316 time 0.205216
[TensorRT] VERBOSE: Conv_62 + Relu_63 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: 5863767799113001648 time 0.064736
[TensorRT] VERBOSE: Conv_62 + Relu_63 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -9147980667639709536 time 0.203296
[TensorRT] VERBOSE: Conv_62 + Relu_63 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -8892196987859366827 time 0.204768
[TensorRT] VERBOSE: Conv_62 + Relu_63 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -8850904373104590857 time 0.112576
[TensorRT] VERBOSE: Conv_62 + Relu_63 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -8010679767156598961 time 0.063456
[TensorRT] VERBOSE: Conv_62 + Relu_63 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -7751035352149795660 time 0.20416
[TensorRT] VERBOSE: Conv_62 + Relu_63 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -5115676123557684531 time 0.203872
[TensorRT] VERBOSE: Conv_62 + Relu_63 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -493597327599791285 time 0.108576
[TensorRT] VERBOSE: Conv_62 + Relu_63 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -423878181466897819 time 0.065152
[TensorRT] VERBOSE: Fastest Tactic: -8010679767156598961 Time: 0.063456
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_62 + Relu_63 (CudaConvolution)
[TensorRT] VERBOSE: CudaConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_62 + Relu_63 (CudaDepthwiseConvolution)
[TensorRT] VERBOSE: CudaDepthwiseConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_62 + Relu_63 (CublasConvolution)
[TensorRT] VERBOSE: CublasConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: >>>>>>>>>>>>>>> Chose Runner Type: CaskConvolution Tactic: -8010679767156598961
[TensorRT] VERBOSE: Conv_62 + Relu_63 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: 
[TensorRT] VERBOSE: Conv_62 + Relu_63 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_62 + Relu_63 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_62 + Relu_63 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_62 + Relu_63 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_62 + Relu_63 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_62 + Relu_63 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_62 + Relu_63 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_62 + Relu_63 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_62 + Relu_63 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_62 + Relu_63 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_62 + Relu_63 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_62 + Relu_63 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_62 + Relu_63 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: *************** Autotuning format combination: Float(1,14,196,50176) -> Float(1,14,196,50176) ***************
[TensorRT] VERBOSE: Conv_64 + Relu_65 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_64 + Relu_65 (scudnn_winograd) Set Tactic Name: volta_scudnn_winograd_128x128_ldg1_ldg4_relu_tile148t_nt_v1
[TensorRT] VERBOSE: Conv_64 + Relu_65 (scudnn) Set Tactic Name: volta_scudnn_128x64_relu_xregs_large_nn_v1
[TensorRT] VERBOSE: Conv_64 + Relu_65 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_small_nn_v1
[TensorRT] VERBOSE: Conv_64 + Relu_65 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_xregs_large_nn_v1
[TensorRT] VERBOSE: Conv_64 + Relu_65 (scudnn) Set Tactic Name: volta_scudnn_128x64_relu_small_nn_v1
[TensorRT] VERBOSE: Conv_64 + Relu_65 (scudnn) Set Tactic Name: volta_scudnn_128x64_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_64 + Relu_65 (scudnn) Set Tactic Name: volta_scudnn_128x32_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_64 + Relu_65 (scudnn) Set Tactic Name: volta_scudnn_128x32_relu_small_nn_v1
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_64 + Relu_65 (FusedConvActConvolution)
[TensorRT] VERBOSE: Tactic: 524287 time 0.176896
[TensorRT] VERBOSE: Tactic: 720895 time 0.246112
[TensorRT] VERBOSE: Tactic: 983039 time 0.121728
[TensorRT] VERBOSE: Tactic: 1048575 time 0.176352
[TensorRT] VERBOSE: Tactic: 1703935 time 0.097408
[TensorRT] VERBOSE: Tactic: 1769471 time 0.0776
[TensorRT] VERBOSE: Tactic: 1966079 time 0.302784
[TensorRT] VERBOSE: Tactic: 2031615 time 0.252128
[TensorRT] VERBOSE: Tactic: 2228223 time 0.203776
[TensorRT] VERBOSE: Tactic: 2424831 time 0.099104
[TensorRT] VERBOSE: Tactic: 2621439 time 0.091552
[TensorRT] VERBOSE: Tactic: 2752511 time 0.170752
[TensorRT] VERBOSE: Tactic: 2818047 time 0.164832
[TensorRT] VERBOSE: Tactic: 2883583 time 0.36032
[TensorRT] VERBOSE: Tactic: 3014655 time 0.125792
[TensorRT] VERBOSE: Tactic: 3145727 time 0.091392
[TensorRT] VERBOSE: Tactic: 3473407 time 0.185824
[TensorRT] VERBOSE: Tactic: 3604479 time 0.1256
[TensorRT] VERBOSE: Tactic: 3735551 time 0.144928
[TensorRT] VERBOSE: Tactic: 4390911 time 0.319808
[TensorRT] VERBOSE: Tactic: 5046271 time 0.140704
[TensorRT] VERBOSE: Tactic: 5963775 time 0.272768
[TensorRT] VERBOSE: Tactic: 6160383 time 0.158592
[TensorRT] VERBOSE: Tactic: 6488063 time 0.209504
[TensorRT] VERBOSE: Tactic: 6881279 time 0.226272
[TensorRT] VERBOSE: Tactic: 7274495 time 0.089664
[TensorRT] VERBOSE: Tactic: 7864319 time 0.09488
[TensorRT] VERBOSE: Tactic: 7995391 time 0.259808
[TensorRT] VERBOSE: Tactic: 8585215 time 0.20608
[TensorRT] VERBOSE: Tactic: 8847359 time 0.105952
[TensorRT] VERBOSE: Tactic: 8978431 time 0.273536
[TensorRT] VERBOSE: Tactic: 9043967 time 0.110784
[TensorRT] VERBOSE: Tactic: 9175039 time 0.125184
[TensorRT] VERBOSE: Tactic: 9502719 time 0.324032
[TensorRT] VERBOSE: Tactic: 9830399 time 0.145696
[TensorRT] VERBOSE: Tactic: 9961471 time 0.116
[TensorRT] VERBOSE: Tactic: 10027007 time 0.156704
[TensorRT] VERBOSE: Tactic: 10092543 time 0.31984
[TensorRT] VERBOSE: Tactic: 10289151 time 0.30272
[TensorRT] VERBOSE: Tactic: 10485759 time 0.085696
[TensorRT] VERBOSE: Tactic: 10682367 time 0.089664
[TensorRT] VERBOSE: Tactic: 10813439 time 0.135424
[TensorRT] VERBOSE: Fastest Tactic: 1769471 Time: 0.0776
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_64 + Relu_65 (CaskConvolution)
[TensorRT] VERBOSE: Conv_64 + Relu_65 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_medium_nn_v1
[TensorRT] VERBOSE: Tactic: 1825138533642645384 time 0.459456
[TensorRT] VERBOSE: Conv_64 + Relu_65 (scudnn_winograd) Set Tactic Name: volta_scudnn_winograd_128x128_ldg1_ldg4_relu_tile148t_nt_v1
[TensorRT] VERBOSE: Tactic: 2775507031594384867 time 0.076128
[TensorRT] VERBOSE: Conv_64 + Relu_65 (scudnn) Set Tactic Name: volta_scudnn_128x64_relu_xregs_large_nn_v1
[TensorRT] VERBOSE: Tactic: 2842488832350522458 time 0.29584
[TensorRT] VERBOSE: Conv_64 + Relu_65 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_small_nn_v1
[TensorRT] VERBOSE: Tactic: 3915320020053085238 time 0.445504
[TensorRT] VERBOSE: Conv_64 + Relu_65 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_xregs_large_nn_v1
[TensorRT] VERBOSE: Tactic: 6448355332020552203 time 0.464032
[TensorRT] VERBOSE: Conv_64 + Relu_65 (scudnn) Set Tactic Name: volta_scudnn_128x64_relu_small_nn_v1
[TensorRT] VERBOSE: Tactic: 6808617066150061604 time 0.26704
[TensorRT] VERBOSE: Conv_64 + Relu_65 (scudnn) Set Tactic Name: volta_scudnn_128x64_relu_medium_nn_v1
[TensorRT] VERBOSE: Tactic: -8060443123034038864 time 0.316384
[TensorRT] VERBOSE: Conv_64 + Relu_65 (scudnn) Set Tactic Name: volta_scudnn_128x32_relu_medium_nn_v1
[TensorRT] VERBOSE: Tactic: -4420849921117327522 time 0.28096
[TensorRT] VERBOSE: Conv_64 + Relu_65 (scudnn) Set Tactic Name: volta_scudnn_128x32_relu_small_nn_v1
[TensorRT] VERBOSE: Tactic: -3946921629105938337 time 0.323136
[TensorRT] VERBOSE: Fastest Tactic: 2775507031594384867 Time: 0.076128
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_64 + Relu_65 (CudaConvolution)
[TensorRT] VERBOSE: Tactic: 0 time 0.391328
[TensorRT] VERBOSE: Tactic: 1 time 0.174848
[TensorRT] VERBOSE: Tactic: 2 time 0.334112
[TensorRT] VERBOSE: Tactic: 4 time 0.79968
[TensorRT] VERBOSE: Tactic: 5 skipped. Scratch requested: 287440896, available: 268435456
[TensorRT] VERBOSE: Tactic: 6 time 0.104448
[TensorRT] VERBOSE: Tactic: 56 time 0.3912
[TensorRT] VERBOSE: Tactic: 57 time 0.175552
[TensorRT] VERBOSE: Tactic: 58 time 0.33408
[TensorRT] VERBOSE: Tactic: 60 time 0.799328
[TensorRT] VERBOSE: Tactic: 61 skipped. Scratch requested: 287440896, available: 268435456
[TensorRT] VERBOSE: Tactic: 62 time 0.104288
[TensorRT] VERBOSE: Fastest Tactic: 62 Time: 0.104288
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_64 + Relu_65 (CudaDepthwiseConvolution)
[TensorRT] VERBOSE: CudaDepthwiseConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_64 + Relu_65 (CublasConvolution)
[TensorRT] VERBOSE: CublasConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: >>>>>>>>>>>>>>> Chose Runner Type: CaskConvolution Tactic: 2775507031594384867
[TensorRT] VERBOSE: Conv_64 + Relu_65 (scudnn_winograd) Set Tactic Name: volta_scudnn_winograd_128x128_ldg1_ldg4_relu_tile148t_nt_v1
[TensorRT] VERBOSE: 
[TensorRT] VERBOSE: Conv_64 + Relu_65 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_64 + Relu_65 (scudnn_winograd) Set Tactic Name: volta_scudnn_winograd_128x128_ldg1_ldg4_relu_tile148t_nt_v1
[TensorRT] VERBOSE: Conv_64 + Relu_65 (scudnn) Set Tactic Name: volta_scudnn_128x64_relu_xregs_large_nn_v1
[TensorRT] VERBOSE: Conv_64 + Relu_65 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_small_nn_v1
[TensorRT] VERBOSE: Conv_64 + Relu_65 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_xregs_large_nn_v1
[TensorRT] VERBOSE: Conv_64 + Relu_65 (scudnn) Set Tactic Name: volta_scudnn_128x64_relu_small_nn_v1
[TensorRT] VERBOSE: Conv_64 + Relu_65 (scudnn) Set Tactic Name: volta_scudnn_128x64_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_64 + Relu_65 (scudnn) Set Tactic Name: volta_scudnn_128x32_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_64 + Relu_65 (scudnn) Set Tactic Name: volta_scudnn_128x32_relu_small_nn_v1
[TensorRT] VERBOSE: Conv_64 + Relu_65 (scudnn_winograd) Set Tactic Name: volta_scudnn_winograd_128x128_ldg1_ldg4_relu_tile148t_nt_v1
[TensorRT] VERBOSE: *************** Autotuning format combination: Float(256,3584,1,50176) -> Float(256,3584,1,50176) ***************
[TensorRT] VERBOSE: Conv_64 + Relu_65 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_64 + Relu_65 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_large_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_64 + Relu_65 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_64 + Relu_65 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_64 + Relu_65 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_64 + Relu_65 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_64 + Relu_65 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_64 + Relu_65 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_64 + Relu_65 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_large_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_64 + Relu_65 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_large_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_64 + Relu_65 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_64 + Relu_65 (FusedConvActConvolution)
[TensorRT] VERBOSE: FusedConvActConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_64 + Relu_65 (CaskConvolution)
[TensorRT] VERBOSE: Conv_64 + Relu_65 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: 861694390046228376 time 0.45008
[TensorRT] VERBOSE: Conv_64 + Relu_65 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_large_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: 1017870653102653567 time 0.451744
[TensorRT] VERBOSE: Conv_64 + Relu_65 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: 5258189349241541167 time 0.23904
[TensorRT] VERBOSE: Conv_64 + Relu_65 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: 5821621277990374316 time 0.447328
[TensorRT] VERBOSE: Conv_64 + Relu_65 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: 5863767799113001648 time 0.133088
[TensorRT] VERBOSE: Conv_64 + Relu_65 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -9147980667639709536 time 0.448832
[TensorRT] VERBOSE: Conv_64 + Relu_65 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -8850904373104590857 time 0.242304
[TensorRT] VERBOSE: Conv_64 + Relu_65 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -7751035352149795660 time 0.446752
[TensorRT] VERBOSE: Conv_64 + Relu_65 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_large_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -3853827649136781465 time 0.457568
[TensorRT] VERBOSE: Conv_64 + Relu_65 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_large_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -3263369460438823196 time 0.241696
[TensorRT] VERBOSE: Conv_64 + Relu_65 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -423878181466897819 time 0.134816
[TensorRT] VERBOSE: Fastest Tactic: 5863767799113001648 Time: 0.133088
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_64 + Relu_65 (CudaConvolution)
[TensorRT] VERBOSE: CudaConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_64 + Relu_65 (CudaDepthwiseConvolution)
[TensorRT] VERBOSE: CudaDepthwiseConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_64 + Relu_65 (CublasConvolution)
[TensorRT] VERBOSE: CublasConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: >>>>>>>>>>>>>>> Chose Runner Type: CaskConvolution Tactic: 5863767799113001648
[TensorRT] VERBOSE: Conv_64 + Relu_65 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: 
[TensorRT] VERBOSE: Conv_64 + Relu_65 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_64 + Relu_65 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_large_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_64 + Relu_65 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_64 + Relu_65 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_64 + Relu_65 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_64 + Relu_65 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_64 + Relu_65 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_64 + Relu_65 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_64 + Relu_65 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_large_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_64 + Relu_65 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_large_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_64 + Relu_65 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_64 + Relu_65 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: *************** Autotuning format combination: Float(1,14,196,50176), Float(1,14,196,200704) -> Float(1,14,196,200704) ***************
[TensorRT] VERBOSE: Conv_66 + Add_67 + Relu_68 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_interior_nn_v1
[TensorRT] VERBOSE: Conv_66 + Add_67 + Relu_68 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_66 + Add_67 + Relu_68 (scudnn) Set Tactic Name: volta_scudnn_128x32_relu_interior_nn_v1
[TensorRT] VERBOSE: Conv_66 + Add_67 + Relu_68 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_small_nn_v1
[TensorRT] VERBOSE: Conv_66 + Add_67 + Relu_68 (scudnn) Set Tactic Name: volta_scudnn_128x64_relu_small_nn_v1
[TensorRT] VERBOSE: Conv_66 + Add_67 + Relu_68 (scudnn) Set Tactic Name: volta_scudnn_128x64_relu_interior_nn_v1
[TensorRT] VERBOSE: Conv_66 + Add_67 + Relu_68 (scudnn) Set Tactic Name: volta_scudnn_128x64_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_66 + Add_67 + Relu_68 (scudnn) Set Tactic Name: volta_scudnn_128x32_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_66 + Add_67 + Relu_68 (scudnn) Set Tactic Name: volta_scudnn_128x32_relu_small_nn_v1
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_66 + Add_67 + Relu_68 (CaskConvolution)
[TensorRT] VERBOSE: Conv_66 + Add_67 + Relu_68 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_interior_nn_v1
[TensorRT] VERBOSE: Tactic: 1754569683116234317 time 0.062016
[TensorRT] VERBOSE: Conv_66 + Add_67 + Relu_68 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_medium_nn_v1
[TensorRT] VERBOSE: Tactic: 1825138533642645384 time 0.062656
[TensorRT] VERBOSE: Conv_66 + Add_67 + Relu_68 (scudnn) Set Tactic Name: volta_scudnn_128x32_relu_interior_nn_v1
[TensorRT] VERBOSE: Tactic: 2733356012094739613 time 0.064512
[TensorRT] VERBOSE: Conv_66 + Add_67 + Relu_68 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_small_nn_v1
[TensorRT] VERBOSE: Tactic: 3915320020053085238 time 0.06224
[TensorRT] VERBOSE: Conv_66 + Add_67 + Relu_68 (scudnn) Set Tactic Name: volta_scudnn_128x64_relu_small_nn_v1
[TensorRT] VERBOSE: Tactic: 6808617066150061604 time 0.066976
[TensorRT] VERBOSE: Conv_66 + Add_67 + Relu_68 (scudnn) Set Tactic Name: volta_scudnn_128x64_relu_interior_nn_v1
[TensorRT] VERBOSE: Tactic: 9091006216302412844 time 0.063648
[TensorRT] VERBOSE: Conv_66 + Add_67 + Relu_68 (scudnn) Set Tactic Name: volta_scudnn_128x64_relu_medium_nn_v1
[TensorRT] VERBOSE: Tactic: -8060443123034038864 time 0.068416
[TensorRT] VERBOSE: Conv_66 + Add_67 + Relu_68 (scudnn) Set Tactic Name: volta_scudnn_128x32_relu_medium_nn_v1
[TensorRT] VERBOSE: Tactic: -4420849921117327522 time 0.059232
[TensorRT] VERBOSE: Conv_66 + Add_67 + Relu_68 (scudnn) Set Tactic Name: volta_scudnn_128x32_relu_small_nn_v1
[TensorRT] VERBOSE: Tactic: -3946921629105938337 time 0.071616
[TensorRT] VERBOSE: Fastest Tactic: -4420849921117327522 Time: 0.059232
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_66 + Add_67 + Relu_68 (CudaConvolution)
[TensorRT] VERBOSE: Tactic: 0 time 0.107264
[TensorRT] VERBOSE: Tactic: 1 time 0.079776
[TensorRT] VERBOSE: Tactic: 2 time 0.188928
[TensorRT] VERBOSE: Tactic: 4 skipped. Scratch requested: 605618176, available: 268435456
[TensorRT] VERBOSE: Tactic: 5 time 0.585248
[TensorRT] VERBOSE: Tactic: 56 time 0.106752
[TensorRT] VERBOSE: Tactic: 57 time 0.079968
[TensorRT] VERBOSE: Tactic: 58 time 0.19056
[TensorRT] VERBOSE: Tactic: 60 skipped. Scratch requested: 605618176, available: 268435456
[TensorRT] VERBOSE: Tactic: 61 time 0.58368
[TensorRT] VERBOSE: Fastest Tactic: 1 Time: 0.079776
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_66 + Add_67 + Relu_68 (CublasConvolution)
[TensorRT] VERBOSE: CublasConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: >>>>>>>>>>>>>>> Chose Runner Type: CaskConvolution Tactic: -4420849921117327522
[TensorRT] VERBOSE: Conv_66 + Add_67 + Relu_68 (scudnn) Set Tactic Name: volta_scudnn_128x32_relu_medium_nn_v1
[TensorRT] VERBOSE: 
[TensorRT] VERBOSE: Conv_66 + Add_67 + Relu_68 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_interior_nn_v1
[TensorRT] VERBOSE: Conv_66 + Add_67 + Relu_68 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_66 + Add_67 + Relu_68 (scudnn) Set Tactic Name: volta_scudnn_128x32_relu_interior_nn_v1
[TensorRT] VERBOSE: Conv_66 + Add_67 + Relu_68 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_small_nn_v1
[TensorRT] VERBOSE: Conv_66 + Add_67 + Relu_68 (scudnn) Set Tactic Name: volta_scudnn_128x64_relu_small_nn_v1
[TensorRT] VERBOSE: Conv_66 + Add_67 + Relu_68 (scudnn) Set Tactic Name: volta_scudnn_128x64_relu_interior_nn_v1
[TensorRT] VERBOSE: Conv_66 + Add_67 + Relu_68 (scudnn) Set Tactic Name: volta_scudnn_128x64_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_66 + Add_67 + Relu_68 (scudnn) Set Tactic Name: volta_scudnn_128x32_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_66 + Add_67 + Relu_68 (scudnn) Set Tactic Name: volta_scudnn_128x32_relu_small_nn_v1
[TensorRT] VERBOSE: Conv_66 + Add_67 + Relu_68 (scudnn) Set Tactic Name: volta_scudnn_128x32_relu_medium_nn_v1
[TensorRT] VERBOSE: *************** Autotuning format combination: Float(256,3584,1,50176), Float(1024,14336,1,200704) -> Float(1024,14336,1,200704) ***************
[TensorRT] VERBOSE: Conv_66 + Add_67 + Relu_68 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_66 + Add_67 + Relu_68 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_66 + Add_67 + Relu_68 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_66 + Add_67 + Relu_68 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_66 + Add_67 + Relu_68 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_66 + Add_67 + Relu_68 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_66 + Add_67 + Relu_68 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_66 + Add_67 + Relu_68 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_66 + Add_67 + Relu_68 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_66 + Add_67 + Relu_68 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_66 + Add_67 + Relu_68 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_66 + Add_67 + Relu_68 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_66 + Add_67 + Relu_68 (CaskConvolution)
[TensorRT] VERBOSE: Conv_66 + Add_67 + Relu_68 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: 861694390046228376 time 0.061696
[TensorRT] VERBOSE: Conv_66 + Add_67 + Relu_68 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: 5258189349241541167 time 0.06496
[TensorRT] VERBOSE: Conv_66 + Add_67 + Relu_68 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: 5821621277990374316 time 0.061696
[TensorRT] VERBOSE: Conv_66 + Add_67 + Relu_68 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: 5863767799113001648 time 0.063872
[TensorRT] VERBOSE: Conv_66 + Add_67 + Relu_68 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -9147980667639709536 time 0.061888
[TensorRT] VERBOSE: Conv_66 + Add_67 + Relu_68 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -8892196987859366827 time 0.06176
[TensorRT] VERBOSE: Conv_66 + Add_67 + Relu_68 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -8850904373104590857 time 0.0648
[TensorRT] VERBOSE: Conv_66 + Add_67 + Relu_68 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -8010679767156598961 time 0.063584
[TensorRT] VERBOSE: Conv_66 + Add_67 + Relu_68 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -7751035352149795660 time 0.061664
[TensorRT] VERBOSE: Conv_66 + Add_67 + Relu_68 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -5115676123557684531 time 0.06144
[TensorRT] VERBOSE: Conv_66 + Add_67 + Relu_68 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -493597327599791285 time 0.062464
[TensorRT] VERBOSE: Conv_66 + Add_67 + Relu_68 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -423878181466897819 time 0.064288
[TensorRT] VERBOSE: Fastest Tactic: -5115676123557684531 Time: 0.06144
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_66 + Add_67 + Relu_68 (CudaConvolution)
[TensorRT] VERBOSE: CudaConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_66 + Add_67 + Relu_68 (CublasConvolution)
[TensorRT] VERBOSE: CublasConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: >>>>>>>>>>>>>>> Chose Runner Type: CaskConvolution Tactic: -5115676123557684531
[TensorRT] VERBOSE: Conv_66 + Add_67 + Relu_68 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: 
[TensorRT] VERBOSE: Conv_66 + Add_67 + Relu_68 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_66 + Add_67 + Relu_68 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_66 + Add_67 + Relu_68 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_66 + Add_67 + Relu_68 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_66 + Add_67 + Relu_68 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_66 + Add_67 + Relu_68 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_66 + Add_67 + Relu_68 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_66 + Add_67 + Relu_68 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_66 + Add_67 + Relu_68 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_66 + Add_67 + Relu_68 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_66 + Add_67 + Relu_68 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_66 + Add_67 + Relu_68 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_66 + Add_67 + Relu_68 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: *************** Autotuning format combination: Float(1,14,196,200704) -> Float(1,14,196,50176) ***************
[TensorRT] VERBOSE: *************** Autotuning format combination: Float(1024,14336,1,200704) -> Float(256,3584,1,50176) ***************
[TensorRT] VERBOSE: *************** Autotuning format combination: Float(1,14,196,50176) -> Float(1,14,196,50176) ***************
[TensorRT] VERBOSE: *************** Autotuning format combination: Float(256,3584,1,50176) -> Float(256,3584,1,50176) ***************
[TensorRT] VERBOSE: *************** Autotuning format combination: Float(1,14,196,50176), Float(1,14,196,200704) -> Float(1,14,196,200704) ***************
[TensorRT] VERBOSE: *************** Autotuning format combination: Float(256,3584,1,50176), Float(1024,14336,1,200704) -> Float(1024,14336,1,200704) ***************
[TensorRT] VERBOSE: *************** Autotuning format combination: Float(1,14,196,200704) -> Float(1,14,196,50176) ***************
[TensorRT] VERBOSE: *************** Autotuning format combination: Float(1024,14336,1,200704) -> Float(256,3584,1,50176) ***************
[TensorRT] VERBOSE: *************** Autotuning format combination: Float(1,14,196,50176) -> Float(1,14,196,50176) ***************
[TensorRT] VERBOSE: *************** Autotuning format combination: Float(256,3584,1,50176) -> Float(256,3584,1,50176) ***************
[TensorRT] VERBOSE: *************** Autotuning format combination: Float(1,14,196,50176), Float(1,14,196,200704) -> Float(1,14,196,200704) ***************
[TensorRT] VERBOSE: *************** Autotuning format combination: Float(256,3584,1,50176), Float(1024,14336,1,200704) -> Float(1024,14336,1,200704) ***************
[TensorRT] VERBOSE: *************** Autotuning format combination: Float(1,14,196,200704) -> Float(1,14,196,50176) ***************
[TensorRT] VERBOSE: *************** Autotuning format combination: Float(1024,14336,1,200704) -> Float(256,3584,1,50176) ***************
[TensorRT] VERBOSE: *************** Autotuning format combination: Float(1,14,196,50176) -> Float(1,14,196,50176) ***************
[TensorRT] VERBOSE: *************** Autotuning format combination: Float(256,3584,1,50176) -> Float(256,3584,1,50176) ***************
[TensorRT] VERBOSE: *************** Autotuning format combination: Float(1,14,196,50176), Float(1,14,196,200704) -> Float(1,14,196,200704) ***************
[TensorRT] VERBOSE: *************** Autotuning format combination: Float(256,3584,1,50176), Float(1024,14336,1,200704) -> Float(1024,14336,1,200704) ***************
[TensorRT] VERBOSE: *************** Autotuning format combination: Float(1,14,196,200704) -> Float(1,14,196,50176) ***************
[TensorRT] VERBOSE: *************** Autotuning format combination: Float(1024,14336,1,200704) -> Float(256,3584,1,50176) ***************
[TensorRT] VERBOSE: *************** Autotuning format combination: Float(1,14,196,50176) -> Float(1,14,196,50176) ***************
[TensorRT] VERBOSE: *************** Autotuning format combination: Float(256,3584,1,50176) -> Float(256,3584,1,50176) ***************
[TensorRT] VERBOSE: *************** Autotuning format combination: Float(1,14,196,50176), Float(1,14,196,200704) -> Float(1,14,196,200704) ***************
[TensorRT] VERBOSE: *************** Autotuning format combination: Float(256,3584,1,50176), Float(1024,14336,1,200704) -> Float(1024,14336,1,200704) ***************
[TensorRT] VERBOSE: *************** Autotuning format combination: Float(1,14,196,200704) -> Float(1,14,196,100352) ***************
[TensorRT] VERBOSE: Conv_97 + Relu_98 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_interior_nn_v1
[TensorRT] VERBOSE: Conv_97 + Relu_98 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_97 + Relu_98 (scudnn) Set Tactic Name: volta_scudnn_128x32_relu_interior_nn_v1
[TensorRT] VERBOSE: Conv_97 + Relu_98 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_small_nn_v1
[TensorRT] VERBOSE: Conv_97 + Relu_98 (scudnn) Set Tactic Name: volta_scudnn_128x64_relu_small_nn_v1
[TensorRT] VERBOSE: Conv_97 + Relu_98 (scudnn) Set Tactic Name: volta_scudnn_128x64_relu_interior_nn_v1
[TensorRT] VERBOSE: Conv_97 + Relu_98 (scudnn) Set Tactic Name: volta_scudnn_128x64_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_97 + Relu_98 (scudnn) Set Tactic Name: volta_scudnn_128x32_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_97 + Relu_98 (scudnn) Set Tactic Name: volta_scudnn_128x32_relu_small_nn_v1
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_97 + Relu_98 (FusedConvActConvolution)
[TensorRT] VERBOSE: Tactic: 589823 time 0.43888
[TensorRT] VERBOSE: Tactic: 655359 time 0.26704
[TensorRT] VERBOSE: Tactic: 786431 time 0.143264
[TensorRT] VERBOSE: Tactic: 851967 time 0.105536
[TensorRT] VERBOSE: Tactic: 1179647 time 0.104064
[TensorRT] VERBOSE: Tactic: 1310719 time 0.205408
[TensorRT] VERBOSE: Tactic: 1376255 time 0.292832
[TensorRT] VERBOSE: Tactic: 1441791 time 0.149888
[TensorRT] VERBOSE: Tactic: 1507327 time 0.152416
[TensorRT] VERBOSE: Tactic: 1638399 time 0.176064
[TensorRT] VERBOSE: Tactic: 1835007 time 0.16176
[TensorRT] VERBOSE: Tactic: 1900543 time 0.285344
[TensorRT] VERBOSE: Tactic: 2097151 time 0.138848
[TensorRT] VERBOSE: Tactic: 2162687 time 0.289184
[TensorRT] VERBOSE: Tactic: 2293759 time 0.265088
[TensorRT] VERBOSE: Tactic: 2359295 time 0.160064
[TensorRT] VERBOSE: Tactic: 2686975 time 0.277664
[TensorRT] VERBOSE: Tactic: 3080191 time 0.139488
[TensorRT] VERBOSE: Tactic: 3342335 time 0.148064
[TensorRT] VERBOSE: Tactic: 3407871 time 0.142976
[TensorRT] VERBOSE: Tactic: 3538943 time 0.09616
[TensorRT] VERBOSE: Tactic: 3670015 time 0.478208
[TensorRT] VERBOSE: Tactic: 3932159 time 0.210592
[TensorRT] VERBOSE: Tactic: 3997695 time 0.1304
[TensorRT] VERBOSE: Tactic: 4063231 time 0.100064
[TensorRT] VERBOSE: Tactic: 4194303 time 0.141824
[TensorRT] VERBOSE: Tactic: 4259839 time 0.14624
[TensorRT] VERBOSE: Tactic: 4325375 time 0.166432
[TensorRT] VERBOSE: Tactic: 4521983 time 0.249888
[TensorRT] VERBOSE: Tactic: 4587519 time 0.152704
[TensorRT] VERBOSE: Tactic: 4653055 time 0.09456
[TensorRT] VERBOSE: Tactic: 4915199 time 0.131072
[TensorRT] VERBOSE: Tactic: 4980735 time 0.174112
[TensorRT] VERBOSE: Tactic: 5177343 time 0.110144
[TensorRT] VERBOSE: Tactic: 5242879 time 0.131616
[TensorRT] VERBOSE: Tactic: 5373951 time 0.105856
[TensorRT] VERBOSE: Tactic: 5439487 time 0.134848
[TensorRT] VERBOSE: Tactic: 5570559 time 0.143584
[TensorRT] VERBOSE: Tactic: 5636095 time 0.098496
[TensorRT] VERBOSE: Tactic: 5701631 time 0.247072
[TensorRT] VERBOSE: Tactic: 5767167 time 0.17088
[TensorRT] VERBOSE: Tactic: 5832703 time 0.134592
[TensorRT] VERBOSE: Tactic: 5898239 time 0.102176
[TensorRT] VERBOSE: Tactic: 6029311 time 0.22736
[TensorRT] VERBOSE: Tactic: 6225919 time 0.08448
[TensorRT] VERBOSE: Tactic: 6291455 time 0.096384
[TensorRT] VERBOSE: Tactic: 6422527 time 0.12
[TensorRT] VERBOSE: Tactic: 6750207 time 0.131584
[TensorRT] VERBOSE: Tactic: 6815743 time 0.132096
[TensorRT] VERBOSE: Tactic: 6946815 time 0.141984
[TensorRT] VERBOSE: Tactic: 7012351 time 0.128064
[TensorRT] VERBOSE: Tactic: 7077887 time 0.092416
[TensorRT] VERBOSE: Tactic: 7143423 time 0.169792
[TensorRT] VERBOSE: Tactic: 7208959 time 0.144512
[TensorRT] VERBOSE: Tactic: 7340031 time 0.10528
[TensorRT] VERBOSE: Tactic: 7405567 time 0.084224
[TensorRT] VERBOSE: Tactic: 7536639 time 0.20416
[TensorRT] VERBOSE: Tactic: 7602175 time 0.140832
[TensorRT] VERBOSE: Tactic: 7733247 time 0.103296
[TensorRT] VERBOSE: Tactic: 7798783 time 0.132608
[TensorRT] VERBOSE: Tactic: 8191999 time 0.173472
[TensorRT] VERBOSE: Tactic: 8257535 time 0.131104
[TensorRT] VERBOSE: Tactic: 8323071 time 0.133312
[TensorRT] VERBOSE: Tactic: 8650751 time 0.165568
[TensorRT] VERBOSE: Tactic: 8716287 time 0.093408
[TensorRT] VERBOSE: Tactic: 9109503 time 0.132064
[TensorRT] VERBOSE: Tactic: 9568255 time 0.130336
[TensorRT] VERBOSE: Tactic: 9895935 time 0.139712
[TensorRT] VERBOSE: Tactic: 10223615 time 0.24944
[TensorRT] VERBOSE: Tactic: 10354687 time 0.158784
[TensorRT] VERBOSE: Tactic: 10551295 time 0.15408
[TensorRT] VERBOSE: Tactic: 10747903 time 0.101056
[TensorRT] VERBOSE: Tactic: 10944511 time 0.173152
[TensorRT] VERBOSE: Fastest Tactic: 7405567 Time: 0.084224
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_97 + Relu_98 (CaskConvolution)
[TensorRT] VERBOSE: Conv_97 + Relu_98 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_interior_nn_v1
[TensorRT] VERBOSE: Tactic: 1754569683116234317 time 0.18928
[TensorRT] VERBOSE: Conv_97 + Relu_98 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_medium_nn_v1
[TensorRT] VERBOSE: Tactic: 1825138533642645384 time 0.191456
[TensorRT] VERBOSE: Conv_97 + Relu_98 (scudnn) Set Tactic Name: volta_scudnn_128x32_relu_interior_nn_v1
[TensorRT] VERBOSE: Tactic: 2733356012094739613 time 0.197856
[TensorRT] VERBOSE: Conv_97 + Relu_98 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_small_nn_v1
[TensorRT] VERBOSE: Tactic: 3915320020053085238 time 0.189152
[TensorRT] VERBOSE: Conv_97 + Relu_98 (scudnn) Set Tactic Name: volta_scudnn_128x64_relu_small_nn_v1
[TensorRT] VERBOSE: Tactic: 6808617066150061604 time 0.117408
[TensorRT] VERBOSE: Conv_97 + Relu_98 (scudnn) Set Tactic Name: volta_scudnn_128x64_relu_interior_nn_v1
[TensorRT] VERBOSE: Tactic: 9091006216302412844 time 0.112736
[TensorRT] VERBOSE: Conv_97 + Relu_98 (scudnn) Set Tactic Name: volta_scudnn_128x64_relu_medium_nn_v1
[TensorRT] VERBOSE: Tactic: -8060443123034038864 time 0.123776
[TensorRT] VERBOSE: Conv_97 + Relu_98 (scudnn) Set Tactic Name: volta_scudnn_128x32_relu_medium_nn_v1
[TensorRT] VERBOSE: Tactic: -4420849921117327522 time 0.146016
[TensorRT] VERBOSE: Conv_97 + Relu_98 (scudnn) Set Tactic Name: volta_scudnn_128x32_relu_small_nn_v1
[TensorRT] VERBOSE: Tactic: -3946921629105938337 time 0.224352
[TensorRT] VERBOSE: Fastest Tactic: 9091006216302412844 Time: 0.112736
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_97 + Relu_98 (CudaConvolution)
[TensorRT] VERBOSE: Tactic: 0 time 0.132832
[TensorRT] VERBOSE: Tactic: 1 time 0.130464
[TensorRT] VERBOSE: Tactic: 2 time 0.276288
[TensorRT] VERBOSE: Tactic: 4 skipped. Scratch requested: 1212416000, available: 268435456
[TensorRT] VERBOSE: Tactic: 5 time 1.10611
[TensorRT] VERBOSE: Tactic: 56 time 0.132512
[TensorRT] VERBOSE: Tactic: 57 time 0.1304
[TensorRT] VERBOSE: Tactic: 58 time 0.27632
[TensorRT] VERBOSE: Tactic: 60 skipped. Scratch requested: 1212416000, available: 268435456
[TensorRT] VERBOSE: Tactic: 61 time 1.1031
[TensorRT] VERBOSE: Fastest Tactic: 57 Time: 0.1304
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_97 + Relu_98 (CudaDepthwiseConvolution)
[TensorRT] VERBOSE: CudaDepthwiseConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_97 + Relu_98 (CublasConvolution)
[TensorRT] VERBOSE: CublasConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: >>>>>>>>>>>>>>> Chose Runner Type: FusedConvActConvolution Tactic: 7405567
[TensorRT] VERBOSE: 
[TensorRT] VERBOSE: *************** Autotuning format combination: Float(1024,14336,1,200704) -> Float(512,7168,1,100352) ***************
[TensorRT] VERBOSE: Conv_97 + Relu_98 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_97 + Relu_98 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_97 + Relu_98 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_97 + Relu_98 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_97 + Relu_98 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_97 + Relu_98 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_97 + Relu_98 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_97 + Relu_98 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_97 + Relu_98 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_97 + Relu_98 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_97 + Relu_98 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_97 + Relu_98 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_97 + Relu_98 (FusedConvActConvolution)
[TensorRT] VERBOSE: FusedConvActConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_97 + Relu_98 (CaskConvolution)
[TensorRT] VERBOSE: Conv_97 + Relu_98 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: 861694390046228376 time 0.194976
[TensorRT] VERBOSE: Conv_97 + Relu_98 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: 5258189349241541167 time 0.1048
[TensorRT] VERBOSE: Conv_97 + Relu_98 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: 5821621277990374316 time 0.194752
[TensorRT] VERBOSE: Conv_97 + Relu_98 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: 5863767799113001648 time 0.114016
[TensorRT] VERBOSE: Conv_97 + Relu_98 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -9147980667639709536 time 0.188896
[TensorRT] VERBOSE: Conv_97 + Relu_98 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -8892196987859366827 time 0.189568
[TensorRT] VERBOSE: Conv_97 + Relu_98 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -8850904373104590857 time 0.105568
[TensorRT] VERBOSE: Conv_97 + Relu_98 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -8010679767156598961 time 0.111776
[TensorRT] VERBOSE: Conv_97 + Relu_98 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -7751035352149795660 time 0.190304
[TensorRT] VERBOSE: Conv_97 + Relu_98 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -5115676123557684531 time 0.193184
[TensorRT] VERBOSE: Conv_97 + Relu_98 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -493597327599791285 time 0.101504
[TensorRT] VERBOSE: Conv_97 + Relu_98 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -423878181466897819 time 0.114272
[TensorRT] VERBOSE: Fastest Tactic: -493597327599791285 Time: 0.101504
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_97 + Relu_98 (CudaConvolution)
[TensorRT] VERBOSE: CudaConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_97 + Relu_98 (CudaDepthwiseConvolution)
[TensorRT] VERBOSE: CudaDepthwiseConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_97 + Relu_98 (CublasConvolution)
[TensorRT] VERBOSE: CublasConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: >>>>>>>>>>>>>>> Chose Runner Type: CaskConvolution Tactic: -493597327599791285
[TensorRT] VERBOSE: Conv_97 + Relu_98 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: 
[TensorRT] VERBOSE: Conv_97 + Relu_98 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_97 + Relu_98 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_97 + Relu_98 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_97 + Relu_98 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_97 + Relu_98 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_97 + Relu_98 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_97 + Relu_98 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_97 + Relu_98 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_97 + Relu_98 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_97 + Relu_98 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_97 + Relu_98 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_97 + Relu_98 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_97 + Relu_98 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: --------------- Timing Runner: <reformat> (Reformat)
[TensorRT] VERBOSE: Tactic: 1002 time 0.007776
[TensorRT] VERBOSE: Tactic: 0 time 0.009376
[TensorRT] VERBOSE: Fastest Tactic: 1002 Time: 0.007776
[TensorRT] VERBOSE: --------------- Timing Runner: <reformat> (Reformat)
[TensorRT] VERBOSE: Tactic: 1002 time 0.007776
[TensorRT] VERBOSE: Tactic: 0 time 0.010368
[TensorRT] VERBOSE: Fastest Tactic: 1002 Time: 0.007776
[TensorRT] VERBOSE: *************** Autotuning format combination: Float(1,14,196,100352) -> Float(1,7,49,25088) ***************
[TensorRT] VERBOSE: Conv_99 + Relu_100 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_99 + Relu_100 (scudnn) Set Tactic Name: volta_scudnn_128x64_relu_xregs_large_nn_v1
[TensorRT] VERBOSE: Conv_99 + Relu_100 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_small_nn_v1
[TensorRT] VERBOSE: Conv_99 + Relu_100 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_xregs_large_nn_v1
[TensorRT] VERBOSE: Conv_99 + Relu_100 (scudnn) Set Tactic Name: volta_scudnn_128x64_relu_small_nn_v1
[TensorRT] VERBOSE: Conv_99 + Relu_100 (scudnn) Set Tactic Name: volta_scudnn_128x64_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_99 + Relu_100 (scudnn) Set Tactic Name: volta_scudnn_128x32_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_99 + Relu_100 (scudnn) Set Tactic Name: volta_scudnn_128x32_relu_small_nn_v1
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_99 + Relu_100 (FusedConvActConvolution)
[TensorRT] VERBOSE: Tactic: 458751 time 0.447776
[TensorRT] VERBOSE: Fastest Tactic: 458751 Time: 0.447776
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_99 + Relu_100 (CaskConvolution)
[TensorRT] VERBOSE: Conv_99 + Relu_100 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_medium_nn_v1
[TensorRT] VERBOSE: Tactic: 1825138533642645384 time 0.822752
[TensorRT] VERBOSE: Conv_99 + Relu_100 (scudnn) Set Tactic Name: volta_scudnn_128x64_relu_xregs_large_nn_v1
[TensorRT] VERBOSE: Tactic: 2842488832350522458 time 0.5328
[TensorRT] VERBOSE: Conv_99 + Relu_100 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_small_nn_v1
[TensorRT] VERBOSE: Tactic: 3915320020053085238 time 0.810048
[TensorRT] VERBOSE: Conv_99 + Relu_100 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_xregs_large_nn_v1
[TensorRT] VERBOSE: Tactic: 6448355332020552203 time 0.83552
[TensorRT] VERBOSE: Conv_99 + Relu_100 (scudnn) Set Tactic Name: volta_scudnn_128x64_relu_small_nn_v1
[TensorRT] VERBOSE: Tactic: 6808617066150061604 time 0.487328
[TensorRT] VERBOSE: Conv_99 + Relu_100 (scudnn) Set Tactic Name: volta_scudnn_128x64_relu_medium_nn_v1
[TensorRT] VERBOSE: Tactic: -8060443123034038864 time 0.546944
[TensorRT] VERBOSE: Conv_99 + Relu_100 (scudnn) Set Tactic Name: volta_scudnn_128x32_relu_medium_nn_v1
[TensorRT] VERBOSE: Tactic: -4420849921117327522 time 0.641888
[TensorRT] VERBOSE: Conv_99 + Relu_100 (scudnn) Set Tactic Name: volta_scudnn_128x32_relu_small_nn_v1
[TensorRT] VERBOSE: Tactic: -3946921629105938337 time 0.720192
[TensorRT] VERBOSE: Fastest Tactic: 6808617066150061604 Time: 0.487328
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_99 + Relu_100 (CudaConvolution)
[TensorRT] VERBOSE: Tactic: 0 time 0.4096
[TensorRT] VERBOSE: Tactic: 1 time 0.32272
[TensorRT] VERBOSE: Tactic: 2 time 0.373248
[TensorRT] VERBOSE: Tactic: 5 skipped. Scratch requested: 1145307136, available: 268435456
[TensorRT] VERBOSE: Tactic: 56 time 0.324192
[TensorRT] VERBOSE: Tactic: 57 time 0.409408
[TensorRT] VERBOSE: Tactic: 58 time 0.386528
[TensorRT] VERBOSE: Tactic: 61 skipped. Scratch requested: 1145307136, available: 268435456
[TensorRT] VERBOSE: Fastest Tactic: 1 Time: 0.32272
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_99 + Relu_100 (CudaDepthwiseConvolution)
[TensorRT] VERBOSE: CudaDepthwiseConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_99 + Relu_100 (CublasConvolution)
[TensorRT] VERBOSE: CublasConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: >>>>>>>>>>>>>>> Chose Runner Type: CudaConvolution Tactic: 1
[TensorRT] VERBOSE: 
[TensorRT] VERBOSE: *************** Autotuning format combination: Float(512,7168,1,100352) -> Float(512,3584,1,25088) ***************
[TensorRT] VERBOSE: Conv_99 + Relu_100 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_99 + Relu_100 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_large_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_99 + Relu_100 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_99 + Relu_100 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_99 + Relu_100 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_99 + Relu_100 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_99 + Relu_100 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_99 + Relu_100 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_99 + Relu_100 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_large_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_99 + Relu_100 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_large_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_99 + Relu_100 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_99 + Relu_100 (FusedConvActConvolution)
[TensorRT] VERBOSE: FusedConvActConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_99 + Relu_100 (CaskConvolution)
[TensorRT] VERBOSE: Conv_99 + Relu_100 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: 861694390046228376 time 0.81696
[TensorRT] VERBOSE: Conv_99 + Relu_100 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_large_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: 1017870653102653567 time 0.817248
[TensorRT] VERBOSE: Conv_99 + Relu_100 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: 5258189349241541167 time 0.432384
[TensorRT] VERBOSE: Conv_99 + Relu_100 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: 5821621277990374316 time 0.813568
[TensorRT] VERBOSE: Conv_99 + Relu_100 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: 5863767799113001648 time 0.235584
[TensorRT] VERBOSE: Conv_99 + Relu_100 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -9147980667639709536 time 0.828768
[TensorRT] VERBOSE: Conv_99 + Relu_100 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -8850904373104590857 time 0.437056
[TensorRT] VERBOSE: Conv_99 + Relu_100 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -7751035352149795660 time 0.815936
[TensorRT] VERBOSE: Conv_99 + Relu_100 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_large_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -3853827649136781465 time 0.82816
[TensorRT] VERBOSE: Conv_99 + Relu_100 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_large_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -3263369460438823196 time 0.433984
[TensorRT] VERBOSE: Conv_99 + Relu_100 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -423878181466897819 time 0.235936
[TensorRT] VERBOSE: Fastest Tactic: 5863767799113001648 Time: 0.235584
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_99 + Relu_100 (CudaConvolution)
[TensorRT] VERBOSE: CudaConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_99 + Relu_100 (CudaDepthwiseConvolution)
[TensorRT] VERBOSE: CudaDepthwiseConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_99 + Relu_100 (CublasConvolution)
[TensorRT] VERBOSE: CublasConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: >>>>>>>>>>>>>>> Chose Runner Type: CaskConvolution Tactic: 5863767799113001648
[TensorRT] VERBOSE: Conv_99 + Relu_100 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: 
[TensorRT] VERBOSE: Conv_99 + Relu_100 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_99 + Relu_100 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_large_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_99 + Relu_100 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_99 + Relu_100 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_99 + Relu_100 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_99 + Relu_100 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_99 + Relu_100 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_99 + Relu_100 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_99 + Relu_100 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_large_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_99 + Relu_100 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_large_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_99 + Relu_100 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_99 + Relu_100 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: --------------- Timing Runner: <reformat> (Reformat)
[TensorRT] VERBOSE: Tactic: 1002 time 0.006368
[TensorRT] VERBOSE: Tactic: 0 time 0.00608
[TensorRT] VERBOSE: Fastest Tactic: 0 Time: 0.00608
[TensorRT] VERBOSE: --------------- Timing Runner: <reformat> (Reformat)
[TensorRT] VERBOSE: Tactic: 1002 time 0.006464
[TensorRT] VERBOSE: Tactic: 0 time 0.006368
[TensorRT] VERBOSE: Fastest Tactic: 0 Time: 0.006368
[TensorRT] VERBOSE: *************** Autotuning format combination: Float(1,7,49,25088) -> Float(1,7,49,100352) ***************
[TensorRT] VERBOSE: Conv_101 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_interior_nn_v1
[TensorRT] VERBOSE: Conv_101 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_101 (scudnn) Set Tactic Name: volta_scudnn_128x32_relu_interior_nn_v1
[TensorRT] VERBOSE: Conv_101 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_small_nn_v1
[TensorRT] VERBOSE: Conv_101 (scudnn) Set Tactic Name: volta_scudnn_128x64_relu_small_nn_v1
[TensorRT] VERBOSE: Conv_101 (scudnn) Set Tactic Name: volta_scudnn_128x64_relu_interior_nn_v1
[TensorRT] VERBOSE: Conv_101 (scudnn) Set Tactic Name: volta_scudnn_128x64_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_101 (scudnn) Set Tactic Name: volta_scudnn_128x32_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_101 (scudnn) Set Tactic Name: volta_scudnn_128x32_relu_small_nn_v1
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_101 (FusedConvActConvolution)
[TensorRT] VERBOSE: Tactic: 589823 time 0.223776
[TensorRT] VERBOSE: Tactic: 655359 time 0.148
[TensorRT] VERBOSE: Tactic: 786431 time 0.125376
[TensorRT] VERBOSE: Tactic: 851967 time 0.079392
[TensorRT] VERBOSE: Tactic: 1179647 time 0.064736
[TensorRT] VERBOSE: Tactic: 1310719 time 0.10432
[TensorRT] VERBOSE: Tactic: 1376255 time 0.153728
[TensorRT] VERBOSE: Tactic: 1441791 time 0.1088
[TensorRT] VERBOSE: Tactic: 1507327 time 0.088064
[TensorRT] VERBOSE: Tactic: 1638399 time 0.103296
[TensorRT] VERBOSE: Tactic: 1835007 time 0.101664
[TensorRT] VERBOSE: Tactic: 1900543 time 0.1608
[TensorRT] VERBOSE: Tactic: 2097151 time 0.07088
[TensorRT] VERBOSE: Tactic: 2162687 time 0.157216
[TensorRT] VERBOSE: Tactic: 2293759 time 0.140416
[TensorRT] VERBOSE: Tactic: 2359295 time 0.089856
[TensorRT] VERBOSE: Tactic: 2686975 time 0.14512
[TensorRT] VERBOSE: Tactic: 3080191 time 0.080608
[TensorRT] VERBOSE: Tactic: 3342335 time 0.102368
[TensorRT] VERBOSE: Tactic: 3407871 time 0.08208
[TensorRT] VERBOSE: Tactic: 3538943 time 0.060864
[TensorRT] VERBOSE: Tactic: 3670015 time 0.275104
[TensorRT] VERBOSE: Tactic: 3932159 time 0.124672
[TensorRT] VERBOSE: Tactic: 3997695 time 0.112064
[TensorRT] VERBOSE: Tactic: 4063231 time 0.0592
[TensorRT] VERBOSE: Tactic: 4194303 time 0.073664
[TensorRT] VERBOSE: Tactic: 4259839 time 0.077312
[TensorRT] VERBOSE: Tactic: 4325375 time 0.10192
[TensorRT] VERBOSE: Tactic: 4521983 time 0.146368
[TensorRT] VERBOSE: Tactic: 4587519 time 0.091552
[TensorRT] VERBOSE: Tactic: 4653055 time 0.069088
[TensorRT] VERBOSE: Tactic: 4915199 time 0.07168
[TensorRT] VERBOSE: Tactic: 4980735 time 0.10992
[TensorRT] VERBOSE: Tactic: 5177343 time 0.064256
[TensorRT] VERBOSE: Tactic: 5242879 time 0.075808
[TensorRT] VERBOSE: Tactic: 5373951 time 0.06544
[TensorRT] VERBOSE: Tactic: 5439487 time 0.078304
[TensorRT] VERBOSE: Tactic: 5570559 time 0.085952
[TensorRT] VERBOSE: Tactic: 5636095 time 0.05968
[TensorRT] VERBOSE: Tactic: 5701631 time 0.140896
[TensorRT] VERBOSE: Tactic: 5767167 time 0.084896
[TensorRT] VERBOSE: Tactic: 5832703 time 0.081824
[TensorRT] VERBOSE: Tactic: 5898239 time 0.0616
[TensorRT] VERBOSE: Tactic: 6029311 time 0.13184
[TensorRT] VERBOSE: Tactic: 6225919 time 0.054624
[TensorRT] VERBOSE: Tactic: 6291455 time 0.064224
[TensorRT] VERBOSE: Tactic: 6422527 time 0.076544
[TensorRT] VERBOSE: Tactic: 6750207 time 0.075232
[TensorRT] VERBOSE: Tactic: 6815743 time 0.076896
[TensorRT] VERBOSE: Tactic: 6946815 time 0.085472
[TensorRT] VERBOSE: Tactic: 7012351 time 0.070592
[TensorRT] VERBOSE: Tactic: 7077887 time 0.060064
[TensorRT] VERBOSE: Tactic: 7143423 time 0.083488
[TensorRT] VERBOSE: Tactic: 7208959 time 0.082176
[TensorRT] VERBOSE: Tactic: 7340031 time 0.063328
[TensorRT] VERBOSE: Tactic: 7405567 time 0.057952
[TensorRT] VERBOSE: Tactic: 7536639 time 0.119264
[TensorRT] VERBOSE: Tactic: 7602175 time 0.084128
[TensorRT] VERBOSE: Tactic: 7733247 time 0.060128
[TensorRT] VERBOSE: Tactic: 7798783 time 0.124064
[TensorRT] VERBOSE: Tactic: 8191999 time 0.088288
[TensorRT] VERBOSE: Tactic: 8257535 time 0.071584
[TensorRT] VERBOSE: Tactic: 8323071 time 0.077536
[TensorRT] VERBOSE: Tactic: 8650751 time 0.085728
[TensorRT] VERBOSE: Tactic: 8716287 time 0.057632
[TensorRT] VERBOSE: Tactic: 9109503 time 0.073536
[TensorRT] VERBOSE: Tactic: 9568255 time 0.072
[TensorRT] VERBOSE: Tactic: 9895935 time 0.073824
[TensorRT] VERBOSE: Tactic: 10223615 time 0.144544
[TensorRT] VERBOSE: Tactic: 10354687 time 0.086976
[TensorRT] VERBOSE: Tactic: 10551295 time 0.087936
[TensorRT] VERBOSE: Tactic: 10747903 time 0.060352
[TensorRT] VERBOSE: Tactic: 10944511 time 0.109888
[TensorRT] VERBOSE: Fastest Tactic: 6225919 Time: 0.054624
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_101 (CaskConvolution)
[TensorRT] VERBOSE: Conv_101 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_interior_nn_v1
[TensorRT] VERBOSE: Tactic: 1754569683116234317 time 0.101728
[TensorRT] VERBOSE: Conv_101 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_medium_nn_v1
[TensorRT] VERBOSE: Tactic: 1825138533642645384 time 0.102464
[TensorRT] VERBOSE: Conv_101 (scudnn) Set Tactic Name: volta_scudnn_128x32_relu_interior_nn_v1
[TensorRT] VERBOSE: Tactic: 2733356012094739613 time 0.117408
[TensorRT] VERBOSE: Conv_101 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_small_nn_v1
[TensorRT] VERBOSE: Tactic: 3915320020053085238 time 0.101664
[TensorRT] VERBOSE: Conv_101 (scudnn) Set Tactic Name: volta_scudnn_128x64_relu_small_nn_v1
[TensorRT] VERBOSE: Tactic: 6808617066150061604 time 0.11056
[TensorRT] VERBOSE: Conv_101 (scudnn) Set Tactic Name: volta_scudnn_128x64_relu_interior_nn_v1
[TensorRT] VERBOSE: Tactic: 9091006216302412844 time 0.10464
[TensorRT] VERBOSE: Conv_101 (scudnn) Set Tactic Name: volta_scudnn_128x64_relu_medium_nn_v1
[TensorRT] VERBOSE: Tactic: -8060443123034038864 time 0.113152
[TensorRT] VERBOSE: Conv_101 (scudnn) Set Tactic Name: volta_scudnn_128x32_relu_medium_nn_v1
[TensorRT] VERBOSE: Tactic: -4420849921117327522 time 0.101952
[TensorRT] VERBOSE: Conv_101 (scudnn) Set Tactic Name: volta_scudnn_128x32_relu_small_nn_v1
[TensorRT] VERBOSE: Tactic: -3946921629105938337 time 0.129568
[TensorRT] VERBOSE: Fastest Tactic: 3915320020053085238 Time: 0.101664
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_101 (CudaConvolution)
[TensorRT] VERBOSE: Tactic: 0 time 0.090752
[TensorRT] VERBOSE: Tactic: 1 time 0.086848
[TensorRT] VERBOSE: Tactic: 2 time 0.198496
[TensorRT] VERBOSE: Tactic: 4 skipped. Scratch requested: 2421293056, available: 268435456
[TensorRT] VERBOSE: Tactic: 5 time 1.7945
[TensorRT] VERBOSE: Tactic: 56 time 0.090656
[TensorRT] VERBOSE: Tactic: 57 time 0.086656
[TensorRT] VERBOSE: Tactic: 58 time 0.19808
[TensorRT] VERBOSE: Tactic: 60 skipped. Scratch requested: 2421293056, available: 268435456
[TensorRT] VERBOSE: Tactic: 61 time 1.7945
[TensorRT] VERBOSE: Fastest Tactic: 57 Time: 0.086656
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_101 (CudaDepthwiseConvolution)
[TensorRT] VERBOSE: CudaDepthwiseConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_101 (CublasConvolution)
[TensorRT] VERBOSE: CublasConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: >>>>>>>>>>>>>>> Chose Runner Type: FusedConvActConvolution Tactic: 6225919
[TensorRT] VERBOSE: 
[TensorRT] VERBOSE: *************** Autotuning format combination: Float(512,3584,1,25088) -> Float(2048,14336,1,100352) ***************
[TensorRT] VERBOSE: Conv_101 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_101 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_101 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_101 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_101 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_101 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_101 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_101 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_101 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_101 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_101 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_101 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_101 (FusedConvActConvolution)
[TensorRT] VERBOSE: FusedConvActConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_101 (CaskConvolution)
[TensorRT] VERBOSE: Conv_101 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: 861694390046228376 time 0.102432
[TensorRT] VERBOSE: Conv_101 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: 5258189349241541167 time 0.105056
[TensorRT] VERBOSE: Conv_101 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: 5821621277990374316 time 0.102112
[TensorRT] VERBOSE: Conv_101 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: 5863767799113001648 time 0.095104
[TensorRT] VERBOSE: Conv_101 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -9147980667639709536 time 0.100992
[TensorRT] VERBOSE: Conv_101 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -8892196987859366827 time 0.101024
[TensorRT] VERBOSE: Conv_101 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -8850904373104590857 time 0.105568
[TensorRT] VERBOSE: Conv_101 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -8010679767156598961 time 0.09264
[TensorRT] VERBOSE: Conv_101 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -7751035352149795660 time 0.101152
[TensorRT] VERBOSE: Conv_101 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -5115676123557684531 time 0.101888
[TensorRT] VERBOSE: Conv_101 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -493597327599791285 time 0.10096
[TensorRT] VERBOSE: Conv_101 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -423878181466897819 time 0.0952
[TensorRT] VERBOSE: Fastest Tactic: -8010679767156598961 Time: 0.09264
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_101 (CudaConvolution)
[TensorRT] VERBOSE: CudaConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_101 (CudaDepthwiseConvolution)
[TensorRT] VERBOSE: CudaDepthwiseConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_101 (CublasConvolution)
[TensorRT] VERBOSE: CublasConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: >>>>>>>>>>>>>>> Chose Runner Type: CaskConvolution Tactic: -8010679767156598961
[TensorRT] VERBOSE: Conv_101 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: 
[TensorRT] VERBOSE: Conv_101 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_101 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_101 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_101 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_101 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_101 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_101 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_101 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_101 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_101 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_101 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_101 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_101 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: --------------- Timing Runner: <reformat> (Reformat)
[TensorRT] VERBOSE: Tactic: 1002 time 0.008256
[TensorRT] VERBOSE: Tactic: 0 time 0.009056
[TensorRT] VERBOSE: Fastest Tactic: 1002 Time: 0.008256
[TensorRT] VERBOSE: --------------- Timing Runner: <reformat> (Reformat)
[TensorRT] VERBOSE: Tactic: 1002 time 0.008416
[TensorRT] VERBOSE: Tactic: 0 time 0.009952
[TensorRT] VERBOSE: Fastest Tactic: 1002 Time: 0.008416
[TensorRT] VERBOSE: *************** Autotuning format combination: Float(1,14,196,200704), Float(1,7,49,100352) -> Float(1,7,49,100352) ***************
[TensorRT] VERBOSE: Conv_102 + Add_103 + Relu_104 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_interior_nn_v1
[TensorRT] VERBOSE: Conv_102 + Add_103 + Relu_104 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_102 + Add_103 + Relu_104 (scudnn) Set Tactic Name: volta_scudnn_128x32_relu_interior_nn_v1
[TensorRT] VERBOSE: Conv_102 + Add_103 + Relu_104 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_small_nn_v1
[TensorRT] VERBOSE: Conv_102 + Add_103 + Relu_104 (scudnn) Set Tactic Name: volta_scudnn_128x64_relu_small_nn_v1
[TensorRT] VERBOSE: Conv_102 + Add_103 + Relu_104 (scudnn) Set Tactic Name: volta_scudnn_128x64_relu_interior_nn_v1
[TensorRT] VERBOSE: Conv_102 + Add_103 + Relu_104 (scudnn) Set Tactic Name: volta_scudnn_128x64_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_102 + Add_103 + Relu_104 (scudnn) Set Tactic Name: volta_scudnn_128x32_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_102 + Add_103 + Relu_104 (scudnn) Set Tactic Name: volta_scudnn_128x32_relu_small_nn_v1
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_102 + Add_103 + Relu_104 (CaskConvolution)
[TensorRT] VERBOSE: Conv_102 + Add_103 + Relu_104 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_interior_nn_v1
[TensorRT] VERBOSE: Tactic: 1754569683116234317 time 0.193184
[TensorRT] VERBOSE: Conv_102 + Add_103 + Relu_104 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_medium_nn_v1
[TensorRT] VERBOSE: Tactic: 1825138533642645384 time 0.194304
[TensorRT] VERBOSE: Conv_102 + Add_103 + Relu_104 (scudnn) Set Tactic Name: volta_scudnn_128x32_relu_interior_nn_v1
[TensorRT] VERBOSE: Tactic: 2733356012094739613 time 0.228832
[TensorRT] VERBOSE: Conv_102 + Add_103 + Relu_104 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_small_nn_v1
[TensorRT] VERBOSE: Tactic: 3915320020053085238 time 0.1928
[TensorRT] VERBOSE: Conv_102 + Add_103 + Relu_104 (scudnn) Set Tactic Name: volta_scudnn_128x64_relu_small_nn_v1
[TensorRT] VERBOSE: Tactic: 6808617066150061604 time 0.211008
[TensorRT] VERBOSE: Conv_102 + Add_103 + Relu_104 (scudnn) Set Tactic Name: volta_scudnn_128x64_relu_interior_nn_v1
[TensorRT] VERBOSE: Tactic: 9091006216302412844 time 0.199968
[TensorRT] VERBOSE: Conv_102 + Add_103 + Relu_104 (scudnn) Set Tactic Name: volta_scudnn_128x64_relu_medium_nn_v1
[TensorRT] VERBOSE: Tactic: -8060443123034038864 time 0.21712
[TensorRT] VERBOSE: Conv_102 + Add_103 + Relu_104 (scudnn) Set Tactic Name: volta_scudnn_128x32_relu_medium_nn_v1
[TensorRT] VERBOSE: Tactic: -4420849921117327522 time 0.208736
[TensorRT] VERBOSE: Conv_102 + Add_103 + Relu_104 (scudnn) Set Tactic Name: volta_scudnn_128x32_relu_small_nn_v1
[TensorRT] VERBOSE: Tactic: -3946921629105938337 time 0.254208
[TensorRT] VERBOSE: Fastest Tactic: 3915320020053085238 Time: 0.1928
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_102 + Add_103 + Relu_104 (CudaConvolution)
[TensorRT] VERBOSE: Tactic: 0 time 0.219808
[TensorRT] VERBOSE: Tactic: 1 time 0.223296
[TensorRT] VERBOSE: Tactic: 2 time 0.287392
[TensorRT] VERBOSE: Tactic: 56 time 0.219712
[TensorRT] VERBOSE: Tactic: 57 time 0.223104
[TensorRT] VERBOSE: Tactic: 58 time 0.287136
[TensorRT] VERBOSE: Fastest Tactic: 56 Time: 0.219712
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_102 + Add_103 + Relu_104 (CublasConvolution)
[TensorRT] VERBOSE: CublasConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: >>>>>>>>>>>>>>> Chose Runner Type: CaskConvolution Tactic: 3915320020053085238
[TensorRT] VERBOSE: Conv_102 + Add_103 + Relu_104 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_small_nn_v1
[TensorRT] VERBOSE: 
[TensorRT] VERBOSE: Conv_102 + Add_103 + Relu_104 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_interior_nn_v1
[TensorRT] VERBOSE: Conv_102 + Add_103 + Relu_104 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_102 + Add_103 + Relu_104 (scudnn) Set Tactic Name: volta_scudnn_128x32_relu_interior_nn_v1
[TensorRT] VERBOSE: Conv_102 + Add_103 + Relu_104 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_small_nn_v1
[TensorRT] VERBOSE: Conv_102 + Add_103 + Relu_104 (scudnn) Set Tactic Name: volta_scudnn_128x64_relu_small_nn_v1
[TensorRT] VERBOSE: Conv_102 + Add_103 + Relu_104 (scudnn) Set Tactic Name: volta_scudnn_128x64_relu_interior_nn_v1
[TensorRT] VERBOSE: Conv_102 + Add_103 + Relu_104 (scudnn) Set Tactic Name: volta_scudnn_128x64_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_102 + Add_103 + Relu_104 (scudnn) Set Tactic Name: volta_scudnn_128x32_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_102 + Add_103 + Relu_104 (scudnn) Set Tactic Name: volta_scudnn_128x32_relu_small_nn_v1
[TensorRT] VERBOSE: Conv_102 + Add_103 + Relu_104 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_small_nn_v1
[TensorRT] VERBOSE: *************** Autotuning format combination: Float(1024,14336,1,200704), Float(2048,14336,1,100352) -> Float(2048,14336,1,100352) ***************
[TensorRT] VERBOSE: Conv_102 + Add_103 + Relu_104 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_102 + Add_103 + Relu_104 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_102 + Add_103 + Relu_104 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_102 + Add_103 + Relu_104 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_102 + Add_103 + Relu_104 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_102 + Add_103 + Relu_104 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_102 + Add_103 + Relu_104 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_102 + Add_103 + Relu_104 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_102 + Add_103 + Relu_104 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_102 + Add_103 + Relu_104 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_102 + Add_103 + Relu_104 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_102 + Add_103 + Relu_104 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_102 + Add_103 + Relu_104 (CaskConvolution)
[TensorRT] VERBOSE: Conv_102 + Add_103 + Relu_104 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: 861694390046228376 time 0.19424
[TensorRT] VERBOSE: Conv_102 + Add_103 + Relu_104 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: 5258189349241541167 time 0.201024
[TensorRT] VERBOSE: Conv_102 + Add_103 + Relu_104 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: 5821621277990374316 time 0.193504
[TensorRT] VERBOSE: Conv_102 + Add_103 + Relu_104 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: 5863767799113001648 time 0.174816
[TensorRT] VERBOSE: Conv_102 + Add_103 + Relu_104 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -9147980667639709536 time 0.193408
[TensorRT] VERBOSE: Conv_102 + Add_103 + Relu_104 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -8892196987859366827 time 0.193056
[TensorRT] VERBOSE: Conv_102 + Add_103 + Relu_104 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -8850904373104590857 time 0.20208
[TensorRT] VERBOSE: Conv_102 + Add_103 + Relu_104 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -8010679767156598961 time 0.170976
[TensorRT] VERBOSE: Conv_102 + Add_103 + Relu_104 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -7751035352149795660 time 0.193568
[TensorRT] VERBOSE: Conv_102 + Add_103 + Relu_104 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -5115676123557684531 time 0.212128
[TensorRT] VERBOSE: Conv_102 + Add_103 + Relu_104 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -493597327599791285 time 0.211744
[TensorRT] VERBOSE: Conv_102 + Add_103 + Relu_104 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -423878181466897819 time 0.19184
[TensorRT] VERBOSE: Fastest Tactic: -8010679767156598961 Time: 0.170976
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_102 + Add_103 + Relu_104 (CudaConvolution)
[TensorRT] VERBOSE: CudaConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_102 + Add_103 + Relu_104 (CublasConvolution)
[TensorRT] VERBOSE: CublasConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: >>>>>>>>>>>>>>> Chose Runner Type: CaskConvolution Tactic: -8010679767156598961
[TensorRT] VERBOSE: Conv_102 + Add_103 + Relu_104 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: 
[TensorRT] VERBOSE: Conv_102 + Add_103 + Relu_104 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_102 + Add_103 + Relu_104 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_102 + Add_103 + Relu_104 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_102 + Add_103 + Relu_104 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_102 + Add_103 + Relu_104 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_102 + Add_103 + Relu_104 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_102 + Add_103 + Relu_104 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_102 + Add_103 + Relu_104 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_102 + Add_103 + Relu_104 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_102 + Add_103 + Relu_104 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_102 + Add_103 + Relu_104 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_102 + Add_103 + Relu_104 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_102 + Add_103 + Relu_104 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: --------------- Timing Runner: <reformat> (Reformat)
[TensorRT] VERBOSE: Tactic: 1002 time 0.009088
[TensorRT] VERBOSE: Tactic: 0 time 0.009824
[TensorRT] VERBOSE: Fastest Tactic: 1002 Time: 0.009088
[TensorRT] VERBOSE: --------------- Timing Runner: <reformat> (Reformat)
[TensorRT] VERBOSE: Tactic: 1002 time 0.009152
[TensorRT] VERBOSE: Tactic: 0 time 0.010816
[TensorRT] VERBOSE: Fastest Tactic: 1002 Time: 0.009152
[TensorRT] VERBOSE: *************** Autotuning format combination: Float(1,7,49,100352) -> Float(1,7,49,25088) ***************
[TensorRT] VERBOSE: Conv_105 + Relu_106 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_interior_nn_v1
[TensorRT] VERBOSE: Conv_105 + Relu_106 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_105 + Relu_106 (scudnn) Set Tactic Name: volta_scudnn_128x32_relu_interior_nn_v1
[TensorRT] VERBOSE: Conv_105 + Relu_106 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_small_nn_v1
[TensorRT] VERBOSE: Conv_105 + Relu_106 (scudnn) Set Tactic Name: volta_scudnn_128x64_relu_small_nn_v1
[TensorRT] VERBOSE: Conv_105 + Relu_106 (scudnn) Set Tactic Name: volta_scudnn_128x64_relu_interior_nn_v1
[TensorRT] VERBOSE: Conv_105 + Relu_106 (scudnn) Set Tactic Name: volta_scudnn_128x64_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_105 + Relu_106 (scudnn) Set Tactic Name: volta_scudnn_128x32_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_105 + Relu_106 (scudnn) Set Tactic Name: volta_scudnn_128x32_relu_small_nn_v1
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_105 + Relu_106 (FusedConvActConvolution)
[TensorRT] VERBOSE: Tactic: 589823 time 0.902784
[TensorRT] VERBOSE: Tactic: 655359 time 0.561312
[TensorRT] VERBOSE: Tactic: 786431 time 0.186784
[TensorRT] VERBOSE: Tactic: 851967 time 0.148544
[TensorRT] VERBOSE: Tactic: 1179647 time 0.094112
[TensorRT] VERBOSE: Tactic: 1310719 time 0.385056
[TensorRT] VERBOSE: Tactic: 1376255 time 0.593984
[TensorRT] VERBOSE: Tactic: 1441791 time 0.101728
[TensorRT] VERBOSE: Tactic: 1507327 time 0.29952
[TensorRT] VERBOSE: Tactic: 1638399 time 0.13312
[TensorRT] VERBOSE: Tactic: 1835007 time 0.220288
[TensorRT] VERBOSE: Tactic: 1900543 time 0.589632
[TensorRT] VERBOSE: Tactic: 2097151 time 0.094784
[TensorRT] VERBOSE: Tactic: 2162687 time 0.60544
[TensorRT] VERBOSE: Tactic: 2293759 time 0.53808
[TensorRT] VERBOSE: Tactic: 2359295 time 0.312416
[TensorRT] VERBOSE: Tactic: 2686975 time 0.556192
[TensorRT] VERBOSE: Tactic: 3080191 time 0.270336
[TensorRT] VERBOSE: Tactic: 3342335 time 0.301568
[TensorRT] VERBOSE: Tactic: 3407871 time 0.275712
[TensorRT] VERBOSE: Tactic: 3538943 time 0.145824
[TensorRT] VERBOSE: Tactic: 3670015 time 1.10058
[TensorRT] VERBOSE: Tactic: 3932159 time 0.459104
[TensorRT] VERBOSE: Tactic: 3997695 time 0.1384
[TensorRT] VERBOSE: Tactic: 4063231 time 0.145024
[TensorRT] VERBOSE: Tactic: 4194303 time 0.181536
[TensorRT] VERBOSE: Tactic: 4259839 time 0.10448
[TensorRT] VERBOSE: Tactic: 4325375 time 0.144736
[TensorRT] VERBOSE: Tactic: 4521983 time 0.5536
[TensorRT] VERBOSE: Tactic: 4587519 time 0.112192
[TensorRT] VERBOSE: Tactic: 4653055 time 0.100544
[TensorRT] VERBOSE: Tactic: 4915199 time 0.099904
[TensorRT] VERBOSE: Tactic: 4980735 time 0.261344
[TensorRT] VERBOSE: Tactic: 5177343 time 0.0944
[TensorRT] VERBOSE: Tactic: 5242879 time 0.25536
[TensorRT] VERBOSE: Tactic: 5373951 time 0.094784
[TensorRT] VERBOSE: Tactic: 5439487 time 0.161568
[TensorRT] VERBOSE: Tactic: 5570559 time 0.294368
[TensorRT] VERBOSE: Tactic: 5636095 time 0.145472
[TensorRT] VERBOSE: Tactic: 5701631 time 0.54016
[TensorRT] VERBOSE: Tactic: 5767167 time 0.256992
[TensorRT] VERBOSE: Tactic: 5832703 time 0.276256
[TensorRT] VERBOSE: Tactic: 5898239 time 0.098944
[TensorRT] VERBOSE: Tactic: 6029311 time 0.498848
[TensorRT] VERBOSE: Tactic: 6225919 time 0.135392
[TensorRT] VERBOSE: Tactic: 6291455 time 0.093344
[TensorRT] VERBOSE: Tactic: 6422527 time 0.248928
[TensorRT] VERBOSE: Tactic: 6750207 time 0.0944
[TensorRT] VERBOSE: Tactic: 6815743 time 0.254976
[TensorRT] VERBOSE: Tactic: 6946815 time 0.190336
[TensorRT] VERBOSE: Tactic: 7012351 time 0.094816
[TensorRT] VERBOSE: Tactic: 7077887 time 0.146688
[TensorRT] VERBOSE: Tactic: 7143423 time 0.2552
[TensorRT] VERBOSE: Tactic: 7208959 time 0.27616
[TensorRT] VERBOSE: Tactic: 7340031 time 0.103744
[TensorRT] VERBOSE: Tactic: 7405567 time 0.130368
[TensorRT] VERBOSE: Tactic: 7536639 time 0.439104
[TensorRT] VERBOSE: Tactic: 7602175 time 0.190528
[TensorRT] VERBOSE: Tactic: 7733247 time 0.162688
[TensorRT] VERBOSE: Tactic: 7798783 time 0.185088
[TensorRT] VERBOSE: Tactic: 8191999 time 0.140224
[TensorRT] VERBOSE: Tactic: 8257535 time 0.112608
[TensorRT] VERBOSE: Tactic: 8323071 time 0.16144
[TensorRT] VERBOSE: Tactic: 8650751 time 0.19008
[TensorRT] VERBOSE: Tactic: 8716287 time 0.14624
[TensorRT] VERBOSE: Tactic: 9109503 time 0.099008
[TensorRT] VERBOSE: Tactic: 9568255 time 0.099776
[TensorRT] VERBOSE: Tactic: 9895935 time 0.181504
[TensorRT] VERBOSE: Tactic: 10223615 time 0.556096
[TensorRT] VERBOSE: Tactic: 10354687 time 0.118304
[TensorRT] VERBOSE: Tactic: 10551295 time 0.297152
[TensorRT] VERBOSE: Tactic: 10747903 time 0.158752
[TensorRT] VERBOSE: Tactic: 10944511 time 0.263424
[TensorRT] VERBOSE: Fastest Tactic: 6291455 Time: 0.093344
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_105 + Relu_106 (CaskConvolution)
[TensorRT] VERBOSE: Conv_105 + Relu_106 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_interior_nn_v1
[TensorRT] VERBOSE: Tactic: 1754569683116234317 time 0.398176
[TensorRT] VERBOSE: Conv_105 + Relu_106 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_medium_nn_v1
[TensorRT] VERBOSE: Tactic: 1825138533642645384 time 0.4016
[TensorRT] VERBOSE: Conv_105 + Relu_106 (scudnn) Set Tactic Name: volta_scudnn_128x32_relu_interior_nn_v1
[TensorRT] VERBOSE: Tactic: 2733356012094739613 time 0.351808
[TensorRT] VERBOSE: Conv_105 + Relu_106 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_small_nn_v1
[TensorRT] VERBOSE: Tactic: 3915320020053085238 time 0.39792
[TensorRT] VERBOSE: Conv_105 + Relu_106 (scudnn) Set Tactic Name: volta_scudnn_128x64_relu_small_nn_v1
[TensorRT] VERBOSE: Tactic: 6808617066150061604 time 0.239136
[TensorRT] VERBOSE: Conv_105 + Relu_106 (scudnn) Set Tactic Name: volta_scudnn_128x64_relu_interior_nn_v1
[TensorRT] VERBOSE: Tactic: 9091006216302412844 time 0.232864
[TensorRT] VERBOSE: Conv_105 + Relu_106 (scudnn) Set Tactic Name: volta_scudnn_128x64_relu_medium_nn_v1
[TensorRT] VERBOSE: Tactic: -8060443123034038864 time 0.254336
[TensorRT] VERBOSE: Conv_105 + Relu_106 (scudnn) Set Tactic Name: volta_scudnn_128x32_relu_medium_nn_v1
[TensorRT] VERBOSE: Tactic: -4420849921117327522 time 0.29712
[TensorRT] VERBOSE: Conv_105 + Relu_106 (scudnn) Set Tactic Name: volta_scudnn_128x32_relu_small_nn_v1
[TensorRT] VERBOSE: Tactic: -3946921629105938337 time 0.353184
[TensorRT] VERBOSE: Fastest Tactic: 9091006216302412844 Time: 0.232864
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_105 + Relu_106 (CudaConvolution)
[TensorRT] VERBOSE: Tactic: 0 time 0.157536
[TensorRT] VERBOSE: Tactic: 1 time 0.144128
[TensorRT] VERBOSE: Tactic: 2 time 0.24784
[TensorRT] VERBOSE: Tactic: 4 skipped. Scratch requested: 2424832000, available: 268435456
[TensorRT] VERBOSE: Tactic: 5 time 2.27142
[TensorRT] VERBOSE: Tactic: 56 time 0.192544
[TensorRT] VERBOSE: Tactic: 57 time 0.171232
[TensorRT] VERBOSE: Tactic: 58 time 0.252128
[TensorRT] VERBOSE: Tactic: 60 skipped. Scratch requested: 2424832000, available: 268435456
[TensorRT] VERBOSE: Tactic: 61 time 2.27334
[TensorRT] VERBOSE: Fastest Tactic: 1 Time: 0.144128
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_105 + Relu_106 (CudaDepthwiseConvolution)
[TensorRT] VERBOSE: CudaDepthwiseConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_105 + Relu_106 (CublasConvolution)
[TensorRT] VERBOSE: CublasConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: >>>>>>>>>>>>>>> Chose Runner Type: FusedConvActConvolution Tactic: 6291455
[TensorRT] VERBOSE: 
[TensorRT] VERBOSE: *************** Autotuning format combination: Float(2048,14336,1,100352) -> Float(512,3584,1,25088) ***************
[TensorRT] VERBOSE: Conv_105 + Relu_106 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_105 + Relu_106 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_105 + Relu_106 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_105 + Relu_106 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_105 + Relu_106 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_105 + Relu_106 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_105 + Relu_106 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_105 + Relu_106 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_105 + Relu_106 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_105 + Relu_106 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_105 + Relu_106 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_105 + Relu_106 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_105 + Relu_106 (FusedConvActConvolution)
[TensorRT] VERBOSE: FusedConvActConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_105 + Relu_106 (CaskConvolution)
[TensorRT] VERBOSE: Conv_105 + Relu_106 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: 861694390046228376 time 0.400352
[TensorRT] VERBOSE: Conv_105 + Relu_106 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: 5258189349241541167 time 0.214144
[TensorRT] VERBOSE: Conv_105 + Relu_106 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: 5821621277990374316 time 0.39872
[TensorRT] VERBOSE: Conv_105 + Relu_106 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: 5863767799113001648 time 0.119584
[TensorRT] VERBOSE: Conv_105 + Relu_106 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -9147980667639709536 time 0.396928
[TensorRT] VERBOSE: Conv_105 + Relu_106 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -8892196987859366827 time 0.39888
[TensorRT] VERBOSE: Conv_105 + Relu_106 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -8850904373104590857 time 0.215232
[TensorRT] VERBOSE: Conv_105 + Relu_106 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -8010679767156598961 time 0.11664
[TensorRT] VERBOSE: Conv_105 + Relu_106 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -7751035352149795660 time 0.398496
[TensorRT] VERBOSE: Conv_105 + Relu_106 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -5115676123557684531 time 0.397536
[TensorRT] VERBOSE: Conv_105 + Relu_106 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -493597327599791285 time 0.207296
[TensorRT] VERBOSE: Conv_105 + Relu_106 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -423878181466897819 time 0.119232
[TensorRT] VERBOSE: Fastest Tactic: -8010679767156598961 Time: 0.11664
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_105 + Relu_106 (CudaConvolution)
[TensorRT] VERBOSE: CudaConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_105 + Relu_106 (CudaDepthwiseConvolution)
[TensorRT] VERBOSE: CudaDepthwiseConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_105 + Relu_106 (CublasConvolution)
[TensorRT] VERBOSE: CublasConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: >>>>>>>>>>>>>>> Chose Runner Type: CaskConvolution Tactic: -8010679767156598961
[TensorRT] VERBOSE: Conv_105 + Relu_106 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: 
[TensorRT] VERBOSE: Conv_105 + Relu_106 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_105 + Relu_106 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_105 + Relu_106 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_105 + Relu_106 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_105 + Relu_106 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_105 + Relu_106 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_105 + Relu_106 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_105 + Relu_106 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_105 + Relu_106 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_105 + Relu_106 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_105 + Relu_106 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_105 + Relu_106 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_105 + Relu_106 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: *************** Autotuning format combination: Float(1,7,49,25088) -> Float(1,7,49,25088) ***************
[TensorRT] VERBOSE: Conv_107 + Relu_108 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_107 + Relu_108 (scudnn_winograd) Set Tactic Name: volta_scudnn_winograd_128x128_ldg1_ldg4_relu_tile148t_nt_v1
[TensorRT] VERBOSE: Conv_107 + Relu_108 (scudnn) Set Tactic Name: volta_scudnn_128x64_relu_xregs_large_nn_v1
[TensorRT] VERBOSE: Conv_107 + Relu_108 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_small_nn_v1
[TensorRT] VERBOSE: Conv_107 + Relu_108 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_xregs_large_nn_v1
[TensorRT] VERBOSE: Conv_107 + Relu_108 (scudnn) Set Tactic Name: volta_scudnn_128x64_relu_small_nn_v1
[TensorRT] VERBOSE: Conv_107 + Relu_108 (scudnn) Set Tactic Name: volta_scudnn_128x64_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_107 + Relu_108 (scudnn) Set Tactic Name: volta_scudnn_128x32_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_107 + Relu_108 (scudnn) Set Tactic Name: volta_scudnn_128x32_relu_small_nn_v1
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_107 + Relu_108 (FusedConvActConvolution)
[TensorRT] VERBOSE: Tactic: 524287 time 0.41344
[TensorRT] VERBOSE: Tactic: 720895 time 0.500256
[TensorRT] VERBOSE: Tactic: 983039 time 0.160736
[TensorRT] VERBOSE: Tactic: 1048575 time 0.26352
[TensorRT] VERBOSE: Tactic: 1703935 time 0.1968
[TensorRT] VERBOSE: Tactic: 1769471 time 0.143712
[TensorRT] VERBOSE: Tactic: 1966079 time 0.667008
[TensorRT] VERBOSE: Tactic: 2031615 time 0.565056
[TensorRT] VERBOSE: Tactic: 2228223 time 0.402016
[TensorRT] VERBOSE: Tactic: 2424831 time 0.183648
[TensorRT] VERBOSE: Tactic: 2621439 time 0.170688
[TensorRT] VERBOSE: Tactic: 2752511 time 0.362368
[TensorRT] VERBOSE: Tactic: 2818047 time 0.31584
[TensorRT] VERBOSE: Tactic: 2883583 time 0.778592
[TensorRT] VERBOSE: Tactic: 3014655 time 0.16688
[TensorRT] VERBOSE: Tactic: 3145727 time 0.187552
[TensorRT] VERBOSE: Tactic: 3473407 time 0.39488
[TensorRT] VERBOSE: Tactic: 3604479 time 0.16656
[TensorRT] VERBOSE: Tactic: 3735551 time 0.345152
[TensorRT] VERBOSE: Tactic: 4390911 time 0.705568
[TensorRT] VERBOSE: Tactic: 5046271 time 0.220992
[TensorRT] VERBOSE: Tactic: 5963775 time 0.607104
[TensorRT] VERBOSE: Tactic: 6160383 time 0.340416
[TensorRT] VERBOSE: Tactic: 6488063 time 0.292224
[TensorRT] VERBOSE: Tactic: 6881279 time 0.508736
[TensorRT] VERBOSE: Tactic: 7274495 time 0.103872
[TensorRT] VERBOSE: Tactic: 7864319 time 0.1776
[TensorRT] VERBOSE: Tactic: 7995391 time 0.340096
[TensorRT] VERBOSE: Tactic: 8585215 time 0.464768
[TensorRT] VERBOSE: Tactic: 8847359 time 0.10912
[TensorRT] VERBOSE: Tactic: 8978431 time 0.611616
[TensorRT] VERBOSE: Tactic: 9043967 time 0.15216
[TensorRT] VERBOSE: Tactic: 9175039 time 0.166368
[TensorRT] VERBOSE: Tactic: 9502719 time 0.714144
[TensorRT] VERBOSE: Tactic: 9830399 time 0.313856
[TensorRT] VERBOSE: Tactic: 9961471 time 0.11584
[TensorRT] VERBOSE: Tactic: 10027007 time 0.33664
[TensorRT] VERBOSE: Tactic: 10092543 time 0.704928
[TensorRT] VERBOSE: Tactic: 10289151 time 0.666976
[TensorRT] VERBOSE: Tactic: 10485759 time 0.171712
[TensorRT] VERBOSE: Tactic: 10682367 time 0.167904
[TensorRT] VERBOSE: Tactic: 10813439 time 0.176928
[TensorRT] VERBOSE: Fastest Tactic: 7274495 Time: 0.103872
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_107 + Relu_108 (CaskConvolution)
[TensorRT] VERBOSE: Conv_107 + Relu_108 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_medium_nn_v1
[TensorRT] VERBOSE: Tactic: 1825138533642645384 time 0.90496
[TensorRT] VERBOSE: Conv_107 + Relu_108 (scudnn_winograd) Set Tactic Name: volta_scudnn_winograd_128x128_ldg1_ldg4_relu_tile148t_nt_v1
[TensorRT] VERBOSE: Tactic: 2775507031594384867 time 0.147296
[TensorRT] VERBOSE: Conv_107 + Relu_108 (scudnn) Set Tactic Name: volta_scudnn_128x64_relu_xregs_large_nn_v1
[TensorRT] VERBOSE: Tactic: 2842488832350522458 time 0.60192
[TensorRT] VERBOSE: Conv_107 + Relu_108 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_small_nn_v1
[TensorRT] VERBOSE: Tactic: 3915320020053085238 time 0.881056
[TensorRT] VERBOSE: Conv_107 + Relu_108 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_xregs_large_nn_v1
[TensorRT] VERBOSE: Tactic: 6448355332020552203 time 0.920992
[TensorRT] VERBOSE: Conv_107 + Relu_108 (scudnn) Set Tactic Name: volta_scudnn_128x64_relu_small_nn_v1
[TensorRT] VERBOSE: Tactic: 6808617066150061604 time 0.526688
[TensorRT] VERBOSE: Conv_107 + Relu_108 (scudnn) Set Tactic Name: volta_scudnn_128x64_relu_medium_nn_v1
[TensorRT] VERBOSE: Tactic: -8060443123034038864 time 0.623232
[TensorRT] VERBOSE: Conv_107 + Relu_108 (scudnn) Set Tactic Name: volta_scudnn_128x32_relu_medium_nn_v1
[TensorRT] VERBOSE: Tactic: -4420849921117327522 time 0.66352
[TensorRT] VERBOSE: Conv_107 + Relu_108 (scudnn) Set Tactic Name: volta_scudnn_128x32_relu_small_nn_v1
[TensorRT] VERBOSE: Tactic: -3946921629105938337 time 0.706848
[TensorRT] VERBOSE: Fastest Tactic: 2775507031594384867 Time: 0.147296
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_107 + Relu_108 (CudaConvolution)
[TensorRT] VERBOSE: Tactic: 0 time 0.33472
[TensorRT] VERBOSE: Tactic: 1 time 0.33184
[TensorRT] VERBOSE: Tactic: 2 time 0.33872
[TensorRT] VERBOSE: Tactic: 4 skipped. Scratch requested: 614596608, available: 268435456
[TensorRT] VERBOSE: Tactic: 5 skipped. Scratch requested: 1145307136, available: 268435456
[TensorRT] VERBOSE: Tactic: 6 time 0.256704
[TensorRT] VERBOSE: Tactic: 56 time 0.33408
[TensorRT] VERBOSE: Tactic: 57 time 0.336576
[TensorRT] VERBOSE: Tactic: 58 time 0.33536
[TensorRT] VERBOSE: Tactic: 60 skipped. Scratch requested: 614596608, available: 268435456
[TensorRT] VERBOSE: Tactic: 61 skipped. Scratch requested: 1145307136, available: 268435456
[TensorRT] VERBOSE: Tactic: 62 time 0.257856
[TensorRT] VERBOSE: Fastest Tactic: 6 Time: 0.256704
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_107 + Relu_108 (CudaDepthwiseConvolution)
[TensorRT] VERBOSE: CudaDepthwiseConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_107 + Relu_108 (CublasConvolution)
[TensorRT] VERBOSE: CublasConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: >>>>>>>>>>>>>>> Chose Runner Type: FusedConvActConvolution Tactic: 7274495
[TensorRT] VERBOSE: 
[TensorRT] VERBOSE: *************** Autotuning format combination: Float(512,3584,1,25088) -> Float(512,3584,1,25088) ***************
[TensorRT] VERBOSE: Conv_107 + Relu_108 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_107 + Relu_108 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_large_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_107 + Relu_108 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_107 + Relu_108 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_107 + Relu_108 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_107 + Relu_108 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_107 + Relu_108 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_107 + Relu_108 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_107 + Relu_108 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_large_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_107 + Relu_108 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_large_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_107 + Relu_108 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_107 + Relu_108 (FusedConvActConvolution)
[TensorRT] VERBOSE: FusedConvActConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_107 + Relu_108 (CaskConvolution)
[TensorRT] VERBOSE: Conv_107 + Relu_108 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: 861694390046228376 time 0.887136
[TensorRT] VERBOSE: Conv_107 + Relu_108 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_large_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: 1017870653102653567 time 0.901792
[TensorRT] VERBOSE: Conv_107 + Relu_108 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: 5258189349241541167 time 0.468224
[TensorRT] VERBOSE: Conv_107 + Relu_108 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: 5821621277990374316 time 0.883232
[TensorRT] VERBOSE: Conv_107 + Relu_108 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: 5863767799113001648 time 0.255264
[TensorRT] VERBOSE: Conv_107 + Relu_108 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -9147980667639709536 time 0.913248
[TensorRT] VERBOSE: Conv_107 + Relu_108 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -8850904373104590857 time 0.478496
[TensorRT] VERBOSE: Conv_107 + Relu_108 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -7751035352149795660 time 0.883648
[TensorRT] VERBOSE: Conv_107 + Relu_108 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_large_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -3853827649136781465 time 0.904512
[TensorRT] VERBOSE: Conv_107 + Relu_108 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_large_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -3263369460438823196 time 0.47248
[TensorRT] VERBOSE: Conv_107 + Relu_108 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -423878181466897819 time 0.256608
[TensorRT] VERBOSE: Fastest Tactic: 5863767799113001648 Time: 0.255264
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_107 + Relu_108 (CudaConvolution)
[TensorRT] VERBOSE: CudaConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_107 + Relu_108 (CudaDepthwiseConvolution)
[TensorRT] VERBOSE: CudaDepthwiseConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_107 + Relu_108 (CublasConvolution)
[TensorRT] VERBOSE: CublasConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: >>>>>>>>>>>>>>> Chose Runner Type: CaskConvolution Tactic: 5863767799113001648
[TensorRT] VERBOSE: Conv_107 + Relu_108 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: 
[TensorRT] VERBOSE: Conv_107 + Relu_108 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_107 + Relu_108 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_large_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_107 + Relu_108 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_107 + Relu_108 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_107 + Relu_108 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_107 + Relu_108 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_107 + Relu_108 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_107 + Relu_108 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_107 + Relu_108 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_large_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_107 + Relu_108 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_large_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_107 + Relu_108 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_107 + Relu_108 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: *************** Autotuning format combination: Float(1,7,49,25088), Float(1,7,49,100352) -> Float(1,7,49,100352) ***************
[TensorRT] VERBOSE: Conv_109 + Add_110 + Relu_111 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_interior_nn_v1
[TensorRT] VERBOSE: Conv_109 + Add_110 + Relu_111 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_109 + Add_110 + Relu_111 (scudnn) Set Tactic Name: volta_scudnn_128x32_relu_interior_nn_v1
[TensorRT] VERBOSE: Conv_109 + Add_110 + Relu_111 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_small_nn_v1
[TensorRT] VERBOSE: Conv_109 + Add_110 + Relu_111 (scudnn) Set Tactic Name: volta_scudnn_128x64_relu_small_nn_v1
[TensorRT] VERBOSE: Conv_109 + Add_110 + Relu_111 (scudnn) Set Tactic Name: volta_scudnn_128x64_relu_interior_nn_v1
[TensorRT] VERBOSE: Conv_109 + Add_110 + Relu_111 (scudnn) Set Tactic Name: volta_scudnn_128x64_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_109 + Add_110 + Relu_111 (scudnn) Set Tactic Name: volta_scudnn_128x32_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_109 + Add_110 + Relu_111 (scudnn) Set Tactic Name: volta_scudnn_128x32_relu_small_nn_v1
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_109 + Add_110 + Relu_111 (CaskConvolution)
[TensorRT] VERBOSE: Conv_109 + Add_110 + Relu_111 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_interior_nn_v1
[TensorRT] VERBOSE: Tactic: 1754569683116234317 time 0.11168
[TensorRT] VERBOSE: Conv_109 + Add_110 + Relu_111 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_medium_nn_v1
[TensorRT] VERBOSE: Tactic: 1825138533642645384 time 0.112352
[TensorRT] VERBOSE: Conv_109 + Add_110 + Relu_111 (scudnn) Set Tactic Name: volta_scudnn_128x32_relu_interior_nn_v1
[TensorRT] VERBOSE: Tactic: 2733356012094739613 time 0.126688
[TensorRT] VERBOSE: Conv_109 + Add_110 + Relu_111 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_small_nn_v1
[TensorRT] VERBOSE: Tactic: 3915320020053085238 time 0.111552
[TensorRT] VERBOSE: Conv_109 + Add_110 + Relu_111 (scudnn) Set Tactic Name: volta_scudnn_128x64_relu_small_nn_v1
[TensorRT] VERBOSE: Tactic: 6808617066150061604 time 0.121024
[TensorRT] VERBOSE: Conv_109 + Add_110 + Relu_111 (scudnn) Set Tactic Name: volta_scudnn_128x64_relu_interior_nn_v1
[TensorRT] VERBOSE: Tactic: 9091006216302412844 time 0.114816
[TensorRT] VERBOSE: Conv_109 + Add_110 + Relu_111 (scudnn) Set Tactic Name: volta_scudnn_128x64_relu_medium_nn_v1
[TensorRT] VERBOSE: Tactic: -8060443123034038864 time 0.123776
[TensorRT] VERBOSE: Conv_109 + Add_110 + Relu_111 (scudnn) Set Tactic Name: volta_scudnn_128x32_relu_medium_nn_v1
[TensorRT] VERBOSE: Tactic: -4420849921117327522 time 0.111392
[TensorRT] VERBOSE: Conv_109 + Add_110 + Relu_111 (scudnn) Set Tactic Name: volta_scudnn_128x32_relu_small_nn_v1
[TensorRT] VERBOSE: Tactic: -3946921629105938337 time 0.142752
[TensorRT] VERBOSE: Fastest Tactic: -4420849921117327522 Time: 0.111392
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_109 + Add_110 + Relu_111 (CudaConvolution)
[TensorRT] VERBOSE: Tactic: 0 time 0.106176
[TensorRT] VERBOSE: Tactic: 1 time 0.102464
[TensorRT] VERBOSE: Tactic: 2 time 0.221696
[TensorRT] VERBOSE: Tactic: 4 skipped. Scratch requested: 2421293056, available: 268435456
[TensorRT] VERBOSE: Tactic: 5 time 1.93683
[TensorRT] VERBOSE: Tactic: 56 time 0.106496
[TensorRT] VERBOSE: Tactic: 57 time 0.102336
[TensorRT] VERBOSE: Tactic: 58 time 0.2208
[TensorRT] VERBOSE: Tactic: 60 skipped. Scratch requested: 2421293056, available: 268435456
[TensorRT] VERBOSE: Tactic: 61 time 1.93126
[TensorRT] VERBOSE: Fastest Tactic: 57 Time: 0.102336
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_109 + Add_110 + Relu_111 (CublasConvolution)
[TensorRT] VERBOSE: CublasConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: >>>>>>>>>>>>>>> Chose Runner Type: CudaConvolution Tactic: 57
[TensorRT] VERBOSE: 
[TensorRT] VERBOSE: *************** Autotuning format combination: Float(512,3584,1,25088), Float(2048,14336,1,100352) -> Float(2048,14336,1,100352) ***************
[TensorRT] VERBOSE: Conv_109 + Add_110 + Relu_111 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_109 + Add_110 + Relu_111 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_109 + Add_110 + Relu_111 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_109 + Add_110 + Relu_111 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_109 + Add_110 + Relu_111 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_109 + Add_110 + Relu_111 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_109 + Add_110 + Relu_111 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_109 + Add_110 + Relu_111 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_109 + Add_110 + Relu_111 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_109 + Add_110 + Relu_111 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_109 + Add_110 + Relu_111 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_109 + Add_110 + Relu_111 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_109 + Add_110 + Relu_111 (CaskConvolution)
[TensorRT] VERBOSE: Conv_109 + Add_110 + Relu_111 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: 861694390046228376 time 0.112736
[TensorRT] VERBOSE: Conv_109 + Add_110 + Relu_111 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: 5258189349241541167 time 0.116032
[TensorRT] VERBOSE: Conv_109 + Add_110 + Relu_111 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: 5821621277990374316 time 0.112
[TensorRT] VERBOSE: Conv_109 + Add_110 + Relu_111 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: 5863767799113001648 time 0.108416
[TensorRT] VERBOSE: Conv_109 + Add_110 + Relu_111 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -9147980667639709536 time 0.111488
[TensorRT] VERBOSE: Conv_109 + Add_110 + Relu_111 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -8892196987859366827 time 0.111392
[TensorRT] VERBOSE: Conv_109 + Add_110 + Relu_111 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -8850904373104590857 time 0.11696
[TensorRT] VERBOSE: Conv_109 + Add_110 + Relu_111 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -8010679767156598961 time 0.106272
[TensorRT] VERBOSE: Conv_109 + Add_110 + Relu_111 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -7751035352149795660 time 0.11168
[TensorRT] VERBOSE: Conv_109 + Add_110 + Relu_111 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -5115676123557684531 time 0.112
[TensorRT] VERBOSE: Conv_109 + Add_110 + Relu_111 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -493597327599791285 time 0.111904
[TensorRT] VERBOSE: Conv_109 + Add_110 + Relu_111 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -423878181466897819 time 0.10848
[TensorRT] VERBOSE: Fastest Tactic: -8010679767156598961 Time: 0.106272
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_109 + Add_110 + Relu_111 (CudaConvolution)
[TensorRT] VERBOSE: CudaConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: --------------- Timing Runner: Conv_109 + Add_110 + Relu_111 (CublasConvolution)
[TensorRT] VERBOSE: CublasConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: >>>>>>>>>>>>>>> Chose Runner Type: CaskConvolution Tactic: -8010679767156598961
[TensorRT] VERBOSE: Conv_109 + Add_110 + Relu_111 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: 
[TensorRT] VERBOSE: Conv_109 + Add_110 + Relu_111 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_109 + Add_110 + Relu_111 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_109 + Add_110 + Relu_111 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_109 + Add_110 + Relu_111 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_109 + Add_110 + Relu_111 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_109 + Add_110 + Relu_111 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_109 + Add_110 + Relu_111 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_109 + Add_110 + Relu_111 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_109 + Add_110 + Relu_111 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_109 + Add_110 + Relu_111 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_109 + Add_110 + Relu_111 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_109 + Add_110 + Relu_111 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_109 + Add_110 + Relu_111 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: *************** Autotuning format combination: Float(1,7,49,100352) -> Float(1,7,49,25088) ***************
[TensorRT] VERBOSE: *************** Autotuning format combination: Float(2048,14336,1,100352) -> Float(512,3584,1,25088) ***************
[TensorRT] VERBOSE: *************** Autotuning format combination: Float(1,7,49,25088) -> Float(1,7,49,25088) ***************
[TensorRT] VERBOSE: *************** Autotuning format combination: Float(512,3584,1,25088) -> Float(512,3584,1,25088) ***************
[TensorRT] VERBOSE: *************** Autotuning format combination: Float(1,7,49,25088), Float(1,7,49,100352) -> Float(1,7,49,100352) ***************
[TensorRT] VERBOSE: *************** Autotuning format combination: Float(512,3584,1,25088), Float(2048,14336,1,100352) -> Float(2048,14336,1,100352) ***************
[TensorRT] VERBOSE: *************** Autotuning format combination: Float(1,7,49,100352) -> Float(1,1,1,2048) ***************
[TensorRT] VERBOSE: --------------- Timing Runner: GlobalAveragePool_119 (Pooling)
[TensorRT] VERBOSE: Tactic: -1 time 0.008608
[TensorRT] VERBOSE: Fastest Tactic: -1 Time: 0.008608
[TensorRT] VERBOSE: --------------- Timing Runner: GlobalAveragePool_119 (TiledPooling)
[TensorRT] VERBOSE: Tactic: 8192257 time 0.01136
[TensorRT] VERBOSE: Tactic: 8257793 time 0.011136
[TensorRT] VERBOSE: Tactic: 8323329 time 0.011136
[TensorRT] VERBOSE: Tactic: 8388865 time 0.01152
[TensorRT] VERBOSE: Tactic: 8454401 time 0.011168
[TensorRT] VERBOSE: Tactic: 8519937 time 0.011136
[TensorRT] VERBOSE: Tactic: 8585473 time 0.011136
[TensorRT] VERBOSE: Tactic: 8651009 time 0.011552
[TensorRT] VERBOSE: Fastest Tactic: 8257793 Time: 0.011136
[TensorRT] VERBOSE: >>>>>>>>>>>>>>> Chose Runner Type: Pooling Tactic: -1
[TensorRT] VERBOSE: 
[TensorRT] VERBOSE: --------------- Timing Runner: <reformat> (Reformat)
[TensorRT] VERBOSE: Tactic: 1002 time 0.006144
[TensorRT] VERBOSE: Tactic: 0 time 0.005248
[TensorRT] VERBOSE: Fastest Tactic: 0 Time: 0.005248
[TensorRT] VERBOSE: --------------- Timing Runner: <reformat> (Reformat)
[TensorRT] VERBOSE: Tactic: 1002 time 0.006176
[TensorRT] VERBOSE: Tactic: 0 time 0.005248
[TensorRT] VERBOSE: Fastest Tactic: 0 Time: 0.005248
[TensorRT] VERBOSE: --------------- Timing Runner: <reformat> (Reformat)
[TensorRT] VERBOSE: Tactic: 1002 time 0.006176
[TensorRT] VERBOSE: Tactic: 0 time 0.00528
[TensorRT] VERBOSE: Fastest Tactic: 0 Time: 0.00528
[TensorRT] VERBOSE: *************** Autotuning format combination: Float(1,1,1,2048) -> Float(1,1,1,1000) ***************
[TensorRT] VERBOSE: Gemm_121 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_interior_nn_v1
[TensorRT] VERBOSE: Gemm_121 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_medium_nn_v1
[TensorRT] VERBOSE: Gemm_121 (scudnn) Set Tactic Name: volta_scudnn_128x32_relu_interior_nn_v1
[TensorRT] VERBOSE: Gemm_121 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_small_nn_v1
[TensorRT] VERBOSE: Gemm_121 (scudnn) Set Tactic Name: volta_scudnn_128x64_relu_small_nn_v1
[TensorRT] VERBOSE: Gemm_121 (scudnn) Set Tactic Name: volta_scudnn_128x64_relu_interior_nn_v1
[TensorRT] VERBOSE: Gemm_121 (scudnn) Set Tactic Name: volta_scudnn_128x64_relu_medium_nn_v1
[TensorRT] VERBOSE: Gemm_121 (scudnn) Set Tactic Name: volta_scudnn_128x32_relu_medium_nn_v1
[TensorRT] VERBOSE: Gemm_121 (scudnn) Set Tactic Name: volta_scudnn_128x32_relu_small_nn_v1
[TensorRT] VERBOSE: Gemm_121 (conv1x1) Set Tactic Name: trt_volta_f32_conv1x1_f32_small_batch
[TensorRT] VERBOSE: --------------- Timing Runner: Gemm_121 (FusedConvActConvolution)
[TensorRT] VERBOSE: FusedConvActConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: --------------- Timing Runner: Gemm_121 (CaskConvolution)
[TensorRT] VERBOSE: Gemm_121 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_interior_nn_v1
[TensorRT] VERBOSE: Tactic: 1754569683116234317 time 0.399392
[TensorRT] VERBOSE: Gemm_121 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_medium_nn_v1
[TensorRT] VERBOSE: Tactic: 1825138533642645384 time 0.402624
[TensorRT] VERBOSE: Gemm_121 (scudnn) Set Tactic Name: volta_scudnn_128x32_relu_interior_nn_v1
[TensorRT] VERBOSE: Tactic: 2733356012094739613 time 0.430272
[TensorRT] VERBOSE: Gemm_121 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_small_nn_v1
[TensorRT] VERBOSE: Tactic: 3915320020053085238 time 0.398624
[TensorRT] VERBOSE: Gemm_121 (scudnn) Set Tactic Name: volta_scudnn_128x64_relu_small_nn_v1
[TensorRT] VERBOSE: Tactic: 6808617066150061604 time 0.244
[TensorRT] VERBOSE: Gemm_121 (scudnn) Set Tactic Name: volta_scudnn_128x64_relu_interior_nn_v1
[TensorRT] VERBOSE: Tactic: 9091006216302412844 time 0.233152
[TensorRT] VERBOSE: Gemm_121 (scudnn) Set Tactic Name: volta_scudnn_128x64_relu_medium_nn_v1
[TensorRT] VERBOSE: Tactic: -8060443123034038864 time 0.25696
[TensorRT] VERBOSE: Gemm_121 (scudnn) Set Tactic Name: volta_scudnn_128x32_relu_medium_nn_v1
[TensorRT] VERBOSE: Tactic: -4420849921117327522 time 0.286528
[TensorRT] VERBOSE: Gemm_121 (scudnn) Set Tactic Name: volta_scudnn_128x32_relu_small_nn_v1
[TensorRT] VERBOSE: Tactic: -3946921629105938337 time 0.470432
[TensorRT] VERBOSE: Gemm_121 (conv1x1) Set Tactic Name: trt_volta_f32_conv1x1_f32_small_batch
[TensorRT] VERBOSE: Tactic: -1243792514564525921 time 0.036
[TensorRT] VERBOSE: Fastest Tactic: -1243792514564525921 Time: 0.036
[TensorRT] VERBOSE: --------------- Timing Runner: Gemm_121 (CudaConvolution)
[TensorRT] VERBOSE: Tactic: 0 time 0.189056
[TensorRT] VERBOSE: Tactic: 1 time 0.22976
[TensorRT] VERBOSE: Tactic: 2 time 0.206912
[TensorRT] VERBOSE: Tactic: 4 skipped. Scratch requested: 4731502592, available: 268435456
[TensorRT] VERBOSE: Tactic: 5 skipped. Scratch requested: 278942720, available: 268435456
[TensorRT] VERBOSE: Tactic: 56 time 0.189312
[TensorRT] VERBOSE: Tactic: 57 time 0.229472
[TensorRT] VERBOSE: Tactic: 58 time 0.206656
[TensorRT] VERBOSE: Tactic: 60 skipped. Scratch requested: 4731502592, available: 268435456
[TensorRT] VERBOSE: Tactic: 61 skipped. Scratch requested: 278942720, available: 268435456
[TensorRT] VERBOSE: Fastest Tactic: 0 Time: 0.189056
[TensorRT] VERBOSE: --------------- Timing Runner: Gemm_121 (CudaDepthwiseConvolution)
[TensorRT] VERBOSE: CudaDepthwiseConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: --------------- Timing Runner: Gemm_121 (CublasConvolution)
[TensorRT] VERBOSE: Tactic: 0 time 0.030656
[TensorRT] VERBOSE: Tactic: 1 time 0.032128
[TensorRT] VERBOSE: Fastest Tactic: 0 Time: 0.030656
[TensorRT] VERBOSE: >>>>>>>>>>>>>>> Chose Runner Type: CublasConvolution Tactic: 0
[TensorRT] VERBOSE: 
[TensorRT] VERBOSE: *************** Autotuning format combination: Float(2048,2048,1,2048) -> Float(1000,1000,1,1000) ***************
[TensorRT] VERBOSE: Gemm_121 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Gemm_121 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Gemm_121 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Gemm_121 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Gemm_121 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Gemm_121 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Gemm_121 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Gemm_121 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Gemm_121 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Gemm_121 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Gemm_121 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Gemm_121 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: --------------- Timing Runner: Gemm_121 (FusedConvActConvolution)
[TensorRT] VERBOSE: FusedConvActConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: --------------- Timing Runner: Gemm_121 (CaskConvolution)
[TensorRT] VERBOSE: Gemm_121 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: 861694390046228376 time 0.400768
[TensorRT] VERBOSE: Gemm_121 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: 5258189349241541167 time 0.215104
[TensorRT] VERBOSE: Gemm_121 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: 5821621277990374316 time 0.39904
[TensorRT] VERBOSE: Gemm_121 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: 5863767799113001648 time 0.23024
[TensorRT] VERBOSE: Gemm_121 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -9147980667639709536 time 0.399328
[TensorRT] VERBOSE: Gemm_121 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -8892196987859366827 time 0.402528
[TensorRT] VERBOSE: Gemm_121 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -8850904373104590857 time 0.216512
[TensorRT] VERBOSE: Gemm_121 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -8010679767156598961 time 0.224992
[TensorRT] VERBOSE: Gemm_121 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -7751035352149795660 time 0.405024
[TensorRT] VERBOSE: Gemm_121 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -5115676123557684531 time 0.397888
[TensorRT] VERBOSE: Gemm_121 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -493597327599791285 time 0.208704
[TensorRT] VERBOSE: Gemm_121 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Tactic: -423878181466897819 time 0.230432
[TensorRT] VERBOSE: Fastest Tactic: -493597327599791285 Time: 0.208704
[TensorRT] VERBOSE: --------------- Timing Runner: Gemm_121 (CudaConvolution)
[TensorRT] VERBOSE: CudaConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: --------------- Timing Runner: Gemm_121 (CudaDepthwiseConvolution)
[TensorRT] VERBOSE: CudaDepthwiseConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: --------------- Timing Runner: Gemm_121 (CublasConvolution)
[TensorRT] VERBOSE: CublasConvolution has no valid tactics for this config, skipping
[TensorRT] VERBOSE: >>>>>>>>>>>>>>> Chose Runner Type: CaskConvolution Tactic: -493597327599791285
[TensorRT] VERBOSE: Gemm_121 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: 
[TensorRT] VERBOSE: Gemm_121 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Gemm_121 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Gemm_121 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Gemm_121 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Gemm_121 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Gemm_121 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Gemm_121 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Gemm_121 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Gemm_121 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Gemm_121 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Gemm_121 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Gemm_121 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_medium_nhwc_tn_v1
[TensorRT] VERBOSE: Gemm_121 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: --------------- Timing Runner: <reformat> (Reformat)
[TensorRT] VERBOSE: Tactic: 1002 time 0.006176
[TensorRT] VERBOSE: Tactic: 0 time 0.005248
[TensorRT] VERBOSE: Fastest Tactic: 0 Time: 0.005248
[TensorRT] VERBOSE: *************** Autotuning format combination: Float(1,1,1,1000) -> Float(1,1000) ***************
[TensorRT] VERBOSE: --------------- Timing Runner: (Unnamed Layer* 123) [Shuffle] (Shuffle)
[TensorRT] VERBOSE: Tactic: 0 time 0.004672
[TensorRT] VERBOSE: Tactic: 1 time 0.009152
[TensorRT] VERBOSE: Fastest Tactic: 0 Time: 0.004672
[TensorRT] VERBOSE: Adding reformat layer: Conv_22 + Add_23 + Relu_24 output to be reformatted 0 (356) from Float(256,14336,1,802816) to Float(1,56,3136,802816)
[TensorRT] VERBOSE: Adding reformat layer: Conv_59 + Add_60 + Relu_61 output to be reformatted 0 (410) from Float(1,14,196,200704) to Float(1024,14336,1,200704)
[TensorRT] VERBOSE: Adding reformat layer: Conv_99 + Relu_100 reformatted input 0 (463) from Float(1,14,196,100352) to Float(512,7168,1,100352)
[TensorRT] VERBOSE: Adding reformat layer: Conv_101 reformatted input 0 (466) from Float(512,3584,1,25088) to Float(1,7,49,25088)
[TensorRT] VERBOSE: Formats and tactics selection completed in 9.27719 seconds.
[TensorRT] VERBOSE: After reformat layers: 61 layers
[TensorRT] VERBOSE: Block size 268435456
[TensorRT] VERBOSE: Block size 3211264
[TensorRT] VERBOSE: Block size 3211264
[TensorRT] VERBOSE: Block size 1605632
[TensorRT] VERBOSE: Block size 401408
[TensorRT] VERBOSE: Total Activation Memory: 276865024
[TensorRT] INFO: Detected 1 inputs and 1 output network tensors.
[TensorRT] VERBOSE: Conv_0 + Relu_1 (scudnn) Set Tactic Name: volta_scudnn_128x64_relu_xregs_large_nn_v1
[TensorRT] VERBOSE: Conv_3 + Relu_4 (scudnn) Set Tactic Name: volta_scudnn_128x64_relu_interior_nn_v1
[TensorRT] VERBOSE: Conv_5 + Relu_6 (scudnn_winograd) Set Tactic Name: volta_scudnn_winograd_128x128_ldg1_ldg4_relu_tile148t_nt_v1
[TensorRT] VERBOSE: Conv_7 (scudnn) Set Tactic Name: volta_scudnn_128x64_relu_interior_nn_v1
[TensorRT] VERBOSE: Conv_8 + Add_9 + Relu_10 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_interior_nn_v1
[TensorRT] VERBOSE: Conv_11 + Relu_12 (scudnn) Set Tactic Name: volta_scudnn_128x64_relu_interior_nn_v1
[TensorRT] VERBOSE: Conv_13 + Relu_14 (scudnn_winograd) Set Tactic Name: volta_scudnn_winograd_128x128_ldg1_ldg4_relu_tile148t_nt_v1
[TensorRT] VERBOSE: Conv_15 + Add_16 + Relu_17 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_interior_nn_v1
[TensorRT] VERBOSE: Conv_18 + Relu_19 (scudnn) Set Tactic Name: volta_scudnn_128x64_relu_interior_nn_v1
[TensorRT] VERBOSE: Conv_20 + Relu_21 (scudnn_winograd) Set Tactic Name: volta_scudnn_winograd_128x128_ldg1_ldg4_relu_tile148t_nt_v1
[TensorRT] VERBOSE: Conv_22 + Add_23 + Relu_24 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_interior_nn_v1
[TensorRT] VERBOSE: Conv_25 + Relu_26 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_27 + Relu_28 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_29 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_30 + Add_31 + Relu_32 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_33 + Relu_34 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_35 + Relu_36 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_37 + Add_38 + Relu_39 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_40 + Relu_41 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_42 + Relu_43 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_44 + Add_45 + Relu_46 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_47 + Relu_48 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_49 + Relu_50 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_51 + Add_52 + Relu_53 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_54 + Relu_55 (scudnn) Set Tactic Name: volta_scudnn_128x64_sliced1x2_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_56 + Relu_57 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_58 (scudnn) Set Tactic Name: volta_scudnn_128x128_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_59 + Add_60 + Relu_61 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_interior_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_64 + Relu_65 (scudnn_winograd) Set Tactic Name: volta_scudnn_winograd_128x128_ldg1_ldg4_relu_tile148t_nt_v1
[TensorRT] VERBOSE: Conv_66 + Add_67 + Relu_68 (scudnn) Set Tactic Name: volta_scudnn_128x32_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_71 + Relu_72 (scudnn_winograd) Set Tactic Name: volta_scudnn_winograd_128x128_ldg1_ldg4_relu_tile148t_nt_v1
[TensorRT] VERBOSE: Conv_73 + Add_74 + Relu_75 (scudnn) Set Tactic Name: volta_scudnn_128x32_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_78 + Relu_79 (scudnn_winograd) Set Tactic Name: volta_scudnn_winograd_128x128_ldg1_ldg4_relu_tile148t_nt_v1
[TensorRT] VERBOSE: Conv_80 + Add_81 + Relu_82 (scudnn) Set Tactic Name: volta_scudnn_128x32_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_85 + Relu_86 (scudnn_winograd) Set Tactic Name: volta_scudnn_winograd_128x128_ldg1_ldg4_relu_tile148t_nt_v1
[TensorRT] VERBOSE: Conv_87 + Add_88 + Relu_89 (scudnn) Set Tactic Name: volta_scudnn_128x32_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_92 + Relu_93 (scudnn_winograd) Set Tactic Name: volta_scudnn_winograd_128x128_ldg1_ldg4_relu_tile148t_nt_v1
[TensorRT] VERBOSE: Conv_94 + Add_95 + Relu_96 (scudnn) Set Tactic Name: volta_scudnn_128x32_relu_medium_nn_v1
[TensorRT] VERBOSE: Conv_99 + Relu_100 (scudnn) Set Tactic Name: volta_scudnn_128x32_sliced1x4_ldg4_relu_exp_small_nhwc_tn_v1
[TensorRT] VERBOSE: Conv_102 + Add_103 + Relu_104 (scudnn) Set Tactic Name: volta_scudnn_128x128_relu_small_nn_v1
[TensorRT] VERBOSE: Layer: Conv_0 + Relu_1 Weights: 0 HostPersistent: 4224 DevicePersistent: 113664
[TensorRT] VERBOSE: Layer: MaxPool_2 Weights: 0 HostPersistent: 0 DevicePersistent: 0
[TensorRT] VERBOSE: Layer: Conv_3 + Relu_4 Weights: 0 HostPersistent: 3200 DevicePersistent: 35840
[TensorRT] VERBOSE: Layer: Conv_5 + Relu_6 Weights: 0 HostPersistent: 512 DevicePersistent: 410112
[TensorRT] VERBOSE: Layer: Conv_7 Weights: 0 HostPersistent: 3200 DevicePersistent: 85504
[TensorRT] VERBOSE: Layer: Conv_8 + Add_9 + Relu_10 Weights: 0 HostPersistent: 3200 DevicePersistent: 85504
[TensorRT] VERBOSE: Layer: Conv_11 + Relu_12 Weights: 0 HostPersistent: 3200 DevicePersistent: 84992
[TensorRT] VERBOSE: Layer: Conv_13 + Relu_14 Weights: 0 HostPersistent: 512 DevicePersistent: 410112
[TensorRT] VERBOSE: Layer: Conv_15 + Add_16 + Relu_17 Weights: 0 HostPersistent: 3200 DevicePersistent: 85504
[TensorRT] VERBOSE: Layer: Conv_18 + Relu_19 Weights: 0 HostPersistent: 3200 DevicePersistent: 84992
[TensorRT] VERBOSE: Layer: Conv_20 + Relu_21 Weights: 0 HostPersistent: 512 DevicePersistent: 410112
[TensorRT] VERBOSE: Layer: Conv_22 + Add_23 + Relu_24 Weights: 0 HostPersistent: 3200 DevicePersistent: 85504
[TensorRT] VERBOSE: Layer: Conv_22 + Add_23 + Relu_24 output reformatter 0 Weights: 0 HostPersistent: 0 DevicePersistent: 0
[TensorRT] VERBOSE: Layer: Conv_25 + Relu_26 Weights: 0 HostPersistent: 3200 DevicePersistent: 150528
[TensorRT] VERBOSE: Layer: Conv_27 + Relu_28 Weights: 0 HostPersistent: 1664 DevicePersistent: 595456
[TensorRT] VERBOSE: Layer: Conv_29 Weights: 0 HostPersistent: 3200 DevicePersistent: 269312
[TensorRT] VERBOSE: Layer: Conv_30 + Add_31 + Relu_32 Weights: 0 HostPersistent: 3200 DevicePersistent: 531456
[TensorRT] VERBOSE: Layer: Conv_33 + Relu_34 Weights: 0 HostPersistent: 3200 DevicePersistent: 267776
[TensorRT] VERBOSE: Layer: Conv_35 + Relu_36 Weights: 0 HostPersistent: 1664 DevicePersistent: 595456
[TensorRT] VERBOSE: Layer: Conv_37 + Add_38 + Relu_39 Weights: 0 HostPersistent: 1664 DevicePersistent: 269312
[TensorRT] VERBOSE: Layer: Conv_40 + Relu_41 Weights: 0 HostPersistent: 3200 DevicePersistent: 267776
[TensorRT] VERBOSE: Layer: Conv_42 + Relu_43 Weights: 0 HostPersistent: 1664 DevicePersistent: 595456
[TensorRT] VERBOSE: Layer: Conv_44 + Add_45 + Relu_46 Weights: 0 HostPersistent: 1664 DevicePersistent: 269312
[TensorRT] VERBOSE: Layer: Conv_47 + Relu_48 Weights: 0 HostPersistent: 3200 DevicePersistent: 267776
[TensorRT] VERBOSE: Layer: Conv_49 + Relu_50 Weights: 0 HostPersistent: 1664 DevicePersistent: 595456
[TensorRT] VERBOSE: Layer: Conv_51 + Add_52 + Relu_53 Weights: 0 HostPersistent: 1664 DevicePersistent: 269312
[TensorRT] VERBOSE: Layer: Conv_54 + Relu_55 Weights: 0 HostPersistent: 3200 DevicePersistent: 530432
[TensorRT] VERBOSE: Layer: Conv_56 + Relu_57 Weights: 0 HostPersistent: 1664 DevicePersistent: 2361856
[TensorRT] VERBOSE: Layer: Conv_58 Weights: 0 HostPersistent: 3200 DevicePersistent: 1054208
[TensorRT] VERBOSE: Layer: Conv_59 + Add_60 + Relu_61 Weights: 0 HostPersistent: 3200 DevicePersistent: 2102784
[TensorRT] VERBOSE: Layer: Conv_59 + Add_60 + Relu_61 output reformatter 0 Weights: 0 HostPersistent: 0 DevicePersistent: 0
[TensorRT] VERBOSE: Layer: Conv_62 + Relu_63 Weights: 1048576 HostPersistent: 0 DevicePersistent: 0
[TensorRT] VERBOSE: Layer: Conv_64 + Relu_65 Weights: 0 HostPersistent: 512 DevicePersistent: 6554624
[TensorRT] VERBOSE: Layer: Conv_66 + Add_67 + Relu_68 Weights: 0 HostPersistent: 2176 DevicePersistent: 1054208
[TensorRT] VERBOSE: Layer: Conv_69 + Relu_70 Weights: 1048576 HostPersistent: 0 DevicePersistent: 0
[TensorRT] VERBOSE: Layer: Conv_71 + Relu_72 Weights: 0 HostPersistent: 512 DevicePersistent: 6554624
[TensorRT] VERBOSE: Layer: Conv_73 + Add_74 + Relu_75 Weights: 0 HostPersistent: 2176 DevicePersistent: 1054208
[TensorRT] VERBOSE: Layer: Conv_76 + Relu_77 Weights: 1048576 HostPersistent: 0 DevicePersistent: 0
[TensorRT] VERBOSE: Layer: Conv_78 + Relu_79 Weights: 0 HostPersistent: 512 DevicePersistent: 6554624
[TensorRT] VERBOSE: Layer: Conv_80 + Add_81 + Relu_82 Weights: 0 HostPersistent: 2176 DevicePersistent: 1054208
[TensorRT] VERBOSE: Layer: Conv_83 + Relu_84 Weights: 1048576 HostPersistent: 0 DevicePersistent: 0
[TensorRT] VERBOSE: Layer: Conv_85 + Relu_86 Weights: 0 HostPersistent: 512 DevicePersistent: 6554624
[TensorRT] VERBOSE: Layer: Conv_87 + Add_88 + Relu_89 Weights: 0 HostPersistent: 2176 DevicePersistent: 1054208
[TensorRT] VERBOSE: Layer: Conv_90 + Relu_91 Weights: 1048576 HostPersistent: 0 DevicePersistent: 0
[TensorRT] VERBOSE: Layer: Conv_92 + Relu_93 Weights: 0 HostPersistent: 512 DevicePersistent: 6554624
[TensorRT] VERBOSE: Layer: Conv_94 + Add_95 + Relu_96 Weights: 0 HostPersistent: 2176 DevicePersistent: 1054208
[TensorRT] VERBOSE: Layer: Conv_97 + Relu_98 Weights: 2097152 HostPersistent: 0 DevicePersistent: 0
[TensorRT] VERBOSE: Layer: Conv_99 + Relu_100 input reformatter 0 Weights: 0 HostPersistent: 0 DevicePersistent: 0
[TensorRT] VERBOSE: Layer: Conv_99 + Relu_100 Weights: 0 HostPersistent: 1664 DevicePersistent: 9439744
[TensorRT] VERBOSE: Layer: Conv_101 input reformatter 0 Weights: 0 HostPersistent: 0 DevicePersistent: 0
[TensorRT] VERBOSE: Layer: Conv_101 Weights: 4194304 HostPersistent: 0 DevicePersistent: 0
[TensorRT] VERBOSE: Layer: Conv_102 + Add_103 + Relu_104 Weights: 0 HostPersistent: 1664 DevicePersistent: 8397312
[TensorRT] VERBOSE: Layer: Conv_105 + Relu_106 Weights: 4194304 HostPersistent: 0 DevicePersistent: 0
[TensorRT] VERBOSE: Layer: Conv_107 + Relu_108 Weights: 9437184 HostPersistent: 0 DevicePersistent: 0
[TensorRT] VERBOSE: Layer: Conv_109 + Add_110 + Relu_111 Weights: 4194304 HostPersistent: 8 DevicePersistent: 0
[TensorRT] VERBOSE: Layer: Conv_112 + Relu_113 Weights: 4194304 HostPersistent: 0 DevicePersistent: 0
[TensorRT] VERBOSE: Layer: Conv_114 + Relu_115 Weights: 9437184 HostPersistent: 0 DevicePersistent: 0
[TensorRT] VERBOSE: Layer: Conv_116 + Add_117 + Relu_118 Weights: 4194304 HostPersistent: 8 DevicePersistent: 0
[TensorRT] VERBOSE: Layer: GlobalAveragePool_119 Weights: 0 HostPersistent: 16 DevicePersistent: 0
[TensorRT] VERBOSE: Layer: Gemm_121 Weights: 8192000 HostPersistent: 0 DevicePersistent: 0
[TensorRT] VERBOSE: Total Host Persistent Memory: 87072
[TensorRT] VERBOSE: Total Device Persistent Memory: 68766720
[TensorRT] VERBOSE: Total Weight Memory: 55377920
[TensorRT] VERBOSE: Engine generation completed in 10.2519 seconds.
[TensorRT] VERBOSE: Builder timing cache: created 95 entries, 189 hit(s)
[TensorRT] VERBOSE: Engine Layer Information:
[TensorRT] VERBOSE: Layer(scudnn): Conv_0 + Relu_1, Tactic: 2842488832350522458, input[Float(3,224,224)] -> 323[Float(64,112,112)]
[TensorRT] VERBOSE: Layer(PoolingTiled): MaxPool_2, Tactic: 6947073, 323[Float(64,112,112)] -> 324[Float(64,56,56)]
[TensorRT] VERBOSE: Layer(scudnn): Conv_3 + Relu_4, Tactic: 9091006216302412844, 324[Float(64,56,56)] -> 327[Float(64,56,56)]
[TensorRT] VERBOSE: Layer(scudnn_winograd): Conv_5 + Relu_6, Tactic: 2775507031594384867, 327[Float(64,56,56)] -> 330[Float(64,56,56)]
[TensorRT] VERBOSE: Layer(scudnn): Conv_7, Tactic: 9091006216302412844, 330[Float(64,56,56)] -> 505[Float(256,56,56)]
[TensorRT] VERBOSE: Layer(scudnn): Conv_8 + Add_9 + Relu_10, Tactic: 1754569683116234317, 324[Float(64,56,56)], 505[Float(256,56,56)] -> 336[Float(256,56,56)]
[TensorRT] VERBOSE: Layer(scudnn): Conv_11 + Relu_12, Tactic: 9091006216302412844, 336[Float(256,56,56)] -> 339[Float(64,56,56)]
[TensorRT] VERBOSE: Layer(scudnn_winograd): Conv_13 + Relu_14, Tactic: 2775507031594384867, 339[Float(64,56,56)] -> 342[Float(64,56,56)]
[TensorRT] VERBOSE: Layer(scudnn): Conv_15 + Add_16 + Relu_17, Tactic: 1754569683116234317, 342[Float(64,56,56)], 336[Float(256,56,56)] -> 346[Float(256,56,56)]
[TensorRT] VERBOSE: Layer(scudnn): Conv_18 + Relu_19, Tactic: 9091006216302412844, 346[Float(256,56,56)] -> 349[Float(64,56,56)]
[TensorRT] VERBOSE: Layer(scudnn_winograd): Conv_20 + Relu_21, Tactic: 2775507031594384867, 349[Float(64,56,56)] -> 352[Float(64,56,56)]
[TensorRT] VERBOSE: Layer(scudnn): Conv_22 + Add_23 + Relu_24, Tactic: 1754569683116234317, 352[Float(64,56,56)], 346[Float(256,56,56)] -> Conv_22 + Add_23 + Relu_24 output to be reformatted 0[Float(256,56,56)]
[TensorRT] VERBOSE: Layer(Reformat): Conv_22 + Add_23 + Relu_24 output reformatter 0, Tactic: 1002, Conv_22 + Add_23 + Relu_24 output to be reformatted 0[Float(256,56,56)] -> 356[Float(256,56,56)]
[TensorRT] VERBOSE: Layer(scudnn): Conv_25 + Relu_26, Tactic: -8892196987859366827, 356[Float(256,56,56)] -> 359[Float(128,56,56)]
[TensorRT] VERBOSE: Layer(scudnn): Conv_27 + Relu_28, Tactic: 5863767799113001648, 359[Float(128,56,56)] -> 362[Float(128,28,28)]
[TensorRT] VERBOSE: Layer(scudnn): Conv_29, Tactic: -5115676123557684531, 362[Float(128,28,28)] -> 535[Float(512,28,28)]
[TensorRT] VERBOSE: Layer(scudnn): Conv_30 + Add_31 + Relu_32, Tactic: -8892196987859366827, 356[Float(256,56,56)], 535[Float(512,28,28)] -> 368[Float(512,28,28)]
[TensorRT] VERBOSE: Layer(scudnn): Conv_33 + Relu_34, Tactic: -8010679767156598961, 368[Float(512,28,28)] -> 371[Float(128,28,28)]
[TensorRT] VERBOSE: Layer(scudnn): Conv_35 + Relu_36, Tactic: 5863767799113001648, 371[Float(128,28,28)] -> 374[Float(128,28,28)]
[TensorRT] VERBOSE: Layer(scudnn): Conv_37 + Add_38 + Relu_39, Tactic: 5821621277990374316, 374[Float(128,28,28)], 368[Float(512,28,28)] -> 378[Float(512,28,28)]
[TensorRT] VERBOSE: Layer(scudnn): Conv_40 + Relu_41, Tactic: -8010679767156598961, 378[Float(512,28,28)] -> 381[Float(128,28,28)]
[TensorRT] VERBOSE: Layer(scudnn): Conv_42 + Relu_43, Tactic: 5863767799113001648, 381[Float(128,28,28)] -> 384[Float(128,28,28)]
[TensorRT] VERBOSE: Layer(scudnn): Conv_44 + Add_45 + Relu_46, Tactic: 5821621277990374316, 384[Float(128,28,28)], 378[Float(512,28,28)] -> 388[Float(512,28,28)]
[TensorRT] VERBOSE: Layer(scudnn): Conv_47 + Relu_48, Tactic: -8010679767156598961, 388[Float(512,28,28)] -> 391[Float(128,28,28)]
[TensorRT] VERBOSE: Layer(scudnn): Conv_49 + Relu_50, Tactic: 5863767799113001648, 391[Float(128,28,28)] -> 394[Float(128,28,28)]
[TensorRT] VERBOSE: Layer(scudnn): Conv_51 + Add_52 + Relu_53, Tactic: 5821621277990374316, 394[Float(128,28,28)], 388[Float(512,28,28)] -> 398[Float(512,28,28)]
[TensorRT] VERBOSE: Layer(scudnn): Conv_54 + Relu_55, Tactic: -493597327599791285, 398[Float(512,28,28)] -> 401[Float(256,28,28)]
[TensorRT] VERBOSE: Layer(scudnn): Conv_56 + Relu_57, Tactic: 5863767799113001648, 401[Float(256,28,28)] -> 404[Float(256,14,14)]
[TensorRT] VERBOSE: Layer(scudnn): Conv_58, Tactic: -8892196987859366827, 404[Float(256,14,14)] -> 574[Float(1024,14,14)]
[TensorRT] VERBOSE: Layer(scudnn): Conv_59 + Add_60 + Relu_61, Tactic: -8010679767156598961, 398[Float(512,28,28)], 574[Float(1024,14,14)] -> Conv_59 + Add_60 + Relu_61 output to be reformatted 0[Float(1024,14,14)]
[TensorRT] VERBOSE: Layer(Reformat): Conv_59 + Add_60 + Relu_61 output reformatter 0, Tactic: 1002, Conv_59 + Add_60 + Relu_61 output to be reformatted 0[Float(1024,14,14)] -> 410[Float(1024,14,14)]
[TensorRT] VERBOSE: Layer(FusedConvActDirect): Conv_62 + Relu_63, Tactic: 6291455, 410[Float(1024,14,14)] -> 413[Float(256,14,14)]
[TensorRT] VERBOSE: Layer(scudnn_winograd): Conv_64 + Relu_65, Tactic: 2775507031594384867, 413[Float(256,14,14)] -> 416[Float(256,14,14)]
[TensorRT] VERBOSE: Layer(scudnn): Conv_66 + Add_67 + Relu_68, Tactic: -4420849921117327522, 416[Float(256,14,14)], 410[Float(1024,14,14)] -> 420[Float(1024,14,14)]
[TensorRT] VERBOSE: Layer(FusedConvActDirect): Conv_69 + Relu_70, Tactic: 6291455, 420[Float(1024,14,14)] -> 423[Float(256,14,14)]
[TensorRT] VERBOSE: Layer(scudnn_winograd): Conv_71 + Relu_72, Tactic: 2775507031594384867, 423[Float(256,14,14)] -> 426[Float(256,14,14)]
[TensorRT] VERBOSE: Layer(scudnn): Conv_73 + Add_74 + Relu_75, Tactic: -4420849921117327522, 426[Float(256,14,14)], 420[Float(1024,14,14)] -> 430[Float(1024,14,14)]
[TensorRT] VERBOSE: Layer(FusedConvActDirect): Conv_76 + Relu_77, Tactic: 6291455, 430[Float(1024,14,14)] -> 433[Float(256,14,14)]
[TensorRT] VERBOSE: Layer(scudnn_winograd): Conv_78 + Relu_79, Tactic: 2775507031594384867, 433[Float(256,14,14)] -> 436[Float(256,14,14)]
[TensorRT] VERBOSE: Layer(scudnn): Conv_80 + Add_81 + Relu_82, Tactic: -4420849921117327522, 436[Float(256,14,14)], 430[Float(1024,14,14)] -> 440[Float(1024,14,14)]
[TensorRT] VERBOSE: Layer(FusedConvActDirect): Conv_83 + Relu_84, Tactic: 6291455, 440[Float(1024,14,14)] -> 443[Float(256,14,14)]
[TensorRT] VERBOSE: Layer(scudnn_winograd): Conv_85 + Relu_86, Tactic: 2775507031594384867, 443[Float(256,14,14)] -> 446[Float(256,14,14)]
[TensorRT] VERBOSE: Layer(scudnn): Conv_87 + Add_88 + Relu_89, Tactic: -4420849921117327522, 446[Float(256,14,14)], 440[Float(1024,14,14)] -> 450[Float(1024,14,14)]
[TensorRT] VERBOSE: Layer(FusedConvActDirect): Conv_90 + Relu_91, Tactic: 6291455, 450[Float(1024,14,14)] -> 453[Float(256,14,14)]
[TensorRT] VERBOSE: Layer(scudnn_winograd): Conv_92 + Relu_93, Tactic: 2775507031594384867, 453[Float(256,14,14)] -> 456[Float(256,14,14)]
[TensorRT] VERBOSE: Layer(scudnn): Conv_94 + Add_95 + Relu_96, Tactic: -4420849921117327522, 456[Float(256,14,14)], 450[Float(1024,14,14)] -> 460[Float(1024,14,14)]
[TensorRT] VERBOSE: Layer(FusedConvActDirect): Conv_97 + Relu_98, Tactic: 7405567, 460[Float(1024,14,14)] -> 463[Float(512,14,14)]
[TensorRT] VERBOSE: Layer(Reformat): Conv_99 + Relu_100 input reformatter 0, Tactic: 1002, 463[Float(512,14,14)] -> Conv_99 + Relu_100 reformatted input 0[Float(512,14,14)]
[TensorRT] VERBOSE: Layer(scudnn): Conv_99 + Relu_100, Tactic: 5863767799113001648, Conv_99 + Relu_100 reformatted input 0[Float(512,14,14)] -> 466[Float(512,7,7)]
[TensorRT] VERBOSE: Layer(Reformat): Conv_101 input reformatter 0, Tactic: 0, 466[Float(512,7,7)] -> Conv_101 reformatted input 0[Float(512,7,7)]
[TensorRT] VERBOSE: Layer(FusedConvActDirect): Conv_101, Tactic: 6225919, Conv_101 reformatted input 0[Float(512,7,7)] -> 631[Float(2048,7,7)]
[TensorRT] VERBOSE: Layer(scudnn): Conv_102 + Add_103 + Relu_104, Tactic: 3915320020053085238, 460[Float(1024,14,14)], 631[Float(2048,7,7)] -> 472[Float(2048,7,7)]
[TensorRT] VERBOSE: Layer(FusedConvActDirect): Conv_105 + Relu_106, Tactic: 6291455, 472[Float(2048,7,7)] -> 475[Float(512,7,7)]
[TensorRT] VERBOSE: Layer(FusedConvActDirect): Conv_107 + Relu_108, Tactic: 7274495, 475[Float(512,7,7)] -> 478[Float(512,7,7)]
[TensorRT] VERBOSE: Layer(Convolution): Conv_109 + Add_110 + Relu_111, Tactic: 57, 478[Float(512,7,7)], 472[Float(2048,7,7)] -> 482[Float(2048,7,7)]
[TensorRT] VERBOSE: Layer(FusedConvActDirect): Conv_112 + Relu_113, Tactic: 6291455, 482[Float(2048,7,7)] -> 485[Float(512,7,7)]
[TensorRT] VERBOSE: Layer(FusedConvActDirect): Conv_114 + Relu_115, Tactic: 7274495, 485[Float(512,7,7)] -> 488[Float(512,7,7)]
[TensorRT] VERBOSE: Layer(Convolution): Conv_116 + Add_117 + Relu_118, Tactic: 57, 488[Float(512,7,7)], 482[Float(2048,7,7)] -> 492[Float(2048,7,7)]
[TensorRT] VERBOSE: Layer(Pooling): GlobalAveragePool_119, Tactic: -1, 492[Float(2048,7,7)] -> 493[Float(2048,1,1)]
[TensorRT] VERBOSE: Layer(CublasConvolution): Gemm_121, Tactic: 0, 493[Float(2048,1,1)] -> (Unnamed Layer* 122) [Fully Connected]_output[Float(1000,1,1)]
/home/chilin/.local/lib/python3.8/site-packages/torch/nn/functional.py:718: UserWarning: Named tensors and all their associated APIs are an experimental feature and subject to change. Please do not use them for anything important until they are released as stable. (Triggered internally at  /pytorch/c10/core/TensorImpl.h:1156.)
  return torch.max_pool2d(input, kernel_size, stride, padding, dilation, ceil_mode)
