--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml top_level.twx top_level.ncd -o top_level.twr top_level.pcf
-ucf top_level.ucf

Design file:              top_level.ncd
Physical constraint file: top_level.pcf
Device,package,speed:     xc6slx45,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk_100MHz
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
sw_i<7>     |    9.929(R)|      SLOW  |   -1.893(R)|      SLOW  |clk_100MHz_BUFGP  |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk_100MHz to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
leds<0>     |         6.475(R)|      SLOW  |         3.070(R)|      FAST  |clk_100MHz_BUFGP  |   0.000|
leds<1>     |         6.478(R)|      SLOW  |         3.073(R)|      FAST  |clk_100MHz_BUFGP  |   0.000|
leds<2>     |         6.478(R)|      SLOW  |         3.073(R)|      FAST  |clk_100MHz_BUFGP  |   0.000|
leds<3>     |         6.484(R)|      SLOW  |         3.079(R)|      FAST  |clk_100MHz_BUFGP  |   0.000|
leds<4>     |         6.484(R)|      SLOW  |         3.079(R)|      FAST  |clk_100MHz_BUFGP  |   0.000|
leds<5>     |         6.598(R)|      SLOW  |         3.193(R)|      FAST  |clk_100MHz_BUFGP  |   0.000|
leds<6>     |         6.510(R)|      SLOW  |         3.105(R)|      FAST  |clk_100MHz_BUFGP  |   0.000|
leds<7>     |         6.591(R)|      SLOW  |         3.186(R)|      FAST  |clk_100MHz_BUFGP  |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk_100MHz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100MHz     |    3.641|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Sun May  4 14:06:26 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 437 MB



