
*** Running vivado
    with args -log grh_chip_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source grh_chip_top.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source grh_chip_top.tcl -notrace
Command: synth_design -top grh_chip_top -part xc7a100tfgg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tfgg484-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8911 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1948.645 ; gain = 240.684 ; free physical = 407 ; free virtual = 3364
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'grh_chip_top' [/home/wolf/rocket-chip/rocc-accelerator/verilog64/grh_chip_top.v:3]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.runs/synth_1/.Xil/Vivado-8873-ubuntu/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (1#1) [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.runs/synth_1/.Xil/Vivado-8873-ubuntu/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'ExampleRocketSystem' [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:268331]
INFO: [Synth 8-6157] synthesizing module 'IntXbar' [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:1]
INFO: [Synth 8-6155] done synthesizing module 'IntXbar' (2#1) [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:1]
INFO: [Synth 8-6157] synthesizing module 'SimpleClockGroupSource' [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:10]
INFO: [Synth 8-6155] done synthesizing module 'SimpleClockGroupSource' (3#1) [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:10]
INFO: [Synth 8-6157] synthesizing module 'SystemBus' [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:44202]
INFO: [Synth 8-6157] synthesizing module 'ClockGroupAggregator' [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:39]
INFO: [Synth 8-6155] done synthesizing module 'ClockGroupAggregator' (4#1) [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:39]
INFO: [Synth 8-6157] synthesizing module 'ClockGroup' [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:78]
INFO: [Synth 8-6155] done synthesizing module 'ClockGroup' (5#1) [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:78]
INFO: [Synth 8-6157] synthesizing module 'FixedClockBroadcast' [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:87]
INFO: [Synth 8-6155] done synthesizing module 'FixedClockBroadcast' (6#1) [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:87]
INFO: [Synth 8-6157] synthesizing module 'TLXbar' [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:7895]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:8517]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor' [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:96]
INFO: [Synth 8-6157] synthesizing module 'plusarg_reader' [/home/wolf/rocket-chip/rocc-accelerator/verilog64/utils/plusarg_reader.v:7]
	Parameter FORMAT bound to: tilelink_timeout=%d - type: string 
	Parameter DEFAULT bound to: 0 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'plusarg_reader' (7#1) [/home/wolf/rocket-chip/rocc-accelerator/verilog64/utils/plusarg_reader.v:7]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor' (8#1) [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:96]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:8539]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_1' [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:3182]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_1' (9#1) [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:3182]
INFO: [Synth 8-6155] done synthesizing module 'TLXbar' (10#1) [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:7895]
INFO: [Synth 8-6157] synthesizing module 'SimpleLazyModule' [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:12807]
INFO: [Synth 8-6157] synthesizing module 'TLWidthWidget' [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:12680]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:12744]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_2' [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:9544]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_2' (11#1) [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:9544]
INFO: [Synth 8-6155] done synthesizing module 'TLWidthWidget' (12#1) [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:12680]
INFO: [Synth 8-6155] done synthesizing module 'SimpleLazyModule' (13#1) [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:12807]
INFO: [Synth 8-6157] synthesizing module 'SimpleLazyModule_1' [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:16214]
INFO: [Synth 8-6157] synthesizing module 'TLWidthWidget_1' [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:16066]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:16144]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_3' [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:12980]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_3' (14#1) [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:12980]
INFO: [Synth 8-6155] done synthesizing module 'TLWidthWidget_1' (15#1) [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:16066]
INFO: [Synth 8-6155] done synthesizing module 'SimpleLazyModule_1' (16#1) [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:16214]
INFO: [Synth 8-6157] synthesizing module 'SimpleLazyModule_2' [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:21160]
INFO: [Synth 8-6157] synthesizing module 'TLWidthWidget_2' [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:20946]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:21054]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_4' [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:16443]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_4' (17#1) [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:16443]
INFO: [Synth 8-6155] done synthesizing module 'TLWidthWidget_2' (18#1) [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:20946]
INFO: [Synth 8-6155] done synthesizing module 'SimpleLazyModule_2' (19#1) [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:21160]
INFO: [Synth 8-6157] synthesizing module 'SimpleLazyModule_3' [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:31307]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer' [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:26166]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:26274]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_5' [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:21453]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_5' (20#1) [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:21453]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer' (21#1) [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:26166]
INFO: [Synth 8-6157] synthesizing module 'TLFIFOFixer' [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:31093]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:31201]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_6' [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:26380]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_6' (22#1) [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:26380]
INFO: [Synth 8-6155] done synthesizing module 'TLFIFOFixer' (23#1) [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:31093]
INFO: [Synth 8-6155] done synthesizing module 'SimpleLazyModule_3' (24#1) [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:31307]
INFO: [Synth 8-6157] synthesizing module 'SimpleLazyModule_4' [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:42922]
INFO: [Synth 8-6157] synthesizing module 'AXI4Buffer' [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:32625]
INFO: [Synth 8-6157] synthesizing module 'Queue' [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:31783]
INFO: [Synth 8-6155] done synthesizing module 'Queue' (25#1) [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:31783]
INFO: [Synth 8-6157] synthesizing module 'Queue_1' [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:32106]
INFO: [Synth 8-6155] done synthesizing module 'Queue_1' (26#1) [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:32106]
INFO: [Synth 8-6157] synthesizing module 'Queue_2' [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:32279]
INFO: [Synth 8-6155] done synthesizing module 'Queue_2' (27#1) [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:32279]
INFO: [Synth 8-6157] synthesizing module 'Queue_4' [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:32427]
INFO: [Synth 8-6155] done synthesizing module 'Queue_4' (28#1) [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:32427]
INFO: [Synth 8-6155] done synthesizing module 'AXI4Buffer' (29#1) [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:32625]
INFO: [Synth 8-6157] synthesizing module 'AXI4UserYanker' [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:33230]
INFO: [Synth 8-6157] synthesizing module 'QueueCompatibility' [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:32966]
WARNING: [Synth 8-4767] Trying to implement RAM '_T_tl_state_size_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "_T_tl_state_size_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM '_T_tl_state_source_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "_T_tl_state_source_reg" dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'QueueCompatibility' (30#1) [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:32966]
INFO: [Synth 8-6157] synthesizing module 'QueueCompatibility_1' [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:33082]
INFO: [Synth 8-6155] done synthesizing module 'QueueCompatibility_1' (31#1) [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:33082]
INFO: [Synth 8-6155] done synthesizing module 'AXI4UserYanker' (32#1) [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:33230]
INFO: [Synth 8-6157] synthesizing module 'AXI4Deinterleaver' [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:34286]
INFO: [Synth 8-6157] synthesizing module 'QueueCompatibility_10' [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:34038]
INFO: [Synth 8-6155] done synthesizing module 'QueueCompatibility_10' (33#1) [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:34038]
INFO: [Synth 8-6155] done synthesizing module 'AXI4Deinterleaver' (34#1) [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:34286]
INFO: [Synth 8-6157] synthesizing module 'AXI4IdIndexer' [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:35517]
INFO: [Synth 8-6155] done synthesizing module 'AXI4IdIndexer' (35#1) [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:35517]
INFO: [Synth 8-6157] synthesizing module 'TLToAXI4' [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:38997]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:39315]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_7' [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:35655]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_7' (36#1) [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:35655]
INFO: [Synth 8-6157] synthesizing module 'Queue_5' [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:38461]
WARNING: [Synth 8-4767] Trying to implement RAM '_T_data_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "_T_data_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM '_T_strb_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "_T_strb_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM '_T_last_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "_T_last_reg" dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'Queue_5' (37#1) [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:38461]
INFO: [Synth 8-6157] synthesizing module 'Queue_6' [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:38618]
WARNING: [Synth 8-4767] Trying to implement RAM '_T_id_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "_T_id_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM '_T_addr_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "_T_addr_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM '_T_len_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "_T_len_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM '_T_size_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "_T_size_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM '_T_burst_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "_T_burst_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM '_T_lock_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "_T_lock_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM '_T_cache_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "_T_cache_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM '_T_prot_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "_T_prot_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM '_T_qos_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "_T_qos_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM '_T_echo_tl_state_size_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "_T_echo_tl_state_size_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM '_T_echo_tl_state_source_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "_T_echo_tl_state_source_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM '_T_wen_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "_T_wen_reg" dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'Queue_6' (38#1) [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:38618]
INFO: [Synth 8-6155] done synthesizing module 'TLToAXI4' (39#1) [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:38997]
INFO: [Synth 8-6157] synthesizing module 'TLWidthWidget_3' [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:42786]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:42858]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_8' [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:39980]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_8' (40#1) [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:39980]
INFO: [Synth 8-6155] done synthesizing module 'TLWidthWidget_3' (41#1) [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:42786]
INFO: [Synth 8-6155] done synthesizing module 'SimpleLazyModule_4' (42#1) [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:42922]
INFO: [Synth 8-6155] done synthesizing module 'SystemBus' (43#1) [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:44202]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:269300]
INFO: [Synth 8-6157] synthesizing module 'PeripheryBus' [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:45706]
INFO: [Synth 8-6157] synthesizing module 'ClockGroupAggregator_1' [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:45697]
INFO: [Synth 8-6155] done synthesizing module 'ClockGroupAggregator_1' (44#1) [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:45697]
INFO: [Synth 8-6155] done synthesizing module 'PeripheryBus' (45#1) [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:45706]
INFO: [Synth 8-6157] synthesizing module 'FrontBus' [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:67874]
INFO: [Synth 8-6157] synthesizing module 'TLXbar_3' [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:48833]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:48911]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_9' [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:45747]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_9' (46#1) [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:45747]
INFO: [Synth 8-6155] done synthesizing module 'TLXbar_3' (47#1) [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:48833]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer_3' [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:52838]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:52974]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_10' [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:48981]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_10' (48#1) [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:48981]
INFO: [Synth 8-6157] synthesizing module 'Queue_7' [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:52067]
INFO: [Synth 8-6155] done synthesizing module 'Queue_7' (49#1) [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:52067]
INFO: [Synth 8-6157] synthesizing module 'Queue_8' [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:52540]
INFO: [Synth 8-6155] done synthesizing module 'Queue_8' (50#1) [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:52540]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer_3' (51#1) [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:52838]
INFO: [Synth 8-6157] synthesizing module 'SimpleLazyModule_5' [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:66649]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer_4' [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:56223]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:56359]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_11' [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:53137]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_11' (52#1) [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:53137]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer_4' (53#1) [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:56223]
INFO: [Synth 8-6157] synthesizing module 'TLFIFOFixer_2' [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:59608]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:59814]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_12' [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:56522]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_12' (54#1) [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:56522]
INFO: [Synth 8-6155] done synthesizing module 'TLFIFOFixer_2' (55#1) [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:59608]
INFO: [Synth 8-6157] synthesizing module 'TLWidthWidget_4' [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:63382]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:63458]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_13' [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:60296]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_13' (56#1) [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:60296]
INFO: [Synth 8-6155] done synthesizing module 'TLWidthWidget_4' (57#1) [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:63382]
INFO: [Synth 8-6157] synthesizing module 'AXI4ToTL' [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:63840]
INFO: [Synth 8-6157] synthesizing module 'Queue_11' [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:63526]
WARNING: [Synth 8-4767] Trying to implement RAM '_T_id_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "_T_id_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM '_T_data_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "_T_data_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM '_T_resp_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "_T_resp_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM '_T_last_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "_T_last_reg" dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'Queue_11' (58#1) [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:63526]
INFO: [Synth 8-6157] synthesizing module 'Queue_12' [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:63708]
WARNING: [Synth 8-4767] Trying to implement RAM '_T_id_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "_T_id_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM '_T_resp_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "_T_resp_reg" dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'Queue_12' (59#1) [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:63708]
INFO: [Synth 8-6155] done synthesizing module 'AXI4ToTL' (60#1) [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:63840]
INFO: [Synth 8-6157] synthesizing module 'AXI4UserYanker_1' [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:64966]
INFO: [Synth 8-6157] synthesizing module 'QueueCompatibility_15' [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:64818]
INFO: [Synth 8-6155] done synthesizing module 'QueueCompatibility_15' (61#1) [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:64818]
INFO: [Synth 8-6155] done synthesizing module 'AXI4UserYanker_1' (62#1) [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:64966]
INFO: [Synth 8-6157] synthesizing module 'AXI4Fragmenter' [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:65592]
INFO: [Synth 8-6157] synthesizing module 'Queue_13' [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:65310]
WARNING: [Synth 8-4767] Trying to implement RAM '_T_id_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "_T_id_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM '_T_addr_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "_T_addr_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM '_T_len_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "_T_len_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM '_T_size_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "_T_size_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM '_T_burst_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "_T_burst_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM '_T_cache_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "_T_cache_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM '_T_prot_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "_T_prot_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM '_T_echo_extra_id_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "_T_echo_extra_id_reg" dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'Queue_13' (63#1) [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:65310]
INFO: [Synth 8-6155] done synthesizing module 'AXI4Fragmenter' (64#1) [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:65592]
INFO: [Synth 8-6157] synthesizing module 'AXI4IdIndexer_1' [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:66541]
INFO: [Synth 8-6155] done synthesizing module 'AXI4IdIndexer_1' (65#1) [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:66541]
INFO: [Synth 8-6155] done synthesizing module 'SimpleLazyModule_5' (66#1) [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:66649]
INFO: [Synth 8-6155] done synthesizing module 'FrontBus' (67#1) [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:67874]
INFO: [Synth 8-6157] synthesizing module 'PeripheryBus_1' [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:110383]
INFO: [Synth 8-6157] synthesizing module 'ClockGroupAggregator_3' [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:68449]
INFO: [Synth 8-6155] done synthesizing module 'ClockGroupAggregator_3' (68#1) [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:68449]
INFO: [Synth 8-6157] synthesizing module 'TLFIFOFixer_3' [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:71560]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:71772]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_14' [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:68464]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_14' (69#1) [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:68464]
INFO: [Synth 8-6155] done synthesizing module 'TLFIFOFixer_3' (70#1) [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:71560]
INFO: [Synth 8-6157] synthesizing module 'TLXbar_4' [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:75403]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:75467]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_15' [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:72267]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_15' (71#1) [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:72267]
INFO: [Synth 8-6155] done synthesizing module 'TLXbar_4' (72#1) [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:75403]
INFO: [Synth 8-6157] synthesizing module 'TLXbar_5' [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:78626]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:78920]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_16' [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:75530]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_16' (73#1) [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:75530]
INFO: [Synth 8-6155] done synthesizing module 'TLXbar_5' (74#1) [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:78626]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer_5' [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:83047]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:83155]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_17' [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:79321]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_17' (75#1) [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:79321]
INFO: [Synth 8-6157] synthesizing module 'Queue_16' [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:82451]
INFO: [Synth 8-6155] done synthesizing module 'Queue_16' (76#1) [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:82451]
INFO: [Synth 8-6157] synthesizing module 'Queue_17' [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:82749]
INFO: [Synth 8-6155] done synthesizing module 'Queue_17' (77#1) [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:82749]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer_5' (78#1) [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:83047]
INFO: [Synth 8-6157] synthesizing module 'TLAtomicAutomata_1' [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:86426]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:86864]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_18' [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:83290]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_18' (79#1) [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:83290]
INFO: [Synth 8-6155] done synthesizing module 'TLAtomicAutomata_1' (80#1) [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:86426]
INFO: [Synth 8-6157] synthesizing module 'SimpleLazyModule_6' [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:94283]
INFO: [Synth 8-6157] synthesizing module 'TLError' [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:90459]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:90540]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_19' [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:87558]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_19' (81#1) [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:87558]
INFO: [Synth 8-6157] synthesizing module 'Queue_18' [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:90318]
WARNING: [Synth 8-4767] Trying to implement RAM '_T_opcode_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "_T_opcode_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM '_T_size_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "_T_size_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM '_T_source_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "_T_source_reg" dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'Queue_18' (82#1) [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:90318]
INFO: [Synth 8-6155] done synthesizing module 'TLError' (83#1) [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:90459]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer_6' [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:94052]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:94152]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_20' [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:90703]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_20' (84#1) [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:90703]
INFO: [Synth 8-6157] synthesizing module 'Queue_19' [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:93779]
INFO: [Synth 8-6155] done synthesizing module 'Queue_19' (85#1) [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:93779]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer_6' (86#1) [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:94052]
INFO: [Synth 8-6155] done synthesizing module 'SimpleLazyModule_6' (87#1) [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:94283]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer_7' [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:97591]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:97655]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_21' [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:94455]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_21' (88#1) [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:94455]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer_7' (89#1) [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:97591]
INFO: [Synth 8-6157] synthesizing module 'SimpleLazyModule_8' [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:100874]
INFO: [Synth 8-6157] synthesizing module 'TLFragmenter' [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:100448]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:100595]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_22' [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:97718]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_22' (90#1) [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:97718]
INFO: [Synth 8-6157] synthesizing module 'Repeater' [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:100287]
INFO: [Synth 8-6155] done synthesizing module 'Repeater' (91#1) [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:100287]
INFO: [Synth 8-6155] done synthesizing module 'TLFragmenter' (92#1) [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:100448]
INFO: [Synth 8-6155] done synthesizing module 'SimpleLazyModule_8' (93#1) [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:100874]
INFO: [Synth 8-6157] synthesizing module 'SimpleLazyModule_9' [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:104137]
INFO: [Synth 8-6157] synthesizing module 'TLFragmenter_1' [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:103711]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:103858]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_23' [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:101015]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_23' (94#1) [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:101015]
INFO: [Synth 8-6157] synthesizing module 'Repeater_1' [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:103550]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'Repeater_1' (95#1) [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:103550]
INFO: [Synth 8-6155] done synthesizing module 'TLFragmenter_1' (96#1) [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:103711]
INFO: [Synth 8-6155] done synthesizing module 'SimpleLazyModule_9' (97#1) [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:104137]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:107119]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_24' (98#1) [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:104278]
INFO: [Synth 8-6155] done synthesizing module 'Repeater_2' (99#1) [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:106811]
INFO: [Synth 8-6155] done synthesizing module 'TLFragmenter_2' (100#1) [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:106972]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:110020]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:114233]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:116762]
WARNING: [Synth 8-4767] Trying to implement RAM '_T_tl_state_size_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "_T_tl_state_size_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM '_T_tl_state_source_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "_T_tl_state_source_reg" dissolved into registers
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:120848]
WARNING: [Synth 8-4767] Trying to implement RAM '_T_id_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "_T_id_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM '_T_addr_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "_T_addr_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM '_T_len_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "_T_len_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM '_T_size_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "_T_size_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM '_T_burst_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "_T_burst_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM '_T_lock_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "_T_lock_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM '_T_cache_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "_T_cache_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM '_T_prot_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "_T_prot_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM '_T_qos_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "_T_qos_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM '_T_echo_tl_state_size_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "_T_echo_tl_state_size_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM '_T_echo_tl_state_source_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "_T_echo_tl_state_source_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM '_T_wen_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "_T_wen_reg" dissolved into registers
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:123861]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:131826]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:135375]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:138048]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:140577]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:144392]
WARNING: [Synth 8-4767] Trying to implement RAM '_T_read_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "_T_read_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM '_T_index_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "_T_index_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM '_T_data_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "_T_data_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM '_T_mask_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "_T_mask_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM '_T_extra_tlrr_extra_source_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "_T_extra_tlrr_extra_source_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM '_T_extra_tlrr_extra_size_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "_T_extra_tlrr_extra_size_reg" dissolved into registers
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:147441]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:149773]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:151566]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:154143]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:156619]
WARNING: [Synth 8-6014] Unused sequential element _T_27_reg was removed.  [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:156653]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:160181]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:167847]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:167865]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:179312]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:179352]
WARNING: [Synth 8-639] system function call 'random' not supported [/home/wolf/rocket-chip/rocc-accelerator/verilog64/utils/sram_modified.v:89]
WARNING: [Synth 8-639] system function call 'random' not supported [/home/wolf/rocket-chip/rocc-accelerator/verilog64/utils/sram_modified.v:89]
WARNING: [Synth 8-639] system function call 'random' not supported [/home/wolf/rocket-chip/rocc-accelerator/verilog64/utils/sram_modified.v:89]
WARNING: [Synth 8-639] system function call 'random' not supported [/home/wolf/rocket-chip/rocc-accelerator/verilog64/utils/sram_modified.v:89]
WARNING: [Synth 8-639] system function call 'random' not supported [/home/wolf/rocket-chip/rocc-accelerator/verilog64/utils/sram_modified.v:89]
WARNING: [Synth 8-639] system function call 'random' not supported [/home/wolf/rocket-chip/rocc-accelerator/verilog64/utils/sram_modified.v:89]
WARNING: [Synth 8-639] system function call 'random' not supported [/home/wolf/rocket-chip/rocc-accelerator/verilog64/utils/sram_modified.v:89]
WARNING: [Synth 8-639] system function call 'random' not supported [/home/wolf/rocket-chip/rocc-accelerator/verilog64/utils/sram_modified.v:89]
WARNING: [Synth 8-639] system function call 'random' not supported [/home/wolf/rocket-chip/rocc-accelerator/verilog64/utils/sram_modified.v:89]
WARNING: [Synth 8-639] system function call 'random' not supported [/home/wolf/rocket-chip/rocc-accelerator/verilog64/utils/sram_modified.v:89]
WARNING: [Synth 8-639] system function call 'random' not supported [/home/wolf/rocket-chip/rocc-accelerator/verilog64/utils/sram_modified.v:89]
WARNING: [Synth 8-639] system function call 'random' not supported [/home/wolf/rocket-chip/rocc-accelerator/verilog64/utils/sram_modified.v:89]
WARNING: [Synth 8-639] system function call 'random' not supported [/home/wolf/rocket-chip/rocc-accelerator/verilog64/utils/sram_modified.v:89]
WARNING: [Synth 8-639] system function call 'random' not supported [/home/wolf/rocket-chip/rocc-accelerator/verilog64/utils/sram_modified.v:89]
WARNING: [Synth 8-639] system function call 'random' not supported [/home/wolf/rocket-chip/rocc-accelerator/verilog64/utils/sram_modified.v:89]
WARNING: [Synth 8-639] system function call 'random' not supported [/home/wolf/rocket-chip/rocc-accelerator/verilog64/utils/sram_modified.v:89]
WARNING: [Synth 8-639] system function call 'random' not supported [/home/wolf/rocket-chip/rocc-accelerator/verilog64/utils/sram_modified.v:89]
WARNING: [Synth 8-639] system function call 'random' not supported [/home/wolf/rocket-chip/rocc-accelerator/verilog64/utils/sram_modified.v:89]
WARNING: [Synth 8-639] system function call 'random' not supported [/home/wolf/rocket-chip/rocc-accelerator/verilog64/utils/sram_modified.v:89]
WARNING: [Synth 8-639] system function call 'random' not supported [/home/wolf/rocket-chip/rocc-accelerator/verilog64/utils/sram_modified.v:89]
WARNING: [Synth 8-639] system function call 'random' not supported [/home/wolf/rocket-chip/rocc-accelerator/verilog64/utils/sram_modified.v:89]
WARNING: [Synth 8-639] system function call 'random' not supported [/home/wolf/rocket-chip/rocc-accelerator/verilog64/utils/sram_modified.v:89]
WARNING: [Synth 8-639] system function call 'random' not supported [/home/wolf/rocket-chip/rocc-accelerator/verilog64/utils/sram_modified.v:89]
WARNING: [Synth 8-639] system function call 'random' not supported [/home/wolf/rocket-chip/rocc-accelerator/verilog64/utils/sram_modified.v:89]
WARNING: [Synth 8-639] system function call 'random' not supported [/home/wolf/rocket-chip/rocc-accelerator/verilog64/utils/sram_modified.v:89]
WARNING: [Synth 8-639] system function call 'random' not supported [/home/wolf/rocket-chip/rocc-accelerator/verilog64/utils/sram_modified.v:89]
WARNING: [Synth 8-639] system function call 'random' not supported [/home/wolf/rocket-chip/rocc-accelerator/verilog64/utils/sram_modified.v:89]
WARNING: [Synth 8-639] system function call 'random' not supported [/home/wolf/rocket-chip/rocc-accelerator/verilog64/utils/sram_modified.v:89]
WARNING: [Synth 8-639] system function call 'random' not supported [/home/wolf/rocket-chip/rocc-accelerator/verilog64/utils/sram_modified.v:89]
WARNING: [Synth 8-639] system function call 'random' not supported [/home/wolf/rocket-chip/rocc-accelerator/verilog64/utils/sram_modified.v:89]
WARNING: [Synth 8-639] system function call 'random' not supported [/home/wolf/rocket-chip/rocc-accelerator/verilog64/utils/sram_modified.v:89]
WARNING: [Synth 8-639] system function call 'random' not supported [/home/wolf/rocket-chip/rocc-accelerator/verilog64/utils/sram_modified.v:89]
WARNING: [Synth 8-639] system function call 'random' not supported [/home/wolf/rocket-chip/rocc-accelerator/verilog64/utils/sram_modified.v:89]
WARNING: [Synth 8-639] system function call 'random' not supported [/home/wolf/rocket-chip/rocc-accelerator/verilog64/utils/sram_modified.v:89]
WARNING: [Synth 8-639] system function call 'random' not supported [/home/wolf/rocket-chip/rocc-accelerator/verilog64/utils/sram_modified.v:89]
WARNING: [Synth 8-639] system function call 'random' not supported [/home/wolf/rocket-chip/rocc-accelerator/verilog64/utils/sram_modified.v:89]
WARNING: [Synth 8-639] system function call 'random' not supported [/home/wolf/rocket-chip/rocc-accelerator/verilog64/utils/sram_modified.v:89]
WARNING: [Synth 8-639] system function call 'random' not supported [/home/wolf/rocket-chip/rocc-accelerator/verilog64/utils/sram_modified.v:89]
WARNING: [Synth 8-639] system function call 'random' not supported [/home/wolf/rocket-chip/rocc-accelerator/verilog64/utils/sram_modified.v:89]
WARNING: [Synth 8-639] system function call 'random' not supported [/home/wolf/rocket-chip/rocc-accelerator/verilog64/utils/sram_modified.v:89]
WARNING: [Synth 8-639] system function call 'random' not supported [/home/wolf/rocket-chip/rocc-accelerator/verilog64/utils/sram_modified.v:89]
WARNING: [Synth 8-639] system function call 'random' not supported [/home/wolf/rocket-chip/rocc-accelerator/verilog64/utils/sram_modified.v:89]
WARNING: [Synth 8-639] system function call 'random' not supported [/home/wolf/rocket-chip/rocc-accelerator/verilog64/utils/sram_modified.v:89]
WARNING: [Synth 8-639] system function call 'random' not supported [/home/wolf/rocket-chip/rocc-accelerator/verilog64/utils/sram_modified.v:89]
WARNING: [Synth 8-639] system function call 'random' not supported [/home/wolf/rocket-chip/rocc-accelerator/verilog64/utils/sram_modified.v:89]
WARNING: [Synth 8-639] system function call 'random' not supported [/home/wolf/rocket-chip/rocc-accelerator/verilog64/utils/sram_modified.v:89]
WARNING: [Synth 8-639] system function call 'random' not supported [/home/wolf/rocket-chip/rocc-accelerator/verilog64/utils/sram_modified.v:89]
WARNING: [Synth 8-639] system function call 'random' not supported [/home/wolf/rocket-chip/rocc-accelerator/verilog64/utils/sram_modified.v:89]
WARNING: [Synth 8-639] system function call 'random' not supported [/home/wolf/rocket-chip/rocc-accelerator/verilog64/utils/sram_modified.v:89]
WARNING: [Synth 8-639] system function call 'random' not supported [/home/wolf/rocket-chip/rocc-accelerator/verilog64/utils/sram_modified.v:89]
WARNING: [Synth 8-639] system function call 'random' not supported [/home/wolf/rocket-chip/rocc-accelerator/verilog64/utils/sram_modified.v:89]
WARNING: [Synth 8-639] system function call 'random' not supported [/home/wolf/rocket-chip/rocc-accelerator/verilog64/utils/sram_modified.v:89]
WARNING: [Synth 8-639] system function call 'random' not supported [/home/wolf/rocket-chip/rocc-accelerator/verilog64/utils/sram_modified.v:89]
WARNING: [Synth 8-639] system function call 'random' not supported [/home/wolf/rocket-chip/rocc-accelerator/verilog64/utils/sram_modified.v:89]
WARNING: [Synth 8-639] system function call 'random' not supported [/home/wolf/rocket-chip/rocc-accelerator/verilog64/utils/sram_modified.v:89]
WARNING: [Synth 8-639] system function call 'random' not supported [/home/wolf/rocket-chip/rocc-accelerator/verilog64/utils/sram_modified.v:89]
WARNING: [Synth 8-639] system function call 'random' not supported [/home/wolf/rocket-chip/rocc-accelerator/verilog64/utils/sram_modified.v:89]
WARNING: [Synth 8-639] system function call 'random' not supported [/home/wolf/rocket-chip/rocc-accelerator/verilog64/utils/sram_modified.v:89]
WARNING: [Synth 8-639] system function call 'random' not supported [/home/wolf/rocket-chip/rocc-accelerator/verilog64/utils/sram_modified.v:89]
WARNING: [Synth 8-639] system function call 'random' not supported [/home/wolf/rocket-chip/rocc-accelerator/verilog64/utils/sram_modified.v:89]
WARNING: [Synth 8-639] system function call 'random' not supported [/home/wolf/rocket-chip/rocc-accelerator/verilog64/utils/sram_modified.v:89]
WARNING: [Synth 8-639] system function call 'random' not supported [/home/wolf/rocket-chip/rocc-accelerator/verilog64/utils/sram_modified.v:89]
WARNING: [Synth 8-639] system function call 'random' not supported [/home/wolf/rocket-chip/rocc-accelerator/verilog64/utils/sram_modified.v:89]
WARNING: [Synth 8-639] system function call 'random' not supported [/home/wolf/rocket-chip/rocc-accelerator/verilog64/utils/sram_modified.v:89]
WARNING: [Synth 8-639] system function call 'random' not supported [/home/wolf/rocket-chip/rocc-accelerator/verilog64/utils/sram_modified.v:90]
WARNING: [Synth 8-639] system function call 'random' not supported [/home/wolf/rocket-chip/rocc-accelerator/verilog64/utils/sram_modified.v:115]
WARNING: [Synth 8-639] system function call 'random' not supported [/home/wolf/rocket-chip/rocc-accelerator/verilog64/utils/sram_modified.v:115]
WARNING: [Synth 8-639] system function call 'random' not supported [/home/wolf/rocket-chip/rocc-accelerator/verilog64/utils/sram_modified.v:115]
WARNING: [Synth 8-639] system function call 'random' not supported [/home/wolf/rocket-chip/rocc-accelerator/verilog64/utils/sram_modified.v:115]
WARNING: [Synth 8-639] system function call 'random' not supported [/home/wolf/rocket-chip/rocc-accelerator/verilog64/utils/sram_modified.v:115]
WARNING: [Synth 8-639] system function call 'random' not supported [/home/wolf/rocket-chip/rocc-accelerator/verilog64/utils/sram_modified.v:115]
WARNING: [Synth 8-639] system function call 'random' not supported [/home/wolf/rocket-chip/rocc-accelerator/verilog64/utils/sram_modified.v:119]
WARNING: [Synth 8-639] system function call 'random' not supported [/home/wolf/rocket-chip/rocc-accelerator/verilog64/utils/sram_modified.v:119]
WARNING: [Synth 8-639] system function call 'random' not supported [/home/wolf/rocket-chip/rocc-accelerator/verilog64/utils/sram_modified.v:119]
WARNING: [Synth 8-639] system function call 'random' not supported [/home/wolf/rocket-chip/rocc-accelerator/verilog64/utils/sram_modified.v:119]
WARNING: [Synth 8-639] system function call 'random' not supported [/home/wolf/rocket-chip/rocc-accelerator/verilog64/utils/sram_modified.v:119]
WARNING: [Synth 8-639] system function call 'random' not supported [/home/wolf/rocket-chip/rocc-accelerator/verilog64/utils/sram_modified.v:119]
WARNING: [Synth 8-639] system function call 'random' not supported [/home/wolf/rocket-chip/rocc-accelerator/verilog64/utils/sram_modified.v:29]
WARNING: [Synth 8-639] system function call 'random' not supported [/home/wolf/rocket-chip/rocc-accelerator/verilog64/utils/sram_modified.v:29]
WARNING: [Synth 8-639] system function call 'random' not supported [/home/wolf/rocket-chip/rocc-accelerator/verilog64/utils/sram_modified.v:29]
WARNING: [Synth 8-639] system function call 'random' not supported [/home/wolf/rocket-chip/rocc-accelerator/verilog64/utils/sram_modified.v:29]
WARNING: [Synth 8-639] system function call 'random' not supported [/home/wolf/rocket-chip/rocc-accelerator/verilog64/utils/sram_modified.v:29]
WARNING: [Synth 8-639] system function call 'random' not supported [/home/wolf/rocket-chip/rocc-accelerator/verilog64/utils/sram_modified.v:29]
WARNING: [Synth 8-639] system function call 'random' not supported [/home/wolf/rocket-chip/rocc-accelerator/verilog64/utils/sram_modified.v:29]
WARNING: [Synth 8-639] system function call 'random' not supported [/home/wolf/rocket-chip/rocc-accelerator/verilog64/utils/sram_modified.v:29]
WARNING: [Synth 8-639] system function call 'random' not supported [/home/wolf/rocket-chip/rocc-accelerator/verilog64/utils/sram_modified.v:29]
WARNING: [Synth 8-639] system function call 'random' not supported [/home/wolf/rocket-chip/rocc-accelerator/verilog64/utils/sram_modified.v:29]
WARNING: [Synth 8-639] system function call 'random' not supported [/home/wolf/rocket-chip/rocc-accelerator/verilog64/utils/sram_modified.v:29]
WARNING: [Synth 8-639] system function call 'random' not supported [/home/wolf/rocket-chip/rocc-accelerator/verilog64/utils/sram_modified.v:29]
WARNING: [Synth 8-639] system function call 'random' not supported [/home/wolf/rocket-chip/rocc-accelerator/verilog64/utils/sram_modified.v:29]
WARNING: [Synth 8-639] system function call 'random' not supported [/home/wolf/rocket-chip/rocc-accelerator/verilog64/utils/sram_modified.v:29]
WARNING: [Synth 8-639] system function call 'random' not supported [/home/wolf/rocket-chip/rocc-accelerator/verilog64/utils/sram_modified.v:29]
WARNING: [Synth 8-639] system function call 'random' not supported [/home/wolf/rocket-chip/rocc-accelerator/verilog64/utils/sram_modified.v:29]
WARNING: [Synth 8-639] system function call 'random' not supported [/home/wolf/rocket-chip/rocc-accelerator/verilog64/utils/sram_modified.v:29]
WARNING: [Synth 8-639] system function call 'random' not supported [/home/wolf/rocket-chip/rocc-accelerator/verilog64/utils/sram_modified.v:29]
WARNING: [Synth 8-639] system function call 'random' not supported [/home/wolf/rocket-chip/rocc-accelerator/verilog64/utils/sram_modified.v:29]
WARNING: [Synth 8-639] system function call 'random' not supported [/home/wolf/rocket-chip/rocc-accelerator/verilog64/utils/sram_modified.v:29]
WARNING: [Synth 8-639] system function call 'random' not supported [/home/wolf/rocket-chip/rocc-accelerator/verilog64/utils/sram_modified.v:29]
WARNING: [Synth 8-639] system function call 'random' not supported [/home/wolf/rocket-chip/rocc-accelerator/verilog64/utils/sram_modified.v:29]
WARNING: [Synth 8-639] system function call 'random' not supported [/home/wolf/rocket-chip/rocc-accelerator/verilog64/utils/sram_modified.v:29]
INFO: [Common 17-14] Message 'Synth 8-639' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-6014] Unused sequential element pma_checker_sectored_entries_0_data_1_reg was removed.  [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:191642]
WARNING: [Synth 8-6014] Unused sequential element pma_checker_sectored_entries_0_data_2_reg was removed.  [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:191643]
WARNING: [Synth 8-6014] Unused sequential element pma_checker_sectored_entries_0_data_3_reg was removed.  [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:191644]
WARNING: [Synth 8-6014] Unused sequential element pma_checker_sectored_entries_0_valid_1_reg was removed.  [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:191492]
WARNING: [Synth 8-6014] Unused sequential element pma_checker_sectored_entries_0_valid_2_reg was removed.  [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:191493]
WARNING: [Synth 8-6014] Unused sequential element pma_checker_sectored_entries_0_valid_3_reg was removed.  [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:191494]
WARNING: [Synth 8-6014] Unused sequential element pma_checker_sectored_entries_1_data_1_reg was removed.  [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:191645]
WARNING: [Synth 8-6014] Unused sequential element pma_checker_sectored_entries_1_data_2_reg was removed.  [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:191646]
WARNING: [Synth 8-6014] Unused sequential element pma_checker_sectored_entries_1_data_3_reg was removed.  [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:191647]
WARNING: [Synth 8-6014] Unused sequential element pma_checker_sectored_entries_1_valid_1_reg was removed.  [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:191499]
WARNING: [Synth 8-6014] Unused sequential element pma_checker_sectored_entries_1_valid_2_reg was removed.  [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:191500]
WARNING: [Synth 8-6014] Unused sequential element pma_checker_sectored_entries_1_valid_3_reg was removed.  [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:191501]
WARNING: [Synth 8-6014] Unused sequential element pma_checker_sectored_entries_2_data_1_reg was removed.  [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:191648]
WARNING: [Synth 8-6014] Unused sequential element pma_checker_sectored_entries_2_data_2_reg was removed.  [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:191649]
WARNING: [Synth 8-6014] Unused sequential element pma_checker_sectored_entries_2_data_3_reg was removed.  [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:191650]
WARNING: [Synth 8-6014] Unused sequential element pma_checker_sectored_entries_2_valid_1_reg was removed.  [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:191506]
WARNING: [Synth 8-6014] Unused sequential element pma_checker_sectored_entries_2_valid_2_reg was removed.  [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:191507]
WARNING: [Synth 8-6014] Unused sequential element pma_checker_sectored_entries_2_valid_3_reg was removed.  [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:191508]
WARNING: [Synth 8-6014] Unused sequential element pma_checker_sectored_entries_3_data_1_reg was removed.  [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:191651]
WARNING: [Synth 8-6014] Unused sequential element pma_checker_sectored_entries_3_data_2_reg was removed.  [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:191652]
WARNING: [Synth 8-6014] Unused sequential element pma_checker_sectored_entries_3_data_3_reg was removed.  [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:191653]
WARNING: [Synth 8-6014] Unused sequential element pma_checker_sectored_entries_3_valid_1_reg was removed.  [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:191513]
WARNING: [Synth 8-6014] Unused sequential element pma_checker_sectored_entries_3_valid_2_reg was removed.  [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:191514]
WARNING: [Synth 8-6014] Unused sequential element pma_checker_sectored_entries_3_valid_3_reg was removed.  [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:191515]
WARNING: [Synth 8-6014] Unused sequential element pma_checker_sectored_entries_4_data_1_reg was removed.  [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:191654]
WARNING: [Synth 8-6014] Unused sequential element pma_checker_sectored_entries_4_data_2_reg was removed.  [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:191655]
WARNING: [Synth 8-6014] Unused sequential element pma_checker_sectored_entries_4_data_3_reg was removed.  [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:191656]
WARNING: [Synth 8-6014] Unused sequential element pma_checker_sectored_entries_4_valid_1_reg was removed.  [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:191520]
WARNING: [Synth 8-6014] Unused sequential element pma_checker_sectored_entries_4_valid_2_reg was removed.  [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:191521]
WARNING: [Synth 8-6014] Unused sequential element pma_checker_sectored_entries_4_valid_3_reg was removed.  [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:191522]
WARNING: [Synth 8-6014] Unused sequential element pma_checker_sectored_entries_5_data_1_reg was removed.  [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:191657]
WARNING: [Synth 8-6014] Unused sequential element pma_checker_sectored_entries_5_data_2_reg was removed.  [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:191658]
WARNING: [Synth 8-6014] Unused sequential element pma_checker_sectored_entries_5_data_3_reg was removed.  [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:191659]
WARNING: [Synth 8-6014] Unused sequential element pma_checker_sectored_entries_5_valid_1_reg was removed.  [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:191527]
WARNING: [Synth 8-6014] Unused sequential element pma_checker_sectored_entries_5_valid_2_reg was removed.  [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:191528]
WARNING: [Synth 8-6014] Unused sequential element pma_checker_sectored_entries_5_valid_3_reg was removed.  [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:191529]
WARNING: [Synth 8-6014] Unused sequential element pma_checker_sectored_entries_6_data_1_reg was removed.  [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:191660]
WARNING: [Synth 8-6014] Unused sequential element pma_checker_sectored_entries_6_data_2_reg was removed.  [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:191661]
WARNING: [Synth 8-6014] Unused sequential element pma_checker_sectored_entries_6_data_3_reg was removed.  [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:191662]
WARNING: [Synth 8-6014] Unused sequential element pma_checker_sectored_entries_6_valid_1_reg was removed.  [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:191534]
WARNING: [Synth 8-6014] Unused sequential element pma_checker_sectored_entries_6_valid_2_reg was removed.  [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:191535]
WARNING: [Synth 8-6014] Unused sequential element pma_checker_sectored_entries_6_valid_3_reg was removed.  [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:191536]
WARNING: [Synth 8-6014] Unused sequential element pma_checker_sectored_entries_7_data_1_reg was removed.  [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:191663]
WARNING: [Synth 8-6014] Unused sequential element pma_checker_sectored_entries_7_data_2_reg was removed.  [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:191664]
WARNING: [Synth 8-6014] Unused sequential element pma_checker_sectored_entries_7_data_3_reg was removed.  [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:191665]
WARNING: [Synth 8-6014] Unused sequential element pma_checker_sectored_entries_7_valid_1_reg was removed.  [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:191541]
WARNING: [Synth 8-6014] Unused sequential element pma_checker_sectored_entries_7_valid_2_reg was removed.  [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:191542]
WARNING: [Synth 8-6014] Unused sequential element pma_checker_sectored_entries_7_valid_3_reg was removed.  [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:191543]
WARNING: [Synth 8-6014] Unused sequential element pma_checker_r_superpage_repl_addr_reg was removed.  [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:191686]
WARNING: [Synth 8-6014] Unused sequential element pma_checker_r_sectored_repl_addr_reg was removed.  [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:191695]
WARNING: [Synth 8-6014] Unused sequential element pma_checker_r_sectored_hit_addr_reg was removed.  [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:191695]
WARNING: [Synth 8-6014] Unused sequential element pma_checker_r_sectored_hit_reg was removed.  [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:191695]
WARNING: [Synth 8-6014] Unused sequential element pma_checker__T_2014_reg was removed.  [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:191946]
WARNING: [Synth 8-6014] Unused sequential element pma_checker__T_2015_reg was removed.  [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:191984]
WARNING: [Synth 8-4767] Trying to implement RAM 'filterRegFileAddr_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
RAM "filterRegFileAddr_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'filterRegFileData_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
RAM "filterRegFileData_reg" dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Invalid write to RAM. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'featureRegFile_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM has too many ports (16). Maximum supported = 16. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "featureRegFile_reg" dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Write port has constant address. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Write port has constant address. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Write port has constant address. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'featureRegFileAddr_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "featureRegFileAddr_reg" dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Write port has constant address. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Write port has constant address. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Write port has constant address. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'featureRegFileData_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "featureRegFileData_reg" dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Write port has constant address. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Write port has constant address. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Write port has constant address. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Write port has constant address. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'mapRegFile_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM has too many ports (16). Maximum supported = 16. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "mapRegFile_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'valueRegFile_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM has too many ports (16). Maximum supported = 16. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "valueRegFile_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'inputNumReg_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "inputNumReg_reg" dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'outputNumReg_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "outputNumReg_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'row0RegFile_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM has too many ports (16). Maximum supported = 16. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "row0RegFile_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'row1RegFile_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM has too many ports (16). Maximum supported = 16. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "row1RegFile_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'regfile_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "regfile_reg" dissolved into registers
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:239296]
WARNING: [Synth 8-4767] Trying to implement RAM 'regfile_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "regfile_reg" dissolved into registers
WARNING: [Synth 8-6014] Unused sequential element _T_3_reg was removed.  [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:248064]
WARNING: [Synth 8-3936] Found unconnected internal register 's2_req_tag_reg' and it is trimmed from '9' to '6' bits. [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:248104]
WARNING: [Synth 8-3936] Found unconnected internal register 's1_req_tag_reg' and it is trimmed from '9' to '6' bits. [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:248186]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:256374]
	Parameter FORMAT bound to: max_core_cycles=%d - type: string 
	Parameter DEFAULT bound to: 0 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element ex_ctrl_rxs1_reg was removed.  [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:258124]
WARNING: [Synth 8-6014] Unused sequential element ex_ctrl_rfs1_reg was removed.  [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:258172]
WARNING: [Synth 8-6014] Unused sequential element ex_ctrl_rfs2_reg was removed.  [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:258175]
WARNING: [Synth 8-6014] Unused sequential element mem_ctrl_rxs2_reg was removed.  [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:258223]
WARNING: [Synth 8-6014] Unused sequential element mem_ctrl_rxs1_reg was removed.  [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:258228]
WARNING: [Synth 8-6014] Unused sequential element mem_ctrl_rfs1_reg was removed.  [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:258238]
WARNING: [Synth 8-6014] Unused sequential element mem_ctrl_rfs2_reg was removed.  [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:258243]
WARNING: [Synth 8-6014] Unused sequential element wb_ctrl_rxs2_reg was removed.  [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:257426]
WARNING: [Synth 8-6014] Unused sequential element wb_ctrl_rxs1_reg was removed.  [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:257423]
WARNING: [Synth 8-6014] Unused sequential element wb_ctrl_rfs1_reg was removed.  [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:257423]
WARNING: [Synth 8-6014] Unused sequential element wb_ctrl_rfs2_reg was removed.  [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:257426]
WARNING: [Synth 8-6014] Unused sequential element _T_1494_reg was removed.  [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:258570]
WARNING: [Synth 8-6014] Unused sequential element coreMonitorBundle_rd0val_reg was removed.  [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:257425]
WARNING: [Synth 8-6014] Unused sequential element _T_1497_reg was removed.  [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:258584]
WARNING: [Synth 8-6014] Unused sequential element coreMonitorBundle_rd1val_reg was removed.  [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:257428]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:265026]
WARNING: [Synth 8-7023] instance 'dut' of module 'ExampleRocketSystem' has 129 connections declared, but only 126 given [/home/wolf/rocket-chip/rocc-accelerator/verilog64/grh_chip_top.v:289]
WARNING: [Synth 8-7023] instance 'clk_conv' of module 'axi_clock_converter_0' has 82 connections declared, but only 78 given [/home/wolf/rocket-chip/rocc-accelerator/verilog64/AXIMem.v:128]
WARNING: [Synth 8-689] width (32) of port connection 's_axi_awaddr' does not match port width (29) of module 'mig_7series_0' [/home/wolf/rocket-chip/rocc-accelerator/verilog64/AXIMem.v:253]
WARNING: [Synth 8-689] width (32) of port connection 's_axi_araddr' does not match port width (29) of module 'mig_7series_0' [/home/wolf/rocket-chip/rocc-accelerator/verilog64/AXIMem.v:273]
WARNING: [Synth 8-7023] instance 'DDR_ctrl' of module 'mig_7series_0' has 67 connections declared, but only 62 given [/home/wolf/rocket-chip/rocc-accelerator/verilog64/AXIMem.v:218]
	Parameter MAX_TRANSACTION bound to: 1 - type: integer 
	Parameter ID_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 13 - type: integer 
	Parameter NASTI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter LITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
	Parameter MAX_TRANSACTION bound to: 1 - type: integer 
	Parameter ID_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 13 - type: integer 
	Parameter NASTI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter LITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
	Parameter BUF_LEN bound to: 1 - type: integer 
	Parameter MAX_TRAN_BITS bound to: 0 - type: integer 
	Parameter BUF_LEN_BITS bound to: 0 - type: integer 
	Parameter NASTI_W_BITS bound to: 2 - type: integer 
	Parameter LITE_W_BITS bound to: 2 - type: integer 
WARNING: [Synth 8-2898] ignoring assertion [/home/wolf/rocket-chip/rocc-accelerator/verilog64/utils/nasti_lite_bridge/nasti_lite_writer.sv:73]
WARNING: [Synth 8-2898] ignoring assertion [/home/wolf/rocket-chip/rocc-accelerator/verilog64/utils/nasti_lite_bridge/nasti_lite_writer.sv:75]
WARNING: [Synth 8-5858] RAM aw_buf_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-6014] Unused sequential element aw_buf_reg[0][burst] was removed.  [/home/wolf/rocket-chip/rocc-accelerator/verilog64/utils/nasti_lite_bridge/nasti_lite_writer.sv:140]
WARNING: [Synth 8-6014] Unused sequential element aw_buf_reg[0][lock] was removed.  [/home/wolf/rocket-chip/rocc-accelerator/verilog64/utils/nasti_lite_bridge/nasti_lite_writer.sv:140]
WARNING: [Synth 8-6014] Unused sequential element aw_buf_reg[0][cache] was removed.  [/home/wolf/rocket-chip/rocc-accelerator/verilog64/utils/nasti_lite_bridge/nasti_lite_writer.sv:140]
WARNING: [Synth 8-6014] Unused sequential element xact_req_reg[burst] was removed.  [/home/wolf/rocket-chip/rocc-accelerator/verilog64/utils/nasti_lite_bridge/nasti_lite_writer.sv:227]
WARNING: [Synth 8-6014] Unused sequential element xact_req_reg[lock] was removed.  [/home/wolf/rocket-chip/rocc-accelerator/verilog64/utils/nasti_lite_bridge/nasti_lite_writer.sv:227]
WARNING: [Synth 8-6014] Unused sequential element xact_req_reg[cache] was removed.  [/home/wolf/rocket-chip/rocc-accelerator/verilog64/utils/nasti_lite_bridge/nasti_lite_writer.sv:227]
WARNING: [Synth 8-5788] Register aw_buf_reg[0][id] in module nasti_lite_writer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/wolf/rocket-chip/rocc-accelerator/verilog64/utils/nasti_lite_bridge/nasti_lite_writer.sv:140]
WARNING: [Synth 8-5788] Register aw_buf_reg[0][addr] in module nasti_lite_writer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/wolf/rocket-chip/rocc-accelerator/verilog64/utils/nasti_lite_bridge/nasti_lite_writer.sv:140]
WARNING: [Synth 8-5788] Register aw_buf_reg[0][len] in module nasti_lite_writer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/wolf/rocket-chip/rocc-accelerator/verilog64/utils/nasti_lite_bridge/nasti_lite_writer.sv:140]
WARNING: [Synth 8-5788] Register aw_buf_reg[0][size] in module nasti_lite_writer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/wolf/rocket-chip/rocc-accelerator/verilog64/utils/nasti_lite_bridge/nasti_lite_writer.sv:140]
WARNING: [Synth 8-5788] Register aw_buf_reg[0][prot] in module nasti_lite_writer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/wolf/rocket-chip/rocc-accelerator/verilog64/utils/nasti_lite_bridge/nasti_lite_writer.sv:140]
WARNING: [Synth 8-5788] Register aw_buf_reg[0][qos] in module nasti_lite_writer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/wolf/rocket-chip/rocc-accelerator/verilog64/utils/nasti_lite_bridge/nasti_lite_writer.sv:140]
WARNING: [Synth 8-5788] Register aw_buf_reg[0][region] in module nasti_lite_writer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/wolf/rocket-chip/rocc-accelerator/verilog64/utils/nasti_lite_bridge/nasti_lite_writer.sv:140]
WARNING: [Synth 8-5788] Register aw_buf_reg[0][user] in module nasti_lite_writer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/wolf/rocket-chip/rocc-accelerator/verilog64/utils/nasti_lite_bridge/nasti_lite_writer.sv:140]
WARNING: [Synth 8-5788] Register xact_req_reg[id] in module nasti_lite_writer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/wolf/rocket-chip/rocc-accelerator/verilog64/utils/nasti_lite_bridge/nasti_lite_writer.sv:227]
WARNING: [Synth 8-5788] Register xact_req_reg[addr] in module nasti_lite_writer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/wolf/rocket-chip/rocc-accelerator/verilog64/utils/nasti_lite_bridge/nasti_lite_writer.sv:227]
WARNING: [Synth 8-5788] Register xact_req_reg[len] in module nasti_lite_writer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/wolf/rocket-chip/rocc-accelerator/verilog64/utils/nasti_lite_bridge/nasti_lite_writer.sv:227]
WARNING: [Synth 8-5788] Register xact_req_reg[size] in module nasti_lite_writer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/wolf/rocket-chip/rocc-accelerator/verilog64/utils/nasti_lite_bridge/nasti_lite_writer.sv:227]
WARNING: [Synth 8-5788] Register xact_req_reg[prot] in module nasti_lite_writer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/wolf/rocket-chip/rocc-accelerator/verilog64/utils/nasti_lite_bridge/nasti_lite_writer.sv:227]
WARNING: [Synth 8-5788] Register xact_req_reg[qos] in module nasti_lite_writer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/wolf/rocket-chip/rocc-accelerator/verilog64/utils/nasti_lite_bridge/nasti_lite_writer.sv:227]
WARNING: [Synth 8-5788] Register xact_req_reg[region] in module nasti_lite_writer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/wolf/rocket-chip/rocc-accelerator/verilog64/utils/nasti_lite_bridge/nasti_lite_writer.sv:227]
WARNING: [Synth 8-5788] Register xact_req_reg[user] in module nasti_lite_writer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/wolf/rocket-chip/rocc-accelerator/verilog64/utils/nasti_lite_bridge/nasti_lite_writer.sv:227]
WARNING: [Synth 8-5788] Register xact_data_vec_reg[0] in module nasti_lite_writer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/wolf/rocket-chip/rocc-accelerator/verilog64/utils/nasti_lite_bridge/nasti_lite_writer.sv:236]
WARNING: [Synth 8-5788] Register xact_strb_vec_reg[0] in module nasti_lite_writer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/wolf/rocket-chip/rocc-accelerator/verilog64/utils/nasti_lite_bridge/nasti_lite_writer.sv:237]
WARNING: [Synth 8-5788] Register xact_user_reg in module nasti_lite_writer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/wolf/rocket-chip/rocc-accelerator/verilog64/utils/nasti_lite_bridge/nasti_lite_writer.sv:238]
	Parameter MAX_TRANSACTION bound to: 1 - type: integer 
	Parameter ID_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 13 - type: integer 
	Parameter NASTI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter LITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
	Parameter BUF_LEN bound to: 1 - type: integer 
	Parameter MAX_TRAN_BITS bound to: 0 - type: integer 
	Parameter BUF_LEN_BITS bound to: 0 - type: integer 
	Parameter NASTI_W_BITS bound to: 2 - type: integer 
	Parameter LITE_W_BITS bound to: 2 - type: integer 
WARNING: [Synth 8-2898] ignoring assertion [/home/wolf/rocket-chip/rocc-accelerator/verilog64/utils/nasti_lite_bridge/nasti_lite_reader.sv:64]
WARNING: [Synth 8-2898] ignoring assertion [/home/wolf/rocket-chip/rocc-accelerator/verilog64/utils/nasti_lite_bridge/nasti_lite_reader.sv:66]
WARNING: [Synth 8-5858] RAM ar_buf_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-6014] Unused sequential element nasti_r_addr_accum_reg was removed.  [/home/wolf/rocket-chip/rocc-accelerator/verilog64/utils/nasti_lite_bridge/nasti_lite_reader.sv:214]
WARNING: [Synth 8-6014] Unused sequential element ar_buf_reg[0][burst] was removed.  [/home/wolf/rocket-chip/rocc-accelerator/verilog64/utils/nasti_lite_bridge/nasti_lite_reader.sv:126]
WARNING: [Synth 8-6014] Unused sequential element ar_buf_reg[0][lock] was removed.  [/home/wolf/rocket-chip/rocc-accelerator/verilog64/utils/nasti_lite_bridge/nasti_lite_reader.sv:126]
WARNING: [Synth 8-6014] Unused sequential element ar_buf_reg[0][cache] was removed.  [/home/wolf/rocket-chip/rocc-accelerator/verilog64/utils/nasti_lite_bridge/nasti_lite_reader.sv:126]
WARNING: [Synth 8-6014] Unused sequential element xact_req_reg[burst] was removed.  [/home/wolf/rocket-chip/rocc-accelerator/verilog64/utils/nasti_lite_bridge/nasti_lite_reader.sv:160]
WARNING: [Synth 8-6014] Unused sequential element xact_req_reg[lock] was removed.  [/home/wolf/rocket-chip/rocc-accelerator/verilog64/utils/nasti_lite_bridge/nasti_lite_reader.sv:160]
WARNING: [Synth 8-6014] Unused sequential element xact_req_reg[cache] was removed.  [/home/wolf/rocket-chip/rocc-accelerator/verilog64/utils/nasti_lite_bridge/nasti_lite_reader.sv:160]
WARNING: [Synth 8-5788] Register ar_buf_reg[0][id] in module nasti_lite_reader is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/wolf/rocket-chip/rocc-accelerator/verilog64/utils/nasti_lite_bridge/nasti_lite_reader.sv:126]
WARNING: [Synth 8-5788] Register ar_buf_reg[0][addr] in module nasti_lite_reader is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/wolf/rocket-chip/rocc-accelerator/verilog64/utils/nasti_lite_bridge/nasti_lite_reader.sv:126]
WARNING: [Synth 8-5788] Register ar_buf_reg[0][len] in module nasti_lite_reader is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/wolf/rocket-chip/rocc-accelerator/verilog64/utils/nasti_lite_bridge/nasti_lite_reader.sv:126]
WARNING: [Synth 8-5788] Register ar_buf_reg[0][size] in module nasti_lite_reader is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/wolf/rocket-chip/rocc-accelerator/verilog64/utils/nasti_lite_bridge/nasti_lite_reader.sv:126]
WARNING: [Synth 8-5788] Register ar_buf_reg[0][prot] in module nasti_lite_reader is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/wolf/rocket-chip/rocc-accelerator/verilog64/utils/nasti_lite_bridge/nasti_lite_reader.sv:126]
WARNING: [Synth 8-5788] Register ar_buf_reg[0][qos] in module nasti_lite_reader is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/wolf/rocket-chip/rocc-accelerator/verilog64/utils/nasti_lite_bridge/nasti_lite_reader.sv:126]
WARNING: [Synth 8-5788] Register ar_buf_reg[0][region] in module nasti_lite_reader is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/wolf/rocket-chip/rocc-accelerator/verilog64/utils/nasti_lite_bridge/nasti_lite_reader.sv:126]
WARNING: [Synth 8-5788] Register ar_buf_reg[0][user] in module nasti_lite_reader is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/wolf/rocket-chip/rocc-accelerator/verilog64/utils/nasti_lite_bridge/nasti_lite_reader.sv:126]
WARNING: [Synth 8-5788] Register xact_req_reg[id] in module nasti_lite_reader is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/wolf/rocket-chip/rocc-accelerator/verilog64/utils/nasti_lite_bridge/nasti_lite_reader.sv:160]
WARNING: [Synth 8-5788] Register xact_req_reg[addr] in module nasti_lite_reader is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/wolf/rocket-chip/rocc-accelerator/verilog64/utils/nasti_lite_bridge/nasti_lite_reader.sv:160]
WARNING: [Synth 8-5788] Register xact_req_reg[len] in module nasti_lite_reader is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/wolf/rocket-chip/rocc-accelerator/verilog64/utils/nasti_lite_bridge/nasti_lite_reader.sv:160]
WARNING: [Synth 8-5788] Register xact_req_reg[size] in module nasti_lite_reader is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/wolf/rocket-chip/rocc-accelerator/verilog64/utils/nasti_lite_bridge/nasti_lite_reader.sv:160]
WARNING: [Synth 8-5788] Register xact_req_reg[prot] in module nasti_lite_reader is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/wolf/rocket-chip/rocc-accelerator/verilog64/utils/nasti_lite_bridge/nasti_lite_reader.sv:160]
WARNING: [Synth 8-5788] Register xact_req_reg[qos] in module nasti_lite_reader is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/wolf/rocket-chip/rocc-accelerator/verilog64/utils/nasti_lite_bridge/nasti_lite_reader.sv:160]
WARNING: [Synth 8-5788] Register xact_req_reg[region] in module nasti_lite_reader is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/wolf/rocket-chip/rocc-accelerator/verilog64/utils/nasti_lite_bridge/nasti_lite_reader.sv:160]
WARNING: [Synth 8-5788] Register xact_req_reg[user] in module nasti_lite_reader is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/wolf/rocket-chip/rocc-accelerator/verilog64/utils/nasti_lite_bridge/nasti_lite_reader.sv:160]
WARNING: [Synth 8-5788] Register xact_data_vec_reg[0] in module nasti_lite_reader is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/wolf/rocket-chip/rocc-accelerator/verilog64/utils/nasti_lite_bridge/nasti_lite_reader.sv:202]
WARNING: [Synth 8-5788] Register xact_resp_reg in module nasti_lite_reader is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/wolf/rocket-chip/rocc-accelerator/verilog64/utils/nasti_lite_bridge/nasti_lite_reader.sv:203]
WARNING: [Synth 8-7023] instance 'bridge_inst' of module 'nasti_lite_bridge' has 78 connections declared, but only 52 given [/home/wolf/rocket-chip/rocc-accelerator/verilog64/peri/uart.v:85]
WARNING: [Synth 8-7023] instance 'uart16550_inst' of module 'axi_uart16550_0' has 35 connections declared, but only 26 given [/home/wolf/rocket-chip/rocc-accelerator/verilog64/peri/uart.v:143]
WARNING: [Synth 8-3848] Net lite_r_id in module/entity uart does not have driver. [/home/wolf/rocket-chip/rocc-accelerator/verilog64/peri/uart.v:46]
WARNING: [Synth 8-3848] Net lite_b_id in module/entity uart does not have driver. [/home/wolf/rocket-chip/rocc-accelerator/verilog64/peri/uart.v:59]
WARNING: [Synth 8-7023] instance 'DTM' of module 'DTModule' has 12 connections declared, but only 11 given [/home/wolf/rocket-chip/rocc-accelerator/verilog64/grh_chip_top.v:559]
WARNING: [Synth 8-3848] Net SimDTM_debug_req_ready in module/entity grh_chip_top does not have driver. [/home/wolf/rocket-chip/rocc-accelerator/verilog64/grh_chip_top.v:255]
WARNING: [Synth 8-3848] Net SimDTM_debug_resp_valid in module/entity grh_chip_top does not have driver. [/home/wolf/rocket-chip/rocc-accelerator/verilog64/grh_chip_top.v:261]
WARNING: [Synth 8-3848] Net SimDTM_debug_resp_data in module/entity grh_chip_top does not have driver. [/home/wolf/rocket-chip/rocc-accelerator/verilog64/grh_chip_top.v:262]
WARNING: [Synth 8-3848] Net SimDTM_debug_resp_resp in module/entity grh_chip_top does not have driver. [/home/wolf/rocket-chip/rocc-accelerator/verilog64/grh_chip_top.v:263]
WARNING: [Synth 8-3848] Net SimDTM_reset in module/entity grh_chip_top does not have driver. [/home/wolf/rocket-chip/rocc-accelerator/verilog64/grh_chip_top.v:264]
WARNING: [Synth 8-3848] Net SimDTM_clock in module/entity grh_chip_top does not have driver. [/home/wolf/rocket-chip/rocc-accelerator/verilog64/grh_chip_top.v:265]
WARNING: [Synth 8-3331] design DTModule has unconnected port reset
WARNING: [Synth 8-3331] design DTModule has unconnected port clk
WARNING: [Synth 8-3331] design DTModule has unconnected port debug_req_ready
WARNING: [Synth 8-3331] design DTModule has unconnected port debug_resp_valid
WARNING: [Synth 8-3331] design DTModule has unconnected port debug_resp_data[31]
WARNING: [Synth 8-3331] design DTModule has unconnected port debug_resp_data[30]
WARNING: [Synth 8-3331] design DTModule has unconnected port debug_resp_data[29]
WARNING: [Synth 8-3331] design DTModule has unconnected port debug_resp_data[28]
WARNING: [Synth 8-3331] design DTModule has unconnected port debug_resp_data[27]
WARNING: [Synth 8-3331] design DTModule has unconnected port debug_resp_data[26]
WARNING: [Synth 8-3331] design DTModule has unconnected port debug_resp_data[25]
WARNING: [Synth 8-3331] design DTModule has unconnected port debug_resp_data[24]
WARNING: [Synth 8-3331] design DTModule has unconnected port debug_resp_data[23]
WARNING: [Synth 8-3331] design DTModule has unconnected port debug_resp_data[22]
WARNING: [Synth 8-3331] design DTModule has unconnected port debug_resp_data[21]
WARNING: [Synth 8-3331] design DTModule has unconnected port debug_resp_data[20]
WARNING: [Synth 8-3331] design DTModule has unconnected port debug_resp_data[19]
WARNING: [Synth 8-3331] design DTModule has unconnected port debug_resp_data[18]
WARNING: [Synth 8-3331] design DTModule has unconnected port debug_resp_data[17]
WARNING: [Synth 8-3331] design DTModule has unconnected port debug_resp_data[16]
WARNING: [Synth 8-3331] design DTModule has unconnected port debug_resp_data[15]
WARNING: [Synth 8-3331] design DTModule has unconnected port debug_resp_data[14]
WARNING: [Synth 8-3331] design DTModule has unconnected port debug_resp_data[13]
WARNING: [Synth 8-3331] design DTModule has unconnected port debug_resp_data[12]
WARNING: [Synth 8-3331] design DTModule has unconnected port debug_resp_data[11]
WARNING: [Synth 8-3331] design DTModule has unconnected port debug_resp_data[10]
WARNING: [Synth 8-3331] design DTModule has unconnected port debug_resp_data[9]
WARNING: [Synth 8-3331] design DTModule has unconnected port debug_resp_data[8]
WARNING: [Synth 8-3331] design DTModule has unconnected port debug_resp_data[7]
WARNING: [Synth 8-3331] design DTModule has unconnected port debug_resp_data[6]
WARNING: [Synth 8-3331] design DTModule has unconnected port debug_resp_data[5]
WARNING: [Synth 8-3331] design DTModule has unconnected port debug_resp_data[4]
WARNING: [Synth 8-3331] design DTModule has unconnected port debug_resp_data[3]
WARNING: [Synth 8-3331] design DTModule has unconnected port debug_resp_data[2]
WARNING: [Synth 8-3331] design DTModule has unconnected port debug_resp_data[1]
WARNING: [Synth 8-3331] design DTModule has unconnected port debug_resp_data[0]
WARNING: [Synth 8-3331] design DTModule has unconnected port debug_resp_resp[1]
WARNING: [Synth 8-3331] design DTModule has unconnected port debug_resp_resp[0]
WARNING: [Synth 8-3331] design nasti_lite_reader has unconnected port nasti_ar_burst[1]
WARNING: [Synth 8-3331] design nasti_lite_reader has unconnected port nasti_ar_burst[0]
WARNING: [Synth 8-3331] design nasti_lite_reader has unconnected port nasti_ar_lock
WARNING: [Synth 8-3331] design nasti_lite_reader has unconnected port nasti_ar_cache[3]
WARNING: [Synth 8-3331] design nasti_lite_reader has unconnected port nasti_ar_cache[2]
WARNING: [Synth 8-3331] design nasti_lite_reader has unconnected port nasti_ar_cache[1]
WARNING: [Synth 8-3331] design nasti_lite_reader has unconnected port nasti_ar_cache[0]
WARNING: [Synth 8-3331] design nasti_lite_reader has unconnected port lite_r_id[3]
WARNING: [Synth 8-3331] design nasti_lite_reader has unconnected port lite_r_id[2]
WARNING: [Synth 8-3331] design nasti_lite_reader has unconnected port lite_r_id[1]
WARNING: [Synth 8-3331] design nasti_lite_reader has unconnected port lite_r_id[0]
WARNING: [Synth 8-3331] design nasti_lite_reader has unconnected port lite_r_user[0]
WARNING: [Synth 8-3331] design nasti_lite_writer has unconnected port nasti_aw_burst[1]
WARNING: [Synth 8-3331] design nasti_lite_writer has unconnected port nasti_aw_burst[0]
WARNING: [Synth 8-3331] design nasti_lite_writer has unconnected port nasti_aw_lock
WARNING: [Synth 8-3331] design nasti_lite_writer has unconnected port nasti_aw_cache[3]
WARNING: [Synth 8-3331] design nasti_lite_writer has unconnected port nasti_aw_cache[2]
WARNING: [Synth 8-3331] design nasti_lite_writer has unconnected port nasti_aw_cache[1]
WARNING: [Synth 8-3331] design nasti_lite_writer has unconnected port nasti_aw_cache[0]
WARNING: [Synth 8-3331] design nasti_lite_writer has unconnected port nasti_w_last
WARNING: [Synth 8-3331] design nasti_lite_writer has unconnected port lite_b_id[3]
WARNING: [Synth 8-3331] design nasti_lite_writer has unconnected port lite_b_id[2]
WARNING: [Synth 8-3331] design nasti_lite_writer has unconnected port lite_b_id[1]
WARNING: [Synth 8-3331] design nasti_lite_writer has unconnected port lite_b_id[0]
WARNING: [Synth 8-3331] design nasti_lite_writer has unconnected port lite_b_user[0]
WARNING: [Synth 8-3331] design uart has unconnected port uart_axi4_aw_addr[30]
WARNING: [Synth 8-3331] design uart has unconnected port uart_axi4_aw_addr[29]
WARNING: [Synth 8-3331] design uart has unconnected port uart_axi4_aw_addr[28]
WARNING: [Synth 8-3331] design uart has unconnected port uart_axi4_aw_addr[27]
WARNING: [Synth 8-3331] design uart has unconnected port uart_axi4_aw_addr[26]
WARNING: [Synth 8-3331] design uart has unconnected port uart_axi4_aw_addr[25]
WARNING: [Synth 8-3331] design uart has unconnected port uart_axi4_aw_addr[24]
WARNING: [Synth 8-3331] design uart has unconnected port uart_axi4_aw_addr[23]
WARNING: [Synth 8-3331] design uart has unconnected port uart_axi4_aw_addr[22]
WARNING: [Synth 8-3331] design uart has unconnected port uart_axi4_aw_addr[21]
WARNING: [Synth 8-3331] design uart has unconnected port uart_axi4_aw_addr[20]
WARNING: [Synth 8-3331] design uart has unconnected port uart_axi4_aw_addr[19]
WARNING: [Synth 8-3331] design uart has unconnected port uart_axi4_aw_addr[18]
WARNING: [Synth 8-3331] design uart has unconnected port uart_axi4_aw_addr[17]
WARNING: [Synth 8-3331] design uart has unconnected port uart_axi4_aw_addr[16]
WARNING: [Synth 8-3331] design uart has unconnected port uart_axi4_aw_addr[15]
WARNING: [Synth 8-3331] design uart has unconnected port uart_axi4_aw_addr[14]
WARNING: [Synth 8-3331] design uart has unconnected port uart_axi4_aw_addr[13]
WARNING: [Synth 8-3331] design uart has unconnected port uart_axi4_ar_addr[30]
WARNING: [Synth 8-3331] design uart has unconnected port uart_axi4_ar_addr[29]
WARNING: [Synth 8-3331] design uart has unconnected port uart_axi4_ar_addr[28]
WARNING: [Synth 8-3331] design uart has unconnected port uart_axi4_ar_addr[27]
WARNING: [Synth 8-3331] design uart has unconnected port uart_axi4_ar_addr[26]
WARNING: [Synth 8-3331] design uart has unconnected port uart_axi4_ar_addr[25]
WARNING: [Synth 8-3331] design uart has unconnected port uart_axi4_ar_addr[24]
WARNING: [Synth 8-3331] design uart has unconnected port uart_axi4_ar_addr[23]
WARNING: [Synth 8-3331] design uart has unconnected port uart_axi4_ar_addr[22]
WARNING: [Synth 8-3331] design uart has unconnected port uart_axi4_ar_addr[21]
WARNING: [Synth 8-3331] design uart has unconnected port uart_axi4_ar_addr[20]
WARNING: [Synth 8-3331] design uart has unconnected port uart_axi4_ar_addr[19]
WARNING: [Synth 8-3331] design uart has unconnected port uart_axi4_ar_addr[18]
WARNING: [Synth 8-3331] design uart has unconnected port uart_axi4_ar_addr[17]
WARNING: [Synth 8-3331] design uart has unconnected port uart_axi4_ar_addr[16]
WARNING: [Synth 8-3331] design uart has unconnected port uart_axi4_ar_addr[15]
WARNING: [Synth 8-3331] design uart has unconnected port uart_axi4_ar_addr[14]
WARNING: [Synth 8-3331] design uart has unconnected port uart_axi4_ar_addr[13]
WARNING: [Synth 8-3331] design JtagBypassChain has unconnected port reset
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:20 ; elapsed = 00:00:25 . Memory (MB): peak = 2693.082 ; gain = 985.121 ; free physical = 297 ; free virtual = 2814
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:32 . Memory (MB): peak = 2701.988 ; gain = 994.027 ; free physical = 440 ; free virtual = 2957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:26 ; elapsed = 00:00:32 . Memory (MB): peak = 2701.988 ; gain = 994.027 ; free physical = 440 ; free virtual = 2957
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2701.988 ; gain = 0.000 ; free physical = 179 ; free virtual = 2698
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_gen'
Finished Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_gen'
Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/axi_uart16550_0/axi_uart16550_0/axi_uart16550_0_in_context.xdc] for cell 'mmio/uart_inst/uart16550_inst'
Finished Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/axi_uart16550_0/axi_uart16550_0/axi_uart16550_0_in_context.xdc] for cell 'mmio/uart_inst/uart16550_inst'
Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/axi_clock_converter_0/axi_clock_converter_0/axi_clock_converter_0_in_context.xdc] for cell 'mem/clk_conv'
Finished Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/axi_clock_converter_0/axi_clock_converter_0/axi_clock_converter_0_in_context.xdc] for cell 'mem/clk_conv'
Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc] for cell 'mem/DDR_ctrl'
Finished Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc] for cell 'mem/DDR_ctrl'
Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit'
Finished Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit'
Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_1'
Finished Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_1'
Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_2'
Finished Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_2'
Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_3'
Finished Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_3'
Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_4'
Finished Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_4'
Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_5'
Finished Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_5'
Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_6'
Finished Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_6'
Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_7'
Finished Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_7'
Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_8'
Finished Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_8'
Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_9'
Finished Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_9'
Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_10'
Finished Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_10'
Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_11'
Finished Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_11'
Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_12'
Finished Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_12'
Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_13'
Finished Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_13'
Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_14'
Finished Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_14'
Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_15'
Finished Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_15'
Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_16'
Finished Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_16'
Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_17'
Finished Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_17'
Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_18'
Finished Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_18'
Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_19'
Finished Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_19'
Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_20'
Finished Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_20'
Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_21'
Finished Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_21'
Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_22'
Finished Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_22'
Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_23'
Finished Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_23'
Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_24'
Finished Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_24'
Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_25'
Finished Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_25'
Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_26'
Finished Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_26'
Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_27'
Finished Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_27'
Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_28'
Finished Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_28'
Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_29'
Finished Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_29'
Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_30'
Finished Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_30'
Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_31'
Finished Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_31'
Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_32'
Finished Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_32'
Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_33'
Finished Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_33'
Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_34'
Finished Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_34'
Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_35'
Finished Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_35'
Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_36'
Finished Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_36'
Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_37'
Finished Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_37'
Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_38'
Finished Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_38'
Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_39'
Finished Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_39'
Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_40'
Finished Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_40'
Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_41'
Finished Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_41'
Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_42'
Finished Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_42'
Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_43'
Finished Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_43'
Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_44'
Finished Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_44'
Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_45'
Finished Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_45'
Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_46'
Finished Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_46'
Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_47'
Finished Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_47'
Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_48'
Finished Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_48'
Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_49'
Finished Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_49'
Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_50'
Finished Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_50'
Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_51'
Finished Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_51'
Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_52'
Finished Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_52'
Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_53'
Finished Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_53'
Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_54'
Finished Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_54'
Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_55'
Finished Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_55'
Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_56'
Finished Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_56'
Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_57'
Finished Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_57'
Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_58'
Finished Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_58'
Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_59'
Finished Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_59'
Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_60'
Finished Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_60'
Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_61'
Finished Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_61'
Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_62'
Finished Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_62'
Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_63'
Finished Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_63'
Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_64'
Finished Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_64'
Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_65'
Finished Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_65'
Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_66'
Finished Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_66'
Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_67'
Finished Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_67'
Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_68'
Finished Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_68'
Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_69'
Finished Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_69'
Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_70'
Finished Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_70'
Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_71'
Finished Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_71'
Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_72'
Finished Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_72'
Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_73'
Finished Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_73'
Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_74'
Finished Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_74'
Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_75'
Finished Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_75'
Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_76'
Finished Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_76'
Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_77'
Finished Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_77'
Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_78'
Finished Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_78'
Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_79'
Finished Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_79'
Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_80'
Finished Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_80'
Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_81'
Finished Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_81'
Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_82'
Finished Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_82'
Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_83'
Finished Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_83'
Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_84'
Finished Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_84'
Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_85'
Finished Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_85'
Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_86'
Finished Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_86'
Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_87'
Finished Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_87'
Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_88'
Finished Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_88'
Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_89'
Finished Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_89'
Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_90'
Finished Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_90'
Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_91'
Finished Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_91'
Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_92'
Finished Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_92'
Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_93'
Finished Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_93'
Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_94'
Finished Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_94'
Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_95'
Finished Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_95'
Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_96'
Finished Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_96'
Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_97'
Finished Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_97'
Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_98'
Finished Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_98'
Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_99'
Finished Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_99'
Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_100'
Finished Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_100'
Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_101'
Finished Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_101'
Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_102'
Finished Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_102'
Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_103'
Finished Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_103'
Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_104'
Finished Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_104'
Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_105'
Finished Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_105'
Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_106'
Finished Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_106'
Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_107'
Finished Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_107'
Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_108'
Finished Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_108'
Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_109'
Finished Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_109'
Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_110'
Finished Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_110'
Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_111'
Finished Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_111'
Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_112'
Finished Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_112'
Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_113'
Finished Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_113'
Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_114'
Finished Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_114'
Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_115'
Finished Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_115'
Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_116'
Finished Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_116'
Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_117'
Finished Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_117'
Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_118'
Finished Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_118'
Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_119'
Finished Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_119'
Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_120'
Finished Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_120'
Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_121'
Finished Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_121'
Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_122'
Finished Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_122'
Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_123'
Finished Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_123'
Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_124'
Finished Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_124'
Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_125'
Finished Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_125'
Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_126'
Finished Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_126'
Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_127'
Finished Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_127'
Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_128'
Finished Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_128'
Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_129'
Finished Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_129'
Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_130'
Finished Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_130'
Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_131'
Finished Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_131'
Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_132'
Finished Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_132'
Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_133'
Finished Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_133'
Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_134'
Finished Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_134'
Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_135'
Finished Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_135'
Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_136'
Finished Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_136'
Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_137'
Finished Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_137'
Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_138'
Finished Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_138'
Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_139'
Finished Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_139'
Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_140'
Finished Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_140'
Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_141'
Finished Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_141'
Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_142'
Finished Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_142'
Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_143'
Finished Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_143'
Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_144'
Finished Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_144'
Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_145'
Finished Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_145'
Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_146'
Finished Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_146'
Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_147'
Finished Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_147'
Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_148'
Finished Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_148'
Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_149'
Finished Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_149'
Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_150'
Finished Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_150'
Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_151'
Finished Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_151'
Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_152'
Finished Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_152'
Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_153'
Finished Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_153'
Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_154'
Finished Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_154'
Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_155'
Finished Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_155'
Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_156'
Finished Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_156'
Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_157'
Finished Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_157'
Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_158'
Finished Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_158'
Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_159'
Finished Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_159'
Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_160'
Finished Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_160'
Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_161'
Finished Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_161'
Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_162'
Finished Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_162'
Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_163'
Finished Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_163'
Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_164'
Finished Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_164'
Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_165'
Finished Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_165'
Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_166'
Finished Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_166'
Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_167'
Finished Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_167'
Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_168'
Finished Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_168'
Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_169'
Finished Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_169'
Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_170'
Finished Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_170'
Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_171'
Finished Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_171'
Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_172'
Finished Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_172'
Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_173'
Finished Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_173'
Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_174'
Finished Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_174'
Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_175'
Finished Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_175'
Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_176'
Finished Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_176'
Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_177'
Finished Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_177'
Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_178'
Finished Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_178'
Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_179'
Finished Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_179'
Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_180'
Finished Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_180'
Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_181'
Finished Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_181'
Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_182'
Finished Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_182'
Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_183'
Finished Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_183'
Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_184'
Finished Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_184'
Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_185'
Finished Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_185'
Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_186'
Finished Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_186'
Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_187'
Finished Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_187'
Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_188'
Finished Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_188'
Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_189'
Finished Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_189'
Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_190'
Finished Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_190'
Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_191'
Finished Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_191'
Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_192'
Finished Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_192'
Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_193'
Finished Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_193'
Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_194'
Finished Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_194'
Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_195'
Finished Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_195'
Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_196'
Finished Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_196'
Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_197'
Finished Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.srcs/sources_1/ip/Mul8bit/Mul8bit/Mul8bit_in_context.xdc] for cell 'dut/tile/convAccel/conv2dPE/Mul8bit_197'
Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/constraints/Minisys_Board_Pin_Map.xdc]
WARNING: [Vivado 12-584] No ports matched 'sd_poweroff'. [/home/wolf/rocket-chip/rocc-accelerator/constraints/Minisys_Board_Pin_Map.xdc:28]
WARNING: [Vivado 12-584] No ports matched 'spi_sclock'. [/home/wolf/rocket-chip/rocc-accelerator/constraints/Minisys_Board_Pin_Map.xdc:29]
WARNING: [Vivado 12-584] No ports matched 'spi_mosi'. [/home/wolf/rocket-chip/rocc-accelerator/constraints/Minisys_Board_Pin_Map.xdc:30]
WARNING: [Vivado 12-584] No ports matched 'spi_miso'. [/home/wolf/rocket-chip/rocc-accelerator/constraints/Minisys_Board_Pin_Map.xdc:31]
WARNING: [Vivado 12-584] No ports matched 'spi_cs'. [/home/wolf/rocket-chip/rocc-accelerator/constraints/Minisys_Board_Pin_Map.xdc:32]
WARNING: [Vivado 12-507] No nets matched 'jtag_tck_IBUF'. [/home/wolf/rocket-chip/rocc-accelerator/constraints/Minisys_Board_Pin_Map.xdc:35]
Finished Parsing XDC File [/home/wolf/rocket-chip/rocc-accelerator/constraints/Minisys_Board_Pin_Map.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/wolf/rocket-chip/rocc-accelerator/constraints/Minisys_Board_Pin_Map.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/grh_chip_top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/wolf/rocket-chip/rocc-accelerator/constraints/Minisys_Board_Pin_Map.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/grh_chip_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/grh_chip_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3237.863 ; gain = 0.000 ; free physical = 129 ; free virtual = 2205
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.18 . Memory (MB): peak = 3237.863 ; gain = 0.000 ; free physical = 126 ; free virtual = 2204
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'dut/tile/convAccel/conv2dPE/Mul8bit' at clock pin 'CLK' is different from the actual clock period '33.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'dut/tile/convAccel/conv2dPE/Mul8bit_1' at clock pin 'CLK' is different from the actual clock period '33.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'dut/tile/convAccel/conv2dPE/Mul8bit_10' at clock pin 'CLK' is different from the actual clock period '33.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'dut/tile/convAccel/conv2dPE/Mul8bit_100' at clock pin 'CLK' is different from the actual clock period '33.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'dut/tile/convAccel/conv2dPE/Mul8bit_101' at clock pin 'CLK' is different from the actual clock period '33.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'dut/tile/convAccel/conv2dPE/Mul8bit_102' at clock pin 'CLK' is different from the actual clock period '33.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'dut/tile/convAccel/conv2dPE/Mul8bit_103' at clock pin 'CLK' is different from the actual clock period '33.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'dut/tile/convAccel/conv2dPE/Mul8bit_104' at clock pin 'CLK' is different from the actual clock period '33.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'dut/tile/convAccel/conv2dPE/Mul8bit_105' at clock pin 'CLK' is different from the actual clock period '33.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'dut/tile/convAccel/conv2dPE/Mul8bit_106' at clock pin 'CLK' is different from the actual clock period '33.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'dut/tile/convAccel/conv2dPE/Mul8bit_107' at clock pin 'CLK' is different from the actual clock period '33.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'dut/tile/convAccel/conv2dPE/Mul8bit_108' at clock pin 'CLK' is different from the actual clock period '33.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'dut/tile/convAccel/conv2dPE/Mul8bit_109' at clock pin 'CLK' is different from the actual clock period '33.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'dut/tile/convAccel/conv2dPE/Mul8bit_11' at clock pin 'CLK' is different from the actual clock period '33.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'dut/tile/convAccel/conv2dPE/Mul8bit_110' at clock pin 'CLK' is different from the actual clock period '33.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'dut/tile/convAccel/conv2dPE/Mul8bit_111' at clock pin 'CLK' is different from the actual clock period '33.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'dut/tile/convAccel/conv2dPE/Mul8bit_112' at clock pin 'CLK' is different from the actual clock period '33.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'dut/tile/convAccel/conv2dPE/Mul8bit_113' at clock pin 'CLK' is different from the actual clock period '33.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'dut/tile/convAccel/conv2dPE/Mul8bit_114' at clock pin 'CLK' is different from the actual clock period '33.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'dut/tile/convAccel/conv2dPE/Mul8bit_115' at clock pin 'CLK' is different from the actual clock period '33.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'dut/tile/convAccel/conv2dPE/Mul8bit_116' at clock pin 'CLK' is different from the actual clock period '33.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'dut/tile/convAccel/conv2dPE/Mul8bit_117' at clock pin 'CLK' is different from the actual clock period '33.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'dut/tile/convAccel/conv2dPE/Mul8bit_118' at clock pin 'CLK' is different from the actual clock period '33.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'dut/tile/convAccel/conv2dPE/Mul8bit_119' at clock pin 'CLK' is different from the actual clock period '33.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'dut/tile/convAccel/conv2dPE/Mul8bit_12' at clock pin 'CLK' is different from the actual clock period '33.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'dut/tile/convAccel/conv2dPE/Mul8bit_120' at clock pin 'CLK' is different from the actual clock period '33.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'dut/tile/convAccel/conv2dPE/Mul8bit_121' at clock pin 'CLK' is different from the actual clock period '33.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'dut/tile/convAccel/conv2dPE/Mul8bit_122' at clock pin 'CLK' is different from the actual clock period '33.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'dut/tile/convAccel/conv2dPE/Mul8bit_123' at clock pin 'CLK' is different from the actual clock period '33.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'dut/tile/convAccel/conv2dPE/Mul8bit_124' at clock pin 'CLK' is different from the actual clock period '33.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'dut/tile/convAccel/conv2dPE/Mul8bit_125' at clock pin 'CLK' is different from the actual clock period '33.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'dut/tile/convAccel/conv2dPE/Mul8bit_126' at clock pin 'CLK' is different from the actual clock period '33.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'dut/tile/convAccel/conv2dPE/Mul8bit_127' at clock pin 'CLK' is different from the actual clock period '33.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'dut/tile/convAccel/conv2dPE/Mul8bit_128' at clock pin 'CLK' is different from the actual clock period '33.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'dut/tile/convAccel/conv2dPE/Mul8bit_129' at clock pin 'CLK' is different from the actual clock period '33.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'dut/tile/convAccel/conv2dPE/Mul8bit_13' at clock pin 'CLK' is different from the actual clock period '33.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'dut/tile/convAccel/conv2dPE/Mul8bit_130' at clock pin 'CLK' is different from the actual clock period '33.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'dut/tile/convAccel/conv2dPE/Mul8bit_131' at clock pin 'CLK' is different from the actual clock period '33.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'dut/tile/convAccel/conv2dPE/Mul8bit_132' at clock pin 'CLK' is different from the actual clock period '33.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'dut/tile/convAccel/conv2dPE/Mul8bit_133' at clock pin 'CLK' is different from the actual clock period '33.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'dut/tile/convAccel/conv2dPE/Mul8bit_134' at clock pin 'CLK' is different from the actual clock period '33.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'dut/tile/convAccel/conv2dPE/Mul8bit_135' at clock pin 'CLK' is different from the actual clock period '33.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'dut/tile/convAccel/conv2dPE/Mul8bit_136' at clock pin 'CLK' is different from the actual clock period '33.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'dut/tile/convAccel/conv2dPE/Mul8bit_137' at clock pin 'CLK' is different from the actual clock period '33.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'dut/tile/convAccel/conv2dPE/Mul8bit_138' at clock pin 'CLK' is different from the actual clock period '33.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'dut/tile/convAccel/conv2dPE/Mul8bit_139' at clock pin 'CLK' is different from the actual clock period '33.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'dut/tile/convAccel/conv2dPE/Mul8bit_14' at clock pin 'CLK' is different from the actual clock period '33.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'dut/tile/convAccel/conv2dPE/Mul8bit_140' at clock pin 'CLK' is different from the actual clock period '33.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'dut/tile/convAccel/conv2dPE/Mul8bit_141' at clock pin 'CLK' is different from the actual clock period '33.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'dut/tile/convAccel/conv2dPE/Mul8bit_142' at clock pin 'CLK' is different from the actual clock period '33.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'dut/tile/convAccel/conv2dPE/Mul8bit_143' at clock pin 'CLK' is different from the actual clock period '33.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'dut/tile/convAccel/conv2dPE/Mul8bit_144' at clock pin 'CLK' is different from the actual clock period '33.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'dut/tile/convAccel/conv2dPE/Mul8bit_145' at clock pin 'CLK' is different from the actual clock period '33.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'dut/tile/convAccel/conv2dPE/Mul8bit_146' at clock pin 'CLK' is different from the actual clock period '33.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'dut/tile/convAccel/conv2dPE/Mul8bit_147' at clock pin 'CLK' is different from the actual clock period '33.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'dut/tile/convAccel/conv2dPE/Mul8bit_148' at clock pin 'CLK' is different from the actual clock period '33.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'dut/tile/convAccel/conv2dPE/Mul8bit_149' at clock pin 'CLK' is different from the actual clock period '33.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'dut/tile/convAccel/conv2dPE/Mul8bit_15' at clock pin 'CLK' is different from the actual clock period '33.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'dut/tile/convAccel/conv2dPE/Mul8bit_150' at clock pin 'CLK' is different from the actual clock period '33.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'dut/tile/convAccel/conv2dPE/Mul8bit_151' at clock pin 'CLK' is different from the actual clock period '33.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'dut/tile/convAccel/conv2dPE/Mul8bit_152' at clock pin 'CLK' is different from the actual clock period '33.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'dut/tile/convAccel/conv2dPE/Mul8bit_153' at clock pin 'CLK' is different from the actual clock period '33.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'dut/tile/convAccel/conv2dPE/Mul8bit_154' at clock pin 'CLK' is different from the actual clock period '33.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'dut/tile/convAccel/conv2dPE/Mul8bit_155' at clock pin 'CLK' is different from the actual clock period '33.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'dut/tile/convAccel/conv2dPE/Mul8bit_156' at clock pin 'CLK' is different from the actual clock period '33.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'dut/tile/convAccel/conv2dPE/Mul8bit_157' at clock pin 'CLK' is different from the actual clock period '33.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'dut/tile/convAccel/conv2dPE/Mul8bit_158' at clock pin 'CLK' is different from the actual clock period '33.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'dut/tile/convAccel/conv2dPE/Mul8bit_159' at clock pin 'CLK' is different from the actual clock period '33.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'dut/tile/convAccel/conv2dPE/Mul8bit_16' at clock pin 'CLK' is different from the actual clock period '33.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'dut/tile/convAccel/conv2dPE/Mul8bit_160' at clock pin 'CLK' is different from the actual clock period '33.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'dut/tile/convAccel/conv2dPE/Mul8bit_161' at clock pin 'CLK' is different from the actual clock period '33.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'dut/tile/convAccel/conv2dPE/Mul8bit_162' at clock pin 'CLK' is different from the actual clock period '33.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'dut/tile/convAccel/conv2dPE/Mul8bit_163' at clock pin 'CLK' is different from the actual clock period '33.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'dut/tile/convAccel/conv2dPE/Mul8bit_164' at clock pin 'CLK' is different from the actual clock period '33.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'dut/tile/convAccel/conv2dPE/Mul8bit_165' at clock pin 'CLK' is different from the actual clock period '33.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'dut/tile/convAccel/conv2dPE/Mul8bit_166' at clock pin 'CLK' is different from the actual clock period '33.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'dut/tile/convAccel/conv2dPE/Mul8bit_167' at clock pin 'CLK' is different from the actual clock period '33.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'dut/tile/convAccel/conv2dPE/Mul8bit_168' at clock pin 'CLK' is different from the actual clock period '33.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'dut/tile/convAccel/conv2dPE/Mul8bit_169' at clock pin 'CLK' is different from the actual clock period '33.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'dut/tile/convAccel/conv2dPE/Mul8bit_17' at clock pin 'CLK' is different from the actual clock period '33.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'dut/tile/convAccel/conv2dPE/Mul8bit_170' at clock pin 'CLK' is different from the actual clock period '33.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'dut/tile/convAccel/conv2dPE/Mul8bit_171' at clock pin 'CLK' is different from the actual clock period '33.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'dut/tile/convAccel/conv2dPE/Mul8bit_172' at clock pin 'CLK' is different from the actual clock period '33.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'dut/tile/convAccel/conv2dPE/Mul8bit_173' at clock pin 'CLK' is different from the actual clock period '33.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'dut/tile/convAccel/conv2dPE/Mul8bit_174' at clock pin 'CLK' is different from the actual clock period '33.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'dut/tile/convAccel/conv2dPE/Mul8bit_175' at clock pin 'CLK' is different from the actual clock period '33.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'dut/tile/convAccel/conv2dPE/Mul8bit_176' at clock pin 'CLK' is different from the actual clock period '33.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'dut/tile/convAccel/conv2dPE/Mul8bit_177' at clock pin 'CLK' is different from the actual clock period '33.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'dut/tile/convAccel/conv2dPE/Mul8bit_178' at clock pin 'CLK' is different from the actual clock period '33.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'dut/tile/convAccel/conv2dPE/Mul8bit_179' at clock pin 'CLK' is different from the actual clock period '33.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'dut/tile/convAccel/conv2dPE/Mul8bit_18' at clock pin 'CLK' is different from the actual clock period '33.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'dut/tile/convAccel/conv2dPE/Mul8bit_180' at clock pin 'CLK' is different from the actual clock period '33.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'dut/tile/convAccel/conv2dPE/Mul8bit_181' at clock pin 'CLK' is different from the actual clock period '33.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'dut/tile/convAccel/conv2dPE/Mul8bit_182' at clock pin 'CLK' is different from the actual clock period '33.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'dut/tile/convAccel/conv2dPE/Mul8bit_183' at clock pin 'CLK' is different from the actual clock period '33.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'dut/tile/convAccel/conv2dPE/Mul8bit_184' at clock pin 'CLK' is different from the actual clock period '33.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'dut/tile/convAccel/conv2dPE/Mul8bit_185' at clock pin 'CLK' is different from the actual clock period '33.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'dut/tile/convAccel/conv2dPE/Mul8bit_186' at clock pin 'CLK' is different from the actual clock period '33.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'dut/tile/convAccel/conv2dPE/Mul8bit_187' at clock pin 'CLK' is different from the actual clock period '33.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'dut/tile/convAccel/conv2dPE/Mul8bit_188' at clock pin 'CLK' is different from the actual clock period '33.333', this can lead to different synthesis results.
INFO: [Common 17-14] Message 'Timing 38-316' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:58 ; elapsed = 00:00:59 . Memory (MB): peak = 3237.863 ; gain = 1529.902 ; free physical = 740 ; free virtual = 2908
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 4 processes.
WARNING: [Synth 8-3936] Found unconnected internal register '_T_5_0_bits_opcode_reg' and it is trimmed from '3' to '1' bits. [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:87101]
INFO: [Synth 8-4471] merging register '_T_qos_reg[3:0]' into '_T_cache_reg[3:0]'
WARNING: [Synth 8-3936] Found unconnected internal register '_T_78_reg' and it is trimmed from '3' to '2' bits. [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:135435]
INFO: [Synth 8-4471] merging register 'debugIntRegs_0_reg' into 'DMCONTROLReg_haltreq_reg' [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:151620]
INFO: [Synth 8-4471] merging register 'widx_gray_reg' into 'widx_bin_reg' [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:159680]
INFO: [Synth 8-4471] merging register 'ridx_gray_reg' into 'ridx_bin_reg' [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:159983]
INFO: [Synth 8-4471] merging register 'widx_gray_reg' into 'widx_bin_reg' [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:160402]
INFO: [Synth 8-4471] merging register 'ridx_gray_reg' into 'ridx_bin_reg' [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:170821]
INFO: [Synth 8-4471] merging register 'widx_gray_reg' into 'widx_bin_reg' [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:171030]
INFO: [Synth 8-4471] merging register 'ridx_gray_reg' into 'ridx_bin_reg' [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:171486]
INFO: [Synth 8-4471] merging register 's1_tlb_req_vaddr_reg[39:0]' into 's1_req_addr_reg[39:0]' [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:193827]
INFO: [Synth 8-4471] merging register 's1_tlb_req_size_reg[1:0]' into 's1_req_size_reg[1:0]' [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:193829]
INFO: [Synth 8-4471] merging register 's1_tlb_req_cmd_reg[4:0]' into 's1_req_cmd_reg[4:0]' [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:193830]
WARNING: [Synth 8-3936] Found unconnected internal register 'release_ack_addr_reg' and it is trimmed from '32' to '12' bits. [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:192928]
WARNING: [Synth 8-3936] Found unconnected internal register 'pstore2_addr_reg' and it is trimmed from '40' to '12' bits. [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:193072]
WARNING: [Synth 8-3936] Found unconnected internal register 'pstore1_addr_reg' and it is trimmed from '40' to '12' bits. [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:193039]
INFO: [Synth 8-4471] merging register 'filterRegFileData_reg[7][7:0]' into 'filterRegFileAddr_reg[7][7:0]'
INFO: [Synth 8-4471] merging register 'filterRegFileData_reg[1][7:0]' into 'filterRegFileAddr_reg[1][7:0]'
INFO: [Synth 8-4471] merging register 'filterRegFileData_reg[2][7:0]' into 'filterRegFileAddr_reg[2][7:0]'
INFO: [Synth 8-4471] merging register 'filterRegFileData_reg[3][7:0]' into 'filterRegFileAddr_reg[3][7:0]'
INFO: [Synth 8-4471] merging register 'filterRegFileData_reg[4][7:0]' into 'filterRegFileAddr_reg[4][7:0]'
INFO: [Synth 8-4471] merging register 'filterRegFileData_reg[5][7:0]' into 'filterRegFileAddr_reg[5][7:0]'
INFO: [Synth 8-4471] merging register 'filterRegFileData_reg[6][7:0]' into 'filterRegFileAddr_reg[6][7:0]'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:208234]
WARNING: [Synth 8-3936] Found unconnected internal register 'resultMemBaseAddr_reg' and it is trimmed from '64' to '40' bits. [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:208232]
WARNING: [Synth 8-3936] Found unconnected internal register 'featureMemBaseAddr_reg' and it is trimmed from '64' to '40' bits. [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:208229]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:213051]
WARNING: [Synth 8-3936] Found unconnected internal register 'mapMemBaseAddr_reg' and it is trimmed from '64' to '40' bits. [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:213049]
WARNING: [Synth 8-3936] Found unconnected internal register 'mapRegBaseAddr_reg' and it is trimmed from '64' to '7' bits. [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:213060]
WARNING: [Synth 8-3936] Found unconnected internal register 'valueMemBaseAddr_reg' and it is trimmed from '64' to '40' bits. [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:213050]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:215905]
WARNING: [Synth 8-3936] Found unconnected internal register 'row1MemBaseAddr_reg' and it is trimmed from '64' to '40' bits. [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:215904]
WARNING: [Synth 8-3936] Found unconnected internal register 'row0MemBaseAddr_reg' and it is trimmed from '64' to '40' bits. [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:215903]
WARNING: [Synth 8-7032] RAM "ram_reg" have possible Byte Write pattern, however the data width (84) is not multiple of supported byte widths of 8 or 9 .
WARNING: [Synth 8-3936] Found unconnected internal register 'r_btb_updatePipe_bits_br_pc_reg' and it is trimmed from '39' to '2' bits. [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:230181]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:240333]
INFO: [Synth 8-4471] merging register 'roundingMode_stage0_reg[2:0]' into '_T_8_reg[2:0]' [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:241132]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:240895]
WARNING: [Synth 8-3936] Found unconnected internal register 'inPipe_bits_rm_reg' and it is trimmed from '3' to '2' bits. [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:242693]
WARNING: [Synth 8-3936] Found unconnected internal register 'mem_reg_inst_reg' and it is trimmed from '32' to '12' bits. [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:244493]
WARNING: [Synth 8-3936] Found unconnected internal register 'ex_reg_inst_reg' and it is trimmed from '32' to '28' bits. [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:244046]
WARNING: [Synth 8-3936] Found unconnected internal register 'wb_reg_raw_inst_reg' and it is trimmed from '32' to '16' bits. [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:257323]
WARNING: [Synth 8-3936] Found unconnected internal register 'mem_reg_raw_inst_reg' and it is trimmed from '32' to '16' bits. [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:258416]
WARNING: [Synth 8-3936] Found unconnected internal register 'ex_reg_raw_inst_reg' and it is trimmed from '32' to '16' bits. [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:258348]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/wolf/rocket-chip/rocc-accelerator/verilog64/utils/nasti_lite_bridge/nasti_lite_reader.sv:110]
INFO: [Synth 8-6430] The Block RAM "tag_array_ext:/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
WARNING: [Synth 8-6841] Block RAM (ram_reg) originally specified as a Byte Wide Write Enable RAM cannot take advantage of ByteWide feature and is implemented with single write enable per RAM due to following reason.
(byte width (1) is not a multiple of 8(data_only) or 9(data + parity))
INFO: [Synth 8-5583] The signal ram_reg_0 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal ram_reg_1 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal ram_reg_2 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal ram_reg_3 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal ram_reg_4 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal ram_reg_5 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal ram_reg_6 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal ram_reg_7 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal ram_reg_8 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal ram_reg_9 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal ram_reg_10 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal ram_reg_11 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal ram_reg_12 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal ram_reg_13 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal ram_reg_14 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal ram_reg_15 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal ram_reg_16 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal ram_reg_17 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal ram_reg_18 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal ram_reg_19 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal ram_reg_20 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal ram_reg_21 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal ram_reg_22 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal ram_reg_23 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal ram_reg_24 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal ram_reg_25 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal ram_reg_26 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal ram_reg_27 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal ram_reg_28 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal ram_reg_29 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal ram_reg_30 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal ram_reg_31 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal ram_reg_32 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal ram_reg_33 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal ram_reg_34 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal ram_reg_35 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal ram_reg_36 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal ram_reg_37 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal ram_reg_38 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal ram_reg_39 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal ram_reg_40 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal ram_reg_41 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal ram_reg_42 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal ram_reg_43 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal ram_reg_44 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal ram_reg_45 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal ram_reg_46 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal ram_reg_47 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal ram_reg_48 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal ram_reg_49 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal ram_reg_50 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal ram_reg_51 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal ram_reg_52 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal ram_reg_53 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal ram_reg_54 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal ram_reg_55 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal ram_reg_56 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal ram_reg_57 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal ram_reg_58 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal ram_reg_59 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal ram_reg_60 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal ram_reg_61 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal ram_reg_62 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal ram_reg_63 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal ram_reg_64 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal ram_reg_65 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal ram_reg_66 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal ram_reg_67 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal ram_reg_68 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal ram_reg_69 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal ram_reg_70 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal ram_reg_71 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal ram_reg_72 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal ram_reg_73 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal ram_reg_74 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal ram_reg_75 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal ram_reg_76 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal ram_reg_77 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal ram_reg_78 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal ram_reg_79 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal ram_reg_80 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal ram_reg_81 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal ram_reg_82 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal ram_reg_83 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal ram_reg_84 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal ram_reg_85 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal ram_reg_86 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal ram_reg_87 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-6430] The Block RAM "data_arrays_0_ext:/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
WARNING: [Synth 8-6841] Block RAM (ram_reg) originally specified as a Byte Wide Write Enable RAM cannot take advantage of ByteWide feature and is implemented with single write enable per RAM due to following reason.
(byte width (1) is not a multiple of 8(data_only) or 9(data + parity))
INFO: [Synth 8-5583] The signal ram_reg_0 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (9 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal ram_reg_1 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (9 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal ram_reg_2 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (9 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal ram_reg_3 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (9 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal ram_reg_4 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (9 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal ram_reg_5 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (9 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal ram_reg_6 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (9 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal ram_reg_7 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (9 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal ram_reg_8 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (9 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal ram_reg_9 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (9 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal ram_reg_10 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (9 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal ram_reg_11 is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (9 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Common 17-14] Message 'Synth 8-5583' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6430] The Block RAM "tag_array_0_ext:/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
WARNING: [Synth 8-6841] Block RAM (ram_reg) originally specified as a Byte Wide Write Enable RAM cannot take advantage of ByteWide feature and is implemented with single write enable per RAM due to following reason.
(byte width (1) is not a multiple of 8(data_only) or 9(data + parity))
INFO: [Synth 8-6430] The Block RAM "data_arrays_0_0_ext:/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
WARNING: [Synth 8-6841] Block RAM (ram_reg) originally specified as a Byte Wide Write Enable RAM cannot take advantage of ByteWide feature and is implemented with single write enable per RAM due to following reason.
(byte width (1) is not a multiple of 8(data_only) or 9(data + parity))
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:41 ; elapsed = 00:02:17 . Memory (MB): peak = 3237.863 ; gain = 1529.902 ; free physical = 156 ; free virtual = 504
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'dut/tile/dcache/tlb_package_Anon' (package_Anon) to 'dut/tile/dcache/tlb_package_Anon_13'
INFO: [Synth 8-223] decloning instance 'dut/tile/dcache/tlb_package_Anon' (package_Anon) to 'dut/tile/dcache/tlb_package_Anon_26'
INFO: [Synth 8-223] decloning instance 'dut/tile/dcache/tlb_package_Anon_1' (package_Anon) to 'dut/tile/dcache/tlb_package_Anon_14'
INFO: [Synth 8-223] decloning instance 'dut/tile/dcache/tlb_package_Anon_1' (package_Anon) to 'dut/tile/dcache/tlb_package_Anon_27'
INFO: [Synth 8-223] decloning instance 'dut/tile/dcache/tlb_package_Anon_2' (package_Anon) to 'dut/tile/dcache/tlb_package_Anon_15'
INFO: [Synth 8-223] decloning instance 'dut/tile/dcache/tlb_package_Anon_2' (package_Anon) to 'dut/tile/dcache/tlb_package_Anon_28'
INFO: [Synth 8-223] decloning instance 'dut/tile/dcache/tlb_package_Anon_3' (package_Anon) to 'dut/tile/dcache/tlb_package_Anon_16'
INFO: [Synth 8-223] decloning instance 'dut/tile/dcache/tlb_package_Anon_3' (package_Anon) to 'dut/tile/dcache/tlb_package_Anon_29'
INFO: [Synth 8-223] decloning instance 'dut/tile/dcache/tlb_package_Anon_4' (package_Anon) to 'dut/tile/dcache/tlb_package_Anon_17'
INFO: [Synth 8-223] decloning instance 'dut/tile/dcache/tlb_package_Anon_4' (package_Anon) to 'dut/tile/dcache/tlb_package_Anon_30'
INFO: [Synth 8-223] decloning instance 'dut/tile/dcache/tlb_package_Anon_5' (package_Anon) to 'dut/tile/dcache/tlb_package_Anon_18'
INFO: [Synth 8-223] decloning instance 'dut/tile/dcache/tlb_package_Anon_5' (package_Anon) to 'dut/tile/dcache/tlb_package_Anon_31'
INFO: [Synth 8-223] decloning instance 'dut/tile/dcache/tlb_package_Anon_6' (package_Anon) to 'dut/tile/dcache/tlb_package_Anon_19'
INFO: [Synth 8-223] decloning instance 'dut/tile/dcache/tlb_package_Anon_6' (package_Anon) to 'dut/tile/dcache/tlb_package_Anon_32'
INFO: [Synth 8-223] decloning instance 'dut/tile/dcache/tlb_package_Anon_7' (package_Anon) to 'dut/tile/dcache/tlb_package_Anon_20'
INFO: [Synth 8-223] decloning instance 'dut/tile/dcache/tlb_package_Anon_7' (package_Anon) to 'dut/tile/dcache/tlb_package_Anon_33'
INFO: [Synth 8-223] decloning instance 'dut/tile/dcache/tlb_package_Anon_8' (package_Anon) to 'dut/tile/dcache/tlb_package_Anon_21'
INFO: [Synth 8-223] decloning instance 'dut/tile/dcache/tlb_package_Anon_8' (package_Anon) to 'dut/tile/dcache/tlb_package_Anon_34'
INFO: [Synth 8-223] decloning instance 'dut/tile/dcache/tlb_package_Anon_9' (package_Anon) to 'dut/tile/dcache/tlb_package_Anon_22'
INFO: [Synth 8-223] decloning instance 'dut/tile/dcache/tlb_package_Anon_9' (package_Anon) to 'dut/tile/dcache/tlb_package_Anon_35'
INFO: [Synth 8-223] decloning instance 'dut/tile/dcache/tlb_package_Anon_10' (package_Anon) to 'dut/tile/dcache/tlb_package_Anon_23'
INFO: [Synth 8-223] decloning instance 'dut/tile/dcache/tlb_package_Anon_10' (package_Anon) to 'dut/tile/dcache/tlb_package_Anon_36'
INFO: [Synth 8-223] decloning instance 'dut/tile/dcache/tlb_package_Anon_11' (package_Anon) to 'dut/tile/dcache/tlb_package_Anon_24'
INFO: [Synth 8-223] decloning instance 'dut/tile/dcache/tlb_package_Anon_11' (package_Anon) to 'dut/tile/dcache/tlb_package_Anon_37'
INFO: [Synth 8-223] decloning instance 'dut/tile/dcache/tlb_package_Anon_12' (package_Anon) to 'dut/tile/dcache/tlb_package_Anon_25'
INFO: [Synth 8-223] decloning instance 'dut/tile/dcache/tlb_package_Anon_12' (package_Anon) to 'dut/tile/dcache/tlb_package_Anon_38'
INFO: [Synth 8-223] decloning instance 'dut/tile/dcache/pma_checker_package_Anon' (package_Anon) to 'dut/tile/dcache/pma_checker_package_Anon_13'
INFO: [Synth 8-223] decloning instance 'dut/tile/dcache/pma_checker_package_Anon' (package_Anon) to 'dut/tile/dcache/pma_checker_package_Anon_26'
INFO: [Synth 8-223] decloning instance 'dut/tile/dcache/pma_checker_package_Anon_1' (package_Anon) to 'dut/tile/dcache/pma_checker_package_Anon_14'
INFO: [Synth 8-223] decloning instance 'dut/tile/dcache/pma_checker_package_Anon_1' (package_Anon) to 'dut/tile/dcache/pma_checker_package_Anon_27'
INFO: [Synth 8-223] decloning instance 'dut/tile/dcache/pma_checker_package_Anon_2' (package_Anon) to 'dut/tile/dcache/pma_checker_package_Anon_15'
INFO: [Synth 8-223] decloning instance 'dut/tile/dcache/pma_checker_package_Anon_2' (package_Anon) to 'dut/tile/dcache/pma_checker_package_Anon_28'
INFO: [Synth 8-223] decloning instance 'dut/tile/dcache/pma_checker_package_Anon_3' (package_Anon) to 'dut/tile/dcache/pma_checker_package_Anon_16'
INFO: [Synth 8-223] decloning instance 'dut/tile/dcache/pma_checker_package_Anon_3' (package_Anon) to 'dut/tile/dcache/pma_checker_package_Anon_29'
INFO: [Synth 8-223] decloning instance 'dut/tile/dcache/pma_checker_package_Anon_4' (package_Anon) to 'dut/tile/dcache/pma_checker_package_Anon_17'
INFO: [Synth 8-223] decloning instance 'dut/tile/dcache/pma_checker_package_Anon_4' (package_Anon) to 'dut/tile/dcache/pma_checker_package_Anon_30'
INFO: [Synth 8-223] decloning instance 'dut/tile/dcache/pma_checker_package_Anon_5' (package_Anon) to 'dut/tile/dcache/pma_checker_package_Anon_18'
INFO: [Synth 8-223] decloning instance 'dut/tile/dcache/pma_checker_package_Anon_5' (package_Anon) to 'dut/tile/dcache/pma_checker_package_Anon_31'
INFO: [Synth 8-223] decloning instance 'dut/tile/dcache/pma_checker_package_Anon_6' (package_Anon) to 'dut/tile/dcache/pma_checker_package_Anon_19'
INFO: [Synth 8-223] decloning instance 'dut/tile/dcache/pma_checker_package_Anon_6' (package_Anon) to 'dut/tile/dcache/pma_checker_package_Anon_32'
INFO: [Synth 8-223] decloning instance 'dut/tile/dcache/pma_checker_package_Anon_7' (package_Anon) to 'dut/tile/dcache/pma_checker_package_Anon_20'
INFO: [Synth 8-223] decloning instance 'dut/tile/dcache/pma_checker_package_Anon_7' (package_Anon) to 'dut/tile/dcache/pma_checker_package_Anon_33'
INFO: [Synth 8-223] decloning instance 'dut/tile/dcache/pma_checker_package_Anon_8' (package_Anon) to 'dut/tile/dcache/pma_checker_package_Anon_21'
INFO: [Synth 8-223] decloning instance 'dut/tile/dcache/pma_checker_package_Anon_8' (package_Anon) to 'dut/tile/dcache/pma_checker_package_Anon_34'
INFO: [Synth 8-223] decloning instance 'dut/tile/dcache/pma_checker_package_Anon_9' (package_Anon) to 'dut/tile/dcache/pma_checker_package_Anon_22'
INFO: [Synth 8-223] decloning instance 'dut/tile/dcache/pma_checker_package_Anon_9' (package_Anon) to 'dut/tile/dcache/pma_checker_package_Anon_35'
INFO: [Synth 8-223] decloning instance 'dut/tile/dcache/pma_checker_package_Anon_10' (package_Anon) to 'dut/tile/dcache/pma_checker_package_Anon_23'
INFO: [Synth 8-223] decloning instance 'dut/tile/dcache/pma_checker_package_Anon_10' (package_Anon) to 'dut/tile/dcache/pma_checker_package_Anon_36'
INFO: [Synth 8-223] decloning instance 'dut/tile/dcache/pma_checker_package_Anon_11' (package_Anon) to 'dut/tile/dcache/pma_checker_package_Anon_24'
INFO: [Synth 8-223] decloning instance 'dut/tile/dcache/pma_checker_package_Anon_11' (package_Anon) to 'dut/tile/dcache/pma_checker_package_Anon_37'
INFO: [Synth 8-223] decloning instance 'dut/tile/dcache/pma_checker_package_Anon_12' (package_Anon) to 'dut/tile/dcache/pma_checker_package_Anon_25'
INFO: [Synth 8-223] decloning instance 'dut/tile/dcache/pma_checker_package_Anon_12' (package_Anon) to 'dut/tile/dcache/pma_checker_package_Anon_38'
INFO: [Synth 8-223] decloning instance 'dut/tile/frontend/tlb/package_Anon' (package_Anon) to 'dut/tile/frontend/tlb/package_Anon_13'
INFO: [Synth 8-223] decloning instance 'dut/tile/frontend/tlb/package_Anon' (package_Anon) to 'dut/tile/frontend/tlb/package_Anon_26'
INFO: [Synth 8-223] decloning instance 'dut/tile/frontend/tlb/package_Anon_1' (package_Anon) to 'dut/tile/frontend/tlb/package_Anon_14'
INFO: [Synth 8-223] decloning instance 'dut/tile/frontend/tlb/package_Anon_1' (package_Anon) to 'dut/tile/frontend/tlb/package_Anon_27'
INFO: [Synth 8-223] decloning instance 'dut/tile/frontend/tlb/package_Anon_2' (package_Anon) to 'dut/tile/frontend/tlb/package_Anon_15'
INFO: [Synth 8-223] decloning instance 'dut/tile/frontend/tlb/package_Anon_2' (package_Anon) to 'dut/tile/frontend/tlb/package_Anon_28'
INFO: [Synth 8-223] decloning instance 'dut/tile/frontend/tlb/package_Anon_3' (package_Anon) to 'dut/tile/frontend/tlb/package_Anon_16'
INFO: [Synth 8-223] decloning instance 'dut/tile/frontend/tlb/package_Anon_3' (package_Anon) to 'dut/tile/frontend/tlb/package_Anon_29'
INFO: [Synth 8-223] decloning instance 'dut/tile/frontend/tlb/package_Anon_4' (package_Anon) to 'dut/tile/frontend/tlb/package_Anon_17'
INFO: [Synth 8-223] decloning instance 'dut/tile/frontend/tlb/package_Anon_4' (package_Anon) to 'dut/tile/frontend/tlb/package_Anon_30'
INFO: [Synth 8-223] decloning instance 'dut/tile/frontend/tlb/package_Anon_5' (package_Anon) to 'dut/tile/frontend/tlb/package_Anon_18'
INFO: [Synth 8-223] decloning instance 'dut/tile/frontend/tlb/package_Anon_5' (package_Anon) to 'dut/tile/frontend/tlb/package_Anon_31'
INFO: [Synth 8-223] decloning instance 'dut/tile/frontend/tlb/package_Anon_6' (package_Anon) to 'dut/tile/frontend/tlb/package_Anon_19'
INFO: [Synth 8-223] decloning instance 'dut/tile/frontend/tlb/package_Anon_6' (package_Anon) to 'dut/tile/frontend/tlb/package_Anon_32'
INFO: [Synth 8-223] decloning instance 'dut/tile/frontend/tlb/package_Anon_7' (package_Anon) to 'dut/tile/frontend/tlb/package_Anon_20'
INFO: [Synth 8-223] decloning instance 'dut/tile/frontend/tlb/package_Anon_7' (package_Anon) to 'dut/tile/frontend/tlb/package_Anon_33'
INFO: [Synth 8-223] decloning instance 'dut/tile/frontend/tlb/package_Anon_8' (package_Anon) to 'dut/tile/frontend/tlb/package_Anon_21'
INFO: [Synth 8-223] decloning instance 'dut/tile/frontend/tlb/package_Anon_8' (package_Anon) to 'dut/tile/frontend/tlb/package_Anon_34'
INFO: [Synth 8-223] decloning instance 'dut/tile/frontend/tlb/package_Anon_9' (package_Anon) to 'dut/tile/frontend/tlb/package_Anon_22'
INFO: [Synth 8-223] decloning instance 'dut/tile/frontend/tlb/package_Anon_9' (package_Anon) to 'dut/tile/frontend/tlb/package_Anon_35'
INFO: [Synth 8-223] decloning instance 'dut/tile/frontend/tlb/package_Anon_10' (package_Anon) to 'dut/tile/frontend/tlb/package_Anon_23'
INFO: [Synth 8-223] decloning instance 'dut/tile/frontend/tlb/package_Anon_10' (package_Anon) to 'dut/tile/frontend/tlb/package_Anon_36'
INFO: [Synth 8-223] decloning instance 'dut/tile/frontend/tlb/package_Anon_11' (package_Anon) to 'dut/tile/frontend/tlb/package_Anon_24'
INFO: [Synth 8-223] decloning instance 'dut/tile/frontend/tlb/package_Anon_11' (package_Anon) to 'dut/tile/frontend/tlb/package_Anon_37'
INFO: [Synth 8-223] decloning instance 'dut/tile/frontend/tlb/package_Anon_12' (package_Anon) to 'dut/tile/frontend/tlb/package_Anon_25'
INFO: [Synth 8-223] decloning instance 'dut/tile/frontend/tlb/package_Anon_12' (package_Anon) to 'dut/tile/frontend/tlb/package_Anon_38'
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 

Report RTL Partitions: 
+------+---------------------------+------------+----------+
|      |RTL Partition              |Replication |Instances |
+------+---------------------------+------------+----------+
|1     |GRHConvRoccAccel__GB0      |           1|     24911|
|2     |GRHConvRoccAccel__GB1      |           1|     12114|
|3     |GRHActivatePE__GB0         |           1|     27465|
|4     |GRHActivatePE__GB1         |           1|      6353|
|5     |GRHActivatePE__GB2         |           1|      7765|
|6     |GRHActivatePE__GB3         |           1|      9883|
|7     |GRHActivateRoccAccel__GCB0 |           1|     28762|
|8     |GRHActivateRoccAccel__GCB1 |           1|     13860|
|9     |GRHActivateRoccAccel__GCB2 |           1|     11864|
|10    |GRHActivateRoccAccel__GCB3 |           1|     13475|
|11    |GRHActivateRoccAccel__GCB4 |           1|     18623|
|12    |RocketTile__GCB0           |           1|     34540|
|13    |RocketTile__GCB1           |           1|     29995|
|14    |DCache                     |           1|     36895|
|15    |PTW                        |           1|     12309|
|16    |RocketTile__GCB4           |           1|     31715|
|17    |ExampleRocketSystem__GC0   |           1|     35507|
|18    |grh_chip_top__GC0          |           1|      2715|
+------+---------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     73 Bit       Adders := 1     
	   3 Input     65 Bit       Adders := 1     
	   2 Input     64 Bit       Adders := 10    
	   3 Input     64 Bit       Adders := 1     
	   2 Input     58 Bit       Adders := 2     
	   2 Input     51 Bit       Adders := 1     
	   2 Input     49 Bit       Adders := 1     
	   2 Input     40 Bit       Adders := 6     
	   3 Input     40 Bit       Adders := 2     
	   2 Input     39 Bit       Adders := 2     
	   2 Input     33 Bit       Adders := 1     
	   9 Input     32 Bit       Adders := 22    
	   2 Input     32 Bit       Adders := 5     
	   2 Input     30 Bit       Adders := 8     
	   3 Input     28 Bit       Adders := 1     
	   2 Input     26 Bit       Adders := 4     
	   2 Input     13 Bit       Adders := 1     
	   4 Input     11 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 3     
	   2 Input     10 Bit       Adders := 5     
	   3 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 22    
	   3 Input      9 Bit       Adders := 9     
	   2 Input      8 Bit       Adders := 4     
	   3 Input      8 Bit       Adders := 3     
	   2 Input      7 Bit       Adders := 6     
	   3 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 5     
	   2 Input      4 Bit       Adders := 6     
	   4 Input      4 Bit       Adders := 7     
	   2 Input      3 Bit       Adders := 49    
	   3 Input      3 Bit       Adders := 5     
	   2 Input      2 Bit       Adders := 15    
	   3 Input      2 Bit       Adders := 4     
	   4 Input      2 Bit       Adders := 2     
	   5 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 68    
	   3 Input      1 Bit       Adders := 7     
	   4 Input      1 Bit       Adders := 7     
+---XORs : 
	   2 Input     66 Bit         XORs := 14    
	   2 Input     64 Bit         XORs := 2     
	   2 Input     40 Bit         XORs := 16    
	   2 Input     33 Bit         XORs := 2     
	   2 Input     32 Bit         XORs := 35    
	   2 Input     29 Bit         XORs := 16    
	   2 Input     28 Bit         XORs := 9     
	   2 Input     27 Bit         XORs := 16    
	   2 Input     12 Bit         XORs := 1     
	   2 Input      9 Bit         XORs := 13    
	   2 Input      3 Bit         XORs := 16    
	   4 Input      1 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 11    
	   3 Input      1 Bit         XORs := 2     
+---Registers : 
	              256 Bit    Registers := 2     
	              130 Bit    Registers := 1     
	              128 Bit    Registers := 2     
	               96 Bit    Registers := 2     
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 54    
	               62 Bit    Registers := 2     
	               58 Bit    Registers := 2     
	               55 Bit    Registers := 1     
	               54 Bit    Registers := 1     
	               49 Bit    Registers := 1     
	               43 Bit    Registers := 1     
	               40 Bit    Registers := 32    
	               39 Bit    Registers := 9     
	               34 Bit    Registers := 88    
	               33 Bit    Registers := 41    
	               32 Bit    Registers := 201   
	               31 Bit    Registers := 1     
	               30 Bit    Registers := 8     
	               28 Bit    Registers := 4     
	               27 Bit    Registers := 32    
	               26 Bit    Registers := 5     
	               25 Bit    Registers := 6     
	               24 Bit    Registers := 1     
	               23 Bit    Registers := 2     
	               20 Bit    Registers := 10    
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 6     
	               15 Bit    Registers := 1     
	               13 Bit    Registers := 61    
	               12 Bit    Registers := 6     
	               10 Bit    Registers := 3     
	                9 Bit    Registers := 44    
	                8 Bit    Registers := 391   
	                7 Bit    Registers := 10    
	                6 Bit    Registers := 13    
	                5 Bit    Registers := 61    
	                4 Bit    Registers := 56    
	                3 Bit    Registers := 160   
	                2 Bit    Registers := 147   
	                1 Bit    Registers := 1104  
+---Multipliers : 
	                 9x65  Multipliers := 1     
	                10x32  Multipliers := 1     
+---RAMs : 
	             128K Bit         RAMs := 1     
	              64K Bit         RAMs := 2     
	               5K Bit         RAMs := 2     
	               1K Bit         RAMs := 1     
	              512 Bit         RAMs := 10    
	              128 Bit         RAMs := 20    
	               64 Bit         RAMs := 9     
	               62 Bit         RAMs := 2     
	               56 Bit         RAMs := 1     
	               40 Bit         RAMs := 9     
	               32 Bit         RAMs := 14    
	               28 Bit         RAMs := 6     
	               16 Bit         RAMs := 14    
	               14 Bit         RAMs := 4     
	               10 Bit         RAMs := 10    
	                8 Bit         RAMs := 29    
	                6 Bit         RAMs := 22    
	                4 Bit         RAMs := 24    
	                2 Bit         RAMs := 43    
+---Muxes : 
	   2 Input   4096 Bit        Muxes := 1     
	   2 Input   1056 Bit        Muxes := 1     
	   2 Input   1024 Bit        Muxes := 4     
	   2 Input    256 Bit        Muxes := 66    
	   2 Input    192 Bit        Muxes := 5     
	   2 Input    130 Bit        Muxes := 3     
	   2 Input    129 Bit        Muxes := 1     
	   2 Input    128 Bit        Muxes := 23    
	   2 Input    127 Bit        Muxes := 6     
	   2 Input    126 Bit        Muxes := 2     
	   2 Input    117 Bit        Muxes := 2     
	   2 Input    116 Bit        Muxes := 2     
	   2 Input     88 Bit        Muxes := 8     
	   2 Input     84 Bit        Muxes := 8     
	   2 Input     82 Bit        Muxes := 6     
	   2 Input     81 Bit        Muxes := 7     
	   2 Input     64 Bit        Muxes := 147   
	  14 Input     64 Bit        Muxes := 1     
	   3 Input     64 Bit        Muxes := 2     
	   4 Input     64 Bit        Muxes := 6     
	  16 Input     64 Bit        Muxes := 1     
	  23 Input     64 Bit        Muxes := 1     
	 513 Input     64 Bit        Muxes := 1     
	   2 Input     62 Bit        Muxes := 1     
	   2 Input     60 Bit        Muxes := 2     
	   2 Input     58 Bit        Muxes := 4     
	   2 Input     56 Bit        Muxes := 1     
	   2 Input     54 Bit        Muxes := 1     
	   2 Input     51 Bit        Muxes := 1     
	   2 Input     50 Bit        Muxes := 1     
	   2 Input     48 Bit        Muxes := 1     
	   2 Input     43 Bit        Muxes := 2     
	   2 Input     40 Bit        Muxes := 61    
	   4 Input     40 Bit        Muxes := 1     
	   2 Input     39 Bit        Muxes := 6     
	   4 Input     34 Bit        Muxes := 16    
	   2 Input     34 Bit        Muxes := 1     
	   2 Input     33 Bit        Muxes := 19    
	   2 Input     32 Bit        Muxes := 97    
	  14 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 3     
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     30 Bit        Muxes := 16    
	   2 Input     28 Bit        Muxes := 15    
	   2 Input     27 Bit        Muxes := 7     
	   2 Input     26 Bit        Muxes := 14    
	   2 Input     25 Bit        Muxes := 13    
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     23 Bit        Muxes := 2     
	   2 Input     23 Bit        Muxes := 7     
	   2 Input     22 Bit        Muxes := 6     
	   2 Input     21 Bit        Muxes := 4     
	   2 Input     20 Bit        Muxes := 37    
	   4 Input     20 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 8     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     14 Bit        Muxes := 10    
	   2 Input     13 Bit        Muxes := 34    
	   2 Input     12 Bit        Muxes := 5     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 6     
	   2 Input      9 Bit        Muxes := 60    
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1264  
	  14 Input      8 Bit        Muxes := 1     
	   6 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 16    
	   3 Input      7 Bit        Muxes := 1     
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 12    
	  63 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 84    
	   4 Input      5 Bit        Muxes := 3     
	   5 Input      5 Bit        Muxes := 1     
	   6 Input      5 Bit        Muxes := 1     
	  25 Input      5 Bit        Muxes := 1     
	  22 Input      5 Bit        Muxes := 2     
	   3 Input      5 Bit        Muxes := 1     
	  16 Input      5 Bit        Muxes := 3     
	 255 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 52    
	   4 Input      4 Bit        Muxes := 2     
	  11 Input      4 Bit        Muxes := 1     
	  38 Input      4 Bit        Muxes := 1     
	  16 Input      4 Bit        Muxes := 4     
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 213   
	   3 Input      3 Bit        Muxes := 15    
	   6 Input      3 Bit        Muxes := 6     
	  14 Input      3 Bit        Muxes := 4     
	  13 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 3     
	  25 Input      3 Bit        Muxes := 1     
	  32 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	  12 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 230   
	   3 Input      2 Bit        Muxes := 14    
	   5 Input      2 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 5     
	  16 Input      2 Bit        Muxes := 2     
	   7 Input      2 Bit        Muxes := 1     
	  19 Input      2 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1968  
	   4 Input      1 Bit        Muxes := 39    
	  12 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 65    
	   8 Input      1 Bit        Muxes := 2     
	  16 Input      1 Bit        Muxes := 5     
	   6 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module PMPChecker__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     29 Bit         XORs := 8     
	   2 Input      3 Bit         XORs := 8     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 16    
Module PMPChecker 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     29 Bit         XORs := 8     
	   2 Input      3 Bit         XORs := 8     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 16    
Module MaxPeriodFibonacciLFSR 
Detailed RTL Component Info : 
+---XORs : 
	   4 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module tag_array_ext 
Detailed RTL Component Info : 
+---Registers : 
	               96 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	               5K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     88 Bit        Muxes := 8     
	   2 Input     22 Bit        Muxes := 1     
Module data_arrays_0_ext 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	             128K Bit         RAMs := 1     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 64    
	   2 Input      8 Bit        Muxes := 1     
Module AMOALU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
+---XORs : 
	   2 Input     64 Bit         XORs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 6     
Module DCache 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 5     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input     40 Bit         XORs := 8     
	   2 Input     27 Bit         XORs := 8     
	   2 Input     12 Bit         XORs := 1     
+---Registers : 
	               64 Bit    Registers := 2     
	               40 Bit    Registers := 2     
	               34 Bit    Registers := 51    
	               32 Bit    Registers := 4     
	               27 Bit    Registers := 14    
	               20 Bit    Registers := 1     
	               12 Bit    Registers := 3     
	                9 Bit    Registers := 6     
	                8 Bit    Registers := 11    
	                7 Bit    Registers := 2     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 5     
	                2 Bit    Registers := 14    
	                1 Bit    Registers := 77    
+---Muxes : 
	  14 Input     64 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 7     
	   2 Input     56 Bit        Muxes := 1     
	   2 Input     48 Bit        Muxes := 1     
	   2 Input     40 Bit        Muxes := 2     
	   4 Input     34 Bit        Muxes := 8     
	   2 Input     32 Bit        Muxes := 8     
	  14 Input     32 Bit        Muxes := 1     
	   2 Input     28 Bit        Muxes := 2     
	   2 Input     22 Bit        Muxes := 3     
	   2 Input     20 Bit        Muxes := 15    
	   4 Input     20 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 10    
	   2 Input     13 Bit        Muxes := 3     
	   2 Input     12 Bit        Muxes := 4     
	   2 Input      9 Bit        Muxes := 7     
	   2 Input      8 Bit        Muxes := 7     
	  14 Input      8 Bit        Muxes := 1     
	   6 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 3     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 8     
	   2 Input      4 Bit        Muxes := 14    
	   2 Input      3 Bit        Muxes := 25    
	   3 Input      3 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 1     
	  14 Input      3 Bit        Muxes := 4     
	  13 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 26    
	   3 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 2     
	  16 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 474   
	   4 Input      1 Bit        Muxes := 8     
	  12 Input      1 Bit        Muxes := 1     
Module GRHFeatureFIFO 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 72    
Module GRHConv2dPE 
Detailed RTL Component Info : 
+---Adders : 
	   9 Input     32 Bit       Adders := 22    
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module GRHConvRoccAccel 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 2     
	   2 Input     40 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 3     
	               40 Bit    Registers := 2     
	               32 Bit    Registers := 22    
	                8 Bit    Registers := 41    
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 24    
+---Muxes : 
	   2 Input    192 Bit        Muxes := 5     
	   2 Input     64 Bit        Muxes := 14    
	   3 Input     64 Bit        Muxes := 1     
	   2 Input     40 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 76    
	   2 Input      4 Bit        Muxes := 6     
	   4 Input      4 Bit        Muxes := 1     
	  11 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 62    
	   4 Input      1 Bit        Muxes := 1     
Module GRHActivateRoccAccel 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 2     
	   2 Input     40 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   3 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 3     
	               40 Bit    Registers := 2     
	               32 Bit    Registers := 132   
	                8 Bit    Registers := 132   
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 80    
+---Muxes : 
	   2 Input   4096 Bit        Muxes := 1     
	   2 Input   1024 Bit        Muxes := 4     
	   2 Input    128 Bit        Muxes := 2     
	   3 Input     64 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 5     
	   2 Input     40 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 20    
	   4 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1036  
	   2 Input      6 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 101   
	   3 Input      1 Bit        Muxes := 64    
	   8 Input      1 Bit        Muxes := 1     
Module Arbiter 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     27 Bit        Muxes := 1     
Module PTW 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input     66 Bit         XORs := 14    
+---Registers : 
	               64 Bit    Registers := 1     
	               54 Bit    Registers := 1     
	               32 Bit    Registers := 8     
	               27 Bit    Registers := 1     
	               20 Bit    Registers := 8     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input     54 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 8     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   8 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 9     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 16    
	   2 Input      1 Bit        Muxes := 45    
Module Queue_35__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              128 Bit         RAMs := 1     
	               10 Bit         RAMs := 1     
Module Queue_28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              128 Bit         RAMs := 2     
	               14 Bit         RAMs := 2     
	               10 Bit         RAMs := 1     
	                4 Bit         RAMs := 1     
	                2 Bit         RAMs := 1     
Module RRArbiter 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module HellaCacheArbiter 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Queue_28__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              128 Bit         RAMs := 2     
	               14 Bit         RAMs := 2     
	               10 Bit         RAMs := 1     
	                4 Bit         RAMs := 1     
	                2 Bit         RAMs := 1     
Module AccumulatorExample 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 4     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 10    
	   4 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   3 Input      1 Bit        Muxes := 1     
Module Queue_35__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              128 Bit         RAMs := 1     
	               10 Bit         RAMs := 1     
Module RVCExpander 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 5     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 9     
	   5 Input      5 Bit        Muxes := 1     
	   6 Input      5 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	  25 Input      3 Bit        Muxes := 1     
	  32 Input      3 Bit        Muxes := 1     
	  19 Input      2 Bit        Muxes := 1     
Module IBuf 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     40 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 4     
	   3 Input      2 Bit       Adders := 3     
	   4 Input      2 Bit       Adders := 2     
	   3 Input      1 Bit       Adders := 1     
+---Registers : 
	               40 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 10    
Module CSRFile 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     58 Bit       Adders := 2     
	   2 Input     30 Bit       Adders := 8     
	   2 Input      7 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 10    
	               58 Bit    Registers := 2     
	               40 Bit    Registers := 5     
	               39 Bit    Registers := 2     
	               32 Bit    Registers := 3     
	               30 Bit    Registers := 8     
	               20 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 13    
	                1 Bit    Registers := 64    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 41    
	   2 Input     60 Bit        Muxes := 1     
	   2 Input     58 Bit        Muxes := 4     
	   2 Input     40 Bit        Muxes := 25    
	   4 Input     40 Bit        Muxes := 1     
	   2 Input     39 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 7     
	   2 Input     30 Bit        Muxes := 16    
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 7     
	  38 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 7     
	   2 Input      2 Bit        Muxes := 22    
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 81    
Module BreakpointUnit 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     64 Bit       Adders := 1     
+---XORs : 
	   2 Input     64 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 9     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module MulDiv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     73 Bit       Adders := 1     
	   3 Input     65 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   3 Input      6 Bit       Adders := 1     
+---Registers : 
	              130 Bit    Registers := 1     
	               65 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Multipliers : 
	                 9x65  Multipliers := 1     
+---Muxes : 
	   2 Input    130 Bit        Muxes := 3     
	   2 Input    129 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 4     
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 13    
	   4 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 82    
	   2 Input      1 Bit        Muxes := 21    
	   4 Input      1 Bit        Muxes := 1     
Module Rocket 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     40 Bit       Adders := 1     
	   2 Input     39 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               64 Bit    Registers := 7     
	               62 Bit    Registers := 2     
	               40 Bit    Registers := 3     
	               32 Bit    Registers := 5     
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 7     
	                1 Bit    Registers := 59    
+---RAMs : 
	               1K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 18    
	   4 Input     64 Bit        Muxes := 3     
	   2 Input     62 Bit        Muxes := 1     
	   2 Input     40 Bit        Muxes := 5     
	   2 Input     32 Bit        Muxes := 13    
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 7     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 8     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 16    
Module NonSyncResetSynchronizerPrimitiveShiftReg_d3__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module MaxPeriodFibonacciLFSR__1 
Detailed RTL Component Info : 
+---XORs : 
	   4 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module tag_array_0_ext 
Detailed RTL Component Info : 
+---Registers : 
	               96 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	               5K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     84 Bit        Muxes := 8     
	   2 Input     21 Bit        Muxes := 1     
Module data_arrays_0_0_ext__1 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              64K Bit         RAMs := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 8     
	   2 Input     32 Bit        Muxes := 1     
Module data_arrays_0_0_ext 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              64K Bit         RAMs := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 8     
	   2 Input     32 Bit        Muxes := 1     
Module ICache 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 2     
+---Registers : 
	              256 Bit    Registers := 1     
	               32 Bit    Registers := 5     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 8     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module ShiftQueue 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 5     
	               32 Bit    Registers := 5     
	                8 Bit    Registers := 5     
	                5 Bit    Registers := 5     
	                1 Bit    Registers := 30    
+---Muxes : 
	   2 Input     40 Bit        Muxes := 5     
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      8 Bit        Muxes := 5     
	   2 Input      5 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 35    
Module PMPChecker_2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 8     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 8     
Module TLB_1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     40 Bit         XORs := 8     
	   2 Input     27 Bit         XORs := 8     
+---Registers : 
	               34 Bit    Registers := 37    
	               27 Bit    Registers := 14    
	                7 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 42    
+---Muxes : 
	   4 Input     34 Bit        Muxes := 8     
	   2 Input     28 Bit        Muxes := 2     
	   2 Input     20 Bit        Muxes := 14    
	   2 Input     18 Bit        Muxes := 4     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 421   
	   4 Input      1 Bit        Muxes := 9     
Module BTB 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 6     
+---XORs : 
	   2 Input      9 Bit         XORs := 4     
+---Registers : 
	               39 Bit    Registers := 7     
	               28 Bit    Registers := 1     
	               27 Bit    Registers := 1     
	               25 Bit    Registers := 6     
	               13 Bit    Registers := 56    
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 59    
	                2 Bit    Registers := 30    
	                1 Bit    Registers := 32    
+---RAMs : 
	              512 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     39 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     28 Bit        Muxes := 10    
	   2 Input     25 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 28    
	   2 Input      8 Bit        Muxes := 8     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 61    
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 38    
Module Frontend 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     40 Bit       Adders := 1     
	   3 Input     40 Bit       Adders := 2     
	   2 Input     39 Bit       Adders := 1     
	   2 Input     33 Bit       Adders := 1     
+---Registers : 
	               40 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input     40 Bit        Muxes := 9     
	   2 Input     39 Bit        Muxes := 2     
	   2 Input     33 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     21 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 22    
Module GRHMaxPoolPE__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module GRHMaxPoolPE__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module GRHMaxPoolPE__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module GRHMaxPoolPE__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module GRHMaxPoolPE__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module GRHMaxPoolPE__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module GRHMaxPoolPE__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module GRHMaxPoolPE 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module GRHMaxPoolRoccAccel 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     40 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 2     
	               40 Bit    Registers := 2     
	                8 Bit    Registers := 32    
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 32    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 3     
	   2 Input     40 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   6 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 54    
Module Queue_35__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              128 Bit         RAMs := 1     
	               10 Bit         RAMs := 1     
Module QueueCompatibility_27__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	                2 Bit         RAMs := 1     
Module SimpleHellaCacheIFReplayQueue__1 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	               40 Bit    Registers := 2     
	                9 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     40 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module Arbiter_1__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     40 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module SimpleHellaCacheIF__1 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module QueueCompatibility_27__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	                2 Bit         RAMs := 1     
Module SimpleHellaCacheIFReplayQueue__2 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	               40 Bit    Registers := 2     
	                9 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     40 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module Arbiter_1__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     40 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module SimpleHellaCacheIF__2 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module Queue_35 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              128 Bit         RAMs := 1     
	               10 Bit         RAMs := 1     
Module QueueCompatibility_27__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	                2 Bit         RAMs := 1     
Module SimpleHellaCacheIFReplayQueue__3 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	               40 Bit    Registers := 2     
	                9 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     40 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module Arbiter_1__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     40 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module SimpleHellaCacheIF__3 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module QueueCompatibility_27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	                2 Bit         RAMs := 1     
Module SimpleHellaCacheIFReplayQueue 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	               40 Bit    Registers := 2     
	                9 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     40 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module Arbiter_1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     40 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module SimpleHellaCacheIF 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module MulAddRecFNToRaw_preMul 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     11 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---XORs : 
	   3 Input      1 Bit         XORs := 2     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module MulAddRecFNToRaw_postMul 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     51 Bit       Adders := 1     
	   2 Input     26 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Muxes : 
	   2 Input     51 Bit        Muxes := 1     
	   2 Input     50 Bit        Muxes := 1     
	   2 Input     27 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	  25 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module RoundAnyRawFNToRecFN 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     26 Bit        Muxes := 3     
	   2 Input     25 Bit        Muxes := 2     
	   3 Input     23 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module MulAddRecFNPipe 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     49 Bit       Adders := 1     
+---Registers : 
	               49 Bit    Registers := 1     
	               27 Bit    Registers := 1     
	               26 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 19    
Module FPUFMAPipe 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     33 Bit         XORs := 1     
+---Registers : 
	               33 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
Module RecFNToIN 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module RecFNToIN_1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module FPToInt 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 5     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module RoundAnyRawFNToRecFN_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 1     
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
Module INToRecFN 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	  63 Input      6 Bit        Muxes := 1     
Module IntToFP 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---XORs : 
	   2 Input      9 Bit         XORs := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               33 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     33 Bit        Muxes := 2     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	  22 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module FPToFP 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     33 Bit         XORs := 1     
+---Registers : 
	               33 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 4     
	   3 Input      5 Bit        Muxes := 1     
Module DivSqrtRawFN_small 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     28 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               27 Bit    Registers := 1     
	               26 Bit    Registers := 2     
	               23 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     27 Bit        Muxes := 5     
	   2 Input     26 Bit        Muxes := 6     
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module RoundAnyRawFNToRecFN__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     26 Bit        Muxes := 3     
	   2 Input     25 Bit        Muxes := 2     
	   3 Input     23 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module FPU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---XORs : 
	   2 Input      9 Bit         XORs := 1     
+---Registers : 
	               33 Bit    Registers := 32    
	               32 Bit    Registers := 1     
	               28 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                5 Bit    Registers := 8     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 27    
+---Muxes : 
	   2 Input   1056 Bit        Muxes := 1     
	   2 Input     33 Bit        Muxes := 11    
	   2 Input     23 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 11    
	   4 Input      5 Bit        Muxes := 1     
	  22 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 7     
Module Queue_29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              128 Bit         RAMs := 1     
	               64 Bit         RAMs := 1     
	               16 Bit         RAMs := 1     
	                8 Bit         RAMs := 1     
	                6 Bit         RAMs := 2     
	                4 Bit         RAMs := 1     
	                2 Bit         RAMs := 1     
Module Queue_30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              128 Bit         RAMs := 1     
	                8 Bit         RAMs := 1     
	                6 Bit         RAMs := 1     
	                4 Bit         RAMs := 3     
	                2 Bit         RAMs := 2     
Module Queue_31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
	               16 Bit         RAMs := 1     
	                8 Bit         RAMs := 1     
	                6 Bit         RAMs := 1     
	                4 Bit         RAMs := 2     
	                2 Bit         RAMs := 1     
Module Queue_32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              128 Bit         RAMs := 1     
	               64 Bit         RAMs := 1     
	                8 Bit         RAMs := 1     
	                6 Bit         RAMs := 2     
	                4 Bit         RAMs := 1     
	                2 Bit         RAMs := 1     
Module Queue_33 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	                4 Bit         RAMs := 1     
Module TLXbar_8 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    117 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module TLXbar 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 5     
+---XORs : 
	   2 Input     32 Bit         XORs := 4     
+---Registers : 
	                9 Bit    Registers := 5     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input    127 Bit        Muxes := 6     
	   2 Input     82 Bit        Muxes := 6     
	   2 Input      9 Bit        Muxes := 13    
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 29    
Module Queue__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               62 Bit         RAMs := 1     
	               16 Bit         RAMs := 1     
	                8 Bit         RAMs := 3     
	                6 Bit         RAMs := 2     
	                4 Bit         RAMs := 1     
	                2 Bit         RAMs := 1     
Module Queue_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              128 Bit         RAMs := 1     
	               16 Bit         RAMs := 1     
	                2 Bit         RAMs := 1     
Module Queue_2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	                8 Bit         RAMs := 1     
	                4 Bit         RAMs := 1     
Module Queue 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               62 Bit         RAMs := 1     
	               16 Bit         RAMs := 1     
	                8 Bit         RAMs := 3     
	                6 Bit         RAMs := 2     
	                4 Bit         RAMs := 1     
	                2 Bit         RAMs := 1     
Module Queue_4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              128 Bit         RAMs := 1     
	                8 Bit         RAMs := 1     
	                4 Bit         RAMs := 1     
	                2 Bit         RAMs := 1     
Module QueueCompatibility__1 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module QueueCompatibility_1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               40 Bit         RAMs := 1     
	               32 Bit         RAMs := 1     
Module QueueCompatibility_1__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               40 Bit         RAMs := 1     
	               32 Bit         RAMs := 1     
Module QueueCompatibility__2 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module QueueCompatibility__3 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module QueueCompatibility__4 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module QueueCompatibility_1__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               40 Bit         RAMs := 1     
	               32 Bit         RAMs := 1     
Module QueueCompatibility_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               40 Bit         RAMs := 1     
	               32 Bit         RAMs := 1     
Module QueueCompatibility__5 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module QueueCompatibility 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module AXI4UserYanker 
Detailed RTL Component Info : 
+---Muxes : 
	  16 Input      5 Bit        Muxes := 2     
	  16 Input      4 Bit        Muxes := 2     
	  16 Input      1 Bit        Muxes := 2     
Module QueueCompatibility_10__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              512 Bit         RAMs := 1     
	               40 Bit         RAMs := 1     
	               32 Bit         RAMs := 2     
	               16 Bit         RAMs := 1     
	                8 Bit         RAMs := 1     
Module QueueCompatibility_10__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              512 Bit         RAMs := 1     
	               40 Bit         RAMs := 1     
	               32 Bit         RAMs := 2     
	               16 Bit         RAMs := 1     
	                8 Bit         RAMs := 1     
Module QueueCompatibility_10__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              512 Bit         RAMs := 1     
	               40 Bit         RAMs := 1     
	               32 Bit         RAMs := 2     
	               16 Bit         RAMs := 1     
	                8 Bit         RAMs := 1     
Module QueueCompatibility_10__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              512 Bit         RAMs := 1     
	               40 Bit         RAMs := 1     
	               32 Bit         RAMs := 2     
	               16 Bit         RAMs := 1     
	                8 Bit         RAMs := 1     
Module QueueCompatibility_10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              512 Bit         RAMs := 1     
	               40 Bit         RAMs := 1     
	               32 Bit         RAMs := 2     
	               16 Bit         RAMs := 1     
	                8 Bit         RAMs := 1     
Module AXI4Deinterleaver 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      4 Bit       Adders := 5     
	   2 Input      4 Bit       Adders := 5     
+---Registers : 
	                4 Bit    Registers := 6     
	                1 Bit    Registers := 1     
+---Muxes : 
	  16 Input     64 Bit        Muxes := 1     
	  16 Input      5 Bit        Muxes := 1     
	  16 Input      4 Bit        Muxes := 2     
	  16 Input      2 Bit        Muxes := 1     
	  16 Input      1 Bit        Muxes := 2     
Module Queue_5 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module Queue_6 
Detailed RTL Component Info : 
+---Registers : 
	               31 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module TLToAXI4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   4 Input      4 Bit       Adders := 2     
	   4 Input      1 Bit       Adders := 3     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	  12 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
Module Queue_7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              128 Bit         RAMs := 1     
	               64 Bit         RAMs := 1     
	               16 Bit         RAMs := 1     
	                8 Bit         RAMs := 2     
	                6 Bit         RAMs := 2     
	                2 Bit         RAMs := 8     
Module Queue_8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              128 Bit         RAMs := 1     
	                8 Bit         RAMs := 2     
	                6 Bit         RAMs := 1     
	                4 Bit         RAMs := 2     
	                2 Bit         RAMs := 2     
Module Queue_7__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              128 Bit         RAMs := 1     
	               64 Bit         RAMs := 1     
	               16 Bit         RAMs := 1     
	                8 Bit         RAMs := 2     
	                6 Bit         RAMs := 2     
	                2 Bit         RAMs := 8     
Module Queue_8__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              128 Bit         RAMs := 1     
	                8 Bit         RAMs := 2     
	                6 Bit         RAMs := 1     
	                4 Bit         RAMs := 2     
	                2 Bit         RAMs := 2     
Module TLFIFOFixer_2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 2     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 34    
Module Queue_11 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module Queue_12 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module AXI4ToTL 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 6     
+---XORs : 
	   2 Input     32 Bit         XORs := 11    
+---Registers : 
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 6     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    126 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
Module QueueCompatibility_15__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               28 Bit         RAMs := 1     
	                4 Bit         RAMs := 1     
Module QueueCompatibility_15__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               28 Bit         RAMs := 1     
	                4 Bit         RAMs := 1     
Module QueueCompatibility_15__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               28 Bit         RAMs := 1     
	                4 Bit         RAMs := 1     
Module QueueCompatibility_15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               28 Bit         RAMs := 1     
	                4 Bit         RAMs := 1     
Module AXI4UserYanker_1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module Queue_13__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module Queue_13 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module Queue_5__2 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module AXI4Fragmenter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 2     
+---XORs : 
	   2 Input     32 Bit         XORs := 11    
+---Registers : 
	               32 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   2 Input      9 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module TLFIFOFixer_3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 2     
+---XORs : 
	   2 Input     28 Bit         XORs := 4     
+---Registers : 
	                9 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 34    
Module TLXbar_5 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 1     
+---XORs : 
	   2 Input     28 Bit         XORs := 4     
+---Registers : 
	                9 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     81 Bit        Muxes := 5     
	   2 Input      9 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 11    
Module Queue_16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              128 Bit         RAMs := 1     
	               56 Bit         RAMs := 1     
	               16 Bit         RAMs := 1     
	               10 Bit         RAMs := 1     
	                8 Bit         RAMs := 1     
	                6 Bit         RAMs := 2     
	                2 Bit         RAMs := 1     
Module Queue_17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              128 Bit         RAMs := 1     
	               10 Bit         RAMs := 1     
	                8 Bit         RAMs := 1     
	                6 Bit         RAMs := 1     
	                4 Bit         RAMs := 1     
	                2 Bit         RAMs := 3     
Module TLAtomicAutomata_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
+---XORs : 
	   2 Input     28 Bit         XORs := 1     
+---Registers : 
	               64 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input    116 Bit        Muxes := 2     
	   2 Input     64 Bit        Muxes := 5     
	   2 Input      9 Bit        Muxes := 2     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 18    
Module Queue_18 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module TLError 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 2     
+---Registers : 
	                9 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Queue_19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               28 Bit         RAMs := 1     
	               16 Bit         RAMs := 1     
	               10 Bit         RAMs := 1     
	                8 Bit         RAMs := 1     
	                6 Bit         RAMs := 2     
	                2 Bit         RAMs := 1     
Module Queue_17__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              128 Bit         RAMs := 1     
	               10 Bit         RAMs := 1     
	                8 Bit         RAMs := 1     
	                6 Bit         RAMs := 1     
	                4 Bit         RAMs := 1     
	                2 Bit         RAMs := 3     
Module Repeater 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module TLFragmenter 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 1     
Module Repeater_1 
Detailed RTL Component Info : 
+---Registers : 
	               26 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module TLFragmenter_1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 1     
Module Repeater_2 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module TLFragmenter_2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 1     
Module Repeater_3 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module TLFragmenter_3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 1     
Module QueueCompatibility_19__1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module QueueCompatibility_19__2 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module QueueCompatibility_19__3 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module QueueCompatibility_19__4 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module QueueCompatibility_19__5 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module QueueCompatibility_19__6 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module QueueCompatibility_19__7 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module QueueCompatibility_19 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_5__1 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module Queue_22 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module TLToAXI4_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   4 Input      1 Bit       Adders := 4     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
	   4 Input      1 Bit        Muxes := 1     
Module Queue_23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              512 Bit         RAMs := 1     
	               64 Bit         RAMs := 1     
Module TLBroadcastTracker 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module Queue_23__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              512 Bit         RAMs := 1     
	               64 Bit         RAMs := 1     
Module TLBroadcastTracker_1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module Queue_23__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              512 Bit         RAMs := 1     
	               64 Bit         RAMs := 1     
Module TLBroadcastTracker_2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module Queue_23__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              512 Bit         RAMs := 1     
	               64 Bit         RAMs := 1     
Module TLBroadcastTracker_3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module TLBroadcast 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   3 Input      3 Bit       Adders := 2     
+---Registers : 
	               26 Bit    Registers := 1     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 5     
	   2 Input     81 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      3 Bit        Muxes := 15    
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 5     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 22    
	   4 Input      1 Bit        Muxes := 2     
Module TLSourceShrinker 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---RAMs : 
	               28 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module LevelGateway__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module LevelGateway 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PLICFanIn__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
Module PLICFanIn 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
Module Queue_27 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	               23 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module TLPLIC 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 10    
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 1     
Module CLINT 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 4     
	   4 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module TLXbar_7 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
+---XORs : 
	   2 Input      9 Bit         XORs := 7     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     43 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
Module DMIToTL 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
Module TLDebugModuleOuter 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module TLBusBypassBar 
Detailed RTL Component Info : 
+---Adders : 
	   5 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 3     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 10    
Module TLError_1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module AsyncResetSynchronizerPrimitiveShiftReg_d3_i0__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module AsyncResetSynchronizerPrimitiveShiftReg_d3_i0__25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module AsyncResetSynchronizerPrimitiveShiftReg_d3_i0__26 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module AsyncResetSynchronizerPrimitiveShiftReg_d3_i0__27 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module AsyncResetSynchronizerPrimitiveShiftReg_d3_i0__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module AsyncQueueSource 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module AsyncResetSynchronizerPrimitiveShiftReg_d3_i0__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module ClockCrossingReg_w43 
Detailed RTL Component Info : 
+---Registers : 
	               43 Bit    Registers := 1     
Module AsyncResetSynchronizerPrimitiveShiftReg_d3_i0__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module AsyncResetSynchronizerPrimitiveShiftReg_d3_i0__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module AsyncResetSynchronizerPrimitiveShiftReg_d3_i0__23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module AsyncResetSynchronizerPrimitiveShiftReg_d3_i0__24 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module AsyncQueueSink 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 2     
Module AsyncResetSynchronizerPrimitiveShiftReg_d3_i0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module AsyncResetSynchronizerPrimitiveShiftReg_d3_i0__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module AsyncResetSynchronizerPrimitiveShiftReg_d3_i0__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module AsyncResetSynchronizerPrimitiveShiftReg_d3_i0__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module AsyncResetSynchronizerPrimitiveShiftReg_d3_i0__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module AsyncResetSynchronizerPrimitiveShiftReg_d3_i0__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module AsyncQueueSource_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 5     
Module AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_16__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module TLDebugModuleInner 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               24 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 73    
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	  23 Input     64 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     60 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 72    
	 255 Input      5 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   6 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 82    
	   6 Input      1 Bit        Muxes := 1     
	  16 Input      1 Bit        Muxes := 1     
Module AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_16__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module ClockCrossingReg_w55 
Detailed RTL Component Info : 
+---Registers : 
	               55 Bit    Registers := 1     
Module AsyncResetSynchronizerPrimitiveShiftReg_d3_i0__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module AsyncResetSynchronizerPrimitiveShiftReg_d3_i0__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module AsyncResetSynchronizerPrimitiveShiftReg_d3_i0__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module AsyncResetSynchronizerPrimitiveShiftReg_d3_i0__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module AsyncQueueSink_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 2     
Module AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_16__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module AsyncResetSynchronizerPrimitiveShiftReg_d3_i0__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module AsyncResetSynchronizerPrimitiveShiftReg_d3_i0__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module AsyncResetSynchronizerPrimitiveShiftReg_d3_i0__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module AsyncResetSynchronizerPrimitiveShiftReg_d3_i0__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module AsyncQueueSource_2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_16__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module ClockCrossingReg_w15 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 1     
Module AsyncResetSynchronizerPrimitiveShiftReg_d3_i0__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module AsyncResetSynchronizerPrimitiveShiftReg_d3_i0__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module AsyncResetSynchronizerPrimitiveShiftReg_d3_i0__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module AsyncResetSynchronizerPrimitiveShiftReg_d3_i0__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module AsyncQueueSink_2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 2     
Module AsyncResetRegVec_w2_i0 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module AsyncResetRegVec_w1_i0__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetRegVec_w1_i0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NonSyncResetSynchronizerPrimitiveShiftReg_d3__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module NonSyncResetSynchronizerPrimitiveShiftReg_d3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module TLROM 
Detailed RTL Component Info : 
+---Muxes : 
	 513 Input     64 Bit        Muxes := 1     
Module CaptureUpdateChain 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 32    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 32    
Module CaptureUpdateChain_1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 41    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 42    
Module CaptureChain 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 32    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 32    
Module JtagStateMachine 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 6     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
Module CaptureUpdateChain_2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module JtagTapController 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module JtagBypassChain 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DebugTransportModuleJTAG 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 10    
Module ExampleRocketSystem 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module narrower 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
Module nasti_lite_writer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   3 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 3     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               13 Bit    Registers := 2     
	                9 Bit    Registers := 5     
	                4 Bit    Registers := 7     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 11    
+---Multipliers : 
	                10x32  Multipliers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
Module nasti_lite_reader 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 3     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               13 Bit    Registers := 3     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 6     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/wolf/rocket-chip/rocc-accelerator/verilog64/utils/nasti_lite_bridge/nasti_lite_writer.sv:124]
DSP Report: Generating DSP mmio/uart_inst/bridge_inst/writer/lite_packet_size_return, operation Mode is: A*B.
DSP Report: operator mmio/uart_inst/bridge_inst/writer/lite_packet_size_return is absorbed into DSP mmio/uart_inst/bridge_inst/writer/lite_packet_size_return.
DSP Report: operator mmio/uart_inst/bridge_inst/writer/lite_packet_size_return is absorbed into DSP mmio/uart_inst/bridge_inst/writer/lite_packet_size_return.
DSP Report: Generating DSP mmio/uart_inst/bridge_inst/writer/lite_packet_size_return, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mmio/uart_inst/bridge_inst/writer/lite_packet_size_return is absorbed into DSP mmio/uart_inst/bridge_inst/writer/lite_packet_size_return.
DSP Report: operator mmio/uart_inst/bridge_inst/writer/lite_packet_size_return is absorbed into DSP mmio/uart_inst/bridge_inst/writer/lite_packet_size_return.
DSP Report: Generating DSP mmio/uart_inst/bridge_inst/reader/lite_packet_size_return, operation Mode is: A*B.
DSP Report: operator mmio/uart_inst/bridge_inst/reader/lite_packet_size_return is absorbed into DSP mmio/uart_inst/bridge_inst/reader/lite_packet_size_return.
DSP Report: operator mmio/uart_inst/bridge_inst/reader/lite_packet_size_return is absorbed into DSP mmio/uart_inst/bridge_inst/reader/lite_packet_size_return.
DSP Report: Generating DSP mmio/uart_inst/bridge_inst/reader/lite_packet_size_return, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mmio/uart_inst/bridge_inst/reader/lite_packet_size_return is absorbed into DSP mmio/uart_inst/bridge_inst/reader/lite_packet_size_return.
DSP Report: operator mmio/uart_inst/bridge_inst/reader/lite_packet_size_return is absorbed into DSP mmio/uart_inst/bridge_inst/reader/lite_packet_size_return.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\mmio/uart_inst/bridge_inst/reader/ar_buf_reg[0][len][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\mmio/uart_inst/bridge_inst/writer/aw_buf_reg[0][len][8] )
INFO: [Synth 8-3886] merging instance 'i_0/mmio/uart_inst/bridge_inst/reader/ar_buf_rp_reg[0]' (FDCE) to 'i_0/mmio/uart_inst/bridge_inst/reader/ar_buf_rp_reg[-1]'
INFO: [Synth 8-3886] merging instance 'i_0/mmio/uart_inst/bridge_inst/reader/ar_buf_wp_reg[0]' (FDCE) to 'i_0/mmio/uart_inst/bridge_inst/reader/ar_buf_wp_reg[-1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\mmio/uart_inst/bridge_inst/reader/ar_buf_rp_reg[-1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\mmio/uart_inst/bridge_inst/reader/ar_buf_wp_reg[-1] )
INFO: [Synth 8-3886] merging instance 'i_0/mmio/uart_inst/bridge_inst/writer/aw_buf_rp_reg[0]' (FDCE) to 'i_0/mmio/uart_inst/bridge_inst/writer/aw_buf_rp_reg[-1]'
INFO: [Synth 8-3886] merging instance 'i_0/mmio/uart_inst/bridge_inst/writer/aw_buf_wp_reg[0]' (FDCE) to 'i_0/mmio/uart_inst/bridge_inst/writer/aw_buf_wp_reg[-1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\mmio/uart_inst/bridge_inst/writer/aw_buf_rp_reg[-1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\mmio/uart_inst/bridge_inst/writer/aw_buf_wp_reg[-1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\mmio/uart_inst/bridge_inst/reader/xact_req_reg[len][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\mmio/uart_inst/bridge_inst/writer/xact_req_reg[len][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\resultStore_rd_data_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\resultStore_rd_data_reg[63] )
WARNING: [Synth 8-6014] Unused sequential element cmd/_T_inst_opcode_reg was removed. 
WARNING: [Synth 8-3936] Found unconnected internal register 'reg_medeleg_reg' and it is trimmed from '64' to '16' bits. [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:250827]
WARNING: [Synth 8-3936] Found unconnected internal register 'reg_mideleg_reg' and it is trimmed from '64' to '13' bits. [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:250825]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:254049]
DSP Report: Generating DSP _T_60, operation Mode is: A2*B2.
DSP Report: register _T_60 is absorbed into DSP _T_60.
DSP Report: register _T_60 is absorbed into DSP _T_60.
DSP Report: operator _T_60 is absorbed into DSP _T_60.
DSP Report: operator _T_60 is absorbed into DSP _T_60.
DSP Report: Generating DSP _T_60, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register _T_60 is absorbed into DSP _T_60.
DSP Report: register _T_60 is absorbed into DSP _T_60.
DSP Report: operator _T_60 is absorbed into DSP _T_60.
DSP Report: operator _T_60 is absorbed into DSP _T_60.
DSP Report: Generating DSP _T_60, operation Mode is: A2*B2.
DSP Report: register _T_60 is absorbed into DSP _T_60.
DSP Report: register _T_60 is absorbed into DSP _T_60.
DSP Report: operator _T_60 is absorbed into DSP _T_60.
DSP Report: operator _T_60 is absorbed into DSP _T_60.
DSP Report: Generating DSP _T_60, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register _T_60 is absorbed into DSP _T_60.
DSP Report: register _T_60 is absorbed into DSP _T_60.
DSP Report: operator _T_60 is absorbed into DSP _T_60.
DSP Report: operator _T_60 is absorbed into DSP _T_60.
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[8]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[9]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[10]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[11]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[12]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[13]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[14]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[15]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[16]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[17]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[18]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[19]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[20]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[21]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[22]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[23]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[24]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[25]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[26]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[27]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[28]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[29]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[30]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[31]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[32]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[33]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[34]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[35]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[36]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[37]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[38]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[39]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[40]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[41]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[42]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[43]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[44]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[45]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[46]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[47]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[48]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[49]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[50]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[51]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[52]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[53]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[54]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[55]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[56]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[57]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[58]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[59]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[60]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[61]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[62]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[8]' (FDE) to 'core/mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[9]' (FDE) to 'core/mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[10]' (FDE) to 'core/mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[11]' (FDE) to 'core/mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[12]' (FDE) to 'core/mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[13]' (FDE) to 'core/mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[14]' (FDE) to 'core/mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[15]' (FDE) to 'core/mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[16]' (FDE) to 'core/mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[17]' (FDE) to 'core/mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[18]' (FDE) to 'core/mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[19]' (FDE) to 'core/mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[20]' (FDE) to 'core/mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[21]' (FDE) to 'core/mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[22]' (FDE) to 'core/mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[23]' (FDE) to 'core/mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[24]' (FDE) to 'core/mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[25]' (FDE) to 'core/mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[26]' (FDE) to 'core/mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[27]' (FDE) to 'core/mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[28]' (FDE) to 'core/mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[29]' (FDE) to 'core/mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[30]' (FDE) to 'core/mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[31]' (FDE) to 'core/mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[32]' (FDE) to 'core/mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[33]' (FDE) to 'core/mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[34]' (FDE) to 'core/mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[35]' (FDE) to 'core/mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[36]' (FDE) to 'core/mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[37]' (FDE) to 'core/mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[38]' (FDE) to 'core/mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[39]' (FDE) to 'core/mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[40]' (FDE) to 'core/mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[41]' (FDE) to 'core/mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[42]' (FDE) to 'core/mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[43]' (FDE) to 'core/mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[44]' (FDE) to 'core/mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[45]' (FDE) to 'core/mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[46]' (FDE) to 'core/mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[47]' (FDE) to 'core/mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[48]' (FDE) to 'core/mem_reg_cause_reg[4]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/\ex_reg_cause_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (core/csr/\reg_misa_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[17] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (core/csr/\reg_misa_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[19] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (core/csr/\reg_misa_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[54] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[58] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[59] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[60] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[62] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (core/csr/\reg_misa_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[41] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[42] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[44] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[45] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[49] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[50] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (core/csr/\reg_misa_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_custom_0_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_custom_0_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_custom_0_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_custom_0_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_custom_0_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_custom_0_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_custom_0_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_custom_0_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_custom_0_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_custom_0_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_custom_0_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_custom_0_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_custom_0_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_custom_0_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_custom_0_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_custom_0_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_custom_0_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_custom_0_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_custom_0_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_custom_0_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_custom_0_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_custom_0_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_custom_0_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_custom_0_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_custom_0_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_custom_0_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_custom_0_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_custom_0_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_custom_0_reg[30] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4471] merging register '_T_884_reg[7:0]' into '_T_884_reg[7:0]' [/home/wolf/rocket-chip/rocc-accelerator/verilog64/GRHRV64FPGAConfig.v:228516]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
RAM Pipeline Warning: Read Address Register Found For RAM tag_array_0_ext/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM tag_array_0_ext/ram_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "frontend/icache/tag_array/tag_array_0_ext/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
WARNING: [Synth 8-6841] Block RAM (tag_array_0_ext/ram_reg) originally specified as a Byte Wide Write Enable RAM cannot take advantage of ByteWide feature and is implemented with single write enable per RAM due to following reason.
(byte width (1) is not a multiple of 8(data_only) or 9(data + parity))
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0_0_ext/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0_0_ext/ram_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "frontend/icache/data_arrays_0/data_arrays_0_0_ext/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
WARNING: [Synth 8-6841] Block RAM (data_arrays_0_0_ext/ram_reg) originally specified as a Byte Wide Write Enable RAM cannot take advantage of ByteWide feature and is implemented with single write enable per RAM due to following reason.
(byte width (1) is not a multiple of 8(data_only) or 9(data + parity))
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0_0_ext/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0_0_ext/ram_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "frontend/icache/data_arrays_1/data_arrays_0_0_ext/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
WARNING: [Synth 8-6841] Block RAM (data_arrays_0_0_ext/ram_reg) originally specified as a Byte Wide Write Enable RAM cannot take advantage of ByteWide feature and is implemented with single write enable per RAM due to following reason.
(byte width (1) is not a multiple of 8(data_only) or 9(data + parity))
RAM Pipeline Warning: Read Address Register Found For RAM tag_array_0_ext/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0_0_ext/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0_0_ext/ram_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-3917] design DCache has port auto_out_a_bits_size[3] driven by constant 0
WARNING: [Synth 8-3917] design DCache has port auto_out_c_bits_opcode[2] driven by constant 1
WARNING: [Synth 8-3917] design DCache has port io_cpu_resp_bits_addr[39] driven by constant 0
WARNING: [Synth 8-3917] design DCache has port io_cpu_resp_bits_addr[38] driven by constant 0
WARNING: [Synth 8-3917] design DCache has port io_cpu_resp_bits_addr[37] driven by constant 0
WARNING: [Synth 8-3917] design DCache has port io_cpu_resp_bits_addr[36] driven by constant 0
WARNING: [Synth 8-3917] design DCache has port io_cpu_resp_bits_addr[35] driven by constant 0
WARNING: [Synth 8-3917] design DCache has port io_cpu_resp_bits_addr[34] driven by constant 0
WARNING: [Synth 8-3917] design DCache has port io_cpu_resp_bits_addr[33] driven by constant 0
WARNING: [Synth 8-3917] design DCache has port io_cpu_resp_bits_addr[32] driven by constant 0
WARNING: [Synth 8-3917] design DCache has port io_cpu_resp_bits_mask[7] driven by constant 0
WARNING: [Synth 8-3917] design DCache has port io_cpu_resp_bits_mask[6] driven by constant 0
WARNING: [Synth 8-3917] design DCache has port io_cpu_resp_bits_mask[5] driven by constant 0
WARNING: [Synth 8-3917] design DCache has port io_cpu_resp_bits_mask[4] driven by constant 0
WARNING: [Synth 8-3917] design DCache has port io_cpu_resp_bits_mask[3] driven by constant 0
WARNING: [Synth 8-3917] design DCache has port io_cpu_resp_bits_mask[2] driven by constant 0
WARNING: [Synth 8-3917] design DCache has port io_cpu_resp_bits_mask[1] driven by constant 0
WARNING: [Synth 8-3917] design DCache has port io_cpu_resp_bits_mask[0] driven by constant 0
RAM Pipeline Warning: Read Address Register Found For RAM tag_array_ext/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM tag_array_ext/ram_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "tag_array/tag_array_ext/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
WARNING: [Synth 8-6841] Block RAM (tag_array_ext/ram_reg) originally specified as a Byte Wide Write Enable RAM cannot take advantage of ByteWide feature and is implemented with single write enable per RAM due to following reason.
(byte width (1) is not a multiple of 8(data_only) or 9(data + parity))
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "data/\data_arrays_0/data_arrays_0_ext /ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
WARNING: [Synth 8-6841] Block RAM (ram_reg) originally specified as a Byte Wide Write Enable RAM cannot take advantage of ByteWide feature and is implemented with single write enable per RAM due to following reason.
(byte width (1) is not a multiple of 8(data_only) or 9(data + parity))
INFO: [Common 17-14] Message 'Synth 8-5583' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
RAM Pipeline Warning: Read Address Register Found For RAM tag_array_ext/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3917] design PTW has port io_mem_req_bits_addr[2] driven by constant 0
WARNING: [Synth 8-3917] design PTW has port io_mem_req_bits_addr[1] driven by constant 0
WARNING: [Synth 8-3917] design PTW has port io_mem_req_bits_addr[0] driven by constant 0
DSP Report: Generating DSP _T, operation Mode is: A*B.
DSP Report: operator _T is absorbed into DSP _T.
DSP Report: operator _T is absorbed into DSP _T.
DSP Report: Generating DSP _T, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator _T is absorbed into DSP _T.
DSP Report: operator _T is absorbed into DSP _T.
WARNING: [Synth 8-6014] Unused sequential element buffer/Queue_2/_T_opcode_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element buffer/Queue_2/_T_mask_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element buffer/Queue_2/_T_corrupt_reg was removed. 
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5546] ROM "coupler_to_port_named_mmio_port_axi4/tl2axi4/" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element buffer/Queue/_T_param_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element buffer/Queue/_T_address_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element buffer/Queue/_T_mask_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element buffer/Queue/_T_corrupt_reg was removed. 
INFO: [Synth 8-4471] merging register 'coupler_to_memory_controller_port_named_axi4/tl2axi4/Queue_1/_T_echo_tl_state_source_reg[1:0]' into 'coupler_to_memory_controller_port_named_axi4/tl2axi4/Queue_1/_T_id_reg[1:0]'
WARNING: [Synth 8-3936] Found unconnected internal register 'coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility/_T_tl_state_size_reg' and it is trimmed from '4' to '3' bits.
WARNING: [Synth 8-3936] Found unconnected internal register 'coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_1/_T_tl_state_size_reg' and it is trimmed from '4' to '3' bits.
WARNING: [Synth 8-3936] Found unconnected internal register 'coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_2/_T_tl_state_size_reg' and it is trimmed from '4' to '3' bits.
WARNING: [Synth 8-3936] Found unconnected internal register 'coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_3/_T_tl_state_size_reg' and it is trimmed from '4' to '3' bits.
WARNING: [Synth 8-3936] Found unconnected internal register 'coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_4/_T_tl_state_size_reg' and it is trimmed from '4' to '3' bits.
WARNING: [Synth 8-3936] Found unconnected internal register 'coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_5/_T_tl_state_size_reg' and it is trimmed from '4' to '3' bits.
WARNING: [Synth 8-3936] Found unconnected internal register 'coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_6/_T_tl_state_size_reg' and it is trimmed from '4' to '3' bits.
WARNING: [Synth 8-3936] Found unconnected internal register 'coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_7/_T_tl_state_size_reg' and it is trimmed from '4' to '3' bits.
WARNING: [Synth 8-3936] Found unconnected internal register 'coupler_to_memory_controller_port_named_axi4/tl2axi4/Queue_1/_T_echo_tl_state_size_reg' and it is trimmed from '4' to '3' bits.
WARNING: [Synth 8-3936] Found unconnected internal register 'Queue/_T_data_reg' and it is trimmed from '64' to '34' bits.
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-6014] Unused sequential element buffer/Queue_1/_T_param_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element buffer/Queue_1/_T_sink_reg was removed. 
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:07:18 ; elapsed = 00:08:39 . Memory (MB): peak = 3237.863 ; gain = 1529.902 ; free physical = 849 ; free virtual = 2904
---------------------------------------------------------------------------------
WARNING: [Synth 8-5835] Resources of type BRAM have been overutilized. Used = 684, Available = 270. Will try to implement using LUT-RAM. 
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping	Report (see note below)
+---------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                            | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|data/\data_arrays_0/data_arrays_0_ext  | ram_reg    | 512 x 256(READ_FIRST)  | W |   | 512 x 256(WRITE_FIRST) |   | R | Port A and B     | 256    | 0      | 
+---------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping	Report (see note below)
+---------------------------------------------------------+-------------------------------------------------------------------------------------------------+-----------+----------------------+------------------+
|Module Name                                              | RTL Object                                                                                      | Inference | Size (Depth x Width) | Primitives       | 
+---------------------------------------------------------+-------------------------------------------------------------------------------------------------+-----------+----------------------+------------------+
|\dut/tile/dcache /tag_array                              | tag_array_ext/ram_reg                                                                           | Implied   | 64 x 88              | RAM64X1D x 88	   | 
|GRHConvRoccAccel__GB0                                    | filterRegFile_reg                                                                               | Implied   | 16 x 8               | RAM32M x 18	     | 
|RocketTile__GCB0                                         | cmdRouter/cmd/_T_inst_funct_reg                                                                 | Implied   | 2 x 7                | RAM32M x 2	      | 
|RocketTile__GCB0                                         | cmdRouter/cmd/_T_inst_xd_reg                                                                    | Implied   | 2 x 1                | RAM16X1D x 1	    | 
|RocketTile__GCB0                                         | cmdRouter/cmd/_T_inst_rd_reg                                                                    | Implied   | 2 x 5                | RAM32M x 1	      | 
|RocketTile__GCB0                                         | cmdRouter/cmd/_T_inst_opcode_reg                                                                | Implied   | 2 x 7                | RAM32M x 2	      | 
|RocketTile__GCB0                                         | cmdRouter/cmd/_T_rs1_reg                                                                        | Implied   | 2 x 64               | RAM32M x 11	     | 
|RocketTile__GCB0                                         | cmdRouter/cmd/_T_rs2_reg                                                                        | Implied   | 2 x 64               | RAM32M x 11	     | 
|RocketTile__GCB0                                         | cmdRouter/cmd/_T_status_dprv_reg                                                                | Implied   | 2 x 2                | RAM16X1D x 2	    | 
|RocketTile__GCB0                                         | accumulator/cmd/_T_inst_funct_reg                                                               | Implied   | 2 x 7                | RAM32M x 2	      | 
|RocketTile__GCB0                                         | accumulator/cmd/_T_inst_xd_reg                                                                  | Implied   | 2 x 1                | RAM16X1D x 1	    | 
|RocketTile__GCB0                                         | accumulator/cmd/_T_inst_rd_reg                                                                  | Implied   | 2 x 5                | RAM32M x 1	      | 
|RocketTile__GCB0                                         | accumulator/cmd/_T_rs1_reg                                                                      | Implied   | 2 x 64               | RAM32M x 11	     | 
|RocketTile__GCB0                                         | accumulator/cmd/_T_rs2_reg                                                                      | Implied   | 2 x 2                | RAM16X1D x 2	    | 
|RocketTile__GCB0                                         | accumulator/cmd/_T_status_dprv_reg                                                              | Implied   | 2 x 2                | RAM16X1D x 2	    | 
|core                                                     | _T_445_reg                                                                                      | Implied   | 32 x 64              | RAM32M x 22	     | 
|RocketTile__GCB0                                         | Queue_2/_T_rd_reg                                                                               | Implied   | 2 x 5                | RAM32M x 1	      | 
|RocketTile__GCB0                                         | Queue_2/_T_data_reg                                                                             | Implied   | 2 x 64               | RAM32M x 11	     | 
|RocketTile__GCB0                                         | Queue_3/_T_rd_reg                                                                               | Implied   | 2 x 5                | RAM32M x 1	      | 
|RocketTile__GCB0                                         | Queue_3/_T_data_reg                                                                             | Implied   | 2 x 64               | RAM32M x 11	     | 
|tilei_13/frontend/icache/tag_array                       | tag_array_0_ext/ram_reg                                                                         | Implied   | 64 x 84              | RAM64X1D x 84	   | 
|tilei_13/frontend/icache/data_arrays_0                   | data_arrays_0_0_ext/ram_reg                                                                     | Implied   | 512 x 128            | RAM128X1D x 512	 | 
|tilei_13/frontend/icache/data_arrays_1                   | data_arrays_0_0_ext/ram_reg                                                                     | Implied   | 512 x 128            | RAM128X1D x 512	 | 
|frontend/btb                                             | _T_883_reg                                                                                      | Implied   | 512 x 1              | RAM128X1D x 4	   | 
|SimpleHellaCacheIF_2                                     | replayq/nackq/_T_reg                                                                            | Implied   | 2 x 1                | RAM16X1D x 1	    | 
|SimpleHellaCacheIF_3                                     | replayq/nackq/_T_reg                                                                            | Implied   | 2 x 1                | RAM16X1D x 1	    | 
|RocketTile__GCB1                                         | Queue_1/_T_rd_reg                                                                               | Implied   | 2 x 5                | RAM32M x 1	      | 
|RocketTile__GCB1                                         | Queue_1/_T_data_reg                                                                             | Implied   | 2 x 64               | RAM32M x 11	     | 
|RocketTile__GCB1                                         | Queue/_T_rd_reg                                                                                 | Implied   | 2 x 5                | RAM32M x 1	      | 
|RocketTile__GCB1                                         | Queue/_T_data_reg                                                                               | Implied   | 2 x 64               | RAM32M x 11	     | 
|RocketTile__GCB4                                         | SimpleHellaCacheIF_1/replayq/nackq/_T_reg                                                       | Implied   | 2 x 1                | RAM16X1D x 1	    | 
|RocketTile__GCB4                                         | SimpleHellaCacheIF/replayq/nackq/_T_reg                                                         | Implied   | 2 x 1                | RAM16X1D x 1	    | 
|RocketTile__GCB4                                         | buffer/Queue/_T_opcode_reg                                                                      | Implied   | 2 x 3                | RAM32M x 1	      | 
|RocketTile__GCB4                                         | buffer/Queue/_T_param_reg                                                                       | Implied   | 2 x 3                | RAM32M x 1	      | 
|RocketTile__GCB4                                         | buffer/Queue/_T_size_reg                                                                        | Implied   | 2 x 4                | RAM32M x 1	      | 
|RocketTile__GCB4                                         | buffer/Queue/_T_source_reg                                                                      | Implied   | 2 x 2                | RAM16X1D x 2	    | 
|RocketTile__GCB4                                         | buffer/Queue/_T_address_reg                                                                     | Implied   | 2 x 32               | RAM32M x 6	      | 
|RocketTile__GCB4                                         | buffer/Queue/_T_mask_reg                                                                        | Implied   | 2 x 8                | RAM32M x 2	      | 
|RocketTile__GCB4                                         | buffer/Queue/_T_data_reg                                                                        | Implied   | 2 x 64               | RAM32M x 11	     | 
|RocketTile__GCB4                                         | buffer/Queue/_T_corrupt_reg                                                                     | Implied   | 2 x 1                | RAM16X1D x 1	    | 
|RocketTile__GCB4                                         | buffer/Queue_1/_T_opcode_reg                                                                    | Implied   | 2 x 3                | RAM32M x 1	      | 
|RocketTile__GCB4                                         | buffer/Queue_1/_T_param_reg                                                                     | Implied   | 2 x 2                | RAM16X1D x 2	    | 
|RocketTile__GCB4                                         | buffer/Queue_1/_T_size_reg                                                                      | Implied   | 2 x 4                | RAM32M x 1	      | 
|RocketTile__GCB4                                         | buffer/Queue_1/_T_source_reg                                                                    | Implied   | 2 x 2                | RAM16X1D x 2	    | 
|RocketTile__GCB4                                         | buffer/Queue_1/_T_sink_reg                                                                      | Implied   | 2 x 2                | RAM16X1D x 2	    | 
|RocketTile__GCB4                                         | buffer/Queue_1/_T_denied_reg                                                                    | Implied   | 2 x 1                | RAM16X1D x 1	    | 
|RocketTile__GCB4                                         | buffer/Queue_1/_T_data_reg                                                                      | Implied   | 2 x 64               | RAM32M x 11	     | 
|RocketTile__GCB4                                         | buffer/Queue_1/_T_corrupt_reg                                                                   | Implied   | 2 x 1                | RAM16X1D x 1	    | 
|RocketTile__GCB4                                         | buffer/Queue_2/_T_param_reg                                                                     | Implied   | 2 x 2                | RAM16X1D x 2	    | 
|RocketTile__GCB4                                         | buffer/Queue_2/_T_size_reg                                                                      | Implied   | 2 x 4                | RAM32M x 1	      | 
|RocketTile__GCB4                                         | buffer/Queue_2/_T_source_reg                                                                    | Implied   | 2 x 2                | RAM16X1D x 2	    | 
|RocketTile__GCB4                                         | buffer/Queue_2/_T_address_reg                                                                   | Implied   | 2 x 32               | RAM32M x 6	      | 
|RocketTile__GCB4                                         | buffer/Queue_3/_T_opcode_reg                                                                    | Implied   | 2 x 3                | RAM32M x 1	      | 
|RocketTile__GCB4                                         | buffer/Queue_3/_T_param_reg                                                                     | Implied   | 2 x 3                | RAM32M x 1	      | 
|RocketTile__GCB4                                         | buffer/Queue_3/_T_size_reg                                                                      | Implied   | 2 x 4                | RAM32M x 1	      | 
|RocketTile__GCB4                                         | buffer/Queue_3/_T_source_reg                                                                    | Implied   | 2 x 1                | RAM16X1D x 2	    | 
|RocketTile__GCB4                                         | buffer/Queue_3/_T_address_reg                                                                   | Implied   | 2 x 32               | RAM32M x 6	      | 
|RocketTile__GCB4                                         | buffer/Queue_3/_T_data_reg                                                                      | Implied   | 2 x 64               | RAM32M x 11	     | 
|RocketTile__GCB4                                         | buffer/Queue_3/_T_corrupt_reg                                                                   | Implied   | 2 x 1                | RAM16X1D x 1	    | 
|RocketTile__GCB4                                         | buffer/Queue_4/_T_sink_reg                                                                      | Implied   | 2 x 2                | RAM16X1D x 2	    | 
|subsystem_sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4buf/Queue/_T_id_reg                                    | Implied   | 2 x 4                | RAM32M x 1	      | 
|subsystem_sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4buf/Queue/_T_addr_reg                                  | Implied   | 2 x 31               | RAM32M x 6	      | 
|subsystem_sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4buf/Queue/_T_len_reg                                   | Implied   | 2 x 8                | RAM32M x 2	      | 
|subsystem_sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4buf/Queue/_T_size_reg                                  | Implied   | 2 x 3                | RAM32M x 1	      | 
|subsystem_sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4buf/Queue/_T_burst_reg                                 | Implied   | 2 x 2                | RAM16X1D x 2	    | 
|subsystem_sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4buf/Queue/_T_lock_reg                                  | Implied   | 2 x 1                | RAM16X1D x 1	    | 
|subsystem_sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4buf/Queue/_T_cache_reg                                 | Implied   | 2 x 4                | RAM32M x 1	      | 
|subsystem_sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4buf/Queue/_T_prot_reg                                  | Implied   | 2 x 3                | RAM32M x 1	      | 
|subsystem_sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4buf/Queue/_T_qos_reg                                   | Implied   | 2 x 4                | RAM32M x 1	      | 
|subsystem_sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4buf/Queue_1/_T_data_reg                                | Implied   | 2 x 64               | RAM32M x 11	     | 
|subsystem_sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4buf/Queue_1/_T_strb_reg                                | Implied   | 2 x 8                | RAM32M x 2	      | 
|subsystem_sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4buf/Queue_1/_T_last_reg                                | Implied   | 2 x 1                | RAM16X1D x 1	    | 
|subsystem_sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4buf/Queue_3/_T_id_reg                                  | Implied   | 2 x 4                | RAM32M x 1	      | 
|subsystem_sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4buf/Queue_3/_T_addr_reg                                | Implied   | 2 x 31               | RAM32M x 6	      | 
|subsystem_sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4buf/Queue_3/_T_len_reg                                 | Implied   | 2 x 8                | RAM32M x 2	      | 
|subsystem_sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4buf/Queue_3/_T_size_reg                                | Implied   | 2 x 3                | RAM32M x 1	      | 
|subsystem_sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4buf/Queue_3/_T_burst_reg                               | Implied   | 2 x 2                | RAM16X1D x 2	    | 
|subsystem_sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4buf/Queue_3/_T_lock_reg                                | Implied   | 2 x 1                | RAM16X1D x 1	    | 
|subsystem_sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4buf/Queue_3/_T_cache_reg                               | Implied   | 2 x 4                | RAM32M x 1	      | 
|subsystem_sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4buf/Queue_3/_T_prot_reg                                | Implied   | 2 x 3                | RAM32M x 1	      | 
|subsystem_sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4buf/Queue_3/_T_qos_reg                                 | Implied   | 2 x 4                | RAM32M x 1	      | 
|subsystem_sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4buf/Queue_4/_T_last_reg                                | Implied   | 2 x 1                | RAM16X1D x 1	    | 
|subsystem_sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4yank/QueueCompatibility_7/_T_tl_state_size_reg         | Implied   | 8 x 4                | RAM32M x 1	      | 
|subsystem_sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4yank/QueueCompatibility_6/_T_tl_state_size_reg         | Implied   | 8 x 4                | RAM32M x 1	      | 
|subsystem_sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4buf/Queue_2/_T_id_reg                                  | Implied   | 2 x 4                | RAM32M x 1	      | 
|subsystem_sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4yank/QueueCompatibility_7/_T_tl_state_source_reg       | Implied   | 8 x 5                | RAM32M x 1	      | 
|subsystem_sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4yank/QueueCompatibility_6/_T_tl_state_source_reg       | Implied   | 8 x 5                | RAM32M x 1	      | 
|subsystem_sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4buf/Queue_4/_T_id_reg                                  | Implied   | 2 x 4                | RAM32M x 1	      | 
|subsystem_sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4deint/QueueCompatibility_4/_T_last_reg                 | Implied   | 8 x 1                | RAM16X1D x 1	    | 
|subsystem_sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4deint/QueueCompatibility_3/_T_last_reg                 | Implied   | 8 x 1                | RAM16X1D x 1	    | 
|subsystem_sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4deint/QueueCompatibility_2/_T_last_reg                 | Implied   | 8 x 1                | RAM16X1D x 1	    | 
|subsystem_sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4deint/QueueCompatibility_1/_T_last_reg                 | Implied   | 8 x 1                | RAM16X1D x 1	    | 
|subsystem_sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4deint/QueueCompatibility/_T_last_reg                   | Implied   | 8 x 1                | RAM16X1D x 1	    | 
|subsystem_sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4buf/Queue_4/_T_data_reg                                | Implied   | 2 x 64               | RAM32M x 11	     | 
|subsystem_sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4deint/QueueCompatibility_4/_T_data_reg                 | Implied   | 8 x 64               | RAM32M x 11	     | 
|subsystem_sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4deint/QueueCompatibility_3/_T_data_reg                 | Implied   | 8 x 64               | RAM32M x 11	     | 
|subsystem_sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4deint/QueueCompatibility_2/_T_data_reg                 | Implied   | 8 x 64               | RAM32M x 11	     | 
|subsystem_sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4deint/QueueCompatibility_1/_T_data_reg                 | Implied   | 8 x 64               | RAM32M x 11	     | 
|subsystem_sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4deint/QueueCompatibility/_T_data_reg                   | Implied   | 8 x 64               | RAM32M x 11	     | 
|subsystem_sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4buf/Queue_4/_T_resp_reg                                | Implied   | 2 x 2                | RAM16X1D x 2	    | 
|subsystem_sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4deint/QueueCompatibility_4/_T_resp_reg                 | Implied   | 8 x 2                | RAM16X1D x 2	    | 
|subsystem_sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4deint/QueueCompatibility_3/_T_resp_reg                 | Implied   | 8 x 2                | RAM16X1D x 2	    | 
|subsystem_sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4deint/QueueCompatibility_2/_T_resp_reg                 | Implied   | 8 x 2                | RAM16X1D x 2	    | 
|subsystem_sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4deint/QueueCompatibility_1/_T_resp_reg                 | Implied   | 8 x 2                | RAM16X1D x 2	    | 
|subsystem_sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4deint/QueueCompatibility/_T_resp_reg                   | Implied   | 8 x 2                | RAM16X1D x 2	    | 
|subsystem_sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4yank/QueueCompatibility_2/_T_tl_state_size_reg         | Implied   | 8 x 4                | RAM32M x 1	      | 
|subsystem_sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4yank/QueueCompatibility_1/_T_tl_state_size_reg         | Implied   | 8 x 4                | RAM32M x 1	      | 
|subsystem_sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4deint/QueueCompatibility_4/_T_echo_tl_state_size_reg   | Implied   | 8 x 4                | RAM32M x 1	      | 
|subsystem_sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4deint/QueueCompatibility_3/_T_echo_tl_state_size_reg   | Implied   | 8 x 4                | RAM32M x 1	      | 
|subsystem_sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4deint/QueueCompatibility_2/_T_echo_tl_state_size_reg   | Implied   | 8 x 4                | RAM32M x 1	      | 
|subsystem_sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4deint/QueueCompatibility_1/_T_echo_tl_state_size_reg   | Implied   | 8 x 4                | RAM32M x 1	      | 
|subsystem_sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4deint/QueueCompatibility/_T_echo_tl_state_size_reg     | Implied   | 8 x 4                | RAM32M x 1	      | 
|subsystem_sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4yank/QueueCompatibility_2/_T_tl_state_source_reg       | Implied   | 8 x 5                | RAM32M x 1	      | 
|subsystem_sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4yank/QueueCompatibility_1/_T_tl_state_source_reg       | Implied   | 8 x 5                | RAM32M x 1	      | 
|subsystem_sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4deint/QueueCompatibility_4/_T_echo_tl_state_source_reg | Implied   | 8 x 5                | RAM32M x 1	      | 
|subsystem_sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4deint/QueueCompatibility_3/_T_echo_tl_state_source_reg | Implied   | 8 x 5                | RAM32M x 1	      | 
|subsystem_sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4deint/QueueCompatibility_2/_T_echo_tl_state_source_reg | Implied   | 8 x 5                | RAM32M x 1	      | 
|subsystem_sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4deint/QueueCompatibility_1/_T_echo_tl_state_source_reg | Implied   | 8 x 5                | RAM32M x 1	      | 
|subsystem_sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4deint/QueueCompatibility/_T_echo_tl_state_source_reg   | Implied   | 8 x 5                | RAM32M x 1	      | 
|subsystem_sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4deint/QueueCompatibility_4/_T_id_reg                   | Implied   | 8 x 3                | RAM32M x 1	      | 
|subsystem_sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4deint/QueueCompatibility_3/_T_id_reg                   | Implied   | 8 x 3                | RAM32M x 1	      | 
|subsystem_sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4deint/QueueCompatibility_2/_T_id_reg                   | Implied   | 8 x 3                | RAM32M x 1	      | 
|subsystem_sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4deint/QueueCompatibility_1/_T_id_reg                   | Implied   | 8 x 3                | RAM32M x 1	      | 
|subsystem_sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4deint/QueueCompatibility/_T_id_reg                     | Implied   | 8 x 3                | RAM32M x 1	      | 
|subsystem_sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4buf/Queue_2/_T_resp_reg                                | Implied   | 2 x 2                | RAM16X1D x 2	    | 
|\subsystem_fbus/coupler_from_port_named_slave_port_axi4  | buffer/Queue/_T_opcode_reg                                                                      | Implied   | 2 x 3                | RAM32M x 1	      | 
|\subsystem_fbus/coupler_from_port_named_slave_port_axi4  | buffer/Queue/_T_param_reg                                                                       | Implied   | 2 x 3                | RAM32M x 1	      | 
|\subsystem_fbus/coupler_from_port_named_slave_port_axi4  | buffer/Queue/_T_size_reg                                                                        | Implied   | 2 x 4                | RAM32M x 1	      | 
|\subsystem_fbus/coupler_from_port_named_slave_port_axi4  | buffer/Queue/_T_source_reg                                                                      | Implied   | 2 x 4                | RAM32M x 1	      | 
|\subsystem_fbus/coupler_from_port_named_slave_port_axi4  | buffer/Queue/_T_address_reg                                                                     | Implied   | 2 x 32               | RAM32M x 6	      | 
|\subsystem_fbus/coupler_from_port_named_slave_port_axi4  | buffer/Queue/_T_user_amba_prot_bufferable_reg                                                   | Implied   | 2 x 1                | RAM16X1D x 1	    | 
|\subsystem_fbus/coupler_from_port_named_slave_port_axi4  | buffer/Queue/_T_user_amba_prot_modifiable_reg                                                   | Implied   | 2 x 1                | RAM16X1D x 1	    | 
|\subsystem_fbus/coupler_from_port_named_slave_port_axi4  | buffer/Queue/_T_user_amba_prot_readalloc_reg                                                    | Implied   | 2 x 1                | RAM16X1D x 1	    | 
|\subsystem_fbus/coupler_from_port_named_slave_port_axi4  | buffer/Queue/_T_user_amba_prot_writealloc_reg                                                   | Implied   | 2 x 1                | RAM16X1D x 1	    | 
|\subsystem_fbus/coupler_from_port_named_slave_port_axi4  | buffer/Queue/_T_user_amba_prot_privileged_reg                                                   | Implied   | 2 x 1                | RAM16X1D x 1	    | 
|\subsystem_fbus/coupler_from_port_named_slave_port_axi4  | buffer/Queue/_T_user_amba_prot_secure_reg                                                       | Implied   | 2 x 1                | RAM16X1D x 1	    | 
|\subsystem_fbus/coupler_from_port_named_slave_port_axi4  | buffer/Queue/_T_user_amba_prot_fetch_reg                                                        | Implied   | 2 x 1                | RAM16X1D x 1	    | 
|\subsystem_fbus/coupler_from_port_named_slave_port_axi4  | buffer/Queue/_T_mask_reg                                                                        | Implied   | 2 x 8                | RAM32M x 2	      | 
|\subsystem_fbus/coupler_from_port_named_slave_port_axi4  | buffer/Queue/_T_data_reg                                                                        | Implied   | 2 x 64               | RAM32M x 11	     | 
|\subsystem_fbus/coupler_from_port_named_slave_port_axi4  | buffer/Queue_1/_T_opcode_reg                                                                    | Implied   | 2 x 3                | RAM32M x 1	      | 
|\subsystem_fbus/coupler_from_port_named_slave_port_axi4  | buffer/Queue_1/_T_size_reg                                                                      | Implied   | 2 x 4                | RAM32M x 1	      | 
|\subsystem_fbus/coupler_from_port_named_slave_port_axi4  | buffer/Queue_1/_T_source_reg                                                                    | Implied   | 2 x 4                | RAM32M x 1	      | 
|\subsystem_fbus/coupler_from_port_named_slave_port_axi4  | buffer/Queue_1/_T_denied_reg                                                                    | Implied   | 2 x 1                | RAM16X1D x 1	    | 
|\subsystem_fbus/coupler_from_port_named_slave_port_axi4  | buffer/Queue_1/_T_data_reg                                                                      | Implied   | 2 x 64               | RAM32M x 11	     | 
|\subsystem_fbus/coupler_from_port_named_slave_port_axi4  | buffer/Queue_1/_T_corrupt_reg                                                                   | Implied   | 2 x 1                | RAM16X1D x 1	    | 
|\subsystem_fbus/coupler_from_port_named_slave_port_axi4  | axi4yank/QueueCompatibility/_T_extra_id_reg                                                     | Implied   | 4 x 7                | RAM32M x 2	      | 
|\subsystem_fbus/coupler_from_port_named_slave_port_axi4  | axi4yank/QueueCompatibility/_T_real_last_reg                                                    | Implied   | 4 x 1                | RAM16X1D x 1	    | 
|\subsystem_fbus/coupler_from_port_named_slave_port_axi4  | axi4yank/QueueCompatibility_1/_T_extra_id_reg                                                   | Implied   | 4 x 7                | RAM32M x 2	      | 
|\subsystem_fbus/coupler_from_port_named_slave_port_axi4  | axi4yank/QueueCompatibility_1/_T_real_last_reg                                                  | Implied   | 4 x 1                | RAM16X1D x 1	    | 
|\subsystem_fbus/coupler_from_port_named_slave_port_axi4  | axi4yank/QueueCompatibility_2/_T_extra_id_reg                                                   | Implied   | 4 x 7                | RAM32M x 2	      | 
|\subsystem_fbus/coupler_from_port_named_slave_port_axi4  | axi4yank/QueueCompatibility_2/_T_real_last_reg                                                  | Implied   | 4 x 1                | RAM16X1D x 1	    | 
|\subsystem_fbus/coupler_from_port_named_slave_port_axi4  | axi4yank/QueueCompatibility_3/_T_extra_id_reg                                                   | Implied   | 4 x 7                | RAM32M x 2	      | 
|\subsystem_fbus/coupler_from_port_named_slave_port_axi4  | axi4yank/QueueCompatibility_3/_T_real_last_reg                                                  | Implied   | 4 x 1                | RAM16X1D x 1	    | 
|subsystem_cbus                                           | buffer/Queue/_T_opcode_reg                                                                      | Implied   | 2 x 3                | RAM32M x 1	      | 
|subsystem_cbus                                           | buffer/Queue/_T_size_reg                                                                        | Implied   | 2 x 4                | RAM32M x 1	      | 
|subsystem_cbus                                           | buffer/Queue/_T_source_reg                                                                      | Implied   | 2 x 5                | RAM32M x 1	      | 
|subsystem_cbus                                           | buffer/Queue/_T_address_reg                                                                     | Implied   | 2 x 28               | RAM32M x 5	      | 
|subsystem_cbus                                           | buffer/Queue/_T_mask_reg                                                                        | Implied   | 2 x 8                | RAM32M x 2	      | 
|subsystem_cbus                                           | buffer/Queue/_T_data_reg                                                                        | Implied   | 2 x 64               | RAM32M x 11	     | 
|subsystem_cbus                                           | buffer/Queue_1/_T_opcode_reg                                                                    | Implied   | 2 x 3                | RAM32M x 1	      | 
|subsystem_cbus                                           | buffer/Queue_1/_T_param_reg                                                                     | Implied   | 2 x 2                | RAM16X1D x 2	    | 
|subsystem_cbus                                           | buffer/Queue_1/_T_size_reg                                                                      | Implied   | 2 x 4                | RAM32M x 1	      | 
|subsystem_cbus                                           | buffer/Queue_1/_T_source_reg                                                                    | Implied   | 2 x 5                | RAM32M x 1	      | 
|subsystem_cbus                                           | buffer/Queue_1/_T_sink_reg                                                                      | Implied   | 2 x 1                | RAM16X1D x 1	    | 
|subsystem_cbus                                           | buffer/Queue_1/_T_denied_reg                                                                    | Implied   | 2 x 1                | RAM16X1D x 1	    | 
|subsystem_cbus                                           | buffer/Queue_1/_T_data_reg                                                                      | Implied   | 2 x 64               | RAM32M x 11	     | 
|subsystem_cbus                                           | buffer/Queue_1/_T_corrupt_reg                                                                   | Implied   | 2 x 1                | RAM16X1D x 1	    | 
|subsystem_cbus                                           | wrapped_error_device/buffer/Queue/_T_opcode_reg                                                 | Implied   | 2 x 3                | RAM32M x 1	      | 
|subsystem_cbus                                           | wrapped_error_device/buffer/Queue/_T_size_reg                                                   | Implied   | 2 x 4                | RAM32M x 1	      | 
|subsystem_cbus                                           | wrapped_error_device/buffer/Queue_1/_T_opcode_reg                                               | Implied   | 2 x 3                | RAM32M x 1	      | 
|subsystem_cbus                                           | wrapped_error_device/buffer/Queue_1/_T_param_reg                                                | Implied   | 2 x 2                | RAM16X1D x 2	    | 
|subsystem_cbus                                           | wrapped_error_device/buffer/Queue_1/_T_size_reg                                                 | Implied   | 2 x 4                | RAM32M x 1	      | 
|subsystem_cbus                                           | wrapped_error_device/buffer/Queue/_T_source_reg                                                 | Implied   | 2 x 5                | RAM32M x 1	      | 
|subsystem_cbus                                           | wrapped_error_device/buffer/Queue_1/_T_source_reg                                               | Implied   | 2 x 5                | RAM32M x 1	      | 
|subsystem_cbus                                           | wrapped_error_device/buffer/Queue_1/_T_sink_reg                                                 | Implied   | 2 x 1                | RAM16X1D x 1	    | 
|subsystem_cbus                                           | wrapped_error_device/buffer/Queue_1/_T_denied_reg                                               | Implied   | 2 x 1                | RAM16X1D x 1	    | 
|subsystem_cbus                                           | wrapped_error_device/buffer/Queue_1/_T_data_reg                                                 | Implied   | 2 x 64               | RAM32M x 11	     | 
|subsystem_cbus                                           | wrapped_error_device/buffer/Queue_1/_T_corrupt_reg                                              | Implied   | 2 x 1                | RAM16X1D x 1	    | 
|subsystem_l2_wrapper                                     | bh/TLBroadcastTracker/o_data/_T_mask_reg                                                        | Implied   | 8 x 8                | RAM32M x 2	      | 
|subsystem_l2_wrapper                                     | bh/TLBroadcastTracker/o_data/_T_data_reg                                                        | Implied   | 8 x 64               | RAM32M x 11	     | 
|subsystem_l2_wrapper                                     | bh/TLBroadcastTracker_1/o_data/_T_mask_reg                                                      | Implied   | 8 x 8                | RAM32M x 2	      | 
|subsystem_l2_wrapper                                     | bh/TLBroadcastTracker_1/o_data/_T_data_reg                                                      | Implied   | 8 x 64               | RAM32M x 11	     | 
|subsystem_l2_wrapper                                     | bh/TLBroadcastTracker_2/o_data/_T_mask_reg                                                      | Implied   | 8 x 8                | RAM32M x 2	      | 
|subsystem_l2_wrapper                                     | bh/TLBroadcastTracker_2/o_data/_T_data_reg                                                      | Implied   | 8 x 64               | RAM32M x 11	     | 
|subsystem_l2_wrapper                                     | bh/TLBroadcastTracker_3/o_data/_T_mask_reg                                                      | Implied   | 8 x 8                | RAM32M x 2	      | 
|subsystem_l2_wrapper                                     | bh/TLBroadcastTracker_3/o_data/_T_data_reg                                                      | Implied   | 8 x 64               | RAM32M x 11	     | 
|subsystem_l2_wrapper                                     | shrinker/_T_8_reg                                                                               | Implied   | 4 x 7                | RAM32M x 2	      | 
|ExampleRocketSystem__GC0                                 | subsystem_fbus/buffer/Queue/_T_opcode_reg                                                       | Implied   | 2 x 3                | RAM32M x 1	      | 
|ExampleRocketSystem__GC0                                 | subsystem_fbus/buffer/Queue/_T_param_reg                                                        | Implied   | 2 x 3                | RAM32M x 1	      | 
|ExampleRocketSystem__GC0                                 | subsystem_fbus/buffer/Queue/_T_size_reg                                                         | Implied   | 2 x 4                | RAM32M x 1	      | 
|ExampleRocketSystem__GC0                                 | subsystem_fbus/buffer/Queue/_T_source_reg                                                       | Implied   | 2 x 4                | RAM32M x 1	      | 
|ExampleRocketSystem__GC0                                 | subsystem_fbus/buffer/Queue/_T_address_reg                                                      | Implied   | 2 x 32               | RAM32M x 6	      | 
|ExampleRocketSystem__GC0                                 | subsystem_fbus/buffer/Queue/_T_user_amba_prot_bufferable_reg                                    | Implied   | 2 x 1                | RAM16X1D x 1	    | 
|ExampleRocketSystem__GC0                                 | subsystem_fbus/buffer/Queue/_T_user_amba_prot_modifiable_reg                                    | Implied   | 2 x 1                | RAM16X1D x 1	    | 
|ExampleRocketSystem__GC0                                 | subsystem_fbus/buffer/Queue/_T_user_amba_prot_readalloc_reg                                     | Implied   | 2 x 1                | RAM16X1D x 1	    | 
|ExampleRocketSystem__GC0                                 | subsystem_fbus/buffer/Queue/_T_user_amba_prot_writealloc_reg                                    | Implied   | 2 x 1                | RAM16X1D x 1	    | 
|ExampleRocketSystem__GC0                                 | subsystem_fbus/buffer/Queue/_T_user_amba_prot_privileged_reg                                    | Implied   | 2 x 1                | RAM16X1D x 1	    | 
|ExampleRocketSystem__GC0                                 | subsystem_fbus/buffer/Queue/_T_user_amba_prot_secure_reg                                        | Implied   | 2 x 1                | RAM16X1D x 1	    | 
|ExampleRocketSystem__GC0                                 | subsystem_fbus/buffer/Queue/_T_user_amba_prot_fetch_reg                                         | Implied   | 2 x 1                | RAM16X1D x 1	    | 
|ExampleRocketSystem__GC0                                 | subsystem_fbus/buffer/Queue/_T_mask_reg                                                         | Implied   | 2 x 8                | RAM32M x 2	      | 
|ExampleRocketSystem__GC0                                 | subsystem_fbus/buffer/Queue/_T_data_reg                                                         | Implied   | 2 x 64               | RAM32M x 11	     | 
|ExampleRocketSystem__GC0                                 | subsystem_fbus/buffer/Queue_1/_T_opcode_reg                                                     | Implied   | 2 x 3                | RAM32M x 1	      | 
|ExampleRocketSystem__GC0                                 | subsystem_fbus/buffer/Queue_1/_T_size_reg                                                       | Implied   | 2 x 4                | RAM32M x 1	      | 
|ExampleRocketSystem__GC0                                 | subsystem_fbus/buffer/Queue_1/_T_source_reg                                                     | Implied   | 2 x 4                | RAM32M x 1	      | 
|ExampleRocketSystem__GC0                                 | subsystem_fbus/buffer/Queue_1/_T_denied_reg                                                     | Implied   | 2 x 1                | RAM16X1D x 1	    | 
|ExampleRocketSystem__GC0                                 | subsystem_fbus/buffer/Queue_1/_T_data_reg                                                       | Implied   | 2 x 64               | RAM32M x 11	     | 
|ExampleRocketSystem__GC0                                 | subsystem_fbus/buffer/Queue_1/_T_corrupt_reg                                                    | Implied   | 2 x 1                | RAM16X1D x 1	    | 
+---------------------------------------------------------+-------------------------------------------------------------------------------------------------+-----------+----------------------+------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping	Report (see note below)
+------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name       | DSP Mapping      | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|grh_chip_top      | A*B              | 18     | 11     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|grh_chip_top      | (PCIN>>17)+A*B   | 16     | 11     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|nasti_lite_reader | A*B              | 18     | 11     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|nasti_lite_reader | (PCIN>>17)+A*B   | 15     | 11     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|MulDiv            | A2*B2            | 18     | 9      | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MulDiv            | (PCIN>>17)+A2*B2 | 14     | 9      | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MulDiv            | A2*B2            | 18     | 9      | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MulDiv            | (PCIN>>17)+A2*B2 | 18     | 9      | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MulAddRecFNPipe   | A*B              | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|MulAddRecFNPipe   | (PCIN>>17)+A*B   | 25     | 8      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------------+------------+----------+
|      |RTL Partition              |Replication |Instances |
+------+---------------------------+------------+----------+
|1     |GRHConvRoccAccel__GB0      |           1|     20642|
|2     |GRHConvRoccAccel__GB1      |           1|      7840|
|3     |GRHActivatePE__GB0         |           1|     26050|
|4     |GRHActivatePE__GB1         |           1|      4801|
|5     |GRHActivatePE__GB2         |           1|      5861|
|6     |GRHActivatePE__GB3         |           1|      7451|
|7     |GRHActivateRoccAccel__GCB0 |           1|     14355|
|8     |GRHActivateRoccAccel__GCB1 |           1|      4321|
|9     |GRHActivateRoccAccel__GCB2 |           1|      2975|
|10    |GRHActivateRoccAccel__GCB3 |           1|      3445|
|11    |GRHActivateRoccAccel__GCB4 |           1|      5129|
|12    |RocketTile__GCB0           |           1|     22239|
|13    |RocketTile__GCB1           |           1|     26620|
|14    |DCache                     |           1|     14063|
|15    |PTW                        |           1|      3710|
|16    |RocketTile__GCB4           |           1|     22308|
|17    |ExampleRocketSystem__GC0   |           1|     22876|
|18    |grh_chip_top__GC0          |           1|      1687|
+------+---------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:07:28 ; elapsed = 00:08:49 . Memory (MB): peak = 3237.863 ; gain = 1529.902 ; free physical = 634 ; free virtual = 2773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
info: optimization accepted worst group hill climbing move (19334.0/oG.CP 186.0ps)
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:09:18 ; elapsed = 00:10:45 . Memory (MB): peak = 3237.863 ; gain = 1529.902 ; free physical = 291 ; free virtual = 2431
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+---------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                            | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|data/\data_arrays_0/data_arrays_0_ext  | ram_reg    | 512 x 256(READ_FIRST)  | W |   | 512 x 256(WRITE_FIRST) |   | R | Port A and B     | 256    | 0      | 
+---------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping	Report
+---------------------------------------------------------+-------------------------------------------------------------------------------------------------+-----------+----------------------+------------------+
|Module Name                                              | RTL Object                                                                                      | Inference | Size (Depth x Width) | Primitives       | 
+---------------------------------------------------------+-------------------------------------------------------------------------------------------------+-----------+----------------------+------------------+
|\dut/tile/dcache /tag_array                              | tag_array_ext/ram_reg                                                                           | Implied   | 64 x 88              | RAM64X1D x 88	   | 
|GRHConvRoccAccel__GB0                                    | filterRegFile_reg                                                                               | Implied   | 16 x 8               | RAM32M x 18	     | 
|tilei_13/frontend/icache/tag_array                       | tag_array_0_ext/ram_reg                                                                         | Implied   | 64 x 84              | RAM64X1D x 84	   | 
|tilei_13/frontend/icache/data_arrays_0                   | data_arrays_0_0_ext/ram_reg                                                                     | Implied   | 512 x 128            | RAM128X1D x 512	 | 
|tilei_13/frontend/icache/data_arrays_1                   | data_arrays_0_0_ext/ram_reg                                                                     | Implied   | 512 x 128            | RAM128X1D x 512	 | 
|frontend/btb                                             | _T_883_reg                                                                                      | Implied   | 512 x 1              | RAM128X1D x 4	   | 
|core                                                     | _T_445_reg                                                                                      | Implied   | 32 x 64              | RAM32M x 22	     | 
|RocketTile__GCB4                                         | SimpleHellaCacheIF_1/replayq/nackq/_T_reg                                                       | Implied   | 2 x 1                | RAM16X1D x 1	    | 
|RocketTile__GCB4                                         | buffer/Queue/_T_opcode_reg                                                                      | Implied   | 2 x 3                | RAM32M x 1	      | 
|RocketTile__GCB4                                         | buffer/Queue/_T_param_reg                                                                       | Implied   | 2 x 3                | RAM32M x 1	      | 
|RocketTile__GCB4                                         | buffer/Queue/_T_size_reg                                                                        | Implied   | 2 x 4                | RAM32M x 1	      | 
|RocketTile__GCB4                                         | buffer/Queue/_T_source_reg                                                                      | Implied   | 2 x 2                | RAM16X1D x 2	    | 
|RocketTile__GCB4                                         | buffer/Queue/_T_address_reg                                                                     | Implied   | 2 x 32               | RAM32M x 6	      | 
|RocketTile__GCB4                                         | buffer/Queue/_T_mask_reg                                                                        | Implied   | 2 x 8                | RAM32M x 2	      | 
|RocketTile__GCB4                                         | buffer/Queue/_T_data_reg                                                                        | Implied   | 2 x 64               | RAM32M x 11	     | 
|RocketTile__GCB4                                         | buffer/Queue_1/_T_opcode_reg                                                                    | Implied   | 2 x 3                | RAM32M x 1	      | 
|RocketTile__GCB4                                         | buffer/Queue_1/_T_param_reg                                                                     | Implied   | 2 x 2                | RAM16X1D x 2	    | 
|RocketTile__GCB4                                         | buffer/Queue_1/_T_size_reg                                                                      | Implied   | 2 x 4                | RAM32M x 1	      | 
|RocketTile__GCB4                                         | buffer/Queue_1/_T_source_reg                                                                    | Implied   | 2 x 2                | RAM16X1D x 2	    | 
|RocketTile__GCB4                                         | buffer/Queue_1/_T_sink_reg                                                                      | Implied   | 2 x 2                | RAM16X1D x 2	    | 
|RocketTile__GCB4                                         | buffer/Queue_1/_T_denied_reg                                                                    | Implied   | 2 x 1                | RAM16X1D x 1	    | 
|RocketTile__GCB4                                         | buffer/Queue_1/_T_data_reg                                                                      | Implied   | 2 x 64               | RAM32M x 11	     | 
|RocketTile__GCB4                                         | buffer/Queue_1/_T_corrupt_reg                                                                   | Implied   | 2 x 1                | RAM16X1D x 1	    | 
|RocketTile__GCB4                                         | buffer/Queue_4/_T_sink_reg                                                                      | Implied   | 2 x 2                | RAM16X1D x 2	    | 
|SimpleHellaCacheIF_2                                     | replayq/nackq/_T_reg                                                                            | Implied   | 2 x 1                | RAM16X1D x 1	    | 
|SimpleHellaCacheIF_3                                     | replayq/nackq/_T_reg                                                                            | Implied   | 2 x 1                | RAM16X1D x 1	    | 
|RocketTile__GCB0                                         | Queue_3/_T_rd_reg                                                                               | Implied   | 2 x 5                | RAM32M x 1	      | 
|RocketTile__GCB0                                         | Queue_3/_T_data_reg                                                                             | Implied   | 2 x 64               | RAM32M x 11	     | 
|RocketTile__GCB1                                         | Queue_1/_T_rd_reg                                                                               | Implied   | 2 x 5                | RAM32M x 1	      | 
|RocketTile__GCB1                                         | Queue_1/_T_data_reg                                                                             | Implied   | 2 x 64               | RAM32M x 11	     | 
|RocketTile__GCB1                                         | Queue/_T_rd_reg                                                                                 | Implied   | 2 x 5                | RAM32M x 1	      | 
|RocketTile__GCB1                                         | Queue/_T_data_reg                                                                               | Implied   | 2 x 64               | RAM32M x 11	     | 
|RocketTile__GCB0                                         | cmdRouter/cmd/_T_inst_funct_reg                                                                 | Implied   | 2 x 7                | RAM32M x 2	      | 
|RocketTile__GCB0                                         | cmdRouter/cmd/_T_inst_xd_reg                                                                    | Implied   | 2 x 1                | RAM16X1D x 1	    | 
|RocketTile__GCB0                                         | cmdRouter/cmd/_T_inst_rd_reg                                                                    | Implied   | 2 x 5                | RAM32M x 1	      | 
|RocketTile__GCB0                                         | cmdRouter/cmd/_T_inst_opcode_reg                                                                | Implied   | 2 x 7                | RAM32M x 2	      | 
|RocketTile__GCB0                                         | cmdRouter/cmd/_T_rs1_reg                                                                        | Implied   | 2 x 64               | RAM32M x 11	     | 
|RocketTile__GCB0                                         | cmdRouter/cmd/_T_rs2_reg                                                                        | Implied   | 2 x 64               | RAM32M x 11	     | 
|RocketTile__GCB0                                         | accumulator/cmd/_T_inst_funct_reg                                                               | Implied   | 2 x 7                | RAM32M x 2	      | 
|RocketTile__GCB0                                         | accumulator/cmd/_T_inst_xd_reg                                                                  | Implied   | 2 x 1                | RAM16X1D x 1	    | 
|RocketTile__GCB0                                         | accumulator/cmd/_T_inst_rd_reg                                                                  | Implied   | 2 x 5                | RAM32M x 1	      | 
|RocketTile__GCB0                                         | accumulator/cmd/_T_rs1_reg                                                                      | Implied   | 2 x 64               | RAM32M x 11	     | 
|RocketTile__GCB0                                         | accumulator/cmd/_T_rs2_reg                                                                      | Implied   | 2 x 2                | RAM16X1D x 2	    | 
|RocketTile__GCB0                                         | Queue_2/_T_rd_reg                                                                               | Implied   | 2 x 5                | RAM32M x 1	      | 
|RocketTile__GCB0                                         | Queue_2/_T_data_reg                                                                             | Implied   | 2 x 64               | RAM32M x 11	     | 
|RocketTile__GCB4                                         | SimpleHellaCacheIF/replayq/nackq/_T_reg                                                         | Implied   | 2 x 1                | RAM16X1D x 1	    | 
|RocketTile__GCB4                                         | buffer/Queue_2/_T_param_reg                                                                     | Implied   | 2 x 2                | RAM16X1D x 2	    | 
|RocketTile__GCB4                                         | buffer/Queue_2/_T_size_reg                                                                      | Implied   | 2 x 4                | RAM32M x 1	      | 
|RocketTile__GCB4                                         | buffer/Queue_2/_T_source_reg                                                                    | Implied   | 2 x 2                | RAM16X1D x 2	    | 
|RocketTile__GCB4                                         | buffer/Queue_2/_T_address_reg                                                                   | Implied   | 2 x 32               | RAM32M x 6	      | 
|RocketTile__GCB4                                         | buffer/Queue_3/_T_opcode_reg                                                                    | Implied   | 2 x 3                | RAM32M x 1	      | 
|RocketTile__GCB4                                         | buffer/Queue_3/_T_param_reg                                                                     | Implied   | 2 x 3                | RAM32M x 1	      | 
|RocketTile__GCB4                                         | buffer/Queue_3/_T_size_reg                                                                      | Implied   | 2 x 4                | RAM32M x 1	      | 
|RocketTile__GCB4                                         | buffer/Queue_3/_T_source_reg                                                                    | Implied   | 2 x 1                | RAM16X1D x 2	    | 
|RocketTile__GCB4                                         | buffer/Queue_3/_T_address_reg                                                                   | Implied   | 2 x 32               | RAM32M x 6	      | 
|RocketTile__GCB4                                         | buffer/Queue_3/_T_data_reg                                                                      | Implied   | 2 x 64               | RAM32M x 11	     | 
|subsystem_sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4buf/Queue/_T_id_reg                                    | Implied   | 2 x 4                | RAM32M x 1	      | 
|subsystem_sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4buf/Queue/_T_addr_reg                                  | Implied   | 2 x 31               | RAM32M x 6	      | 
|subsystem_sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4buf/Queue/_T_len_reg                                   | Implied   | 2 x 8                | RAM32M x 2	      | 
|subsystem_sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4buf/Queue/_T_size_reg                                  | Implied   | 2 x 3                | RAM32M x 1	      | 
|subsystem_sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4buf/Queue_1/_T_data_reg                                | Implied   | 2 x 64               | RAM32M x 11	     | 
|subsystem_sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4buf/Queue_1/_T_strb_reg                                | Implied   | 2 x 8                | RAM32M x 2	      | 
|subsystem_sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4buf/Queue_3/_T_id_reg                                  | Implied   | 2 x 4                | RAM32M x 1	      | 
|subsystem_sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4buf/Queue_3/_T_addr_reg                                | Implied   | 2 x 31               | RAM32M x 6	      | 
|subsystem_sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4buf/Queue_3/_T_len_reg                                 | Implied   | 2 x 8                | RAM32M x 2	      | 
|subsystem_sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4buf/Queue_3/_T_size_reg                                | Implied   | 2 x 3                | RAM32M x 1	      | 
|subsystem_sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4buf/Queue_4/_T_last_reg                                | Implied   | 2 x 1                | RAM16X1D x 1	    | 
|subsystem_sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4yank/QueueCompatibility_7/_T_tl_state_size_reg         | Implied   | 8 x 4                | RAM32M x 1	      | 
|subsystem_sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4yank/QueueCompatibility_6/_T_tl_state_size_reg         | Implied   | 8 x 4                | RAM32M x 1	      | 
|subsystem_sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4buf/Queue_2/_T_id_reg                                  | Implied   | 2 x 4                | RAM32M x 1	      | 
|subsystem_sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4yank/QueueCompatibility_7/_T_tl_state_source_reg       | Implied   | 8 x 5                | RAM32M x 1	      | 
|subsystem_sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4yank/QueueCompatibility_6/_T_tl_state_source_reg       | Implied   | 8 x 5                | RAM32M x 1	      | 
|subsystem_sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4buf/Queue_4/_T_id_reg                                  | Implied   | 2 x 4                | RAM32M x 1	      | 
|subsystem_sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4deint/QueueCompatibility_4/_T_last_reg                 | Implied   | 8 x 1                | RAM16X1D x 1	    | 
|subsystem_sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4deint/QueueCompatibility_3/_T_last_reg                 | Implied   | 8 x 1                | RAM16X1D x 1	    | 
|subsystem_sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4deint/QueueCompatibility_2/_T_last_reg                 | Implied   | 8 x 1                | RAM16X1D x 1	    | 
|subsystem_sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4deint/QueueCompatibility_1/_T_last_reg                 | Implied   | 8 x 1                | RAM16X1D x 1	    | 
|subsystem_sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4deint/QueueCompatibility/_T_last_reg                   | Implied   | 8 x 1                | RAM16X1D x 1	    | 
|subsystem_sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4buf/Queue_4/_T_data_reg                                | Implied   | 2 x 64               | RAM32M x 11	     | 
|subsystem_sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4deint/QueueCompatibility_4/_T_data_reg                 | Implied   | 8 x 64               | RAM32M x 11	     | 
|subsystem_sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4deint/QueueCompatibility_3/_T_data_reg                 | Implied   | 8 x 64               | RAM32M x 11	     | 
|subsystem_sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4deint/QueueCompatibility_2/_T_data_reg                 | Implied   | 8 x 64               | RAM32M x 11	     | 
|subsystem_sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4deint/QueueCompatibility_1/_T_data_reg                 | Implied   | 8 x 64               | RAM32M x 11	     | 
|subsystem_sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4deint/QueueCompatibility/_T_data_reg                   | Implied   | 8 x 64               | RAM32M x 11	     | 
|subsystem_sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4buf/Queue_4/_T_resp_reg                                | Implied   | 2 x 2                | RAM16X1D x 2	    | 
|subsystem_sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4deint/QueueCompatibility_4/_T_resp_reg                 | Implied   | 8 x 2                | RAM16X1D x 2	    | 
|subsystem_sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4deint/QueueCompatibility_3/_T_resp_reg                 | Implied   | 8 x 2                | RAM16X1D x 2	    | 
|subsystem_sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4deint/QueueCompatibility_2/_T_resp_reg                 | Implied   | 8 x 2                | RAM16X1D x 2	    | 
|subsystem_sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4deint/QueueCompatibility_1/_T_resp_reg                 | Implied   | 8 x 2                | RAM16X1D x 2	    | 
|subsystem_sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4deint/QueueCompatibility/_T_resp_reg                   | Implied   | 8 x 2                | RAM16X1D x 2	    | 
|subsystem_sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4yank/QueueCompatibility_2/_T_tl_state_size_reg         | Implied   | 8 x 4                | RAM32M x 1	      | 
|subsystem_sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4yank/QueueCompatibility_1/_T_tl_state_size_reg         | Implied   | 8 x 4                | RAM32M x 1	      | 
|subsystem_sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4deint/QueueCompatibility_4/_T_echo_tl_state_size_reg   | Implied   | 8 x 4                | RAM32M x 1	      | 
|subsystem_sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4deint/QueueCompatibility_3/_T_echo_tl_state_size_reg   | Implied   | 8 x 4                | RAM32M x 1	      | 
|subsystem_sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4deint/QueueCompatibility_2/_T_echo_tl_state_size_reg   | Implied   | 8 x 4                | RAM32M x 1	      | 
|subsystem_sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4deint/QueueCompatibility_1/_T_echo_tl_state_size_reg   | Implied   | 8 x 4                | RAM32M x 1	      | 
|subsystem_sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4deint/QueueCompatibility/_T_echo_tl_state_size_reg     | Implied   | 8 x 4                | RAM32M x 1	      | 
|subsystem_sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4yank/QueueCompatibility_2/_T_tl_state_source_reg       | Implied   | 8 x 5                | RAM32M x 1	      | 
|subsystem_sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4yank/QueueCompatibility_1/_T_tl_state_source_reg       | Implied   | 8 x 5                | RAM32M x 1	      | 
|subsystem_sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4deint/QueueCompatibility_4/_T_echo_tl_state_source_reg | Implied   | 8 x 5                | RAM32M x 1	      | 
|subsystem_sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4deint/QueueCompatibility_3/_T_echo_tl_state_source_reg | Implied   | 8 x 5                | RAM32M x 1	      | 
|subsystem_sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4deint/QueueCompatibility_2/_T_echo_tl_state_source_reg | Implied   | 8 x 5                | RAM32M x 1	      | 
|subsystem_sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4deint/QueueCompatibility_1/_T_echo_tl_state_source_reg | Implied   | 8 x 5                | RAM32M x 1	      | 
|subsystem_sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4deint/QueueCompatibility/_T_echo_tl_state_source_reg   | Implied   | 8 x 5                | RAM32M x 1	      | 
|subsystem_sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4deint/QueueCompatibility_4/_T_id_reg                   | Implied   | 8 x 3                | RAM32M x 1	      | 
|subsystem_sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4deint/QueueCompatibility_3/_T_id_reg                   | Implied   | 8 x 3                | RAM32M x 1	      | 
|subsystem_sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4deint/QueueCompatibility_2/_T_id_reg                   | Implied   | 8 x 3                | RAM32M x 1	      | 
|subsystem_sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4deint/QueueCompatibility_1/_T_id_reg                   | Implied   | 8 x 3                | RAM32M x 1	      | 
|subsystem_sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4deint/QueueCompatibility/_T_id_reg                     | Implied   | 8 x 3                | RAM32M x 1	      | 
|subsystem_sbus                                           | coupler_to_port_named_mmio_port_axi4/axi4buf/Queue_2/_T_resp_reg                                | Implied   | 2 x 2                | RAM16X1D x 2	    | 
|\subsystem_fbus/coupler_from_port_named_slave_port_axi4  | buffer/Queue_1/_T_opcode_reg                                                                    | Implied   | 2 x 3                | RAM32M x 1	      | 
|\subsystem_fbus/coupler_from_port_named_slave_port_axi4  | buffer/Queue_1/_T_source_reg                                                                    | Implied   | 2 x 4                | RAM32M x 1	      | 
|\subsystem_fbus/coupler_from_port_named_slave_port_axi4  | axi4yank/QueueCompatibility_2/_T_real_last_reg                                                  | Implied   | 4 x 1                | RAM16X1D x 1	    | 
|\subsystem_fbus/coupler_from_port_named_slave_port_axi4  | axi4yank/QueueCompatibility_3/_T_real_last_reg                                                  | Implied   | 4 x 1                | RAM16X1D x 1	    | 
|subsystem_cbus                                           | buffer/Queue/_T_opcode_reg                                                                      | Implied   | 2 x 3                | RAM32M x 1	      | 
|subsystem_cbus                                           | buffer/Queue/_T_size_reg                                                                        | Implied   | 2 x 4                | RAM32M x 1	      | 
|subsystem_cbus                                           | buffer/Queue/_T_source_reg                                                                      | Implied   | 2 x 5                | RAM32M x 1	      | 
|subsystem_cbus                                           | buffer/Queue/_T_address_reg                                                                     | Implied   | 2 x 28               | RAM32M x 5	      | 
|subsystem_cbus                                           | buffer/Queue/_T_mask_reg                                                                        | Implied   | 2 x 8                | RAM32M x 2	      | 
|subsystem_cbus                                           | buffer/Queue/_T_data_reg                                                                        | Implied   | 2 x 64               | RAM32M x 11	     | 
|subsystem_cbus                                           | buffer/Queue_1/_T_opcode_reg                                                                    | Implied   | 2 x 3                | RAM32M x 1	      | 
|subsystem_cbus                                           | buffer/Queue_1/_T_param_reg                                                                     | Implied   | 2 x 2                | RAM16X1D x 2	    | 
|subsystem_cbus                                           | buffer/Queue_1/_T_size_reg                                                                      | Implied   | 2 x 4                | RAM32M x 1	      | 
|subsystem_cbus                                           | buffer/Queue_1/_T_source_reg                                                                    | Implied   | 2 x 5                | RAM32M x 1	      | 
|subsystem_cbus                                           | buffer/Queue_1/_T_sink_reg                                                                      | Implied   | 2 x 1                | RAM16X1D x 1	    | 
|subsystem_cbus                                           | buffer/Queue_1/_T_denied_reg                                                                    | Implied   | 2 x 1                | RAM16X1D x 1	    | 
|subsystem_cbus                                           | buffer/Queue_1/_T_data_reg                                                                      | Implied   | 2 x 64               | RAM32M x 11	     | 
|subsystem_cbus                                           | buffer/Queue_1/_T_corrupt_reg                                                                   | Implied   | 2 x 1                | RAM16X1D x 1	    | 
|subsystem_cbus                                           | wrapped_error_device/buffer/Queue/_T_opcode_reg                                                 | Implied   | 2 x 3                | RAM32M x 1	      | 
|subsystem_cbus                                           | wrapped_error_device/buffer/Queue/_T_size_reg                                                   | Implied   | 2 x 4                | RAM32M x 1	      | 
|subsystem_cbus                                           | wrapped_error_device/buffer/Queue_1/_T_opcode_reg                                               | Implied   | 2 x 3                | RAM32M x 1	      | 
|subsystem_cbus                                           | wrapped_error_device/buffer/Queue_1/_T_param_reg                                                | Implied   | 2 x 2                | RAM16X1D x 2	    | 
|subsystem_cbus                                           | wrapped_error_device/buffer/Queue_1/_T_size_reg                                                 | Implied   | 2 x 4                | RAM32M x 1	      | 
|subsystem_cbus                                           | wrapped_error_device/buffer/Queue/_T_source_reg                                                 | Implied   | 2 x 5                | RAM32M x 1	      | 
|subsystem_cbus                                           | wrapped_error_device/buffer/Queue_1/_T_source_reg                                               | Implied   | 2 x 5                | RAM32M x 1	      | 
|subsystem_cbus                                           | wrapped_error_device/buffer/Queue_1/_T_sink_reg                                                 | Implied   | 2 x 1                | RAM16X1D x 1	    | 
|subsystem_cbus                                           | wrapped_error_device/buffer/Queue_1/_T_denied_reg                                               | Implied   | 2 x 1                | RAM16X1D x 1	    | 
|subsystem_cbus                                           | wrapped_error_device/buffer/Queue_1/_T_data_reg                                                 | Implied   | 2 x 64               | RAM32M x 11	     | 
|subsystem_cbus                                           | wrapped_error_device/buffer/Queue_1/_T_corrupt_reg                                              | Implied   | 2 x 1                | RAM16X1D x 1	    | 
|subsystem_l2_wrapper                                     | bh/TLBroadcastTracker/o_data/_T_mask_reg                                                        | Implied   | 8 x 8                | RAM32M x 2	      | 
|subsystem_l2_wrapper                                     | bh/TLBroadcastTracker/o_data/_T_data_reg                                                        | Implied   | 8 x 64               | RAM32M x 11	     | 
|subsystem_l2_wrapper                                     | bh/TLBroadcastTracker_1/o_data/_T_mask_reg                                                      | Implied   | 8 x 8                | RAM32M x 2	      | 
|subsystem_l2_wrapper                                     | bh/TLBroadcastTracker_1/o_data/_T_data_reg                                                      | Implied   | 8 x 64               | RAM32M x 11	     | 
|subsystem_l2_wrapper                                     | bh/TLBroadcastTracker_2/o_data/_T_mask_reg                                                      | Implied   | 8 x 8                | RAM32M x 2	      | 
|subsystem_l2_wrapper                                     | bh/TLBroadcastTracker_2/o_data/_T_data_reg                                                      | Implied   | 8 x 64               | RAM32M x 11	     | 
|subsystem_l2_wrapper                                     | bh/TLBroadcastTracker_3/o_data/_T_mask_reg                                                      | Implied   | 8 x 8                | RAM32M x 2	      | 
|subsystem_l2_wrapper                                     | bh/TLBroadcastTracker_3/o_data/_T_data_reg                                                      | Implied   | 8 x 64               | RAM32M x 11	     | 
|subsystem_l2_wrapper                                     | shrinker/_T_8_reg                                                                               | Implied   | 4 x 7                | RAM32M x 2	      | 
|ExampleRocketSystem__GC0                                 | subsystem_fbus/buffer/Queue_1/_T_opcode_reg                                                     | Implied   | 2 x 3                | RAM32M x 1	      | 
|ExampleRocketSystem__GC0                                 | subsystem_fbus/buffer/Queue_1/_T_source_reg                                                     | Implied   | 2 x 4                | RAM32M x 1	      | 
+---------------------------------------------------------+-------------------------------------------------------------------------------------------------+-----------+----------------------+------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------------+------------+----------+
|      |RTL Partition              |Replication |Instances |
+------+---------------------------+------------+----------+
|1     |GRHConvRoccAccel__GB0      |           1|     20642|
|2     |GRHConvRoccAccel__GB1      |           1|      7840|
|3     |GRHActivatePE__GB0         |           1|     26050|
|4     |GRHActivatePE__GB1         |           1|      4801|
|5     |GRHActivatePE__GB2         |           1|      5861|
|6     |GRHActivatePE__GB3         |           1|      7451|
|7     |GRHActivateRoccAccel__GCB0 |           1|     14355|
|8     |GRHActivateRoccAccel__GCB1 |           1|      4321|
|9     |GRHActivateRoccAccel__GCB2 |           1|      2975|
|10    |GRHActivateRoccAccel__GCB3 |           1|      3445|
|11    |DCache                     |           1|     13752|
|12    |PTW                        |           1|      3711|
|13    |ExampleRocketSystem__GC0   |           1|     18764|
|14    |grh_chip_top__GC0          |           1|      1687|
|15    |FPU                        |           1|     20785|
|16    |grh_chip_top_GT0           |           1|     41660|
|17    |grh_chip_top_GT1           |           1|      9328|
+------+---------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7053] The timing for the instance dut/tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance dut/tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance dut/tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance dut/tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance dut/tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance dut/tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance dut/tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance dut/tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance dut/tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram_reg_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance dut/tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram_reg_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance dut/tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram_reg_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance dut/tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram_reg_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance dut/tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram_reg_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance dut/tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram_reg_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance dut/tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram_reg_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance dut/tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram_reg_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance dut/tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram_reg_16 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance dut/tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram_reg_17 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance dut/tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram_reg_18 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance dut/tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram_reg_19 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance dut/tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram_reg_20 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance dut/tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram_reg_21 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance dut/tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram_reg_22 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance dut/tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram_reg_23 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance dut/tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram_reg_24 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance dut/tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram_reg_25 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance dut/tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram_reg_26 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance dut/tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram_reg_27 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance dut/tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram_reg_28 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance dut/tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram_reg_29 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance dut/tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram_reg_30 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance dut/tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram_reg_31 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance dut/tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram_reg_32 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance dut/tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram_reg_33 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance dut/tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram_reg_34 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance dut/tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram_reg_35 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance dut/tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram_reg_36 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance dut/tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram_reg_37 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance dut/tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram_reg_38 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance dut/tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram_reg_39 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance dut/tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram_reg_40 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance dut/tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram_reg_41 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance dut/tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram_reg_42 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance dut/tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram_reg_43 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance dut/tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram_reg_44 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance dut/tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram_reg_45 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance dut/tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram_reg_46 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance dut/tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram_reg_47 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance dut/tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram_reg_48 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance dut/tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram_reg_49 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance dut/tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram_reg_50 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance dut/tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram_reg_51 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance dut/tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram_reg_52 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance dut/tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram_reg_53 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance dut/tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram_reg_54 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance dut/tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram_reg_55 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance dut/tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram_reg_56 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance dut/tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram_reg_57 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance dut/tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram_reg_58 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance dut/tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram_reg_59 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance dut/tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram_reg_60 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance dut/tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram_reg_61 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance dut/tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram_reg_62 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance dut/tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram_reg_63 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance dut/tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram_reg_64 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance dut/tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram_reg_65 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance dut/tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram_reg_66 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance dut/tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram_reg_67 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance dut/tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram_reg_68 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance dut/tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram_reg_69 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance dut/tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram_reg_70 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance dut/tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram_reg_71 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance dut/tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram_reg_72 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance dut/tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram_reg_73 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance dut/tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram_reg_74 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance dut/tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram_reg_75 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance dut/tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram_reg_76 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance dut/tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram_reg_77 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance dut/tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram_reg_78 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance dut/tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram_reg_79 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance dut/tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram_reg_80 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance dut/tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram_reg_81 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance dut/tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram_reg_82 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance dut/tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram_reg_83 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance dut/tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram_reg_84 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance dut/tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram_reg_85 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance dut/tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram_reg_86 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance dut/tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram_reg_87 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance dut/tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram_reg_88 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance dut/tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram_reg_89 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance dut/tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram_reg_90 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance dut/tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram_reg_91 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance dut/tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram_reg_92 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance dut/tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram_reg_93 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance dut/tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram_reg_94 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance dut/tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram_reg_95 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance dut/tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram_reg_96 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance dut/tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram_reg_97 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance dut/tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram_reg_98 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance dut/tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram_reg_99 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-7053' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-7053' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:09:43 ; elapsed = 00:11:14 . Memory (MB): peak = 3237.863 ; gain = 1529.902 ; free physical = 434 ; free virtual = 1813
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------------+------------+----------+
|      |RTL Partition              |Replication |Instances |
+------+---------------------------+------------+----------+
|1     |GRHConvRoccAccel__GB0      |           1|      8169|
|2     |GRHConvRoccAccel__GB1      |           1|      2504|
|3     |GRHActivatePE__GB0         |           1|      4918|
|4     |GRHActivatePE__GB1         |           1|      1313|
|5     |GRHActivatePE__GB2         |           1|      1605|
|6     |GRHActivatePE__GB3         |           1|      2043|
|7     |GRHActivateRoccAccel__GCB0 |           1|      8060|
|8     |GRHActivateRoccAccel__GCB1 |           1|      3553|
|9     |GRHActivateRoccAccel__GCB2 |           1|      1871|
|10    |GRHActivateRoccAccel__GCB3 |           1|      2541|
|11    |DCache                     |           1|      6267|
|12    |PTW                        |           1|      1587|
|13    |ExampleRocketSystem__GC0   |           1|      8512|
|14    |grh_chip_top__GC0          |           1|      1127|
|15    |FPU                        |           1|      8568|
|16    |grh_chip_top_GT0           |           1|     19769|
|17    |grh_chip_top_GT1           |           1|      4806|
+------+---------------------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop dut/tile/fpuOpt/sfma/fma/_T_2_sExpSum_reg[9] is being inverted and renamed to dut/tile/fpuOpt/sfma/fma/_T_2_sExpSum_reg[9]_inv.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module \mem/clk_conv  has unconnected pin s_axi_awregion[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \mem/clk_conv  has unconnected pin s_axi_awregion[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \mem/clk_conv  has unconnected pin s_axi_awregion[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \mem/clk_conv  has unconnected pin s_axi_awregion[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \mem/clk_conv  has unconnected pin s_axi_arregion[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \mem/clk_conv  has unconnected pin s_axi_arregion[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \mem/clk_conv  has unconnected pin s_axi_arregion[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \mem/clk_conv  has unconnected pin s_axi_arregion[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \mmio/uart_inst/uart16550_inst  has unconnected pin ctsn
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:09:55 ; elapsed = 00:11:27 . Memory (MB): peak = 3237.863 ; gain = 1529.902 ; free physical = 438 ; free virtual = 1940
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:09:55 ; elapsed = 00:11:27 . Memory (MB): peak = 3237.863 ; gain = 1529.902 ; free physical = 439 ; free virtual = 1941
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:10:06 ; elapsed = 00:11:38 . Memory (MB): peak = 3237.863 ; gain = 1529.902 ; free physical = 434 ; free virtual = 1936
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:10:07 ; elapsed = 00:11:38 . Memory (MB): peak = 3237.863 ; gain = 1529.902 ; free physical = 434 ; free virtual = 1937
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:10:10 ; elapsed = 00:11:42 . Memory (MB): peak = 3237.863 ; gain = 1529.902 ; free physical = 432 ; free virtual = 1935
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:10:10 ; elapsed = 00:11:42 . Memory (MB): peak = 3237.863 ; gain = 1529.902 ; free physical = 433 ; free virtual = 1936
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-------------+-----------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name  | RTL Name                                                                                            | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-------------+-----------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|grh_chip_top | dut/tile/intsink/SynchronizerShiftReg_w1_d3/NonSyncResetSynchronizerPrimitiveShiftReg_d3/sync_0_reg | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|grh_chip_top | dut/asyncXing/SynchronizerShiftReg_w2_d3/NonSyncResetSynchronizerPrimitiveShiftReg_d3/sync_0_reg    | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+-------------+-----------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------------+----------+
|      |BlackBox name         |Instances |
+------+----------------------+----------+
|1     |clk_wiz_0             |         1|
|2     |Mul8bit               |       198|
|3     |axi_clock_converter_0 |         1|
|4     |mig_7series_0         |         1|
|5     |axi_uart16550_0       |         1|
+------+----------------------+----------+

Report Cell Usage: 
+------+----------------------+------+
|      |Cell                  |Count |
+------+----------------------+------+
|1     |Mul8bit               |     1|
|2     |Mul8bit__198          |     1|
|3     |Mul8bit__199          |     1|
|4     |Mul8bit__200          |     1|
|5     |Mul8bit__201          |     1|
|6     |Mul8bit__202          |     1|
|7     |Mul8bit__203          |     1|
|8     |Mul8bit__204          |     1|
|9     |Mul8bit__205          |     1|
|10    |Mul8bit__206          |     1|
|11    |Mul8bit__207          |     1|
|12    |Mul8bit__208          |     1|
|13    |Mul8bit__209          |     1|
|14    |Mul8bit__210          |     1|
|15    |Mul8bit__211          |     1|
|16    |Mul8bit__212          |     1|
|17    |Mul8bit__213          |     1|
|18    |Mul8bit__214          |     1|
|19    |Mul8bit__215          |     1|
|20    |Mul8bit__216          |     1|
|21    |Mul8bit__217          |     1|
|22    |Mul8bit__218          |     1|
|23    |Mul8bit__219          |     1|
|24    |Mul8bit__220          |     1|
|25    |Mul8bit__221          |     1|
|26    |Mul8bit__222          |     1|
|27    |Mul8bit__223          |     1|
|28    |Mul8bit__224          |     1|
|29    |Mul8bit__225          |     1|
|30    |Mul8bit__226          |     1|
|31    |Mul8bit__227          |     1|
|32    |Mul8bit__228          |     1|
|33    |Mul8bit__229          |     1|
|34    |Mul8bit__230          |     1|
|35    |Mul8bit__231          |     1|
|36    |Mul8bit__232          |     1|
|37    |Mul8bit__233          |     1|
|38    |Mul8bit__234          |     1|
|39    |Mul8bit__235          |     1|
|40    |Mul8bit__236          |     1|
|41    |Mul8bit__237          |     1|
|42    |Mul8bit__238          |     1|
|43    |Mul8bit__239          |     1|
|44    |Mul8bit__240          |     1|
|45    |Mul8bit__241          |     1|
|46    |Mul8bit__242          |     1|
|47    |Mul8bit__243          |     1|
|48    |Mul8bit__244          |     1|
|49    |Mul8bit__245          |     1|
|50    |Mul8bit__246          |     1|
|51    |Mul8bit__247          |     1|
|52    |Mul8bit__248          |     1|
|53    |Mul8bit__249          |     1|
|54    |Mul8bit__250          |     1|
|55    |Mul8bit__251          |     1|
|56    |Mul8bit__252          |     1|
|57    |Mul8bit__253          |     1|
|58    |Mul8bit__254          |     1|
|59    |Mul8bit__255          |     1|
|60    |Mul8bit__256          |     1|
|61    |Mul8bit__257          |     1|
|62    |Mul8bit__258          |     1|
|63    |Mul8bit__259          |     1|
|64    |Mul8bit__260          |     1|
|65    |Mul8bit__261          |     1|
|66    |Mul8bit__262          |     1|
|67    |Mul8bit__263          |     1|
|68    |Mul8bit__264          |     1|
|69    |Mul8bit__265          |     1|
|70    |Mul8bit__266          |     1|
|71    |Mul8bit__267          |     1|
|72    |Mul8bit__268          |     1|
|73    |Mul8bit__269          |     1|
|74    |Mul8bit__270          |     1|
|75    |Mul8bit__271          |     1|
|76    |Mul8bit__272          |     1|
|77    |Mul8bit__273          |     1|
|78    |Mul8bit__274          |     1|
|79    |Mul8bit__275          |     1|
|80    |Mul8bit__276          |     1|
|81    |Mul8bit__277          |     1|
|82    |Mul8bit__278          |     1|
|83    |Mul8bit__279          |     1|
|84    |Mul8bit__280          |     1|
|85    |Mul8bit__281          |     1|
|86    |Mul8bit__282          |     1|
|87    |Mul8bit__283          |     1|
|88    |Mul8bit__284          |     1|
|89    |Mul8bit__285          |     1|
|90    |Mul8bit__286          |     1|
|91    |Mul8bit__287          |     1|
|92    |Mul8bit__288          |     1|
|93    |Mul8bit__289          |     1|
|94    |Mul8bit__290          |     1|
|95    |Mul8bit__291          |     1|
|96    |Mul8bit__292          |     1|
|97    |Mul8bit__293          |     1|
|98    |Mul8bit__294          |     1|
|99    |Mul8bit__295          |     1|
|100   |Mul8bit__296          |     1|
|101   |Mul8bit__297          |     1|
|102   |Mul8bit__298          |     1|
|103   |Mul8bit__299          |     1|
|104   |Mul8bit__300          |     1|
|105   |Mul8bit__301          |     1|
|106   |Mul8bit__302          |     1|
|107   |Mul8bit__303          |     1|
|108   |Mul8bit__304          |     1|
|109   |Mul8bit__305          |     1|
|110   |Mul8bit__306          |     1|
|111   |Mul8bit__307          |     1|
|112   |Mul8bit__308          |     1|
|113   |Mul8bit__309          |     1|
|114   |Mul8bit__310          |     1|
|115   |Mul8bit__311          |     1|
|116   |Mul8bit__312          |     1|
|117   |Mul8bit__313          |     1|
|118   |Mul8bit__314          |     1|
|119   |Mul8bit__315          |     1|
|120   |Mul8bit__316          |     1|
|121   |Mul8bit__317          |     1|
|122   |Mul8bit__318          |     1|
|123   |Mul8bit__319          |     1|
|124   |Mul8bit__320          |     1|
|125   |Mul8bit__321          |     1|
|126   |Mul8bit__322          |     1|
|127   |Mul8bit__323          |     1|
|128   |Mul8bit__324          |     1|
|129   |Mul8bit__325          |     1|
|130   |Mul8bit__326          |     1|
|131   |Mul8bit__327          |     1|
|132   |Mul8bit__328          |     1|
|133   |Mul8bit__329          |     1|
|134   |Mul8bit__330          |     1|
|135   |Mul8bit__331          |     1|
|136   |Mul8bit__332          |     1|
|137   |Mul8bit__333          |     1|
|138   |Mul8bit__334          |     1|
|139   |Mul8bit__335          |     1|
|140   |Mul8bit__336          |     1|
|141   |Mul8bit__337          |     1|
|142   |Mul8bit__338          |     1|
|143   |Mul8bit__339          |     1|
|144   |Mul8bit__340          |     1|
|145   |Mul8bit__341          |     1|
|146   |Mul8bit__342          |     1|
|147   |Mul8bit__343          |     1|
|148   |Mul8bit__344          |     1|
|149   |Mul8bit__345          |     1|
|150   |Mul8bit__346          |     1|
|151   |Mul8bit__347          |     1|
|152   |Mul8bit__348          |     1|
|153   |Mul8bit__349          |     1|
|154   |Mul8bit__350          |     1|
|155   |Mul8bit__351          |     1|
|156   |Mul8bit__352          |     1|
|157   |Mul8bit__353          |     1|
|158   |Mul8bit__354          |     1|
|159   |Mul8bit__355          |     1|
|160   |Mul8bit__356          |     1|
|161   |Mul8bit__357          |     1|
|162   |Mul8bit__358          |     1|
|163   |Mul8bit__359          |     1|
|164   |Mul8bit__360          |     1|
|165   |Mul8bit__361          |     1|
|166   |Mul8bit__362          |     1|
|167   |Mul8bit__363          |     1|
|168   |Mul8bit__364          |     1|
|169   |Mul8bit__365          |     1|
|170   |Mul8bit__366          |     1|
|171   |Mul8bit__367          |     1|
|172   |Mul8bit__368          |     1|
|173   |Mul8bit__369          |     1|
|174   |Mul8bit__370          |     1|
|175   |Mul8bit__371          |     1|
|176   |Mul8bit__372          |     1|
|177   |Mul8bit__373          |     1|
|178   |Mul8bit__374          |     1|
|179   |Mul8bit__375          |     1|
|180   |Mul8bit__376          |     1|
|181   |Mul8bit__377          |     1|
|182   |Mul8bit__378          |     1|
|183   |Mul8bit__379          |     1|
|184   |Mul8bit__380          |     1|
|185   |Mul8bit__381          |     1|
|186   |Mul8bit__382          |     1|
|187   |Mul8bit__383          |     1|
|188   |Mul8bit__384          |     1|
|189   |Mul8bit__385          |     1|
|190   |Mul8bit__386          |     1|
|191   |Mul8bit__387          |     1|
|192   |Mul8bit__388          |     1|
|193   |Mul8bit__389          |     1|
|194   |Mul8bit__390          |     1|
|195   |Mul8bit__391          |     1|
|196   |Mul8bit__392          |     1|
|197   |Mul8bit__393          |     1|
|198   |Mul8bit__394          |     1|
|199   |axi_clock_converter_0 |     1|
|200   |axi_uart16550_0       |     1|
|201   |clk_wiz_0             |     1|
|202   |mig_7series_0         |     1|
|203   |BUFG                  |     1|
|204   |CARRY4                |  2669|
|205   |DSP48E1               |     4|
|206   |DSP48E1_1             |     1|
|207   |DSP48E1_2             |     5|
|208   |LUT1                  |   169|
|209   |LUT2                  |  2391|
|210   |LUT3                  |  5964|
|211   |LUT4                  | 15601|
|212   |LUT5                  | 10739|
|213   |LUT6                  | 19976|
|214   |MUXF7                 |  1718|
|215   |MUXF8                 |   334|
|216   |RAM128X1D             |  1028|
|217   |RAM16X1D              |    53|
|218   |RAM32M                |   401|
|219   |RAM64X1D              |   172|
|220   |RAMB18E1              |   256|
|221   |SRL16E                |     2|
|222   |FDCE                  |   156|
|223   |FDPE                  |     8|
|224   |FDRE                  | 21929|
|225   |FDSE                  |    66|
|226   |IBUF                  |     6|
|227   |OBUF                  |     6|
|228   |OBUFT                 |    12|
+------+----------------------+------+

Report Instance Areas: 
+------+--------------------------------------------------------------+----------------------------------------------------+------+
|      |Instance                                                      |Module                                              |Cells |
+------+--------------------------------------------------------------+----------------------------------------------------+------+
|1     |top                                                           |                                                    | 87310|
|2     |  dut                                                         |ExampleRocketSystem                                 | 84707|
|3     |    asyncXing                                                 |IntXing                                             |     3|
|4     |      SynchronizerShiftReg_w2_d3                              |SynchronizerShiftReg_w2_d3                          |     3|
|5     |        NonSyncResetSynchronizerPrimitiveShiftReg_d3          |NonSyncResetSynchronizerPrimitiveShiftReg_d3_90     |     3|
|6     |    clint                                                     |CLINT                                               |   219|
|7     |    debug_1                                                   |TLDebugModule                                       |  1504|
|8     |      dmInner                                                 |TLDebugModuleInnerAsync                             |  1319|
|9     |        AsyncQueueSink                                        |AsyncQueueSink_2                                    |    10|
|10    |          deq_bits_reg                                        |ClockCrossingReg_w15                                |     2|
|11    |          widx_gray                                           |AsyncResetSynchronizerShiftReg_w1_d3_i0_16_88       |     5|
|12    |            AsyncResetSynchronizerPrimitiveShiftReg_d3_i0     |AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_16_89 |     5|
|13    |        dmInner                                               |TLDebugModuleInner                                  |  1070|
|14    |        dmactiveSync                                          |AsyncResetSynchronizerShiftReg_w1_d3_i0_16          |     4|
|15    |          AsyncResetSynchronizerPrimitiveShiftReg_d3_i0       |AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_16_87 |     4|
|16    |        dmiXing                                               |TLAsyncCrossingSink                                 |   235|
|17    |          AsyncQueueSink                                      |AsyncQueueSink_1                                    |   190|
|18    |            AsyncValidSync_2                                  |AsyncValidSync_79                                   |     3|
|19    |              source_valid_0                                  |AsyncResetSynchronizerShiftReg_w1_d3_i0_85          |     3|
|20    |                AsyncResetSynchronizerPrimitiveShiftReg_d3_i0 |AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_86    |     3|
|21    |            AsyncValidSync_3                                  |AsyncValidSync_80                                   |     6|
|22    |              source_valid_0                                  |AsyncResetSynchronizerShiftReg_w1_d3_i0_83          |     6|
|23    |                AsyncResetSynchronizerPrimitiveShiftReg_d3_i0 |AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_84    |     6|
|24    |            deq_bits_reg                                      |ClockCrossingReg_w55                                |   175|
|25    |            widx_gray__0                                      |AsyncResetSynchronizerShiftReg_w1_d3_i0_16_81       |     4|
|26    |              AsyncResetSynchronizerPrimitiveShiftReg_d3_i0   |AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_16_82 |     4|
|27    |          AsyncQueueSource                                    |AsyncQueueSource_2                                  |    45|
|28    |            AsyncValidSync                                    |AsyncValidSync_72                                   |     3|
|29    |              source_valid_0                                  |AsyncResetSynchronizerShiftReg_w1_d3_i0_77          |     3|
|30    |                AsyncResetSynchronizerPrimitiveShiftReg_d3_i0 |AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_78    |     3|
|31    |            AsyncValidSync_1                                  |AsyncValidSync_73                                   |     3|
|32    |              source_valid_0                                  |AsyncResetSynchronizerShiftReg_w1_d3_i0_75          |     3|
|33    |                AsyncResetSynchronizerPrimitiveShiftReg_d3_i0 |AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_76    |     3|
|34    |            ridx_gray__0                                      |AsyncResetSynchronizerShiftReg_w1_d3_i0_16_74       |     4|
|35    |              AsyncResetSynchronizerPrimitiveShiftReg_d3_i0   |AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_16    |     4|
|36    |      dmOuter                                                 |TLDebugModuleOuterAsync                             |   185|
|37    |        AsyncQueueSource                                      |AsyncQueueSource_1                                  |     9|
|38    |          ridx_gray                                           |AsyncResetSynchronizerShiftReg_w1_d3_i0_70          |     4|
|39    |            AsyncResetSynchronizerPrimitiveShiftReg_d3_i0     |AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_71    |     4|
|40    |        asource                                               |TLAsyncCrossingSource                               |   105|
|41    |          AsyncQueueSink                                      |AsyncQueueSink                                      |    51|
|42    |            AsyncValidSync_2                                  |AsyncValidSync_62                                   |     3|
|43    |              source_valid_0                                  |AsyncResetSynchronizerShiftReg_w1_d3_i0_68          |     3|
|44    |                AsyncResetSynchronizerPrimitiveShiftReg_d3_i0 |AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_69    |     3|
|45    |            AsyncValidSync_3                                  |AsyncValidSync_63                                   |    11|
|46    |              source_valid_0                                  |AsyncResetSynchronizerShiftReg_w1_d3_i0_66          |    11|
|47    |                AsyncResetSynchronizerPrimitiveShiftReg_d3_i0 |AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_67    |    11|
|48    |            deq_bits_reg                                      |ClockCrossingReg_w43                                |    32|
|49    |            widx_gray__0                                      |AsyncResetSynchronizerShiftReg_w1_d3_i0_64          |     3|
|50    |              AsyncResetSynchronizerPrimitiveShiftReg_d3_i0   |AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_65    |     3|
|51    |          AsyncQueueSource                                    |AsyncQueueSource                                    |    54|
|52    |            AsyncValidSync                                    |AsyncValidSync                                      |     3|
|53    |              source_valid_0                                  |AsyncResetSynchronizerShiftReg_w1_d3_i0_60          |     3|
|54    |                AsyncResetSynchronizerPrimitiveShiftReg_d3_i0 |AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_61    |     3|
|55    |            AsyncValidSync_1                                  |AsyncValidSync_55                                   |     3|
|56    |              source_valid_0                                  |AsyncResetSynchronizerShiftReg_w1_d3_i0_58          |     3|
|57    |                AsyncResetSynchronizerPrimitiveShiftReg_d3_i0 |AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_59    |     3|
|58    |            ridx_gray                                         |AsyncResetSynchronizerShiftReg_w1_d3_i0_56          |     4|
|59    |              AsyncResetSynchronizerPrimitiveShiftReg_d3_i0   |AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_57    |     4|
|60    |        dmOuter                                               |TLDebugModuleOuter                                  |    17|
|61    |        dmactiveAckSync                                       |AsyncResetSynchronizerShiftReg_w1_d3_i0             |     3|
|62    |          AsyncResetSynchronizerPrimitiveShiftReg_d3_i0       |AsyncResetSynchronizerPrimitiveShiftReg_d3_i0       |     3|
|63    |        dmiBypass                                             |TLBusBypass                                         |    43|
|64    |          bar                                                 |TLBusBypassBar                                      |    43|
|65    |        dmiXbar                                               |TLXbar_7                                            |     8|
|66    |    dtm                                                       |DebugTransportModuleJTAG                            |   290|
|67    |      JtagBypassChain                                         |JtagBypassChain                                     |     1|
|68    |      JtagTapController                                       |JtagTapController                                   |   103|
|69    |        irChain                                               |CaptureUpdateChain_2                                |    10|
|70    |        stateMachine                                          |JtagStateMachine                                    |    82|
|71    |      dmiAccessChain                                          |CaptureUpdateChain_1                                |    46|
|72    |      dtmInfoChain                                            |CaptureUpdateChain                                  |    34|
|73    |      idcodeChain                                             |CaptureChain                                        |    33|
|74    |    intsource                                                 |IntSyncCrossingSource_2                             |     2|
|75    |      AsyncResetRegVec_w2_i0                                  |AsyncResetRegVec_w2_i0                              |     2|
|76    |    intsource_1                                               |IntSyncCrossingSource_3                             |     1|
|77    |      AsyncResetRegVec_w1_i0                                  |AsyncResetRegVec_w1_i0_54                           |     1|
|78    |    intsource_2                                               |IntSyncCrossingSource_3_0                           |     1|
|79    |      AsyncResetRegVec_w1_i0                                  |AsyncResetRegVec_w1_i0                              |     1|
|80    |    plic                                                      |TLPLIC                                              |   125|
|81    |      LevelGateway                                            |LevelGateway                                        |     3|
|82    |      Queue                                                   |Queue_27                                            |    94|
|83    |    subsystem_cbus                                            |PeripheryBus_1                                      |  3552|
|84    |      atomics                                                 |TLAtomicAutomata_1                                  |   714|
|85    |      buffer                                                  |TLBuffer_5                                          |   618|
|86    |        Queue                                                 |Queue_16                                            |   481|
|87    |        Queue_1                                               |Queue_17_53                                         |   137|
|88    |      coupler_to_bootrom                                      |SimpleLazyModule_12                                 |   871|
|89    |        fragmenter                                            |TLFragmenter_3                                      |   871|
|90    |          Repeater                                            |Repeater_3                                          |   858|
|91    |      coupler_to_clint                                        |SimpleLazyModule_9                                  |   185|
|92    |        fragmenter                                            |TLFragmenter_1                                      |   185|
|93    |          Repeater                                            |Repeater_1                                          |   175|
|94    |      coupler_to_debug                                        |SimpleLazyModule_10                                 |   736|
|95    |        fragmenter                                            |TLFragmenter_2                                      |   736|
|96    |          Repeater                                            |Repeater_2                                          |   726|
|97    |      coupler_to_plic                                         |SimpleLazyModule_8                                  |    98|
|98    |        fragmenter                                            |TLFragmenter                                        |    98|
|99    |          Repeater                                            |Repeater                                            |    82|
|100   |      fixer                                                   |TLFIFOFixer_3                                       |    72|
|101   |      out_xbar                                                |TLXbar_5                                            |   129|
|102   |      wrapped_error_device                                    |SimpleLazyModule_6                                  |   129|
|103   |        buffer                                                |TLBuffer_6                                          |    52|
|104   |          Queue                                               |Queue_19                                            |    10|
|105   |          Queue_1                                             |Queue_17                                            |    42|
|106   |        error                                                 |TLError                                             |    77|
|107   |          a                                                   |Queue_18                                            |    48|
|108   |    subsystem_fbus                                            |FrontBus                                            |    59|
|109   |      buffer                                                  |TLBuffer_3                                          |    13|
|110   |        Queue_1                                               |Queue_8_52                                          |    13|
|111   |      coupler_from_port_named_slave_port_axi4                 |SimpleLazyModule_5                                  |    41|
|112   |        axi42tl                                               |AXI4ToTL                                            |    17|
|113   |          Queue                                               |Queue_11                                            |     1|
|114   |          Queue_1                                             |Queue_12                                            |     6|
|115   |        axi4yank                                              |AXI4UserYanker_1                                    |    10|
|116   |          QueueCompatibility_2                                |QueueCompatibility_15                               |     5|
|117   |          QueueCompatibility_3                                |QueueCompatibility_15_51                            |     5|
|118   |        buffer                                                |TLBuffer_4                                          |    14|
|119   |          Queue_1                                             |Queue_8                                             |    14|
|120   |    subsystem_l2_wrapper                                      |CoherenceManagerWrapper                             |   839|
|121   |      bh                                                      |TLBroadcast                                         |   762|
|122   |        TLBroadcastTracker                                    |TLBroadcastTracker                                  |    93|
|123   |          o_data                                              |Queue_23_50                                         |    44|
|124   |        TLBroadcastTracker_1                                  |TLBroadcastTracker_1                                |   218|
|125   |          o_data                                              |Queue_23_49                                         |   160|
|126   |        TLBroadcastTracker_2                                  |TLBroadcastTracker_2                                |   114|
|127   |          o_data                                              |Queue_23_48                                         |    60|
|128   |        TLBroadcastTracker_3                                  |TLBroadcastTracker_3                                |   244|
|129   |          o_data                                              |Queue_23                                            |   191|
|130   |      shrinker                                                |TLSourceShrinker                                    |    77|
|131   |    subsystem_mbus                                            |MemoryBus                                           |   320|
|132   |      coupler_to_memory_controller_port_named_axi4            |SimpleLazyModule_13                                 |   320|
|133   |        axi4yank                                              |AXI4UserYanker_2                                    |    61|
|134   |          QueueCompatibility                                  |QueueCompatibility_19                               |     6|
|135   |          QueueCompatibility_1                                |QueueCompatibility_19_41                            |     6|
|136   |          QueueCompatibility_2                                |QueueCompatibility_19_42                            |     6|
|137   |          QueueCompatibility_3                                |QueueCompatibility_19_43                            |    12|
|138   |          QueueCompatibility_4                                |QueueCompatibility_19_44                            |     6|
|139   |          QueueCompatibility_5                                |QueueCompatibility_19_45                            |     6|
|140   |          QueueCompatibility_6                                |QueueCompatibility_19_46                            |     6|
|141   |          QueueCompatibility_7                                |QueueCompatibility_19_47                            |    13|
|142   |        tl2axi4                                               |TLToAXI4_1                                          |   259|
|143   |          Queue                                               |Queue_5_40                                          |   153|
|144   |          Queue_1                                             |Queue_22                                            |    88|
|145   |    subsystem_sbus                                            |SystemBus                                           |  1273|
|146   |      coupler_to_port_named_mmio_port_axi4                    |SimpleLazyModule_4                                  |  1000|
|147   |        axi4buf                                               |AXI4Buffer                                          |   163|
|148   |          Queue                                               |Queue                                               |    22|
|149   |          Queue_1                                             |Queue_1                                             |    23|
|150   |          Queue_2                                             |Queue_2                                             |    32|
|151   |          Queue_3                                             |Queue_39                                            |    25|
|152   |          Queue_4                                             |Queue_4                                             |    61|
|153   |        axi4deint                                             |AXI4Deinterleaver                                   |   438|
|154   |          QueueCompatibility                                  |QueueCompatibility_10                               |    37|
|155   |          QueueCompatibility_1                                |QueueCompatibility_10_35                            |   145|
|156   |          QueueCompatibility_2                                |QueueCompatibility_10_36                            |   138|
|157   |          QueueCompatibility_3                                |QueueCompatibility_10_37                            |    44|
|158   |          QueueCompatibility_4                                |QueueCompatibility_10_38                            |    33|
|159   |        axi4yank                                              |AXI4UserYanker                                      |   142|
|160   |          QueueCompatibility                                  |QueueCompatibility                                  |    10|
|161   |          QueueCompatibility_1                                |QueueCompatibility_1                                |    23|
|162   |          QueueCompatibility_2                                |QueueCompatibility_1_26                             |    20|
|163   |          QueueCompatibility_3                                |QueueCompatibility_28                               |     9|
|164   |          QueueCompatibility_4                                |QueueCompatibility_29                               |    10|
|165   |          QueueCompatibility_5                                |QueueCompatibility_30                               |     9|
|166   |          QueueCompatibility_6                                |QueueCompatibility_1_31                             |    19|
|167   |          QueueCompatibility_7                                |QueueCompatibility_1_32                             |    25|
|168   |          QueueCompatibility_8                                |QueueCompatibility_33                               |     8|
|169   |          QueueCompatibility_9                                |QueueCompatibility_34                               |     9|
|170   |        tl2axi4                                               |TLToAXI4                                            |   257|
|171   |          Queue                                               |Queue_5                                             |   151|
|172   |          Queue_1                                             |Queue_6                                             |    78|
|173   |      system_bus_xbar                                         |TLXbar                                              |   273|
|174   |    tile                                                      |RocketTile                                          | 76505|
|175   |      Queue                                                   |Queue_35                                            |    18|
|176   |      Queue_1                                                 |Queue_35_1                                          |    19|
|177   |      Queue_2                                                 |Queue_35_2                                          |    20|
|178   |      Queue_3                                                 |Queue_35_3                                          |    22|
|179   |      SimpleHellaCacheIF                                      |SimpleHellaCacheIF                                  |   343|
|180   |        replayq                                               |SimpleHellaCacheIFReplayQueue_24                    |   297|
|181   |          nackq                                               |QueueCompatibility_27_25                            |   115|
|182   |      SimpleHellaCacheIF_1                                    |SimpleHellaCacheIF_4                                |   269|
|183   |        replayq                                               |SimpleHellaCacheIFReplayQueue_22                    |   255|
|184   |          nackq                                               |QueueCompatibility_27_23                            |   149|
|185   |      SimpleHellaCacheIF_2                                    |SimpleHellaCacheIF_5                                |   203|
|186   |        replayq                                               |SimpleHellaCacheIFReplayQueue_20                    |   189|
|187   |          nackq                                               |QueueCompatibility_27_21                            |    83|
|188   |      SimpleHellaCacheIF_3                                    |SimpleHellaCacheIF_6                                |   202|
|189   |        replayq                                               |SimpleHellaCacheIFReplayQueue                       |   196|
|190   |          nackq                                               |QueueCompatibility_27                               |   103|
|191   |      accumulator                                             |AccumulatorExample                                  |   770|
|192   |        cmd                                                   |Queue_28_19                                         |   170|
|193   |      activateAccel                                           |GRHActivateRoccAccel                                | 19626|
|194   |      buffer                                                  |TLBuffer_9                                          |   531|
|195   |        Queue                                                 |Queue_29                                            |   276|
|196   |        Queue_1                                               |Queue_30                                            |   118|
|197   |        Queue_2                                               |Queue_31                                            |    20|
|198   |        Queue_3                                               |Queue_32                                            |   101|
|199   |        Queue_4                                               |Queue_33                                            |    16|
|200   |      cmdRouter                                               |RoccCommandRouter                                   |   164|
|201   |        cmd                                                   |Queue_28                                            |   164|
|202   |      convAccel                                               |GRHConvRoccAccel                                    | 10374|
|203   |        conv2dPE                                              |GRHConv2dPE                                         |  5544|
|204   |        featureFIFO                                           |GRHFeatureFIFO                                      |   577|
|205   |      core                                                    |Rocket                                              |  8719|
|206   |        csr                                                   |CSRFile                                             |  4150|
|207   |        div                                                   |MulDiv                                              |  2162|
|208   |        ibuf                                                  |IBuf                                                |   194|
|209   |      dcache                                                  |DCache                                              | 13143|
|210   |        MaxPeriodFibonacciLFSR                                |MaxPeriodFibonacciLFSR_18                           |    18|
|211   |        data                                                  |DCacheDataArray                                     |   743|
|212   |          data_arrays_0                                       |data_arrays_0                                       |   743|
|213   |            data_arrays_0_ext                                 |data_arrays_0_ext                                   |   743|
|214   |        tag_array                                             |tag_array                                           |   237|
|215   |          tag_array_ext                                       |tag_array_ext                                       |   237|
|216   |      dcacheArb                                               |HellaCacheArbiter                                   |    79|
|217   |      fpuOpt                                                  |FPU                                                 |  8608|
|218   |        divSqrt                                               |DivSqrtRecFN_small                                  |   451|
|219   |          divSqrtRecFNToRaw                                   |DivSqrtRecFNToRaw_small                             |   439|
|220   |            divSqrtRawFN                                      |DivSqrtRawFN_small                                  |   439|
|221   |          roundRawFNToRecFN                                   |RoundRawFNToRecFN_16                                |    12|
|222   |            roundAnyRawFNToRecFN                              |RoundAnyRawFNToRecFN_17                             |    12|
|223   |        fpiu                                                  |FPToInt                                             |   716|
|224   |          RecFNToIN                                           |RecFNToIN                                           |   187|
|225   |          dcmp                                                |CompareRecFN                                        |    41|
|226   |        fpmu                                                  |FPToFP                                              |   145|
|227   |        ifpu                                                  |IntToFP                                             |   649|
|228   |          INToRecFN                                           |INToRecFN                                           |   247|
|229   |            roundAnyRawFNToRecFN                              |RoundAnyRawFNToRecFN_1                              |   247|
|230   |        sfma                                                  |FPUFMAPipe                                          |  1058|
|231   |          fma                                                 |MulAddRecFNPipe                                     |   960|
|232   |            mulAddRecFNToRaw_postMul                          |MulAddRecFNToRaw_postMul                            |    83|
|233   |            roundRawFNToRecFN                                 |RoundRawFNToRecFN                                   |    97|
|234   |              roundAnyRawFNToRecFN                            |RoundAnyRawFNToRecFN                                |    97|
|235   |            mulAddRecFNToRaw_preMul                           |MulAddRecFNToRaw_preMul                             |   198|
|236   |      frontend                                                |Frontend                                            | 10771|
|237   |        btb                                                   |BTB                                                 |  2806|
|238   |        fq                                                    |ShiftQueue                                          |  1765|
|239   |        icache                                                |ICache                                              |  3620|
|240   |          MaxPeriodFibonacciLFSR                              |MaxPeriodFibonacciLFSR                              |   659|
|241   |          data_arrays_0                                       |data_arrays_0_0                                     |   886|
|242   |            data_arrays_0_0_ext                               |data_arrays_0_0_ext_15                              |   886|
|243   |          data_arrays_1                                       |data_arrays_0_0_14                                  |   928|
|244   |            data_arrays_0_0_ext                               |data_arrays_0_0_ext                                 |   928|
|245   |          tag_array                                           |tag_array_0                                         |   184|
|246   |            tag_array_0_ext                                   |tag_array_0_ext                                     |   184|
|247   |        tlb                                                   |TLB_1                                               |  2438|
|248   |      intsink                                                 |IntSyncAsyncCrossingSink                            |     2|
|249   |        SynchronizerShiftReg_w1_d3                            |SynchronizerShiftReg_w1_d3                          |     2|
|250   |          NonSyncResetSynchronizerPrimitiveShiftReg_d3        |NonSyncResetSynchronizerPrimitiveShiftReg_d3        |     2|
|251   |      maxPoolAccel                                            |GRHMaxPoolRoccAccel                                 |   993|
|252   |        maxPoolPEs_0                                          |GRHMaxPoolPE                                        |     3|
|253   |        maxPoolPEs_1                                          |GRHMaxPoolPE_7                                      |     3|
|254   |        maxPoolPEs_2                                          |GRHMaxPoolPE_8                                      |     3|
|255   |        maxPoolPEs_3                                          |GRHMaxPoolPE_9                                      |     3|
|256   |        maxPoolPEs_4                                          |GRHMaxPoolPE_10                                     |     3|
|257   |        maxPoolPEs_5                                          |GRHMaxPoolPE_11                                     |     3|
|258   |        maxPoolPEs_6                                          |GRHMaxPoolPE_12                                     |     3|
|259   |        maxPoolPEs_7                                          |GRHMaxPoolPE_13                                     |     3|
|260   |      ptw                                                     |PTW                                                 |  1496|
|261   |      respArb                                                 |RRArbiter                                           |    80|
|262   |      tlMasterXbar                                            |TLXbar_8                                            |    45|
|263   |  mem                                                         |AXIMem                                              |   441|
|264   |  mmio                                                        |AXIMmio                                             |   692|
|265   |    uart_inst                                                 |uart                                                |   692|
|266   |      bridge_inst                                             |nasti_lite_bridge                                   |   605|
|267   |        reader                                                |nasti_lite_reader                                   |   317|
|268   |        writer                                                |nasti_lite_writer                                   |   288|
|269   |      uart_narrower                                           |narrower                                            |    36|
+------+--------------------------------------------------------------+----------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:10:10 ; elapsed = 00:11:43 . Memory (MB): peak = 3237.863 ; gain = 1529.902 ; free physical = 433 ; free virtual = 1936
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 9 critical warnings and 319 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:09:47 ; elapsed = 00:11:24 . Memory (MB): peak = 3237.863 ; gain = 994.027 ; free physical = 4174 ; free virtual = 5730
Synthesis Optimization Complete : Time (s): cpu = 00:10:13 ; elapsed = 00:11:44 . Memory (MB): peak = 3237.863 ; gain = 1529.902 ; free physical = 4178 ; free virtual = 5730
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.66 ; elapsed = 00:00:00.67 . Memory (MB): peak = 3237.863 ; gain = 0.000 ; free physical = 4136 ; free virtual = 5691
INFO: [Netlist 29-17] Analyzing 6641 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3261.875 ; gain = 0.000 ; free physical = 4056 ; free virtual = 5627
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1654 instances were transformed.
  RAM128X1D => RAM128X1D (MUXF7(x2), RAMD64E(x4)): 1028 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 53 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 401 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 172 instances

INFO: [Common 17-83] Releasing license: Synthesis
749 Infos, 641 Warnings, 9 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:10:27 ; elapsed = 00:12:03 . Memory (MB): peak = 3261.875 ; gain = 1795.988 ; free physical = 4295 ; free virtual = 5867
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3261.875 ; gain = 0.000 ; free physical = 4295 ; free virtual = 5867
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/wolf/rocket-chip/rocc-accelerator/vivado_project/minisys_with_grh_rocc_64/minisys_with_grh_rocc_64.runs/synth_1/grh_chip_top.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 3285.887 ; gain = 24.012 ; free physical = 4257 ; free virtual = 5843
INFO: [runtcl-4] Executing : report_utilization -file grh_chip_top_utilization_synth.rpt -pb grh_chip_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun May 24 15:35:23 2020...
