Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Wed Nov 01 18:22:07 2017
| Host         : E6HIM2ZJ5N6O1R6 running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file TestDemo_control_sets_placed.rpt
| Design       : TestDemo
| Device       : xc7z100
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   496 |
| Unused register locations in slices containing registers |  1429 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            4536 |         1339 |
| No           | No                    | Yes                    |             205 |           80 |
| No           | Yes                   | No                     |            1289 |          537 |
| Yes          | No                    | No                     |            1990 |          671 |
| Yes          | No                    | Yes                    |             158 |           37 |
| Yes          | Yes                   | No                     |            1761 |          602 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                                                Clock Signal                                               |                                                                                                                  Enable Signal                                                                                                                  |                                                                                                   Set/Reset Signal                                                                                                   | Slice Load Count | Bel Load Count |
+-----------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[0][5]_i_1_n_0                                                                                              | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_n_0                                                                                                                            |                1 |              1 |
|  dbg_hub/inst/itck_i                                                                                      |                                                                                                                                                                                                                                                 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                               | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                         |                1 |              1 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                             | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                         |                1 |              1 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                   |                1 |              1 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_nxt                                                                                                               | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                             |                1 |              1 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                 |                1 |              1 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[1][5]_i_1_n_0                                                                                              | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_n_0                                                                                                                            |                1 |              1 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_ps_clk                                    |                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                      |                1 |              1 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][2][5]_i_1_n_0                                                                            | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                             |                1 |              1 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/match_flag_and                                                                                        | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                                             |                1 |              1 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/first_fail_detect                                                                                     | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                                             |                1 |              1 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/final_data_offset                                                                                     | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                                             |                1 |              1 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/E[0]                                                                                                                                       |                                                                                                                                                                                                                      |                1 |              1 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/lim_nxt_state                                                                                        | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_n_0                                                                                                                            |                1 |              1 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                              | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                             |                1 |              1 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/p_21_out                                                                                                            | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                                            |                1 |              1 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                       |                                                                                                                                                                                                                      |                1 |              1 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/E[0]                                                                                                                                           |                                                                                                                                                                                                                      |                1 |              1 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[3][5]_i_1_n_0                                                                                              | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_n_0                                                                                                                            |                1 |              1 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][2][5]_i_1_n_0                                                                            | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                             |                1 |              1 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                             | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                         |                1 |              1 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[2][5]_i_1_n_0                                                                                              | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_n_0                                                                                                                            |                1 |              1 |
|  dbg_hub/inst/itck_i                                                                                      |                                                                                                                                                                                                                                                 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/r_push                                                                                                                                                       |                                                                                                                                                                                                                      |                1 |              1 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[2][5]_i_1_n_0                                                                                              | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                                            |                1 |              2 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                     |                1 |              2 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg_0                       |                1 |              2 |
|  dbg_hub/inst/itck_i                                                                                      | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                                       |                                                                                                                                                                                                                      |                1 |              2 |
|  dbg_hub/inst/itck_i                                                                                      |                                                                                                                                                                                                                                                 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg_0                       |                1 |              2 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[1]_i_1_n_0                                                                                                                                                                    |                                                                                                                                                                                                                      |                1 |              2 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[1][5]_i_1_n_0                                                                                              | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                                            |                1 |              2 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                1 |              2 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[0][5]_i_1_n_0                                                                                              | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                                            |                1 |              2 |
|  dbg_hub/inst/itck_i                                                                                      |                                                                                                                                                                                                                                                 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg_0                       |                1 |              2 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[3][5]_i_1_n_0                                                                                              | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                                            |                1 |              2 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg_0                       |                1 |              2 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rank_final_loop[0].final_do_max[0][5]_i_1_n_0                                                         | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                             |                1 |              3 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rank_final_loop[0].final_do_max[0][5]_i_1_n_0                                                         | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                                             |                1 |              3 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                                                | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |
|  dbg_hub/inst/itck_i                                                                                      | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                                   | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |
|  dbg_hub/inst/itck_i                                                                                      | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                                       |                                                                                                                                                                                                                      |                1 |              3 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                 | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                                             |                3 |              3 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |
|  dbg_hub/inst/itck_i                                                                                      | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                                  |                                                                                                                                                                                                                      |                1 |              3 |
|  dbg_hub/inst/itck_i                                                                                      |                                                                                                                                                                                                                                                 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                2 |              3 |
|  dbg_hub/inst/itck_i                                                                                      |                                                                                                                                                                                                                                                 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                            |                                                                                                                                                                                                                      |                3 |              3 |
|  dbg_hub/inst/itck_i                                                                                      |                                                                                                                                                                                                                                                 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_bit_count_reg[3][0]                                                                                                                                  |                1 |              4 |
|  dbg_hub/inst/itck_i                                                                                      |                                                                                                                                                                                                                                                 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[7]_i_1_n_0                                                                                                                                             |                1 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                 | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_data_offset_0[3]_i_1_n_0                                                                          |                1 |              4 |
|  dbg_hub/inst/itck_i                                                                                      |                                                                                                                                                                                                                                                 | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[0]_0                                                                                                                                                              |                1 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/CLK                                                   | u_mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state[3]_i_1_n_0                                                                                                                    | u_mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/rst_r2                                                                                                                                                |                1 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                 | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_wait_cnt[3]_i_1_n_0                                                                             |                1 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                 | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ocal_act_wait_cnt[3]_i_1_n_0                                                                            |                1 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_samp/samps_r[9]_i_1_n_0                                                                                  |                                                                                                                                                                                                                      |                2 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                 | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/wait_cnt_r[3]_i_1_n_0                                                     |                1 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                 | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/wait_state_cnt_r[3]_i_1_n_0                                                |                1 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                 | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/SR[0]                              |                3 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                                    |                                                                                                                                                                                                                      |                4 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                 | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/regl_dqs_cnt[1]_i_1_n_0                                                              |                1 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                 | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/tap_inc_wait_cnt[3]_i_1_n_0                                                                            |                1 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                 | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/incdec_wait_cnt[3]_i_1_n_0                                                               |                1 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                 | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/phy_if_reset                                                                                                           |                2 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/wr_accepted                                                                                                                                                              | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                  |                1 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_ila_0/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                                                      | u_ila_0/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                           |                2 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                 | userlogic_reset                                                                                                                                                                                                      |                2 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/clear                                                                                                                                                              |                1 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | p_0_in                                                                                                                                                                                                                                          | LED_sig_i_1_n_0                                                                                                                                                                                                      |                1 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/sync_cntr[3]_i_2_n_0                                                                                                                                                             | u_mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/sync_cntr0                                                                                                                                            |                1 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/wr_data_en                                                                                                                                                                 | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                  |                2 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/clear                                                                                                                                                     |                1 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/clear                                                                                                                                                    |                1 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/clear                                                                                                                                                    |                1 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/clear                                                                                                                                                    |                1 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/clear                                                                                                                                                    |                1 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/clear                                                                                                                                                    |                1 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/clear                                                                                                                                                    |                1 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/clear                                                                                                                                                    |                1 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/clear                                                                                                                                                    |                1 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/clear                                                                                                                                                    |                1 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/clear                                                                                                                                                    |                1 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_0                                                                                                                                                                              | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]_i_1_n_0                                                                                                                                          |                1 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/clear                                                                                                                                                     |                1 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/clear                                                                                                                                                     |                1 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/clear                                                                                                                                                     |                1 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/clear                                                                                                                                                     |                1 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/clear                                                                                                                                                     |                1 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/clear                                                                                                                                                     |                1 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/clear                                                                                                                                                     |                1 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/clear                                                                                                                                                     |                1 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/clear                                                                                                                                                     |                1 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/clear                                                                                                                                                     |                1 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_addr_le                                                                                                                                                      | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                  |                1 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wait_cnt0                                                                                                           | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/wait_cnt_reg[3][0]                                                                                                                                         |                1 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stable_cnt                                                                                                          | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stable_cnt0                                                                              |                1 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[3][5]_i_1_n_0                                                                                              | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                                            |                1 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[2][5]_i_1_n_0                                                                                              | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                                            |                2 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[1][5]_i_1_n_0                                                                                              | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                                            |                2 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bid_fifo_0/cnt_read[3]_i_1__0_n_0                                                                                                                             | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                             |                2 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[0][5]_i_1_n_0                                                                                              | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                                            |                1 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_reads_dec[3]_i_1_n_0                                                                                                   | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__20_n_0                                                                                                                            |                2 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_po_cntlr/simp_stg3_final_r[17]_i_1_n_0                                                                   |                                                                                                                                                                                                                      |                1 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/wait_cnt_r0                                                                                             | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/wait_cnt_r[3]_i_1__1_n_0                                                     |                1 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/FSM_sequential_fine_adj_state_r[3]_i_1_n_0                                                            | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__20_n_0                                                                                                                            |                2 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_po_cntlr/simp_stg3_final_r[22]_i_1_n_0                                                                   |                                                                                                                                                                                                                      |                1 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/detect_rd_cnt0                                                                                        | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/detect_rd_cnt[3]_i_1_n_0                                                   |                2 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_po_cntlr/sm_ns_0                                                                                         | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_n_0                                                                                                                            |                3 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[254]                                                                  | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[191]                                                         |                1 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/wait_cnt_r0                                                                                                     | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/wait_cnt_r_reg[3]_0[0]                                                                                                                                     |                1 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][2][5]_i_1_n_0                                                                            | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                             |                1 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/po_rd_wait_r[3]_i_1_n_0                                                                            |                                                                                                                                                                                                                      |                2 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/rd_data_previous_r0                                                                                                 |                                                                                                                                                                                                                      |                1 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/E[0]                                                                                                                               | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/SR[0]                                                                                                   |                1 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/rd_data_edge_detect_r[3]_i_2_n_0                                                                                    | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/rd_data_edge_detect_r0                                                                   |                1 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/cal2_state_r                                                                                                                      | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__17_n_0                                                                                                                            |                2 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_samp/data_cnt_ns                                                                                         |                                                                                                                                                                                                                      |                2 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_samp/data_cnt_ns                                                                                         | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_samp/data_cnt_r[7]_i_1_n_0                                                    |                1 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh0                                                                                                                       | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh[3]_i_1_n_0                                                                                  |                1 |              4 |
|  dbg_hub/inst/itck_i                                                                                      | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                                       |                                                                                                                                                                                                                      |                1 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/p_0_in0_in                                                                                                                         | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclk_wr_cnt[3]_i_1_n_0                                                                                  |                2 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/reg_ctrl_cnt_r[3]_i_2_n_0                                                                                                          | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ddr2_pre_flag_r                                                                                         |                1 |              4 |
|  dbg_hub/inst/itck_i                                                                                      |                                                                                                                                                                                                                                                 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                      |                1 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_2_n_0                                                                                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_1_n_0                                                                                 |                1 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_2_n_0                                                          | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_1_n_0                               |                2 |              5 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                     | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/RD_PRI_REG.wr_wait_limit[4]_i_1_n_0                                                                                              |                1 |              5 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                     | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/RD_PRI_REG.rd_wait_limit[4]_i_1_n_0                                                                                              |                1 |              5 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/req_data_buf_addr_r_reg[4]                                                                                                      |                                                                                                                                                                                                                      |                2 |              5 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/rd_accepted                                                                                                                                                              | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                  |                2 |              5 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__2_n_0     | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                          |                1 |              5 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__1_n_0     | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                          |                2 |              5 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                 | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                                            |                3 |              5 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/final_data_offset                                                                                     | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                                             |                1 |              5 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_cnt_r[0][0][4]_i_1_n_0                                                                               |                                                                                                                                                                                                                      |                1 |              5 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_cnt_r[0][2][4]_i_1_n_0                                                                               |                                                                                                                                                                                                                      |                2 |              5 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__0_n_0     | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                          |                2 |              5 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1_n_0        | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                          |                1 |              5 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idel_dec_cnt[4]_i_1_n_0                                                                                         | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                                             |                2 |              5 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_po_cntlr/p_0_in                                                                                          | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_po_cntlr/resume_wait_r[9]_i_1_n_0                                             |                2 |              5 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_cnt_r[0][3][4]_i_1_n_0                                                                               |                                                                                                                                                                                                                      |                2 |              5 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_2_n_0                                                          | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_1_n_0                               |                2 |              5 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/FSM_sequential_wl_state_r[4]_i_2_n_0                                                                                | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                                             |                4 |              5 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/req_data_buf_addr_r_reg[4]                                                                                                      |                                                                                                                                                                                                                      |                1 |              5 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/req_data_buf_addr_r_reg[4]                                                                                                      |                                                                                                                                                                                                                      |                3 |              5 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_2_n_0                                                          | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_1_n_0                               |                1 |              5 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                 | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/i___73_n_0                                                                                                                                      |                2 |              5 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_cnt_r[0][1][4]_i_1_n_0                                                                               |                                                                                                                                                                                                                      |                1 |              5 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_writes_dec[4]_i_2_n_0                                                                                                  | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/complex_row0_rd_done1                                                                                                                                      |                3 |              5 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt                                                                                                                    | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/row_cnt_victim_rotate.complex_row_cnt[4]_i_1_n_0                                                        |                1 |              5 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                 | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/mc_data_offset_2_ns[0]                                                                                |                2 |              5 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                 | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cal1_wait_cnt_r[4]_i_1_n_0                                                           |                1 |              5 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[0][5]_i_1_n_0                                                                                              | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                                            |                2 |              5 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[3][5]_i_1_n_0                                                                                              | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                                            |                3 |              5 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_2_n_0                                                          | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_1_n_0                               |                2 |              5 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_2_n_0                                                          | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_1_n_0                               |                2 |              5 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_2_n_0                                                          | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_1_n_0                               |                2 |              5 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_state_r[4]_i_2_n_0                                                                               | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__18_n_0                                                                                                                            |                3 |              5 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/req_data_buf_addr_r_reg[4]                                                                                                      |                                                                                                                                                                                                                      |                1 |              5 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pb_cnt_eye_size_r                                                                                               | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_1_n_0                               |                1 |              5 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                 | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/not_empty_wait_cnt[4]_i_1_n_0                                                                          |                1 |              5 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                 | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/reset_scan                                                              |                4 |              5 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/E[0]                                                                                                                             | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                                             |                1 |              5 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[2][5]_i_1_n_0                                                                                              | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                                            |                3 |              5 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/CLK                                                   |                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                      |                3 |              5 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_2_n_0                                                          | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_1_n_0                               |                2 |              5 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[1][5]_i_1_n_0                                                                                              | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                                            |                2 |              5 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_po_cntlr/simp_stg3_final_r[11]_i_1_n_0                                                                   |                                                                                                                                                                                                                      |                2 |              5 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delay_cnt_r0                                                                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delay_cnt_r[5]_i_1_n_0                                                       |                1 |              5 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][0][5]_i_2_n_0                                                                            | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                             |                1 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][3][5]_i_1_n_0                                                                            | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                                            |                1 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                                |                2 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/right_edge_taps_r[5]_i_1_n_0                                                                                    | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                                             |                3 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r_reg[5]_0                                                                                     | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_1_n_0                                                        |                3 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/tap_cnt_cpt_r                                                                                                   | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/tap_cnt_cpt_r0                                                                       |                2 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[254]                                                                  | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[88]                           |                1 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_dec_cnt_reg[5]_i_1_n_0                                                                                         | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                                            |                4 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[5].right_gain_pb[35]_i_2_n_0                                                                  | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[5].right_gain_pb[35]_i_1_n_0                                       |                3 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/p_21_out                                                                                                            | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_n_0                                                                                                                            |                1 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_tap_count_r[5]_i_1_n_0                                                                                           | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_n_0                                                                                                                            |                3 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_timer_r0_0                                                                                                                                 | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/i___19_n_0                                                                                                                                      |                2 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/sel                                                                                                                                                | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/i___17_n_0                                                                                                                                      |                2 |              6 |
|  dbg_hub/inst/itck_i                                                                                      |                                                                                                                                                                                                                                                 | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                            |                1 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                 | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/stg3_dec_val[5]_i_1_n_0                                                   |                3 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                 | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_po_cntlr/p_1_in                                                               |                2 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                 | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_stg2_reg_l_timing[5]_i_1_n_0                                                      |                2 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[15]_i_1_n_0                                                                                                                                                |                1 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/cnt_read[5]_i_1__0_n_0                                                                                                                     | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                             |                2 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delaydec_cnt_r0                                                                                         | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delaydec_cnt_r[5]_i_1_n_0                                                    |                2 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/dec_cnt[5]_i_1_n_0                                                                                    | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                                             |                3 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/final_data_offset_mc                                                                                  |                                                                                                                                                                                                                      |                1 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/first_fail_detect                                                                                     | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                                             |                2 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/inc_cnt                                                                                               | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                                             |                2 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/init_dec_cnt                                                                                          | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                                             |                2 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/p_22_out                                                                                              | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                                             |                2 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rank_final_loop[0].bank_final_loop[1].final_data_offset_mc[0][11]_i_1_n_0                             |                                                                                                                                                                                                                      |                1 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rd_byte_data_offset                                                                                   | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rd_byte_data_offset[0][5]_i_1_n_0                                          |                1 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rd_byte_data_offset[0][11]_i_2_n_0                                                                    | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rd_byte_data_offset[0][11]_i_1_n_0                                         |                1 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/stable_pass_cnt                                                                                       | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                                             |                2 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/rise_trail_r_reg[0][0]                                                                    |                                                                                                                                                                                                                      |                1 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/rise_trail_r_reg[5]_2[0]                                                                  |                                                                                                                                                                                                                      |                1 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/rise_trail_r_reg[5]_3[0]                                                                  |                                                                                                                                                                                                                      |                2 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/i___5_n_0                                                                                                |                                                                                                                                                                                                                      |                2 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/i___6_n_0                                                                                                |                                                                                                                                                                                                                      |                2 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/i___7_n_0                                                                                                |                                                                                                                                                                                                                      |                1 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_edge/fuzz2oneeighty_r[5]_i_1_n_0                                                                         |                                                                                                                                                                                                                      |                2 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_edge/fuzz2zero_ns                                                                                        |                                                                                                                                                                                                                      |                3 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_edge/oneeighty2fuzz_ns                                                                                   |                                                                                                                                                                                                                      |                2 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_edge/zero2fuzz_ns                                                                                        |                                                                                                                                                                                                                      |                3 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/mmcm_init_lead                                                                                       | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_n_0                                                                                                                            |                3 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/mmcm_init_trail                                                                                      | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_n_0                                                                                                                            |                2 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/stg2_tap_cnt0                                                                                        | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                                             |                3 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/stg3_left_lim0                                                                                       | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/stg3_left_lim[5]_i_1_n_0                                                  |                2 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/stg3_tap_cnt0                                                                                        |                                                                                                                                                                                                                      |                2 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_po_cntlr/simp_stg3_final_r[5]_i_1_n_0                                                                    |                                                                                                                                                                                                                      |                2 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_po_cntlr/stg3_r[5]_i_1_n_0                                                                               |                                                                                                                                                                                                                      |                2 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_dec_tap_cnt[5]_i_1_n_0                                                                           | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__17_n_0                                                                                                                            |                4 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_dqs_tap_cnt_r[5]_i_1_n_0                                                                         | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__18_n_0                                                                                                                            |                5 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_dqs_tap_cnt_r[5]_i_1_n_0                                                                         | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                |                4 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_inc_tap_cnt[5]_i_1_n_0                                                                           | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__19_n_0                                                                                                                            |                2 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/rdlvl_cpt_tap_cnt_reg[5]_0                                                                            | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__17_n_0                                                                                                                            |                4 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/smallest_right_edge                                                                                   | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__19_n_0                                                                                                                            |                2 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_samp/samps_ns                                                                                            | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/zero_ns                                                                                                                                                    |                2 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/fine_pi_dec_cnt                                                                                       | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__19_n_0                                                                                                                            |                4 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_loss_pb[5]_i_1_n_0                                                                    | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb[5]_i_1_n_0                                         |                4 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].right_edge_pb[5]_i_2_n_0                                                                   | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].right_edge_pb[5]_i_1_n_0                                        |                2 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].right_gain_pb[5]_i_2_n_0                                                                   | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].right_gain_pb[5]_i_1_n_0                                        |                2 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[1].left_edge_pb[11]_i_1_n_0                                                                   | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb[5]_i_1_n_0                                         |                2 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[1].left_loss_pb[11]_i_1_n_0                                                                   | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb[5]_i_1_n_0                                         |                3 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[1].right_edge_pb[11]_i_2_n_0                                                                  | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[1].right_edge_pb[11]_i_1_n_0                                       |                3 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[1].right_gain_pb[11]_i_2_n_0                                                                  | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[1].right_gain_pb[11]_i_1_n_0                                       |                3 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[2].left_edge_pb[17]_i_1_n_0                                                                   | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb[5]_i_1_n_0                                         |                2 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[2].left_loss_pb[17]_i_1_n_0                                                                   | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb[5]_i_1_n_0                                         |                3 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[2].right_edge_pb[17]_i_2_n_0                                                                  | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[2].right_edge_pb[17]_i_1_n_0                                       |                3 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[2].right_gain_pb[17]_i_2_n_0                                                                  | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[2].right_gain_pb[17]_i_1_n_0                                       |                2 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[3].left_edge_pb[23]_i_1_n_0                                                                   | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb[5]_i_1_n_0                                         |                2 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[3].left_loss_pb[23]_i_1_n_0                                                                   | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb[5]_i_1_n_0                                         |                4 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[3].right_edge_pb[23]_i_2_n_0                                                                  | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[3].right_edge_pb[23]_i_1_n_0                                       |                2 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[3].right_gain_pb[23]_i_2_n_0                                                                  | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[3].right_gain_pb[23]_i_1_n_0                                       |                3 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[4].left_edge_pb[29]_i_1_n_0                                                                   | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb[5]_i_1_n_0                                         |                1 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[4].left_loss_pb[29]_i_1_n_0                                                                   | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb[5]_i_1_n_0                                         |                1 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[4].right_edge_pb[29]_i_2_n_0                                                                  | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[4].right_edge_pb[29]_i_1_n_0                                       |                2 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[4].right_gain_pb[29]_i_2_n_0                                                                  | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[4].right_gain_pb[29]_i_1_n_0                                       |                2 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[5].left_edge_pb[35]_i_1_n_0                                                                   | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb[5]_i_1_n_0                                         |                2 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[5].left_loss_pb[35]_i_1_n_0                                                                   | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb[5]_i_1_n_0                                         |                2 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[5].right_edge_pb[35]_i_2_n_0                                                                  | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[5].right_edge_pb[35]_i_1_n_0                                       |                2 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/stg3_right_lim0                                                                                      | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/stg3_right_lim[5]_i_1_n_0                                                 |                2 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[6].left_edge_pb[41]_i_1_n_0                                                                   | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb[5]_i_1_n_0                                         |                4 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[6].left_loss_pb[41]_i_1_n_0                                                                   | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb[5]_i_1_n_0                                         |                2 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[6].right_edge_pb[41]_i_2_n_0                                                                  | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[6].right_edge_pb[41]_i_1_n_0                                       |                3 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[6].right_gain_pb[41]_i_2_n_0                                                                  | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[6].right_gain_pb[41]_i_1_n_0                                       |                2 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[7].left_edge_pb[47]_i_1_n_0                                                                   | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb[5]_i_1_n_0                                         |                5 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[7].left_loss_pb[47]_i_1_n_0                                                                   | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb[5]_i_1_n_0                                         |                3 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[7].right_edge_pb[47]_i_2_n_0                                                                  | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[7].right_edge_pb[47]_i_1_n_0                                       |                2 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[7].right_gain_pb[47]_i_2_n_0                                                                  | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[7].right_gain_pb[47]_i_1_n_0                                       |                3 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/largest_left_edge[5]_i_1_n_0                                                                          | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__18_n_0                                                                                                                            |                2 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/left_edge_pb                                                                                          | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb[5]_i_1_n_0                                         |                2 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_sequential_cal1_state_r[5]_i_1_n_0                                                                          | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                                             |                3 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_idel_dec_cpt_r[5]_i_1_n_0                                                                                   |                                                                                                                                                                                                                      |                4 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_2_n_0                                                                                    | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_1_n_0                                                         |                3 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_rdval_cnt[5]_i_1_n_0                                                                                         | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                                             |                2 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r                                                                                             | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                                            |                1 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_ila_0/inst/ila_core_inst/u_ila_regs/xsdb_rden_ff9                                                                                                                                                                                             | u_ila_0/inst/ila_core_inst/u_ila_regs/count00                                                                                                                                                                        |                2 |              7 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/data_out_en                                                                                                                                                                                    |                                                                                                                                                                                                                      |                4 |              7 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                |                2 |              7 |
|  dbg_hub/inst/itck_i                                                                                      |                                                                                                                                                                                                                                                 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/clear                                                                                                                                             |                2 |              7 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_ila_0/inst/ila_core_inst/u_ila_regs/xsdb_rden_ffa                                                                                                                                                                                             | u_ila_0/inst/ila_core_inst/u_ila_regs/count10                                                                                                                                                                        |                2 |              7 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                 | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_cmd_r[6]_i_1_n_0                                                                                    |                2 |              7 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal                                                                                                               | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal0                                                                                   |                2 |              8 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                     | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                          |                2 |              8 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[0][0]                                                                                                                             | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                             |                4 |              8 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                    |                2 |              8 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                 | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk7[0].compare_err_pb_latch_r[0]_i_1_n_0                               |                4 |              8 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                 | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                                             |                5 |              8 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                 | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/A_rst_primitives                                                   |                3 |              8 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__3_n_0 | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                          |                2 |              8 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/mpr_rd_rise0_prev_r0                                                                                            |                                                                                                                                                                                                                      |                2 |              8 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/samp_wait_r[7]_i_1_n_0                                                                    | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                |                3 |              8 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                     | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                          |                2 |              8 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/fine_delay_r_reg[29][0]                                                                                                                           | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/A_rst_primitives                                                   |                2 |              8 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__2_n_0 | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                          |                3 |              8 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/fine_delay_r_reg[26][0]                                                                                                                           | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/A_rst_primitives                                                   |                2 |              8 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                     | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                          |                2 |              8 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/ref_bit_per_bit                                                                                       | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb[5]_i_1_n_0                                         |                3 |              8 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[0][0]                                                                                                                             | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                             |                5 |              8 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                  | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/SR[0]                              |                2 |              8 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr[0]_i_1_n_0           | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/SR[0]                              |                3 |              8 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/rd_valid_r2_reg_n_0                                                                                   | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/p_66_out                                                                   |                3 |              8 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_common0/rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_1_n_0                                                                                                 |                                                                                                                                                                                                                      |                3 |              8 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                 | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/cmd_pipe_plus.mc_data_offset_1_reg[0]                                                                 |                5 |              8 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/E[0]                                                                                                                                              | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/A_rst_primitives                                                   |                1 |              8 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                  | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/SR[0]                              |                2 |              8 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | beat_cnt[7]_i_1_n_0                                                                                                                                                                                                                             |                                                                                                                                                                                                                      |                4 |              8 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/bit_cnt0                                                                                              | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb[5]_i_1_n_0                                         |                3 |              8 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr[0]_i_1__0_n_0        | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/SR[0]                              |                3 |              8 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[254]                                                                  |                                                                                                                                                                                                                      |                3 |              8 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[254]                                                                  | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata[222]_i_1_n_0                                                      |                2 |              8 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/rd_buf_we_r1                                                                                                                                                         |                                                                                                                                                                                                                      |                1 |              8 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                  | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/SR[0]                              |                2 |              8 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[254]                                                                  | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[186]                                                         |                1 |              8 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/fine_delay_r_reg[23][0]                                                                                                                           | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/A_rst_primitives                                                   |                2 |              8 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_meta/done_ns                                                                                       |                                                                                                                                                                                                                      |                3 |              8 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__0_n_0 | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                          |                4 |              8 |
|  dbg_hub/inst/itck_i                                                                                      | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1_reg[3][0]                                | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |              8 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                     | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                          |                2 |              8 |
|  dbg_hub/inst/itck_i                                                                                      |                                                                                                                                                                                                                                                 | dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[6]_i_1_n_0                                                                                                                                                           |                2 |              8 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1_n_0    | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/SR[0]                              |                2 |              8 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/gpr1.dout_i_reg[15][0]                                                                                                                                                                  | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |              8 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads[7]_i_2_n_0                                                                                                             | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads05_out                                                                                       |                3 |              8 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__1_n_0 | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                          |                2 |              8 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/qcntr_r_reg[0][0]                                                                         | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/qcntr_ns                                                                                                                                                   |                2 |              8 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                 | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_data_offset_0[5]_i_1_n_0                                                                          |                2 |              8 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_corse_cnt                                                                                                        | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                                            |                4 |              9 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_corse_cnt[0][1][2]_i_1_n_0                                                                                       | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_n_0                                                                                                                            |                2 |              9 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_corse_cnt[0][2][2]_i_1_n_0                                                                                       | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                                            |                3 |              9 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_corse_cnt[0][3][2]_i_1_n_0                                                                                       | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_n_0                                                                                                                            |                4 |              9 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/data_out_en                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/xsdb_reg_reg[15]_0                                                                                                                                                  |                6 |              9 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_po_cntlr/stg2_r[8]_i_1_n_0                                                                               |                                                                                                                                                                                                                      |                2 |              9 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/wr_starve_cnt                                                                                                                                               | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/wr_wait_limit11_out                                                                                                              |                2 |              9 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/po_rdval_cnt[8]_i_2_n_0                                                                                             | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_n_0                                                                                                                            |                5 |              9 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                 | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/clear                                                                                                   |                2 |              9 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/rd_valid_r2_reg_n_0                                                                                   | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/compare_err0                                                               |                5 |              9 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt[8]_i_1_n_0                                                                                                          |                                                                                                                                                                                                                      |                3 |              9 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/rd_starve_cnt                                                                                                                                               | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/rd_wait_limit13_out                                                                                                              |                3 |              9 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                 | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_dllk_zqinit_r                                                                                       |                3 |              9 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pwron_ce_r                                                                                                                         | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__20_n_0                                                                                                                            |                2 |              9 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_samp/zero_r[9]_i_2_n_0                                                                                   | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/zero_ns                                                                                                                                                    |                3 |             10 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                                                         | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                           |                2 |             10 |
|  dbg_hub/inst/itck_i                                                                                      |                                                                                                                                                                                                                                                 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |             10 |
|  dbg_hub/inst/itck_i                                                                                      | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                                  | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSEL_n                                                                                                                                                                           |                2 |             10 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_data/E[0]                                                                                                | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/zero_ns                                                                                                                                                    |                2 |             10 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_nxt                                                                                                               | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                             |                5 |             10 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/captured_samples_reg[0][0]                                                                                                                                                                          |                                                                                                                                                                                                                      |                2 |             10 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_address0                                                                                                                   | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_n_0                                                                                                                            |                5 |             10 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr                                                                                                                                                                                      |                                                                                                                                                                                                                      |                4 |             10 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                                                         | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                     |                2 |             10 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/CLK                                                   | u_mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/sample_timer_en                                                                                                                                                                  | u_mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/sample_timer0                                                                                                                                         |                2 |             11 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                   |                5 |             11 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                                                   |                7 |             11 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/cnt_read_reg[5]                                                                                                                                                      | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                             |                4 |             11 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/CLK                                                   | u_mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/temperature                                                                                                                                                                      | u_mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/rst_r2                                                                                                                                                |                2 |             12 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                 | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                                            |                3 |             12 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_r[11]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                                                      |               12 |             12 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_edge_cnt0_r0                                                                                               | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/samp_edge_cnt0_r_reg[11]_0                                                                                                                                 |                3 |             12 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_edge_cnt1_en_r                                                                                             | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/samp_edge_cnt0_r_reg[11]_0                                                                                                                                 |                3 |             12 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/E[0]                                                                                                                                                                                    | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                2 |             12 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                              | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                             |                4 |             12 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/samples_cnt_r_reg[11][0]                                                                                                           | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__19_n_0                                                                                                                            |                3 |             12 |
|  dbg_hub/inst/itck_i                                                                                      | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                          | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                2 |             12 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/tap_r_reg[0]_0                                                                            | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                |                5 |             12 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/CLK                                                   |                                                                                                                                                                                                                                                 | u_mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/rst_r2                                                                                                                                                |                4 |             13 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_ps_clk                                    |                                                                                                                                                                                                                                                 | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rst_sync_r1_reg                                                    |                3 |             13 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/lim_nxt_state                                                                                        | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_n_0                                                                                                                            |                7 |             13 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                 | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__20_n_0                                                                                                                            |                4 |             13 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclkdelay_ref_cnt_reg[13]_0                                                                                                        | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclkdelay_ref_cnt[0]_i_1_n_0                                                                            |                4 |             14 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                 | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_n_0                                                                                                                            |               10 |             14 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                 | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst                          |                5 |             14 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                 | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ififo_rst                          |                4 |             14 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/ref_right_edge                                                                                        | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb[5]_i_1_n_0                                         |                3 |             14 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                 | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ififo_rst                          |                5 |             14 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                 | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst                          |                5 |             14 |
|  dbg_hub/inst/itck_i                                                                                      | dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_sel                                                                                                                                                                                          | dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                5 |             14 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                 | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                             |                9 |             15 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/clk_ref_300_400_en.clk_ref_400.u_bufg_clk_ref_400_n_0 |                                                                                                                                                                                                                                                 | sys_reset_i_IBUF                                                                                                                                                                                                     |                3 |             15 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                               |                5 |             15 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/match_flag_and                                                                                        | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__18_n_0                                                                                                                            |                6 |             15 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                                         |                                                                                                                                                                                                                      |                5 |             16 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                                         |                                                                                                                                                                                                                      |                6 |             16 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/gpr1.dout_i_reg[15][0]                                                                                                                                                                  |                                                                                                                                                                                                                      |                5 |             16 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                                         |                                                                                                                                                                                                                      |                3 |             16 |
|  dbg_hub/inst/itck_i                                                                                      |                                                                                                                                                                                                                                                 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                3 |             16 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                                         |                                                                                                                                                                                                                      |                6 |             16 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                                         |                                                                                                                                                                                                                      |                4 |             16 |
|  dbg_hub/inst/itck_i                                                                                      | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[15]_0[0]                                                                                                                                                             | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg_0                       |                3 |             16 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                 | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0                          |                4 |             16 |
|  dbg_hub/inst/itck_i                                                                                      | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                                  | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg_0                       |                3 |             16 |
|  dbg_hub/inst/itck_i                                                                                      | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                  |                                                                                                                                                                                                                      |                3 |             16 |
|  dbg_hub/inst/itck_i                                                                                      | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1_reg[3][0]                                |                                                                                                                                                                                                                      |                3 |             16 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                                        |                                                                                                                                                                                                                      |                3 |             16 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/rd_addr_reg[0][0]                                                                                                                  | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/rd_addr[7]_i_1_n_0                                                                                                     |                4 |             16 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                                        |                                                                                                                                                                                                                      |                3 |             16 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                                         |                                                                                                                                                                                                                      |               11 |             16 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                                         |                                                                                                                                                                                                                      |                5 |             16 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                                         |                                                                                                                                                                                                                      |                7 |             16 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt[15]_i_1_n_0                                                                                                                                 | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                  |                4 |             16 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                                         |                                                                                                                                                                                                                      |                4 |             16 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                                         |                                                                                                                                                                                                                      |                5 |             16 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                3 |             16 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/pointer_we                                                                                                                                                                 |                                                                                                                                                                                                                      |                2 |             16 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                   |               11 |             16 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                 | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__18_n_0                                                                                                                            |               11 |             16 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                    |                                                                                                                                                                                                                      |                3 |             16 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                                |                                                                                                                                                                                                                      |                7 |             16 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                             |                                                                                                                                                                                                                      |               10 |             16 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                                         |                                                                                                                                                                                                                      |                6 |             16 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/p_21_out                                                                                                            | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                                            |                4 |             17 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                 | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                                             |               10 |             17 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/burst_wd_reg[0]                                                                                                                                                                         | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/addr_reg[16]                                                                                                                                                                            | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                5 |             18 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                 | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__19_n_0                                                                                                                            |                9 |             18 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | s_axi_araddr[29]_i_1_n_0                                                                                                                                                                                                                        |                                                                                                                                                                                                                      |                7 |             18 |
|  dbg_hub/inst/itck_i                                                                                      | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                                       | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             18 |
|  dbg_hub/inst/itck_i                                                                                      |                                                                                                                                                                                                                                                 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                5 |             18 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                                   | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             18 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | s_axi_awaddr[29]_i_1_n_0                                                                                                                                                                                                                        |                                                                                                                                                                                                                      |                8 |             18 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                 | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                |                6 |             18 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                 | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_n_0                                                                                                                            |               13 |             19 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | led_cnt[0]_i_1_n_0                                                                                                                                                                                                                              | userlogic_reset                                                                                                                                                                                                      |                5 |             19 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r[0]_i_2_n_0                                                                                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/zq_timer_r0                                                                                                             |                5 |             20 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shadow_reg[15]_0                                                                                                                                          |               19 |             22 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                 | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb[5]_i_1_n_0                                         |               13 |             24 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/E[0]                                                                                                                                                                                    |                                                                                                                                                                                                                      |                3 |             24 |
|  dbg_hub/inst/itck_i                                                                                      | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                          |                                                                                                                                                                                                                      |                3 |             24 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | softstart_cnt[0]_i_1_n_0                                                                                                                                                                                                                        |                                                                                                                                                                                                                      |                6 |             24 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                       |                                                                                                                                                                                                                      |                3 |             24 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | error_cnt[0]_i_1_n_0                                                                                                                                                                                                                            | userlogic_reset                                                                                                                                                                                                      |                7 |             25 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                      |                6 |             25 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bid_fifo_0/E[0]                                                                                                                                               | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                  |                8 |             25 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                      |                9 |             25 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/E[0]                                                                                                                                                                                 |                                                                                                                                                                                                                      |                8 |             25 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                      |                5 |             25 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                      |                7 |             25 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                      |                7 |             25 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                      |                8 |             25 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                      |                6 |             25 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                      |                5 |             25 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                 | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                             |                9 |             25 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/E[0]                                                                                                                                                                                 |                                                                                                                                                                                                                      |                8 |             25 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                                                                 |                                                                                                                                                                                                                      |                5 |             25 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/E[0]                                                                                                                                                                                 |                                                                                                                                                                                                                      |                5 |             25 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                 | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pb_detect_edge_setup                                                                 |               12 |             25 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                      |                5 |             25 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                      |                6 |             25 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/E[0]                                                                                                                                                                                 |                                                                                                                                                                                                                      |                8 |             25 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                     | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                  |                7 |             25 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |               17 |             27 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                                   | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                7 |             28 |
|  dbg_hub/inst/itck_i                                                                                      | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                                       | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             28 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/E[0]                                                                                                                            |                                                                                                                                                                                                                      |                9 |             28 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/E[0]                                                                                                                            |                                                                                                                                                                                                                      |               12 |             28 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/E[0]                                                                                                                            |                                                                                                                                                                                                                      |                8 |             28 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/E[0]                                                                                                                            |                                                                                                                                                                                                                      |               10 |             28 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                 | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                                            |               14 |             29 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[254]                                                                  | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[24]                           |                8 |             30 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                 | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                                             |               18 |             31 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                 | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__17_n_0                                                                                                                            |               16 |             32 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | s_axi_testdata_nxt                                                                                                                                                                                                                              | userlogic_reset                                                                                                                                                                                                      |                9 |             32 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | p_0_in                                                                                                                                                                                                                                          |                                                                                                                                                                                                                      |               24 |             32 |
|  dbg_hub/inst/itck_i                                                                                      |                                                                                                                                                                                                                                                 | dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                    |               15 |             32 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                                                                 |                                                                                                                                                                                                                      |                9 |             33 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                                 |                                                                                                                                                                                                                      |               11 |             33 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                      |                                                                                                                                                                                                                      |               11 |             33 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/mc_app_wdf_mask_reg_reg[0]                                                                                                                                           | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                             |               13 |             33 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                             |               15 |             34 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                             |               11 |             34 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/i___14_n_0                                                                                               | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                                             |                6 |             35 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                 | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_n_0                                                                                                                            |               26 |             38 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                 | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_n_0                                                                                                                            |               22 |             38 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                 | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                             |               16 |             38 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                 | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rst_sync_r1_reg                                                    |               20 |             41 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                                 |                                                                                                                                                                                                                      |                8 |             41 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                 | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                                             |               23 |             42 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                 | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                             |               14 |             44 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                 | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                             |               15 |             46 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                 | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                                             |               16 |             48 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                                                                                 |                                                                                                                                                                                                                      |               11 |             49 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                                                 |                                                                                                                                                                                                                      |                9 |             49 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                                                 |                                                                                                                                                                                                                      |               10 |             49 |
|  dbg_hub/inst/itck_i                                                                                      |                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                      |               27 |             64 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/store_sr_r0                                                                                                     |                                                                                                                                                                                                                      |               19 |             64 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/rd_active_r1_reg                                                                                   |                                                                                                                                                                                                                      |               17 |             64 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/store_sr_r1                                                                                                     |                                                                                                                                                                                                                      |               16 |             64 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/mux_rd_valid_r                                                                                        |                                                                                                                                                                                                                      |               19 |             64 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/p_154_out                                                                                             | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].match_flag_pb[7]_i_1_n_0                                        |               16 |             64 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                     |               25 |             66 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en           |                                                                                                                                                                                                                      |               11 |             88 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en           |                                                                                                                                                                                                                      |               11 |             88 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                       |                                                                                                                                                                                                                      |               11 |             88 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en           |                                                                                                                                                                                                                      |               11 |             88 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en           |                                                                                                                                                                                                                      |               12 |             96 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                      |               28 |             99 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                       |                                                                                                                                                                                                                      |               14 |            112 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                       |                                                                                                                                                                                                                      |               14 |            112 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                       |                                                                                                                                                                                                                      |               14 |            112 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                       |                                                                                                                                                                                                                      |               14 |            112 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                       |                                                                                                                                                                                                                      |               14 |            112 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                 | u_ila_0/inst/ila_core_inst/use_probe_debug_circuit                                                                                                                                                                   |               34 |            118 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/mc_app_wdf_mask_reg_reg[0]                                                                                                                                           |                                                                                                                                                                                                                      |               82 |            256 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/app_rd_data_valid                                                                                                                                                    |                                                                                                                                                                                                                      |               65 |            256 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_r_copy2                                                                                                                                                  |                                                                                                                                                                                                                      |              103 |            288 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_buf_we       |                                                                                                                                                                                                                      |               43 |            344 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/wdf_rdy_ns                                                                                                                                                           |                                                                                                                                                                                                                      |               48 |            384 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                      |             1339 |           4640 |
+-----------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                    27 |
| 2      |                    12 |
| 3      |                    12 |
| 4      |                    76 |
| 5      |                    44 |
| 6      |                    93 |
| 7      |                     6 |
| 8      |                    44 |
| 9      |                    14 |
| 10     |                    10 |
| 11     |                     4 |
| 12     |                    10 |
| 13     |                     4 |
| 14     |                     8 |
| 15     |                     4 |
| 16+    |                   128 |
+--------+-----------------------+


