// Seed: 808064904
module module_0 (
    input id_2,
    input id_3,
    output id_4,
    output id_5,
    input reg id_6
);
  always {1} <= id_2;
  assign id_3 = 1;
  assign id_5 = id_1;
  reg id_7;
  always begin : id_8
    begin
      if (id_1);
      id_6 <= id_4[1];
      if (1'b0);
      else id_7 <= "";
      id_3 = id_6;
      id_5 = id_6;
      id_5 = id_5;
      if (1)
        if (1) id_2 = id_4 - id_6;
        else id_4 <= {1{1 | id_8}};
      else SystemTFIdentifier(1, (1), ~1, (id_5));
      if (1) begin
        id_8 = 1;
      end else @(id_1 or 1'b0) id_3 <= id_2;
      begin
        id_6 <= id_2;
      end
    end
  end
  logic id_9, id_10;
endmodule
