/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  reg [22:0] _03_;
  wire [5:0] _04_;
  wire [6:0] _05_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [4:0] celloutsig_0_14z;
  wire [28:0] celloutsig_0_15z;
  wire [2:0] celloutsig_0_16z;
  wire [4:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [9:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [2:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [6:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [2:0] celloutsig_0_2z;
  wire [34:0] celloutsig_0_3z;
  wire [9:0] celloutsig_0_5z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [4:0] celloutsig_1_0z;
  wire [2:0] celloutsig_1_10z;
  wire [10:0] celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire [6:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [32:0] celloutsig_1_6z;
  wire [7:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_9z = !(celloutsig_1_5z ? celloutsig_1_2z : celloutsig_1_0z[1]);
  assign celloutsig_1_18z = celloutsig_1_10z[2] | ~(celloutsig_1_14z);
  assign celloutsig_0_1z = in_data[11] | ~(in_data[32]);
  assign celloutsig_0_8z = _00_ | celloutsig_0_1z;
  assign celloutsig_1_2z = celloutsig_1_1z | celloutsig_1_0z[3];
  assign celloutsig_0_0z = in_data[28] ^ in_data[91];
  assign celloutsig_0_11z = celloutsig_0_5z[2] ^ _01_;
  assign celloutsig_0_20z = celloutsig_0_0z ^ celloutsig_0_1z;
  always_ff @(negedge clkin_data[64], negedge clkin_data[128])
    if (!clkin_data[128]) _03_ <= 23'h000000;
    else _03_ <= { celloutsig_1_0z[3], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_0z };
  reg [5:0] _15_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_19z[0])
    if (!celloutsig_1_19z[0]) _15_ <= 6'h00;
    else _15_ <= { celloutsig_0_2z, celloutsig_0_2z };
  assign { _04_[5], _01_, _04_[3], _00_, _04_[1:0] } = _15_;
  reg [6:0] _16_;
  always_ff @(negedge clkin_data[32], posedge celloutsig_1_19z[0])
    if (celloutsig_1_19z[0]) _16_ <= 7'h00;
    else _16_ <= celloutsig_0_3z[15:9];
  assign { _05_[6:4], celloutsig_0_16z[2:1], _05_[1], _02_ } = _16_;
  assign celloutsig_0_19z = { celloutsig_0_5z[4:2], _05_[6:4], celloutsig_0_16z[2:1], _05_[1], _02_ } & { celloutsig_0_5z[8:4], celloutsig_0_7z, celloutsig_0_9z, celloutsig_0_16z };
  assign celloutsig_0_24z = in_data[26:24] / { 1'h1, celloutsig_0_10z, celloutsig_0_13z };
  assign celloutsig_1_5z = in_data[178:166] <= in_data[131:119];
  assign celloutsig_0_9z = { _04_[5], celloutsig_0_8z, celloutsig_0_2z } <= celloutsig_0_3z[23:19];
  assign celloutsig_0_10z = { _05_[6:4], celloutsig_0_16z[2:1], _05_[1], _02_, celloutsig_0_2z } <= { celloutsig_0_3z[33:27], celloutsig_0_9z, celloutsig_0_0z, celloutsig_0_8z };
  assign celloutsig_0_12z = { in_data[21:16], celloutsig_0_0z } <= { _05_[6:4], celloutsig_0_16z[2:1], _05_[1], _02_ };
  assign celloutsig_1_1z = { celloutsig_1_0z[4:3], celloutsig_1_0z, celloutsig_1_0z } <= in_data[159:148];
  assign celloutsig_0_18z = { celloutsig_0_16z[2:1], _05_[1], celloutsig_0_11z, celloutsig_0_8z } || { celloutsig_0_17z[4:3], celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_11z };
  assign celloutsig_0_27z = { celloutsig_0_19z[5:1], celloutsig_0_0z, celloutsig_0_12z, celloutsig_0_26z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_14z } || { celloutsig_0_19z[6:4], celloutsig_0_25z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_18z, celloutsig_0_8z, celloutsig_0_11z, _04_[5], _01_, _04_[3], _00_, _04_[1:0], celloutsig_0_2z, celloutsig_0_7z };
  assign celloutsig_0_3z = { in_data[51:19], celloutsig_0_1z, celloutsig_0_1z } % { 1'h1, in_data[73:63], celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_2z, in_data[0] };
  assign celloutsig_0_14z = celloutsig_0_3z[17:13] % { 1'h1, celloutsig_0_10z, celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_2z = in_data[65:63] % { 1'h1, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_5z = celloutsig_0_0z ? celloutsig_0_3z[18:9] : { celloutsig_0_3z[17:16], celloutsig_0_1z, _04_[5], _01_, _04_[3], _00_, _04_[1:0], celloutsig_0_1z };
  assign celloutsig_0_16z[0] = celloutsig_0_0z ? _05_[1] : celloutsig_0_10z;
  assign celloutsig_1_0z = in_data[175] ? in_data[114:110] : in_data[129:125];
  assign celloutsig_1_4z = { in_data[168:138], celloutsig_1_2z } !== { in_data[155:136], celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_0_7z = { celloutsig_0_5z[5:0], celloutsig_0_2z } !== celloutsig_0_5z[9:1];
  assign celloutsig_1_14z = | { celloutsig_1_12z[10:7], celloutsig_1_9z, celloutsig_1_4z, celloutsig_1_2z };
  assign celloutsig_0_25z = | { celloutsig_0_24z, celloutsig_0_20z, celloutsig_0_17z, _01_, _00_, _04_[5], _04_[3], _04_[1:0], celloutsig_0_3z[27:22], celloutsig_0_2z };
  assign celloutsig_0_13z = ~^ { celloutsig_0_10z, celloutsig_0_1z, celloutsig_0_7z };
  assign celloutsig_1_10z = { celloutsig_1_0z[4], celloutsig_1_1z, celloutsig_1_2z } << { celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_2z };
  assign celloutsig_0_15z = { in_data[39:26], celloutsig_0_0z, celloutsig_0_10z, celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_8z, _04_[5], _01_, _04_[3], _00_, _04_[1:0], celloutsig_0_12z, celloutsig_0_1z } << { in_data[56:52], celloutsig_0_7z, celloutsig_0_10z, celloutsig_0_5z, celloutsig_0_11z, celloutsig_0_9z, celloutsig_0_7z, celloutsig_0_10z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_10z, celloutsig_0_12z, celloutsig_0_9z, celloutsig_0_10z, celloutsig_0_8z };
  assign celloutsig_0_17z = celloutsig_0_15z[17:13] <<< { celloutsig_0_1z, celloutsig_0_13z, celloutsig_0_13z, celloutsig_0_1z, celloutsig_0_12z };
  assign celloutsig_1_6z = { in_data[161:131], celloutsig_1_5z, celloutsig_1_2z } >>> { in_data[165:134], celloutsig_1_4z };
  assign celloutsig_1_8z = in_data[142:135] >>> { celloutsig_1_6z[14:13], celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_4z };
  assign celloutsig_1_12z = { celloutsig_1_0z[2:0], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_4z } >>> { _03_[13], celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_9z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_4z };
  assign celloutsig_0_26z = celloutsig_0_19z[6:0] >>> celloutsig_0_15z[21:15];
  assign celloutsig_1_19z = celloutsig_1_6z[8:2] - { celloutsig_1_8z[4:0], celloutsig_1_9z, celloutsig_1_9z };
  assign { _04_[4], _04_[2] } = { _01_, _00_ };
  assign { _05_[3:2], _05_[0] } = { celloutsig_0_16z[2:1], _02_ };
  assign { out_data[128], out_data[102:96], out_data[38:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_26z, celloutsig_0_27z };
endmodule
