<stg><name>histvect</name>


<trans_list>

<trans id="60" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="61" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="62" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="63" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="64" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="65" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="66" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="67" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="68" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="69" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="70" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="71" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="72" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="73" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32">
<![CDATA[
.split.0:1 %G_vec_V_2_load = load i32 %G_vec_V_2

]]></Node>
<StgValue><ssdm name="G_vec_V_2_load"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32">
<![CDATA[
.split.0:2 %G_vec_V_1_load = load i32 %G_vec_V_1

]]></Node>
<StgValue><ssdm name="G_vec_V_1_load"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.0:4 %sub = fsub i32 %G_vec_V_2_load, i32 %G_vec_V_1_load

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="19" st_id="2" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.0:4 %sub = fsub i32 %G_vec_V_2_load, i32 %G_vec_V_1_load

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="20" st_id="3" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.0:4 %sub = fsub i32 %G_vec_V_2_load, i32 %G_vec_V_1_load

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="21" st_id="4" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.0:4 %sub = fsub i32 %G_vec_V_2_load, i32 %G_vec_V_1_load

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="22" st_id="5" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.0:5 %mul = fmul i32 %sub, i32 0.01

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="23" st_id="6" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.0:5 %mul = fmul i32 %sub, i32 0.01

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="24" st_id="7" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.0:5 %mul = fmul i32 %sub, i32 0.01

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="25" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32">
<![CDATA[
.split.0:3 %elements_Ih_0_load = load i32 %elements_Ih_0

]]></Node>
<StgValue><ssdm name="elements_Ih_0_load"/></StgValue>
</operation>

<operation id="26" st_id="8" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.0:6 %add = fadd i32 %elements_Ih_0_load, i32 %mul

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="27" st_id="9" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.0:6 %add = fadd i32 %elements_Ih_0_load, i32 %mul

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="28" st_id="10" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.0:6 %add = fadd i32 %elements_Ih_0_load, i32 %mul

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="29" st_id="11" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.0:6 %add = fadd i32 %elements_Ih_0_load, i32 %mul

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="30" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
.split.0:7 %store_ln91 = store i32 %add, i32 %elements_Ih_0

]]></Node>
<StgValue><ssdm name="store_ln91"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="31" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32">
<![CDATA[
.split.0:8 %G_vec_I_2_load = load i32 %G_vec_I_2

]]></Node>
<StgValue><ssdm name="G_vec_I_2_load"/></StgValue>
</operation>

<operation id="32" st_id="12" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.0:9 %sub1 = fsub i32 %G_vec_I_2_load, i32 %add

]]></Node>
<StgValue><ssdm name="sub1"/></StgValue>
</operation>

<operation id="33" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32">
<![CDATA[
.split.0:11 %G_vec_I_1_load = load i32 %G_vec_I_1

]]></Node>
<StgValue><ssdm name="G_vec_I_1_load"/></StgValue>
</operation>

<operation id="34" st_id="12" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.0:12 %add3 = fadd i32 %G_vec_I_1_load, i32 %add

]]></Node>
<StgValue><ssdm name="add3"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="35" st_id="13" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.0:9 %sub1 = fsub i32 %G_vec_I_2_load, i32 %add

]]></Node>
<StgValue><ssdm name="sub1"/></StgValue>
</operation>

<operation id="36" st_id="13" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.0:12 %add3 = fadd i32 %G_vec_I_1_load, i32 %add

]]></Node>
<StgValue><ssdm name="add3"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="37" st_id="14" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.0:9 %sub1 = fsub i32 %G_vec_I_2_load, i32 %add

]]></Node>
<StgValue><ssdm name="sub1"/></StgValue>
</operation>

<operation id="38" st_id="14" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.0:12 %add3 = fadd i32 %G_vec_I_1_load, i32 %add

]]></Node>
<StgValue><ssdm name="add3"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="39" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split.0:0 %specpipeline_ln80 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln80"/></StgValue>
</operation>

<operation id="40" st_id="15" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.0:9 %sub1 = fsub i32 %G_vec_I_2_load, i32 %add

]]></Node>
<StgValue><ssdm name="sub1"/></StgValue>
</operation>

<operation id="41" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
.split.0:10 %store_ln97 = store i32 %sub1, i32 %G_vec_I_2

]]></Node>
<StgValue><ssdm name="store_ln97"/></StgValue>
</operation>

<operation id="42" st_id="15" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.0:12 %add3 = fadd i32 %G_vec_I_1_load, i32 %add

]]></Node>
<StgValue><ssdm name="add3"/></StgValue>
</operation>

<operation id="43" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
.split.0:13 %store_ln98 = store i32 %add3, i32 %G_vec_I_1

]]></Node>
<StgValue><ssdm name="store_ln98"/></StgValue>
</operation>

<operation id="44" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0">
<![CDATA[
.split.0:14 %ret_ln100 = ret

]]></Node>
<StgValue><ssdm name="ret_ln100"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="74" name="G_vec_V_2" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="G_vec_V_2"/></StgValue>
</port>
<port id="75" name="G_vec_V_1" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="G_vec_V_1"/></StgValue>
</port>
<port id="76" name="elements_Ih_0" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="elements_Ih_0"/></StgValue>
</port>
<port id="77" name="G_vec_I_2" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="G_vec_I_2"/></StgValue>
</port>
<port id="78" name="G_vec_I_1" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="G_vec_I_1"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="79" from="G_vec_V_2" to="G_vec_V_2_load" fromId="74" toId="16">
</dataflow>
<dataflow id="80" from="G_vec_V_1" to="G_vec_V_1_load" fromId="75" toId="17">
</dataflow>
<dataflow id="81" from="G_vec_V_2_load" to="sub" fromId="16" toId="18">
</dataflow>
<dataflow id="82" from="G_vec_V_1_load" to="sub" fromId="17" toId="18">
</dataflow>
<dataflow id="83" from="G_vec_V_2_load" to="sub" fromId="16" toId="19">
</dataflow>
<dataflow id="84" from="G_vec_V_1_load" to="sub" fromId="17" toId="19">
</dataflow>
<dataflow id="85" from="G_vec_V_2_load" to="sub" fromId="16" toId="20">
</dataflow>
<dataflow id="86" from="G_vec_V_1_load" to="sub" fromId="17" toId="20">
</dataflow>
<dataflow id="87" from="G_vec_V_2_load" to="sub" fromId="16" toId="21">
</dataflow>
<dataflow id="88" from="G_vec_V_1_load" to="sub" fromId="17" toId="21">
</dataflow>
<dataflow id="89" from="sub" to="mul" fromId="21" toId="22">
</dataflow>
<dataflow id="91" from="StgValue_90" to="mul" fromId="90" toId="22">
</dataflow>
<dataflow id="92" from="sub" to="mul" fromId="21" toId="23">
</dataflow>
<dataflow id="93" from="StgValue_90" to="mul" fromId="90" toId="23">
</dataflow>
<dataflow id="94" from="sub" to="mul" fromId="21" toId="24">
</dataflow>
<dataflow id="95" from="StgValue_90" to="mul" fromId="90" toId="24">
</dataflow>
<dataflow id="96" from="elements_Ih_0" to="elements_Ih_0_load" fromId="76" toId="25">
</dataflow>
<dataflow id="97" from="elements_Ih_0_load" to="add" fromId="25" toId="26">
</dataflow>
<dataflow id="98" from="mul" to="add" fromId="24" toId="26">
</dataflow>
<dataflow id="99" from="elements_Ih_0_load" to="add" fromId="25" toId="27">
</dataflow>
<dataflow id="100" from="mul" to="add" fromId="24" toId="27">
</dataflow>
<dataflow id="101" from="elements_Ih_0_load" to="add" fromId="25" toId="28">
</dataflow>
<dataflow id="102" from="mul" to="add" fromId="24" toId="28">
</dataflow>
<dataflow id="103" from="elements_Ih_0_load" to="add" fromId="25" toId="29">
</dataflow>
<dataflow id="104" from="mul" to="add" fromId="24" toId="29">
</dataflow>
<dataflow id="105" from="add" to="store_ln91" fromId="29" toId="30">
</dataflow>
<dataflow id="106" from="elements_Ih_0" to="store_ln91" fromId="76" toId="30">
</dataflow>
<dataflow id="107" from="G_vec_I_2" to="G_vec_I_2_load" fromId="77" toId="31">
</dataflow>
<dataflow id="108" from="G_vec_I_2_load" to="sub1" fromId="31" toId="32">
</dataflow>
<dataflow id="109" from="add" to="sub1" fromId="29" toId="32">
</dataflow>
<dataflow id="110" from="G_vec_I_1" to="G_vec_I_1_load" fromId="78" toId="33">
</dataflow>
<dataflow id="111" from="G_vec_I_1_load" to="add3" fromId="33" toId="34">
</dataflow>
<dataflow id="112" from="add" to="add3" fromId="29" toId="34">
</dataflow>
<dataflow id="113" from="G_vec_I_2_load" to="sub1" fromId="31" toId="35">
</dataflow>
<dataflow id="114" from="add" to="sub1" fromId="29" toId="35">
</dataflow>
<dataflow id="115" from="G_vec_I_1_load" to="add3" fromId="33" toId="36">
</dataflow>
<dataflow id="116" from="add" to="add3" fromId="29" toId="36">
</dataflow>
<dataflow id="117" from="G_vec_I_2_load" to="sub1" fromId="31" toId="37">
</dataflow>
<dataflow id="118" from="add" to="sub1" fromId="29" toId="37">
</dataflow>
<dataflow id="119" from="G_vec_I_1_load" to="add3" fromId="33" toId="38">
</dataflow>
<dataflow id="120" from="add" to="add3" fromId="29" toId="38">
</dataflow>
<dataflow id="122" from="_ssdm_op_SpecPipeline" to="specpipeline_ln80" fromId="121" toId="39">
</dataflow>
<dataflow id="124" from="StgValue_123" to="specpipeline_ln80" fromId="123" toId="39">
</dataflow>
<dataflow id="126" from="StgValue_125" to="specpipeline_ln80" fromId="125" toId="39">
</dataflow>
<dataflow id="127" from="StgValue_125" to="specpipeline_ln80" fromId="125" toId="39">
</dataflow>
<dataflow id="128" from="StgValue_125" to="specpipeline_ln80" fromId="125" toId="39">
</dataflow>
<dataflow id="130" from="empty_0" to="specpipeline_ln80" fromId="129" toId="39">
</dataflow>
<dataflow id="131" from="G_vec_I_2_load" to="sub1" fromId="31" toId="40">
</dataflow>
<dataflow id="132" from="add" to="sub1" fromId="29" toId="40">
</dataflow>
<dataflow id="133" from="sub1" to="store_ln97" fromId="40" toId="41">
</dataflow>
<dataflow id="134" from="G_vec_I_2" to="store_ln97" fromId="77" toId="41">
</dataflow>
<dataflow id="135" from="G_vec_I_1_load" to="add3" fromId="33" toId="42">
</dataflow>
<dataflow id="136" from="add" to="add3" fromId="29" toId="42">
</dataflow>
<dataflow id="137" from="add3" to="store_ln98" fromId="42" toId="43">
</dataflow>
<dataflow id="138" from="G_vec_I_1" to="store_ln98" fromId="78" toId="43">
</dataflow>
</dataflows>


</stg>
