$date
	Sat Oct 22 19:28:45 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#508002
b100 &
b100 %
1$
b100 !
1"
#508003
0"
#508006
b10 &
b10 %
#508010
b1 &
b1 %
1#
#508014
b0 &
0#
b0 %
0$
#1463987
b1 !
1"
#1463990
b1 &
b1 %
1$
#1463991
0"
#1463994
1#
#1463998
b0 &
0#
b0 %
0$
#2511358
b1011 &
b1011 %
1$
b1011 !
1"
#2511359
0"
#2511362
b100010 &
b100010 %
#2511366
b10001 &
b10001 %
#2511370
b110100 &
b110100 %
#2511374
b11010 &
b11010 %
#2511378
b1101 &
b1101 %
#2511382
b101000 &
b101000 %
#2511386
b10100 &
b10100 %
#2511390
b1010 &
b1010 %
#2511394
b101 &
b101 %
#2511398
b10000 &
b10000 %
#2511402
b1000 &
b1000 %
#2511406
b100 &
b100 %
#2511410
b10 &
b10 %
#2511414
b1 &
1#
b1 %
#2511418
b0 &
b0 %
0#
0$
#4500012
