Simulator report for mic1
Fri Oct 25 14:45:40 2024
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. Coverage Summary
  6. Complete 1/0-Value Coverage
  7. Missing 1-Value Coverage
  8. Missing 0-Value Coverage
  9. Simulator INI Usage
 10. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 1.6 us       ;
; Simulation Netlist Size     ; 1140 nodes   ;
; Simulation Coverage         ;      50.58 % ;
; Total Number of Transitions ; 3911         ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Cyclone II   ;
; Device                      ; EP2C35F484C6 ;
+-----------------------------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                                                       ;
+--------------------------------------------------------------------------------------------+---------------------------------------------+---------------+
; Option                                                                                     ; Setting                                     ; Default Value ;
+--------------------------------------------------------------------------------------------+---------------------------------------------+---------------+
; Simulation mode                                                                            ; Timing                                      ; Timing        ;
; Start time                                                                                 ; 0 ns                                        ; 0 ns          ;
; Simulation results format                                                                  ; VWF                                         ;               ;
; Vector input source                                                                        ; C:/Users/elcio/Documents/MIC1/DATAPATH3.vwf ;               ;
; Add pins automatically to simulation output waveforms                                      ; On                                          ; On            ;
; Check outputs                                                                              ; Off                                         ; Off           ;
; Report simulation coverage                                                                 ; On                                          ; On            ;
; Display complete 1/0 value coverage report                                                 ; On                                          ; On            ;
; Display missing 1-value coverage report                                                    ; On                                          ; On            ;
; Display missing 0-value coverage report                                                    ; On                                          ; On            ;
; Detect setup and hold time violations                                                      ; Off                                         ; Off           ;
; Detect glitches                                                                            ; Off                                         ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off                                         ; Off           ;
; Generate Signal Activity File                                                              ; Off                                         ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off                                         ; Off           ;
; Group bus channels in simulation results                                                   ; Off                                         ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On                                          ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE                                  ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off                                         ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off                                         ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto                                        ; Auto          ;
+--------------------------------------------------------------------------------------------+---------------------------------------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II 64-Bit to view the waveform report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      50.58 % ;
; Total nodes checked                                 ; 1140         ;
; Total output ports checked                          ; 1127         ;
; Total output ports with complete 1/0-value coverage ; 570          ;
; Total output ports with no 1/0-value coverage       ; 531          ;
; Total output ports with no 1-value coverage         ; 533          ;
; Total output ports with no 0-value coverage         ; 555          ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                                                                                ;
+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                  ; Output Port Name                                                                                           ; Output Port Type ;
+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+------------------+
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst4|inst8                              ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst4|inst8                              ; combout          ;
; |DATAPATH|BANK_REG:inst2|MDR:inst3|inst15                                                                  ; |DATAPATH|BANK_REG:inst2|MDR:inst3|inst15                                                                  ; combout          ;
; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst|inst12                            ; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst|inst12                            ; regout           ;
; |DATAPATH|BANK_REG:inst2|PC:inst4|inst10                                                                   ; |DATAPATH|BANK_REG:inst2|PC:inst4|inst10                                                                   ; combout          ;
; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[3]~2                                          ; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[3]~2                                          ; combout          ;
; |DATAPATH|BANK_REG:inst2|SP:inst1|inst10                                                                   ; |DATAPATH|BANK_REG:inst2|SP:inst1|inst10                                                                   ; combout          ;
; |DATAPATH|BANK_REG:inst2|LV:inst2|inst5                                                                    ; |DATAPATH|BANK_REG:inst2|LV:inst2|inst5                                                                    ; combout          ;
; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[3]~3                                          ; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[3]~3                                          ; combout          ;
; |DATAPATH|BANK_REG:inst2|CPP:inst6|inst6                                                                   ; |DATAPATH|BANK_REG:inst2|CPP:inst6|inst6                                                                   ; combout          ;
; |DATAPATH|BANK_REG:inst2|TOS:inst7|inst6                                                                   ; |DATAPATH|BANK_REG:inst2|TOS:inst7|inst6                                                                   ; combout          ;
; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[3]~4                                          ; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[3]~4                                          ; combout          ;
; |DATAPATH|BANK_REG:inst2|OPC:inst8|inst8                                                                   ; |DATAPATH|BANK_REG:inst2|OPC:inst8|inst8                                                                   ; combout          ;
; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[3]~6                                          ; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[3]~6                                          ; combout          ;
; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[3]~7                                          ; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[3]~7                                          ; combout          ;
; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[24]~0                                         ; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[24]~0                                         ; combout          ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst4|inst43~0                           ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst4|inst43~0                           ; combout          ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst4|inst14~0                           ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst4|inst14~0                           ; combout          ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst2|decoder2to4:inst2|inst2~0          ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst2|decoder2to4:inst2|inst2~0          ; combout          ;
; |DATAPATH|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst|inst8                               ; |DATAPATH|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst|inst8                               ; regout           ;
; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst|inst8                             ; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst|inst8                             ; regout           ;
; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[2]~8                                          ; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[2]~8                                          ; combout          ;
; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[2]~11                                         ; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[2]~11                                         ; combout          ;
; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[2]~12                                         ; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[2]~12                                         ; combout          ;
; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[2]~13                                         ; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[2]~13                                         ; combout          ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst3|inst43~0                           ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst3|inst43~0                           ; combout          ;
; |DATAPATH|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst|inst5                               ; |DATAPATH|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst|inst5                               ; regout           ;
; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst|inst5                             ; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst|inst5                             ; regout           ;
; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[1]~14                                         ; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[1]~14                                         ; combout          ;
; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[1]~15                                         ; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[1]~15                                         ; combout          ;
; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[1]~17                                         ; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[1]~17                                         ; combout          ;
; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[1]~18                                         ; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[1]~18                                         ; combout          ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst2|inst43~1                           ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst2|inst43~1                           ; combout          ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst|inst8                               ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst|inst8                               ; combout          ;
; |DATAPATH|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst|inst                                ; |DATAPATH|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst|inst                                ; regout           ;
; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst|inst                              ; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst|inst                              ; regout           ;
; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[0]~19                                         ; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[0]~19                                         ; combout          ;
; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[0]~20                                         ; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[0]~20                                         ; combout          ;
; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[0]~21                                         ; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[0]~21                                         ; combout          ;
; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[0]~22                                         ; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[0]~22                                         ; combout          ;
; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[0]~23                                         ; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[0]~23                                         ; combout          ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst|FullAdder_1bit:inst|xor3:inst9|1~0  ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst|FullAdder_1bit:inst|xor3:inst9|1~0  ; combout          ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst|FullAdder_1bit:inst|xor3:inst9|1~1  ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst|FullAdder_1bit:inst|xor3:inst9|1~1  ; combout          ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst2|FullAdder_1bit:inst|xor3:inst9|1~0 ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst2|FullAdder_1bit:inst|xor3:inst9|1~0 ; combout          ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst3|FullAdder_1bit:inst|xor3:inst9|1~0 ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst3|FullAdder_1bit:inst|xor3:inst9|1~0 ; combout          ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst4|FullAdder_1bit:inst|xor4:inst8|3~0 ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst4|FullAdder_1bit:inst|xor4:inst8|3~0 ; combout          ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst4|inst14~1                           ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst4|inst14~1                           ; combout          ;
; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[4]~24                                         ; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[4]~24                                         ; combout          ;
; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[4]~25                                         ; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[4]~25                                         ; combout          ;
; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[4]~26                                         ; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[4]~26                                         ; combout          ;
; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[4]~27                                         ; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[4]~27                                         ; combout          ;
; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[4]~28                                         ; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[4]~28                                         ; combout          ;
; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[4]~29                                         ; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[4]~29                                         ; combout          ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst5|inst43~0                           ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst5|inst43~0                           ; combout          ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst5|inst14~0                           ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst5|inst14~0                           ; combout          ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst4|FullAdder_1bit:inst|xor3:inst9|1~0 ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst4|FullAdder_1bit:inst|xor3:inst9|1~0 ; combout          ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst5|FullAdder_1bit:inst|xor4:inst8|3~0 ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst5|FullAdder_1bit:inst|xor4:inst8|3~0 ; combout          ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst5|inst14~1                           ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst5|inst14~1                           ; combout          ;
; |DATAPATH|SHIFTER_ULA:inst|inst1[3]                                                                        ; |DATAPATH|SHIFTER_ULA:inst|inst1[3]                                                                        ; combout          ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst3|inst14~0                           ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst3|inst14~0                           ; combout          ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst3|FullAdder_1bit:inst|xor4:inst8|3~0 ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst3|FullAdder_1bit:inst|xor4:inst8|3~0 ; combout          ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst3|inst14~1                           ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst3|inst14~1                           ; combout          ;
; |DATAPATH|SHIFTER_ULA:inst|inst1[2]                                                                        ; |DATAPATH|SHIFTER_ULA:inst|inst1[2]                                                                        ; combout          ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst2|inst14~0                           ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst2|inst14~0                           ; combout          ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst2|inst14~1                           ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst2|inst14~1                           ; combout          ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst2|inst14~2                           ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst2|inst14~2                           ; combout          ;
; |DATAPATH|SHIFTER_ULA:inst|inst1[1]                                                                        ; |DATAPATH|SHIFTER_ULA:inst|inst1[1]                                                                        ; combout          ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst|inst43~0                            ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst|inst43~0                            ; combout          ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst|FullAdder_1bit:inst|xor4:inst8|3~0  ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst|FullAdder_1bit:inst|xor4:inst8|3~0  ; combout          ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst|inst14~0                            ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst|inst14~0                            ; combout          ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst|inst14~1                            ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst|inst14~1                            ; combout          ;
; |DATAPATH|SHIFTER_ULA:inst|inst1[0]                                                                        ; |DATAPATH|SHIFTER_ULA:inst|inst1[0]                                                                        ; combout          ;
; |DATAPATH|SHIFTER_ULA:inst|inst10~0                                                                        ; |DATAPATH|SHIFTER_ULA:inst|inst10~0                                                                        ; combout          ;
; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[6]~30                                         ; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[6]~30                                         ; combout          ;
; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[6]~31                                         ; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[6]~31                                         ; combout          ;
; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[6]~32                                         ; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[6]~32                                         ; combout          ;
; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[6]~33                                         ; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[6]~33                                         ; combout          ;
; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[6]~34                                         ; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[6]~34                                         ; combout          ;
; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[6]~35                                         ; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[6]~35                                         ; combout          ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst7|inst43~0                           ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst7|inst43~0                           ; combout          ;
; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[5]~36                                         ; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[5]~36                                         ; combout          ;
; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[5]~37                                         ; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[5]~37                                         ; combout          ;
; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[5]~38                                         ; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[5]~38                                         ; combout          ;
; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[5]~39                                         ; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[5]~39                                         ; combout          ;
; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[5]~40                                         ; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[5]~40                                         ; combout          ;
; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[5]~41                                         ; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[5]~41                                         ; combout          ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst6|inst43~0                           ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst6|inst43~0                           ; combout          ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst5|FullAdder_1bit:inst|xor3:inst9|1~0 ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst5|FullAdder_1bit:inst|xor3:inst9|1~0 ; combout          ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst6|FullAdder_1bit:inst|xor3:inst9|1~0 ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst6|FullAdder_1bit:inst|xor3:inst9|1~0 ; combout          ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst7|FullAdder_1bit:inst|xor4:inst8|3~0 ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst7|FullAdder_1bit:inst|xor4:inst8|3~0 ; combout          ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst7|inst14~1                           ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst7|inst14~1                           ; combout          ;
; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[7]~42                                         ; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[7]~42                                         ; combout          ;
; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[7]~43                                         ; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[7]~43                                         ; combout          ;
; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[7]~44                                         ; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[7]~44                                         ; combout          ;
; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[7]~45                                         ; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[7]~45                                         ; combout          ;
; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[7]~46                                         ; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[7]~46                                         ; combout          ;
; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[7]~47                                         ; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[7]~47                                         ; combout          ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst8|inst43~0                           ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst8|inst43~0                           ; combout          ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst8|inst14~0                           ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst8|inst14~0                           ; combout          ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst8|FullAdder_1bit:inst|xor4:inst8|3~0 ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst8|FullAdder_1bit:inst|xor4:inst8|3~0 ; combout          ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst8|inst14~1                           ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst8|inst14~1                           ; combout          ;
; |DATAPATH|SHIFTER_ULA:inst|inst1[6]                                                                        ; |DATAPATH|SHIFTER_ULA:inst|inst1[6]                                                                        ; combout          ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst6|inst14~0                           ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst6|inst14~0                           ; combout          ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst6|FullAdder_1bit:inst|xor4:inst8|3~0 ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst6|FullAdder_1bit:inst|xor4:inst8|3~0 ; combout          ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst6|inst14~1                           ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst6|inst14~1                           ; combout          ;
; |DATAPATH|SHIFTER_ULA:inst|inst1[5]                                                                        ; |DATAPATH|SHIFTER_ULA:inst|inst1[5]                                                                        ; combout          ;
; |DATAPATH|SHIFTER_ULA:inst|inst1[4]                                                                        ; |DATAPATH|SHIFTER_ULA:inst|inst1[4]                                                                        ; combout          ;
; |DATAPATH|SHIFTER_ULA:inst|inst10~1                                                                        ; |DATAPATH|SHIFTER_ULA:inst|inst10~1                                                                        ; combout          ;
; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[14]~3                                         ; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[14]~3                                         ; combout          ;
; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[14]~4                                         ; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[14]~4                                         ; combout          ;
; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[14]~5                                         ; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[14]~5                                         ; combout          ;
; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[14]~6                                         ; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[14]~6                                         ; combout          ;
; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[14]~7                                         ; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[14]~7                                         ; combout          ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst2|inst43~0                            ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst2|inst43~0                            ; combout          ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst2|inst14~0                            ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst2|inst14~0                            ; combout          ;
; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[15]~8                                         ; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[15]~8                                         ; combout          ;
; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[15]~9                                         ; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[15]~9                                         ; combout          ;
; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[15]~10                                        ; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[15]~10                                        ; combout          ;
; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[15]~11                                        ; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[15]~11                                        ; combout          ;
; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[15]~12                                        ; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[15]~12                                        ; combout          ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst|inst43~0                             ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst|inst43~0                             ; combout          ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst2|FullAdder_1bit:inst|xor4:inst8|3~0  ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst2|FullAdder_1bit:inst|xor4:inst8|3~0  ; combout          ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst2|inst14~1                            ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst2|inst14~1                            ; combout          ;
; |DATAPATH|SHIFTER_ULA:inst|inst1[9]~44                                                                     ; |DATAPATH|SHIFTER_ULA:inst|inst1[9]~44                                                                     ; combout          ;
; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[13]~13                                        ; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[13]~13                                        ; combout          ;
; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[13]~14                                        ; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[13]~14                                        ; combout          ;
; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[13]~15                                        ; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[13]~15                                        ; combout          ;
; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[13]~16                                        ; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[13]~16                                        ; combout          ;
; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[13]~17                                        ; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[13]~17                                        ; combout          ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst3|inst43~0                            ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst3|inst43~0                            ; combout          ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst3|inst14~0                            ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst3|inst14~0                            ; combout          ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst3|FullAdder_1bit:inst|xor4:inst8|3~0  ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst3|FullAdder_1bit:inst|xor4:inst8|3~0  ; combout          ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst3|inst14~1                            ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst3|inst14~1                            ; combout          ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst|inst14~0                             ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst|inst14~0                             ; combout          ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst|FullAdder_1bit:inst|xor4:inst8|3~0   ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst|FullAdder_1bit:inst|xor4:inst8|3~0   ; combout          ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst|inst14~1                             ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst|inst14~1                             ; combout          ;
; |DATAPATH|SHIFTER_ULA:inst|inst1[8]~45                                                                     ; |DATAPATH|SHIFTER_ULA:inst|inst1[8]~45                                                                     ; combout          ;
; |DATAPATH|SHIFTER_ULA:inst|inst1[7]                                                                        ; |DATAPATH|SHIFTER_ULA:inst|inst1[7]                                                                        ; combout          ;
; |DATAPATH|SHIFTER_ULA:inst|inst10~2                                                                        ; |DATAPATH|SHIFTER_ULA:inst|inst10~2                                                                        ; combout          ;
; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[11]~18                                        ; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[11]~18                                        ; combout          ;
; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[11]~19                                        ; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[11]~19                                        ; combout          ;
; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[11]~20                                        ; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[11]~20                                        ; combout          ;
; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[11]~21                                        ; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[11]~21                                        ; combout          ;
; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[11]~22                                        ; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[11]~22                                        ; combout          ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst5|inst43~0                            ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst5|inst43~0                            ; combout          ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst5|inst14~0                            ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst5|inst14~0                            ; combout          ;
; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[12]~23                                        ; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[12]~23                                        ; combout          ;
; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[12]~24                                        ; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[12]~24                                        ; combout          ;
; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[12]~25                                        ; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[12]~25                                        ; combout          ;
; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[12]~26                                        ; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[12]~26                                        ; combout          ;
; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[12]~27                                        ; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[12]~27                                        ; combout          ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst4|inst43~0                            ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst4|inst43~0                            ; combout          ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst5|FullAdder_1bit:inst|xor4:inst8|3~0  ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst5|FullAdder_1bit:inst|xor4:inst8|3~0  ; combout          ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst5|inst14~1                            ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst5|inst14~1                            ; combout          ;
; |DATAPATH|SHIFTER_ULA:inst|inst1[12]~46                                                                    ; |DATAPATH|SHIFTER_ULA:inst|inst1[12]~46                                                                    ; combout          ;
; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[10]~28                                        ; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[10]~28                                        ; combout          ;
; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[10]~29                                        ; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[10]~29                                        ; combout          ;
; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[10]~30                                        ; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[10]~30                                        ; combout          ;
; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[10]~31                                        ; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[10]~31                                        ; combout          ;
; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[10]~32                                        ; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[10]~32                                        ; combout          ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst6|inst43~0                            ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst6|inst43~0                            ; combout          ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst6|inst14~0                            ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst6|inst14~0                            ; combout          ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst6|FullAdder_1bit:inst|xor4:inst8|3~0  ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst6|FullAdder_1bit:inst|xor4:inst8|3~0  ; combout          ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst6|inst14~1                            ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst6|inst14~1                            ; combout          ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst4|inst14~0                            ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst4|inst14~0                            ; combout          ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst4|FullAdder_1bit:inst|xor4:inst8|3~0  ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst4|FullAdder_1bit:inst|xor4:inst8|3~0  ; combout          ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst4|inst14~1                            ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst4|inst14~1                            ; combout          ;
; |DATAPATH|SHIFTER_ULA:inst|inst1[11]~47                                                                    ; |DATAPATH|SHIFTER_ULA:inst|inst1[11]~47                                                                    ; combout          ;
; |DATAPATH|SHIFTER_ULA:inst|inst1[10]~48                                                                    ; |DATAPATH|SHIFTER_ULA:inst|inst1[10]~48                                                                    ; combout          ;
; |DATAPATH|SHIFTER_ULA:inst|inst10~3                                                                        ; |DATAPATH|SHIFTER_ULA:inst|inst10~3                                                                        ; combout          ;
; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[8]~33                                         ; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[8]~33                                         ; combout          ;
; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[8]~34                                         ; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[8]~34                                         ; combout          ;
; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[8]~35                                         ; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[8]~35                                         ; combout          ;
; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[8]~36                                         ; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[8]~36                                         ; combout          ;
; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[8]~37                                         ; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[8]~37                                         ; combout          ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst8|inst43~0                            ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst8|inst43~0                            ; combout          ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst8|inst14~0                            ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst8|inst14~0                            ; combout          ;
; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[9]~38                                         ; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[9]~38                                         ; combout          ;
; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[9]~39                                         ; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[9]~39                                         ; combout          ;
; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[9]~40                                         ; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[9]~40                                         ; combout          ;
; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[9]~41                                         ; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[9]~41                                         ; combout          ;
; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[9]~42                                         ; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[9]~42                                         ; combout          ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst7|inst43~0                            ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst7|inst43~0                            ; combout          ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst8|FullAdder_1bit:inst|xor4:inst8|3~0  ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst8|FullAdder_1bit:inst|xor4:inst8|3~0  ; combout          ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst8|inst14~1                            ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst8|inst14~1                            ; combout          ;
; |DATAPATH|SHIFTER_ULA:inst|inst1[15]~49                                                                    ; |DATAPATH|SHIFTER_ULA:inst|inst1[15]~49                                                                    ; combout          ;
; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[23]~43                                        ; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[23]~43                                        ; combout          ;
; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[23]~44                                        ; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[23]~44                                        ; combout          ;
; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[23]~45                                        ; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[23]~45                                        ; combout          ;
; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[23]~46                                        ; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[23]~46                                        ; combout          ;
; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[23]~47                                        ; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[23]~47                                        ; combout          ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst|inst43~0                            ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst|inst43~0                            ; combout          ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst|FullAdder_1bit:inst|xor4:inst8|3~0  ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst|FullAdder_1bit:inst|xor4:inst8|3~0  ; combout          ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst|inst14~1                            ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst|inst14~1                            ; combout          ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst7|FullAdder_1bit:inst|xor4:inst8|3~0  ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst7|FullAdder_1bit:inst|xor4:inst8|3~0  ; combout          ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst7|inst14~1                            ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst7|inst14~1                            ; combout          ;
; |DATAPATH|SHIFTER_ULA:inst|inst1[14]~50                                                                    ; |DATAPATH|SHIFTER_ULA:inst|inst1[14]~50                                                                    ; combout          ;
; |DATAPATH|SHIFTER_ULA:inst|inst1[13]~51                                                                    ; |DATAPATH|SHIFTER_ULA:inst|inst1[13]~51                                                                    ; combout          ;
; |DATAPATH|SHIFTER_ULA:inst|inst10~4                                                                        ; |DATAPATH|SHIFTER_ULA:inst|inst10~4                                                                        ; combout          ;
; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[21]~48                                        ; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[21]~48                                        ; combout          ;
; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[21]~49                                        ; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[21]~49                                        ; combout          ;
; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[21]~50                                        ; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[21]~50                                        ; combout          ;
; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[21]~51                                        ; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[21]~51                                        ; combout          ;
; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[21]~52                                        ; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[21]~52                                        ; combout          ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst3|inst43~0                           ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst3|inst43~0                           ; combout          ;
; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[22]~53                                        ; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[22]~53                                        ; combout          ;
; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[22]~54                                        ; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[22]~54                                        ; combout          ;
; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[22]~55                                        ; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[22]~55                                        ; combout          ;
; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[22]~56                                        ; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[22]~56                                        ; combout          ;
; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[22]~57                                        ; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[22]~57                                        ; combout          ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst2|inst43~0                           ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst2|inst43~0                           ; combout          ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst3|FullAdder_1bit:inst|xor4:inst8|3~0 ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst3|FullAdder_1bit:inst|xor4:inst8|3~0 ; combout          ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst3|inst14~1                           ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst3|inst14~1                           ; combout          ;
; |DATAPATH|SHIFTER_ULA:inst|inst1[18]~52                                                                    ; |DATAPATH|SHIFTER_ULA:inst|inst1[18]~52                                                                    ; combout          ;
; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[20]~58                                        ; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[20]~58                                        ; combout          ;
; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[20]~59                                        ; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[20]~59                                        ; combout          ;
; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[20]~60                                        ; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[20]~60                                        ; combout          ;
; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[20]~61                                        ; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[20]~61                                        ; combout          ;
; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[20]~62                                        ; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[20]~62                                        ; combout          ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst4|inst43~0                           ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst4|inst43~0                           ; combout          ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst4|inst14~0                           ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst4|inst14~0                           ; combout          ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst4|FullAdder_1bit:inst|xor4:inst8|3~0 ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst4|FullAdder_1bit:inst|xor4:inst8|3~0 ; combout          ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst4|inst14~1                           ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst4|inst14~1                           ; combout          ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst2|inst14~0                           ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst2|inst14~0                           ; combout          ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst2|FullAdder_1bit:inst|xor4:inst8|3~0 ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst2|FullAdder_1bit:inst|xor4:inst8|3~0 ; combout          ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst2|inst14~1                           ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst2|inst14~1                           ; combout          ;
; |DATAPATH|SHIFTER_ULA:inst|inst1[17]~53                                                                    ; |DATAPATH|SHIFTER_ULA:inst|inst1[17]~53                                                                    ; combout          ;
; |DATAPATH|SHIFTER_ULA:inst|inst1[16]~54                                                                    ; |DATAPATH|SHIFTER_ULA:inst|inst1[16]~54                                                                    ; combout          ;
; |DATAPATH|SHIFTER_ULA:inst|inst10~5                                                                        ; |DATAPATH|SHIFTER_ULA:inst|inst10~5                                                                        ; combout          ;
; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[18]~63                                        ; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[18]~63                                        ; combout          ;
; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[18]~64                                        ; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[18]~64                                        ; combout          ;
; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[18]~65                                        ; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[18]~65                                        ; combout          ;
; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[18]~66                                        ; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[18]~66                                        ; combout          ;
; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[18]~67                                        ; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[18]~67                                        ; combout          ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst6|inst43~0                           ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst6|inst43~0                           ; combout          ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst6|inst14~0                           ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst6|inst14~0                           ; combout          ;
; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[19]~68                                        ; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[19]~68                                        ; combout          ;
; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[19]~69                                        ; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[19]~69                                        ; combout          ;
; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[19]~70                                        ; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[19]~70                                        ; combout          ;
; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[19]~71                                        ; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[19]~71                                        ; combout          ;
; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[19]~72                                        ; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[19]~72                                        ; combout          ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst5|inst43~0                           ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst5|inst43~0                           ; combout          ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst6|FullAdder_1bit:inst|xor4:inst8|3~0 ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst6|FullAdder_1bit:inst|xor4:inst8|3~0 ; combout          ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst6|inst14~1                           ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst6|inst14~1                           ; combout          ;
; |DATAPATH|SHIFTER_ULA:inst|inst1[21]~55                                                                    ; |DATAPATH|SHIFTER_ULA:inst|inst1[21]~55                                                                    ; combout          ;
; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[17]~73                                        ; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[17]~73                                        ; combout          ;
; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[17]~74                                        ; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[17]~74                                        ; combout          ;
; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[17]~75                                        ; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[17]~75                                        ; combout          ;
; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[17]~76                                        ; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[17]~76                                        ; combout          ;
; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[17]~77                                        ; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[17]~77                                        ; combout          ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst7|inst43~0                           ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst7|inst43~0                           ; combout          ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst7|FullAdder_1bit:inst|xor4:inst8|3~0 ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst7|FullAdder_1bit:inst|xor4:inst8|3~0 ; combout          ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst7|inst14~1                           ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst7|inst14~1                           ; combout          ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst5|inst14~0                           ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst5|inst14~0                           ; combout          ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst5|FullAdder_1bit:inst|xor4:inst8|3~0 ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst5|FullAdder_1bit:inst|xor4:inst8|3~0 ; combout          ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst5|inst14~1                           ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst5|inst14~1                           ; combout          ;
; |DATAPATH|SHIFTER_ULA:inst|inst1[20]~56                                                                    ; |DATAPATH|SHIFTER_ULA:inst|inst1[20]~56                                                                    ; combout          ;
; |DATAPATH|SHIFTER_ULA:inst|inst1[19]~57                                                                    ; |DATAPATH|SHIFTER_ULA:inst|inst1[19]~57                                                                    ; combout          ;
; |DATAPATH|SHIFTER_ULA:inst|inst10~6                                                                        ; |DATAPATH|SHIFTER_ULA:inst|inst10~6                                                                        ; combout          ;
; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[31]~78                                        ; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[31]~78                                        ; combout          ;
; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[31]~79                                        ; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[31]~79                                        ; combout          ;
; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[31]~80                                        ; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[31]~80                                        ; combout          ;
; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[31]~81                                        ; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[31]~81                                        ; combout          ;
; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[31]~82                                        ; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[31]~82                                        ; combout          ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst|inst43~0                            ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst|inst43~0                            ; combout          ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst|inst14~0                            ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst|inst14~0                            ; combout          ;
; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[16]~83                                        ; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[16]~83                                        ; combout          ;
; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[16]~84                                        ; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[16]~84                                        ; combout          ;
; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[16]~85                                        ; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[16]~85                                        ; combout          ;
; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[16]~86                                        ; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[16]~86                                        ; combout          ;
; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[16]~87                                        ; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[16]~87                                        ; combout          ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst8|inst43~0                           ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst8|inst43~0                           ; combout          ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst|FullAdder_1bit:inst|xor4:inst8|3~0  ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst|FullAdder_1bit:inst|xor4:inst8|3~0  ; combout          ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst|inst14~1                            ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst|inst14~1                            ; combout          ;
; |DATAPATH|SHIFTER_ULA:inst|inst1[24]~58                                                                    ; |DATAPATH|SHIFTER_ULA:inst|inst1[24]~58                                                                    ; combout          ;
; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[30]~88                                        ; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[30]~88                                        ; combout          ;
; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[30]~89                                        ; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[30]~89                                        ; combout          ;
; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[30]~90                                        ; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[30]~90                                        ; combout          ;
; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[30]~91                                        ; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[30]~91                                        ; combout          ;
; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[30]~92                                        ; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[30]~92                                        ; combout          ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst2|inst43~0                           ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst2|inst43~0                           ; combout          ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst2|inst14~0                           ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst2|inst14~0                           ; combout          ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst2|FullAdder_1bit:inst|xor4:inst8|3~0 ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst2|FullAdder_1bit:inst|xor4:inst8|3~0 ; combout          ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst2|inst14~1                           ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst2|inst14~1                           ; combout          ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst8|inst14~0                           ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst8|inst14~0                           ; combout          ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst8|FullAdder_1bit:inst|xor4:inst8|3~0 ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst8|FullAdder_1bit:inst|xor4:inst8|3~0 ; combout          ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst8|inst14~1                           ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst8|inst14~1                           ; combout          ;
; |DATAPATH|SHIFTER_ULA:inst|inst1[23]~59                                                                    ; |DATAPATH|SHIFTER_ULA:inst|inst1[23]~59                                                                    ; combout          ;
; |DATAPATH|SHIFTER_ULA:inst|inst1[22]~60                                                                    ; |DATAPATH|SHIFTER_ULA:inst|inst1[22]~60                                                                    ; combout          ;
; |DATAPATH|SHIFTER_ULA:inst|inst10~7                                                                        ; |DATAPATH|SHIFTER_ULA:inst|inst10~7                                                                        ; combout          ;
; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[28]~93                                        ; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[28]~93                                        ; combout          ;
; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[28]~94                                        ; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[28]~94                                        ; combout          ;
; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[28]~95                                        ; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[28]~95                                        ; combout          ;
; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[28]~96                                        ; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[28]~96                                        ; combout          ;
; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[28]~97                                        ; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[28]~97                                        ; combout          ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst4|inst43~0                           ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst4|inst43~0                           ; combout          ;
; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[29]~98                                        ; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[29]~98                                        ; combout          ;
; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[29]~99                                        ; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[29]~99                                        ; combout          ;
; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[29]~100                                       ; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[29]~100                                       ; combout          ;
; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[29]~101                                       ; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[29]~101                                       ; combout          ;
; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[29]~102                                       ; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[29]~102                                       ; combout          ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst3|inst43~0                           ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst3|inst43~0                           ; combout          ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst4|FullAdder_1bit:inst|xor4:inst8|3~0 ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst4|FullAdder_1bit:inst|xor4:inst8|3~0 ; combout          ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst4|inst14~1                           ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst4|inst14~1                           ; combout          ;
; |DATAPATH|SHIFTER_ULA:inst|inst1[27]~61                                                                    ; |DATAPATH|SHIFTER_ULA:inst|inst1[27]~61                                                                    ; combout          ;
; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[27]~103                                       ; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[27]~103                                       ; combout          ;
; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[27]~104                                       ; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[27]~104                                       ; combout          ;
; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[27]~105                                       ; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[27]~105                                       ; combout          ;
; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[27]~106                                       ; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[27]~106                                       ; combout          ;
; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[27]~107                                       ; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[27]~107                                       ; combout          ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst5|inst43~0                           ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst5|inst43~0                           ; combout          ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst5|FullAdder_1bit:inst|xor4:inst8|3~0 ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst5|FullAdder_1bit:inst|xor4:inst8|3~0 ; combout          ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst5|inst14~1                           ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst5|inst14~1                           ; combout          ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst3|FullAdder_1bit:inst|xor4:inst8|3~0 ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst3|FullAdder_1bit:inst|xor4:inst8|3~0 ; combout          ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst3|inst14~1                           ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst3|inst14~1                           ; combout          ;
; |DATAPATH|SHIFTER_ULA:inst|inst1[26]~62                                                                    ; |DATAPATH|SHIFTER_ULA:inst|inst1[26]~62                                                                    ; combout          ;
; |DATAPATH|SHIFTER_ULA:inst|inst1[25]~63                                                                    ; |DATAPATH|SHIFTER_ULA:inst|inst1[25]~63                                                                    ; combout          ;
; |DATAPATH|SHIFTER_ULA:inst|inst10~8                                                                        ; |DATAPATH|SHIFTER_ULA:inst|inst10~8                                                                        ; combout          ;
; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[24]~108                                       ; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[24]~108                                       ; combout          ;
; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[24]~109                                       ; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[24]~109                                       ; combout          ;
; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[24]~110                                       ; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[24]~110                                       ; combout          ;
; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[24]~111                                       ; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[24]~111                                       ; combout          ;
; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[24]~112                                       ; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[24]~112                                       ; combout          ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst8|inst43~0                           ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst8|inst43~0                           ; combout          ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst8|inst14~0                           ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst8|inst14~0                           ; combout          ;
; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[26]~113                                       ; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[26]~113                                       ; combout          ;
; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[26]~114                                       ; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[26]~114                                       ; combout          ;
; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[26]~115                                       ; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[26]~115                                       ; combout          ;
; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[26]~116                                       ; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[26]~116                                       ; combout          ;
; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[26]~117                                       ; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[26]~117                                       ; combout          ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst6|inst43~0                           ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst6|inst43~0                           ; combout          ;
; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[25]~118                                       ; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[25]~118                                       ; combout          ;
; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[25]~119                                       ; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[25]~119                                       ; combout          ;
; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[25]~120                                       ; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[25]~120                                       ; combout          ;
; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[25]~121                                       ; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[25]~121                                       ; combout          ;
; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[25]~122                                       ; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[25]~122                                       ; combout          ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst7|inst43~0                           ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst7|inst43~0                           ; combout          ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst8|FullAdder_1bit:inst|inst~0         ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst8|FullAdder_1bit:inst|inst~0         ; combout          ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst8|FullAdder_1bit:inst|inst~1         ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst8|FullAdder_1bit:inst|inst~1         ; combout          ;
; |DATAPATH|SHIFTER_ULA:inst|inst1[31]~65                                                                    ; |DATAPATH|SHIFTER_ULA:inst|inst1[31]~65                                                                    ; combout          ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst7|inst14~0                           ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst7|inst14~0                           ; combout          ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst7|FullAdder_1bit:inst|xor4:inst8|3~0 ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst7|FullAdder_1bit:inst|xor4:inst8|3~0 ; combout          ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst7|inst14~1                           ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst7|inst14~1                           ; combout          ;
; |DATAPATH|SHIFTER_ULA:inst|inst1[30]~66                                                                    ; |DATAPATH|SHIFTER_ULA:inst|inst1[30]~66                                                                    ; combout          ;
; |DATAPATH|SHIFTER_ULA:inst|inst10~9                                                                        ; |DATAPATH|SHIFTER_ULA:inst|inst10~9                                                                        ; combout          ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst6|inst14~0                           ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst6|inst14~0                           ; combout          ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst6|FullAdder_1bit:inst|xor4:inst8|3~0 ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst6|FullAdder_1bit:inst|xor4:inst8|3~0 ; combout          ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst6|inst14~1                           ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst6|inst14~1                           ; combout          ;
; |DATAPATH|SHIFTER_ULA:inst|inst1[29]~67                                                                    ; |DATAPATH|SHIFTER_ULA:inst|inst1[29]~67                                                                    ; combout          ;
; |DATAPATH|SHIFTER_ULA:inst|inst1[28]~68                                                                    ; |DATAPATH|SHIFTER_ULA:inst|inst1[28]~68                                                                    ; combout          ;
; |DATAPATH|SHIFTER_ULA:inst|inst10                                                                          ; |DATAPATH|SHIFTER_ULA:inst|inst10                                                                          ; combout          ;
; |DATAPATH|SHIFTER_ULA:inst|inst1[31]~69                                                                    ; |DATAPATH|SHIFTER_ULA:inst|inst1[31]~69                                                                    ; combout          ;
; |DATAPATH|SHIFTER_ULA:inst|inst1[30]                                                                       ; |DATAPATH|SHIFTER_ULA:inst|inst1[30]                                                                       ; combout          ;
; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst9[3]~0                                          ; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst9[3]~0                                          ; combout          ;
; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst9[2]~1                                          ; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst9[2]~1                                          ; combout          ;
; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst9[1]~2                                          ; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst9[1]~2                                          ; combout          ;
; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst9[0]~3                                          ; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst9[0]~3                                          ; combout          ;
; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst9[4]~4                                          ; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst9[4]~4                                          ; combout          ;
; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst9[6]~5                                          ; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst9[6]~5                                          ; combout          ;
; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst9[5]~6                                          ; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst9[5]~6                                          ; combout          ;
; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst9[7]~7                                          ; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst9[7]~7                                          ; combout          ;
; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst9[14]~8                                         ; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst9[14]~8                                         ; combout          ;
; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst9[15]~9                                         ; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst9[15]~9                                         ; combout          ;
; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst9[13]~10                                        ; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst9[13]~10                                        ; combout          ;
; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst9[11]~11                                        ; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst9[11]~11                                        ; combout          ;
; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst9[12]~12                                        ; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst9[12]~12                                        ; combout          ;
; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst9[10]~13                                        ; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst9[10]~13                                        ; combout          ;
; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst9[8]~14                                         ; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst9[8]~14                                         ; combout          ;
; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst9[9]~15                                         ; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst9[9]~15                                         ; combout          ;
; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst9[23]~16                                        ; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst9[23]~16                                        ; combout          ;
; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst9[21]~17                                        ; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst9[21]~17                                        ; combout          ;
; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst9[22]~18                                        ; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst9[22]~18                                        ; combout          ;
; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst9[20]~19                                        ; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst9[20]~19                                        ; combout          ;
; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst9[18]~20                                        ; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst9[18]~20                                        ; combout          ;
; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst9[19]~21                                        ; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst9[19]~21                                        ; combout          ;
; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst9[17]~22                                        ; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst9[17]~22                                        ; combout          ;
; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst9[31]~23                                        ; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst9[31]~23                                        ; combout          ;
; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst9[16]~24                                        ; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst9[16]~24                                        ; combout          ;
; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst9[30]~25                                        ; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst9[30]~25                                        ; combout          ;
; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst9[28]~26                                        ; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst9[28]~26                                        ; combout          ;
; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst9[29]~27                                        ; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst9[29]~27                                        ; combout          ;
; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst9[27]~28                                        ; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst9[27]~28                                        ; combout          ;
; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst9[24]~29                                        ; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst9[24]~29                                        ; combout          ;
; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst9[26]~30                                        ; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst9[26]~30                                        ; combout          ;
; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst9[25]~31                                        ; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst9[25]~31                                        ; combout          ;
; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[1]~56                                         ; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[1]~56                                         ; combout          ;
; |DATAPATH|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|inst12                                                ; |DATAPATH|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|inst12                                                ; combout          ;
; |DATAPATH|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|inst12                                                ; |DATAPATH|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|inst12                                                ; combout          ;
; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst12                                              ; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst12                                              ; combout          ;
; |DATAPATH|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|inst12                                               ; |DATAPATH|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|inst12                                               ; combout          ;
; |DATAPATH|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|inst12                                                ; |DATAPATH|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|inst12                                                ; combout          ;
; |DATAPATH|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|inst12                                               ; |DATAPATH|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|inst12                                               ; combout          ;
; |DATAPATH|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|inst12                                               ; |DATAPATH|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|inst12                                               ; combout          ;
; |DATAPATH|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|inst12                                               ; |DATAPATH|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|inst12                                               ; combout          ;
; |DATAPATH|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|inst12                                                ; |DATAPATH|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|inst12                                                ; combout          ;
; |DATAPATH|SHIFTER_ULA:inst|inst1[9]                                                                        ; |DATAPATH|SHIFTER_ULA:inst|inst1[9]                                                                        ; combout          ;
; |DATAPATH|SHIFTER_ULA:inst|inst1[8]                                                                        ; |DATAPATH|SHIFTER_ULA:inst|inst1[8]                                                                        ; combout          ;
; |DATAPATH|SHIFTER_ULA:inst|inst1[12]                                                                       ; |DATAPATH|SHIFTER_ULA:inst|inst1[12]                                                                       ; combout          ;
; |DATAPATH|SHIFTER_ULA:inst|inst1[11]                                                                       ; |DATAPATH|SHIFTER_ULA:inst|inst1[11]                                                                       ; combout          ;
; |DATAPATH|SHIFTER_ULA:inst|inst1[10]                                                                       ; |DATAPATH|SHIFTER_ULA:inst|inst1[10]                                                                       ; combout          ;
; |DATAPATH|SHIFTER_ULA:inst|inst1[15]                                                                       ; |DATAPATH|SHIFTER_ULA:inst|inst1[15]                                                                       ; combout          ;
; |DATAPATH|SHIFTER_ULA:inst|inst1[14]                                                                       ; |DATAPATH|SHIFTER_ULA:inst|inst1[14]                                                                       ; combout          ;
; |DATAPATH|SHIFTER_ULA:inst|inst1[13]                                                                       ; |DATAPATH|SHIFTER_ULA:inst|inst1[13]                                                                       ; combout          ;
; |DATAPATH|SHIFTER_ULA:inst|inst1[18]                                                                       ; |DATAPATH|SHIFTER_ULA:inst|inst1[18]                                                                       ; combout          ;
; |DATAPATH|SHIFTER_ULA:inst|inst1[17]                                                                       ; |DATAPATH|SHIFTER_ULA:inst|inst1[17]                                                                       ; combout          ;
; |DATAPATH|SHIFTER_ULA:inst|inst1[16]                                                                       ; |DATAPATH|SHIFTER_ULA:inst|inst1[16]                                                                       ; combout          ;
; |DATAPATH|SHIFTER_ULA:inst|inst1[21]                                                                       ; |DATAPATH|SHIFTER_ULA:inst|inst1[21]                                                                       ; combout          ;
; |DATAPATH|SHIFTER_ULA:inst|inst1[20]                                                                       ; |DATAPATH|SHIFTER_ULA:inst|inst1[20]                                                                       ; combout          ;
; |DATAPATH|SHIFTER_ULA:inst|inst1[19]                                                                       ; |DATAPATH|SHIFTER_ULA:inst|inst1[19]                                                                       ; combout          ;
; |DATAPATH|SHIFTER_ULA:inst|inst1[24]                                                                       ; |DATAPATH|SHIFTER_ULA:inst|inst1[24]                                                                       ; combout          ;
; |DATAPATH|SHIFTER_ULA:inst|inst1[23]                                                                       ; |DATAPATH|SHIFTER_ULA:inst|inst1[23]                                                                       ; combout          ;
; |DATAPATH|SHIFTER_ULA:inst|inst1[22]                                                                       ; |DATAPATH|SHIFTER_ULA:inst|inst1[22]                                                                       ; combout          ;
; |DATAPATH|SHIFTER_ULA:inst|inst1[27]                                                                       ; |DATAPATH|SHIFTER_ULA:inst|inst1[27]                                                                       ; combout          ;
; |DATAPATH|SHIFTER_ULA:inst|inst1[26]                                                                       ; |DATAPATH|SHIFTER_ULA:inst|inst1[26]                                                                       ; combout          ;
; |DATAPATH|SHIFTER_ULA:inst|inst1[25]                                                                       ; |DATAPATH|SHIFTER_ULA:inst|inst1[25]                                                                       ; combout          ;
; |DATAPATH|SHIFTER_ULA:inst|inst1[29]                                                                       ; |DATAPATH|SHIFTER_ULA:inst|inst1[29]                                                                       ; combout          ;
; |DATAPATH|SHIFTER_ULA:inst|inst1[28]                                                                       ; |DATAPATH|SHIFTER_ULA:inst|inst1[28]                                                                       ; combout          ;
; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[0]~57                                         ; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[0]~57                                         ; combout          ;
; |DATAPATH|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst|inst16~0                           ; |DATAPATH|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst|inst16~0                           ; combout          ;
; |DATAPATH|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst|inst28~0                           ; |DATAPATH|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst|inst28~0                           ; combout          ;
; |DATAPATH|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst|inst28~0                           ; |DATAPATH|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst|inst28~0                           ; combout          ;
; |DATAPATH|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst3|inst16~0                           ; |DATAPATH|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst3|inst16~0                           ; combout          ;
; |DATAPATH|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst3|inst28~0                           ; |DATAPATH|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst3|inst28~0                           ; combout          ;
; |DATAPATH|B[31]                                                                                            ; |DATAPATH|B[31]                                                                                            ; padio            ;
; |DATAPATH|B[30]                                                                                            ; |DATAPATH|B[30]                                                                                            ; padio            ;
; |DATAPATH|B[29]                                                                                            ; |DATAPATH|B[29]                                                                                            ; padio            ;
; |DATAPATH|B[28]                                                                                            ; |DATAPATH|B[28]                                                                                            ; padio            ;
; |DATAPATH|B[27]                                                                                            ; |DATAPATH|B[27]                                                                                            ; padio            ;
; |DATAPATH|B[26]                                                                                            ; |DATAPATH|B[26]                                                                                            ; padio            ;
; |DATAPATH|B[25]                                                                                            ; |DATAPATH|B[25]                                                                                            ; padio            ;
; |DATAPATH|B[24]                                                                                            ; |DATAPATH|B[24]                                                                                            ; padio            ;
; |DATAPATH|B[23]                                                                                            ; |DATAPATH|B[23]                                                                                            ; padio            ;
; |DATAPATH|B[22]                                                                                            ; |DATAPATH|B[22]                                                                                            ; padio            ;
; |DATAPATH|B[21]                                                                                            ; |DATAPATH|B[21]                                                                                            ; padio            ;
; |DATAPATH|B[20]                                                                                            ; |DATAPATH|B[20]                                                                                            ; padio            ;
; |DATAPATH|B[19]                                                                                            ; |DATAPATH|B[19]                                                                                            ; padio            ;
; |DATAPATH|B[18]                                                                                            ; |DATAPATH|B[18]                                                                                            ; padio            ;
; |DATAPATH|B[17]                                                                                            ; |DATAPATH|B[17]                                                                                            ; padio            ;
; |DATAPATH|B[16]                                                                                            ; |DATAPATH|B[16]                                                                                            ; padio            ;
; |DATAPATH|B[15]                                                                                            ; |DATAPATH|B[15]                                                                                            ; padio            ;
; |DATAPATH|B[14]                                                                                            ; |DATAPATH|B[14]                                                                                            ; padio            ;
; |DATAPATH|B[13]                                                                                            ; |DATAPATH|B[13]                                                                                            ; padio            ;
; |DATAPATH|B[12]                                                                                            ; |DATAPATH|B[12]                                                                                            ; padio            ;
; |DATAPATH|B[11]                                                                                            ; |DATAPATH|B[11]                                                                                            ; padio            ;
; |DATAPATH|B[10]                                                                                            ; |DATAPATH|B[10]                                                                                            ; padio            ;
; |DATAPATH|B[9]                                                                                             ; |DATAPATH|B[9]                                                                                             ; padio            ;
; |DATAPATH|B[8]                                                                                             ; |DATAPATH|B[8]                                                                                             ; padio            ;
; |DATAPATH|B[7]                                                                                             ; |DATAPATH|B[7]                                                                                             ; padio            ;
; |DATAPATH|B[6]                                                                                             ; |DATAPATH|B[6]                                                                                             ; padio            ;
; |DATAPATH|B[5]                                                                                             ; |DATAPATH|B[5]                                                                                             ; padio            ;
; |DATAPATH|B[4]                                                                                             ; |DATAPATH|B[4]                                                                                             ; padio            ;
; |DATAPATH|B[3]                                                                                             ; |DATAPATH|B[3]                                                                                             ; padio            ;
; |DATAPATH|B[2]                                                                                             ; |DATAPATH|B[2]                                                                                             ; padio            ;
; |DATAPATH|B[1]                                                                                             ; |DATAPATH|B[1]                                                                                             ; padio            ;
; |DATAPATH|B[0]                                                                                             ; |DATAPATH|B[0]                                                                                             ; padio            ;
; |DATAPATH|Z                                                                                                ; |DATAPATH|Z                                                                                                ; padio            ;
; |DATAPATH|N                                                                                                ; |DATAPATH|N                                                                                                ; padio            ;
; |DATAPATH|C[31]                                                                                            ; |DATAPATH|C[31]                                                                                            ; padio            ;
; |DATAPATH|C[30]                                                                                            ; |DATAPATH|C[30]                                                                                            ; padio            ;
; |DATAPATH|C[29]                                                                                            ; |DATAPATH|C[29]                                                                                            ; padio            ;
; |DATAPATH|C[28]                                                                                            ; |DATAPATH|C[28]                                                                                            ; padio            ;
; |DATAPATH|C[27]                                                                                            ; |DATAPATH|C[27]                                                                                            ; padio            ;
; |DATAPATH|C[26]                                                                                            ; |DATAPATH|C[26]                                                                                            ; padio            ;
; |DATAPATH|C[25]                                                                                            ; |DATAPATH|C[25]                                                                                            ; padio            ;
; |DATAPATH|C[24]                                                                                            ; |DATAPATH|C[24]                                                                                            ; padio            ;
; |DATAPATH|C[23]                                                                                            ; |DATAPATH|C[23]                                                                                            ; padio            ;
; |DATAPATH|C[22]                                                                                            ; |DATAPATH|C[22]                                                                                            ; padio            ;
; |DATAPATH|C[21]                                                                                            ; |DATAPATH|C[21]                                                                                            ; padio            ;
; |DATAPATH|C[20]                                                                                            ; |DATAPATH|C[20]                                                                                            ; padio            ;
; |DATAPATH|C[19]                                                                                            ; |DATAPATH|C[19]                                                                                            ; padio            ;
; |DATAPATH|C[18]                                                                                            ; |DATAPATH|C[18]                                                                                            ; padio            ;
; |DATAPATH|C[17]                                                                                            ; |DATAPATH|C[17]                                                                                            ; padio            ;
; |DATAPATH|C[16]                                                                                            ; |DATAPATH|C[16]                                                                                            ; padio            ;
; |DATAPATH|C[15]                                                                                            ; |DATAPATH|C[15]                                                                                            ; padio            ;
; |DATAPATH|C[14]                                                                                            ; |DATAPATH|C[14]                                                                                            ; padio            ;
; |DATAPATH|C[13]                                                                                            ; |DATAPATH|C[13]                                                                                            ; padio            ;
; |DATAPATH|C[12]                                                                                            ; |DATAPATH|C[12]                                                                                            ; padio            ;
; |DATAPATH|C[11]                                                                                            ; |DATAPATH|C[11]                                                                                            ; padio            ;
; |DATAPATH|C[10]                                                                                            ; |DATAPATH|C[10]                                                                                            ; padio            ;
; |DATAPATH|C[9]                                                                                             ; |DATAPATH|C[9]                                                                                             ; padio            ;
; |DATAPATH|C[8]                                                                                             ; |DATAPATH|C[8]                                                                                             ; padio            ;
; |DATAPATH|C[7]                                                                                             ; |DATAPATH|C[7]                                                                                             ; padio            ;
; |DATAPATH|C[6]                                                                                             ; |DATAPATH|C[6]                                                                                             ; padio            ;
; |DATAPATH|C[5]                                                                                             ; |DATAPATH|C[5]                                                                                             ; padio            ;
; |DATAPATH|C[4]                                                                                             ; |DATAPATH|C[4]                                                                                             ; padio            ;
; |DATAPATH|C[3]                                                                                             ; |DATAPATH|C[3]                                                                                             ; padio            ;
; |DATAPATH|C[2]                                                                                             ; |DATAPATH|C[2]                                                                                             ; padio            ;
; |DATAPATH|C[1]                                                                                             ; |DATAPATH|C[1]                                                                                             ; padio            ;
; |DATAPATH|C[0]                                                                                             ; |DATAPATH|C[0]                                                                                             ; padio            ;
; |DATAPATH|OUT_MEM[3]                                                                                       ; |DATAPATH|OUT_MEM[3]                                                                                       ; padio            ;
; |DATAPATH|OUT_MEM[2]                                                                                       ; |DATAPATH|OUT_MEM[2]                                                                                       ; padio            ;
; |DATAPATH|OUT_MEM[1]                                                                                       ; |DATAPATH|OUT_MEM[1]                                                                                       ; padio            ;
; |DATAPATH|OUT_MEM[0]                                                                                       ; |DATAPATH|OUT_MEM[0]                                                                                       ; padio            ;
; |DATAPATH|PC[2]                                                                                            ; |DATAPATH|PC[2]                                                                                            ; padio            ;
; |DATAPATH|PC[1]                                                                                            ; |DATAPATH|PC[1]                                                                                            ; padio            ;
; |DATAPATH|PC[0]                                                                                            ; |DATAPATH|PC[0]                                                                                            ; padio            ;
; |DATAPATH|MIR[19]                                                                                          ; |DATAPATH|MIR[19]~corein                                                                                   ; combout          ;
; |DATAPATH|MIR[20]                                                                                          ; |DATAPATH|MIR[20]~corein                                                                                   ; combout          ;
; |DATAPATH|MIR[18]                                                                                          ; |DATAPATH|MIR[18]~corein                                                                                   ; combout          ;
; |DATAPATH|MIR[3]                                                                                           ; |DATAPATH|MIR[3]~corein                                                                                    ; combout          ;
; |DATAPATH|MIR[0]                                                                                           ; |DATAPATH|MIR[0]~corein                                                                                    ; combout          ;
; |DATAPATH|MIR[2]                                                                                           ; |DATAPATH|MIR[2]~corein                                                                                    ; combout          ;
; |DATAPATH|MIR[1]                                                                                           ; |DATAPATH|MIR[1]~corein                                                                                    ; combout          ;
; |DATAPATH|MIR[21]                                                                                          ; |DATAPATH|MIR[21]~corein                                                                                   ; combout          ;
; |DATAPATH|MIR[16]                                                                                          ; |DATAPATH|MIR[16]~corein                                                                                   ; combout          ;
; |DATAPATH|CLOCK                                                                                            ; |DATAPATH|CLOCK~corein                                                                                     ; combout          ;
; |DATAPATH|MIR[15]                                                                                          ; |DATAPATH|MIR[15]~corein                                                                                   ; combout          ;
; |DATAPATH|MIR[9]                                                                                           ; |DATAPATH|MIR[9]~corein                                                                                    ; combout          ;
; |DATAPATH|MIR[8]                                                                                           ; |DATAPATH|MIR[8]~corein                                                                                    ; combout          ;
; |DATAPATH|MIR[11]                                                                                          ; |DATAPATH|MIR[11]~corein                                                                                   ; combout          ;
; |DATAPATH|MIR[10]                                                                                          ; |DATAPATH|MIR[10]~corein                                                                                   ; combout          ;
; |DATAPATH|MIR[13]                                                                                          ; |DATAPATH|MIR[13]~corein                                                                                   ; combout          ;
; |DATAPATH|MIR[12]                                                                                          ; |DATAPATH|MIR[12]~corein                                                                                   ; combout          ;
; |DATAPATH|MIR[14]                                                                                          ; |DATAPATH|MIR[14]~corein                                                                                   ; combout          ;
; |DATAPATH|MIR[7]                                                                                           ; |DATAPATH|MIR[7]~corein                                                                                    ; combout          ;
; |DATAPATH|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|inst12~clkctrl                                        ; |DATAPATH|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|inst12~clkctrl                                        ; outclk           ;
; |DATAPATH|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|inst12~clkctrl                                        ; |DATAPATH|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|inst12~clkctrl                                        ; outclk           ;
; |DATAPATH|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|inst12~clkctrl                                       ; |DATAPATH|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|inst12~clkctrl                                       ; outclk           ;
; |DATAPATH|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|inst12~clkctrl                                       ; |DATAPATH|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|inst12~clkctrl                                       ; outclk           ;
; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst12~clkctrl                                      ; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst12~clkctrl                                      ; outclk           ;
; |DATAPATH|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|inst12~clkctrl                                       ; |DATAPATH|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|inst12~clkctrl                                       ; outclk           ;
; |DATAPATH|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|inst12~clkctrl                                        ; |DATAPATH|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|inst12~clkctrl                                        ; outclk           ;
; |DATAPATH|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|inst12~clkctrl                                        ; |DATAPATH|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|inst12~clkctrl                                        ; outclk           ;
; |DATAPATH|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|inst12~clkctrl                                       ; |DATAPATH|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|inst12~clkctrl                                       ; outclk           ;
; |DATAPATH|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst|inst12~feeder                       ; |DATAPATH|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst|inst12~feeder                       ; combout          ;
; |DATAPATH|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst|inst8~feeder                       ; |DATAPATH|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst|inst8~feeder                       ; combout          ;
; |DATAPATH|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst|inst8~feeder                        ; |DATAPATH|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst|inst8~feeder                        ; combout          ;
; |DATAPATH|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst|inst8~feeder                        ; |DATAPATH|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst|inst8~feeder                        ; combout          ;
; |DATAPATH|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst|inst5~feeder                        ; |DATAPATH|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst|inst5~feeder                        ; combout          ;
; |DATAPATH|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst|inst~feeder                         ; |DATAPATH|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst|inst~feeder                         ; combout          ;
; |DATAPATH|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst|inst24~feeder                      ; |DATAPATH|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst|inst24~feeder                      ; combout          ;
; |DATAPATH|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst|inst24~feeder                       ; |DATAPATH|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst|inst24~feeder                       ; combout          ;
; |DATAPATH|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst|inst20~feeder                      ; |DATAPATH|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst|inst20~feeder                      ; combout          ;
; |DATAPATH|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst|inst16~feeder                      ; |DATAPATH|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst|inst16~feeder                      ; combout          ;
; |DATAPATH|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst|inst28~feeder                       ; |DATAPATH|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst|inst28~feeder                       ; combout          ;
; |DATAPATH|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst3|inst~feeder                        ; |DATAPATH|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst3|inst~feeder                        ; combout          ;
; |DATAPATH|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst3|inst5~feeder                       ; |DATAPATH|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst3|inst5~feeder                       ; combout          ;
; |DATAPATH|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst3|inst5~feeder                       ; |DATAPATH|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst3|inst5~feeder                       ; combout          ;
; |DATAPATH|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst3|inst5~feeder                      ; |DATAPATH|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst3|inst5~feeder                      ; combout          ;
; |DATAPATH|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst3|inst5~feeder                       ; |DATAPATH|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst3|inst5~feeder                       ; combout          ;
; |DATAPATH|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst1|inst24~feeder                     ; |DATAPATH|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst1|inst24~feeder                     ; combout          ;
; |DATAPATH|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst1|inst24~feeder                      ; |DATAPATH|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst1|inst24~feeder                      ; combout          ;
; |DATAPATH|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst1|inst28~feeder                      ; |DATAPATH|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst1|inst28~feeder                      ; combout          ;
; |DATAPATH|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst1|inst12~feeder                     ; |DATAPATH|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst1|inst12~feeder                     ; combout          ;
; |DATAPATH|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst1|inst16~feeder                     ; |DATAPATH|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst1|inst16~feeder                     ; combout          ;
; |DATAPATH|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst1|inst20~feeder                      ; |DATAPATH|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst1|inst20~feeder                      ; combout          ;
; |DATAPATH|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst1|inst20~feeder                     ; |DATAPATH|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst1|inst20~feeder                     ; combout          ;
; |DATAPATH|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst1|inst20~feeder                      ; |DATAPATH|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst1|inst20~feeder                      ; combout          ;
; |DATAPATH|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst1|inst~feeder                       ; |DATAPATH|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst1|inst~feeder                       ; combout          ;
; |DATAPATH|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst1|inst~feeder                       ; |DATAPATH|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst1|inst~feeder                       ; combout          ;
; |DATAPATH|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst1|inst5~feeder                       ; |DATAPATH|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst1|inst5~feeder                       ; combout          ;
; |DATAPATH|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst1|inst5~feeder                      ; |DATAPATH|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst1|inst5~feeder                      ; combout          ;
; |DATAPATH|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst2|inst20~feeder                     ; |DATAPATH|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst2|inst20~feeder                     ; combout          ;
; |DATAPATH|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst2|inst20~feeder                      ; |DATAPATH|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst2|inst20~feeder                      ; combout          ;
; |DATAPATH|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst2|inst24~feeder                      ; |DATAPATH|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst2|inst24~feeder                      ; combout          ;
; |DATAPATH|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst2|inst24~feeder                     ; |DATAPATH|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst2|inst24~feeder                     ; combout          ;
; |DATAPATH|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst2|inst24~feeder                      ; |DATAPATH|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst2|inst24~feeder                      ; combout          ;
; |DATAPATH|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst2|inst28~feeder                      ; |DATAPATH|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst2|inst28~feeder                      ; combout          ;
; |DATAPATH|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst2|inst28~feeder                      ; |DATAPATH|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst2|inst28~feeder                      ; combout          ;
; |DATAPATH|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst2|inst8~feeder                       ; |DATAPATH|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst2|inst8~feeder                       ; combout          ;
; |DATAPATH|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst2|inst12~feeder                      ; |DATAPATH|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst2|inst12~feeder                      ; combout          ;
; |DATAPATH|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst2|inst16~feeder                      ; |DATAPATH|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst2|inst16~feeder                      ; combout          ;
; |DATAPATH|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst3|inst28~feeder                      ; |DATAPATH|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst3|inst28~feeder                      ; combout          ;
; |DATAPATH|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst2|inst5~feeder                      ; |DATAPATH|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst2|inst5~feeder                      ; combout          ;
; |DATAPATH|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst3|inst16~feeder                      ; |DATAPATH|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst3|inst16~feeder                      ; combout          ;
; |DATAPATH|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst3|inst20~feeder                      ; |DATAPATH|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst3|inst20~feeder                      ; combout          ;
; |DATAPATH|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst3|inst20~feeder                     ; |DATAPATH|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst3|inst20~feeder                     ; combout          ;
; |DATAPATH|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst3|inst8~feeder                       ; |DATAPATH|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst3|inst8~feeder                       ; combout          ;
; |DATAPATH|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst3|inst8~feeder                       ; |DATAPATH|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst3|inst8~feeder                       ; combout          ;
; |DATAPATH|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst3|inst12~feeder                     ; |DATAPATH|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst3|inst12~feeder                     ; combout          ;
; |DATAPATH|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst3|inst12~feeder                      ; |DATAPATH|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst3|inst12~feeder                      ; combout          ;
+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                  ; Output Port Name                                                                                           ; Output Port Type ;
+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+------------------+
; |DATAPATH|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst|inst12                             ; |DATAPATH|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst|inst12                             ; regout           ;
; |DATAPATH|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst|inst12                              ; |DATAPATH|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst|inst12                              ; regout           ;
; |DATAPATH|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst|inst12                             ; |DATAPATH|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst|inst12                             ; regout           ;
; |DATAPATH|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst|inst12                             ; |DATAPATH|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst|inst12                             ; regout           ;
; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|REGISTER8bit:inst|inst12                             ; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|REGISTER8bit:inst|inst12                             ; regout           ;
; |DATAPATH|BANK_REG:inst2|MBR:inst5|inst12                                                                  ; |DATAPATH|BANK_REG:inst2|MBR:inst5|inst12                                                                  ; combout          ;
; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[3]~5                                          ; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[3]~5                                          ; combout          ;
; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|REGISTER8bit:inst|inst12                            ; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|REGISTER8bit:inst|inst12                            ; regout           ;
; |DATAPATH|BANK_REG:inst2|MBR:inst5|inst10                                                                  ; |DATAPATH|BANK_REG:inst2|MBR:inst5|inst10                                                                  ; combout          ;
; |DATAPATH|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst|inst8                               ; |DATAPATH|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst|inst8                               ; regout           ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst3|inst8                              ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst3|inst8                              ; combout          ;
; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[2]~9                                          ; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[2]~9                                          ; combout          ;
; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[2]~10                                         ; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[2]~10                                         ; combout          ;
; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|REGISTER8bit:inst|inst8                              ; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|REGISTER8bit:inst|inst8                              ; regout           ;
; |DATAPATH|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst|inst8                              ; |DATAPATH|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst|inst8                              ; regout           ;
; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|REGISTER8bit:inst|inst8                             ; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|REGISTER8bit:inst|inst8                             ; regout           ;
; |DATAPATH|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst|inst5                               ; |DATAPATH|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst|inst5                               ; regout           ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst2|inst8                              ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst2|inst8                              ; combout          ;
; |DATAPATH|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst|inst5                              ; |DATAPATH|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst|inst5                              ; regout           ;
; |DATAPATH|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst|inst5                               ; |DATAPATH|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst|inst5                               ; regout           ;
; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[1]~16                                         ; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[1]~16                                         ; combout          ;
; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|REGISTER8bit:inst|inst5                              ; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|REGISTER8bit:inst|inst5                              ; regout           ;
; |DATAPATH|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst|inst5                              ; |DATAPATH|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst|inst5                              ; regout           ;
; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|REGISTER8bit:inst|inst5                             ; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|REGISTER8bit:inst|inst5                             ; regout           ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst2|inst43~0                           ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst2|inst43~0                           ; combout          ;
; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|REGISTER8bit:inst|inst                              ; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|REGISTER8bit:inst|inst                              ; regout           ;
; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[0]~1                                          ; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[0]~1                                          ; combout          ;
; |DATAPATH|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst|inst                                ; |DATAPATH|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst|inst                                ; regout           ;
; |DATAPATH|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst|inst                               ; |DATAPATH|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst|inst                               ; regout           ;
; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|REGISTER8bit:inst|inst                               ; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|REGISTER8bit:inst|inst                               ; regout           ;
; |DATAPATH|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst|inst                               ; |DATAPATH|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst|inst                               ; regout           ;
; |DATAPATH|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst|inst16                              ; |DATAPATH|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst|inst16                              ; regout           ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst5|inst8                              ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst5|inst8                              ; combout          ;
; |DATAPATH|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst|inst16                              ; |DATAPATH|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst|inst16                              ; regout           ;
; |DATAPATH|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst|inst16                              ; |DATAPATH|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst|inst16                              ; regout           ;
; |DATAPATH|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst|inst16                             ; |DATAPATH|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst|inst16                             ; regout           ;
; |DATAPATH|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst|inst16                             ; |DATAPATH|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst|inst16                             ; regout           ;
; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|REGISTER8bit:inst|inst16                             ; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|REGISTER8bit:inst|inst16                             ; regout           ;
; |DATAPATH|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst|inst16                             ; |DATAPATH|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst|inst16                             ; regout           ;
; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|REGISTER8bit:inst|inst16                            ; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|REGISTER8bit:inst|inst16                            ; regout           ;
; |DATAPATH|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst|inst24                              ; |DATAPATH|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst|inst24                              ; regout           ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst7|inst8                              ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst7|inst8                              ; combout          ;
; |DATAPATH|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst|inst24                              ; |DATAPATH|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst|inst24                              ; regout           ;
; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst|inst24                            ; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst|inst24                            ; regout           ;
; |DATAPATH|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst|inst24                             ; |DATAPATH|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst|inst24                             ; regout           ;
; |DATAPATH|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst|inst24                              ; |DATAPATH|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst|inst24                              ; regout           ;
; |DATAPATH|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst|inst24                             ; |DATAPATH|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst|inst24                             ; regout           ;
; |DATAPATH|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst|inst24                             ; |DATAPATH|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst|inst24                             ; regout           ;
; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|REGISTER8bit:inst|inst24                             ; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|REGISTER8bit:inst|inst24                             ; regout           ;
; |DATAPATH|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst|inst24                             ; |DATAPATH|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst|inst24                             ; regout           ;
; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|REGISTER8bit:inst|inst24                            ; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|REGISTER8bit:inst|inst24                            ; regout           ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst7|inst14~0                           ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst7|inst14~0                           ; combout          ;
; |DATAPATH|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst|inst20                              ; |DATAPATH|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst|inst20                              ; regout           ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst6|inst8                              ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst6|inst8                              ; combout          ;
; |DATAPATH|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst|inst20                              ; |DATAPATH|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst|inst20                              ; regout           ;
; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst|inst20                            ; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst|inst20                            ; regout           ;
; |DATAPATH|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst|inst20                             ; |DATAPATH|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst|inst20                             ; regout           ;
; |DATAPATH|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst|inst20                              ; |DATAPATH|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst|inst20                              ; regout           ;
; |DATAPATH|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst|inst20                             ; |DATAPATH|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst|inst20                             ; regout           ;
; |DATAPATH|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst|inst20                             ; |DATAPATH|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst|inst20                             ; regout           ;
; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|REGISTER8bit:inst|inst20                             ; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|REGISTER8bit:inst|inst20                             ; regout           ;
; |DATAPATH|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst|inst20                             ; |DATAPATH|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst|inst20                             ; regout           ;
; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|REGISTER8bit:inst|inst20                            ; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|REGISTER8bit:inst|inst20                            ; regout           ;
; |DATAPATH|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst|inst28                              ; |DATAPATH|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst|inst28                              ; regout           ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst8|inst8                              ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst8|inst8                              ; combout          ;
; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|REGISTER8bit:inst3|inst28                            ; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|REGISTER8bit:inst3|inst28                            ; regout           ;
; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst|inst28                            ; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst|inst28                            ; regout           ;
; |DATAPATH|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst|inst28                              ; |DATAPATH|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst|inst28                              ; regout           ;
; |DATAPATH|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst|inst28                              ; |DATAPATH|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst|inst28                              ; regout           ;
; |DATAPATH|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst|inst28                             ; |DATAPATH|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst|inst28                             ; regout           ;
; |DATAPATH|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst|inst28                             ; |DATAPATH|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst|inst28                             ; regout           ;
; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|REGISTER8bit:inst|inst28                            ; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|REGISTER8bit:inst|inst28                            ; regout           ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst7|FullAdder_1bit:inst|xor3:inst9|1~0 ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst7|FullAdder_1bit:inst|xor3:inst9|1~0 ; combout          ;
; |DATAPATH|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst1|inst5                              ; |DATAPATH|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst1|inst5                              ; regout           ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst2|inst8                               ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst2|inst8                               ; combout          ;
; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[24]~2                                         ; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[24]~2                                         ; combout          ;
; |DATAPATH|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst1|inst5                              ; |DATAPATH|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst1|inst5                              ; regout           ;
; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst1|inst5                            ; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst1|inst5                            ; regout           ;
; |DATAPATH|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst1|inst5                             ; |DATAPATH|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst1|inst5                             ; regout           ;
; |DATAPATH|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst1|inst5                              ; |DATAPATH|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst1|inst5                              ; regout           ;
; |DATAPATH|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst1|inst5                             ; |DATAPATH|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst1|inst5                             ; regout           ;
; |DATAPATH|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst1|inst5                             ; |DATAPATH|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst1|inst5                             ; regout           ;
; |DATAPATH|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst1|inst5                             ; |DATAPATH|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst1|inst5                             ; regout           ;
; |DATAPATH|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst1|inst                               ; |DATAPATH|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst1|inst                               ; regout           ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst|inst8                                ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst|inst8                                ; combout          ;
; |DATAPATH|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst1|inst                               ; |DATAPATH|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst1|inst                               ; regout           ;
; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst1|inst                             ; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst1|inst                             ; regout           ;
; |DATAPATH|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst1|inst                              ; |DATAPATH|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst1|inst                              ; regout           ;
; |DATAPATH|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst1|inst                               ; |DATAPATH|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst1|inst                               ; regout           ;
; |DATAPATH|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst1|inst                              ; |DATAPATH|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst1|inst                              ; regout           ;
; |DATAPATH|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst1|inst                              ; |DATAPATH|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst1|inst                              ; regout           ;
; |DATAPATH|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst1|inst                              ; |DATAPATH|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst1|inst                              ; regout           ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst8|FullAdder_1bit:inst|xor3:inst9|1~0 ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst8|FullAdder_1bit:inst|xor3:inst9|1~0 ; combout          ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst|FullAdder_1bit:inst|xor3:inst9|1~0   ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst|FullAdder_1bit:inst|xor3:inst9|1~0   ; combout          ;
; |DATAPATH|SHIFTER_ULA:inst|decoder2to4:inst13|inst~0                                                       ; |DATAPATH|SHIFTER_ULA:inst|decoder2to4:inst13|inst~0                                                       ; combout          ;
; |DATAPATH|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst1|inst8                              ; |DATAPATH|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst1|inst8                              ; regout           ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst3|inst8                               ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst3|inst8                               ; combout          ;
; |DATAPATH|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst1|inst8                              ; |DATAPATH|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst1|inst8                              ; regout           ;
; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst1|inst8                            ; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst1|inst8                            ; regout           ;
; |DATAPATH|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst1|inst8                             ; |DATAPATH|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst1|inst8                             ; regout           ;
; |DATAPATH|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst1|inst8                              ; |DATAPATH|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst1|inst8                              ; regout           ;
; |DATAPATH|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst1|inst8                             ; |DATAPATH|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst1|inst8                             ; regout           ;
; |DATAPATH|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst1|inst8                             ; |DATAPATH|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst1|inst8                             ; regout           ;
; |DATAPATH|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst1|inst8                             ; |DATAPATH|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst1|inst8                             ; regout           ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst2|FullAdder_1bit:inst|xor3:inst9|1~0  ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst2|FullAdder_1bit:inst|xor3:inst9|1~0  ; combout          ;
; |DATAPATH|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst1|inst16                             ; |DATAPATH|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst1|inst16                             ; regout           ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst5|inst8                               ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst5|inst8                               ; combout          ;
; |DATAPATH|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst1|inst16                             ; |DATAPATH|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst1|inst16                             ; regout           ;
; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst1|inst16                           ; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst1|inst16                           ; regout           ;
; |DATAPATH|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst1|inst16                            ; |DATAPATH|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst1|inst16                            ; regout           ;
; |DATAPATH|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst1|inst16                             ; |DATAPATH|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst1|inst16                             ; regout           ;
; |DATAPATH|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst1|inst16                            ; |DATAPATH|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst1|inst16                            ; regout           ;
; |DATAPATH|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst1|inst16                            ; |DATAPATH|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst1|inst16                            ; regout           ;
; |DATAPATH|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst1|inst16                            ; |DATAPATH|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst1|inst16                            ; regout           ;
; |DATAPATH|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst1|inst12                             ; |DATAPATH|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst1|inst12                             ; regout           ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst4|inst8                               ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst4|inst8                               ; combout          ;
; |DATAPATH|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst1|inst12                             ; |DATAPATH|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst1|inst12                             ; regout           ;
; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst1|inst12                           ; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst1|inst12                           ; regout           ;
; |DATAPATH|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst1|inst12                            ; |DATAPATH|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst1|inst12                            ; regout           ;
; |DATAPATH|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst1|inst12                             ; |DATAPATH|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst1|inst12                             ; regout           ;
; |DATAPATH|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst1|inst12                            ; |DATAPATH|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst1|inst12                            ; regout           ;
; |DATAPATH|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst1|inst12                            ; |DATAPATH|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst1|inst12                            ; regout           ;
; |DATAPATH|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst1|inst12                            ; |DATAPATH|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst1|inst12                            ; regout           ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst3|FullAdder_1bit:inst|xor3:inst9|1~0  ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst3|FullAdder_1bit:inst|xor3:inst9|1~0  ; combout          ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst4|FullAdder_1bit:inst|xor3:inst9|1~0  ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst4|FullAdder_1bit:inst|xor3:inst9|1~0  ; combout          ;
; |DATAPATH|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst1|inst20                             ; |DATAPATH|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst1|inst20                             ; regout           ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst6|inst8                               ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst6|inst8                               ; combout          ;
; |DATAPATH|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst1|inst20                             ; |DATAPATH|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst1|inst20                             ; regout           ;
; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst1|inst20                           ; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst1|inst20                           ; regout           ;
; |DATAPATH|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst1|inst20                            ; |DATAPATH|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst1|inst20                            ; regout           ;
; |DATAPATH|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst1|inst20                             ; |DATAPATH|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst1|inst20                             ; regout           ;
; |DATAPATH|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst1|inst20                            ; |DATAPATH|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst1|inst20                            ; regout           ;
; |DATAPATH|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst1|inst20                            ; |DATAPATH|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst1|inst20                            ; regout           ;
; |DATAPATH|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst1|inst20                            ; |DATAPATH|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst1|inst20                            ; regout           ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst5|FullAdder_1bit:inst|xor3:inst9|1~0  ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst5|FullAdder_1bit:inst|xor3:inst9|1~0  ; combout          ;
; |DATAPATH|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst1|inst28                             ; |DATAPATH|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst1|inst28                             ; regout           ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst8|inst8                               ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst8|inst8                               ; combout          ;
; |DATAPATH|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst1|inst28                             ; |DATAPATH|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst1|inst28                             ; regout           ;
; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst1|inst28                           ; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst1|inst28                           ; regout           ;
; |DATAPATH|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst1|inst28                            ; |DATAPATH|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst1|inst28                            ; regout           ;
; |DATAPATH|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst1|inst28                             ; |DATAPATH|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst1|inst28                             ; regout           ;
; |DATAPATH|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst1|inst28                            ; |DATAPATH|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst1|inst28                            ; regout           ;
; |DATAPATH|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst1|inst28                            ; |DATAPATH|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst1|inst28                            ; regout           ;
; |DATAPATH|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst1|inst28                            ; |DATAPATH|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst1|inst28                            ; regout           ;
; |DATAPATH|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst1|inst24                             ; |DATAPATH|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst1|inst24                             ; regout           ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst7|inst8                               ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst7|inst8                               ; combout          ;
; |DATAPATH|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst1|inst24                             ; |DATAPATH|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst1|inst24                             ; regout           ;
; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst1|inst24                           ; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst1|inst24                           ; regout           ;
; |DATAPATH|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst1|inst24                            ; |DATAPATH|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst1|inst24                            ; regout           ;
; |DATAPATH|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst1|inst24                             ; |DATAPATH|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst1|inst24                             ; regout           ;
; |DATAPATH|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst1|inst24                            ; |DATAPATH|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst1|inst24                            ; regout           ;
; |DATAPATH|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst1|inst24                            ; |DATAPATH|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst1|inst24                            ; regout           ;
; |DATAPATH|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst1|inst24                            ; |DATAPATH|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst1|inst24                            ; regout           ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst6|FullAdder_1bit:inst|xor3:inst9|1~0  ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst6|FullAdder_1bit:inst|xor3:inst9|1~0  ; combout          ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst7|FullAdder_1bit:inst|xor3:inst9|1~0  ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst7|FullAdder_1bit:inst|xor3:inst9|1~0  ; combout          ;
; |DATAPATH|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst2|inst                               ; |DATAPATH|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst2|inst                               ; regout           ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst|inst8                               ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst|inst8                               ; combout          ;
; |DATAPATH|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst2|inst                               ; |DATAPATH|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst2|inst                               ; regout           ;
; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst2|inst                             ; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst2|inst                             ; regout           ;
; |DATAPATH|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst2|inst                              ; |DATAPATH|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst2|inst                              ; regout           ;
; |DATAPATH|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst2|inst                               ; |DATAPATH|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst2|inst                               ; regout           ;
; |DATAPATH|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst2|inst                              ; |DATAPATH|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst2|inst                              ; regout           ;
; |DATAPATH|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst2|inst                              ; |DATAPATH|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst2|inst                              ; regout           ;
; |DATAPATH|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst2|inst                              ; |DATAPATH|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst2|inst                              ; regout           ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst|inst14~0                            ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst|inst14~0                            ; combout          ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst8|FullAdder_1bit:inst|xor3:inst9|1~0  ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst8|FullAdder_1bit:inst|xor3:inst9|1~0  ; combout          ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst7|inst14~0                            ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst7|inst14~0                            ; combout          ;
; |DATAPATH|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst2|inst8                              ; |DATAPATH|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst2|inst8                              ; regout           ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst3|inst8                              ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst3|inst8                              ; combout          ;
; |DATAPATH|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst2|inst8                              ; |DATAPATH|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst2|inst8                              ; regout           ;
; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst2|inst8                            ; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst2|inst8                            ; regout           ;
; |DATAPATH|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst2|inst8                             ; |DATAPATH|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst2|inst8                             ; regout           ;
; |DATAPATH|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst2|inst8                              ; |DATAPATH|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst2|inst8                              ; regout           ;
; |DATAPATH|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst2|inst8                             ; |DATAPATH|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst2|inst8                             ; regout           ;
; |DATAPATH|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst2|inst8                             ; |DATAPATH|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst2|inst8                             ; regout           ;
; |DATAPATH|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst2|inst8                             ; |DATAPATH|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst2|inst8                             ; regout           ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst3|inst14~0                           ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst3|inst14~0                           ; combout          ;
; |DATAPATH|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst2|inst5                              ; |DATAPATH|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst2|inst5                              ; regout           ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst2|inst8                              ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst2|inst8                              ; combout          ;
; |DATAPATH|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst2|inst5                              ; |DATAPATH|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst2|inst5                              ; regout           ;
; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst2|inst5                            ; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst2|inst5                            ; regout           ;
; |DATAPATH|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst2|inst5                             ; |DATAPATH|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst2|inst5                             ; regout           ;
; |DATAPATH|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst2|inst5                              ; |DATAPATH|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst2|inst5                              ; regout           ;
; |DATAPATH|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst2|inst5                             ; |DATAPATH|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst2|inst5                             ; regout           ;
; |DATAPATH|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst2|inst5                             ; |DATAPATH|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst2|inst5                             ; regout           ;
; |DATAPATH|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst2|inst5                             ; |DATAPATH|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst2|inst5                             ; regout           ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst|FullAdder_1bit:inst|xor3:inst9|1~0  ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst|FullAdder_1bit:inst|xor3:inst9|1~0  ; combout          ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst2|FullAdder_1bit:inst|xor3:inst9|1~0 ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst2|FullAdder_1bit:inst|xor3:inst9|1~0 ; combout          ;
; |DATAPATH|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst2|inst12                             ; |DATAPATH|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst2|inst12                             ; regout           ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst4|inst8                              ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst4|inst8                              ; combout          ;
; |DATAPATH|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst2|inst12                             ; |DATAPATH|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst2|inst12                             ; regout           ;
; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst2|inst12                           ; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst2|inst12                           ; regout           ;
; |DATAPATH|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst2|inst12                            ; |DATAPATH|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst2|inst12                            ; regout           ;
; |DATAPATH|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst2|inst12                             ; |DATAPATH|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst2|inst12                             ; regout           ;
; |DATAPATH|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst2|inst12                            ; |DATAPATH|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst2|inst12                            ; regout           ;
; |DATAPATH|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst2|inst12                            ; |DATAPATH|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst2|inst12                            ; regout           ;
; |DATAPATH|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst2|inst12                            ; |DATAPATH|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst2|inst12                            ; regout           ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst3|FullAdder_1bit:inst|xor3:inst9|1~0 ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst3|FullAdder_1bit:inst|xor3:inst9|1~0 ; combout          ;
; |DATAPATH|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst2|inst20                             ; |DATAPATH|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst2|inst20                             ; regout           ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst6|inst8                              ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst6|inst8                              ; combout          ;
; |DATAPATH|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst2|inst20                             ; |DATAPATH|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst2|inst20                             ; regout           ;
; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst2|inst20                           ; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst2|inst20                           ; regout           ;
; |DATAPATH|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst2|inst20                            ; |DATAPATH|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst2|inst20                            ; regout           ;
; |DATAPATH|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst2|inst20                             ; |DATAPATH|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst2|inst20                             ; regout           ;
; |DATAPATH|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst2|inst20                            ; |DATAPATH|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst2|inst20                            ; regout           ;
; |DATAPATH|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst2|inst20                            ; |DATAPATH|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst2|inst20                            ; regout           ;
; |DATAPATH|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst2|inst20                            ; |DATAPATH|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst2|inst20                            ; regout           ;
; |DATAPATH|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst2|inst16                             ; |DATAPATH|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst2|inst16                             ; regout           ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst5|inst8                              ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst5|inst8                              ; combout          ;
; |DATAPATH|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst2|inst16                             ; |DATAPATH|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst2|inst16                             ; regout           ;
; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst2|inst16                           ; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst2|inst16                           ; regout           ;
; |DATAPATH|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst2|inst16                            ; |DATAPATH|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst2|inst16                            ; regout           ;
; |DATAPATH|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst2|inst16                             ; |DATAPATH|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst2|inst16                             ; regout           ;
; |DATAPATH|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst2|inst16                            ; |DATAPATH|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst2|inst16                            ; regout           ;
; |DATAPATH|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst2|inst16                            ; |DATAPATH|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst2|inst16                            ; regout           ;
; |DATAPATH|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst2|inst16                            ; |DATAPATH|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst2|inst16                            ; regout           ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst4|FullAdder_1bit:inst|xor3:inst9|1~0 ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst4|FullAdder_1bit:inst|xor3:inst9|1~0 ; combout          ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst5|FullAdder_1bit:inst|xor3:inst9|1~0 ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst5|FullAdder_1bit:inst|xor3:inst9|1~0 ; combout          ;
; |DATAPATH|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst2|inst24                             ; |DATAPATH|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst2|inst24                             ; regout           ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst7|inst8                              ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst7|inst8                              ; combout          ;
; |DATAPATH|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst2|inst24                             ; |DATAPATH|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst2|inst24                             ; regout           ;
; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst2|inst24                           ; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst2|inst24                           ; regout           ;
; |DATAPATH|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst2|inst24                            ; |DATAPATH|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst2|inst24                            ; regout           ;
; |DATAPATH|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst2|inst24                             ; |DATAPATH|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst2|inst24                             ; regout           ;
; |DATAPATH|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst2|inst24                            ; |DATAPATH|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst2|inst24                            ; regout           ;
; |DATAPATH|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst2|inst24                            ; |DATAPATH|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst2|inst24                            ; regout           ;
; |DATAPATH|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst2|inst24                            ; |DATAPATH|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst2|inst24                            ; regout           ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst7|inst14~0                           ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst7|inst14~0                           ; combout          ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst6|FullAdder_1bit:inst|xor3:inst9|1~0 ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst6|FullAdder_1bit:inst|xor3:inst9|1~0 ; combout          ;
; |DATAPATH|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst3|inst                               ; |DATAPATH|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst3|inst                               ; regout           ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst|inst8                               ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst|inst8                               ; combout          ;
; |DATAPATH|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst3|inst                               ; |DATAPATH|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst3|inst                               ; regout           ;
; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst3|inst                             ; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst3|inst                             ; regout           ;
; |DATAPATH|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst3|inst                              ; |DATAPATH|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst3|inst                              ; regout           ;
; |DATAPATH|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst3|inst                               ; |DATAPATH|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst3|inst                               ; regout           ;
; |DATAPATH|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst3|inst                              ; |DATAPATH|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst3|inst                              ; regout           ;
; |DATAPATH|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst3|inst                              ; |DATAPATH|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst3|inst                              ; regout           ;
; |DATAPATH|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst3|inst                              ; |DATAPATH|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst3|inst                              ; regout           ;
; |DATAPATH|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst2|inst28                             ; |DATAPATH|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst2|inst28                             ; regout           ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst8|inst8                              ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst8|inst8                              ; combout          ;
; |DATAPATH|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst2|inst28                             ; |DATAPATH|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst2|inst28                             ; regout           ;
; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst2|inst28                           ; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst2|inst28                           ; regout           ;
; |DATAPATH|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst2|inst28                            ; |DATAPATH|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst2|inst28                            ; regout           ;
; |DATAPATH|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst2|inst28                             ; |DATAPATH|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst2|inst28                             ; regout           ;
; |DATAPATH|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst2|inst28                            ; |DATAPATH|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst2|inst28                            ; regout           ;
; |DATAPATH|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst2|inst28                            ; |DATAPATH|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst2|inst28                            ; regout           ;
; |DATAPATH|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst2|inst28                            ; |DATAPATH|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst2|inst28                            ; regout           ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst7|FullAdder_1bit:inst|xor3:inst9|1~0 ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst7|FullAdder_1bit:inst|xor3:inst9|1~0 ; combout          ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst8|FullAdder_1bit:inst|xor3:inst9|1~0 ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst8|FullAdder_1bit:inst|xor3:inst9|1~0 ; combout          ;
; |DATAPATH|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst3|inst5                              ; |DATAPATH|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst3|inst5                              ; regout           ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst2|inst8                              ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst2|inst8                              ; combout          ;
; |DATAPATH|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst3|inst5                              ; |DATAPATH|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst3|inst5                              ; regout           ;
; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst3|inst5                            ; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst3|inst5                            ; regout           ;
; |DATAPATH|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst3|inst5                             ; |DATAPATH|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst3|inst5                             ; regout           ;
; |DATAPATH|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst3|inst5                              ; |DATAPATH|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst3|inst5                              ; regout           ;
; |DATAPATH|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst3|inst5                             ; |DATAPATH|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst3|inst5                             ; regout           ;
; |DATAPATH|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst3|inst5                             ; |DATAPATH|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst3|inst5                             ; regout           ;
; |DATAPATH|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst3|inst5                             ; |DATAPATH|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst3|inst5                             ; regout           ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst|FullAdder_1bit:inst|xor3:inst9|1~0  ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst|FullAdder_1bit:inst|xor3:inst9|1~0  ; combout          ;
; |DATAPATH|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst3|inst12                             ; |DATAPATH|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst3|inst12                             ; regout           ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst4|inst8                              ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst4|inst8                              ; combout          ;
; |DATAPATH|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst3|inst12                             ; |DATAPATH|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst3|inst12                             ; regout           ;
; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst3|inst12                           ; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst3|inst12                           ; regout           ;
; |DATAPATH|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst3|inst12                            ; |DATAPATH|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst3|inst12                            ; regout           ;
; |DATAPATH|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst3|inst12                             ; |DATAPATH|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst3|inst12                             ; regout           ;
; |DATAPATH|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst3|inst12                            ; |DATAPATH|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst3|inst12                            ; regout           ;
; |DATAPATH|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst3|inst12                            ; |DATAPATH|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst3|inst12                            ; regout           ;
; |DATAPATH|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst3|inst12                            ; |DATAPATH|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst3|inst12                            ; regout           ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst4|inst14~0                           ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst4|inst14~0                           ; combout          ;
; |DATAPATH|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst3|inst8                              ; |DATAPATH|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst3|inst8                              ; regout           ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst3|inst8                              ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst3|inst8                              ; combout          ;
; |DATAPATH|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst3|inst8                              ; |DATAPATH|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst3|inst8                              ; regout           ;
; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst3|inst8                            ; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst3|inst8                            ; regout           ;
; |DATAPATH|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst3|inst8                             ; |DATAPATH|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst3|inst8                             ; regout           ;
; |DATAPATH|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst3|inst8                              ; |DATAPATH|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst3|inst8                              ; regout           ;
; |DATAPATH|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst3|inst8                             ; |DATAPATH|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst3|inst8                             ; regout           ;
; |DATAPATH|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst3|inst8                             ; |DATAPATH|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst3|inst8                             ; regout           ;
; |DATAPATH|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst3|inst8                             ; |DATAPATH|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst3|inst8                             ; regout           ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst2|FullAdder_1bit:inst|xor3:inst9|1~0 ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst2|FullAdder_1bit:inst|xor3:inst9|1~0 ; combout          ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst3|FullAdder_1bit:inst|xor3:inst9|1~0 ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst3|FullAdder_1bit:inst|xor3:inst9|1~0 ; combout          ;
; |DATAPATH|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst3|inst16                             ; |DATAPATH|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst3|inst16                             ; regout           ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst5|inst8                              ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst5|inst8                              ; combout          ;
; |DATAPATH|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst3|inst16                             ; |DATAPATH|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst3|inst16                             ; regout           ;
; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst3|inst16                           ; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst3|inst16                           ; regout           ;
; |DATAPATH|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst3|inst16                            ; |DATAPATH|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst3|inst16                            ; regout           ;
; |DATAPATH|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst3|inst16                            ; |DATAPATH|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst3|inst16                            ; regout           ;
; |DATAPATH|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst3|inst16                            ; |DATAPATH|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst3|inst16                            ; regout           ;
; |DATAPATH|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst3|inst16                            ; |DATAPATH|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst3|inst16                            ; regout           ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst5|inst14~0                           ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst5|inst14~0                           ; combout          ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst4|FullAdder_1bit:inst|xor3:inst9|1~0 ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst4|FullAdder_1bit:inst|xor3:inst9|1~0 ; combout          ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst3|inst14~0                           ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst3|inst14~0                           ; combout          ;
; |DATAPATH|SHIFTER_ULA:inst|inst2[31]                                                                       ; |DATAPATH|SHIFTER_ULA:inst|inst2[31]                                                                       ; combout          ;
; |DATAPATH|SHIFTER_ULA:inst|inst1[31]~64                                                                    ; |DATAPATH|SHIFTER_ULA:inst|inst1[31]~64                                                                    ; combout          ;
; |DATAPATH|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst3|inst28                             ; |DATAPATH|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst3|inst28                             ; regout           ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst8|inst8                              ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst8|inst8                              ; combout          ;
; |DATAPATH|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst3|inst28                             ; |DATAPATH|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst3|inst28                             ; regout           ;
; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst3|inst28                           ; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst3|inst28                           ; regout           ;
; |DATAPATH|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst3|inst28                            ; |DATAPATH|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst3|inst28                            ; regout           ;
; |DATAPATH|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst3|inst28                            ; |DATAPATH|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst3|inst28                            ; regout           ;
; |DATAPATH|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst3|inst28                            ; |DATAPATH|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst3|inst28                            ; regout           ;
; |DATAPATH|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst3|inst28                            ; |DATAPATH|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst3|inst28                            ; regout           ;
; |DATAPATH|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst3|inst20                             ; |DATAPATH|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst3|inst20                             ; regout           ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst6|inst8                              ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst6|inst8                              ; combout          ;
; |DATAPATH|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst3|inst20                             ; |DATAPATH|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst3|inst20                             ; regout           ;
; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst3|inst20                           ; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst3|inst20                           ; regout           ;
; |DATAPATH|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst3|inst20                            ; |DATAPATH|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst3|inst20                            ; regout           ;
; |DATAPATH|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst3|inst20                             ; |DATAPATH|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst3|inst20                             ; regout           ;
; |DATAPATH|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst3|inst20                            ; |DATAPATH|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst3|inst20                            ; regout           ;
; |DATAPATH|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst3|inst20                            ; |DATAPATH|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst3|inst20                            ; regout           ;
; |DATAPATH|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst3|inst20                            ; |DATAPATH|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst3|inst20                            ; regout           ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst5|FullAdder_1bit:inst|xor3:inst9|1~0 ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst5|FullAdder_1bit:inst|xor3:inst9|1~0 ; combout          ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst6|FullAdder_1bit:inst|xor3:inst9|1~0 ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst6|FullAdder_1bit:inst|xor3:inst9|1~0 ; combout          ;
; |DATAPATH|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst3|inst24                             ; |DATAPATH|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst3|inst24                             ; regout           ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst7|inst8                              ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst7|inst8                              ; combout          ;
; |DATAPATH|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst3|inst24                             ; |DATAPATH|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst3|inst24                             ; regout           ;
; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst3|inst24                           ; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst3|inst24                           ; regout           ;
; |DATAPATH|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst3|inst24                            ; |DATAPATH|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst3|inst24                            ; regout           ;
; |DATAPATH|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst3|inst24                             ; |DATAPATH|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst3|inst24                             ; regout           ;
; |DATAPATH|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst3|inst24                            ; |DATAPATH|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst3|inst24                            ; regout           ;
; |DATAPATH|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst3|inst24                            ; |DATAPATH|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst3|inst24                            ; regout           ;
; |DATAPATH|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst3|inst24                            ; |DATAPATH|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst3|inst24                            ; regout           ;
; |DATAPATH|SHIFTER_ULA:inst|inst3[31]~0                                                                     ; |DATAPATH|SHIFTER_ULA:inst|inst3[31]~0                                                                     ; combout          ;
; |DATAPATH|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst3|inst                               ; |DATAPATH|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst3|inst                               ; regout           ;
; |DATAPATH|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst3|inst5                              ; |DATAPATH|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst3|inst5                              ; regout           ;
; |DATAPATH|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst3|inst8                              ; |DATAPATH|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst3|inst8                              ; regout           ;
; |DATAPATH|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst3|inst12                             ; |DATAPATH|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst3|inst12                             ; regout           ;
; |DATAPATH|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst3|inst16                             ; |DATAPATH|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst3|inst16                             ; regout           ;
; |DATAPATH|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst3|inst20                             ; |DATAPATH|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst3|inst20                             ; regout           ;
; |DATAPATH|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst3|inst24                             ; |DATAPATH|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst3|inst24                             ; regout           ;
; |DATAPATH|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst3|inst28                             ; |DATAPATH|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst3|inst28                             ; regout           ;
; |DATAPATH|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst2|inst                               ; |DATAPATH|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst2|inst                               ; regout           ;
; |DATAPATH|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst2|inst5                              ; |DATAPATH|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst2|inst5                              ; regout           ;
; |DATAPATH|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst2|inst8                              ; |DATAPATH|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst2|inst8                              ; regout           ;
; |DATAPATH|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst2|inst12                             ; |DATAPATH|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst2|inst12                             ; regout           ;
; |DATAPATH|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst2|inst16                             ; |DATAPATH|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst2|inst16                             ; regout           ;
; |DATAPATH|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst2|inst20                             ; |DATAPATH|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst2|inst20                             ; regout           ;
; |DATAPATH|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst2|inst24                             ; |DATAPATH|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst2|inst24                             ; regout           ;
; |DATAPATH|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst2|inst28                             ; |DATAPATH|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst2|inst28                             ; regout           ;
; |DATAPATH|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst1|inst                               ; |DATAPATH|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst1|inst                               ; regout           ;
; |DATAPATH|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst1|inst5                              ; |DATAPATH|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst1|inst5                              ; regout           ;
; |DATAPATH|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst1|inst8                              ; |DATAPATH|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst1|inst8                              ; regout           ;
; |DATAPATH|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst1|inst12                             ; |DATAPATH|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst1|inst12                             ; regout           ;
; |DATAPATH|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst1|inst16                             ; |DATAPATH|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst1|inst16                             ; regout           ;
; |DATAPATH|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst1|inst20                             ; |DATAPATH|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst1|inst20                             ; regout           ;
; |DATAPATH|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst1|inst24                             ; |DATAPATH|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst1|inst24                             ; regout           ;
; |DATAPATH|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst1|inst28                             ; |DATAPATH|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst1|inst28                             ; regout           ;
; |DATAPATH|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst|inst28                              ; |DATAPATH|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst|inst28                              ; regout           ;
; |DATAPATH|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst|inst24                              ; |DATAPATH|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst|inst24                              ; regout           ;
; |DATAPATH|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst|inst20                              ; |DATAPATH|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst|inst20                              ; regout           ;
; |DATAPATH|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst|inst16                              ; |DATAPATH|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst|inst16                              ; regout           ;
; |DATAPATH|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst|inst12                              ; |DATAPATH|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst|inst12                              ; regout           ;
; |DATAPATH|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst|inst8                               ; |DATAPATH|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst|inst8                               ; regout           ;
; |DATAPATH|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst|inst                                ; |DATAPATH|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst|inst                                ; regout           ;
; |DATAPATH|BANK_REG:inst2|MDR:inst3|inst13                                                                  ; |DATAPATH|BANK_REG:inst2|MDR:inst3|inst13                                                                  ; regout           ;
; |DATAPATH|BANK_REG:inst2|MBR:inst5|inst14                                                                  ; |DATAPATH|BANK_REG:inst2|MBR:inst5|inst14                                                                  ; regout           ;
; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst12                                               ; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst12                                               ; combout          ;
; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst12                                              ; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst12                                              ; combout          ;
; |DATAPATH|A[31]                                                                                            ; |DATAPATH|A[31]                                                                                            ; padio            ;
; |DATAPATH|A[30]                                                                                            ; |DATAPATH|A[30]                                                                                            ; padio            ;
; |DATAPATH|A[29]                                                                                            ; |DATAPATH|A[29]                                                                                            ; padio            ;
; |DATAPATH|A[28]                                                                                            ; |DATAPATH|A[28]                                                                                            ; padio            ;
; |DATAPATH|A[27]                                                                                            ; |DATAPATH|A[27]                                                                                            ; padio            ;
; |DATAPATH|A[26]                                                                                            ; |DATAPATH|A[26]                                                                                            ; padio            ;
; |DATAPATH|A[25]                                                                                            ; |DATAPATH|A[25]                                                                                            ; padio            ;
; |DATAPATH|A[24]                                                                                            ; |DATAPATH|A[24]                                                                                            ; padio            ;
; |DATAPATH|A[23]                                                                                            ; |DATAPATH|A[23]                                                                                            ; padio            ;
; |DATAPATH|A[22]                                                                                            ; |DATAPATH|A[22]                                                                                            ; padio            ;
; |DATAPATH|A[21]                                                                                            ; |DATAPATH|A[21]                                                                                            ; padio            ;
; |DATAPATH|A[20]                                                                                            ; |DATAPATH|A[20]                                                                                            ; padio            ;
; |DATAPATH|A[19]                                                                                            ; |DATAPATH|A[19]                                                                                            ; padio            ;
; |DATAPATH|A[18]                                                                                            ; |DATAPATH|A[18]                                                                                            ; padio            ;
; |DATAPATH|A[17]                                                                                            ; |DATAPATH|A[17]                                                                                            ; padio            ;
; |DATAPATH|A[16]                                                                                            ; |DATAPATH|A[16]                                                                                            ; padio            ;
; |DATAPATH|A[15]                                                                                            ; |DATAPATH|A[15]                                                                                            ; padio            ;
; |DATAPATH|A[14]                                                                                            ; |DATAPATH|A[14]                                                                                            ; padio            ;
; |DATAPATH|A[13]                                                                                            ; |DATAPATH|A[13]                                                                                            ; padio            ;
; |DATAPATH|A[12]                                                                                            ; |DATAPATH|A[12]                                                                                            ; padio            ;
; |DATAPATH|A[11]                                                                                            ; |DATAPATH|A[11]                                                                                            ; padio            ;
; |DATAPATH|A[10]                                                                                            ; |DATAPATH|A[10]                                                                                            ; padio            ;
; |DATAPATH|A[9]                                                                                             ; |DATAPATH|A[9]                                                                                             ; padio            ;
; |DATAPATH|A[8]                                                                                             ; |DATAPATH|A[8]                                                                                             ; padio            ;
; |DATAPATH|A[7]                                                                                             ; |DATAPATH|A[7]                                                                                             ; padio            ;
; |DATAPATH|A[6]                                                                                             ; |DATAPATH|A[6]                                                                                             ; padio            ;
; |DATAPATH|A[5]                                                                                             ; |DATAPATH|A[5]                                                                                             ; padio            ;
; |DATAPATH|A[4]                                                                                             ; |DATAPATH|A[4]                                                                                             ; padio            ;
; |DATAPATH|A[2]                                                                                             ; |DATAPATH|A[2]                                                                                             ; padio            ;
; |DATAPATH|A[1]                                                                                             ; |DATAPATH|A[1]                                                                                             ; padio            ;
; |DATAPATH|ADDRESS[31]                                                                                      ; |DATAPATH|ADDRESS[31]                                                                                      ; padio            ;
; |DATAPATH|ADDRESS[30]                                                                                      ; |DATAPATH|ADDRESS[30]                                                                                      ; padio            ;
; |DATAPATH|ADDRESS[29]                                                                                      ; |DATAPATH|ADDRESS[29]                                                                                      ; padio            ;
; |DATAPATH|ADDRESS[28]                                                                                      ; |DATAPATH|ADDRESS[28]                                                                                      ; padio            ;
; |DATAPATH|ADDRESS[27]                                                                                      ; |DATAPATH|ADDRESS[27]                                                                                      ; padio            ;
; |DATAPATH|ADDRESS[26]                                                                                      ; |DATAPATH|ADDRESS[26]                                                                                      ; padio            ;
; |DATAPATH|ADDRESS[25]                                                                                      ; |DATAPATH|ADDRESS[25]                                                                                      ; padio            ;
; |DATAPATH|ADDRESS[24]                                                                                      ; |DATAPATH|ADDRESS[24]                                                                                      ; padio            ;
; |DATAPATH|ADDRESS[23]                                                                                      ; |DATAPATH|ADDRESS[23]                                                                                      ; padio            ;
; |DATAPATH|ADDRESS[22]                                                                                      ; |DATAPATH|ADDRESS[22]                                                                                      ; padio            ;
; |DATAPATH|ADDRESS[21]                                                                                      ; |DATAPATH|ADDRESS[21]                                                                                      ; padio            ;
; |DATAPATH|ADDRESS[20]                                                                                      ; |DATAPATH|ADDRESS[20]                                                                                      ; padio            ;
; |DATAPATH|ADDRESS[19]                                                                                      ; |DATAPATH|ADDRESS[19]                                                                                      ; padio            ;
; |DATAPATH|ADDRESS[18]                                                                                      ; |DATAPATH|ADDRESS[18]                                                                                      ; padio            ;
; |DATAPATH|ADDRESS[17]                                                                                      ; |DATAPATH|ADDRESS[17]                                                                                      ; padio            ;
; |DATAPATH|ADDRESS[16]                                                                                      ; |DATAPATH|ADDRESS[16]                                                                                      ; padio            ;
; |DATAPATH|ADDRESS[15]                                                                                      ; |DATAPATH|ADDRESS[15]                                                                                      ; padio            ;
; |DATAPATH|ADDRESS[14]                                                                                      ; |DATAPATH|ADDRESS[14]                                                                                      ; padio            ;
; |DATAPATH|ADDRESS[13]                                                                                      ; |DATAPATH|ADDRESS[13]                                                                                      ; padio            ;
; |DATAPATH|ADDRESS[12]                                                                                      ; |DATAPATH|ADDRESS[12]                                                                                      ; padio            ;
; |DATAPATH|ADDRESS[11]                                                                                      ; |DATAPATH|ADDRESS[11]                                                                                      ; padio            ;
; |DATAPATH|ADDRESS[10]                                                                                      ; |DATAPATH|ADDRESS[10]                                                                                      ; padio            ;
; |DATAPATH|ADDRESS[9]                                                                                       ; |DATAPATH|ADDRESS[9]                                                                                       ; padio            ;
; |DATAPATH|ADDRESS[8]                                                                                       ; |DATAPATH|ADDRESS[8]                                                                                       ; padio            ;
; |DATAPATH|ADDRESS[7]                                                                                       ; |DATAPATH|ADDRESS[7]                                                                                       ; padio            ;
; |DATAPATH|ADDRESS[6]                                                                                       ; |DATAPATH|ADDRESS[6]                                                                                       ; padio            ;
; |DATAPATH|ADDRESS[5]                                                                                       ; |DATAPATH|ADDRESS[5]                                                                                       ; padio            ;
; |DATAPATH|ADDRESS[4]                                                                                       ; |DATAPATH|ADDRESS[4]                                                                                       ; padio            ;
; |DATAPATH|ADDRESS[3]                                                                                       ; |DATAPATH|ADDRESS[3]                                                                                       ; padio            ;
; |DATAPATH|ADDRESS[2]                                                                                       ; |DATAPATH|ADDRESS[2]                                                                                       ; padio            ;
; |DATAPATH|ADDRESS[0]                                                                                       ; |DATAPATH|ADDRESS[0]                                                                                       ; padio            ;
; |DATAPATH|OUT_MBR[7]                                                                                       ; |DATAPATH|OUT_MBR[7]                                                                                       ; padio            ;
; |DATAPATH|OUT_MBR[6]                                                                                       ; |DATAPATH|OUT_MBR[6]                                                                                       ; padio            ;
; |DATAPATH|OUT_MBR[5]                                                                                       ; |DATAPATH|OUT_MBR[5]                                                                                       ; padio            ;
; |DATAPATH|OUT_MBR[4]                                                                                       ; |DATAPATH|OUT_MBR[4]                                                                                       ; padio            ;
; |DATAPATH|OUT_MBR[3]                                                                                       ; |DATAPATH|OUT_MBR[3]                                                                                       ; padio            ;
; |DATAPATH|OUT_MBR[2]                                                                                       ; |DATAPATH|OUT_MBR[2]                                                                                       ; padio            ;
; |DATAPATH|OUT_MBR[1]                                                                                       ; |DATAPATH|OUT_MBR[1]                                                                                       ; padio            ;
; |DATAPATH|OUT_MBR[0]                                                                                       ; |DATAPATH|OUT_MBR[0]                                                                                       ; padio            ;
; |DATAPATH|OUT_MEM[31]                                                                                      ; |DATAPATH|OUT_MEM[31]                                                                                      ; padio            ;
; |DATAPATH|OUT_MEM[30]                                                                                      ; |DATAPATH|OUT_MEM[30]                                                                                      ; padio            ;
; |DATAPATH|OUT_MEM[29]                                                                                      ; |DATAPATH|OUT_MEM[29]                                                                                      ; padio            ;
; |DATAPATH|OUT_MEM[28]                                                                                      ; |DATAPATH|OUT_MEM[28]                                                                                      ; padio            ;
; |DATAPATH|OUT_MEM[27]                                                                                      ; |DATAPATH|OUT_MEM[27]                                                                                      ; padio            ;
; |DATAPATH|OUT_MEM[26]                                                                                      ; |DATAPATH|OUT_MEM[26]                                                                                      ; padio            ;
; |DATAPATH|OUT_MEM[25]                                                                                      ; |DATAPATH|OUT_MEM[25]                                                                                      ; padio            ;
; |DATAPATH|OUT_MEM[24]                                                                                      ; |DATAPATH|OUT_MEM[24]                                                                                      ; padio            ;
; |DATAPATH|OUT_MEM[23]                                                                                      ; |DATAPATH|OUT_MEM[23]                                                                                      ; padio            ;
; |DATAPATH|OUT_MEM[22]                                                                                      ; |DATAPATH|OUT_MEM[22]                                                                                      ; padio            ;
; |DATAPATH|OUT_MEM[21]                                                                                      ; |DATAPATH|OUT_MEM[21]                                                                                      ; padio            ;
; |DATAPATH|OUT_MEM[20]                                                                                      ; |DATAPATH|OUT_MEM[20]                                                                                      ; padio            ;
; |DATAPATH|OUT_MEM[19]                                                                                      ; |DATAPATH|OUT_MEM[19]                                                                                      ; padio            ;
; |DATAPATH|OUT_MEM[18]                                                                                      ; |DATAPATH|OUT_MEM[18]                                                                                      ; padio            ;
; |DATAPATH|OUT_MEM[17]                                                                                      ; |DATAPATH|OUT_MEM[17]                                                                                      ; padio            ;
; |DATAPATH|OUT_MEM[16]                                                                                      ; |DATAPATH|OUT_MEM[16]                                                                                      ; padio            ;
; |DATAPATH|OUT_MEM[15]                                                                                      ; |DATAPATH|OUT_MEM[15]                                                                                      ; padio            ;
; |DATAPATH|OUT_MEM[14]                                                                                      ; |DATAPATH|OUT_MEM[14]                                                                                      ; padio            ;
; |DATAPATH|OUT_MEM[13]                                                                                      ; |DATAPATH|OUT_MEM[13]                                                                                      ; padio            ;
; |DATAPATH|OUT_MEM[12]                                                                                      ; |DATAPATH|OUT_MEM[12]                                                                                      ; padio            ;
; |DATAPATH|OUT_MEM[11]                                                                                      ; |DATAPATH|OUT_MEM[11]                                                                                      ; padio            ;
; |DATAPATH|OUT_MEM[10]                                                                                      ; |DATAPATH|OUT_MEM[10]                                                                                      ; padio            ;
; |DATAPATH|OUT_MEM[9]                                                                                       ; |DATAPATH|OUT_MEM[9]                                                                                       ; padio            ;
; |DATAPATH|OUT_MEM[8]                                                                                       ; |DATAPATH|OUT_MEM[8]                                                                                       ; padio            ;
; |DATAPATH|OUT_MEM[7]                                                                                       ; |DATAPATH|OUT_MEM[7]                                                                                       ; padio            ;
; |DATAPATH|OUT_MEM[6]                                                                                       ; |DATAPATH|OUT_MEM[6]                                                                                       ; padio            ;
; |DATAPATH|OUT_MEM[5]                                                                                       ; |DATAPATH|OUT_MEM[5]                                                                                       ; padio            ;
; |DATAPATH|PC[31]                                                                                           ; |DATAPATH|PC[31]                                                                                           ; padio            ;
; |DATAPATH|PC[30]                                                                                           ; |DATAPATH|PC[30]                                                                                           ; padio            ;
; |DATAPATH|PC[29]                                                                                           ; |DATAPATH|PC[29]                                                                                           ; padio            ;
; |DATAPATH|PC[28]                                                                                           ; |DATAPATH|PC[28]                                                                                           ; padio            ;
; |DATAPATH|PC[27]                                                                                           ; |DATAPATH|PC[27]                                                                                           ; padio            ;
; |DATAPATH|PC[26]                                                                                           ; |DATAPATH|PC[26]                                                                                           ; padio            ;
; |DATAPATH|PC[25]                                                                                           ; |DATAPATH|PC[25]                                                                                           ; padio            ;
; |DATAPATH|PC[24]                                                                                           ; |DATAPATH|PC[24]                                                                                           ; padio            ;
; |DATAPATH|PC[23]                                                                                           ; |DATAPATH|PC[23]                                                                                           ; padio            ;
; |DATAPATH|PC[22]                                                                                           ; |DATAPATH|PC[22]                                                                                           ; padio            ;
; |DATAPATH|PC[21]                                                                                           ; |DATAPATH|PC[21]                                                                                           ; padio            ;
; |DATAPATH|PC[20]                                                                                           ; |DATAPATH|PC[20]                                                                                           ; padio            ;
; |DATAPATH|PC[19]                                                                                           ; |DATAPATH|PC[19]                                                                                           ; padio            ;
; |DATAPATH|PC[18]                                                                                           ; |DATAPATH|PC[18]                                                                                           ; padio            ;
; |DATAPATH|PC[17]                                                                                           ; |DATAPATH|PC[17]                                                                                           ; padio            ;
; |DATAPATH|PC[16]                                                                                           ; |DATAPATH|PC[16]                                                                                           ; padio            ;
; |DATAPATH|PC[15]                                                                                           ; |DATAPATH|PC[15]                                                                                           ; padio            ;
; |DATAPATH|PC[14]                                                                                           ; |DATAPATH|PC[14]                                                                                           ; padio            ;
; |DATAPATH|PC[13]                                                                                           ; |DATAPATH|PC[13]                                                                                           ; padio            ;
; |DATAPATH|PC[12]                                                                                           ; |DATAPATH|PC[12]                                                                                           ; padio            ;
; |DATAPATH|PC[11]                                                                                           ; |DATAPATH|PC[11]                                                                                           ; padio            ;
; |DATAPATH|PC[10]                                                                                           ; |DATAPATH|PC[10]                                                                                           ; padio            ;
; |DATAPATH|PC[9]                                                                                            ; |DATAPATH|PC[9]                                                                                            ; padio            ;
; |DATAPATH|PC[8]                                                                                            ; |DATAPATH|PC[8]                                                                                            ; padio            ;
; |DATAPATH|PC[7]                                                                                            ; |DATAPATH|PC[7]                                                                                            ; padio            ;
; |DATAPATH|PC[6]                                                                                            ; |DATAPATH|PC[6]                                                                                            ; padio            ;
; |DATAPATH|PC[5]                                                                                            ; |DATAPATH|PC[5]                                                                                            ; padio            ;
; |DATAPATH|PC[4]                                                                                            ; |DATAPATH|PC[4]                                                                                            ; padio            ;
; |DATAPATH|MIR[17]                                                                                          ; |DATAPATH|MIR[17]~corein                                                                                   ; combout          ;
; |DATAPATH|MIR[23]                                                                                          ; |DATAPATH|MIR[23]~corein                                                                                   ; combout          ;
; |DATAPATH|MIR[22]                                                                                          ; |DATAPATH|MIR[22]~corein                                                                                   ; combout          ;
; |DATAPATH|LOAD                                                                                             ; |DATAPATH|LOAD~corein                                                                                      ; combout          ;
; |DATAPATH|IN_MEM[3]                                                                                        ; |DATAPATH|IN_MEM[3]~corein                                                                                 ; combout          ;
; |DATAPATH|IN_MBR[3]                                                                                        ; |DATAPATH|IN_MBR[3]~corein                                                                                 ; combout          ;
; |DATAPATH|IN_MEM[2]                                                                                        ; |DATAPATH|IN_MEM[2]~corein                                                                                 ; combout          ;
; |DATAPATH|IN_MBR[2]                                                                                        ; |DATAPATH|IN_MBR[2]~corein                                                                                 ; combout          ;
; |DATAPATH|IN_MEM[1]                                                                                        ; |DATAPATH|IN_MEM[1]~corein                                                                                 ; combout          ;
; |DATAPATH|IN_MBR[1]                                                                                        ; |DATAPATH|IN_MBR[1]~corein                                                                                 ; combout          ;
; |DATAPATH|IN_MBR[0]                                                                                        ; |DATAPATH|IN_MBR[0]~corein                                                                                 ; combout          ;
; |DATAPATH|IN_MEM[0]                                                                                        ; |DATAPATH|IN_MEM[0]~corein                                                                                 ; combout          ;
; |DATAPATH|IN_MEM[4]                                                                                        ; |DATAPATH|IN_MEM[4]~corein                                                                                 ; combout          ;
; |DATAPATH|IN_MBR[4]                                                                                        ; |DATAPATH|IN_MBR[4]~corein                                                                                 ; combout          ;
; |DATAPATH|IN_MEM[6]                                                                                        ; |DATAPATH|IN_MEM[6]~corein                                                                                 ; combout          ;
; |DATAPATH|IN_MBR[6]                                                                                        ; |DATAPATH|IN_MBR[6]~corein                                                                                 ; combout          ;
; |DATAPATH|IN_MEM[5]                                                                                        ; |DATAPATH|IN_MEM[5]~corein                                                                                 ; combout          ;
; |DATAPATH|IN_MBR[5]                                                                                        ; |DATAPATH|IN_MBR[5]~corein                                                                                 ; combout          ;
; |DATAPATH|IN_MBR[7]                                                                                        ; |DATAPATH|IN_MBR[7]~corein                                                                                 ; combout          ;
; |DATAPATH|IN_MEM[7]                                                                                        ; |DATAPATH|IN_MEM[7]~corein                                                                                 ; combout          ;
; |DATAPATH|IN_MEM[14]                                                                                       ; |DATAPATH|IN_MEM[14]~corein                                                                                ; combout          ;
; |DATAPATH|IN_MEM[15]                                                                                       ; |DATAPATH|IN_MEM[15]~corein                                                                                ; combout          ;
; |DATAPATH|IN_MEM[13]                                                                                       ; |DATAPATH|IN_MEM[13]~corein                                                                                ; combout          ;
; |DATAPATH|IN_MEM[11]                                                                                       ; |DATAPATH|IN_MEM[11]~corein                                                                                ; combout          ;
; |DATAPATH|IN_MEM[12]                                                                                       ; |DATAPATH|IN_MEM[12]~corein                                                                                ; combout          ;
; |DATAPATH|IN_MEM[10]                                                                                       ; |DATAPATH|IN_MEM[10]~corein                                                                                ; combout          ;
; |DATAPATH|IN_MEM[8]                                                                                        ; |DATAPATH|IN_MEM[8]~corein                                                                                 ; combout          ;
; |DATAPATH|IN_MEM[9]                                                                                        ; |DATAPATH|IN_MEM[9]~corein                                                                                 ; combout          ;
; |DATAPATH|IN_MEM[23]                                                                                       ; |DATAPATH|IN_MEM[23]~corein                                                                                ; combout          ;
; |DATAPATH|IN_MEM[21]                                                                                       ; |DATAPATH|IN_MEM[21]~corein                                                                                ; combout          ;
; |DATAPATH|IN_MEM[22]                                                                                       ; |DATAPATH|IN_MEM[22]~corein                                                                                ; combout          ;
; |DATAPATH|IN_MEM[20]                                                                                       ; |DATAPATH|IN_MEM[20]~corein                                                                                ; combout          ;
; |DATAPATH|IN_MEM[18]                                                                                       ; |DATAPATH|IN_MEM[18]~corein                                                                                ; combout          ;
; |DATAPATH|IN_MEM[19]                                                                                       ; |DATAPATH|IN_MEM[19]~corein                                                                                ; combout          ;
; |DATAPATH|IN_MEM[17]                                                                                       ; |DATAPATH|IN_MEM[17]~corein                                                                                ; combout          ;
; |DATAPATH|IN_MEM[31]                                                                                       ; |DATAPATH|IN_MEM[31]~corein                                                                                ; combout          ;
; |DATAPATH|IN_MEM[16]                                                                                       ; |DATAPATH|IN_MEM[16]~corein                                                                                ; combout          ;
; |DATAPATH|IN_MEM[30]                                                                                       ; |DATAPATH|IN_MEM[30]~corein                                                                                ; combout          ;
; |DATAPATH|IN_MEM[28]                                                                                       ; |DATAPATH|IN_MEM[28]~corein                                                                                ; combout          ;
; |DATAPATH|IN_MEM[29]                                                                                       ; |DATAPATH|IN_MEM[29]~corein                                                                                ; combout          ;
; |DATAPATH|IN_MEM[27]                                                                                       ; |DATAPATH|IN_MEM[27]~corein                                                                                ; combout          ;
; |DATAPATH|IN_MEM[24]                                                                                       ; |DATAPATH|IN_MEM[24]~corein                                                                                ; combout          ;
; |DATAPATH|IN_MEM[26]                                                                                       ; |DATAPATH|IN_MEM[26]~corein                                                                                ; combout          ;
; |DATAPATH|IN_MEM[25]                                                                                       ; |DATAPATH|IN_MEM[25]~corein                                                                                ; combout          ;
; |DATAPATH|MIR[5]                                                                                           ; |DATAPATH|MIR[5]~corein                                                                                    ; combout          ;
; |DATAPATH|MIR[4]                                                                                           ; |DATAPATH|MIR[4]~corein                                                                                    ; combout          ;
; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst12~clkctrl                                       ; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst12~clkctrl                                       ; outclk           ;
; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst12~clkctrl                                      ; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst12~clkctrl                                      ; outclk           ;
; |DATAPATH|LOAD~clkctrl                                                                                     ; |DATAPATH|LOAD~clkctrl                                                                                     ; outclk           ;
; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|REGISTER8bit:inst|inst20~feeder                      ; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|REGISTER8bit:inst|inst20~feeder                      ; combout          ;
; |DATAPATH|BANK_REG:inst2|MDR:inst3|inst13~feeder                                                           ; |DATAPATH|BANK_REG:inst2|MDR:inst3|inst13~feeder                                                           ; combout          ;
; |DATAPATH|BANK_REG:inst2|MBR:inst5|inst14~feeder                                                           ; |DATAPATH|BANK_REG:inst2|MBR:inst5|inst14~feeder                                                           ; combout          ;
+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                  ; Output Port Name                                                                                           ; Output Port Type ;
+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+------------------+
; |DATAPATH|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst|inst12                              ; |DATAPATH|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst|inst12                              ; regout           ;
; |DATAPATH|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst|inst12                              ; |DATAPATH|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst|inst12                              ; regout           ;
; |DATAPATH|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst|inst12                             ; |DATAPATH|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst|inst12                             ; regout           ;
; |DATAPATH|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst|inst12                              ; |DATAPATH|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst|inst12                              ; regout           ;
; |DATAPATH|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst|inst12                             ; |DATAPATH|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst|inst12                             ; regout           ;
; |DATAPATH|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst|inst12                             ; |DATAPATH|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst|inst12                             ; regout           ;
; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|REGISTER8bit:inst|inst12                             ; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|REGISTER8bit:inst|inst12                             ; regout           ;
; |DATAPATH|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst|inst12                             ; |DATAPATH|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst|inst12                             ; regout           ;
; |DATAPATH|BANK_REG:inst2|MBR:inst5|inst12                                                                  ; |DATAPATH|BANK_REG:inst2|MBR:inst5|inst12                                                                  ; combout          ;
; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[3]~5                                          ; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[3]~5                                          ; combout          ;
; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|REGISTER8bit:inst|inst12                            ; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|REGISTER8bit:inst|inst12                            ; regout           ;
; |DATAPATH|BANK_REG:inst2|MBR:inst5|inst10                                                                  ; |DATAPATH|BANK_REG:inst2|MBR:inst5|inst10                                                                  ; combout          ;
; |DATAPATH|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst|inst8                               ; |DATAPATH|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst|inst8                               ; regout           ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst3|inst8                              ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst3|inst8                              ; combout          ;
; |DATAPATH|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst|inst8                              ; |DATAPATH|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst|inst8                              ; regout           ;
; |DATAPATH|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst|inst8                               ; |DATAPATH|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst|inst8                               ; regout           ;
; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[2]~9                                          ; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[2]~9                                          ; combout          ;
; |DATAPATH|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst|inst8                              ; |DATAPATH|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst|inst8                              ; regout           ;
; |DATAPATH|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst|inst8                              ; |DATAPATH|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst|inst8                              ; regout           ;
; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[2]~10                                         ; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[2]~10                                         ; combout          ;
; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|REGISTER8bit:inst|inst8                              ; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|REGISTER8bit:inst|inst8                              ; regout           ;
; |DATAPATH|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst|inst8                              ; |DATAPATH|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst|inst8                              ; regout           ;
; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|REGISTER8bit:inst|inst8                             ; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|REGISTER8bit:inst|inst8                             ; regout           ;
; |DATAPATH|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst|inst5                               ; |DATAPATH|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst|inst5                               ; regout           ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst2|inst8                              ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst2|inst8                              ; combout          ;
; |DATAPATH|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst|inst5                              ; |DATAPATH|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst|inst5                              ; regout           ;
; |DATAPATH|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst|inst5                               ; |DATAPATH|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst|inst5                               ; regout           ;
; |DATAPATH|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst|inst5                              ; |DATAPATH|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst|inst5                              ; regout           ;
; |DATAPATH|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst|inst5                              ; |DATAPATH|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst|inst5                              ; regout           ;
; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[1]~16                                         ; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|inst4[1]~16                                         ; combout          ;
; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|REGISTER8bit:inst|inst5                              ; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|REGISTER8bit:inst|inst5                              ; regout           ;
; |DATAPATH|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst|inst5                              ; |DATAPATH|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst|inst5                              ; regout           ;
; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|REGISTER8bit:inst|inst5                             ; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|REGISTER8bit:inst|inst5                             ; regout           ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst2|inst43~0                           ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst2|inst43~0                           ; combout          ;
; |DATAPATH|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst|inst                                ; |DATAPATH|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst|inst                                ; regout           ;
; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|REGISTER8bit:inst|inst                              ; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|REGISTER8bit:inst|inst                              ; regout           ;
; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[0]~1                                          ; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[0]~1                                          ; combout          ;
; |DATAPATH|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst|inst                               ; |DATAPATH|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst|inst                               ; regout           ;
; |DATAPATH|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst|inst                                ; |DATAPATH|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst|inst                                ; regout           ;
; |DATAPATH|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst|inst                               ; |DATAPATH|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst|inst                               ; regout           ;
; |DATAPATH|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst|inst                               ; |DATAPATH|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst|inst                               ; regout           ;
; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|REGISTER8bit:inst|inst                               ; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|REGISTER8bit:inst|inst                               ; regout           ;
; |DATAPATH|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst|inst                               ; |DATAPATH|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst|inst                               ; regout           ;
; |DATAPATH|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst|inst16                              ; |DATAPATH|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst|inst16                              ; regout           ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst5|inst8                              ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst5|inst8                              ; combout          ;
; |DATAPATH|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst|inst16                              ; |DATAPATH|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst|inst16                              ; regout           ;
; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst|inst16                            ; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst|inst16                            ; regout           ;
; |DATAPATH|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst|inst16                              ; |DATAPATH|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst|inst16                              ; regout           ;
; |DATAPATH|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst|inst16                             ; |DATAPATH|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst|inst16                             ; regout           ;
; |DATAPATH|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst|inst16                             ; |DATAPATH|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst|inst16                             ; regout           ;
; |DATAPATH|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst|inst16                             ; |DATAPATH|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst|inst16                             ; regout           ;
; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|REGISTER8bit:inst|inst16                             ; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|REGISTER8bit:inst|inst16                             ; regout           ;
; |DATAPATH|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst|inst16                             ; |DATAPATH|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst|inst16                             ; regout           ;
; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|REGISTER8bit:inst|inst16                            ; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|REGISTER8bit:inst|inst16                            ; regout           ;
; |DATAPATH|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst|inst24                              ; |DATAPATH|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst|inst24                              ; regout           ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst7|inst8                              ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst7|inst8                              ; combout          ;
; |DATAPATH|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst|inst24                              ; |DATAPATH|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst|inst24                              ; regout           ;
; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst|inst24                            ; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst|inst24                            ; regout           ;
; |DATAPATH|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst|inst24                             ; |DATAPATH|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst|inst24                             ; regout           ;
; |DATAPATH|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst|inst24                              ; |DATAPATH|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst|inst24                              ; regout           ;
; |DATAPATH|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst|inst24                             ; |DATAPATH|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst|inst24                             ; regout           ;
; |DATAPATH|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst|inst24                             ; |DATAPATH|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst|inst24                             ; regout           ;
; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|REGISTER8bit:inst|inst24                             ; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|REGISTER8bit:inst|inst24                             ; regout           ;
; |DATAPATH|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst|inst24                             ; |DATAPATH|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst|inst24                             ; regout           ;
; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|REGISTER8bit:inst|inst24                            ; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|REGISTER8bit:inst|inst24                            ; regout           ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst7|inst14~0                           ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst7|inst14~0                           ; combout          ;
; |DATAPATH|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst|inst20                              ; |DATAPATH|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst|inst20                              ; regout           ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst6|inst8                              ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst6|inst8                              ; combout          ;
; |DATAPATH|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst|inst20                              ; |DATAPATH|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst|inst20                              ; regout           ;
; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst|inst20                            ; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst|inst20                            ; regout           ;
; |DATAPATH|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst|inst20                             ; |DATAPATH|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst|inst20                             ; regout           ;
; |DATAPATH|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst|inst20                              ; |DATAPATH|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst|inst20                              ; regout           ;
; |DATAPATH|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst|inst20                             ; |DATAPATH|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst|inst20                             ; regout           ;
; |DATAPATH|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst|inst20                             ; |DATAPATH|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst|inst20                             ; regout           ;
; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|REGISTER8bit:inst|inst20                             ; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|REGISTER8bit:inst|inst20                             ; regout           ;
; |DATAPATH|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst|inst20                             ; |DATAPATH|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst|inst20                             ; regout           ;
; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|REGISTER8bit:inst|inst20                            ; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|REGISTER8bit:inst|inst20                            ; regout           ;
; |DATAPATH|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst|inst28                              ; |DATAPATH|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst|inst28                              ; regout           ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst8|inst8                              ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst8|inst8                              ; combout          ;
; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|REGISTER8bit:inst3|inst28                            ; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|REGISTER8bit:inst3|inst28                            ; regout           ;
; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst|inst28                            ; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst|inst28                            ; regout           ;
; |DATAPATH|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst|inst28                              ; |DATAPATH|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst|inst28                              ; regout           ;
; |DATAPATH|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst|inst28                              ; |DATAPATH|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst|inst28                              ; regout           ;
; |DATAPATH|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst|inst28                             ; |DATAPATH|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst|inst28                             ; regout           ;
; |DATAPATH|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst|inst28                             ; |DATAPATH|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst|inst28                             ; regout           ;
; |DATAPATH|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst|inst28                             ; |DATAPATH|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst|inst28                             ; regout           ;
; |DATAPATH|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst|inst28                             ; |DATAPATH|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst|inst28                             ; regout           ;
; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|REGISTER8bit:inst|inst28                            ; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|REGISTER8bit:inst|inst28                            ; regout           ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst7|FullAdder_1bit:inst|xor3:inst9|1~0 ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst7|FullAdder_1bit:inst|xor3:inst9|1~0 ; combout          ;
; |DATAPATH|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst1|inst5                              ; |DATAPATH|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst1|inst5                              ; regout           ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst2|inst8                               ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst2|inst8                               ; combout          ;
; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[24]~2                                         ; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst4[24]~2                                         ; combout          ;
; |DATAPATH|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst1|inst5                              ; |DATAPATH|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst1|inst5                              ; regout           ;
; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst1|inst5                            ; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst1|inst5                            ; regout           ;
; |DATAPATH|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst1|inst5                             ; |DATAPATH|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst1|inst5                             ; regout           ;
; |DATAPATH|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst1|inst5                              ; |DATAPATH|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst1|inst5                              ; regout           ;
; |DATAPATH|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst1|inst5                             ; |DATAPATH|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst1|inst5                             ; regout           ;
; |DATAPATH|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst1|inst5                             ; |DATAPATH|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst1|inst5                             ; regout           ;
; |DATAPATH|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst1|inst5                             ; |DATAPATH|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst1|inst5                             ; regout           ;
; |DATAPATH|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst1|inst                               ; |DATAPATH|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst1|inst                               ; regout           ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst|inst8                                ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst|inst8                                ; combout          ;
; |DATAPATH|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst1|inst                               ; |DATAPATH|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst1|inst                               ; regout           ;
; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst1|inst                             ; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst1|inst                             ; regout           ;
; |DATAPATH|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst1|inst                              ; |DATAPATH|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst1|inst                              ; regout           ;
; |DATAPATH|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst1|inst                               ; |DATAPATH|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst1|inst                               ; regout           ;
; |DATAPATH|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst1|inst                              ; |DATAPATH|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst1|inst                              ; regout           ;
; |DATAPATH|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst1|inst                              ; |DATAPATH|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst1|inst                              ; regout           ;
; |DATAPATH|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst1|inst                              ; |DATAPATH|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst1|inst                              ; regout           ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst8|FullAdder_1bit:inst|xor3:inst9|1~0 ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst8|FullAdder_1bit:inst|xor3:inst9|1~0 ; combout          ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst|FullAdder_1bit:inst|xor3:inst9|1~0   ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst|FullAdder_1bit:inst|xor3:inst9|1~0   ; combout          ;
; |DATAPATH|SHIFTER_ULA:inst|decoder2to4:inst13|inst~0                                                       ; |DATAPATH|SHIFTER_ULA:inst|decoder2to4:inst13|inst~0                                                       ; combout          ;
; |DATAPATH|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst1|inst8                              ; |DATAPATH|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst1|inst8                              ; regout           ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst3|inst8                               ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst3|inst8                               ; combout          ;
; |DATAPATH|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst1|inst8                              ; |DATAPATH|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst1|inst8                              ; regout           ;
; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst1|inst8                            ; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst1|inst8                            ; regout           ;
; |DATAPATH|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst1|inst8                             ; |DATAPATH|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst1|inst8                             ; regout           ;
; |DATAPATH|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst1|inst8                              ; |DATAPATH|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst1|inst8                              ; regout           ;
; |DATAPATH|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst1|inst8                             ; |DATAPATH|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst1|inst8                             ; regout           ;
; |DATAPATH|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst1|inst8                             ; |DATAPATH|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst1|inst8                             ; regout           ;
; |DATAPATH|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst1|inst8                             ; |DATAPATH|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst1|inst8                             ; regout           ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst2|FullAdder_1bit:inst|xor3:inst9|1~0  ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst2|FullAdder_1bit:inst|xor3:inst9|1~0  ; combout          ;
; |DATAPATH|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst1|inst16                             ; |DATAPATH|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst1|inst16                             ; regout           ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst5|inst8                               ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst5|inst8                               ; combout          ;
; |DATAPATH|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst1|inst16                             ; |DATAPATH|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst1|inst16                             ; regout           ;
; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst1|inst16                           ; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst1|inst16                           ; regout           ;
; |DATAPATH|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst1|inst16                            ; |DATAPATH|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst1|inst16                            ; regout           ;
; |DATAPATH|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst1|inst16                             ; |DATAPATH|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst1|inst16                             ; regout           ;
; |DATAPATH|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst1|inst16                            ; |DATAPATH|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst1|inst16                            ; regout           ;
; |DATAPATH|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst1|inst16                            ; |DATAPATH|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst1|inst16                            ; regout           ;
; |DATAPATH|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst1|inst16                            ; |DATAPATH|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst1|inst16                            ; regout           ;
; |DATAPATH|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst1|inst12                             ; |DATAPATH|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst1|inst12                             ; regout           ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst4|inst8                               ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst4|inst8                               ; combout          ;
; |DATAPATH|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst1|inst12                             ; |DATAPATH|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst1|inst12                             ; regout           ;
; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst1|inst12                           ; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst1|inst12                           ; regout           ;
; |DATAPATH|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst1|inst12                            ; |DATAPATH|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst1|inst12                            ; regout           ;
; |DATAPATH|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst1|inst12                             ; |DATAPATH|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst1|inst12                             ; regout           ;
; |DATAPATH|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst1|inst12                            ; |DATAPATH|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst1|inst12                            ; regout           ;
; |DATAPATH|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst1|inst12                            ; |DATAPATH|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst1|inst12                            ; regout           ;
; |DATAPATH|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst1|inst12                            ; |DATAPATH|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst1|inst12                            ; regout           ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst3|FullAdder_1bit:inst|xor3:inst9|1~0  ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst3|FullAdder_1bit:inst|xor3:inst9|1~0  ; combout          ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst4|FullAdder_1bit:inst|xor3:inst9|1~0  ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst4|FullAdder_1bit:inst|xor3:inst9|1~0  ; combout          ;
; |DATAPATH|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst1|inst20                             ; |DATAPATH|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst1|inst20                             ; regout           ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst6|inst8                               ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst6|inst8                               ; combout          ;
; |DATAPATH|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst1|inst20                             ; |DATAPATH|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst1|inst20                             ; regout           ;
; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst1|inst20                           ; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst1|inst20                           ; regout           ;
; |DATAPATH|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst1|inst20                            ; |DATAPATH|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst1|inst20                            ; regout           ;
; |DATAPATH|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst1|inst20                             ; |DATAPATH|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst1|inst20                             ; regout           ;
; |DATAPATH|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst1|inst20                            ; |DATAPATH|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst1|inst20                            ; regout           ;
; |DATAPATH|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst1|inst20                            ; |DATAPATH|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst1|inst20                            ; regout           ;
; |DATAPATH|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst1|inst20                            ; |DATAPATH|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst1|inst20                            ; regout           ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst5|FullAdder_1bit:inst|xor3:inst9|1~0  ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst5|FullAdder_1bit:inst|xor3:inst9|1~0  ; combout          ;
; |DATAPATH|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst1|inst28                             ; |DATAPATH|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst1|inst28                             ; regout           ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst8|inst8                               ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst8|inst8                               ; combout          ;
; |DATAPATH|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst1|inst28                             ; |DATAPATH|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst1|inst28                             ; regout           ;
; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst1|inst28                           ; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst1|inst28                           ; regout           ;
; |DATAPATH|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst1|inst28                            ; |DATAPATH|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst1|inst28                            ; regout           ;
; |DATAPATH|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst1|inst28                             ; |DATAPATH|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst1|inst28                             ; regout           ;
; |DATAPATH|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst1|inst28                            ; |DATAPATH|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst1|inst28                            ; regout           ;
; |DATAPATH|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst1|inst28                            ; |DATAPATH|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst1|inst28                            ; regout           ;
; |DATAPATH|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst1|inst28                            ; |DATAPATH|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst1|inst28                            ; regout           ;
; |DATAPATH|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst1|inst24                             ; |DATAPATH|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst1|inst24                             ; regout           ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst7|inst8                               ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst7|inst8                               ; combout          ;
; |DATAPATH|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst1|inst24                             ; |DATAPATH|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst1|inst24                             ; regout           ;
; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst1|inst24                           ; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst1|inst24                           ; regout           ;
; |DATAPATH|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst1|inst24                            ; |DATAPATH|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst1|inst24                            ; regout           ;
; |DATAPATH|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst1|inst24                             ; |DATAPATH|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst1|inst24                             ; regout           ;
; |DATAPATH|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst1|inst24                            ; |DATAPATH|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst1|inst24                            ; regout           ;
; |DATAPATH|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst1|inst24                            ; |DATAPATH|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst1|inst24                            ; regout           ;
; |DATAPATH|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst1|inst24                            ; |DATAPATH|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst1|inst24                            ; regout           ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst6|FullAdder_1bit:inst|xor3:inst9|1~0  ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst6|FullAdder_1bit:inst|xor3:inst9|1~0  ; combout          ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst7|FullAdder_1bit:inst|xor3:inst9|1~0  ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst7|FullAdder_1bit:inst|xor3:inst9|1~0  ; combout          ;
; |DATAPATH|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst2|inst                               ; |DATAPATH|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst2|inst                               ; regout           ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst|inst8                               ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst|inst8                               ; combout          ;
; |DATAPATH|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst2|inst                               ; |DATAPATH|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst2|inst                               ; regout           ;
; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst2|inst                             ; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst2|inst                             ; regout           ;
; |DATAPATH|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst2|inst                              ; |DATAPATH|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst2|inst                              ; regout           ;
; |DATAPATH|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst2|inst                               ; |DATAPATH|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst2|inst                               ; regout           ;
; |DATAPATH|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst2|inst                              ; |DATAPATH|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst2|inst                              ; regout           ;
; |DATAPATH|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst2|inst                              ; |DATAPATH|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst2|inst                              ; regout           ;
; |DATAPATH|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst2|inst                              ; |DATAPATH|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst2|inst                              ; regout           ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst|inst14~0                            ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst|inst14~0                            ; combout          ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst8|FullAdder_1bit:inst|xor3:inst9|1~0  ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst8|FullAdder_1bit:inst|xor3:inst9|1~0  ; combout          ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst7|inst14~0                            ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst7|inst14~0                            ; combout          ;
; |DATAPATH|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst2|inst8                              ; |DATAPATH|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst2|inst8                              ; regout           ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst3|inst8                              ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst3|inst8                              ; combout          ;
; |DATAPATH|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst2|inst8                              ; |DATAPATH|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst2|inst8                              ; regout           ;
; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst2|inst8                            ; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst2|inst8                            ; regout           ;
; |DATAPATH|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst2|inst8                             ; |DATAPATH|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst2|inst8                             ; regout           ;
; |DATAPATH|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst2|inst8                              ; |DATAPATH|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst2|inst8                              ; regout           ;
; |DATAPATH|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst2|inst8                             ; |DATAPATH|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst2|inst8                             ; regout           ;
; |DATAPATH|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst2|inst8                             ; |DATAPATH|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst2|inst8                             ; regout           ;
; |DATAPATH|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst2|inst8                             ; |DATAPATH|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst2|inst8                             ; regout           ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst3|inst14~0                           ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst3|inst14~0                           ; combout          ;
; |DATAPATH|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst2|inst5                              ; |DATAPATH|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst2|inst5                              ; regout           ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst2|inst8                              ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst2|inst8                              ; combout          ;
; |DATAPATH|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst2|inst5                              ; |DATAPATH|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst2|inst5                              ; regout           ;
; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst2|inst5                            ; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst2|inst5                            ; regout           ;
; |DATAPATH|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst2|inst5                             ; |DATAPATH|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst2|inst5                             ; regout           ;
; |DATAPATH|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst2|inst5                              ; |DATAPATH|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst2|inst5                              ; regout           ;
; |DATAPATH|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst2|inst5                             ; |DATAPATH|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst2|inst5                             ; regout           ;
; |DATAPATH|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst2|inst5                             ; |DATAPATH|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst2|inst5                             ; regout           ;
; |DATAPATH|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst2|inst5                             ; |DATAPATH|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst2|inst5                             ; regout           ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst|FullAdder_1bit:inst|xor3:inst9|1~0  ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst|FullAdder_1bit:inst|xor3:inst9|1~0  ; combout          ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst2|FullAdder_1bit:inst|xor3:inst9|1~0 ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst2|FullAdder_1bit:inst|xor3:inst9|1~0 ; combout          ;
; |DATAPATH|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst2|inst12                             ; |DATAPATH|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst2|inst12                             ; regout           ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst4|inst8                              ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst4|inst8                              ; combout          ;
; |DATAPATH|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst2|inst12                             ; |DATAPATH|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst2|inst12                             ; regout           ;
; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst2|inst12                           ; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst2|inst12                           ; regout           ;
; |DATAPATH|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst2|inst12                            ; |DATAPATH|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst2|inst12                            ; regout           ;
; |DATAPATH|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst2|inst12                             ; |DATAPATH|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst2|inst12                             ; regout           ;
; |DATAPATH|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst2|inst12                            ; |DATAPATH|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst2|inst12                            ; regout           ;
; |DATAPATH|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst2|inst12                            ; |DATAPATH|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst2|inst12                            ; regout           ;
; |DATAPATH|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst2|inst12                            ; |DATAPATH|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst2|inst12                            ; regout           ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst3|FullAdder_1bit:inst|xor3:inst9|1~0 ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst3|FullAdder_1bit:inst|xor3:inst9|1~0 ; combout          ;
; |DATAPATH|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst2|inst20                             ; |DATAPATH|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst2|inst20                             ; regout           ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst6|inst8                              ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst6|inst8                              ; combout          ;
; |DATAPATH|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst2|inst20                             ; |DATAPATH|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst2|inst20                             ; regout           ;
; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst2|inst20                           ; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst2|inst20                           ; regout           ;
; |DATAPATH|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst2|inst20                            ; |DATAPATH|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst2|inst20                            ; regout           ;
; |DATAPATH|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst2|inst20                             ; |DATAPATH|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst2|inst20                             ; regout           ;
; |DATAPATH|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst2|inst20                            ; |DATAPATH|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst2|inst20                            ; regout           ;
; |DATAPATH|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst2|inst20                            ; |DATAPATH|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst2|inst20                            ; regout           ;
; |DATAPATH|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst2|inst20                            ; |DATAPATH|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst2|inst20                            ; regout           ;
; |DATAPATH|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst2|inst16                             ; |DATAPATH|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst2|inst16                             ; regout           ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst5|inst8                              ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst5|inst8                              ; combout          ;
; |DATAPATH|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst2|inst16                             ; |DATAPATH|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst2|inst16                             ; regout           ;
; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst2|inst16                           ; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst2|inst16                           ; regout           ;
; |DATAPATH|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst2|inst16                            ; |DATAPATH|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst2|inst16                            ; regout           ;
; |DATAPATH|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst2|inst16                             ; |DATAPATH|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst2|inst16                             ; regout           ;
; |DATAPATH|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst2|inst16                            ; |DATAPATH|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst2|inst16                            ; regout           ;
; |DATAPATH|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst2|inst16                            ; |DATAPATH|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst2|inst16                            ; regout           ;
; |DATAPATH|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst2|inst16                            ; |DATAPATH|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst2|inst16                            ; regout           ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst4|FullAdder_1bit:inst|xor3:inst9|1~0 ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst4|FullAdder_1bit:inst|xor3:inst9|1~0 ; combout          ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst5|FullAdder_1bit:inst|xor3:inst9|1~0 ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst5|FullAdder_1bit:inst|xor3:inst9|1~0 ; combout          ;
; |DATAPATH|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst2|inst24                             ; |DATAPATH|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst2|inst24                             ; regout           ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst7|inst8                              ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst7|inst8                              ; combout          ;
; |DATAPATH|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst2|inst24                             ; |DATAPATH|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst2|inst24                             ; regout           ;
; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst2|inst24                           ; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst2|inst24                           ; regout           ;
; |DATAPATH|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst2|inst24                            ; |DATAPATH|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst2|inst24                            ; regout           ;
; |DATAPATH|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst2|inst24                             ; |DATAPATH|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst2|inst24                             ; regout           ;
; |DATAPATH|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst2|inst24                            ; |DATAPATH|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst2|inst24                            ; regout           ;
; |DATAPATH|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst2|inst24                            ; |DATAPATH|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst2|inst24                            ; regout           ;
; |DATAPATH|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst2|inst24                            ; |DATAPATH|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst2|inst24                            ; regout           ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst7|inst14~0                           ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst7|inst14~0                           ; combout          ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst6|FullAdder_1bit:inst|xor3:inst9|1~0 ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst6|FullAdder_1bit:inst|xor3:inst9|1~0 ; combout          ;
; |DATAPATH|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst3|inst                               ; |DATAPATH|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst3|inst                               ; regout           ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst|inst8                               ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst|inst8                               ; combout          ;
; |DATAPATH|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst3|inst                               ; |DATAPATH|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst3|inst                               ; regout           ;
; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst3|inst                             ; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst3|inst                             ; regout           ;
; |DATAPATH|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst3|inst                              ; |DATAPATH|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst3|inst                              ; regout           ;
; |DATAPATH|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst3|inst                               ; |DATAPATH|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst3|inst                               ; regout           ;
; |DATAPATH|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst3|inst                              ; |DATAPATH|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst3|inst                              ; regout           ;
; |DATAPATH|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst3|inst                              ; |DATAPATH|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst3|inst                              ; regout           ;
; |DATAPATH|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst3|inst                              ; |DATAPATH|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst3|inst                              ; regout           ;
; |DATAPATH|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst2|inst28                             ; |DATAPATH|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst2|inst28                             ; regout           ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst8|inst8                              ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst8|inst8                              ; combout          ;
; |DATAPATH|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst2|inst28                             ; |DATAPATH|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst2|inst28                             ; regout           ;
; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst2|inst28                           ; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst2|inst28                           ; regout           ;
; |DATAPATH|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst2|inst28                            ; |DATAPATH|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst2|inst28                            ; regout           ;
; |DATAPATH|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst2|inst28                             ; |DATAPATH|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst2|inst28                             ; regout           ;
; |DATAPATH|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst2|inst28                            ; |DATAPATH|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst2|inst28                            ; regout           ;
; |DATAPATH|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst2|inst28                            ; |DATAPATH|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst2|inst28                            ; regout           ;
; |DATAPATH|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst2|inst28                            ; |DATAPATH|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst2|inst28                            ; regout           ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst7|FullAdder_1bit:inst|xor3:inst9|1~0 ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst7|FullAdder_1bit:inst|xor3:inst9|1~0 ; combout          ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst8|FullAdder_1bit:inst|xor3:inst9|1~0 ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst8|FullAdder_1bit:inst|xor3:inst9|1~0 ; combout          ;
; |DATAPATH|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst3|inst5                              ; |DATAPATH|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst3|inst5                              ; regout           ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst2|inst8                              ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst2|inst8                              ; combout          ;
; |DATAPATH|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst3|inst5                              ; |DATAPATH|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst3|inst5                              ; regout           ;
; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst3|inst5                            ; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst3|inst5                            ; regout           ;
; |DATAPATH|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst3|inst5                             ; |DATAPATH|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst3|inst5                             ; regout           ;
; |DATAPATH|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst3|inst5                              ; |DATAPATH|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst3|inst5                              ; regout           ;
; |DATAPATH|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst3|inst5                             ; |DATAPATH|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst3|inst5                             ; regout           ;
; |DATAPATH|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst3|inst5                             ; |DATAPATH|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst3|inst5                             ; regout           ;
; |DATAPATH|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst3|inst5                             ; |DATAPATH|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst3|inst5                             ; regout           ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst|FullAdder_1bit:inst|xor3:inst9|1~0  ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst|FullAdder_1bit:inst|xor3:inst9|1~0  ; combout          ;
; |DATAPATH|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst3|inst12                             ; |DATAPATH|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst3|inst12                             ; regout           ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst4|inst8                              ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst4|inst8                              ; combout          ;
; |DATAPATH|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst3|inst12                             ; |DATAPATH|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst3|inst12                             ; regout           ;
; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst3|inst12                           ; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst3|inst12                           ; regout           ;
; |DATAPATH|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst3|inst12                            ; |DATAPATH|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst3|inst12                            ; regout           ;
; |DATAPATH|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst3|inst12                             ; |DATAPATH|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst3|inst12                             ; regout           ;
; |DATAPATH|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst3|inst12                            ; |DATAPATH|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst3|inst12                            ; regout           ;
; |DATAPATH|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst3|inst12                            ; |DATAPATH|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst3|inst12                            ; regout           ;
; |DATAPATH|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst3|inst12                            ; |DATAPATH|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst3|inst12                            ; regout           ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst4|inst14~0                           ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst4|inst14~0                           ; combout          ;
; |DATAPATH|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst3|inst8                              ; |DATAPATH|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst3|inst8                              ; regout           ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst3|inst8                              ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst3|inst8                              ; combout          ;
; |DATAPATH|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst3|inst8                              ; |DATAPATH|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst3|inst8                              ; regout           ;
; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst3|inst8                            ; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst3|inst8                            ; regout           ;
; |DATAPATH|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst3|inst8                             ; |DATAPATH|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst3|inst8                             ; regout           ;
; |DATAPATH|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst3|inst8                              ; |DATAPATH|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst3|inst8                              ; regout           ;
; |DATAPATH|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst3|inst8                             ; |DATAPATH|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst3|inst8                             ; regout           ;
; |DATAPATH|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst3|inst8                             ; |DATAPATH|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst3|inst8                             ; regout           ;
; |DATAPATH|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst3|inst8                             ; |DATAPATH|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst3|inst8                             ; regout           ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst2|FullAdder_1bit:inst|xor3:inst9|1~0 ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst2|FullAdder_1bit:inst|xor3:inst9|1~0 ; combout          ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst3|FullAdder_1bit:inst|xor3:inst9|1~0 ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst3|FullAdder_1bit:inst|xor3:inst9|1~0 ; combout          ;
; |DATAPATH|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst3|inst16                             ; |DATAPATH|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst3|inst16                             ; regout           ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst5|inst8                              ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst5|inst8                              ; combout          ;
; |DATAPATH|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst3|inst16                             ; |DATAPATH|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst3|inst16                             ; regout           ;
; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst3|inst16                           ; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst3|inst16                           ; regout           ;
; |DATAPATH|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst3|inst16                            ; |DATAPATH|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst3|inst16                            ; regout           ;
; |DATAPATH|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst3|inst16                             ; |DATAPATH|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst3|inst16                             ; regout           ;
; |DATAPATH|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst3|inst16                            ; |DATAPATH|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst3|inst16                            ; regout           ;
; |DATAPATH|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst3|inst16                            ; |DATAPATH|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst3|inst16                            ; regout           ;
; |DATAPATH|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst3|inst16                            ; |DATAPATH|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst3|inst16                            ; regout           ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst5|inst14~0                           ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst5|inst14~0                           ; combout          ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst4|FullAdder_1bit:inst|xor3:inst9|1~0 ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst4|FullAdder_1bit:inst|xor3:inst9|1~0 ; combout          ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst3|inst14~0                           ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst3|inst14~0                           ; combout          ;
; |DATAPATH|SHIFTER_ULA:inst|inst2[31]                                                                       ; |DATAPATH|SHIFTER_ULA:inst|inst2[31]                                                                       ; combout          ;
; |DATAPATH|SHIFTER_ULA:inst|inst1[31]~64                                                                    ; |DATAPATH|SHIFTER_ULA:inst|inst1[31]~64                                                                    ; combout          ;
; |DATAPATH|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst3|inst28                             ; |DATAPATH|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst3|inst28                             ; regout           ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst8|inst8                              ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst8|inst8                              ; combout          ;
; |DATAPATH|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst3|inst28                             ; |DATAPATH|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst3|inst28                             ; regout           ;
; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst3|inst28                           ; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst3|inst28                           ; regout           ;
; |DATAPATH|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst3|inst28                            ; |DATAPATH|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst3|inst28                            ; regout           ;
; |DATAPATH|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst3|inst28                             ; |DATAPATH|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst3|inst28                             ; regout           ;
; |DATAPATH|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst3|inst28                            ; |DATAPATH|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst3|inst28                            ; regout           ;
; |DATAPATH|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst3|inst28                            ; |DATAPATH|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst3|inst28                            ; regout           ;
; |DATAPATH|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst3|inst28                            ; |DATAPATH|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst3|inst28                            ; regout           ;
; |DATAPATH|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst3|inst20                             ; |DATAPATH|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst3|inst20                             ; regout           ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst6|inst8                              ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst6|inst8                              ; combout          ;
; |DATAPATH|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst3|inst20                             ; |DATAPATH|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst3|inst20                             ; regout           ;
; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst3|inst20                           ; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst3|inst20                           ; regout           ;
; |DATAPATH|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst3|inst20                            ; |DATAPATH|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst3|inst20                            ; regout           ;
; |DATAPATH|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst3|inst20                             ; |DATAPATH|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst3|inst20                             ; regout           ;
; |DATAPATH|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst3|inst20                            ; |DATAPATH|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst3|inst20                            ; regout           ;
; |DATAPATH|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst3|inst20                            ; |DATAPATH|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst3|inst20                            ; regout           ;
; |DATAPATH|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst3|inst20                            ; |DATAPATH|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst3|inst20                            ; regout           ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst5|FullAdder_1bit:inst|xor3:inst9|1~0 ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst5|FullAdder_1bit:inst|xor3:inst9|1~0 ; combout          ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst6|FullAdder_1bit:inst|xor3:inst9|1~0 ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst6|FullAdder_1bit:inst|xor3:inst9|1~0 ; combout          ;
; |DATAPATH|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst3|inst24                             ; |DATAPATH|BANK_REG:inst2|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst3|inst24                             ; regout           ;
; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst7|inst8                              ; |DATAPATH|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst7|inst8                              ; combout          ;
; |DATAPATH|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst3|inst24                             ; |DATAPATH|BANK_REG:inst2|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst3|inst24                             ; regout           ;
; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst3|inst24                           ; |DATAPATH|BANK_REG:inst2|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst3|inst24                           ; regout           ;
; |DATAPATH|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst3|inst24                            ; |DATAPATH|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst3|inst24                            ; regout           ;
; |DATAPATH|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst3|inst24                             ; |DATAPATH|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst3|inst24                             ; regout           ;
; |DATAPATH|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst3|inst24                            ; |DATAPATH|BANK_REG:inst2|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst3|inst24                            ; regout           ;
; |DATAPATH|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst3|inst24                            ; |DATAPATH|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst3|inst24                            ; regout           ;
; |DATAPATH|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst3|inst24                            ; |DATAPATH|BANK_REG:inst2|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst3|inst24                            ; regout           ;
; |DATAPATH|SHIFTER_ULA:inst|inst3[31]~0                                                                     ; |DATAPATH|SHIFTER_ULA:inst|inst3[31]~0                                                                     ; combout          ;
; |DATAPATH|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst3|inst                               ; |DATAPATH|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst3|inst                               ; regout           ;
; |DATAPATH|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst3|inst5                              ; |DATAPATH|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst3|inst5                              ; regout           ;
; |DATAPATH|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst3|inst8                              ; |DATAPATH|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst3|inst8                              ; regout           ;
; |DATAPATH|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst3|inst12                             ; |DATAPATH|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst3|inst12                             ; regout           ;
; |DATAPATH|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst3|inst16                             ; |DATAPATH|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst3|inst16                             ; regout           ;
; |DATAPATH|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst3|inst20                             ; |DATAPATH|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst3|inst20                             ; regout           ;
; |DATAPATH|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst3|inst24                             ; |DATAPATH|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst3|inst24                             ; regout           ;
; |DATAPATH|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst3|inst28                             ; |DATAPATH|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst3|inst28                             ; regout           ;
; |DATAPATH|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst2|inst                               ; |DATAPATH|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst2|inst                               ; regout           ;
; |DATAPATH|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst2|inst5                              ; |DATAPATH|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst2|inst5                              ; regout           ;
; |DATAPATH|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst2|inst8                              ; |DATAPATH|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst2|inst8                              ; regout           ;
; |DATAPATH|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst2|inst12                             ; |DATAPATH|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst2|inst12                             ; regout           ;
; |DATAPATH|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst2|inst16                             ; |DATAPATH|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst2|inst16                             ; regout           ;
; |DATAPATH|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst2|inst20                             ; |DATAPATH|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst2|inst20                             ; regout           ;
; |DATAPATH|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst2|inst24                             ; |DATAPATH|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst2|inst24                             ; regout           ;
; |DATAPATH|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst2|inst28                             ; |DATAPATH|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst2|inst28                             ; regout           ;
; |DATAPATH|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst1|inst                               ; |DATAPATH|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst1|inst                               ; regout           ;
; |DATAPATH|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst1|inst5                              ; |DATAPATH|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst1|inst5                              ; regout           ;
; |DATAPATH|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst1|inst8                              ; |DATAPATH|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst1|inst8                              ; regout           ;
; |DATAPATH|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst1|inst12                             ; |DATAPATH|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst1|inst12                             ; regout           ;
; |DATAPATH|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst1|inst16                             ; |DATAPATH|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst1|inst16                             ; regout           ;
; |DATAPATH|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst1|inst20                             ; |DATAPATH|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst1|inst20                             ; regout           ;
; |DATAPATH|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst1|inst24                             ; |DATAPATH|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst1|inst24                             ; regout           ;
; |DATAPATH|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst1|inst28                             ; |DATAPATH|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst1|inst28                             ; regout           ;
; |DATAPATH|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst|inst28                              ; |DATAPATH|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst|inst28                              ; regout           ;
; |DATAPATH|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst|inst24                              ; |DATAPATH|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst|inst24                              ; regout           ;
; |DATAPATH|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst|inst20                              ; |DATAPATH|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst|inst20                              ; regout           ;
; |DATAPATH|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst|inst16                              ; |DATAPATH|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst|inst16                              ; regout           ;
; |DATAPATH|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst|inst12                              ; |DATAPATH|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst|inst12                              ; regout           ;
; |DATAPATH|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst|inst8                               ; |DATAPATH|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst|inst8                               ; regout           ;
; |DATAPATH|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst|inst5                               ; |DATAPATH|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst|inst5                               ; regout           ;
; |DATAPATH|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst|inst                                ; |DATAPATH|BANK_REG:inst2|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst|inst                                ; regout           ;
; |DATAPATH|BANK_REG:inst2|MDR:inst3|inst13                                                                  ; |DATAPATH|BANK_REG:inst2|MDR:inst3|inst13                                                                  ; regout           ;
; |DATAPATH|BANK_REG:inst2|MBR:inst5|inst14                                                                  ; |DATAPATH|BANK_REG:inst2|MBR:inst5|inst14                                                                  ; regout           ;
; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst12                                               ; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst12                                               ; combout          ;
; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst12                                              ; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst12                                              ; combout          ;
; |DATAPATH|A[31]                                                                                            ; |DATAPATH|A[31]                                                                                            ; padio            ;
; |DATAPATH|A[30]                                                                                            ; |DATAPATH|A[30]                                                                                            ; padio            ;
; |DATAPATH|A[29]                                                                                            ; |DATAPATH|A[29]                                                                                            ; padio            ;
; |DATAPATH|A[28]                                                                                            ; |DATAPATH|A[28]                                                                                            ; padio            ;
; |DATAPATH|A[27]                                                                                            ; |DATAPATH|A[27]                                                                                            ; padio            ;
; |DATAPATH|A[26]                                                                                            ; |DATAPATH|A[26]                                                                                            ; padio            ;
; |DATAPATH|A[25]                                                                                            ; |DATAPATH|A[25]                                                                                            ; padio            ;
; |DATAPATH|A[24]                                                                                            ; |DATAPATH|A[24]                                                                                            ; padio            ;
; |DATAPATH|A[23]                                                                                            ; |DATAPATH|A[23]                                                                                            ; padio            ;
; |DATAPATH|A[22]                                                                                            ; |DATAPATH|A[22]                                                                                            ; padio            ;
; |DATAPATH|A[21]                                                                                            ; |DATAPATH|A[21]                                                                                            ; padio            ;
; |DATAPATH|A[20]                                                                                            ; |DATAPATH|A[20]                                                                                            ; padio            ;
; |DATAPATH|A[19]                                                                                            ; |DATAPATH|A[19]                                                                                            ; padio            ;
; |DATAPATH|A[18]                                                                                            ; |DATAPATH|A[18]                                                                                            ; padio            ;
; |DATAPATH|A[17]                                                                                            ; |DATAPATH|A[17]                                                                                            ; padio            ;
; |DATAPATH|A[16]                                                                                            ; |DATAPATH|A[16]                                                                                            ; padio            ;
; |DATAPATH|A[15]                                                                                            ; |DATAPATH|A[15]                                                                                            ; padio            ;
; |DATAPATH|A[14]                                                                                            ; |DATAPATH|A[14]                                                                                            ; padio            ;
; |DATAPATH|A[13]                                                                                            ; |DATAPATH|A[13]                                                                                            ; padio            ;
; |DATAPATH|A[12]                                                                                            ; |DATAPATH|A[12]                                                                                            ; padio            ;
; |DATAPATH|A[11]                                                                                            ; |DATAPATH|A[11]                                                                                            ; padio            ;
; |DATAPATH|A[10]                                                                                            ; |DATAPATH|A[10]                                                                                            ; padio            ;
; |DATAPATH|A[9]                                                                                             ; |DATAPATH|A[9]                                                                                             ; padio            ;
; |DATAPATH|A[8]                                                                                             ; |DATAPATH|A[8]                                                                                             ; padio            ;
; |DATAPATH|A[7]                                                                                             ; |DATAPATH|A[7]                                                                                             ; padio            ;
; |DATAPATH|A[6]                                                                                             ; |DATAPATH|A[6]                                                                                             ; padio            ;
; |DATAPATH|A[5]                                                                                             ; |DATAPATH|A[5]                                                                                             ; padio            ;
; |DATAPATH|A[4]                                                                                             ; |DATAPATH|A[4]                                                                                             ; padio            ;
; |DATAPATH|A[3]                                                                                             ; |DATAPATH|A[3]                                                                                             ; padio            ;
; |DATAPATH|A[2]                                                                                             ; |DATAPATH|A[2]                                                                                             ; padio            ;
; |DATAPATH|A[1]                                                                                             ; |DATAPATH|A[1]                                                                                             ; padio            ;
; |DATAPATH|A[0]                                                                                             ; |DATAPATH|A[0]                                                                                             ; padio            ;
; |DATAPATH|ADDRESS[31]                                                                                      ; |DATAPATH|ADDRESS[31]                                                                                      ; padio            ;
; |DATAPATH|ADDRESS[30]                                                                                      ; |DATAPATH|ADDRESS[30]                                                                                      ; padio            ;
; |DATAPATH|ADDRESS[29]                                                                                      ; |DATAPATH|ADDRESS[29]                                                                                      ; padio            ;
; |DATAPATH|ADDRESS[28]                                                                                      ; |DATAPATH|ADDRESS[28]                                                                                      ; padio            ;
; |DATAPATH|ADDRESS[27]                                                                                      ; |DATAPATH|ADDRESS[27]                                                                                      ; padio            ;
; |DATAPATH|ADDRESS[26]                                                                                      ; |DATAPATH|ADDRESS[26]                                                                                      ; padio            ;
; |DATAPATH|ADDRESS[25]                                                                                      ; |DATAPATH|ADDRESS[25]                                                                                      ; padio            ;
; |DATAPATH|ADDRESS[24]                                                                                      ; |DATAPATH|ADDRESS[24]                                                                                      ; padio            ;
; |DATAPATH|ADDRESS[23]                                                                                      ; |DATAPATH|ADDRESS[23]                                                                                      ; padio            ;
; |DATAPATH|ADDRESS[22]                                                                                      ; |DATAPATH|ADDRESS[22]                                                                                      ; padio            ;
; |DATAPATH|ADDRESS[21]                                                                                      ; |DATAPATH|ADDRESS[21]                                                                                      ; padio            ;
; |DATAPATH|ADDRESS[20]                                                                                      ; |DATAPATH|ADDRESS[20]                                                                                      ; padio            ;
; |DATAPATH|ADDRESS[19]                                                                                      ; |DATAPATH|ADDRESS[19]                                                                                      ; padio            ;
; |DATAPATH|ADDRESS[18]                                                                                      ; |DATAPATH|ADDRESS[18]                                                                                      ; padio            ;
; |DATAPATH|ADDRESS[17]                                                                                      ; |DATAPATH|ADDRESS[17]                                                                                      ; padio            ;
; |DATAPATH|ADDRESS[16]                                                                                      ; |DATAPATH|ADDRESS[16]                                                                                      ; padio            ;
; |DATAPATH|ADDRESS[15]                                                                                      ; |DATAPATH|ADDRESS[15]                                                                                      ; padio            ;
; |DATAPATH|ADDRESS[14]                                                                                      ; |DATAPATH|ADDRESS[14]                                                                                      ; padio            ;
; |DATAPATH|ADDRESS[13]                                                                                      ; |DATAPATH|ADDRESS[13]                                                                                      ; padio            ;
; |DATAPATH|ADDRESS[12]                                                                                      ; |DATAPATH|ADDRESS[12]                                                                                      ; padio            ;
; |DATAPATH|ADDRESS[11]                                                                                      ; |DATAPATH|ADDRESS[11]                                                                                      ; padio            ;
; |DATAPATH|ADDRESS[10]                                                                                      ; |DATAPATH|ADDRESS[10]                                                                                      ; padio            ;
; |DATAPATH|ADDRESS[9]                                                                                       ; |DATAPATH|ADDRESS[9]                                                                                       ; padio            ;
; |DATAPATH|ADDRESS[8]                                                                                       ; |DATAPATH|ADDRESS[8]                                                                                       ; padio            ;
; |DATAPATH|ADDRESS[7]                                                                                       ; |DATAPATH|ADDRESS[7]                                                                                       ; padio            ;
; |DATAPATH|ADDRESS[6]                                                                                       ; |DATAPATH|ADDRESS[6]                                                                                       ; padio            ;
; |DATAPATH|ADDRESS[5]                                                                                       ; |DATAPATH|ADDRESS[5]                                                                                       ; padio            ;
; |DATAPATH|ADDRESS[4]                                                                                       ; |DATAPATH|ADDRESS[4]                                                                                       ; padio            ;
; |DATAPATH|ADDRESS[3]                                                                                       ; |DATAPATH|ADDRESS[3]                                                                                       ; padio            ;
; |DATAPATH|ADDRESS[2]                                                                                       ; |DATAPATH|ADDRESS[2]                                                                                       ; padio            ;
; |DATAPATH|ADDRESS[1]                                                                                       ; |DATAPATH|ADDRESS[1]                                                                                       ; padio            ;
; |DATAPATH|ADDRESS[0]                                                                                       ; |DATAPATH|ADDRESS[0]                                                                                       ; padio            ;
; |DATAPATH|OUT_MBR[7]                                                                                       ; |DATAPATH|OUT_MBR[7]                                                                                       ; padio            ;
; |DATAPATH|OUT_MBR[6]                                                                                       ; |DATAPATH|OUT_MBR[6]                                                                                       ; padio            ;
; |DATAPATH|OUT_MBR[5]                                                                                       ; |DATAPATH|OUT_MBR[5]                                                                                       ; padio            ;
; |DATAPATH|OUT_MBR[4]                                                                                       ; |DATAPATH|OUT_MBR[4]                                                                                       ; padio            ;
; |DATAPATH|OUT_MBR[3]                                                                                       ; |DATAPATH|OUT_MBR[3]                                                                                       ; padio            ;
; |DATAPATH|OUT_MBR[2]                                                                                       ; |DATAPATH|OUT_MBR[2]                                                                                       ; padio            ;
; |DATAPATH|OUT_MBR[1]                                                                                       ; |DATAPATH|OUT_MBR[1]                                                                                       ; padio            ;
; |DATAPATH|OUT_MBR[0]                                                                                       ; |DATAPATH|OUT_MBR[0]                                                                                       ; padio            ;
; |DATAPATH|OUT_MEM[31]                                                                                      ; |DATAPATH|OUT_MEM[31]                                                                                      ; padio            ;
; |DATAPATH|OUT_MEM[30]                                                                                      ; |DATAPATH|OUT_MEM[30]                                                                                      ; padio            ;
; |DATAPATH|OUT_MEM[29]                                                                                      ; |DATAPATH|OUT_MEM[29]                                                                                      ; padio            ;
; |DATAPATH|OUT_MEM[28]                                                                                      ; |DATAPATH|OUT_MEM[28]                                                                                      ; padio            ;
; |DATAPATH|OUT_MEM[27]                                                                                      ; |DATAPATH|OUT_MEM[27]                                                                                      ; padio            ;
; |DATAPATH|OUT_MEM[26]                                                                                      ; |DATAPATH|OUT_MEM[26]                                                                                      ; padio            ;
; |DATAPATH|OUT_MEM[25]                                                                                      ; |DATAPATH|OUT_MEM[25]                                                                                      ; padio            ;
; |DATAPATH|OUT_MEM[24]                                                                                      ; |DATAPATH|OUT_MEM[24]                                                                                      ; padio            ;
; |DATAPATH|OUT_MEM[23]                                                                                      ; |DATAPATH|OUT_MEM[23]                                                                                      ; padio            ;
; |DATAPATH|OUT_MEM[22]                                                                                      ; |DATAPATH|OUT_MEM[22]                                                                                      ; padio            ;
; |DATAPATH|OUT_MEM[21]                                                                                      ; |DATAPATH|OUT_MEM[21]                                                                                      ; padio            ;
; |DATAPATH|OUT_MEM[20]                                                                                      ; |DATAPATH|OUT_MEM[20]                                                                                      ; padio            ;
; |DATAPATH|OUT_MEM[19]                                                                                      ; |DATAPATH|OUT_MEM[19]                                                                                      ; padio            ;
; |DATAPATH|OUT_MEM[18]                                                                                      ; |DATAPATH|OUT_MEM[18]                                                                                      ; padio            ;
; |DATAPATH|OUT_MEM[17]                                                                                      ; |DATAPATH|OUT_MEM[17]                                                                                      ; padio            ;
; |DATAPATH|OUT_MEM[16]                                                                                      ; |DATAPATH|OUT_MEM[16]                                                                                      ; padio            ;
; |DATAPATH|OUT_MEM[15]                                                                                      ; |DATAPATH|OUT_MEM[15]                                                                                      ; padio            ;
; |DATAPATH|OUT_MEM[14]                                                                                      ; |DATAPATH|OUT_MEM[14]                                                                                      ; padio            ;
; |DATAPATH|OUT_MEM[13]                                                                                      ; |DATAPATH|OUT_MEM[13]                                                                                      ; padio            ;
; |DATAPATH|OUT_MEM[12]                                                                                      ; |DATAPATH|OUT_MEM[12]                                                                                      ; padio            ;
; |DATAPATH|OUT_MEM[11]                                                                                      ; |DATAPATH|OUT_MEM[11]                                                                                      ; padio            ;
; |DATAPATH|OUT_MEM[10]                                                                                      ; |DATAPATH|OUT_MEM[10]                                                                                      ; padio            ;
; |DATAPATH|OUT_MEM[9]                                                                                       ; |DATAPATH|OUT_MEM[9]                                                                                       ; padio            ;
; |DATAPATH|OUT_MEM[8]                                                                                       ; |DATAPATH|OUT_MEM[8]                                                                                       ; padio            ;
; |DATAPATH|OUT_MEM[7]                                                                                       ; |DATAPATH|OUT_MEM[7]                                                                                       ; padio            ;
; |DATAPATH|OUT_MEM[6]                                                                                       ; |DATAPATH|OUT_MEM[6]                                                                                       ; padio            ;
; |DATAPATH|OUT_MEM[5]                                                                                       ; |DATAPATH|OUT_MEM[5]                                                                                       ; padio            ;
; |DATAPATH|OUT_MEM[4]                                                                                       ; |DATAPATH|OUT_MEM[4]                                                                                       ; padio            ;
; |DATAPATH|PC[31]                                                                                           ; |DATAPATH|PC[31]                                                                                           ; padio            ;
; |DATAPATH|PC[30]                                                                                           ; |DATAPATH|PC[30]                                                                                           ; padio            ;
; |DATAPATH|PC[29]                                                                                           ; |DATAPATH|PC[29]                                                                                           ; padio            ;
; |DATAPATH|PC[28]                                                                                           ; |DATAPATH|PC[28]                                                                                           ; padio            ;
; |DATAPATH|PC[27]                                                                                           ; |DATAPATH|PC[27]                                                                                           ; padio            ;
; |DATAPATH|PC[26]                                                                                           ; |DATAPATH|PC[26]                                                                                           ; padio            ;
; |DATAPATH|PC[25]                                                                                           ; |DATAPATH|PC[25]                                                                                           ; padio            ;
; |DATAPATH|PC[24]                                                                                           ; |DATAPATH|PC[24]                                                                                           ; padio            ;
; |DATAPATH|PC[23]                                                                                           ; |DATAPATH|PC[23]                                                                                           ; padio            ;
; |DATAPATH|PC[22]                                                                                           ; |DATAPATH|PC[22]                                                                                           ; padio            ;
; |DATAPATH|PC[21]                                                                                           ; |DATAPATH|PC[21]                                                                                           ; padio            ;
; |DATAPATH|PC[20]                                                                                           ; |DATAPATH|PC[20]                                                                                           ; padio            ;
; |DATAPATH|PC[19]                                                                                           ; |DATAPATH|PC[19]                                                                                           ; padio            ;
; |DATAPATH|PC[18]                                                                                           ; |DATAPATH|PC[18]                                                                                           ; padio            ;
; |DATAPATH|PC[17]                                                                                           ; |DATAPATH|PC[17]                                                                                           ; padio            ;
; |DATAPATH|PC[16]                                                                                           ; |DATAPATH|PC[16]                                                                                           ; padio            ;
; |DATAPATH|PC[15]                                                                                           ; |DATAPATH|PC[15]                                                                                           ; padio            ;
; |DATAPATH|PC[14]                                                                                           ; |DATAPATH|PC[14]                                                                                           ; padio            ;
; |DATAPATH|PC[13]                                                                                           ; |DATAPATH|PC[13]                                                                                           ; padio            ;
; |DATAPATH|PC[12]                                                                                           ; |DATAPATH|PC[12]                                                                                           ; padio            ;
; |DATAPATH|PC[11]                                                                                           ; |DATAPATH|PC[11]                                                                                           ; padio            ;
; |DATAPATH|PC[10]                                                                                           ; |DATAPATH|PC[10]                                                                                           ; padio            ;
; |DATAPATH|PC[9]                                                                                            ; |DATAPATH|PC[9]                                                                                            ; padio            ;
; |DATAPATH|PC[8]                                                                                            ; |DATAPATH|PC[8]                                                                                            ; padio            ;
; |DATAPATH|PC[7]                                                                                            ; |DATAPATH|PC[7]                                                                                            ; padio            ;
; |DATAPATH|PC[6]                                                                                            ; |DATAPATH|PC[6]                                                                                            ; padio            ;
; |DATAPATH|PC[5]                                                                                            ; |DATAPATH|PC[5]                                                                                            ; padio            ;
; |DATAPATH|PC[4]                                                                                            ; |DATAPATH|PC[4]                                                                                            ; padio            ;
; |DATAPATH|PC[3]                                                                                            ; |DATAPATH|PC[3]                                                                                            ; padio            ;
; |DATAPATH|MIR[17]                                                                                          ; |DATAPATH|MIR[17]~corein                                                                                   ; combout          ;
; |DATAPATH|MIR[23]                                                                                          ; |DATAPATH|MIR[23]~corein                                                                                   ; combout          ;
; |DATAPATH|MIR[22]                                                                                          ; |DATAPATH|MIR[22]~corein                                                                                   ; combout          ;
; |DATAPATH|IN_MEM[3]                                                                                        ; |DATAPATH|IN_MEM[3]~corein                                                                                 ; combout          ;
; |DATAPATH|IN_MBR[3]                                                                                        ; |DATAPATH|IN_MBR[3]~corein                                                                                 ; combout          ;
; |DATAPATH|IN_MEM[2]                                                                                        ; |DATAPATH|IN_MEM[2]~corein                                                                                 ; combout          ;
; |DATAPATH|IN_MBR[2]                                                                                        ; |DATAPATH|IN_MBR[2]~corein                                                                                 ; combout          ;
; |DATAPATH|IN_MEM[1]                                                                                        ; |DATAPATH|IN_MEM[1]~corein                                                                                 ; combout          ;
; |DATAPATH|IN_MBR[1]                                                                                        ; |DATAPATH|IN_MBR[1]~corein                                                                                 ; combout          ;
; |DATAPATH|IN_MBR[0]                                                                                        ; |DATAPATH|IN_MBR[0]~corein                                                                                 ; combout          ;
; |DATAPATH|IN_MEM[0]                                                                                        ; |DATAPATH|IN_MEM[0]~corein                                                                                 ; combout          ;
; |DATAPATH|IN_MEM[4]                                                                                        ; |DATAPATH|IN_MEM[4]~corein                                                                                 ; combout          ;
; |DATAPATH|IN_MBR[4]                                                                                        ; |DATAPATH|IN_MBR[4]~corein                                                                                 ; combout          ;
; |DATAPATH|IN_MEM[6]                                                                                        ; |DATAPATH|IN_MEM[6]~corein                                                                                 ; combout          ;
; |DATAPATH|IN_MBR[6]                                                                                        ; |DATAPATH|IN_MBR[6]~corein                                                                                 ; combout          ;
; |DATAPATH|IN_MEM[5]                                                                                        ; |DATAPATH|IN_MEM[5]~corein                                                                                 ; combout          ;
; |DATAPATH|IN_MBR[5]                                                                                        ; |DATAPATH|IN_MBR[5]~corein                                                                                 ; combout          ;
; |DATAPATH|IN_MBR[7]                                                                                        ; |DATAPATH|IN_MBR[7]~corein                                                                                 ; combout          ;
; |DATAPATH|IN_MEM[7]                                                                                        ; |DATAPATH|IN_MEM[7]~corein                                                                                 ; combout          ;
; |DATAPATH|IN_MEM[14]                                                                                       ; |DATAPATH|IN_MEM[14]~corein                                                                                ; combout          ;
; |DATAPATH|IN_MEM[15]                                                                                       ; |DATAPATH|IN_MEM[15]~corein                                                                                ; combout          ;
; |DATAPATH|IN_MEM[13]                                                                                       ; |DATAPATH|IN_MEM[13]~corein                                                                                ; combout          ;
; |DATAPATH|IN_MEM[11]                                                                                       ; |DATAPATH|IN_MEM[11]~corein                                                                                ; combout          ;
; |DATAPATH|IN_MEM[12]                                                                                       ; |DATAPATH|IN_MEM[12]~corein                                                                                ; combout          ;
; |DATAPATH|IN_MEM[10]                                                                                       ; |DATAPATH|IN_MEM[10]~corein                                                                                ; combout          ;
; |DATAPATH|IN_MEM[8]                                                                                        ; |DATAPATH|IN_MEM[8]~corein                                                                                 ; combout          ;
; |DATAPATH|IN_MEM[9]                                                                                        ; |DATAPATH|IN_MEM[9]~corein                                                                                 ; combout          ;
; |DATAPATH|IN_MEM[23]                                                                                       ; |DATAPATH|IN_MEM[23]~corein                                                                                ; combout          ;
; |DATAPATH|IN_MEM[21]                                                                                       ; |DATAPATH|IN_MEM[21]~corein                                                                                ; combout          ;
; |DATAPATH|IN_MEM[22]                                                                                       ; |DATAPATH|IN_MEM[22]~corein                                                                                ; combout          ;
; |DATAPATH|IN_MEM[20]                                                                                       ; |DATAPATH|IN_MEM[20]~corein                                                                                ; combout          ;
; |DATAPATH|IN_MEM[18]                                                                                       ; |DATAPATH|IN_MEM[18]~corein                                                                                ; combout          ;
; |DATAPATH|IN_MEM[19]                                                                                       ; |DATAPATH|IN_MEM[19]~corein                                                                                ; combout          ;
; |DATAPATH|IN_MEM[17]                                                                                       ; |DATAPATH|IN_MEM[17]~corein                                                                                ; combout          ;
; |DATAPATH|IN_MEM[31]                                                                                       ; |DATAPATH|IN_MEM[31]~corein                                                                                ; combout          ;
; |DATAPATH|IN_MEM[16]                                                                                       ; |DATAPATH|IN_MEM[16]~corein                                                                                ; combout          ;
; |DATAPATH|IN_MEM[30]                                                                                       ; |DATAPATH|IN_MEM[30]~corein                                                                                ; combout          ;
; |DATAPATH|IN_MEM[28]                                                                                       ; |DATAPATH|IN_MEM[28]~corein                                                                                ; combout          ;
; |DATAPATH|IN_MEM[29]                                                                                       ; |DATAPATH|IN_MEM[29]~corein                                                                                ; combout          ;
; |DATAPATH|IN_MEM[27]                                                                                       ; |DATAPATH|IN_MEM[27]~corein                                                                                ; combout          ;
; |DATAPATH|IN_MEM[24]                                                                                       ; |DATAPATH|IN_MEM[24]~corein                                                                                ; combout          ;
; |DATAPATH|IN_MEM[26]                                                                                       ; |DATAPATH|IN_MEM[26]~corein                                                                                ; combout          ;
; |DATAPATH|IN_MEM[25]                                                                                       ; |DATAPATH|IN_MEM[25]~corein                                                                                ; combout          ;
; |DATAPATH|MIR[5]                                                                                           ; |DATAPATH|MIR[5]~corein                                                                                    ; combout          ;
; |DATAPATH|MIR[4]                                                                                           ; |DATAPATH|MIR[4]~corein                                                                                    ; combout          ;
; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst12~clkctrl                                       ; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|inst12~clkctrl                                       ; outclk           ;
; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst12~clkctrl                                      ; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst3|inst12~clkctrl                                      ; outclk           ;
; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|REGISTER8bit:inst|inst20~feeder                      ; |DATAPATH|BANK_REG:inst2|MBR:inst5|REGISTER32bit:inst|REGISTER8bit:inst|inst20~feeder                      ; combout          ;
; |DATAPATH|BANK_REG:inst2|MDR:inst3|inst13~feeder                                                           ; |DATAPATH|BANK_REG:inst2|MDR:inst3|inst13~feeder                                                           ; combout          ;
; |DATAPATH|BANK_REG:inst2|MBR:inst5|inst14~feeder                                                           ; |DATAPATH|BANK_REG:inst2|MBR:inst5|inst14~feeder                                                           ; combout          ;
+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Simulator
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Fri Oct 25 14:45:39 2024
Info: Command: quartus_sim --simulation_results_format=VWF mic1 -c mic1
Info (324025): Using vector source file "C:/Users/elcio/Documents/MIC1/DATAPATH3.vwf"
Info (328054): Inverted registers were found during simulation
    Info (328055): Register: |DATAPATH|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst|inst16
    Info (328055): Register: |DATAPATH|BANK_REG:inst2|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst|inst28
    Info (328055): Register: |DATAPATH|BANK_REG:inst2|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst|inst28
    Info (328055): Register: |DATAPATH|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst3|inst16
    Info (328055): Register: |DATAPATH|BANK_REG:inst2|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst3|inst28
Info (310003): Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info (310004): Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info (310002): Simulation partitioned into 1 sub-simulations
Info (328053): Simulation coverage is      50.58 %
Info (328052): Number of transitions in simulation is 3911
Info (324045): Vector file mic1.sim.vwf is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help.
Info: Quartus II 64-Bit Simulator was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 4482 megabytes
    Info: Processing ended: Fri Oct 25 14:45:40 2024
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


