# SPI_RAM
impelement HDL to Descripe SPI interface which directly connected to RAM 

## Block Diagram
![TOP_MDULE](E:\senior1\digital_design_verilog\SPI_RAM\images\topmodule.png "TOP_MODULE")
