<html><body><samp><pre>
<!@TC:1685073736>
#Build: Synplify Pro I-2014.03LC , Build 063R, May 27 2014
#install: E:\Bin\synpbase
#OS: Windows 7 6.2
#Hostname: LAPTOP-BV60RUMV

#Implementation: lab10

<a name=compilerReport1>$ Start of Compile</a>
#Fri May 26 12:02:16 2023

Synopsys Verilog Compiler, version comp201403rcp1, Build 060R, built May 27 2014
@N: : <!@TM:1685073736> | Running in 64-bit mode 
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@I::"E:\Bin\synpbase\lib\vlog\umr_capim.v"
@I::"E:\Bin\synpbase\lib\vlog\scemi_objects.v"
@I::"E:\Bin\synpbase\lib\vlog\scemi_pipes.svh"
@I::"E:\Bin\synpbase\lib\vlog\hypermods.v"
@I::"E:\Bin\ispcpld\..\cae_library\synthesis\verilog\mach.v"
@I::"D:\isp\lab10\lab10.h"
@I::"D:\isp\lab10\display.v"
Verilog syntax check successful!
Selecting top level module DISPLAY
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\isp\lab10\display.v:1:7:1:14:@N:CG364:@XP_MSG">display.v(1)</a><!@TM:1685073736> | Synthesizing module DISPLAY

@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="D:\isp\lab10\display.v:16:0:16:6:@A:CL282:@XP_MSG">display.v(16)</a><!@TM:1685073736> | Feedback mux created for signal scancnt[1:0] -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="D:\isp\lab10\display.v:28:0:28:6:@W:CL189:@XP_MSG">display.v(28)</a><!@TM:1685073736> | Register bit LED_VCC1 is always 0, optimizing ...</font>
@END

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri May 26 12:02:16 2023

###########################################################]
Synopsys Netlist Linker, version comp201403rcp1, Build 060R, built May 27 2014
@N: : <!@TM:1685073739> | Running in 64-bit mode 

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri May 26 12:02:19 2023

###########################################################]
Map & Optimize Report

<a name=mapperReport2>Synopsys CPLD Technology Mapper, Version maplat, Build 923R, Built May  6 2014</a>
Copyright (C) 1994-2013, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use or distribution of the software is strictly prohibited.
Product Version I-2014.03LC 
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1685073740> | Running in 64-bit mode. 
---------------------------------------
<a name=resourceUsage3>Resource Usage Report</a>

Simple gate primitives:
DFFRH           13 uses
DFF             12 uses
IBUF            18 uses
OBUF            11 uses
AND2            206 uses
INV             107 uses
XOR2            15 uses
OR2             1 use


@N:<a href="@N:FC100:@XP_HELP">FC100</a> : <!@TM:1685073740> | Timing Report not generated for this device, please use place and route tools for timing analysis. 
I-2014.03LC 
Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 39MB peak: 106MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri May 26 12:02:20 2023

###########################################################]

</pre></samp></body></html>
