;redcode
;assert 1
	SPL 0, <40
	SPL 0, <502
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @127, 100
	CMP @127, 106
	CMP @127, 106
	ADD #175, 427
	DAT #65, <-52
	SLT 20, @12
	SUB @121, 106
	ADD #270, <1
	ADD 310, 34
	MOV -1, <-20
	DJN -1, @-20
	SUB 30, 9
	SUB @127, 106
	SUB @127, 106
	CMP #270, <1
	SUB @127, 106
	CMP @127, 106
	ADD 270, 60
	CMP @127, 106
	SPL -700, -601
	MOV -7, <-20
	CMP @0, @2
	SUB @127, 106
	SUB -7, <-620
	SUB 30, 9
	SUB 30, 9
	SUB <-927, 100
	DAT #65, <-52
	MOV -1, <-20
	SUB -7, <-570
	SUB 12, @10
	SUB 12, @10
	SUB -7, <-570
	SUB <0, @2
	SUB @127, 106
	JMN @12, #200
	ADD #175, 427
	DJN -756, 270
	SUB @127, 106
	MOV 657, @-520
	DJN -1, @-20
	SPL 0, <40
	SPL 0, <40
	CMP -207, <-120
	ADD #175, 427
	JMP <21
	SUB @-127, 107
	SUB -7, <2
	SUB -7, <2
	SPL 12, 250
	CMP 912, 50
	ADD -30, 9
	SUB @-127, 107
	MOV -207, <-120
	SUB #912, 50
	SUB #2, @-0
	CMP -207, <-120
	SPL -700, -600
	SPL 0, 2
	CMP @127, 106
	SUB -7, <2
	MOV -7, <-20
	SUB -0, <-0
	SUB 120, 500
	ADD -30, 9
	ADD 27, 140
	SLT 721, 0
	SLT 280, 60
	SUB 912, 50
	SUB 912, 50
	SUB 912, 50
	CMP @-127, 100
	CMP 12, @-10
	CMP @3, 0
	SUB @121, 106
	CMP -207, <-120
	CMP -207, <-120
	SPL 0, <502
	SLT @3, 0
	SLT @3, 0
	SUB 912, 50
	CMP 12, @-10
	CMP -207, <-120
	CMP -207, <-120
	MOV -7, <-20
	SUB 3, 21
	SPL 0, <502
	SPL 0, <502
	SPL 0, <502
	SUB -7, <2
