{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1698937859003 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698937859025 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 02 20:40:58 2023 " "Processing started: Thu Nov 02 20:40:58 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1698937859025 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698937859025 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off keyexp -c keyexp " "Command: quartus_map --read_settings_files=on --write_settings_files=off keyexp -c keyexp" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698937859041 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1698937860241 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1698937860241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/18.1/work/project/subbytes/subbytes.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /intelfpga_lite/18.1/work/project/subbytes/subbytes.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 subbytes-bhv " "Found design unit 1: subbytes-bhv" {  } { { "../subbytes/subbytes.vhd" "" { Text "C:/intelFPGA_lite/18.1/work/project/subbytes/subbytes.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698937885718 ""} { "Info" "ISGN_ENTITY_NAME" "1 subbytes " "Found entity 1: subbytes" {  } { { "../subbytes/subbytes.vhd" "" { Text "C:/intelFPGA_lite/18.1/work/project/subbytes/subbytes.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698937885718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698937885718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/18.1/work/project/subbytes/sbox.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /intelfpga_lite/18.1/work/project/subbytes/sbox.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sbox-bhv " "Found design unit 1: sbox-bhv" {  } { { "../subbytes/sbox.vhd" "" { Text "C:/intelFPGA_lite/18.1/work/project/subbytes/sbox.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698937885734 ""} { "Info" "ISGN_ENTITY_NAME" "1 sbox " "Found entity 1: sbox" {  } { { "../subbytes/sbox.vhd" "" { Text "C:/intelFPGA_lite/18.1/work/project/subbytes/sbox.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698937885734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698937885734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/18.1/work/project/shiftcolumns/shiftrows.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /intelfpga_lite/18.1/work/project/shiftcolumns/shiftrows.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shiftrows-bhv " "Found design unit 1: shiftrows-bhv" {  } { { "../shiftcolumns/shiftrows.vhd" "" { Text "C:/intelFPGA_lite/18.1/work/project/shiftcolumns/shiftrows.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698937885738 ""} { "Info" "ISGN_ENTITY_NAME" "1 shiftrows " "Found entity 1: shiftrows" {  } { { "../shiftcolumns/shiftrows.vhd" "" { Text "C:/intelFPGA_lite/18.1/work/project/shiftcolumns/shiftrows.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698937885738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698937885738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/18.1/work/jk/jk.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /intelfpga_lite/18.1/work/jk/jk.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 jk-behav " "Found design unit 1: jk-behav" {  } { { "../../jk/jk.vhd" "" { Text "C:/intelFPGA_lite/18.1/work/jk/jk.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698937885738 ""} { "Info" "ISGN_ENTITY_NAME" "1 jk " "Found entity 1: jk" {  } { { "../../jk/jk.vhd" "" { Text "C:/intelFPGA_lite/18.1/work/jk/jk.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698937885738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698937885738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testbench.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Testbench-Behave " "Found design unit 1: Testbench-Behave" {  } { { "Testbench.vhd" "" { Text "C:/intelFPGA_lite/18.1/work/project/keyexp/Testbench.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698937885754 ""} { "Info" "ISGN_ENTITY_NAME" "1 Testbench " "Found entity 1: Testbench" {  } { { "Testbench.vhd" "" { Text "C:/intelFPGA_lite/18.1/work/project/keyexp/Testbench.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698937885754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698937885754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rotword.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rotword.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rotword-bhv " "Found design unit 1: rotword-bhv" {  } { { "rotword.vhd" "" { Text "C:/intelFPGA_lite/18.1/work/project/keyexp/rotword.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698937885754 ""} { "Info" "ISGN_ENTITY_NAME" "1 rotword " "Found entity 1: rotword" {  } { { "rotword.vhd" "" { Text "C:/intelFPGA_lite/18.1/work/project/keyexp/rotword.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698937885754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698937885754 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\":\";  expecting \";\", or \")\" keyexp.vhdl(6) " "VHDL syntax error at keyexp.vhdl(6) near text \":\";  expecting \";\", or \")\"" {  } { { "keyexp.vhdl" "" { Text "C:/intelFPGA_lite/18.1/work/project/keyexp/keyexp.vhdl" 6 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698937885754 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"in\";  expecting an identifier (\"in\" is a reserved keyword), or a string literal, or \"all\" keyexp.vhdl(22) " "VHDL syntax error at keyexp.vhdl(22) near text \"in\";  expecting an identifier (\"in\" is a reserved keyword), or a string literal, or \"all\"" {  } { { "keyexp.vhdl" "" { Text "C:/intelFPGA_lite/18.1/work/project/keyexp/keyexp.vhdl" 22 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698937885769 ""}
{ "Error" "EVRFX_VHDL_UNEXPECTED_EOF_ERR" ";  expecting \"end\", or \"(\", or an identifier, or a sequential statement keyexp.vhdl(30) " "VHDL Syntax error at keyexp.vhdl(30): experienced unexpected end-of-file ;  expecting \"end\", or \"(\", or an identifier, or a sequential statement" {  } { { "keyexp.vhdl" "" { Text "C:/intelFPGA_lite/18.1/work/project/keyexp/keyexp.vhdl" 30 0 0 } }  } 0 10522 "VHDL Syntax error at %2!s!: experienced unexpected end-of-file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698937885769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyexp.vhdl 0 0 " "Found 0 design units, including 0 entities, in source file keyexp.vhdl" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698937885769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subword.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file subword.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 subword-bhv " "Found design unit 1: subword-bhv" {  } { { "subword.vhdl" "" { Text "C:/intelFPGA_lite/18.1/work/project/keyexp/subword.vhdl" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698937885769 ""} { "Info" "ISGN_ENTITY_NAME" "1 subword " "Found entity 1: subword" {  } { { "subword.vhdl" "" { Text "C:/intelFPGA_lite/18.1/work/project/keyexp/subword.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698937885769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698937885769 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "13241 " "Peak virtual memory: 13241 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1698937885994 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Nov 02 20:41:25 2023 " "Processing ended: Thu Nov 02 20:41:25 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1698937885994 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:27 " "Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1698937885994 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:48 " "Total CPU time (on all processors): 00:00:48" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1698937885994 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1698937885994 ""}
