;redcode
;assert 1
	SPL 0, <336
	CMP -207, <-120
	MOV -1, <-26
	MOV -7, <-20
	DJN -1, @-20
	SUB @312, <14
	ADD #270, <1
	ADD #270, <1
	SUB -7, <-125
	SPL -700, -600
	JMZ <13, 0
	SUB -12, @10
	JMP <-727, 100
	SUB -7, <-125
	SUB -7, <-125
	ADD 270, 60
	JMZ <13, 0
	JMZ <13, 0
	JMP 272, 10
	SUB -7, <-125
	SUB -12, @10
	JMP <-127, 100
	SPL 160, 17
	JMP <-127, 100
	MOV <-30, 9
	JMP 272, 10
	ADD #272, @500
	JMP <-127, 100
	SPL 0, <-942
	MOV @121, 100
	DJN -100, -110
	SPL 0, <-942
	JMP <-727, 100
	SUB #272, @500
	SUB -7, <-125
	ADD <130, <1
	ADD -130, 9
	JMP <-727, 100
	JMP 272, 10
	ADD -136, 9
	ADD -130, 9
	SUB #2, @5
	MOV -7, <-125
	SPL 0, <336
	MOV -720, -100
	SPL 0, <336
	SPL 0, <336
	MOV -7, <-20
	MOV -1, <-26
	DJN 501, 30
	SUB @0, @2
	SUB @0, @2
