// Seed: 1701492149
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_6[1] = id_3;
endmodule
module module_1 (
    input supply1 id_0,
    input supply0 id_1,
    input tri id_2,
    input supply1 id_3
);
  assign id_5[1] = 1;
  id_6 :
  assert property (@(posedge 1'b0) 1)
  else $display();
  module_0(
      id_6, id_6, id_6, id_6, id_6, id_5
  );
  logic [7:0] id_7;
  assign id_6 = id_7[1];
endmodule
