// Seed: 3600453474
module module_0 (
    input tri1 id_0,
    input supply1 id_1,
    output tri id_2,
    output wand id_3,
    input supply0 id_4
);
  id_6(
      -1, id_4
  );
  assign id_3 = 1'b0;
  wire  id_7;
  logic id_8;
  ;
  reg id_9;
  ;
  initial id_9 <= id_6;
endmodule
module module_1 (
    output uwire id_0,
    input tri1 id_1,
    input wand id_2,
    output wire id_3,
    input uwire id_4
    , id_19,
    output wand id_5,
    input wor id_6,
    input uwire id_7,
    output supply1 id_8,
    output uwire id_9,
    input supply1 id_10,
    input wire id_11,
    output supply0 id_12,
    output supply0 id_13
    , id_20,
    input wire id_14,
    output tri1 id_15,
    input supply0 id_16,
    input tri id_17
);
  assign id_5 = id_7;
  module_0 modCall_1 (
      id_14,
      id_1,
      id_15,
      id_13,
      id_6
  );
  assign modCall_1.id_2 = 0;
endmodule
