// Seed: 2570467626
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  output wire id_9;
  input wire id_8;
  input wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  logic [-1 : (  1  )] id_10 = -1;
  assign id_2 = id_10;
endmodule
module module_1 (
    output logic id_0,
    input  wor   id_1
);
  task id_3;
    id_0 <= (id_1);
  endtask
  logic id_4;
  parameter id_5 = 1;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_5,
      id_4,
      id_4,
      id_4,
      id_3,
      id_5,
      id_4
  );
endmodule
