#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sun Jun 27 14:39:10 2021
# Process ID: 14752
# Current directory: C:/Users/liang/Desktop/OrgLab/lab05/piCPU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2964 C:\Users\liang\Desktop\OrgLab\lab05\piCPU\piCPU.xpr
# Log file: C:/Users/liang/Desktop/OrgLab/lab05/piCPU/vivado.log
# Journal file: C:/Users/liang/Desktop/OrgLab/lab05/piCPU\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/liang/Desktop/OrgLab/lab05/piCPU/piCPU.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/liang/Desktop/OrgLab/lab05/piCPU/piCPU.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/liang/Desktop/OrgLab/lab05/piCPU/piCPU.srcs/sources_1/new'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1088.895 ; gain = 0.000
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
[Sun Jun 27 14:42:01 2021] Launched synth_1...
Run output will be captured here: C:/Users/liang/Desktop/OrgLab/lab05/piCPU/piCPU.runs/synth_1/runme.log
ipx::package_project -root_dir c:/users/liang/desktop/orglab/lab05/picpu/picpu.srcs/sources_1/new -vendor xilinx.com -library user -taxonomy /UserIP -force
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
ipx::add_bus_parameter POLARITY [ipx::get_bus_interfaces rst -of_objects [ipx::current_core]]
ipx::add_bus_parameter ASSOCIATED_BUSIF [ipx::get_bus_interfaces clk -of_objects [ipx::current_core]]
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/Users/liang/Desktop/OrgLab/lab05/piCPU/piCPU.srcs/sources_1/new
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/liang/Desktop/OrgLab/lab05/piCPU/piCPU.srcs/sources_1/new'
set_property core_revision 3 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/Users/liang/Desktop/OrgLab/lab05/piCPU/piCPU.srcs/sources_1/new
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/liang/Desktop/OrgLab/lab05/piCPU/piCPU.srcs/sources_1/new'
exit
INFO: [Common 17-206] Exiting Vivado at Sun Jun 27 14:44:38 2021...
