@W: MT529 :"u:\simplevga_icestick\simplevga.vhdl":48:8:48:9|Found inferred clock SimpleVGA|Clock12MHz which controls 15 sequential elements including Counter[13:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
