One might be tempted to use superposition on vi and the dependent source
+ âˆ’ v
A(v
, but as discussed in Section 3.5.1 this is
a hazardous approach. The problem is that the value of the dependent source
is controlled by some other variable in the circuit, so we are not free to simply
set the source to zero.