
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2018  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.8+17 (git sha1 11c8a9e, clang 3.8.0-2ubuntu4 -fPIC -Os)


-- Parsing `/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/data_mem.v' using frontend `verilog' --

1. Executing Verilog-2005 frontend.
Parsing Verilog input from `/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/data_mem.v' to AST representation.
Generating RTLIL representation for module `\data_mem'.
Successfully finished Verilog frontend.

-- Parsing `/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/hazard_detection_unit.v' using frontend `verilog' --

2. Executing Verilog-2005 frontend.
Parsing Verilog input from `/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/hazard_detection_unit.v' to AST representation.
Generating RTLIL representation for module `\hazard_detection_unit'.
Successfully finished Verilog frontend.

-- Parsing `/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/register_file.v' using frontend `verilog' --

3. Executing Verilog-2005 frontend.
Parsing Verilog input from `/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/register_file.v' to AST representation.
Generating RTLIL representation for module `\register_file'.
Warning: Replacing memory \reg_array with list of registers. See /home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/register_file.v:43
Successfully finished Verilog frontend.

-- Parsing `/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/instruction_mem.v' using frontend `verilog' --

4. Executing Verilog-2005 frontend.
Parsing Verilog input from `/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/instruction_mem.v' to AST representation.
Generating RTLIL representation for module `\instruction_mem'.
Successfully finished Verilog frontend.

-- Parsing `/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/IF_stage.v' using frontend `verilog' --

5. Executing Verilog-2005 frontend.
Parsing Verilog input from `/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/IF_stage.v' to AST representation.
Generating RTLIL representation for module `\IF_stage'.
Successfully finished Verilog frontend.

-- Parsing `/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/mips_16_defs.v' using frontend `verilog' --

6. Executing Verilog-2005 frontend.
Parsing Verilog input from `/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/mips_16_defs.v' to AST representation.
Successfully finished Verilog frontend.

-- Parsing `/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/WB_stage.v' using frontend `verilog' --

7. Executing Verilog-2005 frontend.
Parsing Verilog input from `/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/WB_stage.v' to AST representation.
Generating RTLIL representation for module `\WB_stage'.
Successfully finished Verilog frontend.

-- Parsing `/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/EX_stage.v' using frontend `verilog' --

8. Executing Verilog-2005 frontend.
Parsing Verilog input from `/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/EX_stage.v' to AST representation.
Generating RTLIL representation for module `\EX_stage'.
Successfully finished Verilog frontend.

-- Parsing `/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/mips_16.v' using frontend `verilog' --

9. Executing Verilog-2005 frontend.
Parsing Verilog input from `/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/mips_16.v' to AST representation.
Generating RTLIL representation for module `\mips_16'.
Successfully finished Verilog frontend.

-- Parsing `/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/ID_stage.v' using frontend `verilog' --

10. Executing Verilog-2005 frontend.
Parsing Verilog input from `/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/ID_stage.v' to AST representation.
Generating RTLIL representation for module `\ID_stage'.
/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/ID_stage.v:206: Warning: System task `$display' outside initial block is unsupported.
/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/ID_stage.v:268: Warning: System task `$display' outside initial block is unsupported.
Successfully finished Verilog frontend.

-- Parsing `/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/alu.v' using frontend `verilog' --

11. Executing Verilog-2005 frontend.
Parsing Verilog input from `/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/alu.v' to AST representation.
Generating RTLIL representation for module `\alu'.
/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/alu.v:45: Warning: System task `$display' outside initial block is unsupported.
Successfully finished Verilog frontend.

-- Parsing `/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/MEM_stage.v' using frontend `verilog' --

12. Executing Verilog-2005 frontend.
Parsing Verilog input from `/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/MEM_stage.v' to AST representation.
Generating RTLIL representation for module `\MEM_stage'.
Successfully finished Verilog frontend.

-- Running command `synth_ice40 -blif mips.blif -top mips_16' --

13. Executing SYNTH_ICE40 pass.

13.1. Executing Verilog-2005 frontend.
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\SB_IO'.
Generating RTLIL representation for module `\SB_GB_IO'.
Generating RTLIL representation for module `\SB_GB'.
Generating RTLIL representation for module `\SB_LUT4'.
Generating RTLIL representation for module `\SB_CARRY'.
Generating RTLIL representation for module `\SB_DFF'.
Generating RTLIL representation for module `\SB_DFFE'.
Generating RTLIL representation for module `\SB_DFFSR'.
Generating RTLIL representation for module `\SB_DFFR'.
Generating RTLIL representation for module `\SB_DFFSS'.
Generating RTLIL representation for module `\SB_DFFS'.
Generating RTLIL representation for module `\SB_DFFESR'.
Generating RTLIL representation for module `\SB_DFFER'.
Generating RTLIL representation for module `\SB_DFFESS'.
Generating RTLIL representation for module `\SB_DFFES'.
Generating RTLIL representation for module `\SB_DFFN'.
Generating RTLIL representation for module `\SB_DFFNE'.
Generating RTLIL representation for module `\SB_DFFNSR'.
Generating RTLIL representation for module `\SB_DFFNR'.
Generating RTLIL representation for module `\SB_DFFNSS'.
Generating RTLIL representation for module `\SB_DFFNS'.
Generating RTLIL representation for module `\SB_DFFNESR'.
Generating RTLIL representation for module `\SB_DFFNER'.
Generating RTLIL representation for module `\SB_DFFNESS'.
Generating RTLIL representation for module `\SB_DFFNES'.
Generating RTLIL representation for module `\SB_RAM40_4K'.
Generating RTLIL representation for module `\SB_RAM40_4KNR'.
Generating RTLIL representation for module `\SB_RAM40_4KNW'.
Generating RTLIL representation for module `\SB_RAM40_4KNRNW'.
Generating RTLIL representation for module `\ICESTORM_LC'.
Generating RTLIL representation for module `\SB_PLL40_CORE'.
Generating RTLIL representation for module `\SB_PLL40_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2F_CORE'.
Generating RTLIL representation for module `\SB_PLL40_2F_PAD'.
Generating RTLIL representation for module `\SB_WARMBOOT'.
Generating RTLIL representation for module `\SB_MAC16'.
Generating RTLIL representation for module `\SB_SPRAM256KA'.
Generating RTLIL representation for module `\SB_HFOSC'.
Generating RTLIL representation for module `\SB_LFOSC'.
Generating RTLIL representation for module `\SB_RGBA_DRV'.
Generating RTLIL representation for module `\SB_I2C'.
Generating RTLIL representation for module `\SB_SPI'.
Generating RTLIL representation for module `\SB_LEDDA_IP'.
Generating RTLIL representation for module `\SB_FILTER_50NS'.
Generating RTLIL representation for module `\SB_IO_I3C'.
Generating RTLIL representation for module `\SB_IO_OD'.
Successfully finished Verilog frontend.

13.2. Executing HIERARCHY pass (managing design hierarchy).

13.2.1. Analyzing design hierarchy..
Top module:  \mips_16
Used module:     \hazard_detection_unit
Used module:     \register_file
Used module:     \WB_stage
Used module:     \MEM_stage
Used module:         \data_mem
Used module:     \EX_stage
Used module:         \alu
Used module:     \ID_stage
Used module:     \IF_stage
Used module:         \instruction_mem

13.2.2. Analyzing design hierarchy..
Top module:  \mips_16
Used module:     \hazard_detection_unit
Used module:     \register_file
Used module:     \WB_stage
Used module:     \MEM_stage
Used module:         \data_mem
Used module:     \EX_stage
Used module:         \alu
Used module:     \ID_stage
Used module:     \IF_stage
Used module:         \instruction_mem
Removed 0 unused modules.

13.3. Executing PROC pass (convert processes to netlists).

13.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

13.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed 9 dead cases from process $proc$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/alu.v:21$74 in module alu.
Removed 1 dead cases from process $proc$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/register_file.v:18$42 in module register_file.
Removed 1 dead cases from process $proc$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/register_file.v:18$39 in module register_file.
Removed 1 dead cases from process $proc$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/register_file.v:39$26 in module register_file.
Removed a total of 12 dead cases.

13.3.3. Executing PROC_INIT pass (extract init attributes).

13.3.4. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \rst in `\ID_stage.$proc$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/ID_stage.v:229$63'.
Found async reset \rst in `\ID_stage.$proc$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/ID_stage.v:75$51'.
Found async reset \rst in `\IF_stage.$proc$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/IF_stage.v:29$46'.
Found async reset \rst in `\register_file.$proc$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/register_file.v:39$26'.

13.3.5. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\MEM_stage.$proc$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/MEM_stage.v:48$83'.
     1/3: $0\pipeline_reg_out[36:0] [20:5]
     2/3: $0\pipeline_reg_out[36:0] [4:0]
     3/3: $0\pipeline_reg_out[36:0] [36:21]
Creating decoders for process `\alu.$proc$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/alu.v:21$74'.
     1/2: $1\r[15:0]
     2/2: $0\r[15:0]
Creating decoders for process `\ID_stage.$proc$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/ID_stage.v:253$64'.
     1/4: $3\branch_taken[0:0]
     2/4: $2\branch_taken[0:0]
     3/4: $1\branch_taken[0:0]
     4/4: $0\branch_taken[0:0]
Creating decoders for process `\ID_stage.$proc$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/ID_stage.v:229$63'.
     1/1: $0\pipeline_reg_out[56:0]
Creating decoders for process `\ID_stage.$proc$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/ID_stage.v:99$57'.
     1/12: $2\alu_src2_mux[0:0]
     2/12: $2\ex_alu_cmd[2:0]
     3/12: $2\write_back_result_mux[0:0]
     4/12: $2\write_back_en[0:0]
     5/12: $1\alu_src2_mux[0:0]
     6/12: $1\ex_alu_cmd[2:0]
     7/12: $1\write_back_result_mux[0:0]
     8/12: $1\write_back_en[0:0]
     9/12: $0\alu_src2_mux[0:0]
    10/12: $0\ex_alu_cmd[2:0]
    11/12: $0\write_back_result_mux[0:0]
    12/12: $0\write_back_en[0:0]
Creating decoders for process `\ID_stage.$proc$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/ID_stage.v:75$51'.
     1/1: $0\instruction_reg[15:0]
Creating decoders for process `\EX_stage.$proc$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/EX_stage.v:46$50'.
     1/2: $0\pipeline_reg_out[37:0] [37:22]
     2/2: $0\pipeline_reg_out[37:0] [21:0]
Creating decoders for process `\IF_stage.$proc$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/IF_stage.v:29$46'.
     1/1: $0\pc[7:0]
Creating decoders for process `\register_file.$proc$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/register_file.v:18$42'.
     1/2: $1$mem2reg_rd$\reg_array$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/register_file.v:80$25_DATA[15:0]$44
     2/2: $0$mem2reg_rd$\reg_array$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/register_file.v:80$25_DATA[15:0]$43
Creating decoders for process `\register_file.$proc$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/register_file.v:18$39'.
     1/2: $1$mem2reg_rd$\reg_array$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/register_file.v:69$24_DATA[15:0]$41
     2/2: $0$mem2reg_rd$\reg_array$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/register_file.v:69$24_DATA[15:0]$40
Creating decoders for process `\register_file.$proc$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/register_file.v:39$26'.
     1/14: $2$mem2reg_wr$\reg_array$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/register_file.v:54$23_ADDR[2:0]$31
     2/14: $2$mem2reg_wr$\reg_array$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/register_file.v:54$23_DATA[15:0]$32
     3/14: $1$mem2reg_wr$\reg_array$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/register_file.v:54$23_DATA[15:0]$30
     4/14: $1$mem2reg_wr$\reg_array$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/register_file.v:54$23_ADDR[2:0]$29
     5/14: $0$mem2reg_wr$\reg_array$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/register_file.v:54$23_DATA[15:0]$28
     6/14: $0$mem2reg_wr$\reg_array$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/register_file.v:54$23_ADDR[2:0]$27
     7/14: $0\reg_array[7][15:0]
     8/14: $0\reg_array[6][15:0]
     9/14: $0\reg_array[5][15:0]
    10/14: $0\reg_array[4][15:0]
    11/14: $0\reg_array[3][15:0]
    12/14: $0\reg_array[2][15:0]
    13/14: $0\reg_array[1][15:0]
    14/14: $0\reg_array[0][15:0]
Creating decoders for process `\hazard_detection_unit.$proc$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/hazard_detection_unit.v:32$8'.
     1/3: $2\pipeline_stall_n[0:0]
     2/3: $1\pipeline_stall_n[0:0]
     3/3: $0\pipeline_stall_n[0:0]
Creating decoders for process `\data_mem.$proc$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/data_mem.v:34$2'.
     1/3: $0$memwr$\ram$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/data_mem.v:36$1_EN[15:0]$5
     2/3: $0$memwr$\ram$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/data_mem.v:36$1_DATA[15:0]$4
     3/3: $0$memwr$\ram$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/data_mem.v:36$1_ADDR[7:0]$3

13.3.6. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\alu.\r' from process `\alu.$proc$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/alu.v:21$74'.
No latch inferred for signal `\ID_stage.\branch_taken' from process `\ID_stage.$proc$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/ID_stage.v:253$64'.
No latch inferred for signal `\ID_stage.\write_back_en' from process `\ID_stage.$proc$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/ID_stage.v:99$57'.
No latch inferred for signal `\ID_stage.\write_back_result_mux' from process `\ID_stage.$proc$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/ID_stage.v:99$57'.
No latch inferred for signal `\ID_stage.\ex_alu_cmd' from process `\ID_stage.$proc$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/ID_stage.v:99$57'.
No latch inferred for signal `\ID_stage.\alu_src2_mux' from process `\ID_stage.$proc$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/ID_stage.v:99$57'.
No latch inferred for signal `\register_file.$mem2reg_rd$\reg_array$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/register_file.v:80$25_DATA' from process `\register_file.$proc$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/register_file.v:18$42'.
No latch inferred for signal `\register_file.$mem2reg_rd$\reg_array$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/register_file.v:69$24_DATA' from process `\register_file.$proc$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/register_file.v:18$39'.
No latch inferred for signal `\hazard_detection_unit.\pipeline_stall_n' from process `\hazard_detection_unit.$proc$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/hazard_detection_unit.v:32$8'.

13.3.7. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\MEM_stage.\pipeline_reg_out' using process `\MEM_stage.$proc$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/MEM_stage.v:48$83'.
  created $dff cell `$procdff$313' with positive edge clock.
Creating register for signal `\ID_stage.\pipeline_reg_out' using process `\ID_stage.$proc$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/ID_stage.v:229$63'.
  created $adff cell `$procdff$314' with positive edge clock and positive level reset.
Creating register for signal `\ID_stage.\instruction_reg' using process `\ID_stage.$proc$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/ID_stage.v:75$51'.
  created $adff cell `$procdff$315' with positive edge clock and positive level reset.
Creating register for signal `\EX_stage.\pipeline_reg_out' using process `\EX_stage.$proc$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/EX_stage.v:46$50'.
  created $dff cell `$procdff$316' with positive edge clock.
Creating register for signal `\IF_stage.\pc' using process `\IF_stage.$proc$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/IF_stage.v:29$46'.
  created $adff cell `$procdff$317' with positive edge clock and positive level reset.
Creating register for signal `\register_file.\reg_array[0]' using process `\register_file.$proc$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/register_file.v:39$26'.
  created $adff cell `$procdff$318' with positive edge clock and positive level reset.
Creating register for signal `\register_file.\reg_array[1]' using process `\register_file.$proc$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/register_file.v:39$26'.
  created $adff cell `$procdff$319' with positive edge clock and positive level reset.
Creating register for signal `\register_file.\reg_array[2]' using process `\register_file.$proc$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/register_file.v:39$26'.
  created $adff cell `$procdff$320' with positive edge clock and positive level reset.
Creating register for signal `\register_file.\reg_array[3]' using process `\register_file.$proc$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/register_file.v:39$26'.
  created $adff cell `$procdff$321' with positive edge clock and positive level reset.
Creating register for signal `\register_file.\reg_array[4]' using process `\register_file.$proc$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/register_file.v:39$26'.
  created $adff cell `$procdff$322' with positive edge clock and positive level reset.
Creating register for signal `\register_file.\reg_array[5]' using process `\register_file.$proc$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/register_file.v:39$26'.
  created $adff cell `$procdff$323' with positive edge clock and positive level reset.
Creating register for signal `\register_file.\reg_array[6]' using process `\register_file.$proc$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/register_file.v:39$26'.
  created $adff cell `$procdff$324' with positive edge clock and positive level reset.
Creating register for signal `\register_file.\reg_array[7]' using process `\register_file.$proc$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/register_file.v:39$26'.
  created $adff cell `$procdff$325' with positive edge clock and positive level reset.
Creating register for signal `\register_file.$mem2reg_wr$\reg_array$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/register_file.v:54$23_ADDR' using process `\register_file.$proc$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/register_file.v:39$26'.
  created $adff cell `$procdff$326' with positive edge clock and positive level reset.
Creating register for signal `\register_file.$mem2reg_wr$\reg_array$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/register_file.v:54$23_DATA' using process `\register_file.$proc$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/register_file.v:39$26'.
  created $adff cell `$procdff$327' with positive edge clock and positive level reset.
Creating register for signal `\data_mem.$memwr$\ram$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/data_mem.v:36$1_ADDR' using process `\data_mem.$proc$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/data_mem.v:34$2'.
  created $dff cell `$procdff$328' with positive edge clock.
Creating register for signal `\data_mem.$memwr$\ram$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/data_mem.v:36$1_DATA' using process `\data_mem.$proc$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/data_mem.v:34$2'.
  created $dff cell `$procdff$329' with positive edge clock.
Creating register for signal `\data_mem.$memwr$\ram$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/data_mem.v:36$1_EN' using process `\data_mem.$proc$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/data_mem.v:34$2'.
  created $dff cell `$procdff$330' with positive edge clock.

13.3.8. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\MEM_stage.$proc$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/MEM_stage.v:48$83'.
Removing empty process `MEM_stage.$proc$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/MEM_stage.v:48$83'.
Found and cleaned up 1 empty switch in `\alu.$proc$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/alu.v:21$74'.
Removing empty process `alu.$proc$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/alu.v:21$74'.
Found and cleaned up 3 empty switches in `\ID_stage.$proc$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/ID_stage.v:253$64'.
Removing empty process `ID_stage.$proc$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/ID_stage.v:253$64'.
Removing empty process `ID_stage.$proc$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/ID_stage.v:229$63'.
Found and cleaned up 2 empty switches in `\ID_stage.$proc$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/ID_stage.v:99$57'.
Removing empty process `ID_stage.$proc$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/ID_stage.v:99$57'.
Found and cleaned up 1 empty switch in `\ID_stage.$proc$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/ID_stage.v:75$51'.
Removing empty process `ID_stage.$proc$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/ID_stage.v:75$51'.
Found and cleaned up 1 empty switch in `\EX_stage.$proc$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/EX_stage.v:46$50'.
Removing empty process `EX_stage.$proc$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/EX_stage.v:46$50'.
Found and cleaned up 2 empty switches in `\IF_stage.$proc$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/IF_stage.v:29$46'.
Removing empty process `IF_stage.$proc$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/IF_stage.v:29$46'.
Found and cleaned up 1 empty switch in `\register_file.$proc$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/register_file.v:18$42'.
Removing empty process `register_file.$proc$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/register_file.v:18$42'.
Found and cleaned up 1 empty switch in `\register_file.$proc$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/register_file.v:18$39'.
Removing empty process `register_file.$proc$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/register_file.v:18$39'.
Found and cleaned up 2 empty switches in `\register_file.$proc$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/register_file.v:39$26'.
Removing empty process `register_file.$proc$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/register_file.v:39$26'.
Found and cleaned up 2 empty switches in `\hazard_detection_unit.$proc$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/hazard_detection_unit.v:32$8'.
Removing empty process `hazard_detection_unit.$proc$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/hazard_detection_unit.v:32$8'.
Found and cleaned up 1 empty switch in `\data_mem.$proc$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/data_mem.v:34$2'.
Removing empty process `data_mem.$proc$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/data_mem.v:34$2'.
Cleaned up 18 empty switches.

13.4. Executing FLATTEN pass (flatten design).
Mapping mips_16.EX_stage_inst using EX_stage.
Mapping mips_16.MEM_stage_inst using MEM_stage.
Mapping mips_16.WB_stage_inst using WB_stage.
Mapping mips_16.register_file_inst using register_file.
Mapping mips_16.hazard_detection_unit_inst using hazard_detection_unit.
Mapping mips_16.ID_stage_inst using ID_stage.
Mapping mips_16.IF_stage_inst using IF_stage.
Mapping mips_16.EX_stage_inst.alu_inst using alu.
Mapping mips_16.MEM_stage_inst.dmem using data_mem.
Mapping mips_16.IF_stage_inst.imem using instruction_mem.
No more expansions possible.
Deleting now unused module MEM_stage.
Deleting now unused module alu.
Deleting now unused module ID_stage.
Deleting now unused module EX_stage.
Deleting now unused module WB_stage.
Deleting now unused module IF_stage.
Deleting now unused module instruction_mem.
Deleting now unused module register_file.
Deleting now unused module hazard_detection_unit.
Deleting now unused module data_mem.

13.5. Executing TRIBUF pass.

13.6. Executing DEMINOUT pass (demote inout ports to input or output).

13.7. Executing SYNTH pass.

13.7.1. Executing PROC pass (convert processes to netlists).

13.7.1.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

13.7.1.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

13.7.1.3. Executing PROC_INIT pass (extract init attributes).

13.7.1.4. Executing PROC_ARST pass (detect async resets in processes).

13.7.1.5. Executing PROC_MUX pass (convert decision trees to multiplexers).

13.7.1.6. Executing PROC_DLATCH pass (convert process syncs to latches).

13.7.1.7. Executing PROC_DFF pass (convert process syncs to FFs).

13.7.1.8. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

13.7.2. Executing OPT_EXPR pass (perform const folding).
Replacing $eq cell `$techmap\register_file_inst.$procmux$295_CMP0' in module `mips_16' with $logic_not.
Replacing $eq cell `$techmap\register_file_inst.$procmux$223_CMP0' in module `mips_16' with $logic_not.
Replacing $eq cell `$techmap\register_file_inst.$procmux$214_CMP0' in module `mips_16' with $logic_not.
Replacing $pos cell `$techmap\register_file_inst.$extend$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/register_file.v:80$37' (15'000000000000000) in module `\mips_16' with constant driver `$techmap\register_file_inst.$extend$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/register_file.v:80$37_Y = 16'0000000000000000'.
Replacing $eq cell `$techmap\register_file_inst.$eq$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/register_file.v:80$36' in module `mips_16' with $logic_not.
Replacing $pos cell `$techmap\register_file_inst.$extend$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/register_file.v:69$34' (15'000000000000000) in module `\mips_16' with constant driver `$techmap\register_file_inst.$extend$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/register_file.v:69$34_Y = 16'0000000000000000'.
Replacing $eq cell `$techmap\register_file_inst.$eq$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/register_file.v:69$33' in module `mips_16' with $logic_not.
Replacing $ne cell `$techmap\hazard_detection_unit_inst.$ne$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/hazard_detection_unit.v:35$9' in module `mips_16' with $logic_not.
Replacing $eq cell `$techmap\ID_stage_inst.$eq$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/ID_stage.v:284$66' in module `mips_16' with $logic_not.
Replacing $ne cell `$techmap\hazard_detection_unit_inst.$ne$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/hazard_detection_unit.v:44$16' in module `mips_16' with $logic_not.
Replacing $eq cell `$techmap\ID_stage_inst.$procmux$106_CMP0' in module `mips_16' with $logic_not.
Replacing $eq cell `$techmap\ID_stage_inst.$procmux$100_CMP0' in module `mips_16' with $logic_not.
Replacing $eq cell `$techmap\ID_stage_inst.$eq$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/ID_stage.v:258$65' in module `mips_16' with $logic_not.

13.7.3. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mips_16..
  removing buffer cell `$techmap\ID_stage_inst.$extend$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/ID_stage.v:93$53': $techmap\ID_stage_inst.$extend$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/ID_stage.v:93$53_Y = \ID_stage_inst.ir_op_code
  removing buffer cell `$techmap\ID_stage_inst.$extend$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/ID_stage.v:96$55': $techmap\ID_stage_inst.$extend$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/ID_stage.v:96$55_Y = \ID_stage_inst.ir_dest
  removing unused `$adff' cell `$techmap\register_file_inst.$procdff$326'.
  removing unused `$adff' cell `$techmap\register_file_inst.$procdff$327'.
  removing unused `$mux' cell `$techmap\register_file_inst.$procmux$228'.
  removing unused `$mux' cell `$techmap\register_file_inst.$procmux$225'.
  removing unused `$shr' cell `$techmap\EX_stage_inst.alu_inst.$shr$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/alu.v:38$81'.
  removing unused `$shr' cell `$techmap\EX_stage_inst.alu_inst.$shr$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/alu.v:40$82'.
  removing unused `$shl' cell `$techmap\EX_stage_inst.alu_inst.$shl$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/alu.v:36$80'.
  removing unused `$xor' cell `$techmap\EX_stage_inst.alu_inst.$xor$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/alu.v:34$79'.
  removing unused `$or' cell `$techmap\EX_stage_inst.alu_inst.$or$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/alu.v:32$78'.
  removing unused `$and' cell `$techmap\EX_stage_inst.alu_inst.$and$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/alu.v:30$77'.
  removing unused `$sub' cell `$techmap\EX_stage_inst.alu_inst.$sub$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/alu.v:28$76'.
  removing unused `$add' cell `$techmap\EX_stage_inst.alu_inst.$add$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/alu.v:26$75'.
  removing unused non-port wire \EX_stage_inst.alu_inst.r.
  removing unused non-port wire \EX_stage_inst.ex_alu_result.
  removed 121 unused temporary wires.
Removed 12 unused cells and 121 unused wires.

13.7.4. Executing CHECK pass (checking for obvious problems).
checking module mips_16..
found and reported 0 problems.

13.7.5. Executing OPT pass (performing simple optimizations).

13.7.5.1. Executing OPT_EXPR pass (perform const folding).

13.7.5.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mips_16'.
  Cell `$techmap\ID_stage_inst.$eq$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/ID_stage.v:288$71' is identical to cell `$techmap\ID_stage_inst.$eq$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/ID_stage.v:214$58'.
    Redirecting output \Y: $techmap\ID_stage_inst.$eq$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/ID_stage.v:288$71_Y = $techmap\ID_stage_inst.$eq$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/ID_stage.v:214$58_Y
    Removing $eq cell `$techmap\ID_stage_inst.$eq$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/ID_stage.v:288$71' from module `\mips_16'.
  Cell `$techmap\ID_stage_inst.$procmux$106_CMP0' is identical to cell `$techmap\ID_stage_inst.$procmux$100_CMP0'.
    Redirecting output \Y: $techmap\ID_stage_inst.$procmux$106_CMP = $techmap\ID_stage_inst.$procmux$100_CMP
    Removing $logic_not cell `$techmap\ID_stage_inst.$procmux$106_CMP0' from module `\mips_16'.
  Cell `$techmap\ID_stage_inst.$procmux$131_CMP0' is identical to cell `$techmap\ID_stage_inst.$procmux$115_CMP0'.
    Redirecting output \Y: $techmap\ID_stage_inst.$procmux$131_CMP = $techmap\ID_stage_inst.$procmux$115_CMP
    Removing $eq cell `$techmap\ID_stage_inst.$procmux$131_CMP0' from module `\mips_16'.
  Cell `$techmap\ID_stage_inst.$procmux$132_CMP0' is identical to cell `$techmap\ID_stage_inst.$procmux$116_CMP0'.
    Redirecting output \Y: $techmap\ID_stage_inst.$procmux$132_CMP = $techmap\ID_stage_inst.$procmux$116_CMP
    Removing $eq cell `$techmap\ID_stage_inst.$procmux$132_CMP0' from module `\mips_16'.
  Cell `$techmap\ID_stage_inst.$procmux$133_CMP0' is identical to cell `$techmap\ID_stage_inst.$procmux$117_CMP0'.
    Redirecting output \Y: $techmap\ID_stage_inst.$procmux$133_CMP = $techmap\ID_stage_inst.$procmux$117_CMP
    Removing $eq cell `$techmap\ID_stage_inst.$procmux$133_CMP0' from module `\mips_16'.
  Cell `$techmap\ID_stage_inst.$procmux$134_CMP0' is identical to cell `$techmap\ID_stage_inst.$procmux$118_CMP0'.
    Redirecting output \Y: $techmap\ID_stage_inst.$procmux$134_CMP = $techmap\ID_stage_inst.$procmux$118_CMP
    Removing $eq cell `$techmap\ID_stage_inst.$procmux$134_CMP0' from module `\mips_16'.
  Cell `$techmap\ID_stage_inst.$procmux$135_CMP0' is identical to cell `$techmap\ID_stage_inst.$procmux$119_CMP0'.
    Redirecting output \Y: $techmap\ID_stage_inst.$procmux$135_CMP = $techmap\ID_stage_inst.$procmux$119_CMP
    Removing $eq cell `$techmap\ID_stage_inst.$procmux$135_CMP0' from module `\mips_16'.
  Cell `$techmap\ID_stage_inst.$procmux$136_CMP0' is identical to cell `$techmap\ID_stage_inst.$procmux$120_CMP0'.
    Redirecting output \Y: $techmap\ID_stage_inst.$procmux$136_CMP = $techmap\ID_stage_inst.$procmux$120_CMP
    Removing $eq cell `$techmap\ID_stage_inst.$procmux$136_CMP0' from module `\mips_16'.
  Cell `$techmap\ID_stage_inst.$procmux$138_CMP0' is identical to cell `$techmap\ID_stage_inst.$procmux$121_CMP0'.
    Redirecting output \Y: $techmap\ID_stage_inst.$procmux$138_CMP = $techmap\ID_stage_inst.$procmux$121_CMP
    Removing $eq cell `$techmap\ID_stage_inst.$procmux$138_CMP0' from module `\mips_16'.
  Cell `$techmap\ID_stage_inst.$procmux$139_CMP0' is identical to cell `$techmap\ID_stage_inst.$procmux$122_CMP0'.
    Redirecting output \Y: $techmap\ID_stage_inst.$procmux$139_CMP = $techmap\ID_stage_inst.$procmux$122_CMP
    Removing $eq cell `$techmap\ID_stage_inst.$procmux$139_CMP0' from module `\mips_16'.
  Cell `$techmap\ID_stage_inst.$procmux$140_CMP0' is identical to cell `$techmap\ID_stage_inst.$procmux$123_CMP0'.
    Redirecting output \Y: $techmap\ID_stage_inst.$procmux$140_CMP = $techmap\ID_stage_inst.$procmux$123_CMP
    Removing $eq cell `$techmap\ID_stage_inst.$procmux$140_CMP0' from module `\mips_16'.
  Cell `$techmap\ID_stage_inst.$procmux$141_CMP0' is identical to cell `$techmap\ID_stage_inst.$procmux$124_CMP0'.
    Redirecting output \Y: $techmap\ID_stage_inst.$procmux$141_CMP = $techmap\ID_stage_inst.$procmux$124_CMP
    Removing $eq cell `$techmap\ID_stage_inst.$procmux$141_CMP0' from module `\mips_16'.
  Cell `$techmap\ID_stage_inst.$procmux$149_CMP0' is identical to cell `$techmap\ID_stage_inst.$procmux$116_CMP0'.
    Redirecting output \Y: $techmap\ID_stage_inst.$procmux$149_CMP = $techmap\ID_stage_inst.$procmux$116_CMP
    Removing $eq cell `$techmap\ID_stage_inst.$procmux$149_CMP0' from module `\mips_16'.
  Cell `$techmap\ID_stage_inst.$procmux$150_CMP0' is identical to cell `$techmap\ID_stage_inst.$procmux$117_CMP0'.
    Redirecting output \Y: $techmap\ID_stage_inst.$procmux$150_CMP = $techmap\ID_stage_inst.$procmux$117_CMP
    Removing $eq cell `$techmap\ID_stage_inst.$procmux$150_CMP0' from module `\mips_16'.
  Cell `$techmap\ID_stage_inst.$procmux$151_CMP0' is identical to cell `$techmap\ID_stage_inst.$procmux$118_CMP0'.
    Redirecting output \Y: $techmap\ID_stage_inst.$procmux$151_CMP = $techmap\ID_stage_inst.$procmux$118_CMP
    Removing $eq cell `$techmap\ID_stage_inst.$procmux$151_CMP0' from module `\mips_16'.
  Cell `$techmap\ID_stage_inst.$procmux$152_CMP0' is identical to cell `$techmap\ID_stage_inst.$procmux$119_CMP0'.
    Redirecting output \Y: $techmap\ID_stage_inst.$procmux$152_CMP = $techmap\ID_stage_inst.$procmux$119_CMP
    Removing $eq cell `$techmap\ID_stage_inst.$procmux$152_CMP0' from module `\mips_16'.
  Cell `$techmap\ID_stage_inst.$procmux$153_CMP0' is identical to cell `$techmap\ID_stage_inst.$procmux$120_CMP0'.
    Redirecting output \Y: $techmap\ID_stage_inst.$procmux$153_CMP = $techmap\ID_stage_inst.$procmux$120_CMP
    Removing $eq cell `$techmap\ID_stage_inst.$procmux$153_CMP0' from module `\mips_16'.
  Cell `$techmap\ID_stage_inst.$procmux$154_CMP0' is identical to cell `$techmap\ID_stage_inst.$procmux$137_CMP0'.
    Redirecting output \Y: $techmap\ID_stage_inst.$procmux$154_CMP = $techmap\ID_stage_inst.$procmux$137_CMP
    Removing $eq cell `$techmap\ID_stage_inst.$procmux$154_CMP0' from module `\mips_16'.
  Cell `$techmap\ID_stage_inst.$procmux$155_CMP0' is identical to cell `$techmap\ID_stage_inst.$procmux$121_CMP0'.
    Redirecting output \Y: $techmap\ID_stage_inst.$procmux$155_CMP = $techmap\ID_stage_inst.$procmux$121_CMP
    Removing $eq cell `$techmap\ID_stage_inst.$procmux$155_CMP0' from module `\mips_16'.
  Cell `$techmap\ID_stage_inst.$procmux$156_CMP0' is identical to cell `$techmap\ID_stage_inst.$procmux$122_CMP0'.
    Redirecting output \Y: $techmap\ID_stage_inst.$procmux$156_CMP = $techmap\ID_stage_inst.$procmux$122_CMP
    Removing $eq cell `$techmap\ID_stage_inst.$procmux$156_CMP0' from module `\mips_16'.
  Cell `$techmap\ID_stage_inst.$procmux$157_CMP0' is identical to cell `$techmap\ID_stage_inst.$procmux$123_CMP0'.
    Redirecting output \Y: $techmap\ID_stage_inst.$procmux$157_CMP = $techmap\ID_stage_inst.$procmux$123_CMP
    Removing $eq cell `$techmap\ID_stage_inst.$procmux$157_CMP0' from module `\mips_16'.
  Cell `$techmap\ID_stage_inst.$procmux$158_CMP0' is identical to cell `$techmap\ID_stage_inst.$procmux$124_CMP0'.
    Redirecting output \Y: $techmap\ID_stage_inst.$procmux$158_CMP = $techmap\ID_stage_inst.$procmux$124_CMP
    Removing $eq cell `$techmap\ID_stage_inst.$procmux$158_CMP0' from module `\mips_16'.
  Cell `$techmap\ID_stage_inst.$procmux$166_CMP0' is identical to cell `$techmap\ID_stage_inst.$procmux$116_CMP0'.
    Redirecting output \Y: $techmap\ID_stage_inst.$procmux$166_CMP = $techmap\ID_stage_inst.$procmux$116_CMP
    Removing $eq cell `$techmap\ID_stage_inst.$procmux$166_CMP0' from module `\mips_16'.
  Cell `$techmap\ID_stage_inst.$procmux$167_CMP0' is identical to cell `$techmap\ID_stage_inst.$procmux$117_CMP0'.
    Redirecting output \Y: $techmap\ID_stage_inst.$procmux$167_CMP = $techmap\ID_stage_inst.$procmux$117_CMP
    Removing $eq cell `$techmap\ID_stage_inst.$procmux$167_CMP0' from module `\mips_16'.
  Cell `$techmap\ID_stage_inst.$procmux$168_CMP0' is identical to cell `$techmap\ID_stage_inst.$procmux$118_CMP0'.
    Redirecting output \Y: $techmap\ID_stage_inst.$procmux$168_CMP = $techmap\ID_stage_inst.$procmux$118_CMP
    Removing $eq cell `$techmap\ID_stage_inst.$procmux$168_CMP0' from module `\mips_16'.
  Cell `$techmap\ID_stage_inst.$procmux$169_CMP0' is identical to cell `$techmap\ID_stage_inst.$procmux$119_CMP0'.
    Redirecting output \Y: $techmap\ID_stage_inst.$procmux$169_CMP = $techmap\ID_stage_inst.$procmux$119_CMP
    Removing $eq cell `$techmap\ID_stage_inst.$procmux$169_CMP0' from module `\mips_16'.
  Cell `$techmap\ID_stage_inst.$procmux$170_CMP0' is identical to cell `$techmap\ID_stage_inst.$procmux$120_CMP0'.
    Redirecting output \Y: $techmap\ID_stage_inst.$procmux$170_CMP = $techmap\ID_stage_inst.$procmux$120_CMP
    Removing $eq cell `$techmap\ID_stage_inst.$procmux$170_CMP0' from module `\mips_16'.
  Cell `$techmap\ID_stage_inst.$procmux$171_CMP0' is identical to cell `$techmap\ID_stage_inst.$procmux$137_CMP0'.
    Redirecting output \Y: $techmap\ID_stage_inst.$procmux$171_CMP = $techmap\ID_stage_inst.$procmux$137_CMP
    Removing $eq cell `$techmap\ID_stage_inst.$procmux$171_CMP0' from module `\mips_16'.
  Cell `$techmap\ID_stage_inst.$procmux$172_CMP0' is identical to cell `$techmap\ID_stage_inst.$procmux$121_CMP0'.
    Redirecting output \Y: $techmap\ID_stage_inst.$procmux$172_CMP = $techmap\ID_stage_inst.$procmux$121_CMP
    Removing $eq cell `$techmap\ID_stage_inst.$procmux$172_CMP0' from module `\mips_16'.
  Cell `$techmap\ID_stage_inst.$procmux$173_CMP0' is identical to cell `$techmap\ID_stage_inst.$procmux$122_CMP0'.
    Redirecting output \Y: $techmap\ID_stage_inst.$procmux$173_CMP = $techmap\ID_stage_inst.$procmux$122_CMP
    Removing $eq cell `$techmap\ID_stage_inst.$procmux$173_CMP0' from module `\mips_16'.
  Cell `$techmap\ID_stage_inst.$procmux$174_CMP0' is identical to cell `$techmap\ID_stage_inst.$procmux$123_CMP0'.
    Redirecting output \Y: $techmap\ID_stage_inst.$procmux$174_CMP = $techmap\ID_stage_inst.$procmux$123_CMP
    Removing $eq cell `$techmap\ID_stage_inst.$procmux$174_CMP0' from module `\mips_16'.
  Cell `$techmap\ID_stage_inst.$procmux$175_CMP0' is identical to cell `$techmap\ID_stage_inst.$procmux$124_CMP0'.
    Redirecting output \Y: $techmap\ID_stage_inst.$procmux$175_CMP = $techmap\ID_stage_inst.$procmux$124_CMP
    Removing $eq cell `$techmap\ID_stage_inst.$procmux$175_CMP0' from module `\mips_16'.
  Cell `$techmap\register_file_inst.$procmux$214_CMP0' is identical to cell `$techmap\register_file_inst.$eq$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/register_file.v:80$36'.
    Redirecting output \Y: $techmap\register_file_inst.$procmux$214_CMP = $techmap\register_file_inst.$eq$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/register_file.v:80$36_Y
    Removing $logic_not cell `$techmap\register_file_inst.$procmux$214_CMP0' from module `\mips_16'.
  Cell `$techmap\register_file_inst.$procmux$223_CMP0' is identical to cell `$techmap\register_file_inst.$eq$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/register_file.v:69$33'.
    Redirecting output \Y: $techmap\register_file_inst.$procmux$223_CMP = $techmap\register_file_inst.$eq$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/register_file.v:69$33_Y
    Removing $logic_not cell `$techmap\register_file_inst.$procmux$223_CMP0' from module `\mips_16'.
Removed a total of 34 cells.

13.7.5.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mips_16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $techmap\EX_stage_inst.$procmux$198 (pure)
    Root of a mux tree: $techmap\EX_stage_inst.$procmux$195 (pure)
    Root of a mux tree: $techmap\ID_stage_inst.$procmux$110 (pure)
    Root of a mux tree: $techmap\ID_stage_inst.$procmux$180 (pure)
    Root of a mux tree: $techmap\ID_stage_inst.$procmux$183 (pure)
    Root of a mux tree: $techmap\ID_stage_inst.$procmux$186 (pure)
    Root of a mux tree: $techmap\ID_stage_inst.$procmux$189 (pure)
    Root of a mux tree: $techmap\ID_stage_inst.$procmux$192 (pure)
    Root of a mux tree: $techmap\ID_stage_inst.$ternary$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/ID_stage.v:214$59 (pure)
    Root of a mux tree: $techmap\ID_stage_inst.$ternary$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/ID_stage.v:215$61 (pure)
    Root of a mux tree: $techmap\ID_stage_inst.$ternary$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/ID_stage.v:222$62 (pure)
    Root of a mux tree: $techmap\ID_stage_inst.$ternary$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/ID_stage.v:289$73 (pure)
    Root of a mux tree: $techmap\ID_stage_inst.$ternary$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/ID_stage.v:88$52 (pure)
    Root of a mux tree: $techmap\ID_stage_inst.$ternary$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/ID_stage.v:93$54 (pure)
    Root of a mux tree: $techmap\ID_stage_inst.$ternary$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/ID_stage.v:96$56 (pure)
    Root of a mux tree: $techmap\IF_stage_inst.$procmux$204 (pure)
    Root of a mux tree: $techmap\MEM_stage_inst.$procmux$85 (pure)
    Root of a mux tree: $techmap\MEM_stage_inst.$procmux$88 (pure)
    Root of a mux tree: $techmap\MEM_stage_inst.$procmux$91 (pure)
    Root of a mux tree: $techmap\MEM_stage_inst.dmem.$procmux$305 (pure)
    Root of a mux tree: $techmap\MEM_stage_inst.dmem.$procmux$308 (pure)
    Root of a mux tree: $techmap\MEM_stage_inst.dmem.$procmux$311 (pure)
    Root of a mux tree: $techmap\WB_stage_inst.$ternary$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/WB_stage.v:39$49
    Root of a mux tree: $techmap\hazard_detection_unit_inst.$procmux$299 (pure)
    Root of a mux tree: $techmap\register_file_inst.$procmux$233 (pure)
    Root of a mux tree: $techmap\register_file_inst.$procmux$239 (pure)
    Root of a mux tree: $techmap\register_file_inst.$procmux$246 (pure)
    Root of a mux tree: $techmap\register_file_inst.$procmux$254 (pure)
    Root of a mux tree: $techmap\register_file_inst.$procmux$263 (pure)
    Root of a mux tree: $techmap\register_file_inst.$procmux$273 (pure)
    Root of a mux tree: $techmap\register_file_inst.$procmux$284 (pure)
    Root of a mux tree: $techmap\register_file_inst.$procmux$296 (pure)
    Root of a mux tree: $techmap\register_file_inst.$ternary$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/register_file.v:69$35 (pure)
    Root of a mux tree: $techmap\register_file_inst.$ternary$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/register_file.v:80$38 (pure)
  Analyzing evaluation results.
    dead port 1/2 on $mux $techmap\ID_stage_inst.$procmux$143.
    dead port 2/2 on $mux $techmap\ID_stage_inst.$procmux$101.
    dead port 2/2 on $mux $techmap\ID_stage_inst.$procmux$107.
    dead port 1/2 on $mux $techmap\ID_stage_inst.$procmux$160.
    dead port 1/2 on $mux $techmap\ID_stage_inst.$procmux$177.
    dead port 2/2 on $mux $techmap\ID_stage_inst.$procmux$99.
    dead port 8/9 on $pmux $techmap\register_file_inst.$procmux$206.
    dead port 8/9 on $pmux $techmap\register_file_inst.$procmux$215.
    dead port 1/2 on $mux $techmap\ID_stage_inst.$procmux$126.
Removed 9 multiplexer ports.

13.7.5.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mips_16.
    New ctrl vector for $pmux cell $techmap\ID_stage_inst.$procmux$130: { $techmap\ID_stage_inst.$procmux$123_CMP $techmap\ID_stage_inst.$procmux$122_CMP $techmap\ID_stage_inst.$procmux$121_CMP $techmap\ID_stage_inst.$procmux$137_CMP $techmap\ID_stage_inst.$procmux$120_CMP $techmap\ID_stage_inst.$procmux$119_CMP $techmap\ID_stage_inst.$procmux$118_CMP $auto$opt_reduce.cc:132:opt_mux$332 }
    New ctrl vector for $pmux cell $techmap\ID_stage_inst.$procmux$148: { $auto$opt_reduce.cc:132:opt_mux$334 $techmap\ID_stage_inst.$procmux$116_CMP }
    New ctrl vector for $pmux cell $techmap\ID_stage_inst.$procmux$113: { $auto$opt_reduce.cc:132:opt_mux$338 $auto$opt_reduce.cc:132:opt_mux$336 }
    New ctrl vector for $pmux cell $techmap\ID_stage_inst.$procmux$165: $auto$opt_reduce.cc:132:opt_mux$340
    Consolidated identical input bits for $mux cell $techmap\MEM_stage_inst.dmem.$procmux$305:
      Old ports: A=16'0000000000000000, B=16'1111111111111111, Y=$techmap\MEM_stage_inst.dmem.$0$memwr$\ram$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/data_mem.v:36$1_EN[15:0]$5
      New ports: A=1'0, B=1'1, Y=$techmap\MEM_stage_inst.dmem.$0$memwr$\ram$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/data_mem.v:36$1_EN[15:0]$5 [0]
      New connections: $techmap\MEM_stage_inst.dmem.$0$memwr$\ram$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/data_mem.v:36$1_EN[15:0]$5 [15:1] = { $techmap\MEM_stage_inst.dmem.$0$memwr$\ram$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/data_mem.v:36$1_EN[15:0]$5 [0] $techmap\MEM_stage_inst.dmem.$0$memwr$\ram$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/data_mem.v:36$1_EN[15:0]$5 [0] $techmap\MEM_stage_inst.dmem.$0$memwr$\ram$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/data_mem.v:36$1_EN[15:0]$5 [0] $techmap\MEM_stage_inst.dmem.$0$memwr$\ram$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/data_mem.v:36$1_EN[15:0]$5 [0] $techmap\MEM_stage_inst.dmem.$0$memwr$\ram$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/data_mem.v:36$1_EN[15:0]$5 [0] $techmap\MEM_stage_inst.dmem.$0$memwr$\ram$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/data_mem.v:36$1_EN[15:0]$5 [0] $techmap\MEM_stage_inst.dmem.$0$memwr$\ram$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/data_mem.v:36$1_EN[15:0]$5 [0] $techmap\MEM_stage_inst.dmem.$0$memwr$\ram$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/data_mem.v:36$1_EN[15:0]$5 [0] $techmap\MEM_stage_inst.dmem.$0$memwr$\ram$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/data_mem.v:36$1_EN[15:0]$5 [0] $techmap\MEM_stage_inst.dmem.$0$memwr$\ram$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/data_mem.v:36$1_EN[15:0]$5 [0] $techmap\MEM_stage_inst.dmem.$0$memwr$\ram$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/data_mem.v:36$1_EN[15:0]$5 [0] $techmap\MEM_stage_inst.dmem.$0$memwr$\ram$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/data_mem.v:36$1_EN[15:0]$5 [0] $techmap\MEM_stage_inst.dmem.$0$memwr$\ram$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/data_mem.v:36$1_EN[15:0]$5 [0] $techmap\MEM_stage_inst.dmem.$0$memwr$\ram$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/data_mem.v:36$1_EN[15:0]$5 [0] $techmap\MEM_stage_inst.dmem.$0$memwr$\ram$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/data_mem.v:36$1_EN[15:0]$5 [0] }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$333: { $techmap\ID_stage_inst.$procmux$137_CMP $techmap\ID_stage_inst.$procmux$124_CMP $techmap\ID_stage_inst.$procmux$123_CMP $techmap\ID_stage_inst.$procmux$122_CMP $techmap\ID_stage_inst.$procmux$121_CMP $techmap\ID_stage_inst.$procmux$120_CMP $techmap\ID_stage_inst.$procmux$119_CMP $techmap\ID_stage_inst.$procmux$118_CMP $techmap\ID_stage_inst.$procmux$117_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$339: { $techmap\ID_stage_inst.$procmux$137_CMP $techmap\ID_stage_inst.$procmux$124_CMP $techmap\ID_stage_inst.$procmux$123_CMP $techmap\ID_stage_inst.$procmux$122_CMP $techmap\ID_stage_inst.$procmux$121_CMP $techmap\ID_stage_inst.$procmux$120_CMP $techmap\ID_stage_inst.$procmux$119_CMP $techmap\ID_stage_inst.$procmux$118_CMP $techmap\ID_stage_inst.$procmux$117_CMP $techmap\ID_stage_inst.$procmux$116_CMP }
  Optimizing cells in module \mips_16.
Performed a total of 7 changes.

13.7.5.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mips_16'.
Removed a total of 0 cells.

13.7.5.6. Executing OPT_RMDFF pass (remove dff with constant values).

13.7.5.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mips_16..
  removing unused `$adff' cell `$techmap\register_file_inst.$procdff$318'.
  removing unused `$mux' cell `$techmap\register_file_inst.$procmux$296'.
  removing unused `$mux' cell `$techmap\register_file_inst.$procmux$294'.
  removing unused `$logic_not' cell `$techmap\register_file_inst.$procmux$295_CMP0'.
  removing unused non-port wire \register_file_inst.reg_array[0].
  removed 45 unused temporary wires.
Removed 16 unused cells and 166 unused wires.

13.7.5.8. Executing OPT_EXPR pass (perform const folding).

13.7.5.9. Rerunning OPT passes. (Maybe there is more to do..)

13.7.5.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mips_16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $techmap\EX_stage_inst.$procmux$195 (pure)
    Root of a mux tree: $techmap\EX_stage_inst.$procmux$198 (pure)
    Root of a mux tree: $techmap\ID_stage_inst.$procmux$110 (pure)
    Root of a mux tree: $techmap\ID_stage_inst.$procmux$180 (pure)
    Root of a mux tree: $techmap\ID_stage_inst.$procmux$183 (pure)
    Root of a mux tree: $techmap\ID_stage_inst.$procmux$186 (pure)
    Root of a mux tree: $techmap\ID_stage_inst.$procmux$189 (pure)
    Root of a mux tree: $techmap\ID_stage_inst.$procmux$192 (pure)
    Root of a mux tree: $techmap\ID_stage_inst.$ternary$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/ID_stage.v:214$59 (pure)
    Root of a mux tree: $techmap\ID_stage_inst.$ternary$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/ID_stage.v:215$61 (pure)
    Root of a mux tree: $techmap\ID_stage_inst.$ternary$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/ID_stage.v:222$62 (pure)
    Root of a mux tree: $techmap\ID_stage_inst.$ternary$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/ID_stage.v:289$73 (pure)
    Root of a mux tree: $techmap\ID_stage_inst.$ternary$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/ID_stage.v:88$52 (pure)
    Root of a mux tree: $techmap\ID_stage_inst.$ternary$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/ID_stage.v:93$54 (pure)
    Root of a mux tree: $techmap\ID_stage_inst.$ternary$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/ID_stage.v:96$56 (pure)
    Root of a mux tree: $techmap\IF_stage_inst.$procmux$204 (pure)
    Root of a mux tree: $techmap\MEM_stage_inst.$procmux$85 (pure)
    Root of a mux tree: $techmap\MEM_stage_inst.$procmux$88 (pure)
    Root of a mux tree: $techmap\MEM_stage_inst.$procmux$91 (pure)
    Root of a mux tree: $techmap\MEM_stage_inst.dmem.$procmux$305 (pure)
    Root of a mux tree: $techmap\MEM_stage_inst.dmem.$procmux$308 (pure)
    Root of a mux tree: $techmap\MEM_stage_inst.dmem.$procmux$311 (pure)
    Root of a mux tree: $techmap\WB_stage_inst.$ternary$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/WB_stage.v:39$49
    Root of a mux tree: $techmap\hazard_detection_unit_inst.$procmux$299 (pure)
    Root of a mux tree: $techmap\register_file_inst.$procmux$233 (pure)
    Root of a mux tree: $techmap\register_file_inst.$procmux$239 (pure)
    Root of a mux tree: $techmap\register_file_inst.$procmux$246 (pure)
    Root of a mux tree: $techmap\register_file_inst.$procmux$254 (pure)
    Root of a mux tree: $techmap\register_file_inst.$procmux$263 (pure)
    Root of a mux tree: $techmap\register_file_inst.$procmux$273 (pure)
    Root of a mux tree: $techmap\register_file_inst.$procmux$284 (pure)
    Root of a mux tree: $techmap\register_file_inst.$ternary$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/register_file.v:69$35 (pure)
    Root of a mux tree: $techmap\register_file_inst.$ternary$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/register_file.v:80$38 (pure)
  Analyzing evaluation results.
Removed 0 multiplexer ports.

13.7.5.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mips_16.
Performed a total of 0 changes.

13.7.5.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mips_16'.
Removed a total of 0 cells.

13.7.5.13. Executing OPT_RMDFF pass (remove dff with constant values).

13.7.5.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mips_16..
Removed 16 unused cells and 166 unused wires.

13.7.5.15. Executing OPT_EXPR pass (perform const folding).

13.7.5.16. Finished OPT passes. (There is nothing left to do.)

13.7.6. Executing WREDUCE pass (reducing word size of cells).
Removed cell mips_16.$techmap\EX_stage_inst.$procmux$195 ($mux).
Removed top 2 bits (of 3) from port B of cell mips_16.$techmap\register_file_inst.$procmux$283_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell mips_16.$techmap\register_file_inst.$procmux$272_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell mips_16.$techmap\register_file_inst.$procmux$262_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell mips_16.$techmap\register_file_inst.$procmux$222_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell mips_16.$techmap\register_file_inst.$procmux$221_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell mips_16.$techmap\register_file_inst.$procmux$220_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell mips_16.$techmap\register_file_inst.$procmux$213_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell mips_16.$techmap\register_file_inst.$procmux$212_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell mips_16.$techmap\register_file_inst.$procmux$211_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell mips_16.$techmap\ID_stage_inst.$procmux$137_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell mips_16.$techmap\ID_stage_inst.$procmux$124_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell mips_16.$techmap\ID_stage_inst.$procmux$123_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell mips_16.$techmap\ID_stage_inst.$procmux$122_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell mips_16.$techmap\ID_stage_inst.$procmux$121_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell mips_16.$techmap\ID_stage_inst.$procmux$120_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell mips_16.$techmap\ID_stage_inst.$procmux$119_CMP0 ($eq).
Removed top 31 bits (of 32) from mux cell mips_16.$techmap\ID_stage_inst.$ternary$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/ID_stage.v:215$61 ($mux).
Removed top 31 bits (of 32) from mux cell mips_16.$techmap\ID_stage_inst.$ternary$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/ID_stage.v:214$59 ($mux).
Removed top 29 bits (of 32) from mux cell mips_16.$techmap\ID_stage_inst.$ternary$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/ID_stage.v:96$56 ($mux).
Removed top 28 bits (of 32) from mux cell mips_16.$techmap\ID_stage_inst.$ternary$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/ID_stage.v:93$54 ($mux).
Removed top 7 bits (of 8) from port B of cell mips_16.$techmap\IF_stage_inst.$add$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/IF_stage.v:39$48 ($add).
Removed cell mips_16.$techmap\MEM_stage_inst.dmem.$procmux$311 ($mux).
Removed cell mips_16.$techmap\MEM_stage_inst.dmem.$procmux$308 ($mux).
Removed top 16 bits (of 38) from wire mips_16.$techmap\EX_stage_inst.$0\pipeline_reg_out[37:0].

13.7.7. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module mips_16:
  creating $macc model for $techmap\IF_stage_inst.$add$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/IF_stage.v:37$47 ($add).
  creating $macc model for $techmap\IF_stage_inst.$add$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/IF_stage.v:39$48 ($add).
  creating $alu model for $macc $techmap\IF_stage_inst.$add$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/IF_stage.v:39$48.
  creating $alu model for $macc $techmap\IF_stage_inst.$add$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/IF_stage.v:37$47.
  creating $alu cell for $techmap\IF_stage_inst.$add$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/IF_stage.v:37$47: $auto$alumacc.cc:474:replace_alu$342
  creating $alu cell for $techmap\IF_stage_inst.$add$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/IF_stage.v:39$48: $auto$alumacc.cc:474:replace_alu$345
  created 2 $alu and 0 $macc cells.

13.7.8. Executing SHARE pass (SAT-based resource sharing).
Found 2 cells in module mips_16 that may be considered for resource sharing.
  Analyzing resource sharing options for $techmap\MEM_stage_inst.dmem.$memrd$\ram$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/data_mem.v:38$6 ($memrd):
    Found 1 activation_patterns using ctrl signal \rst.
    No candidates found.
  Analyzing resource sharing options for $techmap\IF_stage_inst.imem.$memrd$\rom$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/instruction_mem.v:32$45 ($memrd):
    Found 1 activation_patterns using ctrl signal \ID_stage_inst.instruction_decode_en.
    No candidates found.

13.7.9. Executing OPT pass (performing simple optimizations).

13.7.9.1. Executing OPT_EXPR pass (perform const folding).

13.7.9.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mips_16'.
Removed a total of 0 cells.

13.7.9.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mips_16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $techmap\EX_stage_inst.$procmux$198 (pure)
    Root of a mux tree: $techmap\ID_stage_inst.$procmux$110 (pure)
    Root of a mux tree: $techmap\ID_stage_inst.$procmux$180 (pure)
    Root of a mux tree: $techmap\ID_stage_inst.$procmux$183 (pure)
    Root of a mux tree: $techmap\ID_stage_inst.$procmux$186 (pure)
    Root of a mux tree: $techmap\ID_stage_inst.$procmux$189 (pure)
    Root of a mux tree: $techmap\ID_stage_inst.$procmux$192 (pure)
    Root of a mux tree: $techmap\ID_stage_inst.$ternary$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/ID_stage.v:214$59 (pure)
    Root of a mux tree: $techmap\ID_stage_inst.$ternary$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/ID_stage.v:215$61 (pure)
    Root of a mux tree: $techmap\ID_stage_inst.$ternary$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/ID_stage.v:222$62 (pure)
    Root of a mux tree: $techmap\ID_stage_inst.$ternary$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/ID_stage.v:289$73 (pure)
    Root of a mux tree: $techmap\ID_stage_inst.$ternary$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/ID_stage.v:88$52 (pure)
    Root of a mux tree: $techmap\ID_stage_inst.$ternary$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/ID_stage.v:93$54 (pure)
    Root of a mux tree: $techmap\ID_stage_inst.$ternary$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/ID_stage.v:96$56 (pure)
    Root of a mux tree: $techmap\IF_stage_inst.$procmux$204 (pure)
    Root of a mux tree: $techmap\MEM_stage_inst.$procmux$85 (pure)
    Root of a mux tree: $techmap\MEM_stage_inst.$procmux$88 (pure)
    Root of a mux tree: $techmap\MEM_stage_inst.$procmux$91 (pure)
    Root of a mux tree: $techmap\MEM_stage_inst.dmem.$procmux$305 (pure)
    Root of a mux tree: $techmap\WB_stage_inst.$ternary$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/WB_stage.v:39$49
    Root of a mux tree: $techmap\hazard_detection_unit_inst.$procmux$299 (pure)
    Root of a mux tree: $techmap\register_file_inst.$procmux$233 (pure)
    Root of a mux tree: $techmap\register_file_inst.$procmux$239 (pure)
    Root of a mux tree: $techmap\register_file_inst.$procmux$246 (pure)
    Root of a mux tree: $techmap\register_file_inst.$procmux$254 (pure)
    Root of a mux tree: $techmap\register_file_inst.$procmux$263 (pure)
    Root of a mux tree: $techmap\register_file_inst.$procmux$273 (pure)
    Root of a mux tree: $techmap\register_file_inst.$procmux$284 (pure)
    Root of a mux tree: $techmap\register_file_inst.$ternary$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/register_file.v:69$35 (pure)
    Root of a mux tree: $techmap\register_file_inst.$ternary$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/register_file.v:80$38 (pure)
  Analyzing evaluation results.
Removed 0 multiplexer ports.

13.7.9.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mips_16.
Performed a total of 0 changes.

13.7.9.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mips_16'.
Removed a total of 0 cells.

13.7.9.6. Executing OPT_RMDFF pass (remove dff with constant values).

13.7.9.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mips_16..
  removed 7 unused temporary wires.
Removed 16 unused cells and 173 unused wires.

13.7.9.8. Executing OPT_EXPR pass (perform const folding).

13.7.9.9. Finished OPT passes. (There is nothing left to do.)

13.7.10. Executing FSM pass (extract and optimize FSM).

13.7.10.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking mips_16.$techmap\MEM_stage_inst.dmem.$memwr$\ram$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/data_mem.v:36$1_EN as FSM state register:
    Users of register don't seem to benefit from recoding.

13.7.10.2. Executing FSM_EXTRACT pass (extracting FSM from design).

13.7.10.3. Executing FSM_OPT pass (simple optimizations of FSMs).

13.7.10.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mips_16..
Removed 16 unused cells and 173 unused wires.

13.7.10.5. Executing FSM_OPT pass (simple optimizations of FSMs).

13.7.10.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

13.7.10.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

13.7.10.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

13.7.11. Executing OPT pass (performing simple optimizations).

13.7.11.1. Executing OPT_EXPR pass (perform const folding).

13.7.11.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mips_16'.
Removed a total of 0 cells.

13.7.11.3. Executing OPT_RMDFF pass (remove dff with constant values).

13.7.11.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mips_16..
Removed 16 unused cells and 173 unused wires.

13.7.11.5. Finished fast OPT passes.

13.7.12. Executing MEMORY pass.

13.7.12.1. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).
Checking cell `$techmap\MEM_stage_inst.dmem.$memwr$\ram$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/data_mem.v:36$7' in module `\mips_16': merged $dff to cell.
Checking cell `$techmap\IF_stage_inst.imem.$memrd$\rom$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/instruction_mem.v:32$45' in module `\mips_16': no (compatible) $dff found.
Checking cell `$techmap\MEM_stage_inst.dmem.$memrd$\ram$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/data_mem.v:38$6' in module `\mips_16': merged address $dff to cell.

13.7.12.2. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mips_16..
  removing unused `$dff' cell `$techmap\MEM_stage_inst.dmem.$procdff$329'.
  removing unused `$dff' cell `$techmap\MEM_stage_inst.dmem.$procdff$330'.
  removing unused `$dff' cell `$techmap\MEM_stage_inst.dmem.$procdff$328'.
  removed 3 unused temporary wires.
Removed 19 unused cells and 176 unused wires.

13.7.12.3. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

13.7.12.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mips_16..
Removed 19 unused cells and 176 unused wires.

13.7.12.5. Executing MEMORY_COLLECT pass (generating $mem cells).
Collecting $memrd, $memwr and $meminit for memory `\IF_stage_inst.imem.rom' in module `\mips_16':
  $techmap\IF_stage_inst.imem.$memrd$\rom$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/instruction_mem.v:32$45 ($memrd)
Collecting $memrd, $memwr and $meminit for memory `\MEM_stage_inst.dmem.ram' in module `\mips_16':
  $techmap\MEM_stage_inst.dmem.$memwr$\ram$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/data_mem.v:36$7 ($memwr)
  $techmap\MEM_stage_inst.dmem.$memrd$\ram$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/data_mem.v:38$6 ($memrd)

13.7.13. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mips_16..
Removed 19 unused cells and 176 unused wires.

13.8. Executing MEMORY_BRAM pass (mapping $mem cells to block memories).
Processing mips_16.IF_stage_inst.imem.rom:
  Properties: ports=1 bits=4096 rports=1 wports=0 dbits=16 abits=8 words=256
  Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Read port #0 is in clock domain !~async~.
        Bram port A1.1 has incompatible clock type.
        Failed to map read port #0.
    Mapping to bram type $__ICE40_RAM4K_M0 failed.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=256 dwaste=0 bwaste=2048 waste=2048 efficiency=50
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
      Read port #0 is in clock domain !~async~.
        Bram port A1.1 has incompatible clock type.
        Failed to map read port #0.
    Mapping to bram type $__ICE40_RAM4K_M123 failed.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=768 dwaste=0 bwaste=3072 waste=3072 efficiency=25
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 2) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 2):
      Read port #0 is in clock domain !~async~.
        Bram port A1.1 has incompatible clock type.
        Failed to map read port #0.
    Mapping to bram type $__ICE40_RAM4K_M123 failed.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1792 dwaste=0 bwaste=3584 waste=3584 efficiency=12
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 3) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 3):
      Read port #0 is in clock domain !~async~.
        Bram port A1.1 has incompatible clock type.
        Failed to map read port #0.
    Mapping to bram type $__ICE40_RAM4K_M123 failed.
  No acceptable bram resources found.
Processing mips_16.MEM_stage_inst.dmem.ram:
  Properties: ports=2 bits=4096 rports=1 wports=1 dbits=16 abits=8 words=256
  Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Write port #0 is in clock domain \clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=256 dwaste=0 bwaste=2048 waste=2048 efficiency=50
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
      Write port #0 is in clock domain \clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=2048 efficiency=50
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=768 dwaste=0 bwaste=3072 waste=3072 efficiency=25
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 2) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 2):
      Write port #0 is in clock domain \clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3072 efficiency=25
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1792 dwaste=0 bwaste=3584 waste=3584 efficiency=12
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 3) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 3):
      Write port #0 is in clock domain \clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3584 efficiency=12
      Storing for later selection.
  Selecting best of 4 rules:
    Efficiency for rule 2.3: efficiency=12, cells=8, acells=1
    Efficiency for rule 2.2: efficiency=25, cells=4, acells=1
    Efficiency for rule 2.1: efficiency=50, cells=2, acells=1
    Efficiency for rule 1.1: efficiency=100, cells=1, acells=1
    Selected rule 1.1 with efficiency 100.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Write port #0 is in clock domain \clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk.
        Mapped to bram port A1.1.
      Creating $__ICE40_RAM4K_M0 cell at grid position <0 0 0>: MEM_stage_inst.dmem.ram.0.0.0
        Adding extra logic for transparent port A1.1.

13.9. Executing TECHMAP pass (map to technology primitives).

13.9.1. Executing Verilog-2005 frontend.
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/brams_map.v' to AST representation.
Generating RTLIL representation for module `\$__ICE40_RAM4K'.
Generating RTLIL representation for module `\$__ICE40_RAM4K_M0'.
Generating RTLIL representation for module `\$__ICE40_RAM4K_M123'.
Successfully finished Verilog frontend.

13.9.2. Executing AST frontend in derive mode using pre-parsed AST for module `\$__ICE40_RAM4K_M0'.
Parameter \CLKPOL2 = 1
Parameter \CLKPOL3 = 1
Generating RTLIL representation for module `$paramod\$__ICE40_RAM4K_M0\CLKPOL2=1\CLKPOL3=1'.

13.9.3. Continuing TECHMAP pass.
Mapping mips_16.MEM_stage_inst.dmem.ram.0.0.0 using $paramod\$__ICE40_RAM4K_M0\CLKPOL2=1\CLKPOL3=1.

13.9.4. Executing AST frontend in derive mode using pre-parsed AST for module `\$__ICE40_RAM4K'.
Parameter \READ_MODE = 0
Parameter \WRITE_MODE = 0
Parameter \NEGCLK_R = 1'0
Parameter \NEGCLK_W = 1'0
Parameter \INIT_0 = 256'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
Parameter \INIT_1 = 256'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
Parameter \INIT_2 = 256'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
Parameter \INIT_3 = 256'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
Parameter \INIT_4 = 256'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
Parameter \INIT_5 = 256'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
Parameter \INIT_6 = 256'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
Parameter \INIT_7 = 256'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
Parameter \INIT_8 = 256'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
Parameter \INIT_9 = 256'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
Parameter \INIT_A = 256'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
Parameter \INIT_B = 256'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
Parameter \INIT_C = 256'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
Parameter \INIT_D = 256'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
Parameter \INIT_E = 256'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
Parameter \INIT_F = 256'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
Generating RTLIL representation for module `$paramod$4200c10d2e07b3359d49ca78f8f6d43ec6f7e316\$__ICE40_RAM4K'.

13.9.5. Continuing TECHMAP pass.
Mapping mips_16.MEM_stage_inst.dmem.ram.0.0.0 using $paramod$4200c10d2e07b3359d49ca78f8f6d43ec6f7e316\$__ICE40_RAM4K.
No more expansions possible.

13.10. Executing OPT pass (performing simple optimizations).

13.10.1. Executing OPT_EXPR pass (perform const folding).
Replacing $mux cell `$techmap\ID_stage_inst.$ternary$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/ID_stage.v:215$61' (mux_sel01) in module `\mips_16' with constant driver `\ID_stage_inst.decoding_op_is_store = $techmap\ID_stage_inst.$eq$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/ID_stage.v:215$60_Y'.
Optimized away 1 select inputs of $pmux cell `$techmap\register_file_inst.$procmux$215' in module `mips_16'.
Optimized away 1 select inputs of $pmux cell `$techmap\register_file_inst.$procmux$206' in module `mips_16'.
Replacing $eq cell `$auto$memory_bram.cc:913:replace_cell$357' in module `mips_16' with $logic_not.
Replacing $mux cell `$techmap\MEM_stage_inst.dmem.$procmux$305' (mux_sel01) in module `\mips_16' with constant driver `$techmap\MEM_stage_inst.dmem.$0$memwr$\ram$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/data_mem.v:36$1_EN[15:0]$5 [15] = \EX_stage_inst.pipeline_reg_out [21]'.
Replacing $mux cell `$techmap\ID_stage_inst.$procmux$165' (mux_sel01) in module `\mips_16' with constant driver `$techmap\ID_stage_inst.$2\write_back_en[0:0] = $auto$opt_reduce.cc:132:opt_mux$340'.
Replacing $pmux cell `$techmap\ID_stage_inst.$procmux$148' (mux_sel01) in module `\mips_16' with constant driver `$techmap\ID_stage_inst.$2\write_back_result_mux[0:0] = $techmap\ID_stage_inst.$procmux$116_CMP'.
Optimized away 1 select inputs of $pmux cell `$techmap\ID_stage_inst.$procmux$130' in module `mips_16'.
Replacing $pmux cell `$techmap\ID_stage_inst.$procmux$113' (mux_sel01) in module `\mips_16' with constant driver `$techmap\ID_stage_inst.$2\alu_src2_mux[0:0] = $auto$opt_reduce.cc:132:opt_mux$336'.
Replacing $mux cell `$techmap\ID_stage_inst.$procmux$97' (mux_sel01) in module `\mips_16' with constant driver `$techmap\ID_stage_inst.$3\branch_taken[0:0] = $techmap\ID_stage_inst.$eq$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/ID_stage.v:258$65_Y'.
Replacing $mux cell `$techmap\ID_stage_inst.$ternary$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/ID_stage.v:214$59' (mux_sel01) in module `\mips_16' with constant driver `\ID_stage_inst.decoding_op_is_branch = $techmap\ID_stage_inst.$eq$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/ID_stage.v:214$58_Y'.
Replacing $reduce_or cell `$techmap$techmap399\MEM_stage_inst.dmem.ram.0.0.0.$reduce_or$/usr/local/bin/../share/yosys/ice40/brams_map.v:222$398' (and_or_buffer) in module `\mips_16' with constant driver `$techmap$techmap399\MEM_stage_inst.dmem.ram.0.0.0.$reduce_or$/usr/local/bin/../share/yosys/ice40/brams_map.v:222$398_Y = \EX_stage_inst.pipeline_reg_out [21]'.
Replacing $not cell `$techmap$techmap399\MEM_stage_inst.dmem.ram.0.0.0.$not$/usr/local/bin/../share/yosys/ice40/brams_map.v:220$397' in module `mips_16' with cells using grouped bits:
  New cell `$auto$opt_expr.cc:158:group_cell_inputs$402': A=\EX_stage_inst.pipeline_reg_out [21]

13.10.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mips_16'.
Removed a total of 0 cells.

13.10.3. Executing OPT_RMDFF pass (remove dff with constant values).

13.10.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mips_16..
  removing unused `$eq' cell `$techmap\register_file_inst.$procmux$222_CMP0'.
  removing unused `$eq' cell `$techmap\register_file_inst.$procmux$213_CMP0'.
  removing unused `$reduce_or' cell `$auto$opt_reduce.cc:126:opt_mux$337'.
  removing unused `$reduce_or' cell `$auto$opt_reduce.cc:126:opt_mux$333'.
  removed 53 unused temporary wires.
Removed 23 unused cells and 229 unused wires.

13.10.5. Finished fast OPT passes.

13.11. Executing MEMORY_MAP pass (converting $mem cells to logic and flip-flops).
Mapping memory cell \IF_stage_inst.imem.rom in module \mips_16:
  created 256 $dff cells and 0 static cells of width 16.
  read interface: 0 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.

13.12. Executing OPT pass (performing simple optimizations).

13.12.1. Executing OPT_EXPR pass (perform const folding).

13.12.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mips_16'.
Removed a total of 0 cells.

13.12.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mips_16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $auto$memory_bram.cc:912:replace_cell$356 (pure)
    Root of a mux tree: $techmap\EX_stage_inst.$procmux$198 (pure)
    Root of a mux tree: $techmap\ID_stage_inst.$procmux$110 (pure)
    Root of a mux tree: $techmap\ID_stage_inst.$procmux$180 (pure)
    Root of a mux tree: $techmap\ID_stage_inst.$procmux$183 (pure)
    Root of a mux tree: $techmap\ID_stage_inst.$procmux$186 (pure)
    Root of a mux tree: $techmap\ID_stage_inst.$procmux$189 (pure)
    Root of a mux tree: $techmap\ID_stage_inst.$procmux$192 (pure)
    Root of a mux tree: $techmap\ID_stage_inst.$ternary$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/ID_stage.v:222$62 (pure)
    Root of a mux tree: $techmap\ID_stage_inst.$ternary$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/ID_stage.v:289$73 (pure)
    Root of a mux tree: $techmap\ID_stage_inst.$ternary$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/ID_stage.v:88$52 (pure)
    Root of a mux tree: $techmap\ID_stage_inst.$ternary$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/ID_stage.v:93$54 (pure)
    Root of a mux tree: $techmap\ID_stage_inst.$ternary$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/ID_stage.v:96$56 (pure)
    Root of a mux tree: $techmap\IF_stage_inst.$procmux$204 (pure)
    Root of a mux tree: $techmap\MEM_stage_inst.$procmux$85 (pure)
    Root of a mux tree: $techmap\MEM_stage_inst.$procmux$88 (pure)
    Root of a mux tree: $techmap\MEM_stage_inst.$procmux$91 (pure)
    Root of a mux tree: $techmap\WB_stage_inst.$ternary$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/WB_stage.v:39$49
    Root of a mux tree: $techmap\hazard_detection_unit_inst.$procmux$299 (pure)
    Root of a mux tree: $techmap\register_file_inst.$procmux$233 (pure)
    Root of a mux tree: $techmap\register_file_inst.$procmux$239 (pure)
    Root of a mux tree: $techmap\register_file_inst.$procmux$246 (pure)
    Root of a mux tree: $techmap\register_file_inst.$procmux$254 (pure)
    Root of a mux tree: $techmap\register_file_inst.$procmux$263 (pure)
    Root of a mux tree: $techmap\register_file_inst.$procmux$273 (pure)
    Root of a mux tree: $techmap\register_file_inst.$procmux$284 (pure)
    Root of a mux tree: $techmap\register_file_inst.$ternary$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/register_file.v:69$35 (pure)
    Root of a mux tree: $techmap\register_file_inst.$ternary$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/register_file.v:80$38 (pure)
  Analyzing evaluation results.
Removed 0 multiplexer ports.

13.12.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mips_16.
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$335: { $techmap\ID_stage_inst.$procmux$117_CMP $techmap\ID_stage_inst.$procmux$115_CMP $techmap\ID_stage_inst.$procmux$114_CMP $techmap\ID_stage_inst.$2\write_back_result_mux[0:0] }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$331: { $techmap\ID_stage_inst.$procmux$124_CMP $techmap\ID_stage_inst.$procmux$117_CMP $techmap\ID_stage_inst.$procmux$115_CMP $techmap\ID_stage_inst.$2\write_back_result_mux[0:0] }
    Consolidated identical input bits for $mux cell $auto$memory_bram.cc:912:replace_cell$356:
      Old ports: A=16'0000000000000000, B={ \EX_stage_inst.pipeline_reg_out [21] \EX_stage_inst.pipeline_reg_out [21] \EX_stage_inst.pipeline_reg_out [21] \EX_stage_inst.pipeline_reg_out [21] \EX_stage_inst.pipeline_reg_out [21] \EX_stage_inst.pipeline_reg_out [21] \EX_stage_inst.pipeline_reg_out [21] \EX_stage_inst.pipeline_reg_out [21] \EX_stage_inst.pipeline_reg_out [21] \EX_stage_inst.pipeline_reg_out [21] \EX_stage_inst.pipeline_reg_out [21] \EX_stage_inst.pipeline_reg_out [21] \EX_stage_inst.pipeline_reg_out [21] \EX_stage_inst.pipeline_reg_out [21] \EX_stage_inst.pipeline_reg_out [21] \EX_stage_inst.pipeline_reg_out [21] }, Y=$auto$rtlil.cc:1754:Mux$359
      New ports: A=1'0, B=\EX_stage_inst.pipeline_reg_out [21], Y=$auto$rtlil.cc:1754:Mux$359 [0]
      New connections: $auto$rtlil.cc:1754:Mux$359 [15:1] = { $auto$rtlil.cc:1754:Mux$359 [0] $auto$rtlil.cc:1754:Mux$359 [0] $auto$rtlil.cc:1754:Mux$359 [0] $auto$rtlil.cc:1754:Mux$359 [0] $auto$rtlil.cc:1754:Mux$359 [0] $auto$rtlil.cc:1754:Mux$359 [0] $auto$rtlil.cc:1754:Mux$359 [0] $auto$rtlil.cc:1754:Mux$359 [0] $auto$rtlil.cc:1754:Mux$359 [0] $auto$rtlil.cc:1754:Mux$359 [0] $auto$rtlil.cc:1754:Mux$359 [0] $auto$rtlil.cc:1754:Mux$359 [0] $auto$rtlil.cc:1754:Mux$359 [0] $auto$rtlil.cc:1754:Mux$359 [0] $auto$rtlil.cc:1754:Mux$359 [0] }
  Optimizing cells in module \mips_16.
Performed a total of 3 changes.

13.12.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mips_16'.
Removed a total of 0 cells.

13.12.6. Executing OPT_RMDFF pass (remove dff with constant values).
Removing $memory\IF_stage_inst.imem.rom[255]$913 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[254]$911 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[253]$909 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[252]$907 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[251]$905 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[250]$903 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[249]$901 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[248]$899 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[247]$897 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[246]$895 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[245]$893 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[244]$891 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[243]$889 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[242]$887 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[241]$885 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[240]$883 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[239]$881 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[238]$879 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[237]$877 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[236]$875 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[235]$873 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[234]$871 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[233]$869 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[232]$867 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[231]$865 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[230]$863 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[229]$861 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[228]$859 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[227]$857 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[226]$855 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[225]$853 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[224]$851 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[223]$849 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[222]$847 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[221]$845 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[220]$843 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[219]$841 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[218]$839 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[217]$837 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[216]$835 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[215]$833 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[214]$831 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[213]$829 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[212]$827 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[211]$825 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[210]$823 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[209]$821 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[208]$819 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[207]$817 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[206]$815 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[205]$813 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[204]$811 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[203]$809 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[202]$807 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[201]$805 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[200]$803 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[199]$801 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[198]$799 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[197]$797 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[196]$795 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[195]$793 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[194]$791 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[193]$789 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[192]$787 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[191]$785 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[190]$783 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[189]$781 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[188]$779 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[187]$777 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[186]$775 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[185]$773 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[184]$771 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[183]$769 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[182]$767 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[181]$765 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[180]$763 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[179]$761 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[178]$759 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[177]$757 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[176]$755 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[175]$753 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[174]$751 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[173]$749 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[172]$747 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[171]$745 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[170]$743 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[169]$741 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[168]$739 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[167]$737 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[166]$735 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[165]$733 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[164]$731 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[163]$729 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[162]$727 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[161]$725 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[160]$723 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[159]$721 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[158]$719 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[157]$717 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[156]$715 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[155]$713 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[154]$711 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[153]$709 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[152]$707 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[151]$705 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[150]$703 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[149]$701 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[148]$699 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[147]$697 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[146]$695 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[145]$693 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[144]$691 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[143]$689 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[142]$687 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[141]$685 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[140]$683 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[139]$681 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[138]$679 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[137]$677 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[136]$675 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[135]$673 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[134]$671 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[133]$669 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[132]$667 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[131]$665 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[130]$663 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[129]$661 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[128]$659 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[127]$657 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[126]$655 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[125]$653 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[124]$651 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[123]$649 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[122]$647 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[121]$645 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[120]$643 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[119]$641 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[118]$639 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[117]$637 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[116]$635 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[115]$633 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[114]$631 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[113]$629 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[112]$627 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[111]$625 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[110]$623 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[109]$621 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[108]$619 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[107]$617 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[106]$615 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[105]$613 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[104]$611 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[103]$609 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[102]$607 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[101]$605 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[100]$603 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[99]$601 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[98]$599 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[97]$597 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[96]$595 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[95]$593 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[94]$591 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[93]$589 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[92]$587 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[91]$585 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[90]$583 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[89]$581 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[88]$579 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[87]$577 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[86]$575 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[85]$573 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[84]$571 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[83]$569 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[82]$567 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[81]$565 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[80]$563 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[79]$561 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[78]$559 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[77]$557 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[76]$555 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[75]$553 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[74]$551 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[73]$549 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[72]$547 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[71]$545 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[70]$543 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[69]$541 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[68]$539 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[67]$537 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[66]$535 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[65]$533 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[64]$531 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[63]$529 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[62]$527 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[61]$525 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[60]$523 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[59]$521 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[58]$519 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[57]$517 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[56]$515 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[55]$513 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[54]$511 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[53]$509 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[52]$507 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[51]$505 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[50]$503 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[49]$501 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[48]$499 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[47]$497 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[46]$495 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[45]$493 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[44]$491 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[43]$489 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[42]$487 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[41]$485 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[40]$483 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[39]$481 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[38]$479 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[37]$477 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[36]$475 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[35]$473 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[34]$471 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[33]$469 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[32]$467 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[31]$465 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[30]$463 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[29]$461 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[28]$459 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[27]$457 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[26]$455 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[25]$453 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[24]$451 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[23]$449 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[22]$447 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[21]$445 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[20]$443 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[19]$441 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[18]$439 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[17]$437 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[16]$435 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[15]$433 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[14]$431 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[13]$429 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[12]$427 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[11]$425 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[10]$423 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[9]$421 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[8]$419 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[7]$417 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[6]$415 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[5]$413 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[4]$411 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[3]$409 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[2]$407 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[1]$405 ($dff) from module mips_16.
Removing $memory\IF_stage_inst.imem.rom[0]$403 ($dff) from module mips_16.
Replaced 256 DFF cells.

13.12.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mips_16..
  removing unused non-port wire \IF_stage_inst.imem.rom[255].
  removing unused non-port wire \IF_stage_inst.imem.rom[254].
  removing unused non-port wire \IF_stage_inst.imem.rom[253].
  removing unused non-port wire \IF_stage_inst.imem.rom[252].
  removing unused non-port wire \IF_stage_inst.imem.rom[251].
  removing unused non-port wire \IF_stage_inst.imem.rom[250].
  removing unused non-port wire \IF_stage_inst.imem.rom[249].
  removing unused non-port wire \IF_stage_inst.imem.rom[248].
  removing unused non-port wire \IF_stage_inst.imem.rom[247].
  removing unused non-port wire \IF_stage_inst.imem.rom[246].
  removing unused non-port wire \IF_stage_inst.imem.rom[245].
  removing unused non-port wire \IF_stage_inst.imem.rom[244].
  removing unused non-port wire \IF_stage_inst.imem.rom[243].
  removing unused non-port wire \IF_stage_inst.imem.rom[242].
  removing unused non-port wire \IF_stage_inst.imem.rom[241].
  removing unused non-port wire \IF_stage_inst.imem.rom[240].
  removing unused non-port wire \IF_stage_inst.imem.rom[239].
  removing unused non-port wire \IF_stage_inst.imem.rom[238].
  removing unused non-port wire \IF_stage_inst.imem.rom[237].
  removing unused non-port wire \IF_stage_inst.imem.rom[236].
  removing unused non-port wire \IF_stage_inst.imem.rom[235].
  removing unused non-port wire \IF_stage_inst.imem.rom[234].
  removing unused non-port wire \IF_stage_inst.imem.rom[233].
  removing unused non-port wire \IF_stage_inst.imem.rom[232].
  removing unused non-port wire \IF_stage_inst.imem.rom[231].
  removing unused non-port wire \IF_stage_inst.imem.rom[230].
  removing unused non-port wire \IF_stage_inst.imem.rom[229].
  removing unused non-port wire \IF_stage_inst.imem.rom[228].
  removing unused non-port wire \IF_stage_inst.imem.rom[227].
  removing unused non-port wire \IF_stage_inst.imem.rom[226].
  removing unused non-port wire \IF_stage_inst.imem.rom[225].
  removing unused non-port wire \IF_stage_inst.imem.rom[224].
  removing unused non-port wire \IF_stage_inst.imem.rom[223].
  removing unused non-port wire \IF_stage_inst.imem.rom[222].
  removing unused non-port wire \IF_stage_inst.imem.rom[221].
  removing unused non-port wire \IF_stage_inst.imem.rom[220].
  removing unused non-port wire \IF_stage_inst.imem.rom[219].
  removing unused non-port wire \IF_stage_inst.imem.rom[218].
  removing unused non-port wire \IF_stage_inst.imem.rom[217].
  removing unused non-port wire \IF_stage_inst.imem.rom[216].
  removing unused non-port wire \IF_stage_inst.imem.rom[215].
  removing unused non-port wire \IF_stage_inst.imem.rom[214].
  removing unused non-port wire \IF_stage_inst.imem.rom[213].
  removing unused non-port wire \IF_stage_inst.imem.rom[212].
  removing unused non-port wire \IF_stage_inst.imem.rom[211].
  removing unused non-port wire \IF_stage_inst.imem.rom[210].
  removing unused non-port wire \IF_stage_inst.imem.rom[209].
  removing unused non-port wire \IF_stage_inst.imem.rom[208].
  removing unused non-port wire \IF_stage_inst.imem.rom[207].
  removing unused non-port wire \IF_stage_inst.imem.rom[206].
  removing unused non-port wire \IF_stage_inst.imem.rom[205].
  removing unused non-port wire \IF_stage_inst.imem.rom[204].
  removing unused non-port wire \IF_stage_inst.imem.rom[203].
  removing unused non-port wire \IF_stage_inst.imem.rom[202].
  removing unused non-port wire \IF_stage_inst.imem.rom[201].
  removing unused non-port wire \IF_stage_inst.imem.rom[200].
  removing unused non-port wire \IF_stage_inst.imem.rom[199].
  removing unused non-port wire \IF_stage_inst.imem.rom[198].
  removing unused non-port wire \IF_stage_inst.imem.rom[197].
  removing unused non-port wire \IF_stage_inst.imem.rom[196].
  removing unused non-port wire \IF_stage_inst.imem.rom[195].
  removing unused non-port wire \IF_stage_inst.imem.rom[194].
  removing unused non-port wire \IF_stage_inst.imem.rom[193].
  removing unused non-port wire \IF_stage_inst.imem.rom[192].
  removing unused non-port wire \IF_stage_inst.imem.rom[191].
  removing unused non-port wire \IF_stage_inst.imem.rom[190].
  removing unused non-port wire \IF_stage_inst.imem.rom[189].
  removing unused non-port wire \IF_stage_inst.imem.rom[188].
  removing unused non-port wire \IF_stage_inst.imem.rom[187].
  removing unused non-port wire \IF_stage_inst.imem.rom[186].
  removing unused non-port wire \IF_stage_inst.imem.rom[185].
  removing unused non-port wire \IF_stage_inst.imem.rom[184].
  removing unused non-port wire \IF_stage_inst.imem.rom[183].
  removing unused non-port wire \IF_stage_inst.imem.rom[182].
  removing unused non-port wire \IF_stage_inst.imem.rom[181].
  removing unused non-port wire \IF_stage_inst.imem.rom[180].
  removing unused non-port wire \IF_stage_inst.imem.rom[179].
  removing unused non-port wire \IF_stage_inst.imem.rom[178].
  removing unused non-port wire \IF_stage_inst.imem.rom[177].
  removing unused non-port wire \IF_stage_inst.imem.rom[176].
  removing unused non-port wire \IF_stage_inst.imem.rom[175].
  removing unused non-port wire \IF_stage_inst.imem.rom[174].
  removing unused non-port wire \IF_stage_inst.imem.rom[173].
  removing unused non-port wire \IF_stage_inst.imem.rom[172].
  removing unused non-port wire \IF_stage_inst.imem.rom[171].
  removing unused non-port wire \IF_stage_inst.imem.rom[170].
  removing unused non-port wire \IF_stage_inst.imem.rom[169].
  removing unused non-port wire \IF_stage_inst.imem.rom[168].
  removing unused non-port wire \IF_stage_inst.imem.rom[167].
  removing unused non-port wire \IF_stage_inst.imem.rom[166].
  removing unused non-port wire \IF_stage_inst.imem.rom[165].
  removing unused non-port wire \IF_stage_inst.imem.rom[164].
  removing unused non-port wire \IF_stage_inst.imem.rom[163].
  removing unused non-port wire \IF_stage_inst.imem.rom[162].
  removing unused non-port wire \IF_stage_inst.imem.rom[161].
  removing unused non-port wire \IF_stage_inst.imem.rom[160].
  removing unused non-port wire \IF_stage_inst.imem.rom[159].
  removing unused non-port wire \IF_stage_inst.imem.rom[158].
  removing unused non-port wire \IF_stage_inst.imem.rom[157].
  removing unused non-port wire \IF_stage_inst.imem.rom[156].
  removing unused non-port wire \IF_stage_inst.imem.rom[155].
  removing unused non-port wire \IF_stage_inst.imem.rom[154].
  removing unused non-port wire \IF_stage_inst.imem.rom[153].
  removing unused non-port wire \IF_stage_inst.imem.rom[152].
  removing unused non-port wire \IF_stage_inst.imem.rom[151].
  removing unused non-port wire \IF_stage_inst.imem.rom[150].
  removing unused non-port wire \IF_stage_inst.imem.rom[149].
  removing unused non-port wire \IF_stage_inst.imem.rom[148].
  removing unused non-port wire \IF_stage_inst.imem.rom[147].
  removing unused non-port wire \IF_stage_inst.imem.rom[146].
  removing unused non-port wire \IF_stage_inst.imem.rom[145].
  removing unused non-port wire \IF_stage_inst.imem.rom[144].
  removing unused non-port wire \IF_stage_inst.imem.rom[143].
  removing unused non-port wire \IF_stage_inst.imem.rom[142].
  removing unused non-port wire \IF_stage_inst.imem.rom[141].
  removing unused non-port wire \IF_stage_inst.imem.rom[140].
  removing unused non-port wire \IF_stage_inst.imem.rom[139].
  removing unused non-port wire \IF_stage_inst.imem.rom[138].
  removing unused non-port wire \IF_stage_inst.imem.rom[137].
  removing unused non-port wire \IF_stage_inst.imem.rom[136].
  removing unused non-port wire \IF_stage_inst.imem.rom[135].
  removing unused non-port wire \IF_stage_inst.imem.rom[134].
  removing unused non-port wire \IF_stage_inst.imem.rom[133].
  removing unused non-port wire \IF_stage_inst.imem.rom[132].
  removing unused non-port wire \IF_stage_inst.imem.rom[131].
  removing unused non-port wire \IF_stage_inst.imem.rom[130].
  removing unused non-port wire \IF_stage_inst.imem.rom[129].
  removing unused non-port wire \IF_stage_inst.imem.rom[128].
  removing unused non-port wire \IF_stage_inst.imem.rom[127].
  removing unused non-port wire \IF_stage_inst.imem.rom[126].
  removing unused non-port wire \IF_stage_inst.imem.rom[125].
  removing unused non-port wire \IF_stage_inst.imem.rom[124].
  removing unused non-port wire \IF_stage_inst.imem.rom[123].
  removing unused non-port wire \IF_stage_inst.imem.rom[122].
  removing unused non-port wire \IF_stage_inst.imem.rom[121].
  removing unused non-port wire \IF_stage_inst.imem.rom[120].
  removing unused non-port wire \IF_stage_inst.imem.rom[119].
  removing unused non-port wire \IF_stage_inst.imem.rom[118].
  removing unused non-port wire \IF_stage_inst.imem.rom[117].
  removing unused non-port wire \IF_stage_inst.imem.rom[116].
  removing unused non-port wire \IF_stage_inst.imem.rom[115].
  removing unused non-port wire \IF_stage_inst.imem.rom[114].
  removing unused non-port wire \IF_stage_inst.imem.rom[113].
  removing unused non-port wire \IF_stage_inst.imem.rom[112].
  removing unused non-port wire \IF_stage_inst.imem.rom[111].
  removing unused non-port wire \IF_stage_inst.imem.rom[110].
  removing unused non-port wire \IF_stage_inst.imem.rom[109].
  removing unused non-port wire \IF_stage_inst.imem.rom[108].
  removing unused non-port wire \IF_stage_inst.imem.rom[107].
  removing unused non-port wire \IF_stage_inst.imem.rom[106].
  removing unused non-port wire \IF_stage_inst.imem.rom[105].
  removing unused non-port wire \IF_stage_inst.imem.rom[104].
  removing unused non-port wire \IF_stage_inst.imem.rom[103].
  removing unused non-port wire \IF_stage_inst.imem.rom[102].
  removing unused non-port wire \IF_stage_inst.imem.rom[101].
  removing unused non-port wire \IF_stage_inst.imem.rom[100].
  removing unused non-port wire \IF_stage_inst.imem.rom[99].
  removing unused non-port wire \IF_stage_inst.imem.rom[98].
  removing unused non-port wire \IF_stage_inst.imem.rom[97].
  removing unused non-port wire \IF_stage_inst.imem.rom[96].
  removing unused non-port wire \IF_stage_inst.imem.rom[95].
  removing unused non-port wire \IF_stage_inst.imem.rom[94].
  removing unused non-port wire \IF_stage_inst.imem.rom[93].
  removing unused non-port wire \IF_stage_inst.imem.rom[92].
  removing unused non-port wire \IF_stage_inst.imem.rom[91].
  removing unused non-port wire \IF_stage_inst.imem.rom[90].
  removing unused non-port wire \IF_stage_inst.imem.rom[89].
  removing unused non-port wire \IF_stage_inst.imem.rom[88].
  removing unused non-port wire \IF_stage_inst.imem.rom[87].
  removing unused non-port wire \IF_stage_inst.imem.rom[86].
  removing unused non-port wire \IF_stage_inst.imem.rom[85].
  removing unused non-port wire \IF_stage_inst.imem.rom[84].
  removing unused non-port wire \IF_stage_inst.imem.rom[83].
  removing unused non-port wire \IF_stage_inst.imem.rom[82].
  removing unused non-port wire \IF_stage_inst.imem.rom[81].
  removing unused non-port wire \IF_stage_inst.imem.rom[80].
  removing unused non-port wire \IF_stage_inst.imem.rom[79].
  removing unused non-port wire \IF_stage_inst.imem.rom[78].
  removing unused non-port wire \IF_stage_inst.imem.rom[77].
  removing unused non-port wire \IF_stage_inst.imem.rom[76].
  removing unused non-port wire \IF_stage_inst.imem.rom[75].
  removing unused non-port wire \IF_stage_inst.imem.rom[74].
  removing unused non-port wire \IF_stage_inst.imem.rom[73].
  removing unused non-port wire \IF_stage_inst.imem.rom[72].
  removing unused non-port wire \IF_stage_inst.imem.rom[71].
  removing unused non-port wire \IF_stage_inst.imem.rom[70].
  removing unused non-port wire \IF_stage_inst.imem.rom[69].
  removing unused non-port wire \IF_stage_inst.imem.rom[68].
  removing unused non-port wire \IF_stage_inst.imem.rom[67].
  removing unused non-port wire \IF_stage_inst.imem.rom[66].
  removing unused non-port wire \IF_stage_inst.imem.rom[65].
  removing unused non-port wire \IF_stage_inst.imem.rom[64].
  removing unused non-port wire \IF_stage_inst.imem.rom[63].
  removing unused non-port wire \IF_stage_inst.imem.rom[62].
  removing unused non-port wire \IF_stage_inst.imem.rom[61].
  removing unused non-port wire \IF_stage_inst.imem.rom[60].
  removing unused non-port wire \IF_stage_inst.imem.rom[59].
  removing unused non-port wire \IF_stage_inst.imem.rom[58].
  removing unused non-port wire \IF_stage_inst.imem.rom[57].
  removing unused non-port wire \IF_stage_inst.imem.rom[56].
  removing unused non-port wire \IF_stage_inst.imem.rom[55].
  removing unused non-port wire \IF_stage_inst.imem.rom[54].
  removing unused non-port wire \IF_stage_inst.imem.rom[53].
  removing unused non-port wire \IF_stage_inst.imem.rom[52].
  removing unused non-port wire \IF_stage_inst.imem.rom[51].
  removing unused non-port wire \IF_stage_inst.imem.rom[50].
  removing unused non-port wire \IF_stage_inst.imem.rom[49].
  removing unused non-port wire \IF_stage_inst.imem.rom[48].
  removing unused non-port wire \IF_stage_inst.imem.rom[47].
  removing unused non-port wire \IF_stage_inst.imem.rom[46].
  removing unused non-port wire \IF_stage_inst.imem.rom[45].
  removing unused non-port wire \IF_stage_inst.imem.rom[44].
  removing unused non-port wire \IF_stage_inst.imem.rom[43].
  removing unused non-port wire \IF_stage_inst.imem.rom[42].
  removing unused non-port wire \IF_stage_inst.imem.rom[41].
  removing unused non-port wire \IF_stage_inst.imem.rom[40].
  removing unused non-port wire \IF_stage_inst.imem.rom[39].
  removing unused non-port wire \IF_stage_inst.imem.rom[38].
  removing unused non-port wire \IF_stage_inst.imem.rom[37].
  removing unused non-port wire \IF_stage_inst.imem.rom[36].
  removing unused non-port wire \IF_stage_inst.imem.rom[35].
  removing unused non-port wire \IF_stage_inst.imem.rom[34].
  removing unused non-port wire \IF_stage_inst.imem.rom[33].
  removing unused non-port wire \IF_stage_inst.imem.rom[32].
  removing unused non-port wire \IF_stage_inst.imem.rom[31].
  removing unused non-port wire \IF_stage_inst.imem.rom[30].
  removing unused non-port wire \IF_stage_inst.imem.rom[29].
  removing unused non-port wire \IF_stage_inst.imem.rom[28].
  removing unused non-port wire \IF_stage_inst.imem.rom[27].
  removing unused non-port wire \IF_stage_inst.imem.rom[26].
  removing unused non-port wire \IF_stage_inst.imem.rom[25].
  removing unused non-port wire \IF_stage_inst.imem.rom[24].
  removing unused non-port wire \IF_stage_inst.imem.rom[23].
  removing unused non-port wire \IF_stage_inst.imem.rom[22].
  removing unused non-port wire \IF_stage_inst.imem.rom[21].
  removing unused non-port wire \IF_stage_inst.imem.rom[20].
  removing unused non-port wire \IF_stage_inst.imem.rom[19].
  removing unused non-port wire \IF_stage_inst.imem.rom[18].
  removing unused non-port wire \IF_stage_inst.imem.rom[17].
  removing unused non-port wire \IF_stage_inst.imem.rom[16].
  removing unused non-port wire \IF_stage_inst.imem.rom[15].
  removing unused non-port wire \IF_stage_inst.imem.rom[14].
  removing unused non-port wire \IF_stage_inst.imem.rom[13].
  removing unused non-port wire \IF_stage_inst.imem.rom[12].
  removing unused non-port wire \IF_stage_inst.imem.rom[11].
  removing unused non-port wire \IF_stage_inst.imem.rom[10].
  removing unused non-port wire \IF_stage_inst.imem.rom[9].
  removing unused non-port wire \IF_stage_inst.imem.rom[8].
  removing unused non-port wire \IF_stage_inst.imem.rom[7].
  removing unused non-port wire \IF_stage_inst.imem.rom[6].
  removing unused non-port wire \IF_stage_inst.imem.rom[5].
  removing unused non-port wire \IF_stage_inst.imem.rom[4].
  removing unused non-port wire \IF_stage_inst.imem.rom[3].
  removing unused non-port wire \IF_stage_inst.imem.rom[2].
  removing unused non-port wire \IF_stage_inst.imem.rom[1].
  removing unused non-port wire \IF_stage_inst.imem.rom[0].
  removed 768 unused temporary wires.
Removed 23 unused cells and 997 unused wires.

13.12.8. Executing OPT_EXPR pass (perform const folding).
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][7][0]$1296' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][6][0]$a$1105 = 16'xxxxxxxxxxxxxxxx'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][7][1]$1299' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][6][0]$b$1106 = 16'xxxxxxxxxxxxxxxx'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][6][0]$1104' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][5][0]$a$1009 = $memory\IF_stage_inst.imem.rom$rdmux[0][6][0]$a$1105'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][7][2]$1302' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][6][1]$a$1108 = 16'xxxxxxxxxxxxxxxx'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][7][3]$1305' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][6][1]$b$1109 = 16'xxxxxxxxxxxxxxxx'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][6][1]$1107' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][5][0]$b$1010 = $memory\IF_stage_inst.imem.rom$rdmux[0][6][1]$a$1108'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][5][0]$1008' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][4][0]$a$961 = $memory\IF_stage_inst.imem.rom$rdmux[0][5][0]$a$1009'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][7][4]$1308' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][6][2]$a$1111 = 16'xxxxxxxxxxxxxxxx'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][7][5]$1311' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][6][2]$b$1112 = 16'xxxxxxxxxxxxxxxx'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][6][2]$1110' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][5][1]$a$1012 = $memory\IF_stage_inst.imem.rom$rdmux[0][6][2]$a$1111'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][7][6]$1314' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][6][3]$a$1114 = 16'xxxxxxxxxxxxxxxx'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][7][7]$1317' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][6][3]$b$1115 = 16'xxxxxxxxxxxxxxxx'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][6][3]$1113' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][5][1]$b$1013 = $memory\IF_stage_inst.imem.rom$rdmux[0][6][3]$a$1114'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][5][1]$1011' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][4][0]$b$962 = $memory\IF_stage_inst.imem.rom$rdmux[0][5][1]$a$1012'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][4][0]$960' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][3][0]$a$937 = $memory\IF_stage_inst.imem.rom$rdmux[0][4][0]$a$961'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][7][8]$1320' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][6][4]$a$1117 = 16'xxxxxxxxxxxxxxxx'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][7][9]$1323' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][6][4]$b$1118 = 16'xxxxxxxxxxxxxxxx'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][6][4]$1116' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][5][2]$a$1015 = $memory\IF_stage_inst.imem.rom$rdmux[0][6][4]$a$1117'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][7][10]$1326' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][6][5]$a$1120 = 16'xxxxxxxxxxxxxxxx'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][7][11]$1329' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][6][5]$b$1121 = 16'xxxxxxxxxxxxxxxx'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][6][5]$1119' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][5][2]$b$1016 = $memory\IF_stage_inst.imem.rom$rdmux[0][6][5]$a$1120'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][5][2]$1014' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][4][1]$a$964 = $memory\IF_stage_inst.imem.rom$rdmux[0][5][2]$a$1015'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][7][12]$1332' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][6][6]$a$1123 = 16'xxxxxxxxxxxxxxxx'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][7][13]$1335' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][6][6]$b$1124 = 16'xxxxxxxxxxxxxxxx'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][6][6]$1122' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][5][3]$a$1018 = $memory\IF_stage_inst.imem.rom$rdmux[0][6][6]$a$1123'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][7][14]$1338' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][6][7]$a$1126 = 16'xxxxxxxxxxxxxxxx'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][7][15]$1341' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][6][7]$b$1127 = 16'xxxxxxxxxxxxxxxx'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][6][7]$1125' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][5][3]$b$1019 = $memory\IF_stage_inst.imem.rom$rdmux[0][6][7]$a$1126'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][5][3]$1017' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][4][1]$b$965 = $memory\IF_stage_inst.imem.rom$rdmux[0][5][3]$a$1018'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][4][1]$963' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][3][0]$b$938 = $memory\IF_stage_inst.imem.rom$rdmux[0][4][1]$a$964'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][3][0]$936' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][2][0]$a$925 = $memory\IF_stage_inst.imem.rom$rdmux[0][3][0]$a$937'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][7][16]$1344' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][6][8]$a$1129 = 16'xxxxxxxxxxxxxxxx'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][7][17]$1347' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][6][8]$b$1130 = 16'xxxxxxxxxxxxxxxx'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][6][8]$1128' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][5][4]$a$1021 = $memory\IF_stage_inst.imem.rom$rdmux[0][6][8]$a$1129'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][7][18]$1350' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][6][9]$a$1132 = 16'xxxxxxxxxxxxxxxx'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][7][19]$1353' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][6][9]$b$1133 = 16'xxxxxxxxxxxxxxxx'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][6][9]$1131' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][5][4]$b$1022 = $memory\IF_stage_inst.imem.rom$rdmux[0][6][9]$a$1132'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][5][4]$1020' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][4][2]$a$967 = $memory\IF_stage_inst.imem.rom$rdmux[0][5][4]$a$1021'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][7][20]$1356' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][6][10]$a$1135 = 16'xxxxxxxxxxxxxxxx'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][7][21]$1359' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][6][10]$b$1136 = 16'xxxxxxxxxxxxxxxx'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][6][10]$1134' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][5][5]$a$1024 = $memory\IF_stage_inst.imem.rom$rdmux[0][6][10]$a$1135'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][7][22]$1362' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][6][11]$a$1138 = 16'xxxxxxxxxxxxxxxx'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][7][23]$1365' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][6][11]$b$1139 = 16'xxxxxxxxxxxxxxxx'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][6][11]$1137' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][5][5]$b$1025 = $memory\IF_stage_inst.imem.rom$rdmux[0][6][11]$a$1138'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][5][5]$1023' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][4][2]$b$968 = $memory\IF_stage_inst.imem.rom$rdmux[0][5][5]$a$1024'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][4][2]$966' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][3][1]$a$940 = $memory\IF_stage_inst.imem.rom$rdmux[0][4][2]$a$967'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][7][24]$1368' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][6][12]$a$1141 = 16'xxxxxxxxxxxxxxxx'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][7][25]$1371' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][6][12]$b$1142 = 16'xxxxxxxxxxxxxxxx'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][6][12]$1140' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][5][6]$a$1027 = $memory\IF_stage_inst.imem.rom$rdmux[0][6][12]$a$1141'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][7][26]$1374' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][6][13]$a$1144 = 16'xxxxxxxxxxxxxxxx'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][7][27]$1377' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][6][13]$b$1145 = 16'xxxxxxxxxxxxxxxx'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][6][13]$1143' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][5][6]$b$1028 = $memory\IF_stage_inst.imem.rom$rdmux[0][6][13]$a$1144'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][5][6]$1026' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][4][3]$a$970 = $memory\IF_stage_inst.imem.rom$rdmux[0][5][6]$a$1027'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][7][28]$1380' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][6][14]$a$1147 = 16'xxxxxxxxxxxxxxxx'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][7][29]$1383' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][6][14]$b$1148 = 16'xxxxxxxxxxxxxxxx'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][6][14]$1146' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][5][7]$a$1030 = $memory\IF_stage_inst.imem.rom$rdmux[0][6][14]$a$1147'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][7][30]$1386' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][6][15]$a$1150 = 16'xxxxxxxxxxxxxxxx'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][7][31]$1389' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][6][15]$b$1151 = 16'xxxxxxxxxxxxxxxx'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][6][15]$1149' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][5][7]$b$1031 = $memory\IF_stage_inst.imem.rom$rdmux[0][6][15]$a$1150'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][5][7]$1029' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][4][3]$b$971 = $memory\IF_stage_inst.imem.rom$rdmux[0][5][7]$a$1030'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][4][3]$969' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][3][1]$b$941 = $memory\IF_stage_inst.imem.rom$rdmux[0][4][3]$a$970'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][3][1]$939' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][2][0]$b$926 = $memory\IF_stage_inst.imem.rom$rdmux[0][3][1]$a$940'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][2][0]$924' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][1][0]$a$919 = $memory\IF_stage_inst.imem.rom$rdmux[0][2][0]$a$925'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][7][32]$1392' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][6][16]$a$1153 = 16'xxxxxxxxxxxxxxxx'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][7][33]$1395' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][6][16]$b$1154 = 16'xxxxxxxxxxxxxxxx'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][6][16]$1152' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][5][8]$a$1033 = $memory\IF_stage_inst.imem.rom$rdmux[0][6][16]$a$1153'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][7][34]$1398' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][6][17]$a$1156 = 16'xxxxxxxxxxxxxxxx'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][7][35]$1401' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][6][17]$b$1157 = 16'xxxxxxxxxxxxxxxx'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][6][17]$1155' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][5][8]$b$1034 = $memory\IF_stage_inst.imem.rom$rdmux[0][6][17]$a$1156'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][5][8]$1032' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][4][4]$a$973 = $memory\IF_stage_inst.imem.rom$rdmux[0][5][8]$a$1033'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][7][36]$1404' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][6][18]$a$1159 = 16'xxxxxxxxxxxxxxxx'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][7][37]$1407' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][6][18]$b$1160 = 16'xxxxxxxxxxxxxxxx'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][6][18]$1158' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][5][9]$a$1036 = $memory\IF_stage_inst.imem.rom$rdmux[0][6][18]$a$1159'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][7][38]$1410' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][6][19]$a$1162 = 16'xxxxxxxxxxxxxxxx'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][7][39]$1413' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][6][19]$b$1163 = 16'xxxxxxxxxxxxxxxx'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][6][19]$1161' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][5][9]$b$1037 = $memory\IF_stage_inst.imem.rom$rdmux[0][6][19]$a$1162'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][5][9]$1035' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][4][4]$b$974 = $memory\IF_stage_inst.imem.rom$rdmux[0][5][9]$a$1036'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][4][4]$972' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][3][2]$a$943 = $memory\IF_stage_inst.imem.rom$rdmux[0][4][4]$a$973'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][7][40]$1416' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][6][20]$a$1165 = 16'xxxxxxxxxxxxxxxx'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][7][41]$1419' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][6][20]$b$1166 = 16'xxxxxxxxxxxxxxxx'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][6][20]$1164' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][5][10]$a$1039 = $memory\IF_stage_inst.imem.rom$rdmux[0][6][20]$a$1165'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][7][42]$1422' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][6][21]$a$1168 = 16'xxxxxxxxxxxxxxxx'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][7][43]$1425' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][6][21]$b$1169 = 16'xxxxxxxxxxxxxxxx'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][6][21]$1167' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][5][10]$b$1040 = $memory\IF_stage_inst.imem.rom$rdmux[0][6][21]$a$1168'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][5][10]$1038' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][4][5]$a$976 = $memory\IF_stage_inst.imem.rom$rdmux[0][5][10]$a$1039'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][7][44]$1428' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][6][22]$a$1171 = 16'xxxxxxxxxxxxxxxx'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][7][45]$1431' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][6][22]$b$1172 = 16'xxxxxxxxxxxxxxxx'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][6][22]$1170' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][5][11]$a$1042 = $memory\IF_stage_inst.imem.rom$rdmux[0][6][22]$a$1171'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][7][46]$1434' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][6][23]$a$1174 = 16'xxxxxxxxxxxxxxxx'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][7][47]$1437' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][6][23]$b$1175 = 16'xxxxxxxxxxxxxxxx'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][6][23]$1173' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][5][11]$b$1043 = $memory\IF_stage_inst.imem.rom$rdmux[0][6][23]$a$1174'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][5][11]$1041' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][4][5]$b$977 = $memory\IF_stage_inst.imem.rom$rdmux[0][5][11]$a$1042'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][4][5]$975' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][3][2]$b$944 = $memory\IF_stage_inst.imem.rom$rdmux[0][4][5]$a$976'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][3][2]$942' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][2][1]$a$928 = $memory\IF_stage_inst.imem.rom$rdmux[0][3][2]$a$943'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][7][48]$1440' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][6][24]$a$1177 = 16'xxxxxxxxxxxxxxxx'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][7][49]$1443' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][6][24]$b$1178 = 16'xxxxxxxxxxxxxxxx'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][6][24]$1176' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][5][12]$a$1045 = $memory\IF_stage_inst.imem.rom$rdmux[0][6][24]$a$1177'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][7][50]$1446' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][6][25]$a$1180 = 16'xxxxxxxxxxxxxxxx'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][7][51]$1449' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][6][25]$b$1181 = 16'xxxxxxxxxxxxxxxx'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][6][25]$1179' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][5][12]$b$1046 = $memory\IF_stage_inst.imem.rom$rdmux[0][6][25]$a$1180'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][5][12]$1044' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][4][6]$a$979 = $memory\IF_stage_inst.imem.rom$rdmux[0][5][12]$a$1045'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][7][52]$1452' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][6][26]$a$1183 = 16'xxxxxxxxxxxxxxxx'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][7][53]$1455' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][6][26]$b$1184 = 16'xxxxxxxxxxxxxxxx'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][6][26]$1182' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][5][13]$a$1048 = $memory\IF_stage_inst.imem.rom$rdmux[0][6][26]$a$1183'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][7][54]$1458' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][6][27]$a$1186 = 16'xxxxxxxxxxxxxxxx'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][7][55]$1461' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][6][27]$b$1187 = 16'xxxxxxxxxxxxxxxx'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][6][27]$1185' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][5][13]$b$1049 = $memory\IF_stage_inst.imem.rom$rdmux[0][6][27]$a$1186'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][5][13]$1047' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][4][6]$b$980 = $memory\IF_stage_inst.imem.rom$rdmux[0][5][13]$a$1048'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][4][6]$978' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][3][3]$a$946 = $memory\IF_stage_inst.imem.rom$rdmux[0][4][6]$a$979'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][7][56]$1464' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][6][28]$a$1189 = 16'xxxxxxxxxxxxxxxx'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][7][57]$1467' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][6][28]$b$1190 = 16'xxxxxxxxxxxxxxxx'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][6][28]$1188' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][5][14]$a$1051 = $memory\IF_stage_inst.imem.rom$rdmux[0][6][28]$a$1189'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][7][58]$1470' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][6][29]$a$1192 = 16'xxxxxxxxxxxxxxxx'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][7][59]$1473' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][6][29]$b$1193 = 16'xxxxxxxxxxxxxxxx'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][6][29]$1191' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][5][14]$b$1052 = $memory\IF_stage_inst.imem.rom$rdmux[0][6][29]$a$1192'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][5][14]$1050' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][4][7]$a$982 = $memory\IF_stage_inst.imem.rom$rdmux[0][5][14]$a$1051'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][7][60]$1476' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][6][30]$a$1195 = 16'xxxxxxxxxxxxxxxx'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][7][61]$1479' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][6][30]$b$1196 = 16'xxxxxxxxxxxxxxxx'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][6][30]$1194' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][5][15]$a$1054 = $memory\IF_stage_inst.imem.rom$rdmux[0][6][30]$a$1195'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][7][62]$1482' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][6][31]$a$1198 = 16'xxxxxxxxxxxxxxxx'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][7][63]$1485' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][6][31]$b$1199 = 16'xxxxxxxxxxxxxxxx'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][6][31]$1197' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][5][15]$b$1055 = $memory\IF_stage_inst.imem.rom$rdmux[0][6][31]$a$1198'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][5][15]$1053' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][4][7]$b$983 = $memory\IF_stage_inst.imem.rom$rdmux[0][5][15]$a$1054'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][4][7]$981' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][3][3]$b$947 = $memory\IF_stage_inst.imem.rom$rdmux[0][4][7]$a$982'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][3][3]$945' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][2][1]$b$929 = $memory\IF_stage_inst.imem.rom$rdmux[0][3][3]$a$946'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][2][1]$927' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][1][0]$b$920 = $memory\IF_stage_inst.imem.rom$rdmux[0][2][1]$a$928'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][1][0]$918' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][0][0]$a$916 = $memory\IF_stage_inst.imem.rom$rdmux[0][1][0]$a$919'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][7][64]$1488' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][6][32]$a$1201 = 16'xxxxxxxxxxxxxxxx'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][7][65]$1491' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][6][32]$b$1202 = 16'xxxxxxxxxxxxxxxx'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][6][32]$1200' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][5][16]$a$1057 = $memory\IF_stage_inst.imem.rom$rdmux[0][6][32]$a$1201'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][7][66]$1494' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][6][33]$a$1204 = 16'xxxxxxxxxxxxxxxx'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][7][67]$1497' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][6][33]$b$1205 = 16'xxxxxxxxxxxxxxxx'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][6][33]$1203' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][5][16]$b$1058 = $memory\IF_stage_inst.imem.rom$rdmux[0][6][33]$a$1204'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][5][16]$1056' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][4][8]$a$985 = $memory\IF_stage_inst.imem.rom$rdmux[0][5][16]$a$1057'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][7][68]$1500' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][6][34]$a$1207 = 16'xxxxxxxxxxxxxxxx'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][7][69]$1503' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][6][34]$b$1208 = 16'xxxxxxxxxxxxxxxx'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][6][34]$1206' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][5][17]$a$1060 = $memory\IF_stage_inst.imem.rom$rdmux[0][6][34]$a$1207'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][7][70]$1506' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][6][35]$a$1210 = 16'xxxxxxxxxxxxxxxx'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][7][71]$1509' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][6][35]$b$1211 = 16'xxxxxxxxxxxxxxxx'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][6][35]$1209' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][5][17]$b$1061 = $memory\IF_stage_inst.imem.rom$rdmux[0][6][35]$a$1210'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][5][17]$1059' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][4][8]$b$986 = $memory\IF_stage_inst.imem.rom$rdmux[0][5][17]$a$1060'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][4][8]$984' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][3][4]$a$949 = $memory\IF_stage_inst.imem.rom$rdmux[0][4][8]$a$985'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][7][72]$1512' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][6][36]$a$1213 = 16'xxxxxxxxxxxxxxxx'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][7][73]$1515' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][6][36]$b$1214 = 16'xxxxxxxxxxxxxxxx'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][6][36]$1212' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][5][18]$a$1063 = $memory\IF_stage_inst.imem.rom$rdmux[0][6][36]$a$1213'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][7][74]$1518' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][6][37]$a$1216 = 16'xxxxxxxxxxxxxxxx'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][7][75]$1521' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][6][37]$b$1217 = 16'xxxxxxxxxxxxxxxx'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][6][37]$1215' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][5][18]$b$1064 = $memory\IF_stage_inst.imem.rom$rdmux[0][6][37]$a$1216'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][5][18]$1062' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][4][9]$a$988 = $memory\IF_stage_inst.imem.rom$rdmux[0][5][18]$a$1063'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][7][76]$1524' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][6][38]$a$1219 = 16'xxxxxxxxxxxxxxxx'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][7][77]$1527' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][6][38]$b$1220 = 16'xxxxxxxxxxxxxxxx'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][6][38]$1218' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][5][19]$a$1066 = $memory\IF_stage_inst.imem.rom$rdmux[0][6][38]$a$1219'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][7][78]$1530' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][6][39]$a$1222 = 16'xxxxxxxxxxxxxxxx'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][7][79]$1533' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][6][39]$b$1223 = 16'xxxxxxxxxxxxxxxx'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][6][39]$1221' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][5][19]$b$1067 = $memory\IF_stage_inst.imem.rom$rdmux[0][6][39]$a$1222'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][5][19]$1065' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][4][9]$b$989 = $memory\IF_stage_inst.imem.rom$rdmux[0][5][19]$a$1066'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][4][9]$987' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][3][4]$b$950 = $memory\IF_stage_inst.imem.rom$rdmux[0][4][9]$a$988'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][3][4]$948' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][2][2]$a$931 = $memory\IF_stage_inst.imem.rom$rdmux[0][3][4]$a$949'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][7][80]$1536' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][6][40]$a$1225 = 16'xxxxxxxxxxxxxxxx'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][7][81]$1539' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][6][40]$b$1226 = 16'xxxxxxxxxxxxxxxx'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][6][40]$1224' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][5][20]$a$1069 = $memory\IF_stage_inst.imem.rom$rdmux[0][6][40]$a$1225'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][7][82]$1542' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][6][41]$a$1228 = 16'xxxxxxxxxxxxxxxx'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][7][83]$1545' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][6][41]$b$1229 = 16'xxxxxxxxxxxxxxxx'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][6][41]$1227' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][5][20]$b$1070 = $memory\IF_stage_inst.imem.rom$rdmux[0][6][41]$a$1228'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][5][20]$1068' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][4][10]$a$991 = $memory\IF_stage_inst.imem.rom$rdmux[0][5][20]$a$1069'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][7][84]$1548' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][6][42]$a$1231 = 16'xxxxxxxxxxxxxxxx'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][7][85]$1551' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][6][42]$b$1232 = 16'xxxxxxxxxxxxxxxx'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][6][42]$1230' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][5][21]$a$1072 = $memory\IF_stage_inst.imem.rom$rdmux[0][6][42]$a$1231'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][7][86]$1554' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][6][43]$a$1234 = 16'xxxxxxxxxxxxxxxx'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][7][87]$1557' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][6][43]$b$1235 = 16'xxxxxxxxxxxxxxxx'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][6][43]$1233' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][5][21]$b$1073 = $memory\IF_stage_inst.imem.rom$rdmux[0][6][43]$a$1234'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][5][21]$1071' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][4][10]$b$992 = $memory\IF_stage_inst.imem.rom$rdmux[0][5][21]$a$1072'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][4][10]$990' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][3][5]$a$952 = $memory\IF_stage_inst.imem.rom$rdmux[0][4][10]$a$991'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][7][88]$1560' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][6][44]$a$1237 = 16'xxxxxxxxxxxxxxxx'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][7][89]$1563' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][6][44]$b$1238 = 16'xxxxxxxxxxxxxxxx'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][6][44]$1236' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][5][22]$a$1075 = $memory\IF_stage_inst.imem.rom$rdmux[0][6][44]$a$1237'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][7][90]$1566' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][6][45]$a$1240 = 16'xxxxxxxxxxxxxxxx'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][7][91]$1569' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][6][45]$b$1241 = 16'xxxxxxxxxxxxxxxx'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][6][45]$1239' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][5][22]$b$1076 = $memory\IF_stage_inst.imem.rom$rdmux[0][6][45]$a$1240'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][5][22]$1074' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][4][11]$a$994 = $memory\IF_stage_inst.imem.rom$rdmux[0][5][22]$a$1075'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][7][92]$1572' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][6][46]$a$1243 = 16'xxxxxxxxxxxxxxxx'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][7][93]$1575' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][6][46]$b$1244 = 16'xxxxxxxxxxxxxxxx'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][6][46]$1242' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][5][23]$a$1078 = $memory\IF_stage_inst.imem.rom$rdmux[0][6][46]$a$1243'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][7][94]$1578' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][6][47]$a$1246 = 16'xxxxxxxxxxxxxxxx'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][7][95]$1581' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][6][47]$b$1247 = 16'xxxxxxxxxxxxxxxx'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][6][47]$1245' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][5][23]$b$1079 = $memory\IF_stage_inst.imem.rom$rdmux[0][6][47]$a$1246'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][5][23]$1077' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][4][11]$b$995 = $memory\IF_stage_inst.imem.rom$rdmux[0][5][23]$a$1078'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][4][11]$993' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][3][5]$b$953 = $memory\IF_stage_inst.imem.rom$rdmux[0][4][11]$a$994'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][3][5]$951' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][2][2]$b$932 = $memory\IF_stage_inst.imem.rom$rdmux[0][3][5]$a$952'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][2][2]$930' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][1][1]$a$922 = $memory\IF_stage_inst.imem.rom$rdmux[0][2][2]$a$931'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][7][96]$1584' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][6][48]$a$1249 = 16'xxxxxxxxxxxxxxxx'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][7][97]$1587' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][6][48]$b$1250 = 16'xxxxxxxxxxxxxxxx'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][6][48]$1248' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][5][24]$a$1081 = $memory\IF_stage_inst.imem.rom$rdmux[0][6][48]$a$1249'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][7][98]$1590' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][6][49]$a$1252 = 16'xxxxxxxxxxxxxxxx'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][7][99]$1593' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][6][49]$b$1253 = 16'xxxxxxxxxxxxxxxx'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][6][49]$1251' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][5][24]$b$1082 = $memory\IF_stage_inst.imem.rom$rdmux[0][6][49]$a$1252'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][5][24]$1080' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][4][12]$a$997 = $memory\IF_stage_inst.imem.rom$rdmux[0][5][24]$a$1081'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][7][100]$1596' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][6][50]$a$1255 = 16'xxxxxxxxxxxxxxxx'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][7][101]$1599' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][6][50]$b$1256 = 16'xxxxxxxxxxxxxxxx'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][6][50]$1254' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][5][25]$a$1084 = $memory\IF_stage_inst.imem.rom$rdmux[0][6][50]$a$1255'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][7][102]$1602' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][6][51]$a$1258 = 16'xxxxxxxxxxxxxxxx'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][7][103]$1605' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][6][51]$b$1259 = 16'xxxxxxxxxxxxxxxx'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][6][51]$1257' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][5][25]$b$1085 = $memory\IF_stage_inst.imem.rom$rdmux[0][6][51]$a$1258'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][5][25]$1083' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][4][12]$b$998 = $memory\IF_stage_inst.imem.rom$rdmux[0][5][25]$a$1084'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][4][12]$996' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][3][6]$a$955 = $memory\IF_stage_inst.imem.rom$rdmux[0][4][12]$a$997'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][7][104]$1608' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][6][52]$a$1261 = 16'xxxxxxxxxxxxxxxx'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][7][105]$1611' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][6][52]$b$1262 = 16'xxxxxxxxxxxxxxxx'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][6][52]$1260' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][5][26]$a$1087 = $memory\IF_stage_inst.imem.rom$rdmux[0][6][52]$a$1261'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][7][106]$1614' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][6][53]$a$1264 = 16'xxxxxxxxxxxxxxxx'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][7][107]$1617' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][6][53]$b$1265 = 16'xxxxxxxxxxxxxxxx'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][6][53]$1263' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][5][26]$b$1088 = $memory\IF_stage_inst.imem.rom$rdmux[0][6][53]$a$1264'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][5][26]$1086' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][4][13]$a$1000 = $memory\IF_stage_inst.imem.rom$rdmux[0][5][26]$a$1087'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][7][108]$1620' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][6][54]$a$1267 = 16'xxxxxxxxxxxxxxxx'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][7][109]$1623' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][6][54]$b$1268 = 16'xxxxxxxxxxxxxxxx'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][6][54]$1266' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][5][27]$a$1090 = $memory\IF_stage_inst.imem.rom$rdmux[0][6][54]$a$1267'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][7][110]$1626' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][6][55]$a$1270 = 16'xxxxxxxxxxxxxxxx'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][7][111]$1629' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][6][55]$b$1271 = 16'xxxxxxxxxxxxxxxx'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][6][55]$1269' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][5][27]$b$1091 = $memory\IF_stage_inst.imem.rom$rdmux[0][6][55]$a$1270'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][5][27]$1089' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][4][13]$b$1001 = $memory\IF_stage_inst.imem.rom$rdmux[0][5][27]$a$1090'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][4][13]$999' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][3][6]$b$956 = $memory\IF_stage_inst.imem.rom$rdmux[0][4][13]$a$1000'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][3][6]$954' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][2][3]$a$934 = $memory\IF_stage_inst.imem.rom$rdmux[0][3][6]$a$955'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][7][112]$1632' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][6][56]$a$1273 = 16'xxxxxxxxxxxxxxxx'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][7][113]$1635' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][6][56]$b$1274 = 16'xxxxxxxxxxxxxxxx'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][6][56]$1272' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][5][28]$a$1093 = $memory\IF_stage_inst.imem.rom$rdmux[0][6][56]$a$1273'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][7][114]$1638' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][6][57]$a$1276 = 16'xxxxxxxxxxxxxxxx'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][7][115]$1641' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][6][57]$b$1277 = 16'xxxxxxxxxxxxxxxx'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][6][57]$1275' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][5][28]$b$1094 = $memory\IF_stage_inst.imem.rom$rdmux[0][6][57]$a$1276'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][5][28]$1092' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][4][14]$a$1003 = $memory\IF_stage_inst.imem.rom$rdmux[0][5][28]$a$1093'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][7][116]$1644' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][6][58]$a$1279 = 16'xxxxxxxxxxxxxxxx'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][7][117]$1647' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][6][58]$b$1280 = 16'xxxxxxxxxxxxxxxx'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][6][58]$1278' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][5][29]$a$1096 = $memory\IF_stage_inst.imem.rom$rdmux[0][6][58]$a$1279'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][7][118]$1650' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][6][59]$a$1282 = 16'xxxxxxxxxxxxxxxx'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][7][119]$1653' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][6][59]$b$1283 = 16'xxxxxxxxxxxxxxxx'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][6][59]$1281' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][5][29]$b$1097 = $memory\IF_stage_inst.imem.rom$rdmux[0][6][59]$a$1282'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][5][29]$1095' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][4][14]$b$1004 = $memory\IF_stage_inst.imem.rom$rdmux[0][5][29]$a$1096'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][4][14]$1002' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][3][7]$a$958 = $memory\IF_stage_inst.imem.rom$rdmux[0][4][14]$a$1003'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][7][120]$1656' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][6][60]$a$1285 = 16'xxxxxxxxxxxxxxxx'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][7][121]$1659' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][6][60]$b$1286 = 16'xxxxxxxxxxxxxxxx'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][6][60]$1284' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][5][30]$a$1099 = $memory\IF_stage_inst.imem.rom$rdmux[0][6][60]$a$1285'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][7][122]$1662' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][6][61]$a$1288 = 16'xxxxxxxxxxxxxxxx'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][7][123]$1665' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][6][61]$b$1289 = 16'xxxxxxxxxxxxxxxx'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][6][61]$1287' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][5][30]$b$1100 = $memory\IF_stage_inst.imem.rom$rdmux[0][6][61]$a$1288'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][5][30]$1098' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][4][15]$a$1006 = $memory\IF_stage_inst.imem.rom$rdmux[0][5][30]$a$1099'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][7][124]$1668' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][6][62]$a$1291 = 16'xxxxxxxxxxxxxxxx'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][7][125]$1671' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][6][62]$b$1292 = 16'xxxxxxxxxxxxxxxx'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][6][62]$1290' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][5][31]$a$1102 = $memory\IF_stage_inst.imem.rom$rdmux[0][6][62]$a$1291'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][7][126]$1674' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][6][63]$a$1294 = 16'xxxxxxxxxxxxxxxx'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][7][127]$1677' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][6][63]$b$1295 = 16'xxxxxxxxxxxxxxxx'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][6][63]$1293' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][5][31]$b$1103 = $memory\IF_stage_inst.imem.rom$rdmux[0][6][63]$a$1294'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][5][31]$1101' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][4][15]$b$1007 = $memory\IF_stage_inst.imem.rom$rdmux[0][5][31]$a$1102'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][4][15]$1005' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][3][7]$b$959 = $memory\IF_stage_inst.imem.rom$rdmux[0][4][15]$a$1006'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][3][7]$957' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][2][3]$b$935 = $memory\IF_stage_inst.imem.rom$rdmux[0][3][7]$a$958'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][2][3]$933' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][1][1]$b$923 = $memory\IF_stage_inst.imem.rom$rdmux[0][2][3]$a$934'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][1][1]$921' (?) in module `\mips_16' with constant driver `$memory\IF_stage_inst.imem.rom$rdmux[0][0][0]$b$917 = $memory\IF_stage_inst.imem.rom$rdmux[0][1][1]$a$922'.
Replacing $mux cell `$memory\IF_stage_inst.imem.rom$rdmux[0][0][0]$915' (?) in module `\mips_16' with constant driver `\ID_stage_inst.instruction = $memory\IF_stage_inst.imem.rom$rdmux[0][0][0]$a$916'.

13.12.9. Rerunning OPT passes. (Maybe there is more to do..)

13.12.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mips_16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $auto$memory_bram.cc:912:replace_cell$356 (pure)
    Root of a mux tree: $techmap\EX_stage_inst.$procmux$198 (pure)
    Root of a mux tree: $techmap\ID_stage_inst.$procmux$110 (pure)
    Root of a mux tree: $techmap\ID_stage_inst.$procmux$180 (pure)
    Root of a mux tree: $techmap\ID_stage_inst.$procmux$183 (pure)
    Root of a mux tree: $techmap\ID_stage_inst.$procmux$186 (pure)
    Root of a mux tree: $techmap\ID_stage_inst.$procmux$189 (pure)
    Root of a mux tree: $techmap\ID_stage_inst.$procmux$192 (pure)
    Root of a mux tree: $techmap\ID_stage_inst.$ternary$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/ID_stage.v:222$62 (pure)
    Root of a mux tree: $techmap\ID_stage_inst.$ternary$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/ID_stage.v:289$73 (pure)
    Root of a mux tree: $techmap\ID_stage_inst.$ternary$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/ID_stage.v:88$52 (pure)
    Root of a mux tree: $techmap\ID_stage_inst.$ternary$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/ID_stage.v:93$54 (pure)
    Root of a mux tree: $techmap\ID_stage_inst.$ternary$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/ID_stage.v:96$56 (pure)
    Root of a mux tree: $techmap\IF_stage_inst.$procmux$204 (pure)
    Root of a mux tree: $techmap\MEM_stage_inst.$procmux$85 (pure)
    Root of a mux tree: $techmap\MEM_stage_inst.$procmux$88 (pure)
    Root of a mux tree: $techmap\MEM_stage_inst.$procmux$91 (pure)
    Root of a mux tree: $techmap\WB_stage_inst.$ternary$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/WB_stage.v:39$49
    Root of a mux tree: $techmap\hazard_detection_unit_inst.$procmux$299 (pure)
    Root of a mux tree: $techmap\register_file_inst.$procmux$233 (pure)
    Root of a mux tree: $techmap\register_file_inst.$procmux$239 (pure)
    Root of a mux tree: $techmap\register_file_inst.$procmux$246 (pure)
    Root of a mux tree: $techmap\register_file_inst.$procmux$254 (pure)
    Root of a mux tree: $techmap\register_file_inst.$procmux$263 (pure)
    Root of a mux tree: $techmap\register_file_inst.$procmux$273 (pure)
    Root of a mux tree: $techmap\register_file_inst.$procmux$284 (pure)
    Root of a mux tree: $techmap\register_file_inst.$ternary$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/register_file.v:69$35 (pure)
    Root of a mux tree: $techmap\register_file_inst.$ternary$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/register_file.v:80$38 (pure)
  Analyzing evaluation results.
Removed 0 multiplexer ports.

13.12.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mips_16.
Performed a total of 0 changes.

13.12.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mips_16'.
Removed a total of 0 cells.

13.12.13. Executing OPT_RMDFF pass (remove dff with constant values).

13.12.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mips_16..
  removing unused non-port wire \ID_stage_inst.instruction.
  removing unused non-port wire \IF_stage_inst.imem.instruction.
  removing unused non-port wire \IF_stage_inst.instruction.
  removing unused non-port wire \instruction.
  removed 258 unused temporary wires.
Removed 23 unused cells and 1255 unused wires.

13.12.15. Executing OPT_EXPR pass (perform const folding).

13.12.16. Finished OPT passes. (There is nothing left to do.)

13.13. Executing TECHMAP pass (map to technology primitives).

13.13.1. Executing Verilog-2005 frontend.
Parsing Verilog input from `/usr/local/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

13.13.2. Executing Verilog-2005 frontend.
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_ice40_alu'.
Successfully finished Verilog frontend.
Mapping mips_16.$auto$memory_bram.cc:810:replace_cell$353 ($dff) with simplemap.
Mapping mips_16.$techmap\EX_stage_inst.$procmux$198 ($mux) with simplemap.
Mapping mips_16.$techmap\EX_stage_inst.$procdff$316 ($dff) with simplemap.
Mapping mips_16.$techmap\MEM_stage_inst.$procmux$91 ($mux) with simplemap.
Mapping mips_16.$techmap\MEM_stage_inst.$procdff$313 ($dff) with simplemap.
Mapping mips_16.$techmap\MEM_stage_inst.$procmux$88 ($mux) with simplemap.
Mapping mips_16.$techmap\MEM_stage_inst.$procmux$85 ($mux) with simplemap.
Mapping mips_16.$techmap\WB_stage_inst.$ternary$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/WB_stage.v:39$49 ($mux) with simplemap.
Mapping mips_16.$auto$memory_bram.cc:922:replace_cell$392 ($mux) with simplemap.
Mapping mips_16.$auto$memory_bram.cc:922:replace_cell$390 ($mux) with simplemap.
Mapping mips_16.$techmap\register_file_inst.$procdff$325 ($adff) with simplemap.
Mapping mips_16.$techmap\register_file_inst.$procdff$324 ($adff) with simplemap.
Mapping mips_16.$techmap\register_file_inst.$procdff$323 ($adff) with simplemap.
Mapping mips_16.$techmap\register_file_inst.$procdff$322 ($adff) with simplemap.
Mapping mips_16.$techmap\register_file_inst.$procdff$321 ($adff) with simplemap.
Mapping mips_16.$techmap\register_file_inst.$procdff$320 ($adff) with simplemap.
Mapping mips_16.$techmap\register_file_inst.$procdff$319 ($adff) with simplemap.
Mapping mips_16.$techmap\register_file_inst.$procmux$284 ($mux) with simplemap.
Mapping mips_16.$techmap\register_file_inst.$procmux$282 ($mux) with simplemap.
Mapping mips_16.$techmap\register_file_inst.$procmux$283_CMP0 ($eq) with simplemap.
Mapping mips_16.$techmap\register_file_inst.$procmux$273 ($mux) with simplemap.
Mapping mips_16.$techmap\register_file_inst.$procmux$271 ($mux) with simplemap.
Mapping mips_16.$techmap\register_file_inst.$procmux$272_CMP0 ($eq) with simplemap.
Mapping mips_16.$techmap\register_file_inst.$procmux$263 ($mux) with simplemap.
Mapping mips_16.$techmap\register_file_inst.$procmux$261 ($mux) with simplemap.
Mapping mips_16.$techmap\register_file_inst.$procmux$262_CMP0 ($eq) with simplemap.
Mapping mips_16.$techmap\register_file_inst.$procmux$254 ($mux) with simplemap.
Mapping mips_16.$techmap\register_file_inst.$procmux$252 ($mux) with simplemap.
Mapping mips_16.$techmap\register_file_inst.$procmux$253_CMP0 ($eq) with simplemap.
Mapping mips_16.$techmap\register_file_inst.$procmux$246 ($mux) with simplemap.
Mapping mips_16.$techmap\register_file_inst.$procmux$244 ($mux) with simplemap.
Mapping mips_16.$techmap\register_file_inst.$procmux$245_CMP0 ($eq) with simplemap.
Mapping mips_16.$techmap\register_file_inst.$procmux$239 ($mux) with simplemap.
Mapping mips_16.$techmap\register_file_inst.$procmux$237 ($mux) with simplemap.
Mapping mips_16.$techmap\register_file_inst.$procmux$238_CMP0 ($eq) with simplemap.
Mapping mips_16.$techmap\register_file_inst.$procmux$233 ($mux) with simplemap.
Mapping mips_16.$techmap\register_file_inst.$procmux$231 ($mux) with simplemap.
Mapping mips_16.$techmap\register_file_inst.$procmux$232_CMP0 ($eq) with simplemap.
Mapping mips_16.$auto$opt_reduce.cc:126:opt_mux$339 ($reduce_or) with simplemap.
Mapping mips_16.$techmap\register_file_inst.$procmux$221_CMP0 ($eq) with simplemap.
Mapping mips_16.$techmap\register_file_inst.$procmux$220_CMP0 ($eq) with simplemap.
Mapping mips_16.$techmap\register_file_inst.$procmux$219_CMP0 ($eq) with simplemap.
Mapping mips_16.$techmap\register_file_inst.$procmux$218_CMP0 ($eq) with simplemap.
Mapping mips_16.$techmap\register_file_inst.$procmux$217_CMP0 ($eq) with simplemap.

13.13.3. Executing AST frontend in derive mode using pre-parsed AST for module `\_90_pmux'.
Parameter \WIDTH = 16
Parameter \S_WIDTH = 6
Generating RTLIL representation for module `$paramod\_90_pmux\WIDTH=16\S_WIDTH=6'.

13.13.4. Continuing TECHMAP pass.
Mapping mips_16.$techmap\register_file_inst.$procmux$215 using $paramod\_90_pmux\WIDTH=16\S_WIDTH=6.
Mapping mips_16.$techmap\register_file_inst.$procmux$216_CMP0 ($eq) with simplemap.
Mapping mips_16.$techmap\register_file_inst.$procmux$212_CMP0 ($eq) with simplemap.
Mapping mips_16.$techmap\register_file_inst.$procmux$211_CMP0 ($eq) with simplemap.
Mapping mips_16.$techmap\register_file_inst.$procmux$210_CMP0 ($eq) with simplemap.
Mapping mips_16.$techmap\register_file_inst.$procmux$209_CMP0 ($eq) with simplemap.
Mapping mips_16.$techmap\register_file_inst.$procmux$208_CMP0 ($eq) with simplemap.
Mapping mips_16.$techmap\register_file_inst.$procmux$206 using $paramod\_90_pmux\WIDTH=16\S_WIDTH=6.
Mapping mips_16.$techmap\register_file_inst.$procmux$207_CMP0 ($eq) with simplemap.
Mapping mips_16.$techmap\register_file_inst.$ternary$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/register_file.v:80$38 ($mux) with simplemap.
Mapping mips_16.$techmap\register_file_inst.$eq$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/register_file.v:80$36 ($logic_not) with simplemap.
Mapping mips_16.$techmap\register_file_inst.$ternary$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/register_file.v:69$35 ($mux) with simplemap.
Mapping mips_16.$techmap\register_file_inst.$eq$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/register_file.v:69$33 ($logic_not) with simplemap.
Mapping mips_16.$techmap\hazard_detection_unit_inst.$procmux$299 ($mux) with simplemap.
Mapping mips_16.$techmap\hazard_detection_unit_inst.$procmux$302 ($mux) with simplemap.
Mapping mips_16.$techmap\hazard_detection_unit_inst.$logic_and$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/hazard_detection_unit.v:50$22 ($logic_and) with simplemap.
Mapping mips_16.$techmap\hazard_detection_unit_inst.$logic_or$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/hazard_detection_unit.v:49$21 ($logic_or) with simplemap.
Mapping mips_16.$techmap\hazard_detection_unit_inst.$eq$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/hazard_detection_unit.v:49$20 ($eq) with simplemap.
Mapping mips_16.$techmap\hazard_detection_unit_inst.$logic_or$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/hazard_detection_unit.v:47$19 ($logic_or) with simplemap.
Mapping mips_16.$techmap\hazard_detection_unit_inst.$eq$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/hazard_detection_unit.v:47$18 ($eq) with simplemap.
Mapping mips_16.$techmap\hazard_detection_unit_inst.$eq$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/hazard_detection_unit.v:46$17 ($eq) with simplemap.
Mapping mips_16.$techmap\hazard_detection_unit_inst.$ne$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/hazard_detection_unit.v:44$16 ($reduce_bool) with simplemap.
Mapping mips_16.$techmap\hazard_detection_unit_inst.$logic_and$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/hazard_detection_unit.v:41$15 ($logic_and) with simplemap.
Mapping mips_16.$techmap\hazard_detection_unit_inst.$logic_or$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/hazard_detection_unit.v:40$14 ($logic_or) with simplemap.
Mapping mips_16.$techmap\hazard_detection_unit_inst.$eq$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/hazard_detection_unit.v:40$13 ($eq) with simplemap.
Mapping mips_16.$techmap\hazard_detection_unit_inst.$logic_or$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/hazard_detection_unit.v:38$12 ($logic_or) with simplemap.
Mapping mips_16.$techmap\hazard_detection_unit_inst.$eq$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/hazard_detection_unit.v:38$11 ($eq) with simplemap.
Mapping mips_16.$techmap\hazard_detection_unit_inst.$eq$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/hazard_detection_unit.v:37$10 ($eq) with simplemap.
Mapping mips_16.$techmap\hazard_detection_unit_inst.$ne$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/hazard_detection_unit.v:35$9 ($reduce_bool) with simplemap.
Mapping mips_16.$auto$memory_bram.cc:922:replace_cell$386 ($mux) with simplemap.
Mapping mips_16.$auto$memory_bram.cc:922:replace_cell$384 ($mux) with simplemap.
Mapping mips_16.$auto$memory_bram.cc:922:replace_cell$382 ($mux) with simplemap.
Mapping mips_16.$auto$memory_bram.cc:922:replace_cell$380 ($mux) with simplemap.
Mapping mips_16.$auto$memory_bram.cc:922:replace_cell$378 ($mux) with simplemap.
Mapping mips_16.$auto$memory_bram.cc:922:replace_cell$376 ($mux) with simplemap.
Mapping mips_16.$auto$memory_bram.cc:922:replace_cell$374 ($mux) with simplemap.
Mapping mips_16.$auto$memory_bram.cc:922:replace_cell$372 ($mux) with simplemap.
Mapping mips_16.$auto$memory_bram.cc:922:replace_cell$370 ($mux) with simplemap.
Mapping mips_16.$auto$memory_bram.cc:922:replace_cell$368 ($mux) with simplemap.
Mapping mips_16.$auto$memory_bram.cc:922:replace_cell$366 ($mux) with simplemap.
Mapping mips_16.$auto$memory_bram.cc:922:replace_cell$364 ($mux) with simplemap.
Mapping mips_16.$auto$memory_bram.cc:922:replace_cell$362 ($mux) with simplemap.
Mapping mips_16.$auto$memory_bram.cc:916:replace_cell$361 ($dff) with simplemap.
Mapping mips_16.$auto$memory_bram.cc:913:replace_cell$357 ($logic_not) with simplemap.
Mapping mips_16.$auto$memory_bram.cc:912:replace_cell$356 ($mux) with simplemap.

13.13.5. Executing AST frontend in derive mode using pre-parsed AST for module `\_80_ice40_alu'.
Parameter \A_SIGNED = 0
Parameter \B_SIGNED = 0
Parameter \A_WIDTH = 1
Parameter \B_WIDTH = 8
Parameter \Y_WIDTH = 8
Generating RTLIL representation for module `$paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=8\Y_WIDTH=8'.

13.13.6. Continuing TECHMAP pass.
Mapping mips_16.$auto$alumacc.cc:474:replace_alu$345 using $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=8\Y_WIDTH=8.
Mapping mips_16.$auto$memory_bram.cc:922:replace_cell$388 ($mux) with simplemap.
Mapping mips_16.$auto$opt_expr.cc:158:group_cell_inputs$402 ($not) with simplemap.
Mapping mips_16.$techmap\ID_stage_inst.$procdff$314 ($adff) with simplemap.
Mapping mips_16.$techmap\ID_stage_inst.$procdff$315 ($adff) with simplemap.
Mapping mips_16.$techmap\ID_stage_inst.$procmux$192 ($mux) with simplemap.
Mapping mips_16.$techmap\ID_stage_inst.$procmux$189 ($mux) with simplemap.
Mapping mips_16.$techmap\ID_stage_inst.$procmux$186 ($mux) with simplemap.
Mapping mips_16.$techmap\ID_stage_inst.$procmux$183 ($mux) with simplemap.
Mapping mips_16.$techmap\ID_stage_inst.$procmux$180 ($mux) with simplemap.

13.13.7. Executing AST frontend in derive mode using pre-parsed AST for module `\_80_ice40_alu'.
Parameter \A_SIGNED = 0
Parameter \B_SIGNED = 0
Parameter \A_WIDTH = 8
Parameter \B_WIDTH = 8
Parameter \Y_WIDTH = 8
Generating RTLIL representation for module `$paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=8\B_WIDTH=8\Y_WIDTH=8'.

13.13.8. Continuing TECHMAP pass.
Mapping mips_16.$auto$alumacc.cc:474:replace_alu$342 using $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=8\B_WIDTH=8\Y_WIDTH=8.
Mapping mips_16.$auto$opt_reduce.cc:126:opt_mux$335 ($reduce_or) with simplemap.
Mapping mips_16.$techmap\ID_stage_inst.$procmux$137_CMP0 ($eq) with simplemap.

13.13.9. Executing AST frontend in derive mode using pre-parsed AST for module `\_90_pmux'.
Parameter \WIDTH = 3
Parameter \S_WIDTH = 7
Generating RTLIL representation for module `$paramod\_90_pmux\WIDTH=3\S_WIDTH=7'.

13.13.10. Continuing TECHMAP pass.
Mapping mips_16.$techmap\ID_stage_inst.$procmux$130 using $paramod\_90_pmux\WIDTH=3\S_WIDTH=7.
Mapping mips_16.$auto$opt_reduce.cc:126:opt_mux$331 ($reduce_or) with simplemap.
Mapping mips_16.$techmap\ID_stage_inst.$procmux$124_CMP0 ($eq) with simplemap.
Mapping mips_16.$techmap\ID_stage_inst.$procmux$123_CMP0 ($eq) with simplemap.
Mapping mips_16.$techmap\ID_stage_inst.$procmux$122_CMP0 ($eq) with simplemap.
Mapping mips_16.$techmap\ID_stage_inst.$procmux$121_CMP0 ($eq) with simplemap.
Mapping mips_16.$techmap\ID_stage_inst.$procmux$120_CMP0 ($eq) with simplemap.
Mapping mips_16.$techmap\ID_stage_inst.$procmux$119_CMP0 ($eq) with simplemap.
Mapping mips_16.$techmap\ID_stage_inst.$procmux$118_CMP0 ($eq) with simplemap.
Mapping mips_16.$techmap\ID_stage_inst.$procmux$117_CMP0 ($eq) with simplemap.
Mapping mips_16.$techmap\ID_stage_inst.$procmux$116_CMP0 ($eq) with simplemap.
Mapping mips_16.$techmap\ID_stage_inst.$procmux$115_CMP0 ($eq) with simplemap.
Mapping mips_16.$techmap\ID_stage_inst.$procmux$114_CMP0 ($eq) with simplemap.
Mapping mips_16.$techmap\ID_stage_inst.$procmux$110 ($mux) with simplemap.
Mapping mips_16.$techmap\ID_stage_inst.$procmux$105 ($mux) with simplemap.
Mapping mips_16.$techmap\ID_stage_inst.$procmux$100_CMP0 ($logic_not) with simplemap.
Mapping mips_16.$techmap\ID_stage_inst.$ternary$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/ID_stage.v:289$73 ($mux) with simplemap.
Mapping mips_16.$techmap\ID_stage_inst.$logic_or$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/ID_stage.v:288$72 ($logic_or) with simplemap.
Mapping mips_16.$techmap\ID_stage_inst.$logic_or$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/ID_stage.v:286$70 ($logic_or) with simplemap.
Mapping mips_16.$techmap\ID_stage_inst.$eq$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/ID_stage.v:286$69 ($eq) with simplemap.
Mapping mips_16.$techmap\ID_stage_inst.$logic_or$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/ID_stage.v:285$68 ($logic_or) with simplemap.
Mapping mips_16.$techmap\ID_stage_inst.$eq$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/ID_stage.v:285$67 ($eq) with simplemap.
Mapping mips_16.$techmap\ID_stage_inst.$eq$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/ID_stage.v:284$66 ($logic_not) with simplemap.
Mapping mips_16.$techmap\ID_stage_inst.$eq$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/ID_stage.v:258$65 ($logic_not) with simplemap.
Mapping mips_16.$techmap\ID_stage_inst.$ternary$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/ID_stage.v:222$62 ($mux) with simplemap.
Mapping mips_16.$techmap\ID_stage_inst.$eq$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/ID_stage.v:215$60 ($eq) with simplemap.
Mapping mips_16.$techmap\ID_stage_inst.$eq$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/ID_stage.v:214$58 ($eq) with simplemap.
Mapping mips_16.$techmap\ID_stage_inst.$ternary$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/ID_stage.v:96$56 ($mux) with simplemap.
Mapping mips_16.$techmap\ID_stage_inst.$ternary$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/ID_stage.v:93$54 ($mux) with simplemap.
Mapping mips_16.$techmap\ID_stage_inst.$ternary$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/ID_stage.v:88$52 ($mux) with simplemap.
Mapping mips_16.$techmap\IF_stage_inst.$procmux$204 ($mux) with simplemap.
Mapping mips_16.$techmap\IF_stage_inst.$procdff$317 ($adff) with simplemap.
Mapping mips_16.$techmap\IF_stage_inst.$procmux$202 ($mux) with simplemap.
Mapping mips_16.$techmap$auto$alumacc.cc:474:replace_alu$345.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$2694 ($xor) with simplemap.
Mapping mips_16.$techmap$auto$alumacc.cc:474:replace_alu$345.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2693 ($mux) with simplemap.
Mapping mips_16.$techmap$auto$alumacc.cc:474:replace_alu$345.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2692 ($not) with simplemap.
Mapping mips_16.$auto$alumacc.cc:474:replace_alu$345.B_conv ($pos) with simplemap.
Mapping mips_16.$auto$alumacc.cc:474:replace_alu$345.A_conv ($pos) with simplemap.
Mapping mips_16.$techmap$techmap\register_file_inst.$procmux$206.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$2401 ($mux) with simplemap.
Mapping mips_16.$techmap$techmap\register_file_inst.$procmux$206.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$2400 ($reduce_or) with simplemap.
Mapping mips_16.$techmap$techmap\register_file_inst.$procmux$206.$and$/usr/local/bin/../share/yosys/techmap.v:434$2406 ($and) with simplemap.
Mapping mips_16.$techmap$techmap\register_file_inst.$procmux$206.$and$/usr/local/bin/../share/yosys/techmap.v:434$2405 ($and) with simplemap.
Mapping mips_16.$techmap$techmap\register_file_inst.$procmux$206.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$2409 ($reduce_or) with simplemap.
Mapping mips_16.$techmap$techmap\register_file_inst.$procmux$206.$and$/usr/local/bin/../share/yosys/techmap.v:434$2404 ($and) with simplemap.
Mapping mips_16.$techmap$techmap\register_file_inst.$procmux$206.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$2408 ($reduce_or) with simplemap.
Mapping mips_16.$techmap$techmap\register_file_inst.$procmux$206.$and$/usr/local/bin/../share/yosys/techmap.v:434$2402 ($and) with simplemap.
Mapping mips_16.$techmap$techmap\register_file_inst.$procmux$206.$and$/usr/local/bin/../share/yosys/techmap.v:434$2403 ($and) with simplemap.
Mapping mips_16.$techmap$techmap\register_file_inst.$procmux$206.$and$/usr/local/bin/../share/yosys/techmap.v:434$2407 ($and) with simplemap.
Mapping mips_16.$techmap$auto$alumacc.cc:474:replace_alu$342.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$2794 ($xor) with simplemap.
Mapping mips_16.$techmap$auto$alumacc.cc:474:replace_alu$342.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2793 ($mux) with simplemap.
Mapping mips_16.$techmap$auto$alumacc.cc:474:replace_alu$342.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2792 ($not) with simplemap.
Mapping mips_16.$auto$alumacc.cc:474:replace_alu$342.B_conv ($pos) with simplemap.
Mapping mips_16.$auto$alumacc.cc:474:replace_alu$342.A_conv ($pos) with simplemap.
Mapping mips_16.$techmap$techmap\ID_stage_inst.$procmux$130.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$2824 ($reduce_or) with simplemap.
Mapping mips_16.$techmap$techmap\ID_stage_inst.$procmux$130.$and$/usr/local/bin/../share/yosys/techmap.v:434$2820 ($and) with simplemap.
Mapping mips_16.$techmap$techmap\ID_stage_inst.$procmux$130.$and$/usr/local/bin/../share/yosys/techmap.v:434$2821 ($and) with simplemap.
Mapping mips_16.$techmap$techmap\ID_stage_inst.$procmux$130.$and$/usr/local/bin/../share/yosys/techmap.v:434$2822 ($and) with simplemap.
Mapping mips_16.$techmap$techmap\ID_stage_inst.$procmux$130.$and$/usr/local/bin/../share/yosys/techmap.v:434$2818 ($and) with simplemap.
Mapping mips_16.$techmap$techmap\ID_stage_inst.$procmux$130.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$2826 ($reduce_or) with simplemap.
Mapping mips_16.$techmap$techmap\ID_stage_inst.$procmux$130.$and$/usr/local/bin/../share/yosys/techmap.v:434$2817 ($and) with simplemap.
Mapping mips_16.$techmap$techmap\ID_stage_inst.$procmux$130.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$2816 ($mux) with simplemap.
Mapping mips_16.$techmap$techmap\ID_stage_inst.$procmux$130.$and$/usr/local/bin/../share/yosys/techmap.v:434$2819 ($and) with simplemap.
Mapping mips_16.$techmap$techmap\ID_stage_inst.$procmux$130.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$2815 ($reduce_or) with simplemap.
Mapping mips_16.$techmap$techmap\ID_stage_inst.$procmux$130.$and$/usr/local/bin/../share/yosys/techmap.v:434$2823 ($and) with simplemap.
Mapping mips_16.$techmap$techmap\register_file_inst.$procmux$206.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$2410 ($reduce_or) with simplemap.
Mapping mips_16.$techmap$techmap\ID_stage_inst.$procmux$130.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$2825 ($reduce_or) with simplemap.
Mapping mips_16.$techmap$techmap\register_file_inst.$procmux$206.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$2411 ($reduce_or) with simplemap.
Mapping mips_16.$techmap$techmap\register_file_inst.$procmux$206.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$2412 ($reduce_or) with simplemap.
Mapping mips_16.$techmap$techmap\register_file_inst.$procmux$206.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$2413 ($reduce_or) with simplemap.
Mapping mips_16.$techmap$techmap\register_file_inst.$procmux$206.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$2414 ($reduce_or) with simplemap.
Mapping mips_16.$techmap$techmap\register_file_inst.$procmux$206.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$2415 ($reduce_or) with simplemap.
Mapping mips_16.$techmap$techmap\register_file_inst.$procmux$206.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$2416 ($reduce_or) with simplemap.
Mapping mips_16.$techmap$techmap\register_file_inst.$procmux$206.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$2417 ($reduce_or) with simplemap.
Mapping mips_16.$techmap$techmap\register_file_inst.$procmux$206.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$2418 ($reduce_or) with simplemap.
Mapping mips_16.$techmap$techmap\register_file_inst.$procmux$206.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$2419 ($reduce_or) with simplemap.
Mapping mips_16.$techmap$techmap\register_file_inst.$procmux$206.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$2420 ($reduce_or) with simplemap.
Mapping mips_16.$techmap$techmap\register_file_inst.$procmux$206.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$2421 ($reduce_or) with simplemap.
Mapping mips_16.$techmap$techmap\register_file_inst.$procmux$206.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$2423 ($reduce_or) with simplemap.
Mapping mips_16.$techmap$techmap\register_file_inst.$procmux$206.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$2422 ($reduce_or) with simplemap.
Mapping mips_16.$techmap$techmap\register_file_inst.$procmux$215.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$2400 ($reduce_or) with simplemap.
Mapping mips_16.$techmap$techmap\register_file_inst.$procmux$215.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$2401 ($mux) with simplemap.
Mapping mips_16.$techmap$techmap\register_file_inst.$procmux$215.$and$/usr/local/bin/../share/yosys/techmap.v:434$2402 ($and) with simplemap.
Mapping mips_16.$techmap$techmap\register_file_inst.$procmux$215.$and$/usr/local/bin/../share/yosys/techmap.v:434$2403 ($and) with simplemap.
Mapping mips_16.$techmap$techmap\register_file_inst.$procmux$215.$and$/usr/local/bin/../share/yosys/techmap.v:434$2404 ($and) with simplemap.
Mapping mips_16.$techmap$techmap\register_file_inst.$procmux$215.$and$/usr/local/bin/../share/yosys/techmap.v:434$2405 ($and) with simplemap.
Mapping mips_16.$techmap$techmap\register_file_inst.$procmux$215.$and$/usr/local/bin/../share/yosys/techmap.v:434$2406 ($and) with simplemap.
Mapping mips_16.$techmap$techmap\register_file_inst.$procmux$215.$and$/usr/local/bin/../share/yosys/techmap.v:434$2407 ($and) with simplemap.
Mapping mips_16.$techmap$techmap\register_file_inst.$procmux$215.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$2408 ($reduce_or) with simplemap.
Mapping mips_16.$techmap$techmap\register_file_inst.$procmux$215.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$2409 ($reduce_or) with simplemap.
Mapping mips_16.$techmap$techmap\register_file_inst.$procmux$215.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$2410 ($reduce_or) with simplemap.
Mapping mips_16.$techmap$techmap\register_file_inst.$procmux$215.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$2411 ($reduce_or) with simplemap.
Mapping mips_16.$techmap$techmap\register_file_inst.$procmux$215.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$2412 ($reduce_or) with simplemap.
Mapping mips_16.$techmap$techmap\register_file_inst.$procmux$215.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$2413 ($reduce_or) with simplemap.
Mapping mips_16.$techmap$techmap\register_file_inst.$procmux$215.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$2414 ($reduce_or) with simplemap.
Mapping mips_16.$techmap$techmap\register_file_inst.$procmux$215.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$2415 ($reduce_or) with simplemap.
Mapping mips_16.$techmap$techmap\register_file_inst.$procmux$215.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$2416 ($reduce_or) with simplemap.
Mapping mips_16.$techmap$techmap\register_file_inst.$procmux$215.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$2417 ($reduce_or) with simplemap.
Mapping mips_16.$techmap$techmap\register_file_inst.$procmux$215.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$2418 ($reduce_or) with simplemap.
Mapping mips_16.$techmap$techmap\register_file_inst.$procmux$215.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$2419 ($reduce_or) with simplemap.
Mapping mips_16.$techmap$techmap\register_file_inst.$procmux$215.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$2420 ($reduce_or) with simplemap.
Mapping mips_16.$techmap$techmap\register_file_inst.$procmux$215.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$2421 ($reduce_or) with simplemap.
Mapping mips_16.$techmap$techmap\register_file_inst.$procmux$215.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$2423 ($reduce_or) with simplemap.
Mapping mips_16.$techmap$techmap\register_file_inst.$procmux$215.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$2422 ($reduce_or) with simplemap.
No more expansions possible.

13.14. Executing ICE40_OPT pass (performing simple optimizations).

13.14.1. Running ICE40 specific optimizations.

13.14.2. Executing OPT_EXPR pass (perform const folding).
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2176' (?0) in module `\mips_16' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2174 [0] = \MEM_stage_inst.pipeline_reg_out [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2177' (?0) in module `\mips_16' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2174 [1] = \MEM_stage_inst.pipeline_reg_out [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3028' (?0) in module `\mips_16' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3025 [1] = \ID_stage_inst.instruction_reg [13]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3029' (?0) in module `\mips_16' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3025 [2] = \ID_stage_inst.instruction_reg [14]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3011' (?0) in module `\mips_16' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3009 [0] = \ID_stage_inst.instruction_reg [12]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3013' (?0) in module `\mips_16' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3009 [2] = \ID_stage_inst.instruction_reg [14]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3099' (?0) in module `\mips_16' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3097 [0] = \ID_stage_inst.instruction_reg [12]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3100' (?0) in module `\mips_16' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3097 [1] = \ID_stage_inst.instruction_reg [13]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3086' (?0) in module `\mips_16' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3082 [2] = \ID_stage_inst.instruction_reg [14]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3119' in module `mips_16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3120' in module `mips_16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3121' in module `mips_16'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2783' (?x?) in module `\mips_16' with constant driver `$techmap\ID_stage_inst.$0\instruction_reg[15:0] [13] = \ID_stage_inst.instruction_reg [13]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2784' (?x?) in module `\mips_16' with constant driver `$techmap\ID_stage_inst.$0\instruction_reg[15:0] [14] = \ID_stage_inst.instruction_reg [14]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2222' (?0) in module `\mips_16' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2219 [1] = \MEM_stage_inst.pipeline_reg_out [2]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2206' in module `mips_16'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2785' (?x?) in module `\mips_16' with constant driver `$techmap\ID_stage_inst.$0\instruction_reg[15:0] [15] = \ID_stage_inst.instruction_reg [15]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2849' (?0) in module `\mips_16' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2847 [0] = \ID_stage_inst.ir_op_code_with_bubble [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2852' (?0) in module `\mips_16' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2847 [3] = \ID_stage_inst.ir_op_code_with_bubble [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2851' (?0) in module `\mips_16' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2847 [2] = \ID_stage_inst.ir_op_code_with_bubble [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2866' (?0) in module `\mips_16' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2862 [2] = \ID_stage_inst.ir_op_code_with_bubble [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2867' (?0) in module `\mips_16' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2862 [3] = \ID_stage_inst.ir_op_code_with_bubble [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2880' (?0) in module `\mips_16' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2877 [1] = \ID_stage_inst.ir_op_code_with_bubble [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2879' (?0) in module `\mips_16' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2877 [0] = \ID_stage_inst.ir_op_code_with_bubble [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2882' (?0) in module `\mips_16' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2877 [3] = \ID_stage_inst.ir_op_code_with_bubble [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2894' (?0) in module `\mips_16' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2892 [0] = \ID_stage_inst.ir_op_code_with_bubble [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2897' (?0) in module `\mips_16' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2892 [3] = \ID_stage_inst.ir_op_code_with_bubble [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2912' (?0) in module `\mips_16' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2907 [3] = \ID_stage_inst.ir_op_code_with_bubble [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2924' (?0) in module `\mips_16' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2922 [0] = \ID_stage_inst.ir_op_code_with_bubble [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2925' (?0) in module `\mips_16' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2922 [1] = \ID_stage_inst.ir_op_code_with_bubble [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2926' (?0) in module `\mips_16' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2922 [2] = \ID_stage_inst.ir_op_code_with_bubble [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2940' (?0) in module `\mips_16' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2937 [1] = \ID_stage_inst.ir_op_code_with_bubble [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2941' (?0) in module `\mips_16' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2937 [2] = \ID_stage_inst.ir_op_code_with_bubble [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2954' (?0) in module `\mips_16' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2952 [0] = \ID_stage_inst.ir_op_code_with_bubble [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2956' (?0) in module `\mips_16' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2952 [2] = \ID_stage_inst.ir_op_code_with_bubble [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2803' (?0) in module `\mips_16' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2800 [1] = \ID_stage_inst.ir_op_code_with_bubble [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2805' (?0) in module `\mips_16' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2800 [3] = \ID_stage_inst.ir_op_code_with_bubble [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2835' (?0) in module `\mips_16' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2832 [1] = \ID_stage_inst.ir_op_code_with_bubble [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2836' (?0) in module `\mips_16' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2832 [2] = \ID_stage_inst.ir_op_code_with_bubble [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2837' (?0) in module `\mips_16' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2832 [3] = \ID_stage_inst.ir_op_code_with_bubble [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3348' (and_or_buffer) in module `\mips_16' with constant driver `$techmap$techmap\ID_stage_inst.$procmux$130.$and$/usr/local/bin/../share/yosys/techmap.v:434$2818_Y [0] = $techmap\ID_stage_inst.$procmux$118_CMP'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2971' (?0) in module `\mips_16' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2967 [2] = \ID_stage_inst.ir_op_code_with_bubble [2]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3360' (const_and) in module `\mips_16' with constant driver `$techmap$techmap\ID_stage_inst.$procmux$130.$and$/usr/local/bin/../share/yosys/techmap.v:434$2817_Y [0] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3331' (and_or_buffer) in module `\mips_16' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$3330 [0] = $techmap\ID_stage_inst.$procmux$118_CMP'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3339' (and_or_buffer) in module `\mips_16' with constant driver `$techmap$techmap\ID_stage_inst.$procmux$130.$and$/usr/local/bin/../share/yosys/techmap.v:434$2820_Y [0] = $techmap\ID_stage_inst.$procmux$120_CMP'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3366' (const_and) in module `\mips_16' with constant driver `$techmap$techmap\ID_stage_inst.$procmux$130.$and$/usr/local/bin/../share/yosys/techmap.v:434$2819_Y [0] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3332' (and_or_buffer) in module `\mips_16' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$3330 [1] = $techmap\ID_stage_inst.$procmux$120_CMP'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3342' (const_and) in module `\mips_16' with constant driver `$techmap$techmap\ID_stage_inst.$procmux$130.$and$/usr/local/bin/../share/yosys/techmap.v:434$2821_Y [0] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3345' (and_or_buffer) in module `\mips_16' with constant driver `$techmap$techmap\ID_stage_inst.$procmux$130.$and$/usr/local/bin/../share/yosys/techmap.v:434$2822_Y [0] = $techmap\ID_stage_inst.$procmux$121_CMP'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3333' (and_or_buffer) in module `\mips_16' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$3330 [2] = $techmap\ID_stage_inst.$procmux$121_CMP'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3378' (const_and) in module `\mips_16' with constant driver `$techmap$techmap\ID_stage_inst.$procmux$130.$and$/usr/local/bin/../share/yosys/techmap.v:434$2823_Y [0] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3336' (and_or_buffer) in module `\mips_16' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$3334 [1] = $techmap\ID_stage_inst.$procmux$121_CMP'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3349' (and_or_buffer) in module `\mips_16' with constant driver `$techmap$techmap\ID_stage_inst.$procmux$130.$and$/usr/local/bin/../share/yosys/techmap.v:434$2818_Y [1] = $techmap\ID_stage_inst.$procmux$118_CMP'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3361' (const_and) in module `\mips_16' with constant driver `$techmap$techmap\ID_stage_inst.$procmux$130.$and$/usr/local/bin/../share/yosys/techmap.v:434$2817_Y [1] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3390' (and_or_buffer) in module `\mips_16' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$3389 [0] = $techmap\ID_stage_inst.$procmux$118_CMP'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3340' (const_and) in module `\mips_16' with constant driver `$techmap$techmap\ID_stage_inst.$procmux$130.$and$/usr/local/bin/../share/yosys/techmap.v:434$2820_Y [1] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3367' (and_or_buffer) in module `\mips_16' with constant driver `$techmap$techmap\ID_stage_inst.$procmux$130.$and$/usr/local/bin/../share/yosys/techmap.v:434$2819_Y [1] = $techmap\ID_stage_inst.$procmux$119_CMP'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3391' (and_or_buffer) in module `\mips_16' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$3389 [1] = $techmap\ID_stage_inst.$procmux$119_CMP'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3379' (and_or_buffer) in module `\mips_16' with constant driver `$techmap$techmap\ID_stage_inst.$procmux$130.$and$/usr/local/bin/../share/yosys/techmap.v:434$2823_Y [1] = $techmap\ID_stage_inst.$procmux$122_CMP'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3343' (const_and) in module `\mips_16' with constant driver `$techmap$techmap\ID_stage_inst.$procmux$130.$and$/usr/local/bin/../share/yosys/techmap.v:434$2821_Y [1] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3346' (and_or_buffer) in module `\mips_16' with constant driver `$techmap$techmap\ID_stage_inst.$procmux$130.$and$/usr/local/bin/../share/yosys/techmap.v:434$2822_Y [1] = $techmap\ID_stage_inst.$procmux$121_CMP'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3392' (and_or_buffer) in module `\mips_16' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$3389 [2] = $techmap\ID_stage_inst.$procmux$121_CMP'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3350' (and_or_buffer) in module `\mips_16' with constant driver `$techmap$techmap\ID_stage_inst.$procmux$130.$and$/usr/local/bin/../share/yosys/techmap.v:434$2818_Y [2] = $techmap\ID_stage_inst.$procmux$118_CMP'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3362' (const_and) in module `\mips_16' with constant driver `$techmap$techmap\ID_stage_inst.$procmux$130.$and$/usr/local/bin/../share/yosys/techmap.v:434$2817_Y [2] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3352' (and_or_buffer) in module `\mips_16' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$3351 [0] = $techmap\ID_stage_inst.$procmux$118_CMP'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3341' (and_or_buffer) in module `\mips_16' with constant driver `$techmap$techmap\ID_stage_inst.$procmux$130.$and$/usr/local/bin/../share/yosys/techmap.v:434$2820_Y [2] = $techmap\ID_stage_inst.$procmux$120_CMP'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3368' (and_or_buffer) in module `\mips_16' with constant driver `$techmap$techmap\ID_stage_inst.$procmux$130.$and$/usr/local/bin/../share/yosys/techmap.v:434$2819_Y [2] = $techmap\ID_stage_inst.$procmux$119_CMP'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3344' (and_or_buffer) in module `\mips_16' with constant driver `$techmap$techmap\ID_stage_inst.$procmux$130.$and$/usr/local/bin/../share/yosys/techmap.v:434$2821_Y [2] = $techmap\ID_stage_inst.$procmux$137_CMP'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3347' (const_and) in module `\mips_16' with constant driver `$techmap$techmap\ID_stage_inst.$procmux$130.$and$/usr/local/bin/../share/yosys/techmap.v:434$2822_Y [2] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3354' (and_or_buffer) in module `\mips_16' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$3351 [2] = $techmap\ID_stage_inst.$procmux$137_CMP'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3380' (const_and) in module `\mips_16' with constant driver `$techmap$techmap\ID_stage_inst.$procmux$130.$and$/usr/local/bin/../share/yosys/techmap.v:434$2823_Y [2] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3357' (and_or_buffer) in module `\mips_16' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$3355 [1] = $techmap\ID_stage_inst.$procmux$137_CMP'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2777' (?x?) in module `\mips_16' with constant driver `$techmap\ID_stage_inst.$0\instruction_reg[15:0] [7] = \ID_stage_inst.instruction_reg [7]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2337' (?0) in module `\mips_16' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2335 [0] = \ID_stage_inst.instruction_reg [6]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2339' (?0) in module `\mips_16' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2335 [2] = \ID_stage_inst.instruction_reg [8]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2352' (?0) in module `\mips_16' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2348 [2] = \ID_stage_inst.instruction_reg [8]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2389' (?0) in module `\mips_16' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2387 [0] = \ID_stage_inst.instruction_reg [6]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2363' (?0) in module `\mips_16' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2361 [0] = \ID_stage_inst.instruction_reg [6]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2364' (?0) in module `\mips_16' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2361 [1] = \ID_stage_inst.instruction_reg [7]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2377' (?0) in module `\mips_16' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2374 [1] = \ID_stage_inst.instruction_reg [7]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2536' in module `mips_16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2537' in module `mips_16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2538' in module `mips_16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2539' in module `mips_16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2540' in module `mips_16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2541' in module `mips_16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2542' in module `mips_16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2543' in module `mips_16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2544' in module `mips_16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2545' in module `mips_16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2546' in module `mips_16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2547' in module `mips_16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2548' in module `mips_16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2549' in module `mips_16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2550' in module `mips_16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2551' in module `mips_16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2998' in module `mips_16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2997' in module `mips_16'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2778' (?x?) in module `\mips_16' with constant driver `$techmap\ID_stage_inst.$0\instruction_reg[15:0] [8] = \ID_stage_inst.instruction_reg [8]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2172' in module `mips_16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2213' in module `mips_16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2218' in module `mips_16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2212' in module `mips_16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2217' in module `mips_16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2211' in module `mips_16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2210' in module `mips_16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2216' in module `mips_16'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2770' (?x?) in module `\mips_16' with constant driver `$techmap\ID_stage_inst.$0\instruction_reg[15:0] [0] = \ID_stage_inst.instruction_reg [0]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2215' in module `mips_16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2209' in module `mips_16'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2771' (?x?) in module `\mips_16' with constant driver `$techmap\ID_stage_inst.$0\instruction_reg[15:0] [1] = \ID_stage_inst.instruction_reg [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2772' (?x?) in module `\mips_16' with constant driver `$techmap\ID_stage_inst.$0\instruction_reg[15:0] [2] = \ID_stage_inst.instruction_reg [2]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2214' in module `mips_16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2208' in module `mips_16'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2773' (?x?) in module `\mips_16' with constant driver `$techmap\ID_stage_inst.$0\instruction_reg[15:0] [3] = \ID_stage_inst.instruction_reg [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2266' (?0) in module `\mips_16' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2264 [0] = \MEM_stage_inst.pipeline_reg_out [1]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2252' in module `mips_16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2251' in module `mips_16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2250' in module `mips_16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2249' in module `mips_16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2248' in module `mips_16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2256' in module `mips_16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2255' in module `mips_16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2166' in module `mips_16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2257' in module `mips_16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2260' in module `mips_16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2173' in module `mips_16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2262' in module `mips_16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2259' in module `mips_16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2691' in module `mips_16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2263' in module `mips_16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2293' in module `mips_16'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2984' (?0) in module `\mips_16' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2982 [0] = \ID_stage_inst.ir_op_code_with_bubble [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2985' (?0) in module `\mips_16' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2982 [1] = \ID_stage_inst.ir_op_code_with_bubble [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2454' (?0) in module `\mips_16' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2450 [2] = \ID_stage_inst.ir_src2 [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2439' (?0) in module `\mips_16' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2437 [0] = \ID_stage_inst.ir_src2 [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2441' (?0) in module `\mips_16' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2437 [2] = \ID_stage_inst.ir_src2 [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2491' (?0) in module `\mips_16' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2489 [0] = \ID_stage_inst.ir_src2 [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2479' (?0) in module `\mips_16' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2476 [1] = \ID_stage_inst.ir_src2 [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2466' (?0) in module `\mips_16' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2463 [1] = \ID_stage_inst.ir_src2 [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2465' (?0) in module `\mips_16' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2463 [0] = \ID_stage_inst.ir_src2 [0]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2519' in module `mips_16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2520' in module `mips_16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2521' in module `mips_16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2308' in module `mips_16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2307' in module `mips_16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2306' in module `mips_16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2305' in module `mips_16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2522' in module `mips_16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2523' in module `mips_16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2524' in module `mips_16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2304' in module `mips_16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2165' in module `mips_16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2303' in module `mips_16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2302' in module `mips_16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2525' in module `mips_16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2526' in module `mips_16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2301' in module `mips_16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2527' in module `mips_16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2528' in module `mips_16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2300' in module `mips_16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2529' in module `mips_16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2530' in module `mips_16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2299' in module `mips_16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2516' in module `mips_16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2515' in module `mips_16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2517' in module `mips_16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2518' in module `mips_16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2298' in module `mips_16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2297' in module `mips_16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2296' in module `mips_16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2295' in module `mips_16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2294' in module `mips_16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2261' in module `mips_16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2258' in module `mips_16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2254' in module `mips_16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2253' in module `mips_16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2207' in module `mips_16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2205' in module `mips_16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2204' in module `mips_16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2203' in module `mips_16'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2774' (?x?) in module `\mips_16' with constant driver `$techmap\ID_stage_inst.$0\instruction_reg[15:0] [4] = \ID_stage_inst.instruction_reg [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2776' (?x?) in module `\mips_16' with constant driver `$techmap\ID_stage_inst.$0\instruction_reg[15:0] [6] = \ID_stage_inst.instruction_reg [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2775' (?x?) in module `\mips_16' with constant driver `$techmap\ID_stage_inst.$0\instruction_reg[15:0] [5] = \ID_stage_inst.instruction_reg [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2779' (?x?) in module `\mips_16' with constant driver `$techmap\ID_stage_inst.$0\instruction_reg[15:0] [9] = \ID_stage_inst.instruction_reg [9]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2780' (?x?) in module `\mips_16' with constant driver `$techmap\ID_stage_inst.$0\instruction_reg[15:0] [10] = \ID_stage_inst.instruction_reg [10]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2781' (?x?) in module `\mips_16' with constant driver `$techmap\ID_stage_inst.$0\instruction_reg[15:0] [11] = \ID_stage_inst.instruction_reg [11]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2782' (?x?) in module `\mips_16' with constant driver `$techmap\ID_stage_inst.$0\instruction_reg[15:0] [12] = \ID_stage_inst.instruction_reg [12]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2164' in module `mips_16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2163' in module `mips_16'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2133' (?0) in module `\mips_16' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2129 [2] = \MEM_stage_inst.pipeline_reg_out [3]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2120' in module `mips_16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2123' in module `mips_16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2162' in module `mips_16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2161' in module `mips_16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2160' in module `mips_16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2159' in module `mips_16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2158' in module `mips_16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2171' in module `mips_16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2170' in module `mips_16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2169' in module `mips_16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2168' in module `mips_16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2167' in module `mips_16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2119' in module `mips_16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2124' in module `mips_16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2115' in module `mips_16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2121' in module `mips_16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2122' in module `mips_16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2125' in module `mips_16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2128' in module `mips_16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2127' in module `mips_16'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2086' (?0) in module `\mips_16' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2084 [0] = \MEM_stage_inst.pipeline_reg_out [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2088' (?0) in module `\mips_16' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2084 [2] = \MEM_stage_inst.pipeline_reg_out [3]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2114' in module `mips_16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2118' in module `mips_16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2126' in module `mips_16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2116' in module `mips_16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2117' in module `mips_16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2113' in module `mips_16'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2042' (?0) in module `\mips_16' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2039 [1] = \MEM_stage_inst.pipeline_reg_out [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2043' (?0) in module `\mips_16' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2039 [2] = \MEM_stage_inst.pipeline_reg_out [3]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2027' in module `mips_16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2078' in module `mips_16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2028' in module `mips_16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2079' in module `mips_16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2068' in module `mips_16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2029' in module `mips_16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2071' in module `mips_16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2080' in module `mips_16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2037' in module `mips_16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2030' in module `mips_16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2036' in module `mips_16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2083' in module `mips_16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2075' in module `mips_16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2072' in module `mips_16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2081' in module `mips_16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2038' in module `mips_16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2034' in module `mips_16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2031' in module `mips_16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2024' in module `mips_16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2033' in module `mips_16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2025' in module `mips_16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2082' in module `mips_16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2077' in module `mips_16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2076' in module `mips_16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2074' in module `mips_16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2073' in module `mips_16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2070' in module `mips_16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2069' in module `mips_16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2035' in module `mips_16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2032' in module `mips_16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2026' in module `mips_16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2023' in module `mips_16'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3154' (??0) in module `\mips_16' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$345.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2693_Y [0] = \IF_stage_inst.pc [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3155' (??0) in module `\mips_16' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$345.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2693_Y [1] = \IF_stage_inst.pc [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3147' (0?) in module `\mips_16' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$345.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$2694_Y [1] = \IF_stage_inst.pc [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3156' (??0) in module `\mips_16' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$345.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2693_Y [2] = \IF_stage_inst.pc [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3148' (0?) in module `\mips_16' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$345.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$2694_Y [2] = \IF_stage_inst.pc [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3157' (??0) in module `\mips_16' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$345.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2693_Y [3] = \IF_stage_inst.pc [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3149' (0?) in module `\mips_16' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$345.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$2694_Y [3] = \IF_stage_inst.pc [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3158' (??0) in module `\mips_16' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$345.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2693_Y [4] = \IF_stage_inst.pc [4]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3150' (0?) in module `\mips_16' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$345.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$2694_Y [4] = \IF_stage_inst.pc [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3159' (??0) in module `\mips_16' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$345.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2693_Y [5] = \IF_stage_inst.pc [5]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3151' (0?) in module `\mips_16' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$345.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$2694_Y [5] = \IF_stage_inst.pc [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3160' (??0) in module `\mips_16' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$345.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2693_Y [6] = \IF_stage_inst.pc [6]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3152' (0?) in module `\mips_16' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$345.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$2694_Y [6] = \IF_stage_inst.pc [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3161' (??0) in module `\mips_16' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$345.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2693_Y [7] = \IF_stage_inst.pc [7]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3153' (0?) in module `\mips_16' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$345.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$2694_Y [7] = \IF_stage_inst.pc [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3314' (??0) in module `\mips_16' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$342.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2793_Y [0] = \ID_stage_inst.instruction_reg [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3315' (??0) in module `\mips_16' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$342.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2793_Y [1] = \ID_stage_inst.instruction_reg [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3316' (??0) in module `\mips_16' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$342.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2793_Y [2] = \ID_stage_inst.instruction_reg [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3317' (??0) in module `\mips_16' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$342.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2793_Y [3] = \ID_stage_inst.instruction_reg [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3318' (??0) in module `\mips_16' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$342.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2793_Y [4] = \ID_stage_inst.instruction_reg [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3319' (??0) in module `\mips_16' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$342.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2793_Y [5] = \ID_stage_inst.instruction_reg [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3320' (??0) in module `\mips_16' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$342.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2793_Y [6] = \ID_stage_inst.instruction_reg [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3321' (??0) in module `\mips_16' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$342.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2793_Y [7] = \ID_stage_inst.instruction_reg [5]'.

13.14.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mips_16'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3353' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3371'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3351 [1] = $auto$simplemap.cc:127:simplemap_reduce$3369 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3353' from module `\mips_16'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3087' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3102'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3082 [3] = $auto$simplemap.cc:250:simplemap_eqne$3097 [3]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3087' from module `\mips_16'.
  Cell `$auto$simplemap.cc:177:logic_reduce$3041' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3106'.
    Redirecting output \Y: $auto$simplemap.cc:168:logic_reduce$3040 [0] = $auto$simplemap.cc:127:simplemap_reduce$3105 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:177:logic_reduce$3041' from module `\mips_16'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3027' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3084'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3025 [0] = $auto$simplemap.cc:250:simplemap_eqne$3082 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3027' from module `\mips_16'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3030' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3102'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3025 [3] = $auto$simplemap.cc:250:simplemap_eqne$3097 [3]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3030' from module `\mips_16'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3012' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3085'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3009 [1] = $auto$simplemap.cc:250:simplemap_eqne$3082 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3012' from module `\mips_16'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3014' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3102'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3009 [3] = $auto$simplemap.cc:250:simplemap_eqne$3097 [3]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3014' from module `\mips_16'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2972' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2987'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2967 [3] = $auto$simplemap.cc:250:simplemap_eqne$2982 [3]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2972' from module `\mips_16'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2955' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2970'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2952 [1] = $auto$simplemap.cc:250:simplemap_eqne$2967 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2955' from module `\mips_16'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2957' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2987'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2952 [3] = $auto$simplemap.cc:250:simplemap_eqne$2982 [3]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2957' from module `\mips_16'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2939' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2969'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2937 [0] = $auto$simplemap.cc:250:simplemap_eqne$2967 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2939' from module `\mips_16'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2942' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2987'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2937 [3] = $auto$simplemap.cc:250:simplemap_eqne$2982 [3]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2942' from module `\mips_16'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2931' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$2991'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2930 [0] = $auto$simplemap.cc:127:simplemap_reduce$2990 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2931' from module `\mips_16'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2927' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2987'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2922 [3] = $auto$simplemap.cc:250:simplemap_eqne$2982 [3]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2927' from module `\mips_16'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2911' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2986'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2907 [2] = $auto$simplemap.cc:250:simplemap_eqne$2982 [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2911' from module `\mips_16'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2910' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2970'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2907 [1] = $auto$simplemap.cc:250:simplemap_eqne$2967 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2910' from module `\mips_16'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2909' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2969'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2907 [0] = $auto$simplemap.cc:250:simplemap_eqne$2967 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2909' from module `\mips_16'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2896' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2986'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2892 [2] = $auto$simplemap.cc:250:simplemap_eqne$2982 [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2896' from module `\mips_16'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2895' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2970'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2892 [1] = $auto$simplemap.cc:250:simplemap_eqne$2967 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2895' from module `\mips_16'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2886' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$2991'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2885 [0] = $auto$simplemap.cc:127:simplemap_reduce$2990 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2886' from module `\mips_16'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2881' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2986'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2877 [2] = $auto$simplemap.cc:250:simplemap_eqne$2982 [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2881' from module `\mips_16'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2865' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2970'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2862 [1] = $auto$simplemap.cc:250:simplemap_eqne$2967 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2865' from module `\mips_16'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2864' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2969'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2862 [0] = $auto$simplemap.cc:250:simplemap_eqne$2967 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2864' from module `\mips_16'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2857' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$2872'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2855 [1] = $auto$simplemap.cc:127:simplemap_reduce$2870 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2857' from module `\mips_16'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2850' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2970'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2847 [1] = $auto$simplemap.cc:250:simplemap_eqne$2967 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2850' from module `\mips_16'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2842' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$2872'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2840 [1] = $auto$simplemap.cc:127:simplemap_reduce$2870 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2842' from module `\mips_16'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2834' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2969'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2832 [0] = $auto$simplemap.cc:250:simplemap_eqne$2967 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2834' from module `\mips_16'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2804' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2986'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2800 [2] = $auto$simplemap.cc:250:simplemap_eqne$2982 [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2804' from module `\mips_16'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2802' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2969'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2800 [0] = $auto$simplemap.cc:250:simplemap_eqne$2967 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2802' from module `\mips_16'.
  Cell `$auto$simplemap.cc:37:simplemap_not$3329' is identical to cell `$auto$simplemap.cc:37:simplemap_not$3328'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:474:replace_alu$342.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2792_Y [7] = $techmap$auto$alumacc.cc:474:replace_alu$342.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2792_Y [6]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3329' from module `\mips_16'.
  Cell `$auto$simplemap.cc:420:simplemap_dff$2677' is identical to cell `$auto$simplemap.cc:420:simplemap_dff$2678'.
    Redirecting output \Q: $auto$memory_bram.cc:915:replace_cell$360 [13] = $auto$memory_bram.cc:915:replace_cell$360 [14]
    Removing $_DFF_P_ cell `$auto$simplemap.cc:420:simplemap_dff$2677' from module `\mips_16'.
  Cell `$auto$simplemap.cc:420:simplemap_dff$2676' is identical to cell `$auto$simplemap.cc:420:simplemap_dff$2678'.
    Redirecting output \Q: $auto$memory_bram.cc:915:replace_cell$360 [12] = $auto$memory_bram.cc:915:replace_cell$360 [14]
    Removing $_DFF_P_ cell `$auto$simplemap.cc:420:simplemap_dff$2676' from module `\mips_16'.
  Cell `$auto$simplemap.cc:420:simplemap_dff$2675' is identical to cell `$auto$simplemap.cc:420:simplemap_dff$2678'.
    Redirecting output \Q: $auto$memory_bram.cc:915:replace_cell$360 [11] = $auto$memory_bram.cc:915:replace_cell$360 [14]
    Removing $_DFF_P_ cell `$auto$simplemap.cc:420:simplemap_dff$2675' from module `\mips_16'.
  Cell `$auto$simplemap.cc:420:simplemap_dff$2674' is identical to cell `$auto$simplemap.cc:420:simplemap_dff$2678'.
    Redirecting output \Q: $auto$memory_bram.cc:915:replace_cell$360 [10] = $auto$memory_bram.cc:915:replace_cell$360 [14]
    Removing $_DFF_P_ cell `$auto$simplemap.cc:420:simplemap_dff$2674' from module `\mips_16'.
  Cell `$auto$simplemap.cc:420:simplemap_dff$2673' is identical to cell `$auto$simplemap.cc:420:simplemap_dff$2678'.
    Redirecting output \Q: $auto$memory_bram.cc:915:replace_cell$360 [9] = $auto$memory_bram.cc:915:replace_cell$360 [14]
    Removing $_DFF_P_ cell `$auto$simplemap.cc:420:simplemap_dff$2673' from module `\mips_16'.
  Cell `$auto$simplemap.cc:420:simplemap_dff$2672' is identical to cell `$auto$simplemap.cc:420:simplemap_dff$2678'.
    Redirecting output \Q: $auto$memory_bram.cc:915:replace_cell$360 [8] = $auto$memory_bram.cc:915:replace_cell$360 [14]
    Removing $_DFF_P_ cell `$auto$simplemap.cc:420:simplemap_dff$2672' from module `\mips_16'.
  Cell `$auto$simplemap.cc:420:simplemap_dff$2671' is identical to cell `$auto$simplemap.cc:420:simplemap_dff$2678'.
    Redirecting output \Q: $auto$memory_bram.cc:915:replace_cell$360 [7] = $auto$memory_bram.cc:915:replace_cell$360 [14]
    Removing $_DFF_P_ cell `$auto$simplemap.cc:420:simplemap_dff$2671' from module `\mips_16'.
  Cell `$auto$simplemap.cc:420:simplemap_dff$2670' is identical to cell `$auto$simplemap.cc:420:simplemap_dff$2678'.
    Redirecting output \Q: $auto$memory_bram.cc:915:replace_cell$360 [6] = $auto$memory_bram.cc:915:replace_cell$360 [14]
    Removing $_DFF_P_ cell `$auto$simplemap.cc:420:simplemap_dff$2670' from module `\mips_16'.
  Cell `$auto$simplemap.cc:420:simplemap_dff$2669' is identical to cell `$auto$simplemap.cc:420:simplemap_dff$2678'.
    Redirecting output \Q: $auto$memory_bram.cc:915:replace_cell$360 [5] = $auto$memory_bram.cc:915:replace_cell$360 [14]
    Removing $_DFF_P_ cell `$auto$simplemap.cc:420:simplemap_dff$2669' from module `\mips_16'.
  Cell `$auto$simplemap.cc:420:simplemap_dff$2668' is identical to cell `$auto$simplemap.cc:420:simplemap_dff$2678'.
    Redirecting output \Q: $auto$memory_bram.cc:915:replace_cell$360 [4] = $auto$memory_bram.cc:915:replace_cell$360 [14]
    Removing $_DFF_P_ cell `$auto$simplemap.cc:420:simplemap_dff$2668' from module `\mips_16'.
  Cell `$auto$simplemap.cc:420:simplemap_dff$2667' is identical to cell `$auto$simplemap.cc:420:simplemap_dff$2678'.
    Redirecting output \Q: $auto$memory_bram.cc:915:replace_cell$360 [3] = $auto$memory_bram.cc:915:replace_cell$360 [14]
    Removing $_DFF_P_ cell `$auto$simplemap.cc:420:simplemap_dff$2667' from module `\mips_16'.
  Cell `$auto$simplemap.cc:420:simplemap_dff$2666' is identical to cell `$auto$simplemap.cc:420:simplemap_dff$2678'.
    Redirecting output \Q: $auto$memory_bram.cc:915:replace_cell$360 [2] = $auto$memory_bram.cc:915:replace_cell$360 [14]
    Removing $_DFF_P_ cell `$auto$simplemap.cc:420:simplemap_dff$2666' from module `\mips_16'.
  Cell `$auto$simplemap.cc:420:simplemap_dff$2665' is identical to cell `$auto$simplemap.cc:420:simplemap_dff$2678'.
    Redirecting output \Q: $auto$memory_bram.cc:915:replace_cell$360 [1] = $auto$memory_bram.cc:915:replace_cell$360 [14]
    Removing $_DFF_P_ cell `$auto$simplemap.cc:420:simplemap_dff$2665' from module `\mips_16'.
  Cell `$auto$simplemap.cc:420:simplemap_dff$2664' is identical to cell `$auto$simplemap.cc:420:simplemap_dff$2678'.
    Redirecting output \Q: $auto$memory_bram.cc:915:replace_cell$360 [0] = $auto$memory_bram.cc:915:replace_cell$360 [14]
    Removing $_DFF_P_ cell `$auto$simplemap.cc:420:simplemap_dff$2664' from module `\mips_16'.
  Cell `$auto$simplemap.cc:177:logic_reduce$2553' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$2648'.
    Redirecting output \Y: $auto$simplemap.cc:168:logic_reduce$2552 = $auto$simplemap.cc:127:simplemap_reduce$2647
    Removing $_OR_ cell `$auto$simplemap.cc:177:logic_reduce$2553' from module `\mips_16'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2492' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2505'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2489 [1] = $auto$simplemap.cc:250:simplemap_eqne$2502 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2492' from module `\mips_16'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2493' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2506'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2489 [2] = $auto$simplemap.cc:250:simplemap_eqne$2502 [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2493' from module `\mips_16'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2478' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2504'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2476 [0] = $auto$simplemap.cc:250:simplemap_eqne$2502 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2478' from module `\mips_16'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2480' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2506'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2476 [2] = $auto$simplemap.cc:250:simplemap_eqne$2502 [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2480' from module `\mips_16'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2471' is identical to cell `$auto$simplemap.cc:177:logic_reduce$2532'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2470 = $auto$simplemap.cc:168:logic_reduce$2531
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2471' from module `\mips_16'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2467' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2506'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2463 [2] = $auto$simplemap.cc:250:simplemap_eqne$2502 [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2467' from module `\mips_16'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2453' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2505'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2450 [1] = $auto$simplemap.cc:250:simplemap_eqne$2502 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2453' from module `\mips_16'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2452' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2504'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2450 [0] = $auto$simplemap.cc:250:simplemap_eqne$2502 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2452' from module `\mips_16'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2440' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2505'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2437 [1] = $auto$simplemap.cc:250:simplemap_eqne$2502 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2440' from module `\mips_16'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2390' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2427'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2387 [1] = $auto$simplemap.cc:250:simplemap_eqne$2424 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2390' from module `\mips_16'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2391' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2428'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2387 [2] = $auto$simplemap.cc:250:simplemap_eqne$2424 [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2391' from module `\mips_16'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2376' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2426'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2374 [0] = $auto$simplemap.cc:250:simplemap_eqne$2424 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2376' from module `\mips_16'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2378' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2428'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2374 [2] = $auto$simplemap.cc:250:simplemap_eqne$2424 [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2378' from module `\mips_16'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2369' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$2648'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2368 = $auto$simplemap.cc:127:simplemap_reduce$2647
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2369' from module `\mips_16'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2365' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2428'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2361 [2] = $auto$simplemap.cc:250:simplemap_eqne$2424 [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2365' from module `\mips_16'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2351' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2427'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2348 [1] = $auto$simplemap.cc:250:simplemap_eqne$2424 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2351' from module `\mips_16'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2350' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2426'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2348 [0] = $auto$simplemap.cc:250:simplemap_eqne$2424 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2350' from module `\mips_16'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2338' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2427'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2335 [1] = $auto$simplemap.cc:250:simplemap_eqne$2424 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2338' from module `\mips_16'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2324' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3394'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2322 [1] = $auto$simplemap.cc:127:simplemap_reduce$3393 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2324' from module `\mips_16'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2267' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2312'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2264 [1] = $auto$simplemap.cc:250:simplemap_eqne$2309 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2267' from module `\mips_16'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2268' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2313'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2264 [2] = $auto$simplemap.cc:250:simplemap_eqne$2309 [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2268' from module `\mips_16'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2221' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2311'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2219 [0] = $auto$simplemap.cc:250:simplemap_eqne$2309 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2221' from module `\mips_16'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2223' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2313'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2219 [2] = $auto$simplemap.cc:250:simplemap_eqne$2309 [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2223' from module `\mips_16'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2178' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2313'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2174 [2] = $auto$simplemap.cc:250:simplemap_eqne$2309 [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2178' from module `\mips_16'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2132' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2312'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2129 [1] = $auto$simplemap.cc:250:simplemap_eqne$2309 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2132' from module `\mips_16'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2131' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2311'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2129 [0] = $auto$simplemap.cc:250:simplemap_eqne$2309 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2131' from module `\mips_16'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2087' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2312'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2084 [1] = $auto$simplemap.cc:250:simplemap_eqne$2309 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2087' from module `\mips_16'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2041' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2311'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2039 [0] = $auto$simplemap.cc:250:simplemap_eqne$2309 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2041' from module `\mips_16'.
  Cell `$auto$simplemap.cc:420:simplemap_dff$1800' is identical to cell `$auto$simplemap.cc:420:simplemap_dff$1801'.
    Redirecting output \Q: \EX_stage_inst.pipeline_reg_out [35] = \EX_stage_inst.pipeline_reg_out [36]
    Removing $_DFF_P_ cell `$auto$simplemap.cc:420:simplemap_dff$1800' from module `\mips_16'.
  Cell `$auto$simplemap.cc:420:simplemap_dff$1799' is identical to cell `$auto$simplemap.cc:420:simplemap_dff$1801'.
    Redirecting output \Q: \EX_stage_inst.pipeline_reg_out [34] = \EX_stage_inst.pipeline_reg_out [36]
    Removing $_DFF_P_ cell `$auto$simplemap.cc:420:simplemap_dff$1799' from module `\mips_16'.
  Cell `$auto$simplemap.cc:420:simplemap_dff$1798' is identical to cell `$auto$simplemap.cc:420:simplemap_dff$1801'.
    Redirecting output \Q: \EX_stage_inst.pipeline_reg_out [33] = \EX_stage_inst.pipeline_reg_out [36]
    Removing $_DFF_P_ cell `$auto$simplemap.cc:420:simplemap_dff$1798' from module `\mips_16'.
  Cell `$auto$simplemap.cc:420:simplemap_dff$1797' is identical to cell `$auto$simplemap.cc:420:simplemap_dff$1801'.
    Redirecting output \Q: \EX_stage_inst.pipeline_reg_out [32] = \EX_stage_inst.pipeline_reg_out [36]
    Removing $_DFF_P_ cell `$auto$simplemap.cc:420:simplemap_dff$1797' from module `\mips_16'.
  Cell `$auto$simplemap.cc:420:simplemap_dff$1796' is identical to cell `$auto$simplemap.cc:420:simplemap_dff$1801'.
    Redirecting output \Q: \EX_stage_inst.pipeline_reg_out [31] = \EX_stage_inst.pipeline_reg_out [36]
    Removing $_DFF_P_ cell `$auto$simplemap.cc:420:simplemap_dff$1796' from module `\mips_16'.
  Cell `$auto$simplemap.cc:420:simplemap_dff$1795' is identical to cell `$auto$simplemap.cc:420:simplemap_dff$1801'.
    Redirecting output \Q: \EX_stage_inst.pipeline_reg_out [30] = \EX_stage_inst.pipeline_reg_out [36]
    Removing $_DFF_P_ cell `$auto$simplemap.cc:420:simplemap_dff$1795' from module `\mips_16'.
  Cell `$auto$simplemap.cc:420:simplemap_dff$1794' is identical to cell `$auto$simplemap.cc:420:simplemap_dff$1801'.
    Redirecting output \Q: \EX_stage_inst.pipeline_reg_out [29] = \EX_stage_inst.pipeline_reg_out [36]
    Removing $_DFF_P_ cell `$auto$simplemap.cc:420:simplemap_dff$1794' from module `\mips_16'.
  Cell `$auto$simplemap.cc:420:simplemap_dff$1793' is identical to cell `$auto$simplemap.cc:420:simplemap_dff$1801'.
    Redirecting output \Q: \EX_stage_inst.pipeline_reg_out [28] = \EX_stage_inst.pipeline_reg_out [36]
    Removing $_DFF_P_ cell `$auto$simplemap.cc:420:simplemap_dff$1793' from module `\mips_16'.
  Cell `$auto$simplemap.cc:420:simplemap_dff$1792' is identical to cell `$auto$simplemap.cc:420:simplemap_dff$1801'.
    Redirecting output \Q: \EX_stage_inst.pipeline_reg_out [27] = \EX_stage_inst.pipeline_reg_out [36]
    Removing $_DFF_P_ cell `$auto$simplemap.cc:420:simplemap_dff$1792' from module `\mips_16'.
  Cell `$auto$simplemap.cc:420:simplemap_dff$1791' is identical to cell `$auto$simplemap.cc:420:simplemap_dff$1801'.
    Redirecting output \Q: \EX_stage_inst.pipeline_reg_out [26] = \EX_stage_inst.pipeline_reg_out [36]
    Removing $_DFF_P_ cell `$auto$simplemap.cc:420:simplemap_dff$1791' from module `\mips_16'.
  Cell `$auto$simplemap.cc:420:simplemap_dff$1790' is identical to cell `$auto$simplemap.cc:420:simplemap_dff$1801'.
    Redirecting output \Q: \EX_stage_inst.pipeline_reg_out [25] = \EX_stage_inst.pipeline_reg_out [36]
    Removing $_DFF_P_ cell `$auto$simplemap.cc:420:simplemap_dff$1790' from module `\mips_16'.
  Cell `$auto$simplemap.cc:420:simplemap_dff$1789' is identical to cell `$auto$simplemap.cc:420:simplemap_dff$1801'.
    Redirecting output \Q: \EX_stage_inst.pipeline_reg_out [24] = \EX_stage_inst.pipeline_reg_out [36]
    Removing $_DFF_P_ cell `$auto$simplemap.cc:420:simplemap_dff$1789' from module `\mips_16'.
  Cell `$auto$simplemap.cc:420:simplemap_dff$1788' is identical to cell `$auto$simplemap.cc:420:simplemap_dff$1801'.
    Redirecting output \Q: \EX_stage_inst.pipeline_reg_out [23] = \EX_stage_inst.pipeline_reg_out [36]
    Removing $_DFF_P_ cell `$auto$simplemap.cc:420:simplemap_dff$1788' from module `\mips_16'.
  Cell `$auto$simplemap.cc:420:simplemap_dff$1787' is identical to cell `$auto$simplemap.cc:420:simplemap_dff$1801'.
    Redirecting output \Q: \EX_stage_inst.pipeline_reg_out [22] = \EX_stage_inst.pipeline_reg_out [36]
    Removing $_DFF_P_ cell `$auto$simplemap.cc:420:simplemap_dff$1787' from module `\mips_16'.
  Cell `$auto$simplemap.cc:37:simplemap_not$3327' is identical to cell `$auto$simplemap.cc:37:simplemap_not$3328'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:474:replace_alu$342.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2792_Y [5] = $techmap$auto$alumacc.cc:474:replace_alu$342.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$2792_Y [6]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3327' from module `\mips_16'.
  Cell `$auto$simplemap.cc:420:simplemap_dff$2679' is identical to cell `$auto$simplemap.cc:420:simplemap_dff$2678'.
    Redirecting output \Q: $auto$memory_bram.cc:915:replace_cell$360 [15] = $auto$memory_bram.cc:915:replace_cell$360 [14]
    Removing $_DFF_P_ cell `$auto$simplemap.cc:420:simplemap_dff$2679' from module `\mips_16'.
  Cell `$auto$simplemap.cc:420:simplemap_dff$1802' is identical to cell `$auto$simplemap.cc:420:simplemap_dff$1801'.
    Redirecting output \Q: \EX_stage_inst.pipeline_reg_out [37] = \EX_stage_inst.pipeline_reg_out [36]
    Removing $_DFF_P_ cell `$auto$simplemap.cc:420:simplemap_dff$1802' from module `\mips_16'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1818' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1817'.
    Redirecting output \Y: $techmap\MEM_stage_inst.$0\pipeline_reg_out[36:0] [36] = $techmap\MEM_stage_inst.$0\pipeline_reg_out[36:0] [35]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1818' from module `\mips_16'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3035' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3092'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3033 [1] = $auto$simplemap.cc:127:simplemap_reduce$3090 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3035' from module `\mips_16'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3019' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3092'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3017 [1] = $auto$simplemap.cc:127:simplemap_reduce$3090 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3019' from module `\mips_16'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2962' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$2977'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2960 [1] = $auto$simplemap.cc:127:simplemap_reduce$2975 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2962' from module `\mips_16'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2947' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$2977'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2945 [1] = $auto$simplemap.cc:127:simplemap_reduce$2975 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2947' from module `\mips_16'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2932' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$2977'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2930 [1] = $auto$simplemap.cc:127:simplemap_reduce$2975 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2932' from module `\mips_16'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2916' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$2976'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2915 [0] = $auto$simplemap.cc:127:simplemap_reduce$2975 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2916' from module `\mips_16'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2902' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$2917'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2900 [1] = $auto$simplemap.cc:127:simplemap_reduce$2915 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2902' from module `\mips_16'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2901' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$2961'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2900 [0] = $auto$simplemap.cc:127:simplemap_reduce$2960 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2901' from module `\mips_16'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2887' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$2917'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2885 [1] = $auto$simplemap.cc:127:simplemap_reduce$2915 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2887' from module `\mips_16'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2871' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$2976'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2870 [0] = $auto$simplemap.cc:127:simplemap_reduce$2975 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2871' from module `\mips_16'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2856' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$2961'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2855 [0] = $auto$simplemap.cc:127:simplemap_reduce$2960 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2856' from module `\mips_16'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2841' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$2946'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2840 [0] = $auto$simplemap.cc:127:simplemap_reduce$2945 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2841' from module `\mips_16'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2810' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$2917'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2808 [1] = $auto$simplemap.cc:127:simplemap_reduce$2915 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2810' from module `\mips_16'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2809' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$2946'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2808 [0] = $auto$simplemap.cc:127:simplemap_reduce$2945 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2809' from module `\mips_16'.
  Cell `$auto$simplemap.cc:177:logic_reduce$2683' is identical to cell `$auto$simplemap.cc:177:logic_reduce$2684'.
    Redirecting output \Y: $auto$simplemap.cc:168:logic_reduce$2680 [2] = $auto$simplemap.cc:168:logic_reduce$2680 [3]
    Removing $_OR_ cell `$auto$simplemap.cc:177:logic_reduce$2683' from module `\mips_16'.
  Cell `$auto$simplemap.cc:177:logic_reduce$2682' is identical to cell `$auto$simplemap.cc:177:logic_reduce$2684'.
    Redirecting output \Y: $auto$simplemap.cc:168:logic_reduce$2680 [1] = $auto$simplemap.cc:168:logic_reduce$2680 [3]
    Removing $_OR_ cell `$auto$simplemap.cc:177:logic_reduce$2682' from module `\mips_16'.
  Cell `$auto$simplemap.cc:177:logic_reduce$2681' is identical to cell `$auto$simplemap.cc:177:logic_reduce$2684'.
    Redirecting output \Y: $auto$simplemap.cc:168:logic_reduce$2680 [0] = $auto$simplemap.cc:168:logic_reduce$2680 [3]
    Removing $_OR_ cell `$auto$simplemap.cc:177:logic_reduce$2681' from module `\mips_16'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2458' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$2510'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2457 = $auto$simplemap.cc:127:simplemap_reduce$2509
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2458' from module `\mips_16'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2445' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$2497'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2444 = $auto$simplemap.cc:127:simplemap_reduce$2496
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2445' from module `\mips_16'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2356' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$2432'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2355 = $auto$simplemap.cc:127:simplemap_reduce$2431
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2356' from module `\mips_16'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2343' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$2395'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2342 = $auto$simplemap.cc:127:simplemap_reduce$2394
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2343' from module `\mips_16'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2137' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$2317'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2136 = $auto$simplemap.cc:127:simplemap_reduce$2316
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2137' from module `\mips_16'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2092' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$2272'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2091 = $auto$simplemap.cc:127:simplemap_reduce$2271
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2092' from module `\mips_16'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2047' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$2227'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2046 = $auto$simplemap.cc:127:simplemap_reduce$2226
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2047' from module `\mips_16'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1816' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1817'.
    Redirecting output \Y: $techmap\MEM_stage_inst.$0\pipeline_reg_out[36:0] [34] = $techmap\MEM_stage_inst.$0\pipeline_reg_out[36:0] [35]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1816' from module `\mips_16'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1815' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1817'.
    Redirecting output \Y: $techmap\MEM_stage_inst.$0\pipeline_reg_out[36:0] [33] = $techmap\MEM_stage_inst.$0\pipeline_reg_out[36:0] [35]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1815' from module `\mips_16'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1814' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1817'.
    Redirecting output \Y: $techmap\MEM_stage_inst.$0\pipeline_reg_out[36:0] [32] = $techmap\MEM_stage_inst.$0\pipeline_reg_out[36:0] [35]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1814' from module `\mips_16'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1813' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1817'.
    Redirecting output \Y: $techmap\MEM_stage_inst.$0\pipeline_reg_out[36:0] [31] = $techmap\MEM_stage_inst.$0\pipeline_reg_out[36:0] [35]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1813' from module `\mips_16'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1812' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1817'.
    Redirecting output \Y: $techmap\MEM_stage_inst.$0\pipeline_reg_out[36:0] [30] = $techmap\MEM_stage_inst.$0\pipeline_reg_out[36:0] [35]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1812' from module `\mips_16'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1811' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1817'.
    Redirecting output \Y: $techmap\MEM_stage_inst.$0\pipeline_reg_out[36:0] [29] = $techmap\MEM_stage_inst.$0\pipeline_reg_out[36:0] [35]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1811' from module `\mips_16'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1810' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1817'.
    Redirecting output \Y: $techmap\MEM_stage_inst.$0\pipeline_reg_out[36:0] [28] = $techmap\MEM_stage_inst.$0\pipeline_reg_out[36:0] [35]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1810' from module `\mips_16'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1809' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1817'.
    Redirecting output \Y: $techmap\MEM_stage_inst.$0\pipeline_reg_out[36:0] [27] = $techmap\MEM_stage_inst.$0\pipeline_reg_out[36:0] [35]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1809' from module `\mips_16'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1808' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1817'.
    Redirecting output \Y: $techmap\MEM_stage_inst.$0\pipeline_reg_out[36:0] [26] = $techmap\MEM_stage_inst.$0\pipeline_reg_out[36:0] [35]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1808' from module `\mips_16'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1807' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1817'.
    Redirecting output \Y: $techmap\MEM_stage_inst.$0\pipeline_reg_out[36:0] [25] = $techmap\MEM_stage_inst.$0\pipeline_reg_out[36:0] [35]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1807' from module `\mips_16'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1806' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1817'.
    Redirecting output \Y: $techmap\MEM_stage_inst.$0\pipeline_reg_out[36:0] [24] = $techmap\MEM_stage_inst.$0\pipeline_reg_out[36:0] [35]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1806' from module `\mips_16'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1805' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1817'.
    Redirecting output \Y: $techmap\MEM_stage_inst.$0\pipeline_reg_out[36:0] [23] = $techmap\MEM_stage_inst.$0\pipeline_reg_out[36:0] [35]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1805' from module `\mips_16'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1804' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1817'.
    Redirecting output \Y: $techmap\MEM_stage_inst.$0\pipeline_reg_out[36:0] [22] = $techmap\MEM_stage_inst.$0\pipeline_reg_out[36:0] [35]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1804' from module `\mips_16'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1803' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1817'.
    Redirecting output \Y: $techmap\MEM_stage_inst.$0\pipeline_reg_out[36:0] [21] = $techmap\MEM_stage_inst.$0\pipeline_reg_out[36:0] [35]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1803' from module `\mips_16'.
  Cell `$auto$simplemap.cc:420:simplemap_dff$1855' is identical to cell `$auto$simplemap.cc:420:simplemap_dff$1854'.
    Redirecting output \Q: \MEM_stage_inst.pipeline_reg_out [36] = \MEM_stage_inst.pipeline_reg_out [35]
    Removing $_DFF_P_ cell `$auto$simplemap.cc:420:simplemap_dff$1855' from module `\mips_16'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2650' is identical to cell `$auto$simplemap.cc:177:logic_reduce$2555'.
    Redirecting output \Y: $techmap\hazard_detection_unit_inst.$ne$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/hazard_detection_unit.v:35$9_Y = $auto$simplemap.cc:168:logic_reduce$2554
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2650' from module `\mips_16'.
  Cell `$auto$simplemap.cc:177:logic_reduce$2686' is identical to cell `$auto$simplemap.cc:177:logic_reduce$2687'.
    Redirecting output \Y: $auto$simplemap.cc:168:logic_reduce$2685 [0] = $auto$simplemap.cc:168:logic_reduce$2685 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:177:logic_reduce$2686' from module `\mips_16'.
  Cell `$auto$simplemap.cc:420:simplemap_dff$1853' is identical to cell `$auto$simplemap.cc:420:simplemap_dff$1854'.
    Redirecting output \Q: \MEM_stage_inst.pipeline_reg_out [34] = \MEM_stage_inst.pipeline_reg_out [35]
    Removing $_DFF_P_ cell `$auto$simplemap.cc:420:simplemap_dff$1853' from module `\mips_16'.
  Cell `$auto$simplemap.cc:420:simplemap_dff$1852' is identical to cell `$auto$simplemap.cc:420:simplemap_dff$1854'.
    Redirecting output \Q: \MEM_stage_inst.pipeline_reg_out [33] = \MEM_stage_inst.pipeline_reg_out [35]
    Removing $_DFF_P_ cell `$auto$simplemap.cc:420:simplemap_dff$1852' from module `\mips_16'.
  Cell `$auto$simplemap.cc:420:simplemap_dff$1851' is identical to cell `$auto$simplemap.cc:420:simplemap_dff$1854'.
    Redirecting output \Q: \MEM_stage_inst.pipeline_reg_out [32] = \MEM_stage_inst.pipeline_reg_out [35]
    Removing $_DFF_P_ cell `$auto$simplemap.cc:420:simplemap_dff$1851' from module `\mips_16'.
  Cell `$auto$simplemap.cc:420:simplemap_dff$1850' is identical to cell `$auto$simplemap.cc:420:simplemap_dff$1854'.
    Redirecting output \Q: \MEM_stage_inst.pipeline_reg_out [31] = \MEM_stage_inst.pipeline_reg_out [35]
    Removing $_DFF_P_ cell `$auto$simplemap.cc:420:simplemap_dff$1850' from module `\mips_16'.
  Cell `$auto$simplemap.cc:420:simplemap_dff$1849' is identical to cell `$auto$simplemap.cc:420:simplemap_dff$1854'.
    Redirecting output \Q: \MEM_stage_inst.pipeline_reg_out [30] = \MEM_stage_inst.pipeline_reg_out [35]
    Removing $_DFF_P_ cell `$auto$simplemap.cc:420:simplemap_dff$1849' from module `\mips_16'.
  Cell `$auto$simplemap.cc:420:simplemap_dff$1848' is identical to cell `$auto$simplemap.cc:420:simplemap_dff$1854'.
    Redirecting output \Q: \MEM_stage_inst.pipeline_reg_out [29] = \MEM_stage_inst.pipeline_reg_out [35]
    Removing $_DFF_P_ cell `$auto$simplemap.cc:420:simplemap_dff$1848' from module `\mips_16'.
  Cell `$auto$simplemap.cc:420:simplemap_dff$1847' is identical to cell `$auto$simplemap.cc:420:simplemap_dff$1854'.
    Redirecting output \Q: \MEM_stage_inst.pipeline_reg_out [28] = \MEM_stage_inst.pipeline_reg_out [35]
    Removing $_DFF_P_ cell `$auto$simplemap.cc:420:simplemap_dff$1847' from module `\mips_16'.
  Cell `$auto$simplemap.cc:420:simplemap_dff$1846' is identical to cell `$auto$simplemap.cc:420:simplemap_dff$1854'.
    Redirecting output \Q: \MEM_stage_inst.pipeline_reg_out [27] = \MEM_stage_inst.pipeline_reg_out [35]
    Removing $_DFF_P_ cell `$auto$simplemap.cc:420:simplemap_dff$1846' from module `\mips_16'.
  Cell `$auto$simplemap.cc:420:simplemap_dff$1845' is identical to cell `$auto$simplemap.cc:420:simplemap_dff$1854'.
    Redirecting output \Q: \MEM_stage_inst.pipeline_reg_out [26] = \MEM_stage_inst.pipeline_reg_out [35]
    Removing $_DFF_P_ cell `$auto$simplemap.cc:420:simplemap_dff$1845' from module `\mips_16'.
  Cell `$auto$simplemap.cc:420:simplemap_dff$1844' is identical to cell `$auto$simplemap.cc:420:simplemap_dff$1854'.
    Redirecting output \Q: \MEM_stage_inst.pipeline_reg_out [25] = \MEM_stage_inst.pipeline_reg_out [35]
    Removing $_DFF_P_ cell `$auto$simplemap.cc:420:simplemap_dff$1844' from module `\mips_16'.
  Cell `$auto$simplemap.cc:420:simplemap_dff$1843' is identical to cell `$auto$simplemap.cc:420:simplemap_dff$1854'.
    Redirecting output \Q: \MEM_stage_inst.pipeline_reg_out [24] = \MEM_stage_inst.pipeline_reg_out [35]
    Removing $_DFF_P_ cell `$auto$simplemap.cc:420:simplemap_dff$1843' from module `\mips_16'.
  Cell `$auto$simplemap.cc:420:simplemap_dff$1842' is identical to cell `$auto$simplemap.cc:420:simplemap_dff$1854'.
    Redirecting output \Q: \MEM_stage_inst.pipeline_reg_out [23] = \MEM_stage_inst.pipeline_reg_out [35]
    Removing $_DFF_P_ cell `$auto$simplemap.cc:420:simplemap_dff$1842' from module `\mips_16'.
  Cell `$auto$simplemap.cc:420:simplemap_dff$1841' is identical to cell `$auto$simplemap.cc:420:simplemap_dff$1854'.
    Redirecting output \Q: \MEM_stage_inst.pipeline_reg_out [22] = \MEM_stage_inst.pipeline_reg_out [35]
    Removing $_DFF_P_ cell `$auto$simplemap.cc:420:simplemap_dff$1841' from module `\mips_16'.
  Cell `$auto$simplemap.cc:420:simplemap_dff$1840' is identical to cell `$auto$simplemap.cc:420:simplemap_dff$1854'.
    Redirecting output \Q: \MEM_stage_inst.pipeline_reg_out [21] = \MEM_stage_inst.pipeline_reg_out [35]
    Removing $_DFF_P_ cell `$auto$simplemap.cc:420:simplemap_dff$1840' from module `\mips_16'.
Removed a total of 146 cells.

13.14.4. Executing OPT_RMDFF pass (remove dff with constant values).
Removing $auto$simplemap.cc:496:simplemap_adff$2768 ($_DFF_PP0_) from module mips_16.
Removing $auto$simplemap.cc:496:simplemap_adff$2767 ($_DFF_PP0_) from module mips_16.
Removing $auto$simplemap.cc:496:simplemap_adff$2766 ($_DFF_PP0_) from module mips_16.
Removing $auto$simplemap.cc:496:simplemap_adff$2765 ($_DFF_PP0_) from module mips_16.
Removing $auto$simplemap.cc:496:simplemap_adff$2764 ($_DFF_PP0_) from module mips_16.
Removing $auto$simplemap.cc:496:simplemap_adff$2763 ($_DFF_PP0_) from module mips_16.
Removing $auto$simplemap.cc:496:simplemap_adff$2762 ($_DFF_PP0_) from module mips_16.
Removing $auto$simplemap.cc:496:simplemap_adff$2761 ($_DFF_PP0_) from module mips_16.
Removing $auto$simplemap.cc:496:simplemap_adff$2760 ($_DFF_PP0_) from module mips_16.
Removing $auto$simplemap.cc:496:simplemap_adff$2759 ($_DFF_PP0_) from module mips_16.
Removing $auto$simplemap.cc:496:simplemap_adff$2758 ($_DFF_PP0_) from module mips_16.
Removing $auto$simplemap.cc:496:simplemap_adff$2757 ($_DFF_PP0_) from module mips_16.
Removing $auto$simplemap.cc:496:simplemap_adff$2756 ($_DFF_PP0_) from module mips_16.
Removing $auto$simplemap.cc:496:simplemap_adff$2755 ($_DFF_PP0_) from module mips_16.
Removing $auto$simplemap.cc:496:simplemap_adff$2754 ($_DFF_PP0_) from module mips_16.
Removing $auto$simplemap.cc:420:simplemap_dff$1801 ($_DFF_P_) from module mips_16.
Removing $auto$simplemap.cc:496:simplemap_adff$2769 ($_DFF_PP0_) from module mips_16.
Replaced 17 DFF cells.

13.14.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mips_16..
  removing unused `$_NOT_' cell `$auto$simplemap.cc:206:simplemap_lognot$2186'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2788'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2789'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2790'.
  removing unused `$_DFF_PP0_' cell `$auto$simplemap.cc:496:simplemap_adff$2752'.
  removing unused `$_DFF_PP0_' cell `$auto$simplemap.cc:496:simplemap_adff$2753'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:206:simplemap_lognot$2231'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:206:simplemap_lognot$2690'.
  removing unused `$_OR_' cell `$auto$simplemap.cc:136:simplemap_reduce$2796'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:206:simplemap_lognot$2535'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:206:simplemap_lognot$2556'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:206:simplemap_lognot$2321'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:206:simplemap_lognot$2276'.
  removing unused `$_DFF_PP0_' cell `$auto$simplemap.cc:496:simplemap_adff$2719'.
  removing unused `$_DFF_PP0_' cell `$auto$simplemap.cc:496:simplemap_adff$2720'.
  removing unused `$_DFF_PP0_' cell `$auto$simplemap.cc:496:simplemap_adff$2721'.
  removing unused `$_DFF_PP0_' cell `$auto$simplemap.cc:496:simplemap_adff$2722'.
  removing unused `$_DFF_PP0_' cell `$auto$simplemap.cc:496:simplemap_adff$2723'.
  removing unused `$_DFF_PP0_' cell `$auto$simplemap.cc:496:simplemap_adff$2724'.
  removing unused `$_DFF_PP0_' cell `$auto$simplemap.cc:496:simplemap_adff$2725'.
  removing unused `$_DFF_PP0_' cell `$auto$simplemap.cc:496:simplemap_adff$2726'.
  removing unused `$_DFF_PP0_' cell `$auto$simplemap.cc:496:simplemap_adff$2727'.
  removing unused `$_DFF_PP0_' cell `$auto$simplemap.cc:496:simplemap_adff$2728'.
  removing unused `$_DFF_PP0_' cell `$auto$simplemap.cc:496:simplemap_adff$2730'.
  removing unused `$_DFF_PP0_' cell `$auto$simplemap.cc:496:simplemap_adff$2729'.
  removing unused `$_DFF_PP0_' cell `$auto$simplemap.cc:496:simplemap_adff$2731'.
  removing unused `$_DFF_PP0_' cell `$auto$simplemap.cc:496:simplemap_adff$2732'.
  removing unused `$_DFF_PP0_' cell `$auto$simplemap.cc:496:simplemap_adff$2733'.
  removing unused `$_DFF_PP0_' cell `$auto$simplemap.cc:496:simplemap_adff$2734'.
  removing unused `$_DFF_PP0_' cell `$auto$simplemap.cc:496:simplemap_adff$2735'.
  removing unused `$_DFF_PP0_' cell `$auto$simplemap.cc:496:simplemap_adff$2736'.
  removing unused `$_DFF_PP0_' cell `$auto$simplemap.cc:496:simplemap_adff$2737'.
  removing unused `$_DFF_PP0_' cell `$auto$simplemap.cc:496:simplemap_adff$2738'.
  removing unused `$_DFF_PP0_' cell `$auto$simplemap.cc:496:simplemap_adff$2739'.
  removing unused `$_DFF_PP0_' cell `$auto$simplemap.cc:496:simplemap_adff$2740'.
  removing unused `$_DFF_PP0_' cell `$auto$simplemap.cc:496:simplemap_adff$2741'.
  removing unused `$_DFF_PP0_' cell `$auto$simplemap.cc:496:simplemap_adff$2742'.
  removing unused `$_DFF_PP0_' cell `$auto$simplemap.cc:496:simplemap_adff$2743'.
  removing unused `$_DFF_PP0_' cell `$auto$simplemap.cc:496:simplemap_adff$2744'.
  removing unused `$_DFF_PP0_' cell `$auto$simplemap.cc:496:simplemap_adff$2745'.
  removing unused `$_DFF_PP0_' cell `$auto$simplemap.cc:496:simplemap_adff$2746'.
  removing unused `$_DFF_PP0_' cell `$auto$simplemap.cc:496:simplemap_adff$2747'.
  removing unused `$_DFF_PP0_' cell `$auto$simplemap.cc:496:simplemap_adff$2748'.
  removing unused `\SB_CARRY' cell `$auto$alumacc.cc:474:replace_alu$345.slice[7].carry'.
  removing unused `$_DFF_PP0_' cell `$auto$simplemap.cc:496:simplemap_adff$2749'.
  removing unused `$_DFF_PP0_' cell `$auto$simplemap.cc:496:simplemap_adff$2750'.
  removing unused `$_DFF_PP0_' cell `$auto$simplemap.cc:496:simplemap_adff$2751'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2791'.
  removing unused `\SB_CARRY' cell `$auto$alumacc.cc:474:replace_alu$342.slice[7].carry'.
  removing unused `$_OR_' cell `$auto$simplemap.cc:136:simplemap_reduce$2828'.
  removing unused `$_OR_' cell `$auto$simplemap.cc:136:simplemap_reduce$2797'.
  removing unused `$_OR_' cell `$auto$simplemap.cc:136:simplemap_reduce$2831'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:206:simplemap_lognot$2141'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:206:simplemap_lognot$2096'.
  removing unused `$_OR_' cell `$auto$simplemap.cc:136:simplemap_reduce$2829'.
  removing unused `$_OR_' cell `$auto$simplemap.cc:136:simplemap_reduce$2799'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:206:simplemap_lognot$2051'.
  removing unused `$_OR_' cell `$auto$simplemap.cc:136:simplemap_reduce$2979'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:206:simplemap_lognot$2981'.
  removing unused `$_OR_' cell `$auto$simplemap.cc:136:simplemap_reduce$2992'.
  removing unused `$_OR_' cell `$auto$simplemap.cc:136:simplemap_reduce$2994'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:206:simplemap_lognot$2996'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:206:simplemap_lognot$3003'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$3066'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$3067'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$3068'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$3069'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$3070'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$3071'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$3072'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$3073'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$3074'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$3075'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$3076'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$3077'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$3078'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$3079'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$3080'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$3081'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$3146'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$3162'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$3163'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$3164'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$3165'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$3166'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$3167'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$3168'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$3169'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$3306'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$3307'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$3308'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$3309'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$3310'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$3311'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$3312'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$3313'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$3322'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$3323'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$3324'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$3325'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$3326'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$3328'.
  removing unused `$_OR_' cell `$auto$simplemap.cc:136:simplemap_reduce$3335'.
  removing unused `$_OR_' cell `$auto$simplemap.cc:136:simplemap_reduce$3338'.
  removing unused `$_OR_' cell `$auto$simplemap.cc:136:simplemap_reduce$3356'.
  removing unused `$_OR_' cell `$auto$simplemap.cc:136:simplemap_reduce$3359'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$3363'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$3364'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$3365'.
  removing unused `$_OR_' cell `$auto$simplemap.cc:136:simplemap_reduce$3370'.
  removing unused `$_OR_' cell `$auto$simplemap.cc:136:simplemap_reduce$3371'.
  removing unused `$_OR_' cell `$auto$simplemap.cc:136:simplemap_reduce$3372'.
  removing unused `$_OR_' cell `$auto$simplemap.cc:136:simplemap_reduce$3374'.
  removing unused `$_OR_' cell `$auto$simplemap.cc:136:simplemap_reduce$3375'.
  removing unused `$_OR_' cell `$auto$simplemap.cc:136:simplemap_reduce$3377'.
  removing unused `$_OR_' cell `$auto$simplemap.cc:136:simplemap_reduce$3395'.
  removing unused `$_OR_' cell `$auto$simplemap.cc:136:simplemap_reduce$3397'.
  removing unused non-port wire \EX_stage_inst.alu_inst.cmd.
  removing unused non-port wire \EX_stage_inst.alu_src1.
  removing unused non-port wire \EX_stage_inst.alu_src2.
  removing unused non-port wire \ID_stage_inst.alu_src2_mux.
  removing unused non-port wire \ID_stage_inst.branch_offset_imm.
  removing unused non-port wire \ID_stage_inst.decoding_op_src1.
  removing unused non-port wire \ID_stage_inst.ex_alu_cmd.
  removing unused non-port wire \ID_stage_inst.ex_alu_src2.
  removing unused non-port wire \ID_stage_inst.instruction_reg.
  removing unused non-port wire \ID_stage_inst.ir_dest.
  removing unused non-port wire \ID_stage_inst.ir_imm.
  removing unused non-port wire \ID_stage_inst.ir_op_code.
  removing unused non-port wire \ID_stage_inst.ir_src1.
  removing unused non-port wire \ID_stage_inst.reg_read_addr_1.
  removing unused non-port wire \IF_stage_inst.branch_offset_imm.
  removing unused non-port wire \MEM_stage_inst.dmem.mem_access_addr.
  removing unused non-port wire \MEM_stage_inst.dmem.ram_addr.
  removing unused non-port wire \MEM_stage_inst.ex_alu_result.
  removing unused non-port wire \branch_offset_imm.
  removing unused non-port wire \decoding_op_src1.
  removing unused non-port wire \hazard_detection_unit_inst.decoding_op_src1.
  removing unused non-port wire \reg_read_addr_1.
  removing unused non-port wire \register_file_inst.reg_read_addr_1.
  removed 276 unused temporary wires.
Removed 140 unused cells and 1531 unused wires.

13.14.6. Rerunning OPT passes. (Removed registers in this run.)

13.14.7. Running ICE40 specific optimizations.
Optimized away SB_CARRY cell mips_16.$auto$alumacc.cc:474:replace_alu$342.slice[0].carry: CO=1'0
Optimized away SB_CARRY cell mips_16.$auto$alumacc.cc:474:replace_alu$345.slice[0].carry: CO=\IF_stage_inst.pc [0]
Mapping SB_LUT4 cell mips_16.$auto$alumacc.cc:474:replace_alu$342.slice[1].adder back to logic.
Mapping SB_LUT4 cell mips_16.$auto$alumacc.cc:474:replace_alu$345.slice[1].adder back to logic.

13.14.8. Executing OPT_EXPR pass (perform const folding).
Setting undriven signal in mips_16 to undef: \EX_stage_inst.alu_inst.a [9]
Setting undriven signal in mips_16 to undef: \EX_stage_inst.alu_inst.b [0]
Setting undriven signal in mips_16 to undef: \EX_stage_inst.alu_inst.b [9]
Setting undriven signal in mips_16 to undef: \EX_stage_inst.alu_inst.b [4]
Setting undriven signal in mips_16 to undef: \EX_stage_inst.alu_inst.a [3]
Setting undriven signal in mips_16 to undef: \EX_stage_inst.alu_cmd [2]
Setting undriven signal in mips_16 to undef: \EX_stage_inst.alu_cmd [1]
Setting undriven signal in mips_16 to undef: \EX_stage_inst.alu_inst.a [0]
Setting undriven signal in mips_16 to undef: \EX_stage_inst.alu_cmd [0]
Setting undriven signal in mips_16 to undef: \EX_stage_inst.alu_inst.b [11]
Setting undriven signal in mips_16 to undef: \EX_stage_inst.alu_inst.a [8]
Setting undriven signal in mips_16 to undef: \EX_stage_inst.alu_inst.a [10]
Setting undriven signal in mips_16 to undef: \EX_stage_inst.alu_inst.a [6]
Setting undriven signal in mips_16 to undef: \EX_stage_inst.alu_inst.b [1]
Setting undriven signal in mips_16 to undef: \EX_stage_inst.alu_inst.b [6]
Setting undriven signal in mips_16 to undef: \EX_stage_inst.alu_inst.a [5]
Setting undriven signal in mips_16 to undef: \EX_stage_inst.alu_inst.b [15:14]
Setting undriven signal in mips_16 to undef: \EX_stage_inst.alu_inst.a [11]
Setting undriven signal in mips_16 to undef: \EX_stage_inst.alu_inst.a [2:1]
Setting undriven signal in mips_16 to undef: \EX_stage_inst.alu_inst.b [2]
Setting undriven signal in mips_16 to undef: \EX_stage_inst.alu_inst.a [4]
Setting undriven signal in mips_16 to undef: \EX_stage_inst.alu_inst.a [12]
Setting undriven signal in mips_16 to undef: \EX_stage_inst.alu_inst.a [14]
Setting undriven signal in mips_16 to undef: \EX_stage_inst.alu_inst.a [13]
Setting undriven signal in mips_16 to undef: \EX_stage_inst.alu_inst.b [5]
Setting undriven signal in mips_16 to undef: \EX_stage_inst.alu_inst.b [8]
Setting undriven signal in mips_16 to undef: \EX_stage_inst.alu_inst.b [3]
Setting undriven signal in mips_16 to undef: \EX_stage_inst.alu_inst.a [7]
Setting undriven signal in mips_16 to undef: \EX_stage_inst.alu_inst.b [7]
Setting undriven signal in mips_16 to undef: \EX_stage_inst.alu_inst.a [15]
Setting undriven signal in mips_16 to undef: \EX_stage_inst.alu_inst.b [10]
Setting undriven signal in mips_16 to undef: \EX_stage_inst.alu_inst.b [13]
Setting undriven signal in mips_16 to undef: \EX_stage_inst.alu_inst.b [12]
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2625' (0?) in module `\mips_16' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2621 [2] = \EX_stage_inst.pipeline_reg_out [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2623' (0?) in module `\mips_16' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2621 [0] = \EX_stage_inst.pipeline_reg_out [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2624' (0?) in module `\mips_16' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2621 [1] = \EX_stage_inst.pipeline_reg_out [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2638' (0?) in module `\mips_16' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2634 [2] = \ID_stage_inst.pipeline_reg_out [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2636' (0?) in module `\mips_16' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2634 [0] = \ID_stage_inst.pipeline_reg_out [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2637' (0?) in module `\mips_16' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2634 [1] = \ID_stage_inst.pipeline_reg_out [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2611' (0?) in module `\mips_16' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2607 [2] = \MEM_stage_inst.pipeline_reg_out [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2609' (0?) in module `\mips_16' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2607 [0] = \MEM_stage_inst.pipeline_reg_out [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2610' (0?) in module `\mips_16' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2607 [1] = \MEM_stage_inst.pipeline_reg_out [2]'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2648' (00) in module `\mips_16' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$2368 = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:177:logic_reduce$2555' (00) in module `\mips_16' with constant driver `$auto$simplemap.cc:168:logic_reduce$2554 = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:235:simplemap_logbin$2605' (const_and) in module `\mips_16' with constant driver `$techmap\hazard_detection_unit_inst.$logic_and$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/hazard_detection_unit.v:41$15_Y = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:277:simplemap_mux$2558' (0) in module `\mips_16' with constant driver `$techmap\hazard_detection_unit_inst.$1\pipeline_stall_n[0:0] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3084' (01) in module `\mips_16' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3025 [0] = 1'1'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3034' (const_or) in module `\mips_16' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$3033 [0] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3102' (01) in module `\mips_16' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3009 [3] = 1'1'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3092' (const_or) in module `\mips_16' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$3017 [1] = 1'1'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3037' (const_or) in module `\mips_16' with constant driver `$auto$simplemap.cc:256:simplemap_eqne$3031 = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:206:simplemap_lognot$3039' (1) in module `\mips_16' with constant driver `$techmap\ID_stage_inst.$eq$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/ID_stage.v:285$67_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:177:logic_reduce$3042' (00) in module `\mips_16' with constant driver `$auto$simplemap.cc:168:logic_reduce$3040 [1] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3106' (00) in module `\mips_16' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$3105 [0] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:177:logic_reduce$3044' (00) in module `\mips_16' with constant driver `$auto$simplemap.cc:168:logic_reduce$3043 = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:206:simplemap_lognot$3045' (0) in module `\mips_16' with constant driver `$techmap\ID_stage_inst.$eq$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/ID_stage.v:284$66_Y = 1'1'.
Replacing $_OR_ cell `$auto$simplemap.cc:235:simplemap_logbin$3024' (const_or) in module `\mips_16' with constant driver `$techmap\ID_stage_inst.$logic_or$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/ID_stage.v:285$68_Y = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3085' (01) in module `\mips_16' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3009 [1] = 1'1'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3018' (const_or) in module `\mips_16' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$3017 [0] = 1'1'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3021' (const_or) in module `\mips_16' with constant driver `$auto$simplemap.cc:256:simplemap_eqne$3015 = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:206:simplemap_lognot$3023' (1) in module `\mips_16' with constant driver `$techmap\ID_stage_inst.$eq$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/ID_stage.v:286$69_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:235:simplemap_logbin$3008' (const_or) in module `\mips_16' with constant driver `$techmap\ID_stage_inst.$logic_or$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/ID_stage.v:286$70_Y = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3101' (01) in module `\mips_16' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3097 [2] = 1'1'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3107' (const_or) in module `\mips_16' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$3105 [1] = 1'1'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3109' (const_or) in module `\mips_16' with constant driver `$auto$simplemap.cc:256:simplemap_eqne$3103 = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:206:simplemap_lognot$3111' (1) in module `\mips_16' with constant driver `\ID_stage_inst.decoding_op_is_branch = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:235:simplemap_logbin$3007' (const_or) in module `\mips_16' with constant driver `$techmap\ID_stage_inst.$logic_or$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/ID_stage.v:288$72_Y = 1'1'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3091' (const_or) in module `\mips_16' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$3090 [0] = 1'1'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3094' (const_or) in module `\mips_16' with constant driver `$auto$simplemap.cc:256:simplemap_eqne$3088 = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3119' (001) in module `\mips_16' with constant driver `\ID_stage_inst.ir_src2 [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3004' (001) in module `\mips_16' with constant driver `\hazard_detection_unit_inst.decoding_op_src2 [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3120' (001) in module `\mips_16' with constant driver `\ID_stage_inst.ir_src2 [1] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3005' (001) in module `\mips_16' with constant driver `\hazard_detection_unit_inst.decoding_op_src2 [1] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2602' (00) in module `\mips_16' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$2601 = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3121' (001) in module `\mips_16' with constant driver `\ID_stage_inst.ir_src2 [2] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3006' (001) in module `\mips_16' with constant driver `\hazard_detection_unit_inst.decoding_op_src2 [2] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2604' (00) in module `\mips_16' with constant driver `$techmap\hazard_detection_unit_inst.$ne$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/hazard_detection_unit.v:44$16_Y = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2579' (0?) in module `\mips_16' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2575 [2] = \EX_stage_inst.pipeline_reg_out [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2578' (0?) in module `\mips_16' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2575 [1] = \EX_stage_inst.pipeline_reg_out [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2577' (0?) in module `\mips_16' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2575 [0] = \EX_stage_inst.pipeline_reg_out [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2592' (0?) in module `\mips_16' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2588 [2] = \ID_stage_inst.pipeline_reg_out [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2590' (0?) in module `\mips_16' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2588 [0] = \ID_stage_inst.pipeline_reg_out [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2591' (0?) in module `\mips_16' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2588 [1] = \ID_stage_inst.pipeline_reg_out [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2565' (0?) in module `\mips_16' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2561 [2] = \MEM_stage_inst.pipeline_reg_out [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2563' (0?) in module `\mips_16' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2561 [0] = \MEM_stage_inst.pipeline_reg_out [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2564' (0?) in module `\mips_16' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2561 [1] = \MEM_stage_inst.pipeline_reg_out [2]'.
Replacing $_AND_ cell `$auto$simplemap.cc:235:simplemap_logbin$2559' (const_and) in module `\mips_16' with constant driver `$techmap\hazard_detection_unit_inst.$logic_and$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/hazard_detection_unit.v:50$22_Y = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2557' (100) in module `\mips_16' with constant driver `\ID_stage_inst.instruction_decode_en = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3117' (001) in module `\mips_16' with constant driver `\ID_stage_inst.ir_op_code_with_bubble [2] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3118' (001) in module `\mips_16' with constant driver `\ID_stage_inst.ir_op_code_with_bubble [3] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2872' (00) in module `\mips_16' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$2840 [1] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3116' (001) in module `\mips_16' with constant driver `\ID_stage_inst.ir_op_code_with_bubble [1] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2970' (01) in module `\mips_16' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2847 [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3115' (001) in module `\mips_16' with constant driver `\ID_stage_inst.ir_op_code_with_bubble [0] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2961' (const_or) in module `\mips_16' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$2855 [0] = 1'1'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2859' (const_or) in module `\mips_16' with constant driver `$auto$simplemap.cc:256:simplemap_eqne$2853 = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:206:simplemap_lognot$2861' (1) in module `\mips_16' with constant driver `$techmap\ID_stage_inst.$procmux$123_CMP = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2969' (01) in module `\mips_16' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2800 [0] = 1'1'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2976' (const_or) in module `\mips_16' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$2870 [0] = 1'1'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2874' (const_or) in module `\mips_16' with constant driver `$auto$simplemap.cc:256:simplemap_eqne$2868 = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:206:simplemap_lognot$2876' (1) in module `\mips_16' with constant driver `$techmap$techmap\ID_stage_inst.$procmux$130.$and$/usr/local/bin/../share/yosys/techmap.v:434$2823_Y [1] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2326' (00) in module `\mips_16' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$2322 [3] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2986' (01) in module `\mips_16' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2800 [2] = 1'1'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2917' (const_or) in module `\mips_16' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$2808 [1] = 1'1'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2991' (00) in module `\mips_16' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$2885 [0] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2889' (const_or) in module `\mips_16' with constant driver `$auto$simplemap.cc:256:simplemap_eqne$2883 = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:206:simplemap_lognot$2891' (1) in module `\mips_16' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$3330 [2] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2904' (const_or) in module `\mips_16' with constant driver `$auto$simplemap.cc:256:simplemap_eqne$2898 = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:206:simplemap_lognot$2906' (1) in module `\mips_16' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$3330 [1] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2325' (00) in module `\mips_16' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$2322 [2] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2330' (00) in module `\mips_16' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$2328 [1] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2946' (const_or) in module `\mips_16' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$2808 [0] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2987' (01) in module `\mips_16' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2922 [3] = 1'1'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2977' (const_or) in module `\mips_16' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$2930 [1] = 1'1'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2949' (const_or) in module `\mips_16' with constant driver `$auto$simplemap.cc:256:simplemap_eqne$2943 = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:206:simplemap_lognot$2951' (1) in module `\mips_16' with constant driver `$techmap\ID_stage_inst.$procmux$117_CMP = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2964' (const_or) in module `\mips_16' with constant driver `$auto$simplemap.cc:256:simplemap_eqne$2958 = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:206:simplemap_lognot$2966' (1) in module `\mips_16' with constant driver `$techmap\ID_stage_inst.$2\write_back_result_mux[0:0] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2323' (00) in module `\mips_16' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$2322 [0] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2919' (const_or) in module `\mips_16' with constant driver `$auto$simplemap.cc:256:simplemap_eqne$2913 = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:206:simplemap_lognot$2921' (1) in module `\mips_16' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$3389 [1] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2934' (const_or) in module `\mips_16' with constant driver `$auto$simplemap.cc:256:simplemap_eqne$2928 = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:206:simplemap_lognot$2936' (1) in module `\mips_16' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$3330 [0] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3394' (00) in module `\mips_16' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$2322 [1] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2329' (00) in module `\mips_16' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$2328 [0] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2332' (00) in module `\mips_16' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$2331 = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2812' (const_or) in module `\mips_16' with constant driver `$auto$simplemap.cc:256:simplemap_eqne$2806 = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:206:simplemap_lognot$2814' (1) in module `\mips_16' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$3351 [2] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2844' (const_or) in module `\mips_16' with constant driver `$auto$simplemap.cc:256:simplemap_eqne$2838 = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:206:simplemap_lognot$2846' (1) in module `\mips_16' with constant driver `$techmap\ID_stage_inst.$procmux$124_CMP = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2327' (00) in module `\mips_16' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$2322 [4] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2334' (00) in module `\mips_16' with constant driver `$auto$opt_reduce.cc:132:opt_mux$340 = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2786' (00?) in module `\mips_16' with constant driver `\ID_stage_inst.write_back_en = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2787' (00?) in module `\mips_16' with constant driver `\ID_stage_inst.write_back_result_mux = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3112' (001) in module `\mips_16' with constant driver `\ID_stage_inst.ir_dest_with_bubble [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3113' (001) in module `\mips_16' with constant driver `\ID_stage_inst.ir_dest_with_bubble [1] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:177:logic_reduce$3000' (00) in module `\mips_16' with constant driver `$auto$simplemap.cc:168:logic_reduce$2999 = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3114' (001) in module `\mips_16' with constant driver `\ID_stage_inst.ir_dest_with_bubble [2] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:177:logic_reduce$3002' (00) in module `\mips_16' with constant driver `$auto$simplemap.cc:168:logic_reduce$3001 = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2427' (01) in module `\mips_16' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2335 [1] = 1'1'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2395' (const_or) in module `\mips_16' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$2342 = 1'1'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2345' (const_or) in module `\mips_16' with constant driver `$auto$simplemap.cc:256:simplemap_eqne$2340 = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:206:simplemap_lognot$2347' (1) in module `\mips_16' with constant driver `$techmap\register_file_inst.$procmux$221_CMP = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2426' (01) in module `\mips_16' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2348 [0] = 1'1'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2432' (const_or) in module `\mips_16' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$2355 = 1'1'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2358' (const_or) in module `\mips_16' with constant driver `$auto$simplemap.cc:256:simplemap_eqne$2353 = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:206:simplemap_lognot$2360' (1) in module `\mips_16' with constant driver `$techmap\register_file_inst.$procmux$220_CMP = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3505' (00) in module `\mips_16' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$3502 [2] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2428' (01) in module `\mips_16' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2361 [2] = 1'1'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2434' (const_or) in module `\mips_16' with constant driver `$auto$simplemap.cc:256:simplemap_eqne$2429 = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:206:simplemap_lognot$2436' (1) in module `\mips_16' with constant driver `$techmap\register_file_inst.$procmux$216_CMP = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2397' (const_or) in module `\mips_16' with constant driver `$auto$simplemap.cc:256:simplemap_eqne$2392 = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:206:simplemap_lognot$2399' (1) in module `\mips_16' with constant driver `$techmap\register_file_inst.$procmux$217_CMP = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3503' (00) in module `\mips_16' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$3502 [0] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2371' (const_or) in module `\mips_16' with constant driver `$auto$simplemap.cc:256:simplemap_eqne$2366 = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:206:simplemap_lognot$2373' (1) in module `\mips_16' with constant driver `$techmap\register_file_inst.$procmux$219_CMP = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2382' (const_or) in module `\mips_16' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$2381 = 1'1'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2384' (const_or) in module `\mips_16' with constant driver `$auto$simplemap.cc:256:simplemap_eqne$2379 = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:206:simplemap_lognot$2386' (1) in module `\mips_16' with constant driver `$techmap\register_file_inst.$procmux$218_CMP = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3504' (00) in module `\mips_16' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$3502 [1] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3507' (00) in module `\mips_16' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$3506 = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3509' (00) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$215.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$2400_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3590' (const_and) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$215.$and$/usr/local/bin/../share/yosys/techmap.v:434$2406_Y [0] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3606' (const_and) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$215.$and$/usr/local/bin/../share/yosys/techmap.v:434$2407_Y [0] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3625' (00) in module `\mips_16' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$3622 [2] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3526' (const_and) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$215.$and$/usr/local/bin/../share/yosys/techmap.v:434$2402_Y [0] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3542' (const_and) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$215.$and$/usr/local/bin/../share/yosys/techmap.v:434$2403_Y [0] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3623' (00) in module `\mips_16' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$3622 [0] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3558' (const_and) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$215.$and$/usr/local/bin/../share/yosys/techmap.v:434$2404_Y [0] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3574' (const_and) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$215.$and$/usr/local/bin/../share/yosys/techmap.v:434$2405_Y [0] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3624' (00) in module `\mips_16' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$3622 [1] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3627' (00) in module `\mips_16' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$3626 = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3629' (00) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$215.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$2408_Y = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3510' (?00) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$215.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$2401_Y [0] = \register_file_inst.reg_array[1] [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2536' (0?0) in module `\mips_16' with constant driver `\ID_stage_inst.reg_read_data_1 [0] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3591' (const_and) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$215.$and$/usr/local/bin/../share/yosys/techmap.v:434$2406_Y [1] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3607' (const_and) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$215.$and$/usr/local/bin/../share/yosys/techmap.v:434$2407_Y [1] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3633' (00) in module `\mips_16' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$3630 [2] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3527' (const_and) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$215.$and$/usr/local/bin/../share/yosys/techmap.v:434$2402_Y [1] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3543' (const_and) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$215.$and$/usr/local/bin/../share/yosys/techmap.v:434$2403_Y [1] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3631' (00) in module `\mips_16' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$3630 [0] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3559' (const_and) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$215.$and$/usr/local/bin/../share/yosys/techmap.v:434$2404_Y [1] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3575' (const_and) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$215.$and$/usr/local/bin/../share/yosys/techmap.v:434$2405_Y [1] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3632' (00) in module `\mips_16' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$3630 [1] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3635' (00) in module `\mips_16' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$3634 = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3637' (00) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$215.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$2409_Y = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3511' (?00) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$215.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$2401_Y [1] = \register_file_inst.reg_array[1] [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2537' (0?0) in module `\mips_16' with constant driver `\ID_stage_inst.reg_read_data_1 [1] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:177:logic_reduce$3047' (00) in module `\mips_16' with constant driver `$auto$simplemap.cc:168:logic_reduce$3046 [0] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3592' (const_and) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$215.$and$/usr/local/bin/../share/yosys/techmap.v:434$2406_Y [2] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3608' (const_and) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$215.$and$/usr/local/bin/../share/yosys/techmap.v:434$2407_Y [2] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3641' (00) in module `\mips_16' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$3638 [2] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3528' (const_and) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$215.$and$/usr/local/bin/../share/yosys/techmap.v:434$2402_Y [2] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3544' (const_and) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$215.$and$/usr/local/bin/../share/yosys/techmap.v:434$2403_Y [2] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3639' (00) in module `\mips_16' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$3638 [0] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3560' (const_and) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$215.$and$/usr/local/bin/../share/yosys/techmap.v:434$2404_Y [2] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3576' (const_and) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$215.$and$/usr/local/bin/../share/yosys/techmap.v:434$2405_Y [2] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3640' (00) in module `\mips_16' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$3638 [1] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3643' (00) in module `\mips_16' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$3642 = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3645' (00) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$215.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$2410_Y = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3512' (?00) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$215.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$2401_Y [2] = \register_file_inst.reg_array[1] [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2538' (0?0) in module `\mips_16' with constant driver `\ID_stage_inst.reg_read_data_1 [2] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3593' (const_and) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$215.$and$/usr/local/bin/../share/yosys/techmap.v:434$2406_Y [3] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3609' (const_and) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$215.$and$/usr/local/bin/../share/yosys/techmap.v:434$2407_Y [3] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3649' (00) in module `\mips_16' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$3646 [2] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3529' (const_and) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$215.$and$/usr/local/bin/../share/yosys/techmap.v:434$2402_Y [3] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3545' (const_and) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$215.$and$/usr/local/bin/../share/yosys/techmap.v:434$2403_Y [3] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3647' (00) in module `\mips_16' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$3646 [0] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3561' (const_and) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$215.$and$/usr/local/bin/../share/yosys/techmap.v:434$2404_Y [3] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3577' (const_and) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$215.$and$/usr/local/bin/../share/yosys/techmap.v:434$2405_Y [3] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3648' (00) in module `\mips_16' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$3646 [1] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3651' (00) in module `\mips_16' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$3650 = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3653' (00) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$215.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$2411_Y = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3513' (?00) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$215.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$2401_Y [3] = \register_file_inst.reg_array[1] [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2539' (0?0) in module `\mips_16' with constant driver `\ID_stage_inst.reg_read_data_1 [3] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:177:logic_reduce$3048' (00) in module `\mips_16' with constant driver `$auto$simplemap.cc:168:logic_reduce$3046 [1] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:177:logic_reduce$3056' (00) in module `\mips_16' with constant driver `$auto$simplemap.cc:168:logic_reduce$3055 [0] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3594' (const_and) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$215.$and$/usr/local/bin/../share/yosys/techmap.v:434$2406_Y [4] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3610' (const_and) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$215.$and$/usr/local/bin/../share/yosys/techmap.v:434$2407_Y [4] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3657' (00) in module `\mips_16' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$3654 [2] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3530' (const_and) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$215.$and$/usr/local/bin/../share/yosys/techmap.v:434$2402_Y [4] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3546' (const_and) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$215.$and$/usr/local/bin/../share/yosys/techmap.v:434$2403_Y [4] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3655' (00) in module `\mips_16' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$3654 [0] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3562' (const_and) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$215.$and$/usr/local/bin/../share/yosys/techmap.v:434$2404_Y [4] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3578' (const_and) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$215.$and$/usr/local/bin/../share/yosys/techmap.v:434$2405_Y [4] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3656' (00) in module `\mips_16' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$3654 [1] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3659' (00) in module `\mips_16' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$3658 = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3661' (00) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$215.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$2412_Y = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3514' (?00) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$215.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$2401_Y [4] = \register_file_inst.reg_array[1] [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2540' (0?0) in module `\mips_16' with constant driver `\ID_stage_inst.reg_read_data_1 [4] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3595' (const_and) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$215.$and$/usr/local/bin/../share/yosys/techmap.v:434$2406_Y [5] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3611' (const_and) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$215.$and$/usr/local/bin/../share/yosys/techmap.v:434$2407_Y [5] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3665' (00) in module `\mips_16' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$3662 [2] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3531' (const_and) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$215.$and$/usr/local/bin/../share/yosys/techmap.v:434$2402_Y [5] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3547' (const_and) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$215.$and$/usr/local/bin/../share/yosys/techmap.v:434$2403_Y [5] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3663' (00) in module `\mips_16' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$3662 [0] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3563' (const_and) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$215.$and$/usr/local/bin/../share/yosys/techmap.v:434$2404_Y [5] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3579' (const_and) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$215.$and$/usr/local/bin/../share/yosys/techmap.v:434$2405_Y [5] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3664' (00) in module `\mips_16' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$3662 [1] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3667' (00) in module `\mips_16' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$3666 = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3669' (00) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$215.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$2413_Y = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3515' (?00) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$215.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$2401_Y [5] = \register_file_inst.reg_array[1] [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2541' (0?0) in module `\mips_16' with constant driver `\ID_stage_inst.reg_read_data_1 [5] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:177:logic_reduce$3049' (00) in module `\mips_16' with constant driver `$auto$simplemap.cc:168:logic_reduce$3046 [2] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3596' (const_and) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$215.$and$/usr/local/bin/../share/yosys/techmap.v:434$2406_Y [6] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3612' (const_and) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$215.$and$/usr/local/bin/../share/yosys/techmap.v:434$2407_Y [6] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3673' (00) in module `\mips_16' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$3670 [2] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3532' (const_and) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$215.$and$/usr/local/bin/../share/yosys/techmap.v:434$2402_Y [6] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3548' (const_and) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$215.$and$/usr/local/bin/../share/yosys/techmap.v:434$2403_Y [6] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3671' (00) in module `\mips_16' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$3670 [0] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3564' (const_and) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$215.$and$/usr/local/bin/../share/yosys/techmap.v:434$2404_Y [6] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3580' (const_and) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$215.$and$/usr/local/bin/../share/yosys/techmap.v:434$2405_Y [6] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3672' (00) in module `\mips_16' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$3670 [1] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3675' (00) in module `\mips_16' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$3674 = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3677' (00) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$215.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$2414_Y = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3516' (?00) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$215.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$2401_Y [6] = \register_file_inst.reg_array[1] [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2542' (0?0) in module `\mips_16' with constant driver `\ID_stage_inst.reg_read_data_1 [6] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3597' (const_and) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$215.$and$/usr/local/bin/../share/yosys/techmap.v:434$2406_Y [7] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3613' (const_and) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$215.$and$/usr/local/bin/../share/yosys/techmap.v:434$2407_Y [7] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3681' (00) in module `\mips_16' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$3678 [2] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3533' (const_and) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$215.$and$/usr/local/bin/../share/yosys/techmap.v:434$2402_Y [7] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3549' (const_and) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$215.$and$/usr/local/bin/../share/yosys/techmap.v:434$2403_Y [7] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3679' (00) in module `\mips_16' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$3678 [0] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3565' (const_and) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$215.$and$/usr/local/bin/../share/yosys/techmap.v:434$2404_Y [7] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3581' (const_and) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$215.$and$/usr/local/bin/../share/yosys/techmap.v:434$2405_Y [7] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3680' (00) in module `\mips_16' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$3678 [1] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3683' (00) in module `\mips_16' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$3682 = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3685' (00) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$215.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$2415_Y = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3517' (?00) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$215.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$2401_Y [7] = \register_file_inst.reg_array[1] [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2543' (0?0) in module `\mips_16' with constant driver `\ID_stage_inst.reg_read_data_1 [7] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:177:logic_reduce$3050' (00) in module `\mips_16' with constant driver `$auto$simplemap.cc:168:logic_reduce$3046 [3] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:177:logic_reduce$3057' (00) in module `\mips_16' with constant driver `$auto$simplemap.cc:168:logic_reduce$3055 [1] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:177:logic_reduce$3061' (00) in module `\mips_16' with constant driver `$auto$simplemap.cc:168:logic_reduce$3060 [0] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3598' (const_and) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$215.$and$/usr/local/bin/../share/yosys/techmap.v:434$2406_Y [8] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3614' (const_and) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$215.$and$/usr/local/bin/../share/yosys/techmap.v:434$2407_Y [8] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3689' (00) in module `\mips_16' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$3686 [2] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3534' (const_and) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$215.$and$/usr/local/bin/../share/yosys/techmap.v:434$2402_Y [8] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3550' (const_and) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$215.$and$/usr/local/bin/../share/yosys/techmap.v:434$2403_Y [8] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3687' (00) in module `\mips_16' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$3686 [0] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3566' (const_and) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$215.$and$/usr/local/bin/../share/yosys/techmap.v:434$2404_Y [8] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3582' (const_and) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$215.$and$/usr/local/bin/../share/yosys/techmap.v:434$2405_Y [8] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3688' (00) in module `\mips_16' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$3686 [1] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3691' (00) in module `\mips_16' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$3690 = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3693' (00) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$215.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$2416_Y = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3518' (?00) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$215.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$2401_Y [8] = \register_file_inst.reg_array[1] [8]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2544' (0?0) in module `\mips_16' with constant driver `\ID_stage_inst.reg_read_data_1 [8] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3599' (const_and) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$215.$and$/usr/local/bin/../share/yosys/techmap.v:434$2406_Y [9] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3615' (const_and) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$215.$and$/usr/local/bin/../share/yosys/techmap.v:434$2407_Y [9] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3697' (00) in module `\mips_16' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$3694 [2] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3535' (const_and) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$215.$and$/usr/local/bin/../share/yosys/techmap.v:434$2402_Y [9] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3551' (const_and) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$215.$and$/usr/local/bin/../share/yosys/techmap.v:434$2403_Y [9] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3695' (00) in module `\mips_16' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$3694 [0] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3567' (const_and) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$215.$and$/usr/local/bin/../share/yosys/techmap.v:434$2404_Y [9] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3583' (const_and) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$215.$and$/usr/local/bin/../share/yosys/techmap.v:434$2405_Y [9] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3696' (00) in module `\mips_16' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$3694 [1] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3699' (00) in module `\mips_16' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$3698 = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3701' (00) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$215.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$2417_Y = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3519' (?00) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$215.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$2401_Y [9] = \register_file_inst.reg_array[1] [9]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2545' (0?0) in module `\mips_16' with constant driver `\ID_stage_inst.reg_read_data_1 [9] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:177:logic_reduce$3051' (00) in module `\mips_16' with constant driver `$auto$simplemap.cc:168:logic_reduce$3046 [4] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3600' (const_and) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$215.$and$/usr/local/bin/../share/yosys/techmap.v:434$2406_Y [10] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3616' (const_and) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$215.$and$/usr/local/bin/../share/yosys/techmap.v:434$2407_Y [10] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3705' (00) in module `\mips_16' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$3702 [2] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3536' (const_and) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$215.$and$/usr/local/bin/../share/yosys/techmap.v:434$2402_Y [10] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3552' (const_and) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$215.$and$/usr/local/bin/../share/yosys/techmap.v:434$2403_Y [10] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3703' (00) in module `\mips_16' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$3702 [0] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3568' (const_and) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$215.$and$/usr/local/bin/../share/yosys/techmap.v:434$2404_Y [10] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3584' (const_and) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$215.$and$/usr/local/bin/../share/yosys/techmap.v:434$2405_Y [10] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3704' (00) in module `\mips_16' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$3702 [1] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3707' (00) in module `\mips_16' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$3706 = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3709' (00) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$215.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$2418_Y = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3520' (?00) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$215.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$2401_Y [10] = \register_file_inst.reg_array[1] [10]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2546' (0?0) in module `\mips_16' with constant driver `\ID_stage_inst.reg_read_data_1 [10] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3601' (const_and) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$215.$and$/usr/local/bin/../share/yosys/techmap.v:434$2406_Y [11] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3617' (const_and) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$215.$and$/usr/local/bin/../share/yosys/techmap.v:434$2407_Y [11] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3713' (00) in module `\mips_16' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$3710 [2] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3537' (const_and) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$215.$and$/usr/local/bin/../share/yosys/techmap.v:434$2402_Y [11] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3553' (const_and) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$215.$and$/usr/local/bin/../share/yosys/techmap.v:434$2403_Y [11] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3711' (00) in module `\mips_16' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$3710 [0] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3569' (const_and) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$215.$and$/usr/local/bin/../share/yosys/techmap.v:434$2404_Y [11] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3585' (const_and) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$215.$and$/usr/local/bin/../share/yosys/techmap.v:434$2405_Y [11] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3712' (00) in module `\mips_16' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$3710 [1] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3715' (00) in module `\mips_16' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$3714 = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3717' (00) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$215.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$2419_Y = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3521' (?00) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$215.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$2401_Y [11] = \register_file_inst.reg_array[1] [11]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2547' (0?0) in module `\mips_16' with constant driver `\ID_stage_inst.reg_read_data_1 [11] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:177:logic_reduce$3052' (00) in module `\mips_16' with constant driver `$auto$simplemap.cc:168:logic_reduce$3046 [5] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:177:logic_reduce$3058' (00) in module `\mips_16' with constant driver `$auto$simplemap.cc:168:logic_reduce$3055 [2] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3602' (const_and) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$215.$and$/usr/local/bin/../share/yosys/techmap.v:434$2406_Y [12] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3618' (const_and) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$215.$and$/usr/local/bin/../share/yosys/techmap.v:434$2407_Y [12] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3721' (00) in module `\mips_16' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$3718 [2] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3538' (const_and) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$215.$and$/usr/local/bin/../share/yosys/techmap.v:434$2402_Y [12] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3554' (const_and) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$215.$and$/usr/local/bin/../share/yosys/techmap.v:434$2403_Y [12] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3719' (00) in module `\mips_16' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$3718 [0] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3570' (const_and) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$215.$and$/usr/local/bin/../share/yosys/techmap.v:434$2404_Y [12] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3586' (const_and) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$215.$and$/usr/local/bin/../share/yosys/techmap.v:434$2405_Y [12] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3720' (00) in module `\mips_16' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$3718 [1] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3723' (00) in module `\mips_16' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$3722 = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3725' (00) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$215.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$2420_Y = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3522' (?00) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$215.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$2401_Y [12] = \register_file_inst.reg_array[1] [12]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2548' (0?0) in module `\mips_16' with constant driver `\ID_stage_inst.reg_read_data_1 [12] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3603' (const_and) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$215.$and$/usr/local/bin/../share/yosys/techmap.v:434$2406_Y [13] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3619' (const_and) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$215.$and$/usr/local/bin/../share/yosys/techmap.v:434$2407_Y [13] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3729' (00) in module `\mips_16' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$3726 [2] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3539' (const_and) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$215.$and$/usr/local/bin/../share/yosys/techmap.v:434$2402_Y [13] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3555' (const_and) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$215.$and$/usr/local/bin/../share/yosys/techmap.v:434$2403_Y [13] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3727' (00) in module `\mips_16' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$3726 [0] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3571' (const_and) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$215.$and$/usr/local/bin/../share/yosys/techmap.v:434$2404_Y [13] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3587' (const_and) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$215.$and$/usr/local/bin/../share/yosys/techmap.v:434$2405_Y [13] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3728' (00) in module `\mips_16' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$3726 [1] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3731' (00) in module `\mips_16' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$3730 = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3733' (00) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$215.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$2421_Y = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3523' (?00) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$215.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$2401_Y [13] = \register_file_inst.reg_array[1] [13]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2549' (0?0) in module `\mips_16' with constant driver `\ID_stage_inst.reg_read_data_1 [13] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:177:logic_reduce$3053' (00) in module `\mips_16' with constant driver `$auto$simplemap.cc:168:logic_reduce$3046 [6] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3604' (const_and) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$215.$and$/usr/local/bin/../share/yosys/techmap.v:434$2406_Y [14] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3620' (const_and) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$215.$and$/usr/local/bin/../share/yosys/techmap.v:434$2407_Y [14] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3745' (00) in module `\mips_16' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$3742 [2] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3540' (const_and) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$215.$and$/usr/local/bin/../share/yosys/techmap.v:434$2402_Y [14] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3556' (const_and) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$215.$and$/usr/local/bin/../share/yosys/techmap.v:434$2403_Y [14] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3743' (00) in module `\mips_16' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$3742 [0] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3572' (const_and) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$215.$and$/usr/local/bin/../share/yosys/techmap.v:434$2404_Y [14] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3588' (const_and) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$215.$and$/usr/local/bin/../share/yosys/techmap.v:434$2405_Y [14] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3744' (00) in module `\mips_16' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$3742 [1] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3747' (00) in module `\mips_16' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$3746 = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3749' (00) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$215.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$2422_Y = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3524' (?00) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$215.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$2401_Y [14] = \register_file_inst.reg_array[1] [14]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2550' (0?0) in module `\mips_16' with constant driver `\ID_stage_inst.reg_read_data_1 [14] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3605' (const_and) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$215.$and$/usr/local/bin/../share/yosys/techmap.v:434$2406_Y [15] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3621' (const_and) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$215.$and$/usr/local/bin/../share/yosys/techmap.v:434$2407_Y [15] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3737' (00) in module `\mips_16' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$3734 [2] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3541' (const_and) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$215.$and$/usr/local/bin/../share/yosys/techmap.v:434$2402_Y [15] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3557' (const_and) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$215.$and$/usr/local/bin/../share/yosys/techmap.v:434$2403_Y [15] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3735' (00) in module `\mips_16' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$3734 [0] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3573' (const_and) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$215.$and$/usr/local/bin/../share/yosys/techmap.v:434$2404_Y [15] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3589' (const_and) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$215.$and$/usr/local/bin/../share/yosys/techmap.v:434$2405_Y [15] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3736' (00) in module `\mips_16' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$3734 [1] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3739' (00) in module `\mips_16' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$3738 = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3741' (00) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$215.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$2423_Y = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3525' (?00) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$215.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$2401_Y [15] = \register_file_inst.reg_array[1] [15]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2551' (0?0) in module `\mips_16' with constant driver `\ID_stage_inst.reg_read_data_1 [15] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:177:logic_reduce$3054' (00) in module `\mips_16' with constant driver `$auto$simplemap.cc:168:logic_reduce$3046 [7] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:177:logic_reduce$3059' (00) in module `\mips_16' with constant driver `$auto$simplemap.cc:168:logic_reduce$3055 [3] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:177:logic_reduce$3062' (00) in module `\mips_16' with constant driver `$auto$simplemap.cc:168:logic_reduce$3060 [1] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:177:logic_reduce$3064' (00) in module `\mips_16' with constant driver `$auto$simplemap.cc:168:logic_reduce$3063 = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:206:simplemap_lognot$3065' (0) in module `\mips_16' with constant driver `$techmap\ID_stage_inst.$3\branch_taken[0:0] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2998' (100) in module `\mips_16' with constant driver `$techmap\ID_stage_inst.$2\branch_taken[0:0] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2997' (101) in module `\mips_16' with constant driver `\ID_stage_inst.branch_taken = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3138' (??0) in module `\mips_16' with constant driver `$techmap\IF_stage_inst.$procmux$202_Y [0] = $techmap\IF_stage_inst.$add$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/IF_stage.v:39$48_Y [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$3751' (010) in module `\mips_16' with constant driver `$auto$simplemap.cc:309:simplemap_lut$3750 [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$3752' (100) in module `\mips_16' with constant driver `$auto$simplemap.cc:309:simplemap_lut$3750 [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$3760' (01?) in module `\mips_16' with constant driver `$auto$simplemap.cc:309:simplemap_lut$3759 [0] = \IF_stage_inst.pc [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$3753' (100) in module `\mips_16' with constant driver `$auto$simplemap.cc:309:simplemap_lut$3750 [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$3754' (010) in module `\mips_16' with constant driver `$auto$simplemap.cc:309:simplemap_lut$3750 [3] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$3755' (100) in module `\mips_16' with constant driver `$auto$simplemap.cc:309:simplemap_lut$3750 [4] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$3756' (010) in module `\mips_16' with constant driver `$auto$simplemap.cc:309:simplemap_lut$3750 [5] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$3757' (010) in module `\mips_16' with constant driver `$auto$simplemap.cc:309:simplemap_lut$3750 [6] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$3758' (100) in module `\mips_16' with constant driver `$auto$simplemap.cc:309:simplemap_lut$3750 [7] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$3763' (01?) in module `\mips_16' with constant driver `$auto$simplemap.cc:309:simplemap_lut$3759 [3] = \IF_stage_inst.pc [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$3765' (??0) in module `\mips_16' with constant driver `$auto$simplemap.cc:309:simplemap_lut$3764 [0] = \IF_stage_inst.pc [1]'.
Replacing $_OR_ cell `$auto$simplemap.cc:177:logic_reduce$2684' (00) in module `\mips_16' with constant driver `$auto$simplemap.cc:168:logic_reduce$2680 [3] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:177:logic_reduce$2687' (00) in module `\mips_16' with constant driver `$auto$simplemap.cc:168:logic_reduce$2685 [1] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:177:logic_reduce$2689' (00) in module `\mips_16' with constant driver `$auto$simplemap.cc:168:logic_reduce$2688 = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2691' (?00) in module `\mips_16' with constant driver `$auto$rtlil.cc:1754:Mux$359 [15] = \EX_stage_inst.pipeline_reg_out [21]'.
Replacing $_OR_ cell `$auto$simplemap.cc:177:logic_reduce$2532' (00) in module `\mips_16' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$2470 = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:177:logic_reduce$2534' (00) in module `\mips_16' with constant driver `$auto$simplemap.cc:168:logic_reduce$2533 = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2504' (01) in module `\mips_16' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2450 [0] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2505' (01) in module `\mips_16' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2437 [1] = 1'1'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2510' (const_or) in module `\mips_16' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$2457 = 1'1'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2460' (const_or) in module `\mips_16' with constant driver `$auto$simplemap.cc:256:simplemap_eqne$2455 = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:206:simplemap_lognot$2462' (1) in module `\mips_16' with constant driver `$techmap\register_file_inst.$procmux$211_CMP = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2497' (const_or) in module `\mips_16' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$2444 = 1'1'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2447' (const_or) in module `\mips_16' with constant driver `$auto$simplemap.cc:256:simplemap_eqne$2442 = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:206:simplemap_lognot$2449' (1) in module `\mips_16' with constant driver `$techmap\register_file_inst.$procmux$212_CMP = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3189' (00) in module `\mips_16' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$3186 [2] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2506' (01) in module `\mips_16' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2463 [2] = 1'1'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2512' (const_or) in module `\mips_16' with constant driver `$auto$simplemap.cc:256:simplemap_eqne$2507 = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:206:simplemap_lognot$2514' (1) in module `\mips_16' with constant driver `$techmap\register_file_inst.$procmux$207_CMP = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2499' (const_or) in module `\mips_16' with constant driver `$auto$simplemap.cc:256:simplemap_eqne$2494 = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:206:simplemap_lognot$2501' (1) in module `\mips_16' with constant driver `$techmap\register_file_inst.$procmux$208_CMP = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3187' (00) in module `\mips_16' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$3186 [0] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2484' (const_or) in module `\mips_16' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$2483 = 1'1'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2486' (const_or) in module `\mips_16' with constant driver `$auto$simplemap.cc:256:simplemap_eqne$2481 = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:206:simplemap_lognot$2488' (1) in module `\mips_16' with constant driver `$techmap\register_file_inst.$procmux$209_CMP = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2473' (const_or) in module `\mips_16' with constant driver `$auto$simplemap.cc:256:simplemap_eqne$2468 = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:206:simplemap_lognot$2475' (1) in module `\mips_16' with constant driver `$techmap\register_file_inst.$procmux$210_CMP = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3188' (00) in module `\mips_16' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$3186 [1] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3191' (00) in module `\mips_16' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$3190 = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3193' (00) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$206.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$2400_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3198' (const_and) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$206.$and$/usr/local/bin/../share/yosys/techmap.v:434$2406_Y [4] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3294' (const_and) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$206.$and$/usr/local/bin/../share/yosys/techmap.v:434$2407_Y [4] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3409' (00) in module `\mips_16' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$3406 [2] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3262' (const_and) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$206.$and$/usr/local/bin/../share/yosys/techmap.v:434$2402_Y [4] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3278' (const_and) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$206.$and$/usr/local/bin/../share/yosys/techmap.v:434$2403_Y [4] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3407' (00) in module `\mips_16' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$3406 [0] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3214' (const_and) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$206.$and$/usr/local/bin/../share/yosys/techmap.v:434$2405_Y [4] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3238' (const_and) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$206.$and$/usr/local/bin/../share/yosys/techmap.v:434$2404_Y [4] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3408' (00) in module `\mips_16' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$3406 [1] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3411' (00) in module `\mips_16' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$3410 = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3413' (00) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$206.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$2412_Y = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3174' (?00) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$206.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$2401_Y [4] = \register_file_inst.reg_array[1] [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2519' (0?0) in module `\mips_16' with constant driver `\ID_stage_inst.reg_read_data_2 [4] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3199' (const_and) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$206.$and$/usr/local/bin/../share/yosys/techmap.v:434$2406_Y [5] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3295' (const_and) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$206.$and$/usr/local/bin/../share/yosys/techmap.v:434$2407_Y [5] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3417' (00) in module `\mips_16' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$3414 [2] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3263' (const_and) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$206.$and$/usr/local/bin/../share/yosys/techmap.v:434$2402_Y [5] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3279' (const_and) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$206.$and$/usr/local/bin/../share/yosys/techmap.v:434$2403_Y [5] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3415' (00) in module `\mips_16' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$3414 [0] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3215' (const_and) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$206.$and$/usr/local/bin/../share/yosys/techmap.v:434$2405_Y [5] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3239' (const_and) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$206.$and$/usr/local/bin/../share/yosys/techmap.v:434$2404_Y [5] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3416' (00) in module `\mips_16' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$3414 [1] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3419' (00) in module `\mips_16' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$3418 = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3421' (00) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$206.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$2413_Y = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3175' (?00) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$206.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$2401_Y [5] = \register_file_inst.reg_array[1] [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2520' (0?0) in module `\mips_16' with constant driver `\ID_stage_inst.reg_read_data_2 [5] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3200' (const_and) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$206.$and$/usr/local/bin/../share/yosys/techmap.v:434$2406_Y [6] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3296' (const_and) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$206.$and$/usr/local/bin/../share/yosys/techmap.v:434$2407_Y [6] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3425' (00) in module `\mips_16' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$3422 [2] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3264' (const_and) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$206.$and$/usr/local/bin/../share/yosys/techmap.v:434$2402_Y [6] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3280' (const_and) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$206.$and$/usr/local/bin/../share/yosys/techmap.v:434$2403_Y [6] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3423' (00) in module `\mips_16' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$3422 [0] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3216' (const_and) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$206.$and$/usr/local/bin/../share/yosys/techmap.v:434$2405_Y [6] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3240' (const_and) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$206.$and$/usr/local/bin/../share/yosys/techmap.v:434$2404_Y [6] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3424' (00) in module `\mips_16' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$3422 [1] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3427' (00) in module `\mips_16' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$3426 = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3429' (00) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$206.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$2414_Y = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3176' (?00) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$206.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$2401_Y [6] = \register_file_inst.reg_array[1] [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2521' (0?0) in module `\mips_16' with constant driver `\ID_stage_inst.reg_read_data_2 [6] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3201' (const_and) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$206.$and$/usr/local/bin/../share/yosys/techmap.v:434$2406_Y [7] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3297' (const_and) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$206.$and$/usr/local/bin/../share/yosys/techmap.v:434$2407_Y [7] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3433' (00) in module `\mips_16' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$3430 [2] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3265' (const_and) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$206.$and$/usr/local/bin/../share/yosys/techmap.v:434$2402_Y [7] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3281' (const_and) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$206.$and$/usr/local/bin/../share/yosys/techmap.v:434$2403_Y [7] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3431' (00) in module `\mips_16' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$3430 [0] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3217' (const_and) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$206.$and$/usr/local/bin/../share/yosys/techmap.v:434$2405_Y [7] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3241' (const_and) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$206.$and$/usr/local/bin/../share/yosys/techmap.v:434$2404_Y [7] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3432' (00) in module `\mips_16' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$3430 [1] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3435' (00) in module `\mips_16' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$3434 = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3437' (00) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$206.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$2415_Y = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3177' (?00) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$206.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$2401_Y [7] = \register_file_inst.reg_array[1] [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2522' (0?0) in module `\mips_16' with constant driver `\ID_stage_inst.reg_read_data_2 [7] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3202' (const_and) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$206.$and$/usr/local/bin/../share/yosys/techmap.v:434$2406_Y [8] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3298' (const_and) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$206.$and$/usr/local/bin/../share/yosys/techmap.v:434$2407_Y [8] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3441' (00) in module `\mips_16' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$3438 [2] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3266' (const_and) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$206.$and$/usr/local/bin/../share/yosys/techmap.v:434$2402_Y [8] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3282' (const_and) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$206.$and$/usr/local/bin/../share/yosys/techmap.v:434$2403_Y [8] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3439' (00) in module `\mips_16' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$3438 [0] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3218' (const_and) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$206.$and$/usr/local/bin/../share/yosys/techmap.v:434$2405_Y [8] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3242' (const_and) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$206.$and$/usr/local/bin/../share/yosys/techmap.v:434$2404_Y [8] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3440' (00) in module `\mips_16' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$3438 [1] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3443' (00) in module `\mips_16' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$3442 = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3445' (00) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$206.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$2416_Y = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3178' (?00) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$206.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$2401_Y [8] = \register_file_inst.reg_array[1] [8]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2523' (0?0) in module `\mips_16' with constant driver `\ID_stage_inst.reg_read_data_2 [8] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3203' (const_and) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$206.$and$/usr/local/bin/../share/yosys/techmap.v:434$2406_Y [9] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3299' (const_and) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$206.$and$/usr/local/bin/../share/yosys/techmap.v:434$2407_Y [9] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3449' (00) in module `\mips_16' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$3446 [2] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3267' (const_and) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$206.$and$/usr/local/bin/../share/yosys/techmap.v:434$2402_Y [9] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3283' (const_and) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$206.$and$/usr/local/bin/../share/yosys/techmap.v:434$2403_Y [9] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3447' (00) in module `\mips_16' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$3446 [0] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3219' (const_and) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$206.$and$/usr/local/bin/../share/yosys/techmap.v:434$2405_Y [9] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3243' (const_and) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$206.$and$/usr/local/bin/../share/yosys/techmap.v:434$2404_Y [9] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3448' (00) in module `\mips_16' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$3446 [1] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3451' (00) in module `\mips_16' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$3450 = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3453' (00) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$206.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$2417_Y = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3179' (?00) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$206.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$2401_Y [9] = \register_file_inst.reg_array[1] [9]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2524' (0?0) in module `\mips_16' with constant driver `\ID_stage_inst.reg_read_data_2 [9] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3204' (const_and) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$206.$and$/usr/local/bin/../share/yosys/techmap.v:434$2406_Y [10] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3300' (const_and) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$206.$and$/usr/local/bin/../share/yosys/techmap.v:434$2407_Y [10] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3457' (00) in module `\mips_16' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$3454 [2] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3268' (const_and) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$206.$and$/usr/local/bin/../share/yosys/techmap.v:434$2402_Y [10] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3284' (const_and) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$206.$and$/usr/local/bin/../share/yosys/techmap.v:434$2403_Y [10] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3455' (00) in module `\mips_16' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$3454 [0] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3220' (const_and) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$206.$and$/usr/local/bin/../share/yosys/techmap.v:434$2405_Y [10] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3244' (const_and) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$206.$and$/usr/local/bin/../share/yosys/techmap.v:434$2404_Y [10] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3456' (00) in module `\mips_16' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$3454 [1] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3459' (00) in module `\mips_16' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$3458 = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3461' (00) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$206.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$2418_Y = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3180' (?00) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$206.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$2401_Y [10] = \register_file_inst.reg_array[1] [10]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2525' (0?0) in module `\mips_16' with constant driver `\ID_stage_inst.reg_read_data_2 [10] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3205' (const_and) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$206.$and$/usr/local/bin/../share/yosys/techmap.v:434$2406_Y [11] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3301' (const_and) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$206.$and$/usr/local/bin/../share/yosys/techmap.v:434$2407_Y [11] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3465' (00) in module `\mips_16' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$3462 [2] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3269' (const_and) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$206.$and$/usr/local/bin/../share/yosys/techmap.v:434$2402_Y [11] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3285' (const_and) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$206.$and$/usr/local/bin/../share/yosys/techmap.v:434$2403_Y [11] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3463' (00) in module `\mips_16' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$3462 [0] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3221' (const_and) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$206.$and$/usr/local/bin/../share/yosys/techmap.v:434$2405_Y [11] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3245' (const_and) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$206.$and$/usr/local/bin/../share/yosys/techmap.v:434$2404_Y [11] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3464' (00) in module `\mips_16' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$3462 [1] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3467' (00) in module `\mips_16' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$3466 = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3469' (00) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$206.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$2419_Y = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3181' (?00) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$206.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$2401_Y [11] = \register_file_inst.reg_array[1] [11]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2526' (0?0) in module `\mips_16' with constant driver `\ID_stage_inst.reg_read_data_2 [11] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3206' (const_and) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$206.$and$/usr/local/bin/../share/yosys/techmap.v:434$2406_Y [12] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3302' (const_and) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$206.$and$/usr/local/bin/../share/yosys/techmap.v:434$2407_Y [12] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3473' (00) in module `\mips_16' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$3470 [2] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3270' (const_and) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$206.$and$/usr/local/bin/../share/yosys/techmap.v:434$2402_Y [12] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3286' (const_and) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$206.$and$/usr/local/bin/../share/yosys/techmap.v:434$2403_Y [12] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3471' (00) in module `\mips_16' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$3470 [0] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3222' (const_and) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$206.$and$/usr/local/bin/../share/yosys/techmap.v:434$2405_Y [12] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3246' (const_and) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$206.$and$/usr/local/bin/../share/yosys/techmap.v:434$2404_Y [12] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3472' (00) in module `\mips_16' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$3470 [1] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3475' (00) in module `\mips_16' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$3474 = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3477' (00) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$206.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$2420_Y = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3182' (?00) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$206.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$2401_Y [12] = \register_file_inst.reg_array[1] [12]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2527' (0?0) in module `\mips_16' with constant driver `\ID_stage_inst.reg_read_data_2 [12] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3207' (const_and) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$206.$and$/usr/local/bin/../share/yosys/techmap.v:434$2406_Y [13] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3303' (const_and) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$206.$and$/usr/local/bin/../share/yosys/techmap.v:434$2407_Y [13] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3481' (00) in module `\mips_16' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$3478 [2] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3271' (const_and) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$206.$and$/usr/local/bin/../share/yosys/techmap.v:434$2402_Y [13] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3287' (const_and) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$206.$and$/usr/local/bin/../share/yosys/techmap.v:434$2403_Y [13] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3479' (00) in module `\mips_16' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$3478 [0] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3223' (const_and) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$206.$and$/usr/local/bin/../share/yosys/techmap.v:434$2405_Y [13] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3247' (const_and) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$206.$and$/usr/local/bin/../share/yosys/techmap.v:434$2404_Y [13] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3480' (00) in module `\mips_16' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$3478 [1] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3483' (00) in module `\mips_16' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$3482 = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3485' (00) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$206.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$2421_Y = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3183' (?00) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$206.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$2401_Y [13] = \register_file_inst.reg_array[1] [13]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2528' (0?0) in module `\mips_16' with constant driver `\ID_stage_inst.reg_read_data_2 [13] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3208' (const_and) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$206.$and$/usr/local/bin/../share/yosys/techmap.v:434$2406_Y [14] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3304' (const_and) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$206.$and$/usr/local/bin/../share/yosys/techmap.v:434$2407_Y [14] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3497' (00) in module `\mips_16' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$3494 [2] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3272' (const_and) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$206.$and$/usr/local/bin/../share/yosys/techmap.v:434$2402_Y [14] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3288' (const_and) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$206.$and$/usr/local/bin/../share/yosys/techmap.v:434$2403_Y [14] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3495' (00) in module `\mips_16' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$3494 [0] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3224' (const_and) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$206.$and$/usr/local/bin/../share/yosys/techmap.v:434$2405_Y [14] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3248' (const_and) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$206.$and$/usr/local/bin/../share/yosys/techmap.v:434$2404_Y [14] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3496' (00) in module `\mips_16' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$3494 [1] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3499' (00) in module `\mips_16' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$3498 = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3501' (00) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$206.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$2422_Y = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3184' (?00) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$206.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$2401_Y [14] = \register_file_inst.reg_array[1] [14]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2529' (0?0) in module `\mips_16' with constant driver `\ID_stage_inst.reg_read_data_2 [14] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3209' (const_and) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$206.$and$/usr/local/bin/../share/yosys/techmap.v:434$2406_Y [15] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3305' (const_and) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$206.$and$/usr/local/bin/../share/yosys/techmap.v:434$2407_Y [15] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3489' (00) in module `\mips_16' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$3486 [2] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3273' (const_and) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$206.$and$/usr/local/bin/../share/yosys/techmap.v:434$2402_Y [15] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3289' (const_and) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$206.$and$/usr/local/bin/../share/yosys/techmap.v:434$2403_Y [15] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3487' (00) in module `\mips_16' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$3486 [0] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3225' (const_and) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$206.$and$/usr/local/bin/../share/yosys/techmap.v:434$2405_Y [15] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3249' (const_and) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$206.$and$/usr/local/bin/../share/yosys/techmap.v:434$2404_Y [15] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3488' (00) in module `\mips_16' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$3486 [1] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3491' (00) in module `\mips_16' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$3490 = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3493' (00) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$206.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$2423_Y = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3185' (?00) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$206.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$2401_Y [15] = \register_file_inst.reg_array[1] [15]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2530' (0?0) in module `\mips_16' with constant driver `\ID_stage_inst.reg_read_data_2 [15] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3195' (const_and) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$206.$and$/usr/local/bin/../share/yosys/techmap.v:434$2406_Y [1] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3291' (const_and) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$206.$and$/usr/local/bin/../share/yosys/techmap.v:434$2407_Y [1] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3229' (00) in module `\mips_16' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$3226 [2] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3259' (const_and) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$206.$and$/usr/local/bin/../share/yosys/techmap.v:434$2402_Y [1] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3275' (const_and) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$206.$and$/usr/local/bin/../share/yosys/techmap.v:434$2403_Y [1] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3227' (00) in module `\mips_16' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$3226 [0] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3211' (const_and) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$206.$and$/usr/local/bin/../share/yosys/techmap.v:434$2405_Y [1] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3235' (const_and) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$206.$and$/usr/local/bin/../share/yosys/techmap.v:434$2404_Y [1] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3228' (00) in module `\mips_16' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$3226 [1] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3231' (00) in module `\mips_16' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$3230 = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3233' (00) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$206.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$2409_Y = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3171' (?00) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$206.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$2401_Y [1] = \register_file_inst.reg_array[1] [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2516' (0?0) in module `\mips_16' with constant driver `\ID_stage_inst.reg_read_data_2 [1] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3194' (const_and) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$206.$and$/usr/local/bin/../share/yosys/techmap.v:434$2406_Y [0] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3290' (const_and) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$206.$and$/usr/local/bin/../share/yosys/techmap.v:434$2407_Y [0] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3253' (00) in module `\mips_16' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$3250 [2] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3258' (const_and) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$206.$and$/usr/local/bin/../share/yosys/techmap.v:434$2402_Y [0] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3274' (const_and) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$206.$and$/usr/local/bin/../share/yosys/techmap.v:434$2403_Y [0] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3251' (00) in module `\mips_16' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$3250 [0] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3210' (const_and) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$206.$and$/usr/local/bin/../share/yosys/techmap.v:434$2405_Y [0] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3234' (const_and) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$206.$and$/usr/local/bin/../share/yosys/techmap.v:434$2404_Y [0] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3252' (00) in module `\mips_16' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$3250 [1] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3255' (00) in module `\mips_16' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$3254 = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3257' (00) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$206.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$2408_Y = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3170' (?00) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$206.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$2401_Y [0] = \register_file_inst.reg_array[1] [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2515' (0?0) in module `\mips_16' with constant driver `\ID_stage_inst.reg_read_data_2 [0] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3196' (const_and) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$206.$and$/usr/local/bin/../share/yosys/techmap.v:434$2406_Y [2] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3292' (const_and) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$206.$and$/usr/local/bin/../share/yosys/techmap.v:434$2407_Y [2] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3384' (00) in module `\mips_16' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$3381 [2] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3260' (const_and) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$206.$and$/usr/local/bin/../share/yosys/techmap.v:434$2402_Y [2] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3276' (const_and) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$206.$and$/usr/local/bin/../share/yosys/techmap.v:434$2403_Y [2] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3382' (00) in module `\mips_16' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$3381 [0] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3212' (const_and) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$206.$and$/usr/local/bin/../share/yosys/techmap.v:434$2405_Y [2] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3236' (const_and) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$206.$and$/usr/local/bin/../share/yosys/techmap.v:434$2404_Y [2] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3383' (00) in module `\mips_16' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$3381 [1] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3386' (00) in module `\mips_16' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$3385 = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3388' (00) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$206.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$2410_Y = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3172' (?00) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$206.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$2401_Y [2] = \register_file_inst.reg_array[1] [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2517' (0?0) in module `\mips_16' with constant driver `\ID_stage_inst.reg_read_data_2 [2] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3197' (const_and) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$206.$and$/usr/local/bin/../share/yosys/techmap.v:434$2406_Y [3] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3293' (const_and) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$206.$and$/usr/local/bin/../share/yosys/techmap.v:434$2407_Y [3] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3401' (00) in module `\mips_16' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$3398 [2] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3261' (const_and) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$206.$and$/usr/local/bin/../share/yosys/techmap.v:434$2402_Y [3] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3277' (const_and) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$206.$and$/usr/local/bin/../share/yosys/techmap.v:434$2403_Y [3] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3399' (00) in module `\mips_16' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$3398 [0] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3213' (const_and) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$206.$and$/usr/local/bin/../share/yosys/techmap.v:434$2405_Y [3] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3237' (const_and) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$206.$and$/usr/local/bin/../share/yosys/techmap.v:434$2404_Y [3] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3400' (00) in module `\mips_16' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$3398 [1] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3403' (00) in module `\mips_16' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$3402 = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3405' (00) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$206.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$2411_Y = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3173' (?00) in module `\mips_16' with constant driver `$techmap$techmap\register_file_inst.$procmux$206.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$2401_Y [3] = \register_file_inst.reg_array[1] [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2518' (0?0) in module `\mips_16' with constant driver `\ID_stage_inst.reg_read_data_2 [3] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$3777' (100) in module `\mips_16' with constant driver `$auto$simplemap.cc:309:simplemap_lut$3769 [7] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$3776' (010) in module `\mips_16' with constant driver `$auto$simplemap.cc:309:simplemap_lut$3769 [6] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$3782' (010) in module `\mips_16' with constant driver `$auto$simplemap.cc:309:simplemap_lut$3778 [3] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$3775' (010) in module `\mips_16' with constant driver `$auto$simplemap.cc:309:simplemap_lut$3769 [5] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$3774' (100) in module `\mips_16' with constant driver `$auto$simplemap.cc:309:simplemap_lut$3769 [4] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$3781' (100) in module `\mips_16' with constant driver `$auto$simplemap.cc:309:simplemap_lut$3778 [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$3773' (010) in module `\mips_16' with constant driver `$auto$simplemap.cc:309:simplemap_lut$3769 [3] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$3772' (100) in module `\mips_16' with constant driver `$auto$simplemap.cc:309:simplemap_lut$3769 [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$3780' (100) in module `\mips_16' with constant driver `$auto$simplemap.cc:309:simplemap_lut$3778 [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$3771' (100) in module `\mips_16' with constant driver `$auto$simplemap.cc:309:simplemap_lut$3769 [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$3770' (010) in module `\mips_16' with constant driver `$auto$simplemap.cc:309:simplemap_lut$3769 [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$3779' (010) in module `\mips_16' with constant driver `$auto$simplemap.cc:309:simplemap_lut$3778 [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$3784' (01?) in module `\mips_16' with constant driver `$auto$simplemap.cc:309:simplemap_lut$3783 [0] = \IF_stage_inst.pc [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$3766' (??0) in module `\mips_16' with constant driver `$auto$simplemap.cc:309:simplemap_lut$3764 [1] = $auto$simplemap.cc:309:simplemap_lut$3759 [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$3768' (??0) in module `\mips_16' with constant driver `$auto$simplemap.cc:309:simplemap_lut$3767 = \IF_stage_inst.pc [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3139' (??0) in module `\mips_16' with constant driver `$techmap\IF_stage_inst.$procmux$202_Y [1] = $auto$simplemap.cc:309:simplemap_lut$3786'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3140' (??0) in module `\mips_16' with constant driver `$techmap\IF_stage_inst.$procmux$202_Y [2] = $techmap\IF_stage_inst.$add$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/IF_stage.v:39$48_Y [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1817' (00?) in module `\mips_16' with constant driver `$techmap\MEM_stage_inst.$0\pipeline_reg_out[36:0] [36] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:206:simplemap_lognot$3096' (1) in module `\mips_16' with constant driver `\ID_stage_inst.decoding_op_is_store = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3122' (??1) in module `\mips_16' with constant driver `$techmap\IF_stage_inst.$0\pc[7:0] [0] = $techmap\IF_stage_inst.$add$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/IF_stage.v:39$48_Y [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3123' (??1) in module `\mips_16' with constant driver `$techmap\IF_stage_inst.$0\pc[7:0] [1] = $auto$simplemap.cc:309:simplemap_lut$3786'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3124' (??1) in module `\mips_16' with constant driver `$techmap\IF_stage_inst.$0\pc[7:0] [2] = $techmap\IF_stage_inst.$add$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/IF_stage.v:39$48_Y [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3141' (??0) in module `\mips_16' with constant driver `$techmap\IF_stage_inst.$procmux$202_Y [3] = $techmap\IF_stage_inst.$add$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/IF_stage.v:39$48_Y [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3125' (??1) in module `\mips_16' with constant driver `$techmap\IF_stage_inst.$0\pc[7:0] [3] = $techmap\IF_stage_inst.$add$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/IF_stage.v:39$48_Y [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3142' (??0) in module `\mips_16' with constant driver `$techmap\IF_stage_inst.$procmux$202_Y [4] = $techmap\IF_stage_inst.$add$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/IF_stage.v:39$48_Y [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3126' (??1) in module `\mips_16' with constant driver `$techmap\IF_stage_inst.$0\pc[7:0] [4] = $techmap\IF_stage_inst.$add$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/IF_stage.v:39$48_Y [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3143' (??0) in module `\mips_16' with constant driver `$techmap\IF_stage_inst.$procmux$202_Y [5] = $techmap\IF_stage_inst.$add$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/IF_stage.v:39$48_Y [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3127' (??1) in module `\mips_16' with constant driver `$techmap\IF_stage_inst.$0\pc[7:0] [5] = $techmap\IF_stage_inst.$add$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/IF_stage.v:39$48_Y [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3144' (??0) in module `\mips_16' with constant driver `$techmap\IF_stage_inst.$procmux$202_Y [6] = $techmap\IF_stage_inst.$add$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/IF_stage.v:39$48_Y [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3128' (??1) in module `\mips_16' with constant driver `$techmap\IF_stage_inst.$0\pc[7:0] [6] = $techmap\IF_stage_inst.$add$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/IF_stage.v:39$48_Y [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3145' (??0) in module `\mips_16' with constant driver `$techmap\IF_stage_inst.$procmux$202_Y [7] = $techmap\IF_stage_inst.$add$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/IF_stage.v:39$48_Y [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3129' (??1) in module `\mips_16' with constant driver `$techmap\IF_stage_inst.$0\pc[7:0] [7] = $techmap\IF_stage_inst.$add$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/IF_stage.v:39$48_Y [7]'.

13.14.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mips_16'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2615' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$2569'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2614 = $auto$simplemap.cc:127:simplemap_reduce$2568
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2615' from module `\mips_16'.
  Cell `$auto$simplemap.cc:496:simplemap_adff$2698' is identical to cell `$auto$simplemap.cc:496:simplemap_adff$2697'.
    Redirecting output \Q: \ID_stage_inst.pipeline_reg_out [1] = \ID_stage_inst.pipeline_reg_out [0]
    Removing $_DFF_PP0_ cell `$auto$simplemap.cc:496:simplemap_adff$2698' from module `\mips_16'.
  Cell `$auto$simplemap.cc:496:simplemap_adff$2699' is identical to cell `$auto$simplemap.cc:496:simplemap_adff$2697'.
    Redirecting output \Q: \ID_stage_inst.pipeline_reg_out [2] = \ID_stage_inst.pipeline_reg_out [0]
    Removing $_DFF_PP0_ cell `$auto$simplemap.cc:496:simplemap_adff$2699' from module `\mips_16'.
  Cell `$auto$simplemap.cc:496:simplemap_adff$2700' is identical to cell `$auto$simplemap.cc:496:simplemap_adff$2697'.
    Redirecting output \Q: \ID_stage_inst.pipeline_reg_out [3] = \ID_stage_inst.pipeline_reg_out [0]
    Removing $_DFF_PP0_ cell `$auto$simplemap.cc:496:simplemap_adff$2700' from module `\mips_16'.
  Cell `$auto$simplemap.cc:496:simplemap_adff$2701' is identical to cell `$auto$simplemap.cc:496:simplemap_adff$2697'.
    Redirecting output \Q: \ID_stage_inst.pipeline_reg_out [4] = \ID_stage_inst.pipeline_reg_out [0]
    Removing $_DFF_PP0_ cell `$auto$simplemap.cc:496:simplemap_adff$2701' from module `\mips_16'.
  Cell `$auto$simplemap.cc:496:simplemap_adff$2702' is identical to cell `$auto$simplemap.cc:496:simplemap_adff$2697'.
    Redirecting output \Q: \ID_stage_inst.pipeline_reg_out [5] = \ID_stage_inst.pipeline_reg_out [0]
    Removing $_DFF_PP0_ cell `$auto$simplemap.cc:496:simplemap_adff$2702' from module `\mips_16'.
  Cell `$auto$simplemap.cc:496:simplemap_adff$2703' is identical to cell `$auto$simplemap.cc:496:simplemap_adff$2697'.
    Redirecting output \Q: \ID_stage_inst.pipeline_reg_out [6] = \ID_stage_inst.pipeline_reg_out [0]
    Removing $_DFF_PP0_ cell `$auto$simplemap.cc:496:simplemap_adff$2703' from module `\mips_16'.
  Cell `$auto$simplemap.cc:496:simplemap_adff$2704' is identical to cell `$auto$simplemap.cc:496:simplemap_adff$2697'.
    Redirecting output \Q: \ID_stage_inst.pipeline_reg_out [7] = \ID_stage_inst.pipeline_reg_out [0]
    Removing $_DFF_PP0_ cell `$auto$simplemap.cc:496:simplemap_adff$2704' from module `\mips_16'.
  Cell `$auto$simplemap.cc:496:simplemap_adff$2705' is identical to cell `$auto$simplemap.cc:496:simplemap_adff$2697'.
    Redirecting output \Q: \ID_stage_inst.pipeline_reg_out [8] = \ID_stage_inst.pipeline_reg_out [0]
    Removing $_DFF_PP0_ cell `$auto$simplemap.cc:496:simplemap_adff$2705' from module `\mips_16'.
  Cell `$auto$simplemap.cc:496:simplemap_adff$2706' is identical to cell `$auto$simplemap.cc:496:simplemap_adff$2697'.
    Redirecting output \Q: \ID_stage_inst.pipeline_reg_out [9] = \ID_stage_inst.pipeline_reg_out [0]
    Removing $_DFF_PP0_ cell `$auto$simplemap.cc:496:simplemap_adff$2706' from module `\mips_16'.
  Cell `$auto$simplemap.cc:496:simplemap_adff$2707' is identical to cell `$auto$simplemap.cc:496:simplemap_adff$2697'.
    Redirecting output \Q: \ID_stage_inst.pipeline_reg_out [10] = \ID_stage_inst.pipeline_reg_out [0]
    Removing $_DFF_PP0_ cell `$auto$simplemap.cc:496:simplemap_adff$2707' from module `\mips_16'.
  Cell `$auto$simplemap.cc:496:simplemap_adff$2708' is identical to cell `$auto$simplemap.cc:496:simplemap_adff$2697'.
    Redirecting output \Q: \ID_stage_inst.pipeline_reg_out [11] = \ID_stage_inst.pipeline_reg_out [0]
    Removing $_DFF_PP0_ cell `$auto$simplemap.cc:496:simplemap_adff$2708' from module `\mips_16'.
  Cell `$auto$simplemap.cc:496:simplemap_adff$2709' is identical to cell `$auto$simplemap.cc:496:simplemap_adff$2697'.
    Redirecting output \Q: \ID_stage_inst.pipeline_reg_out [12] = \ID_stage_inst.pipeline_reg_out [0]
    Removing $_DFF_PP0_ cell `$auto$simplemap.cc:496:simplemap_adff$2709' from module `\mips_16'.
  Cell `$auto$simplemap.cc:496:simplemap_adff$2710' is identical to cell `$auto$simplemap.cc:496:simplemap_adff$2697'.
    Redirecting output \Q: \ID_stage_inst.pipeline_reg_out [13] = \ID_stage_inst.pipeline_reg_out [0]
    Removing $_DFF_PP0_ cell `$auto$simplemap.cc:496:simplemap_adff$2710' from module `\mips_16'.
  Cell `$auto$simplemap.cc:496:simplemap_adff$2711' is identical to cell `$auto$simplemap.cc:496:simplemap_adff$2697'.
    Redirecting output \Q: \ID_stage_inst.pipeline_reg_out [14] = \ID_stage_inst.pipeline_reg_out [0]
    Removing $_DFF_PP0_ cell `$auto$simplemap.cc:496:simplemap_adff$2711' from module `\mips_16'.
  Cell `$auto$simplemap.cc:496:simplemap_adff$2712' is identical to cell `$auto$simplemap.cc:496:simplemap_adff$2697'.
    Redirecting output \Q: \ID_stage_inst.pipeline_reg_out [15] = \ID_stage_inst.pipeline_reg_out [0]
    Removing $_DFF_PP0_ cell `$auto$simplemap.cc:496:simplemap_adff$2712' from module `\mips_16'.
  Cell `$auto$simplemap.cc:496:simplemap_adff$2713' is identical to cell `$auto$simplemap.cc:496:simplemap_adff$2697'.
    Redirecting output \Q: \ID_stage_inst.pipeline_reg_out [16] = \ID_stage_inst.pipeline_reg_out [0]
    Removing $_DFF_PP0_ cell `$auto$simplemap.cc:496:simplemap_adff$2713' from module `\mips_16'.
  Cell `$auto$simplemap.cc:496:simplemap_adff$2714' is identical to cell `$auto$simplemap.cc:496:simplemap_adff$2697'.
    Redirecting output \Q: \ID_stage_inst.pipeline_reg_out [17] = \ID_stage_inst.pipeline_reg_out [0]
    Removing $_DFF_PP0_ cell `$auto$simplemap.cc:496:simplemap_adff$2714' from module `\mips_16'.
  Cell `$auto$simplemap.cc:496:simplemap_adff$2715' is identical to cell `$auto$simplemap.cc:496:simplemap_adff$2697'.
    Redirecting output \Q: \ID_stage_inst.pipeline_reg_out [18] = \ID_stage_inst.pipeline_reg_out [0]
    Removing $_DFF_PP0_ cell `$auto$simplemap.cc:496:simplemap_adff$2715' from module `\mips_16'.
  Cell `$auto$simplemap.cc:496:simplemap_adff$2716' is identical to cell `$auto$simplemap.cc:496:simplemap_adff$2697'.
    Redirecting output \Q: \ID_stage_inst.pipeline_reg_out [19] = \ID_stage_inst.pipeline_reg_out [0]
    Removing $_DFF_PP0_ cell `$auto$simplemap.cc:496:simplemap_adff$2716' from module `\mips_16'.
  Cell `$auto$simplemap.cc:496:simplemap_adff$2717' is identical to cell `$auto$simplemap.cc:496:simplemap_adff$2697'.
    Redirecting output \Q: \ID_stage_inst.pipeline_reg_out [20] = \ID_stage_inst.pipeline_reg_out [0]
    Removing $_DFF_PP0_ cell `$auto$simplemap.cc:496:simplemap_adff$2717' from module `\mips_16'.
  Cell `$auto$simplemap.cc:496:simplemap_adff$2718' is identical to cell `$auto$simplemap.cc:496:simplemap_adff$2697'.
    Redirecting output \Q: \ID_stage_inst.pipeline_reg_out [21] = \ID_stage_inst.pipeline_reg_out [0]
    Removing $_DFF_PP0_ cell `$auto$simplemap.cc:496:simplemap_adff$2718' from module `\mips_16'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1743' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1745'.
    Redirecting output \Y: $auto$wreduce.cc:347:run$341 [0] = $auto$wreduce.cc:347:run$341 [2]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1743' from module `\mips_16'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1751' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1745'.
    Redirecting output \Y: $auto$wreduce.cc:347:run$341 [8] = $auto$wreduce.cc:347:run$341 [2]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1751' from module `\mips_16'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2182' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$2569'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2181 = $auto$simplemap.cc:127:simplemap_reduce$2568
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2182' from module `\mips_16'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1744' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1745'.
    Redirecting output \Y: $auto$wreduce.cc:347:run$341 [1] = $auto$wreduce.cc:347:run$341 [2]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1744' from module `\mips_16'.
  Cell `$auto$simplemap.cc:311:simplemap_lut$3761' is identical to cell `$auto$simplemap.cc:311:simplemap_lut$3785'.
    Redirecting output \Y: $auto$simplemap.cc:309:simplemap_lut$3759 [1] = $auto$simplemap.cc:309:simplemap_lut$3783 [1]
    Removing $_NOT_ cell `$auto$simplemap.cc:311:simplemap_lut$3761' from module `\mips_16'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1750' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1745'.
    Redirecting output \Y: $auto$wreduce.cc:347:run$341 [7] = $auto$wreduce.cc:347:run$341 [2]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1750' from module `\mips_16'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1749' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1745'.
    Redirecting output \Y: $auto$wreduce.cc:347:run$341 [6] = $auto$wreduce.cc:347:run$341 [2]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1749' from module `\mips_16'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1746' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1745'.
    Redirecting output \Y: $auto$wreduce.cc:347:run$341 [3] = $auto$wreduce.cc:347:run$341 [2]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1746' from module `\mips_16'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2629' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$2583'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2628 = $auto$simplemap.cc:127:simplemap_reduce$2582
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2629' from module `\mips_16'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1761' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1745'.
    Redirecting output \Y: $auto$wreduce.cc:347:run$341 [18] = $auto$wreduce.cc:347:run$341 [2]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1761' from module `\mips_16'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1756' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1745'.
    Redirecting output \Y: $auto$wreduce.cc:347:run$341 [13] = $auto$wreduce.cc:347:run$341 [2]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1756' from module `\mips_16'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1764' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1745'.
    Redirecting output \Y: $auto$wreduce.cc:347:run$341 [21] = $auto$wreduce.cc:347:run$341 [2]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1764' from module `\mips_16'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2571' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$2617'.
    Redirecting output \Y: $auto$simplemap.cc:256:simplemap_eqne$2566 = $auto$simplemap.cc:256:simplemap_eqne$2612
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2571' from module `\mips_16'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1748' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1745'.
    Redirecting output \Y: $auto$wreduce.cc:347:run$341 [5] = $auto$wreduce.cc:347:run$341 [2]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1748' from module `\mips_16'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1755' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1745'.
    Redirecting output \Y: $auto$wreduce.cc:347:run$341 [12] = $auto$wreduce.cc:347:run$341 [2]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1755' from module `\mips_16'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1762' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1745'.
    Redirecting output \Y: $auto$wreduce.cc:347:run$341 [19] = $auto$wreduce.cc:347:run$341 [2]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1762' from module `\mips_16'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1753' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1745'.
    Redirecting output \Y: $auto$wreduce.cc:347:run$341 [10] = $auto$wreduce.cc:347:run$341 [2]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1753' from module `\mips_16'.
  Cell `$auto$simplemap.cc:311:simplemap_lut$3762' is identical to cell `$auto$simplemap.cc:311:simplemap_lut$3785'.
    Redirecting output \Y: $auto$simplemap.cc:309:simplemap_lut$3759 [2] = $auto$simplemap.cc:309:simplemap_lut$3783 [1]
    Removing $_NOT_ cell `$auto$simplemap.cc:311:simplemap_lut$3762' from module `\mips_16'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1760' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1745'.
    Redirecting output \Y: $auto$wreduce.cc:347:run$341 [17] = $auto$wreduce.cc:347:run$341 [2]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1760' from module `\mips_16'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1759' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1745'.
    Redirecting output \Y: $auto$wreduce.cc:347:run$341 [16] = $auto$wreduce.cc:347:run$341 [2]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1759' from module `\mips_16'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1758' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1745'.
    Redirecting output \Y: $auto$wreduce.cc:347:run$341 [15] = $auto$wreduce.cc:347:run$341 [2]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1758' from module `\mips_16'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1754' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1763'.
    Redirecting output \Y: $auto$wreduce.cc:347:run$341 [11] = $auto$wreduce.cc:347:run$341 [20]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1754' from module `\mips_16'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1747' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1763'.
    Redirecting output \Y: $auto$wreduce.cc:347:run$341 [4] = $auto$wreduce.cc:347:run$341 [20]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1747' from module `\mips_16'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1752' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1763'.
    Redirecting output \Y: $auto$wreduce.cc:347:run$341 [9] = $auto$wreduce.cc:347:run$341 [20]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1752' from module `\mips_16'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1757' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1763'.
    Redirecting output \Y: $auto$wreduce.cc:347:run$341 [14] = $auto$wreduce.cc:347:run$341 [20]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1757' from module `\mips_16'.
  Cell `$auto$simplemap.cc:420:simplemap_dff$1766' is identical to cell `$auto$simplemap.cc:420:simplemap_dff$1765'.
    Redirecting output \Q: \EX_stage_inst.pipeline_reg_out [1] = \EX_stage_inst.pipeline_reg_out [0]
    Removing $_DFF_P_ cell `$auto$simplemap.cc:420:simplemap_dff$1766' from module `\mips_16'.
  Cell `$auto$simplemap.cc:420:simplemap_dff$1767' is identical to cell `$auto$simplemap.cc:420:simplemap_dff$1765'.
    Redirecting output \Q: \EX_stage_inst.pipeline_reg_out [2] = \EX_stage_inst.pipeline_reg_out [0]
    Removing $_DFF_P_ cell `$auto$simplemap.cc:420:simplemap_dff$1767' from module `\mips_16'.
  Cell `$auto$simplemap.cc:420:simplemap_dff$1768' is identical to cell `$auto$simplemap.cc:420:simplemap_dff$1765'.
    Redirecting output \Q: \EX_stage_inst.pipeline_reg_out [3] = \EX_stage_inst.pipeline_reg_out [0]
    Removing $_DFF_P_ cell `$auto$simplemap.cc:420:simplemap_dff$1768' from module `\mips_16'.
  Cell `$auto$simplemap.cc:420:simplemap_dff$1770' is identical to cell `$auto$simplemap.cc:420:simplemap_dff$1765'.
    Redirecting output \Q: \EX_stage_inst.pipeline_reg_out [5] = \EX_stage_inst.pipeline_reg_out [0]
    Removing $_DFF_P_ cell `$auto$simplemap.cc:420:simplemap_dff$1770' from module `\mips_16'.
  Cell `$auto$simplemap.cc:420:simplemap_dff$1771' is identical to cell `$auto$simplemap.cc:420:simplemap_dff$1765'.
    Redirecting output \Q: \EX_stage_inst.pipeline_reg_out [6] = \EX_stage_inst.pipeline_reg_out [0]
    Removing $_DFF_P_ cell `$auto$simplemap.cc:420:simplemap_dff$1771' from module `\mips_16'.
  Cell `$auto$simplemap.cc:420:simplemap_dff$1772' is identical to cell `$auto$simplemap.cc:420:simplemap_dff$1765'.
    Redirecting output \Q: \EX_stage_inst.pipeline_reg_out [7] = \EX_stage_inst.pipeline_reg_out [0]
    Removing $_DFF_P_ cell `$auto$simplemap.cc:420:simplemap_dff$1772' from module `\mips_16'.
  Cell `$auto$simplemap.cc:420:simplemap_dff$1773' is identical to cell `$auto$simplemap.cc:420:simplemap_dff$1765'.
    Redirecting output \Q: \EX_stage_inst.pipeline_reg_out [8] = \EX_stage_inst.pipeline_reg_out [0]
    Removing $_DFF_P_ cell `$auto$simplemap.cc:420:simplemap_dff$1773' from module `\mips_16'.
  Cell `$auto$simplemap.cc:420:simplemap_dff$1774' is identical to cell `$auto$simplemap.cc:420:simplemap_dff$1769'.
    Redirecting output \Q: \EX_stage_inst.pipeline_reg_out [9] = \EX_stage_inst.pipeline_reg_out [4]
    Removing $_DFF_P_ cell `$auto$simplemap.cc:420:simplemap_dff$1774' from module `\mips_16'.
  Cell `$auto$simplemap.cc:420:simplemap_dff$1775' is identical to cell `$auto$simplemap.cc:420:simplemap_dff$1765'.
    Redirecting output \Q: \EX_stage_inst.pipeline_reg_out [10] = \EX_stage_inst.pipeline_reg_out [0]
    Removing $_DFF_P_ cell `$auto$simplemap.cc:420:simplemap_dff$1775' from module `\mips_16'.
  Cell `$auto$simplemap.cc:420:simplemap_dff$1776' is identical to cell `$auto$simplemap.cc:420:simplemap_dff$1769'.
    Redirecting output \Q: \EX_stage_inst.pipeline_reg_out [11] = \EX_stage_inst.pipeline_reg_out [4]
    Removing $_DFF_P_ cell `$auto$simplemap.cc:420:simplemap_dff$1776' from module `\mips_16'.
  Cell `$auto$simplemap.cc:420:simplemap_dff$1777' is identical to cell `$auto$simplemap.cc:420:simplemap_dff$1765'.
    Redirecting output \Q: \EX_stage_inst.pipeline_reg_out [12] = \EX_stage_inst.pipeline_reg_out [0]
    Removing $_DFF_P_ cell `$auto$simplemap.cc:420:simplemap_dff$1777' from module `\mips_16'.
  Cell `$auto$simplemap.cc:420:simplemap_dff$1778' is identical to cell `$auto$simplemap.cc:420:simplemap_dff$1765'.
    Redirecting output \Q: \EX_stage_inst.pipeline_reg_out [13] = \EX_stage_inst.pipeline_reg_out [0]
    Removing $_DFF_P_ cell `$auto$simplemap.cc:420:simplemap_dff$1778' from module `\mips_16'.
  Cell `$auto$simplemap.cc:420:simplemap_dff$1779' is identical to cell `$auto$simplemap.cc:420:simplemap_dff$1769'.
    Redirecting output \Q: \EX_stage_inst.pipeline_reg_out [14] = \EX_stage_inst.pipeline_reg_out [4]
    Removing $_DFF_P_ cell `$auto$simplemap.cc:420:simplemap_dff$1779' from module `\mips_16'.
  Cell `$auto$simplemap.cc:420:simplemap_dff$1780' is identical to cell `$auto$simplemap.cc:420:simplemap_dff$1765'.
    Redirecting output \Q: \EX_stage_inst.pipeline_reg_out [15] = \EX_stage_inst.pipeline_reg_out [0]
    Removing $_DFF_P_ cell `$auto$simplemap.cc:420:simplemap_dff$1780' from module `\mips_16'.
  Cell `$auto$simplemap.cc:420:simplemap_dff$1781' is identical to cell `$auto$simplemap.cc:420:simplemap_dff$1765'.
    Redirecting output \Q: \EX_stage_inst.pipeline_reg_out [16] = \EX_stage_inst.pipeline_reg_out [0]
    Removing $_DFF_P_ cell `$auto$simplemap.cc:420:simplemap_dff$1781' from module `\mips_16'.
  Cell `$auto$simplemap.cc:420:simplemap_dff$1782' is identical to cell `$auto$simplemap.cc:420:simplemap_dff$1765'.
    Redirecting output \Q: \EX_stage_inst.pipeline_reg_out [17] = \EX_stage_inst.pipeline_reg_out [0]
    Removing $_DFF_P_ cell `$auto$simplemap.cc:420:simplemap_dff$1782' from module `\mips_16'.
  Cell `$auto$simplemap.cc:420:simplemap_dff$1783' is identical to cell `$auto$simplemap.cc:420:simplemap_dff$1765'.
    Redirecting output \Q: \EX_stage_inst.pipeline_reg_out [18] = \EX_stage_inst.pipeline_reg_out [0]
    Removing $_DFF_P_ cell `$auto$simplemap.cc:420:simplemap_dff$1783' from module `\mips_16'.
  Cell `$auto$simplemap.cc:420:simplemap_dff$1784' is identical to cell `$auto$simplemap.cc:420:simplemap_dff$1765'.
    Redirecting output \Q: \EX_stage_inst.pipeline_reg_out [19] = \EX_stage_inst.pipeline_reg_out [0]
    Removing $_DFF_P_ cell `$auto$simplemap.cc:420:simplemap_dff$1784' from module `\mips_16'.
  Cell `$auto$simplemap.cc:420:simplemap_dff$1785' is identical to cell `$auto$simplemap.cc:420:simplemap_dff$1769'.
    Redirecting output \Q: \EX_stage_inst.pipeline_reg_out [20] = \EX_stage_inst.pipeline_reg_out [4]
    Removing $_DFF_P_ cell `$auto$simplemap.cc:420:simplemap_dff$1785' from module `\mips_16'.
  Cell `$auto$simplemap.cc:420:simplemap_dff$1786' is identical to cell `$auto$simplemap.cc:420:simplemap_dff$1765'.
    Redirecting output \Q: \EX_stage_inst.pipeline_reg_out [21] = \EX_stage_inst.pipeline_reg_out [0]
    Removing $_DFF_P_ cell `$auto$simplemap.cc:420:simplemap_dff$1786' from module `\mips_16'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2596' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$2642'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2595 = $auto$simplemap.cc:127:simplemap_reduce$2641
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2596' from module `\mips_16'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1745' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1763'.
    Redirecting output \Y: $auto$wreduce.cc:347:run$341 [2] = $auto$wreduce.cc:347:run$341 [20]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1745' from module `\mips_16'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1859' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1858'.
    Redirecting output \Y: $techmap\MEM_stage_inst.$0\pipeline_reg_out[36:0] [3] = $techmap\MEM_stage_inst.$0\pipeline_reg_out[36:0] [2]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1859' from module `\mips_16'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1856' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1858'.
    Redirecting output \Y: $techmap\MEM_stage_inst.$0\pipeline_reg_out[36:0] [0] = $techmap\MEM_stage_inst.$0\pipeline_reg_out[36:0] [2]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1856' from module `\mips_16'.
  Cell `$auto$simplemap.cc:206:simplemap_lognot$2573' is identical to cell `$auto$simplemap.cc:206:simplemap_lognot$2619'.
    Redirecting output \Y: $techmap\hazard_detection_unit_inst.$eq$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/hazard_detection_unit.v:49$20_Y = $techmap\hazard_detection_unit_inst.$eq$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/hazard_detection_unit.v:40$13_Y
    Removing $_NOT_ cell `$auto$simplemap.cc:206:simplemap_lognot$2573' from module `\mips_16'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1857' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1858'.
    Redirecting output \Y: $techmap\MEM_stage_inst.$0\pipeline_reg_out[36:0] [1] = $techmap\MEM_stage_inst.$0\pipeline_reg_out[36:0] [2]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1857' from module `\mips_16'.
  Cell `$auto$simplemap.cc:420:simplemap_dff$1728' is identical to cell `$auto$simplemap.cc:420:simplemap_dff$1727'.
    Redirecting output \Q: $auto$memory_bram.cc:809:replace_cell$352 [1] = $auto$memory_bram.cc:809:replace_cell$352 [0]
    Removing $_DFF_P_ cell `$auto$simplemap.cc:420:simplemap_dff$1728' from module `\mips_16'.
  Cell `$auto$simplemap.cc:420:simplemap_dff$1729' is identical to cell `$auto$simplemap.cc:420:simplemap_dff$1727'.
    Redirecting output \Q: $auto$memory_bram.cc:809:replace_cell$352 [2] = $auto$memory_bram.cc:809:replace_cell$352 [0]
    Removing $_DFF_P_ cell `$auto$simplemap.cc:420:simplemap_dff$1729' from module `\mips_16'.
  Cell `$auto$simplemap.cc:420:simplemap_dff$1730' is identical to cell `$auto$simplemap.cc:420:simplemap_dff$1727'.
    Redirecting output \Q: $auto$memory_bram.cc:809:replace_cell$352 [3] = $auto$memory_bram.cc:809:replace_cell$352 [0]
    Removing $_DFF_P_ cell `$auto$simplemap.cc:420:simplemap_dff$1730' from module `\mips_16'.
  Cell `$auto$simplemap.cc:420:simplemap_dff$1732' is identical to cell `$auto$simplemap.cc:420:simplemap_dff$1727'.
    Redirecting output \Q: $auto$memory_bram.cc:809:replace_cell$352 [5] = $auto$memory_bram.cc:809:replace_cell$352 [0]
    Removing $_DFF_P_ cell `$auto$simplemap.cc:420:simplemap_dff$1732' from module `\mips_16'.
  Cell `$auto$simplemap.cc:420:simplemap_dff$1733' is identical to cell `$auto$simplemap.cc:420:simplemap_dff$1731'.
    Redirecting output \Q: $auto$memory_bram.cc:809:replace_cell$352 [6] = $auto$memory_bram.cc:809:replace_cell$352 [4]
    Removing $_DFF_P_ cell `$auto$simplemap.cc:420:simplemap_dff$1733' from module `\mips_16'.
  Cell `$auto$simplemap.cc:420:simplemap_dff$1734' is identical to cell `$auto$simplemap.cc:420:simplemap_dff$1727'.
    Redirecting output \Q: $auto$memory_bram.cc:809:replace_cell$352 [7] = $auto$memory_bram.cc:809:replace_cell$352 [0]
    Removing $_DFF_P_ cell `$auto$simplemap.cc:420:simplemap_dff$1734' from module `\mips_16'.
  Cell `$auto$simplemap.cc:420:simplemap_dff$1735' is identical to cell `$auto$simplemap.cc:420:simplemap_dff$1727'.
    Redirecting output \Q: $auto$memory_bram.cc:809:replace_cell$352 [8] = $auto$memory_bram.cc:809:replace_cell$352 [0]
    Removing $_DFF_P_ cell `$auto$simplemap.cc:420:simplemap_dff$1735' from module `\mips_16'.
  Cell `$auto$simplemap.cc:420:simplemap_dff$1736' is identical to cell `$auto$simplemap.cc:420:simplemap_dff$1731'.
    Redirecting output \Q: $auto$memory_bram.cc:809:replace_cell$352 [9] = $auto$memory_bram.cc:809:replace_cell$352 [4]
    Removing $_DFF_P_ cell `$auto$simplemap.cc:420:simplemap_dff$1736' from module `\mips_16'.
  Cell `$auto$simplemap.cc:420:simplemap_dff$1737' is identical to cell `$auto$simplemap.cc:420:simplemap_dff$1727'.
    Redirecting output \Q: $auto$memory_bram.cc:809:replace_cell$352 [10] = $auto$memory_bram.cc:809:replace_cell$352 [0]
    Removing $_DFF_P_ cell `$auto$simplemap.cc:420:simplemap_dff$1737' from module `\mips_16'.
  Cell `$auto$simplemap.cc:420:simplemap_dff$1738' is identical to cell `$auto$simplemap.cc:420:simplemap_dff$1727'.
    Redirecting output \Q: $auto$memory_bram.cc:809:replace_cell$352 [11] = $auto$memory_bram.cc:809:replace_cell$352 [0]
    Removing $_DFF_P_ cell `$auto$simplemap.cc:420:simplemap_dff$1738' from module `\mips_16'.
  Cell `$auto$simplemap.cc:420:simplemap_dff$1739' is identical to cell `$auto$simplemap.cc:420:simplemap_dff$1727'.
    Redirecting output \Q: $auto$memory_bram.cc:809:replace_cell$352 [12] = $auto$memory_bram.cc:809:replace_cell$352 [0]
    Removing $_DFF_P_ cell `$auto$simplemap.cc:420:simplemap_dff$1739' from module `\mips_16'.
  Cell `$auto$simplemap.cc:420:simplemap_dff$1740' is identical to cell `$auto$simplemap.cc:420:simplemap_dff$1727'.
    Redirecting output \Q: $auto$memory_bram.cc:809:replace_cell$352 [13] = $auto$memory_bram.cc:809:replace_cell$352 [0]
    Removing $_DFF_P_ cell `$auto$simplemap.cc:420:simplemap_dff$1740' from module `\mips_16'.
  Cell `$auto$simplemap.cc:420:simplemap_dff$1741' is identical to cell `$auto$simplemap.cc:420:simplemap_dff$1727'.
    Redirecting output \Q: $auto$memory_bram.cc:809:replace_cell$352 [14] = $auto$memory_bram.cc:809:replace_cell$352 [0]
    Removing $_DFF_P_ cell `$auto$simplemap.cc:420:simplemap_dff$1741' from module `\mips_16'.
  Cell `$auto$simplemap.cc:420:simplemap_dff$1742' is identical to cell `$auto$simplemap.cc:420:simplemap_dff$1731'.
    Redirecting output \Q: $auto$memory_bram.cc:809:replace_cell$352 [15] = $auto$memory_bram.cc:809:replace_cell$352 [4]
    Removing $_DFF_P_ cell `$auto$simplemap.cc:420:simplemap_dff$1742' from module `\mips_16'.
  Cell `$auto$simplemap.cc:420:simplemap_dff$1769' is identical to cell `$auto$simplemap.cc:420:simplemap_dff$1765'.
    Redirecting output \Q: \EX_stage_inst.pipeline_reg_out [4] = \EX_stage_inst.pipeline_reg_out [0]
    Removing $_DFF_P_ cell `$auto$simplemap.cc:420:simplemap_dff$1769' from module `\mips_16'.
  Cell `$auto$simplemap.cc:420:simplemap_dff$1820' is identical to cell `$auto$simplemap.cc:420:simplemap_dff$1819'.
    Redirecting output \Q: \MEM_stage_inst.pipeline_reg_out [1] = \MEM_stage_inst.pipeline_reg_out [0]
    Removing $_DFF_P_ cell `$auto$simplemap.cc:420:simplemap_dff$1820' from module `\mips_16'.
  Cell `$auto$simplemap.cc:420:simplemap_dff$1821' is identical to cell `$auto$simplemap.cc:420:simplemap_dff$1819'.
    Redirecting output \Q: \MEM_stage_inst.pipeline_reg_out [2] = \MEM_stage_inst.pipeline_reg_out [0]
    Removing $_DFF_P_ cell `$auto$simplemap.cc:420:simplemap_dff$1821' from module `\mips_16'.
  Cell `$auto$simplemap.cc:420:simplemap_dff$1822' is identical to cell `$auto$simplemap.cc:420:simplemap_dff$1819'.
    Redirecting output \Q: \MEM_stage_inst.pipeline_reg_out [3] = \MEM_stage_inst.pipeline_reg_out [0]
    Removing $_DFF_P_ cell `$auto$simplemap.cc:420:simplemap_dff$1822' from module `\mips_16'.
  Cell `$auto$simplemap.cc:420:simplemap_dff$2678' is identical to cell `$auto$simplemap.cc:420:simplemap_dff$1727'.
    Redirecting output \Q: $auto$memory_bram.cc:915:replace_cell$360 [15] = $auto$memory_bram.cc:809:replace_cell$352 [0]
    Removing $_DFF_P_ cell `$auto$simplemap.cc:420:simplemap_dff$2678' from module `\mips_16'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2312' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2311'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2084 [1] = $auto$simplemap.cc:250:simplemap_eqne$2039 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2312' from module `\mips_16'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2313' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2311'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2174 [2] = $auto$simplemap.cc:250:simplemap_eqne$2039 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2313' from module `\mips_16'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2644' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$2598'.
    Redirecting output \Y: $auto$simplemap.cc:256:simplemap_eqne$2639 = $auto$simplemap.cc:256:simplemap_eqne$2593
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2644' from module `\mips_16'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2272' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$2227'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2091 = $auto$simplemap.cc:127:simplemap_reduce$2046
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2272' from module `\mips_16'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2585' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$2631'.
    Redirecting output \Y: $auto$simplemap.cc:256:simplemap_eqne$2580 = $auto$simplemap.cc:256:simplemap_eqne$2626
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2585' from module `\mips_16'.
  Cell `$auto$simplemap.cc:206:simplemap_lognot$2646' is identical to cell `$auto$simplemap.cc:206:simplemap_lognot$2600'.
    Redirecting output \Y: $techmap\hazard_detection_unit_inst.$eq$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/hazard_detection_unit.v:37$10_Y = $techmap\hazard_detection_unit_inst.$eq$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/hazard_detection_unit.v:46$17_Y
    Removing $_NOT_ cell `$auto$simplemap.cc:206:simplemap_lognot$2646' from module `\mips_16'.
  Cell `$auto$simplemap.cc:420:simplemap_dff$1731' is identical to cell `$auto$simplemap.cc:420:simplemap_dff$1727'.
    Redirecting output \Q: $auto$memory_bram.cc:809:replace_cell$352 [4] = $auto$memory_bram.cc:809:replace_cell$352 [0]
    Removing $_DFF_P_ cell `$auto$simplemap.cc:420:simplemap_dff$1731' from module `\mips_16'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2049' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$2094'.
    Redirecting output \Y: $auto$simplemap.cc:256:simplemap_eqne$2044 = $auto$simplemap.cc:256:simplemap_eqne$2089
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2049' from module `\mips_16'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2274' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$2229'.
    Redirecting output \Y: $auto$simplemap.cc:256:simplemap_eqne$2269 = $auto$simplemap.cc:256:simplemap_eqne$2224
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2274' from module `\mips_16'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1858' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1860'.
    Redirecting output \Y: $techmap\MEM_stage_inst.$0\pipeline_reg_out[36:0] [2] = $techmap\MEM_stage_inst.$0\pipeline_reg_out[36:0] [4]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1858' from module `\mips_16'.
  Cell `$auto$simplemap.cc:206:simplemap_lognot$2587' is identical to cell `$auto$simplemap.cc:206:simplemap_lognot$2633'.
    Redirecting output \Y: $techmap\hazard_detection_unit_inst.$eq$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/hazard_detection_unit.v:47$18_Y = $techmap\hazard_detection_unit_inst.$eq$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/hazard_detection_unit.v:38$11_Y
    Removing $_NOT_ cell `$auto$simplemap.cc:206:simplemap_lognot$2587' from module `\mips_16'.
  Cell `$auto$simplemap.cc:235:simplemap_logbin$2574' is identical to cell `$auto$simplemap.cc:235:simplemap_logbin$2620'.
    Redirecting output \Y: $techmap\hazard_detection_unit_inst.$logic_or$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/hazard_detection_unit.v:47$19_Y = $techmap\hazard_detection_unit_inst.$logic_or$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/hazard_detection_unit.v:38$12_Y
    Removing $_OR_ cell `$auto$simplemap.cc:235:simplemap_logbin$2574' from module `\mips_16'.
  Cell `$auto$simplemap.cc:420:simplemap_dff$1823' is identical to cell `$auto$simplemap.cc:420:simplemap_dff$1819'.
    Redirecting output \Q: \MEM_stage_inst.pipeline_reg_out [4] = \MEM_stage_inst.pipeline_reg_out [0]
    Removing $_DFF_P_ cell `$auto$simplemap.cc:420:simplemap_dff$1823' from module `\mips_16'.
  Cell `$auto$simplemap.cc:235:simplemap_logbin$2606' is identical to cell `$auto$simplemap.cc:235:simplemap_logbin$2560'.
    Redirecting output \Y: $techmap\hazard_detection_unit_inst.$logic_or$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/hazard_detection_unit.v:40$14_Y = $techmap\hazard_detection_unit_inst.$logic_or$/home/cmonster/workspaces/IceStorm/icemachine/examples/ipassurance_designs/ooc/ooc_mips_16/Sources/hdl/hazard_detection_unit.v:49$21_Y
    Removing $_OR_ cell `$auto$simplemap.cc:235:simplemap_logbin$2606' from module `\mips_16'.
Removed a total of 106 cells.

13.14.10. Executing OPT_RMDFF pass (remove dff with constant values).
Removing $auto$simplemap.cc:420:simplemap_dff$1854 ($_DFF_P_) from module mips_16.
Removing $auto$simplemap.cc:496:simplemap_adff$2697 ($_DFF_PP0_) from module mips_16.
Replaced 2 DFF cells.

13.14.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mips_16..
  removing unused `$_OR_' cell `$auto$simplemap.cc:136:simplemap_reduce$2184'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2190'.
  removing unused `\SB_RAM40_4K' cell `\MEM_stage_inst.dmem.ram.0.0.0'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2172'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2197'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2202'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2196'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2201'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2195'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2194'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2200'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2199'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2193'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2198'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2192'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2236'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2235'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2234'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2233'.
  removing unused `$_OR_' cell `$auto$simplemap.cc:136:simplemap_reduce$2229'.
  removing unused `$_OR_' cell `$auto$simplemap.cc:136:simplemap_reduce$2227'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2232'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2256'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2255'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2166'.
  removing unused `$_DFF_P_' cell `$auto$simplemap.cc:420:simplemap_dff$1834'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2257'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2260'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2173'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2262'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2259'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2263'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2277'.
  removing unused `$_OR_' cell `$auto$simplemap.cc:136:simplemap_reduce$2317'.
  removing unused `$_OR_' cell `$auto$simplemap.cc:136:simplemap_reduce$2583'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$2311'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2308'.
  removing unused `$_OR_' cell `$auto$simplemap.cc:136:simplemap_reduce$2598'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:206:simplemap_lognot$2600'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2307'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2306'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2305'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2304'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2165'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2303'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2302'.
  removing unused `$_OR_' cell `$auto$simplemap.cc:235:simplemap_logbin$2620'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2301'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2300'.
  removing unused `$_OR_' cell `$auto$simplemap.cc:136:simplemap_reduce$2617'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:206:simplemap_lognot$2619'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2299'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2298'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2297'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2296'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2295'.
  removing unused `$_OR_' cell `$auto$simplemap.cc:136:simplemap_reduce$2631'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2294'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:206:simplemap_lognot$2633'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2293'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2292'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2291'.
  removing unused `$_OR_' cell `$auto$simplemap.cc:136:simplemap_reduce$2642'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2290'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2289'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2288'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2287'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2651'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2652'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2286'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2653'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2654'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2285'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2655'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2656'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2284'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2657'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2658'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2283'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2659'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2660'.
  removing unused `$_OR_' cell `$auto$simplemap.cc:235:simplemap_logbin$2560'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2282'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2661'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2662'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2281'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2663'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2280'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2279'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2278'.
  removing unused `$_OR_' cell `$auto$simplemap.cc:136:simplemap_reduce$2569'.
  removing unused `$_OR_' cell `$auto$simplemap.cc:136:simplemap_reduce$2319'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2261'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2258'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2254'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2253'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2252'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2218'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2251'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2217'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2250'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2216'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2249'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2215'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2214'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2248'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2695'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2213'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2247'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2212'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$2696'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2246'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2211'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2210'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2245'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2209'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2244'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2208'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2243'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2207'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2206'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2242'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2205'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2241'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2204'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2240'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2203'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2191'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2189'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2187'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2239'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2238'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2237'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2188'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:474:replace_alu$342.slice[7].adder'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2164'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:474:replace_alu$342.slice[6].adder'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2163'.
  removing unused `\SB_CARRY' cell `$auto$alumacc.cc:474:replace_alu$342.slice[6].carry'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:474:replace_alu$342.slice[5].adder'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2104'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2123'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2162'.
  removing unused `\SB_CARRY' cell `$auto$alumacc.cc:474:replace_alu$342.slice[5].carry'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:474:replace_alu$342.slice[4].adder'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2161'.
  removing unused `\SB_CARRY' cell `$auto$alumacc.cc:474:replace_alu$342.slice[4].carry'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:474:replace_alu$342.slice[3].adder'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2160'.
  removing unused `\SB_CARRY' cell `$auto$alumacc.cc:474:replace_alu$342.slice[3].carry'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:474:replace_alu$342.slice[2].adder'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2159'.
  removing unused `\SB_CARRY' cell `$auto$alumacc.cc:474:replace_alu$342.slice[2].carry'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2158'.
  removing unused `\SB_CARRY' cell `$auto$alumacc.cc:474:replace_alu$342.slice[1].carry'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:474:replace_alu$342.slice[0].adder'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2157'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2156'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2155'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2154'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2153'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2152'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2151'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2150'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2119'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2149'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2148'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2170'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2124'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2169'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2115'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2171'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2147'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2146'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2145'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2144'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2105'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2106'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2143'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2107'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2108'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2109'.
  removing unused `$_OR_' cell `$auto$simplemap.cc:136:simplemap_reduce$2139'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2112'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2111'.
  removing unused `$_OR_' cell `$auto$simplemap.cc:136:simplemap_reduce$2094'.
  removing unused `$_DFF_P_' cell `$auto$simplemap.cc:420:simplemap_dff$1833'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2098'.
  removing unused `$_DFF_P_' cell `$auto$simplemap.cc:420:simplemap_dff$1831'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2142'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2118'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2126'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2125'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2127'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2128'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2120'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2116'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2103'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2114'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2121'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2100'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2101'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2168'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2167'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2099'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2102'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2113'.
  removing unused `$_DFF_P_' cell `$auto$simplemap.cc:420:simplemap_dff$1832'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2122'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2117'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2110'.
  removing unused `$_DFF_P_' cell `$auto$simplemap.cc:420:simplemap_dff$1835'.
  removing unused `$_DFF_PP0_' cell `$auto$simplemap.cc:496:simplemap_adff$1963'.
  removing unused `$_DFF_P_' cell `$auto$simplemap.cc:420:simplemap_dff$1836'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2027'.
  removing unused `$_DFF_PP0_' cell `$auto$simplemap.cc:496:simplemap_adff$1964'.
  removing unused `$_DFF_PP0_' cell `$auto$simplemap.cc:496:simplemap_adff$1900'.
  removing unused `$_DFF_P_' cell `$auto$simplemap.cc:420:simplemap_dff$1837'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2062'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2028'.
  removing unused `$_DFF_PP0_' cell `$auto$simplemap.cc:496:simplemap_adff$1996'.
  removing unused `$_DFF_PP0_' cell `$auto$simplemap.cc:496:simplemap_adff$1965'.
  removing unused `$_DFF_PP0_' cell `$auto$simplemap.cc:496:simplemap_adff$1932'.
  removing unused `$_DFF_PP0_' cell `$auto$simplemap.cc:496:simplemap_adff$1901'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1869'.
  removing unused `$_DFF_P_' cell `$auto$simplemap.cc:420:simplemap_dff$1838'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2078'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2063'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2052'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2029'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2012'.
  removing unused `$_DFF_PP0_' cell `$auto$simplemap.cc:496:simplemap_adff$1997'.
  removing unused `$_DFF_PP0_' cell `$auto$simplemap.cc:496:simplemap_adff$1981'.
  removing unused `$_DFF_PP0_' cell `$auto$simplemap.cc:496:simplemap_adff$1966'.
  removing unused `$_DFF_PP0_' cell `$auto$simplemap.cc:496:simplemap_adff$1948'.
  removing unused `$_DFF_PP0_' cell `$auto$simplemap.cc:496:simplemap_adff$1933'.
  removing unused `$_DFF_PP0_' cell `$auto$simplemap.cc:496:simplemap_adff$1917'.
  removing unused `$_DFF_PP0_' cell `$auto$simplemap.cc:496:simplemap_adff$1902'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1885'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1870'.
  removing unused `$_DFF_P_' cell `$auto$simplemap.cc:420:simplemap_dff$1839'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2079'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2071'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2064'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2055'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2037'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2030'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2020'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2013'.
  removing unused `$_DFF_PP0_' cell `$auto$simplemap.cc:496:simplemap_adff$2005'.
  removing unused `$_DFF_PP0_' cell `$auto$simplemap.cc:496:simplemap_adff$1998'.
  removing unused `$_DFF_PP0_' cell `$auto$simplemap.cc:496:simplemap_adff$1989'.
  removing unused `$_DFF_PP0_' cell `$auto$simplemap.cc:496:simplemap_adff$1982'.
  removing unused `$_DFF_PP0_' cell `$auto$simplemap.cc:496:simplemap_adff$1974'.
  removing unused `$_DFF_PP0_' cell `$auto$simplemap.cc:496:simplemap_adff$1967'.
  removing unused `$_DFF_PP0_' cell `$auto$simplemap.cc:496:simplemap_adff$1956'.
  removing unused `$_DFF_PP0_' cell `$auto$simplemap.cc:496:simplemap_adff$1949'.
  removing unused `$_DFF_PP0_' cell `$auto$simplemap.cc:496:simplemap_adff$1941'.
  removing unused `$_DFF_PP0_' cell `$auto$simplemap.cc:496:simplemap_adff$1934'.
  removing unused `$_DFF_PP0_' cell `$auto$simplemap.cc:496:simplemap_adff$1925'.
  removing unused `$_DFF_PP0_' cell `$auto$simplemap.cc:496:simplemap_adff$1918'.
  removing unused `$_DFF_PP0_' cell `$auto$simplemap.cc:496:simplemap_adff$1910'.
  removing unused `$_DFF_PP0_' cell `$auto$simplemap.cc:496:simplemap_adff$1903'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1893'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1886'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1878'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1871'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1862'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2083'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2080'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2075'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2072'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2068'.
  removing unused `$_DFF_P_' cell `$auto$simplemap.cc:420:simplemap_dff$1824'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2065'.
  removing unused `$_DFF_P_' cell `$auto$simplemap.cc:420:simplemap_dff$1825'.
  removing unused `$_DFF_P_' cell `$auto$simplemap.cc:420:simplemap_dff$1826'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2059'.
  removing unused `$_DFF_P_' cell `$auto$simplemap.cc:420:simplemap_dff$1827'.
  removing unused `$_DFF_P_' cell `$auto$simplemap.cc:420:simplemap_dff$1828'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2056'.
  removing unused `$_DFF_P_' cell `$auto$simplemap.cc:420:simplemap_dff$1829'.
  removing unused `$_DFF_P_' cell `$auto$simplemap.cc:420:simplemap_dff$1830'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2038'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2034'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2031'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2024'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2021'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2017'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2014'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2009'.
  removing unused `$_DFF_P_' cell `$auto$simplemap.cc:420:simplemap_dff$1727'.
  removing unused `$_DFF_PP0_' cell `$auto$simplemap.cc:496:simplemap_adff$2006'.
  removing unused `$_DFF_PP0_' cell `$auto$simplemap.cc:496:simplemap_adff$2002'.
  removing unused `$_DFF_PP0_' cell `$auto$simplemap.cc:496:simplemap_adff$1999'.
  removing unused `$_DFF_PP0_' cell `$auto$simplemap.cc:496:simplemap_adff$1993'.
  removing unused `$_DFF_PP0_' cell `$auto$simplemap.cc:496:simplemap_adff$1990'.
  removing unused `$_DFF_PP0_' cell `$auto$simplemap.cc:496:simplemap_adff$1986'.
  removing unused `$_DFF_PP0_' cell `$auto$simplemap.cc:496:simplemap_adff$1983'.
  removing unused `$_DFF_PP0_' cell `$auto$simplemap.cc:496:simplemap_adff$1978'.
  removing unused `$_DFF_PP0_' cell `$auto$simplemap.cc:496:simplemap_adff$1975'.
  removing unused `$_DFF_PP0_' cell `$auto$simplemap.cc:496:simplemap_adff$1971'.
  removing unused `$_DFF_PP0_' cell `$auto$simplemap.cc:496:simplemap_adff$1968'.
  removing unused `$_DFF_PP0_' cell `$auto$simplemap.cc:496:simplemap_adff$1960'.
  removing unused `$_DFF_PP0_' cell `$auto$simplemap.cc:496:simplemap_adff$1957'.
  removing unused `$_DFF_PP0_' cell `$auto$simplemap.cc:496:simplemap_adff$1953'.
  removing unused `$_DFF_PP0_' cell `$auto$simplemap.cc:496:simplemap_adff$1950'.
  removing unused `$_DFF_PP0_' cell `$auto$simplemap.cc:496:simplemap_adff$1945'.
  removing unused `$_DFF_PP0_' cell `$auto$simplemap.cc:496:simplemap_adff$1942'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1763'.
  removing unused `$_DFF_PP0_' cell `$auto$simplemap.cc:496:simplemap_adff$1938'.
  removing unused `$_DFF_P_' cell `$auto$simplemap.cc:420:simplemap_dff$1765'.
  removing unused `$_DFF_PP0_' cell `$auto$simplemap.cc:496:simplemap_adff$1935'.
  removing unused `$_DFF_PP0_' cell `$auto$simplemap.cc:496:simplemap_adff$1929'.
  removing unused `$_DFF_PP0_' cell `$auto$simplemap.cc:496:simplemap_adff$1926'.
  removing unused `$_DFF_PP0_' cell `$auto$simplemap.cc:496:simplemap_adff$1922'.
  removing unused `$_DFF_PP0_' cell `$auto$simplemap.cc:496:simplemap_adff$1919'.
  removing unused `$_DFF_PP0_' cell `$auto$simplemap.cc:496:simplemap_adff$1914'.
  removing unused `$_DFF_PP0_' cell `$auto$simplemap.cc:496:simplemap_adff$1911'.
  removing unused `$_DFF_PP0_' cell `$auto$simplemap.cc:496:simplemap_adff$1907'.
  removing unused `$_DFF_PP0_' cell `$auto$simplemap.cc:496:simplemap_adff$1904'.
  removing unused `$_DFF_PP0_' cell `$auto$simplemap.cc:496:simplemap_adff$1897'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1894'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1890'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1887'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1882'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1879'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1875'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1872'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1866'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1863'.
  removing unused `$_DFF_P_' cell `$auto$simplemap.cc:420:simplemap_dff$1819'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2097'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2082'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2081'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2077'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2076'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2074'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2073'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2070'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2069'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2067'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2066'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2061'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2060'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2058'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2057'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2054'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2053'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2036'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2035'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2033'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2032'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2026'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2025'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2023'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2022'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2019'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2018'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2016'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2015'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2011'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2010'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2008'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2007'.
  removing unused `$_DFF_PP0_' cell `$auto$simplemap.cc:496:simplemap_adff$2004'.
  removing unused `$_DFF_PP0_' cell `$auto$simplemap.cc:496:simplemap_adff$2003'.
  removing unused `$_DFF_PP0_' cell `$auto$simplemap.cc:496:simplemap_adff$2001'.
  removing unused `$_DFF_PP0_' cell `$auto$simplemap.cc:496:simplemap_adff$2000'.
  removing unused `$_DFF_PP0_' cell `$auto$simplemap.cc:496:simplemap_adff$1995'.
  removing unused `$_DFF_PP0_' cell `$auto$simplemap.cc:496:simplemap_adff$1994'.
  removing unused `$_DFF_PP0_' cell `$auto$simplemap.cc:496:simplemap_adff$1992'.
  removing unused `$_DFF_PP0_' cell `$auto$simplemap.cc:496:simplemap_adff$1991'.
  removing unused `$_DFF_PP0_' cell `$auto$simplemap.cc:496:simplemap_adff$1988'.
  removing unused `$_DFF_PP0_' cell `$auto$simplemap.cc:496:simplemap_adff$1987'.
  removing unused `$_DFF_PP0_' cell `$auto$simplemap.cc:496:simplemap_adff$1985'.
  removing unused `$_DFF_PP0_' cell `$auto$simplemap.cc:496:simplemap_adff$1984'.
  removing unused `$_DFF_PP0_' cell `$auto$simplemap.cc:496:simplemap_adff$1980'.
  removing unused `$_DFF_PP0_' cell `$auto$simplemap.cc:496:simplemap_adff$1979'.
  removing unused `$_DFF_PP0_' cell `$auto$simplemap.cc:496:simplemap_adff$1977'.
  removing unused `$_DFF_PP0_' cell `$auto$simplemap.cc:496:simplemap_adff$1976'.
  removing unused `$_DFF_PP0_' cell `$auto$simplemap.cc:496:simplemap_adff$1973'.
  removing unused `$_DFF_PP0_' cell `$auto$simplemap.cc:496:simplemap_adff$1972'.
  removing unused `$_DFF_PP0_' cell `$auto$simplemap.cc:496:simplemap_adff$1970'.
  removing unused `$_DFF_PP0_' cell `$auto$simplemap.cc:496:simplemap_adff$1969'.
  removing unused `$_DFF_PP0_' cell `$auto$simplemap.cc:496:simplemap_adff$1962'.
  removing unused `$_DFF_PP0_' cell `$auto$simplemap.cc:496:simplemap_adff$1961'.
  removing unused `$_DFF_PP0_' cell `$auto$simplemap.cc:496:simplemap_adff$1959'.
  removing unused `$_DFF_PP0_' cell `$auto$simplemap.cc:496:simplemap_adff$1958'.
  removing unused `$_DFF_PP0_' cell `$auto$simplemap.cc:496:simplemap_adff$1955'.
  removing unused `$_DFF_PP0_' cell `$auto$simplemap.cc:496:simplemap_adff$1954'.
  removing unused `$_DFF_PP0_' cell `$auto$simplemap.cc:496:simplemap_adff$1952'.
  removing unused `$_DFF_PP0_' cell `$auto$simplemap.cc:496:simplemap_adff$1951'.
  removing unused `$_DFF_PP0_' cell `$auto$simplemap.cc:496:simplemap_adff$1947'.
  removing unused `$_DFF_PP0_' cell `$auto$simplemap.cc:496:simplemap_adff$1946'.
  removing unused `$_DFF_PP0_' cell `$auto$simplemap.cc:496:simplemap_adff$1944'.
  removing unused `$_DFF_PP0_' cell `$auto$simplemap.cc:496:simplemap_adff$1943'.
  removing unused `$_DFF_PP0_' cell `$auto$simplemap.cc:496:simplemap_adff$1940'.
  removing unused `$_DFF_PP0_' cell `$auto$simplemap.cc:496:simplemap_adff$1939'.
  removing unused `$_DFF_PP0_' cell `$auto$simplemap.cc:496:simplemap_adff$1937'.
  removing unused `$_DFF_PP0_' cell `$auto$simplemap.cc:496:simplemap_adff$1936'.
  removing unused `$_DFF_PP0_' cell `$auto$simplemap.cc:496:simplemap_adff$1931'.
  removing unused `$_DFF_PP0_' cell `$auto$simplemap.cc:496:simplemap_adff$1930'.
  removing unused `$_DFF_PP0_' cell `$auto$simplemap.cc:496:simplemap_adff$1928'.
  removing unused `$_DFF_PP0_' cell `$auto$simplemap.cc:496:simplemap_adff$1927'.
  removing unused `$_DFF_PP0_' cell `$auto$simplemap.cc:496:simplemap_adff$1924'.
  removing unused `$_DFF_PP0_' cell `$auto$simplemap.cc:496:simplemap_adff$1923'.
  removing unused `$_DFF_PP0_' cell `$auto$simplemap.cc:496:simplemap_adff$1921'.
  removing unused `$_DFF_PP0_' cell `$auto$simplemap.cc:496:simplemap_adff$1920'.
  removing unused `$_DFF_PP0_' cell `$auto$simplemap.cc:496:simplemap_adff$1916'.
  removing unused `$_DFF_PP0_' cell `$auto$simplemap.cc:496:simplemap_adff$1915'.
  removing unused `$_DFF_PP0_' cell `$auto$simplemap.cc:496:simplemap_adff$1913'.
  removing unused `$_DFF_PP0_' cell `$auto$simplemap.cc:496:simplemap_adff$1912'.
  removing unused `$_DFF_PP0_' cell `$auto$simplemap.cc:496:simplemap_adff$1909'.
  removing unused `$_DFF_PP0_' cell `$auto$simplemap.cc:496:simplemap_adff$1908'.
  removing unused `$_DFF_PP0_' cell `$auto$simplemap.cc:496:simplemap_adff$1906'.
  removing unused `$_DFF_PP0_' cell `$auto$simplemap.cc:496:simplemap_adff$1905'.
  removing unused `$_DFF_PP0_' cell `$auto$simplemap.cc:496:simplemap_adff$1899'.
  removing unused `$_DFF_PP0_' cell `$auto$simplemap.cc:496:simplemap_adff$1898'.
  removing unused `$_DFF_PP0_' cell `$auto$simplemap.cc:496:simplemap_adff$1896'.
  removing unused `$_DFF_PP0_' cell `$auto$simplemap.cc:496:simplemap_adff$1895'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1892'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1891'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1889'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1888'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1884'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1883'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1881'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1880'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1877'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1876'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1874'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1873'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1868'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1867'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1865'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1864'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1861'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1860'.
  removing unused non-port wire \EX_pipeline_reg_out.
  removing unused non-port wire \EX_stage_inst.alu_cmd.
  removing unused non-port wire \EX_stage_inst.alu_inst.a.
  removing unused non-port wire \EX_stage_inst.alu_inst.b.
  removing unused non-port wire \EX_stage_inst.ex_op_dest.
  removing unused non-port wire \EX_stage_inst.pipeline_reg_in.
  removing unused non-port wire \EX_stage_inst.pipeline_reg_out.
  removing unused non-port wire \ID_pipeline_reg_out.
  removing unused non-port wire \ID_stage_inst.branch_taken.
  removing unused non-port wire \ID_stage_inst.decoding_op_is_branch.
  removing unused non-port wire \ID_stage_inst.decoding_op_is_store.
  removing unused non-port wire \ID_stage_inst.decoding_op_src2.
  removing unused non-port wire \ID_stage_inst.ex_alu_src1.
  removing unused non-port wire \ID_stage_inst.instruction_decode_en.
  removing unused non-port wire \ID_stage_inst.ir_dest_with_bubble.
  removing unused non-port wire \ID_stage_inst.ir_op_code_with_bubble.
  removing unused non-port wire \ID_stage_inst.ir_src2.
  removing unused non-port wire \ID_stage_inst.mem_write_data.
  removing unused non-port wire \ID_stage_inst.mem_write_en.
  removing unused non-port wire \ID_stage_inst.pipeline_reg_out.
  removing unused non-port wire \ID_stage_inst.reg_read_addr_2.
  removing unused non-port wire \ID_stage_inst.reg_read_data_1.
  removing unused non-port wire \ID_stage_inst.reg_read_data_2.
  removing unused non-port wire \ID_stage_inst.write_back_dest.
  removing unused non-port wire \ID_stage_inst.write_back_en.
  removing unused non-port wire \ID_stage_inst.write_back_result_mux.
  removing unused non-port wire \IF_stage_inst.branch_taken.
  removing unused non-port wire \IF_stage_inst.instruction_fetch_en.
  removing unused non-port wire \MEM_pipeline_reg_out.
  removing unused non-port wire \MEM_stage_inst.dmem.mem_read_data.
  removing unused non-port wire \MEM_stage_inst.dmem.mem_write_data.
  removing unused non-port wire \MEM_stage_inst.dmem.mem_write_en.
  removing unused non-port wire \MEM_stage_inst.mem_op_dest.
  removing unused non-port wire \MEM_stage_inst.mem_read_data.
  removing unused non-port wire \MEM_stage_inst.mem_write_data.
  removing unused non-port wire \MEM_stage_inst.mem_write_en.
  removing unused non-port wire \MEM_stage_inst.pipeline_reg_in.
  removing unused non-port wire \MEM_stage_inst.pipeline_reg_out.
  removing unused non-port wire \WB_stage_inst.ex_alu_result.
  removing unused non-port wire \WB_stage_inst.mem_read_data.
  removing unused non-port wire \WB_stage_inst.pipeline_reg_in.
  removing unused non-port wire \WB_stage_inst.reg_write_data.
  removing unused non-port wire \WB_stage_inst.reg_write_dest.
  removing unused non-port wire \WB_stage_inst.reg_write_en.
  removing unused non-port wire \WB_stage_inst.wb_op_dest.
  removing unused non-port wire \WB_stage_inst.write_back_dest.
  removing unused non-port wire \WB_stage_inst.write_back_en.
  removing unused non-port wire \WB_stage_inst.write_back_result_mux.
  removing unused non-port wire \branch_taken.
  removing unused non-port wire \decoding_op_src2.
  removing unused non-port wire \ex_op_dest.
  removing unused non-port wire \hazard_detection_unit_inst.decoding_op_src2.
  removing unused non-port wire \hazard_detection_unit_inst.ex_op_dest.
  removing unused non-port wire \hazard_detection_unit_inst.mem_op_dest.
  removing unused non-port wire \hazard_detection_unit_inst.pipeline_stall_n.
  removing unused non-port wire \hazard_detection_unit_inst.wb_op_dest.
  removing unused non-port wire \mem_op_dest.
  removing unused non-port wire \pipeline_stall_n.
  removing unused non-port wire \reg_read_addr_2.
  removing unused non-port wire \reg_read_data_1.
  removing unused non-port wire \reg_read_data_2.
  removing unused non-port wire \reg_write_data.
  removing unused non-port wire \reg_write_dest.
  removing unused non-port wire \reg_write_en.
  removing unused non-port wire \register_file_inst.reg_array[1].
  removing unused non-port wire \register_file_inst.reg_array[2].
  removing unused non-port wire \register_file_inst.reg_array[3].
  removing unused non-port wire \register_file_inst.reg_array[4].
  removing unused non-port wire \register_file_inst.reg_array[5].
  removing unused non-port wire \register_file_inst.reg_array[6].
  removing unused non-port wire \register_file_inst.reg_array[7].
  removing unused non-port wire \register_file_inst.reg_read_addr_2.
  removing unused non-port wire \register_file_inst.reg_read_data_1.
  removing unused non-port wire \register_file_inst.reg_read_data_2.
  removing unused non-port wire \register_file_inst.reg_write_data.
  removing unused non-port wire \register_file_inst.reg_write_dest.
  removing unused non-port wire \register_file_inst.reg_write_en.
  removing unused non-port wire \wb_op_dest.
  removed 373 unused temporary wires.
Removed 579 unused cells and 1904 unused wires.

13.14.12. Rerunning OPT passes. (Removed registers in this run.)

13.14.13. Running ICE40 specific optimizations.

13.14.14. Executing OPT_EXPR pass (perform const folding).

13.14.15. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mips_16'.
Removed a total of 0 cells.

13.14.16. Executing OPT_RMDFF pass (remove dff with constant values).

13.14.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mips_16..
Removed 579 unused cells and 1904 unused wires.

13.14.18. Finished OPT passes. (There is nothing left to do.)

13.15. Executing DFFSR2DFF pass (mapping DFFSR cells to simpler FFs).

13.16. Executing DFF2DFFE pass (transform $dff to $dffe where applicable).
Selected cell types for direct conversion:
  $_DFF_PP1_ -> $__DFFE_PP1
  $_DFF_PP0_ -> $__DFFE_PP0
  $_DFF_PN1_ -> $__DFFE_PN1
  $_DFF_PN0_ -> $__DFFE_PN0
  $_DFF_NP1_ -> $__DFFE_NP1
  $_DFF_NP0_ -> $__DFFE_NP0
  $_DFF_NN1_ -> $__DFFE_NN1
  $_DFF_NN0_ -> $__DFFE_NN0
  $_DFF_N_ -> $_DFFE_NP_
  $_DFF_P_ -> $_DFFE_PP_
Transforming FF to FF+Enable cells in module mips_16:
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$3131 to $__DFFE_PP0 for $auto$simplemap.cc:309:simplemap_lut$3786 -> \IF_stage_inst.pc [1].

13.17. Executing TECHMAP pass (map to technology primitives).

13.17.1. Executing Verilog-2005 frontend.
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$__DFFE_NN0'.
Generating RTLIL representation for module `\$__DFFE_NN1'.
Generating RTLIL representation for module `\$__DFFE_PN0'.
Generating RTLIL representation for module `\$__DFFE_PN1'.
Generating RTLIL representation for module `\$__DFFE_NP0'.
Generating RTLIL representation for module `\$__DFFE_NP1'.
Generating RTLIL representation for module `\$__DFFE_PP0'.
Generating RTLIL representation for module `\$__DFFE_PP1'.
Successfully finished Verilog frontend.
Mapping mips_16.$auto$simplemap.cc:496:simplemap_adff$3130 using \$_DFF_PP0_.
Mapping mips_16.$auto$simplemap.cc:496:simplemap_adff$3131 using \$__DFFE_PP0.
Mapping mips_16.$auto$simplemap.cc:496:simplemap_adff$3132 using \$_DFF_PP0_.
Mapping mips_16.$auto$simplemap.cc:496:simplemap_adff$3133 using \$_DFF_PP0_.
Mapping mips_16.$auto$simplemap.cc:496:simplemap_adff$3134 using \$_DFF_PP0_.
Mapping mips_16.$auto$simplemap.cc:496:simplemap_adff$3135 using \$_DFF_PP0_.
Mapping mips_16.$auto$simplemap.cc:496:simplemap_adff$3136 using \$_DFF_PP0_.
Mapping mips_16.$auto$simplemap.cc:496:simplemap_adff$3137 using \$_DFF_PP0_.
No more expansions possible.

13.18. Executing OPT_EXPR pass (perform const folding).
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3792' (?0) in module `\mips_16' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3790 = \IF_stage_inst.pc [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$3787' (x??) in module `\mips_16' with constant driver `$auto$simplemap.cc:309:simplemap_lut$3786 = $auto$simplemap.cc:309:simplemap_lut$3759 [2]'.

13.19. Executing SIMPLEMAP pass (map simple cells to gate primitives).

13.20. Executing ICE40_FFINIT pass (implement FF init values).
Handling FF init values in mips_16.

13.21. Executing ICE40_FFSSR pass (merge synchronous set/reset into FF cells).
Merging set/reset $_MUX_ cells into SB_FFs in mips_16.

13.22. Executing ICE40_OPT pass (performing simple optimizations).

13.22.1. Running ICE40 specific optimizations.

13.22.2. Executing OPT_EXPR pass (perform const folding).

13.22.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mips_16'.
Removed a total of 0 cells.

13.22.4. Executing OPT_RMDFF pass (remove dff with constant values).

13.22.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mips_16..
  removed 36 unused temporary wires.
Removed 579 unused cells and 1940 unused wires.

13.22.6. Finished OPT passes. (There is nothing left to do.)

13.23. Executing TECHMAP pass (map to technology primitives).

13.23.1. Executing Verilog-2005 frontend.
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/latches_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Successfully finished Verilog frontend.
No more expansions possible.

13.24. Executing ABC pass (technology mapping using ABC).

13.24.1. Extracting gate netlist of module `\mips_16' to `<abc-temp-dir>/input.blif'..
Extracted 1 gates and 2 wires to a netlist network with 1 inputs and 1 outputs.

13.24.1.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + lutpack -S 1 
ABC: + write_blif <abc-temp-dir>/output.blif 

13.24.1.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:        2
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:        1
ABC RESULTS:          output signals:        1
Removing temp directory.
Removed 0 unused cells and 2 unused wires.

13.25. Executing TECHMAP pass (map to technology primitives).

13.25.1. Executing Verilog-2005 frontend.
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$__DFFE_NN0'.
Generating RTLIL representation for module `\$__DFFE_NN1'.
Generating RTLIL representation for module `\$__DFFE_PN0'.
Generating RTLIL representation for module `\$__DFFE_PN1'.
Generating RTLIL representation for module `\$__DFFE_NP0'.
Generating RTLIL representation for module `\$__DFFE_NP1'.
Generating RTLIL representation for module `\$__DFFE_PP0'.
Generating RTLIL representation for module `\$__DFFE_PP1'.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

13.25.2. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 1
Parameter \LUT = 2'01
Generating RTLIL representation for module `$paramod\$lut\WIDTH=1\LUT=2'01'.

13.25.3. Continuing TECHMAP pass.
Mapping mips_16.$abc$3815$auto$blifparse.cc:492:parse_blif$3816 using $paramod\$lut\WIDTH=1\LUT=2'01.
No more expansions possible.
Removed 0 unused cells and 2 unused wires.

13.26. Executing HIERARCHY pass (managing design hierarchy).

13.26.1. Analyzing design hierarchy..
Top module:  \mips_16

13.26.2. Analyzing design hierarchy..
Top module:  \mips_16
Removed 0 unused modules.

13.26.3. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 2'01
Generating RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=2'01'.

13.26.4. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'0110100110010110
Generating RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'0110100110010110'.

13.26.5. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'0110100110010110
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'0110100110010110'.

13.26.6. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'0110100110010110
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'0110100110010110'.

13.26.7. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'0110100110010110
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'0110100110010110'.

13.26.8. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'0110100110010110
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'0110100110010110'.

13.26.9. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'0110100110010110
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'0110100110010110'.

13.26.10. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'0110100110010110
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'0110100110010110'.

13.27. Printing statistics.

=== mips_16 ===

   Number of wires:                 21
   Number of wire bits:             63
   Number of public wires:          18
   Number of public wire bits:      46
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 22
     SB_CARRY                        6
     SB_DFFER                        1
     SB_DFFR                         7
     SB_LUT4                         8

13.28. Executing CHECK pass (checking for obvious problems).
checking module mips_16..
found and reported 0 problems.

13.29. Executing BLIF backend.

Warnings: 2 unique messages, 4 total
End of script. Logfile hash: ed9b87956b
CPU: user 0.92s system 0.02s, MEM: 56.98 MB total, 26.94 MB resident
Yosys 0.8+17 (git sha1 11c8a9e, clang 3.8.0-2ubuntu4 -fPIC -Os)
Time spent: 18% 20x read_verilog (0 sec), 17% 14x opt_merge (0 sec), ...
