;redcode
;assert 1
	SPL 0, <702
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD -30, 9
	MOV -1, <-20
	SUB 0, 702
	SLT #270, <1
	SLT 20, @12
	JMP @519, #800
	JMZ @270, @1
	ADD #270, <1
	ADD -30, 609
	ADD -30, 609
	ADD -30, 609
	ADD 3, 20
	SLT 20, @12
	MOV -7, <-20
	JMZ 30, 9
	SUB @121, 106
	DJN 20, <12
	ADD -30, 9
	SPL 0, <702
	ADD -30, 9
	ADD -30, 9
	MOV -1, <-20
	SUB 101, <-1
	ADD 121, 100
	JMZ 30, 9
	JMZ 30, 9
	JMZ @270, @1
	SLT 20, @12
	ADD 210, 60
	SPL 0, <702
	SUB 0, 402
	MOV <-81, @-480
	SUB @-127, <100
	ADD -30, 9
	SPL @300, 99
	ADD -30, 9
	ADD -30, 9
	SPL @300, 99
	SPL @300, 99
	SPL @300, 99
	SPL 0, <702
	ADD -30, 9
	SPL 0, <702
	JMZ @270, @1
	SPL 0, <702
	ADD 3, 21
	JMZ @270, @1
	MOV -7, <-20
