*******************************************************************

  Device    [APM]

  Author    [rjliu]

  Abstract  []

  Revision History:

********************************************************************************/
symbol logsym of APM // pragma PAP_ARC_COLOR="128:64:64"
{
    // The bounding box
    generate ( 210 # 5400 );
    //
    // Poloygon declaration
    //
    shape
    [ 0, 0 ]  ->  [ , 5400 ]
                            <
 
                                TEST_SI0_0                      @[ , 0 +106],
                                INCTRL_0[4]                     @[ , 2 +126],
                                H_0[1 ]                         @[ , 4 +126],
                                X_0[1 ]                         @[ , 6 +126],
                                X_0[19]                         @[ , 8 +126],
                                H_0[19]                         @[ , 10+126],
                                H_0[7 ]                         @[ , 12+126],
                                X_0[7 ]                         @[ , 14+126],
                                TEST_SE0_N_0                    @[ , 0 +164],
                                X_0[9 ]                         @[ , 2 +164],
                                H_0[9 ]                         @[ , 4 +164],
                                H_0[3 ]                         @[ , 6 +164],
                                X_0[3 ]                         @[ , 8 +164],
                                H_0[13]                         @[ , 10+164],
                                X_0[13]                         @[ , 12+164],
                                X_0[15]                         @[ , 2 +200],
                                H_0[15]                         @[ , 4 +200],
                                X_0[11]                         @[ , 6 +200],
                                H_0[11]                         @[ , 8 +200],
                                X_0[21]                         @[ , 10+200],
                                H_0[21]                         @[ , 12+200],
                                H_0[23]                         @[ , 2 +236],
                                X_0[23]                         @[ , 4 +236],
                                X_0[17]                         @[ , 6 +236],
                                H_0[17]                         @[ , 8 +236],
                                H_0[5 ]                         @[ , 10+236],
                                X_0[5 ]                         @[ , 12+236],
                                TEST_RST0_N_0                   @[ , 0 +413],
                                INCTRL_0[0]                     @[ , 0 +415],
                                H_0[0 ]                         @[ , 2 +415],
                                X_0[0 ]                         @[ , 4 +415],
                                H_0[18]                         @[ , 6 +415],
                                X_0[18]                         @[ , 8 +415],
                                X_0[6 ]                         @[ , 10+415],
                                H_0[6 ]                         @[ , 12+415],
                                INCTRL_0[1]                     @[ , 0 +429],
                                H_0[8 ]                         @[ , 2 +429],
                                X_0[8 ]                         @[ , 4 +429],
                                H_0[2 ]                         @[ , 6 +429],
                                X_0[2 ]                         @[ , 8 +429],
                                X_0[12]                         @[ , 10+429],
                                H_0[12]                         @[ , 12+429],
                                INCTRL_0[2]                     @[ , 0 +443],
                                H_0[14]                         @[ , 2 +443],
                                X_0[14]                         @[ , 4 +443],
                                X_0[10]                         @[ , 6 +443],
                                H_0[10]                         @[ , 8 +443],
                                X_0[20]                         @[ , 10+443],
                                H_0[20]                         @[ , 12+443],
                                INCTRL_0[3]                     @[ , 0 +457],
                                X_0[22]                         @[ , 2 +457],
                                H_0[22]                         @[ , 4 +457],
                                X_0[16]                         @[ , 6 +457],
                                H_0[16]                         @[ , 8 +457],
                                H_0[4 ]                         @[ , 10+457],
                                X_0[4 ]                         @[ , 12+457],
                                P_0[23]                         @[ , 2 +520],
                                P_0[22]                         @[ , 4 +520],
                                P_0[21]                         @[ , 6 +520],
                                P_0[20]                         @[ , 8 +520],
                                P_0[19]                         @[ , 10+520],
                                P_0[18]                         @[ , 12+520],
                                P_0[17]                         @[ , 14+520],
                                P_0[16]                         @[ , 16+520],
                                P_0[15]                         @[ , 18+520],
                                P_0[14]                         @[ , 20+520],
                                P_0[13]                         @[ , 22+520],
                                P_0[12]                         @[ , 24+520],
                                P_0[11]                         @[ , 26+520],
                                P_0[10]                         @[ , 28+520],
                                P_0[9 ]                         @[ , 30+520],
                                P_0[8 ]                         @[ , 32+520],
                                P_0[7 ]                         @[ , 34+520],
                                P_0[6 ]                         @[ , 36+520],
                                P_0[5 ]                         @[ , 38+520],
                                P_0[4 ]                         @[ , 40+520],
                                P_0[3 ]                         @[ , 42+520],
                                P_0[2 ]                         @[ , 44+520],
                                P_0[1 ]                         @[ , 46+520],
                                P_0[0 ]                         @[ , 48+520],
//srb4
                                TEST_CLK_0                      @[ , 2 +1300],
                                TEST_SI1_0                      @[ , 4 +1302],
                                MODEZ_0[1]                      @[ , 0 +1328],
                                H_0[24]                         @[ , 2 +1328],
                                X_0[24]                         @[ , 4 +1328],
                                X_0[26]                         @[ , 6 +1328],
                                X_0[27]                         @[ , 8 +1328],
                                X_0[25]                         @[ , 10+1328],
                                Y_0[0 ]                         @[ , 12+1328],
                                MODEZ_0[2]                      @[ , 4 +1360],
                                Y_0[1 ]                         @[ , 6 +1360],
                                Y_0[2 ]                         @[ , 8 +1360],
                                Y_0[3 ]                         @[ , 10+1360],
                                Y_0[4 ]                         @[ , 12+1360],
                                Y_0[5 ]                         @[ , 14+1360],
                                Y_0[6 ]                         @[ , 16+1360],
                                MODEZ_0[3]                      @[ , 16+1384],
                                Y_0[7 ]                         @[ , 18+1384],
                                Y_0[8 ]                         @[ , 20+1384],
                                Y_0[9 ]                         @[ , 22+1384],
                                Y_0[10]                         @[ , 24+1384],
                                Y_0[11]                         @[ , 26+1384],
                                Y_0[12]                         @[ , 28+1384],
                                Y_0[13]                         @[ , 30+1408],
                                Y_0[14]                         @[ , 32+1408],
                                Y_0[15]                         @[ , 34+1408],
                                Y_0[16]                         @[ , 36+1408],
                                Y_0[17]                         @[ , 38+1408],
                                Z_0[0 ]                         @[ , 40+1408],
                                
                                RST_X_0                         @[ , 0 +785],
                                CE_X1_0                         @[ , 2 +785],
                                CE_X2_0                         @[ , 4 +785],
                                CE_X3_0                         @[ , 6 +785],
                                RST_H_0                         @[ , 8 +785],
                                CE_H_0                          @[ , 10+785],
                                RST_Y_0                         @[ , 12+785],
                                CE_Y1_0                         @[ , 14+785],
                                CE_Y2_0                         @[ , 16+785],
                                RST_Z_0                         @[ , 18+785],
                                CE_Z_0                          @[ , 20+785],
                                RST_PRE_0                       @[ , 22+785],
                                CE_PRE_0                        @[ , 24+785],
                                RST_M_0                         @[ , 26+785],
                                CE_M_0                          @[ , 28+785],
                                RST_P_0                         @[ , 30+785],
                                CE_P_0                          @[ , 32+785],
                                RST_MODEY_0                     @[ , 34+785],
                                CE_MODEY_0                      @[ , 36+785],
                                RST_MODEZ_0                     @[ , 38+785],
                                CE_MODEZ_0                      @[ , 40+785],
                                RST_INCTRL_0                    @[ , 42+785],
                                CE_INCTRL_0                     @[ , 44+785],
                                
                                Z_0[47]                         @[ ,-2+1613],
                                CLK_0                           @[ ,0 +1613],
                                MODEY_0[0]                      @[ ,2 +1613],
                                Z_0[1 ]                         @[ ,4 +1613],
                                Z_0[2 ]                         @[ ,6 +1613],
                                Z_0[3 ]                         @[ ,8 +1613],
                                Z_0[4 ]                         @[ ,10+1613],
                                Z_0[5 ]                         @[ ,12+1613],
                                Z_0[6 ]                         @[ ,14+1613],
                                MODEY_0[1]                      @[ ,14+1615],
                                Z_0[7 ]                         @[ ,16+1615],
                                Z_0[8 ]                         @[ ,18+1615],
                                Z_0[9 ]                         @[ ,20+1615],
                                Z_0[10]                         @[ ,22+1615],
                                Z_0[11]                         @[ ,24+1615],
                                Z_0[12]                         @[ ,26+1615],
                                MODEY_0[2]                      @[ ,26+1617],
                                Z_0[13]                         @[ ,28+1617],
                                Z_0[14]                         @[ ,30+1617],
                                Z_0[15]                         @[ ,32+1617],
                                Z_0[16]                         @[ ,34+1617],
                                Z_0[17]                         @[ ,36+1617],
                                Z_0[18]                         @[ ,38+1617],
                                MODEZ_0[0]                      @[ ,38+1619],
                                Z_0[19]                         @[ ,40+1619],
                                Z_0[20]                         @[ ,42+1619],
                                Z_0[21]                         @[ ,44+1619],
                                Z_0[22]                         @[ ,46+1619],
                                Z_0[23]                         @[ ,48+1619],
                                Z_0[24]                         @[ ,50+1619],
                                P_0[47]                         @[ , 2 +1720],
                                P_0[46]                         @[ , 4 +1720],
                                P_0[45]                         @[ , 6 +1720],
                                P_0[44]                         @[ , 8 +1720],
                                P_0[43]                         @[ , 10+1720],
                                P_0[42]                         @[ , 12+1720],
                                P_0[41]                         @[ , 14+1720],
                                P_0[40]                         @[ , 16+1720],
                                P_0[39]                         @[ , 18+1720],
                                P_0[38]                         @[ , 20+1720],
                                P_0[37]                         @[ , 22+1720],
                                P_0[36]                         @[ , 24+1720],
                                P_0[35]                         @[ , 26+1720],
                                P_0[34]                         @[ , 28+1720],
                                P_0[33]                         @[ , 30+1720],
                                P_0[32]                         @[ , 32+1720],
                                P_0[31]                         @[ , 34+1720],
                                P_0[30]                         @[ , 36+1720],
                                P_0[29]                         @[ , 38+1720],
                                P_0[28]                         @[ , 40+1720],
                                P_0[27]                         @[ , 42+1720],
                                P_0[26]                         @[ , 44+1720],
                                P_0[25]                         @[ , 46+1720],
                                P_0[24]                         @[ , 48+1720],
//srb3
                                RST_X_1                         @[ , 2 +2083],
                                CE_X1_1                         @[ , 4 +2083],
                                CE_X2_1                         @[ , 6 +2083],
                                CE_X3_1                         @[ , 8 +2083],
                                RST_H_1                         @[ , 10+2083],
                                CE_H_1                          @[ , 12+2083],
                                RST_Y_1                         @[ , 14+2083],
                                CE_Y1_1                         @[ , 16+2083],
                                CE_Y2_1                         @[ , 18+2083],
                                RST_Z_1                         @[ , 20+2083],
                                CE_Z_1                          @[ , 22+2083],
                                RST_PRE_1                       @[ , 24+2083],
                                CE_PRE_1                        @[ , 26+2083],
                                RST_M_1                         @[ , 28+2083],
                                CE_M_1                          @[ , 30+2083],
                                RST_P_1                         @[ , 32+2083],
                                CE_P_1                          @[ , 34+2083],
                                RST_MODEY_1                     @[ , 36+2083],
                                CE_MODEY_1                      @[ , 38+2083],
                                RST_MODEZ_1                     @[ , 40+2083],
                                CE_MODEZ_1                      @[ , 42+2083],
                                RST_INCTRL_1                    @[ , 44+2083],
                                CE_INCTRL_1                     @[ , 46+2083],
                                
                                TEST_SE1_N                      @[ , 4 +2552+24],
                                Z_0[27]                         @[ , 6 +2552+24],
                                Z_0[28]                         @[ , 8 +2552+24],
                                X_1[7 ]                         @[ , 10+2552+24],
                                H_1[7 ]                         @[ , 12+2552+24],
                                Z_0[31]                         @[ , 14+2552+24],
                                Z_0[32]                         @[ , 16+2552+24],
                                TEST_RST1_N                     @[ , 0 +2564],
                                Z_0[33]                         @[ , 2 +2564],
                                Z_0[34]                         @[ , 4 +2564],
                                Z_0[35]                         @[ , 6 +2564],
                                Z_0[36]                         @[ , 8 +2564],
                                H_1[1 ]                         @[ , 10+2564],
                                X_1[1 ]                         @[ , 12+2564],
                                X_1[3 ]                         @[ , 2 +2600],
                                H_1[3 ]                         @[ , 4 +2600],
                                Z_0[41]                         @[ , 6 +2600],
                                Z_0[42]                         @[ , 8 +2600],
                                X_1[9 ]                         @[ , 10+2600],
                                H_1[9 ]                         @[ , 12+2600],
                                H_1[11]                         @[ , 2 +2636],
                                X_1[11]                         @[ , 4 +2636],
                                X_1[5 ]                         @[ , 6 +2636],
                                H_1[5 ]                         @[ , 8 +2636],
                                Z_0[25]                         @[ , 10+2636],
                                Z_0[26]                         @[ , 12+2636],
                                TEST_MODE_N                     @[ , 2 +2819],
                                Z_0[37]                         @[ , 4 +2819],
                                Z_0[38]                         @[ , 6 +2819],
                                H_1[6 ]                         @[ , 8 +2819],
                                X_1[6 ]                         @[ , 10+2819],
                                Z_0[29]                         @[ , 12+2819],
                                Z_0[30]                         @[ , 14+2819],
                                Z_0[44]                         @[ , 2 +2833],
                                Z_0[43]                         @[ , 4 +2833],
                                Z_0[40]                         @[ , 6 +2833],
                                Z_0[39]                         @[ , 8 +2833],
                                X_1[0 ]                         @[ , 10+2833],
                                H_1[0 ]                         @[ , 12+2833],
                                H_1[2 ]                         @[ , 0 +2847],
                                X_1[2 ]                         @[ , 2 +2847],
                                Z_0[46]                         @[ , 4 +2847],
                                Z_0[45]                         @[ , 6 +2847],
                                X_1[8 ]                         @[ , 8 +2847],
                                H_1[8 ]                         @[ , 10+2847],
                                X_1[10]                         @[ , 2 +2857],
                                H_1[10]                         @[ , 4 +2857],
                                X_1[4 ]                         @[ , 6 +2857],
                                H_1[4 ]                         @[ , 8 +2857],
                                X_0[29]                         @[ , 10+2857],
                                X_0[28]                         @[ , 12+2857],
//srb3                                                                
                                TEST_SO0_0                      @[ , 0 +2944],
                                TEST_SO1_1                      @[ , 2 +2948],
                                TEST_SO1_0                      @[ , 4 +2962],
                                TEST_SO0_1                      @[ , 6 +2962],
                                TEST_CLK_1                      @[ , 2 +3700],
                                TEST_SI1_1                      @[ , 4 +3702],
                                INCTRL_1[4]                     @[ , 0 +3728],
                                H_1[13]                         @[ , 2 +3728],
                                X_1[13]                         @[ , 4 +3728],
                                H_1[23]                         @[ , 6 +3728],
                                X_1[24]                         @[ , 8 +3728],
                                X_1[17]                         @[ , 10+3728],
                                H_1[16]                         @[ , 12+3728],
                                TEST_SE0_N_1                    @[ , 0 +3764],
                                H_1[17]                         @[ , 2 +3764],
                                X_1[18]                         @[ , 4 +3764],
                                H_1[14]                         @[ , 6 +3764],
                                X_1[14]                         @[ , 8 +3764],
                                X_1[20]                         @[ , 10+3764],
                                H_1[19]                         @[ , 12+3764],
                                H_1[20]                         @[ , 2 +3800],
                                X_1[21]                         @[ , 4 +3800],
                                H_1[18]                         @[ , 6 +3800],
                                X_1[19]                         @[ , 8 +3800],
                                H_1[24]                         @[ , 10+3800],
                                X_1[25]                         @[ , 12+3800],
                                X_1[27]                         @[ , 2 +3836],
                                X_1[26]                         @[ , 4 +3836],
                                H_1[21]                         @[ , 6 +3836],
                                X_1[22]                         @[ , 8 +3836],
                                H_1[15]                         @[ , 10+3836],
                                X_1[15]                         @[ , 12+3836],
                                CLK_1                           @[ , 0 +24+3988],
                                TEST_RST0_N_1                   @[ , 2 +24+3988],
                                INCTRL_1[3]                     @[ , 4 +24+3988],
//////////// 
                                INCTRL_1[0]                     @[ , 0 +30+3988],
                                H_1[12]                         @[ , 2 +30+3988],
                                X_1[12]                         @[ , 4 +30+3988],
                                X_1[23]                         @[ , 6 +30+3988],
                                H_1[22]                         @[ , 8 +30+3988],
                                X_1[16]                         @[ , 10+30+3988],
                                Y_1[0 ]                         @[ , 12+30+3988],
                                INCTRL_1[1]                     @[ , 0 +44+3988],
                                Y_1[1 ]                         @[ , 2 +44+3988],
                                Y_1[2 ]                         @[ , 4 +44+3988],
                                Y_1[3 ]                         @[ , 6 +44+3988],
                                Y_1[4 ]                         @[ , 8 +44+3988],
                                Y_1[5 ]                         @[ , 10+44+3988],
                                Y_1[6 ]                         @[ , 12+44+3988],
                                INCTRL_1[2]                     @[ , 14+44+3988],
                                Y_1[7 ]                         @[ , 16+44+3988],
                                Y_1[8 ]                         @[ , 18+44+3988],
                                Y_1[9 ]                         @[ , 20+44+3988],
                                Y_1[10]                         @[ , 22+44+3988],
                                Y_1[11]                         @[ , 24+44+3988],
                                Y_1[12]                         @[ , 26+44+3988],
                                Y_1[13]                         @[ , 28+44+3988],
                                Y_1[14]                         @[ , 30+44+3988],
                                Y_1[15]                         @[ , 32+44+3988],
                                Y_1[16]                         @[ , 34+44+3988],
                                Y_1[17]                         @[ , 36+44+3988],
                                X_1[29]                         @[ , 38+44+3988],
//srb-2
                                P_1[23]                         @[ , 0 +4122],
                                P_1[22]                         @[ , 2 +4122],
                                P_1[21]                         @[ , 4 +4122],
                                P_1[20]                         @[ , 6 +4122],
                                P_1[19]                         @[ , 8 +4122],
                                P_1[18]                         @[ , 10+4122],
                                P_1[17]                         @[ , 2 +4132],
                                P_1[16]                         @[ , 4 +4132],
                                P_1[15]                         @[ , 6 +4132],
                                P_1[14]                         @[ , 8 +4132],
                                P_1[13]                         @[ , 10+4132],
                                P_1[12]                         @[ , 12+4132],
                                P_1[11]                         @[ , 14+4132],
                                P_1[10]                         @[ , 16+4132],
                                P_1[9 ]                         @[ , 18+4132],
                                P_1[8 ]                         @[ , 20+4132],
                                P_1[7 ]                         @[ , 22+4132],
                                P_1[6 ]                         @[ , 24+4132],
                                P_1[5 ]                         @[ , 26+4132],
                                P_1[4 ]                         @[ , 28+4132],
                                P_1[3 ]                         @[ , 30+4132],
                                P_1[2 ]                         @[ , 32+4132],
                                P_1[1 ]                         @[ , 34+4132],
                                P_1[0 ]                         @[ , 36+4132],
//srb-1
                                TEST_SI0_1                      @[ , 2 +4904],
                                MODEZ_1[1]                      @[ , 2 +4926],
                                Z_1[1 ]                         @[ , 4 +4926],
                                Z_1[2 ]                         @[ , 6 +4926],
                                Z_1[3 ]                         @[ , 8 +4926],
                                Z_1[4 ]                         @[ , 10+4926],
                                Z_1[5 ]                         @[ , 12+4926],
                                Z_1[6 ]                         @[ , 14+4926],
                                MODEZ_1[2]                      @[ , 14+4950],
                                Z_1[7 ]                         @[ , 16+4950],
                                Z_1[8 ]                         @[ , 18+4950],
                                Z_1[9 ]                         @[ , 20+4950],
                                Z_1[10]                         @[ , 22+4950],
                                Z_1[11]                         @[ , 24+4950],
                                Z_1[12]                         @[ , 26+4950],
                                MODEZ_1[3]                      @[ , 26+4974],
                                Z_1[13]                         @[ , 28+4974],
                                Z_1[14]                         @[ , 30+4974],
                                Z_1[15]                         @[ , 32+4974],
                                Z_1[16]                         @[ , 34+4974],
                                Z_1[17]                         @[ , 36+4974],
                                Z_1[18]                         @[ , 38+4974],
                                Z_1[19]                         @[ , 40+4998],
                                Z_1[20]                         @[ , 42+4998],
                                Z_1[21]                         @[ , 44+4998],
                                Z_1[22]                         @[ , 46+4998],
                                Z_1[23]                         @[ , 48+4998],
                                Z_1[24]                         @[ , 50+4998],
                                Z_1[47]                         @[ , 6 +6+5200],
                                MODEY_1[0]                      @[ , 8 +6+5200],
                                Z_1[27]                         @[ , 10+6+5200],
                                Z_1[28]                         @[ , 12+6+5200],
                                Z_1[29]                         @[ , 14+6+5200],
                                Z_1[30]                         @[ , 16+6+5200],
                                Z_1[31]                         @[ , 18+6+5200],
                                Z_1[32]                         @[ , 20+6+5200],
                                MODEY_1[1]                      @[ , 22+6+5200],
                                Z_1[33]                         @[ , 24+6+5200],
                                Z_1[34]                         @[ , 26+6+5200],
                                Z_1[35]                         @[ , 28+6+5200],
                                Z_1[36]                         @[ , 30+6+5200],
                                Z_1[37]                         @[ , 32+6+5200],
                                Z_1[38]                         @[ , 34+6+5200],
                                MODEY_1[2]                      @[ , 36+6+5200],
                                Z_1[39]                         @[ , 38+6+5200],
                                Z_1[40]                         @[ , 40+6+5200],
                                Z_1[41]                         @[ , 42+6+5200],
                                Z_1[42]                         @[ , 44+6+5200],
                                Z_1[43]                         @[ , 46+6+5200],
                                Z_1[44]                         @[ , 48+6+5200],
                                MODEZ_1[0]                      @[ , 50+6+5200],
                                Z_1[45]                         @[ , 52+6+5200],
                                Z_1[46]                         @[ , 54+6+5200],
                                Z_1[26]                         @[ , 56+6+5200],
                                Z_1[25]                         @[ , 58+6+5200],
                                Z_1[0 ]                         @[ , 60+6+5200],
                                X_1[28]                         @[ , 62+6+5200],
//SFB                               
//SFB_MUX                                                                
                                P_1[47]                         @[ , 2 +5320],
                                P_1[46]                         @[ , 4 +5320],
                                P_1[45]                         @[ , 6 +5320],
                                P_1[44]                         @[ , 8 +5320],
                                P_1[43]                         @[ , 10+5320],
                                P_1[42]                         @[ , 12+5320],
                                P_1[41]                         @[ , 14+5320],
                                P_1[40]                         @[ , 16+5320],
                                P_1[39]                         @[ , 18+5320],
                                P_1[38]                         @[ , 20+5320],
                                P_1[37]                         @[ , 22+5320],
                                P_1[36]                         @[ , 24+5320],
                                P_1[35]                         @[ , 26+5320],
                                P_1[34]                         @[ , 28+5320],
                                P_1[33]                         @[ , 30+5320],
                                P_1[32]                         @[ , 32+5320],
                                P_1[31]                         @[ , 34+5320],
                                P_1[30]                         @[ , 36+5320],
                                P_1[29]                         @[ , 38+5320],
                                P_1[28]                         @[ , 40+5320],
                                P_1[27]                         @[ , 42+5320],
                                P_1[26]                         @[ , 44+5320],
                                P_1[25]                         @[ , 46+5320],
                                P_1[24]                         @[ , 48+5320]                           
                            >
              ->  [210, ]  
                            <
                                XBI[0 ]                         @[  2, ],
                                XBI[1 ]                         @[  4, ],
                                XBI[2 ]                         @[  6, ],
                                XBI[3 ]                         @[  8, ],
                                XBI[4 ]                         @[ 10, ],
                                XBI[5 ]                         @[ 12, ],
                                XBI[6 ]                         @[ 14, ],
                                XBI[7 ]                         @[ 16, ],
                                XBI[8 ]                         @[ 18, ],
                                XBI[9 ]                         @[ 20, ],
                                XBI[10]                         @[ 22, ],
                                XBI[11]                         @[ 24, ],
                                XBI[12]                         @[ 26, ],
                                XBI[13]                         @[ 28, ],
                                XBI[14]                         @[ 30, ],
                                XBI[15]                         @[ 32, ],
                                XBI[16]                         @[ 34, ],
                                XBI[17]                         @[ 36, ],
                                XBI[18]                         @[ 38, ],
                                XBI[19]                         @[ 40, ],
                                XBI[20]                         @[ 42, ],
                                XBI[21]                         @[ 44, ],
                                XBI[22]                         @[ 46, ],
                                XBI[23]                         @[ 48, ],
                                XBI[24]                         @[ 50, ],
                                XO[0 ]                          @[ 52, ],
                                XO[1 ]                          @[ 54, ],
                                XO[2 ]                          @[ 56, ],
                                XO[3 ]                          @[ 58, ],
                                XO[4 ]                          @[ 60, ],
                                XO[5 ]                          @[ 62, ],
                                XO[6 ]                          @[ 64, ],
                                XO[7 ]                          @[ 66, ],
                                XO[8 ]                          @[ 68, ],
                                XO[9 ]                          @[ 70, ],
                                XO[10]                          @[ 72, ],
                                XO[11]                          @[ 74, ],
                                XO[12]                          @[ 76, ],
                                XO[13]                          @[ 78, ],
                                XO[14]                          @[ 80, ],
                                XO[15]                          @[ 82, ],
                                XO[16]                          @[ 84, ],
                                XO[17]                          @[ 86, ],
                                XO[18]                          @[ 88, ],
                                XO[19]                          @[ 90, ],
                                XO[20]                          @[ 92, ],
                                XO[21]                          @[ 94, ],
                                XO[22]                          @[ 96, ],
                                XO[23]                          @[ 98, ],
                                XO[24]                          @[100, ],
                                XO[25]                          @[102, ],
                                XO[26]                          @[104, ],
                                XO[27]                          @[106, ],
                                XO[28]                          @[108, ],
                                XO[29]                          @[110, ],
                                PO[0 ]                          @[112, ],
                                PO[1 ]                          @[114, ],
                                PO[2 ]                          @[116, ],
                                PO[3 ]                          @[118, ],
                                PO[4 ]                          @[120, ],
                                PO[5 ]                          @[122, ],
                                PO[6 ]                          @[124, ],
                                PO[7 ]                          @[126, ],
                                PO[8 ]                          @[128, ],
                                PO[9 ]                          @[130, ],
                                PO[10]                          @[132, ],
                                PO[11]                          @[134, ],
                                PO[12]                          @[136, ],
                                PO[13]                          @[138, ],
                                PO[14]                          @[140, ],
                                PO[15]                          @[142, ],
                                PO[16]                          @[144, ],
                                PO[17]                          @[146, ],
                                PO[18]                          @[148, ],
                                PO[19]                          @[150, ],
                                PO[20]                          @[152, ],
                                PO[21]                          @[154, ],
                                PO[22]                          @[156, ],
                                PO[23]                          @[158, ],
                                PO[24]                          @[160, ],
                                PO[25]                          @[162, ],
                                PO[26]                          @[164, ],
                                PO[27]                          @[166, ],
                                PO[28]                          @[168, ],
                                PO[29]                          @[170, ],
                                PO[30]                          @[172, ],
                                PO[31]                          @[174, ],
                                PO[32]                          @[176, ],
                                PO[33]                          @[178, ],
                                PO[34]                          @[180, ],
                                PO[35]                          @[182, ],
                                PO[36]                          @[184, ],
                                PO[37]                          @[186, ],
                                PO[38]                          @[188, ],
                                PO[39]                          @[190, ],
                                PO[40]                          @[192, ],
                                PO[41]                          @[194, ],
                                PO[42]                          @[196, ],
                                PO[43]                          @[198, ],
                                PO[44]                          @[200, ],
                                PO[45]                          @[202, ],
                                PO[46]                          @[204, ],
                                PO[47]                          @[206, ],
                                PCO                             @[208, ]                        
                           >
              ->  [ , 0]                              
              ->  [ 0, ] 
                           <
                                XBO[0 ]                         @[  2, ],
                                XBO[1 ]                         @[  4, ],
                                XBO[2 ]                         @[  6, ],
                                XBO[3 ]                         @[  8, ],
                                XBO[4 ]                         @[ 10, ],
                                XBO[5 ]                         @[ 12, ],
                                XBO[6 ]                         @[ 14, ],
                                XBO[7 ]                         @[ 16, ],
                                XBO[8 ]                         @[ 18, ],
                                XBO[9 ]                         @[ 20, ],
                                XBO[10]                         @[ 22, ],
                                XBO[11]                         @[ 24, ],
                                XBO[12]                         @[ 26, ],
                                XBO[13]                         @[ 28, ],
                                XBO[14]                         @[ 30, ],
                                XBO[15]                         @[ 32, ],
                                XBO[16]                         @[ 34, ],
                                XBO[17]                         @[ 36, ],
                                XBO[18]                         @[ 38, ],
                                XBO[19]                         @[ 40, ],
                                XBO[20]                         @[ 42, ],
                                XBO[21]                         @[ 44, ],
                                XBO[22]                         @[ 46, ],
                                XBO[23]                         @[ 48, ],
                                XBO[24]                         @[ 50, ],
                                XI[0 ]                          @[ 52, ],
                                XI[1 ]                          @[ 54, ],
                                XI[2 ]                          @[ 56, ],
                                XI[3 ]                          @[ 58, ],
                                XI[4 ]                          @[ 60, ],
                                XI[5 ]                          @[ 62, ],
                                XI[6 ]                          @[ 64, ],
                                XI[7 ]                          @[ 66, ],
                                XI[8 ]                          @[ 68, ],
                                XI[9 ]                          @[ 70, ],
                                XI[10]                          @[ 72, ],
                                XI[11]                          @[ 74, ],
                                XI[12]                          @[ 76, ],
                                XI[13]                          @[ 78, ],
                                XI[14]                          @[ 80, ],
                                XI[15]                          @[ 82, ],
                                XI[16]                          @[ 84, ],
                                XI[17]                          @[ 86, ],
                                XI[18]                          @[ 88, ],
                                XI[19]                          @[ 90, ],
                                XI[20]                          @[ 92, ],
                                XI[21]                          @[ 94, ],
                                XI[22]                          @[ 96, ],
                                XI[23]                          @[ 98, ],
                                XI[24]                          @[100, ],
                                XI[25]                          @[102, ],
                                XI[26]                          @[104, ],
                                XI[27]                          @[106, ],
                                XI[28]                          @[108, ],
                                XI[29]                          @[110, ],
                                PI[0 ]                          @[112, ],
                                PI[1 ]                          @[114, ],
                                PI[2 ]                          @[116, ],
                                PI[3 ]                          @[118, ],
                                PI[4 ]                          @[120, ],
                                PI[5 ]                          @[122, ],
                                PI[6 ]                          @[124, ],
                                PI[7 ]                          @[126, ],
                                PI[8 ]                          @[128, ],
                                PI[9 ]                          @[130, ],
                                PI[10]                          @[132, ],
                                PI[11]                          @[134, ],
                                PI[12]                          @[136, ],
                                PI[13]                          @[138, ],
                                PI[14]                          @[140, ],
                                PI[15]                          @[142, ],
                                PI[16]                          @[144, ],
                                PI[17]                          @[146, ],
                                PI[18]                          @[148, ],
                                PI[19]                          @[150, ],
                                PI[20]                          @[152, ],
                                PI[21]                          @[154, ],
                                PI[22]                          @[156, ],
                                PI[23]                          @[158, ],
                                PI[24]                          @[160, ],
                                PI[25]                          @[162, ],
                                PI[26]                          @[164, ],
                                PI[27]                          @[166, ],
                                PI[28]                          @[168, ],
                                PI[29]                          @[170, ],
                                PI[30]                          @[172, ],
                                PI[31]                          @[174, ],
                                PI[32]                          @[176, ],
                                PI[33]                          @[178, ],
                                PI[34]                          @[180, ],
                                PI[35]                          @[182, ],
                                PI[36]                          @[184, ],
                                PI[37]                          @[186, ],
                                PI[38]                          @[188, ],
                                PI[39]                          @[190, ],
                                PI[40]                          @[192, ],
                                PI[41]                          @[194, ],
                                PI[42]                          @[196, ],
                                PI[43]                          @[198, ],
                                PI[44]                          @[200, ],
                                PI[45]                          @[202, ],
                                PI[46]                          @[204, ],
                                PI[47]                          @[206, ],
                                PCI                             @[208, ] 
                           >;                                                                            
}; // symbol logsym of APM

schematic schm of APM
{
    generate ( 1500 # 2000 );
    
    unsigned int XAPM_CORE_U_X = 200;
    unsigned int XAPM_CORE_U_Y = 50;
    
    unsigned int XAPM_CORE_D_X = 200;
    unsigned int XAPM_CORE_D_Y = 1000;
    
    device APM_CORE (symbol logsym) XAPM_CORE_U
        @[XAPM_CORE_U_X,XAPM_CORE_U_Y];
    device APM_CORE (symbol logsym) XAPM_CORE_D
        @[XAPM_CORE_D_X,XAPM_CORE_D_Y];
    
    //unsigned int PORT_LEFT = 10;
    
    map (
    <instance XAPM_CORE_U> => <instance XAPM_CORE_U of device APM(structure netlist)>, 
    <instance XAPM_CORE_D> => <instance XAPM_CORE_D of device APM(structure netlist)>   
    );
    
    //port TEST_SI1_0 @[PORT_LEFT,<pin TEST_SI1 of<instance XAPM_CORE_U>>#-];
    //port TEST_SI0_0 @[PORT_LEFT,<pin TEST_SI0 of<instance XAPM_CORE_U>>#-];
    //port TEST_RST1_N @[PORT_LEFT,<pin TEST_RST1_N of<instance XAPM_CORE_U>>#-];
    //port TEST_RST0_N_0 @[PORT_LEFT,<pin TEST_RST0_N of<instance XAPM_CORE_U>>#-];
    //port TEST_SE1_N @[PORT_LEFT,<pin TEST_SE1_N of<instance XAPM_CORE_U>>#-];
    //port TEST_SE0_N_0 @[PORT_LEFT,<pin TEST_SE0_N of<instance XAPM_CORE_U>>#-];
    //port TEST_MODE_N  @[PORT_LEFT,<pin TEST_MODE_N of<instance XAPM_CORE_U>>#-];
    //port TEST_CLK_0   @[PORT_LEFT,<pin TEST_CLK of<instance XAPM_CORE_U>>#-];
    //port CE_INCTRL_0  @[PORT_LEFT,<pin CE_INCTRL of<instance XAPM_CORE_U>>#-];
    //port RST_INCTRL_0 @[PORT_LEFT,<pin RST_INCTRL of<instance XAPM_CORE_U>>#-];
    //port X_0[0 ]      @[PORT_LEFT,<pin X[0 ] of<instance XAPM_CORE_U>>#-];  
    //port X_0[1 ]      @[PORT_LEFT,<pin X[1 ] of<instance XAPM_CORE_U>>#-];  
    //port X_0[2 ]      @[PORT_LEFT,<pin X[2 ] of<instance XAPM_CORE_U>>#-];  
    //port X_0[3 ]      @[PORT_LEFT,<pin X[3 ] of<instance XAPM_CORE_U>>#-];  
    //port X_0[4 ]      @[PORT_LEFT,<pin X[4 ] of<instance XAPM_CORE_U>>#-];  
    //port X_0[5 ]      @[PORT_LEFT,<pin X[5 ] of<instance XAPM_CORE_U>>#-];  
    //port X_0[6 ]      @[PORT_LEFT,<pin X[6 ] of<instance XAPM_CORE_U>>#-];  
    //port X_0[7 ]      @[PORT_LEFT,<pin X[7 ] of<instance XAPM_CORE_U>>#-];  
    //port X_0[8 ]      @[PORT_LEFT,<pin X[8 ] of<instance XAPM_CORE_U>>#-];  
    //port X_0[9 ]      @[PORT_LEFT,<pin X[9 ] of<instance XAPM_CORE_U>>#-];  
    //port X_0[10]      @[PORT_LEFT,<pin X[10] of<instance XAPM_CORE_U>>#-];  
    //port X_0[11]      @[PORT_LEFT,<pin X[11] of<instance XAPM_CORE_U>>#-];  
    //port X_0[12]      @[PORT_LEFT,<pin X[12] of<instance XAPM_CORE_U>>#-];  
    //port X_0[13]      @[PORT_LEFT,<pin X[13] of<instance XAPM_CORE_U>>#-];  
    //port X_0[14]      @[PORT_LEFT,<pin X[14] of<instance XAPM_CORE_U>>#-];  
    //port X_0[15]      @[PORT_LEFT,<pin X[15] of<instance XAPM_CORE_U>>#-];  
    //port X_0[16]      @[PORT_LEFT,<pin X[16] of<instance XAPM_CORE_U>>#-];  
    //port X_0[17]      @[PORT_LEFT,<pin X[17] of<instance XAPM_CORE_U>>#-];  
    //port X_0[18]      @[PORT_LEFT,<pin X[18] of<instance XAPM_CORE_U>>#-];  
    //port X_0[19]      @[PORT_LEFT,<pin X[19] of<instance XAPM_CORE_U>>#-];  
    //port X_0[20]      @[PORT_LEFT,<pin X[20] of<instance XAPM_CORE_U>>#-];  
    //port X_0[21]      @[PORT_LEFT,<pin X[21] of<instance XAPM_CORE_U>>#-];  
    //port X_0[22]      @[PORT_LEFT,<pin X[22] of<instance XAPM_CORE_U>>#-];  
    //port X_0[23]      @[PORT_LEFT,<pin X[23] of<instance XAPM_CORE_U>>#-];  
    //port X_0[24]      @[PORT_LEFT,<pin X[24] of<instance XAPM_CORE_U>>#-];  
    //port X_0[25]      @[PORT_LEFT,<pin X[25] of<instance XAPM_CORE_U>>#-];  
    //port X_0[26]      @[PORT_LEFT,<pin X[26] of<instance XAPM_CORE_U>>#-];  
    //port X_0[27]      @[PORT_LEFT,<pin X[27] of<instance XAPM_CORE_U>>#-];  
    //port X_0[28]      @[PORT_LEFT,<pin X[28] of<instance XAPM_CORE_U>>#-];  
    //port X_0[29]      @[PORT_LEFT,<pin X[29] of<instance XAPM_CORE_U>>#-];   
    //
    //port H_0[0 ]       @[PORT_LEFT,<pin H[0 ] of<instance XAPM_CORE_U>>#-];
    //port H_0[1 ]       @[PORT_LEFT,<pin H[1 ] of<instance XAPM_CORE_U>>#-];
    //port H_0[2 ]       @[PORT_LEFT,<pin H[2 ] of<instance XAPM_CORE_U>>#-];
    //port H_0[3 ]       @[PORT_LEFT,<pin H[3 ] of<instance XAPM_CORE_U>>#-];
    //port H_0[4 ]       @[PORT_LEFT,<pin H[4 ] of<instance XAPM_CORE_U>>#-];
    //port H_0[5 ]       @[PORT_LEFT,<pin H[5 ] of<instance XAPM_CORE_U>>#-];
    //port H_0[6 ]       @[PORT_LEFT,<pin H[6 ] of<instance XAPM_CORE_U>>#-];
    //port H_0[7 ]       @[PORT_LEFT,<pin H[7 ] of<instance XAPM_CORE_U>>#-];
    //port H_0[8 ]       @[PORT_LEFT,<pin H[8 ] of<instance XAPM_CORE_U>>#-];
    //port H_0[9 ]       @[PORT_LEFT,<pin H[9 ] of<instance XAPM_CORE_U>>#-];
    //port H_0[10]       @[PORT_LEFT,<pin H[10] of<instance XAPM_CORE_U>>#-];
    //port H_0[11]       @[PORT_LEFT,<pin H[11] of<instance XAPM_CORE_U>>#-];
    //port H_0[12]       @[PORT_LEFT,<pin H[12] of<instance XAPM_CORE_U>>#-];
    //port H_0[13]       @[PORT_LEFT,<pin H[13] of<instance XAPM_CORE_U>>#-];
    //port H_0[14]       @[PORT_LEFT,<pin H[14] of<instance XAPM_CORE_U>>#-];
    //port H_0[15]       @[PORT_LEFT,<pin H[15] of<instance XAPM_CORE_U>>#-];
    //port H_0[16]       @[PORT_LEFT,<pin H[16] of<instance XAPM_CORE_U>>#-];
    //port H_0[17]       @[PORT_LEFT,<pin H[17] of<instance XAPM_CORE_U>>#-];
    //port H_0[18]       @[PORT_LEFT,<pin H[18] of<instance XAPM_CORE_U>>#-];
    //port H_0[19]       @[PORT_LEFT,<pin H[19] of<instance XAPM_CORE_U>>#-];
    //port H_0[20]       @[PORT_LEFT,<pin H[20] of<instance XAPM_CORE_U>>#-];
    //port H_0[21]       @[PORT_LEFT,<pin H[21] of<instance XAPM_CORE_U>>#-];
    //port H_0[22]       @[PORT_LEFT,<pin H[22] of<instance XAPM_CORE_U>>#-];
    //port H_0[23]       @[PORT_LEFT,<pin H[23] of<instance XAPM_CORE_U>>#-];
    //port H_0[24]       @[PORT_LEFT,<pin H[24] of<instance XAPM_CORE_U>>#-];
    //
    //port Y_0[0 ]       @[PORT_LEFT,<pin Y[0 ] of<instance XAPM_CORE_U>>#-];
    //port Y_0[1 ]       @[PORT_LEFT,<pin Y[1 ] of<instance XAPM_CORE_U>>#-];
    //port Y_0[2 ]       @[PORT_LEFT,<pin Y[2 ] of<instance XAPM_CORE_U>>#-];
    //port Y_0[3 ]       @[PORT_LEFT,<pin Y[3 ] of<instance XAPM_CORE_U>>#-];
    //port Y_0[4 ]       @[PORT_LEFT,<pin Y[4 ] of<instance XAPM_CORE_U>>#-];
    //port Y_0[5 ]       @[PORT_LEFT,<pin Y[5 ] of<instance XAPM_CORE_U>>#-];
    //port Y_0[6 ]       @[PORT_LEFT,<pin Y[6 ] of<instance XAPM_CORE_U>>#-];
    //port Y_0[7 ]       @[PORT_LEFT,<pin Y[7 ] of<instance XAPM_CORE_U>>#-];
    //port Y_0[8 ]       @[PORT_LEFT,<pin Y[8 ] of<instance XAPM_CORE_U>>#-];
    //port Y_0[9 ]       @[PORT_LEFT,<pin Y[9 ] of<instance XAPM_CORE_U>>#-];
    //port Y_0[10]       @[PORT_LEFT,<pin Y[10] of<instance XAPM_CORE_U>>#-];
    //port Y_0[11]       @[PORT_LEFT,<pin Y[11] of<instance XAPM_CORE_U>>#-];
    //port Y_0[12]       @[PORT_LEFT,<pin Y[12] of<instance XAPM_CORE_U>>#-];
    //port Y_0[13]       @[PORT_LEFT,<pin Y[13] of<instance XAPM_CORE_U>>#-];
    //port Y_0[14]       @[PORT_LEFT,<pin Y[14] of<instance XAPM_CORE_U>>#-];
    //port Y_0[15]       @[PORT_LEFT,<pin Y[15] of<instance XAPM_CORE_U>>#-];
    //port Y_0[16]       @[PORT_LEFT,<pin Y[16] of<instance XAPM_CORE_U>>#-];
    //port Y_0[17]       @[PORT_LEFT,<pin Y[17] of<instance XAPM_CORE_U>>#-];
    //
    //port Z_0[0 ]      @[PORT_LEFT,<pin Z[0 ] of<instance XAPM_CORE_U>>#-];  
    //port Z_0[1 ]      @[PORT_LEFT,<pin Z[1 ] of<instance XAPM_CORE_U>>#-];  
    //port Z_0[2 ]      @[PORT_LEFT,<pin Z[2 ] of<instance XAPM_CORE_U>>#-];  
    //port Z_0[3 ]      @[PORT_LEFT,<pin Z[3 ] of<instance XAPM_CORE_U>>#-];  
    //port Z_0[4 ]      @[PORT_LEFT,<pin Z[4 ] of<instance XAPM_CORE_U>>#-];  
    //port Z_0[5 ]      @[PORT_LEFT,<pin Z[5 ] of<instance XAPM_CORE_U>>#-];  
    //port Z_0[6 ]      @[PORT_LEFT,<pin Z[6 ] of<instance XAPM_CORE_U>>#-];  
    //port Z_0[7 ]      @[PORT_LEFT,<pin Z[7 ] of<instance XAPM_CORE_U>>#-];  
    //port Z_0[8 ]      @[PORT_LEFT,<pin Z[8 ] of<instance XAPM_CORE_U>>#-];  
    //port Z_0[9 ]      @[PORT_LEFT,<pin Z[9 ] of<instance XAPM_CORE_U>>#-];  
    //port Z_0[10]      @[PORT_LEFT,<pin Z[10] of<instance XAPM_CORE_U>>#-];  
    //port Z_0[11]      @[PORT_LEFT,<pin Z[11] of<instance XAPM_CORE_U>>#-];  
    //port Z_0[12]      @[PORT_LEFT,<pin Z[12] of<instance XAPM_CORE_U>>#-];  
    //port Z_0[13]      @[PORT_LEFT,<pin Z[13] of<instance XAPM_CORE_U>>#-];  
    //port Z_0[14]      @[PORT_LEFT,<pin Z[14] of<instance XAPM_CORE_U>>#-];  
    //port Z_0[15]      @[PORT_LEFT,<pin Z[15] of<instance XAPM_CORE_U>>#-];  
    //port Z_0[16]      @[PORT_LEFT,<pin Z[16] of<instance XAPM_CORE_U>>#-];  
    //port Z_0[17]      @[PORT_LEFT,<pin Z[17] of<instance XAPM_CORE_U>>#-];  
    //port Z_0[18]      @[PORT_LEFT,<pin Z[18] of<instance XAPM_CORE_U>>#-];  
    //port Z_0[19]      @[PORT_LEFT,<pin Z[19] of<instance XAPM_CORE_U>>#-];  
    //port Z_0[20]      @[PORT_LEFT,<pin Z[20] of<instance XAPM_CORE_U>>#-];  
    //port Z_0[21]      @[PORT_LEFT,<pin Z[21] of<instance XAPM_CORE_U>>#-];  
    //port Z_0[22]      @[PORT_LEFT,<pin Z[22] of<instance XAPM_CORE_U>>#-];  
    //port Z_0[23]      @[PORT_LEFT,<pin Z[23] of<instance XAPM_CORE_U>>#-];  
    //port Z_0[24]      @[PORT_LEFT,<pin Z[24] of<instance XAPM_CORE_U>>#-];  
    //port Z_0[25]      @[PORT_LEFT,<pin Z[25] of<instance XAPM_CORE_U>>#-];  
    //port Z_0[26]      @[PORT_LEFT,<pin Z[26] of<instance XAPM_CORE_U>>#-];  
    //port Z_0[27]      @[PORT_LEFT,<pin Z[27] of<instance XAPM_CORE_U>>#-];  
    //port Z_0[28]      @[PORT_LEFT,<pin Z[28] of<instance XAPM_CORE_U>>#-];  
    //port Z_0[29]      @[PORT_LEFT,<pin Z[29] of<instance XAPM_CORE_U>>#-];
    //port Z_0[30]      @[PORT_LEFT,<pin Z[30] of<instance XAPM_CORE_U>>#-];
    //port Z_0[31]      @[PORT_LEFT,<pin Z[31] of<instance XAPM_CORE_U>>#-];
    //port Z_0[32]      @[PORT_LEFT,<pin Z[32] of<instance XAPM_CORE_U>>#-];
    //port Z_0[33]      @[PORT_LEFT,<pin Z[33] of<instance XAPM_CORE_U>>#-];
    //port Z_0[34]      @[PORT_LEFT,<pin Z[34] of<instance XAPM_CORE_U>>#-];
    //port Z_0[35]      @[PORT_LEFT,<pin Z[35] of<instance XAPM_CORE_U>>#-];
    //port Z_0[36]      @[PORT_LEFT,<pin Z[36] of<instance XAPM_CORE_U>>#-];
    //port Z_0[37]      @[PORT_LEFT,<pin Z[37] of<instance XAPM_CORE_U>>#-];
    //port Z_0[38]      @[PORT_LEFT,<pin Z[38] of<instance XAPM_CORE_U>>#-];
    //port Z_0[39]      @[PORT_LEFT,<pin Z[39] of<instance XAPM_CORE_U>>#-];
    //port Z_0[40]      @[PORT_LEFT,<pin Z[40] of<instance XAPM_CORE_U>>#-];
    //port Z_0[41]      @[PORT_LEFT,<pin Z[41] of<instance XAPM_CORE_U>>#-];
    //port Z_0[42]      @[PORT_LEFT,<pin Z[42] of<instance XAPM_CORE_U>>#-];
    //port Z_0[43]      @[PORT_LEFT,<pin Z[43] of<instance XAPM_CORE_U>>#-];
    //port Z_0[44]      @[PORT_LEFT,<pin Z[44] of<instance XAPM_CORE_U>>#-];
    //port Z_0[45]      @[PORT_LEFT,<pin Z[45] of<instance XAPM_CORE_U>>#-];
    //port Z_0[46]      @[PORT_LEFT,<pin Z[46] of<instance XAPM_CORE_U>>#-];
    //port Z_0[47]      @[PORT_LEFT,<pin Z[47] of<instance XAPM_CORE_U>>#-];
    //
    //port MODEY_0[0 ]      @[PORT_LEFT,<pin MODEY[0 ] of<instance XAPM_CORE_U>>#-];  
    //port MODEY_0[1 ]      @[PORT_LEFT,<pin MODEY[1 ] of<instance XAPM_CORE_U>>#-];  
    //port MODEY_0[2 ]      @[PORT_LEFT,<pin MODEY[2 ] of<instance XAPM_CORE_U>>#-];
    //
    //port MODEZ_0[0 ]      @[PORT_LEFT,<pin MODEZ[0 ] of<instance XAPM_CORE_U>>#-];  
    //port MODEZ_0[1 ]      @[PORT_LEFT,<pin MODEZ[1 ] of<instance XAPM_CORE_U>>#-];  
    //port MODEZ_0[2 ]      @[PORT_LEFT,<pin MODEZ[2 ] of<instance XAPM_CORE_U>>#-];
    //port MODEZ_0[3 ]      @[PORT_LEFT,<pin MODEZ[3 ] of<instance XAPM_CORE_U>>#-];
    //
    //port INCTRL_0[0 ]      @[PORT_LEFT,<pin INCTRL[0 ] of<instance XAPM_CORE_U>>#-];  
    //port INCTRL_0[1 ]      @[PORT_LEFT,<pin INCTRL[1 ] of<instance XAPM_CORE_U>>#-];  
    //port INCTRL_0[2 ]      @[PORT_LEFT,<pin INCTRL[2 ] of<instance XAPM_CORE_U>>#-];
    //port INCTRL_0[3 ]      @[PORT_LEFT,<pin INCTRL[3 ] of<instance XAPM_CORE_U>>#-];
    //
    ////line from port
    //line lnTEST_SI1_0
    //    <port TEST_SI1_0> -> <pin TEST_SI1 of<instance XAPM_CORE_U>>;
    //line lnTEST_SI0_0
    //    <port TEST_SI0_0> -> <pin TEST_SI0 of<instance XAPM_CORE_U>>;
    //line lnTEST_RST1_N
    //    <port TEST_RST1_N> -> <pin TEST_RST1_N of<instance XAPM_CORE_U>>;
    //line lnTEST_RST0_N_0
    //    <port TEST_RST0_N_0> -> <pin TEST_RST0_N of<instance XAPM_CORE_U>>;
    //line lnTEST_SE1_N
    //    <port TEST_SE1_N> -> <pin TEST_SE1_N of<instance XAPM_CORE_U>>;
    //line lnTEST_SE0_N_0
    //    <port TEST_SE0_N_0> -> <pin TEST_SE0_N of<instance XAPM_CORE_U>>;
    //line lnTEST_MODE_N
    //    <port TEST_MODE_N> -> <pin TEST_MODE_N of<instance XAPM_CORE_U>>;
    //line lnTEST_CLK_0
    //    <port TEST_CLK_0> -> <pin TEST_CLK of<instance XAPM_CORE_U>>;
    //line lnCE_INCTRL_0
    //    <port CE_INCTRL_0> -> <pin CE_INCTRL of<instance XAPM_CORE_U>>;
    //line lnRST_INCTRL_0
    //    <port RST_INCTRL_0> -> <pin RST_INCTRL of<instance XAPM_CORE_U>>;
    //
    //line lnX_00
    //    <port X_0[0]> -> <pin X[0] of<instance XAPM_CORE_U>>;
    //line lnX_01
    //    <port X_0[1]> -> <pin X[1] of<instance XAPM_CORE_U>>;
    //line lnX_02
    //    <port X_0[2]> -> <pin X[2] of<instance XAPM_CORE_U>>;
    //line lnX_03
    //    <port X_0[3]> -> <pin X[3] of<instance XAPM_CORE_U>>;
    //line lnX_04
    //    <port X_0[4]> -> <pin X[4] of<instance XAPM_CORE_U>>;
    //line lnX_05
    //    <port X_0[5]> -> <pin X[5] of<instance XAPM_CORE_U>>;
    //line lnX_06
    //    <port X_0[6]> -> <pin X[6] of<instance XAPM_CORE_U>>;
    //line lnX_07
    //    <port X_0[7]> -> <pin X[7] of<instance XAPM_CORE_U>>;
    //line lnX_08
    //    <port X_0[8]> -> <pin X[8] of<instance XAPM_CORE_U>>;
    //line lnX_09
    //    <port X_0[9]> -> <pin X[9] of<instance XAPM_CORE_U>>;
    //line lnX_010
    //    <port X_0[10]> -> <pin X[10] of<instance XAPM_CORE_U>>;
    //line lnX_011
    //    <port X_0[11]> -> <pin X[11] of<instance XAPM_CORE_U>>;
    //line lnX_012
    //    <port X_0[12]> -> <pin X[12] of<instance XAPM_CORE_U>>;
    //line lnX_013
    //    <port X_0[13]> -> <pin X[13] of<instance XAPM_CORE_U>>;
    //line lnX_014
    //    <port X_0[14]> -> <pin X[14] of<instance XAPM_CORE_U>>;
    //line lnX_015
    //    <port X_0[15]> -> <pin X[15] of<instance XAPM_CORE_U>>;
    //line lnX_016
    //    <port X_0[16]> -> <pin X[16] of<instance XAPM_CORE_U>>;
    //line lnX_017
    //    <port X_0[17]> -> <pin X[17] of<instance XAPM_CORE_U>>;
    //line lnX_018
    //    <port X_0[18]> -> <pin X[18] of<instance XAPM_CORE_U>>;
    //line lnX_019
    //    <port X_0[19]> -> <pin X[19] of<instance XAPM_CORE_U>>;
    //line lnX_020
    //    <port X_0[20]> -> <pin X[20] of<instance XAPM_CORE_U>>;
    //line lnX_021
    //    <port X_0[21]> -> <pin X[21] of<instance XAPM_CORE_U>>;
    //line lnX_022
    //    <port X_0[22]> -> <pin X[22] of<instance XAPM_CORE_U>>;
    //line lnX_023
    //    <port X_0[23]> -> <pin X[23] of<instance XAPM_CORE_U>>;
    //line lnX_024
    //    <port X_0[24]> -> <pin X[24] of<instance XAPM_CORE_U>>;
    //line lnX_025
    //    <port X_0[25]> -> <pin X[25] of<instance XAPM_CORE_U>>;
    //line lnX_026
    //    <port X_0[26]> -> <pin X[26] of<instance XAPM_CORE_U>>;
    //line lnX_027
    //    <port X_0[27]> -> <pin X[27] of<instance XAPM_CORE_U>>;
    //line lnX_028
    //    <port X_0[28]> -> <pin X[28] of<instance XAPM_CORE_U>>;
    //line lnX_029
    //    <port X_0[29]> -> <pin X[29] of<instance XAPM_CORE_U>>;
    //
    //line lnH_00
    //    <port H_0[0]> -> <pin H[0] of<instance XAPM_CORE_U>>;
    //line lnH_01                                
    //    <port H_0[1]> -> <pin H[1] of<instance XAPM_CORE_U>>;
    //line lnH_02                                
    //    <port H_0[2]> -> <pin H[2] of<instance XAPM_CORE_U>>;
    //line lnH_03                                
    //    <port H_0[3]> -> <pin H[3] of<instance XAPM_CORE_U>>;
    //line lnH_04                                
    //    <port H_0[4]> -> <pin H[4] of<instance XAPM_CORE_U>>;
    //line lnH_05                                
    //    <port H_0[5]> -> <pin H[5] of<instance XAPM_CORE_U>>;
    //line lnH_06                                
    //    <port H_0[6]> -> <pin H[6] of<instance XAPM_CORE_U>>;
    //line lnH_07                                
    //    <port H_0[7]> -> <pin H[7] of<instance XAPM_CORE_U>>;
    //line lnH_08                                
    //    <port H_0[8]> -> <pin H[8] of<instance XAPM_CORE_U>>;
    //line lnH_09                                
    //    <port H_0[9]> -> <pin H[9] of<instance XAPM_CORE_U>>;
    //line lnH_010
    //    <port H_0[10]> -> <pin H[10] of<instance XAPM_CORE_U>>;
    //line lnH_011                                 
    //    <port H_0[11]> -> <pin H[11] of<instance XAPM_CORE_U>>;
    //line lnH_012                                 
    //    <port H_0[12]> -> <pin H[12] of<instance XAPM_CORE_U>>;
    //line lnH_013                                 
    //    <port H_0[13]> -> <pin H[13] of<instance XAPM_CORE_U>>;
    //line lnH_014                                 
    //    <port H_0[14]> -> <pin H[14] of<instance XAPM_CORE_U>>;
    //line lnH_015                                 
    //    <port H_0[15]> -> <pin H[15] of<instance XAPM_CORE_U>>;
    //line lnH_016                                 
    //    <port H_0[16]> -> <pin H[16] of<instance XAPM_CORE_U>>;
    //line lnH_017                                 
    //    <port H_0[17]> -> <pin H[17] of<instance XAPM_CORE_U>>;
    //line lnH_018                                 
    //    <port H_0[18]> -> <pin H[18] of<instance XAPM_CORE_U>>;
    //line lnH_019                                 
    //    <port H_0[19]> -> <pin H[19] of<instance XAPM_CORE_U>>;
    //line lnH_020                                 
    //    <port H_0[20]> -> <pin H[20] of<instance XAPM_CORE_U>>;
    //line lnH_021                                 
    //    <port H_0[21]> -> <pin H[21] of<instance XAPM_CORE_U>>;
    //line lnH_022                                 
    //    <port H_0[22]> -> <pin H[22] of<instance XAPM_CORE_U>>;
    //line lnH_023                                 
    //    <port H_0[23]> -> <pin H[23] of<instance XAPM_CORE_U>>;
    //line lnH_024                                 
    //    <port H_0[24]> -> <pin H[24] of<instance XAPM_CORE_U>>; 
    //
    //line lnY_00
    //    <port Y_0[0]> -> <pin Y[0] of<instance XAPM_CORE_U>>;
    //line lnY_01                                
    //    <port Y_0[1]> -> <pin Y[1] of<instance XAPM_CORE_U>>;
    //line lnY_02                                
    //    <port Y_0[2]> -> <pin Y[2] of<instance XAPM_CORE_U>>;
    //line lnY_03                                
    //    <port Y_0[3]> -> <pin Y[3] of<instance XAPM_CORE_U>>;
    //line lnY_04                                
    //    <port Y_0[4]> -> <pin Y[4] of<instance XAPM_CORE_U>>;
    //line lnY_05                                
    //    <port Y_0[5]> -> <pin Y[5] of<instance XAPM_CORE_U>>;
    //line lnY_06                                
    //    <port Y_0[6]> -> <pin Y[6] of<instance XAPM_CORE_U>>;
    //line lnY_07                                
    //    <port Y_0[7]> -> <pin Y[7] of<instance XAPM_CORE_U>>;
    //line lnY_08                                
    //    <port Y_0[8]> -> <pin Y[8] of<instance XAPM_CORE_U>>;
    //line lnY_09                                
    //    <port Y_0[9]> -> <pin Y[9] of<instance XAPM_CORE_U>>;
    //line lnY_010
    //    <port Y_0[10]> -> <pin Y[10] of<instance XAPM_CORE_U>>;
    //line lnY_011                                 
    //    <port Y_0[11]> -> <pin Y[11] of<instance XAPM_CORE_U>>;
    //line lnY_012                                 
    //    <port Y_0[12]> -> <pin Y[12] of<instance XAPM_CORE_U>>;
    //line lnY_013                                 
    //    <port Y_0[13]> -> <pin Y[13] of<instance XAPM_CORE_U>>;
    //line lnY_014                                 
    //    <port Y_0[14]> -> <pin Y[14] of<instance XAPM_CORE_U>>;
    //line lnY_015                                 
    //    <port Y_0[15]> -> <pin Y[15] of<instance XAPM_CORE_U>>;
    //line lnY_016                                 
    //    <port Y_0[16]> -> <pin Y[16] of<instance XAPM_CORE_U>>;
    //line lnY_017                                 
    //    <port Y_0[17]> -> <pin Y[17] of<instance XAPM_CORE_U>>;  
    //
    //line lnZ_00
    //    <port Z_0[0]> -> <pin Z[0] of<instance XAPM_CORE_U>>;
    //line lnZ_01                                
    //    <port Z_0[1]> -> <pin Z[1] of<instance XAPM_CORE_U>>;
    //line lnZ_02                                
    //    <port Z_0[2]> -> <pin Z[2] of<instance XAPM_CORE_U>>;
    //line lnZ_03                                
    //    <port Z_0[3]> -> <pin Z[3] of<instance XAPM_CORE_U>>;
    //line lnZ_04                                
    //    <port Z_0[4]> -> <pin Z[4] of<instance XAPM_CORE_U>>;
    //line lnZ_05                                
    //    <port Z_0[5]> -> <pin Z[5] of<instance XAPM_CORE_U>>;
    //line lnZ_06                                
    //    <port Z_0[6]> -> <pin Z[6] of<instance XAPM_CORE_U>>;
    //line lnZ_07                                
    //    <port Z_0[7]> -> <pin Z[7] of<instance XAPM_CORE_U>>;
    //line lnZ_08                                
    //    <port Z_0[8]> -> <pin Z[8] of<instance XAPM_CORE_U>>;
    //line lnZ_09                                
    //    <port Z_0[9]> -> <pin Z[9] of<instance XAPM_CORE_U>>;
    //line lnZ_010
    //    <port Z_0[10]> -> <pin Z[10] of<instance XAPM_CORE_U>>;
    //line lnZ_011                                 
    //    <port Z_0[11]> -> <pin Z[11] of<instance XAPM_CORE_U>>;
    //line lnZ_012                                 
    //    <port Z_0[12]> -> <pin Z[12] of<instance XAPM_CORE_U>>;
    //line lnZ_013                                 
    //    <port Z_0[13]> -> <pin Z[13] of<instance XAPM_CORE_U>>;
    //line lnZ_014                                 
    //    <port Z_0[14]> -> <pin Z[14] of<instance XAPM_CORE_U>>;
    //line lnZ_015                                 
    //    <port Z_0[15]> -> <pin Z[15] of<instance XAPM_CORE_U>>;
    //line lnZ_016                                 
    //    <port Z_0[16]> -> <pin Z[16] of<instance XAPM_CORE_U>>;
    //line lnZ_017                                 
    //    <port Z_0[17]> -> <pin Z[17] of<instance XAPM_CORE_U>>;
    //line lnZ_018                                 
    //    <port Z_0[18]> -> <pin Z[18] of<instance XAPM_CORE_U>>;
    //line lnZ_019                                 
    //    <port Z_0[19]> -> <pin Z[19] of<instance XAPM_CORE_U>>;
    //line lnZ_020                                 
    //    <port Z_0[20]> -> <pin Z[20] of<instance XAPM_CORE_U>>;
    //line lnZ_021                                 
    //    <port Z_0[21]> -> <pin Z[21] of<instance XAPM_CORE_U>>;
    //line lnZ_022                                 
    //    <port Z_0[22]> -> <pin Z[22] of<instance XAPM_CORE_U>>;
    //line lnZ_023                                 
    //    <port Z_0[23]> -> <pin Z[23] of<instance XAPM_CORE_U>>;
    //line lnZ_024                                 
    //    <port Z_0[24]> -> <pin Z[24] of<instance XAPM_CORE_U>>;
    //line lnZ_025                                
    //    <port Z_0[25]> -> <pin Z[25] of<instance XAPM_CORE_U>>;
    //line lnZ_026                                
    //    <port Z_0[26]> -> <pin Z[26] of<instance XAPM_CORE_U>>;
    //line lnZ_027
    //    <port Z_0[27]> -> <pin Z[27] of<instance XAPM_CORE_U>>;
    //line lnZ_028                                 
    //    <port Z_0[28]> -> <pin Z[28] of<instance XAPM_CORE_U>>;
    //line lnZ_029                                 
    //    <port Z_0[29]> -> <pin Z[29] of<instance XAPM_CORE_U>>;
    //line lnZ_030                                 
    //    <port Z_0[30]> -> <pin Z[30] of<instance XAPM_CORE_U>>;
    //line lnZ_031                                 
    //    <port Z_0[31]> -> <pin Z[31] of<instance XAPM_CORE_U>>;
    //line lnZ_032                                 
    //    <port Z_0[32]> -> <pin Z[32] of<instance XAPM_CORE_U>>;
    //line lnZ_033                                 
    //    <port Z_0[33]> -> <pin Z[33] of<instance XAPM_CORE_U>>;
    //line lnZ_034                                 
    //    <port Z_0[34]> -> <pin Z[34] of<instance XAPM_CORE_U>>;
    //line lnZ_035                                 
    //    <port Z_0[35]> -> <pin Z[35] of<instance XAPM_CORE_U>>;
    //line lnZ_036                                 
    //    <port Z_0[36]> -> <pin Z[36] of<instance XAPM_CORE_U>>;
    //line lnZ_037                                 
    //    <port Z_0[37]> -> <pin Z[37] of<instance XAPM_CORE_U>>;
    //line lnZ_038                                 
    //    <port Z_0[38]> -> <pin Z[38] of<instance XAPM_CORE_U>>;
    //line lnZ_039                                 
    //    <port Z_0[39]> -> <pin Z[39] of<instance XAPM_CORE_U>>;
    //line lnZ_040                                 
    //    <port Z_0[40]> -> <pin Z[40] of<instance XAPM_CORE_U>>;
    //line lnZ_041                                 
    //    <port Z_0[41]> -> <pin Z[41] of<instance XAPM_CORE_U>>;
    //line lnZ_042                                 
    //    <port Z_0[42]> -> <pin Z[42] of<instance XAPM_CORE_U>>;        
    //line lnZ_043                                 
    //    <port Z_0[43]> -> <pin Z[43] of<instance XAPM_CORE_U>>;
    //line lnZ_044                                 
    //    <port Z_0[44]> -> <pin Z[44] of<instance XAPM_CORE_U>>;
    //line lnZ_045                                 
    //    <port Z_0[45]> -> <pin Z[45] of<instance XAPM_CORE_U>>;        
    //line lnZ_046                                 
    //    <port Z_0[46]> -> <pin Z[46] of<instance XAPM_CORE_U>>;  
    //line lnZ_047                                 
    //    <port Z_0[47]> -> <pin Z[47] of<instance XAPM_CORE_U>>;  
    //
    //line lnMODEY_00
    //    <port MODEY_0[0]> -> <pin MODEY[0] of<instance XAPM_CORE_U>>;
    //line lnMODEY_01                                
    //    <port MODEY_0[1]> -> <pin MODEY[1] of<instance XAPM_CORE_U>>;
    //line lnMODEY_02                                
    //    <port MODEY_0[2]> -> <pin MODEY[2] of<instance XAPM_CORE_U>>;
    //
    //line lnMODEZ_00
    //    <port MODEZ_0[0]> -> <pin MODEZ[0] of<instance XAPM_CORE_U>>;
    //line lnMODEZ_01                                
    //    <port MODEZ_0[1]> -> <pin MODEZ[1] of<instance XAPM_CORE_U>>;
    //line lnMODEZ_02                                
    //    <port MODEZ_0[2]> -> <pin MODEZ[2] of<instance XAPM_CORE_U>>;
    //line lnMODEZ_03                                
    //    <port MODEZ_0[3]> -> <pin MODEZ[3] of<instance XAPM_CORE_U>>;
    //map(
    //    <line lnTEST_SI1_0> => <wire ntTEST_SI1_0 of device APM (structure netlist)>,
    //    <line lnTEST_SI0_0> => <wire ntTEST_SI0_0 of device APM (structure netlist)>,
    //    <line lnTEST_RST1_N> => <wire ntTEST_RST1_N of device APM (structure netlist)>,
    //    <line lnTEST_RST0_N_0> => <wire ntTEST_RST0_N_0 of device APM(structure netlist)>,        
    //    <line lnTEST_SE1_N> => <wire ntTEST_SE1_N of device APM(structure netlist)>,
    //    <line lnTEST_SE0_N_0> => <wire ntTEST_SE0_N_0 of device APM(structure netlist)>,
    //    <line lnTEST_MODE_N> => <wire ntTEST_MODE_N of device APM(structure netlist)>,
    //    <line lnTEST_CLK_0> => <wire ntTEST_CLK_0 of device APM(structure netlist)>,
    //    <line lnCE_INCTRL_0> => <wire ntCE_INCTRL_0 of device APM(structure netlist)>,
    //    <line lnRST_INCTRL_0> => <wire ntRST_INCTRL_0 of device APM(structure netlist)>,
    //    
    //    <line lnX_00 > => <wire ntX_0[0 ] of device APM(structure netlist)>,
    //    <line lnX_01 > => <wire ntX_0[1 ] of device APM(structure netlist)>,
    //    <line lnX_02 > => <wire ntX_0[2 ] of device APM(structure netlist)>,
    //    <line lnX_03 > => <wire ntX_0[3 ] of device APM(structure netlist)>,
    //    <line lnX_04 > => <wire ntX_0[4 ] of device APM(structure netlist)>,
    //    <line lnX_05 > => <wire ntX_0[5 ] of device APM(structure netlist)>,
    //    <line lnX_06 > => <wire ntX_0[6 ] of device APM(structure netlist)>,
    //    <line lnX_07 > => <wire ntX_0[7 ] of device APM(structure netlist)>,
    //    <line lnX_08 > => <wire ntX_0[8 ] of device APM(structure netlist)>,
    //    <line lnX_09 > => <wire ntX_0[9 ] of device APM(structure netlist)>,
    //    <line lnX_010> => <wire ntX_0[10] of device APM(structure netlist)>,
    //    <line lnX_011> => <wire ntX_0[11] of device APM(structure netlist)>,
    //    <line lnX_012> => <wire ntX_0[12] of device APM(structure netlist)>,
    //    <line lnX_013> => <wire ntX_0[13] of device APM(structure netlist)>,
    //    <line lnX_014> => <wire ntX_0[14] of device APM(structure netlist)>,
    //    <line lnX_015> => <wire ntX_0[15] of device APM(structure netlist)>,
    //    <line lnX_016> => <wire ntX_0[16] of device APM(structure netlist)>,
    //    <line lnX_017> => <wire ntX_0[17] of device APM(structure netlist)>,
    //    <line lnX_018> => <wire ntX_0[18] of device APM(structure netlist)>,
    //    <line lnX_019> => <wire ntX_0[19] of device APM(structure netlist)>,
    //    <line lnX_020> => <wire ntX_0[20] of device APM(structure netlist)>,
    //    <line lnX_021> => <wire ntX_0[21] of device APM(structure netlist)>,
    //    <line lnX_022> => <wire ntX_0[22] of device APM(structure netlist)>,
    //    <line lnX_023> => <wire ntX_0[23] of device APM(structure netlist)>,
    //    <line lnX_024> => <wire ntX_0[24] of device APM(structure netlist)>,
    //    <line lnX_025> => <wire ntX_0[25] of device APM(structure netlist)>,
    //    <line lnX_026> => <wire ntX_0[26] of device APM(structure netlist)>,
    //    <line lnX_027> => <wire ntX_0[27] of device APM(structure netlist)>,
    //    <line lnX_028> => <wire ntX_0[28] of device APM(structure netlist)>,
    //    <line lnX_029> => <wire ntX_0[29] of device APM(structure netlist)>,
    //    
    //    <line lnH_00 > => <wire ntH_0[0 ] of device APM(structure netlist)>,
    //    <line lnH_01 > => <wire ntH_0[1 ] of device APM(structure netlist)>,
    //    <line lnH_02 > => <wire ntH_0[2 ] of device APM(structure netlist)>,
    //    <line lnH_03 > => <wire ntH_0[3 ] of device APM(structure netlist)>,
    //    <line lnH_04 > => <wire ntH_0[4 ] of device APM(structure netlist)>,
    //    <line lnH_05 > => <wire ntH_0[5 ] of device APM(structure netlist)>,
    //    <line lnH_06 > => <wire ntH_0[6 ] of device APM(structure netlist)>,
    //    <line lnH_07 > => <wire ntH_0[7 ] of device APM(structure netlist)>,
    //    <line lnH_08 > => <wire ntH_0[8 ] of device APM(structure netlist)>,
    //    <line lnH_09 > => <wire ntH_0[9 ] of device APM(structure netlist)>,
    //    <line lnH_010> => <wire ntH_0[10] of device APM(structure netlist)>,
    //    <line lnH_011> => <wire ntH_0[11] of device APM(structure netlist)>,
    //    <line lnH_012> => <wire ntH_0[12] of device APM(structure netlist)>,
    //    <line lnH_013> => <wire ntH_0[13] of device APM(structure netlist)>,
    //    <line lnH_014> => <wire ntH_0[14] of device APM(structure netlist)>,
    //    <line lnH_015> => <wire ntH_0[15] of device APM(structure netlist)>,
    //    <line lnH_016> => <wire ntH_0[16] of device APM(structure netlist)>,
    //    <line lnH_017> => <wire ntH_0[17] of device APM(structure netlist)>,
    //    <line lnH_018> => <wire ntH_0[18] of device APM(structure netlist)>,
    //    <line lnH_019> => <wire ntH_0[19] of device APM(structure netlist)>,
    //    <line lnH_020> => <wire ntH_0[20] of device APM(structure netlist)>,
    //    <line lnH_021> => <wire ntH_0[21] of device APM(structure netlist)>,
    //    <line lnH_022> => <wire ntH_0[22] of device APM(structure netlist)>,
    //    <line lnH_023> => <wire ntH_0[23] of device APM(structure netlist)>,
    //    <line lnH_024> => <wire ntH_0[24] of device APM(structure netlist)>,
    //    
    //    <line lnY_00 > => <wire ntY_0[0 ] of device APM(structure netlist)>,
    //    <line lnY_01 > => <wire ntY_0[1 ] of device APM(structure netlist)>,
    //    <line lnY_02 > => <wire ntY_0[2 ] of device APM(structure netlist)>,
    //    <line lnY_03 > => <wire ntY_0[3 ] of device APM(structure netlist)>,
    //    <line lnY_04 > => <wire ntY_0[4 ] of device APM(structure netlist)>,
    //    <line lnY_05 > => <wire ntY_0[5 ] of device APM(structure netlist)>,
    //    <line lnY_06 > => <wire ntY_0[6 ] of device APM(structure netlist)>,
    //    <line lnY_07 > => <wire ntY_0[7 ] of device APM(structure netlist)>,
    //    <line lnY_08 > => <wire ntY_0[8 ] of device APM(structure netlist)>,
    //    <line lnY_09 > => <wire ntY_0[9 ] of device APM(structure netlist)>,
    //    <line lnY_010> => <wire ntY_0[10] of device APM(structure netlist)>,
    //    <line lnY_011> => <wire ntY_0[11] of device APM(structure netlist)>,
    //    <line lnY_012> => <wire ntY_0[12] of device APM(structure netlist)>,
    //    <line lnY_013> => <wire ntY_0[13] of device APM(structure netlist)>,
    //    <line lnY_014> => <wire ntY_0[14] of device APM(structure netlist)>,
    //    <line lnY_015> => <wire ntY_0[15] of device APM(structure netlist)>,
    //    <line lnY_016> => <wire ntY_0[16] of device APM(structure netlist)>,
    //    <line lnY_017> => <wire ntY_0[17] of device APM(structure netlist)>,
    //
    //    <line lnZ_00 > => <wire ntZ_0[0 ] of device APM(structure netlist)>,
    //    <line lnZ_01 > => <wire ntZ_0[1 ] of device APM(structure netlist)>,
    //    <line lnZ_02 > => <wire ntZ_0[2 ] of device APM(structure netlist)>,
    //    <line lnZ_03 > => <wire ntZ_0[3 ] of device APM(structure netlist)>,
    //    <line lnZ_04 > => <wire ntZ_0[4 ] of device APM(structure netlist)>,
    //    <line lnZ_05 > => <wire ntZ_0[5 ] of device APM(structure netlist)>,
    //    <line lnZ_06 > => <wire ntZ_0[6 ] of device APM(structure netlist)>,
    //    <line lnZ_07 > => <wire ntZ_0[7 ] of device APM(structure netlist)>,
    //    <line lnZ_08 > => <wire ntZ_0[8 ] of device APM(structure netlist)>,
    //    <line lnZ_09 > => <wire ntZ_0[9 ] of device APM(structure netlist)>,
    //    <line lnZ_010> => <wire ntZ_0[10] of device APM(structure netlist)>,
    //    <line lnZ_011> => <wire ntZ_0[11] of device APM(structure netlist)>,
    //    <line lnZ_012> => <wire ntZ_0[12] of device APM(structure netlist)>,
    //    <line lnZ_013> => <wire ntZ_0[13] of device APM(structure netlist)>,
    //    <line lnZ_014> => <wire ntZ_0[14] of device APM(structure netlist)>,
    //    <line lnZ_015> => <wire ntZ_0[15] of device APM(structure netlist)>,
    //    <line lnZ_016> => <wire ntZ_0[16] of device APM(structure netlist)>,
    //    <line lnZ_017> => <wire ntZ_0[17] of device APM(structure netlist)>,
    //    <line lnZ_018> => <wire ntZ_0[18] of device APM(structure netlist)>,
    //    <line lnZ_019> => <wire ntZ_0[19] of device APM(structure netlist)>,
    //    <line lnZ_020> => <wire ntZ_0[20] of device APM(structure netlist)>,
    //    <line lnZ_021> => <wire ntZ_0[21] of device APM(structure netlist)>,
    //    <line lnZ_022> => <wire ntZ_0[22] of device APM(structure netlist)>,
    //    <line lnZ_023> => <wire ntZ_0[23] of device APM(structure netlist)>,
    //    <line lnZ_024> => <wire ntZ_0[24] of device APM(structure netlist)>,
    //    <line lnZ_025> => <wire ntZ_0[25] of device APM(structure netlist)>,
    //    <line lnZ_026> => <wire ntZ_0[26] of device APM(structure netlist)>,
    //    <line lnZ_027> => <wire ntZ_0[27] of device APM(structure netlist)>,
    //    <line lnZ_028> => <wire ntZ_0[28] of device APM(structure netlist)>,
    //    <line lnZ_029> => <wire ntZ_0[29] of device APM(structure netlist)>,
    //    <line lnZ_030> => <wire ntZ_0[30] of device APM(structure netlist)>,
    //    <line lnZ_031> => <wire ntZ_0[31] of device APM(structure netlist)>,
    //    <line lnZ_032> => <wire ntZ_0[32] of device APM(structure netlist)>,
    //    <line lnZ_033> => <wire ntZ_0[33] of device APM(structure netlist)>,
    //    <line lnZ_034> => <wire ntZ_0[34] of device APM(structure netlist)>,
    //    <line lnZ_035> => <wire ntZ_0[35] of device APM(structure netlist)>,
    //    <line lnZ_036> => <wire ntZ_0[36] of device APM(structure netlist)>,
    //    <line lnZ_037> => <wire ntZ_0[37] of device APM(structure netlist)>,
    //    <line lnZ_038> => <wire ntZ_0[38] of device APM(structure netlist)>,
    //    <line lnZ_039> => <wire ntZ_0[39] of device APM(structure netlist)>,
    //    <line lnZ_040> => <wire ntZ_0[40] of device APM(structure netlist)>,
    //    <line lnZ_041> => <wire ntZ_0[41] of device APM(structure netlist)>,
    //    <line lnZ_042> => <wire ntZ_0[42] of device APM(structure netlist)>,
    //    <line lnZ_043> => <wire ntZ_0[43] of device APM(structure netlist)>,
    //    <line lnZ_044> => <wire ntZ_0[44] of device APM(structure netlist)>,
    //    <line lnZ_045> => <wire ntZ_0[45] of device APM(structure netlist)>,
    //    <line lnZ_046> => <wire ntZ_0[46] of device APM(structure netlist)>,
    //    <line lnZ_047> => <wire ntZ_0[47] of device APM(structure netlist)>,
    //    
    //    <line lnMODEY_00 > => <wire ntMODEY_0[0 ] of device APM(structure netlist)>,
    //    <line lnMODEY_01 > => <wire ntMODEY_0[1 ] of device APM(structure netlist)>,
    //    <line lnMODEY_02 > => <wire ntMODEY_0[2 ] of device APM(structure netlist)>,
    //    
    //    <line lnMODEZ_00 > => <wire ntMODEZ_0[0 ] of device APM(structure netlist)>,
    //    <line lnMODEZ_01 > => <wire ntMODEZ_0[1 ] of device APM(structure netlist)>,
    //    <line lnMODEZ_02 > => <wire ntMODEZ_0[2 ] of device APM(structure netlist)>,
    //    <line lnMODEZ_03 > => <wire ntMODEZ_0[3 ] of device APM(structure netlist)>
    //);

}; // end of symbol fpsym of APM

/*******************************************************************************

  Device    [APM]

  Author    [xuyongji]

  Abstract  [The floorplan view for APM. This schematic view is solely used in
             floorplan editor]

  Revision History:

********************************************************************************/
floorplan
schematic floorplan_view of APM // pragma PAP_ARC_SHOW_BOUNDING_BOX
{
    // The bounding box
    generate ( 140 # 300*5 );
    device APM_CORE ( symbol fpsym_u ) XAPM_CORE_U
        @[20,100];
        
    device APM_CORE ( symbol fpsym_d ) XAPM_CORE_D
        @[20, 800];              
                        

    map 
    (
        <instance XAPM_CORE_D>        => <instance XAPM_CORE_D       of device APM (structure fp_struct)> ,
        <instance XAPM_CORE_U>        => <instance XAPM_CORE_U       of device APM (structure fp_struct)>                      
    );
}; // end of schematic floorplan_view of APM

