--------------------------------------------------------------------------------
Release 10.1.03 Trace  (lin)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/10.1/ISE/bin/lin/unwrapped/trce -ise
/home/netfpga/ISEp_Packet_gen/Packet_gen/Packet_gen.ise -intstyle ise -v 3 -s 7
-xml nf2_top nf2_top.ncd -o nf2_top.twr nf2_top.pcf -ucf nf2_top.ucf

Design file:              nf2_top.ncd
Physical constraint file: nf2_top.pcf
Device,package,speed:     xc2vp50,ff1152,-7 (PRODUCTION 1.94 2008-07-25)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3377 - Intersecting Constraints found and resolved.  For more 
   information see the TSI report.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "rgmii_0_rxc_ibuf" MAXDELAY = 2.5 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.603ns.
--------------------------------------------------------------------------------
Slack:                  1.897ns rgmii_0_rxc_ibuf
Report:    0.603ns delay meets   2.500ns timing constraint by 1.897ns
From                              To                                Delay(ns)
H18.I                             DCM_X0Y1.CLKIN                        0.603  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "rgmii_1_rxc_ibuf" MAXDELAY = 2.5 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.466ns.
--------------------------------------------------------------------------------
Slack:                  2.034ns rgmii_1_rxc_ibuf
Report:    0.466ns delay meets   2.500ns timing constraint by 2.034ns
From                              To                                Delay(ns)
D18.I                             DCM_X1Y1.CLKIN                        0.466  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "rgmii_2_rxc_ibuf" MAXDELAY = 2.5 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.588ns.
--------------------------------------------------------------------------------
Slack:                  1.912ns rgmii_2_rxc_ibuf
Report:    0.588ns delay meets   2.500ns timing constraint by 1.912ns
From                              To                                Delay(ns)
AJ18.I                            DCM_X3Y0.CLKIN                        0.588  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "rgmii_3_rxc_ibuf" MAXDELAY = 2.5 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.603ns.
--------------------------------------------------------------------------------
Slack:                  1.897ns rgmii_3_rxc_ibuf
Report:    0.603ns delay meets   2.500ns timing constraint by 1.897ns
From                              To                                Delay(ns)
AL18.I                            DCM_X0Y0.CLKIN                        0.603  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/
RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT"         MAXDELAY = 6.1 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   3.470ns.
--------------------------------------------------------------------------------
Slack:                  2.630ns nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT
Report:    3.470ns delay meets   6.100ns timing constraint by 2.630ns
From                              To                                Delay(ns)
SLICE_X96Y30.YQ                   SLICE_X90Y7.SR                        1.556  
SLICE_X96Y30.YQ                   SLICE_X101Y8.SR                       2.003  
SLICE_X96Y30.YQ                   SLICE_X104Y6.SR                       2.596  
SLICE_X96Y30.YQ                   SLICE_X78Y9.SR                        2.006  
SLICE_X96Y30.YQ                   SLICE_X97Y20.SR                       0.620  
SLICE_X96Y30.YQ                   SLICE_X95Y21.SR                       1.026  
SLICE_X96Y30.YQ                   SLICE_X95Y20.SR                       0.977  
SLICE_X96Y30.YQ                   SLICE_X106Y12.SR                      2.620  
SLICE_X96Y30.YQ                   SLICE_X108Y16.SR                      2.983  
SLICE_X96Y30.YQ                   SLICE_X100Y14.SR                      1.239  
SLICE_X96Y30.YQ                   SLICE_X45Y20.SR                       2.594  
SLICE_X96Y30.YQ                   SLICE_X42Y20.SR                       2.595  
SLICE_X96Y30.YQ                   SLICE_X92Y7.SR                        1.585  
SLICE_X96Y30.YQ                   SLICE_X101Y39.SR                      1.157  
SLICE_X96Y30.YQ                   SLICE_X103Y17.SR                      1.964  
SLICE_X96Y30.YQ                   SLICE_X84Y8.SR                        2.392  
SLICE_X96Y30.YQ                   SLICE_X107Y17.SR                      2.152  
SLICE_X96Y30.YQ                   SLICE_X97Y24.SR                       0.600  
SLICE_X96Y30.YQ                   SLICE_X106Y7.SR                       1.838  
SLICE_X96Y30.YQ                   SLICE_X111Y24.SR                      1.510  
SLICE_X96Y30.YQ                   SLICE_X95Y8.SR                        1.951  
SLICE_X96Y30.YQ                   SLICE_X98Y19.SR                       1.412  
SLICE_X96Y30.YQ                   SLICE_X111Y12.SR                      2.081  
SLICE_X96Y30.YQ                   SLICE_X111Y23.SR                      2.334  
SLICE_X96Y30.YQ                   SLICE_X100Y4.SR                       2.184  
SLICE_X96Y30.YQ                   SLICE_X93Y18.SR                       1.009  
SLICE_X96Y30.YQ                   SLICE_X113Y24.SR                      1.708  
SLICE_X96Y30.YQ                   SLICE_X94Y24.SR                       0.795  
SLICE_X96Y30.YQ                   SLICE_X76Y1.SR                        2.585  
SLICE_X96Y30.YQ                   SLICE_X76Y5.SR                        2.440  
SLICE_X96Y30.YQ                   SLICE_X78Y4.SR                        2.767  
SLICE_X96Y30.YQ                   SLICE_X76Y7.SR                        2.793  
SLICE_X96Y30.YQ                   SLICE_X76Y6.SR                        3.117  
SLICE_X96Y30.YQ                   SLICE_X77Y7.SR                        2.793  
SLICE_X96Y30.YQ                   SLICE_X107Y16.SR                      1.913  
SLICE_X96Y30.YQ                   SLICE_X100Y11.SR                      1.251  
SLICE_X96Y30.YQ                   SLICE_X101Y44.SR                      1.124  
SLICE_X96Y30.YQ                   SLICE_X98Y20.SR                       1.287  
SLICE_X96Y30.YQ                   SLICE_X101Y7.SR                       1.558  
SLICE_X96Y30.YQ                   SLICE_X101Y17.SR                      1.231  
SLICE_X96Y30.YQ                   SLICE_X110Y25.SR                      2.066  
SLICE_X96Y30.YQ                   SLICE_X98Y23.SR                       0.997  
SLICE_X96Y30.YQ                   SLICE_X100Y19.SR                      1.219  
SLICE_X96Y30.YQ                   SLICE_X101Y13.SR                      1.246  
SLICE_X96Y30.YQ                   SLICE_X92Y15.SR                       1.603  
SLICE_X96Y30.YQ                   SLICE_X98Y24.SR                       1.343  
SLICE_X96Y30.YQ                   SLICE_X95Y15.SR                       1.590  
SLICE_X96Y30.YQ                   SLICE_X78Y7.SR                        2.794  
SLICE_X96Y30.YQ                   SLICE_X91Y5.SR                        1.577  
SLICE_X96Y30.YQ                   SLICE_X84Y11.SR                       2.151  
SLICE_X96Y30.YQ                   SLICE_X83Y8.SR                        2.394  
SLICE_X96Y30.YQ                   SLICE_X105Y12.SR                      1.789  
SLICE_X96Y30.YQ                   SLICE_X105Y9.SR                       2.222  
SLICE_X96Y30.YQ                   SLICE_X85Y9.SR                        1.805  
SLICE_X96Y30.YQ                   SLICE_X85Y6.SR                        2.763  
SLICE_X96Y30.YQ                   SLICE_X83Y7.SR                        1.958  
SLICE_X96Y30.YQ                   SLICE_X82Y8.SR                        2.394  
SLICE_X96Y30.YQ                   SLICE_X97Y9.SR                        1.594  
SLICE_X96Y30.YQ                   SLICE_X95Y7.SR                        1.589  
SLICE_X96Y30.YQ                   SLICE_X101Y9.SR                       1.548  
SLICE_X96Y30.YQ                   SLICE_X96Y4.SR                        2.147  
SLICE_X96Y30.YQ                   SLICE_X98Y11.SR                       1.567  
SLICE_X96Y30.YQ                   SLICE_X94Y4.SR                        1.946  
SLICE_X96Y30.YQ                   SLICE_X108Y14.SR                      1.883  
SLICE_X96Y30.YQ                   SLICE_X100Y6.SR                       1.558  
SLICE_X96Y30.YQ                   SLICE_X110Y22.SR                      2.065  
SLICE_X96Y30.YQ                   SLICE_X99Y6.SR                        1.970  
SLICE_X96Y30.YQ                   SLICE_X99Y5.SR                        1.770  
SLICE_X96Y30.YQ                   SLICE_X93Y19.SR                       1.411  
SLICE_X96Y30.YQ                   SLICE_X100Y9.SR                       1.548  
SLICE_X96Y30.YQ                   SLICE_X113Y13.SR                      2.484  
SLICE_X96Y30.YQ                   SLICE_X110Y11.SR                      2.584  
SLICE_X96Y30.YQ                   SLICE_X111Y25.SR                      2.066  
SLICE_X96Y30.YQ                   SLICE_X101Y5.SR                       1.567  
SLICE_X96Y30.YQ                   SLICE_X94Y19.SR                       1.414  
SLICE_X96Y30.YQ                   SLICE_X99Y9.SR                        1.599  
SLICE_X96Y30.YQ                   SLICE_X45Y23.SR                       2.529  
SLICE_X96Y30.YQ                   SLICE_X44Y21.SR                       2.886  
SLICE_X96Y30.YQ                   SLICE_X38Y18.SR                       3.470  
SLICE_X96Y30.YQ                   SLICE_X104Y14.SR                      1.844  
SLICE_X96Y30.YQ                   SLICE_X96Y24.SR                       0.612  
SLICE_X96Y30.YQ                   SLICE_X39Y18.SR                       3.470  
SLICE_X96Y30.YQ                   SLICE_X101Y16.SR                      1.231  
SLICE_X96Y30.YQ                   SLICE_X102Y15.SR                      1.617  
SLICE_X96Y30.YQ                   SLICE_X107Y12.SR                      1.790  
SLICE_X96Y30.YQ                   SLICE_X101Y10.SR                      1.251  
SLICE_X96Y30.YQ                   SLICE_X106Y22.SR                      1.789  
SLICE_X96Y30.YQ                   SLICE_X110Y23.SR                      2.334  
SLICE_X96Y30.YQ                   SLICE_X94Y11.SR                       1.953  
SLICE_X96Y30.YQ                   SLICE_X99Y10.SR                       1.946  
SLICE_X96Y30.YQ                   SLICE_X96Y20.SR                       0.620  
SLICE_X96Y30.YQ                   SLICE_X96Y22.SR                       0.612  
SLICE_X96Y30.YQ                   SLICE_X90Y9.SR                        1.368  
SLICE_X96Y30.YQ                   SLICE_X100Y13.SR                      1.246  
SLICE_X96Y30.YQ                   SLICE_X91Y9.SR                        1.368  
SLICE_X96Y30.YQ                   SLICE_X95Y22.SR                       0.795  
SLICE_X96Y30.YQ                   SLICE_X99Y24.SR                       1.343  
SLICE_X96Y30.YQ                   SLICE_X112Y10.SR                      2.281  
SLICE_X96Y30.YQ                   SLICE_X95Y9.SR                        1.376  
SLICE_X96Y30.YQ                   SLICE_X108Y24.SR                      1.296  
SLICE_X96Y30.YQ                   SLICE_X100Y23.SR                      1.666  
SLICE_X96Y30.YQ                   SLICE_X92Y3.G3                        1.582  
SLICE_X96Y30.YQ                   SLICE_X104Y12.SR                      1.789  
SLICE_X96Y30.YQ                   SLICE_X42Y19.SR                       2.689  
SLICE_X96Y30.YQ                   SLICE_X94Y25.SR                       1.172  
SLICE_X96Y30.YQ                   SLICE_X91Y11.SR                       2.137  
SLICE_X96Y30.YQ                   SLICE_X99Y8.SR                        1.959  
SLICE_X96Y30.YQ                   SLICE_X102Y7.SR                       2.593  
SLICE_X96Y30.YQ                   SLICE_X95Y24.SR                       0.795  
SLICE_X96Y30.YQ                   SLICE_X101Y12.SR                      1.601  
SLICE_X96Y30.YQ                   SLICE_X100Y12.SR                      1.601  
SLICE_X96Y30.YQ                   SLICE_X111Y26.SR                      1.643  
SLICE_X96Y30.YQ                   SLICE_X104Y11.SR                      2.580  
SLICE_X96Y30.YQ                   SLICE_X100Y15.SR                      1.239  
SLICE_X96Y30.YQ                   SLICE_X103Y6.SR                       2.201  
SLICE_X96Y30.YQ                   SLICE_X105Y14.SR                      1.844  
SLICE_X96Y30.YQ                   SLICE_X101Y15.SR                      1.239  
SLICE_X96Y30.YQ                   SLICE_X90Y21.SR                       1.140  
SLICE_X96Y30.YQ                   SLICE_X96Y25.SR                       0.612  
SLICE_X96Y30.YQ                   SLICE_X94Y13.SR                       1.961  
SLICE_X96Y30.YQ                   SLICE_X90Y5.SR                        1.577  
SLICE_X96Y30.YQ                   SLICE_X90Y6.SR                        1.472  
SLICE_X96Y30.YQ                   SLICE_X105Y11.SR                      2.580  
SLICE_X96Y30.YQ                   SLICE_X99Y21.SR                       1.030  
SLICE_X96Y30.YQ                   SLICE_X109Y4.SR                       1.981  
SLICE_X96Y30.YQ                   SLICE_X109Y5.SR                       2.972  
SLICE_X96Y30.YQ                   SLICE_X109Y7.SR                       2.801  
SLICE_X96Y30.YQ                   SLICE_X109Y6.SR                       2.220  
SLICE_X96Y30.YQ                   SLICE_X109Y9.SR                       2.215  
SLICE_X96Y30.YQ                   SLICE_X45Y22.SR                       2.459  
SLICE_X96Y30.YQ                   SLICE_X44Y20.SR                       2.594  
SLICE_X96Y30.YQ                   SLICE_X45Y21.SR                       2.886  
SLICE_X96Y30.YQ                   SLICE_X38Y19.SR                       2.922  
SLICE_X96Y30.YQ                   SLICE_X39Y19.SR                       2.922  
SLICE_X96Y30.YQ                   SLICE_X84Y9.SR                        1.805  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/
SYNC_GMII_MII_TX_RESET_I/RESET_OUT"         MAXDELAY = 6.1 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   4.817ns.
--------------------------------------------------------------------------------
Slack:                  1.283ns nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT
Report:    4.817ns delay meets   6.100ns timing constraint by 1.283ns
From                              To                                Delay(ns)
SLICE_X114Y34.YQ                  SLICE_X72Y36.SR                       1.939  
SLICE_X114Y34.YQ                  SLICE_X139Y34.SR                      1.642  
SLICE_X114Y34.YQ                  SLICE_X136Y36.SR                      2.015  
SLICE_X114Y34.YQ                  SLICE_X70Y42.SR                       2.494  
SLICE_X114Y34.YQ                  SLICE_X139Y30.SR                      2.020  
SLICE_X114Y34.YQ                  SLICE_X71Y43.SR                       2.902  
SLICE_X114Y34.YQ                  SLICE_X115Y13.SR                      0.944  
SLICE_X114Y34.YQ                  SLICE_X137Y1.SR                       1.804  
SLICE_X114Y34.YQ                  SLICE_X138Y44.SR                      2.478  
SLICE_X114Y34.YQ                  SLICE_X139Y44.SR                      2.478  
SLICE_X114Y34.YQ                  SLICE_X139Y50.SR                      2.719  
SLICE_X114Y34.YQ                  SLICE_X75Y44.SR                       2.900  
SLICE_X114Y34.YQ                  SLICE_X138Y46.SR                      2.861  
SLICE_X114Y34.YQ                  SLICE_X108Y11.SR                      1.559  
SLICE_X114Y34.YQ                  SLICE_X133Y34.SR                      2.064  
SLICE_X114Y34.YQ                  SLICE_X111Y11.SR                      1.559  
SLICE_X114Y34.YQ                  SLICE_X136Y47.SR                      2.473  
SLICE_X114Y34.YQ                  SLICE_X138Y61.SR                      3.419  
SLICE_X114Y34.YQ                  SLICE_X137Y45.SR                      2.858  
SLICE_X114Y34.YQ                  SLICE_X139Y42.SR                      2.876  
SLICE_X114Y34.YQ                  SLICE_X139Y61.SR                      3.419  
SLICE_X114Y34.YQ                  SLICE_X138Y43.SR                      2.257  
SLICE_X114Y34.YQ                  SLICE_X138Y42.SR                      2.876  
SLICE_X114Y34.YQ                  SLICE_X138Y51.SR                      2.645  
SLICE_X114Y34.YQ                  SLICE_X139Y55.SR                      2.804  
SLICE_X114Y34.YQ                  SLICE_X138Y48.SR                      2.641  
SLICE_X114Y34.YQ                  SLICE_X137Y49.SR                      2.856  
SLICE_X114Y34.YQ                  SLICE_X134Y51.SR                      2.862  
SLICE_X114Y34.YQ                  SLICE_X134Y41.SR                      2.604  
SLICE_X114Y34.YQ                  SLICE_X137Y44.SR                      2.479  
SLICE_X114Y34.YQ                  SLICE_X136Y42.SR                      2.870  
SLICE_X114Y34.YQ                  SLICE_X73Y37.SR                       2.665  
SLICE_X114Y34.YQ                  SLICE_X122Y43.SR                      1.021  
SLICE_X114Y34.YQ                  SLICE_X72Y32.SR                       2.736  
SLICE_X114Y34.YQ                  SLICE_X74Y43.SR                       2.878  
SLICE_X114Y34.YQ                  SLICE_X75Y40.SR                       2.917  
SLICE_X114Y34.YQ                  SLICE_X131Y10.G4                      2.473  
SLICE_X114Y34.YQ                  SLICE_X137Y0.SR                       1.804  
SLICE_X114Y34.YQ                  SLICE_X136Y1.SR                       1.804  
SLICE_X114Y34.YQ                  SLICE_X137Y5.SR                       1.795  
SLICE_X114Y34.YQ                  SLICE_X135Y17.SR                      2.115  
SLICE_X114Y34.YQ                  SLICE_X134Y15.SR                      2.596  
SLICE_X114Y34.YQ                  SLICE_X130Y20.G4                      2.550  
SLICE_X114Y34.YQ                  SLICE_X127Y16.SR                      2.340  
SLICE_X114Y34.YQ                  SLICE_X106Y11.SR                      1.983  
SLICE_X114Y34.YQ                  SLICE_X139Y46.SR                      2.861  
SLICE_X114Y34.YQ                  SLICE_X127Y101.SR                     4.617  
SLICE_X114Y34.YQ                  SLICE_X122Y107.SR                     4.273  
SLICE_X114Y34.YQ                  SLICE_X134Y96.SR                      4.048  
SLICE_X114Y34.YQ                  SLICE_X131Y93.SR                      4.817  
SLICE_X114Y34.YQ                  SLICE_X107Y11.SR                      1.983  
SLICE_X114Y34.YQ                  SLICE_X138Y45.SR                      2.862  
SLICE_X114Y34.YQ                  SLICE_X139Y45.SR                      2.862  
SLICE_X114Y34.YQ                  SLICE_X109Y8.SR                       1.921  
SLICE_X114Y34.YQ                  SLICE_X139Y33.SR                      1.850  
SLICE_X114Y34.YQ                  SLICE_X138Y32.SR                      1.994  
SLICE_X114Y34.YQ                  SLICE_X138Y33.SR                      1.850  
SLICE_X114Y34.YQ                  SLICE_X138Y34.SR                      1.642  
SLICE_X114Y34.YQ                  SLICE_X138Y35.SR                      2.227  
SLICE_X114Y34.YQ                  SLICE_X138Y36.SR                      2.014  
SLICE_X114Y34.YQ                  SLICE_X138Y37.SR                      2.023  
SLICE_X114Y34.YQ                  SLICE_X138Y38.SR                      2.191  
SLICE_X114Y34.YQ                  SLICE_X138Y39.SR                      2.016  
SLICE_X114Y34.YQ                  SLICE_X104Y8.SR                       2.104  
SLICE_X114Y34.YQ                  SLICE_X135Y41.SR                      2.604  
SLICE_X114Y34.YQ                  SLICE_X133Y60.SR                      4.215  
SLICE_X114Y34.YQ                  SLICE_X109Y12.SR                      1.800  
SLICE_X114Y34.YQ                  SLICE_X108Y12.SR                      1.800  
SLICE_X114Y34.YQ                  SLICE_X135Y28.SR                      2.423  
SLICE_X114Y34.YQ                  SLICE_X139Y48.SR                      2.641  
SLICE_X114Y34.YQ                  SLICE_X114Y13.SR                      0.944  
SLICE_X114Y34.YQ                  SLICE_X115Y14.SR                      0.935  
SLICE_X114Y34.YQ                  SLICE_X127Y14.SR                      2.324  
SLICE_X114Y34.YQ                  SLICE_X123Y16.SR                      1.633  
SLICE_X114Y34.YQ                  SLICE_X115Y12.SR                      0.944  
SLICE_X114Y34.YQ                  SLICE_X109Y26.SR                      0.990  
SLICE_X114Y34.YQ                  SLICE_X109Y23.SR                      1.192  
SLICE_X114Y34.YQ                  SLICE_X136Y37.SR                      2.024  
SLICE_X114Y34.YQ                  SLICE_X132Y50.SR                      1.667  
SLICE_X114Y34.YQ                  SLICE_X75Y45.SR                       2.523  
SLICE_X114Y34.YQ                  SLICE_X70Y41.SR                       2.326  
SLICE_X114Y34.YQ                  SLICE_X71Y42.SR                       2.494  
SLICE_X114Y34.YQ                  SLICE_X109Y48.SR                      1.320  
SLICE_X114Y34.YQ                  SLICE_X139Y32.SR                      1.994  
SLICE_X114Y34.YQ                  SLICE_X137Y55.SR                      2.805  
SLICE_X114Y34.YQ                  SLICE_X115Y11.SR                      0.951  
SLICE_X114Y34.YQ                  SLICE_X126Y17.SR                      2.325  
SLICE_X114Y34.YQ                  SLICE_X138Y30.SR                      2.020  
SLICE_X114Y34.YQ                  SLICE_X135Y32.SR                      2.211  
SLICE_X114Y34.YQ                  SLICE_X130Y61.SR                      2.203  
SLICE_X114Y34.YQ                  SLICE_X139Y51.SR                      2.645  
SLICE_X114Y34.YQ                  SLICE_X114Y11.SR                      0.951  
SLICE_X114Y34.YQ                  SLICE_X108Y10.SR                      1.521  
SLICE_X114Y34.YQ                  SLICE_X135Y45.SR                      3.048  
SLICE_X114Y34.YQ                  SLICE_X139Y57.SR                      2.487  
SLICE_X114Y34.YQ                  SLICE_X138Y55.SR                      2.804  
SLICE_X114Y34.YQ                  SLICE_X139Y38.SR                      2.191  
SLICE_X114Y34.YQ                  SLICE_X111Y10.SR                      1.521  
SLICE_X114Y34.YQ                  SLICE_X126Y30.SR                      1.481  
SLICE_X114Y34.YQ                  SLICE_X139Y35.SR                      2.227  
SLICE_X114Y34.YQ                  SLICE_X136Y46.SR                      2.855  
SLICE_X114Y34.YQ                  SLICE_X139Y60.SR                      3.419  
SLICE_X114Y34.YQ                  SLICE_X133Y54.SR                      1.838  
SLICE_X114Y34.YQ                  SLICE_X122Y20.SR                      1.738  
SLICE_X114Y34.YQ                  SLICE_X138Y47.SR                      2.472  
SLICE_X114Y34.YQ                  SLICE_X75Y33.SR                       3.103  
SLICE_X114Y34.YQ                  SLICE_X73Y33.SR                       3.103  
SLICE_X114Y34.YQ                  SLICE_X74Y41.SR                       2.289  
SLICE_X114Y34.YQ                  SLICE_X74Y40.SR                       2.917  
SLICE_X114Y34.YQ                  SLICE_X75Y41.SR                       2.289  
SLICE_X114Y34.YQ                  SLICE_X135Y33.SR                      2.067  
SLICE_X114Y34.YQ                  SLICE_X107Y10.SR                      1.704  
SLICE_X114Y34.YQ                  SLICE_X126Y15.SR                      2.107  
SLICE_X114Y34.YQ                  SLICE_X104Y9.SR                       1.638  
SLICE_X114Y34.YQ                  SLICE_X104Y7.SR                       1.807  
SLICE_X114Y34.YQ                  SLICE_X105Y7.SR                       1.807  
SLICE_X114Y34.YQ                  SLICE_X106Y9.SR                       1.637  
SLICE_X114Y34.YQ                  SLICE_X133Y18.SR                      2.035  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/
SYNC_GMII_MII_TX_RESET_I/RESET_OUT_shift1"         MAXDELAY = 6.1 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.001ns.
--------------------------------------------------------------------------------
Slack:                  5.099ns nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_shift1
Report:    1.001ns delay meets   6.100ns timing constraint by 5.099ns
From                              To                                Delay(ns)
SLICE_X109Y26.YQ                  SLICE_X109Y26.BX                      1.001  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/
SYNC_GMII_MII_TX_RESET_I/RESET_OUT_shift2"         MAXDELAY = 6.1 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.533ns.
--------------------------------------------------------------------------------
Slack:                  5.567ns nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_shift2
Report:    0.533ns delay meets   6.100ns timing constraint by 5.567ns
From                              To                                Delay(ns)
SLICE_X109Y26.XQ                  SLICE_X109Y23.BY                      0.533  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/
SYNC_GMII_MII_TX_RESET_I/RESET_OUT_shift3"         MAXDELAY = 6.1 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.081ns.
--------------------------------------------------------------------------------
Slack:                  5.019ns nf2_core/mac_groups[3].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_shift3
Report:    1.081ns delay meets   6.100ns timing constraint by 5.019ns
From                              To                                Delay(ns)
SLICE_X109Y23.YQ                  SLICE_X108Y11.F1                      1.081  
SLICE_X109Y23.YQ                  SLICE_X108Y11.G3                      0.707  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/
RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT"         MAXDELAY = 6.1 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   4.848ns.
--------------------------------------------------------------------------------
Slack:                  1.252ns nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT
Report:    4.848ns delay meets   6.100ns timing constraint by 1.252ns
From                              To                                Delay(ns)
SLICE_X50Y30.YQ                   SLICE_X38Y5.SR                        1.621  
SLICE_X50Y30.YQ                   SLICE_X53Y10.SR                       1.821  
SLICE_X50Y30.YQ                   SLICE_X52Y13.SR                       1.827  
SLICE_X50Y30.YQ                   SLICE_X32Y5.SR                        2.022  
SLICE_X50Y30.YQ                   SLICE_X54Y6.SR                        2.325  
SLICE_X50Y30.YQ                   SLICE_X56Y6.SR                        2.328  
SLICE_X50Y30.YQ                   SLICE_X56Y7.SR                        2.339  
SLICE_X50Y30.YQ                   SLICE_X48Y22.SR                       0.914  
SLICE_X50Y30.YQ                   SLICE_X49Y26.SR                       0.595  
SLICE_X50Y30.YQ                   SLICE_X51Y23.SR                       0.574  
SLICE_X50Y30.YQ                   SLICE_X13Y0.SR                        4.055  
SLICE_X50Y30.YQ                   SLICE_X12Y0.SR                        4.055  
SLICE_X50Y30.YQ                   SLICE_X43Y9.SR                        2.469  
SLICE_X50Y30.YQ                   SLICE_X52Y44.SR                       2.027  
SLICE_X50Y30.YQ                   SLICE_X53Y15.SR                       1.831  
SLICE_X50Y30.YQ                   SLICE_X36Y5.SR                        1.836  
SLICE_X50Y30.YQ                   SLICE_X49Y28.SR                       0.450  
SLICE_X50Y30.YQ                   SLICE_X56Y8.SR                        2.696  
SLICE_X50Y30.YQ                   SLICE_X49Y12.SR                       1.101  
SLICE_X50Y30.YQ                   SLICE_X47Y48.SR                       2.615  
SLICE_X50Y30.YQ                   SLICE_X46Y3.SR                        1.654  
SLICE_X50Y30.YQ                   SLICE_X53Y9.SR                        1.813  
SLICE_X50Y30.YQ                   SLICE_X38Y107.SR                      3.318  
SLICE_X50Y30.YQ                   SLICE_X50Y107.SR                      2.564  
SLICE_X50Y30.YQ                   SLICE_X41Y88.SR                       2.872  
SLICE_X50Y30.YQ                   SLICE_X52Y100.SR                      2.541  
SLICE_X50Y30.YQ                   SLICE_X41Y108.SR                      4.281  
SLICE_X50Y30.YQ                   SLICE_X58Y6.SR                        2.329  
SLICE_X50Y30.YQ                   SLICE_X31Y5.SR                        2.022  
SLICE_X50Y30.YQ                   SLICE_X30Y4.SR                        2.637  
SLICE_X50Y30.YQ                   SLICE_X31Y4.SR                        2.637  
SLICE_X50Y30.YQ                   SLICE_X33Y3.SR                        2.193  
SLICE_X50Y30.YQ                   SLICE_X33Y5.SR                        2.022  
SLICE_X50Y30.YQ                   SLICE_X31Y2.SR                        2.990  
SLICE_X50Y30.YQ                   SLICE_X49Y29.SR                       0.633  
SLICE_X50Y30.YQ                   SLICE_X48Y7.SR                        2.371  
SLICE_X50Y30.YQ                   SLICE_X52Y45.SR                       2.027  
SLICE_X50Y30.YQ                   SLICE_X55Y23.SR                       1.530  
SLICE_X50Y30.YQ                   SLICE_X50Y10.SR                       0.927  
SLICE_X50Y30.YQ                   SLICE_X53Y14.SR                       1.831  
SLICE_X50Y30.YQ                   SLICE_X49Y70.SR                       2.613  
SLICE_X50Y30.YQ                   SLICE_X55Y17.SR                       1.512  
SLICE_X50Y30.YQ                   SLICE_X50Y25.SR                       0.566  
SLICE_X50Y30.YQ                   SLICE_X51Y10.SR                       0.927  
SLICE_X50Y30.YQ                   SLICE_X44Y11.SR                       1.549  
SLICE_X50Y30.YQ                   SLICE_X57Y11.SR                       2.167  
SLICE_X50Y30.YQ                   SLICE_X48Y8.SR                        1.362  
SLICE_X50Y30.YQ                   SLICE_X32Y4.SR                        2.636  
SLICE_X50Y30.YQ                   SLICE_X37Y9.SR                        2.683  
SLICE_X50Y30.YQ                   SLICE_X33Y6.SR                        2.989  
SLICE_X50Y30.YQ                   SLICE_X33Y4.SR                        2.636  
SLICE_X50Y30.YQ                   SLICE_X51Y9.SR                        0.934  
SLICE_X50Y30.YQ                   SLICE_X51Y8.SR                        0.934  
SLICE_X50Y30.YQ                   SLICE_X36Y3.SR                        2.195  
SLICE_X50Y30.YQ                   SLICE_X36Y4.SR                        2.609  
SLICE_X50Y30.YQ                   SLICE_X37Y2.SR                        2.780  
SLICE_X50Y30.YQ                   SLICE_X36Y2.SR                        2.780  
SLICE_X50Y30.YQ                   SLICE_X45Y9.SR                        2.471  
SLICE_X50Y30.YQ                   SLICE_X46Y9.SR                        1.918  
SLICE_X50Y30.YQ                   SLICE_X47Y25.SR                       0.808  
SLICE_X50Y30.YQ                   SLICE_X47Y4.SR                        2.562  
SLICE_X50Y30.YQ                   SLICE_X49Y11.SR                       1.349  
SLICE_X50Y30.YQ                   SLICE_X43Y10.SR                       2.285  
SLICE_X50Y30.YQ                   SLICE_X39Y103.SR                      3.694  
SLICE_X50Y30.YQ                   SLICE_X47Y18.SR                       1.961  
SLICE_X50Y30.YQ                   SLICE_X51Y106.SR                      2.549  
SLICE_X50Y30.YQ                   SLICE_X49Y23.SR                       0.935  
SLICE_X50Y30.YQ                   SLICE_X40Y89.SR                       3.119  
SLICE_X50Y30.YQ                   SLICE_X51Y94.SR                       2.555  
SLICE_X50Y30.YQ                   SLICE_X47Y11.SR                       1.351  
SLICE_X50Y30.YQ                   SLICE_X49Y22.SR                       0.914  
SLICE_X50Y30.YQ                   SLICE_X40Y110.SR                      3.075  
SLICE_X50Y30.YQ                   SLICE_X50Y119.SR                      2.557  
SLICE_X50Y30.YQ                   SLICE_X40Y88.SR                       2.872  
SLICE_X50Y30.YQ                   SLICE_X52Y107.SR                      2.333  
SLICE_X50Y30.YQ                   SLICE_X47Y10.SR                       1.710  
SLICE_X50Y30.YQ                   SLICE_X16Y0.SR                        4.147  
SLICE_X50Y30.YQ                   SLICE_X14Y1.SR                        4.505  
SLICE_X50Y30.YQ                   SLICE_X14Y4.SR                        4.153  
SLICE_X50Y30.YQ                   SLICE_X53Y12.SR                       1.827  
SLICE_X50Y30.YQ                   SLICE_X56Y10.SR                       1.571  
SLICE_X50Y30.YQ                   SLICE_X14Y3.SR                        4.847  
SLICE_X50Y30.YQ                   SLICE_X51Y16.SR                       0.892  
SLICE_X50Y30.YQ                   SLICE_X51Y15.SR                       0.906  
SLICE_X50Y30.YQ                   SLICE_X49Y20.SR                       0.934  
SLICE_X50Y30.YQ                   SLICE_X50Y11.SR                       0.927  
SLICE_X50Y30.YQ                   SLICE_X49Y58.SR                       2.395  
SLICE_X50Y30.YQ                   SLICE_X48Y31.SR                       0.434  
SLICE_X50Y30.YQ                   SLICE_X47Y6.SR                        2.002  
SLICE_X50Y30.YQ                   SLICE_X52Y11.SR                       1.821  
SLICE_X50Y30.YQ                   SLICE_X54Y7.SR                        1.538  
SLICE_X50Y30.YQ                   SLICE_X55Y6.SR                        1.538  
SLICE_X50Y30.YQ                   SLICE_X43Y8.SR                        1.561  
SLICE_X50Y30.YQ                   SLICE_X48Y9.SR                        2.363  
SLICE_X50Y30.YQ                   SLICE_X37Y7.SR                        2.194  
SLICE_X50Y30.YQ                   SLICE_X56Y5.SR                        1.921  
SLICE_X50Y30.YQ                   SLICE_X54Y11.SR                       1.512  
SLICE_X50Y30.YQ                   SLICE_X53Y20.SR                       1.161  
SLICE_X50Y30.YQ                   SLICE_X47Y8.SR                        1.363  
SLICE_X50Y30.YQ                   SLICE_X46Y77.SR                       3.346  
SLICE_X50Y30.YQ                   SLICE_X54Y14.SR                       1.501  
SLICE_X50Y30.YQ                   SLICE_X42Y9.G1                        1.682  
SLICE_X50Y30.YQ                   SLICE_X49Y8.SR                        1.362  
SLICE_X50Y30.YQ                   SLICE_X13Y3.SR                        4.848  
SLICE_X50Y30.YQ                   SLICE_X59Y11.SR                       2.169  
SLICE_X50Y30.YQ                   SLICE_X36Y7.SR                        2.194  
SLICE_X50Y30.YQ                   SLICE_X46Y8.SR                        1.363  
SLICE_X50Y30.YQ                   SLICE_X49Y15.SR                       1.493  
SLICE_X50Y30.YQ                   SLICE_X59Y10.SR                       1.596  
SLICE_X50Y30.YQ                   SLICE_X50Y12.SR                       0.918  
SLICE_X50Y30.YQ                   SLICE_X50Y15.SR                       0.906  
SLICE_X50Y30.YQ                   SLICE_X49Y100.SR                      2.757  
SLICE_X50Y30.YQ                   SLICE_X49Y10.SR                       1.713  
SLICE_X50Y30.YQ                   SLICE_X52Y12.SR                       1.827  
SLICE_X50Y30.YQ                   SLICE_X49Y13.SR                       1.714  
SLICE_X50Y30.YQ                   SLICE_X50Y14.SR                       0.906  
SLICE_X50Y30.YQ                   SLICE_X56Y13.SR                       2.512  
SLICE_X50Y30.YQ                   SLICE_X59Y9.SR                        2.288  
SLICE_X50Y30.YQ                   SLICE_X56Y9.SR                        2.282  
SLICE_X50Y30.YQ                   SLICE_X47Y7.SR                        1.746  
SLICE_X50Y30.YQ                   SLICE_X43Y7.SR                        1.744  
SLICE_X50Y30.YQ                   SLICE_X41Y4.SR                        2.746  
SLICE_X50Y30.YQ                   SLICE_X49Y6.SR                        1.733  
SLICE_X50Y30.YQ                   SLICE_X52Y9.SR                        1.813  
SLICE_X50Y30.YQ                   SLICE_X45Y5.SR                        1.914  
SLICE_X50Y30.YQ                   SLICE_X45Y4.SR                        2.563  
SLICE_X50Y30.YQ                   SLICE_X45Y6.SR                        2.001  
SLICE_X50Y30.YQ                   SLICE_X45Y7.SR                        1.743  
SLICE_X50Y30.YQ                   SLICE_X44Y9.SR                        1.916  
SLICE_X50Y30.YQ                   SLICE_X17Y1.SR                        4.457  
SLICE_X50Y30.YQ                   SLICE_X16Y1.SR                        4.457  
SLICE_X50Y30.YQ                   SLICE_X15Y1.SR                        4.505  
SLICE_X50Y30.YQ                   SLICE_X15Y5.SR                        3.966  
SLICE_X50Y30.YQ                   SLICE_X14Y5.SR                        3.966  
SLICE_X50Y30.YQ                   SLICE_X32Y7.SR                        2.192  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/
SYNC_GMII_MII_TX_RESET_I/RESET_OUT"         MAXDELAY = 6.1 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   5.257ns.
--------------------------------------------------------------------------------
Slack:                  0.843ns nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT
Report:    5.257ns delay meets   6.100ns timing constraint by 0.843ns
From                              To                                Delay(ns)
SLICE_X76Y34.YQ                   SLICE_X46Y57.SR                       2.343  
SLICE_X76Y34.YQ                   SLICE_X93Y24.SR                       1.317  
SLICE_X76Y34.YQ                   SLICE_X92Y28.SR                       1.139  
SLICE_X76Y34.YQ                   SLICE_X52Y54.SR                       1.943  
SLICE_X76Y34.YQ                   SLICE_X94Y18.SR                       1.750  
SLICE_X76Y34.YQ                   SLICE_X53Y55.SR                       2.723  
SLICE_X76Y34.YQ                   SLICE_X69Y9.SR                        1.841  
SLICE_X76Y34.YQ                   SLICE_X103Y29.SR                      2.112  
SLICE_X76Y34.YQ                   SLICE_X98Y22.SR                       1.722  
SLICE_X76Y34.YQ                   SLICE_X103Y23.SR                      2.775  
SLICE_X76Y34.YQ                   SLICE_X93Y20.SR                       1.888  
SLICE_X76Y34.YQ                   SLICE_X56Y61.SR                       2.295  
SLICE_X76Y34.YQ                   SLICE_X97Y23.SR                       2.101  
SLICE_X76Y34.YQ                   SLICE_X56Y2.SR                        2.198  
SLICE_X76Y34.YQ                   SLICE_X92Y10.SR                       2.142  
SLICE_X76Y34.YQ                   SLICE_X58Y4.SR                        2.225  
SLICE_X76Y34.YQ                   SLICE_X107Y15.SR                      2.513  
SLICE_X76Y34.YQ                   SLICE_X99Y17.SR                       2.701  
SLICE_X76Y34.YQ                   SLICE_X106Y21.SR                      3.151  
SLICE_X76Y34.YQ                   SLICE_X111Y21.SR                      2.895  
SLICE_X76Y34.YQ                   SLICE_X99Y19.SR                       2.699  
SLICE_X76Y34.YQ                   SLICE_X106Y23.SR                      2.979  
SLICE_X76Y34.YQ                   SLICE_X108Y18.SR                      3.510  
SLICE_X76Y34.YQ                   SLICE_X98Y14.SR                       2.541  
SLICE_X76Y34.YQ                   SLICE_X106Y15.SR                      2.513  
SLICE_X76Y34.YQ                   SLICE_X108Y15.SR                      2.516  
SLICE_X76Y34.YQ                   SLICE_X109Y20.SR                      3.337  
SLICE_X76Y34.YQ                   SLICE_X106Y17.SR                      2.861  
SLICE_X76Y34.YQ                   SLICE_X110Y19.SR                      2.547  
SLICE_X76Y34.YQ                   SLICE_X108Y17.SR                      2.864  
SLICE_X76Y34.YQ                   SLICE_X109Y18.SR                      3.510  
SLICE_X76Y34.YQ                   SLICE_X47Y56.SR                       2.865  
SLICE_X76Y34.YQ                   SLICE_X97Y6.SR                        2.505  
SLICE_X76Y34.YQ                   SLICE_X54Y65.SR                       2.456  
SLICE_X76Y34.YQ                   SLICE_X56Y67.SR                       2.804  
SLICE_X76Y34.YQ                   SLICE_X55Y65.SR                       2.456  
SLICE_X76Y34.YQ                   SLICE_X54Y2.G2                        2.473  
SLICE_X76Y34.YQ                   SLICE_X107Y9.SR                       2.884  
SLICE_X76Y34.YQ                   SLICE_X126Y1.SR                       5.257  
SLICE_X76Y34.YQ                   SLICE_X126Y0.SR                       5.216  
SLICE_X76Y34.YQ                   SLICE_X127Y1.SR                       5.257  
SLICE_X76Y34.YQ                   SLICE_X126Y3.SR                       5.217  
SLICE_X76Y34.YQ                   SLICE_X88Y20.G2                       2.192  
SLICE_X76Y34.YQ                   SLICE_X74Y4.SR                        2.087  
SLICE_X76Y34.YQ                   SLICE_X65Y6.SR                        1.849  
SLICE_X76Y34.YQ                   SLICE_X99Y22.SR                       1.722  
SLICE_X76Y34.YQ                   SLICE_X89Y21.SR                       1.563  
SLICE_X76Y34.YQ                   SLICE_X83Y16.SR                       1.636  
SLICE_X76Y34.YQ                   SLICE_X94Y27.SR                       1.483  
SLICE_X76Y34.YQ                   SLICE_X82Y21.SR                       1.938  
SLICE_X76Y34.YQ                   SLICE_X64Y7.SR                        1.860  
SLICE_X76Y34.YQ                   SLICE_X102Y24.SR                      2.309  
SLICE_X76Y34.YQ                   SLICE_X102Y25.SR                      2.919  
SLICE_X76Y34.YQ                   SLICE_X59Y4.SR                        2.225  
SLICE_X76Y34.YQ                   SLICE_X96Y18.SR                       1.937  
SLICE_X76Y34.YQ                   SLICE_X94Y30.SR                       1.672  
SLICE_X76Y34.YQ                   SLICE_X94Y31.SR                       1.304  
SLICE_X76Y34.YQ                   SLICE_X94Y32.SR                       1.532  
SLICE_X76Y34.YQ                   SLICE_X94Y33.SR                       0.936  
SLICE_X76Y34.YQ                   SLICE_X94Y34.SR                       1.285  
SLICE_X76Y34.YQ                   SLICE_X94Y35.SR                       1.282  
SLICE_X76Y34.YQ                   SLICE_X94Y36.SR                       1.704  
SLICE_X76Y34.YQ                   SLICE_X94Y37.SR                       1.286  
SLICE_X76Y34.YQ                   SLICE_X59Y6.SR                        2.174  
SLICE_X76Y34.YQ                   SLICE_X94Y14.SR                       1.920  
SLICE_X76Y34.YQ                   SLICE_X95Y23.SR                       2.100  
SLICE_X76Y34.YQ                   SLICE_X59Y0.SR                        2.543  
SLICE_X76Y34.YQ                   SLICE_X58Y0.SR                        2.543  
SLICE_X76Y34.YQ                   SLICE_X94Y9.SR                        2.904  
SLICE_X76Y34.YQ                   SLICE_X107Y21.SR                      3.151  
SLICE_X76Y34.YQ                   SLICE_X69Y8.SR                        2.246  
SLICE_X76Y34.YQ                   SLICE_X70Y2.SR                        1.721  
SLICE_X76Y34.YQ                   SLICE_X69Y5.SR                        2.249  
SLICE_X76Y34.YQ                   SLICE_X68Y5.SR                        2.249  
SLICE_X76Y34.YQ                   SLICE_X70Y11.SR                       1.747  
SLICE_X76Y34.YQ                   SLICE_X57Y1.SR                        2.584  
SLICE_X76Y34.YQ                   SLICE_X56Y1.SR                        2.584  
SLICE_X76Y34.YQ                   SLICE_X93Y27.SR                       1.296  
SLICE_X76Y34.YQ                   SLICE_X92Y21.SR                       1.538  
SLICE_X76Y34.YQ                   SLICE_X56Y62.SR                       2.656  
SLICE_X76Y34.YQ                   SLICE_X52Y55.SR                       2.723  
SLICE_X76Y34.YQ                   SLICE_X54Y55.SR                       2.698  
SLICE_X76Y34.YQ                   SLICE_X64Y48.SR                       1.697  
SLICE_X76Y34.YQ                   SLICE_X97Y19.SR                       2.700  
SLICE_X76Y34.YQ                   SLICE_X98Y15.SR                       2.873  
SLICE_X76Y34.YQ                   SLICE_X64Y9.SR                        2.053  
SLICE_X76Y34.YQ                   SLICE_X75Y4.SR                        2.087  
SLICE_X76Y34.YQ                   SLICE_X95Y18.SR                       1.750  
SLICE_X76Y34.YQ                   SLICE_X93Y16.SR                       2.104  
SLICE_X76Y34.YQ                   SLICE_X89Y19.SR                       1.733  
SLICE_X76Y34.YQ                   SLICE_X93Y22.SR                       1.530  
SLICE_X76Y34.YQ                   SLICE_X68Y9.SR                        1.841  
SLICE_X76Y34.YQ                   SLICE_X60Y2.SR                        2.185  
SLICE_X76Y34.YQ                   SLICE_X102Y21.SR                      2.930  
SLICE_X76Y34.YQ                   SLICE_X98Y17.SR                       2.701  
SLICE_X76Y34.YQ                   SLICE_X99Y15.SR                       2.873  
SLICE_X76Y34.YQ                   SLICE_X95Y30.SR                       1.672  
SLICE_X76Y34.YQ                   SLICE_X65Y4.SR                        1.677  
SLICE_X76Y34.YQ                   SLICE_X77Y13.SR                       1.667  
SLICE_X76Y34.YQ                   SLICE_X93Y25.SR                       1.315  
SLICE_X76Y34.YQ                   SLICE_X107Y20.SR                      3.338  
SLICE_X76Y34.YQ                   SLICE_X99Y18.SR                       1.939  
SLICE_X76Y34.YQ                   SLICE_X93Y26.SR                       1.309  
SLICE_X76Y34.YQ                   SLICE_X76Y9.SR                        1.828  
SLICE_X76Y34.YQ                   SLICE_X93Y23.SR                       2.097  
SLICE_X76Y34.YQ                   SLICE_X55Y64.SR                       3.002  
SLICE_X76Y34.YQ                   SLICE_X54Y64.SR                       3.002  
SLICE_X76Y34.YQ                   SLICE_X57Y64.SR                       3.005  
SLICE_X76Y34.YQ                   SLICE_X56Y64.SR                       3.005  
SLICE_X76Y34.YQ                   SLICE_X56Y65.SR                       2.458  
SLICE_X76Y34.YQ                   SLICE_X94Y17.SR                       1.887  
SLICE_X76Y34.YQ                   SLICE_X65Y7.SR                        1.860  
SLICE_X76Y34.YQ                   SLICE_X75Y5.SR                        1.250  
SLICE_X76Y34.YQ                   SLICE_X59Y7.SR                        2.062  
SLICE_X76Y34.YQ                   SLICE_X57Y5.SR                        2.584  
SLICE_X76Y34.YQ                   SLICE_X56Y4.SR                        2.038  
SLICE_X76Y34.YQ                   SLICE_X64Y2.SR                        2.407  
SLICE_X76Y34.YQ                   SLICE_X65Y8.SR                        2.238  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/
SYNC_GMII_MII_TX_RESET_I/RESET_OUT_shift1"         MAXDELAY = 6.1 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.529ns.
--------------------------------------------------------------------------------
Slack:                  5.571ns nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_shift1
Report:    0.529ns delay meets   6.100ns timing constraint by 5.571ns
From                              To                                Delay(ns)
SLICE_X57Y1.YQ                    SLICE_X57Y1.BX                        0.529  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/
SYNC_GMII_MII_TX_RESET_I/RESET_OUT_shift2"         MAXDELAY = 6.1 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.763ns.
--------------------------------------------------------------------------------
Slack:                  5.337ns nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_shift2
Report:    0.763ns delay meets   6.100ns timing constraint by 5.337ns
From                              To                                Delay(ns)
SLICE_X57Y1.XQ                    SLICE_X56Y1.BY                        0.763  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/
SYNC_GMII_MII_TX_RESET_I/RESET_OUT_shift3"         MAXDELAY = 6.1 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.256ns.
--------------------------------------------------------------------------------
Slack:                  5.844ns nf2_core/mac_groups[2].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_shift3
Report:    0.256ns delay meets   6.100ns timing constraint by 5.844ns
From                              To                                Delay(ns)
SLICE_X56Y1.YQ                    SLICE_X56Y2.F4                        0.256  
SLICE_X56Y1.YQ                    SLICE_X56Y2.G4                        0.248  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/
RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT"         MAXDELAY = 6.1 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   4.582ns.
--------------------------------------------------------------------------------
Slack:                  1.518ns nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT
Report:    4.582ns delay meets   6.100ns timing constraint by 1.518ns
From                              To                                Delay(ns)
SLICE_X72Y30.YQ                   SLICE_X54Y8.SR                        1.996  
SLICE_X72Y30.YQ                   SLICE_X72Y22.SR                       0.755  
SLICE_X72Y30.YQ                   SLICE_X74Y23.SR                       1.156  
SLICE_X72Y30.YQ                   SLICE_X34Y13.SR                       3.637  
SLICE_X72Y30.YQ                   SLICE_X69Y25.SR                       0.949  
SLICE_X72Y30.YQ                   SLICE_X68Y26.SR                       0.828  
SLICE_X72Y30.YQ                   SLICE_X68Y27.SR                       0.792  
SLICE_X72Y30.YQ                   SLICE_X72Y19.SR                       0.769  
SLICE_X72Y30.YQ                   SLICE_X74Y26.SR                       0.799  
SLICE_X72Y30.YQ                   SLICE_X72Y27.SR                       0.744  
SLICE_X72Y30.YQ                   SLICE_X47Y1.SR                        3.154  
SLICE_X72Y30.YQ                   SLICE_X49Y1.SR                        3.153  
SLICE_X72Y30.YQ                   SLICE_X62Y11.SR                       1.763  
SLICE_X72Y30.YQ                   SLICE_X76Y38.SR                       1.072  
SLICE_X72Y30.YQ                   SLICE_X71Y26.SR                       0.824  
SLICE_X72Y30.YQ                   SLICE_X54Y13.SR                       2.349  
SLICE_X72Y30.YQ                   SLICE_X73Y27.SR                       0.744  
SLICE_X72Y30.YQ                   SLICE_X66Y29.SR                       1.138  
SLICE_X72Y30.YQ                   SLICE_X72Y17.SR                       0.774  
SLICE_X72Y30.YQ                   SLICE_X79Y34.SR                       1.432  
SLICE_X72Y30.YQ                   SLICE_X64Y16.SR                       1.554  
SLICE_X72Y30.YQ                   SLICE_X70Y27.SR                       0.749  
SLICE_X72Y30.YQ                   SLICE_X67Y42.SR                       1.590  
SLICE_X72Y30.YQ                   SLICE_X83Y52.SR                       2.271  
SLICE_X72Y30.YQ                   SLICE_X82Y42.SR                       1.491  
SLICE_X72Y30.YQ                   SLICE_X64Y46.SR                       1.550  
SLICE_X72Y30.YQ                   SLICE_X89Y41.SR                       1.489  
SLICE_X72Y30.YQ                   SLICE_X68Y30.SR                       1.087  
SLICE_X72Y30.YQ                   SLICE_X32Y6.SR                        3.422  
SLICE_X72Y30.YQ                   SLICE_X32Y10.SR                       3.283  
SLICE_X72Y30.YQ                   SLICE_X35Y13.SR                       3.637  
SLICE_X72Y30.YQ                   SLICE_X39Y11.SR                       3.598  
SLICE_X72Y30.YQ                   SLICE_X33Y12.SR                       3.628  
SLICE_X72Y30.YQ                   SLICE_X34Y5.SR                        4.055  
SLICE_X72Y30.YQ                   SLICE_X73Y26.SR                       0.798  
SLICE_X72Y30.YQ                   SLICE_X71Y19.SR                       1.135  
SLICE_X72Y30.YQ                   SLICE_X76Y39.SR                       1.122  
SLICE_X72Y30.YQ                   SLICE_X71Y28.SR                       0.651  
SLICE_X72Y30.YQ                   SLICE_X69Y19.SR                       1.176  
SLICE_X72Y30.YQ                   SLICE_X72Y26.SR                       0.798  
SLICE_X72Y30.YQ                   SLICE_X78Y42.SR                       1.487  
SLICE_X72Y30.YQ                   SLICE_X72Y31.SR                       1.150  
SLICE_X72Y30.YQ                   SLICE_X73Y29.SR                       0.733  
SLICE_X72Y30.YQ                   SLICE_X70Y23.SR                       0.941  
SLICE_X72Y30.YQ                   SLICE_X66Y25.SR                       0.950  
SLICE_X72Y30.YQ                   SLICE_X69Y30.SR                       1.087  
SLICE_X72Y30.YQ                   SLICE_X68Y18.SR                       1.170  
SLICE_X72Y30.YQ                   SLICE_X35Y12.SR                       3.631  
SLICE_X72Y30.YQ                   SLICE_X47Y13.SR                       2.766  
SLICE_X72Y30.YQ                   SLICE_X44Y13.SR                       2.767  
SLICE_X72Y30.YQ                   SLICE_X32Y12.SR                       3.628  
SLICE_X72Y30.YQ                   SLICE_X72Y23.SR                       0.755  
SLICE_X72Y30.YQ                   SLICE_X71Y23.SR                       0.941  
SLICE_X72Y30.YQ                   SLICE_X48Y10.SR                       2.581  
SLICE_X72Y30.YQ                   SLICE_X46Y12.SR                       3.345  
SLICE_X72Y30.YQ                   SLICE_X45Y8.SR                        3.896  
SLICE_X72Y30.YQ                   SLICE_X46Y6.SR                        2.936  
SLICE_X72Y30.YQ                   SLICE_X62Y16.SR                       1.744  
SLICE_X72Y30.YQ                   SLICE_X65Y14.SR                       1.531  
SLICE_X72Y30.YQ                   SLICE_X71Y17.SR                       1.321  
SLICE_X72Y30.YQ                   SLICE_X63Y13.SR                       1.925  
SLICE_X72Y30.YQ                   SLICE_X71Y16.SR                       1.198  
SLICE_X72Y30.YQ                   SLICE_X64Y13.SR                       1.963  
SLICE_X72Y30.YQ                   SLICE_X66Y43.SR                       0.996  
SLICE_X72Y30.YQ                   SLICE_X69Y16.SR                       1.204  
SLICE_X72Y30.YQ                   SLICE_X82Y48.SR                       2.074  
SLICE_X72Y30.YQ                   SLICE_X65Y17.SR                       1.531  
SLICE_X72Y30.YQ                   SLICE_X83Y42.SR                       1.491  
SLICE_X72Y30.YQ                   SLICE_X65Y46.SR                       1.550  
SLICE_X72Y30.YQ                   SLICE_X68Y16.SR                       1.204  
SLICE_X72Y30.YQ                   SLICE_X75Y19.SR                       1.348  
SLICE_X72Y30.YQ                   SLICE_X67Y48.SR                       1.922  
SLICE_X72Y30.YQ                   SLICE_X82Y53.SR                       2.434  
SLICE_X72Y30.YQ                   SLICE_X83Y45.SR                       1.651  
SLICE_X72Y30.YQ                   SLICE_X65Y53.SR                       2.113  
SLICE_X72Y30.YQ                   SLICE_X67Y17.SR                       1.530  
SLICE_X72Y30.YQ                   SLICE_X49Y0.SR                        2.798  
SLICE_X72Y30.YQ                   SLICE_X46Y0.SR                        2.799  
SLICE_X72Y30.YQ                   SLICE_X38Y1.SR                        4.237  
SLICE_X72Y30.YQ                   SLICE_X71Y25.SR                       0.923  
SLICE_X72Y30.YQ                   SLICE_X66Y31.SR                       0.535  
SLICE_X72Y30.YQ                   SLICE_X39Y1.SR                        4.237  
SLICE_X72Y30.YQ                   SLICE_X70Y29.SR                       1.188  
SLICE_X72Y30.YQ                   SLICE_X72Y28.SR                       0.733  
SLICE_X72Y30.YQ                   SLICE_X72Y20.SR                       0.763  
SLICE_X72Y30.YQ                   SLICE_X71Y21.SR                       1.150  
SLICE_X72Y30.YQ                   SLICE_X78Y35.SR                       0.954  
SLICE_X72Y30.YQ                   SLICE_X69Y18.SR                       1.170  
SLICE_X72Y30.YQ                   SLICE_X67Y19.SR                       1.177  
SLICE_X72Y30.YQ                   SLICE_X71Y22.SR                       0.983  
SLICE_X72Y30.YQ                   SLICE_X69Y29.SR                       1.181  
SLICE_X72Y30.YQ                   SLICE_X69Y24.SR                       0.969  
SLICE_X72Y30.YQ                   SLICE_X55Y13.SR                       2.349  
SLICE_X72Y30.YQ                   SLICE_X71Y20.SR                       1.339  
SLICE_X72Y30.YQ                   SLICE_X47Y12.SR                       3.345  
SLICE_X72Y30.YQ                   SLICE_X69Y31.SR                       0.534  
SLICE_X72Y30.YQ                   SLICE_X70Y30.SR                       1.562  
SLICE_X72Y30.YQ                   SLICE_X79Y23.SR                       1.355  
SLICE_X72Y30.YQ                   SLICE_X68Y19.SR                       1.176  
SLICE_X72Y30.YQ                   SLICE_X79Y37.SR                       1.441  
SLICE_X72Y30.YQ                   SLICE_X73Y28.SR                       0.733  
SLICE_X72Y30.YQ                   SLICE_X63Y9.G4                        1.808  
SLICE_X72Y30.YQ                   SLICE_X70Y20.SR                       1.339  
SLICE_X72Y30.YQ                   SLICE_X49Y2.SR                        3.144  
SLICE_X72Y30.YQ                   SLICE_X66Y28.SR                       1.156  
SLICE_X72Y30.YQ                   SLICE_X54Y12.SR                       1.962  
SLICE_X72Y30.YQ                   SLICE_X68Y17.SR                       1.334  
SLICE_X72Y30.YQ                   SLICE_X70Y16.SR                       1.198  
SLICE_X72Y30.YQ                   SLICE_X68Y28.SR                       0.654  
SLICE_X72Y30.YQ                   SLICE_X72Y25.SR                       0.754  
SLICE_X72Y30.YQ                   SLICE_X72Y24.SR                       0.754  
SLICE_X72Y30.YQ                   SLICE_X88Y52.SR                       2.684  
SLICE_X72Y30.YQ                   SLICE_X70Y19.SR                       1.135  
SLICE_X72Y30.YQ                   SLICE_X73Y24.SR                       0.754  
SLICE_X72Y30.YQ                   SLICE_X70Y17.SR                       1.321  
SLICE_X72Y30.YQ                   SLICE_X74Y22.SR                       0.942  
SLICE_X72Y30.YQ                   SLICE_X72Y29.SR                       0.733  
SLICE_X72Y30.YQ                   SLICE_X67Y30.SR                       1.083  
SLICE_X72Y30.YQ                   SLICE_X66Y30.SR                       1.083  
SLICE_X72Y30.YQ                   SLICE_X63Y15.SR                       1.747  
SLICE_X72Y30.YQ                   SLICE_X62Y10.SR                       1.908  
SLICE_X72Y30.YQ                   SLICE_X54Y9.SR                        2.347  
SLICE_X72Y30.YQ                   SLICE_X70Y21.SR                       1.150  
SLICE_X72Y30.YQ                   SLICE_X70Y28.SR                       0.651  
SLICE_X72Y30.YQ                   SLICE_X73Y11.SR                       1.084  
SLICE_X72Y30.YQ                   SLICE_X71Y10.SR                       1.296  
SLICE_X72Y30.YQ                   SLICE_X70Y13.SR                       1.978  
SLICE_X72Y30.YQ                   SLICE_X71Y12.SR                       1.357  
SLICE_X72Y30.YQ                   SLICE_X71Y14.SR                       1.680  
SLICE_X72Y30.YQ                   SLICE_X48Y0.SR                        2.798  
SLICE_X72Y30.YQ                   SLICE_X48Y1.SR                        3.153  
SLICE_X72Y30.YQ                   SLICE_X46Y1.SR                        3.154  
SLICE_X72Y30.YQ                   SLICE_X38Y2.SR                        4.582  
SLICE_X72Y30.YQ                   SLICE_X39Y2.SR                        4.582  
SLICE_X72Y30.YQ                   SLICE_X39Y12.SR                       3.431  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/
SYNC_GMII_MII_TX_RESET_I/RESET_OUT"         MAXDELAY = 6.1 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   3.226ns.
--------------------------------------------------------------------------------
Slack:                  2.874ns nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT
Report:    3.226ns delay meets   6.100ns timing constraint by 2.874ns
From                              To                                Delay(ns)
SLICE_X95Y29.YQ                   SLICE_X68Y15.SR                       1.907  
SLICE_X95Y29.YQ                   SLICE_X108Y3.SR                       2.296  
SLICE_X95Y29.YQ                   SLICE_X110Y2.SR                       2.803  
SLICE_X95Y29.YQ                   SLICE_X66Y13.SR                       2.298  
SLICE_X95Y29.YQ                   SLICE_X120Y11.SR                      2.617  
SLICE_X95Y29.YQ                   SLICE_X67Y15.SR                       1.879  
SLICE_X95Y29.YQ                   SLICE_X94Y12.SR                       0.875  
SLICE_X95Y29.YQ                   SLICE_X108Y0.SR                       2.648  
SLICE_X95Y29.YQ                   SLICE_X133Y24.SR                      2.202  
SLICE_X95Y29.YQ                   SLICE_X135Y22.SR                      2.562  
SLICE_X95Y29.YQ                   SLICE_X125Y27.SR                      2.191  
SLICE_X95Y29.YQ                   SLICE_X78Y15.SR                       1.682  
SLICE_X95Y29.YQ                   SLICE_X125Y26.SR                      2.090  
SLICE_X95Y29.YQ                   SLICE_X84Y4.SR                        1.532  
SLICE_X95Y29.YQ                   SLICE_X122Y19.SR                      2.747  
SLICE_X95Y29.YQ                   SLICE_X84Y12.SR                       1.562  
SLICE_X95Y29.YQ                   SLICE_X139Y28.SR                      2.823  
SLICE_X95Y29.YQ                   SLICE_X133Y32.SR                      2.197  
SLICE_X95Y29.YQ                   SLICE_X135Y24.SR                      2.441  
SLICE_X95Y29.YQ                   SLICE_X136Y26.SR                      2.833  
SLICE_X95Y29.YQ                   SLICE_X132Y32.SR                      2.197  
SLICE_X95Y29.YQ                   SLICE_X135Y25.SR                      2.701  
SLICE_X95Y29.YQ                   SLICE_X136Y23.SR                      3.092  
SLICE_X95Y29.YQ                   SLICE_X136Y28.SR                      2.822  
SLICE_X95Y29.YQ                   SLICE_X139Y29.SR                      3.052  
SLICE_X95Y29.YQ                   SLICE_X138Y26.SR                      3.051  
SLICE_X95Y29.YQ                   SLICE_X137Y26.SR                      2.833  
SLICE_X95Y29.YQ                   SLICE_X139Y26.SR                      3.051  
SLICE_X95Y29.YQ                   SLICE_X132Y20.SR                      2.933  
SLICE_X95Y29.YQ                   SLICE_X135Y20.SR                      3.145  
SLICE_X95Y29.YQ                   SLICE_X132Y21.SR                      3.045  
SLICE_X95Y29.YQ                   SLICE_X69Y15.SR                       1.907  
SLICE_X95Y29.YQ                   SLICE_X123Y24.SR                      2.139  
SLICE_X95Y29.YQ                   SLICE_X89Y16.SR                       1.110  
SLICE_X95Y29.YQ                   SLICE_X88Y16.SR                       1.110  
SLICE_X95Y29.YQ                   SLICE_X87Y15.SR                       1.207  
SLICE_X95Y29.YQ                   SLICE_X120Y3.G1                       2.973  
SLICE_X95Y29.YQ                   SLICE_X114Y2.SR                       3.029  
SLICE_X95Y29.YQ                   SLICE_X115Y0.SR                       2.873  
SLICE_X95Y29.YQ                   SLICE_X114Y8.SR                       2.665  
SLICE_X95Y29.YQ                   SLICE_X123Y9.SR                       2.830  
SLICE_X95Y29.YQ                   SLICE_X125Y7.SR                       2.478  
SLICE_X95Y29.YQ                   SLICE_X123Y18.G2                      3.062  
SLICE_X95Y29.YQ                   SLICE_X109Y15.SR                      2.484  
SLICE_X95Y29.YQ                   SLICE_X84Y10.SR                       1.558  
SLICE_X95Y29.YQ                   SLICE_X132Y27.SR                      2.348  
SLICE_X95Y29.YQ                   SLICE_X133Y50.SR                      2.058  
SLICE_X95Y29.YQ                   SLICE_X133Y57.SR                      2.223  
SLICE_X95Y29.YQ                   SLICE_X129Y43.SR                      2.364  
SLICE_X95Y29.YQ                   SLICE_X126Y44.SR                      2.710  
SLICE_X95Y29.YQ                   SLICE_X85Y12.SR                       1.562  
SLICE_X95Y29.YQ                   SLICE_X133Y22.SR                      2.561  
SLICE_X95Y29.YQ                   SLICE_X134Y23.SR                      3.055  
SLICE_X95Y29.YQ                   SLICE_X78Y12.SR                       1.704  
SLICE_X95Y29.YQ                   SLICE_X120Y8.SR                       2.454  
SLICE_X95Y29.YQ                   SLICE_X115Y2.SR                       3.029  
SLICE_X95Y29.YQ                   SLICE_X115Y3.SR                       3.226  
SLICE_X95Y29.YQ                   SLICE_X115Y4.SR                       2.838  
SLICE_X95Y29.YQ                   SLICE_X115Y5.SR                       2.887  
SLICE_X95Y29.YQ                   SLICE_X115Y6.SR                       2.848  
SLICE_X95Y29.YQ                   SLICE_X115Y7.SR                       3.028  
SLICE_X95Y29.YQ                   SLICE_X115Y8.SR                       2.665  
SLICE_X95Y29.YQ                   SLICE_X115Y9.SR                       2.443  
SLICE_X95Y29.YQ                   SLICE_X78Y10.SR                       2.110  
SLICE_X95Y29.YQ                   SLICE_X123Y20.SR                      2.787  
SLICE_X95Y29.YQ                   SLICE_X128Y32.SR                      2.195  
SLICE_X95Y29.YQ                   SLICE_X85Y4.SR                        1.532  
SLICE_X95Y29.YQ                   SLICE_X86Y4.SR                        1.721  
SLICE_X95Y29.YQ                   SLICE_X128Y10.SR                      2.859  
SLICE_X95Y29.YQ                   SLICE_X135Y27.SR                      2.493  
SLICE_X95Y29.YQ                   SLICE_X95Y12.SR                       0.875  
SLICE_X95Y29.YQ                   SLICE_X95Y11.SR                       0.890  
SLICE_X95Y29.YQ                   SLICE_X99Y11.SR                       1.690  
SLICE_X95Y29.YQ                   SLICE_X98Y13.SR                       1.505  
SLICE_X95Y29.YQ                   SLICE_X95Y14.SR                       1.660  
SLICE_X95Y29.YQ                   SLICE_X88Y3.SR                        1.336  
SLICE_X95Y29.YQ                   SLICE_X88Y2.SR                        1.672  
SLICE_X95Y29.YQ                   SLICE_X109Y0.SR                       2.648  
SLICE_X95Y29.YQ                   SLICE_X122Y26.SR                      2.138  
SLICE_X95Y29.YQ                   SLICE_X78Y14.SR                       2.050  
SLICE_X95Y29.YQ                   SLICE_X66Y12.SR                       1.852  
SLICE_X95Y29.YQ                   SLICE_X67Y14.SR                       2.660  
SLICE_X95Y29.YQ                   SLICE_X98Y53.SR                       1.532  
SLICE_X95Y29.YQ                   SLICE_X121Y9.SR                       2.450  
SLICE_X95Y29.YQ                   SLICE_X134Y29.SR                      2.653  
SLICE_X95Y29.YQ                   SLICE_X93Y13.SR                       1.500  
SLICE_X95Y29.YQ                   SLICE_X98Y12.SR                       1.533  
SLICE_X95Y29.YQ                   SLICE_X120Y9.SR                       2.450  
SLICE_X95Y29.YQ                   SLICE_X120Y13.SR                      2.298  
SLICE_X95Y29.YQ                   SLICE_X124Y28.SR                      2.518  
SLICE_X95Y29.YQ                   SLICE_X125Y28.SR                      2.518  
SLICE_X95Y29.YQ                   SLICE_X92Y12.SR                       1.690  
SLICE_X95Y29.YQ                   SLICE_X84Y13.SR                       1.562  
SLICE_X95Y29.YQ                   SLICE_X134Y22.SR                      2.562  
SLICE_X95Y29.YQ                   SLICE_X133Y33.SR                      2.566  
SLICE_X95Y29.YQ                   SLICE_X134Y28.SR                      2.558  
SLICE_X95Y29.YQ                   SLICE_X114Y3.SR                       3.226  
SLICE_X95Y29.YQ                   SLICE_X79Y7.SR                        2.068  
SLICE_X95Y29.YQ                   SLICE_X114Y12.SR                      3.083  
SLICE_X95Y29.YQ                   SLICE_X108Y2.SR                       2.804  
SLICE_X95Y29.YQ                   SLICE_X134Y24.SR                      2.441  
SLICE_X95Y29.YQ                   SLICE_X132Y33.SR                      2.566  
SLICE_X95Y29.YQ                   SLICE_X121Y26.SR                      1.940  
SLICE_X95Y29.YQ                   SLICE_X109Y14.SR                      2.297  
SLICE_X95Y29.YQ                   SLICE_X124Y26.SR                      2.090  
SLICE_X95Y29.YQ                   SLICE_X86Y14.SR                       1.753  
SLICE_X95Y29.YQ                   SLICE_X87Y14.SR                       1.753  
SLICE_X95Y29.YQ                   SLICE_X88Y17.SR                       1.586  
SLICE_X95Y29.YQ                   SLICE_X89Y14.SR                       1.974  
SLICE_X95Y29.YQ                   SLICE_X86Y15.SR                       1.207  
SLICE_X95Y29.YQ                   SLICE_X120Y10.SR                      2.664  
SLICE_X95Y29.YQ                   SLICE_X85Y11.SR                       1.558  
SLICE_X95Y29.YQ                   SLICE_X99Y12.SR                       1.533  
SLICE_X95Y29.YQ                   SLICE_X79Y10.SR                       2.110  
SLICE_X95Y29.YQ                   SLICE_X78Y6.SR                        2.134  
SLICE_X95Y29.YQ                   SLICE_X79Y6.SR                        2.134  
SLICE_X95Y29.YQ                   SLICE_X79Y5.SR                        2.432  
SLICE_X95Y29.YQ                   SLICE_X127Y5.SR                       2.648  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/
SYNC_GMII_MII_TX_RESET_I/RESET_OUT_shift1"         MAXDELAY = 6.1 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.529ns.
--------------------------------------------------------------------------------
Slack:                  5.571ns nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_shift1
Report:    0.529ns delay meets   6.100ns timing constraint by 5.571ns
From                              To                                Delay(ns)
SLICE_X88Y3.YQ                    SLICE_X88Y3.BX                        0.529  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/
SYNC_GMII_MII_TX_RESET_I/RESET_OUT_shift2"         MAXDELAY = 6.1 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.795ns.
--------------------------------------------------------------------------------
Slack:                  5.305ns nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_shift2
Report:    0.795ns delay meets   6.100ns timing constraint by 5.305ns
From                              To                                Delay(ns)
SLICE_X88Y3.XQ                    SLICE_X88Y2.BY                        0.795  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/
SYNC_GMII_MII_TX_RESET_I/RESET_OUT_shift3"         MAXDELAY = 6.1 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.532ns.
--------------------------------------------------------------------------------
Slack:                  5.568ns nf2_core/mac_groups[1].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_shift3
Report:    0.532ns delay meets   6.100ns timing constraint by 5.568ns
From                              To                                Delay(ns)
SLICE_X88Y2.YQ                    SLICE_X84Y4.F2                        0.532  
SLICE_X88Y2.YQ                    SLICE_X84Y4.G2                        0.513  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/
RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT"         MAXDELAY = 6.1 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   5.073ns.
--------------------------------------------------------------------------------
Slack:                  1.027ns nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/RXGMIIRSTGENEN.SYNC_GMII_MII_RX_RESET_I/RESET_OUT
Report:    5.073ns delay meets   6.100ns timing constraint by 1.027ns
From                              To                                Delay(ns)
SLICE_X65Y29.YQ                   SLICE_X39Y10.SR                       2.033  
SLICE_X65Y29.YQ                   SLICE_X56Y22.SR                       1.220  
SLICE_X65Y29.YQ                   SLICE_X56Y28.SR                       1.267  
SLICE_X65Y29.YQ                   SLICE_X31Y9.SR                        2.765  
SLICE_X65Y29.YQ                   SLICE_X60Y20.SR                       1.200  
SLICE_X65Y29.YQ                   SLICE_X65Y21.SR                       0.636  
SLICE_X65Y29.YQ                   SLICE_X65Y20.SR                       0.636  
SLICE_X65Y29.YQ                   SLICE_X62Y26.SR                       0.706  
SLICE_X65Y29.YQ                   SLICE_X60Y32.SR                       0.920  
SLICE_X65Y29.YQ                   SLICE_X56Y25.SR                       1.209  
SLICE_X65Y29.YQ                   SLICE_X21Y13.SR                       3.205  
SLICE_X65Y29.YQ                   SLICE_X20Y12.SR                       2.871  
SLICE_X65Y29.YQ                   SLICE_X45Y12.SR                       1.995  
SLICE_X65Y29.YQ                   SLICE_X65Y40.SR                       0.884  
SLICE_X65Y29.YQ                   SLICE_X58Y26.SR                       0.889  
SLICE_X65Y29.YQ                   SLICE_X39Y13.SR                       2.789  
SLICE_X65Y29.YQ                   SLICE_X60Y35.SR                       0.909  
SLICE_X65Y29.YQ                   SLICE_X66Y27.SR                       0.534  
SLICE_X65Y29.YQ                   SLICE_X62Y14.SR                       1.065  
SLICE_X65Y29.YQ                   SLICE_X53Y36.SR                       1.267  
SLICE_X65Y29.YQ                   SLICE_X52Y23.SR                       1.247  
SLICE_X65Y29.YQ                   SLICE_X62Y25.SR                       1.211  
SLICE_X65Y29.YQ                   SLICE_X56Y45.SR                       1.638  
SLICE_X65Y29.YQ                   SLICE_X47Y55.SR                       2.794  
SLICE_X65Y29.YQ                   SLICE_X57Y60.SR                       2.579  
SLICE_X65Y29.YQ                   SLICE_X47Y75.SR                       3.124  
SLICE_X65Y29.YQ                   SLICE_X60Y71.SR                       3.225  
SLICE_X65Y29.YQ                   SLICE_X66Y26.SR                       0.674  
SLICE_X65Y29.YQ                   SLICE_X21Y4.SR                        3.421  
SLICE_X65Y29.YQ                   SLICE_X24Y6.SR                        3.061  
SLICE_X65Y29.YQ                   SLICE_X31Y8.SR                        2.390  
SLICE_X65Y29.YQ                   SLICE_X25Y7.SR                        3.782  
SLICE_X65Y29.YQ                   SLICE_X24Y9.SR                        3.182  
SLICE_X65Y29.YQ                   SLICE_X25Y6.SR                        3.061  
SLICE_X65Y29.YQ                   SLICE_X60Y34.SR                       1.266  
SLICE_X65Y29.YQ                   SLICE_X58Y18.SR                       1.383  
SLICE_X65Y29.YQ                   SLICE_X64Y42.SR                       1.258  
SLICE_X65Y29.YQ                   SLICE_X63Y25.SR                       1.211  
SLICE_X65Y29.YQ                   SLICE_X54Y23.SR                       1.245  
SLICE_X65Y29.YQ                   SLICE_X58Y25.SR                       1.209  
SLICE_X65Y29.YQ                   SLICE_X56Y53.SR                       2.443  
SLICE_X65Y29.YQ                   SLICE_X65Y28.SR                       0.880  
SLICE_X65Y29.YQ                   SLICE_X58Y27.SR                       1.382  
SLICE_X65Y29.YQ                   SLICE_X58Y20.SR                       1.201  
SLICE_X65Y29.YQ                   SLICE_X51Y17.SR                       1.829  
SLICE_X65Y29.YQ                   SLICE_X65Y24.SR                       0.619  
SLICE_X65Y29.YQ                   SLICE_X55Y22.SR                       1.221  
SLICE_X65Y29.YQ                   SLICE_X30Y9.SR                        2.765  
SLICE_X65Y29.YQ                   SLICE_X31Y10.SR                       2.409  
SLICE_X65Y29.YQ                   SLICE_X33Y11.SR                       2.775  
SLICE_X65Y29.YQ                   SLICE_X31Y11.SR                       2.776  
SLICE_X65Y29.YQ                   SLICE_X61Y16.SR                       1.377  
SLICE_X65Y29.YQ                   SLICE_X58Y16.SR                       1.377  
SLICE_X65Y29.YQ                   SLICE_X33Y8.SR                        2.390  
SLICE_X65Y29.YQ                   SLICE_X32Y13.SR                       2.597  
SLICE_X65Y29.YQ                   SLICE_X32Y8.SR                        2.390  
SLICE_X65Y29.YQ                   SLICE_X32Y9.SR                        2.770  
SLICE_X65Y29.YQ                   SLICE_X49Y19.SR                       1.841  
SLICE_X65Y29.YQ                   SLICE_X48Y19.SR                       1.841  
SLICE_X65Y29.YQ                   SLICE_X54Y25.SR                       1.392  
SLICE_X65Y29.YQ                   SLICE_X50Y16.SR                       2.362  
SLICE_X65Y29.YQ                   SLICE_X51Y19.SR                       1.658  
SLICE_X65Y29.YQ                   SLICE_X49Y17.SR                       2.012  
SLICE_X65Y29.YQ                   SLICE_X57Y44.SR                       2.402  
SLICE_X65Y29.YQ                   SLICE_X53Y23.SR                       1.247  
SLICE_X65Y29.YQ                   SLICE_X47Y49.SR                       2.786  
SLICE_X65Y29.YQ                   SLICE_X51Y18.SR                       1.828  
SLICE_X65Y29.YQ                   SLICE_X57Y61.SR                       2.579  
SLICE_X65Y29.YQ                   SLICE_X47Y70.SR                       3.307  
SLICE_X65Y29.YQ                   SLICE_X52Y18.SR                       1.797  
SLICE_X65Y29.YQ                   SLICE_X60Y26.SR                       0.889  
SLICE_X65Y29.YQ                   SLICE_X57Y52.SR                       2.443  
SLICE_X65Y29.YQ                   SLICE_X45Y57.SR                       3.137  
SLICE_X65Y29.YQ                   SLICE_X57Y66.SR                       2.555  
SLICE_X65Y29.YQ                   SLICE_X47Y78.SR                       3.895  
SLICE_X65Y29.YQ                   SLICE_X52Y19.SR                       1.627  
SLICE_X65Y29.YQ                   SLICE_X20Y14.SR                       3.031  
SLICE_X65Y29.YQ                   SLICE_X21Y17.SR                       3.560  
SLICE_X65Y29.YQ                   SLICE_X6Y11.SR                        4.370  
SLICE_X65Y29.YQ                   SLICE_X58Y24.SR                       1.379  
SLICE_X65Y29.YQ                   SLICE_X64Y26.SR                       0.673  
SLICE_X65Y29.YQ                   SLICE_X7Y10.SR                        5.073  
SLICE_X65Y29.YQ                   SLICE_X59Y26.SR                       0.889  
SLICE_X65Y29.YQ                   SLICE_X59Y22.SR                       1.036  
SLICE_X65Y29.YQ                   SLICE_X57Y26.SR                       2.519  
SLICE_X65Y29.YQ                   SLICE_X59Y18.SR                       1.383  
SLICE_X65Y29.YQ                   SLICE_X61Y57.SR                       3.132  
SLICE_X65Y29.YQ                   SLICE_X54Y27.SR                       1.565  
SLICE_X65Y29.YQ                   SLICE_X54Y18.SR                       1.799  
SLICE_X65Y29.YQ                   SLICE_X61Y25.SR                       1.210  
SLICE_X65Y29.YQ                   SLICE_X64Y23.SR                       0.628  
SLICE_X65Y29.YQ                   SLICE_X61Y22.SR                       1.034  
SLICE_X65Y29.YQ                   SLICE_X47Y14.SR                       1.788  
SLICE_X65Y29.YQ                   SLICE_X58Y21.SR                       1.244  
SLICE_X65Y29.YQ                   SLICE_X33Y10.SR                       2.408  
SLICE_X65Y29.YQ                   SLICE_X65Y25.SR                       0.619  
SLICE_X65Y29.YQ                   SLICE_X64Y25.SR                       0.619  
SLICE_X65Y29.YQ                   SLICE_X59Y32.SR                       0.918  
SLICE_X65Y29.YQ                   SLICE_X54Y19.SR                       1.629  
SLICE_X65Y29.YQ                   SLICE_X55Y56.SR                       2.637  
SLICE_X65Y29.YQ                   SLICE_X57Y27.SR                       1.382  
SLICE_X65Y29.YQ                   SLICE_X45Y10.G4                       1.827  
SLICE_X65Y29.YQ                   SLICE_X59Y20.SR                       1.201  
SLICE_X65Y29.YQ                   SLICE_X20Y5.SR                        3.540  
SLICE_X65Y29.YQ                   SLICE_X66Y24.SR                       0.903  
SLICE_X65Y29.YQ                   SLICE_X39Y6.SR                        2.221  
SLICE_X65Y29.YQ                   SLICE_X53Y18.SR                       1.797  
SLICE_X65Y29.YQ                   SLICE_X63Y17.SR                       1.424  
SLICE_X65Y29.YQ                   SLICE_X67Y25.SR                       0.664  
SLICE_X65Y29.YQ                   SLICE_X57Y25.SR                       1.209  
SLICE_X65Y29.YQ                   SLICE_X57Y22.SR                       1.220  
SLICE_X65Y29.YQ                   SLICE_X57Y90.SR                       2.723  
SLICE_X65Y29.YQ                   SLICE_X58Y19.SR                       1.817  
SLICE_X65Y29.YQ                   SLICE_X57Y24.SR                       1.380  
SLICE_X65Y29.YQ                   SLICE_X63Y16.SR                       1.405  
SLICE_X65Y29.YQ                   SLICE_X58Y23.SR                       1.046  
SLICE_X65Y29.YQ                   SLICE_X56Y24.SR                       1.380  
SLICE_X65Y29.YQ                   SLICE_X64Y27.SR                       0.531  
SLICE_X65Y29.YQ                   SLICE_X67Y27.SR                       0.534  
SLICE_X65Y29.YQ                   SLICE_X51Y14.SR                       2.002  
SLICE_X65Y29.YQ                   SLICE_X44Y12.SR                       1.995  
SLICE_X65Y29.YQ                   SLICE_X38Y13.SR                       2.789  
SLICE_X65Y29.YQ                   SLICE_X59Y17.SR                       1.420  
SLICE_X65Y29.YQ                   SLICE_X65Y23.SR                       0.628  
SLICE_X65Y29.YQ                   SLICE_X69Y10.SR                       1.445  
SLICE_X65Y29.YQ                   SLICE_X69Y11.SR                       2.238  
SLICE_X65Y29.YQ                   SLICE_X69Y12.SR                       1.827  
SLICE_X65Y29.YQ                   SLICE_X69Y13.SR                       2.611  
SLICE_X65Y29.YQ                   SLICE_X69Y14.SR                       1.250  
SLICE_X65Y29.YQ                   SLICE_X20Y15.SR                       3.547  
SLICE_X65Y29.YQ                   SLICE_X21Y14.SR                       3.031  
SLICE_X65Y29.YQ                   SLICE_X21Y15.SR                       3.547  
SLICE_X65Y29.YQ                   SLICE_X7Y11.SR                        4.370  
SLICE_X65Y29.YQ                   SLICE_X6Y10.SR                        5.073  
SLICE_X65Y29.YQ                   SLICE_X30Y11.SR                       2.776  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/
SYNC_GMII_MII_TX_RESET_I/RESET_OUT"         MAXDELAY = 6.1 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   4.194ns.
--------------------------------------------------------------------------------
Slack:                  1.906ns nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT
Report:    4.194ns delay meets   6.100ns timing constraint by 1.906ns
From                              To                                Delay(ns)
SLICE_X86Y28.YQ                   SLICE_X71Y0.SR                        1.681  
SLICE_X86Y28.YQ                   SLICE_X121Y20.SR                      2.203  
SLICE_X86Y28.YQ                   SLICE_X119Y20.SR                      2.200  
SLICE_X86Y28.YQ                   SLICE_X67Y7.SR                        1.759  
SLICE_X86Y28.YQ                   SLICE_X105Y18.SR                      1.677  
SLICE_X86Y28.YQ                   SLICE_X67Y4.SR                        2.197  
SLICE_X86Y28.YQ                   SLICE_X60Y8.SR                        2.515  
SLICE_X86Y28.YQ                   SLICE_X135Y6.SR                       3.627  
SLICE_X86Y28.YQ                   SLICE_X105Y24.SR                      1.659  
SLICE_X86Y28.YQ                   SLICE_X111Y30.SR                      1.503  
SLICE_X86Y28.YQ                   SLICE_X106Y31.SR                      1.649  
SLICE_X86Y28.YQ                   SLICE_X58Y3.SR                        2.157  
SLICE_X86Y28.YQ                   SLICE_X107Y31.SR                      1.649  
SLICE_X86Y28.YQ                   SLICE_X43Y1.SR                        2.675  
SLICE_X86Y28.YQ                   SLICE_X100Y18.SR                      1.889  
SLICE_X86Y28.YQ                   SLICE_X49Y4.SR                        3.046  
SLICE_X86Y28.YQ                   SLICE_X116Y26.SR                      1.603  
SLICE_X86Y28.YQ                   SLICE_X113Y33.SR                      1.576  
SLICE_X86Y28.YQ                   SLICE_X114Y31.SR                      1.982  
SLICE_X86Y28.YQ                   SLICE_X115Y22.SR                      1.791  
SLICE_X86Y28.YQ                   SLICE_X113Y32.SR                      2.328  
SLICE_X86Y28.YQ                   SLICE_X110Y33.SR                      1.505  
SLICE_X86Y28.YQ                   SLICE_X113Y23.SR                      2.385  
SLICE_X86Y28.YQ                   SLICE_X114Y24.SR                      1.963  
SLICE_X86Y28.YQ                   SLICE_X116Y27.SR                      2.170  
SLICE_X86Y28.YQ                   SLICE_X118Y25.SR                      2.548  
SLICE_X86Y28.YQ                   SLICE_X119Y24.SR                      1.965  
SLICE_X86Y28.YQ                   SLICE_X116Y23.SR                      2.575  
SLICE_X86Y28.YQ                   SLICE_X112Y23.SR                      2.385  
SLICE_X86Y28.YQ                   SLICE_X114Y25.SR                      2.732  
SLICE_X86Y28.YQ                   SLICE_X113Y25.SR                      2.733  
SLICE_X86Y28.YQ                   SLICE_X71Y1.SR                        1.439  
SLICE_X86Y28.YQ                   SLICE_X106Y25.SR                      2.394  
SLICE_X86Y28.YQ                   SLICE_X61Y2.SR                        2.216  
SLICE_X86Y28.YQ                   SLICE_X59Y1.SR                        2.506  
SLICE_X86Y28.YQ                   SLICE_X61Y1.SR                        2.509  
SLICE_X86Y28.YQ                   SLICE_X130Y8.G2                       3.696  
SLICE_X86Y28.YQ                   SLICE_X135Y1.SR                       4.105  
SLICE_X86Y28.YQ                   SLICE_X135Y2.SR                       3.793  
SLICE_X86Y28.YQ                   SLICE_X137Y3.SR                       4.194  
SLICE_X86Y28.YQ                   SLICE_X137Y2.SR                       4.014  
SLICE_X86Y28.YQ                   SLICE_X130Y4.SR                       3.794  
SLICE_X86Y28.YQ                   SLICE_X111Y9.G4                       2.083  
SLICE_X86Y28.YQ                   SLICE_X67Y6.SR                        2.144  
SLICE_X86Y28.YQ                   SLICE_X48Y5.SR                        2.518  
SLICE_X86Y28.YQ                   SLICE_X107Y28.SR                      1.071  
SLICE_X86Y28.YQ                   SLICE_X100Y69.SR                      2.422  
SLICE_X86Y28.YQ                   SLICE_X101Y70.SR                      3.025  
SLICE_X86Y28.YQ                   SLICE_X101Y75.SR                      3.000  
SLICE_X86Y28.YQ                   SLICE_X100Y75.SR                      3.000  
SLICE_X86Y28.YQ                   SLICE_X49Y7.SR                        2.871  
SLICE_X86Y28.YQ                   SLICE_X109Y24.SR                      1.847  
SLICE_X86Y28.YQ                   SLICE_X109Y29.SR                      2.192  
SLICE_X86Y28.YQ                   SLICE_X43Y4.SR                        3.230  
SLICE_X86Y28.YQ                   SLICE_X104Y18.SR                      1.677  
SLICE_X86Y28.YQ                   SLICE_X117Y18.SR                      1.981  
SLICE_X86Y28.YQ                   SLICE_X117Y19.SR                      2.733  
SLICE_X86Y28.YQ                   SLICE_X117Y20.SR                      2.182  
SLICE_X86Y28.YQ                   SLICE_X117Y21.SR                      2.747  
SLICE_X86Y28.YQ                   SLICE_X117Y22.SR                      1.822  
SLICE_X86Y28.YQ                   SLICE_X117Y23.SR                      2.575  
SLICE_X86Y28.YQ                   SLICE_X117Y24.SR                      1.962  
SLICE_X86Y28.YQ                   SLICE_X117Y25.SR                      2.549  
SLICE_X86Y28.YQ                   SLICE_X40Y3.SR                        3.049  
SLICE_X86Y28.YQ                   SLICE_X107Y22.SR                      1.475  
SLICE_X86Y28.YQ                   SLICE_X105Y60.SR                      2.236  
SLICE_X86Y28.YQ                   SLICE_X40Y1.SR                        2.675  
SLICE_X86Y28.YQ                   SLICE_X45Y0.SR                        2.675  
SLICE_X86Y28.YQ                   SLICE_X111Y18.SR                      1.894  
SLICE_X86Y28.YQ                   SLICE_X115Y26.SR                      1.586  
SLICE_X86Y28.YQ                   SLICE_X61Y9.SR                        2.519  
SLICE_X86Y28.YQ                   SLICE_X59Y5.SR                        2.217  
SLICE_X86Y28.YQ                   SLICE_X58Y5.SR                        2.217  
SLICE_X86Y28.YQ                   SLICE_X61Y4.SR                        2.506  
SLICE_X86Y28.YQ                   SLICE_X61Y5.SR                        2.217  
SLICE_X86Y28.YQ                   SLICE_X44Y1.SR                        2.662  
SLICE_X86Y28.YQ                   SLICE_X44Y0.SR                        2.675  
SLICE_X86Y28.YQ                   SLICE_X121Y21.SR                      2.935  
SLICE_X86Y28.YQ                   SLICE_X108Y26.SR                      1.274  
SLICE_X86Y28.YQ                   SLICE_X60Y3.SR                        2.161  
SLICE_X86Y28.YQ                   SLICE_X66Y7.SR                        1.759  
SLICE_X86Y28.YQ                   SLICE_X67Y5.SR                        2.056  
SLICE_X86Y28.YQ                   SLICE_X86Y53.SR                       1.364  
SLICE_X86Y28.YQ                   SLICE_X105Y19.SR                      2.241  
SLICE_X86Y28.YQ                   SLICE_X114Y26.SR                      1.586  
SLICE_X86Y28.YQ                   SLICE_X60Y7.SR                        2.157  
SLICE_X86Y28.YQ                   SLICE_X61Y7.SR                        2.157  
SLICE_X86Y28.YQ                   SLICE_X104Y19.SR                      2.241  
SLICE_X86Y28.YQ                   SLICE_X107Y18.SR                      1.680  
SLICE_X86Y28.YQ                   SLICE_X100Y41.SR                      1.428  
SLICE_X86Y28.YQ                   SLICE_X107Y33.SR                      1.688  
SLICE_X86Y28.YQ                   SLICE_X61Y8.SR                        2.515  
SLICE_X86Y28.YQ                   SLICE_X42Y4.SR                        3.230  
SLICE_X86Y28.YQ                   SLICE_X111Y31.SR                      1.997  
SLICE_X86Y28.YQ                   SLICE_X112Y32.SR                      2.328  
SLICE_X86Y28.YQ                   SLICE_X115Y27.SR                      2.170  
SLICE_X86Y28.YQ                   SLICE_X115Y21.SR                      2.746  
SLICE_X86Y28.YQ                   SLICE_X42Y2.SR                        3.018  
SLICE_X86Y28.YQ                   SLICE_X70Y14.SR                       2.736  
SLICE_X86Y28.YQ                   SLICE_X120Y21.SR                      2.935  
SLICE_X86Y28.YQ                   SLICE_X115Y30.SR                      1.935  
SLICE_X86Y28.YQ                   SLICE_X112Y33.SR                      1.576  
SLICE_X86Y28.YQ                   SLICE_X105Y33.SR                      1.689  
SLICE_X86Y28.YQ                   SLICE_X70Y10.SR                       2.564  
SLICE_X86Y28.YQ                   SLICE_X107Y30.SR                      1.687  
SLICE_X86Y28.YQ                   SLICE_X60Y1.SR                        2.509  
SLICE_X86Y28.YQ                   SLICE_X58Y1.SR                        2.506  
SLICE_X86Y28.YQ                   SLICE_X60Y0.SR                        1.871  
SLICE_X86Y28.YQ                   SLICE_X61Y0.SR                        1.871  
SLICE_X86Y28.YQ                   SLICE_X62Y0.SR                        1.870  
SLICE_X86Y28.YQ                   SLICE_X101Y19.SR                      1.157  
SLICE_X86Y28.YQ                   SLICE_X48Y4.SR                        3.046  
SLICE_X86Y28.YQ                   SLICE_X60Y5.SR                        2.217  
SLICE_X86Y28.YQ                   SLICE_X41Y2.SR                        3.019  
SLICE_X86Y28.YQ                   SLICE_X42Y3.SR                        3.023  
SLICE_X86Y28.YQ                   SLICE_X43Y2.SR                        3.018  
SLICE_X86Y28.YQ                   SLICE_X43Y3.SR                        3.023  
SLICE_X86Y28.YQ                   SLICE_X118Y12.SR                      2.540  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/
SYNC_GMII_MII_TX_RESET_I/RESET_OUT_shift1"         MAXDELAY = 6.1 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.527ns.
--------------------------------------------------------------------------------
Slack:                  5.573ns nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_shift1
Report:    0.527ns delay meets   6.100ns timing constraint by 5.573ns
From                              To                                Delay(ns)
SLICE_X44Y1.YQ                    SLICE_X44Y1.BX                        0.527  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/
SYNC_GMII_MII_TX_RESET_I/RESET_OUT_shift2"         MAXDELAY = 6.1 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.530ns.
--------------------------------------------------------------------------------
Slack:                  5.570ns nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_shift2
Report:    0.530ns delay meets   6.100ns timing constraint by 5.570ns
From                              To                                Delay(ns)
SLICE_X44Y1.XQ                    SLICE_X44Y0.BY                        0.530  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/
SYNC_GMII_MII_TX_RESET_I/RESET_OUT_shift3"         MAXDELAY = 6.1 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.354ns.
--------------------------------------------------------------------------------
Slack:                  5.746ns nf2_core/mac_groups[0].nf2_mac_grp/tri_mode_eth_mac/BU2/U0/TRIMAC_INST/SYNC_GMII_MII_TX_RESET_I/RESET_OUT_shift3
Report:    0.354ns delay meets   6.100ns timing constraint by 5.746ns
From                              To                                Delay(ns)
SLICE_X44Y0.YQ                    SLICE_X43Y1.F1                        0.354  
SLICE_X44Y0.YQ                    SLICE_X43Y1.G1                        0.340  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_rgmii_falling_to_rising = MAXDELAY FROM TIMEGRP 
"rgmii_falling" TO TIMEGRP         "rgmii_rising" 3.2 ns;

 20 paths analyzed, 20 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum period is   2.792ns.
 Maximum delay is   1.396ns.
--------------------------------------------------------------------------------
Slack:                  1.804ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rgmii_1_io/rgmii_rxd_reg_5 (FF)
  Destination:          rgmii_1_io/gmii_rxd_reg_5 (FF)
  Requirement:          3.200ns
  Data Path Delay:      1.395ns (Levels of Logic = 0)
  Clock Path Skew:      -0.001ns (-0.063 - -0.062)
  Source Clock:         rx_rgmii_1_clk_int falling at 4.000ns
  Destination Clock:    rx_rgmii_1_clk_int rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: rgmii_1_io/rgmii_rxd_reg_5 to rgmii_1_io/gmii_rxd_reg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y1.XQ       Tcko                  0.370   rgmii_1_io/rgmii_rxd_reg<5>
                                                       rgmii_1_io/rgmii_rxd_reg_5
    SLICE_X11Y3.BX       net (fanout=1)        0.817   rgmii_1_io/rgmii_rxd_reg<5>
    SLICE_X11Y3.CLK      Tdick                 0.208   rgmii_1_io/gmii_rxd_reg<5>
                                                       rgmii_1_io/gmii_rxd_reg_5
    -------------------------------------------------  ---------------------------
    Total                                      1.395ns (0.578ns logic, 0.817ns route)
                                                       (41.4% logic, 58.6% route)

--------------------------------------------------------------------------------
Slack:                  1.809ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rgmii_2_io/rgmii_rx_ctl_reg (FF)
  Destination:          rgmii_2_io/gmii_rx_er_reg (FF)
  Requirement:          3.200ns
  Data Path Delay:      1.391ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         rx_rgmii_2_clk_int falling at 4.000ns
  Destination Clock:    rx_rgmii_2_clk_int rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: rgmii_2_io/rgmii_rx_ctl_reg to rgmii_2_io/gmii_rx_er_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y0.YQ       Tcko                  0.370   rgmii_2_io/rgmii_rx_ctl_reg
                                                       rgmii_2_io/rgmii_rx_ctl_reg
    SLICE_X37Y8.G1       net (fanout=1)        0.746   rgmii_2_io/rgmii_rx_ctl_reg
    SLICE_X37Y8.Y        Tilo                  0.275   rgmii_2_io/gmii_rx_er_reg
                                                       rgmii_2_io/Mxor_gmii_rx_er_reg_xor0000_Result1
    SLICE_X37Y8.DY       net (fanout=1)        0.000   rgmii_2_io/gmii_rx_er_reg_xor0000
    SLICE_X37Y8.CLK      Tdyck                 0.000   rgmii_2_io/gmii_rx_er_reg
                                                       rgmii_2_io/gmii_rx_er_reg
    -------------------------------------------------  ---------------------------
    Total                                      1.391ns (0.645ns logic, 0.746ns route)
                                                       (46.4% logic, 53.6% route)

--------------------------------------------------------------------------------
Slack:                  1.824ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rgmii_0_io/rgmii_rx_ctl_reg (FF)
  Destination:          rgmii_0_io/gmii_rx_er_reg (FF)
  Requirement:          3.200ns
  Data Path Delay:      1.344ns (Levels of Logic = 1)
  Clock Path Skew:      -0.032ns (-0.068 - -0.036)
  Source Clock:         rx_rgmii_0_clk_int falling at 4.000ns
  Destination Clock:    rx_rgmii_0_clk_int rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: rgmii_0_io/rgmii_rx_ctl_reg to rgmii_0_io/gmii_rx_er_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y3.YQ       Tcko                  0.370   rgmii_0_io/rgmii_rx_ctl_reg
                                                       rgmii_0_io/rgmii_rx_ctl_reg
    SLICE_X29Y4.G3       net (fanout=1)        0.699   rgmii_0_io/rgmii_rx_ctl_reg
    SLICE_X29Y4.Y        Tilo                  0.275   rgmii_0_io/gmii_rx_er_reg
                                                       rgmii_0_io/Mxor_gmii_rx_er_reg_xor0000_Result1
    SLICE_X29Y4.DY       net (fanout=1)        0.000   rgmii_0_io/gmii_rx_er_reg_xor0000
    SLICE_X29Y4.CLK      Tdyck                 0.000   rgmii_0_io/gmii_rx_er_reg
                                                       rgmii_0_io/gmii_rx_er_reg
    -------------------------------------------------  ---------------------------
    Total                                      1.344ns (0.645ns logic, 0.699ns route)
                                                       (48.0% logic, 52.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_rx_clk = PERIOD TIMEGRP "rx_clock" 8 ns HIGH 50%;

 32172 paths analyzed, 3876 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum period is   7.840ns.
--------------------------------------------------------------------------------
Slack:                  0.160ns (requirement - (data path - clock path skew + uncertainty))
  Source:               nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/prog_full_i (FF)
  Destination:          nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[4].ram.r/v2.ram/dp2x18.ram.A (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.618ns (Levels of Logic = 4)
  Clock Path Skew:      -0.222ns (-0.476 - -0.254)
  Source Clock:         rx_rgmii_1_clk_int rising at 0.000ns
  Destination Clock:    rx_rgmii_1_clk_int rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/prog_full_i to nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[4].ram.r/v2.ram/dp2x18.ram.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y51.XQ      Tcko                  0.370   nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_almost_full
                                                       nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/prog_full_i
    SLICE_X99Y52.G1      net (fanout=3)        1.153   nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_almost_full
    SLICE_X99Y52.Y       Tilo                  0.275   nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/num_bytes_written_or0000
                                                       nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/num_bytes_written_or000011
    SLICE_X98Y50.G4      net (fanout=4)        0.318   nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/N7
    SLICE_X98Y50.Y       Tilo                  0.275   nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_begin_sync/pulse_in_clkA_d1
                                                       nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_begin_rxclk1
    SLICE_X98Y50.F4      net (fanout=2)        0.057   nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_begin_rxclk
    SLICE_X98Y50.X       Tilo                  0.254   nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_begin_sync/pulse_in_clkA_d1
                                                       nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_wr_en53
    SLICE_X88Y50.G3      net (fanout=9)        0.815   nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_wr_en
    SLICE_X88Y50.Y       Tilo                  0.275   nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/diff_pntr_mux0000<3>
                                                       nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/wpremod/RAM_WR_EN1
    RAMB16_X5Y7.WEA      net (fanout=45)       3.501   nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/DEBUG_RAM_WR_EN
    RAMB16_X5Y7.CLKA     Tbwck                 0.325   nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[4].ram.r/v2.ram/dp2x18.ram
                                                       nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[4].ram.r/v2.ram/dp2x18.ram.A
    -------------------------------------------------  ---------------------------
    Total                                      7.618ns (1.774ns logic, 5.844ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------
Slack:                  0.250ns (requirement - (data path - clock path skew + uncertainty))
  Source:               nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/prog_full_i (FF)
  Destination:          nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_12 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.750ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         rx_rgmii_0_clk_int rising at 0.000ns
  Destination Clock:    rx_rgmii_0_clk_int rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/prog_full_i to nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y110.XQ     Tcko                  0.370   nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_almost_full
                                                       nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/prog_full_i
    SLICE_X53Y104.G3     net (fanout=3)        1.058   nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_almost_full
    SLICE_X53Y104.Y      Tilo                  0.275   nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/num_bytes_written_or0000
                                                       nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/num_bytes_written_or000011
    SLICE_X51Y107.G2     net (fanout=4)        0.553   nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/N7
    SLICE_X51Y107.Y      Tilo                  0.275   nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_pkt_begin_sync/pulse_in_clkA_d1
                                                       nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_pkt_begin_rxclk1
    SLICE_X51Y107.F4     net (fanout=2)        0.057   nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_pkt_begin_rxclk
    SLICE_X51Y107.X      Tilo                  0.254   nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_pkt_begin_sync/pulse_in_clkA_d1
                                                       nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_wr_en53
    SLICE_X36Y110.G2     net (fanout=9)        0.825   nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_wr_en
    SLICE_X36Y110.Y      Tilo                  0.275   nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/diff_pntr_mux0000<3>
                                                       nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/wpremod/RAM_WR_EN1
    SLICE_X11Y124.CE     net (fanout=45)       3.545   nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/DEBUG_RAM_WR_EN
    SLICE_X11Y124.CLK    Tceck                 0.263   nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/debug_wr_pntr_plus2_w<12>
                                                       nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_12
    -------------------------------------------------  ---------------------------
    Total                                      7.750ns (1.712ns logic, 6.038ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Slack:                  0.302ns (requirement - (data path - clock path skew + uncertainty))
  Source:               nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/prog_full_i (FF)
  Destination:          nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp2x18.ram.A (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.466ns (Levels of Logic = 4)
  Clock Path Skew:      -0.232ns (-0.486 - -0.254)
  Source Clock:         rx_rgmii_1_clk_int rising at 0.000ns
  Destination Clock:    rx_rgmii_1_clk_int rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/prog_full_i to nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp2x18.ram.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y51.XQ      Tcko                  0.370   nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_almost_full
                                                       nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/prog_full_i
    SLICE_X99Y52.G1      net (fanout=3)        1.153   nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_almost_full
    SLICE_X99Y52.Y       Tilo                  0.275   nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/num_bytes_written_or0000
                                                       nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/num_bytes_written_or000011
    SLICE_X98Y50.G4      net (fanout=4)        0.318   nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/N7
    SLICE_X98Y50.Y       Tilo                  0.275   nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_begin_sync/pulse_in_clkA_d1
                                                       nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_begin_rxclk1
    SLICE_X98Y50.F4      net (fanout=2)        0.057   nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_begin_rxclk
    SLICE_X98Y50.X       Tilo                  0.254   nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_begin_sync/pulse_in_clkA_d1
                                                       nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_wr_en53
    SLICE_X88Y50.G3      net (fanout=9)        0.815   nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_wr_en
    SLICE_X88Y50.Y       Tilo                  0.275   nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/diff_pntr_mux0000<3>
                                                       nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/wpremod/RAM_WR_EN1
    RAMB16_X5Y8.WEA      net (fanout=45)       3.349   nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/DEBUG_RAM_WR_EN
    RAMB16_X5Y8.CLKA     Tbwck                 0.325   nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp2x18.ram
                                                       nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2.ram/dp2x18.ram.A
    -------------------------------------------------  ---------------------------
    Total                                      7.466ns (1.774ns logic, 5.692ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_tx_clk_gmii = PERIOD TIMEGRP "tx_clock_gmii" 8 ns HIGH 
50%;

 22592 paths analyzed, 3704 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum period is   7.432ns.
--------------------------------------------------------------------------------
Slack:                  0.568ns (requirement - (data path - clock path skew + uncertainty))
  Source:               nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v2.ram/dp36x4.ram.A (RAM)
  Destination:          nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp36x4.ram.A (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.428ns (Levels of Logic = 4)
  Clock Path Skew:      -0.004ns (-0.313 - -0.309)
  Source Clock:         tx_rgmii_clk_int rising at 0.000ns
  Destination Clock:    tx_rgmii_clk_int rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v2.ram/dp36x4.ram.A to nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp36x4.ram.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X5Y4.DOA0     Tbcko                 1.401   nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v2.ram/dp36x4.ram
                                                       nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v2.ram/dp36x4.ram.A
    SLICE_X75Y24.F1      net (fanout=3)        0.959   nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/eop
    SLICE_X75Y24.X       Tilo                  0.254   nf2_core/N149
                                                       nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_rd_en1
    SLICE_X75Y22.G4      net (fanout=2)        0.257   nf2_core/N149
    SLICE_X75Y22.Y       Tilo                  0.275   nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_mac_state_FSM_FFd1
                                                       nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_mac_state_FSM_FFd1-In1
    SLICE_X76Y22.G1      net (fanout=4)        0.538   nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_mac_state_FSM_FFd1-In
    SLICE_X76Y22.Y       Tilo                  0.275   nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/ram_rd_en
                                                       nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_rd_en2
    SLICE_X76Y23.G1      net (fanout=3)        0.179   nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_rd_en
    SLICE_X76Y23.Y       Tilo                  0.275   nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_empty
                                                       nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/mem/tmp_ram_rd_en1
    RAMB16_X5Y5.ENA      net (fanout=3)        2.744   nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/mem/tmp_ram_rd_en
    RAMB16_X5Y5.CLKA     Tbeck                 0.271   nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp36x4.ram
                                                       nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp36x4.ram.A
    -------------------------------------------------  ---------------------------
    Total                                      7.428ns (2.751ns logic, 4.677ns route)
                                                       (37.0% logic, 63.0% route)

--------------------------------------------------------------------------------
Slack:                  0.691ns (requirement - (data path - clock path skew + uncertainty))
  Source:               nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v2.ram/dp36x4.ram.A (RAM)
  Destination:          nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/txf_num_pkts_waiting_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.309ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         tx_rgmii_clk_int rising at 0.000ns
  Destination Clock:    tx_rgmii_clk_int rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v2.ram/dp36x4.ram.A to nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/txf_num_pkts_waiting_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X5Y4.DOA0     Tbcko                 1.401   nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v2.ram/dp36x4.ram
                                                       nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v2.ram/dp36x4.ram.A
    SLICE_X70Y24.G1      net (fanout=3)        1.147   nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/eop
    SLICE_X70Y24.Y       Tilo                  0.275   nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_pkt_sent_sync/pulse_in_clkA_d1
                                                       nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/txf_num_pkts_waiting_or00004_SW0
    SLICE_X70Y24.F4      net (fanout=1)        0.057   nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/txf_num_pkts_waiting_or00004_SW0/O
    SLICE_X70Y24.X       Tilo                  0.254   nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_pkt_sent_sync/pulse_in_clkA_d1
                                                       nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/txf_num_pkts_waiting_or00004
    SLICE_X70Y18.G3      net (fanout=4)        0.445   nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/pkt_sent_txclk
    SLICE_X70Y18.Y       Tilo                  0.275   nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/txf_num_pkts_waiting<0>
                                                       nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/txf_num_pkts_waiting_or0000
    SLICE_X64Y11.BX      net (fanout=10)       1.567   nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/txf_num_pkts_waiting_or0000
    SLICE_X64Y11.X       Tbxx                  0.539   nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/txf_num_pkts_waiting_mux0000<4>47
                                                       nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/txf_num_pkts_waiting_mux0000<4>47_f5
    SLICE_X64Y10.BY      net (fanout=1)        0.808   nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/txf_num_pkts_waiting_mux0000<4>47
    SLICE_X64Y10.CLK     Tsrck                 0.541   nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/txf_num_pkts_waiting<4>
                                                       nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/txf_num_pkts_waiting_4
    -------------------------------------------------  ---------------------------
    Total                                      7.309ns (3.285ns logic, 4.024ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------
Slack:                  0.795ns (requirement - (data path - clock path skew + uncertainty))
  Source:               nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/txf_num_pkts_waiting_0 (FF)
  Destination:          nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp36x4.ram.A (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.176ns (Levels of Logic = 4)
  Clock Path Skew:      -0.029ns (-0.313 - -0.284)
  Source Clock:         tx_rgmii_clk_int rising at 0.000ns
  Destination Clock:    tx_rgmii_clk_int rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/txf_num_pkts_waiting_0 to nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp36x4.ram.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y18.XQ      Tcko                  0.370   nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/txf_num_pkts_waiting<0>
                                                       nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/txf_num_pkts_waiting_0
    SLICE_X66Y11.F4      net (fanout=9)        0.875   nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/txf_num_pkts_waiting<0>
    SLICE_X66Y11.X       Tilo                  0.254   nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_mac_state_FSM_FFd2-In32
                                                       nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_mac_state_FSM_FFd2-In32
    SLICE_X67Y21.F3      net (fanout=1)        0.727   nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_mac_state_FSM_FFd2-In32
    SLICE_X67Y21.X       Tilo                  0.254   nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/byte_count_ld_and0000
                                                       nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_mac_state_FSM_FFd2-In318
    SLICE_X76Y22.G4      net (fanout=3)        0.952   nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/byte_count_ld_and0000
    SLICE_X76Y22.Y       Tilo                  0.275   nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/ram_rd_en
                                                       nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_rd_en2
    SLICE_X76Y23.G1      net (fanout=3)        0.179   nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_rd_en
    SLICE_X76Y23.Y       Tilo                  0.275   nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_empty
                                                       nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/mem/tmp_ram_rd_en1
    RAMB16_X5Y5.ENA      net (fanout=3)        2.744   nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/mem/tmp_ram_rd_en
    RAMB16_X5Y5.CLKA     Tbeck                 0.271   nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp36x4.ram
                                                       nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v2.ram/dp36x4.ram.A
    -------------------------------------------------  ---------------------------
    Total                                      7.176ns (1.699ns logic, 5.477ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_cpci_clk = PERIOD TIMEGRP "cpci_clk" 16 ns HIGH 50%;

 7486 paths analyzed, 778 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum period is  10.187ns.
--------------------------------------------------------------------------------
Slack:                  5.813ns (requirement - (data path - clock path skew + uncertainty))
  Source:               nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_vld_c2n_d (FF)
  Destination:          nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/wptr_full/w_almost_full (FF)
  Requirement:          16.000ns
  Data Path Delay:      10.047ns (Levels of Logic = 6)
  Clock Path Skew:      -0.140ns (2.215 - 2.355)
  Source Clock:         cpci_clk_int rising at 0.000ns
  Destination Clock:    cpci_clk_int rising at 16.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_vld_c2n_d to nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/wptr_full/w_almost_full
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    D34.IQ1              Tiockiq               0.373   dma_vld_c2n
                                                       nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_vld_c2n_d
    SLICE_X117Y158.G2    net (fanout=43)       6.059   nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_vld_c2n_d
    SLICE_X117Y158.Y     Tilo                  0.275   nf2_core/N440
                                                       nf2_core/nf2_dma/nf2_dma_bus_fsm/txfifo_wr
    SLICE_X117Y158.F3    net (fanout=8)        0.153   nf2_core/nf2_dma/cpci_txfifo_wr
    SLICE_X117Y158.X     Tilo                  0.254   nf2_core/N440
                                                       nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/wptr_full/Mxor_wgraynext_xor0002_Result11
    SLICE_X111Y159.G2    net (fanout=2)        0.519   nf2_core/N440
    SLICE_X111Y159.Y     Tilo                  0.275   nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/wptr_full/Msub_subtract_cy<1>
                                                       nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/wptr_full/Msub_subtract_cy<1>111
    SLICE_X111Y159.F4    net (fanout=2)        0.059   nf2_core/N387
    SLICE_X111Y159.X     Tilo                  0.254   nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/wptr_full/Msub_subtract_cy<1>
                                                       nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/wptr_full/Msub_subtract_cy<1>11
    SLICE_X90Y158.G3     net (fanout=1)        1.240   nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/wptr_full/Msub_subtract_cy<1>
    SLICE_X90Y158.Y      Tilo                  0.275   nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/wptr_full/w_almost_full
                                                       nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/wptr_full/w_almost_full_val1_SW0
    SLICE_X90Y158.F4     net (fanout=1)        0.057   nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/wptr_full/w_almost_full_val1_SW0/O
    SLICE_X90Y158.X      Tilo                  0.254   nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/wptr_full/w_almost_full
                                                       nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/wptr_full/w_almost_full_val1
    SLICE_X90Y158.DX     net (fanout=1)        0.000   nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/wptr_full/w_almost_full_val
    SLICE_X90Y158.CLK    Tdxck                 0.000   nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/wptr_full/w_almost_full
                                                       nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/wptr_full/w_almost_full
    -------------------------------------------------  ---------------------------
    Total                                     10.047ns (1.960ns logic, 8.087ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------
Slack:                  5.942ns (requirement - (data path - clock path skew + uncertainty))
  Source:               nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_vld_c2n_d (FF)
  Destination:          nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/wptr_full/w_almost_full (FF)
  Requirement:          16.000ns
  Data Path Delay:      9.918ns (Levels of Logic = 5)
  Clock Path Skew:      -0.140ns (2.215 - 2.355)
  Source Clock:         cpci_clk_int rising at 0.000ns
  Destination Clock:    cpci_clk_int rising at 16.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_vld_c2n_d to nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/wptr_full/w_almost_full
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    D34.IQ1              Tiockiq               0.373   dma_vld_c2n
                                                       nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_vld_c2n_d
    SLICE_X117Y158.G2    net (fanout=43)       6.059   nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_vld_c2n_d
    SLICE_X117Y158.Y     Tilo                  0.275   nf2_core/N440
                                                       nf2_core/nf2_dma/nf2_dma_bus_fsm/txfifo_wr
    SLICE_X110Y158.G2    net (fanout=8)        0.701   nf2_core/nf2_dma/cpci_txfifo_wr
    SLICE_X110Y158.Y     Tilo                  0.275   nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/wptr_full/wbin<1>
                                                       nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/wptr_full/Madd_wbinnext1
    SLICE_X111Y159.F1    net (fanout=2)        0.155   nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/wptr_full/Madd_wbinnext
    SLICE_X111Y159.X     Tilo                  0.254   nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/wptr_full/Msub_subtract_cy<1>
                                                       nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/wptr_full/Msub_subtract_cy<1>11
    SLICE_X90Y158.G3     net (fanout=1)        1.240   nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/wptr_full/Msub_subtract_cy<1>
    SLICE_X90Y158.Y      Tilo                  0.275   nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/wptr_full/w_almost_full
                                                       nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/wptr_full/w_almost_full_val1_SW0
    SLICE_X90Y158.F4     net (fanout=1)        0.057   nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/wptr_full/w_almost_full_val1_SW0/O
    SLICE_X90Y158.X      Tilo                  0.254   nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/wptr_full/w_almost_full
                                                       nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/wptr_full/w_almost_full_val1
    SLICE_X90Y158.DX     net (fanout=1)        0.000   nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/wptr_full/w_almost_full_val
    SLICE_X90Y158.CLK    Tdxck                 0.000   nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/wptr_full/w_almost_full
                                                       nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/wptr_full/w_almost_full
    -------------------------------------------------  ---------------------------
    Total                                      9.918ns (1.706ns logic, 8.212ns route)
                                                       (17.2% logic, 82.8% route)

--------------------------------------------------------------------------------
Slack:                  6.082ns (requirement - (data path - clock path skew + uncertainty))
  Source:               nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_vld_c2n_d (FF)
  Destination:          nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/wptr_full/w_almost_full (FF)
  Requirement:          16.000ns
  Data Path Delay:      9.778ns (Levels of Logic = 4)
  Clock Path Skew:      -0.140ns (2.215 - 2.355)
  Source Clock:         cpci_clk_int rising at 0.000ns
  Destination Clock:    cpci_clk_int rising at 16.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_vld_c2n_d to nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/wptr_full/w_almost_full
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    D34.IQ1              Tiockiq               0.373   dma_vld_c2n
                                                       nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_vld_c2n_d
    SLICE_X117Y158.G2    net (fanout=43)       6.059   nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_vld_c2n_d
    SLICE_X117Y158.Y     Tilo                  0.275   nf2_core/N440
                                                       nf2_core/nf2_dma/nf2_dma_bus_fsm/txfifo_wr
    SLICE_X110Y158.F2    net (fanout=8)        0.720   nf2_core/nf2_dma/cpci_txfifo_wr
    SLICE_X110Y158.X     Tilo                  0.254   nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/wptr_full/wbin<1>
                                                       nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/wptr_full/Madd_wbinnext_xor<1>11
    SLICE_X108Y159.BX    net (fanout=3)        0.601   nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/wptr_full/wbinnext<1>
    SLICE_X108Y159.X     Tbxx                  0.539   nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/wptr_full/Msub_subtract_addsub0000_cy<2>
                                                       nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/wptr_full/Msub_subtract_addsub0000_cy<2>1
    SLICE_X90Y158.F3     net (fanout=1)        0.703   nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/wptr_full/Msub_subtract_addsub0000_cy<2>
    SLICE_X90Y158.X      Tilo                  0.254   nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/wptr_full/w_almost_full
                                                       nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/wptr_full/w_almost_full_val1
    SLICE_X90Y158.DX     net (fanout=1)        0.000   nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/wptr_full/w_almost_full_val
    SLICE_X90Y158.CLK    Tdxck                 0.000   nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/wptr_full/w_almost_full
                                                       nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/wptr_full/w_almost_full
    -------------------------------------------------  ---------------------------
    Total                                      9.778ns (1.695ns logic, 8.083ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_core_clk_int = PERIOD TIMEGRP "core_clk_int" 8 ns HIGH 
50%;

 2579477 paths analyzed, 56397 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum period is   7.972ns.
--------------------------------------------------------------------------------
Slack:                  0.028ns (requirement - (data path - clock path skew + uncertainty))
  Source:               nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/rx_pkt_dropped_full_delta (FF)
  Destination:          nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Mram_reg_file30/F (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.972ns (Levels of Logic = 19)
  Clock Path Skew:      0.000ns
  Source Clock:         core_clk_int rising at 0.000ns
  Destination Clock:    core_clk_int rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/rx_pkt_dropped_full_delta to nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Mram_reg_file30/F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y93.YQ     Tcko                  0.370   nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/rx_pkt_dropped_full_delta
                                                       nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/rx_pkt_dropped_full_delta
    SLICE_X105Y124.G2    net (fanout=2)        1.607   nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/rx_pkt_dropped_full_delta
    SLICE_X105Y124.X     Tif5x                 0.578   nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/_old_delta_275<0>103
                                                       nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/_old_delta_275<0>103_F
                                                       nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/_old_delta_275<0>103
    SLICE_X103Y124.F2    net (fanout=1)        0.524   nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/_old_delta_275<0>103
    SLICE_X103Y124.X     Tilo                  0.254   nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/_old_delta_275<0>182
                                                       nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/_old_delta_275<0>182
    SLICE_X102Y130.F3    net (fanout=1)        0.641   nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/_old_delta_275<0>182
    SLICE_X102Y130.COUT  Topcyf                0.671   nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_in_addsub0000<0>
                                                       nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Madd_reg_file_in_addsub0000_lut<0>
                                                       nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Madd_reg_file_in_addsub0000_cy<0>
                                                       nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Madd_reg_file_in_addsub0000_cy<1>
    SLICE_X102Y131.CIN   net (fanout=1)        0.000   nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Madd_reg_file_in_addsub0000_cy<1>
    SLICE_X102Y131.COUT  Tbyp                  0.073   nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_in_addsub0000<2>
                                                       nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Madd_reg_file_in_addsub0000_cy<2>
                                                       nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Madd_reg_file_in_addsub0000_cy<3>
    SLICE_X102Y132.CIN   net (fanout=1)        0.000   nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Madd_reg_file_in_addsub0000_cy<3>
    SLICE_X102Y132.COUT  Tbyp                  0.073   nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_in_addsub0000<4>
                                                       nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Madd_reg_file_in_addsub0000_cy<4>
                                                       nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Madd_reg_file_in_addsub0000_cy<5>
    SLICE_X102Y133.CIN   net (fanout=1)        0.000   nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Madd_reg_file_in_addsub0000_cy<5>
    SLICE_X102Y133.COUT  Tbyp                  0.073   nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_in_addsub0000<6>
                                                       nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Madd_reg_file_in_addsub0000_cy<6>
                                                       nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Madd_reg_file_in_addsub0000_cy<7>
    SLICE_X102Y134.CIN   net (fanout=1)        0.000   nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Madd_reg_file_in_addsub0000_cy<7>
    SLICE_X102Y134.COUT  Tbyp                  0.073   nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_in_addsub0000<8>
                                                       nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Madd_reg_file_in_addsub0000_cy<8>
                                                       nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Madd_reg_file_in_addsub0000_cy<9>
    SLICE_X102Y135.CIN   net (fanout=1)        0.000   nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Madd_reg_file_in_addsub0000_cy<9>
    SLICE_X102Y135.COUT  Tbyp                  0.073   nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_in_addsub0000<10>
                                                       nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Madd_reg_file_in_addsub0000_cy<10>
                                                       nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Madd_reg_file_in_addsub0000_cy<11>
    SLICE_X102Y136.CIN   net (fanout=1)        0.000   nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Madd_reg_file_in_addsub0000_cy<11>
    SLICE_X102Y136.COUT  Tbyp                  0.073   nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_in_addsub0000<12>
                                                       nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Madd_reg_file_in_addsub0000_cy<12>
                                                       nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Madd_reg_file_in_addsub0000_cy<13>
    SLICE_X102Y137.CIN   net (fanout=1)        0.000   nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Madd_reg_file_in_addsub0000_cy<13>
    SLICE_X102Y137.COUT  Tbyp                  0.073   nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_in_addsub0000<14>
                                                       nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Madd_reg_file_in_addsub0000_cy<14>
                                                       nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Madd_reg_file_in_addsub0000_cy<15>
    SLICE_X102Y138.CIN   net (fanout=1)        0.000   nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Madd_reg_file_in_addsub0000_cy<15>
    SLICE_X102Y138.COUT  Tbyp                  0.073   nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_in_addsub0000<16>
                                                       nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Madd_reg_file_in_addsub0000_cy<16>
                                                       nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Madd_reg_file_in_addsub0000_cy<17>
    SLICE_X102Y139.CIN   net (fanout=1)        0.000   nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Madd_reg_file_in_addsub0000_cy<17>
    SLICE_X102Y139.COUT  Tbyp                  0.073   nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_in_addsub0000<18>
                                                       nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Madd_reg_file_in_addsub0000_cy<18>
                                                       nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Madd_reg_file_in_addsub0000_cy<19>
    SLICE_X102Y140.CIN   net (fanout=1)        0.000   nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Madd_reg_file_in_addsub0000_cy<19>
    SLICE_X102Y140.COUT  Tbyp                  0.073   nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_in_addsub0000<20>
                                                       nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Madd_reg_file_in_addsub0000_cy<20>
                                                       nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Madd_reg_file_in_addsub0000_cy<21>
    SLICE_X102Y141.CIN   net (fanout=1)        0.000   nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Madd_reg_file_in_addsub0000_cy<21>
    SLICE_X102Y141.COUT  Tbyp                  0.073   nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_in_addsub0000<22>
                                                       nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Madd_reg_file_in_addsub0000_cy<22>
                                                       nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Madd_reg_file_in_addsub0000_cy<23>
    SLICE_X102Y142.CIN   net (fanout=1)        0.000   nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Madd_reg_file_in_addsub0000_cy<23>
    SLICE_X102Y142.COUT  Tbyp                  0.073   nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_in_addsub0000<24>
                                                       nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Madd_reg_file_in_addsub0000_cy<24>
                                                       nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Madd_reg_file_in_addsub0000_cy<25>
    SLICE_X102Y143.CIN   net (fanout=1)        0.000   nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Madd_reg_file_in_addsub0000_cy<25>
    SLICE_X102Y143.COUT  Tbyp                  0.073   nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_in_addsub0000<26>
                                                       nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Madd_reg_file_in_addsub0000_cy<26>
                                                       nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Madd_reg_file_in_addsub0000_cy<27>
    SLICE_X102Y144.CIN   net (fanout=1)        0.000   nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Madd_reg_file_in_addsub0000_cy<27>
    SLICE_X102Y144.Y     Tciny                 0.728   nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_in_addsub0000<28>
                                                       nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Madd_reg_file_in_addsub0000_cy<28>
                                                       nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Madd_reg_file_in_addsub0000_xor<29>
    SLICE_X103Y142.F2    net (fanout=1)        0.323   nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_in_addsub0000<29>
    SLICE_X103Y142.X     Tilo                  0.254   nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_in<29>
                                                       nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_in<29>1
    SLICE_X106Y145.BY    net (fanout=1)        0.694   nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_in<29>
    SLICE_X106Y145.CLK   Tds                   0.379   nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_out<29>
                                                       nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Mram_reg_file30/F
    -------------------------------------------------  ---------------------------
    Total                                      7.972ns (4.183ns logic, 3.789ns route)
                                                       (52.5% logic, 47.5% route)

--------------------------------------------------------------------------------
Slack:                  0.040ns (requirement - (data path - clock path skew + uncertainty))
  Source:               nf2_core/user_data_path/rate_limiter_modules[2].rate_limiter/rate_limiter_regs/reg_file_1_7 (FF)
  Destination:          nf2_core/user_data_path/rate_limiter_modules[2].rate_limiter/counter_12 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.876ns (Levels of Logic = 10)
  Clock Path Skew:      -0.084ns (1.931 - 2.015)
  Source Clock:         core_clk_int rising at 0.000ns
  Destination Clock:    core_clk_int rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: nf2_core/user_data_path/rate_limiter_modules[2].rate_limiter/rate_limiter_regs/reg_file_1_7 to nf2_core/user_data_path/rate_limiter_modules[2].rate_limiter/counter_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y91.XQ      Tcko                  0.370   nf2_core/user_data_path/rate_limiter_modules[2].rate_limiter/rate_limiter_regs/reg_file_1_7
                                                       nf2_core/user_data_path/rate_limiter_modules[2].rate_limiter/rate_limiter_regs/reg_file_1_7
    SLICE_X60Y79.G1      net (fanout=5)        1.534   nf2_core/user_data_path/rate_limiter_modules[2].rate_limiter/rate_limiter_regs/reg_file_1_7
    SLICE_X60Y79.COUT    Topcyg                0.569   nf2_core/user_data_path/rate_limiter_modules[2].rate_limiter/_sub0000<6>
                                                       nf2_core/user_data_path/rate_limiter_modules[2].rate_limiter/Msub__sub0000_lut<7>_INV_0
                                                       nf2_core/user_data_path/rate_limiter_modules[2].rate_limiter/Msub__sub0000_cy<7>
    SLICE_X60Y80.CIN     net (fanout=1)        0.000   nf2_core/user_data_path/rate_limiter_modules[2].rate_limiter/Msub__sub0000_cy<7>
    SLICE_X60Y80.COUT    Tbyp                  0.073   nf2_core/user_data_path/rate_limiter_modules[2].rate_limiter/_sub0000<8>
                                                       nf2_core/user_data_path/rate_limiter_modules[2].rate_limiter/Msub__sub0000_cy<8>
                                                       nf2_core/user_data_path/rate_limiter_modules[2].rate_limiter/Msub__sub0000_cy<9>
    SLICE_X60Y81.CIN     net (fanout=1)        0.000   nf2_core/user_data_path/rate_limiter_modules[2].rate_limiter/Msub__sub0000_cy<9>
    SLICE_X60Y81.COUT    Tbyp                  0.073   nf2_core/user_data_path/rate_limiter_modules[2].rate_limiter/_sub0000<10>
                                                       nf2_core/user_data_path/rate_limiter_modules[2].rate_limiter/Msub__sub0000_cy<10>
                                                       nf2_core/user_data_path/rate_limiter_modules[2].rate_limiter/Msub__sub0000_cy<11>
    SLICE_X60Y82.CIN     net (fanout=1)        0.000   nf2_core/user_data_path/rate_limiter_modules[2].rate_limiter/Msub__sub0000_cy<11>
    SLICE_X60Y82.COUT    Tbyp                  0.073   nf2_core/user_data_path/rate_limiter_modules[2].rate_limiter/_sub0000<12>
                                                       nf2_core/user_data_path/rate_limiter_modules[2].rate_limiter/Msub__sub0000_cy<12>
                                                       nf2_core/user_data_path/rate_limiter_modules[2].rate_limiter/Msub__sub0000_cy<13>
    SLICE_X60Y83.CIN     net (fanout=1)        0.000   nf2_core/user_data_path/rate_limiter_modules[2].rate_limiter/Msub__sub0000_cy<13>
    SLICE_X60Y83.Y       Tciny                 0.728   nf2_core/user_data_path/rate_limiter_modules[2].rate_limiter/_sub0000<14>
                                                       nf2_core/user_data_path/rate_limiter_modules[2].rate_limiter/Msub__sub0000_cy<14>
                                                       nf2_core/user_data_path/rate_limiter_modules[2].rate_limiter/Msub__sub0000_xor<15>
    SLICE_X63Y81.G4      net (fanout=1)        0.634   nf2_core/user_data_path/rate_limiter_modules[2].rate_limiter/_sub0000<15>
    SLICE_X63Y81.COUT    Topcyg                0.569   nf2_core/user_data_path/rate_limiter_modules[2].rate_limiter/Mcompar_tokens_cmp_ne0002_cy<7>
                                                       nf2_core/user_data_path/rate_limiter_modules[2].rate_limiter/Mcompar_tokens_cmp_ne0002_lut<7>
                                                       nf2_core/user_data_path/rate_limiter_modules[2].rate_limiter/Mcompar_tokens_cmp_ne0002_cy<7>
    SLICE_X63Y82.CIN     net (fanout=1)        0.000   nf2_core/user_data_path/rate_limiter_modules[2].rate_limiter/Mcompar_tokens_cmp_ne0002_cy<7>
    SLICE_X63Y82.COUT    Tbyp                  0.073   nf2_core/user_data_path/rate_limiter_modules[2].rate_limiter/Mcompar_tokens_cmp_ne0002_cy<9>
                                                       nf2_core/user_data_path/rate_limiter_modules[2].rate_limiter/Mcompar_tokens_cmp_ne0002_cy<8>
                                                       nf2_core/user_data_path/rate_limiter_modules[2].rate_limiter/Mcompar_tokens_cmp_ne0002_cy<9>
    SLICE_X63Y83.CIN     net (fanout=1)        0.000   nf2_core/user_data_path/rate_limiter_modules[2].rate_limiter/Mcompar_tokens_cmp_ne0002_cy<9>
    SLICE_X63Y83.XB      Tcinxb                0.406   nf2_core/user_data_path/rate_limiter_modules[2].rate_limiter/Mcompar_tokens_cmp_ne0002_cy<10>
                                                       nf2_core/user_data_path/rate_limiter_modules[2].rate_limiter/Mcompar_tokens_cmp_ne0002_cy<10>
    SLICE_X64Y80.F3      net (fanout=2)        0.470   nf2_core/user_data_path/rate_limiter_modules[2].rate_limiter/Mcompar_tokens_cmp_ne0002_cy<10>
    SLICE_X64Y80.X       Tilo                  0.254   nf2_core/user_data_path/rate_limiter_modules[2].rate_limiter/counter_or0000
                                                       nf2_core/user_data_path/rate_limiter_modules[2].rate_limiter/counter_or0000
    SLICE_X64Y81.G4      net (fanout=3)        0.072   nf2_core/user_data_path/rate_limiter_modules[2].rate_limiter/counter_or0000
    SLICE_X64Y81.Y       Tilo                  0.275   nf2_core/user_data_path/rate_limiter_modules[2].rate_limiter/counter_cst
                                                       nf2_core/user_data_path/rate_limiter_modules[2].rate_limiter/Mcount_counter_val1
    SLICE_X62Y80.SR      net (fanout=11)       1.167   nf2_core/user_data_path/rate_limiter_modules[2].rate_limiter/Mcount_counter_val
    SLICE_X62Y80.CLK     Tsrck                 0.536   nf2_core/user_data_path/rate_limiter_modules[2].rate_limiter/counter<12>
                                                       nf2_core/user_data_path/rate_limiter_modules[2].rate_limiter/counter_12
    -------------------------------------------------  ---------------------------
    Total                                      7.876ns (3.999ns logic, 3.877ns route)
                                                       (50.8% logic, 49.2% route)

--------------------------------------------------------------------------------
Slack:                  0.040ns (requirement - (data path - clock path skew + uncertainty))
  Source:               nf2_core/user_data_path/rate_limiter_modules[2].rate_limiter/rate_limiter_regs/reg_file_1_7 (FF)
  Destination:          nf2_core/user_data_path/rate_limiter_modules[2].rate_limiter/counter_13 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.876ns (Levels of Logic = 10)
  Clock Path Skew:      -0.084ns (1.931 - 2.015)
  Source Clock:         core_clk_int rising at 0.000ns
  Destination Clock:    core_clk_int rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: nf2_core/user_data_path/rate_limiter_modules[2].rate_limiter/rate_limiter_regs/reg_file_1_7 to nf2_core/user_data_path/rate_limiter_modules[2].rate_limiter/counter_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y91.XQ      Tcko                  0.370   nf2_core/user_data_path/rate_limiter_modules[2].rate_limiter/rate_limiter_regs/reg_file_1_7
                                                       nf2_core/user_data_path/rate_limiter_modules[2].rate_limiter/rate_limiter_regs/reg_file_1_7
    SLICE_X60Y79.G1      net (fanout=5)        1.534   nf2_core/user_data_path/rate_limiter_modules[2].rate_limiter/rate_limiter_regs/reg_file_1_7
    SLICE_X60Y79.COUT    Topcyg                0.569   nf2_core/user_data_path/rate_limiter_modules[2].rate_limiter/_sub0000<6>
                                                       nf2_core/user_data_path/rate_limiter_modules[2].rate_limiter/Msub__sub0000_lut<7>_INV_0
                                                       nf2_core/user_data_path/rate_limiter_modules[2].rate_limiter/Msub__sub0000_cy<7>
    SLICE_X60Y80.CIN     net (fanout=1)        0.000   nf2_core/user_data_path/rate_limiter_modules[2].rate_limiter/Msub__sub0000_cy<7>
    SLICE_X60Y80.COUT    Tbyp                  0.073   nf2_core/user_data_path/rate_limiter_modules[2].rate_limiter/_sub0000<8>
                                                       nf2_core/user_data_path/rate_limiter_modules[2].rate_limiter/Msub__sub0000_cy<8>
                                                       nf2_core/user_data_path/rate_limiter_modules[2].rate_limiter/Msub__sub0000_cy<9>
    SLICE_X60Y81.CIN     net (fanout=1)        0.000   nf2_core/user_data_path/rate_limiter_modules[2].rate_limiter/Msub__sub0000_cy<9>
    SLICE_X60Y81.COUT    Tbyp                  0.073   nf2_core/user_data_path/rate_limiter_modules[2].rate_limiter/_sub0000<10>
                                                       nf2_core/user_data_path/rate_limiter_modules[2].rate_limiter/Msub__sub0000_cy<10>
                                                       nf2_core/user_data_path/rate_limiter_modules[2].rate_limiter/Msub__sub0000_cy<11>
    SLICE_X60Y82.CIN     net (fanout=1)        0.000   nf2_core/user_data_path/rate_limiter_modules[2].rate_limiter/Msub__sub0000_cy<11>
    SLICE_X60Y82.COUT    Tbyp                  0.073   nf2_core/user_data_path/rate_limiter_modules[2].rate_limiter/_sub0000<12>
                                                       nf2_core/user_data_path/rate_limiter_modules[2].rate_limiter/Msub__sub0000_cy<12>
                                                       nf2_core/user_data_path/rate_limiter_modules[2].rate_limiter/Msub__sub0000_cy<13>
    SLICE_X60Y83.CIN     net (fanout=1)        0.000   nf2_core/user_data_path/rate_limiter_modules[2].rate_limiter/Msub__sub0000_cy<13>
    SLICE_X60Y83.Y       Tciny                 0.728   nf2_core/user_data_path/rate_limiter_modules[2].rate_limiter/_sub0000<14>
                                                       nf2_core/user_data_path/rate_limiter_modules[2].rate_limiter/Msub__sub0000_cy<14>
                                                       nf2_core/user_data_path/rate_limiter_modules[2].rate_limiter/Msub__sub0000_xor<15>
    SLICE_X63Y81.G4      net (fanout=1)        0.634   nf2_core/user_data_path/rate_limiter_modules[2].rate_limiter/_sub0000<15>
    SLICE_X63Y81.COUT    Topcyg                0.569   nf2_core/user_data_path/rate_limiter_modules[2].rate_limiter/Mcompar_tokens_cmp_ne0002_cy<7>
                                                       nf2_core/user_data_path/rate_limiter_modules[2].rate_limiter/Mcompar_tokens_cmp_ne0002_lut<7>
                                                       nf2_core/user_data_path/rate_limiter_modules[2].rate_limiter/Mcompar_tokens_cmp_ne0002_cy<7>
    SLICE_X63Y82.CIN     net (fanout=1)        0.000   nf2_core/user_data_path/rate_limiter_modules[2].rate_limiter/Mcompar_tokens_cmp_ne0002_cy<7>
    SLICE_X63Y82.COUT    Tbyp                  0.073   nf2_core/user_data_path/rate_limiter_modules[2].rate_limiter/Mcompar_tokens_cmp_ne0002_cy<9>
                                                       nf2_core/user_data_path/rate_limiter_modules[2].rate_limiter/Mcompar_tokens_cmp_ne0002_cy<8>
                                                       nf2_core/user_data_path/rate_limiter_modules[2].rate_limiter/Mcompar_tokens_cmp_ne0002_cy<9>
    SLICE_X63Y83.CIN     net (fanout=1)        0.000   nf2_core/user_data_path/rate_limiter_modules[2].rate_limiter/Mcompar_tokens_cmp_ne0002_cy<9>
    SLICE_X63Y83.XB      Tcinxb                0.406   nf2_core/user_data_path/rate_limiter_modules[2].rate_limiter/Mcompar_tokens_cmp_ne0002_cy<10>
                                                       nf2_core/user_data_path/rate_limiter_modules[2].rate_limiter/Mcompar_tokens_cmp_ne0002_cy<10>
    SLICE_X64Y80.F3      net (fanout=2)        0.470   nf2_core/user_data_path/rate_limiter_modules[2].rate_limiter/Mcompar_tokens_cmp_ne0002_cy<10>
    SLICE_X64Y80.X       Tilo                  0.254   nf2_core/user_data_path/rate_limiter_modules[2].rate_limiter/counter_or0000
                                                       nf2_core/user_data_path/rate_limiter_modules[2].rate_limiter/counter_or0000
    SLICE_X64Y81.G4      net (fanout=3)        0.072   nf2_core/user_data_path/rate_limiter_modules[2].rate_limiter/counter_or0000
    SLICE_X64Y81.Y       Tilo                  0.275   nf2_core/user_data_path/rate_limiter_modules[2].rate_limiter/counter_cst
                                                       nf2_core/user_data_path/rate_limiter_modules[2].rate_limiter/Mcount_counter_val1
    SLICE_X62Y80.SR      net (fanout=11)       1.167   nf2_core/user_data_path/rate_limiter_modules[2].rate_limiter/Mcount_counter_val
    SLICE_X62Y80.CLK     Tsrck                 0.536   nf2_core/user_data_path/rate_limiter_modules[2].rate_limiter/counter<12>
                                                       nf2_core/user_data_path/rate_limiter_modules[2].rate_limiter/counter_13
    -------------------------------------------------  ---------------------------
    Total                                      7.876ns (3.999ns logic, 3.877ns route)
                                                       (50.8% logic, 49.2% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "CPCI_ADDR" OFFSET = IN 4 ns BEFORE COMP "cpci_clk";

 27 paths analyzed, 27 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   2.865ns.
--------------------------------------------------------------------------------
Slack:                  1.135ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               cpci_addr<7> (PAD)
  Destination:          nf2_core/cpci_bus/p2n_addr_7 (FF)
  Destination Clock:    cpci_clk_int rising at 0.000ns
  Requirement:          4.000ns
  Data Path Delay:      4.623ns (Levels of Logic = 0)
  Clock Path Delay:     1.758ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cpci_addr<7> to nf2_core/cpci_bus/p2n_addr_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    D16.ICLK1            Tiopickd              4.623   cpci_addr<7>
                                                       cpci_addr<7>
                                                       cpci_addr_7_IBUF
                                                       cpci_addr<7>.DELAY
                                                       nf2_core/cpci_bus/p2n_addr_7
    -------------------------------------------------  ---------------------------
    Total                                      4.623ns (4.623ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Minimum Clock Path: cpci_clk to nf2_core/cpci_bus/p2n_addr_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E17.I                Tiopi                 0.605   cpci_clk
                                                       cpci_clk
                                                       inst_cpci_clk_ibuf
    BUFGMUX0S.I0         net (fanout=2)        0.008   cpci_clk_ibuf
    BUFGMUX0S.O          Tgi0o                 0.043   BUFGMUX_CPCI_CLK
                                                       BUFGMUX_CPCI_CLK
    D16.ICLK1            net (fanout=351)      1.102   cpci_clk_int
    -------------------------------------------------  ---------------------------
    Total                                      1.758ns (0.648ns logic, 1.110ns route)
                                                       (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------
Slack:                  1.136ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               cpci_addr<6> (PAD)
  Destination:          nf2_core/cpci_bus/p2n_addr_6 (FF)
  Destination Clock:    cpci_clk_int rising at 0.000ns
  Requirement:          4.000ns
  Data Path Delay:      4.622ns (Levels of Logic = 0)
  Clock Path Delay:     1.758ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cpci_addr<6> to nf2_core/cpci_bus/p2n_addr_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E16.ICLK1            Tiopickd              4.622   cpci_addr<6>
                                                       cpci_addr<6>
                                                       cpci_addr_6_IBUF
                                                       cpci_addr<6>.DELAY
                                                       nf2_core/cpci_bus/p2n_addr_6
    -------------------------------------------------  ---------------------------
    Total                                      4.622ns (4.622ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Minimum Clock Path: cpci_clk to nf2_core/cpci_bus/p2n_addr_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E17.I                Tiopi                 0.605   cpci_clk
                                                       cpci_clk
                                                       inst_cpci_clk_ibuf
    BUFGMUX0S.I0         net (fanout=2)        0.008   cpci_clk_ibuf
    BUFGMUX0S.O          Tgi0o                 0.043   BUFGMUX_CPCI_CLK
                                                       BUFGMUX_CPCI_CLK
    E16.ICLK1            net (fanout=351)      1.102   cpci_clk_int
    -------------------------------------------------  ---------------------------
    Total                                      1.758ns (0.648ns logic, 1.110ns route)
                                                       (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------
Slack:                  1.137ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               cpci_addr<2> (PAD)
  Destination:          nf2_core/cpci_bus/p2n_addr_2 (FF)
  Destination Clock:    cpci_clk_int rising at 0.000ns
  Requirement:          4.000ns
  Data Path Delay:      4.621ns (Levels of Logic = 0)
  Clock Path Delay:     1.758ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cpci_addr<2> to nf2_core/cpci_bus/p2n_addr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    D19.ICLK1            Tiopickd              4.621   cpci_addr<2>
                                                       cpci_addr<2>
                                                       cpci_addr_2_IBUF
                                                       cpci_addr<2>.DELAY
                                                       nf2_core/cpci_bus/p2n_addr_2
    -------------------------------------------------  ---------------------------
    Total                                      4.621ns (4.621ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Minimum Clock Path: cpci_clk to nf2_core/cpci_bus/p2n_addr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E17.I                Tiopi                 0.605   cpci_clk
                                                       cpci_clk
                                                       inst_cpci_clk_ibuf
    BUFGMUX0S.I0         net (fanout=2)        0.008   cpci_clk_ibuf
    BUFGMUX0S.O          Tgi0o                 0.043   BUFGMUX_CPCI_CLK
                                                       BUFGMUX_CPCI_CLK
    D19.ICLK1            net (fanout=351)      1.102   cpci_clk_int
    -------------------------------------------------  ---------------------------
    Total                                      1.758ns (0.648ns logic, 1.110ns route)
                                                       (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "CPCI_DATA" OFFSET = OUT 10 ns AFTER COMP 
"cpci_clk";

 64 paths analyzed, 32 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   4.630ns.
--------------------------------------------------------------------------------
Slack:                  5.370ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               nf2_core/cpci_bus/cpci_rd_data_8 (FF)
  Destination:          cpci_data<8> (PAD)
  Source Clock:         cpci_clk_int rising at 0.000ns
  Requirement:          10.000ns
  Data Path Delay:      2.277ns (Levels of Logic = 0)
  Clock Path Delay:     2.353ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: cpci_clk to nf2_core/cpci_bus/cpci_rd_data_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E17.I                Tiopi                 0.771   cpci_clk
                                                       cpci_clk
                                                       inst_cpci_clk_ibuf
    BUFGMUX0S.I0         net (fanout=2)        0.010   cpci_clk_ibuf
    BUFGMUX0S.O          Tgi0o                 0.050   BUFGMUX_CPCI_CLK
                                                       BUFGMUX_CPCI_CLK
    H25.OTCLK1           net (fanout=351)      1.522   cpci_clk_int
    -------------------------------------------------  ---------------------------
    Total                                      2.353ns (0.821ns logic, 1.532ns route)
                                                       (34.9% logic, 65.1% route)

  Maximum Data Path: nf2_core/cpci_bus/cpci_rd_data_8 to cpci_data<8>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H25.PAD              Tiockp                2.277   cpci_data<8>
                                                       nf2_core/cpci_bus/cpci_rd_data_8
                                                       cpci_data_8_IOBUF/OBUFT
                                                       cpci_data<8>
    -------------------------------------------------  ---------------------------
    Total                                      2.277ns (2.277ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Slack:                  5.371ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               nf2_core/cpci_bus/cpci_rd_data_0 (FF)
  Destination:          cpci_data<0> (PAD)
  Source Clock:         cpci_clk_int rising at 0.000ns
  Requirement:          10.000ns
  Data Path Delay:      2.274ns (Levels of Logic = 0)
  Clock Path Delay:     2.355ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: cpci_clk to nf2_core/cpci_bus/cpci_rd_data_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E17.I                Tiopi                 0.771   cpci_clk
                                                       cpci_clk
                                                       inst_cpci_clk_ibuf
    BUFGMUX0S.I0         net (fanout=2)        0.010   cpci_clk_ibuf
    BUFGMUX0S.O          Tgi0o                 0.050   BUFGMUX_CPCI_CLK
                                                       BUFGMUX_CPCI_CLK
    F28.OTCLK1           net (fanout=351)      1.524   cpci_clk_int
    -------------------------------------------------  ---------------------------
    Total                                      2.355ns (0.821ns logic, 1.534ns route)
                                                       (34.9% logic, 65.1% route)

  Maximum Data Path: nf2_core/cpci_bus/cpci_rd_data_0 to cpci_data<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    F28.PAD              Tiockp                2.274   cpci_data<0>
                                                       nf2_core/cpci_bus/cpci_rd_data_0
                                                       cpci_data_0_IOBUF/OBUFT
                                                       cpci_data<0>
    -------------------------------------------------  ---------------------------
    Total                                      2.274ns (2.274ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Slack:                  5.372ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               nf2_core/cpci_bus/cpci_rd_data_9 (FF)
  Destination:          cpci_data<9> (PAD)
  Source Clock:         cpci_clk_int rising at 0.000ns
  Requirement:          10.000ns
  Data Path Delay:      2.275ns (Levels of Logic = 0)
  Clock Path Delay:     2.353ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: cpci_clk to nf2_core/cpci_bus/cpci_rd_data_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E17.I                Tiopi                 0.771   cpci_clk
                                                       cpci_clk
                                                       inst_cpci_clk_ibuf
    BUFGMUX0S.I0         net (fanout=2)        0.010   cpci_clk_ibuf
    BUFGMUX0S.O          Tgi0o                 0.050   BUFGMUX_CPCI_CLK
                                                       BUFGMUX_CPCI_CLK
    G25.OTCLK1           net (fanout=351)      1.522   cpci_clk_int
    -------------------------------------------------  ---------------------------
    Total                                      2.353ns (0.821ns logic, 1.532ns route)
                                                       (34.9% logic, 65.1% route)

  Maximum Data Path: nf2_core/cpci_bus/cpci_rd_data_9 to cpci_data<9>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    G25.PAD              Tiockp                2.275   cpci_data<9>
                                                       nf2_core/cpci_bus/cpci_rd_data_9
                                                       cpci_data_9_IOBUF/OBUFT
                                                       cpci_data<9>
    -------------------------------------------------  ---------------------------
    Total                                      2.275ns (2.275ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "CPCI_WR_DATA" OFFSET = IN 4 ns BEFORE COMP 
"cpci_clk";

 32 paths analyzed, 32 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   2.853ns.
--------------------------------------------------------------------------------
Slack:                  1.147ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               cpci_data<31> (PAD)
  Destination:          nf2_core/cpci_bus/p2n_wr_data_31 (FF)
  Destination Clock:    cpci_clk_int rising at 0.000ns
  Requirement:          4.000ns
  Data Path Delay:      4.611ns (Levels of Logic = 0)
  Clock Path Delay:     1.758ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cpci_data<31> to nf2_core/cpci_bus/p2n_wr_data_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    G19.ICLK1            Tiopickd              4.611   cpci_data<31>
                                                       cpci_data<31>
                                                       cpci_data_31_IOBUF/IBUF
                                                       cpci_data<31>.DELAY
                                                       nf2_core/cpci_bus/p2n_wr_data_31
    -------------------------------------------------  ---------------------------
    Total                                      4.611ns (4.611ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Minimum Clock Path: cpci_clk to nf2_core/cpci_bus/p2n_wr_data_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E17.I                Tiopi                 0.605   cpci_clk
                                                       cpci_clk
                                                       inst_cpci_clk_ibuf
    BUFGMUX0S.I0         net (fanout=2)        0.008   cpci_clk_ibuf
    BUFGMUX0S.O          Tgi0o                 0.043   BUFGMUX_CPCI_CLK
                                                       BUFGMUX_CPCI_CLK
    G19.ICLK1            net (fanout=351)      1.102   cpci_clk_int
    -------------------------------------------------  ---------------------------
    Total                                      1.758ns (0.648ns logic, 1.110ns route)
                                                       (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------
Slack:                  1.195ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               cpci_data<20> (PAD)
  Destination:          nf2_core/cpci_bus/p2n_wr_data_20 (FF)
  Destination Clock:    cpci_clk_int rising at 0.000ns
  Requirement:          4.000ns
  Data Path Delay:      4.649ns (Levels of Logic = 0)
  Clock Path Delay:     1.844ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cpci_data<20> to nf2_core/cpci_bus/p2n_wr_data_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C22.ICLK1            Tiopickd              4.649   cpci_data<20>
                                                       cpci_data<20>
                                                       cpci_data_20_IOBUF/IBUF
                                                       cpci_data<20>.DELAY
                                                       nf2_core/cpci_bus/p2n_wr_data_20
    -------------------------------------------------  ---------------------------
    Total                                      4.649ns (4.649ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Minimum Clock Path: cpci_clk to nf2_core/cpci_bus/p2n_wr_data_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E17.I                Tiopi                 0.605   cpci_clk
                                                       cpci_clk
                                                       inst_cpci_clk_ibuf
    BUFGMUX0S.I0         net (fanout=2)        0.008   cpci_clk_ibuf
    BUFGMUX0S.O          Tgi0o                 0.043   BUFGMUX_CPCI_CLK
                                                       BUFGMUX_CPCI_CLK
    C22.ICLK1            net (fanout=351)      1.188   cpci_clk_int
    -------------------------------------------------  ---------------------------
    Total                                      1.844ns (0.648ns logic, 1.196ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------
Slack:                  1.201ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               cpci_data<25> (PAD)
  Destination:          nf2_core/cpci_bus/p2n_wr_data_25 (FF)
  Destination Clock:    cpci_clk_int rising at 0.000ns
  Requirement:          4.000ns
  Data Path Delay:      4.636ns (Levels of Logic = 0)
  Clock Path Delay:     1.837ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cpci_data<25> to nf2_core/cpci_bus/p2n_wr_data_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    D21.ICLK1            Tiopickd              4.636   cpci_data<25>
                                                       cpci_data<25>
                                                       cpci_data_25_IOBUF/IBUF
                                                       cpci_data<25>.DELAY
                                                       nf2_core/cpci_bus/p2n_wr_data_25
    -------------------------------------------------  ---------------------------
    Total                                      4.636ns (4.636ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Minimum Clock Path: cpci_clk to nf2_core/cpci_bus/p2n_wr_data_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E17.I                Tiopi                 0.605   cpci_clk
                                                       cpci_clk
                                                       inst_cpci_clk_ibuf
    BUFGMUX0S.I0         net (fanout=2)        0.008   cpci_clk_ibuf
    BUFGMUX0S.O          Tgi0o                 0.043   BUFGMUX_CPCI_CLK
                                                       BUFGMUX_CPCI_CLK
    D21.ICLK1            net (fanout=351)      1.181   cpci_clk_int
    -------------------------------------------------  ---------------------------
    Total                                      1.837ns (0.648ns logic, 1.189ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "CPCI_RDY" OFFSET = OUT 8 ns AFTER COMP "cpci_clk";

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   4.650ns.
--------------------------------------------------------------------------------
Slack:                  3.350ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               nf2_core/cpci_bus/cpci_wr_rdy (FF)
  Destination:          cpci_wr_rdy (PAD)
  Source Clock:         cpci_clk_int rising at 0.000ns
  Requirement:          8.000ns
  Data Path Delay:      2.296ns (Levels of Logic = 0)
  Clock Path Delay:     2.354ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: cpci_clk to nf2_core/cpci_bus/cpci_wr_rdy
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E17.I                Tiopi                 0.771   cpci_clk
                                                       cpci_clk
                                                       inst_cpci_clk_ibuf
    BUFGMUX0S.I0         net (fanout=2)        0.010   cpci_clk_ibuf
    BUFGMUX0S.O          Tgi0o                 0.050   BUFGMUX_CPCI_CLK
                                                       BUFGMUX_CPCI_CLK
    E32.OTCLK1           net (fanout=351)      1.523   cpci_clk_int
    -------------------------------------------------  ---------------------------
    Total                                      2.354ns (0.821ns logic, 1.533ns route)
                                                       (34.9% logic, 65.1% route)

  Maximum Data Path: nf2_core/cpci_bus/cpci_wr_rdy to cpci_wr_rdy
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E32.PAD              Tiockp                2.296   cpci_wr_rdy
                                                       nf2_core/cpci_bus/cpci_wr_rdy
                                                       cpci_wr_rdy_OBUF
                                                       cpci_wr_rdy
    -------------------------------------------------  ---------------------------
    Total                                      2.296ns (2.296ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Slack:                  3.373ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               nf2_core/cpci_bus/cpci_data_tri_en_1 (FF)
  Destination:          cpci_rd_rdy (PAD)
  Source Clock:         cpci_clk_int rising at 0.000ns
  Requirement:          8.000ns
  Data Path Delay:      2.272ns (Levels of Logic = 0)
  Clock Path Delay:     2.355ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: cpci_clk to nf2_core/cpci_bus/cpci_data_tri_en_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E17.I                Tiopi                 0.771   cpci_clk
                                                       cpci_clk
                                                       inst_cpci_clk_ibuf
    BUFGMUX0S.I0         net (fanout=2)        0.010   cpci_clk_ibuf
    BUFGMUX0S.O          Tgi0o                 0.050   BUFGMUX_CPCI_CLK
                                                       BUFGMUX_CPCI_CLK
    E28.OTCLK1           net (fanout=351)      1.524   cpci_clk_int
    -------------------------------------------------  ---------------------------
    Total                                      2.355ns (0.821ns logic, 1.534ns route)
                                                       (34.9% logic, 65.1% route)

  Maximum Data Path: nf2_core/cpci_bus/cpci_data_tri_en_1 to cpci_rd_rdy
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E28.PAD              Tiockp                2.272   cpci_rd_rdy
                                                       nf2_core/cpci_bus/cpci_data_tri_en_1
                                                       cpci_rd_rdy_OBUF
                                                       cpci_rd_rdy
    -------------------------------------------------  ---------------------------
    Total                                      2.272ns (2.272ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "CPCI_REQ" OFFSET = IN 4 ns BEFORE COMP "cpci_clk";

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   2.684ns.
--------------------------------------------------------------------------------
Slack:                  1.316ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               cpci_rd_wr_L (PAD)
  Destination:          nf2_core/cpci_bus/p2n_rd_wr_L (FF)
  Destination Clock:    cpci_clk_int rising at 0.000ns
  Requirement:          4.000ns
  Data Path Delay:      4.627ns (Levels of Logic = 0)
  Clock Path Delay:     1.943ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cpci_rd_wr_L to nf2_core/cpci_bus/p2n_rd_wr_L
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    D29.ICLK1            Tiopickd              4.627   cpci_rd_wr_L
                                                       cpci_rd_wr_L
                                                       cpci_rd_wr_L_IBUF
                                                       cpci_rd_wr_L.DELAY
                                                       nf2_core/cpci_bus/p2n_rd_wr_L
    -------------------------------------------------  ---------------------------
    Total                                      4.627ns (4.627ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Minimum Clock Path: cpci_clk to nf2_core/cpci_bus/p2n_rd_wr_L
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E17.I                Tiopi                 0.605   cpci_clk
                                                       cpci_clk
                                                       inst_cpci_clk_ibuf
    BUFGMUX0S.I0         net (fanout=2)        0.008   cpci_clk_ibuf
    BUFGMUX0S.O          Tgi0o                 0.043   BUFGMUX_CPCI_CLK
                                                       BUFGMUX_CPCI_CLK
    D29.ICLK1            net (fanout=351)      1.287   cpci_clk_int
    -------------------------------------------------  ---------------------------
    Total                                      1.943ns (0.648ns logic, 1.295ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------
Slack:                  1.336ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               cpci_req (PAD)
  Destination:          nf2_core/cpci_bus/p2n_req (FF)
  Destination Clock:    cpci_clk_int rising at 0.000ns
  Requirement:          4.000ns
  Data Path Delay:      4.615ns (Levels of Logic = 0)
  Clock Path Delay:     1.951ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cpci_req to nf2_core/cpci_bus/p2n_req
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E29.ICLK1            Tiopickd              4.615   cpci_req
                                                       cpci_req
                                                       cpci_req_IBUF
                                                       cpci_req.DELAY
                                                       nf2_core/cpci_bus/p2n_req
    -------------------------------------------------  ---------------------------
    Total                                      4.615ns (4.615ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Minimum Clock Path: cpci_clk to nf2_core/cpci_bus/p2n_req
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E17.I                Tiopi                 0.605   cpci_clk
                                                       cpci_clk
                                                       inst_cpci_clk_ibuf
    BUFGMUX0S.I0         net (fanout=2)        0.008   cpci_clk_ibuf
    BUFGMUX0S.O          Tgi0o                 0.043   BUFGMUX_CPCI_CLK
                                                       BUFGMUX_CPCI_CLK
    E29.ICLK1            net (fanout=351)      1.295   cpci_clk_int
    -------------------------------------------------  ---------------------------
    Total                                      1.951ns (0.648ns logic, 1.303ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "CPCI_DMA_OUT" OFFSET = OUT 8 ns AFTER COMP 
"cpci_clk";

 4 paths analyzed, 4 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   4.641ns.
--------------------------------------------------------------------------------
Slack:                  3.359ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_dest_q_nearly_full_n2c (FF)
  Destination:          dma_q_nearly_full_n2c (PAD)
  Source Clock:         cpci_clk_int rising at 0.000ns
  Requirement:          8.000ns
  Data Path Delay:      2.287ns (Levels of Logic = 0)
  Clock Path Delay:     2.354ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: cpci_clk to nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_dest_q_nearly_full_n2c
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E17.I                Tiopi                 0.771   cpci_clk
                                                       cpci_clk
                                                       inst_cpci_clk_ibuf
    BUFGMUX0S.I0         net (fanout=2)        0.010   cpci_clk_ibuf
    BUFGMUX0S.O          Tgi0o                 0.050   BUFGMUX_CPCI_CLK
                                                       BUFGMUX_CPCI_CLK
    E31.OTCLK1           net (fanout=351)      1.523   cpci_clk_int
    -------------------------------------------------  ---------------------------
    Total                                      2.354ns (0.821ns logic, 1.533ns route)
                                                       (34.9% logic, 65.1% route)

  Maximum Data Path: nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_dest_q_nearly_full_n2c to dma_q_nearly_full_n2c
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E31.PAD              Tiockp                2.287   dma_q_nearly_full_n2c
                                                       nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_dest_q_nearly_full_n2c
                                                       dma_q_nearly_full_n2c_OBUF
                                                       dma_q_nearly_full_n2c
    -------------------------------------------------  ---------------------------
    Total                                      2.287ns (2.287ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Slack:                  3.395ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_op_code_ack_0 (FF)
  Destination:          dma_op_code_ack<0> (PAD)
  Source Clock:         cpci_clk_int rising at 0.000ns
  Requirement:          8.000ns
  Data Path Delay:      2.288ns (Levels of Logic = 0)
  Clock Path Delay:     2.317ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: cpci_clk to nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_op_code_ack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E17.I                Tiopi                 0.771   cpci_clk
                                                       cpci_clk
                                                       inst_cpci_clk_ibuf
    BUFGMUX0S.I0         net (fanout=2)        0.010   cpci_clk_ibuf
    BUFGMUX0S.O          Tgi0o                 0.050   BUFGMUX_CPCI_CLK
                                                       BUFGMUX_CPCI_CLK
    H4.OTCLK1            net (fanout=351)      1.486   cpci_clk_int
    -------------------------------------------------  ---------------------------
    Total                                      2.317ns (0.821ns logic, 1.496ns route)
                                                       (35.4% logic, 64.6% route)

  Maximum Data Path: nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_op_code_ack_0 to dma_op_code_ack<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H4.PAD               Tiockp                2.288   dma_op_code_ack<0>
                                                       nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_op_code_ack_0
                                                       dma_op_code_ack_0_OBUF
                                                       dma_op_code_ack<0>
    -------------------------------------------------  ---------------------------
    Total                                      2.288ns (2.288ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Slack:                  3.402ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_vld_n2c (FF)
  Destination:          dma_vld_n2c (PAD)
  Source Clock:         cpci_clk_int rising at 0.000ns
  Requirement:          8.000ns
  Data Path Delay:      2.287ns (Levels of Logic = 0)
  Clock Path Delay:     2.311ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: cpci_clk to nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_vld_n2c
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E17.I                Tiopi                 0.771   cpci_clk
                                                       cpci_clk
                                                       inst_cpci_clk_ibuf
    BUFGMUX0S.I0         net (fanout=2)        0.010   cpci_clk_ibuf
    BUFGMUX0S.O          Tgi0o                 0.050   BUFGMUX_CPCI_CLK
                                                       BUFGMUX_CPCI_CLK
    J2.OTCLK1            net (fanout=351)      1.480   cpci_clk_int
    -------------------------------------------------  ---------------------------
    Total                                      2.311ns (0.821ns logic, 1.490ns route)
                                                       (35.5% logic, 64.5% route)

  Maximum Data Path: nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_vld_n2c to dma_vld_n2c
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J2.PAD               Tiockp                2.287   dma_vld_n2c
                                                       nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_vld_n2c
                                                       dma_vld_n2c_OBUF
                                                       dma_vld_n2c
    -------------------------------------------------  ---------------------------
    Total                                      2.287ns (2.287ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "CPCI_DMA_IN" OFFSET = IN 4 ns BEFORE COMP 
"cpci_clk";

 8 paths analyzed, 8 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   2.728ns.
--------------------------------------------------------------------------------
Slack:                  1.272ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               dma_op_queue_id<1> (PAD)
  Destination:          nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_op_queue_id_d_1 (FF)
  Destination Clock:    cpci_clk_int rising at 0.000ns
  Requirement:          4.000ns
  Data Path Delay:      4.635ns (Levels of Logic = 0)
  Clock Path Delay:     1.907ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: dma_op_queue_id<1> to nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_op_queue_id_d_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H1.ICLK1             Tiopickd              4.635   dma_op_queue_id<1>
                                                       dma_op_queue_id<1>
                                                       dma_op_queue_id_1_IBUF
                                                       dma_op_queue_id<1>.DELAY
                                                       nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_op_queue_id_d_1
    -------------------------------------------------  ---------------------------
    Total                                      4.635ns (4.635ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Minimum Clock Path: cpci_clk to nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_op_queue_id_d_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E17.I                Tiopi                 0.605   cpci_clk
                                                       cpci_clk
                                                       inst_cpci_clk_ibuf
    BUFGMUX0S.I0         net (fanout=2)        0.008   cpci_clk_ibuf
    BUFGMUX0S.O          Tgi0o                 0.043   BUFGMUX_CPCI_CLK
                                                       BUFGMUX_CPCI_CLK
    H1.ICLK1             net (fanout=351)      1.251   cpci_clk_int
    -------------------------------------------------  ---------------------------
    Total                                      1.907ns (0.648ns logic, 1.259ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------
Slack:                  1.280ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               dma_op_code_req<0> (PAD)
  Destination:          nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_op_code_req_d_0 (FF)
  Destination Clock:    cpci_clk_int rising at 0.000ns
  Requirement:          4.000ns
  Data Path Delay:      4.627ns (Levels of Logic = 0)
  Clock Path Delay:     1.907ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: dma_op_code_req<0> to nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_op_code_req_d_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H2.ICLK1             Tiopickd              4.627   dma_op_code_req<0>
                                                       dma_op_code_req<0>
                                                       dma_op_code_req_0_IBUF
                                                       dma_op_code_req<0>.DELAY
                                                       nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_op_code_req_d_0
    -------------------------------------------------  ---------------------------
    Total                                      4.627ns (4.627ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Minimum Clock Path: cpci_clk to nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_op_code_req_d_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E17.I                Tiopi                 0.605   cpci_clk
                                                       cpci_clk
                                                       inst_cpci_clk_ibuf
    BUFGMUX0S.I0         net (fanout=2)        0.008   cpci_clk_ibuf
    BUFGMUX0S.O          Tgi0o                 0.043   BUFGMUX_CPCI_CLK
                                                       BUFGMUX_CPCI_CLK
    H2.ICLK1             net (fanout=351)      1.251   cpci_clk_int
    -------------------------------------------------  ---------------------------
    Total                                      1.907ns (0.648ns logic, 1.259ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------
Slack:                  1.295ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               dma_op_code_req<1> (PAD)
  Destination:          nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_op_code_req_d_1 (FF)
  Destination Clock:    cpci_clk_int rising at 0.000ns
  Requirement:          4.000ns
  Data Path Delay:      4.624ns (Levels of Logic = 0)
  Clock Path Delay:     1.919ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: dma_op_code_req<1> to nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_op_code_req_d_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H3.ICLK1             Tiopickd              4.624   dma_op_code_req<1>
                                                       dma_op_code_req<1>
                                                       dma_op_code_req_1_IBUF
                                                       dma_op_code_req<1>.DELAY
                                                       nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_op_code_req_d_1
    -------------------------------------------------  ---------------------------
    Total                                      4.624ns (4.624ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Minimum Clock Path: cpci_clk to nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_op_code_req_d_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E17.I                Tiopi                 0.605   cpci_clk
                                                       cpci_clk
                                                       inst_cpci_clk_ibuf
    BUFGMUX0S.I0         net (fanout=2)        0.008   cpci_clk_ibuf
    BUFGMUX0S.O          Tgi0o                 0.043   BUFGMUX_CPCI_CLK
                                                       BUFGMUX_CPCI_CLK
    H3.ICLK1             net (fanout=351)      1.263   cpci_clk_int
    -------------------------------------------------  ---------------------------
    Total                                      1.919ns (0.648ns logic, 1.271ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "CPCI_DMA_INOUT" OFFSET = IN 4 ns BEFORE COMP 
"cpci_clk";

 32 paths analyzed, 32 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   2.767ns.
--------------------------------------------------------------------------------
Slack:                  1.233ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               dma_data<0> (PAD)
  Destination:          nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_c2n_d_0 (FF)
  Destination Clock:    cpci_clk_int rising at 0.000ns
  Requirement:          4.000ns
  Data Path Delay:      4.641ns (Levels of Logic = 0)
  Clock Path Delay:     1.874ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: dma_data<0> to nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_c2n_d_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C11.ICLK1            Tiopickd              4.641   dma_data<0>
                                                       dma_data<0>
                                                       dma_data_0_IOBUF/IBUF
                                                       dma_data<0>.DELAY
                                                       nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_c2n_d_0
    -------------------------------------------------  ---------------------------
    Total                                      4.641ns (4.641ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Minimum Clock Path: cpci_clk to nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_c2n_d_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E17.I                Tiopi                 0.605   cpci_clk
                                                       cpci_clk
                                                       inst_cpci_clk_ibuf
    BUFGMUX0S.I0         net (fanout=2)        0.008   cpci_clk_ibuf
    BUFGMUX0S.O          Tgi0o                 0.043   BUFGMUX_CPCI_CLK
                                                       BUFGMUX_CPCI_CLK
    C11.ICLK1            net (fanout=351)      1.218   cpci_clk_int
    -------------------------------------------------  ---------------------------
    Total                                      1.874ns (0.648ns logic, 1.226ns route)
                                                       (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------
Slack:                  1.267ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               dma_data<4> (PAD)
  Destination:          nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_c2n_d_4 (FF)
  Destination Clock:    cpci_clk_int rising at 0.000ns
  Requirement:          4.000ns
  Data Path Delay:      4.619ns (Levels of Logic = 0)
  Clock Path Delay:     1.886ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: dma_data<4> to nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_c2n_d_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    D10.ICLK1            Tiopickd              4.619   dma_data<4>
                                                       dma_data<4>
                                                       dma_data_4_IOBUF/IBUF
                                                       dma_data<4>.DELAY
                                                       nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_c2n_d_4
    -------------------------------------------------  ---------------------------
    Total                                      4.619ns (4.619ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Minimum Clock Path: cpci_clk to nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_c2n_d_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E17.I                Tiopi                 0.605   cpci_clk
                                                       cpci_clk
                                                       inst_cpci_clk_ibuf
    BUFGMUX0S.I0         net (fanout=2)        0.008   cpci_clk_ibuf
    BUFGMUX0S.O          Tgi0o                 0.043   BUFGMUX_CPCI_CLK
                                                       BUFGMUX_CPCI_CLK
    D10.ICLK1            net (fanout=351)      1.230   cpci_clk_int
    -------------------------------------------------  ---------------------------
    Total                                      1.886ns (0.648ns logic, 1.238ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------
Slack:                  1.270ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               dma_data<3> (PAD)
  Destination:          nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_c2n_d_3 (FF)
  Destination Clock:    cpci_clk_int rising at 0.000ns
  Requirement:          4.000ns
  Data Path Delay:      4.616ns (Levels of Logic = 0)
  Clock Path Delay:     1.886ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: dma_data<3> to nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_c2n_d_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E10.ICLK1            Tiopickd              4.616   dma_data<3>
                                                       dma_data<3>
                                                       dma_data_3_IOBUF/IBUF
                                                       dma_data<3>.DELAY
                                                       nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_c2n_d_3
    -------------------------------------------------  ---------------------------
    Total                                      4.616ns (4.616ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Minimum Clock Path: cpci_clk to nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_c2n_d_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E17.I                Tiopi                 0.605   cpci_clk
                                                       cpci_clk
                                                       inst_cpci_clk_ibuf
    BUFGMUX0S.I0         net (fanout=2)        0.008   cpci_clk_ibuf
    BUFGMUX0S.O          Tgi0o                 0.043   BUFGMUX_CPCI_CLK
                                                       BUFGMUX_CPCI_CLK
    E10.ICLK1            net (fanout=351)      1.230   cpci_clk_int
    -------------------------------------------------  ---------------------------
    Total                                      1.886ns (0.648ns logic, 1.238ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "CPCI_DMA_INOUT" OFFSET = OUT 7 ns AFTER COMP 
"cpci_clk";

 64 paths analyzed, 32 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   4.689ns.
--------------------------------------------------------------------------------
Slack:                  2.311ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_n2c_25 (FF)
  Destination:          dma_data<25> (PAD)
  Source Clock:         cpci_clk_int rising at 0.000ns
  Requirement:          7.000ns
  Data Path Delay:      2.307ns (Levels of Logic = 0)
  Clock Path Delay:     2.382ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: cpci_clk to nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_n2c_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E17.I                Tiopi                 0.771   cpci_clk
                                                       cpci_clk
                                                       inst_cpci_clk_ibuf
    BUFGMUX0S.I0         net (fanout=2)        0.010   cpci_clk_ibuf
    BUFGMUX0S.O          Tgi0o                 0.050   BUFGMUX_CPCI_CLK
                                                       BUFGMUX_CPCI_CLK
    F1.OTCLK1            net (fanout=351)      1.551   cpci_clk_int
    -------------------------------------------------  ---------------------------
    Total                                      2.382ns (0.821ns logic, 1.561ns route)
                                                       (34.5% logic, 65.5% route)

  Maximum Data Path: nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_n2c_25 to dma_data<25>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    F1.PAD               Tiockp                2.307   dma_data<25>
                                                       nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_n2c_25
                                                       dma_data_25_IOBUF/OBUFT
                                                       dma_data<25>
    -------------------------------------------------  ---------------------------
    Total                                      2.307ns (2.307ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Slack:                  2.318ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_n2c_24 (FF)
  Destination:          dma_data<24> (PAD)
  Source Clock:         cpci_clk_int rising at 0.000ns
  Requirement:          7.000ns
  Data Path Delay:      2.300ns (Levels of Logic = 0)
  Clock Path Delay:     2.382ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: cpci_clk to nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_n2c_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E17.I                Tiopi                 0.771   cpci_clk
                                                       cpci_clk
                                                       inst_cpci_clk_ibuf
    BUFGMUX0S.I0         net (fanout=2)        0.010   cpci_clk_ibuf
    BUFGMUX0S.O          Tgi0o                 0.050   BUFGMUX_CPCI_CLK
                                                       BUFGMUX_CPCI_CLK
    F2.OTCLK1            net (fanout=351)      1.551   cpci_clk_int
    -------------------------------------------------  ---------------------------
    Total                                      2.382ns (0.821ns logic, 1.561ns route)
                                                       (34.5% logic, 65.5% route)

  Maximum Data Path: nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_n2c_24 to dma_data<24>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    F2.PAD               Tiockp                2.300   dma_data<24>
                                                       nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_n2c_24
                                                       dma_data_24_IOBUF/OBUFT
                                                       dma_data<24>
    -------------------------------------------------  ---------------------------
    Total                                      2.300ns (2.300ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Slack:                  2.331ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_n2c_17 (FF)
  Destination:          dma_data<17> (PAD)
  Source Clock:         cpci_clk_int rising at 0.000ns
  Requirement:          7.000ns
  Data Path Delay:      2.312ns (Levels of Logic = 0)
  Clock Path Delay:     2.357ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: cpci_clk to nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_n2c_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E17.I                Tiopi                 0.771   cpci_clk
                                                       cpci_clk
                                                       inst_cpci_clk_ibuf
    BUFGMUX0S.I0         net (fanout=2)        0.010   cpci_clk_ibuf
    BUFGMUX0S.O          Tgi0o                 0.050   BUFGMUX_CPCI_CLK
                                                       BUFGMUX_CPCI_CLK
    D1.OTCLK1            net (fanout=351)      1.526   cpci_clk_int
    -------------------------------------------------  ---------------------------
    Total                                      2.357ns (0.821ns logic, 1.536ns route)
                                                       (34.8% logic, 65.2% route)

  Maximum Data Path: nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_n2c_17 to dma_data<17>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    D1.PAD               Tiockp                2.312   dma_data<17>
                                                       nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_n2c_17
                                                       dma_data_17_IOBUF/OBUFT
                                                       dma_data<17>
    -------------------------------------------------  ---------------------------
    Total                                      2.312ns (2.312ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "SRAM1_OUT" OFFSET = OUT 4 ns AFTER COMP "core_clk";

 24 paths analyzed, 24 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   3.991ns.
--------------------------------------------------------------------------------
Slack:                  0.009ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_bw_0_1 (FF)
  Destination:          sram1_bw<1> (PAD)
  Source Clock:         core_clk_int rising at 0.000ns
  Requirement:          4.000ns
  Data Path Delay:      4.191ns (Levels of Logic = 1)
  Clock Path Delay:     -0.200ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: core_clk to nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_bw_0_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    D17.I                Tiopi                 0.770   core_clk
                                                       core_clk
                                                       inst_core_clk_ibuf
    DCM_X3Y1.CLKIN       net (fanout=1)        0.588   core_clk_ibuf
    DCM_X3Y1.CLK0        Tdcmino              -4.419   CORE_DCM_CLK
                                                       CORE_DCM_CLK
    BUFGMUX1P.I0         net (fanout=1)        1.459   core_clk0
    BUFGMUX1P.O          Tgi0o                 0.050   BUFGMUX_CORE_CLK
                                                       BUFGMUX_CORE_CLK
    SLICE_X1Y92.CLK      net (fanout=13126)    1.352   core_clk_int
    -------------------------------------------------  ---------------------------
    Total                                     -0.200ns (-3.599ns logic, 3.399ns route)

  Maximum Data Path: nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_bw_0_1 to sram1_bw<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y92.YQ       Tcko                  0.370   nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_bw_0_1
                                                       nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_bw_0_1
    AE33.O1              net (fanout=9)        1.546   nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_bw_0_1
    AE33.PAD             Tioop                 2.275   sram1_bw<1>
                                                       sram1_bw_1_OBUF
                                                       sram1_bw<1>
    -------------------------------------------------  ---------------------------
    Total                                      4.191ns (2.645ns logic, 1.546ns route)
                                                       (63.1% logic, 36.9% route)

--------------------------------------------------------------------------------
Slack:                  0.061ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_bw_0_1 (FF)
  Destination:          sram1_bw<3> (PAD)
  Source Clock:         core_clk_int rising at 0.000ns
  Requirement:          4.000ns
  Data Path Delay:      4.139ns (Levels of Logic = 1)
  Clock Path Delay:     -0.200ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: core_clk to nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_bw_0_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    D17.I                Tiopi                 0.770   core_clk
                                                       core_clk
                                                       inst_core_clk_ibuf
    DCM_X3Y1.CLKIN       net (fanout=1)        0.588   core_clk_ibuf
    DCM_X3Y1.CLK0        Tdcmino              -4.419   CORE_DCM_CLK
                                                       CORE_DCM_CLK
    BUFGMUX1P.I0         net (fanout=1)        1.459   core_clk0
    BUFGMUX1P.O          Tgi0o                 0.050   BUFGMUX_CORE_CLK
                                                       BUFGMUX_CORE_CLK
    SLICE_X1Y92.CLK      net (fanout=13126)    1.352   core_clk_int
    -------------------------------------------------  ---------------------------
    Total                                     -0.200ns (-3.599ns logic, 3.399ns route)

  Maximum Data Path: nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_bw_0_1 to sram1_bw<3>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y92.YQ       Tcko                  0.370   nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_bw_0_1
                                                       nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_bw_0_1
    AF28.O1              net (fanout=9)        1.525   nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_bw_0_1
    AF28.PAD             Tioop                 2.244   sram1_bw<3>
                                                       sram1_bw_3_OBUF
                                                       sram1_bw<3>
    -------------------------------------------------  ---------------------------
    Total                                      4.139ns (2.614ns logic, 1.525ns route)
                                                       (63.2% logic, 36.8% route)

--------------------------------------------------------------------------------
Slack:                  0.085ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_bw_0_1 (FF)
  Destination:          sram1_we (PAD)
  Source Clock:         core_clk_int rising at 0.000ns
  Requirement:          4.000ns
  Data Path Delay:      4.115ns (Levels of Logic = 1)
  Clock Path Delay:     -0.200ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: core_clk to nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_bw_0_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    D17.I                Tiopi                 0.770   core_clk
                                                       core_clk
                                                       inst_core_clk_ibuf
    DCM_X3Y1.CLKIN       net (fanout=1)        0.588   core_clk_ibuf
    DCM_X3Y1.CLK0        Tdcmino              -4.419   CORE_DCM_CLK
                                                       CORE_DCM_CLK
    BUFGMUX1P.I0         net (fanout=1)        1.459   core_clk0
    BUFGMUX1P.O          Tgi0o                 0.050   BUFGMUX_CORE_CLK
                                                       BUFGMUX_CORE_CLK
    SLICE_X1Y92.CLK      net (fanout=13126)    1.352   core_clk_int
    -------------------------------------------------  ---------------------------
    Total                                     -0.200ns (-3.599ns logic, 3.399ns route)

  Maximum Data Path: nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_bw_0_1 to sram1_we
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y92.YQ       Tcko                  0.370   nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_bw_0_1
                                                       nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_bw_0_1
    AE28.O1              net (fanout=9)        1.503   nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_bw_0_1
    AE28.PAD             Tioop                 2.242   sram1_we
                                                       sram1_we_OBUF
                                                       sram1_we
    -------------------------------------------------  ---------------------------
    Total                                      4.115ns (2.612ns logic, 1.503ns route)
                                                       (63.5% logic, 36.5% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "SRAM1_DATA" OFFSET = IN 4 ns BEFORE COMP 
"core_clk";

 36 paths analyzed, 36 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   1.731ns.
--------------------------------------------------------------------------------
Slack:                  2.269ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               sram1_data<16> (PAD)
  Destination:          nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_16 (FF)
  Destination Clock:    core_clk_int rising at 0.000ns
  Requirement:          4.000ns
  Data Path Delay:      0.837ns (Levels of Logic = 0)
  Clock Path Delay:     -0.894ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: sram1_data<16> to nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB33.ICLK1           Tiopick               0.837   sram1_data<16>
                                                       sram1_data<16>
                                                       sram1_data_16_IOBUF/IBUF
                                                       nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_16
    -------------------------------------------------  ---------------------------
    Total                                      0.837ns (0.837ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Minimum Clock Path: core_clk to nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    D17.I                Tiopi                 0.604   core_clk
                                                       core_clk
                                                       inst_core_clk_ibuf
    DCM_X3Y1.CLKIN       net (fanout=1)        0.470   core_clk_ibuf
    DCM_X3Y1.CLK0        Tdcmino              -4.315   CORE_DCM_CLK
                                                       CORE_DCM_CLK
    BUFGMUX1P.I0         net (fanout=1)        1.168   core_clk0
    BUFGMUX1P.O          Tgi0o                 0.043   BUFGMUX_CORE_CLK
                                                       BUFGMUX_CORE_CLK
    AB33.ICLK1           net (fanout=13126)    1.136   core_clk_int
    -------------------------------------------------  ---------------------------
    Total                                     -0.894ns (-3.668ns logic, 2.774ns route)

--------------------------------------------------------------------------------
Slack:                  2.271ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               sram1_data<17> (PAD)
  Destination:          nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_17 (FF)
  Destination Clock:    core_clk_int rising at 0.000ns
  Requirement:          4.000ns
  Data Path Delay:      0.842ns (Levels of Logic = 0)
  Clock Path Delay:     -0.887ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: sram1_data<17> to nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB34.ICLK1           Tiopick               0.842   sram1_data<17>
                                                       sram1_data<17>
                                                       sram1_data_17_IOBUF/IBUF
                                                       nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_17
    -------------------------------------------------  ---------------------------
    Total                                      0.842ns (0.842ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Minimum Clock Path: core_clk to nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    D17.I                Tiopi                 0.604   core_clk
                                                       core_clk
                                                       inst_core_clk_ibuf
    DCM_X3Y1.CLKIN       net (fanout=1)        0.470   core_clk_ibuf
    DCM_X3Y1.CLK0        Tdcmino              -4.315   CORE_DCM_CLK
                                                       CORE_DCM_CLK
    BUFGMUX1P.I0         net (fanout=1)        1.168   core_clk0
    BUFGMUX1P.O          Tgi0o                 0.043   BUFGMUX_CORE_CLK
                                                       BUFGMUX_CORE_CLK
    AB34.ICLK1           net (fanout=13126)    1.143   core_clk_int
    -------------------------------------------------  ---------------------------
    Total                                     -0.887ns (-3.668ns logic, 2.781ns route)

--------------------------------------------------------------------------------
Slack:                  2.274ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               sram1_data<13> (PAD)
  Destination:          nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_13 (FF)
  Destination Clock:    core_clk_int rising at 0.000ns
  Requirement:          4.000ns
  Data Path Delay:      0.842ns (Levels of Logic = 0)
  Clock Path Delay:     -0.884ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: sram1_data<13> to nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA34.ICLK1           Tiopick               0.842   sram1_data<13>
                                                       sram1_data<13>
                                                       sram1_data_13_IOBUF/IBUF
                                                       nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_13
    -------------------------------------------------  ---------------------------
    Total                                      0.842ns (0.842ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Minimum Clock Path: core_clk to nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    D17.I                Tiopi                 0.604   core_clk
                                                       core_clk
                                                       inst_core_clk_ibuf
    DCM_X3Y1.CLKIN       net (fanout=1)        0.470   core_clk_ibuf
    DCM_X3Y1.CLK0        Tdcmino              -4.315   CORE_DCM_CLK
                                                       CORE_DCM_CLK
    BUFGMUX1P.I0         net (fanout=1)        1.168   core_clk0
    BUFGMUX1P.O          Tgi0o                 0.043   BUFGMUX_CORE_CLK
                                                       BUFGMUX_CORE_CLK
    AA34.ICLK1           net (fanout=13126)    1.146   core_clk_int
    -------------------------------------------------  ---------------------------
    Total                                     -0.884ns (-3.668ns logic, 2.784ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "SRAM1_DATA" OFFSET = OUT 4 ns AFTER COMP 
"core_clk";

 72 paths analyzed, 36 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   2.299ns.
--------------------------------------------------------------------------------
Slack:                  1.701ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_35 (FF)
  Destination:          sram1_data<35> (PAD)
  Source Clock:         core_clk_int rising at 0.000ns
  Requirement:          4.000ns
  Data Path Delay:      2.302ns (Levels of Logic = 0)
  Clock Path Delay:     -0.003ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: core_clk to nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_35
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    D17.I                Tiopi                 0.770   core_clk
                                                       core_clk
                                                       inst_core_clk_ibuf
    DCM_X3Y1.CLKIN       net (fanout=1)        0.588   core_clk_ibuf
    DCM_X3Y1.CLK0        Tdcmino              -4.419   CORE_DCM_CLK
                                                       CORE_DCM_CLK
    BUFGMUX1P.I0         net (fanout=1)        1.459   core_clk0
    BUFGMUX1P.O          Tgi0o                 0.050   BUFGMUX_CORE_CLK
                                                       BUFGMUX_CORE_CLK
    AK34.OTCLK1          net (fanout=13126)    1.549   core_clk_int
    -------------------------------------------------  ---------------------------
    Total                                     -0.003ns (-3.599ns logic, 3.596ns route)

  Maximum Data Path: nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_35 to sram1_data<35>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AK34.PAD             Tiockp                2.302   sram1_data<35>
                                                       nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_35
                                                       sram1_data_35_IOBUF/OBUFT
                                                       sram1_data<35>
    -------------------------------------------------  ---------------------------
    Total                                      2.302ns (2.302ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Slack:                  1.704ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_31 (FF)
  Destination:          sram1_data<31> (PAD)
  Source Clock:         core_clk_int rising at 0.000ns
  Requirement:          4.000ns
  Data Path Delay:      2.298ns (Levels of Logic = 0)
  Clock Path Delay:     -0.002ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: core_clk to nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    D17.I                Tiopi                 0.770   core_clk
                                                       core_clk
                                                       inst_core_clk_ibuf
    DCM_X3Y1.CLKIN       net (fanout=1)        0.588   core_clk_ibuf
    DCM_X3Y1.CLK0        Tdcmino              -4.419   CORE_DCM_CLK
                                                       CORE_DCM_CLK
    BUFGMUX1P.I0         net (fanout=1)        1.459   core_clk0
    BUFGMUX1P.O          Tgi0o                 0.050   BUFGMUX_CORE_CLK
                                                       BUFGMUX_CORE_CLK
    AJ34.OTCLK1          net (fanout=13126)    1.550   core_clk_int
    -------------------------------------------------  ---------------------------
    Total                                     -0.002ns (-3.599ns logic, 3.597ns route)

  Maximum Data Path: nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_31 to sram1_data<31>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AJ34.PAD             Tiockp                2.298   sram1_data<31>
                                                       nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_31
                                                       sram1_data_31_IOBUF/OBUFT
                                                       sram1_data<31>
    -------------------------------------------------  ---------------------------
    Total                                      2.298ns (2.298ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Slack:                  1.706ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_34 (FF)
  Destination:          sram1_data<34> (PAD)
  Source Clock:         core_clk_int rising at 0.000ns
  Requirement:          4.000ns
  Data Path Delay:      2.297ns (Levels of Logic = 0)
  Clock Path Delay:     -0.003ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: core_clk to nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_34
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    D17.I                Tiopi                 0.770   core_clk
                                                       core_clk
                                                       inst_core_clk_ibuf
    DCM_X3Y1.CLKIN       net (fanout=1)        0.588   core_clk_ibuf
    DCM_X3Y1.CLK0        Tdcmino              -4.419   CORE_DCM_CLK
                                                       CORE_DCM_CLK
    BUFGMUX1P.I0         net (fanout=1)        1.459   core_clk0
    BUFGMUX1P.O          Tgi0o                 0.050   BUFGMUX_CORE_CLK
                                                       BUFGMUX_CORE_CLK
    AK33.OTCLK1          net (fanout=13126)    1.549   core_clk_int
    -------------------------------------------------  ---------------------------
    Total                                     -0.003ns (-3.599ns logic, 3.596ns route)

  Maximum Data Path: nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_34 to sram1_data<34>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AK33.PAD             Tiockp                2.297   sram1_data<34>
                                                       nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_34
                                                       sram1_data_34_IOBUF/OBUFT
                                                       sram1_data<34>
    -------------------------------------------------  ---------------------------
    Total                                      2.297ns (2.297ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "SRAM2_OUT" OFFSET = OUT 4 ns AFTER COMP "core_clk";

 24 paths analyzed, 24 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   3.399ns.
--------------------------------------------------------------------------------
Slack:                  0.601ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_bw_0_1 (FF)
  Destination:          sram2_bw<0> (PAD)
  Source Clock:         core_clk_int rising at 0.000ns
  Requirement:          4.000ns
  Data Path Delay:      3.599ns (Levels of Logic = 1)
  Clock Path Delay:     -0.200ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: core_clk to nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_bw_0_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    D17.I                Tiopi                 0.770   core_clk
                                                       core_clk
                                                       inst_core_clk_ibuf
    DCM_X3Y1.CLKIN       net (fanout=1)        0.588   core_clk_ibuf
    DCM_X3Y1.CLK0        Tdcmino              -4.419   CORE_DCM_CLK
                                                       CORE_DCM_CLK
    BUFGMUX1P.I0         net (fanout=1)        1.459   core_clk0
    BUFGMUX1P.O          Tgi0o                 0.050   BUFGMUX_CORE_CLK
                                                       BUFGMUX_CORE_CLK
    SLICE_X1Y92.CLK      net (fanout=13126)    1.352   core_clk_int
    -------------------------------------------------  ---------------------------
    Total                                     -0.200ns (-3.599ns logic, 3.399ns route)

  Maximum Data Path: nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_bw_0_1 to sram2_bw<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y92.YQ       Tcko                  0.370   nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_bw_0_1
                                                       nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_bw_0_1
    N34.O1               net (fanout=9)        0.952   nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_bw_0_1
    N34.PAD              Tioop                 2.277   sram2_bw<0>
                                                       sram2_bw_0_OBUF
                                                       sram2_bw<0>
    -------------------------------------------------  ---------------------------
    Total                                      3.599ns (2.647ns logic, 0.952ns route)
                                                       (73.5% logic, 26.5% route)

--------------------------------------------------------------------------------
Slack:                  0.645ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_bw_0_1 (FF)
  Destination:          sram2_bw<1> (PAD)
  Source Clock:         core_clk_int rising at 0.000ns
  Requirement:          4.000ns
  Data Path Delay:      3.555ns (Levels of Logic = 1)
  Clock Path Delay:     -0.200ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: core_clk to nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_bw_0_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    D17.I                Tiopi                 0.770   core_clk
                                                       core_clk
                                                       inst_core_clk_ibuf
    DCM_X3Y1.CLKIN       net (fanout=1)        0.588   core_clk_ibuf
    DCM_X3Y1.CLK0        Tdcmino              -4.419   CORE_DCM_CLK
                                                       CORE_DCM_CLK
    BUFGMUX1P.I0         net (fanout=1)        1.459   core_clk0
    BUFGMUX1P.O          Tgi0o                 0.050   BUFGMUX_CORE_CLK
                                                       BUFGMUX_CORE_CLK
    SLICE_X1Y92.CLK      net (fanout=13126)    1.352   core_clk_int
    -------------------------------------------------  ---------------------------
    Total                                     -0.200ns (-3.599ns logic, 3.399ns route)

  Maximum Data Path: nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_bw_0_1 to sram2_bw<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y92.YQ       Tcko                  0.370   nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_bw_0_1
                                                       nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_bw_0_1
    P28.O1               net (fanout=9)        0.952   nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_bw_0_1
    P28.PAD              Tioop                 2.233   sram2_bw<1>
                                                       sram2_bw_1_OBUF
                                                       sram2_bw<1>
    -------------------------------------------------  ---------------------------
    Total                                      3.555ns (2.603ns logic, 0.952ns route)
                                                       (73.2% logic, 26.8% route)

--------------------------------------------------------------------------------
Slack:                  0.792ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_bw_0_1 (FF)
  Destination:          sram2_bw<3> (PAD)
  Source Clock:         core_clk_int rising at 0.000ns
  Requirement:          4.000ns
  Data Path Delay:      3.408ns (Levels of Logic = 1)
  Clock Path Delay:     -0.200ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: core_clk to nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_bw_0_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    D17.I                Tiopi                 0.770   core_clk
                                                       core_clk
                                                       inst_core_clk_ibuf
    DCM_X3Y1.CLKIN       net (fanout=1)        0.588   core_clk_ibuf
    DCM_X3Y1.CLK0        Tdcmino              -4.419   CORE_DCM_CLK
                                                       CORE_DCM_CLK
    BUFGMUX1P.I0         net (fanout=1)        1.459   core_clk0
    BUFGMUX1P.O          Tgi0o                 0.050   BUFGMUX_CORE_CLK
                                                       BUFGMUX_CORE_CLK
    SLICE_X1Y92.CLK      net (fanout=13126)    1.352   core_clk_int
    -------------------------------------------------  ---------------------------
    Total                                     -0.200ns (-3.599ns logic, 3.399ns route)

  Maximum Data Path: nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_bw_0_1 to sram2_bw<3>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y92.YQ       Tcko                  0.370   nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_bw_0_1
                                                       nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_bw_0_1
    P30.O1               net (fanout=9)        0.792   nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_bw_0_1
    P30.PAD              Tioop                 2.246   sram2_bw<3>
                                                       sram2_bw_3_OBUF
                                                       sram2_bw<3>
    -------------------------------------------------  ---------------------------
    Total                                      3.408ns (2.616ns logic, 0.792ns route)
                                                       (76.8% logic, 23.2% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "SRAM2_DATA" OFFSET = IN 4 ns BEFORE COMP 
"core_clk";

 36 paths analyzed, 36 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   1.734ns.
--------------------------------------------------------------------------------
Slack:                  2.266ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               sram2_data<26> (PAD)
  Destination:          nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_62 (FF)
  Destination Clock:    core_clk_int rising at 0.000ns
  Requirement:          4.000ns
  Data Path Delay:      0.840ns (Levels of Logic = 0)
  Clock Path Delay:     -0.894ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: sram2_data<26> to nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_62
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R34.ICLK1            Tiopick               0.840   sram2_data<26>
                                                       sram2_data<26>
                                                       sram2_data_26_IOBUF/IBUF
                                                       nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_62
    -------------------------------------------------  ---------------------------
    Total                                      0.840ns (0.840ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Minimum Clock Path: core_clk to nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_62
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    D17.I                Tiopi                 0.604   core_clk
                                                       core_clk
                                                       inst_core_clk_ibuf
    DCM_X3Y1.CLKIN       net (fanout=1)        0.470   core_clk_ibuf
    DCM_X3Y1.CLK0        Tdcmino              -4.315   CORE_DCM_CLK
                                                       CORE_DCM_CLK
    BUFGMUX1P.I0         net (fanout=1)        1.168   core_clk0
    BUFGMUX1P.O          Tgi0o                 0.043   BUFGMUX_CORE_CLK
                                                       BUFGMUX_CORE_CLK
    R34.ICLK1            net (fanout=13126)    1.136   core_clk_int
    -------------------------------------------------  ---------------------------
    Total                                     -0.894ns (-3.668ns logic, 2.774ns route)

--------------------------------------------------------------------------------
Slack:                  2.280ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               sram2_data<20> (PAD)
  Destination:          nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_56 (FF)
  Destination Clock:    core_clk_int rising at 0.000ns
  Requirement:          4.000ns
  Data Path Delay:      0.833ns (Levels of Logic = 0)
  Clock Path Delay:     -0.887ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: sram2_data<20> to nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_56
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T33.ICLK1            Tiopick               0.833   sram2_data<20>
                                                       sram2_data<20>
                                                       sram2_data_20_IOBUF/IBUF
                                                       nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_56
    -------------------------------------------------  ---------------------------
    Total                                      0.833ns (0.833ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Minimum Clock Path: core_clk to nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_56
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    D17.I                Tiopi                 0.604   core_clk
                                                       core_clk
                                                       inst_core_clk_ibuf
    DCM_X3Y1.CLKIN       net (fanout=1)        0.470   core_clk_ibuf
    DCM_X3Y1.CLK0        Tdcmino              -4.315   CORE_DCM_CLK
                                                       CORE_DCM_CLK
    BUFGMUX1P.I0         net (fanout=1)        1.168   core_clk0
    BUFGMUX1P.O          Tgi0o                 0.043   BUFGMUX_CORE_CLK
                                                       BUFGMUX_CORE_CLK
    T33.ICLK1            net (fanout=13126)    1.143   core_clk_int
    -------------------------------------------------  ---------------------------
    Total                                     -0.887ns (-3.668ns logic, 2.781ns route)

--------------------------------------------------------------------------------
Slack:                  2.291ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               sram2_data<35> (PAD)
  Destination:          nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_71 (FF)
  Destination Clock:    core_clk_int rising at 0.000ns
  Requirement:          4.000ns
  Data Path Delay:      0.831ns (Levels of Logic = 0)
  Clock Path Delay:     -0.878ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: sram2_data<35> to nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_71
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    V33.ICLK1            Tiopick               0.831   sram2_data<35>
                                                       sram2_data<35>
                                                       sram2_data_35_IOBUF/IBUF
                                                       nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_71
    -------------------------------------------------  ---------------------------
    Total                                      0.831ns (0.831ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Minimum Clock Path: core_clk to nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data_71
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    D17.I                Tiopi                 0.604   core_clk
                                                       core_clk
                                                       inst_core_clk_ibuf
    DCM_X3Y1.CLKIN       net (fanout=1)        0.470   core_clk_ibuf
    DCM_X3Y1.CLK0        Tdcmino              -4.315   CORE_DCM_CLK
                                                       CORE_DCM_CLK
    BUFGMUX1P.I0         net (fanout=1)        1.168   core_clk0
    BUFGMUX1P.O          Tgi0o                 0.043   BUFGMUX_CORE_CLK
                                                       BUFGMUX_CORE_CLK
    V33.ICLK1            net (fanout=13126)    1.152   core_clk_int
    -------------------------------------------------  ---------------------------
    Total                                     -0.878ns (-3.668ns logic, 2.790ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "SRAM2_DATA" OFFSET = OUT 4 ns AFTER COMP 
"core_clk";

 72 paths analyzed, 36 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   2.283ns.
--------------------------------------------------------------------------------
Slack:                  1.717ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_43 (FF)
  Destination:          sram2_data<7> (PAD)
  Source Clock:         core_clk_int rising at 0.000ns
  Requirement:          4.000ns
  Data Path Delay:      2.287ns (Levels of Logic = 0)
  Clock Path Delay:     -0.004ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: core_clk to nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    D17.I                Tiopi                 0.770   core_clk
                                                       core_clk
                                                       inst_core_clk_ibuf
    DCM_X3Y1.CLKIN       net (fanout=1)        0.588   core_clk_ibuf
    DCM_X3Y1.CLK0        Tdcmino              -4.419   CORE_DCM_CLK
                                                       CORE_DCM_CLK
    BUFGMUX1P.I0         net (fanout=1)        1.459   core_clk0
    BUFGMUX1P.O          Tgi0o                 0.050   BUFGMUX_CORE_CLK
                                                       BUFGMUX_CORE_CLK
    G32.OTCLK1           net (fanout=13126)    1.548   core_clk_int
    -------------------------------------------------  ---------------------------
    Total                                     -0.004ns (-3.599ns logic, 3.595ns route)

  Maximum Data Path: nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_43 to sram2_data<7>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    G32.PAD              Tiockp                2.287   sram2_data<7>
                                                       nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_43
                                                       sram2_data_7_IOBUF/OBUFT
                                                       sram2_data<7>
    -------------------------------------------------  ---------------------------
    Total                                      2.287ns (2.287ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Slack:                  1.726ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_44 (FF)
  Destination:          sram2_data<8> (PAD)
  Source Clock:         core_clk_int rising at 0.000ns
  Requirement:          4.000ns
  Data Path Delay:      2.278ns (Levels of Logic = 0)
  Clock Path Delay:     -0.004ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: core_clk to nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_44
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    D17.I                Tiopi                 0.770   core_clk
                                                       core_clk
                                                       inst_core_clk_ibuf
    DCM_X3Y1.CLKIN       net (fanout=1)        0.588   core_clk_ibuf
    DCM_X3Y1.CLK0        Tdcmino              -4.419   CORE_DCM_CLK
                                                       CORE_DCM_CLK
    BUFGMUX1P.I0         net (fanout=1)        1.459   core_clk0
    BUFGMUX1P.O          Tgi0o                 0.050   BUFGMUX_CORE_CLK
                                                       BUFGMUX_CORE_CLK
    G31.OTCLK1           net (fanout=13126)    1.548   core_clk_int
    -------------------------------------------------  ---------------------------
    Total                                     -0.004ns (-3.599ns logic, 3.595ns route)

  Maximum Data Path: nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_44 to sram2_data<8>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    G31.PAD              Tiockp                2.278   sram2_data<8>
                                                       nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_44
                                                       sram2_data_8_IOBUF/OBUFT
                                                       sram2_data<8>
    -------------------------------------------------  ---------------------------
    Total                                      2.278ns (2.278ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Slack:                  1.757ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_41 (FF)
  Destination:          sram2_data<5> (PAD)
  Source Clock:         core_clk_int rising at 0.000ns
  Requirement:          4.000ns
  Data Path Delay:      2.306ns (Levels of Logic = 0)
  Clock Path Delay:     -0.063ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: core_clk to nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_41
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    D17.I                Tiopi                 0.770   core_clk
                                                       core_clk
                                                       inst_core_clk_ibuf
    DCM_X3Y1.CLKIN       net (fanout=1)        0.588   core_clk_ibuf
    DCM_X3Y1.CLK0        Tdcmino              -4.419   CORE_DCM_CLK
                                                       CORE_DCM_CLK
    BUFGMUX1P.I0         net (fanout=1)        1.459   core_clk0
    BUFGMUX1P.O          Tgi0o                 0.050   BUFGMUX_CORE_CLK
                                                       BUFGMUX_CORE_CLK
    G34.OTCLK1           net (fanout=13126)    1.489   core_clk_int
    -------------------------------------------------  ---------------------------
    Total                                     -0.063ns (-3.599ns logic, 3.536ns route)

  Maximum Data Path: nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_41 to sram2_data<5>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    G34.PAD              Tiockp                2.306   sram2_data<5>
                                                       nf2_core/sram64.sram_arbiter/cnet_sram_sm/sram_wr_data_41
                                                       sram2_data_5_IOBUF/OBUFT
                                                       sram2_data<5>
    -------------------------------------------------  ---------------------------
    Total                                      2.306ns (2.306ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock core_clk
--------------+------------+------------+------------------+--------+
              |  Setup to  |  Hold to   |                  | Clock  |
Source        | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
--------------+------------+------------+------------------+--------+
sram1_data<0> |    1.724(R)|   -0.828(R)|core_clk_int      |   0.000|
sram1_data<1> |    1.716(R)|   -0.819(R)|core_clk_int      |   0.000|
sram1_data<2> |    1.712(R)|   -0.817(R)|core_clk_int      |   0.000|
sram1_data<3> |    1.707(R)|   -0.812(R)|core_clk_int      |   0.000|
sram1_data<4> |    1.708(R)|   -0.811(R)|core_clk_int      |   0.000|
sram1_data<5> |    1.704(R)|   -0.807(R)|core_clk_int      |   0.000|
sram1_data<6> |    1.699(R)|   -0.802(R)|core_clk_int      |   0.000|
sram1_data<7> |    1.694(R)|   -0.798(R)|core_clk_int      |   0.000|
sram1_data<8> |    1.689(R)|   -0.793(R)|core_clk_int      |   0.000|
sram1_data<9> |    1.693(R)|   -0.797(R)|core_clk_int      |   0.000|
sram1_data<10>|    1.709(R)|   -0.814(R)|core_clk_int      |   0.000|
sram1_data<11>|    1.715(R)|   -0.820(R)|core_clk_int      |   0.000|
sram1_data<12>|    1.725(R)|   -0.831(R)|core_clk_int      |   0.000|
sram1_data<13>|    1.726(R)|   -0.830(R)|core_clk_int      |   0.000|
sram1_data<14>|    1.702(R)|   -0.805(R)|core_clk_int      |   0.000|
sram1_data<15>|    1.707(R)|   -0.810(R)|core_clk_int      |   0.000|
sram1_data<16>|    1.731(R)|   -0.837(R)|core_clk_int      |   0.000|
sram1_data<17>|    1.729(R)|   -0.833(R)|core_clk_int      |   0.000|
sram1_data<18>|    1.603(R)|   -0.686(R)|core_clk_int      |   0.000|
sram1_data<19>|    1.567(R)|   -0.644(R)|core_clk_int      |   0.000|
sram1_data<20>|    1.570(R)|   -0.647(R)|core_clk_int      |   0.000|
sram1_data<21>|    1.604(R)|   -0.686(R)|core_clk_int      |   0.000|
sram1_data<22>|    1.606(R)|   -0.688(R)|core_clk_int      |   0.000|
sram1_data<23>|    1.617(R)|   -0.700(R)|core_clk_int      |   0.000|
sram1_data<24>|    1.621(R)|   -0.704(R)|core_clk_int      |   0.000|
sram1_data<25>|    1.626(R)|   -0.711(R)|core_clk_int      |   0.000|
sram1_data<26>|    1.630(R)|   -0.715(R)|core_clk_int      |   0.000|
sram1_data<27>|    1.567(R)|   -0.645(R)|core_clk_int      |   0.000|
sram1_data<28>|    1.577(R)|   -0.655(R)|core_clk_int      |   0.000|
sram1_data<29>|    1.563(R)|   -0.641(R)|core_clk_int      |   0.000|
sram1_data<30>|    1.564(R)|   -0.638(R)|core_clk_int      |   0.000|
sram1_data<31>|    1.569(R)|   -0.643(R)|core_clk_int      |   0.000|
sram1_data<32>|    1.577(R)|   -0.654(R)|core_clk_int      |   0.000|
sram1_data<33>|    1.579(R)|   -0.656(R)|core_clk_int      |   0.000|
sram1_data<34>|    1.569(R)|   -0.643(R)|core_clk_int      |   0.000|
sram1_data<35>|    1.574(R)|   -0.648(R)|core_clk_int      |   0.000|
sram2_data<0> |    1.620(R)|   -0.704(R)|core_clk_int      |   0.000|
sram2_data<1> |    1.600(R)|   -0.683(R)|core_clk_int      |   0.000|
sram2_data<2> |    1.591(R)|   -0.674(R)|core_clk_int      |   0.000|
sram2_data<3> |    1.613(R)|   -0.696(R)|core_clk_int      |   0.000|
sram2_data<4> |    1.616(R)|   -0.699(R)|core_clk_int      |   0.000|
sram2_data<5> |    1.630(R)|   -0.712(R)|core_clk_int      |   0.000|
sram2_data<6> |    1.623(R)|   -0.705(R)|core_clk_int      |   0.000|
sram2_data<7> |    1.560(R)|   -0.634(R)|core_clk_int      |   0.000|
sram2_data<8> |    1.551(R)|   -0.625(R)|core_clk_int      |   0.000|
sram2_data<9> |    1.628(R)|   -0.714(R)|core_clk_int      |   0.000|
sram2_data<10>|    1.597(R)|   -0.682(R)|core_clk_int      |   0.000|
sram2_data<11>|    1.605(R)|   -0.690(R)|core_clk_int      |   0.000|
sram2_data<12>|    1.616(R)|   -0.700(R)|core_clk_int      |   0.000|
sram2_data<13>|    1.614(R)|   -0.697(R)|core_clk_int      |   0.000|
sram2_data<14>|    1.585(R)|   -0.669(R)|core_clk_int      |   0.000|
sram2_data<15>|    1.589(R)|   -0.673(R)|core_clk_int      |   0.000|
sram2_data<16>|    1.592(R)|   -0.674(R)|core_clk_int      |   0.000|
sram2_data<17>|    1.598(R)|   -0.680(R)|core_clk_int      |   0.000|
sram2_data<18>|    1.678(R)|   -0.781(R)|core_clk_int      |   0.000|
sram2_data<19>|    1.674(R)|   -0.777(R)|core_clk_int      |   0.000|
sram2_data<20>|    1.720(R)|   -0.824(R)|core_clk_int      |   0.000|
sram2_data<21>|    1.705(R)|   -0.808(R)|core_clk_int      |   0.000|
sram2_data<22>|    1.696(R)|   -0.799(R)|core_clk_int      |   0.000|
sram2_data<23>|    1.693(R)|   -0.797(R)|core_clk_int      |   0.000|
sram2_data<24>|    1.684(R)|   -0.788(R)|core_clk_int      |   0.000|
sram2_data<25>|    1.684(R)|   -0.788(R)|core_clk_int      |   0.000|
sram2_data<26>|    1.734(R)|   -0.840(R)|core_clk_int      |   0.000|
sram2_data<27>|    1.688(R)|   -0.791(R)|core_clk_int      |   0.000|
sram2_data<28>|    1.691(R)|   -0.793(R)|core_clk_int      |   0.000|
sram2_data<29>|    1.700(R)|   -0.802(R)|core_clk_int      |   0.000|
sram2_data<30>|    1.705(R)|   -0.808(R)|core_clk_int      |   0.000|
sram2_data<31>|    1.679(R)|   -0.782(R)|core_clk_int      |   0.000|
sram2_data<32>|    1.684(R)|   -0.787(R)|core_clk_int      |   0.000|
sram2_data<33>|    1.692(R)|   -0.794(R)|core_clk_int      |   0.000|
sram2_data<34>|    1.697(R)|   -0.799(R)|core_clk_int      |   0.000|
sram2_data<35>|    1.709(R)|   -0.812(R)|core_clk_int      |   0.000|
--------------+------------+------------+------------------+--------+

Setup/Hold to clock cpci_clk
---------------------+------------+------------+------------------+--------+
                     |  Setup to  |  Hold to   |                  | Clock  |
Source               | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
---------------------+------------+------------+------------------+--------+
cpci_addr<0>         |    2.854(R)|   -1.253(R)|cpci_clk_int      |   0.000|
cpci_addr<1>         |    2.861(R)|   -1.260(R)|cpci_clk_int      |   0.000|
cpci_addr<2>         |    2.863(R)|   -1.262(R)|cpci_clk_int      |   0.000|
cpci_addr<3>         |    2.796(R)|   -1.183(R)|cpci_clk_int      |   0.000|
cpci_addr<4>         |    2.853(R)|   -1.253(R)|cpci_clk_int      |   0.000|
cpci_addr<5>         |    2.854(R)|   -1.254(R)|cpci_clk_int      |   0.000|
cpci_addr<6>         |    2.864(R)|   -1.264(R)|cpci_clk_int      |   0.000|
cpci_addr<7>         |    2.865(R)|   -1.265(R)|cpci_clk_int      |   0.000|
cpci_addr<8>         |    2.795(R)|   -1.180(R)|cpci_clk_int      |   0.000|
cpci_addr<9>         |    2.784(R)|   -1.169(R)|cpci_clk_int      |   0.000|
cpci_addr<10>        |    2.788(R)|   -1.173(R)|cpci_clk_int      |   0.000|
cpci_addr<11>        |    2.705(R)|   -1.083(R)|cpci_clk_int      |   0.000|
cpci_addr<12>        |    2.712(R)|   -1.090(R)|cpci_clk_int      |   0.000|
cpci_addr<13>        |    2.752(R)|   -1.133(R)|cpci_clk_int      |   0.000|
cpci_addr<14>        |    2.754(R)|   -1.135(R)|cpci_clk_int      |   0.000|
cpci_addr<15>        |    2.801(R)|   -1.186(R)|cpci_clk_int      |   0.000|
cpci_addr<16>        |    2.778(R)|   -1.159(R)|cpci_clk_int      |   0.000|
cpci_addr<17>        |    2.672(R)|   -1.044(R)|cpci_clk_int      |   0.000|
cpci_addr<18>        |    2.677(R)|   -1.049(R)|cpci_clk_int      |   0.000|
cpci_addr<19>        |    2.726(R)|   -1.103(R)|cpci_clk_int      |   0.000|
cpci_addr<20>        |    2.718(R)|   -1.095(R)|cpci_clk_int      |   0.000|
cpci_addr<21>        |    2.757(R)|   -1.136(R)|cpci_clk_int      |   0.000|
cpci_addr<22>        |    2.805(R)|   -1.189(R)|cpci_clk_int      |   0.000|
cpci_addr<23>        |    2.766(R)|   -1.145(R)|cpci_clk_int      |   0.000|
cpci_addr<24>        |    2.777(R)|   -1.167(R)|cpci_clk_int      |   0.000|
cpci_addr<25>        |    2.706(R)|   -1.076(R)|cpci_clk_int      |   0.000|
cpci_addr<26>        |    2.799(R)|   -1.189(R)|cpci_clk_int      |   0.000|
cpci_data<0>         |    2.661(R)|   -1.027(R)|cpci_clk_int      |   0.000|
cpci_data<1>         |    2.660(R)|   -1.026(R)|cpci_clk_int      |   0.000|
cpci_data<2>         |    2.633(R)|   -0.998(R)|cpci_clk_int      |   0.000|
cpci_data<3>         |    2.641(R)|   -1.006(R)|cpci_clk_int      |   0.000|
cpci_data<4>         |    2.670(R)|   -1.037(R)|cpci_clk_int      |   0.000|
cpci_data<5>         |    2.667(R)|   -1.034(R)|cpci_clk_int      |   0.000|
cpci_data<6>         |    2.727(R)|   -1.099(R)|cpci_clk_int      |   0.000|
cpci_data<7>         |    2.729(R)|   -1.101(R)|cpci_clk_int      |   0.000|
cpci_data<8>         |    2.666(R)|   -1.032(R)|cpci_clk_int      |   0.000|
cpci_data<9>         |    2.664(R)|   -1.030(R)|cpci_clk_int      |   0.000|
cpci_data<10>        |    2.733(R)|   -1.110(R)|cpci_clk_int      |   0.000|
cpci_data<11>        |    2.736(R)|   -1.113(R)|cpci_clk_int      |   0.000|
cpci_data<12>        |    2.769(R)|   -1.149(R)|cpci_clk_int      |   0.000|
cpci_data<13>        |    2.767(R)|   -1.147(R)|cpci_clk_int      |   0.000|
cpci_data<14>        |    2.766(R)|   -1.146(R)|cpci_clk_int      |   0.000|
cpci_data<15>        |    2.674(R)|   -1.046(R)|cpci_clk_int      |   0.000|
cpci_data<16>        |    2.678(R)|   -1.050(R)|cpci_clk_int      |   0.000|
cpci_data<17>        |    2.728(R)|   -1.105(R)|cpci_clk_int      |   0.000|
cpci_data<18>        |    2.720(R)|   -1.097(R)|cpci_clk_int      |   0.000|
cpci_data<19>        |    2.757(R)|   -1.137(R)|cpci_clk_int      |   0.000|
cpci_data<20>        |    2.805(R)|   -1.189(R)|cpci_clk_int      |   0.000|
cpci_data<21>        |    2.706(R)|   -1.084(R)|cpci_clk_int      |   0.000|
cpci_data<22>        |    2.713(R)|   -1.091(R)|cpci_clk_int      |   0.000|
cpci_data<23>        |    2.752(R)|   -1.134(R)|cpci_clk_int      |   0.000|
cpci_data<24>        |    2.754(R)|   -1.136(R)|cpci_clk_int      |   0.000|
cpci_data<25>        |    2.799(R)|   -1.184(R)|cpci_clk_int      |   0.000|
cpci_data<26>        |    2.778(R)|   -1.160(R)|cpci_clk_int      |   0.000|
cpci_data<27>        |    2.795(R)|   -1.180(R)|cpci_clk_int      |   0.000|
cpci_data<28>        |    2.784(R)|   -1.169(R)|cpci_clk_int      |   0.000|
cpci_data<29>        |    2.787(R)|   -1.172(R)|cpci_clk_int      |   0.000|
cpci_data<30>        |    2.795(R)|   -1.182(R)|cpci_clk_int      |   0.000|
cpci_data<31>        |    2.853(R)|   -1.252(R)|cpci_clk_int      |   0.000|
cpci_rd_wr_L         |    2.684(R)|   -1.051(R)|cpci_clk_int      |   0.000|
cpci_req             |    2.664(R)|   -1.029(R)|cpci_clk_int      |   0.000|
dma_data<0>          |    2.767(R)|   -1.146(R)|cpci_clk_int      |   0.000|
dma_data<1>          |    2.665(R)|   -1.030(R)|cpci_clk_int      |   0.000|
dma_data<2>          |    2.663(R)|   -1.028(R)|cpci_clk_int      |   0.000|
dma_data<3>          |    2.730(R)|   -1.107(R)|cpci_clk_int      |   0.000|
dma_data<4>          |    2.733(R)|   -1.110(R)|cpci_clk_int      |   0.000|
dma_data<5>          |    2.639(R)|   -1.004(R)|cpci_clk_int      |   0.000|
dma_data<6>          |    2.669(R)|   -1.035(R)|cpci_clk_int      |   0.000|
dma_data<7>          |    2.666(R)|   -1.032(R)|cpci_clk_int      |   0.000|
dma_data<8>          |    2.724(R)|   -1.096(R)|cpci_clk_int      |   0.000|
dma_data<9>          |    2.727(R)|   -1.099(R)|cpci_clk_int      |   0.000|
dma_data<10>         |    2.659(R)|   -1.024(R)|cpci_clk_int      |   0.000|
dma_data<11>         |    2.660(R)|   -1.025(R)|cpci_clk_int      |   0.000|
dma_data<12>         |    2.658(R)|   -1.023(R)|cpci_clk_int      |   0.000|
dma_data<13>         |    2.662(R)|   -1.027(R)|cpci_clk_int      |   0.000|
dma_data<14>         |    2.684(R)|   -1.050(R)|cpci_clk_int      |   0.000|
dma_data<15>         |    2.687(R)|   -1.053(R)|cpci_clk_int      |   0.000|
dma_data<16>         |    2.688(R)|   -1.053(R)|cpci_clk_int      |   0.000|
dma_data<17>         |    2.698(R)|   -1.063(R)|cpci_clk_int      |   0.000|
dma_data<18>         |    2.674(R)|   -1.039(R)|cpci_clk_int      |   0.000|
dma_data<19>         |    2.683(R)|   -1.048(R)|cpci_clk_int      |   0.000|
dma_data<20>         |    2.690(R)|   -1.055(R)|cpci_clk_int      |   0.000|
dma_data<21>         |    2.699(R)|   -1.064(R)|cpci_clk_int      |   0.000|
dma_data<22>         |    2.679(R)|   -1.045(R)|cpci_clk_int      |   0.000|
dma_data<23>         |    2.672(R)|   -1.038(R)|cpci_clk_int      |   0.000|
dma_data<24>         |    2.664(R)|   -1.026(R)|cpci_clk_int      |   0.000|
dma_data<25>         |    2.671(R)|   -1.033(R)|cpci_clk_int      |   0.000|
dma_data<26>         |    2.641(R)|   -1.003(R)|cpci_clk_int      |   0.000|
dma_data<27>         |    2.648(R)|   -1.010(R)|cpci_clk_int      |   0.000|
dma_data<28>         |    2.644(R)|   -1.005(R)|cpci_clk_int      |   0.000|
dma_data<29>         |    2.653(R)|   -1.014(R)|cpci_clk_int      |   0.000|
dma_data<30>         |    2.715(R)|   -1.085(R)|cpci_clk_int      |   0.000|
dma_data<31>         |    2.722(R)|   -1.092(R)|cpci_clk_int      |   0.000|
dma_op_code_req<0>   |    2.720(R)|   -1.094(R)|cpci_clk_int      |   0.000|
dma_op_code_req<1>   |    2.705(R)|   -1.076(R)|cpci_clk_int      |   0.000|
dma_op_queue_id<0>   |    2.673(R)|   -1.043(R)|cpci_clk_int      |   0.000|
dma_op_queue_id<1>   |    2.728(R)|   -1.102(R)|cpci_clk_int      |   0.000|
dma_op_queue_id<2>   |    2.678(R)|   -1.048(R)|cpci_clk_int      |   0.000|
dma_op_queue_id<3>   |    2.692(R)|   -1.063(R)|cpci_clk_int      |   0.000|
dma_q_nearly_full_c2n|    2.676(R)|   -1.046(R)|cpci_clk_int      |   0.000|
dma_vld_c2n          |    2.699(R)|   -1.065(R)|cpci_clk_int      |   0.000|
sram1_data<0>        |   -0.962(R)|    1.555(R)|core_clk_int      |   0.000|
sram1_data<1>        |   -0.970(R)|    1.564(R)|core_clk_int      |   0.000|
sram1_data<2>        |   -0.974(R)|    1.566(R)|core_clk_int      |   0.000|
sram1_data<3>        |   -0.979(R)|    1.571(R)|core_clk_int      |   0.000|
sram1_data<4>        |   -0.978(R)|    1.572(R)|core_clk_int      |   0.000|
sram1_data<5>        |   -0.982(R)|    1.576(R)|core_clk_int      |   0.000|
sram1_data<6>        |   -0.987(R)|    1.581(R)|core_clk_int      |   0.000|
sram1_data<7>        |   -0.992(R)|    1.585(R)|core_clk_int      |   0.000|
sram1_data<8>        |   -0.997(R)|    1.590(R)|core_clk_int      |   0.000|
sram1_data<9>        |   -0.993(R)|    1.586(R)|core_clk_int      |   0.000|
sram1_data<10>       |   -0.977(R)|    1.569(R)|core_clk_int      |   0.000|
sram1_data<11>       |   -0.971(R)|    1.563(R)|core_clk_int      |   0.000|
sram1_data<12>       |   -0.961(R)|    1.552(R)|core_clk_int      |   0.000|
sram1_data<13>       |   -0.960(R)|    1.553(R)|core_clk_int      |   0.000|
sram1_data<14>       |   -0.984(R)|    1.578(R)|core_clk_int      |   0.000|
sram1_data<15>       |   -0.979(R)|    1.573(R)|core_clk_int      |   0.000|
sram1_data<16>       |   -0.955(R)|    1.546(R)|core_clk_int      |   0.000|
sram1_data<17>       |   -0.957(R)|    1.550(R)|core_clk_int      |   0.000|
sram1_data<18>       |   -1.083(R)|    1.697(R)|core_clk_int      |   0.000|
sram1_data<19>       |   -1.119(R)|    1.739(R)|core_clk_int      |   0.000|
sram1_data<20>       |   -1.116(R)|    1.736(R)|core_clk_int      |   0.000|
sram1_data<21>       |   -1.082(R)|    1.697(R)|core_clk_int      |   0.000|
sram1_data<22>       |   -1.080(R)|    1.695(R)|core_clk_int      |   0.000|
sram1_data<23>       |   -1.069(R)|    1.683(R)|core_clk_int      |   0.000|
sram1_data<24>       |   -1.065(R)|    1.679(R)|core_clk_int      |   0.000|
sram1_data<25>       |   -1.060(R)|    1.672(R)|core_clk_int      |   0.000|
sram1_data<26>       |   -1.056(R)|    1.668(R)|core_clk_int      |   0.000|
sram1_data<27>       |   -1.119(R)|    1.738(R)|core_clk_int      |   0.000|
sram1_data<28>       |   -1.109(R)|    1.728(R)|core_clk_int      |   0.000|
sram1_data<29>       |   -1.123(R)|    1.742(R)|core_clk_int      |   0.000|
sram1_data<30>       |   -1.122(R)|    1.745(R)|core_clk_int      |   0.000|
sram1_data<31>       |   -1.117(R)|    1.740(R)|core_clk_int      |   0.000|
sram1_data<32>       |   -1.109(R)|    1.729(R)|core_clk_int      |   0.000|
sram1_data<33>       |   -1.107(R)|    1.727(R)|core_clk_int      |   0.000|
sram1_data<34>       |   -1.117(R)|    1.740(R)|core_clk_int      |   0.000|
sram1_data<35>       |   -1.112(R)|    1.735(R)|core_clk_int      |   0.000|
sram2_data<0>        |   -1.066(R)|    1.679(R)|core_clk_int      |   0.000|
sram2_data<1>        |   -1.086(R)|    1.700(R)|core_clk_int      |   0.000|
sram2_data<2>        |   -1.095(R)|    1.709(R)|core_clk_int      |   0.000|
sram2_data<3>        |   -1.073(R)|    1.687(R)|core_clk_int      |   0.000|
sram2_data<4>        |   -1.070(R)|    1.684(R)|core_clk_int      |   0.000|
sram2_data<5>        |   -1.056(R)|    1.671(R)|core_clk_int      |   0.000|
sram2_data<6>        |   -1.063(R)|    1.678(R)|core_clk_int      |   0.000|
sram2_data<7>        |   -1.126(R)|    1.749(R)|core_clk_int      |   0.000|
sram2_data<8>        |   -1.135(R)|    1.758(R)|core_clk_int      |   0.000|
sram2_data<9>        |   -1.058(R)|    1.669(R)|core_clk_int      |   0.000|
sram2_data<10>       |   -1.089(R)|    1.701(R)|core_clk_int      |   0.000|
sram2_data<11>       |   -1.081(R)|    1.693(R)|core_clk_int      |   0.000|
sram2_data<12>       |   -1.070(R)|    1.683(R)|core_clk_int      |   0.000|
sram2_data<13>       |   -1.072(R)|    1.686(R)|core_clk_int      |   0.000|
sram2_data<14>       |   -1.101(R)|    1.714(R)|core_clk_int      |   0.000|
sram2_data<15>       |   -1.097(R)|    1.710(R)|core_clk_int      |   0.000|
sram2_data<16>       |   -1.094(R)|    1.709(R)|core_clk_int      |   0.000|
sram2_data<17>       |   -1.088(R)|    1.703(R)|core_clk_int      |   0.000|
sram2_data<18>       |   -1.008(R)|    1.602(R)|core_clk_int      |   0.000|
sram2_data<19>       |   -1.012(R)|    1.606(R)|core_clk_int      |   0.000|
sram2_data<20>       |   -0.966(R)|    1.559(R)|core_clk_int      |   0.000|
sram2_data<21>       |   -0.981(R)|    1.575(R)|core_clk_int      |   0.000|
sram2_data<22>       |   -0.990(R)|    1.584(R)|core_clk_int      |   0.000|
sram2_data<23>       |   -0.993(R)|    1.586(R)|core_clk_int      |   0.000|
sram2_data<24>       |   -1.002(R)|    1.595(R)|core_clk_int      |   0.000|
sram2_data<25>       |   -1.002(R)|    1.595(R)|core_clk_int      |   0.000|
sram2_data<26>       |   -0.952(R)|    1.543(R)|core_clk_int      |   0.000|
sram2_data<27>       |   -0.998(R)|    1.592(R)|core_clk_int      |   0.000|
sram2_data<28>       |   -0.995(R)|    1.590(R)|core_clk_int      |   0.000|
sram2_data<29>       |   -0.986(R)|    1.581(R)|core_clk_int      |   0.000|
sram2_data<30>       |   -0.981(R)|    1.575(R)|core_clk_int      |   0.000|
sram2_data<31>       |   -1.007(R)|    1.601(R)|core_clk_int      |   0.000|
sram2_data<32>       |   -1.002(R)|    1.596(R)|core_clk_int      |   0.000|
sram2_data<33>       |   -0.994(R)|    1.589(R)|core_clk_int      |   0.000|
sram2_data<34>       |   -0.989(R)|    1.584(R)|core_clk_int      |   0.000|
sram2_data<35>       |   -0.977(R)|    1.571(R)|core_clk_int      |   0.000|
---------------------+------------+------------+------------------+--------+

Clock core_clk to Pad
--------------+------------+------------------+--------+
              | clk (edge) |                  | Clock  |
Destination   |   to PAD   |Internal Clock(s) | Phase  |
--------------+------------+------------------+--------+
sram1_addr<0> |    2.193(R)|core_clk_int      |   0.000|
sram1_addr<1> |    2.194(R)|core_clk_int      |   0.000|
sram1_addr<2> |    2.190(R)|core_clk_int      |   0.000|
sram1_addr<3> |    2.195(R)|core_clk_int      |   0.000|
sram1_addr<4> |    2.218(R)|core_clk_int      |   0.000|
sram1_addr<5> |    2.254(R)|core_clk_int      |   0.000|
sram1_addr<6> |    2.260(R)|core_clk_int      |   0.000|
sram1_addr<7> |    2.209(R)|core_clk_int      |   0.000|
sram1_addr<8> |    2.191(R)|core_clk_int      |   0.000|
sram1_addr<9> |    2.079(R)|core_clk_int      |   0.000|
sram1_addr<10>|    2.074(R)|core_clk_int      |   0.000|
sram1_addr<11>|    2.053(R)|core_clk_int      |   0.000|
sram1_addr<12>|    2.069(R)|core_clk_int      |   0.000|
sram1_addr<13>|    2.080(R)|core_clk_int      |   0.000|
sram1_addr<14>|    2.188(R)|core_clk_int      |   0.000|
sram1_addr<15>|    2.190(R)|core_clk_int      |   0.000|
sram1_addr<16>|    2.200(R)|core_clk_int      |   0.000|
sram1_addr<17>|    2.205(R)|core_clk_int      |   0.000|
sram1_addr<18>|    2.085(R)|core_clk_int      |   0.000|
sram1_bw<0>   |    3.869(R)|core_clk_int      |   0.000|
sram1_bw<1>   |    3.991(R)|core_clk_int      |   0.000|
sram1_bw<2>   |    3.777(R)|core_clk_int      |   0.000|
sram1_bw<3>   |    3.939(R)|core_clk_int      |   0.000|
sram1_data<0> |    2.077(R)|core_clk_int      |   0.000|
sram1_data<1> |    2.078(R)|core_clk_int      |   0.000|
sram1_data<2> |    2.052(R)|core_clk_int      |   0.000|
sram1_data<3> |    2.047(R)|core_clk_int      |   0.000|
sram1_data<4> |    2.070(R)|core_clk_int      |   0.000|
sram1_data<5> |    2.062(R)|core_clk_int      |   0.000|
sram1_data<6> |    2.057(R)|core_clk_int      |   0.000|
sram1_data<7> |    2.041(R)|core_clk_int      |   0.000|
sram1_data<8> |    2.036(R)|core_clk_int      |   0.000|
sram1_data<9> |    2.046(R)|core_clk_int      |   0.000|
sram1_data<10>|    2.049(R)|core_clk_int      |   0.000|
sram1_data<11>|    2.055(R)|core_clk_int      |   0.000|
sram1_data<12>|    2.056(R)|core_clk_int      |   0.000|
sram1_data<13>|    2.079(R)|core_clk_int      |   0.000|
sram1_data<14>|    2.060(R)|core_clk_int      |   0.000|
sram1_data<15>|    2.065(R)|core_clk_int      |   0.000|
sram1_data<16>|    2.062(R)|core_clk_int      |   0.000|
sram1_data<17>|    2.076(R)|core_clk_int      |   0.000|
sram1_data<18>|    2.215(R)|core_clk_int      |   0.000|
sram1_data<19>|    2.239(R)|core_clk_int      |   0.000|
sram1_data<20>|    2.242(R)|core_clk_int      |   0.000|
sram1_data<21>|    2.217(R)|core_clk_int      |   0.000|
sram1_data<22>|    2.219(R)|core_clk_int      |   0.000|
sram1_data<23>|    2.221(R)|core_clk_int      |   0.000|
sram1_data<24>|    2.225(R)|core_clk_int      |   0.000|
sram1_data<25>|    2.212(R)|core_clk_int      |   0.000|
sram1_data<26>|    2.216(R)|core_clk_int      |   0.000|
sram1_data<27>|    2.246(R)|core_clk_int      |   0.000|
sram1_data<28>|    2.256(R)|core_clk_int      |   0.000|
sram1_data<29>|    2.242(R)|core_clk_int      |   0.000|
sram1_data<30>|    2.291(R)|core_clk_int      |   0.000|
sram1_data<31>|    2.296(R)|core_clk_int      |   0.000|
sram1_data<32>|    2.253(R)|core_clk_int      |   0.000|
sram1_data<33>|    2.255(R)|core_clk_int      |   0.000|
sram1_data<34>|    2.294(R)|core_clk_int      |   0.000|
sram1_data<35>|    2.299(R)|core_clk_int      |   0.000|
sram1_we      |    3.915(R)|core_clk_int      |   0.000|
sram2_addr<0> |    2.771(R)|core_clk_int      |   0.000|
sram2_addr<1> |    2.640(R)|core_clk_int      |   0.000|
sram2_addr<2> |    2.633(R)|core_clk_int      |   0.000|
sram2_addr<3> |    2.587(R)|core_clk_int      |   0.000|
sram2_addr<4> |    2.598(R)|core_clk_int      |   0.000|
sram2_addr<5> |    2.761(R)|core_clk_int      |   0.000|
sram2_addr<6> |    2.628(R)|core_clk_int      |   0.000|
sram2_addr<7> |    2.761(R)|core_clk_int      |   0.000|
sram2_addr<8> |    2.792(R)|core_clk_int      |   0.000|
sram2_addr<9> |    2.629(R)|core_clk_int      |   0.000|
sram2_addr<10>|    2.749(R)|core_clk_int      |   0.000|
sram2_addr<11>|    2.789(R)|core_clk_int      |   0.000|
sram2_addr<12>|    2.781(R)|core_clk_int      |   0.000|
sram2_addr<13>|    2.751(R)|core_clk_int      |   0.000|
sram2_addr<14>|    2.641(R)|core_clk_int      |   0.000|
sram2_addr<15>|    2.649(R)|core_clk_int      |   0.000|
sram2_addr<16>|    2.617(R)|core_clk_int      |   0.000|
sram2_addr<17>|    2.621(R)|core_clk_int      |   0.000|
sram2_addr<18>|    2.626(R)|core_clk_int      |   0.000|
sram2_bw<0>   |    3.399(R)|core_clk_int      |   0.000|
sram2_bw<1>   |    3.355(R)|core_clk_int      |   0.000|
sram2_bw<2>   |    3.200(R)|core_clk_int      |   0.000|
sram2_bw<3>   |    3.208(R)|core_clk_int      |   0.000|
sram2_data<0> |    2.213(R)|core_clk_int      |   0.000|
sram2_data<1> |    2.208(R)|core_clk_int      |   0.000|
sram2_data<2> |    2.199(R)|core_clk_int      |   0.000|
sram2_data<3> |    2.217(R)|core_clk_int      |   0.000|
sram2_data<4> |    2.220(R)|core_clk_int      |   0.000|
sram2_data<5> |    2.243(R)|core_clk_int      |   0.000|
sram2_data<6> |    2.236(R)|core_clk_int      |   0.000|
sram2_data<7> |    2.283(R)|core_clk_int      |   0.000|
sram2_data<8> |    2.274(R)|core_clk_int      |   0.000|
sram2_data<9> |    2.205(R)|core_clk_int      |   0.000|
sram2_data<10>|    2.183(R)|core_clk_int      |   0.000|
sram2_data<11>|    2.191(R)|core_clk_int      |   0.000|
sram2_data<12>|    2.209(R)|core_clk_int      |   0.000|
sram2_data<13>|    2.218(R)|core_clk_int      |   0.000|
sram2_data<14>|    2.184(R)|core_clk_int      |   0.000|
sram2_data<15>|    2.188(R)|core_clk_int      |   0.000|
sram2_data<16>|    2.205(R)|core_clk_int      |   0.000|
sram2_data<17>|    2.211(R)|core_clk_int      |   0.000|
sram2_data<18>|    2.040(R)|core_clk_int      |   0.000|
sram2_data<19>|    2.040(R)|core_clk_int      |   0.000|
sram2_data<20>|    2.067(R)|core_clk_int      |   0.000|
sram2_data<21>|    2.063(R)|core_clk_int      |   0.000|
sram2_data<22>|    2.054(R)|core_clk_int      |   0.000|
sram2_data<23>|    2.046(R)|core_clk_int      |   0.000|
sram2_data<24>|    2.037(R)|core_clk_int      |   0.000|
sram2_data<25>|    2.031(R)|core_clk_int      |   0.000|
sram2_data<26>|    2.065(R)|core_clk_int      |   0.000|
sram2_data<27>|    2.050(R)|core_clk_int      |   0.000|
sram2_data<28>|    2.058(R)|core_clk_int      |   0.000|
sram2_data<29>|    2.067(R)|core_clk_int      |   0.000|
sram2_data<30>|    2.071(R)|core_clk_int      |   0.000|
sram2_data<31>|    2.045(R)|core_clk_int      |   0.000|
sram2_data<32>|    2.050(R)|core_clk_int      |   0.000|
sram2_data<33>|    2.059(R)|core_clk_int      |   0.000|
sram2_data<34>|    2.064(R)|core_clk_int      |   0.000|
sram2_data<35>|    2.075(R)|core_clk_int      |   0.000|
sram2_we      |    2.070(R)|core_clk_int      |   0.000|
--------------+------------+------------------+--------+

Clock cpci_clk to Pad
---------------------+------------+------------------+--------+
                     | clk (edge) |                  | Clock  |
Destination          |   to PAD   |Internal Clock(s) | Phase  |
---------------------+------------+------------------+--------+
cpci_data<0>         |    4.629(R)|cpci_clk_int      |   0.000|
cpci_data<1>         |    4.628(R)|cpci_clk_int      |   0.000|
cpci_data<2>         |    4.600(R)|cpci_clk_int      |   0.000|
cpci_data<3>         |    4.608(R)|cpci_clk_int      |   0.000|
cpci_data<4>         |    4.619(R)|cpci_clk_int      |   0.000|
cpci_data<5>         |    4.616(R)|cpci_clk_int      |   0.000|
cpci_data<6>         |    4.609(R)|cpci_clk_int      |   0.000|
cpci_data<7>         |    4.611(R)|cpci_clk_int      |   0.000|
cpci_data<8>         |    4.630(R)|cpci_clk_int      |   0.000|
cpci_data<9>         |    4.628(R)|cpci_clk_int      |   0.000|
cpci_data<10>        |    4.556(R)|cpci_clk_int      |   0.000|
cpci_data<11>        |    4.559(R)|cpci_clk_int      |   0.000|
cpci_data<12>        |    4.567(R)|cpci_clk_int      |   0.000|
cpci_data<13>        |    4.565(R)|cpci_clk_int      |   0.000|
cpci_data<14>        |    4.564(R)|cpci_clk_int      |   0.000|
cpci_data<15>        |    4.556(R)|cpci_clk_int      |   0.000|
cpci_data<16>        |    4.560(R)|cpci_clk_int      |   0.000|
cpci_data<17>        |    4.551(R)|cpci_clk_int      |   0.000|
cpci_data<18>        |    4.543(R)|cpci_clk_int      |   0.000|
cpci_data<19>        |    4.555(R)|cpci_clk_int      |   0.000|
cpci_data<20>        |    4.539(R)|cpci_clk_int      |   0.000|
cpci_data<21>        |    4.516(R)|cpci_clk_int      |   0.000|
cpci_data<22>        |    4.523(R)|cpci_clk_int      |   0.000|
cpci_data<23>        |    4.524(R)|cpci_clk_int      |   0.000|
cpci_data<24>        |    4.526(R)|cpci_clk_int      |   0.000|
cpci_data<25>        |    4.518(R)|cpci_clk_int      |   0.000|
cpci_data<26>        |    4.550(R)|cpci_clk_int      |   0.000|
cpci_data<27>        |    4.514(R)|cpci_clk_int      |   0.000|
cpci_data<28>        |    4.503(R)|cpci_clk_int      |   0.000|
cpci_data<29>        |    4.506(R)|cpci_clk_int      |   0.000|
cpci_data<30>        |    4.498(R)|cpci_clk_int      |   0.000|
cpci_data<31>        |    4.400(R)|cpci_clk_int      |   0.000|
cpci_rd_rdy          |    4.627(R)|cpci_clk_int      |   0.000|
cpci_wr_rdy          |    4.650(R)|cpci_clk_int      |   0.000|
dma_data<0>          |    4.566(R)|cpci_clk_int      |   0.000|
dma_data<1>          |    4.632(R)|cpci_clk_int      |   0.000|
dma_data<2>          |    4.630(R)|cpci_clk_int      |   0.000|
dma_data<3>          |    4.555(R)|cpci_clk_int      |   0.000|
dma_data<4>          |    4.558(R)|cpci_clk_int      |   0.000|
dma_data<5>          |    4.610(R)|cpci_clk_int      |   0.000|
dma_data<6>          |    4.621(R)|cpci_clk_int      |   0.000|
dma_data<7>          |    4.618(R)|cpci_clk_int      |   0.000|
dma_data<8>          |    4.608(R)|cpci_clk_int      |   0.000|
dma_data<9>          |    4.611(R)|cpci_clk_int      |   0.000|
dma_data<10>         |    4.630(R)|cpci_clk_int      |   0.000|
dma_data<11>         |    4.631(R)|cpci_clk_int      |   0.000|
dma_data<12>         |    4.629(R)|cpci_clk_int      |   0.000|
dma_data<13>         |    4.633(R)|cpci_clk_int      |   0.000|
dma_data<14>         |    4.636(R)|cpci_clk_int      |   0.000|
dma_data<15>         |    4.639(R)|cpci_clk_int      |   0.000|
dma_data<16>         |    4.659(R)|cpci_clk_int      |   0.000|
dma_data<17>         |    4.669(R)|cpci_clk_int      |   0.000|
dma_data<18>         |    4.643(R)|cpci_clk_int      |   0.000|
dma_data<19>         |    4.652(R)|cpci_clk_int      |   0.000|
dma_data<20>         |    4.655(R)|cpci_clk_int      |   0.000|
dma_data<21>         |    4.664(R)|cpci_clk_int      |   0.000|
dma_data<22>         |    4.639(R)|cpci_clk_int      |   0.000|
dma_data<23>         |    4.632(R)|cpci_clk_int      |   0.000|
dma_data<24>         |    4.682(R)|cpci_clk_int      |   0.000|
dma_data<25>         |    4.689(R)|cpci_clk_int      |   0.000|
dma_data<26>         |    4.659(R)|cpci_clk_int      |   0.000|
dma_data<27>         |    4.666(R)|cpci_clk_int      |   0.000|
dma_data<28>         |    4.659(R)|cpci_clk_int      |   0.000|
dma_data<29>         |    4.668(R)|cpci_clk_int      |   0.000|
dma_data<30>         |    4.621(R)|cpci_clk_int      |   0.000|
dma_data<31>         |    4.628(R)|cpci_clk_int      |   0.000|
dma_op_code_ack<0>   |    4.605(R)|cpci_clk_int      |   0.000|
dma_op_code_ack<1>   |    4.592(R)|cpci_clk_int      |   0.000|
dma_q_nearly_full_n2c|    4.641(R)|cpci_clk_int      |   0.000|
dma_vld_n2c          |    4.598(R)|cpci_clk_int      |   0.000|
sram1_addr<0>        |    4.576(R)|core_clk_int      |   0.000|
sram1_addr<1>        |    4.577(R)|core_clk_int      |   0.000|
sram1_addr<2>        |    4.573(R)|core_clk_int      |   0.000|
sram1_addr<3>        |    4.578(R)|core_clk_int      |   0.000|
sram1_addr<4>        |    4.601(R)|core_clk_int      |   0.000|
sram1_addr<5>        |    4.637(R)|core_clk_int      |   0.000|
sram1_addr<6>        |    4.643(R)|core_clk_int      |   0.000|
sram1_addr<7>        |    4.592(R)|core_clk_int      |   0.000|
sram1_addr<8>        |    4.574(R)|core_clk_int      |   0.000|
sram1_addr<9>        |    4.462(R)|core_clk_int      |   0.000|
sram1_addr<10>       |    4.457(R)|core_clk_int      |   0.000|
sram1_addr<11>       |    4.436(R)|core_clk_int      |   0.000|
sram1_addr<12>       |    4.452(R)|core_clk_int      |   0.000|
sram1_addr<13>       |    4.463(R)|core_clk_int      |   0.000|
sram1_addr<14>       |    4.571(R)|core_clk_int      |   0.000|
sram1_addr<15>       |    4.573(R)|core_clk_int      |   0.000|
sram1_addr<16>       |    4.583(R)|core_clk_int      |   0.000|
sram1_addr<17>       |    4.588(R)|core_clk_int      |   0.000|
sram1_addr<18>       |    4.468(R)|core_clk_int      |   0.000|
sram1_bw<0>          |    6.252(R)|core_clk_int      |   0.000|
sram1_bw<1>          |    6.374(R)|core_clk_int      |   0.000|
sram1_bw<2>          |    6.160(R)|core_clk_int      |   0.000|
sram1_bw<3>          |    6.322(R)|core_clk_int      |   0.000|
sram1_data<0>        |    4.460(R)|core_clk_int      |   0.000|
sram1_data<1>        |    4.461(R)|core_clk_int      |   0.000|
sram1_data<2>        |    4.435(R)|core_clk_int      |   0.000|
sram1_data<3>        |    4.430(R)|core_clk_int      |   0.000|
sram1_data<4>        |    4.453(R)|core_clk_int      |   0.000|
sram1_data<5>        |    4.445(R)|core_clk_int      |   0.000|
sram1_data<6>        |    4.440(R)|core_clk_int      |   0.000|
sram1_data<7>        |    4.424(R)|core_clk_int      |   0.000|
sram1_data<8>        |    4.419(R)|core_clk_int      |   0.000|
sram1_data<9>        |    4.429(R)|core_clk_int      |   0.000|
sram1_data<10>       |    4.432(R)|core_clk_int      |   0.000|
sram1_data<11>       |    4.438(R)|core_clk_int      |   0.000|
sram1_data<12>       |    4.439(R)|core_clk_int      |   0.000|
sram1_data<13>       |    4.462(R)|core_clk_int      |   0.000|
sram1_data<14>       |    4.443(R)|core_clk_int      |   0.000|
sram1_data<15>       |    4.448(R)|core_clk_int      |   0.000|
sram1_data<16>       |    4.445(R)|core_clk_int      |   0.000|
sram1_data<17>       |    4.459(R)|core_clk_int      |   0.000|
sram1_data<18>       |    4.598(R)|core_clk_int      |   0.000|
sram1_data<19>       |    4.622(R)|core_clk_int      |   0.000|
sram1_data<20>       |    4.625(R)|core_clk_int      |   0.000|
sram1_data<21>       |    4.600(R)|core_clk_int      |   0.000|
sram1_data<22>       |    4.602(R)|core_clk_int      |   0.000|
sram1_data<23>       |    4.604(R)|core_clk_int      |   0.000|
sram1_data<24>       |    4.608(R)|core_clk_int      |   0.000|
sram1_data<25>       |    4.595(R)|core_clk_int      |   0.000|
sram1_data<26>       |    4.599(R)|core_clk_int      |   0.000|
sram1_data<27>       |    4.629(R)|core_clk_int      |   0.000|
sram1_data<28>       |    4.639(R)|core_clk_int      |   0.000|
sram1_data<29>       |    4.625(R)|core_clk_int      |   0.000|
sram1_data<30>       |    4.674(R)|core_clk_int      |   0.000|
sram1_data<31>       |    4.679(R)|core_clk_int      |   0.000|
sram1_data<32>       |    4.636(R)|core_clk_int      |   0.000|
sram1_data<33>       |    4.638(R)|core_clk_int      |   0.000|
sram1_data<34>       |    4.677(R)|core_clk_int      |   0.000|
sram1_data<35>       |    4.682(R)|core_clk_int      |   0.000|
sram1_we             |    6.298(R)|core_clk_int      |   0.000|
sram2_addr<0>        |    5.154(R)|core_clk_int      |   0.000|
sram2_addr<1>        |    5.023(R)|core_clk_int      |   0.000|
sram2_addr<2>        |    5.016(R)|core_clk_int      |   0.000|
sram2_addr<3>        |    4.970(R)|core_clk_int      |   0.000|
sram2_addr<4>        |    4.981(R)|core_clk_int      |   0.000|
sram2_addr<5>        |    5.144(R)|core_clk_int      |   0.000|
sram2_addr<6>        |    5.011(R)|core_clk_int      |   0.000|
sram2_addr<7>        |    5.144(R)|core_clk_int      |   0.000|
sram2_addr<8>        |    5.175(R)|core_clk_int      |   0.000|
sram2_addr<9>        |    5.012(R)|core_clk_int      |   0.000|
sram2_addr<10>       |    5.132(R)|core_clk_int      |   0.000|
sram2_addr<11>       |    5.172(R)|core_clk_int      |   0.000|
sram2_addr<12>       |    5.164(R)|core_clk_int      |   0.000|
sram2_addr<13>       |    5.134(R)|core_clk_int      |   0.000|
sram2_addr<14>       |    5.024(R)|core_clk_int      |   0.000|
sram2_addr<15>       |    5.032(R)|core_clk_int      |   0.000|
sram2_addr<16>       |    5.000(R)|core_clk_int      |   0.000|
sram2_addr<17>       |    5.004(R)|core_clk_int      |   0.000|
sram2_addr<18>       |    5.009(R)|core_clk_int      |   0.000|
sram2_bw<0>          |    5.782(R)|core_clk_int      |   0.000|
sram2_bw<1>          |    5.738(R)|core_clk_int      |   0.000|
sram2_bw<2>          |    5.583(R)|core_clk_int      |   0.000|
sram2_bw<3>          |    5.591(R)|core_clk_int      |   0.000|
sram2_data<0>        |    4.596(R)|core_clk_int      |   0.000|
sram2_data<1>        |    4.591(R)|core_clk_int      |   0.000|
sram2_data<2>        |    4.582(R)|core_clk_int      |   0.000|
sram2_data<3>        |    4.600(R)|core_clk_int      |   0.000|
sram2_data<4>        |    4.603(R)|core_clk_int      |   0.000|
sram2_data<5>        |    4.626(R)|core_clk_int      |   0.000|
sram2_data<6>        |    4.619(R)|core_clk_int      |   0.000|
sram2_data<7>        |    4.666(R)|core_clk_int      |   0.000|
sram2_data<8>        |    4.657(R)|core_clk_int      |   0.000|
sram2_data<9>        |    4.588(R)|core_clk_int      |   0.000|
sram2_data<10>       |    4.566(R)|core_clk_int      |   0.000|
sram2_data<11>       |    4.574(R)|core_clk_int      |   0.000|
sram2_data<12>       |    4.592(R)|core_clk_int      |   0.000|
sram2_data<13>       |    4.601(R)|core_clk_int      |   0.000|
sram2_data<14>       |    4.567(R)|core_clk_int      |   0.000|
sram2_data<15>       |    4.571(R)|core_clk_int      |   0.000|
sram2_data<16>       |    4.588(R)|core_clk_int      |   0.000|
sram2_data<17>       |    4.594(R)|core_clk_int      |   0.000|
sram2_data<18>       |    4.423(R)|core_clk_int      |   0.000|
sram2_data<19>       |    4.423(R)|core_clk_int      |   0.000|
sram2_data<20>       |    4.450(R)|core_clk_int      |   0.000|
sram2_data<21>       |    4.446(R)|core_clk_int      |   0.000|
sram2_data<22>       |    4.437(R)|core_clk_int      |   0.000|
sram2_data<23>       |    4.429(R)|core_clk_int      |   0.000|
sram2_data<24>       |    4.420(R)|core_clk_int      |   0.000|
sram2_data<25>       |    4.414(R)|core_clk_int      |   0.000|
sram2_data<26>       |    4.448(R)|core_clk_int      |   0.000|
sram2_data<27>       |    4.433(R)|core_clk_int      |   0.000|
sram2_data<28>       |    4.441(R)|core_clk_int      |   0.000|
sram2_data<29>       |    4.450(R)|core_clk_int      |   0.000|
sram2_data<30>       |    4.454(R)|core_clk_int      |   0.000|
sram2_data<31>       |    4.428(R)|core_clk_int      |   0.000|
sram2_data<32>       |    4.433(R)|core_clk_int      |   0.000|
sram2_data<33>       |    4.442(R)|core_clk_int      |   0.000|
sram2_data<34>       |    4.447(R)|core_clk_int      |   0.000|
sram2_data<35>       |    4.458(R)|core_clk_int      |   0.000|
sram2_we             |    4.453(R)|core_clk_int      |   0.000|
---------------------+------------+------------------+--------+

Clock to Setup on destination clock core_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
core_clk       |    7.972|         |         |         |
cpci_clk       |    7.972|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock cpci_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
core_clk       |    7.972|         |         |         |
cpci_clk       |   10.187|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock gtx_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
gtx_clk        |    7.432|         |    2.022|    2.238|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rgmii_0_rxc
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
rgmii_0_rxc    |    7.750|    1.376|         |    1.290|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rgmii_1_rxc
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
rgmii_1_rxc    |    7.840|    1.396|         |    1.252|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rgmii_2_rxc
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
rgmii_2_rxc    |    7.105|    1.391|         |    0.907|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rgmii_3_rxc
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
rgmii_3_rxc    |    7.119|    1.178|         |    2.167|
---------------+---------+---------+---------+---------+

TIMEGRP "CPCI_DATA" OFFSET = OUT 10 ns AFTER COMP "cpci_clk";
Bus Skew: 0.230 ns; 
-----------------------------------------------+-------------+-------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+-------------+
cpci_data<0>                                   |        4.629|        0.229|
cpci_data<1>                                   |        4.628|        0.228|
cpci_data<2>                                   |        4.600|        0.200|
cpci_data<3>                                   |        4.608|        0.208|
cpci_data<4>                                   |        4.619|        0.219|
cpci_data<5>                                   |        4.616|        0.216|
cpci_data<6>                                   |        4.609|        0.209|
cpci_data<7>                                   |        4.611|        0.211|
cpci_data<8>                                   |        4.630|        0.230|
cpci_data<9>                                   |        4.628|        0.228|
cpci_data<10>                                  |        4.556|        0.156|
cpci_data<11>                                  |        4.559|        0.159|
cpci_data<12>                                  |        4.567|        0.167|
cpci_data<13>                                  |        4.565|        0.165|
cpci_data<14>                                  |        4.564|        0.164|
cpci_data<15>                                  |        4.556|        0.156|
cpci_data<16>                                  |        4.560|        0.160|
cpci_data<17>                                  |        4.551|        0.151|
cpci_data<18>                                  |        4.543|        0.143|
cpci_data<19>                                  |        4.555|        0.155|
cpci_data<20>                                  |        4.539|        0.139|
cpci_data<21>                                  |        4.516|        0.116|
cpci_data<22>                                  |        4.523|        0.123|
cpci_data<23>                                  |        4.524|        0.124|
cpci_data<24>                                  |        4.526|        0.126|
cpci_data<25>                                  |        4.518|        0.118|
cpci_data<26>                                  |        4.550|        0.150|
cpci_data<27>                                  |        4.514|        0.114|
cpci_data<28>                                  |        4.503|        0.103|
cpci_data<29>                                  |        4.506|        0.106|
cpci_data<30>                                  |        4.498|        0.098|
cpci_data<31>                                  |        4.400|        0.000|
-----------------------------------------------+-------------+-------------+

TIMEGRP "CPCI_RDY" OFFSET = OUT 8 ns AFTER COMP "cpci_clk";
Bus Skew: 0.023 ns; 
-----------------------------------------------+-------------+-------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+-------------+
cpci_rd_rdy                                    |        4.627|        0.000|
cpci_wr_rdy                                    |        4.650|        0.023|
-----------------------------------------------+-------------+-------------+

TIMEGRP "CPCI_DMA_OUT" OFFSET = OUT 8 ns AFTER COMP "cpci_clk";
Bus Skew: 0.049 ns; 
-----------------------------------------------+-------------+-------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+-------------+
dma_op_code_ack<0>                             |        4.605|        0.013|
dma_op_code_ack<1>                             |        4.592|        0.000|
dma_q_nearly_full_n2c                          |        4.641|        0.049|
dma_vld_n2c                                    |        4.598|        0.006|
-----------------------------------------------+-------------+-------------+

TIMEGRP "CPCI_DMA_INOUT" OFFSET = OUT 7 ns AFTER COMP "cpci_clk";
Bus Skew: 0.134 ns; 
-----------------------------------------------+-------------+-------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+-------------+
dma_data<0>                                    |        4.566|        0.011|
dma_data<1>                                    |        4.632|        0.077|
dma_data<2>                                    |        4.630|        0.075|
dma_data<3>                                    |        4.555|        0.000|
dma_data<4>                                    |        4.558|        0.003|
dma_data<5>                                    |        4.610|        0.055|
dma_data<6>                                    |        4.621|        0.066|
dma_data<7>                                    |        4.618|        0.063|
dma_data<8>                                    |        4.608|        0.053|
dma_data<9>                                    |        4.611|        0.056|
dma_data<10>                                   |        4.630|        0.075|
dma_data<11>                                   |        4.631|        0.076|
dma_data<12>                                   |        4.629|        0.074|
dma_data<13>                                   |        4.633|        0.078|
dma_data<14>                                   |        4.636|        0.081|
dma_data<15>                                   |        4.639|        0.084|
dma_data<16>                                   |        4.659|        0.104|
dma_data<17>                                   |        4.669|        0.114|
dma_data<18>                                   |        4.643|        0.088|
dma_data<19>                                   |        4.652|        0.097|
dma_data<20>                                   |        4.655|        0.100|
dma_data<21>                                   |        4.664|        0.109|
dma_data<22>                                   |        4.639|        0.084|
dma_data<23>                                   |        4.632|        0.077|
dma_data<24>                                   |        4.682|        0.127|
dma_data<25>                                   |        4.689|        0.134|
dma_data<26>                                   |        4.659|        0.104|
dma_data<27>                                   |        4.666|        0.111|
dma_data<28>                                   |        4.659|        0.104|
dma_data<29>                                   |        4.668|        0.113|
dma_data<30>                                   |        4.621|        0.066|
dma_data<31>                                   |        4.628|        0.073|
-----------------------------------------------+-------------+-------------+

TIMEGRP "SRAM1_OUT" OFFSET = OUT 4 ns AFTER COMP "core_clk";
Bus Skew: 1.938 ns; 
-----------------------------------------------+-------------+-------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+-------------+
sram1_addr<0>                                  |        2.193|        0.140|
sram1_addr<1>                                  |        2.194|        0.141|
sram1_addr<2>                                  |        2.190|        0.137|
sram1_addr<3>                                  |        2.195|        0.142|
sram1_addr<4>                                  |        2.218|        0.165|
sram1_addr<5>                                  |        2.254|        0.201|
sram1_addr<6>                                  |        2.260|        0.207|
sram1_addr<7>                                  |        2.209|        0.156|
sram1_addr<8>                                  |        2.191|        0.138|
sram1_addr<9>                                  |        2.079|        0.026|
sram1_addr<10>                                 |        2.074|        0.021|
sram1_addr<11>                                 |        2.053|        0.000|
sram1_addr<12>                                 |        2.069|        0.016|
sram1_addr<13>                                 |        2.080|        0.027|
sram1_addr<14>                                 |        2.188|        0.135|
sram1_addr<15>                                 |        2.190|        0.137|
sram1_addr<16>                                 |        2.200|        0.147|
sram1_addr<17>                                 |        2.205|        0.152|
sram1_addr<18>                                 |        2.085|        0.032|
sram1_bw<0>                                    |        3.869|        1.816|
sram1_bw<1>                                    |        3.991|        1.938|
sram1_bw<2>                                    |        3.777|        1.724|
sram1_bw<3>                                    |        3.939|        1.886|
sram1_we                                       |        3.915|        1.862|
-----------------------------------------------+-------------+-------------+

TIMEGRP "SRAM1_DATA" OFFSET = OUT 4 ns AFTER COMP "core_clk";
Bus Skew: 0.263 ns; 
-----------------------------------------------+-------------+-------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+-------------+
sram1_data<0>                                  |        2.077|        0.041|
sram1_data<1>                                  |        2.078|        0.042|
sram1_data<2>                                  |        2.052|        0.016|
sram1_data<3>                                  |        2.047|        0.011|
sram1_data<4>                                  |        2.070|        0.034|
sram1_data<5>                                  |        2.062|        0.026|
sram1_data<6>                                  |        2.057|        0.021|
sram1_data<7>                                  |        2.041|        0.005|
sram1_data<8>                                  |        2.036|        0.000|
sram1_data<9>                                  |        2.046|        0.010|
sram1_data<10>                                 |        2.049|        0.013|
sram1_data<11>                                 |        2.055|        0.019|
sram1_data<12>                                 |        2.056|        0.020|
sram1_data<13>                                 |        2.079|        0.043|
sram1_data<14>                                 |        2.060|        0.024|
sram1_data<15>                                 |        2.065|        0.029|
sram1_data<16>                                 |        2.062|        0.026|
sram1_data<17>                                 |        2.076|        0.040|
sram1_data<18>                                 |        2.215|        0.179|
sram1_data<19>                                 |        2.239|        0.203|
sram1_data<20>                                 |        2.242|        0.206|
sram1_data<21>                                 |        2.217|        0.181|
sram1_data<22>                                 |        2.219|        0.183|
sram1_data<23>                                 |        2.221|        0.185|
sram1_data<24>                                 |        2.225|        0.189|
sram1_data<25>                                 |        2.212|        0.176|
sram1_data<26>                                 |        2.216|        0.180|
sram1_data<27>                                 |        2.246|        0.210|
sram1_data<28>                                 |        2.256|        0.220|
sram1_data<29>                                 |        2.242|        0.206|
sram1_data<30>                                 |        2.291|        0.255|
sram1_data<31>                                 |        2.296|        0.260|
sram1_data<32>                                 |        2.253|        0.217|
sram1_data<33>                                 |        2.255|        0.219|
sram1_data<34>                                 |        2.294|        0.258|
sram1_data<35>                                 |        2.299|        0.263|
-----------------------------------------------+-------------+-------------+

TIMEGRP "SRAM2_OUT" OFFSET = OUT 4 ns AFTER COMP "core_clk";
Bus Skew: 1.329 ns; 
-----------------------------------------------+-------------+-------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+-------------+
sram2_addr<0>                                  |        2.771|        0.701|
sram2_addr<1>                                  |        2.640|        0.570|
sram2_addr<2>                                  |        2.633|        0.563|
sram2_addr<3>                                  |        2.587|        0.517|
sram2_addr<4>                                  |        2.598|        0.528|
sram2_addr<5>                                  |        2.761|        0.691|
sram2_addr<6>                                  |        2.628|        0.558|
sram2_addr<7>                                  |        2.761|        0.691|
sram2_addr<8>                                  |        2.792|        0.722|
sram2_addr<9>                                  |        2.629|        0.559|
sram2_addr<10>                                 |        2.749|        0.679|
sram2_addr<11>                                 |        2.789|        0.719|
sram2_addr<12>                                 |        2.781|        0.711|
sram2_addr<13>                                 |        2.751|        0.681|
sram2_addr<14>                                 |        2.641|        0.571|
sram2_addr<15>                                 |        2.649|        0.579|
sram2_addr<16>                                 |        2.617|        0.547|
sram2_addr<17>                                 |        2.621|        0.551|
sram2_addr<18>                                 |        2.626|        0.556|
sram2_bw<0>                                    |        3.399|        1.329|
sram2_bw<1>                                    |        3.355|        1.285|
sram2_bw<2>                                    |        3.200|        1.130|
sram2_bw<3>                                    |        3.208|        1.138|
sram2_we                                       |        2.070|        0.000|
-----------------------------------------------+-------------+-------------+

TIMEGRP "SRAM2_DATA" OFFSET = OUT 4 ns AFTER COMP "core_clk";
Bus Skew: 0.252 ns; 
-----------------------------------------------+-------------+-------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+-------------+
sram2_data<0>                                  |        2.213|        0.182|
sram2_data<1>                                  |        2.208|        0.177|
sram2_data<2>                                  |        2.199|        0.168|
sram2_data<3>                                  |        2.217|        0.186|
sram2_data<4>                                  |        2.220|        0.189|
sram2_data<5>                                  |        2.243|        0.212|
sram2_data<6>                                  |        2.236|        0.205|
sram2_data<7>                                  |        2.283|        0.252|
sram2_data<8>                                  |        2.274|        0.243|
sram2_data<9>                                  |        2.205|        0.174|
sram2_data<10>                                 |        2.183|        0.152|
sram2_data<11>                                 |        2.191|        0.160|
sram2_data<12>                                 |        2.209|        0.178|
sram2_data<13>                                 |        2.218|        0.187|
sram2_data<14>                                 |        2.184|        0.153|
sram2_data<15>                                 |        2.188|        0.157|
sram2_data<16>                                 |        2.205|        0.174|
sram2_data<17>                                 |        2.211|        0.180|
sram2_data<18>                                 |        2.040|        0.009|
sram2_data<19>                                 |        2.040|        0.009|
sram2_data<20>                                 |        2.067|        0.036|
sram2_data<21>                                 |        2.063|        0.032|
sram2_data<22>                                 |        2.054|        0.023|
sram2_data<23>                                 |        2.046|        0.015|
sram2_data<24>                                 |        2.037|        0.006|
sram2_data<25>                                 |        2.031|        0.000|
sram2_data<26>                                 |        2.065|        0.034|
sram2_data<27>                                 |        2.050|        0.019|
sram2_data<28>                                 |        2.058|        0.027|
sram2_data<29>                                 |        2.067|        0.036|
sram2_data<30>                                 |        2.071|        0.040|
sram2_data<31>                                 |        2.045|        0.014|
sram2_data<32>                                 |        2.050|        0.019|
sram2_data<33>                                 |        2.059|        0.028|
sram2_data<34>                                 |        2.064|        0.033|
sram2_data<35>                                 |        2.075|        0.044|
-----------------------------------------------+-------------+-------------+


Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover 2642246 paths, 24 nets, and 170479 connections

Design statistics:
   Minimum period:  10.187ns{1}   (Maximum frequency:  98.164MHz)
   Maximum path delay from/to any node:   1.396ns
   Maximum net delay:   5.257ns
   Minimum input required time before clock:   2.865ns
   Minimum output required time after clock:   4.689ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Nov  1 17:38:52 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 761 MB



