Oh no...

Cycle: 10
MARS instruction number: 7	Instruction: sw $18,0($16)
Expected:	Memory Write to Addr: 0x10010000 Val: 0x00000001
Got     :	Memory Write to Addr: 0x00000011 Val: 0x00000000
Incorrect write

Cycle: 11
MARS instruction number: 8	Instruction: sw $18,4($16)
Expected:	Memory Write to Addr: 0x10010004 Val: 0x00000001
Got     :	Register Write to Reg: 0x11 Val: 0x00000011
Wrote to incorrect structure

Cycle: 11
MARS instruction number: 9	Instruction: addi $17,$21,-2
Expected:	Register Write to Reg: 0x11 Val: 0x00000011
Got     :	Memory Write to Addr: 0x10010000 Val: 0x00000000
Wrote to incorrect structure

You have reached the maximum mismatches (3)

Helpful resources for Debugging:
ms.trace : output from the VHDL testbench during program execution on your processor
mars.trace : output from MARS containing expected output
vsim.wlf: waveform file generated by processor simulation, you can display this simulation in ModelSim without resimulating your processor by hand


