Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sun Apr 12 12:15:32 2020
| Host         : Takudzwa-Shumba running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file WallClock_timing_summary_routed.rpt -pb WallClock_timing_summary_routed.pb -rpx WallClock_timing_summary_routed.rpx -warn_on_violation
| Design       : WallClock
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.605        0.000                      0                  191        0.098        0.000                      0                  191        4.500        0.000                       0                    90  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.605        0.000                      0                  191        0.098        0.000                      0                  191        4.500        0.000                       0                    90  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.605ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.098ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.605ns  (required time - arrival time)
  Source:                 inc2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sec_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.698ns  (logic 1.686ns (29.588%)  route 4.012ns (70.412%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.725     5.328    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y96          FDRE                                         r  inc2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDRE (Prop_fdre_C_Q)         0.518     5.846 f  inc2_reg[2]/Q
                         net (fo=3, routed)           0.948     6.794    inc2_reg[2]
    SLICE_X3Y98          LUT2 (Prop_lut2_I0_O)        0.124     6.918 r  sec[31]_i_37/O
                         net (fo=1, routed)           0.000     6.918    sec[31]_i_37_n_0
    SLICE_X3Y98          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.468 r  sec_reg[31]_i_24/CO[3]
                         net (fo=1, routed)           0.000     7.468    sec_reg[31]_i_24_n_0
    SLICE_X3Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.582 r  sec_reg[31]_i_19/CO[3]
                         net (fo=1, routed)           0.001     7.582    sec_reg[31]_i_19_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.696 r  sec_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.696    sec_reg[31]_i_8_n_0
    SLICE_X3Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.810 r  sec_reg[31]_i_2/CO[3]
                         net (fo=66, routed)          1.754     9.565    sec_reg[31]_i_2_n_0
    SLICE_X1Y103         LUT5 (Prop_lut5_I4_O)        0.152     9.717 r  sec[31]_i_1/O
                         net (fo=31, routed)          1.309    11.026    sec[31]_i_1_n_0
    SLICE_X0Y98          FDRE                                         r  sec_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.606    15.029    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y98          FDRE                                         r  sec_reg[1]/C
                         clock pessimism              0.275    15.304    
                         clock uncertainty           -0.035    15.268    
    SLICE_X0Y98          FDRE (Setup_fdre_C_R)       -0.637    14.631    sec_reg[1]
  -------------------------------------------------------------------
                         required time                         14.631    
                         arrival time                         -11.026    
  -------------------------------------------------------------------
                         slack                                  3.605    

Slack (MET) :             3.605ns  (required time - arrival time)
  Source:                 inc2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sec_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.698ns  (logic 1.686ns (29.588%)  route 4.012ns (70.412%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.725     5.328    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y96          FDRE                                         r  inc2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDRE (Prop_fdre_C_Q)         0.518     5.846 f  inc2_reg[2]/Q
                         net (fo=3, routed)           0.948     6.794    inc2_reg[2]
    SLICE_X3Y98          LUT2 (Prop_lut2_I0_O)        0.124     6.918 r  sec[31]_i_37/O
                         net (fo=1, routed)           0.000     6.918    sec[31]_i_37_n_0
    SLICE_X3Y98          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.468 r  sec_reg[31]_i_24/CO[3]
                         net (fo=1, routed)           0.000     7.468    sec_reg[31]_i_24_n_0
    SLICE_X3Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.582 r  sec_reg[31]_i_19/CO[3]
                         net (fo=1, routed)           0.001     7.582    sec_reg[31]_i_19_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.696 r  sec_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.696    sec_reg[31]_i_8_n_0
    SLICE_X3Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.810 r  sec_reg[31]_i_2/CO[3]
                         net (fo=66, routed)          1.754     9.565    sec_reg[31]_i_2_n_0
    SLICE_X1Y103         LUT5 (Prop_lut5_I4_O)        0.152     9.717 r  sec[31]_i_1/O
                         net (fo=31, routed)          1.309    11.026    sec[31]_i_1_n_0
    SLICE_X0Y98          FDRE                                         r  sec_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.606    15.029    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y98          FDRE                                         r  sec_reg[2]/C
                         clock pessimism              0.275    15.304    
                         clock uncertainty           -0.035    15.268    
    SLICE_X0Y98          FDRE (Setup_fdre_C_R)       -0.637    14.631    sec_reg[2]
  -------------------------------------------------------------------
                         required time                         14.631    
                         arrival time                         -11.026    
  -------------------------------------------------------------------
                         slack                                  3.605    

Slack (MET) :             3.605ns  (required time - arrival time)
  Source:                 inc2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sec_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.698ns  (logic 1.686ns (29.588%)  route 4.012ns (70.412%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.725     5.328    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y96          FDRE                                         r  inc2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDRE (Prop_fdre_C_Q)         0.518     5.846 f  inc2_reg[2]/Q
                         net (fo=3, routed)           0.948     6.794    inc2_reg[2]
    SLICE_X3Y98          LUT2 (Prop_lut2_I0_O)        0.124     6.918 r  sec[31]_i_37/O
                         net (fo=1, routed)           0.000     6.918    sec[31]_i_37_n_0
    SLICE_X3Y98          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.468 r  sec_reg[31]_i_24/CO[3]
                         net (fo=1, routed)           0.000     7.468    sec_reg[31]_i_24_n_0
    SLICE_X3Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.582 r  sec_reg[31]_i_19/CO[3]
                         net (fo=1, routed)           0.001     7.582    sec_reg[31]_i_19_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.696 r  sec_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.696    sec_reg[31]_i_8_n_0
    SLICE_X3Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.810 r  sec_reg[31]_i_2/CO[3]
                         net (fo=66, routed)          1.754     9.565    sec_reg[31]_i_2_n_0
    SLICE_X1Y103         LUT5 (Prop_lut5_I4_O)        0.152     9.717 r  sec[31]_i_1/O
                         net (fo=31, routed)          1.309    11.026    sec[31]_i_1_n_0
    SLICE_X0Y98          FDRE                                         r  sec_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.606    15.029    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y98          FDRE                                         r  sec_reg[3]/C
                         clock pessimism              0.275    15.304    
                         clock uncertainty           -0.035    15.268    
    SLICE_X0Y98          FDRE (Setup_fdre_C_R)       -0.637    14.631    sec_reg[3]
  -------------------------------------------------------------------
                         required time                         14.631    
                         arrival time                         -11.026    
  -------------------------------------------------------------------
                         slack                                  3.605    

Slack (MET) :             3.605ns  (required time - arrival time)
  Source:                 inc2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sec_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.698ns  (logic 1.686ns (29.588%)  route 4.012ns (70.412%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.725     5.328    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y96          FDRE                                         r  inc2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDRE (Prop_fdre_C_Q)         0.518     5.846 f  inc2_reg[2]/Q
                         net (fo=3, routed)           0.948     6.794    inc2_reg[2]
    SLICE_X3Y98          LUT2 (Prop_lut2_I0_O)        0.124     6.918 r  sec[31]_i_37/O
                         net (fo=1, routed)           0.000     6.918    sec[31]_i_37_n_0
    SLICE_X3Y98          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.468 r  sec_reg[31]_i_24/CO[3]
                         net (fo=1, routed)           0.000     7.468    sec_reg[31]_i_24_n_0
    SLICE_X3Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.582 r  sec_reg[31]_i_19/CO[3]
                         net (fo=1, routed)           0.001     7.582    sec_reg[31]_i_19_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.696 r  sec_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.696    sec_reg[31]_i_8_n_0
    SLICE_X3Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.810 r  sec_reg[31]_i_2/CO[3]
                         net (fo=66, routed)          1.754     9.565    sec_reg[31]_i_2_n_0
    SLICE_X1Y103         LUT5 (Prop_lut5_I4_O)        0.152     9.717 r  sec[31]_i_1/O
                         net (fo=31, routed)          1.309    11.026    sec[31]_i_1_n_0
    SLICE_X0Y98          FDRE                                         r  sec_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.606    15.029    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y98          FDRE                                         r  sec_reg[4]/C
                         clock pessimism              0.275    15.304    
                         clock uncertainty           -0.035    15.268    
    SLICE_X0Y98          FDRE (Setup_fdre_C_R)       -0.637    14.631    sec_reg[4]
  -------------------------------------------------------------------
                         required time                         14.631    
                         arrival time                         -11.026    
  -------------------------------------------------------------------
                         slack                                  3.605    

Slack (MET) :             3.746ns  (required time - arrival time)
  Source:                 inc2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sec_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.557ns  (logic 1.686ns (30.338%)  route 3.871ns (69.662%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.725     5.328    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y96          FDRE                                         r  inc2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDRE (Prop_fdre_C_Q)         0.518     5.846 f  inc2_reg[2]/Q
                         net (fo=3, routed)           0.948     6.794    inc2_reg[2]
    SLICE_X3Y98          LUT2 (Prop_lut2_I0_O)        0.124     6.918 r  sec[31]_i_37/O
                         net (fo=1, routed)           0.000     6.918    sec[31]_i_37_n_0
    SLICE_X3Y98          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.468 r  sec_reg[31]_i_24/CO[3]
                         net (fo=1, routed)           0.000     7.468    sec_reg[31]_i_24_n_0
    SLICE_X3Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.582 r  sec_reg[31]_i_19/CO[3]
                         net (fo=1, routed)           0.001     7.582    sec_reg[31]_i_19_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.696 r  sec_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.696    sec_reg[31]_i_8_n_0
    SLICE_X3Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.810 r  sec_reg[31]_i_2/CO[3]
                         net (fo=66, routed)          1.754     9.565    sec_reg[31]_i_2_n_0
    SLICE_X1Y103         LUT5 (Prop_lut5_I4_O)        0.152     9.717 r  sec[31]_i_1/O
                         net (fo=31, routed)          1.168    10.885    sec[31]_i_1_n_0
    SLICE_X0Y99          FDRE                                         r  sec_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.606    15.029    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y99          FDRE                                         r  sec_reg[5]/C
                         clock pessimism              0.275    15.304    
                         clock uncertainty           -0.035    15.268    
    SLICE_X0Y99          FDRE (Setup_fdre_C_R)       -0.637    14.631    sec_reg[5]
  -------------------------------------------------------------------
                         required time                         14.631    
                         arrival time                         -10.885    
  -------------------------------------------------------------------
                         slack                                  3.746    

Slack (MET) :             3.746ns  (required time - arrival time)
  Source:                 inc2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sec_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.557ns  (logic 1.686ns (30.338%)  route 3.871ns (69.662%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.725     5.328    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y96          FDRE                                         r  inc2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDRE (Prop_fdre_C_Q)         0.518     5.846 f  inc2_reg[2]/Q
                         net (fo=3, routed)           0.948     6.794    inc2_reg[2]
    SLICE_X3Y98          LUT2 (Prop_lut2_I0_O)        0.124     6.918 r  sec[31]_i_37/O
                         net (fo=1, routed)           0.000     6.918    sec[31]_i_37_n_0
    SLICE_X3Y98          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.468 r  sec_reg[31]_i_24/CO[3]
                         net (fo=1, routed)           0.000     7.468    sec_reg[31]_i_24_n_0
    SLICE_X3Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.582 r  sec_reg[31]_i_19/CO[3]
                         net (fo=1, routed)           0.001     7.582    sec_reg[31]_i_19_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.696 r  sec_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.696    sec_reg[31]_i_8_n_0
    SLICE_X3Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.810 r  sec_reg[31]_i_2/CO[3]
                         net (fo=66, routed)          1.754     9.565    sec_reg[31]_i_2_n_0
    SLICE_X1Y103         LUT5 (Prop_lut5_I4_O)        0.152     9.717 r  sec[31]_i_1/O
                         net (fo=31, routed)          1.168    10.885    sec[31]_i_1_n_0
    SLICE_X0Y99          FDRE                                         r  sec_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.606    15.029    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y99          FDRE                                         r  sec_reg[6]/C
                         clock pessimism              0.275    15.304    
                         clock uncertainty           -0.035    15.268    
    SLICE_X0Y99          FDRE (Setup_fdre_C_R)       -0.637    14.631    sec_reg[6]
  -------------------------------------------------------------------
                         required time                         14.631    
                         arrival time                         -10.885    
  -------------------------------------------------------------------
                         slack                                  3.746    

Slack (MET) :             3.746ns  (required time - arrival time)
  Source:                 inc2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sec_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.557ns  (logic 1.686ns (30.338%)  route 3.871ns (69.662%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.725     5.328    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y96          FDRE                                         r  inc2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDRE (Prop_fdre_C_Q)         0.518     5.846 f  inc2_reg[2]/Q
                         net (fo=3, routed)           0.948     6.794    inc2_reg[2]
    SLICE_X3Y98          LUT2 (Prop_lut2_I0_O)        0.124     6.918 r  sec[31]_i_37/O
                         net (fo=1, routed)           0.000     6.918    sec[31]_i_37_n_0
    SLICE_X3Y98          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.468 r  sec_reg[31]_i_24/CO[3]
                         net (fo=1, routed)           0.000     7.468    sec_reg[31]_i_24_n_0
    SLICE_X3Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.582 r  sec_reg[31]_i_19/CO[3]
                         net (fo=1, routed)           0.001     7.582    sec_reg[31]_i_19_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.696 r  sec_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.696    sec_reg[31]_i_8_n_0
    SLICE_X3Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.810 r  sec_reg[31]_i_2/CO[3]
                         net (fo=66, routed)          1.754     9.565    sec_reg[31]_i_2_n_0
    SLICE_X1Y103         LUT5 (Prop_lut5_I4_O)        0.152     9.717 r  sec[31]_i_1/O
                         net (fo=31, routed)          1.168    10.885    sec[31]_i_1_n_0
    SLICE_X0Y99          FDRE                                         r  sec_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.606    15.029    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y99          FDRE                                         r  sec_reg[7]/C
                         clock pessimism              0.275    15.304    
                         clock uncertainty           -0.035    15.268    
    SLICE_X0Y99          FDRE (Setup_fdre_C_R)       -0.637    14.631    sec_reg[7]
  -------------------------------------------------------------------
                         required time                         14.631    
                         arrival time                         -10.885    
  -------------------------------------------------------------------
                         slack                                  3.746    

Slack (MET) :             3.746ns  (required time - arrival time)
  Source:                 inc2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sec_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.557ns  (logic 1.686ns (30.338%)  route 3.871ns (69.662%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.725     5.328    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y96          FDRE                                         r  inc2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDRE (Prop_fdre_C_Q)         0.518     5.846 f  inc2_reg[2]/Q
                         net (fo=3, routed)           0.948     6.794    inc2_reg[2]
    SLICE_X3Y98          LUT2 (Prop_lut2_I0_O)        0.124     6.918 r  sec[31]_i_37/O
                         net (fo=1, routed)           0.000     6.918    sec[31]_i_37_n_0
    SLICE_X3Y98          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.468 r  sec_reg[31]_i_24/CO[3]
                         net (fo=1, routed)           0.000     7.468    sec_reg[31]_i_24_n_0
    SLICE_X3Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.582 r  sec_reg[31]_i_19/CO[3]
                         net (fo=1, routed)           0.001     7.582    sec_reg[31]_i_19_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.696 r  sec_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.696    sec_reg[31]_i_8_n_0
    SLICE_X3Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.810 r  sec_reg[31]_i_2/CO[3]
                         net (fo=66, routed)          1.754     9.565    sec_reg[31]_i_2_n_0
    SLICE_X1Y103         LUT5 (Prop_lut5_I4_O)        0.152     9.717 r  sec[31]_i_1/O
                         net (fo=31, routed)          1.168    10.885    sec[31]_i_1_n_0
    SLICE_X0Y99          FDRE                                         r  sec_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.606    15.029    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y99          FDRE                                         r  sec_reg[8]/C
                         clock pessimism              0.275    15.304    
                         clock uncertainty           -0.035    15.268    
    SLICE_X0Y99          FDRE (Setup_fdre_C_R)       -0.637    14.631    sec_reg[8]
  -------------------------------------------------------------------
                         required time                         14.631    
                         arrival time                         -10.885    
  -------------------------------------------------------------------
                         slack                                  3.746    

Slack (MET) :             3.927ns  (required time - arrival time)
  Source:                 inc2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sec_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.265ns  (logic 1.686ns (32.022%)  route 3.579ns (67.978%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.725     5.328    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y96          FDRE                                         r  inc2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDRE (Prop_fdre_C_Q)         0.518     5.846 f  inc2_reg[2]/Q
                         net (fo=3, routed)           0.948     6.794    inc2_reg[2]
    SLICE_X3Y98          LUT2 (Prop_lut2_I0_O)        0.124     6.918 r  sec[31]_i_37/O
                         net (fo=1, routed)           0.000     6.918    sec[31]_i_37_n_0
    SLICE_X3Y98          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.468 r  sec_reg[31]_i_24/CO[3]
                         net (fo=1, routed)           0.000     7.468    sec_reg[31]_i_24_n_0
    SLICE_X3Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.582 r  sec_reg[31]_i_19/CO[3]
                         net (fo=1, routed)           0.001     7.582    sec_reg[31]_i_19_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.696 r  sec_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.696    sec_reg[31]_i_8_n_0
    SLICE_X3Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.810 r  sec_reg[31]_i_2/CO[3]
                         net (fo=66, routed)          1.754     9.565    sec_reg[31]_i_2_n_0
    SLICE_X1Y103         LUT5 (Prop_lut5_I4_O)        0.152     9.717 r  sec[31]_i_1/O
                         net (fo=31, routed)          0.876    10.593    sec[31]_i_1_n_0
    SLICE_X0Y100         FDRE                                         r  sec_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.590    15.012    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y100         FDRE                                         r  sec_reg[10]/C
                         clock pessimism              0.180    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X0Y100         FDRE (Setup_fdre_C_R)       -0.637    14.520    sec_reg[10]
  -------------------------------------------------------------------
                         required time                         14.520    
                         arrival time                         -10.593    
  -------------------------------------------------------------------
                         slack                                  3.927    

Slack (MET) :             3.927ns  (required time - arrival time)
  Source:                 inc2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sec_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.265ns  (logic 1.686ns (32.022%)  route 3.579ns (67.978%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.725     5.328    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y96          FDRE                                         r  inc2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDRE (Prop_fdre_C_Q)         0.518     5.846 f  inc2_reg[2]/Q
                         net (fo=3, routed)           0.948     6.794    inc2_reg[2]
    SLICE_X3Y98          LUT2 (Prop_lut2_I0_O)        0.124     6.918 r  sec[31]_i_37/O
                         net (fo=1, routed)           0.000     6.918    sec[31]_i_37_n_0
    SLICE_X3Y98          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.468 r  sec_reg[31]_i_24/CO[3]
                         net (fo=1, routed)           0.000     7.468    sec_reg[31]_i_24_n_0
    SLICE_X3Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.582 r  sec_reg[31]_i_19/CO[3]
                         net (fo=1, routed)           0.001     7.582    sec_reg[31]_i_19_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.696 r  sec_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.696    sec_reg[31]_i_8_n_0
    SLICE_X3Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.810 r  sec_reg[31]_i_2/CO[3]
                         net (fo=66, routed)          1.754     9.565    sec_reg[31]_i_2_n_0
    SLICE_X1Y103         LUT5 (Prop_lut5_I4_O)        0.152     9.717 r  sec[31]_i_1/O
                         net (fo=31, routed)          0.876    10.593    sec[31]_i_1_n_0
    SLICE_X0Y100         FDRE                                         r  sec_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.590    15.012    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y100         FDRE                                         r  sec_reg[11]/C
                         clock pessimism              0.180    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X0Y100         FDRE (Setup_fdre_C_R)       -0.637    14.520    sec_reg[11]
  -------------------------------------------------------------------
                         required time                         14.520    
                         arrival time                         -10.593    
  -------------------------------------------------------------------
                         slack                                  3.927    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 inc2_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inc2_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.373ns (74.723%)  route 0.126ns (25.277%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.605     1.524    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y99          FDRE                                         r  inc2_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.164     1.688 r  inc2_reg[14]/Q
                         net (fo=2, routed)           0.125     1.814    inc2_reg[14]
    SLICE_X2Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.970 r  inc2_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.971    inc2_reg[12]_i_1_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.024 r  inc2_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.024    inc2_reg[16]_i_1_n_7
    SLICE_X2Y100         FDRE                                         r  inc2_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.872     2.037    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y100         FDRE                                         r  inc2_reg[16]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X2Y100         FDRE (Hold_fdre_C_D)         0.134     1.925    inc2_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.925    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 sec_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sec_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.288ns (58.211%)  route 0.207ns (41.789%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.599     1.518    CLK100MHZ_IBUF_BUFG
    SLICE_X1Y102         FDRE                                         r  sec_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y102         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  sec_reg[0]/Q
                         net (fo=4, routed)           0.207     1.866    LED_OBUF[0]
    SLICE_X0Y98          CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.147     2.013 r  sec_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.013    sec_reg[4]_i_1_n_7
    SLICE_X0Y98          FDRE                                         r  sec_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.878     2.043    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y98          FDRE                                         r  sec_reg[1]/C
                         clock pessimism             -0.245     1.797    
    SLICE_X0Y98          FDRE (Hold_fdre_C_D)         0.105     1.902    sec_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.902    
                         arrival time                           2.013    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 inc2_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inc2_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.386ns (75.365%)  route 0.126ns (24.635%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.605     1.524    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y99          FDRE                                         r  inc2_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.164     1.688 r  inc2_reg[14]/Q
                         net (fo=2, routed)           0.125     1.814    inc2_reg[14]
    SLICE_X2Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.970 r  inc2_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.971    inc2_reg[12]_i_1_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.037 r  inc2_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.037    inc2_reg[16]_i_1_n_5
    SLICE_X2Y100         FDRE                                         r  inc2_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.872     2.037    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y100         FDRE                                         r  inc2_reg[18]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X2Y100         FDRE (Hold_fdre_C_D)         0.134     1.925    inc2_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.925    
                         arrival time                           2.037    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 SS_Driver1/Count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SS_Driver1/Count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.355ns (72.545%)  route 0.134ns (27.455%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.604     1.523    SS_Driver1/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y99          FDRE                                         r  SS_Driver1/Count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  SS_Driver1/Count_reg[6]/Q
                         net (fo=2, routed)           0.134     1.798    SS_Driver1/Count_reg[6]
    SLICE_X4Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.958 r  SS_Driver1/Count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.959    SS_Driver1/Count_reg[4]_i_1_n_0
    SLICE_X4Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.013 r  SS_Driver1/Count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.013    SS_Driver1/Count_reg[8]_i_1_n_7
    SLICE_X4Y100         FDRE                                         r  SS_Driver1/Count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.868     2.034    SS_Driver1/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y100         FDRE                                         r  SS_Driver1/Count_reg[8]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X4Y100         FDRE (Hold_fdre_C_D)         0.105     1.893    SS_Driver1/Count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           2.013    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 sec_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sec_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.355ns (72.225%)  route 0.137ns (27.775%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.605     1.524    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y99          FDRE                                         r  sec_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  sec_reg[7]/Q
                         net (fo=2, routed)           0.136     1.801    sec_reg_n_0_[7]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.961 r  sec_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.962    sec_reg[8]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.016 r  sec_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.016    sec_reg[12]_i_1_n_7
    SLICE_X0Y100         FDRE                                         r  sec_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.872     2.037    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y100         FDRE                                         r  sec_reg[9]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X0Y100         FDRE (Hold_fdre_C_D)         0.105     1.896    sec_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.016    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 SS_Driver1/Count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SS_Driver1/Count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.366ns (73.149%)  route 0.134ns (26.851%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.604     1.523    SS_Driver1/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y99          FDRE                                         r  SS_Driver1/Count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  SS_Driver1/Count_reg[6]/Q
                         net (fo=2, routed)           0.134     1.798    SS_Driver1/Count_reg[6]
    SLICE_X4Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.958 r  SS_Driver1/Count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.959    SS_Driver1/Count_reg[4]_i_1_n_0
    SLICE_X4Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.024 r  SS_Driver1/Count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.024    SS_Driver1/Count_reg[8]_i_1_n_5
    SLICE_X4Y100         FDRE                                         r  SS_Driver1/Count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.868     2.034    SS_Driver1/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y100         FDRE                                         r  SS_Driver1/Count_reg[10]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X4Y100         FDRE (Hold_fdre_C_D)         0.105     1.893    SS_Driver1/Count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 sec_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sec_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.366ns (72.833%)  route 0.137ns (27.167%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.605     1.524    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y99          FDRE                                         r  sec_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  sec_reg[7]/Q
                         net (fo=2, routed)           0.136     1.801    sec_reg_n_0_[7]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.961 r  sec_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.962    sec_reg[8]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.027 r  sec_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.027    sec_reg[12]_i_1_n_5
    SLICE_X0Y100         FDRE                                         r  sec_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.872     2.037    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y100         FDRE                                         r  sec_reg[11]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X0Y100         FDRE (Hold_fdre_C_D)         0.105     1.896    sec_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.027    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 sec_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sec_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.308ns (59.835%)  route 0.207ns (40.165%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.599     1.518    CLK100MHZ_IBUF_BUFG
    SLICE_X1Y102         FDRE                                         r  sec_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y102         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  sec_reg[0]/Q
                         net (fo=4, routed)           0.207     1.866    LED_OBUF[0]
    SLICE_X0Y98          CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.167     2.033 r  sec_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.033    sec_reg[4]_i_1_n_5
    SLICE_X0Y98          FDRE                                         r  sec_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.878     2.043    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y98          FDRE                                         r  sec_reg[3]/C
                         clock pessimism             -0.245     1.797    
    SLICE_X0Y98          FDRE (Hold_fdre_C_D)         0.105     1.902    sec_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.902    
                         arrival time                           2.033    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 inc2_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inc2_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.409ns (76.423%)  route 0.126ns (23.577%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.605     1.524    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y99          FDRE                                         r  inc2_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.164     1.688 r  inc2_reg[14]/Q
                         net (fo=2, routed)           0.125     1.814    inc2_reg[14]
    SLICE_X2Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.970 r  inc2_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.971    inc2_reg[12]_i_1_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.060 r  inc2_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.060    inc2_reg[16]_i_1_n_6
    SLICE_X2Y100         FDRE                                         r  inc2_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.872     2.037    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y100         FDRE                                         r  inc2_reg[17]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X2Y100         FDRE (Hold_fdre_C_D)         0.134     1.925    inc2_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.925    
                         arrival time                           2.060    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 inc2_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inc2_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.411ns (76.511%)  route 0.126ns (23.489%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.605     1.524    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y99          FDRE                                         r  inc2_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.164     1.688 r  inc2_reg[14]/Q
                         net (fo=2, routed)           0.125     1.814    inc2_reg[14]
    SLICE_X2Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.970 r  inc2_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.971    inc2_reg[12]_i_1_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.062 r  inc2_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.062    inc2_reg[16]_i_1_n_4
    SLICE_X2Y100         FDRE                                         r  inc2_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.872     2.037    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y100         FDRE                                         r  inc2_reg[19]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X2Y100         FDRE (Hold_fdre_C_D)         0.134     1.925    inc2_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.925    
                         arrival time                           2.062    
  -------------------------------------------------------------------
                         slack                                  0.136    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y98     SS_Driver1/Count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y100    SS_Driver1/Count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y100    SS_Driver1/Count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y101    SS_Driver1/Count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y101    SS_Driver1/Count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y101    SS_Driver1/Count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y101    SS_Driver1/Count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y102    SS_Driver1/Count_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y98     SS_Driver1/Count_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y100    SS_Driver1/Count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y100    SS_Driver1/Count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y101    SS_Driver1/Count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y101    SS_Driver1/Count_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y101    SS_Driver1/Count_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y101    SS_Driver1/Count_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y102    SS_Driver1/Count_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y100    SS_Driver1/Count_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y100    SS_Driver1/Count_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y96     inc2_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y98     SS_Driver1/Count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y100    SS_Driver1/Count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y100    SS_Driver1/Count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y100    SS_Driver1/Count_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y100    SS_Driver1/Count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y101    SS_Driver1/Count_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y101    SS_Driver1/Count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y101    SS_Driver1/Count_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y101    SS_Driver1/Count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y101    SS_Driver1/Count_reg[14]/C



