
*** Running vitis_hls
    with args -f sink_from_aie.tcl -messageDb vitis_hls.pb


****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2.2 (64-bit)
  **** SW Build 3779808 on Feb 17 2023
  **** IP Build 3783773 on Tue Feb 21 23:41:56 MST 2023
    ** Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.

source /home/xilinx/software/Vitis_HLS/2022.2/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/home/xilinx/software/Vitis_HLS/2022.2/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'eleonora.cabai' on host 'nags27.local.necst.it' (Linux_x86_64 version 5.15.0-107-generic) on Fri Jun 28 08:28:10 CEST 2024
INFO: [HLS 200-10] On os Ubuntu 20.04.6 LTS
INFO: [HLS 200-10] In directory '/home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/_x/sink_from_aie_hw/sink_from_aie'
Sourcing Tcl script 'sink_from_aie.tcl'
INFO: [HLS 200-1510] Running: open_project sink_from_aie 
INFO: [HLS 200-10] Creating and opening project '/home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/_x/sink_from_aie_hw/sink_from_aie/sink_from_aie'.
INFO: [HLS 200-1510] Running: set_top sink_from_aie 
INFO: [HLS 200-1510] Running: add_files /home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/sink_from_aie.cpp -cflags  -g 
INFO: [HLS 200-10] Adding design file '/home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/sink_from_aie.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution -flow_target vitis solution 
INFO: [HLS 200-10] Creating and opening solution '/home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/_x/sink_from_aie_hw/sink_from_aie/sink_from_aie/solution'.
INFO: [HLS 200-1505] Using flow_target 'vitis'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcvc1902-vsvd1760-2MP-e-S 
INFO: [HLS 200-1611] Setting target device to 'xcvc1902-vsvd1760-2MP-e-S'
INFO: [HLS 200-1510] Running: create_clock -period 299.996999MHz -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.333ns.
INFO: [HLS 200-1510] Running: config_rtl -kernel_profile 
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode warning 
INFO: [HLS 200-1510] Running: config_debug -enable 
INFO: [HLS 200-1510] Running: config_export -deadlock_detection sim 
WARNING: [HLS 200-483] The 'config_export -deadlock_detection' command is deprecated and will be removed in a future release. Use 'config_rtl -deadlock_detection' as its replacement.
INFO: [HLS 200-1907] Replacing 'config_export -deadlock_detection=sim' with 'config_rtl -deadlock_detection=sim' in current solution file
INFO: [HLS 200-1510] Running: config_interface -m_axi_conservative_mode=1 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_auto_max_ports=0 
INFO: [HLS 200-1510] Running: config_export -format xo -ipname sink_from_aie 
INFO: [HLS 200-1907] Replacing 'config_export -deadlock_detection=sim' with 'config_rtl -deadlock_detection=sim' in current solution file
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 874.422 MB.
INFO: [HLS 200-10] Analyzing design file '/home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/sink_from_aie.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 66.27 seconds. CPU system time: 3.6 seconds. Elapsed time: 80.92 seconds; current allocated memory: 880.941 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'VITIS_LOOP_24_1'(/home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/sink_from_aie.cpp:24:26) has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (/home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/sink_from_aie.cpp:24:26)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 6.18 seconds. CPU system time: 1.04 seconds. Elapsed time: 8.91 seconds; current allocated memory: 880.941 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 880.941 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 881.336 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 881.406 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_24_1' (/home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/sink_from_aie.cpp:22) in function 'sink_from_aie' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.05 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 902.570 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 902.320 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sink_from_aie' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sink_from_aie_Pipeline_VITIS_LOOP_24_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_24_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_24_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.33 seconds; current allocated memory: 903.355 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 903.355 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sink_from_aie' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 903.586 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.84 seconds. CPU system time: 0 seconds. Elapsed time: 1.03 seconds; current allocated memory: 903.586 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sink_from_aie_Pipeline_VITIS_LOOP_24_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sink_from_aie_Pipeline_VITIS_LOOP_24_1' pipeline 'VITIS_LOOP_24_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'sink_from_aie_Pipeline_VITIS_LOOP_24_1/m_axi_gmem1_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'sink_from_aie_Pipeline_VITIS_LOOP_24_1/m_axi_gmem1_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'sink_from_aie_Pipeline_VITIS_LOOP_24_1/m_axi_gmem1_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'sink_from_aie_Pipeline_VITIS_LOOP_24_1/m_axi_gmem1_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'sink_from_aie_Pipeline_VITIS_LOOP_24_1/m_axi_gmem1_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'sink_from_aie_Pipeline_VITIS_LOOP_24_1/m_axi_gmem1_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'sink_from_aie_Pipeline_VITIS_LOOP_24_1/m_axi_gmem1_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'sink_from_aie_Pipeline_VITIS_LOOP_24_1/m_axi_gmem1_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'sink_from_aie_Pipeline_VITIS_LOOP_24_1/m_axi_gmem1_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'sink_from_aie_Pipeline_VITIS_LOOP_24_1/m_axi_gmem1_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'sink_from_aie_Pipeline_VITIS_LOOP_24_1/m_axi_gmem1_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'sink_from_aie_Pipeline_VITIS_LOOP_24_1/m_axi_gmem1_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'sink_from_aie_Pipeline_VITIS_LOOP_24_1/m_axi_gmem1_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'sink_from_aie_Pipeline_VITIS_LOOP_24_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.64 seconds; current allocated memory: 903.586 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sink_from_aie' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'sink_from_aie/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sink_from_aie/input_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sink_from_aie/output_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sink_from_aie/size' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sink_from_aie' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'output_r', 'size' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'sink_from_aie'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.53 seconds; current allocated memory: 905.855 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.05 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.2 seconds; current allocated memory: 909.180 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1.71 seconds. CPU system time: 0 seconds. Elapsed time: 2.03 seconds; current allocated memory: 913.668 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for sink_from_aie.
INFO: [VLOG 209-307] Generating Verilog RTL for sink_from_aie.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 411.00 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 77.29 seconds. CPU system time: 4.81 seconds. Elapsed time: 96.56 seconds; current allocated memory: 39.281 MB.
INFO: [HLS 200-1510] Running: export_design 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2022.2.2 (64-bit)
  **** SW Build 3788238 on Tue Feb 21 19:59:23 MST 2023
  **** IP Build 3783773 on Tue Feb 21 23:41:56 MST 2023
    ** Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
ipx::create_core: Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1859.824 ; gain = 87.992 ; free physical = 28610 ; free virtual = 35654
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/xilinx/software/Vivado/2022.2/data/ip'.
Running package_xo -xo_path /home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/_x/sink_from_aie_hw/sink_from_aie/sink_from_aie/solution/impl/export.xo -kernel_name sink_from_aie -kernel_xml /home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/_x/sink_from_aie_hw/sink_from_aie/sink_from_aie/solution/impl/ip/../kernel/kernel.xml -kernel_files /home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/sink_from_aie.cpp -ip_directory /home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/_x/sink_from_aie_hw/sink_from_aie/sink_from_aie/solution/impl/ip/ip_unzip_dir -design_xml /home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/_x/sink_from_aie_hw/sink_from_aie/sink_from_aie/solution/.autopilot/db/sink_from_aie.design.xml -debug_directory /home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/_x/sink_from_aie_hw/sink_from_aie/sink_from_aie/solution/.debug -hls_directory /home/users/eleonora.cabai/Documents/K-Means-AIE/data_movers/_x/sink_from_aie_hw/sink_from_aie/sink_from_aie/solution/impl/ip/hls_files
INFO: [Common 17-206] Exiting Vivado at Fri Jun 28 08:30:38 2024...
INFO: [HLS 200-802] Generated output file sink_from_aie/solution/impl/export.xo
INFO: [HLS 200-111] Finished Command export_design CPU user time: 31.5 seconds. CPU system time: 2.15 seconds. Elapsed time: 52.95 seconds; current allocated memory: 7.152 MB.
INFO: [HLS 200-1510] Running: close_project 
HLS completed successfully
INFO: [HLS 200-112] Total CPU user time: 116.05 seconds. Total CPU system time: 8.24 seconds. Total elapsed time: 160.91 seconds; peak allocated memory: 920.855 MB.
INFO: [Common 17-206] Exiting vitis_hls at Fri Jun 28 08:30:49 2024...
