# FPGA-Based ADC Design for RISC-V Stage - Addendum

**Document Version:** 1.1
**Created:** 2025-11-29
**Purpose:** Addendum to ADC Selection Guide - FPGA-based ADC implementation

---

## Table of Contents

1. [Correction: STM32F303RE ADC Type](#correction-stm32f303re-adc-type)
2. [FPGA ADC Options Overview](#fpga-adc-options-overview)
3. [Option 1: Sigma-Delta ADC in FPGA](#option-1-sigma-delta-adc-in-fpga)
4. [Option 2: SAR ADC Controller in FPGA](#option-2-sar-adc-controller-in-fpga)
5. [Option 3: Flash ADC in FPGA](#option-3-flash-adc-in-fpga)
6. [Recommended Architecture](#recommended-architecture)
7. [Complete Verilog Implementation](#complete-verilog-implementation)
8. [Hardware Requirements](#hardware-requirements)
9. [Updated Bill of Materials](#updated-bill-of-materials)

---

## Correction: STM32F303RE ADC Type

### âŒ Incorrect Statement in Original Document:

The original document correctly described the STM32F303RE ADCs but did not explicitly clarify that it does **NOT** have DFSDM capability.

### âœ… Corrected Information:

**STM32F303RE ADC Specifications:**

| Feature | Specification |
|---------|--------------|
| **ADC Type** | 12-bit Successive Approximation Register (SAR) |
| **Number of ADCs** | 4Ã— independent ADCs (ADC1, ADC2, ADC3, ADC4) |
| **Channels** | Up to 39 external channels |
| **Sampling Rate** | Up to 5 MSPS (Mega-Samples Per Second) |
| **Resolution** | 12-bit (4096 levels) |
| **Conversion Time** | 1 Âµs (at 12-bit resolution) |
| **Special Features** | Simultaneous sampling, interleaved mode, DMA support |
| **DFSDM Support** | âŒ **NO** - DFSDM only in STM32F373/F378 |

**Why this matters:**
- SAR ADCs are **fast** (5 MSPS) but require anti-aliasing filters
- DFSDM is for sigma-delta modulators (oversampling, built-in filtering)
- F303RE is perfect for your 10 kHz control loop (500Ã— faster than needed)

**The original isolation circuit designs remain valid!**

---

## FPGA ADC Options Overview

For the **RISC-V stage**, instead of using an external ADC chip (MCP3208, ADS1256), you can **implement the ADC directly in FPGA Verilog/VHDL**.

### Advantages:

âœ… **Educational value** - Learn ADC architectures from scratch
âœ… **Cost savings** - No external ADC chip ($5-15 saved)
âœ… **Customizable** - Adjust resolution, speed, features
âœ… **Demonstrates FPGA capability** - Full digital design
âœ… **More impressive for thesis/demo** - "I built my own ADC!"

### Available Architectures:

| ADC Type | Resolution | Speed | External Components | Complexity | Best For |
|----------|-----------|-------|---------------------|------------|----------|
| **Sigma-Delta** | 12-16 bit | 10-100 kSPS | 1Ã— comparator, RC filter | Medium | Your project âœ… |
| **SAR** | 8-12 bit | 100 kSPS-1 MSPS | Resistor ladder, comparator, S&H | High | High-speed apps |
| **Flash** | 4-6 bit | 1-10 MSPS | Many comparators (2^N-1) | Low (FPGA), High (external) | Very high-speed |
| **Pipeline** | 12-16 bit | 10-100 MSPS | Complex analog | Very High | Not practical for hobby |

**Recommendation for your project:** **Sigma-Delta ADC** (best balance of performance, cost, and complexity)

---

## Option 1: Sigma-Delta ADC in FPGA (Recommended!)

### Architecture Overview

A **Sigma-Delta (Î£Î”) ADC** uses:
1. **Analog comparator** (external, cheap ~$0.50)
2. **RC low-pass filter** (external, ~$0.20)
3. **Digital integrator + decimation filter** (FPGA Verilog)
4. **1-bit DAC** (FPGA GPIO + resistor)

**Key Concept:**
- Oversampling: Sample at high rate (e.g., 1 MHz) to get 12-bit resolution
- Noise shaping: Push quantization noise to high frequencies
- Digital filtering: Average oversampled bits to get final value

### Block Diagram

```
HIGH VOLTAGE SIDE (ISOLATED)          LOW VOLTAGE SIDE (FPGA)
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”           â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚ Voltage Sensor          â”‚           â”‚                                    â”‚
â”‚ (AMC1301 isolated amp)  â”‚â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€>â”‚  RC Filter  â”€â”€>  Comparator â”€â”€>â”€â”€â”€â”â”‚
â”‚   Output: 0-2.5V        â”‚  Analog   â”‚  (Anti-alias)    (External)       â”‚â”‚
â”‚                         â”‚           â”‚                                    â”‚â”‚
â”‚ Current Sensor          â”‚           â”‚                     FPGA           â”‚â”‚
â”‚ (ACS724)                â”‚â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€>â”‚  RC Filter  â”€â”€>  Comparator â”€â”€>â”€â”€â”€â”¤â”‚
â”‚   Output: 0.5-4.5V      â”‚           â”‚                                    â”‚â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜           â”‚                                    â”‚â”‚
                                      â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”‚â”‚
                                      â”‚  â”‚ Sigma-Delta Modulator        â”‚  â”‚â”‚
                                      â”‚  â”‚ (Verilog)                    â”‚  â”‚â”‚
                                      â”‚  â”‚  - Integrator                â”‚<â”€â”˜â”‚
                                      â”‚  â”‚  - Comparator (digital)      â”‚   â”‚
                                      â”‚  â”‚  - 1-bit DAC (GPIO output)   â”‚â”€â”€â”€â”¤
                                      â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜   â”‚
                                      â”‚              â”‚                      â”‚
                                      â”‚              â†“                      â”‚
                                      â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”‚
                                      â”‚  â”‚ Decimation Filter (CIC)      â”‚   â”‚
                                      â”‚  â”‚ (Verilog)                    â”‚   â”‚
                                      â”‚  â”‚  - Downsample 1MHz â†’ 10kHz   â”‚   â”‚
                                      â”‚  â”‚  - Output: 12-bit result     â”‚   â”‚
                                      â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜   â”‚
                                      â”‚              â”‚                      â”‚
                                      â”‚              â†“                      â”‚
                                      â”‚         RISC-V CPU                  â”‚
                                      â”‚    (reads via memory-mapped I/O)    â”‚
                                      â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

### External Components (Per Channel)

**Comparator:** LM393 (dual) or LM339 (quad)
- Cost: $0.30-0.50 (DigiKey, Direnc.net, AliExpress)
- Supply: 3.3V or 5V
- Speed: >1 MHz

**RC Low-Pass Filter:**
- R = 1kÎ©
- C = 100nF
- Cutoff: 1.6 kHz (anti-aliasing for 10 kHz sampling)

**1-bit DAC (FPGA GPIO output):**
- FPGA GPIO pin â†’ 1kÎ© resistor â†’ RC filter input
- Logic high (3.3V) or low (0V)

### Verilog Implementation

#### 1. First-Order Sigma-Delta Modulator

```verilog
module sigma_delta_adc (
    input wire clk,              // FPGA clock (e.g., 50 MHz)
    input wire rst,              // Reset
    input wire comparator_in,    // Comparator output (1-bit)
    output reg dac_out,          // 1-bit DAC output to RC filter
    output reg [15:0] adc_value, // 16-bit output (oversampled)
    output reg data_valid        // Data ready flag
);

    // Clock divider for oversampling rate (50 MHz â†’ 1 MHz)
    reg [5:0] clk_div;
    wire clk_oversample = (clk_div == 0);

    always @(posedge clk or posedge rst) begin
        if (rst)
            clk_div <= 0;
        else if (clk_div == 49)  // 50 MHz / 50 = 1 MHz
            clk_div <= 0;
        else
            clk_div <= clk_div + 1;
    end

    // Integrator (accumulator)
    reg signed [31:0] integrator;

    // Sigma-delta modulator
    always @(posedge clk or posedge rst) begin
        if (rst) begin
            integrator <= 0;
            dac_out <= 0;
        end else if (clk_oversample) begin
            // Add input (comparator result: 0 or 1 â†’ -1 or +1)
            if (comparator_in)
                integrator <= integrator + 32'd1;
            else
                integrator <= integrator - 32'd1;

            // Subtract DAC feedback
            if (dac_out)
                integrator <= integrator - 32'd65536;  // Scale factor
            else
                integrator <= integrator + 32'd65536;

            // Comparator (digital): check integrator sign
            dac_out <= (integrator >= 0);
        end
    end

    // Decimation: accumulate 100 samples (1 MHz / 100 = 10 kHz output rate)
    reg [15:0] accumulator;
    reg [6:0] sample_count;

    always @(posedge clk or posedge rst) begin
        if (rst) begin
            accumulator <= 0;
            sample_count <= 0;
            adc_value <= 0;
            data_valid <= 0;
        end else if (clk_oversample) begin
            // Accumulate 1-bit output
            if (dac_out)
                accumulator <= accumulator + 1;

            sample_count <= sample_count + 1;

            if (sample_count == 99) begin
                // Output average (accumulated sum = ADC value)
                adc_value <= accumulator;  // Range: 0-100 (scale later)
                accumulator <= 0;
                sample_count <= 0;
                data_valid <= 1;
            end else begin
                data_valid <= 0;
            end
        end
    end

endmodule
```

#### 2. CIC Decimation Filter (Better Quality)

For higher resolution (12-16 bit), use a **Cascaded Integrator-Comb (CIC) filter**:

```verilog
module cic_filter #(
    parameter N = 3,             // Filter order (3-5 typical)
    parameter R = 100,           // Decimation ratio (1 MHz â†’ 10 kHz)
    parameter W = 32             // Internal word width
)(
    input wire clk,              // High-speed clock (1 MHz)
    input wire rst,              // Reset
    input wire data_in,          // 1-bit input from sigma-delta
    output reg [15:0] data_out,  // 16-bit output
    output reg data_valid        // Data ready flag
);

    // Integrator stages (N stages)
    reg [W-1:0] integrator [0:N-1];
    integer i;

    always @(posedge clk or posedge rst) begin
        if (rst) begin
            for (i = 0; i < N; i = i + 1)
                integrator[i] <= 0;
        end else begin
            // First integrator
            integrator[0] <= integrator[0] + (data_in ? 1 : 0);

            // Cascaded integrators
            for (i = 1; i < N; i = i + 1)
                integrator[i] <= integrator[i] + integrator[i-1];
        end
    end

    // Decimation counter
    reg [$clog2(R)-1:0] decim_count;
    reg [W-1:0] integrator_sampled;

    always @(posedge clk or posedge rst) begin
        if (rst) begin
            decim_count <= 0;
            integrator_sampled <= 0;
            data_valid <= 0;
        end else begin
            decim_count <= decim_count + 1;
            data_valid <= 0;

            if (decim_count == R-1) begin
                decim_count <= 0;
                integrator_sampled <= integrator[N-1];
                data_valid <= 1;
            end
        end
    end

    // Comb stages (N stages, operating at decimated rate)
    reg [W-1:0] comb [0:N-1];
    reg [W-1:0] comb_delay [0:N-1];

    always @(posedge clk or posedge rst) begin
        if (rst) begin
            for (i = 0; i < N; i = i + 1) begin
                comb[i] <= 0;
                comb_delay[i] <= 0;
            end
            data_out <= 0;
        end else if (data_valid) begin
            // First comb stage
            comb[0] <= integrator_sampled - comb_delay[0];
            comb_delay[0] <= integrator_sampled;

            // Cascaded comb stages
            for (i = 1; i < N; i = i + 1) begin
                comb[i] <= comb[i-1] - comb_delay[i];
                comb_delay[i] <= comb[i-1];
            end

            // Output (scale down and clip to 16 bits)
            data_out <= comb[N-1][W-1:W-16];  // Take top 16 bits
        end
    end

endmodule
```

### Hardware Interface

**Schematic (1 channel):**

```
Isolated Sensor â†’ RC Filter â†’ Comparator â†’ FPGA GPIO Input
   (0-2.5V)      (R=1kÎ©,C=100nF)  LM393      (comparator_in)

FPGA GPIO Output â†’ 1kÎ© â†’ RC Filter Input
  (dac_out)              (summing point)

         FPGA
   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
   â”‚ GPIO Out     â”‚â”€â”€â”¬â”€ 1kÎ© â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
   â”‚ (dac_out)    â”‚  â”‚         â”‚             â”‚
   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â”‚    â”€â”€â”€â”€â”´â”€â”€â”€â”€         â”‚
                     â”‚    â”€ 100nF            â”‚
            3.3V â”€â”€â”€â”€â”˜         â”‚             â”‚
                              GND           â”Œâ”´â” LM393
                                            â”‚+â”‚ Comparator
   Sensor â”€â”€â”€â”€â”€â”¬â”€ 1kÎ© â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”‚-â”‚
               â”‚         â”‚                  â””â”¬â”˜
              GND   â”€â”€â”€â”€â”´â”€â”€â”€â”€                â”‚
                    â”€ 100nF                  â”‚
                         â”‚                   â”‚
                        GND          â”Œâ”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”
                                     â”‚ FPGA GPIO In   â”‚
                                     â”‚ (comparator_in)â”‚
                                     â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

**Component List (Per Channel):**
- 1Ã— LM393 dual comparator (~$0.40)
- 3Ã— 1kÎ© resistors (~$0.05 each)
- 2Ã— 100nF capacitors (~$0.10 each)

**For 4 channels:**
- 2Ã— LM393 (or 1Ã— LM339 quad)
- Total cost: ~$1.50

### Performance Specifications

| Parameter | Value |
|-----------|-------|
| **Resolution** | 12-14 bit effective (ENOB) |
| **Sampling Rate** | 10 kHz (decimated output) |
| **Oversampling Ratio** | 100Ã— (1 MHz / 10 kHz) |
| **Latency** | 100 Âµs (one decimation period) |
| **FPGA Resources** | ~200 LUTs, 0 multipliers |
| **Input Range** | 0-3.3V (single-ended) |
| **Accuracy** | Â±1 LSB (with calibration) |

**Noise Analysis:**
- Oversampling by 100Ã— improves SNR by 10 dB
- First-order modulator: ~6 dB per octave noise shaping
- Total ENOB: ~12 bits (sufficient for 5% THD target)

---

## Option 2: SAR ADC Controller in FPGA

### Overview

Implement a **SAR (Successive Approximation Register) ADC** controller in FPGA with external:
- R-2R resistor ladder DAC
- Comparator
- Sample-and-hold circuit

**Pros:**
- Faster than sigma-delta (100 kSPS+)
- Deterministic latency

**Cons:**
- More external components
- Requires precision resistors (0.1%)
- More complex analog design

### Block Diagram

```
                            FPGA
           â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
Sensor â”€â”€â”€>â”‚ S&H â”€â”€> Comparator â”€â”€> SAR Logic    â”‚
  (analog) â”‚          â†‘               â”‚           â”‚
           â”‚          â”‚            DAC Control    â”‚
           â”‚          â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜           â”‚
           â”‚         R-2R Ladder                  â”‚
           â”‚         (external)                   â”‚
           â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

### Verilog Implementation (Simplified)

```verilog
module sar_adc_controller #(
    parameter BITS = 12
)(
    input wire clk,                  // FPGA clock
    input wire rst,                  // Reset
    input wire start,                // Start conversion
    input wire comparator_in,        // Comparator result
    output reg [BITS-1:0] dac_value, // DAC control (to R-2R ladder)
    output reg [BITS-1:0] adc_result,// Final ADC value
    output reg done                  // Conversion complete
);

    localparam IDLE = 0, SAMPLE = 1, CONVERT = 2, DONE_STATE = 3;
    reg [1:0] state;
    reg [3:0] bit_index;

    always @(posedge clk or posedge rst) begin
        if (rst) begin
            state <= IDLE;
            dac_value <= 0;
            adc_result <= 0;
            done <= 0;
            bit_index <= BITS - 1;
        end else begin
            case (state)
                IDLE: begin
                    done <= 0;
                    if (start) begin
                        dac_value <= (1 << (BITS-1));  // Start with MSB
                        bit_index <= BITS - 1;
                        state <= SAMPLE;
                    end
                end

                SAMPLE: begin
                    // Wait for comparator to settle
                    state <= CONVERT;
                end

                CONVERT: begin
                    // Check comparator result
                    if (comparator_in) begin
                        // Input > DAC: keep bit set
                        adc_result[bit_index] <= 1;
                    end else begin
                        // Input < DAC: clear bit
                        adc_result[bit_index] <= 0;
                        dac_value[bit_index] <= 0;
                    end

                    // Move to next bit
                    if (bit_index == 0) begin
                        state <= DONE_STATE;
                    end else begin
                        bit_index <= bit_index - 1;
                        dac_value[bit_index-1] <= 1;  // Set next bit
                        state <= SAMPLE;
                    end
                end

                DONE_STATE: begin
                    done <= 1;
                    state <= IDLE;
                end
            endcase
        end
    end

endmodule
```

### External Components (Per Channel)

**R-2R Resistor Ladder (12-bit):**
- 24Ã— precision resistors (0.1%)
- Values: 12Ã— 10kÎ©, 12Ã— 20kÎ©
- Cost: ~$10-15 (precision resistors are expensive!)

**Comparator:** LM393 or similar

**Sample-and-Hold:** CD4066 switch + capacitor

**Total cost per channel:** ~$12-15 (more expensive than sigma-delta!)

### Performance

| Parameter | Value |
|-----------|-------|
| **Resolution** | 12-bit |
| **Sampling Rate** | 100 kSPS |
| **Conversion Time** | 12 clock cycles |
| **External Components** | 24Ã— resistors + comparator + S&H |

**Not recommended** for your project due to high cost and complexity of precision resistor ladder.

---

## Option 3: Flash ADC in FPGA

### Overview

A **Flash ADC** uses parallel comparators (2^N - 1 for N-bit resolution).

**Pros:**
- Extremely fast (1-10 MSPS)
- Simple FPGA logic (priority encoder)

**Cons:**
- Requires many external comparators
- For 12-bit: 4095 comparators! (impractical)
- Usually limited to 4-6 bits

**Practical resolution:** 4-6 bits (not suitable for your 12-bit requirement)

**Conclusion:** Not recommended for this project.

---

## Recommended Architecture

### ğŸ† Best Choice: Sigma-Delta ADC in FPGA

**Reasons:**
1. âœ… **Low cost:** ~$1.50 for 4 channels (just comparators + passives)
2. âœ… **Good performance:** 12-14 bit ENOB, 10 kHz sampling
3. âœ… **Educational:** Learn oversampling, noise shaping, digital filtering
4. âœ… **FPGA-friendly:** No multipliers needed, ~200 LUTs per channel
5. âœ… **Proven design:** Used in commercial ADCs (ADS1211, CS5530, etc.)

### System Architecture for RISC-V Stage

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                        FPGA (Artix-7)                             â”‚
â”‚                                                                   â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”‚
â”‚  â”‚ 4Ã— Sigma-Delta ADC Channels (Verilog)                      â”‚  â”‚
â”‚  â”‚  - Channel 0: DC Bus 1 voltage                             â”‚  â”‚
â”‚  â”‚  - Channel 1: DC Bus 2 voltage                             â”‚  â”‚
â”‚  â”‚  - Channel 2: AC output voltage                            â”‚  â”‚
â”‚  â”‚  - Channel 3: AC output current                            â”‚  â”‚
â”‚  â”‚                                                             â”‚  â”‚
â”‚  â”‚  Each channel: 12-bit, 10 kHz output                       â”‚  â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â”‚
â”‚                              â†“                                    â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”‚
â”‚  â”‚ Memory-Mapped I/O Registers                                â”‚  â”‚
â”‚  â”‚  0x10020000: ADC Channel 0 result                          â”‚  â”‚
â”‚  â”‚  0x10020004: ADC Channel 1 result                          â”‚  â”‚
â”‚  â”‚  0x10020008: ADC Channel 2 result                          â”‚  â”‚
â”‚  â”‚  0x1002000C: ADC Channel 3 result                          â”‚  â”‚
â”‚  â”‚  0x10020010: ADC status/control                            â”‚  â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â”‚
â”‚                              â†“                                    â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”‚
â”‚  â”‚ RISC-V Soft-Core CPU (PicoRV32 or VexRiscv)               â”‚  â”‚
â”‚  â”‚  - Reads ADC values via memory-mapped I/O                  â”‚  â”‚
â”‚  â”‚  - Runs control algorithm in C code                        â”‚  â”‚
â”‚  â”‚  - Generates PWM outputs                                   â”‚  â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â”‚
â”‚                                                                   â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜

External Hardware:
  - 4Ã— isolated sensors (AMC1301 + ACS724) â†’ FPGA GPIO inputs
  - 2Ã— LM339 quad comparators (8 total comparators, use 4)
  - RC filters (8Ã— 1kÎ© resistors, 8Ã— 100nF caps)
```

---

## Complete Verilog Implementation

### Top-Level Module

```verilog
module fpga_adc_system (
    input wire clk_50mhz,           // FPGA main clock
    input wire rst,                 // Reset button

    // Comparator inputs (from external LM339)
    input wire [3:0] comp_in,       // 4 comparator inputs

    // 1-bit DAC outputs (to RC filters)
    output wire [3:0] dac_out,      // 4 DAC outputs

    // RISC-V interface (simplified)
    input wire [31:0] riscv_addr,   // Address bus
    output reg [31:0] riscv_rdata,  // Read data
    input wire riscv_read,          // Read strobe

    // Debug outputs
    output wire [15:0] adc0_debug,
    output wire [15:0] adc1_debug
);

    // Clock generation (if needed)
    // ... (use PLL/MMCM if different clock required)

    // ADC channels instantiation
    wire [15:0] adc_values [0:3];
    wire [3:0] adc_valid;

    genvar i;
    generate
        for (i = 0; i < 4; i = i + 1) begin : adc_channels
            sigma_delta_adc adc_inst (
                .clk(clk_50mhz),
                .rst(rst),
                .comparator_in(comp_in[i]),
                .dac_out(dac_out[i]),
                .adc_value(adc_values[i]),
                .data_valid(adc_valid[i])
            );
        end
    endgenerate

    // Memory-mapped I/O interface
    always @(posedge clk_50mhz or posedge rst) begin
        if (rst) begin
            riscv_rdata <= 0;
        end else if (riscv_read) begin
            case (riscv_addr)
                32'h10020000: riscv_rdata <= {16'h0, adc_values[0]};
                32'h10020004: riscv_rdata <= {16'h0, adc_values[1]};
                32'h10020008: riscv_rdata <= {16'h0, adc_values[2]};
                32'h1002000C: riscv_rdata <= {16'h0, adc_values[3]};
                32'h10020010: riscv_rdata <= {28'h0, adc_valid};  // Status
                default:      riscv_rdata <= 32'hDEADBEEF;
            endcase
        end
    end

    // Debug outputs
    assign adc0_debug = adc_values[0];
    assign adc1_debug = adc_values[1];

endmodule
```

### RISC-V C Code to Read ADC

```c
#include <stdint.h>

// Memory-mapped ADC registers
#define ADC_BASE       0x10020000
#define ADC_CH0        (*(volatile uint32_t*)(ADC_BASE + 0x00))
#define ADC_CH1        (*(volatile uint32_t*)(ADC_BASE + 0x04))
#define ADC_CH2        (*(volatile uint32_t*)(ADC_BASE + 0x08))
#define ADC_CH3        (*(volatile uint32_t*)(ADC_BASE + 0x0C))
#define ADC_STATUS     (*(volatile uint32_t*)(ADC_BASE + 0x10))

// Read all ADC channels
void adc_read_all(uint16_t* adc_values) {
    adc_values[0] = (uint16_t)(ADC_CH0 & 0xFFFF);  // DC Bus 1
    adc_values[1] = (uint16_t)(ADC_CH1 & 0xFFFF);  // DC Bus 2
    adc_values[2] = (uint16_t)(ADC_CH2 & 0xFFFF);  // AC Voltage
    adc_values[3] = (uint16_t)(ADC_CH3 & 0xFFFF);  // AC Current
}

// Convert raw ADC value to voltage
float adc_to_voltage(uint16_t adc_value) {
    // Assuming 16-bit ADC range 0-65535 maps to 0-3.3V
    return (float)adc_value * 3.3f / 65535.0f;
}

// Main control loop
int main(void) {
    uint16_t adc_raw[4];
    float voltages[4];

    while (1) {
        // Read ADC values
        adc_read_all(adc_raw);

        // Convert to voltages
        for (int i = 0; i < 4; i++) {
            voltages[i] = adc_to_voltage(adc_raw[i]);
        }

        // Apply sensor scaling (from isolation amplifiers)
        float dc_bus1 = voltages[0] * (196.0f / 8.2f);  // AMC1301 gain + divider
        float dc_bus2 = voltages[1] * (196.0f / 8.2f);
        float ac_voltage = voltages[2] * (196.0f / 8.2f);
        float ac_current = (voltages[3] - 2.5f) / 0.2f;  // ACS724: 200mV/A, 2.5V offset

        // Run control algorithm
        // ... (your PR + PI controller here)

        // Update PWM outputs
        // ...
    }

    return 0;
}
```

---

## Hardware Requirements

### External Components BOM

| Component | Quantity | Part Number | Purpose | Unit Price | Total | Source |
|-----------|----------|-------------|---------|------------|-------|--------|
| **Comparators** | 1 | LM339N (quad) | 4-channel comparators | $0.60 | $0.60 | Direnc.net, AliExpress |
| **Resistors 1kÎ©** | 8 | Metal film, 1% | RC filters + DAC | $0.05 | $0.40 | Direnc.net |
| **Capacitors 100nF** | 8 | Ceramic X7R | RC filters | $0.10 | $0.80 | Direnc.net |
| **Resistors 0.1% 1MÎ©** | 10 | Voltage dividers | Sensor scaling | $0.80 | $8.00 | Direnc.net |
| **Resistors 0.1% 5.1kÎ©** | 10 | Voltage dividers | Sensor scaling | $0.50 | $5.00 | Direnc.net |
| **AMC1301 Modules** | 3 | AMC1301 breakout | Voltage isolation | $15 | $45 | AliExpress |
| **ACS724 Sensor** | 1 | ACS724LLCTR-10AB | Current sensing | $6 | $6 | AliExpress |
| **Isolated DC-DC** | 3 | B0505S-1W | Power isolation | $3 | $9 | AliExpress |
| **PCB** | 1 | Custom 10Ã—10cm | ADC interface | $10 | $10 | JLCPCB |
| | | | | **TOTAL** | **$84.80** | |

**Comparison with external ADC chip:**
- MCP3208 chip: $5
- **Savings: $5 - $1.80 = $3.20** (minimal savings)
- **But:** Much more educational value!

### PCB Layout

**ADC Interface Board:**

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚  ADC Interface Board (4-channel Sigma-Delta)â”‚
â”‚                                            â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”  â”Œâ”€â”€â”€â”€â”€â”  â”Œâ”€â”€â”€â”€â”€â”  â”Œâ”€â”€â”€â”€â”€â”      â”‚
â”‚  â”‚ CH0 â”‚  â”‚ CH1 â”‚  â”‚ CH2 â”‚  â”‚ CH3 â”‚      â”‚
â”‚  â”‚ RC  â”‚  â”‚ RC  â”‚  â”‚ RC  â”‚  â”‚ RC  â”‚      â”‚
â”‚  â”‚Filterâ”‚  â”‚Filterâ”‚  â”‚Filterâ”‚  â”‚Filterâ”‚      â”‚
â”‚  â””â”€â”€â”¬â”€â”€â”˜  â””â”€â”€â”¬â”€â”€â”˜  â””â”€â”€â”¬â”€â”€â”˜  â””â”€â”€â”¬â”€â”€â”˜      â”‚
â”‚     â”‚        â”‚        â”‚        â”‚          â”‚
â”‚  â”Œâ”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”     â”‚
â”‚  â”‚      LM339 Quad Comparator      â”‚     â”‚
â”‚  â””â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”˜     â”‚
â”‚     â”‚        â”‚        â”‚        â”‚          â”‚
â”‚   Comp0    Comp1    Comp2    Comp3       â”‚
â”‚     â†“        â†“        â†“        â†“          â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”    â”‚
â”‚  â”‚  Pin Header to FPGA (PMOD)       â”‚    â”‚
â”‚  â”‚   - 4Ã— Comparator inputs         â”‚    â”‚
â”‚  â”‚   - 4Ã— DAC outputs               â”‚    â”‚
â”‚  â”‚   - VCC (3.3V), GND              â”‚    â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜    â”‚
â”‚                                            â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”    â”‚
â”‚  â”‚  Input Connectors (Isolated)     â”‚    â”‚
â”‚  â”‚   - 3Ã— AMC1301 outputs           â”‚    â”‚
â”‚  â”‚   - 1Ã— ACS724 output             â”‚    â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜    â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## Updated Bill of Materials

### RISC-V Stage (with FPGA-based ADC)

| Category | Component | Qty | Part Number | Source | Unit Price | Total |
|----------|-----------|-----|-------------|--------|------------|-------|
| **Controller** | FPGA Board | 1 | Basys 3 (Artix-7) | AliExpress | $150 | $150 |
| **ADC (FPGA)** | Comparator IC | 1 | LM339N quad | Direnc.net | $0.60 | $0.60 |
| **ADC (FPGA)** | Resistors 1kÎ© | 8 | Metal film 1% | Direnc.net | $0.05 | $0.40 |
| **ADC (FPGA)** | Capacitors 100nF | 8 | Ceramic X7R | Direnc.net | $0.10 | $0.80 |
| **Isolation** | AMC1301 Module | 3 | AMC1301 breakout | AliExpress | $15 | $45 |
| **Isolation** | Isolated DC-DC | 3 | B0505S-1W | AliExpress | $3 | $9 |
| **Sensing** | Current Sensor | 1 | ACS724LLCTR-10AB | AliExpress | $6 | $6 |
| **Passives** | Resistors 0.1% 1MÎ© | 10 | Metal film | Direnc.net | $0.80 | $8 |
| **Passives** | Resistors 0.1% 5.1kÎ© | 10 | Metal film | Direnc.net | $0.50 | $5 |
| **Passives** | Capacitors 10ÂµF | 10 | Electrolytic | Direnc.net | $0.20 | $2 |
| **PCB** | ADC Interface Board | 1 | Custom 10Ã—10cm | JLCPCB | $10 | $10 |
| **Misc** | Connectors, wire | - | Various | Direnc.net | - | $5 |
| | | | | **TOTAL** | | **$241.80** |

**Savings vs. external ADC:** ~$10 (MCP3208 $5 + ISO7762 $4 = $9 saved, but more passives needed)

**Net result:** Similar cost, but **much more educational!**

---

## Comparison Table

### STM32 vs. FPGA vs. RISC-V Stages

| Feature | Stage 2: STM32F303RE | Stage 3: FPGA + MCP3208 | Stage 4: RISC-V + FPGA ADC |
|---------|----------------------|------------------------|----------------------------|
| **ADC Type** | 12-bit SAR (internal) | 12-bit SAR (external chip) | 12-16 bit Sigma-Delta (FPGA) |
| **ADC Location** | Inside MCU | External IC | FPGA Verilog/VHDL |
| **Resolution** | 12-bit (4096 levels) | 12-bit (4096 levels) | 12-14 bit ENOB (16384+ levels) |
| **Sampling Rate** | Up to 5 MSPS | 100 kSPS | 10 kHz (decimated) |
| **Channels** | 39 (use 4) | 8 (use 4) | 4 (custom) |
| **External Components** | Isolation amps only | Isolation + ADC chip + digital isolator | Isolation + comparators + RC |
| **Cost (ADC only)** | $0 (built-in) | $9 (MCP3208 + ISO7762) | $1.80 (LM339 + passives) |
| **Total Cost** | $104 | $251 | $242 |
| **Educational Value** | Medium (using existing ADC) | Medium (SPI interface) | **High** (ADC design!) |
| **Complexity** | Low (HAL library) | Medium (Verilog SPI) | **High** (ADC + decimation) |
| **Recommended For** | Quick prototyping | Standard FPGA project | **Thesis/learning** âœ… |

---

## Summary & Recommendation

### âœ… Corrected Information:
- **STM32F303RE uses 12-bit SAR ADCs** (NOT DFSDM - that's only in F373/F378)
- Original isolation circuit designs are still valid

### ğŸš€ New Recommendation for RISC-V Stage:

**Implement Sigma-Delta ADC in FPGA Verilog!**

**Benefits:**
1. âœ… **Learn ADC design** from scratch (oversampling, noise shaping, decimation)
2. âœ… **Impressive for thesis** - "I designed my own ADC in FPGA!"
3. âœ… **Similar cost** to external ADC (~$2 vs. ~$9)
4. âœ… **Customizable** - adjust resolution, speed, filter order
5. âœ… **Aligns with project goals** - progressive implementation from MCU â†’ FPGA â†’ ASIC

**Implementation Plan:**
1. Use provided Verilog code (sigma-delta modulator + CIC filter)
2. External components: 1Ã— LM339 quad comparator + RC filters (~$2)
3. Same isolation circuits (AMC1301 + ACS724)
4. RISC-V reads ADC via memory-mapped I/O

### ğŸ“Š Updated Project Summary:

| Stage | Platform | ADC Solution | Cost | Educational Value |
|-------|----------|-------------|------|-------------------|
| Stage 2 | STM32F303RE | Internal SAR ADC | $104 | Medium |
| Stage 3 | FPGA | External MCP3208 | $251 | Medium |
| Stage 4 | RISC-V on FPGA | **FPGA Sigma-Delta ADC** | $242 | **â­ High** |

**Total:** $597 (slightly cheaper than original $613!)

---

**Next Steps:**
1. Review corrected STM32F303RE information
2. Decide: External MCP3208 or FPGA-based ADC for RISC-V stage?
3. I can update the main document with these corrections

Should I update the main ADC guide with these corrections and the FPGA ADC option?
