/** ==================================================================
 *  @file   h3a_cred.h                                                  
 *                                                                    
 *  @path   /ti/psp/iss/hal/cred_cram/cred/inc/cortexm3_sys_ape/                                                  
 *                                                                    
 *  @desc   This  File contains.                                      
 * ===================================================================
 *  Copyright (c) Texas Instruments Inc 2011, 2012                    
 *                                                                    
 *  Use of this software is controlled by the terms and conditions found
 *  in the license agreement under which this software has been supplied
 * ===================================================================*/

/* ============================================================================ 
 * TEXAS INSTRUMENTS INCORPORATED PROPRIETARY INFORMATION Property of Texas
 * Instruments For Unrestricted Internal Use Only Unauthorized reproduction
 * and/or distribution is strictly prohibited.  This product is protected
 * under copyright law and trade secret law as an unpublished work.  Created
 * 2008, (C) Copyright 2008 Texas Instruments.  All rights reserved. */

/**
 *  @Component:   H3A
 *
 *  @Filename:    h3a_cred.h
 *
 *  @Description: H3A module. The H3A comprises three engines: AE, AWB and AF. 
 *
 *  Generated by: Socrates CRED generator prototype
 *
    *//* ====================================================================== */

#ifndef __H3A_CRED_H
#define __H3A_CRED_H

#ifdef __cplusplus
extern "C" {
#endif

    /* 
     * Instance I_H3A of component H3A mapped in MONICA at address 0x55051400
     */

                                                                              /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BITFIELD
 *
 * @BRIEF        The bitfield must be defined according to register width
 *               of the component - 64/32/16/8
 *
    *//*------------------------------------------------------------------------ */
#undef BITFIELD
#define BITFIELD BITFIELD_32

    /* 
     *  List of Register arrays for component H3A
     *
     */

    /* 
     *  List of bundle arrays for component H3A
     *
     */

    /* 
     *  List of bundles for component H3A
     *
     */

    /* 
     * List of registers for component H3A
     *
     */

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   H3A__H3A_PID
 *
 * @BRIEF        Peripheral Revision and Class Information 
 *
    *//*------------------------------------------------------------------------ */
#define H3A__H3A_PID                                       0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   H3A__H3A_PCR
 *
 * @BRIEF        Peripheral Control Register 
 *
    *//*------------------------------------------------------------------------ */
#define H3A__H3A_PCR                                       0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   H3A__H3A_AFPAX1
 *
 * @BRIEF        Setup for the AF Engine Paxel Configuration 
 *
    *//*------------------------------------------------------------------------ */
#define H3A__H3A_AFPAX1                                    0x8ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   H3A__H3A_AFPAX2
 *
 * @BRIEF        Setup for the AF Engine Paxel Configuration 
 *
    *//*------------------------------------------------------------------------ */
#define H3A__H3A_AFPAX2                                    0xCul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   H3A__H3A_AFPAXSTART
 *
 * @BRIEF        Start Position for AF Engine Paxels 
 *
    *//*------------------------------------------------------------------------ */
#define H3A__H3A_AFPAXSTART                                0x10ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   H3A__H3A_AFIIRSH
 *
 * @BRIEF        Start Position for IIRSH 
 *
    *//*------------------------------------------------------------------------ */
#define H3A__H3A_AFIIRSH                                   0x14ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   H3A__H3A_AFBUFST
 *
 * @BRIEF        SDRAM destination address for AF engine statistics 
 *
    *//*------------------------------------------------------------------------ */
#define H3A__H3A_AFBUFST                                   0x18ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   H3A__H3A_AFCOEF010
 *
 * @BRIEF        IIR filter coefficient data for SET 0. 
 *
    *//*------------------------------------------------------------------------ */
#define H3A__H3A_AFCOEF010                                 0x1Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   H3A__H3A_AFCOEF032
 *
 * @BRIEF        IIR filter coefficient data for SET 0. 
 *
    *//*------------------------------------------------------------------------ */
#define H3A__H3A_AFCOEF032                                 0x20ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   H3A__H3A_AFCOEF054
 *
 * @BRIEF        IIR filter coefficient data for SET 0. 
 *
    *//*------------------------------------------------------------------------ */
#define H3A__H3A_AFCOEF054                                 0x24ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   H3A__H3A_AFCOEF076
 *
 * @BRIEF        IIR filter coefficient data for SET 0. 
 *
    *//*------------------------------------------------------------------------ */
#define H3A__H3A_AFCOEF076                                 0x28ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   H3A__H3A_AFCOEF098
 *
 * @BRIEF        IIR filter coefficient data for SET 0. 
 *
    *//*------------------------------------------------------------------------ */
#define H3A__H3A_AFCOEF098                                 0x2Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   H3A__H3A_AFCOEF0010
 *
 * @BRIEF        IIR filter coefficient data for SET 0. 
 *
    *//*------------------------------------------------------------------------ */
#define H3A__H3A_AFCOEF0010                                0x30ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   H3A__H3A_AFCOEF110
 *
 * @BRIEF        IIR filter coefficient data for SET 1. 
 *
    *//*------------------------------------------------------------------------ */
#define H3A__H3A_AFCOEF110                                 0x34ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   H3A__H3A_AFCOEF132
 *
 * @BRIEF        IIR filter coefficient data for SET 1. 
 *
    *//*------------------------------------------------------------------------ */
#define H3A__H3A_AFCOEF132                                 0x38ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   H3A__H3A_AFCOEF154
 *
 * @BRIEF        IIR filter coefficient data for SET 1. 
 *
    *//*------------------------------------------------------------------------ */
#define H3A__H3A_AFCOEF154                                 0x3Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   H3A__H3A_AFCOEF176
 *
 * @BRIEF        IIR filter coefficient data for SET 1. 
 *
    *//*------------------------------------------------------------------------ */
#define H3A__H3A_AFCOEF176                                 0x40ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   H3A__H3A_AFCOEF198
 *
 * @BRIEF        IIR filter coefficient data for SET 1. 
 *
    *//*------------------------------------------------------------------------ */
#define H3A__H3A_AFCOEF198                                 0x44ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   H3A__H3A_AFCOEF1010
 *
 * @BRIEF        IIR filter coefficient data for SET 1. 
 *
    *//*------------------------------------------------------------------------ */
#define H3A__H3A_AFCOEF1010                                0x48ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   H3A__H3A_AEWWIN1
 *
 * @BRIEF        Configuration for AE/AWB Windows. 
 *
    *//*------------------------------------------------------------------------ */
#define H3A__H3A_AEWWIN1                                   0x4Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   H3A__H3A_AEWINSTART
 *
 * @BRIEF        Start position for AE/AWB Windows. 
 *
    *//*------------------------------------------------------------------------ */
#define H3A__H3A_AEWINSTART                                0x50ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   H3A__H3A_AEWINBLK
 *
 * @BRIEF        Start position and height for black line of AE/AWB Windows 
 *
    *//*------------------------------------------------------------------------ */
#define H3A__H3A_AEWINBLK                                  0x54ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   H3A__H3A_AEWSUBWIN
 *
 * @BRIEF        Configuration for subsample data in AE/AWB window. 
 *
    *//*------------------------------------------------------------------------ */
#define H3A__H3A_AEWSUBWIN                                 0x58ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   H3A__H3A_AEWBUFST
 *
 * @BRIEF        SDRAM destination address for AE/AWB engine statistics 
 *
    *//*------------------------------------------------------------------------ */
#define H3A__H3A_AEWBUFST                                  0x5Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   H3A__H3A_AEWCFG
 *
 * @BRIEF        Configuration for AE/AWB 
 *
    *//*------------------------------------------------------------------------ */
#define H3A__H3A_AEWCFG                                    0x60ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   H3A__H3A_LINE_START
 *
 * @BRIEF        Line Framing Logic Register 
 *               In certain cases the number of clock cycles between HD 
 *               pulses will be greater than the line buffer included in the 
 *               H3A module. The framing module prior to the line buffer 
 *               enables to control the data which is input to the line 
 *               buffer. 
 *
    *//*------------------------------------------------------------------------ */
#define H3A__H3A_LINE_START                                0x64ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   H3A__H3A_VFV_CFG1
 *
 * @BRIEF        Vertical focus value configuration 1. 
 *
    *//*------------------------------------------------------------------------ */
#define H3A__H3A_VFV_CFG1                                  0x68ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   H3A__H3A_VFV_CFG2
 *
 * @BRIEF        Vertical focus value configuration 2. 
 *
    *//*------------------------------------------------------------------------ */
#define H3A__H3A_VFV_CFG2                                  0x6Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   H3A__H3A_VFV_CFG3
 *
 * @BRIEF        Vertical focus value configuration 4. 
 *
    *//*------------------------------------------------------------------------ */
#define H3A__H3A_VFV_CFG3                                  0x70ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   H3A__H3A_VFV_CFG4
 *
 * @BRIEF        Vertical focus value configuration 4. 
 *
    *//*------------------------------------------------------------------------ */
#define H3A__H3A_VFV_CFG4                                  0x74ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   H3A__H3A_HVF_THR
 *
 * @BRIEF        Horizontal Focus Value Threshold 
 *
    *//*------------------------------------------------------------------------ */
#define H3A__H3A_HVF_THR                                   0x78ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   H3A__H3A_RESERVED
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define H3A__H3A_RESERVED                                  0x7Cul

    /* 
     * List of register bitfields for component H3A
     *
     */

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   H3A__H3A_PID__SCHEME   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define H3A__H3A_PID__SCHEME                          BITFIELD(31, 30)
#define H3A__H3A_PID__SCHEME__POS                     30

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   H3A__H3A_PID__FUNC   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define H3A__H3A_PID__FUNC                            BITFIELD(27, 16)
#define H3A__H3A_PID__FUNC__POS                       16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   H3A__H3A_PID__RTL   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define H3A__H3A_PID__RTL                             BITFIELD(15, 11)
#define H3A__H3A_PID__RTL__POS                        11

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   H3A__H3A_PID__MAJOR   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define H3A__H3A_PID__MAJOR                           BITFIELD(10, 8)
#define H3A__H3A_PID__MAJOR__POS                      8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   H3A__H3A_PID__MINOR   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define H3A__H3A_PID__MINOR                           BITFIELD(5, 0)
#define H3A__H3A_PID__MINOR__POS                      0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   H3A__H3A_PCR__AVE2LMT   
 *
 * @BRIEF        AE/AWB Saturation Limit 
 *               This is the value that all sub sampled pixels in the AE/AWB 
 *               engine are compared to. If the data is greater or equal to 
 *               this data then the block is considered saturated. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define H3A__H3A_PCR__AVE2LMT                         BITFIELD(31, 22)
#define H3A__H3A_PCR__AVE2LMT__POS                    22

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   H3A__H3A_PCR__OVF   
 *
 * @BRIEF        H3A module overflow status bit. 
 *               If the H3A module overflows it will keep sending data. The 
 *               software should read this status bit during vertical 
 *               blanking period to ensure that no overflow happened while 
 *               writing out the data to SDRAM. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define H3A__H3A_PCR__OVF                             BITFIELD(21, 21)
#define H3A__H3A_PCR__OVF__POS                        21

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   H3A__H3A_PCR__AF_VF_EN   
 *
 * @BRIEF        AF Vertical Focus Enable - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define H3A__H3A_PCR__AF_VF_EN                        BITFIELD(20, 20)
#define H3A__H3A_PCR__AF_VF_EN__POS                   20

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   H3A__H3A_PCR__AEW_MED_EN   
 *
 * @BRIEF        AE/AWB Median filter Enable 
 *               If the median filter is enabled, then the 1st 2 and last 2 
 *               pixels in the frame are not 
 *               filtered. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define H3A__H3A_PCR__AEW_MED_EN                      BITFIELD(19, 19)
#define H3A__H3A_PCR__AEW_MED_EN__POS                 19

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   H3A__H3A_PCR__BUSYAEAWB   
 *
 * @BRIEF        Busy bit for AE/AWB - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define H3A__H3A_PCR__BUSYAEAWB                       BITFIELD(18, 18)
#define H3A__H3A_PCR__BUSYAEAWB__POS                  18

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   H3A__H3A_PCR__AEW_ALAW_EN   
 *
 * @BRIEF        AE/AWB A-law Enable - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define H3A__H3A_PCR__AEW_ALAW_EN                     BITFIELD(17, 17)
#define H3A__H3A_PCR__AEW_ALAW_EN__POS                17

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   H3A__H3A_PCR__AEW_EN   
 *
 * @BRIEF        AE/AWB enable - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define H3A__H3A_PCR__AEW_EN                          BITFIELD(16, 16)
#define H3A__H3A_PCR__AEW_EN__POS                     16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   H3A__H3A_PCR__BUSYAF   
 *
 * @BRIEF        Busy bit for AF. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define H3A__H3A_PCR__BUSYAF                          BITFIELD(15, 15)
#define H3A__H3A_PCR__BUSYAF__POS                     15

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   H3A__H3A_PCR__FVMODE   
 *
 * @BRIEF        Focus Value Accumulation Mode - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define H3A__H3A_PCR__FVMODE                          BITFIELD(14, 14)
#define H3A__H3A_PCR__FVMODE__POS                     14

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   H3A__H3A_PCR__RGBPOS   
 *
 * @BRIEF        Red, Green, and blue pixel location in the AF windows 
 *               RGBPOS(0): GR and GB as Bayer pattern 
 *               RGBPOS(1): RG and GB as Bayer pattern 
 *               RGBPOS(2): GR and BG as Bayer pattern 
 *               RGBPOS(3): RG and BG as Bayer pattern 
 *               RGBPOS(4): GG and RB as custom pattern 
 *               RGBPOS(5): RB and GG as custom pattern 
 *               6 and 7 are reserved 
 *               This Value is only used if VF is disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define H3A__H3A_PCR__RGBPOS                          BITFIELD(13, 11)
#define H3A__H3A_PCR__RGBPOS__POS                     11

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   H3A__H3A_PCR__MED_TH   
 *
 * @BRIEF        Median filter threshold. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define H3A__H3A_PCR__MED_TH                          BITFIELD(10, 3)
#define H3A__H3A_PCR__MED_TH__POS                     3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   H3A__H3A_PCR__AF_MED_EN   
 *
 * @BRIEF        Auto Focus Median filter Enable 
 *               If the median filter is enabled, then the 1st 2 and last 2 
 *               pixels in the frame are not in the valid region. Therefore 
 *               the paxel start/end and IIR filter start positions should 
 *               not be set within the 1st and last 2 pixels. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define H3A__H3A_PCR__AF_MED_EN                       BITFIELD(2, 2)
#define H3A__H3A_PCR__AF_MED_EN__POS                  2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   H3A__H3A_PCR__AF_ALAW_EN   
 *
 * @BRIEF        AF A-law table enable - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define H3A__H3A_PCR__AF_ALAW_EN                      BITFIELD(1, 1)
#define H3A__H3A_PCR__AF_ALAW_EN__POS                 1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   H3A__H3A_PCR__AF_EN   
 *
 * @BRIEF        AF enable - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define H3A__H3A_PCR__AF_EN                           BITFIELD(0, 0)
#define H3A__H3A_PCR__AF_EN__POS                      0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   H3A__H3A_AFPAX1__PAXW   
 *
 * @BRIEF        AF Engine Paxel Width 
 *               The width of the paxel is the value of this register plus 1 
 *               multiplied by 2. The minimum width is expected to be 8 
 *               pixels. 
 *               * This value is shadowed and latched on the rising edge of 
 *               VSYNC. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define H3A__H3A_AFPAX1__PAXW                         BITFIELD(23, 16)
#define H3A__H3A_AFPAX1__PAXW__POS                    16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   H3A__H3A_AFPAX1__PAXH   
 *
 * @BRIEF        AF Engine Paxel Height 
 *               The height of the paxel is the value of this register plus 1 
 *               multiplied by 2 with a final value of 2-256 (even) 
 *               * This value is shadowed and latched on the rising edge of 
 *               VSYNC. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define H3A__H3A_AFPAX1__PAXH                         BITFIELD(7, 0)
#define H3A__H3A_AFPAX1__PAXH__POS                    0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   H3A__H3A_AFPAX2__AFINCH   
 *
 * @BRIEF        AF Engine Column Increments 
 *               Number of columns to increment in a paxel plus 1 multiplied 
 *               by 2. Thus, the number of columns 
 *               that can be skipped between two processed line pairs is 2-32 
 *               (even). The starting two columns 
 *               in a paxel are first processed before this field is applied. 
 *               This must be set so that there are at least 4 samples on a 
 *               line when combined with the number 
 *               of horizontal paxels. 
 *               * This value is shadowed and latched on the rising edge of 
 *               VSYNC. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define H3A__H3A_AFPAX2__AFINCH                       BITFIELD(20, 17)
#define H3A__H3A_AFPAX2__AFINCH__POS                  17

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   H3A__H3A_AFPAX2__AFINCV   
 *
 * @BRIEF        AF Engine Line Increments 
 *               Number of lines to increment in a Paxel plus 1 multiplied by 
 *               2. Incrementing the line in a paxel is always done on a line 
 *               pair due to the fact that the RGB pattern falls in two 
 *               lines. If all the lines are to be processed, this field 
 *               should be set to zero, and thus line count is incremented by 
 *               2 following a line pair. Thus, the number of lines that can 
 *               be skipped between two processed line pairs is 0-30 (even). 
 *               The starting two lines in a paxel are first processed before 
 *               this field is applied. 
 *               * This value is shadowed and latched on the rising edge of 
 *               VSYNC. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define H3A__H3A_AFPAX2__AFINCV                       BITFIELD(16, 13)
#define H3A__H3A_AFPAX2__AFINCV__POS                  13

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   H3A__H3A_AFPAX2__PAXVC   
 *
 * @BRIEF        AF Engine Vertical Paxel Count 
 *               The number of paxels in the vertical direction plus 1. The 
 *               maximum number of vertical paxels in a frame should not 
 *               exceed 128. The value should be set to ensure that the 
 *               bandwidth requirements and buffer size are not exceeded. 
 *               * This value is shadowed and latched on the rising edge of 
 *               VSYNC. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define H3A__H3A_AFPAX2__PAXVC                        BITFIELD(12, 6)
#define H3A__H3A_AFPAX2__PAXVC__POS                   6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   H3A__H3A_AFPAX2__PAXHC   
 *
 * @BRIEF        AF Engine Horizontal Paxel Count 
 *               The number of paxels in the horizontal direction plus 1.  It 
 *               is illegal to set a number that is greater than 35 (total of 
 *               36 paxels in the horizontal direction). The minimum number 
 *               of paxels should be 2 (valid range for the field is 1-35). 
 *               * This value is shadowed and latched on the rising edge of 
 *               VSYNC. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define H3A__H3A_AFPAX2__PAXHC                        BITFIELD(5, 0)
#define H3A__H3A_AFPAX2__PAXHC__POS                   0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   H3A__H3A_AFPAXSTART__PAXSH   
 *
 * @BRIEF        AF Engine Paxel Horizontal start position 
 *               Range: 2-4094 
 *               PAXSH must be equal to or greater than (IIRSH + 2) 
 *               This value must be even if Vertical mode is not enabled. If 
 *               Vertical mode is enabled then the 
 *               lower bit of PAXSH and IIRSH must be equal. 
 *               * This value is shadowed and latched on the rising edge of 
 *               VSYNC. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define H3A__H3A_AFPAXSTART__PAXSH                    BITFIELD(27, 16)
#define H3A__H3A_AFPAXSTART__PAXSH__POS               16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   H3A__H3A_AFPAXSTART__PAXSV   
 *
 * @BRIEF        AF Engine Paxel Vertical start position  
 *               Range: 0-4095 
 *               Sets the vertical line for the first paxel. This value must 
 *               be greater then or equal to 8 if the vertical mode is 
 *               enabled. 
 *               * This value is shadowed and latched on the rising edge of 
 *               VSYNC. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define H3A__H3A_AFPAXSTART__PAXSV                    BITFIELD(11, 0)
#define H3A__H3A_AFPAXSTART__PAXSV__POS               0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   H3A__H3A_AFIIRSH__IIRSH   
 *
 * @BRIEF        AF Engine IIR Horizontal Start Position 
 *               Range from 0-4094. 
 *               When the horizontal position of a line equals this value the 
 *               shift registers are cleared on the next pixel. 
 *               This value must be even if Vertical mode is not enabled. If 
 *               vertical mode is enabled then the lower bit must match the 
 *               paxel horizontal start 
 *               position. 
 *               * This value is shadowed and latched on the rising edge of 
 *               VSYNC. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define H3A__H3A_AFIIRSH__IIRSH                       BITFIELD(11, 0)
#define H3A__H3A_AFIIRSH__IIRSH__POS                  0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   H3A__H3A_AFBUFST__AFBUFST   
 *
 * @BRIEF        SDRAM destination address for AF engine statistics 
 *               The SDRAM destination address for the AF statistics. The 6 
 *               LSBs are ignored, address shall be on a 64-byte boundary. 
 *               This field can be altered even when the AF is busy. Change 
 *               will take place only for the next frame. However, note that 
 *               reading this register will always give the latest value. - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define H3A__H3A_AFBUFST__AFBUFST                     BITFIELD(31, 5)
#define H3A__H3A_AFBUFST__AFBUFST__POS                5

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   H3A__H3A_AFCOEF010__COEFF1   
 *
 * @BRIEF        AF Engine IIR filter Coefficient #1 (Set 0) 
 *               The range is signed -32 <= value <= 31 +63/64 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define H3A__H3A_AFCOEF010__COEFF1                    BITFIELD(27, 16)
#define H3A__H3A_AFCOEF010__COEFF1__POS               16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   H3A__H3A_AFCOEF010__COEFF0   
 *
 * @BRIEF        AF Engine IIR filter Coefficient #0 (Set 0) 
 *               The range is signed -32 <= value <= 31 +63/64 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define H3A__H3A_AFCOEF010__COEFF0                    BITFIELD(11, 0)
#define H3A__H3A_AFCOEF010__COEFF0__POS               0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   H3A__H3A_AFCOEF032__COEFF3   
 *
 * @BRIEF        AF Engine IIR filter Coefficient #3 (Set 0) 
 *               The range is signed -32 <= value <= 31 +63/64 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define H3A__H3A_AFCOEF032__COEFF3                    BITFIELD(27, 16)
#define H3A__H3A_AFCOEF032__COEFF3__POS               16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   H3A__H3A_AFCOEF032__COEFF2   
 *
 * @BRIEF        AF Engine IIR filter Coefficient #2 (Set 0) 
 *               The range is signed -32 <= value <= 31 +63/64 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define H3A__H3A_AFCOEF032__COEFF2                    BITFIELD(11, 0)
#define H3A__H3A_AFCOEF032__COEFF2__POS               0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   H3A__H3A_AFCOEF054__COEFF5   
 *
 * @BRIEF        AF Engine IIR filter Coefficient #5 (Set 0) 
 *               The range is signed -32 <= value <= 31 +63/64 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define H3A__H3A_AFCOEF054__COEFF5                    BITFIELD(27, 16)
#define H3A__H3A_AFCOEF054__COEFF5__POS               16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   H3A__H3A_AFCOEF054__COEFF4   
 *
 * @BRIEF        AF Engine IIR filter Coefficient #4 (Set 0) 
 *               The range is signed -32 <= value <= 31 +63/64 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define H3A__H3A_AFCOEF054__COEFF4                    BITFIELD(11, 0)
#define H3A__H3A_AFCOEF054__COEFF4__POS               0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   H3A__H3A_AFCOEF076__COEFF7   
 *
 * @BRIEF        AF Engine IIR filter Coefficient #7 (Set 0) 
 *               The range is signed -32 <= value <= 31 +63/64 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define H3A__H3A_AFCOEF076__COEFF7                    BITFIELD(27, 16)
#define H3A__H3A_AFCOEF076__COEFF7__POS               16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   H3A__H3A_AFCOEF076__COEFF6   
 *
 * @BRIEF        AF Engine IIR filter Coefficient #6 (Set 0) 
 *               The range is signed -32 <= value <= 31 +63/64 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define H3A__H3A_AFCOEF076__COEFF6                    BITFIELD(11, 0)
#define H3A__H3A_AFCOEF076__COEFF6__POS               0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   H3A__H3A_AFCOEF098__COEFF9   
 *
 * @BRIEF        AF Engine IIR filter Coefficient #9 (Set 0) 
 *               The range is signed -32 <= value <= 31 +63/64 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define H3A__H3A_AFCOEF098__COEFF9                    BITFIELD(27, 16)
#define H3A__H3A_AFCOEF098__COEFF9__POS               16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   H3A__H3A_AFCOEF098__COEFF8   
 *
 * @BRIEF        AF Engine IIR filter Coefficient #8 (Set 0) 
 *               The range is signed -32 <= value <= 31 +63/64 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define H3A__H3A_AFCOEF098__COEFF8                    BITFIELD(11, 0)
#define H3A__H3A_AFCOEF098__COEFF8__POS               0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   H3A__H3A_AFCOEF0010__COEFF10   
 *
 * @BRIEF        AF Engine IIR filter Coefficient #10 (Set 0) 
 *               The range is signed -32 <= value <= 31 +63/64 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define H3A__H3A_AFCOEF0010__COEFF10                  BITFIELD(11, 0)
#define H3A__H3A_AFCOEF0010__COEFF10__POS             0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   H3A__H3A_AFCOEF110__COEFF1   
 *
 * @BRIEF        AF Engine IIR filter Coefficient #1 (Set 1) 
 *               The range is signed -32 <= value <= 31 +63/64 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define H3A__H3A_AFCOEF110__COEFF1                    BITFIELD(27, 16)
#define H3A__H3A_AFCOEF110__COEFF1__POS               16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   H3A__H3A_AFCOEF110__COEFF0   
 *
 * @BRIEF        AF Engine IIR filter Coefficient #0 (Set 1) 
 *               The range is signed -32 <= value <= 31 +63/64 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define H3A__H3A_AFCOEF110__COEFF0                    BITFIELD(11, 0)
#define H3A__H3A_AFCOEF110__COEFF0__POS               0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   H3A__H3A_AFCOEF132__COEFF3   
 *
 * @BRIEF        AF Engine IIR filter Coefficient #3 (Set 1) 
 *               The range is signed -32 <= value <= 31 +63/64 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define H3A__H3A_AFCOEF132__COEFF3                    BITFIELD(27, 16)
#define H3A__H3A_AFCOEF132__COEFF3__POS               16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   H3A__H3A_AFCOEF132__COEFF2   
 *
 * @BRIEF        AF Engine IIR filter Coefficient #2 (Set 1) 
 *               The range is signed -32 <= value <= 31 +63/64 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define H3A__H3A_AFCOEF132__COEFF2                    BITFIELD(11, 0)
#define H3A__H3A_AFCOEF132__COEFF2__POS               0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   H3A__H3A_AFCOEF154__COEFF5   
 *
 * @BRIEF        AF Engine IIR filter Coefficient #5 (Set 1) 
 *               The range is signed -32 <= value <= 31 +63/64 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define H3A__H3A_AFCOEF154__COEFF5                    BITFIELD(27, 16)
#define H3A__H3A_AFCOEF154__COEFF5__POS               16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   H3A__H3A_AFCOEF154__COEFF4   
 *
 * @BRIEF        AF Engine IIR filter Coefficient #4 (Set 1) 
 *               The range is signed -32 <= value <= 31 +63/64 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define H3A__H3A_AFCOEF154__COEFF4                    BITFIELD(11, 0)
#define H3A__H3A_AFCOEF154__COEFF4__POS               0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   H3A__H3A_AFCOEF176__COEFF7   
 *
 * @BRIEF        AF Engine IIR filter Coefficient #7 (Set 1) 
 *               The range is signed -32 <= value <= 31 +63/64 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define H3A__H3A_AFCOEF176__COEFF7                    BITFIELD(27, 16)
#define H3A__H3A_AFCOEF176__COEFF7__POS               16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   H3A__H3A_AFCOEF176__COEFF6   
 *
 * @BRIEF        AF Engine IIR filter Coefficient #6 (Set 1) 
 *               The range is signed -32 <= value <= 31 +63/64 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define H3A__H3A_AFCOEF176__COEFF6                    BITFIELD(11, 0)
#define H3A__H3A_AFCOEF176__COEFF6__POS               0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   H3A__H3A_AFCOEF198__COEFF9   
 *
 * @BRIEF        AF Engine IIR filter Coefficient #9 (Set 1) 
 *               The range is signed -32 <= value <= 31 +63/64 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define H3A__H3A_AFCOEF198__COEFF9                    BITFIELD(27, 16)
#define H3A__H3A_AFCOEF198__COEFF9__POS               16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   H3A__H3A_AFCOEF198__COEFF8   
 *
 * @BRIEF        AF Engine IIR filter Coefficient #8 (Set 1) 
 *               The range is signed -32 <= value <= 31 +63/64 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define H3A__H3A_AFCOEF198__COEFF8                    BITFIELD(11, 0)
#define H3A__H3A_AFCOEF198__COEFF8__POS               0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   H3A__H3A_AFCOEF1010__COEFF10   
 *
 * @BRIEF        AF Engine IIR filter Coefficient #10 (Set 1) 
 *               The range is signed -32 <= value <= 31 +63/64 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define H3A__H3A_AFCOEF1010__COEFF10                  BITFIELD(11, 0)
#define H3A__H3A_AFCOEF1010__COEFF10__POS             0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   H3A__H3A_AEWWIN1__WINH   
 *
 * @BRIEF        AE/AWB Engine Window Height 
 *               This specifies the window height in an even number of 
 *               pixels, the window height is the value plus 1 multiplied by 
 *               2. The final value can be from 2-512 (even) 
 *               * This value is shadowed and latched on the rising edge of 
 *               VSYNC. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define H3A__H3A_AEWWIN1__WINH                        BITFIELD(31, 24)
#define H3A__H3A_AEWWIN1__WINH__POS                   24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   H3A__H3A_AEWWIN1__WINW   
 *
 * @BRIEF        AE/AWB Engine Window Width 
 *               This specifies the window width in an even number of pixels, 
 *               the window width is the value plus 1 multiplied by 2. The 
 *               minimum width is expected to be 8 pixels. 
 *               * This value is shadowed and latched on the rising edge of 
 *               VSYNC. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define H3A__H3A_AEWWIN1__WINW                        BITFIELD(20, 13)
#define H3A__H3A_AEWWIN1__WINW__POS                   13

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   H3A__H3A_AEWWIN1__WINVC   
 *
 * @BRIEF        AE/AWB Engine Vertical Window Count 
 *               The number of windows in the vertical direction plus 1. The 
 *               maximum number of vertical windows in a frame should not 
 *               exceed 128. The value should be set to ensure that the 
 *               bandwidth requirements and buffer size are not exceeded 
 *               * This value is shadowed and latched on the rising edge of 
 *               VSYNC. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define H3A__H3A_AEWWIN1__WINVC                       BITFIELD(12, 6)
#define H3A__H3A_AEWWIN1__WINVC__POS                  6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   H3A__H3A_AEWWIN1__WINHC   
 *
 * @BRIEF        AE/AWB Engine Horizontal Window Count 
 *               The number of horizontal windows plus 1. The maximum number 
 *               of horizontal windows is 35 plus 1 (36). The minimum number 
 *               of windows should be 2 (valid range for the field is 1-35). 
 *               * This value is shadowed and latched on the rising edge of 
 *               VSYNC. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define H3A__H3A_AEWWIN1__WINHC                       BITFIELD(5, 0)
#define H3A__H3A_AEWWIN1__WINHC__POS                  0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   H3A__H3A_AEWINSTART__WINSV   
 *
 * @BRIEF        AE/AWB Engine Vertical Window Start Position 
 *               Sets the first line for the first window.  
 *               Range 0-4095 
 *               * This value is shadowed and latched on the rising edge of 
 *               VSYNC. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define H3A__H3A_AEWINSTART__WINSV                    BITFIELD(27, 16)
#define H3A__H3A_AEWINSTART__WINSV__POS               16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   H3A__H3A_AEWINSTART__WINSH   
 *
 * @BRIEF        AE/AWB Engine Horizontal Window Start Position 
 *               Sets the horizontal position for the first window on each 
 *               line.  
 *               Range 0-4095 
 *               * This value is shadowed and latched on the rising edge of 
 *               VSYNC. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define H3A__H3A_AEWINSTART__WINSH                    BITFIELD(11, 0)
#define H3A__H3A_AEWINSTART__WINSH__POS               0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   H3A__H3A_AEWINBLK__WINSV   
 *
 * @BRIEF        AE/AWB Engine Vertical Window Start Position for single 
 *               black line of windows 
 *               Sets the first line for the single black line of windows. 
 *               * This value is shadowed and latched on the rising edge of 
 *               VSYNC. 
 *               Range 0-4095  
 *               Note that the horizontal start and the horizontal number of 
 *               windows will be similar to the regular windows - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define H3A__H3A_AEWINBLK__WINSV                      BITFIELD(27, 16)
#define H3A__H3A_AEWINBLK__WINSV__POS                 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   H3A__H3A_AEWINBLK__WINH   
 *
 * @BRIEF        AE/AWB Engine Window Height for the single black line of 
 *               windows 
 *               This specifies the window height in an even number of 
 *               pixels, the window height is the value plus 1 multiplied by 
 *               2. The final value can be from 2-256 (even) 
 *               * This value is shadowed and latched on the rising edge of 
 *               VSYNC. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define H3A__H3A_AEWINBLK__WINH                       BITFIELD(6, 0)
#define H3A__H3A_AEWINBLK__WINH__POS                  0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   H3A__H3A_AEWSUBWIN__AEWINCV   
 *
 * @BRIEF        AE/AWB Engine Vertical Sampling Point Increment 
 *               Sets vertical distance between sub-samples within a window 
 *               plus 1 multiplied by 2. The final range is 2-32. 
 *               * This value is shadowed and latched on the rising edge of 
 *               VSYNC. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define H3A__H3A_AEWSUBWIN__AEWINCV                   BITFIELD(11, 8)
#define H3A__H3A_AEWSUBWIN__AEWINCV__POS              8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   H3A__H3A_AEWSUBWIN__AEWINCH   
 *
 * @BRIEF        AE/AWB Engine Horizontal Sampling Point Increment 
 *               Sets horizontal distance between sub-samples within a window 
 *               plus 1 multiplied by 2. The final range is 2-32. 
 *               * This value is shadowed and latched on the rising edge of 
 *               VSYNC. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define H3A__H3A_AEWSUBWIN__AEWINCH                   BITFIELD(3, 0)
#define H3A__H3A_AEWSUBWIN__AEWINCH__POS              0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   H3A__H3A_AEWBUFST__AEWBUFST   
 *
 * @BRIEF        SDRAM destination address for AE/AWB engine statistics 
 *               The start location in SDRAM for the AE/AWB statistics. 
 *               The 6 LSB are ignored, address should be on a 64-byte 
 *               boundary 
 *               This field can be altered even when the AE/AWB is busy. 
 *               Change will take place only for the next frame. However, 
 *               note that reading this register will always give the latest 
 *               value. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define H3A__H3A_AEWBUFST__AEWBUFST                   BITFIELD(31, 5)
#define H3A__H3A_AEWBUFST__AEWBUFST__POS              5

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   H3A__H3A_AEWCFG__AEFMT   
 *
 * @BRIEF        AE/AWB output format 
 *               0 = sum of squares 
 *               1 = min/max 
 *               2 = sum only; no sum of squares or min/max 
 *               * This value is shadowed and latched on the rising edge of 
 *               VSYNC - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define H3A__H3A_AEWCFG__AEFMT                        BITFIELD(9, 8)
#define H3A__H3A_AEWCFG__AEFMT__POS                   8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   H3A__H3A_AEWCFG__SUMSHFT   
 *
 * @BRIEF        AE/AWB engine shift value for the accumulation of pixel 
 *               values 
 *               This bitfield sets the right shift value which is applied on 
 *               the result of the pixel accumulation before it is stored in 
 *               the packet. The accumulation takes place on 26 bits which is 
 *               enough for 10-bit data and a maximum widow size of 512 x 512 
 *               which results into the accumulation of 256 x 256 pixels of 
 *               the same color. The shift value shall be set such that the 
 *               result fits on 16 bits. 
 *               SUMSHFT = right shift value. 
 *               Range: 0 -15 
 *               * This value is shadowed and latched on the rising edge of 
 *               VSYNC - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define H3A__H3A_AEWCFG__SUMSHFT                      BITFIELD(3, 0)
#define H3A__H3A_AEWCFG__SUMSHFT__POS                 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   H3A__H3A_LINE_START__SLV   
 *
 * @BRIEF        Start Line Vertical 
 *               Specifies how many lines after the VD rising edge the real 
 *               frame starts. - (WO) 
 *
    *//*------------------------------------------------------------------------ */
#define H3A__H3A_LINE_START__SLV                      BITFIELD(31, 16)
#define H3A__H3A_LINE_START__SLV__POS                 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   H3A__H3A_LINE_START__LINE_START   
 *
 * @BRIEF        Line Start 
 *               The framing module uses the LINE_START bitfield to find the 
 *               position of the first pixel to place into the line buffer. 
 *               Range: 0-65535 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define H3A__H3A_LINE_START__LINE_START               BITFIELD(15, 0)
#define H3A__H3A_LINE_START__LINE_START__POS          0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   H3A__H3A_VFV_CFG1__VCOEF1_3   
 *
 * @BRIEF        Vertical FV FIR 1 coefficient 3 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define H3A__H3A_VFV_CFG1__VCOEF1_3                   BITFIELD(31, 24)
#define H3A__H3A_VFV_CFG1__VCOEF1_3__POS              24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   H3A__H3A_VFV_CFG1__VCOEF1_2   
 *
 * @BRIEF        Vertical FV FIR 1 coefficient 2 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define H3A__H3A_VFV_CFG1__VCOEF1_2                   BITFIELD(23, 16)
#define H3A__H3A_VFV_CFG1__VCOEF1_2__POS              16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   H3A__H3A_VFV_CFG1__VCOEF1_1   
 *
 * @BRIEF        Vertical FV FIR 1 coefficient 1 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define H3A__H3A_VFV_CFG1__VCOEF1_1                   BITFIELD(15, 8)
#define H3A__H3A_VFV_CFG1__VCOEF1_1__POS              8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   H3A__H3A_VFV_CFG1__VCOEF1_0   
 *
 * @BRIEF        Vertical FV FIR 1 coefficient 0 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define H3A__H3A_VFV_CFG1__VCOEF1_0                   BITFIELD(7, 0)
#define H3A__H3A_VFV_CFG1__VCOEF1_0__POS              0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   H3A__H3A_VFV_CFG2__VTHR1   
 *
 * @BRIEF        Threshold for vertical FV FIR 1 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define H3A__H3A_VFV_CFG2__VTHR1                      BITFIELD(31, 16)
#define H3A__H3A_VFV_CFG2__VTHR1__POS                 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   H3A__H3A_VFV_CFG2__VCOEF1_4   
 *
 * @BRIEF        Vertical FV FIR 1 coefficient 4 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define H3A__H3A_VFV_CFG2__VCOEF1_4                   BITFIELD(7, 0)
#define H3A__H3A_VFV_CFG2__VCOEF1_4__POS              0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   H3A__H3A_VFV_CFG3__VCOEF2_3   
 *
 * @BRIEF        Vertical FV FIR 2 coefficient 3 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define H3A__H3A_VFV_CFG3__VCOEF2_3                   BITFIELD(31, 24)
#define H3A__H3A_VFV_CFG3__VCOEF2_3__POS              24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   H3A__H3A_VFV_CFG3__VCOEF2_2   
 *
 * @BRIEF        Vertical FV FIR 2 coefficient 2 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define H3A__H3A_VFV_CFG3__VCOEF2_2                   BITFIELD(23, 16)
#define H3A__H3A_VFV_CFG3__VCOEF2_2__POS              16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   H3A__H3A_VFV_CFG3__VCOEF2_1   
 *
 * @BRIEF        Vertical FV FIR 2 coefficient 1 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define H3A__H3A_VFV_CFG3__VCOEF2_1                   BITFIELD(15, 8)
#define H3A__H3A_VFV_CFG3__VCOEF2_1__POS              8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   H3A__H3A_VFV_CFG3__VCOEF2_0   
 *
 * @BRIEF        Vertical FV FIR 2 coefficient 0 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define H3A__H3A_VFV_CFG3__VCOEF2_0                   BITFIELD(7, 0)
#define H3A__H3A_VFV_CFG3__VCOEF2_0__POS              0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   H3A__H3A_VFV_CFG4__VTHR2   
 *
 * @BRIEF        Threshold for vertical FV FIR 2 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define H3A__H3A_VFV_CFG4__VTHR2                      BITFIELD(31, 16)
#define H3A__H3A_VFV_CFG4__VTHR2__POS                 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   H3A__H3A_VFV_CFG4__VCOEF2_4   
 *
 * @BRIEF        Vertical FV FIR 2 coefficient 4 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define H3A__H3A_VFV_CFG4__VCOEF2_4                   BITFIELD(7, 0)
#define H3A__H3A_VFV_CFG4__VCOEF2_4__POS              0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   H3A__H3A_HVF_THR__HTHR2   
 *
 * @BRIEF        Threshold for horizontal FV IIR 2 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define H3A__H3A_HVF_THR__HTHR2                       BITFIELD(31, 16)
#define H3A__H3A_HVF_THR__HTHR2__POS                  16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   H3A__H3A_HVF_THR__HTHR1   
 *
 * @BRIEF        Threshold for horizontal FV IIR 1 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define H3A__H3A_HVF_THR__HTHR1                       BITFIELD(15, 0)
#define H3A__H3A_HVF_THR__HTHR1__POS                  0

    /* 
     * List of register bitfields values for component H3A
     *
     */

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   H3A__H3A_PCR__OVF__NEWENUM1
 *
 * @BRIEF        Read 0: No overflow pending 
 *               Write 0: Status bit unchanged - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define H3A__H3A_PCR__OVF__NEWENUM1                   0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   H3A__H3A_PCR__OVF__NEWENUM2
 *
 * @BRIEF        Read 1: Overflow happened while writing out the data. Output 
 *               data likely to be corrupted. 
 *               Write 1: Clear the status bit. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define H3A__H3A_PCR__OVF__NEWENUM2                   0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   H3A__H3A_PCR__AF_VF_EN__NEWENUM1
 *
 * @BRIEF        4 Color Horizontal FV only - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define H3A__H3A_PCR__AF_VF_EN__NEWENUM1              0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   H3A__H3A_PCR__AF_VF_EN__NEWENUM2
 *
 * @BRIEF        1 Color Horizontal FV and 1 Color Veritcal FV - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define H3A__H3A_PCR__AF_VF_EN__NEWENUM2              0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   H3A__H3A_PCR__AEW_MED_EN__NEWENUM1
 *
 * @BRIEF        Disable Auto Focus median filter - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define H3A__H3A_PCR__AEW_MED_EN__NEWENUM1            0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   H3A__H3A_PCR__AEW_MED_EN__NEWENUM2
 *
 * @BRIEF        Enable Auto Focus median filter - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define H3A__H3A_PCR__AEW_MED_EN__NEWENUM2            0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   H3A__H3A_PCR__AEW_ALAW_EN__NEWENUM1
 *
 * @BRIEF        Disable Auto exposure/white balance A-law table - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define H3A__H3A_PCR__AEW_ALAW_EN__NEWENUM1           0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   H3A__H3A_PCR__AEW_ALAW_EN__NEWENUM2
 *
 * @BRIEF        Enable Auto exposure/white balance A-law table. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define H3A__H3A_PCR__AEW_ALAW_EN__NEWENUM2           0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   H3A__H3A_PCR__AEW_EN__NEWENUM1
 *
 * @BRIEF        Disable Auto exposure/white balance - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define H3A__H3A_PCR__AEW_EN__NEWENUM1                0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   H3A__H3A_PCR__AEW_EN__NEWENUM2
 *
 * @BRIEF        Enable Auto exposure/white balance - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define H3A__H3A_PCR__AEW_EN__NEWENUM2                0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   H3A__H3A_PCR__FVMODE__NEWENUM1
 *
 * @BRIEF        Sum mode. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define H3A__H3A_PCR__FVMODE__NEWENUM1                0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   H3A__H3A_PCR__FVMODE__NEWENUM2
 *
 * @BRIEF        Peak mode. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define H3A__H3A_PCR__FVMODE__NEWENUM2                0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   H3A__H3A_PCR__AF_MED_EN__NEWENUM1
 *
 * @BRIEF        Disable AF median filter. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define H3A__H3A_PCR__AF_MED_EN__NEWENUM1             0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   H3A__H3A_PCR__AF_MED_EN__NEWENUM2
 *
 * @BRIEF        Enable AF median filter. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define H3A__H3A_PCR__AF_MED_EN__NEWENUM2             0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   H3A__H3A_PCR__AF_ALAW_EN__NEWENUM1
 *
 * @BRIEF        Disable Auto Focus A-law table - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define H3A__H3A_PCR__AF_ALAW_EN__NEWENUM1            0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   H3A__H3A_PCR__AF_ALAW_EN__NEWENUM2
 *
 * @BRIEF        Enable Auto Focus A-law table - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define H3A__H3A_PCR__AF_ALAW_EN__NEWENUM2            0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   H3A__H3A_PCR__AF_EN__NEWENUM1
 *
 * @BRIEF        Disable Auto Focus Engine - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define H3A__H3A_PCR__AF_EN__NEWENUM1                 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   H3A__H3A_PCR__AF_EN__NEWENUM2
 *
 * @BRIEF        Enable Auto Focus Engine - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define H3A__H3A_PCR__AF_EN__NEWENUM2                 0x1ul

#ifdef __cplusplus
}
#endif
#endif                                                     /* __H3A_CRED_H */
