##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock_IMO
		4.2::Critical Path Report for CyBUS_CLK
		4.3::Critical Path Report for Debug_UART_IntClock
		4.4::Critical Path Report for UART_Telit_IntClock
		4.5::Critical Path Report for WQ_UART_IntClock
		4.6::Critical Path Report for emFile_Clock_1
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. Clock_IMO:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. UART_Telit_IntClock:R)
		5.3::Critical Path Report for (CyBUS_CLK:R vs. WQ_UART_IntClock:R)
		5.4::Critical Path Report for (emFile_Clock_1:R vs. emFile_Clock_1:R)
		5.5::Critical Path Report for (Clock_IMO:R vs. Clock_IMO:R)
		5.6::Critical Path Report for (Debug_UART_IntClock:R vs. Debug_UART_IntClock:R)
		5.7::Critical Path Report for (UART_Telit_IntClock:R vs. UART_Telit_IntClock:R)
		5.8::Critical Path Report for (WQ_UART_IntClock:R vs. WQ_UART_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 16
Clock: ADC_Ext_CP_Clk               | N/A                   | Target: 24.00 MHz   | 
Clock: ADC_Ext_CP_Clk(routed)       | N/A                   | Target: 24.00 MHz   | 
Clock: ADC_theACLK                  | N/A                   | Target: 0.17 MHz    | 
Clock: ADC_theACLK(fixed-function)  | N/A                   | Target: 0.17 MHz    | 
Clock: Clock_IMO                    | Frequency: 56.03 MHz  | Target: 0.08 MHz    | 
Clock: CyBUS_CLK                    | Frequency: 50.18 MHz  | Target: 24.00 MHz   | 
Clock: CyILO                        | N/A                   | Target: 0.00 MHz    | 
Clock: CyIMO                        | N/A                   | Target: 24.00 MHz   | 
Clock: CyMASTER_CLK                 | N/A                   | Target: 24.00 MHz   | 
Clock: CyPLL_OUT                    | N/A                   | Target: 24.00 MHz   | 
Clock: CyXTAL_32kHz                 | N/A                   | Target: 0.03 MHz    | 
Clock: Debug_UART_IntClock          | Frequency: 45.92 MHz  | Target: 0.92 MHz    | 
Clock: UART_Telit_IntClock          | Frequency: 52.88 MHz  | Target: 0.92 MHz    | 
Clock: WQ_UART_IntClock             | Frequency: 49.53 MHz  | Target: 0.08 MHz    | 
Clock: \ADC:DSM\/dec_clock          | N/A                   | Target: 100.00 MHz  | 
Clock: emFile_Clock_1               | Frequency: 52.99 MHz  | Target: 24.00 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock         Capture Clock        Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
-------------------  -------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock_IMO            Clock_IMO            1.30417e+007     13023820    N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK            Clock_IMO            41666.7          26040       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK            UART_Telit_IntClock  41666.7          25906       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK            WQ_UART_IntClock     41666.7          21740       N/A              N/A         N/A              N/A         N/A              N/A         
Debug_UART_IntClock  Debug_UART_IntClock  1.08333e+006     1061554     N/A              N/A         N/A              N/A         N/A              N/A         
UART_Telit_IntClock  UART_Telit_IntClock  1.08333e+006     1064423     N/A              N/A         N/A              N/A         N/A              N/A         
WQ_UART_IntClock     WQ_UART_IntClock     1.30417e+007     13021477    N/A              N/A         N/A              N/A         N/A              N/A         
emFile_Clock_1       emFile_Clock_1       41666.7          22796       N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name              Setup to Clk  Clock Name:Phase    
---------------------  ------------  ------------------  
DO_RX(0)_PAD           28866         WQ_UART_IntClock:R  
TEMP_RX(0)_PAD         29877         WQ_UART_IntClock:R  
\emFile:miso0(0)_PAD\  17375         emFile_Clock_1:R    


                       3.2::Clock to Out
                       -----------------

Port Name              Clock to Out  Clock Name:Phase       
---------------------  ------------  ---------------------  
DO_TX(0)_PAD           30386         CyBUS_CLK:R            
DO_TX(0)_PAD           29837         WQ_UART_IntClock:R     
Debug_TX(0)_PAD        30073         Debug_UART_IntClock:R  
TEMP_TX(0)_PAD         30413         CyBUS_CLK:R            
TEMP_TX(0)_PAD         29863         WQ_UART_IntClock:R     
Tx_Telit(0)_PAD        29793         CyBUS_CLK:R            
Tx_Telit(0)_PAD        29464         UART_Telit_IntClock:R  
\emFile:mosi0(0)_PAD\  34076         emFile_Clock_1:R       
\emFile:sclk0(0)_PAD\  24258         emFile_Clock_1:R       


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clock_IMO
***************************************
Clock: Clock_IMO
Frequency: 56.03 MHz | Target: 0.08 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Level_Sensor_UART:BUART:rx_state_1\/q
Path End       : \Level_Sensor_UART:BUART:sRX:RxBitCounter\/load
Capture Clock  : \Level_Sensor_UART:BUART:sRX:RxBitCounter\/clock
Path slack     : 13023820p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                          -5360
------------------------------------------------   -------- 
End-of-path required time (ps)                     13036307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12486
-------------------------------------   ----- 
End-of-path arrival time (ps)           12486
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_state_1\/clock_0               macrocell34         0      0  RISE       1

Data path
pin name                                          model name   delay     AT     slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  --------  ----  ------
\Level_Sensor_UART:BUART:rx_state_1\/q            macrocell34   1250   1250  13023820  RISE       1
\Level_Sensor_UART:BUART:rx_counter_load\/main_0  macrocell2    4960   6210  13023820  RISE       1
\Level_Sensor_UART:BUART:rx_counter_load\/q       macrocell2    3350   9560  13023820  RISE       1
\Level_Sensor_UART:BUART:sRX:RxBitCounter\/load   count7cell    2927  12486  13023820  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:sRX:RxBitCounter\/clock           count7cell          0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 50.18 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \rx_mux_controller:Sync:ctrl_reg\/control_0
Path End       : \WQ_UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \WQ_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 21740p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#313 vs. WQ_UART_IntClock:R#2)   41667
- Setup time                                                -3470
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16457
-------------------------------------   ----- 
End-of-path arrival time (ps)           16457
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\rx_mux_controller:Sync:ctrl_reg\/busclk                    controlcell3        0      0  RISE       1

Data path
pin name                                     model name      delay     AT  slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  -----  ----  ------
\rx_mux_controller:Sync:ctrl_reg\/control_0  controlcell3     2050   2050  21740  RISE       1
Net_618/main_3                               macrocell30      2326   4376  21740  RISE       1
Net_618/q                                    macrocell30      3350   7726  21740  RISE       1
\WQ_UART:BUART:rx_postpoll\/main_1           macrocell27      3072  10798  21740  RISE       1
\WQ_UART:BUART:rx_postpoll\/q                macrocell27      3350  14148  21740  RISE       1
\WQ_UART:BUART:sRX:RxShifter:u0\/route_si    datapathcell10   2309  16457  21740  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WQ_UART:BUART:sRX:RxShifter:u0\/clock                     datapathcell10      0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for Debug_UART_IntClock
*************************************************
Clock: Debug_UART_IntClock
Frequency: 45.92 MHz | Target: 0.92 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug_UART:BUART:tx_state_0\/q
Path End       : \Debug_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \Debug_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1061554p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Debug_UART_IntClock:R#1 vs. Debug_UART_IntClock:R#2)   1083333
- Setup time                                                             -6190
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15589
-------------------------------------   ----- 
End-of-path arrival time (ps)           15589
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:tx_state_0\/clock_0                      macrocell58         0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\Debug_UART:BUART:tx_state_0\/q                      macrocell58     1250   1250  1061554  RISE       1
\Debug_UART:BUART:counter_load_not\/main_1           macrocell12     7318   8568  1061554  RISE       1
\Debug_UART:BUART:counter_load_not\/q                macrocell12     3350  11918  1061554  RISE       1
\Debug_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell4   3672  15589  1061554  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell4       0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for UART_Telit_IntClock
*************************************************
Clock: UART_Telit_IntClock
Frequency: 52.88 MHz | Target: 0.92 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_Telit:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_Telit:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1064423p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -6190
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12720
-------------------------------------   ----- 
End-of-path arrival time (ps)           12720
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell6       0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Telit:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg    datapathcell6    190    190  1064423  RISE       1
\UART_Telit:BUART:counter_load_not\/main_2           macrocell15     5514   5704  1064423  RISE       1
\UART_Telit:BUART:counter_load_not\/q                macrocell15     3350   9054  1064423  RISE       1
\UART_Telit:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell6   3666  12720  1064423  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell6       0      0  RISE       1


===================================================================== 
4.5::Critical Path Report for WQ_UART_IntClock
**********************************************
Clock: WQ_UART_IntClock
Frequency: 49.53 MHz | Target: 0.08 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WQ_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \WQ_UART:BUART:sRX:RxBitCounter\/load
Capture Clock  : \WQ_UART:BUART:sRX:RxBitCounter\/clock
Path slack     : 13021477p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (WQ_UART_IntClock:R#1 vs. WQ_UART_IntClock:R#2)   13041667
- Setup time                                                        -5360
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13036307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14829
-------------------------------------   ----- 
End-of-path arrival time (ps)           14829
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WQ_UART:BUART:tx_ctrl_mark_last\/clock_0                  macrocell82         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\WQ_UART:BUART:tx_ctrl_mark_last\/q     macrocell82   1250   1250  13021477  RISE       1
\WQ_UART:BUART:rx_counter_load\/main_0  macrocell26   7927   9177  13021477  RISE       1
\WQ_UART:BUART:rx_counter_load\/q       macrocell26   3350  12527  13021477  RISE       1
\WQ_UART:BUART:sRX:RxBitCounter\/load   count7cell    2303  14829  13021477  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WQ_UART:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1


===================================================================== 
4.6::Critical Path Report for emFile_Clock_1
********************************************
Clock: emFile_Clock_1
Frequency: 52.99 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:sR8:Dp:u0\/so_comb
Path End       : \emFile:SPI0:BSPIM:mosi_pre_reg\/main_0
Capture Clock  : \emFile:SPI0:BSPIM:mosi_pre_reg\/clock_0
Path slack     : 22796p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15361
-------------------------------------   ----- 
End-of-path arrival time (ps)           15361
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:sR8:Dp:u0\/clock                        datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:sR8:Dp:u0\/so_comb          datapathcell2   5360   5360  22796  RISE       1
\emFile:SPI0:BSPIM:mosi_pre_reg_split\/main_3  macrocell1      3740   9100  22796  RISE       1
\emFile:SPI0:BSPIM:mosi_pre_reg_split\/q       macrocell1      3350  12450  22796  RISE       1
\emFile:SPI0:BSPIM:mosi_pre_reg\/main_0        macrocell50     2911  15361  22796  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:mosi_pre_reg\/clock_0                   macrocell50         0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. Clock_IMO:R)
***********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Level_Sensor_RX(0)/fb
Path End       : \Level_Sensor_UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \Level_Sensor_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 26040p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#313 vs. Clock_IMO:R#2)   41667
- Setup time                                         -3470
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12157
-------------------------------------   ----- 
End-of-path arrival time (ps)           12157
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Level_Sensor_RX(0)/in_clock                                 iocell7             0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
Level_Sensor_RX(0)/fb                                iocell7         1816   1816  26040  RISE       1
\Level_Sensor_UART:BUART:rx_postpoll\/main_0         macrocell3      4671   6487  26040  RISE       1
\Level_Sensor_UART:BUART:rx_postpoll\/q              macrocell3      3350   9837  26040  RISE       1
\Level_Sensor_UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell1   2320  12157  26040  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:sRX:RxShifter:u0\/clock           datapathcell1       0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. UART_Telit_IntClock:R)
*********************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Telit(0)/fb
Path End       : \UART_Telit:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_Telit:BUART:sRX:RxShifter:u0\/clock
Path slack     : 25906p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_Telit_IntClock:R#2)   41667
- Setup time                                                  -3470
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12291
-------------------------------------   ----- 
End-of-path arrival time (ps)           12291
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Telit(0)/in_clock                                        iocell21            0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_Telit(0)/fb                                iocell21        1599   1599  25906  RISE       1
\UART_Telit:BUART:rx_postpoll\/main_0         macrocell19     5112   6711  25906  RISE       1
\UART_Telit:BUART:rx_postpoll\/q              macrocell19     3350  10061  25906  RISE       1
\UART_Telit:BUART:sRX:RxShifter:u0\/route_si  datapathcell7   2230  12291  25906  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:sRX:RxShifter:u0\/clock                  datapathcell7       0      0  RISE       1


5.3::Critical Path Report for (CyBUS_CLK:R vs. WQ_UART_IntClock:R)
******************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \rx_mux_controller:Sync:ctrl_reg\/control_0
Path End       : \WQ_UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \WQ_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 21740p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#313 vs. WQ_UART_IntClock:R#2)   41667
- Setup time                                                -3470
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16457
-------------------------------------   ----- 
End-of-path arrival time (ps)           16457
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\rx_mux_controller:Sync:ctrl_reg\/busclk                    controlcell3        0      0  RISE       1

Data path
pin name                                     model name      delay     AT  slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  -----  ----  ------
\rx_mux_controller:Sync:ctrl_reg\/control_0  controlcell3     2050   2050  21740  RISE       1
Net_618/main_3                               macrocell30      2326   4376  21740  RISE       1
Net_618/q                                    macrocell30      3350   7726  21740  RISE       1
\WQ_UART:BUART:rx_postpoll\/main_1           macrocell27      3072  10798  21740  RISE       1
\WQ_UART:BUART:rx_postpoll\/q                macrocell27      3350  14148  21740  RISE       1
\WQ_UART:BUART:sRX:RxShifter:u0\/route_si    datapathcell10   2309  16457  21740  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WQ_UART:BUART:sRX:RxShifter:u0\/clock                     datapathcell10      0      0  RISE       1


5.4::Critical Path Report for (emFile_Clock_1:R vs. emFile_Clock_1:R)
*********************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:sR8:Dp:u0\/so_comb
Path End       : \emFile:SPI0:BSPIM:mosi_pre_reg\/main_0
Capture Clock  : \emFile:SPI0:BSPIM:mosi_pre_reg\/clock_0
Path slack     : 22796p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15361
-------------------------------------   ----- 
End-of-path arrival time (ps)           15361
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:sR8:Dp:u0\/clock                        datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:sR8:Dp:u0\/so_comb          datapathcell2   5360   5360  22796  RISE       1
\emFile:SPI0:BSPIM:mosi_pre_reg_split\/main_3  macrocell1      3740   9100  22796  RISE       1
\emFile:SPI0:BSPIM:mosi_pre_reg_split\/q       macrocell1      3350  12450  22796  RISE       1
\emFile:SPI0:BSPIM:mosi_pre_reg\/main_0        macrocell50     2911  15361  22796  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:mosi_pre_reg\/clock_0                   macrocell50         0      0  RISE       1


5.5::Critical Path Report for (Clock_IMO:R vs. Clock_IMO:R)
***********************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Level_Sensor_UART:BUART:rx_state_1\/q
Path End       : \Level_Sensor_UART:BUART:sRX:RxBitCounter\/load
Capture Clock  : \Level_Sensor_UART:BUART:sRX:RxBitCounter\/clock
Path slack     : 13023820p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                          -5360
------------------------------------------------   -------- 
End-of-path required time (ps)                     13036307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12486
-------------------------------------   ----- 
End-of-path arrival time (ps)           12486
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_state_1\/clock_0               macrocell34         0      0  RISE       1

Data path
pin name                                          model name   delay     AT     slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  --------  ----  ------
\Level_Sensor_UART:BUART:rx_state_1\/q            macrocell34   1250   1250  13023820  RISE       1
\Level_Sensor_UART:BUART:rx_counter_load\/main_0  macrocell2    4960   6210  13023820  RISE       1
\Level_Sensor_UART:BUART:rx_counter_load\/q       macrocell2    3350   9560  13023820  RISE       1
\Level_Sensor_UART:BUART:sRX:RxBitCounter\/load   count7cell    2927  12486  13023820  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:sRX:RxBitCounter\/clock           count7cell          0      0  RISE       1


5.6::Critical Path Report for (Debug_UART_IntClock:R vs. Debug_UART_IntClock:R)
*******************************************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug_UART:BUART:tx_state_0\/q
Path End       : \Debug_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \Debug_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1061554p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Debug_UART_IntClock:R#1 vs. Debug_UART_IntClock:R#2)   1083333
- Setup time                                                             -6190
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15589
-------------------------------------   ----- 
End-of-path arrival time (ps)           15589
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:tx_state_0\/clock_0                      macrocell58         0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\Debug_UART:BUART:tx_state_0\/q                      macrocell58     1250   1250  1061554  RISE       1
\Debug_UART:BUART:counter_load_not\/main_1           macrocell12     7318   8568  1061554  RISE       1
\Debug_UART:BUART:counter_load_not\/q                macrocell12     3350  11918  1061554  RISE       1
\Debug_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell4   3672  15589  1061554  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell4       0      0  RISE       1


5.7::Critical Path Report for (UART_Telit_IntClock:R vs. UART_Telit_IntClock:R)
*******************************************************************************

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_Telit:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_Telit:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1064423p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -6190
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12720
-------------------------------------   ----- 
End-of-path arrival time (ps)           12720
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell6       0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Telit:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg    datapathcell6    190    190  1064423  RISE       1
\UART_Telit:BUART:counter_load_not\/main_2           macrocell15     5514   5704  1064423  RISE       1
\UART_Telit:BUART:counter_load_not\/q                macrocell15     3350   9054  1064423  RISE       1
\UART_Telit:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell6   3666  12720  1064423  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell6       0      0  RISE       1


5.8::Critical Path Report for (WQ_UART_IntClock:R vs. WQ_UART_IntClock:R)
*************************************************************************

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WQ_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \WQ_UART:BUART:sRX:RxBitCounter\/load
Capture Clock  : \WQ_UART:BUART:sRX:RxBitCounter\/clock
Path slack     : 13021477p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (WQ_UART_IntClock:R#1 vs. WQ_UART_IntClock:R#2)   13041667
- Setup time                                                        -5360
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13036307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14829
-------------------------------------   ----- 
End-of-path arrival time (ps)           14829
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WQ_UART:BUART:tx_ctrl_mark_last\/clock_0                  macrocell82         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\WQ_UART:BUART:tx_ctrl_mark_last\/q     macrocell82   1250   1250  13021477  RISE       1
\WQ_UART:BUART:rx_counter_load\/main_0  macrocell26   7927   9177  13021477  RISE       1
\WQ_UART:BUART:rx_counter_load\/q       macrocell26   3350  12527  13021477  RISE       1
\WQ_UART:BUART:sRX:RxBitCounter\/load   count7cell    2303  14829  13021477  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WQ_UART:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \rx_mux_controller:Sync:ctrl_reg\/control_0
Path End       : \WQ_UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \WQ_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 21740p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#313 vs. WQ_UART_IntClock:R#2)   41667
- Setup time                                                -3470
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16457
-------------------------------------   ----- 
End-of-path arrival time (ps)           16457
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\rx_mux_controller:Sync:ctrl_reg\/busclk                    controlcell3        0      0  RISE       1

Data path
pin name                                     model name      delay     AT  slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  -----  ----  ------
\rx_mux_controller:Sync:ctrl_reg\/control_0  controlcell3     2050   2050  21740  RISE       1
Net_618/main_3                               macrocell30      2326   4376  21740  RISE       1
Net_618/q                                    macrocell30      3350   7726  21740  RISE       1
\WQ_UART:BUART:rx_postpoll\/main_1           macrocell27      3072  10798  21740  RISE       1
\WQ_UART:BUART:rx_postpoll\/q                macrocell27      3350  14148  21740  RISE       1
\WQ_UART:BUART:sRX:RxShifter:u0\/route_si    datapathcell10   2309  16457  21740  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WQ_UART:BUART:sRX:RxShifter:u0\/clock                     datapathcell10      0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:sR8:Dp:u0\/so_comb
Path End       : \emFile:SPI0:BSPIM:mosi_pre_reg\/main_0
Capture Clock  : \emFile:SPI0:BSPIM:mosi_pre_reg\/clock_0
Path slack     : 22796p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15361
-------------------------------------   ----- 
End-of-path arrival time (ps)           15361
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:sR8:Dp:u0\/clock                        datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:sR8:Dp:u0\/so_comb          datapathcell2   5360   5360  22796  RISE       1
\emFile:SPI0:BSPIM:mosi_pre_reg_split\/main_3  macrocell1      3740   9100  22796  RISE       1
\emFile:SPI0:BSPIM:mosi_pre_reg_split\/q       macrocell1      3350  12450  22796  RISE       1
\emFile:SPI0:BSPIM:mosi_pre_reg\/main_0        macrocell50     2911  15361  22796  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:mosi_pre_reg\/clock_0                   macrocell50         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:sR8:Dp:u0\/so_comb
Path End       : \emFile:SPI0:BSPIM:mosi_pre_reg\/main_1
Capture Clock  : \emFile:SPI0:BSPIM:mosi_pre_reg\/clock_0
Path slack     : 22816p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15341
-------------------------------------   ----- 
End-of-path arrival time (ps)           15341
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:sR8:Dp:u0\/clock                        datapathcell2       0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:sR8:Dp:u0\/so_comb            datapathcell2   5360   5360  22796  RISE       1
\emFile:SPI0:BSPIM:mosi_pre_reg_split_1\/main_3  macrocell91     2969   8329  22816  RISE       1
\emFile:SPI0:BSPIM:mosi_pre_reg_split_1\/q       macrocell91     3350  11679  22816  RISE       1
\emFile:SPI0:BSPIM:mosi_pre_reg\/main_1          macrocell50     3662  15341  22816  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:mosi_pre_reg\/clock_0                   macrocell50         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Telit(0)/fb
Path End       : \UART_Telit:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_Telit:BUART:sRX:RxShifter:u0\/clock
Path slack     : 25906p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_Telit_IntClock:R#2)   41667
- Setup time                                                  -3470
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12291
-------------------------------------   ----- 
End-of-path arrival time (ps)           12291
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Telit(0)/in_clock                                        iocell21            0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_Telit(0)/fb                                iocell21        1599   1599  25906  RISE       1
\UART_Telit:BUART:rx_postpoll\/main_0         macrocell19     5112   6711  25906  RISE       1
\UART_Telit:BUART:rx_postpoll\/q              macrocell19     3350  10061  25906  RISE       1
\UART_Telit:BUART:sRX:RxShifter:u0\/route_si  datapathcell7   2230  12291  25906  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:sRX:RxShifter:u0\/clock                  datapathcell7       0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Level_Sensor_RX(0)/fb
Path End       : \Level_Sensor_UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \Level_Sensor_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 26040p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#313 vs. Clock_IMO:R#2)   41667
- Setup time                                         -3470
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12157
-------------------------------------   ----- 
End-of-path arrival time (ps)           12157
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Level_Sensor_RX(0)/in_clock                                 iocell7             0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
Level_Sensor_RX(0)/fb                                iocell7         1816   1816  26040  RISE       1
\Level_Sensor_UART:BUART:rx_postpoll\/main_0         macrocell3      4671   6487  26040  RISE       1
\Level_Sensor_UART:BUART:rx_postpoll\/q              macrocell3      3350   9837  26040  RISE       1
\Level_Sensor_UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell1   2320  12157  26040  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:sRX:RxShifter:u0\/clock           datapathcell1       0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:BitCounter\/count_0
Path End       : \emFile:SPI0:BSPIM:sR8:Dp:u0\/f1_load
Capture Clock  : \emFile:SPI0:BSPIM:sR8:Dp:u0\/clock
Path slack     : 26226p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -2850
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38817

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12590
-------------------------------------   ----- 
End-of-path arrival time (ps)           12590
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:BitCounter\/count_0   count7cell      1940   1940  24055  RISE       1
\emFile:SPI0:BSPIM:load_rx_data\/main_4  macrocell6      4984   6924  26226  RISE       1
\emFile:SPI0:BSPIM:load_rx_data\/q       macrocell6      3350  10274  26226  RISE       1
\emFile:SPI0:BSPIM:sR8:Dp:u0\/f1_load    datapathcell2   2316  12590  26226  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:sR8:Dp:u0\/clock                        datapathcell2       0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \rx_mux_controller:Sync:ctrl_reg\/control_0
Path End       : \WQ_UART:BUART:rx_state_0\/main_9
Capture Clock  : \WQ_UART:BUART:rx_state_0\/clock_0
Path slack     : 27353p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#313 vs. WQ_UART_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10804
-------------------------------------   ----- 
End-of-path arrival time (ps)           10804
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\rx_mux_controller:Sync:ctrl_reg\/busclk                    controlcell3        0      0  RISE       1

Data path
pin name                                     model name    delay     AT  slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  -----  ----  ------
\rx_mux_controller:Sync:ctrl_reg\/control_0  controlcell3   2050   2050  21740  RISE       1
Net_618/main_3                               macrocell30    2326   4376  21740  RISE       1
Net_618/q                                    macrocell30    3350   7726  21740  RISE       1
\WQ_UART:BUART:rx_state_0\/main_9            macrocell83    3078  10804  27353  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WQ_UART:BUART:rx_state_0\/clock_0                         macrocell83         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \rx_mux_controller:Sync:ctrl_reg\/control_0
Path End       : \WQ_UART:BUART:rx_state_2\/main_8
Capture Clock  : \WQ_UART:BUART:rx_state_2\/clock_0
Path slack     : 27353p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#313 vs. WQ_UART_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10804
-------------------------------------   ----- 
End-of-path arrival time (ps)           10804
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\rx_mux_controller:Sync:ctrl_reg\/busclk                    controlcell3        0      0  RISE       1

Data path
pin name                                     model name    delay     AT  slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  -----  ----  ------
\rx_mux_controller:Sync:ctrl_reg\/control_0  controlcell3   2050   2050  21740  RISE       1
Net_618/main_3                               macrocell30    2326   4376  21740  RISE       1
Net_618/q                                    macrocell30    3350   7726  21740  RISE       1
\WQ_UART:BUART:rx_state_2\/main_8            macrocell86    3078  10804  27353  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WQ_UART:BUART:rx_state_2\/clock_0                         macrocell86         0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \rx_mux_controller:Sync:ctrl_reg\/control_0
Path End       : \WQ_UART:BUART:rx_status_3\/main_6
Capture Clock  : \WQ_UART:BUART:rx_status_3\/clock_0
Path slack     : 27359p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#313 vs. WQ_UART_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10798
-------------------------------------   ----- 
End-of-path arrival time (ps)           10798
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\rx_mux_controller:Sync:ctrl_reg\/busclk                    controlcell3        0      0  RISE       1

Data path
pin name                                     model name    delay     AT  slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  -----  ----  ------
\rx_mux_controller:Sync:ctrl_reg\/control_0  controlcell3   2050   2050  21740  RISE       1
Net_618/main_3                               macrocell30    2326   4376  21740  RISE       1
Net_618/q                                    macrocell30    3350   7726  21740  RISE       1
\WQ_UART:BUART:rx_status_3\/main_6           macrocell92    3072  10798  27359  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WQ_UART:BUART:rx_status_3\/clock_0                        macrocell92         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \rx_mux_controller:Sync:ctrl_reg\/control_0
Path End       : \WQ_UART:BUART:pollcount_1\/main_3
Capture Clock  : \WQ_UART:BUART:pollcount_1\/clock_0
Path slack     : 27475p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#313 vs. WQ_UART_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10682
-------------------------------------   ----- 
End-of-path arrival time (ps)           10682
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\rx_mux_controller:Sync:ctrl_reg\/busclk                    controlcell3        0      0  RISE       1

Data path
pin name                                     model name    delay     AT  slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  -----  ----  ------
\rx_mux_controller:Sync:ctrl_reg\/control_0  controlcell3   2050   2050  21740  RISE       1
Net_618/main_3                               macrocell30    2326   4376  21740  RISE       1
Net_618/q                                    macrocell30    3350   7726  21740  RISE       1
\WQ_UART:BUART:pollcount_1\/main_3           macrocell89    2956  10682  27475  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WQ_UART:BUART:pollcount_1\/clock_0                        macrocell89         0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \rx_mux_controller:Sync:ctrl_reg\/control_0
Path End       : \WQ_UART:BUART:pollcount_0\/main_2
Capture Clock  : \WQ_UART:BUART:pollcount_0\/clock_0
Path slack     : 27475p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#313 vs. WQ_UART_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10682
-------------------------------------   ----- 
End-of-path arrival time (ps)           10682
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\rx_mux_controller:Sync:ctrl_reg\/busclk                    controlcell3        0      0  RISE       1

Data path
pin name                                     model name    delay     AT  slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  -----  ----  ------
\rx_mux_controller:Sync:ctrl_reg\/control_0  controlcell3   2050   2050  21740  RISE       1
Net_618/main_3                               macrocell30    2326   4376  21740  RISE       1
Net_618/q                                    macrocell30    3350   7726  21740  RISE       1
\WQ_UART:BUART:pollcount_0\/main_2           macrocell90    2956  10682  27475  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WQ_UART:BUART:pollcount_0\/clock_0                        macrocell90         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:BitCounter\/count_0
Path End       : \emFile:SPI0:BSPIM:TxStsReg\/status_3
Capture Clock  : \emFile:SPI0:BSPIM:TxStsReg\/clock
Path slack     : 27991p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                  -500
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13176
-------------------------------------   ----- 
End-of-path arrival time (ps)           13176
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:BitCounter\/count_0   count7cell     1940   1940  24055  RISE       1
\emFile:SPI0:BSPIM:load_rx_data\/main_4  macrocell6     4984   6924  26226  RISE       1
\emFile:SPI0:BSPIM:load_rx_data\/q       macrocell6     3350  10274  26226  RISE       1
\emFile:SPI0:BSPIM:TxStsReg\/status_3    statusicell2   2902  13176  27991  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:TxStsReg\/clock                         statusicell2        0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:BitCounter\/count_0
Path End       : \emFile:SPI0:BSPIM:RxStsReg\/status_6
Capture Clock  : \emFile:SPI0:BSPIM:RxStsReg\/clock
Path slack     : 28407p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                  -500
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12759
-------------------------------------   ----- 
End-of-path arrival time (ps)           12759
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name    delay     AT  slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:BitCounter\/count_0  count7cell     1940   1940  24055  RISE       1
\emFile:SPI0:BSPIM:rx_status_6\/main_4  macrocell10    5157   7097  28407  RISE       1
\emFile:SPI0:BSPIM:rx_status_6\/q       macrocell10    3350  10447  28407  RISE       1
\emFile:SPI0:BSPIM:RxStsReg\/status_6   statusicell3   2312  12759  28407  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:RxStsReg\/clock                         statusicell3        0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:state_1\/q
Path End       : \emFile:SPI0:BSPIM:TxStsReg\/status_0
Capture Clock  : \emFile:SPI0:BSPIM:TxStsReg\/clock
Path slack     : 28429p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                  -500
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12738
-------------------------------------   ----- 
End-of-path arrival time (ps)           12738
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_1\/clock_0                        macrocell46         0      0  RISE       1

Data path
pin name                                model name    delay     AT  slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:state_1\/q           macrocell46    1250   1250  24407  RISE       1
\emFile:SPI0:BSPIM:tx_status_0\/main_1  macrocell8     5808   7058  28429  RISE       1
\emFile:SPI0:BSPIM:tx_status_0\/q       macrocell8     3350  10408  28429  RISE       1
\emFile:SPI0:BSPIM:TxStsReg\/status_0   statusicell2   2330  12738  28429  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:TxStsReg\/clock                         statusicell2        0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:sR8:Dp:u0\/so_comb
Path End       : \emFile:SPI0:BSPIM:mosi_hs_reg\/main_3
Capture Clock  : \emFile:SPI0:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 29036p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9121
-------------------------------------   ---- 
End-of-path arrival time (ps)           9121
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:sR8:Dp:u0\/clock                        datapathcell2       0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:sR8:Dp:u0\/so_comb   datapathcell2   5360   5360  22796  RISE       1
\emFile:SPI0:BSPIM:mosi_hs_reg\/main_3  macrocell49     3761   9121  29036  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:mosi_hs_reg\/clock_0                    macrocell49         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:sR8:Dp:u0\/so_comb
Path End       : \emFile:SPI0:BSPIM:mosi_from_dp_reg\/main_0
Capture Clock  : \emFile:SPI0:BSPIM:mosi_from_dp_reg\/clock_0
Path slack     : 29036p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9121
-------------------------------------   ---- 
End-of-path arrival time (ps)           9121
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:sR8:Dp:u0\/clock                        datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:sR8:Dp:u0\/so_comb        datapathcell2   5360   5360  22796  RISE       1
\emFile:SPI0:BSPIM:mosi_from_dp_reg\/main_0  macrocell52     3761   9121  29036  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:mosi_from_dp_reg\/clock_0               macrocell52         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:BitCounter\/count_0
Path End       : \emFile:SPI0:BSPIM:load_cond\/main_7
Capture Clock  : \emFile:SPI0:BSPIM:load_cond\/clock_0
Path slack     : 29134p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9023
-------------------------------------   ---- 
End-of-path arrival time (ps)           9023
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:BitCounter\/count_0  count7cell    1940   1940  24055  RISE       1
\emFile:SPI0:BSPIM:load_cond\/main_7    macrocell51   7083   9023  29134  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:load_cond\/clock_0                      macrocell51         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:state_1\/q
Path End       : \emFile:SPI0:BSPIM:load_cond\/main_1
Capture Clock  : \emFile:SPI0:BSPIM:load_cond\/clock_0
Path slack     : 29194p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8963
-------------------------------------   ---- 
End-of-path arrival time (ps)           8963
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_1\/clock_0                        macrocell46         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:state_1\/q         macrocell46   1250   1250  24407  RISE       1
\emFile:SPI0:BSPIM:load_cond\/main_1  macrocell51   7713   8963  29194  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:load_cond\/clock_0                      macrocell51         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:state_1\/q
Path End       : \emFile:Net_22\/main_1
Capture Clock  : \emFile:Net_22\/clock_0
Path slack     : 29194p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8963
-------------------------------------   ---- 
End-of-path arrival time (ps)           8963
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_1\/clock_0                        macrocell46         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:state_1\/q  macrocell46   1250   1250  24407  RISE       1
\emFile:Net_22\/main_1         macrocell55   7713   8963  29194  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:Net_22\/clock_0                                    macrocell55         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Level_Sensor_RX(0)/fb
Path End       : \Level_Sensor_UART:BUART:rx_state_2\/main_5
Capture Clock  : \Level_Sensor_UART:BUART:rx_state_2\/clock_0
Path slack     : 29829p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#313 vs. Clock_IMO:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8328
-------------------------------------   ---- 
End-of-path arrival time (ps)           8328
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Level_Sensor_RX(0)/in_clock                                 iocell7             0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
Level_Sensor_RX(0)/fb                        iocell7       1816   1816  26040  RISE       1
\Level_Sensor_UART:BUART:rx_state_2\/main_5  macrocell38   6512   8328  29829  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_state_2\/clock_0               macrocell38         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:state_1\/q
Path End       : \emFile:SPI0:BSPIM:mosi_hs_reg\/main_1
Capture Clock  : \emFile:SPI0:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 30117p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8040
-------------------------------------   ---- 
End-of-path arrival time (ps)           8040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_1\/clock_0                        macrocell46         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:state_1\/q           macrocell46   1250   1250  24407  RISE       1
\emFile:SPI0:BSPIM:mosi_hs_reg\/main_1  macrocell49   6790   8040  30117  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:mosi_hs_reg\/clock_0                    macrocell49         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:state_1\/q
Path End       : \emFile:SPI0:BSPIM:cnt_enable\/main_1
Capture Clock  : \emFile:SPI0:BSPIM:cnt_enable\/clock_0
Path slack     : 30117p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8040
-------------------------------------   ---- 
End-of-path arrival time (ps)           8040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_1\/clock_0                        macrocell46         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:state_1\/q          macrocell46   1250   1250  24407  RISE       1
\emFile:SPI0:BSPIM:cnt_enable\/main_1  macrocell54   6790   8040  30117  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:cnt_enable\/clock_0                     macrocell54         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Telit(0)/fb
Path End       : MODIN5_1/main_2
Capture Clock  : MODIN5_1/clock_0
Path slack     : 30573p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_Telit_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7584
-------------------------------------   ---- 
End-of-path arrival time (ps)           7584
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Telit(0)/in_clock                                        iocell21            0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Rx_Telit(0)/fb   iocell21      1599   1599  25906  RISE       1
MODIN5_1/main_2  macrocell73   5985   7584  30573  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell73         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Telit(0)/fb
Path End       : MODIN5_0/main_2
Capture Clock  : MODIN5_0/clock_0
Path slack     : 30573p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_Telit_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7584
-------------------------------------   ---- 
End-of-path arrival time (ps)           7584
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Telit(0)/in_clock                                        iocell21            0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Rx_Telit(0)/fb   iocell21      1599   1599  25906  RISE       1
MODIN5_0/main_2  macrocell74   5985   7584  30573  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell74         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Telit(0)/fb
Path End       : \UART_Telit:BUART:rx_last\/main_0
Capture Clock  : \UART_Telit:BUART:rx_last\/clock_0
Path slack     : 30573p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_Telit_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7584
-------------------------------------   ---- 
End-of-path arrival time (ps)           7584
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Telit(0)/in_clock                                        iocell21            0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Rx_Telit(0)/fb                     iocell21      1599   1599  25906  RISE       1
\UART_Telit:BUART:rx_last\/main_0  macrocell76   5985   7584  30573  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:rx_last\/clock_0                         macrocell76         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:state_2\/q
Path End       : \emFile:SPI0:BSPIM:sR8:Dp:u0\/cs_addr_2
Capture Clock  : \emFile:SPI0:BSPIM:sR8:Dp:u0\/clock
Path slack     : 30639p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -6010
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               35657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5018
-------------------------------------   ---- 
End-of-path arrival time (ps)           5018
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_2\/clock_0                        macrocell45         0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:state_2\/q            macrocell45     1250   1250  25964  RISE       1
\emFile:SPI0:BSPIM:sR8:Dp:u0\/cs_addr_2  datapathcell2   3768   5018  30639  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:sR8:Dp:u0\/clock                        datapathcell2       0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:state_1\/q
Path End       : \emFile:SPI0:BSPIM:sR8:Dp:u0\/cs_addr_1
Capture Clock  : \emFile:SPI0:BSPIM:sR8:Dp:u0\/clock
Path slack     : 30642p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -6010
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               35657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5014
-------------------------------------   ---- 
End-of-path arrival time (ps)           5014
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_1\/clock_0                        macrocell46         0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:state_1\/q            macrocell46     1250   1250  24407  RISE       1
\emFile:SPI0:BSPIM:sR8:Dp:u0\/cs_addr_1  datapathcell2   3764   5014  30642  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:sR8:Dp:u0\/clock                        datapathcell2       0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Level_Sensor_RX(0)/fb
Path End       : \Level_Sensor_UART:BUART:rx_state_0\/main_5
Capture Clock  : \Level_Sensor_UART:BUART:rx_state_0\/clock_0
Path slack     : 30754p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#313 vs. Clock_IMO:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7403
-------------------------------------   ---- 
End-of-path arrival time (ps)           7403
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Level_Sensor_RX(0)/in_clock                                 iocell7             0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
Level_Sensor_RX(0)/fb                        iocell7       1816   1816  26040  RISE       1
\Level_Sensor_UART:BUART:rx_state_0\/main_5  macrocell35   5587   7403  30754  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_state_0\/clock_0               macrocell35         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Level_Sensor_RX(0)/fb
Path End       : \Level_Sensor_UART:BUART:rx_status_3\/main_5
Capture Clock  : \Level_Sensor_UART:BUART:rx_status_3\/clock_0
Path slack     : 30754p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#313 vs. Clock_IMO:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7403
-------------------------------------   ---- 
End-of-path arrival time (ps)           7403
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Level_Sensor_RX(0)/in_clock                                 iocell7             0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
Level_Sensor_RX(0)/fb                         iocell7       1816   1816  26040  RISE       1
\Level_Sensor_UART:BUART:rx_status_3\/main_5  macrocell43   5587   7403  30754  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_status_3\/clock_0              macrocell43         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Level_Sensor_RX(0)/fb
Path End       : \Level_Sensor_UART:BUART:rx_last\/main_0
Capture Clock  : \Level_Sensor_UART:BUART:rx_last\/clock_0
Path slack     : 30754p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#313 vs. Clock_IMO:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7403
-------------------------------------   ---- 
End-of-path arrival time (ps)           7403
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Level_Sensor_RX(0)/in_clock                                 iocell7             0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
Level_Sensor_RX(0)/fb                     iocell7       1816   1816  26040  RISE       1
\Level_Sensor_UART:BUART:rx_last\/main_0  macrocell44   5587   7403  30754  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_last\/clock_0                  macrocell44         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \emFile:SPI0:BSPIM:state_2\/main_8
Capture Clock  : \emFile:SPI0:BSPIM:state_2\/clock_0
Path slack     : 30848p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7308
-------------------------------------   ---- 
End-of-path arrival time (ps)           7308
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:sR8:Dp:u0\/clock                        datapathcell2       0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell2   3580   3580  30848  RISE       1
\emFile:SPI0:BSPIM:state_2\/main_8              macrocell45     3728   7308  30848  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_2\/clock_0                        macrocell45         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \emFile:SPI0:BSPIM:state_0\/main_8
Capture Clock  : \emFile:SPI0:BSPIM:state_0\/clock_0
Path slack     : 30848p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7308
-------------------------------------   ---- 
End-of-path arrival time (ps)           7308
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:sR8:Dp:u0\/clock                        datapathcell2       0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell2   3580   3580  30848  RISE       1
\emFile:SPI0:BSPIM:state_0\/main_8              macrocell47     3728   7308  30848  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_0\/clock_0                        macrocell47         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:state_2\/q
Path End       : \emFile:SPI0:BSPIM:load_cond\/main_0
Capture Clock  : \emFile:SPI0:BSPIM:load_cond\/clock_0
Path slack     : 30955p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7201
-------------------------------------   ---- 
End-of-path arrival time (ps)           7201
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_2\/clock_0                        macrocell45         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:state_2\/q         macrocell45   1250   1250  25964  RISE       1
\emFile:SPI0:BSPIM:load_cond\/main_0  macrocell51   5951   7201  30955  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:load_cond\/clock_0                      macrocell51         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:state_2\/q
Path End       : \emFile:Net_22\/main_0
Capture Clock  : \emFile:Net_22\/clock_0
Path slack     : 30955p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7201
-------------------------------------   ---- 
End-of-path arrival time (ps)           7201
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_2\/clock_0                        macrocell45         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:state_2\/q  macrocell45   1250   1250  25964  RISE       1
\emFile:Net_22\/main_0         macrocell55   5951   7201  30955  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:Net_22\/clock_0                                    macrocell55         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:state_0\/q
Path End       : \emFile:SPI0:BSPIM:sR8:Dp:u0\/cs_addr_0
Capture Clock  : \emFile:SPI0:BSPIM:sR8:Dp:u0\/clock
Path slack     : 30959p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -6010
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               35657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4697
-------------------------------------   ---- 
End-of-path arrival time (ps)           4697
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_0\/clock_0                        macrocell47         0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:state_0\/q            macrocell47     1250   1250  26125  RISE       1
\emFile:SPI0:BSPIM:sR8:Dp:u0\/cs_addr_0  datapathcell2   3447   4697  30959  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:sR8:Dp:u0\/clock                        datapathcell2       0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:BitCounter\/count_0
Path End       : \emFile:SPI0:BSPIM:state_2\/main_7
Capture Clock  : \emFile:SPI0:BSPIM:state_2\/clock_0
Path slack     : 31060p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7097
-------------------------------------   ---- 
End-of-path arrival time (ps)           7097
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:BitCounter\/count_0  count7cell    1940   1940  24055  RISE       1
\emFile:SPI0:BSPIM:state_2\/main_7      macrocell45   5157   7097  31060  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_2\/clock_0                        macrocell45         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:BitCounter\/count_0
Path End       : \emFile:SPI0:BSPIM:state_0\/main_7
Capture Clock  : \emFile:SPI0:BSPIM:state_0\/clock_0
Path slack     : 31060p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7097
-------------------------------------   ---- 
End-of-path arrival time (ps)           7097
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:BitCounter\/count_0  count7cell    1940   1940  24055  RISE       1
\emFile:SPI0:BSPIM:state_0\/main_7      macrocell47   5157   7097  31060  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_0\/clock_0                        macrocell47         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:state_1\/q
Path End       : \emFile:Net_1\/main_1
Capture Clock  : \emFile:Net_1\/clock_0
Path slack     : 31099p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7058
-------------------------------------   ---- 
End-of-path arrival time (ps)           7058
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_1\/clock_0                        macrocell46         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:state_1\/q  macrocell46   1250   1250  24407  RISE       1
\emFile:Net_1\/main_1          macrocell48   5808   7058  31099  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:Net_1\/clock_0                                     macrocell48         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:BitCounter\/count_0
Path End       : \emFile:SPI0:BSPIM:state_1\/main_7
Capture Clock  : \emFile:SPI0:BSPIM:state_1\/clock_0
Path slack     : 31233p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6924
-------------------------------------   ---- 
End-of-path arrival time (ps)           6924
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:BitCounter\/count_0  count7cell    1940   1940  24055  RISE       1
\emFile:SPI0:BSPIM:state_1\/main_7      macrocell46   4984   6924  31233  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_1\/clock_0                        macrocell46         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:BitCounter\/count_0
Path End       : \emFile:SPI0:BSPIM:ld_ident\/main_7
Capture Clock  : \emFile:SPI0:BSPIM:ld_ident\/clock_0
Path slack     : 31233p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6924
-------------------------------------   ---- 
End-of-path arrival time (ps)           6924
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:BitCounter\/count_0  count7cell    1940   1940  24055  RISE       1
\emFile:SPI0:BSPIM:ld_ident\/main_7     macrocell53   4984   6924  31233  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:ld_ident\/clock_0                       macrocell53         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \emFile:SPI0:BSPIM:state_1\/main_8
Capture Clock  : \emFile:SPI0:BSPIM:state_1\/clock_0
Path slack     : 31412p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6745
-------------------------------------   ---- 
End-of-path arrival time (ps)           6745
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:sR8:Dp:u0\/clock                        datapathcell2       0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell2   3580   3580  30848  RISE       1
\emFile:SPI0:BSPIM:state_1\/main_8              macrocell46     3165   6745  31412  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_1\/clock_0                        macrocell46         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:state_0\/q
Path End       : \emFile:SPI0:BSPIM:load_cond\/main_2
Capture Clock  : \emFile:SPI0:BSPIM:load_cond\/clock_0
Path slack     : 31424p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6733
-------------------------------------   ---- 
End-of-path arrival time (ps)           6733
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_0\/clock_0                        macrocell47         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:state_0\/q         macrocell47   1250   1250  26125  RISE       1
\emFile:SPI0:BSPIM:load_cond\/main_2  macrocell51   5483   6733  31424  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:load_cond\/clock_0                      macrocell51         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:state_0\/q
Path End       : \emFile:Net_22\/main_2
Capture Clock  : \emFile:Net_22\/clock_0
Path slack     : 31424p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6733
-------------------------------------   ---- 
End-of-path arrival time (ps)           6733
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_0\/clock_0                        macrocell47         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:state_0\/q  macrocell47   1250   1250  26125  RISE       1
\emFile:Net_22\/main_2         macrocell55   5483   6733  31424  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:Net_22\/clock_0                                    macrocell55         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Telit(0)/fb
Path End       : \UART_Telit:BUART:rx_state_2\/main_5
Capture Clock  : \UART_Telit:BUART:rx_state_2\/clock_0
Path slack     : 31425p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_Telit_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6732
-------------------------------------   ---- 
End-of-path arrival time (ps)           6732
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Telit(0)/in_clock                                        iocell21            0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_Telit(0)/fb                        iocell21      1599   1599  25906  RISE       1
\UART_Telit:BUART:rx_state_2\/main_5  macrocell70   5133   6732  31425  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:rx_state_2\/clock_0                      macrocell70         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Telit(0)/fb
Path End       : \UART_Telit:BUART:rx_status_3\/main_5
Capture Clock  : \UART_Telit:BUART:rx_status_3\/clock_0
Path slack     : 31425p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_Telit_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6732
-------------------------------------   ---- 
End-of-path arrival time (ps)           6732
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Telit(0)/in_clock                                        iocell21            0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_Telit(0)/fb                         iocell21      1599   1599  25906  RISE       1
\UART_Telit:BUART:rx_status_3\/main_5  macrocell75   5133   6732  31425  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:rx_status_3\/clock_0                     macrocell75         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Telit(0)/fb
Path End       : \UART_Telit:BUART:rx_state_0\/main_5
Capture Clock  : \UART_Telit:BUART:rx_state_0\/clock_0
Path slack     : 31446p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_Telit_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6711
-------------------------------------   ---- 
End-of-path arrival time (ps)           6711
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Telit(0)/in_clock                                        iocell21            0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_Telit(0)/fb                        iocell21      1599   1599  25906  RISE       1
\UART_Telit:BUART:rx_state_0\/main_5  macrocell67   5112   6711  31446  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:rx_state_0\/clock_0                      macrocell67         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Level_Sensor_RX(0)/fb
Path End       : MODIN1_1/main_2
Capture Clock  : MODIN1_1/clock_0
Path slack     : 31670p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#313 vs. Clock_IMO:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6487
-------------------------------------   ---- 
End-of-path arrival time (ps)           6487
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Level_Sensor_RX(0)/in_clock                                 iocell7             0      0  RISE       1

Data path
pin name               model name   delay     AT  slack  edge  Fanout
---------------------  -----------  -----  -----  -----  ----  ------
Level_Sensor_RX(0)/fb  iocell7       1816   1816  26040  RISE       1
MODIN1_1/main_2        macrocell41   4671   6487  31670  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell41         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Level_Sensor_RX(0)/fb
Path End       : MODIN1_0/main_2
Capture Clock  : MODIN1_0/clock_0
Path slack     : 31670p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#313 vs. Clock_IMO:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6487
-------------------------------------   ---- 
End-of-path arrival time (ps)           6487
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Level_Sensor_RX(0)/in_clock                                 iocell7             0      0  RISE       1

Data path
pin name               model name   delay     AT  slack  edge  Fanout
---------------------  -----------  -----  -----  -----  ----  ------
Level_Sensor_RX(0)/fb  iocell7       1816   1816  26040  RISE       1
MODIN1_0/main_2        macrocell42   4671   6487  31670  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell42         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:state_1\/q
Path End       : \emFile:SPI0:BSPIM:state_1\/main_1
Capture Clock  : \emFile:SPI0:BSPIM:state_1\/clock_0
Path slack     : 31715p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6442
-------------------------------------   ---- 
End-of-path arrival time (ps)           6442
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_1\/clock_0                        macrocell46         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:state_1\/q       macrocell46   1250   1250  24407  RISE       1
\emFile:SPI0:BSPIM:state_1\/main_1  macrocell46   5192   6442  31715  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_1\/clock_0                        macrocell46         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:state_1\/q
Path End       : \emFile:SPI0:BSPIM:ld_ident\/main_1
Capture Clock  : \emFile:SPI0:BSPIM:ld_ident\/clock_0
Path slack     : 31715p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6442
-------------------------------------   ---- 
End-of-path arrival time (ps)           6442
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_1\/clock_0                        macrocell46         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:state_1\/q        macrocell46   1250   1250  24407  RISE       1
\emFile:SPI0:BSPIM:ld_ident\/main_1  macrocell53   5192   6442  31715  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:ld_ident\/clock_0                       macrocell53         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:state_2\/q
Path End       : \emFile:SPI0:BSPIM:mosi_hs_reg\/main_0
Capture Clock  : \emFile:SPI0:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 31882p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6275
-------------------------------------   ---- 
End-of-path arrival time (ps)           6275
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_2\/clock_0                        macrocell45         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:state_2\/q           macrocell45   1250   1250  25964  RISE       1
\emFile:SPI0:BSPIM:mosi_hs_reg\/main_0  macrocell49   5025   6275  31882  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:mosi_hs_reg\/clock_0                    macrocell49         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:state_2\/q
Path End       : \emFile:SPI0:BSPIM:cnt_enable\/main_0
Capture Clock  : \emFile:SPI0:BSPIM:cnt_enable\/clock_0
Path slack     : 31882p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6275
-------------------------------------   ---- 
End-of-path arrival time (ps)           6275
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_2\/clock_0                        macrocell45         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:state_2\/q          macrocell45   1250   1250  25964  RISE       1
\emFile:SPI0:BSPIM:cnt_enable\/main_0  macrocell54   5025   6275  31882  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:cnt_enable\/clock_0                     macrocell54         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:state_2\/q
Path End       : \emFile:Net_1\/main_0
Capture Clock  : \emFile:Net_1\/clock_0
Path slack     : 31894p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6263
-------------------------------------   ---- 
End-of-path arrival time (ps)           6263
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_2\/clock_0                        macrocell45         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:state_2\/q  macrocell45   1250   1250  25964  RISE       1
\emFile:Net_1\/main_0          macrocell48   5013   6263  31894  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:Net_1\/clock_0                                     macrocell48         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:state_0\/q
Path End       : \emFile:SPI0:BSPIM:mosi_hs_reg\/main_2
Capture Clock  : \emFile:SPI0:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 32351p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5806
-------------------------------------   ---- 
End-of-path arrival time (ps)           5806
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_0\/clock_0                        macrocell47         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:state_0\/q           macrocell47   1250   1250  26125  RISE       1
\emFile:SPI0:BSPIM:mosi_hs_reg\/main_2  macrocell49   4556   5806  32351  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:mosi_hs_reg\/clock_0                    macrocell49         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:state_0\/q
Path End       : \emFile:SPI0:BSPIM:cnt_enable\/main_2
Capture Clock  : \emFile:SPI0:BSPIM:cnt_enable\/clock_0
Path slack     : 32351p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5806
-------------------------------------   ---- 
End-of-path arrival time (ps)           5806
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_0\/clock_0                        macrocell47         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:state_0\/q          macrocell47   1250   1250  26125  RISE       1
\emFile:SPI0:BSPIM:cnt_enable\/main_2  macrocell54   4556   5806  32351  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:cnt_enable\/clock_0                     macrocell54         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:state_0\/q
Path End       : \emFile:Net_1\/main_2
Capture Clock  : \emFile:Net_1\/clock_0
Path slack     : 32361p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5796
-------------------------------------   ---- 
End-of-path arrival time (ps)           5796
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_0\/clock_0                        macrocell47         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:state_0\/q  macrocell47   1250   1250  26125  RISE       1
\emFile:Net_1\/main_2          macrocell48   4546   5796  32361  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:Net_1\/clock_0                                     macrocell48         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:ld_ident\/q
Path End       : \emFile:SPI0:BSPIM:state_1\/main_9
Capture Clock  : \emFile:SPI0:BSPIM:state_1\/clock_0
Path slack     : 32384p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5773
-------------------------------------   ---- 
End-of-path arrival time (ps)           5773
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:ld_ident\/clock_0                       macrocell53         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:ld_ident\/q      macrocell53   1250   1250  25940  RISE       1
\emFile:SPI0:BSPIM:state_1\/main_9  macrocell46   4523   5773  32384  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_1\/clock_0                        macrocell46         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:ld_ident\/q
Path End       : \emFile:SPI0:BSPIM:ld_ident\/main_8
Capture Clock  : \emFile:SPI0:BSPIM:ld_ident\/clock_0
Path slack     : 32384p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5773
-------------------------------------   ---- 
End-of-path arrival time (ps)           5773
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:ld_ident\/clock_0                       macrocell53         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:ld_ident\/q       macrocell53   1250   1250  25940  RISE       1
\emFile:SPI0:BSPIM:ld_ident\/main_8  macrocell53   4523   5773  32384  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:ld_ident\/clock_0                       macrocell53         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:BitCounter\/count_2
Path End       : \emFile:SPI0:BSPIM:state_2\/main_5
Capture Clock  : \emFile:SPI0:BSPIM:state_2\/clock_0
Path slack     : 32514p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5643
-------------------------------------   ---- 
End-of-path arrival time (ps)           5643
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:BitCounter\/count_2  count7cell    1940   1940  25506  RISE       1
\emFile:SPI0:BSPIM:state_2\/main_5      macrocell45   3703   5643  32514  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_2\/clock_0                        macrocell45         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:BitCounter\/count_2
Path End       : \emFile:SPI0:BSPIM:state_0\/main_5
Capture Clock  : \emFile:SPI0:BSPIM:state_0\/clock_0
Path slack     : 32514p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5643
-------------------------------------   ---- 
End-of-path arrival time (ps)           5643
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:BitCounter\/count_2  count7cell    1940   1940  25506  RISE       1
\emFile:SPI0:BSPIM:state_0\/main_5      macrocell47   3703   5643  32514  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_0\/clock_0                        macrocell47         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:BitCounter\/count_1
Path End       : \emFile:SPI0:BSPIM:state_2\/main_6
Capture Clock  : \emFile:SPI0:BSPIM:state_2\/clock_0
Path slack     : 32538p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5618
-------------------------------------   ---- 
End-of-path arrival time (ps)           5618
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:BitCounter\/count_1  count7cell    1940   1940  27316  RISE       1
\emFile:SPI0:BSPIM:state_2\/main_6      macrocell45   3678   5618  32538  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_2\/clock_0                        macrocell45         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:BitCounter\/count_1
Path End       : \emFile:SPI0:BSPIM:state_0\/main_6
Capture Clock  : \emFile:SPI0:BSPIM:state_0\/clock_0
Path slack     : 32538p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5618
-------------------------------------   ---- 
End-of-path arrival time (ps)           5618
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:BitCounter\/count_1  count7cell    1940   1940  27316  RISE       1
\emFile:SPI0:BSPIM:state_0\/main_6      macrocell47   3678   5618  32538  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_0\/clock_0                        macrocell47         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:BitCounter\/count_2
Path End       : \emFile:SPI0:BSPIM:state_1\/main_5
Capture Clock  : \emFile:SPI0:BSPIM:state_1\/clock_0
Path slack     : 32539p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5618
-------------------------------------   ---- 
End-of-path arrival time (ps)           5618
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:BitCounter\/count_2  count7cell    1940   1940  25506  RISE       1
\emFile:SPI0:BSPIM:state_1\/main_5      macrocell46   3678   5618  32539  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_1\/clock_0                        macrocell46         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:BitCounter\/count_2
Path End       : \emFile:SPI0:BSPIM:ld_ident\/main_5
Capture Clock  : \emFile:SPI0:BSPIM:ld_ident\/clock_0
Path slack     : 32539p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5618
-------------------------------------   ---- 
End-of-path arrival time (ps)           5618
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:BitCounter\/count_2  count7cell    1940   1940  25506  RISE       1
\emFile:SPI0:BSPIM:ld_ident\/main_5     macrocell53   3678   5618  32539  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:ld_ident\/clock_0                       macrocell53         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:BitCounter\/count_3
Path End       : \emFile:SPI0:BSPIM:state_1\/main_4
Capture Clock  : \emFile:SPI0:BSPIM:state_1\/clock_0
Path slack     : 32549p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5608
-------------------------------------   ---- 
End-of-path arrival time (ps)           5608
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:BitCounter\/count_3  count7cell    1940   1940  25514  RISE       1
\emFile:SPI0:BSPIM:state_1\/main_4      macrocell46   3668   5608  32549  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_1\/clock_0                        macrocell46         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:BitCounter\/count_3
Path End       : \emFile:SPI0:BSPIM:ld_ident\/main_4
Capture Clock  : \emFile:SPI0:BSPIM:ld_ident\/clock_0
Path slack     : 32549p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5608
-------------------------------------   ---- 
End-of-path arrival time (ps)           5608
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:BitCounter\/count_3  count7cell    1940   1940  25514  RISE       1
\emFile:SPI0:BSPIM:ld_ident\/main_4     macrocell53   3668   5608  32549  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:ld_ident\/clock_0                       macrocell53         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:BitCounter\/count_1
Path End       : \emFile:SPI0:BSPIM:state_1\/main_6
Capture Clock  : \emFile:SPI0:BSPIM:state_1\/clock_0
Path slack     : 32558p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5598
-------------------------------------   ---- 
End-of-path arrival time (ps)           5598
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:BitCounter\/count_1  count7cell    1940   1940  27316  RISE       1
\emFile:SPI0:BSPIM:state_1\/main_6      macrocell46   3658   5598  32558  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_1\/clock_0                        macrocell46         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:BitCounter\/count_1
Path End       : \emFile:SPI0:BSPIM:ld_ident\/main_6
Capture Clock  : \emFile:SPI0:BSPIM:ld_ident\/clock_0
Path slack     : 32558p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5598
-------------------------------------   ---- 
End-of-path arrival time (ps)           5598
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:BitCounter\/count_1  count7cell    1940   1940  27316  RISE       1
\emFile:SPI0:BSPIM:ld_ident\/main_6     macrocell53   3658   5598  32558  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:ld_ident\/clock_0                       macrocell53         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:BitCounter\/count_3
Path End       : \emFile:SPI0:BSPIM:load_cond\/main_4
Capture Clock  : \emFile:SPI0:BSPIM:load_cond\/clock_0
Path slack     : 32637p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5520
-------------------------------------   ---- 
End-of-path arrival time (ps)           5520
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:BitCounter\/count_3  count7cell    1940   1940  25514  RISE       1
\emFile:SPI0:BSPIM:load_cond\/main_4    macrocell51   3580   5520  32637  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:load_cond\/clock_0                      macrocell51         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:BitCounter\/count_4
Path End       : \emFile:SPI0:BSPIM:state_1\/main_3
Capture Clock  : \emFile:SPI0:BSPIM:state_1\/clock_0
Path slack     : 32674p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5483
-------------------------------------   ---- 
End-of-path arrival time (ps)           5483
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:BitCounter\/count_4  count7cell    1940   1940  25638  RISE       1
\emFile:SPI0:BSPIM:state_1\/main_3      macrocell46   3543   5483  32674  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_1\/clock_0                        macrocell46         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:BitCounter\/count_4
Path End       : \emFile:SPI0:BSPIM:ld_ident\/main_3
Capture Clock  : \emFile:SPI0:BSPIM:ld_ident\/clock_0
Path slack     : 32674p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5483
-------------------------------------   ---- 
End-of-path arrival time (ps)           5483
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:BitCounter\/count_4  count7cell    1940   1940  25638  RISE       1
\emFile:SPI0:BSPIM:ld_ident\/main_3     macrocell53   3543   5483  32674  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:ld_ident\/clock_0                       macrocell53         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:BitCounter\/count_4
Path End       : \emFile:SPI0:BSPIM:state_2\/main_3
Capture Clock  : \emFile:SPI0:BSPIM:state_2\/clock_0
Path slack     : 32683p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5473
-------------------------------------   ---- 
End-of-path arrival time (ps)           5473
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:BitCounter\/count_4  count7cell    1940   1940  25638  RISE       1
\emFile:SPI0:BSPIM:state_2\/main_3      macrocell45   3533   5473  32683  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_2\/clock_0                        macrocell45         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:BitCounter\/count_4
Path End       : \emFile:SPI0:BSPIM:state_0\/main_3
Capture Clock  : \emFile:SPI0:BSPIM:state_0\/clock_0
Path slack     : 32683p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5473
-------------------------------------   ---- 
End-of-path arrival time (ps)           5473
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:BitCounter\/count_4  count7cell    1940   1940  25638  RISE       1
\emFile:SPI0:BSPIM:state_0\/main_3      macrocell47   3533   5473  32683  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_0\/clock_0                        macrocell47         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:BitCounter\/count_4
Path End       : \emFile:SPI0:BSPIM:load_cond\/main_3
Capture Clock  : \emFile:SPI0:BSPIM:load_cond\/clock_0
Path slack     : 32779p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5378
-------------------------------------   ---- 
End-of-path arrival time (ps)           5378
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:BitCounter\/count_4  count7cell    1940   1940  25638  RISE       1
\emFile:SPI0:BSPIM:load_cond\/main_3    macrocell51   3438   5378  32779  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:load_cond\/clock_0                      macrocell51         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:BitCounter\/count_1
Path End       : \emFile:SPI0:BSPIM:load_cond\/main_6
Capture Clock  : \emFile:SPI0:BSPIM:load_cond\/clock_0
Path slack     : 32789p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5367
-------------------------------------   ---- 
End-of-path arrival time (ps)           5367
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:BitCounter\/count_1  count7cell    1940   1940  27316  RISE       1
\emFile:SPI0:BSPIM:load_cond\/main_6    macrocell51   3427   5367  32789  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:load_cond\/clock_0                      macrocell51         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:BitCounter\/count_2
Path End       : \emFile:SPI0:BSPIM:load_cond\/main_5
Capture Clock  : \emFile:SPI0:BSPIM:load_cond\/clock_0
Path slack     : 32802p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5354
-------------------------------------   ---- 
End-of-path arrival time (ps)           5354
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:BitCounter\/count_2  count7cell    1940   1940  25506  RISE       1
\emFile:SPI0:BSPIM:load_cond\/main_5    macrocell51   3414   5354  32802  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:load_cond\/clock_0                      macrocell51         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:BitCounter\/count_3
Path End       : \emFile:SPI0:BSPIM:state_2\/main_4
Capture Clock  : \emFile:SPI0:BSPIM:state_2\/clock_0
Path slack     : 32844p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5312
-------------------------------------   ---- 
End-of-path arrival time (ps)           5312
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:BitCounter\/count_3  count7cell    1940   1940  25514  RISE       1
\emFile:SPI0:BSPIM:state_2\/main_4      macrocell45   3372   5312  32844  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_2\/clock_0                        macrocell45         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:BitCounter\/count_3
Path End       : \emFile:SPI0:BSPIM:state_0\/main_4
Capture Clock  : \emFile:SPI0:BSPIM:state_0\/clock_0
Path slack     : 32844p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5312
-------------------------------------   ---- 
End-of-path arrival time (ps)           5312
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:BitCounter\/count_3  count7cell    1940   1940  25514  RISE       1
\emFile:SPI0:BSPIM:state_0\/main_4      macrocell47   3372   5312  32844  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_0\/clock_0                        macrocell47         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:state_2\/q
Path End       : \emFile:SPI0:BSPIM:state_1\/main_0
Capture Clock  : \emFile:SPI0:BSPIM:state_1\/clock_0
Path slack     : 32979p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5178
-------------------------------------   ---- 
End-of-path arrival time (ps)           5178
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_2\/clock_0                        macrocell45         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:state_2\/q       macrocell45   1250   1250  25964  RISE       1
\emFile:SPI0:BSPIM:state_1\/main_0  macrocell46   3928   5178  32979  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_1\/clock_0                        macrocell46         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:state_2\/q
Path End       : \emFile:SPI0:BSPIM:ld_ident\/main_0
Capture Clock  : \emFile:SPI0:BSPIM:ld_ident\/clock_0
Path slack     : 32979p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5178
-------------------------------------   ---- 
End-of-path arrival time (ps)           5178
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_2\/clock_0                        macrocell45         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:state_2\/q        macrocell45   1250   1250  25964  RISE       1
\emFile:SPI0:BSPIM:ld_ident\/main_0  macrocell53   3928   5178  32979  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:ld_ident\/clock_0                       macrocell53         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:state_2\/q
Path End       : \emFile:SPI0:BSPIM:state_2\/main_0
Capture Clock  : \emFile:SPI0:BSPIM:state_2\/clock_0
Path slack     : 33122p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5035
-------------------------------------   ---- 
End-of-path arrival time (ps)           5035
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_2\/clock_0                        macrocell45         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:state_2\/q       macrocell45   1250   1250  25964  RISE       1
\emFile:SPI0:BSPIM:state_2\/main_0  macrocell45   3785   5035  33122  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_2\/clock_0                        macrocell45         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:state_2\/q
Path End       : \emFile:SPI0:BSPIM:state_0\/main_0
Capture Clock  : \emFile:SPI0:BSPIM:state_0\/clock_0
Path slack     : 33122p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5035
-------------------------------------   ---- 
End-of-path arrival time (ps)           5035
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_2\/clock_0                        macrocell45         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:state_2\/q       macrocell45   1250   1250  25964  RISE       1
\emFile:SPI0:BSPIM:state_0\/main_0  macrocell47   3785   5035  33122  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_0\/clock_0                        macrocell47         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:state_1\/q
Path End       : \emFile:SPI0:BSPIM:state_2\/main_1
Capture Clock  : \emFile:SPI0:BSPIM:state_2\/clock_0
Path slack     : 33179p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4978
-------------------------------------   ---- 
End-of-path arrival time (ps)           4978
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_1\/clock_0                        macrocell46         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:state_1\/q       macrocell46   1250   1250  24407  RISE       1
\emFile:SPI0:BSPIM:state_2\/main_1  macrocell45   3728   4978  33179  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_2\/clock_0                        macrocell45         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:state_1\/q
Path End       : \emFile:SPI0:BSPIM:state_0\/main_1
Capture Clock  : \emFile:SPI0:BSPIM:state_0\/clock_0
Path slack     : 33179p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4978
-------------------------------------   ---- 
End-of-path arrival time (ps)           4978
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_1\/clock_0                        macrocell46         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:state_1\/q       macrocell46   1250   1250  24407  RISE       1
\emFile:SPI0:BSPIM:state_0\/main_1  macrocell47   3728   4978  33179  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_0\/clock_0                        macrocell47         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:state_0\/q
Path End       : \emFile:SPI0:BSPIM:state_1\/main_2
Capture Clock  : \emFile:SPI0:BSPIM:state_1\/clock_0
Path slack     : 33311p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4846
-------------------------------------   ---- 
End-of-path arrival time (ps)           4846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_0\/clock_0                        macrocell47         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:state_0\/q       macrocell47   1250   1250  26125  RISE       1
\emFile:SPI0:BSPIM:state_1\/main_2  macrocell46   3596   4846  33311  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_1\/clock_0                        macrocell46         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:state_0\/q
Path End       : \emFile:SPI0:BSPIM:ld_ident\/main_2
Capture Clock  : \emFile:SPI0:BSPIM:ld_ident\/clock_0
Path slack     : 33311p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4846
-------------------------------------   ---- 
End-of-path arrival time (ps)           4846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_0\/clock_0                        macrocell47         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:state_0\/q        macrocell47   1250   1250  26125  RISE       1
\emFile:SPI0:BSPIM:ld_ident\/main_2  macrocell53   3596   4846  33311  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:ld_ident\/clock_0                       macrocell53         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:ld_ident\/q
Path End       : \emFile:SPI0:BSPIM:state_2\/main_9
Capture Clock  : \emFile:SPI0:BSPIM:state_2\/clock_0
Path slack     : 33378p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4779
-------------------------------------   ---- 
End-of-path arrival time (ps)           4779
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:ld_ident\/clock_0                       macrocell53         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:ld_ident\/q      macrocell53   1250   1250  25940  RISE       1
\emFile:SPI0:BSPIM:state_2\/main_9  macrocell45   3529   4779  33378  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_2\/clock_0                        macrocell45         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:ld_ident\/q
Path End       : \emFile:SPI0:BSPIM:state_0\/main_9
Capture Clock  : \emFile:SPI0:BSPIM:state_0\/clock_0
Path slack     : 33378p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4779
-------------------------------------   ---- 
End-of-path arrival time (ps)           4779
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:ld_ident\/clock_0                       macrocell53         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:ld_ident\/q      macrocell53   1250   1250  25940  RISE       1
\emFile:SPI0:BSPIM:state_0\/main_9  macrocell47   3529   4779  33378  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_0\/clock_0                        macrocell47         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:state_0\/q
Path End       : \emFile:SPI0:BSPIM:state_2\/main_2
Capture Clock  : \emFile:SPI0:BSPIM:state_2\/clock_0
Path slack     : 33447p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4710
-------------------------------------   ---- 
End-of-path arrival time (ps)           4710
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_0\/clock_0                        macrocell47         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:state_0\/q       macrocell47   1250   1250  26125  RISE       1
\emFile:SPI0:BSPIM:state_2\/main_2  macrocell45   3460   4710  33447  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_2\/clock_0                        macrocell45         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:state_0\/q
Path End       : \emFile:SPI0:BSPIM:state_0\/main_2
Capture Clock  : \emFile:SPI0:BSPIM:state_0\/clock_0
Path slack     : 33447p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4710
-------------------------------------   ---- 
End-of-path arrival time (ps)           4710
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_0\/clock_0                        macrocell47         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:state_0\/q       macrocell47   1250   1250  26125  RISE       1
\emFile:SPI0:BSPIM:state_0\/main_2  macrocell47   3460   4710  33447  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_0\/clock_0                        macrocell47         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:cnt_enable\/q
Path End       : \emFile:SPI0:BSPIM:BitCounter\/enable
Capture Clock  : \emFile:SPI0:BSPIM:BitCounter\/clock
Path slack     : 33551p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -4060
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               37607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4056
-------------------------------------   ---- 
End-of-path arrival time (ps)           4056
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:cnt_enable\/clock_0                     macrocell54         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:cnt_enable\/q       macrocell54   1250   1250  33551  RISE       1
\emFile:SPI0:BSPIM:BitCounter\/enable  count7cell    2806   4056  33551  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \rx_mux_controller:Sync:ctrl_reg\/control_0
Path End       : \WQ_UART:BUART:rx_last\/main_3
Capture Clock  : \WQ_UART:BUART:rx_last\/clock_0
Path slack     : 33781p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#313 vs. WQ_UART_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4376
-------------------------------------   ---- 
End-of-path arrival time (ps)           4376
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\rx_mux_controller:Sync:ctrl_reg\/busclk                    controlcell3        0      0  RISE       1

Data path
pin name                                     model name    delay     AT  slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  -----  ----  ------
\rx_mux_controller:Sync:ctrl_reg\/control_0  controlcell3   2050   2050  21740  RISE       1
\WQ_UART:BUART:rx_last\/main_3               macrocell93    2326   4376  33781  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WQ_UART:BUART:rx_last\/clock_0                            macrocell93         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \rx_mux_controller:Sync:ctrl_reg\/control_1
Path End       : \WQ_UART:BUART:rx_last\/main_2
Capture Clock  : \WQ_UART:BUART:rx_last\/clock_0
Path slack     : 33793p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#313 vs. WQ_UART_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4364
-------------------------------------   ---- 
End-of-path arrival time (ps)           4364
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\rx_mux_controller:Sync:ctrl_reg\/busclk                    controlcell3        0      0  RISE       1

Data path
pin name                                     model name    delay     AT  slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  -----  ----  ------
\rx_mux_controller:Sync:ctrl_reg\/control_1  controlcell3   2050   2050  21752  RISE       1
\WQ_UART:BUART:rx_last\/main_2               macrocell93    2314   4364  33793  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WQ_UART:BUART:rx_last\/clock_0                            macrocell93         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:cnt_enable\/q
Path End       : \emFile:SPI0:BSPIM:cnt_enable\/main_3
Capture Clock  : \emFile:SPI0:BSPIM:cnt_enable\/clock_0
Path slack     : 34115p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4041
-------------------------------------   ---- 
End-of-path arrival time (ps)           4041
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:cnt_enable\/clock_0                     macrocell54         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:cnt_enable\/q       macrocell54   1250   1250  33551  RISE       1
\emFile:SPI0:BSPIM:cnt_enable\/main_3  macrocell54   2791   4041  34115  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:cnt_enable\/clock_0                     macrocell54         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:mosi_hs_reg\/q
Path End       : \emFile:SPI0:BSPIM:mosi_hs_reg\/main_4
Capture Clock  : \emFile:SPI0:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 34309p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3848
-------------------------------------   ---- 
End-of-path arrival time (ps)           3848
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:mosi_hs_reg\/clock_0                    macrocell49         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:mosi_hs_reg\/q       macrocell49   1250   1250  34309  RISE       1
\emFile:SPI0:BSPIM:mosi_hs_reg\/main_4  macrocell49   2598   3848  34309  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:mosi_hs_reg\/clock_0                    macrocell49         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:Net_1\/q
Path End       : \emFile:Net_1\/main_3
Capture Clock  : \emFile:Net_1\/clock_0
Path slack     : 34599p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:Net_1\/clock_0                                     macrocell48         0      0  RISE       1

Data path
pin name               model name   delay     AT  slack  edge  Fanout
---------------------  -----------  -----  -----  -----  ----  ------
\emFile:Net_1\/q       macrocell48   1250   1250  34599  RISE       1
\emFile:Net_1\/main_3  macrocell48   2308   3558  34599  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:Net_1\/clock_0                                     macrocell48         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:Net_22\/q
Path End       : \emFile:Net_22\/main_3
Capture Clock  : \emFile:Net_22\/clock_0
Path slack     : 34607p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3550
-------------------------------------   ---- 
End-of-path arrival time (ps)           3550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:Net_22\/clock_0                                    macrocell55         0      0  RISE       1

Data path
pin name                model name   delay     AT  slack  edge  Fanout
----------------------  -----------  -----  -----  -----  ----  ------
\emFile:Net_22\/q       macrocell55   1250   1250  34607  RISE       1
\emFile:Net_22\/main_3  macrocell55   2300   3550  34607  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:Net_22\/clock_0                                    macrocell55         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:load_cond\/q
Path End       : \emFile:SPI0:BSPIM:load_cond\/main_8
Capture Clock  : \emFile:SPI0:BSPIM:load_cond\/clock_0
Path slack     : 34613p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3544
-------------------------------------   ---- 
End-of-path arrival time (ps)           3544
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:load_cond\/clock_0                      macrocell51         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:load_cond\/q       macrocell51   1250   1250  34613  RISE       1
\emFile:SPI0:BSPIM:load_cond\/main_8  macrocell51   2294   3544  34613  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:load_cond\/clock_0                      macrocell51         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:mosi_from_dp_reg\/q
Path End       : \emFile:SPI0:BSPIM:mosi_hs_reg\/main_5
Capture Clock  : \emFile:SPI0:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 34613p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3544
-------------------------------------   ---- 
End-of-path arrival time (ps)           3544
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:mosi_from_dp_reg\/clock_0               macrocell52         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:mosi_from_dp_reg\/q  macrocell52   1250   1250  34613  RISE       1
\emFile:SPI0:BSPIM:mosi_hs_reg\/main_5  macrocell49   2294   3544  34613  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:mosi_hs_reg\/clock_0                    macrocell49         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug_UART:BUART:tx_state_0\/q
Path End       : \Debug_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \Debug_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1061554p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Debug_UART_IntClock:R#1 vs. Debug_UART_IntClock:R#2)   1083333
- Setup time                                                             -6190
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15589
-------------------------------------   ----- 
End-of-path arrival time (ps)           15589
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:tx_state_0\/clock_0                      macrocell58         0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\Debug_UART:BUART:tx_state_0\/q                      macrocell58     1250   1250  1061554  RISE       1
\Debug_UART:BUART:counter_load_not\/main_1           macrocell12     7318   8568  1061554  RISE       1
\Debug_UART:BUART:counter_load_not\/q                macrocell12     3350  11918  1061554  RISE       1
\Debug_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell4   3672  15589  1061554  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell4       0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_Telit:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_Telit:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1064423p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -6190
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12720
-------------------------------------   ----- 
End-of-path arrival time (ps)           12720
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell6       0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Telit:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg    datapathcell6    190    190  1064423  RISE       1
\UART_Telit:BUART:counter_load_not\/main_2           macrocell15     5514   5704  1064423  RISE       1
\UART_Telit:BUART:counter_load_not\/q                macrocell15     3350   9054  1064423  RISE       1
\UART_Telit:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell6   3666  12720  1064423  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell6       0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_Telit:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_Telit:BUART:sRX:RxBitCounter\/clock
Path slack     : 1064769p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -5360
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077973

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13204
-------------------------------------   ----- 
End-of-path arrival time (ps)           13204
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:tx_ctrl_mark_last\/clock_0               macrocell66         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Telit:BUART:tx_ctrl_mark_last\/q     macrocell66   1250   1250  1064769  RISE       1
\UART_Telit:BUART:rx_counter_load\/main_0  macrocell18   6353   7603  1064769  RISE       1
\UART_Telit:BUART:rx_counter_load\/q       macrocell18   3350  10953  1064769  RISE       1
\UART_Telit:BUART:sRX:RxBitCounter\/load   count7cell    2252  13204  1064769  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug_UART:BUART:tx_state_2\/q
Path End       : \Debug_UART:BUART:sTX:TxSts\/status_0
Capture Clock  : \Debug_UART:BUART:sTX:TxSts\/clock
Path slack     : 1066609p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Debug_UART_IntClock:R#1 vs. Debug_UART_IntClock:R#2)   1083333
- Setup time                                                              -500
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16224
-------------------------------------   ----- 
End-of-path arrival time (ps)           16224
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:tx_state_2\/clock_0                      macrocell59         0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\Debug_UART:BUART:tx_state_2\/q        macrocell59    1250   1250  1064638  RISE       1
\Debug_UART:BUART:tx_status_0\/main_4  macrocell13    7940   9190  1066609  RISE       1
\Debug_UART:BUART:tx_status_0\/q       macrocell13    3350  12540  1066609  RISE       1
\Debug_UART:BUART:sTX:TxSts\/status_0  statusicell4   3684  16224  1066609  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:sTX:TxSts\/clock                         statusicell4        0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug_UART:BUART:tx_state_1\/q
Path End       : \Debug_UART:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \Debug_UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1067182p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Debug_UART_IntClock:R#1 vs. Debug_UART_IntClock:R#2)   1083333
- Setup time                                                             -6010
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10142
-------------------------------------   ----- 
End-of-path arrival time (ps)           10142
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:tx_state_1\/clock_0                      macrocell57         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\Debug_UART:BUART:tx_state_1\/q                macrocell57     1250   1250  1064766  RISE       1
\Debug_UART:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell3   8892  10142  1067182  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell3       0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \Debug_UART:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \Debug_UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1068690p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Debug_UART_IntClock:R#1 vs. Debug_UART_IntClock:R#2)   1083333
- Setup time                                                             -6010
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8633
-------------------------------------   ---- 
End-of-path arrival time (ps)           8633
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell4       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\Debug_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell4    190    190  1065448  RISE       1
\Debug_UART:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell3   8443   8633  1068690  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell3       0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug_UART:BUART:tx_state_1\/q
Path End       : \Debug_UART:BUART:txn\/main_1
Capture Clock  : \Debug_UART:BUART:txn\/clock_0
Path slack     : 1069123p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Debug_UART_IntClock:R#1 vs. Debug_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10700
-------------------------------------   ----- 
End-of-path arrival time (ps)           10700
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:tx_state_1\/clock_0                      macrocell57         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\Debug_UART:BUART:tx_state_1\/q  macrocell57   1250   1250  1064766  RISE       1
\Debug_UART:BUART:txn\/main_1    macrocell56   9450  10700  1069123  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:txn\/clock_0                             macrocell56         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_Telit:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART_Telit:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1069200p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -6010
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8124
-------------------------------------   ---- 
End-of-path arrival time (ps)           8124
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:tx_ctrl_mark_last\/clock_0               macrocell66         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Telit:BUART:tx_ctrl_mark_last\/q         macrocell66     1250   1250  1064769  RISE       1
\UART_Telit:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell7   6874   8124  1069200  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:sRX:RxShifter:u0\/clock                  datapathcell7       0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug_UART:BUART:tx_state_2\/q
Path End       : \Debug_UART:BUART:txn\/main_4
Capture Clock  : \Debug_UART:BUART:txn\/clock_0
Path slack     : 1069315p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Debug_UART_IntClock:R#1 vs. Debug_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10508
-------------------------------------   ----- 
End-of-path arrival time (ps)           10508
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:tx_state_2\/clock_0                      macrocell59         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\Debug_UART:BUART:tx_state_2\/q  macrocell59   1250   1250  1064638  RISE       1
\Debug_UART:BUART:txn\/main_4    macrocell56   9258  10508  1069315  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:txn\/clock_0                             macrocell56         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_Telit:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART_Telit:BUART:sTX:TxSts\/clock
Path slack     : 1069956p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                              -500
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12877
-------------------------------------   ----- 
End-of-path arrival time (ps)           12877
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:sTX:TxShifter:u0\/clock                  datapathcell5       0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Telit:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell5   3580   3580  1069956  RISE       1
\UART_Telit:BUART:tx_status_0\/main_3                 macrocell16     3632   7212  1069956  RISE       1
\UART_Telit:BUART:tx_status_0\/q                      macrocell16     3350  10562  1069956  RISE       1
\UART_Telit:BUART:sTX:TxSts\/status_0                 statusicell5    2315  12877  1069956  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:sTX:TxSts\/clock                         statusicell5        0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug_UART:BUART:tx_state_2\/q
Path End       : \Debug_UART:BUART:tx_state_0\/main_4
Capture Clock  : \Debug_UART:BUART:tx_state_0\/clock_0
Path slack     : 1070634p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Debug_UART_IntClock:R#1 vs. Debug_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9190
-------------------------------------   ---- 
End-of-path arrival time (ps)           9190
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:tx_state_2\/clock_0                      macrocell59         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\Debug_UART:BUART:tx_state_2\/q       macrocell59   1250   1250  1064638  RISE       1
\Debug_UART:BUART:tx_state_0\/main_4  macrocell58   7940   9190  1070634  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:tx_state_0\/clock_0                      macrocell58         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug_UART:BUART:tx_state_2\/q
Path End       : \Debug_UART:BUART:tx_bitclk\/main_3
Capture Clock  : \Debug_UART:BUART:tx_bitclk\/clock_0
Path slack     : 1070634p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Debug_UART_IntClock:R#1 vs. Debug_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9190
-------------------------------------   ---- 
End-of-path arrival time (ps)           9190
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:tx_state_2\/clock_0                      macrocell59         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\Debug_UART:BUART:tx_state_2\/q      macrocell59   1250   1250  1064638  RISE       1
\Debug_UART:BUART:tx_bitclk\/main_3  macrocell60   7940   9190  1070634  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:tx_bitclk\/clock_0                       macrocell60         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_Telit:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART_Telit:BUART:sRX:RxSts\/clock
Path slack     : 1070769p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                              -500
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12065
-------------------------------------   ----- 
End-of-path arrival time (ps)           12065
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:sRX:RxShifter:u0\/clock                  datapathcell7       0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Telit:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell7   3580   3580  1070769  RISE       1
\UART_Telit:BUART:rx_status_4\/main_1                 macrocell20     2253   5833  1070769  RISE       1
\UART_Telit:BUART:rx_status_4\/q                      macrocell20     3350   9183  1070769  RISE       1
\UART_Telit:BUART:sRX:RxSts\/status_4                 statusicell6    2881  12065  1070769  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:sRX:RxSts\/clock                         statusicell6        0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug_UART:BUART:tx_state_0\/q
Path End       : \Debug_UART:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \Debug_UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1070931p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Debug_UART_IntClock:R#1 vs. Debug_UART_IntClock:R#2)   1083333
- Setup time                                                             -6010
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6392
-------------------------------------   ---- 
End-of-path arrival time (ps)           6392
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:tx_state_0\/clock_0                      macrocell58         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\Debug_UART:BUART:tx_state_0\/q                macrocell58     1250   1250  1061554  RISE       1
\Debug_UART:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell3   5142   6392  1070931  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell3       0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_Telit:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART_Telit:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1071073p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -6010
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6250
-------------------------------------   ---- 
End-of-path arrival time (ps)           6250
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell6       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Telit:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell6    190    190  1064423  RISE       1
\UART_Telit:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell5   6060   6250  1071073  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:sTX:TxShifter:u0\/clock                  datapathcell5       0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug_UART:BUART:tx_bitclk\/q
Path End       : \Debug_UART:BUART:tx_state_1\/main_5
Capture Clock  : \Debug_UART:BUART:tx_state_1\/clock_0
Path slack     : 1071101p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Debug_UART_IntClock:R#1 vs. Debug_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8723
-------------------------------------   ---- 
End-of-path arrival time (ps)           8723
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:tx_bitclk\/clock_0                       macrocell60         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\Debug_UART:BUART:tx_bitclk\/q        macrocell60   1250   1250  1071101  RISE       1
\Debug_UART:BUART:tx_state_1\/main_5  macrocell57   7473   8723  1071101  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:tx_state_1\/clock_0                      macrocell57         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug_UART:BUART:tx_bitclk\/q
Path End       : \Debug_UART:BUART:tx_state_2\/main_5
Capture Clock  : \Debug_UART:BUART:tx_state_2\/clock_0
Path slack     : 1071101p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Debug_UART_IntClock:R#1 vs. Debug_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8723
-------------------------------------   ---- 
End-of-path arrival time (ps)           8723
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:tx_bitclk\/clock_0                       macrocell60         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\Debug_UART:BUART:tx_bitclk\/q        macrocell60   1250   1250  1071101  RISE       1
\Debug_UART:BUART:tx_state_2\/main_5  macrocell59   7473   8723  1071101  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:tx_state_2\/clock_0                      macrocell59         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:tx_state_1\/q
Path End       : \UART_Telit:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART_Telit:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1071230p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -6010
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6093
-------------------------------------   ---- 
End-of-path arrival time (ps)           6093
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:tx_state_1\/clock_0                      macrocell62         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Telit:BUART:tx_state_1\/q                macrocell62     1250   1250  1065031  RISE       1
\UART_Telit:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell5   4843   6093  1071230  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:sTX:TxShifter:u0\/clock                  datapathcell5       0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug_UART:BUART:tx_state_0\/q
Path End       : \Debug_UART:BUART:tx_state_1\/main_1
Capture Clock  : \Debug_UART:BUART:tx_state_1\/clock_0
Path slack     : 1071242p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Debug_UART_IntClock:R#1 vs. Debug_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8581
-------------------------------------   ---- 
End-of-path arrival time (ps)           8581
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:tx_state_0\/clock_0                      macrocell58         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\Debug_UART:BUART:tx_state_0\/q       macrocell58   1250   1250  1061554  RISE       1
\Debug_UART:BUART:tx_state_1\/main_1  macrocell57   7331   8581  1071242  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:tx_state_1\/clock_0                      macrocell57         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug_UART:BUART:tx_state_0\/q
Path End       : \Debug_UART:BUART:tx_state_2\/main_1
Capture Clock  : \Debug_UART:BUART:tx_state_2\/clock_0
Path slack     : 1071242p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Debug_UART_IntClock:R#1 vs. Debug_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8581
-------------------------------------   ---- 
End-of-path arrival time (ps)           8581
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:tx_state_0\/clock_0                      macrocell58         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\Debug_UART:BUART:tx_state_0\/q       macrocell58   1250   1250  1061554  RISE       1
\Debug_UART:BUART:tx_state_2\/main_1  macrocell59   7331   8581  1071242  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:tx_state_2\/clock_0                      macrocell59         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug_UART:BUART:tx_state_1\/q
Path End       : \Debug_UART:BUART:tx_state_0\/main_0
Capture Clock  : \Debug_UART:BUART:tx_state_0\/clock_0
Path slack     : 1071390p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Debug_UART_IntClock:R#1 vs. Debug_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8433
-------------------------------------   ---- 
End-of-path arrival time (ps)           8433
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:tx_state_1\/clock_0                      macrocell57         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\Debug_UART:BUART:tx_state_1\/q       macrocell57   1250   1250  1064766  RISE       1
\Debug_UART:BUART:tx_state_0\/main_0  macrocell58   7183   8433  1071390  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:tx_state_0\/clock_0                      macrocell58         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug_UART:BUART:tx_state_1\/q
Path End       : \Debug_UART:BUART:tx_bitclk\/main_0
Capture Clock  : \Debug_UART:BUART:tx_bitclk\/clock_0
Path slack     : 1071390p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Debug_UART_IntClock:R#1 vs. Debug_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8433
-------------------------------------   ---- 
End-of-path arrival time (ps)           8433
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:tx_state_1\/clock_0                      macrocell57         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\Debug_UART:BUART:tx_state_1\/q      macrocell57   1250   1250  1064766  RISE       1
\Debug_UART:BUART:tx_bitclk\/main_0  macrocell60   7183   8433  1071390  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:tx_bitclk\/clock_0                       macrocell60         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \Debug_UART:BUART:tx_state_0\/main_2
Capture Clock  : \Debug_UART:BUART:tx_state_0\/clock_0
Path slack     : 1071934p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Debug_UART_IntClock:R#1 vs. Debug_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7890
-------------------------------------   ---- 
End-of-path arrival time (ps)           7890
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell4       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\Debug_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell4    190    190  1065448  RISE       1
\Debug_UART:BUART:tx_state_0\/main_2               macrocell58     7700   7890  1071934  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:tx_state_0\/clock_0                      macrocell58         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \Debug_UART:BUART:tx_bitclk\/main_2
Capture Clock  : \Debug_UART:BUART:tx_bitclk\/clock_0
Path slack     : 1071934p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Debug_UART_IntClock:R#1 vs. Debug_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7890
-------------------------------------   ---- 
End-of-path arrival time (ps)           7890
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell4       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\Debug_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell4    190    190  1065448  RISE       1
\Debug_UART:BUART:tx_bitclk\/main_2                macrocell60     7700   7890  1071934  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:tx_bitclk\/clock_0                       macrocell60         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug_UART:BUART:tx_bitclk\/q
Path End       : \Debug_UART:BUART:txn\/main_6
Capture Clock  : \Debug_UART:BUART:txn\/clock_0
Path slack     : 1071985p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Debug_UART_IntClock:R#1 vs. Debug_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7838
-------------------------------------   ---- 
End-of-path arrival time (ps)           7838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:tx_bitclk\/clock_0                       macrocell60         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\Debug_UART:BUART:tx_bitclk\/q  macrocell60   1250   1250  1071101  RISE       1
\Debug_UART:BUART:txn\/main_6   macrocell56   6588   7838  1071985  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:txn\/clock_0                             macrocell56         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:tx_bitclk\/q
Path End       : \UART_Telit:BUART:txn\/main_6
Capture Clock  : \UART_Telit:BUART:txn\/clock_0
Path slack     : 1072088p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7735
-------------------------------------   ---- 
End-of-path arrival time (ps)           7735
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:tx_bitclk\/clock_0                       macrocell65         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Telit:BUART:tx_bitclk\/q  macrocell65   1250   1250  1072088  RISE       1
\UART_Telit:BUART:txn\/main_6   macrocell61   6485   7735  1072088  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:txn\/clock_0                             macrocell61         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:rx_bitclk_enable\/q
Path End       : \UART_Telit:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART_Telit:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1072146p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -6010
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5177
-------------------------------------   ---- 
End-of-path arrival time (ps)           5177
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:rx_bitclk_enable\/clock_0                macrocell71         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Telit:BUART:rx_bitclk_enable\/q          macrocell71     1250   1250  1072146  RISE       1
\UART_Telit:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell7   3927   5177  1072146  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:sRX:RxShifter:u0\/clock                  datapathcell7       0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_Telit:BUART:rx_state_0\/main_0
Capture Clock  : \UART_Telit:BUART:rx_state_0\/clock_0
Path slack     : 1072221p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7603
-------------------------------------   ---- 
End-of-path arrival time (ps)           7603
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:tx_ctrl_mark_last\/clock_0               macrocell66         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Telit:BUART:tx_ctrl_mark_last\/q  macrocell66   1250   1250  1064769  RISE       1
\UART_Telit:BUART:rx_state_0\/main_0    macrocell67   6353   7603  1072221  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:rx_state_0\/clock_0                      macrocell67         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_Telit:BUART:rx_state_3\/main_0
Capture Clock  : \UART_Telit:BUART:rx_state_3\/clock_0
Path slack     : 1072221p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7603
-------------------------------------   ---- 
End-of-path arrival time (ps)           7603
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:tx_ctrl_mark_last\/clock_0               macrocell66         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Telit:BUART:tx_ctrl_mark_last\/q  macrocell66   1250   1250  1064769  RISE       1
\UART_Telit:BUART:rx_state_3\/main_0    macrocell69   6353   7603  1072221  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:rx_state_3\/clock_0                      macrocell69         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART_Telit:BUART:txn\/main_3
Capture Clock  : \UART_Telit:BUART:txn\/clock_0
Path slack     : 1072511p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7313
-------------------------------------   ---- 
End-of-path arrival time (ps)           7313
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:sTX:TxShifter:u0\/clock                  datapathcell5       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Telit:BUART:sTX:TxShifter:u0\/so_comb  datapathcell5   4370   4370  1072511  RISE       1
\UART_Telit:BUART:txn\/main_3                macrocell61     2943   7313  1072511  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:txn\/clock_0                             macrocell61         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_Telit:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART_Telit:BUART:rx_load_fifo\/clock_0
Path slack     : 1072604p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7220
-------------------------------------   ---- 
End-of-path arrival time (ps)           7220
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:tx_ctrl_mark_last\/clock_0               macrocell66         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Telit:BUART:tx_ctrl_mark_last\/q  macrocell66   1250   1250  1064769  RISE       1
\UART_Telit:BUART:rx_load_fifo\/main_0  macrocell68   5970   7220  1072604  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:rx_load_fifo\/clock_0                    macrocell68         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_Telit:BUART:rx_state_2\/main_0
Capture Clock  : \UART_Telit:BUART:rx_state_2\/clock_0
Path slack     : 1072604p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7220
-------------------------------------   ---- 
End-of-path arrival time (ps)           7220
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:tx_ctrl_mark_last\/clock_0               macrocell66         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Telit:BUART:tx_ctrl_mark_last\/q  macrocell66   1250   1250  1064769  RISE       1
\UART_Telit:BUART:rx_state_2\/main_0    macrocell70   5970   7220  1072604  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:rx_state_2\/clock_0                      macrocell70         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_Telit:BUART:rx_status_3\/main_0
Capture Clock  : \UART_Telit:BUART:rx_status_3\/clock_0
Path slack     : 1072604p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7220
-------------------------------------   ---- 
End-of-path arrival time (ps)           7220
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:tx_ctrl_mark_last\/clock_0               macrocell66         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Telit:BUART:tx_ctrl_mark_last\/q  macrocell66   1250   1250  1064769  RISE       1
\UART_Telit:BUART:rx_status_3\/main_0   macrocell75   5970   7220  1072604  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:rx_status_3\/clock_0                     macrocell75         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_Telit:BUART:tx_state_0\/main_3
Capture Clock  : \UART_Telit:BUART:tx_state_0\/clock_0
Path slack     : 1072612p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7212
-------------------------------------   ---- 
End-of-path arrival time (ps)           7212
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:sTX:TxShifter:u0\/clock                  datapathcell5       0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Telit:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell5   3580   3580  1069956  RISE       1
\UART_Telit:BUART:tx_state_0\/main_3                  macrocell63     3632   7212  1072612  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:tx_state_0\/clock_0                      macrocell63         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_Telit:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART_Telit:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1072618p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7205
-------------------------------------   ---- 
End-of-path arrival time (ps)           7205
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:tx_ctrl_mark_last\/clock_0               macrocell66         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Telit:BUART:tx_ctrl_mark_last\/q        macrocell66   1250   1250  1064769  RISE       1
\UART_Telit:BUART:rx_state_stop1_reg\/main_0  macrocell72   5955   7205  1072618  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:rx_state_stop1_reg\/clock_0              macrocell72         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug_UART:BUART:tx_state_0\/q
Path End       : \Debug_UART:BUART:txn\/main_2
Capture Clock  : \Debug_UART:BUART:txn\/clock_0
Path slack     : 1072872p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Debug_UART_IntClock:R#1 vs. Debug_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6951
-------------------------------------   ---- 
End-of-path arrival time (ps)           6951
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:tx_state_0\/clock_0                      macrocell58         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\Debug_UART:BUART:tx_state_0\/q  macrocell58   1250   1250  1061554  RISE       1
\Debug_UART:BUART:txn\/main_2    macrocell56   5701   6951  1072872  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:txn\/clock_0                             macrocell56         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:rx_state_0\/q
Path End       : \UART_Telit:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART_Telit:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1072896p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -6010
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4427
-------------------------------------   ---- 
End-of-path arrival time (ps)           4427
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:rx_state_0\/clock_0                      macrocell67         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Telit:BUART:rx_state_0\/q                macrocell67     1250   1250  1067988  RISE       1
\UART_Telit:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell7   3177   4427  1072896  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:sRX:RxShifter:u0\/clock                  datapathcell7       0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:tx_state_0\/q
Path End       : \UART_Telit:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART_Telit:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1073109p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -6010
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4215
-------------------------------------   ---- 
End-of-path arrival time (ps)           4215
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:tx_state_0\/clock_0                      macrocell63         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Telit:BUART:tx_state_0\/q                macrocell63     1250   1250  1065801  RISE       1
\UART_Telit:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell5   2965   4215  1073109  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:sTX:TxShifter:u0\/clock                  datapathcell5       0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug_UART:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \Debug_UART:BUART:txn\/main_3
Capture Clock  : \Debug_UART:BUART:txn\/clock_0
Path slack     : 1073129p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Debug_UART_IntClock:R#1 vs. Debug_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6694
-------------------------------------   ---- 
End-of-path arrival time (ps)           6694
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell3       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\Debug_UART:BUART:sTX:TxShifter:u0\/so_comb  datapathcell3   4370   4370  1073129  RISE       1
\Debug_UART:BUART:txn\/main_3                macrocell56     2324   6694  1073129  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:txn\/clock_0                             macrocell56         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \Debug_UART:BUART:txn\/main_5
Capture Clock  : \Debug_UART:BUART:txn\/clock_0
Path slack     : 1073262p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Debug_UART_IntClock:R#1 vs. Debug_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6561
-------------------------------------   ---- 
End-of-path arrival time (ps)           6561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell4       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\Debug_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell4    190    190  1073262  RISE       1
\Debug_UART:BUART:txn\/main_5                      macrocell56     6371   6561  1073262  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:txn\/clock_0                             macrocell56         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug_UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \Debug_UART:BUART:tx_state_0\/main_3
Capture Clock  : \Debug_UART:BUART:tx_state_0\/clock_0
Path slack     : 1073329p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Debug_UART_IntClock:R#1 vs. Debug_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6494
-------------------------------------   ---- 
End-of-path arrival time (ps)           6494
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell3       0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\Debug_UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell3   3580   3580  1069305  RISE       1
\Debug_UART:BUART:tx_state_0\/main_3                  macrocell58     2914   6494  1073329  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:tx_state_0\/clock_0                      macrocell58         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_Telit:BUART:tx_state_0\/main_2
Capture Clock  : \UART_Telit:BUART:tx_state_0\/clock_0
Path slack     : 1073556p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6267
-------------------------------------   ---- 
End-of-path arrival time (ps)           6267
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell6       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Telit:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell6    190    190  1064423  RISE       1
\UART_Telit:BUART:tx_state_0\/main_2               macrocell63     6077   6267  1073556  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:tx_state_0\/clock_0                      macrocell63         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_Telit:BUART:tx_bitclk\/main_2
Capture Clock  : \UART_Telit:BUART:tx_bitclk\/clock_0
Path slack     : 1073556p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6267
-------------------------------------   ---- 
End-of-path arrival time (ps)           6267
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell6       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Telit:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell6    190    190  1064423  RISE       1
\UART_Telit:BUART:tx_bitclk\/main_2                macrocell65     6077   6267  1073556  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:tx_bitclk\/clock_0                       macrocell65         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_Telit:BUART:rx_state_0\/main_10
Capture Clock  : \UART_Telit:BUART:rx_state_0\/clock_0
Path slack     : 1073787p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6036
-------------------------------------   ---- 
End-of-path arrival time (ps)           6036
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Telit:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1073787  RISE       1
\UART_Telit:BUART:rx_state_0\/main_10        macrocell67   4096   6036  1073787  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:rx_state_0\/clock_0                      macrocell67         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_Telit:BUART:rx_state_3\/main_7
Capture Clock  : \UART_Telit:BUART:rx_state_3\/clock_0
Path slack     : 1073787p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6036
-------------------------------------   ---- 
End-of-path arrival time (ps)           6036
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Telit:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1073787  RISE       1
\UART_Telit:BUART:rx_state_3\/main_7         macrocell69   4096   6036  1073787  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:rx_state_3\/clock_0                      macrocell69         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_0/q
Path End       : \UART_Telit:BUART:rx_status_3\/main_7
Capture Clock  : \UART_Telit:BUART:rx_status_3\/clock_0
Path slack     : 1073796p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6027
-------------------------------------   ---- 
End-of-path arrival time (ps)           6027
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell74         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
MODIN5_0/q                             macrocell74   1250   1250  1069196  RISE       1
\UART_Telit:BUART:rx_status_3\/main_7  macrocell75   4777   6027  1073796  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:rx_status_3\/clock_0                     macrocell75         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_1/q
Path End       : \UART_Telit:BUART:rx_status_3\/main_6
Capture Clock  : \UART_Telit:BUART:rx_status_3\/clock_0
Path slack     : 1074004p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5819
-------------------------------------   ---- 
End-of-path arrival time (ps)           5819
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell73         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
MODIN5_1/q                             macrocell73   1250   1250  1068991  RISE       1
\UART_Telit:BUART:rx_status_3\/main_6  macrocell75   4569   5819  1074004  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:rx_status_3\/clock_0                     macrocell75         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:tx_bitclk\/q
Path End       : \UART_Telit:BUART:tx_state_0\/main_5
Capture Clock  : \UART_Telit:BUART:tx_state_0\/clock_0
Path slack     : 1074115p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5708
-------------------------------------   ---- 
End-of-path arrival time (ps)           5708
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:tx_bitclk\/clock_0                       macrocell65         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Telit:BUART:tx_bitclk\/q        macrocell65   1250   1250  1072088  RISE       1
\UART_Telit:BUART:tx_state_0\/main_5  macrocell63   4458   5708  1074115  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:tx_state_0\/clock_0                      macrocell63         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_Telit:BUART:tx_state_1\/main_2
Capture Clock  : \UART_Telit:BUART:tx_state_1\/clock_0
Path slack     : 1074119p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5704
-------------------------------------   ---- 
End-of-path arrival time (ps)           5704
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell6       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Telit:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell6    190    190  1064423  RISE       1
\UART_Telit:BUART:tx_state_1\/main_2               macrocell62     5514   5704  1074119  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:tx_state_1\/clock_0                      macrocell62         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_Telit:BUART:tx_state_2\/main_2
Capture Clock  : \UART_Telit:BUART:tx_state_2\/clock_0
Path slack     : 1074119p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5704
-------------------------------------   ---- 
End-of-path arrival time (ps)           5704
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell6       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Telit:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell6    190    190  1064423  RISE       1
\UART_Telit:BUART:tx_state_2\/main_2               macrocell64     5514   5704  1074119  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:tx_state_2\/clock_0                      macrocell64         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:rx_bitclk_enable\/q
Path End       : \UART_Telit:BUART:rx_state_0\/main_2
Capture Clock  : \UART_Telit:BUART:rx_state_0\/clock_0
Path slack     : 1074121p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5703
-------------------------------------   ---- 
End-of-path arrival time (ps)           5703
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:rx_bitclk_enable\/clock_0                macrocell71         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Telit:BUART:rx_bitclk_enable\/q  macrocell71   1250   1250  1072146  RISE       1
\UART_Telit:BUART:rx_state_0\/main_2   macrocell67   4453   5703  1074121  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:rx_state_0\/clock_0                      macrocell67         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:rx_bitclk_enable\/q
Path End       : \UART_Telit:BUART:rx_state_3\/main_2
Capture Clock  : \UART_Telit:BUART:rx_state_3\/clock_0
Path slack     : 1074121p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5703
-------------------------------------   ---- 
End-of-path arrival time (ps)           5703
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:rx_bitclk_enable\/clock_0                macrocell71         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Telit:BUART:rx_bitclk_enable\/q  macrocell71   1250   1250  1072146  RISE       1
\UART_Telit:BUART:rx_state_3\/main_2   macrocell69   4453   5703  1074121  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:rx_state_3\/clock_0                      macrocell69         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:tx_bitclk\/q
Path End       : \UART_Telit:BUART:tx_state_1\/main_5
Capture Clock  : \UART_Telit:BUART:tx_state_1\/clock_0
Path slack     : 1074142p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5682
-------------------------------------   ---- 
End-of-path arrival time (ps)           5682
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:tx_bitclk\/clock_0                       macrocell65         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Telit:BUART:tx_bitclk\/q        macrocell65   1250   1250  1072088  RISE       1
\UART_Telit:BUART:tx_state_1\/main_5  macrocell62   4432   5682  1074142  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:tx_state_1\/clock_0                      macrocell62         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:tx_bitclk\/q
Path End       : \UART_Telit:BUART:tx_state_2\/main_5
Capture Clock  : \UART_Telit:BUART:tx_state_2\/clock_0
Path slack     : 1074142p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5682
-------------------------------------   ---- 
End-of-path arrival time (ps)           5682
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:tx_bitclk\/clock_0                       macrocell65         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Telit:BUART:tx_bitclk\/q        macrocell65   1250   1250  1072088  RISE       1
\UART_Telit:BUART:tx_state_2\/main_5  macrocell64   4432   5682  1074142  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:tx_state_2\/clock_0                      macrocell64         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug_UART:BUART:tx_bitclk\/q
Path End       : \Debug_UART:BUART:tx_state_0\/main_5
Capture Clock  : \Debug_UART:BUART:tx_state_0\/clock_0
Path slack     : 1074177p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Debug_UART_IntClock:R#1 vs. Debug_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5646
-------------------------------------   ---- 
End-of-path arrival time (ps)           5646
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:tx_bitclk\/clock_0                       macrocell60         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\Debug_UART:BUART:tx_bitclk\/q        macrocell60   1250   1250  1071101  RISE       1
\Debug_UART:BUART:tx_state_0\/main_5  macrocell58   4396   5646  1074177  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:tx_state_0\/clock_0                      macrocell58         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:tx_state_1\/q
Path End       : \UART_Telit:BUART:tx_state_0\/main_0
Capture Clock  : \UART_Telit:BUART:tx_state_0\/clock_0
Path slack     : 1074307p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5517
-------------------------------------   ---- 
End-of-path arrival time (ps)           5517
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:tx_state_1\/clock_0                      macrocell62         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Telit:BUART:tx_state_1\/q       macrocell62   1250   1250  1065031  RISE       1
\UART_Telit:BUART:tx_state_0\/main_0  macrocell63   4267   5517  1074307  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:tx_state_0\/clock_0                      macrocell63         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:tx_state_1\/q
Path End       : \UART_Telit:BUART:tx_bitclk\/main_0
Capture Clock  : \UART_Telit:BUART:tx_bitclk\/clock_0
Path slack     : 1074307p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5517
-------------------------------------   ---- 
End-of-path arrival time (ps)           5517
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:tx_state_1\/clock_0                      macrocell62         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Telit:BUART:tx_state_1\/q      macrocell62   1250   1250  1065031  RISE       1
\UART_Telit:BUART:tx_bitclk\/main_0  macrocell65   4267   5517  1074307  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:tx_bitclk\/clock_0                       macrocell65         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_Telit:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART_Telit:BUART:rx_load_fifo\/clock_0
Path slack     : 1074322p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5501
-------------------------------------   ---- 
End-of-path arrival time (ps)           5501
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Telit:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1073787  RISE       1
\UART_Telit:BUART:rx_load_fifo\/main_7       macrocell68   3561   5501  1074322  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:rx_load_fifo\/clock_0                    macrocell68         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_Telit:BUART:rx_state_2\/main_9
Capture Clock  : \UART_Telit:BUART:rx_state_2\/clock_0
Path slack     : 1074322p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5501
-------------------------------------   ---- 
End-of-path arrival time (ps)           5501
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Telit:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1073787  RISE       1
\UART_Telit:BUART:rx_state_2\/main_9         macrocell70   3561   5501  1074322  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:rx_state_2\/clock_0                      macrocell70         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug_UART:BUART:tx_state_0\/q
Path End       : \Debug_UART:BUART:tx_state_0\/main_1
Capture Clock  : \Debug_UART:BUART:tx_state_0\/clock_0
Path slack     : 1074476p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Debug_UART_IntClock:R#1 vs. Debug_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5348
-------------------------------------   ---- 
End-of-path arrival time (ps)           5348
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:tx_state_0\/clock_0                      macrocell58         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\Debug_UART:BUART:tx_state_0\/q       macrocell58   1250   1250  1061554  RISE       1
\Debug_UART:BUART:tx_state_0\/main_1  macrocell58   4098   5348  1074476  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:tx_state_0\/clock_0                      macrocell58         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug_UART:BUART:tx_state_0\/q
Path End       : \Debug_UART:BUART:tx_bitclk\/main_1
Capture Clock  : \Debug_UART:BUART:tx_bitclk\/clock_0
Path slack     : 1074476p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Debug_UART_IntClock:R#1 vs. Debug_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5348
-------------------------------------   ---- 
End-of-path arrival time (ps)           5348
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:tx_state_0\/clock_0                      macrocell58         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\Debug_UART:BUART:tx_state_0\/q      macrocell58   1250   1250  1061554  RISE       1
\Debug_UART:BUART:tx_bitclk\/main_1  macrocell60   4098   5348  1074476  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:tx_bitclk\/clock_0                       macrocell60         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug_UART:BUART:tx_state_1\/q
Path End       : \Debug_UART:BUART:tx_state_1\/main_0
Capture Clock  : \Debug_UART:BUART:tx_state_1\/clock_0
Path slack     : 1074479p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Debug_UART_IntClock:R#1 vs. Debug_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5344
-------------------------------------   ---- 
End-of-path arrival time (ps)           5344
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:tx_state_1\/clock_0                      macrocell57         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\Debug_UART:BUART:tx_state_1\/q       macrocell57   1250   1250  1064766  RISE       1
\Debug_UART:BUART:tx_state_1\/main_0  macrocell57   4094   5344  1074479  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:tx_state_1\/clock_0                      macrocell57         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug_UART:BUART:tx_state_1\/q
Path End       : \Debug_UART:BUART:tx_state_2\/main_0
Capture Clock  : \Debug_UART:BUART:tx_state_2\/clock_0
Path slack     : 1074479p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Debug_UART_IntClock:R#1 vs. Debug_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5344
-------------------------------------   ---- 
End-of-path arrival time (ps)           5344
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:tx_state_1\/clock_0                      macrocell57         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\Debug_UART:BUART:tx_state_1\/q       macrocell57   1250   1250  1064766  RISE       1
\Debug_UART:BUART:tx_state_2\/main_0  macrocell59   4094   5344  1074479  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:tx_state_2\/clock_0                      macrocell59         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:tx_state_1\/q
Path End       : \UART_Telit:BUART:txn\/main_1
Capture Clock  : \UART_Telit:BUART:txn\/clock_0
Path slack     : 1074484p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5339
-------------------------------------   ---- 
End-of-path arrival time (ps)           5339
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:tx_state_1\/clock_0                      macrocell62         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Telit:BUART:tx_state_1\/q  macrocell62   1250   1250  1065031  RISE       1
\UART_Telit:BUART:txn\/main_1    macrocell61   4089   5339  1074484  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:txn\/clock_0                             macrocell61         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_1/q
Path End       : \UART_Telit:BUART:rx_state_0\/main_6
Capture Clock  : \UART_Telit:BUART:rx_state_0\/clock_0
Path slack     : 1074531p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5292
-------------------------------------   ---- 
End-of-path arrival time (ps)           5292
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell73         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
MODIN5_1/q                            macrocell73   1250   1250  1068991  RISE       1
\UART_Telit:BUART:rx_state_0\/main_6  macrocell67   4042   5292  1074531  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:rx_state_0\/clock_0                      macrocell67         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:tx_state_0\/q
Path End       : \UART_Telit:BUART:txn\/main_2
Capture Clock  : \UART_Telit:BUART:txn\/clock_0
Path slack     : 1074571p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5252
-------------------------------------   ---- 
End-of-path arrival time (ps)           5252
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:tx_state_0\/clock_0                      macrocell63         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Telit:BUART:tx_state_0\/q  macrocell63   1250   1250  1065801  RISE       1
\UART_Telit:BUART:txn\/main_2    macrocell61   4002   5252  1074571  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:txn\/clock_0                             macrocell61         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:tx_state_1\/q
Path End       : \UART_Telit:BUART:tx_state_1\/main_0
Capture Clock  : \UART_Telit:BUART:tx_state_1\/clock_0
Path slack     : 1074727p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5096
-------------------------------------   ---- 
End-of-path arrival time (ps)           5096
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:tx_state_1\/clock_0                      macrocell62         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Telit:BUART:tx_state_1\/q       macrocell62   1250   1250  1065031  RISE       1
\UART_Telit:BUART:tx_state_1\/main_0  macrocell62   3846   5096  1074727  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:tx_state_1\/clock_0                      macrocell62         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:tx_state_1\/q
Path End       : \UART_Telit:BUART:tx_state_2\/main_0
Capture Clock  : \UART_Telit:BUART:tx_state_2\/clock_0
Path slack     : 1074727p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5096
-------------------------------------   ---- 
End-of-path arrival time (ps)           5096
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:tx_state_1\/clock_0                      macrocell62         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Telit:BUART:tx_state_1\/q       macrocell62   1250   1250  1065031  RISE       1
\UART_Telit:BUART:tx_state_2\/main_0  macrocell64   3846   5096  1074727  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:tx_state_2\/clock_0                      macrocell64         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_0/q
Path End       : \UART_Telit:BUART:rx_state_0\/main_7
Capture Clock  : \UART_Telit:BUART:rx_state_0\/clock_0
Path slack     : 1074736p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5088
-------------------------------------   ---- 
End-of-path arrival time (ps)           5088
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell74         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
MODIN5_0/q                            macrocell74   1250   1250  1069196  RISE       1
\UART_Telit:BUART:rx_state_0\/main_7  macrocell67   3838   5088  1074736  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:rx_state_0\/clock_0                      macrocell67         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug_UART:BUART:tx_state_2\/q
Path End       : \Debug_UART:BUART:tx_state_1\/main_3
Capture Clock  : \Debug_UART:BUART:tx_state_1\/clock_0
Path slack     : 1075002p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Debug_UART_IntClock:R#1 vs. Debug_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4822
-------------------------------------   ---- 
End-of-path arrival time (ps)           4822
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:tx_state_2\/clock_0                      macrocell59         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\Debug_UART:BUART:tx_state_2\/q       macrocell59   1250   1250  1064638  RISE       1
\Debug_UART:BUART:tx_state_1\/main_3  macrocell57   3572   4822  1075002  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:tx_state_1\/clock_0                      macrocell57         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug_UART:BUART:tx_state_2\/q
Path End       : \Debug_UART:BUART:tx_state_2\/main_3
Capture Clock  : \Debug_UART:BUART:tx_state_2\/clock_0
Path slack     : 1075002p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Debug_UART_IntClock:R#1 vs. Debug_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4822
-------------------------------------   ---- 
End-of-path arrival time (ps)           4822
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:tx_state_2\/clock_0                      macrocell59         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\Debug_UART:BUART:tx_state_2\/q       macrocell59   1250   1250  1064638  RISE       1
\Debug_UART:BUART:tx_state_2\/main_3  macrocell59   3572   4822  1075002  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:tx_state_2\/clock_0                      macrocell59         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:rx_bitclk_enable\/q
Path End       : \UART_Telit:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART_Telit:BUART:rx_load_fifo\/clock_0
Path slack     : 1075020p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4803
-------------------------------------   ---- 
End-of-path arrival time (ps)           4803
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:rx_bitclk_enable\/clock_0                macrocell71         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Telit:BUART:rx_bitclk_enable\/q   macrocell71   1250   1250  1072146  RISE       1
\UART_Telit:BUART:rx_load_fifo\/main_2  macrocell68   3553   4803  1075020  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:rx_load_fifo\/clock_0                    macrocell68         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:rx_bitclk_enable\/q
Path End       : \UART_Telit:BUART:rx_state_2\/main_2
Capture Clock  : \UART_Telit:BUART:rx_state_2\/clock_0
Path slack     : 1075020p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4803
-------------------------------------   ---- 
End-of-path arrival time (ps)           4803
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:rx_bitclk_enable\/clock_0                macrocell71         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Telit:BUART:rx_bitclk_enable\/q  macrocell71   1250   1250  1072146  RISE       1
\UART_Telit:BUART:rx_state_2\/main_2   macrocell70   3553   4803  1075020  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:rx_state_2\/clock_0                      macrocell70         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:rx_bitclk_enable\/q
Path End       : \UART_Telit:BUART:rx_status_3\/main_2
Capture Clock  : \UART_Telit:BUART:rx_status_3\/clock_0
Path slack     : 1075020p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4803
-------------------------------------   ---- 
End-of-path arrival time (ps)           4803
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:rx_bitclk_enable\/clock_0                macrocell71         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Telit:BUART:rx_bitclk_enable\/q  macrocell71   1250   1250  1072146  RISE       1
\UART_Telit:BUART:rx_status_3\/main_2  macrocell75   3553   4803  1075020  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:rx_status_3\/clock_0                     macrocell75         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_Telit:BUART:txn\/main_5
Capture Clock  : \UART_Telit:BUART:txn\/clock_0
Path slack     : 1075032p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4792
-------------------------------------   ---- 
End-of-path arrival time (ps)           4792
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell6       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Telit:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell6    190    190  1075032  RISE       1
\UART_Telit:BUART:txn\/main_5                      macrocell61     4602   4792  1075032  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:txn\/clock_0                             macrocell61         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:tx_state_2\/q
Path End       : \UART_Telit:BUART:txn\/main_4
Capture Clock  : \UART_Telit:BUART:txn\/clock_0
Path slack     : 1075041p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4783
-------------------------------------   ---- 
End-of-path arrival time (ps)           4783
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:tx_state_2\/clock_0                      macrocell64         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Telit:BUART:tx_state_2\/q  macrocell64   1250   1250  1066271  RISE       1
\UART_Telit:BUART:txn\/main_4    macrocell61   3533   4783  1075041  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:txn\/clock_0                             macrocell61         0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART_Telit:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART_Telit:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1075048p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4775
-------------------------------------   ---- 
End-of-path arrival time (ps)           4775
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Telit:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  1075048  RISE       1
\UART_Telit:BUART:rx_bitclk_enable\/main_2   macrocell71   2835   4775  1075048  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:rx_bitclk_enable\/clock_0                macrocell71         0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_Telit:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART_Telit:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1075049p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4774
-------------------------------------   ---- 
End-of-path arrival time (ps)           4774
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Telit:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1075049  RISE       1
\UART_Telit:BUART:rx_bitclk_enable\/main_1   macrocell71   2834   4774  1075049  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:rx_bitclk_enable\/clock_0                macrocell71         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN5_1/main_1
Capture Clock  : MODIN5_1/clock_0
Path slack     : 1075049p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4774
-------------------------------------   ---- 
End-of-path arrival time (ps)           4774
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Telit:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1075049  RISE       1
MODIN5_1/main_1                              macrocell73   2834   4774  1075049  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell73         0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN5_0/main_1
Capture Clock  : MODIN5_0/clock_0
Path slack     : 1075049p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4774
-------------------------------------   ---- 
End-of-path arrival time (ps)           4774
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Telit:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1075049  RISE       1
MODIN5_0/main_1                              macrocell74   2834   4774  1075049  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell74         0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_Telit:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART_Telit:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1075050p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4773
-------------------------------------   ---- 
End-of-path arrival time (ps)           4773
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Telit:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1075050  RISE       1
\UART_Telit:BUART:rx_bitclk_enable\/main_0   macrocell71   2833   4773  1075050  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:rx_bitclk_enable\/clock_0                macrocell71         0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN5_1/main_0
Capture Clock  : MODIN5_1/clock_0
Path slack     : 1075050p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4773
-------------------------------------   ---- 
End-of-path arrival time (ps)           4773
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Telit:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1075050  RISE       1
MODIN5_1/main_0                              macrocell73   2833   4773  1075050  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell73         0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN5_0/main_0
Capture Clock  : MODIN5_0/clock_0
Path slack     : 1075050p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4773
-------------------------------------   ---- 
End-of-path arrival time (ps)           4773
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Telit:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1075050  RISE       1
MODIN5_0/main_0                              macrocell74   2833   4773  1075050  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell74         0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \Debug_UART:BUART:tx_state_1\/main_4
Capture Clock  : \Debug_UART:BUART:tx_state_1\/clock_0
Path slack     : 1075053p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Debug_UART_IntClock:R#1 vs. Debug_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4770
-------------------------------------   ---- 
End-of-path arrival time (ps)           4770
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell4       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\Debug_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell4    190    190  1073262  RISE       1
\Debug_UART:BUART:tx_state_1\/main_4               macrocell57     4580   4770  1075053  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:tx_state_1\/clock_0                      macrocell57         0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \Debug_UART:BUART:tx_state_2\/main_4
Capture Clock  : \Debug_UART:BUART:tx_state_2\/clock_0
Path slack     : 1075053p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Debug_UART_IntClock:R#1 vs. Debug_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4770
-------------------------------------   ---- 
End-of-path arrival time (ps)           4770
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell4       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\Debug_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell4    190    190  1073262  RISE       1
\Debug_UART:BUART:tx_state_2\/main_4               macrocell59     4580   4770  1075053  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:tx_state_2\/clock_0                      macrocell59         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \Debug_UART:BUART:tx_state_1\/main_2
Capture Clock  : \Debug_UART:BUART:tx_state_1\/clock_0
Path slack     : 1075159p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Debug_UART_IntClock:R#1 vs. Debug_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4664
-------------------------------------   ---- 
End-of-path arrival time (ps)           4664
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell4       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\Debug_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell4    190    190  1065448  RISE       1
\Debug_UART:BUART:tx_state_1\/main_2               macrocell57     4474   4664  1075159  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:tx_state_1\/clock_0                      macrocell57         0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \Debug_UART:BUART:tx_state_2\/main_2
Capture Clock  : \Debug_UART:BUART:tx_state_2\/clock_0
Path slack     : 1075159p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Debug_UART_IntClock:R#1 vs. Debug_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4664
-------------------------------------   ---- 
End-of-path arrival time (ps)           4664
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell4       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\Debug_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell4    190    190  1065448  RISE       1
\Debug_UART:BUART:tx_state_2\/main_2               macrocell59     4474   4664  1075159  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:tx_state_2\/clock_0                      macrocell59         0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_Telit:BUART:rx_state_0\/main_9
Capture Clock  : \UART_Telit:BUART:rx_state_0\/clock_0
Path slack     : 1075172p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4651
-------------------------------------   ---- 
End-of-path arrival time (ps)           4651
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Telit:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1075172  RISE       1
\UART_Telit:BUART:rx_state_0\/main_9         macrocell67   2711   4651  1075172  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:rx_state_0\/clock_0                      macrocell67         0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_Telit:BUART:rx_state_3\/main_6
Capture Clock  : \UART_Telit:BUART:rx_state_3\/clock_0
Path slack     : 1075172p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4651
-------------------------------------   ---- 
End-of-path arrival time (ps)           4651
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Telit:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1075172  RISE       1
\UART_Telit:BUART:rx_state_3\/main_6         macrocell69   2711   4651  1075172  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:rx_state_3\/clock_0                      macrocell69         0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_Telit:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART_Telit:BUART:rx_load_fifo\/clock_0
Path slack     : 1075181p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4642
-------------------------------------   ---- 
End-of-path arrival time (ps)           4642
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Telit:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1075172  RISE       1
\UART_Telit:BUART:rx_load_fifo\/main_6       macrocell68   2702   4642  1075181  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:rx_load_fifo\/clock_0                    macrocell68         0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_Telit:BUART:rx_state_2\/main_8
Capture Clock  : \UART_Telit:BUART:rx_state_2\/clock_0
Path slack     : 1075181p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4642
-------------------------------------   ---- 
End-of-path arrival time (ps)           4642
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Telit:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1075172  RISE       1
\UART_Telit:BUART:rx_state_2\/main_8         macrocell70   2702   4642  1075181  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:rx_state_2\/clock_0                      macrocell70         0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_Telit:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART_Telit:BUART:rx_load_fifo\/clock_0
Path slack     : 1075185p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4639
-------------------------------------   ---- 
End-of-path arrival time (ps)           4639
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Telit:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1075185  RISE       1
\UART_Telit:BUART:rx_load_fifo\/main_5       macrocell68   2699   4639  1075185  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:rx_load_fifo\/clock_0                    macrocell68         0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_Telit:BUART:rx_state_2\/main_7
Capture Clock  : \UART_Telit:BUART:rx_state_2\/clock_0
Path slack     : 1075185p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4639
-------------------------------------   ---- 
End-of-path arrival time (ps)           4639
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Telit:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1075185  RISE       1
\UART_Telit:BUART:rx_state_2\/main_7         macrocell70   2699   4639  1075185  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:rx_state_2\/clock_0                      macrocell70         0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_Telit:BUART:rx_state_0\/main_8
Capture Clock  : \UART_Telit:BUART:rx_state_0\/clock_0
Path slack     : 1075186p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4638
-------------------------------------   ---- 
End-of-path arrival time (ps)           4638
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Telit:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1075185  RISE       1
\UART_Telit:BUART:rx_state_0\/main_8         macrocell67   2698   4638  1075186  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:rx_state_0\/clock_0                      macrocell67         0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_Telit:BUART:rx_state_3\/main_5
Capture Clock  : \UART_Telit:BUART:rx_state_3\/clock_0
Path slack     : 1075186p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4638
-------------------------------------   ---- 
End-of-path arrival time (ps)           4638
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Telit:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1075185  RISE       1
\UART_Telit:BUART:rx_state_3\/main_5         macrocell69   2698   4638  1075186  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:rx_state_3\/clock_0                      macrocell69         0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:rx_state_0\/q
Path End       : \UART_Telit:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART_Telit:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1075405p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4419
-------------------------------------   ---- 
End-of-path arrival time (ps)           4419
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:rx_state_0\/clock_0                      macrocell67         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Telit:BUART:rx_state_0\/q               macrocell67   1250   1250  1067988  RISE       1
\UART_Telit:BUART:rx_state_stop1_reg\/main_1  macrocell72   3169   4419  1075405  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:rx_state_stop1_reg\/clock_0              macrocell72         0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:rx_state_0\/q
Path End       : \UART_Telit:BUART:rx_state_0\/main_1
Capture Clock  : \UART_Telit:BUART:rx_state_0\/clock_0
Path slack     : 1075439p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4384
-------------------------------------   ---- 
End-of-path arrival time (ps)           4384
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:rx_state_0\/clock_0                      macrocell67         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Telit:BUART:rx_state_0\/q       macrocell67   1250   1250  1067988  RISE       1
\UART_Telit:BUART:rx_state_0\/main_1  macrocell67   3134   4384  1075439  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:rx_state_0\/clock_0                      macrocell67         0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:rx_state_0\/q
Path End       : \UART_Telit:BUART:rx_state_3\/main_1
Capture Clock  : \UART_Telit:BUART:rx_state_3\/clock_0
Path slack     : 1075439p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4384
-------------------------------------   ---- 
End-of-path arrival time (ps)           4384
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:rx_state_0\/clock_0                      macrocell67         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Telit:BUART:rx_state_0\/q       macrocell67   1250   1250  1067988  RISE       1
\UART_Telit:BUART:rx_state_3\/main_1  macrocell69   3134   4384  1075439  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:rx_state_3\/clock_0                      macrocell69         0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:rx_state_0\/q
Path End       : \UART_Telit:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART_Telit:BUART:rx_load_fifo\/clock_0
Path slack     : 1075440p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4383
-------------------------------------   ---- 
End-of-path arrival time (ps)           4383
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:rx_state_0\/clock_0                      macrocell67         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Telit:BUART:rx_state_0\/q         macrocell67   1250   1250  1067988  RISE       1
\UART_Telit:BUART:rx_load_fifo\/main_1  macrocell68   3133   4383  1075440  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:rx_load_fifo\/clock_0                    macrocell68         0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:rx_state_0\/q
Path End       : \UART_Telit:BUART:rx_state_2\/main_1
Capture Clock  : \UART_Telit:BUART:rx_state_2\/clock_0
Path slack     : 1075440p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4383
-------------------------------------   ---- 
End-of-path arrival time (ps)           4383
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:rx_state_0\/clock_0                      macrocell67         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Telit:BUART:rx_state_0\/q       macrocell67   1250   1250  1067988  RISE       1
\UART_Telit:BUART:rx_state_2\/main_1  macrocell70   3133   4383  1075440  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:rx_state_2\/clock_0                      macrocell70         0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:rx_state_0\/q
Path End       : \UART_Telit:BUART:rx_status_3\/main_1
Capture Clock  : \UART_Telit:BUART:rx_status_3\/clock_0
Path slack     : 1075440p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4383
-------------------------------------   ---- 
End-of-path arrival time (ps)           4383
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:rx_state_0\/clock_0                      macrocell67         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Telit:BUART:rx_state_0\/q        macrocell67   1250   1250  1067988  RISE       1
\UART_Telit:BUART:rx_status_3\/main_1  macrocell75   3133   4383  1075440  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:rx_status_3\/clock_0                     macrocell75         0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:tx_state_0\/q
Path End       : \UART_Telit:BUART:tx_state_1\/main_1
Capture Clock  : \UART_Telit:BUART:tx_state_1\/clock_0
Path slack     : 1075496p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4327
-------------------------------------   ---- 
End-of-path arrival time (ps)           4327
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:tx_state_0\/clock_0                      macrocell63         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Telit:BUART:tx_state_0\/q       macrocell63   1250   1250  1065801  RISE       1
\UART_Telit:BUART:tx_state_1\/main_1  macrocell62   3077   4327  1075496  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:tx_state_1\/clock_0                      macrocell62         0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:tx_state_0\/q
Path End       : \UART_Telit:BUART:tx_state_2\/main_1
Capture Clock  : \UART_Telit:BUART:tx_state_2\/clock_0
Path slack     : 1075496p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4327
-------------------------------------   ---- 
End-of-path arrival time (ps)           4327
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:tx_state_0\/clock_0                      macrocell63         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Telit:BUART:tx_state_0\/q       macrocell63   1250   1250  1065801  RISE       1
\UART_Telit:BUART:tx_state_2\/main_1  macrocell64   3077   4327  1075496  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:tx_state_2\/clock_0                      macrocell64         0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:tx_state_0\/q
Path End       : \UART_Telit:BUART:tx_state_0\/main_1
Capture Clock  : \UART_Telit:BUART:tx_state_0\/clock_0
Path slack     : 1075500p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4324
-------------------------------------   ---- 
End-of-path arrival time (ps)           4324
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:tx_state_0\/clock_0                      macrocell63         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Telit:BUART:tx_state_0\/q       macrocell63   1250   1250  1065801  RISE       1
\UART_Telit:BUART:tx_state_0\/main_1  macrocell63   3074   4324  1075500  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:tx_state_0\/clock_0                      macrocell63         0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:tx_state_0\/q
Path End       : \UART_Telit:BUART:tx_bitclk\/main_1
Capture Clock  : \UART_Telit:BUART:tx_bitclk\/clock_0
Path slack     : 1075500p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4324
-------------------------------------   ---- 
End-of-path arrival time (ps)           4324
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:tx_state_0\/clock_0                      macrocell63         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Telit:BUART:tx_state_0\/q      macrocell63   1250   1250  1065801  RISE       1
\UART_Telit:BUART:tx_bitclk\/main_1  macrocell65   3074   4324  1075500  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:tx_bitclk\/clock_0                       macrocell65         0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:rx_state_3\/q
Path End       : \UART_Telit:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART_Telit:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1075590p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4234
-------------------------------------   ---- 
End-of-path arrival time (ps)           4234
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:rx_state_3\/clock_0                      macrocell69         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Telit:BUART:rx_state_3\/q               macrocell69   1250   1250  1068140  RISE       1
\UART_Telit:BUART:rx_state_stop1_reg\/main_2  macrocell72   2984   4234  1075590  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:rx_state_stop1_reg\/clock_0              macrocell72         0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:rx_state_3\/q
Path End       : \UART_Telit:BUART:rx_state_0\/main_3
Capture Clock  : \UART_Telit:BUART:rx_state_0\/clock_0
Path slack     : 1075591p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4232
-------------------------------------   ---- 
End-of-path arrival time (ps)           4232
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:rx_state_3\/clock_0                      macrocell69         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Telit:BUART:rx_state_3\/q       macrocell69   1250   1250  1068140  RISE       1
\UART_Telit:BUART:rx_state_0\/main_3  macrocell67   2982   4232  1075591  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:rx_state_0\/clock_0                      macrocell67         0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:rx_state_3\/q
Path End       : \UART_Telit:BUART:rx_state_3\/main_3
Capture Clock  : \UART_Telit:BUART:rx_state_3\/clock_0
Path slack     : 1075591p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4232
-------------------------------------   ---- 
End-of-path arrival time (ps)           4232
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:rx_state_3\/clock_0                      macrocell69         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Telit:BUART:rx_state_3\/q       macrocell69   1250   1250  1068140  RISE       1
\UART_Telit:BUART:rx_state_3\/main_3  macrocell69   2982   4232  1075591  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:rx_state_3\/clock_0                      macrocell69         0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:rx_state_2\/q
Path End       : \UART_Telit:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART_Telit:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1075594p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4230
-------------------------------------   ---- 
End-of-path arrival time (ps)           4230
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:rx_state_2\/clock_0                      macrocell70         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Telit:BUART:rx_state_2\/q               macrocell70   1250   1250  1068150  RISE       1
\UART_Telit:BUART:rx_state_stop1_reg\/main_3  macrocell72   2980   4230  1075594  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:rx_state_stop1_reg\/clock_0              macrocell72         0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:rx_state_2\/q
Path End       : \UART_Telit:BUART:rx_state_0\/main_4
Capture Clock  : \UART_Telit:BUART:rx_state_0\/clock_0
Path slack     : 1075602p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4221
-------------------------------------   ---- 
End-of-path arrival time (ps)           4221
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:rx_state_2\/clock_0                      macrocell70         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Telit:BUART:rx_state_2\/q       macrocell70   1250   1250  1068150  RISE       1
\UART_Telit:BUART:rx_state_0\/main_4  macrocell67   2971   4221  1075602  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:rx_state_0\/clock_0                      macrocell67         0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:rx_state_2\/q
Path End       : \UART_Telit:BUART:rx_state_3\/main_4
Capture Clock  : \UART_Telit:BUART:rx_state_3\/clock_0
Path slack     : 1075602p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4221
-------------------------------------   ---- 
End-of-path arrival time (ps)           4221
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:rx_state_2\/clock_0                      macrocell70         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Telit:BUART:rx_state_2\/q       macrocell70   1250   1250  1068150  RISE       1
\UART_Telit:BUART:rx_state_3\/main_4  macrocell69   2971   4221  1075602  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:rx_state_3\/clock_0                      macrocell69         0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:rx_last\/q
Path End       : \UART_Telit:BUART:rx_state_2\/main_6
Capture Clock  : \UART_Telit:BUART:rx_state_2\/clock_0
Path slack     : 1075676p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4147
-------------------------------------   ---- 
End-of-path arrival time (ps)           4147
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:rx_last\/clock_0                         macrocell76         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Telit:BUART:rx_last\/q          macrocell76   1250   1250  1075676  RISE       1
\UART_Telit:BUART:rx_state_2\/main_6  macrocell70   2897   4147  1075676  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:rx_state_2\/clock_0                      macrocell70         0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:rx_state_2\/q
Path End       : \UART_Telit:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART_Telit:BUART:rx_load_fifo\/clock_0
Path slack     : 1075731p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4093
-------------------------------------   ---- 
End-of-path arrival time (ps)           4093
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:rx_state_2\/clock_0                      macrocell70         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Telit:BUART:rx_state_2\/q         macrocell70   1250   1250  1068150  RISE       1
\UART_Telit:BUART:rx_load_fifo\/main_4  macrocell68   2843   4093  1075731  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:rx_load_fifo\/clock_0                    macrocell68         0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:rx_state_2\/q
Path End       : \UART_Telit:BUART:rx_state_2\/main_4
Capture Clock  : \UART_Telit:BUART:rx_state_2\/clock_0
Path slack     : 1075731p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4093
-------------------------------------   ---- 
End-of-path arrival time (ps)           4093
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:rx_state_2\/clock_0                      macrocell70         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Telit:BUART:rx_state_2\/q       macrocell70   1250   1250  1068150  RISE       1
\UART_Telit:BUART:rx_state_2\/main_4  macrocell70   2843   4093  1075731  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:rx_state_2\/clock_0                      macrocell70         0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:rx_state_2\/q
Path End       : \UART_Telit:BUART:rx_status_3\/main_4
Capture Clock  : \UART_Telit:BUART:rx_status_3\/clock_0
Path slack     : 1075731p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4093
-------------------------------------   ---- 
End-of-path arrival time (ps)           4093
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:rx_state_2\/clock_0                      macrocell70         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Telit:BUART:rx_state_2\/q        macrocell70   1250   1250  1068150  RISE       1
\UART_Telit:BUART:rx_status_3\/main_4  macrocell75   2843   4093  1075731  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:rx_status_3\/clock_0                     macrocell75         0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:rx_state_3\/q
Path End       : \UART_Telit:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART_Telit:BUART:rx_load_fifo\/clock_0
Path slack     : 1075732p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4091
-------------------------------------   ---- 
End-of-path arrival time (ps)           4091
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:rx_state_3\/clock_0                      macrocell69         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Telit:BUART:rx_state_3\/q         macrocell69   1250   1250  1068140  RISE       1
\UART_Telit:BUART:rx_load_fifo\/main_3  macrocell68   2841   4091  1075732  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:rx_load_fifo\/clock_0                    macrocell68         0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:rx_state_3\/q
Path End       : \UART_Telit:BUART:rx_state_2\/main_3
Capture Clock  : \UART_Telit:BUART:rx_state_2\/clock_0
Path slack     : 1075732p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4091
-------------------------------------   ---- 
End-of-path arrival time (ps)           4091
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:rx_state_3\/clock_0                      macrocell69         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Telit:BUART:rx_state_3\/q       macrocell69   1250   1250  1068140  RISE       1
\UART_Telit:BUART:rx_state_2\/main_3  macrocell70   2841   4091  1075732  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:rx_state_2\/clock_0                      macrocell70         0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:rx_state_3\/q
Path End       : \UART_Telit:BUART:rx_status_3\/main_3
Capture Clock  : \UART_Telit:BUART:rx_status_3\/clock_0
Path slack     : 1075732p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4091
-------------------------------------   ---- 
End-of-path arrival time (ps)           4091
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:rx_state_3\/clock_0                      macrocell69         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Telit:BUART:rx_state_3\/q        macrocell69   1250   1250  1068140  RISE       1
\UART_Telit:BUART:rx_status_3\/main_3  macrocell75   2841   4091  1075732  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:rx_status_3\/clock_0                     macrocell75         0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:txn\/q
Path End       : \UART_Telit:BUART:txn\/main_0
Capture Clock  : \UART_Telit:BUART:txn\/clock_0
Path slack     : 1075806p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4018
-------------------------------------   ---- 
End-of-path arrival time (ps)           4018
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:txn\/clock_0                             macrocell61         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART_Telit:BUART:txn\/q       macrocell61   1250   1250  1075806  RISE       1
\UART_Telit:BUART:txn\/main_0  macrocell61   2768   4018  1075806  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:txn\/clock_0                             macrocell61         0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_Telit:BUART:tx_state_1\/main_4
Capture Clock  : \UART_Telit:BUART:tx_state_1\/clock_0
Path slack     : 1075965p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3858
-------------------------------------   ---- 
End-of-path arrival time (ps)           3858
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell6       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Telit:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell6    190    190  1075032  RISE       1
\UART_Telit:BUART:tx_state_1\/main_4               macrocell62     3668   3858  1075965  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:tx_state_1\/clock_0                      macrocell62         0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_Telit:BUART:tx_state_2\/main_4
Capture Clock  : \UART_Telit:BUART:tx_state_2\/clock_0
Path slack     : 1075965p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3858
-------------------------------------   ---- 
End-of-path arrival time (ps)           3858
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell6       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Telit:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell6    190    190  1075032  RISE       1
\UART_Telit:BUART:tx_state_2\/main_4               macrocell64     3668   3858  1075965  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:tx_state_2\/clock_0                      macrocell64         0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:tx_state_2\/q
Path End       : \UART_Telit:BUART:tx_state_1\/main_3
Capture Clock  : \UART_Telit:BUART:tx_state_1\/clock_0
Path slack     : 1075967p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3856
-------------------------------------   ---- 
End-of-path arrival time (ps)           3856
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:tx_state_2\/clock_0                      macrocell64         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Telit:BUART:tx_state_2\/q       macrocell64   1250   1250  1066271  RISE       1
\UART_Telit:BUART:tx_state_1\/main_3  macrocell62   2606   3856  1075967  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:tx_state_1\/clock_0                      macrocell62         0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:tx_state_2\/q
Path End       : \UART_Telit:BUART:tx_state_2\/main_3
Capture Clock  : \UART_Telit:BUART:tx_state_2\/clock_0
Path slack     : 1075967p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3856
-------------------------------------   ---- 
End-of-path arrival time (ps)           3856
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:tx_state_2\/clock_0                      macrocell64         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Telit:BUART:tx_state_2\/q       macrocell64   1250   1250  1066271  RISE       1
\UART_Telit:BUART:tx_state_2\/main_3  macrocell64   2606   3856  1075967  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:tx_state_2\/clock_0                      macrocell64         0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:tx_state_2\/q
Path End       : \UART_Telit:BUART:tx_state_0\/main_4
Capture Clock  : \UART_Telit:BUART:tx_state_0\/clock_0
Path slack     : 1075967p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3856
-------------------------------------   ---- 
End-of-path arrival time (ps)           3856
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:tx_state_2\/clock_0                      macrocell64         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Telit:BUART:tx_state_2\/q       macrocell64   1250   1250  1066271  RISE       1
\UART_Telit:BUART:tx_state_0\/main_4  macrocell63   2606   3856  1075967  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:tx_state_0\/clock_0                      macrocell63         0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:tx_state_2\/q
Path End       : \UART_Telit:BUART:tx_bitclk\/main_3
Capture Clock  : \UART_Telit:BUART:tx_bitclk\/clock_0
Path slack     : 1075967p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3856
-------------------------------------   ---- 
End-of-path arrival time (ps)           3856
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:tx_state_2\/clock_0                      macrocell64         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Telit:BUART:tx_state_2\/q      macrocell64   1250   1250  1066271  RISE       1
\UART_Telit:BUART:tx_bitclk\/main_3  macrocell65   2606   3856  1075967  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:tx_bitclk\/clock_0                       macrocell65         0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_0/q
Path End       : MODIN5_1/main_4
Capture Clock  : MODIN5_1/clock_0
Path slack     : 1076262p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3561
-------------------------------------   ---- 
End-of-path arrival time (ps)           3561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell74         0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN5_0/q       macrocell74   1250   1250  1069196  RISE       1
MODIN5_1/main_4  macrocell73   2311   3561  1076262  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell73         0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_0/q
Path End       : MODIN5_0/main_3
Capture Clock  : MODIN5_0/clock_0
Path slack     : 1076262p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3561
-------------------------------------   ---- 
End-of-path arrival time (ps)           3561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell74         0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN5_0/q       macrocell74   1250   1250  1069196  RISE       1
MODIN5_0/main_3  macrocell74   2311   3561  1076262  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell74         0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug_UART:BUART:txn\/q
Path End       : \Debug_UART:BUART:txn\/main_0
Capture Clock  : \Debug_UART:BUART:txn\/clock_0
Path slack     : 1076270p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Debug_UART_IntClock:R#1 vs. Debug_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3554
-------------------------------------   ---- 
End-of-path arrival time (ps)           3554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:txn\/clock_0                             macrocell56         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\Debug_UART:BUART:txn\/q       macrocell56   1250   1250  1076270  RISE       1
\Debug_UART:BUART:txn\/main_0  macrocell56   2304   3554  1076270  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:txn\/clock_0                             macrocell56         0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_1/q
Path End       : MODIN5_1/main_3
Capture Clock  : MODIN5_1/clock_0
Path slack     : 1076278p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3546
-------------------------------------   ---- 
End-of-path arrival time (ps)           3546
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell73         0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN5_1/q       macrocell73   1250   1250  1068991  RISE       1
MODIN5_1/main_3  macrocell73   2296   3546  1076278  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell73         0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:rx_load_fifo\/q
Path End       : \UART_Telit:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART_Telit:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1076399p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3130
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1080203

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3804
-------------------------------------   ---- 
End-of-path arrival time (ps)           3804
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:rx_load_fifo\/clock_0                    macrocell68         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Telit:BUART:rx_load_fifo\/q            macrocell68     1250   1250  1072811  RISE       1
\UART_Telit:BUART:sRX:RxShifter:u0\/f0_load  datapathcell7   2554   3804  1076399  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:sRX:RxShifter:u0\/clock                  datapathcell7       0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:rx_status_3\/q
Path End       : \UART_Telit:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART_Telit:BUART:sRX:RxSts\/clock
Path slack     : 1078706p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                              -500
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1082833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4128
-------------------------------------   ---- 
End-of-path arrival time (ps)           4128
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:rx_status_3\/clock_0                     macrocell75         0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_Telit:BUART:rx_status_3\/q       macrocell75    1250   1250  1078706  RISE       1
\UART_Telit:BUART:sRX:RxSts\/status_3  statusicell6   2878   4128  1078706  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:sRX:RxSts\/clock                         statusicell6        0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WQ_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \WQ_UART:BUART:sRX:RxBitCounter\/load
Capture Clock  : \WQ_UART:BUART:sRX:RxBitCounter\/clock
Path slack     : 13021477p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (WQ_UART_IntClock:R#1 vs. WQ_UART_IntClock:R#2)   13041667
- Setup time                                                        -5360
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13036307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14829
-------------------------------------   ----- 
End-of-path arrival time (ps)           14829
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WQ_UART:BUART:tx_ctrl_mark_last\/clock_0                  macrocell82         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\WQ_UART:BUART:tx_ctrl_mark_last\/q     macrocell82   1250   1250  13021477  RISE       1
\WQ_UART:BUART:rx_counter_load\/main_0  macrocell26   7927   9177  13021477  RISE       1
\WQ_UART:BUART:rx_counter_load\/q       macrocell26   3350  12527  13021477  RISE       1
\WQ_UART:BUART:sRX:RxBitCounter\/load   count7cell    2303  14829  13021477  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WQ_UART:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WQ_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \WQ_UART:BUART:rx_status_3\/main_0
Capture Clock  : \WQ_UART:BUART:rx_status_3\/clock_0
Path slack     : 13021921p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (WQ_UART_IntClock:R#1 vs. WQ_UART_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16235
-------------------------------------   ----- 
End-of-path arrival time (ps)           16235
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WQ_UART:BUART:tx_ctrl_mark_last\/clock_0                  macrocell82         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\WQ_UART:BUART:tx_ctrl_mark_last\/q  macrocell82   1250   1250  13021477  RISE       1
\WQ_UART:BUART:rx_status_3\/main_0   macrocell92  14985  16235  13021921  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WQ_UART:BUART:rx_status_3\/clock_0                        macrocell92         0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WQ_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \WQ_UART:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \WQ_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13023456p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (WQ_UART_IntClock:R#1 vs. WQ_UART_IntClock:R#2)   13041667
- Setup time                                                        -6010
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13035657

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12201
-------------------------------------   ----- 
End-of-path arrival time (ps)           12201
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WQ_UART:BUART:tx_ctrl_mark_last\/clock_0                  macrocell82         0      0  RISE       1

Data path
pin name                                    model name      delay     AT     slack  edge  Fanout
------------------------------------------  --------------  -----  -----  --------  ----  ------
\WQ_UART:BUART:tx_ctrl_mark_last\/q         macrocell82      1250   1250  13021477  RISE       1
\WQ_UART:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell10  10951  12201  13023456  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WQ_UART:BUART:sRX:RxShifter:u0\/clock                     datapathcell10      0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Level_Sensor_UART:BUART:rx_state_1\/q
Path End       : \Level_Sensor_UART:BUART:sRX:RxBitCounter\/load
Capture Clock  : \Level_Sensor_UART:BUART:sRX:RxBitCounter\/clock
Path slack     : 13023820p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                          -5360
------------------------------------------------   -------- 
End-of-path required time (ps)                     13036307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12486
-------------------------------------   ----- 
End-of-path arrival time (ps)           12486
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_state_1\/clock_0               macrocell34         0      0  RISE       1

Data path
pin name                                          model name   delay     AT     slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  --------  ----  ------
\Level_Sensor_UART:BUART:rx_state_1\/q            macrocell34   1250   1250  13023820  RISE       1
\Level_Sensor_UART:BUART:rx_counter_load\/main_0  macrocell2    4960   6210  13023820  RISE       1
\Level_Sensor_UART:BUART:rx_counter_load\/q       macrocell2    3350   9560  13023820  RISE       1
\Level_Sensor_UART:BUART:sRX:RxBitCounter\/load   count7cell    2927  12486  13023820  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:sRX:RxBitCounter\/clock           count7cell          0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WQ_UART:BUART:tx_state_1\/q
Path End       : \WQ_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \WQ_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 13024171p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (WQ_UART_IntClock:R#1 vs. WQ_UART_IntClock:R#2)   13041667
- Setup time                                                        -6190
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13035477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11305
-------------------------------------   ----- 
End-of-path arrival time (ps)           11305
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WQ_UART:BUART:tx_state_1\/clock_0                         macrocell78         0      0  RISE       1

Data path
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\WQ_UART:BUART:tx_state_1\/q                      macrocell78     1250   1250  13024171  RISE       1
\WQ_UART:BUART:counter_load_not\/main_0           macrocell23     4382   5632  13024171  RISE       1
\WQ_UART:BUART:counter_load_not\/q                macrocell23     3350   8982  13024171  RISE       1
\WQ_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell9   2324  11305  13024171  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WQ_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell9       0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WQ_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \WQ_UART:BUART:rx_state_0\/main_0
Capture Clock  : \WQ_UART:BUART:rx_state_0\/clock_0
Path slack     : 13024717p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (WQ_UART_IntClock:R#1 vs. WQ_UART_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13439
-------------------------------------   ----- 
End-of-path arrival time (ps)           13439
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WQ_UART:BUART:tx_ctrl_mark_last\/clock_0                  macrocell82         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\WQ_UART:BUART:tx_ctrl_mark_last\/q  macrocell82   1250   1250  13021477  RISE       1
\WQ_UART:BUART:rx_state_0\/main_0    macrocell83  12189  13439  13024717  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WQ_UART:BUART:rx_state_0\/clock_0                         macrocell83         0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WQ_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \WQ_UART:BUART:rx_state_3\/main_0
Capture Clock  : \WQ_UART:BUART:rx_state_3\/clock_0
Path slack     : 13024717p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (WQ_UART_IntClock:R#1 vs. WQ_UART_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13439
-------------------------------------   ----- 
End-of-path arrival time (ps)           13439
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WQ_UART:BUART:tx_ctrl_mark_last\/clock_0                  macrocell82         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\WQ_UART:BUART:tx_ctrl_mark_last\/q  macrocell82   1250   1250  13021477  RISE       1
\WQ_UART:BUART:rx_state_3\/main_0    macrocell85  12189  13439  13024717  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WQ_UART:BUART:rx_state_3\/clock_0                         macrocell85         0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WQ_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \WQ_UART:BUART:rx_state_2\/main_0
Capture Clock  : \WQ_UART:BUART:rx_state_2\/clock_0
Path slack     : 13024717p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (WQ_UART_IntClock:R#1 vs. WQ_UART_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13439
-------------------------------------   ----- 
End-of-path arrival time (ps)           13439
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WQ_UART:BUART:tx_ctrl_mark_last\/clock_0                  macrocell82         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\WQ_UART:BUART:tx_ctrl_mark_last\/q  macrocell82   1250   1250  13021477  RISE       1
\WQ_UART:BUART:rx_state_2\/main_0    macrocell86  12189  13439  13024717  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WQ_UART:BUART:rx_state_2\/clock_0                         macrocell86         0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Level_Sensor_UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \Level_Sensor_UART:BUART:sRX:RxSts\/status_4
Capture Clock  : \Level_Sensor_UART:BUART:sRX:RxSts\/clock
Path slack     : 13026081p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                           -500
------------------------------------------------   -------- 
End-of-path required time (ps)                     13041167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15086
-------------------------------------   ----- 
End-of-path arrival time (ps)           15086
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:sRX:RxShifter:u0\/clock           datapathcell1       0      0  RISE       1

Data path
pin name                                                     model name     delay     AT     slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Level_Sensor_UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  13026081  RISE       1
\Level_Sensor_UART:BUART:rx_status_4\/main_1                 macrocell4      2896   6476  13026081  RISE       1
\Level_Sensor_UART:BUART:rx_status_4\/q                      macrocell4      3350   9826  13026081  RISE       1
\Level_Sensor_UART:BUART:sRX:RxSts\/status_4                 statusicell1    5260  15086  13026081  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:sRX:RxSts\/clock                  statusicell1        0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WQ_UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \WQ_UART:BUART:sRX:RxSts\/status_4
Capture Clock  : \WQ_UART:BUART:sRX:RxSts\/clock
Path slack     : 13026818p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (WQ_UART_IntClock:R#1 vs. WQ_UART_IntClock:R#2)   13041667
- Setup time                                                         -500
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13041167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14348
-------------------------------------   ----- 
End-of-path arrival time (ps)           14348
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WQ_UART:BUART:sRX:RxShifter:u0\/clock                     datapathcell10      0      0  RISE       1

Data path
pin name                                           model name      delay     AT     slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  --------  ----  ------
\WQ_UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell10   3580   3580  13026818  RISE       1
\WQ_UART:BUART:rx_status_4\/main_1                 macrocell28      2917   6497  13026818  RISE       1
\WQ_UART:BUART:rx_status_4\/q                      macrocell28      3350   9847  13026818  RISE       1
\WQ_UART:BUART:sRX:RxSts\/status_4                 statusicell8     4501  14348  13026818  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WQ_UART:BUART:sRX:RxSts\/clock                            statusicell8        0      0  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WQ_UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \WQ_UART:BUART:sTX:TxSts\/status_0
Capture Clock  : \WQ_UART:BUART:sTX:TxSts\/clock
Path slack     : 13027153p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (WQ_UART_IntClock:R#1 vs. WQ_UART_IntClock:R#2)   13041667
- Setup time                                                         -500
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13041167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14013
-------------------------------------   ----- 
End-of-path arrival time (ps)           14013
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WQ_UART:BUART:sTX:TxShifter:u0\/clock                     datapathcell8       0      0  RISE       1

Data path
pin name                                           model name     delay     AT     slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  --------  ----  ------
\WQ_UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell8   3580   3580  13027153  RISE       1
\WQ_UART:BUART:tx_status_0\/main_3                 macrocell24     4758   8338  13027153  RISE       1
\WQ_UART:BUART:tx_status_0\/q                      macrocell24     3350  11688  13027153  RISE       1
\WQ_UART:BUART:sTX:TxSts\/status_0                 statusicell7    2326  14013  13027153  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WQ_UART:BUART:sTX:TxSts\/clock                            statusicell7        0      0  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WQ_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \WQ_UART:BUART:rx_load_fifo\/main_0
Capture Clock  : \WQ_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13028980p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (WQ_UART_IntClock:R#1 vs. WQ_UART_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9177
-------------------------------------   ---- 
End-of-path arrival time (ps)           9177
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WQ_UART:BUART:tx_ctrl_mark_last\/clock_0                  macrocell82         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\WQ_UART:BUART:tx_ctrl_mark_last\/q  macrocell82   1250   1250  13021477  RISE       1
\WQ_UART:BUART:rx_load_fifo\/main_0  macrocell84   7927   9177  13028980  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WQ_UART:BUART:rx_load_fifo\/clock_0                       macrocell84         0      0  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WQ_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \WQ_UART:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \WQ_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13028980p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (WQ_UART_IntClock:R#1 vs. WQ_UART_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9177
-------------------------------------   ---- 
End-of-path arrival time (ps)           9177
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WQ_UART:BUART:tx_ctrl_mark_last\/clock_0                  macrocell82         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\WQ_UART:BUART:tx_ctrl_mark_last\/q        macrocell82   1250   1250  13021477  RISE       1
\WQ_UART:BUART:rx_state_stop1_reg\/main_0  macrocell88   7927   9177  13028980  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WQ_UART:BUART:rx_state_stop1_reg\/clock_0                 macrocell88         0      0  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WQ_UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \WQ_UART:BUART:tx_state_0\/main_3
Capture Clock  : \WQ_UART:BUART:tx_state_0\/clock_0
Path slack     : 13029029p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (WQ_UART_IntClock:R#1 vs. WQ_UART_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9128
-------------------------------------   ---- 
End-of-path arrival time (ps)           9128
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WQ_UART:BUART:sTX:TxShifter:u0\/clock                     datapathcell8       0      0  RISE       1

Data path
pin name                                           model name     delay     AT     slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  --------  ----  ------
\WQ_UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell8   3580   3580  13027153  RISE       1
\WQ_UART:BUART:tx_state_0\/main_3                  macrocell79     5548   9128  13029029  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WQ_UART:BUART:tx_state_0\/clock_0                         macrocell79         0      0  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Level_Sensor_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \Level_Sensor_UART:BUART:rx_load_fifo\/main_6
Capture Clock  : \Level_Sensor_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13029344p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8813
-------------------------------------   ---- 
End-of-path arrival time (ps)           8813
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:sRX:RxBitCounter\/clock           count7cell          0      0  RISE       1

Data path
pin name                                            model name   delay     AT     slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  --------  ----  ------
\Level_Sensor_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13029344  RISE       1
\Level_Sensor_UART:BUART:rx_load_fifo\/main_6       macrocell36   6873   8813  13029344  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_load_fifo\/clock_0             macrocell36         0      0  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Level_Sensor_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \Level_Sensor_UART:BUART:rx_state_3\/main_6
Capture Clock  : \Level_Sensor_UART:BUART:rx_state_3\/clock_0
Path slack     : 13029344p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8813
-------------------------------------   ---- 
End-of-path arrival time (ps)           8813
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:sRX:RxBitCounter\/clock           count7cell          0      0  RISE       1

Data path
pin name                                            model name   delay     AT     slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  --------  ----  ------
\Level_Sensor_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13029344  RISE       1
\Level_Sensor_UART:BUART:rx_state_3\/main_6         macrocell37   6873   8813  13029344  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_state_3\/clock_0               macrocell37         0      0  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Level_Sensor_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \Level_Sensor_UART:BUART:rx_state_2\/main_8
Capture Clock  : \Level_Sensor_UART:BUART:rx_state_2\/clock_0
Path slack     : 13029344p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8813
-------------------------------------   ---- 
End-of-path arrival time (ps)           8813
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:sRX:RxBitCounter\/clock           count7cell          0      0  RISE       1

Data path
pin name                                            model name   delay     AT     slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  --------  ----  ------
\Level_Sensor_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13029344  RISE       1
\Level_Sensor_UART:BUART:rx_state_2\/main_8         macrocell38   6873   8813  13029344  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_state_2\/clock_0               macrocell38         0      0  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WQ_UART:BUART:tx_state_1\/q
Path End       : \WQ_UART:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \WQ_UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13029459p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (WQ_UART_IntClock:R#1 vs. WQ_UART_IntClock:R#2)   13041667
- Setup time                                                        -6010
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6198
-------------------------------------   ---- 
End-of-path arrival time (ps)           6198
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WQ_UART:BUART:tx_state_1\/clock_0                         macrocell78         0      0  RISE       1

Data path
pin name                                    model name     delay     AT     slack  edge  Fanout
------------------------------------------  -------------  -----  -----  --------  ----  ------
\WQ_UART:BUART:tx_state_1\/q                macrocell78     1250   1250  13024171  RISE       1
\WQ_UART:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell8   4948   6198  13029459  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WQ_UART:BUART:sTX:TxShifter:u0\/clock                     datapathcell8       0      0  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Level_Sensor_UART:BUART:rx_state_1\/q
Path End       : \Level_Sensor_UART:BUART:rx_load_fifo\/main_0
Capture Clock  : \Level_Sensor_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13029632p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8524
-------------------------------------   ---- 
End-of-path arrival time (ps)           8524
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_state_1\/clock_0               macrocell34         0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\Level_Sensor_UART:BUART:rx_state_1\/q         macrocell34   1250   1250  13023820  RISE       1
\Level_Sensor_UART:BUART:rx_load_fifo\/main_0  macrocell36   7274   8524  13029632  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_load_fifo\/clock_0             macrocell36         0      0  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Level_Sensor_UART:BUART:rx_state_1\/q
Path End       : \Level_Sensor_UART:BUART:rx_state_3\/main_0
Capture Clock  : \Level_Sensor_UART:BUART:rx_state_3\/clock_0
Path slack     : 13029632p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8524
-------------------------------------   ---- 
End-of-path arrival time (ps)           8524
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_state_1\/clock_0               macrocell34         0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\Level_Sensor_UART:BUART:rx_state_1\/q       macrocell34   1250   1250  13023820  RISE       1
\Level_Sensor_UART:BUART:rx_state_3\/main_0  macrocell37   7274   8524  13029632  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_state_3\/clock_0               macrocell37         0      0  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Level_Sensor_UART:BUART:rx_state_1\/q
Path End       : \Level_Sensor_UART:BUART:rx_state_2\/main_0
Capture Clock  : \Level_Sensor_UART:BUART:rx_state_2\/clock_0
Path slack     : 13029632p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8524
-------------------------------------   ---- 
End-of-path arrival time (ps)           8524
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_state_1\/clock_0               macrocell34         0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\Level_Sensor_UART:BUART:rx_state_1\/q       macrocell34   1250   1250  13023820  RISE       1
\Level_Sensor_UART:BUART:rx_state_2\/main_0  macrocell38   7274   8524  13029632  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_state_2\/clock_0               macrocell38         0      0  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Level_Sensor_UART:BUART:rx_state_0\/q
Path End       : \Level_Sensor_UART:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \Level_Sensor_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13029881p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                          -6010
------------------------------------------------   -------- 
End-of-path required time (ps)                     13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5775
-------------------------------------   ---- 
End-of-path arrival time (ps)           5775
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_state_0\/clock_0               macrocell35         0      0  RISE       1

Data path
pin name                                              model name     delay     AT     slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Level_Sensor_UART:BUART:rx_state_0\/q                macrocell35     1250   1250  13024105  RISE       1
\Level_Sensor_UART:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell1   4525   5775  13029881  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:sRX:RxShifter:u0\/clock           datapathcell1       0      0  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WQ_UART:BUART:rx_state_2\/q
Path End       : \WQ_UART:BUART:rx_status_3\/main_4
Capture Clock  : \WQ_UART:BUART:rx_status_3\/clock_0
Path slack     : 13030017p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (WQ_UART_IntClock:R#1 vs. WQ_UART_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8140
-------------------------------------   ---- 
End-of-path arrival time (ps)           8140
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WQ_UART:BUART:rx_state_2\/clock_0                         macrocell86         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\WQ_UART:BUART:rx_state_2\/q        macrocell86   1250   1250  13023234  RISE       1
\WQ_UART:BUART:rx_status_3\/main_4  macrocell92   6890   8140  13030017  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WQ_UART:BUART:rx_status_3\/clock_0                        macrocell92         0      0  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Level_Sensor_UART:BUART:rx_bitclk_enable\/q
Path End       : \Level_Sensor_UART:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \Level_Sensor_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13030219p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                          -6010
------------------------------------------------   -------- 
End-of-path required time (ps)                     13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5437
-------------------------------------   ---- 
End-of-path arrival time (ps)           5437
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_bitclk_enable\/clock_0         macrocell39         0      0  RISE       1

Data path
pin name                                              model name     delay     AT     slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Level_Sensor_UART:BUART:rx_bitclk_enable\/q          macrocell39     1250   1250  13030219  RISE       1
\Level_Sensor_UART:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell1   4187   5437  13030219  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:sRX:RxShifter:u0\/clock           datapathcell1       0      0  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Level_Sensor_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \Level_Sensor_UART:BUART:rx_state_0\/main_9
Capture Clock  : \Level_Sensor_UART:BUART:rx_state_0\/clock_0
Path slack     : 13030270p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7887
-------------------------------------   ---- 
End-of-path arrival time (ps)           7887
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:sRX:RxBitCounter\/clock           count7cell          0      0  RISE       1

Data path
pin name                                            model name   delay     AT     slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  --------  ----  ------
\Level_Sensor_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13029344  RISE       1
\Level_Sensor_UART:BUART:rx_state_0\/main_9         macrocell35   5947   7887  13030270  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_state_0\/clock_0               macrocell35         0      0  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WQ_UART:BUART:rx_state_2\/q
Path End       : \WQ_UART:BUART:rx_state_0\/main_4
Capture Clock  : \WQ_UART:BUART:rx_state_0\/clock_0
Path slack     : 13030458p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (WQ_UART_IntClock:R#1 vs. WQ_UART_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7699
-------------------------------------   ---- 
End-of-path arrival time (ps)           7699
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WQ_UART:BUART:rx_state_2\/clock_0                         macrocell86         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\WQ_UART:BUART:rx_state_2\/q       macrocell86   1250   1250  13023234  RISE       1
\WQ_UART:BUART:rx_state_0\/main_4  macrocell83   6449   7699  13030458  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WQ_UART:BUART:rx_state_0\/clock_0                         macrocell83         0      0  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WQ_UART:BUART:rx_state_2\/q
Path End       : \WQ_UART:BUART:rx_state_3\/main_4
Capture Clock  : \WQ_UART:BUART:rx_state_3\/clock_0
Path slack     : 13030458p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (WQ_UART_IntClock:R#1 vs. WQ_UART_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7699
-------------------------------------   ---- 
End-of-path arrival time (ps)           7699
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WQ_UART:BUART:rx_state_2\/clock_0                         macrocell86         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\WQ_UART:BUART:rx_state_2\/q       macrocell86   1250   1250  13023234  RISE       1
\WQ_UART:BUART:rx_state_3\/main_4  macrocell85   6449   7699  13030458  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WQ_UART:BUART:rx_state_3\/clock_0                         macrocell85         0      0  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WQ_UART:BUART:rx_state_2\/q
Path End       : \WQ_UART:BUART:rx_state_2\/main_4
Capture Clock  : \WQ_UART:BUART:rx_state_2\/clock_0
Path slack     : 13030458p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (WQ_UART_IntClock:R#1 vs. WQ_UART_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7699
-------------------------------------   ---- 
End-of-path arrival time (ps)           7699
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WQ_UART:BUART:rx_state_2\/clock_0                         macrocell86         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\WQ_UART:BUART:rx_state_2\/q       macrocell86   1250   1250  13023234  RISE       1
\WQ_UART:BUART:rx_state_2\/main_4  macrocell86   6449   7699  13030458  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WQ_UART:BUART:rx_state_2\/clock_0                         macrocell86         0      0  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Level_Sensor_UART:BUART:rx_state_1\/q
Path End       : \Level_Sensor_UART:BUART:rx_state_0\/main_0
Capture Clock  : \Level_Sensor_UART:BUART:rx_state_0\/clock_0
Path slack     : 13030558p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7598
-------------------------------------   ---- 
End-of-path arrival time (ps)           7598
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_state_1\/clock_0               macrocell34         0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\Level_Sensor_UART:BUART:rx_state_1\/q       macrocell34   1250   1250  13023820  RISE       1
\Level_Sensor_UART:BUART:rx_state_0\/main_0  macrocell35   6348   7598  13030558  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_state_0\/clock_0               macrocell35         0      0  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Level_Sensor_UART:BUART:rx_state_1\/q
Path End       : \Level_Sensor_UART:BUART:rx_status_3\/main_0
Capture Clock  : \Level_Sensor_UART:BUART:rx_status_3\/clock_0
Path slack     : 13030558p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7598
-------------------------------------   ---- 
End-of-path arrival time (ps)           7598
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_state_1\/clock_0               macrocell34         0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\Level_Sensor_UART:BUART:rx_state_1\/q        macrocell34   1250   1250  13023820  RISE       1
\Level_Sensor_UART:BUART:rx_status_3\/main_0  macrocell43   6348   7598  13030558  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_status_3\/clock_0              macrocell43         0      0  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WQ_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \WQ_UART:BUART:rx_state_0\/main_7
Capture Clock  : \WQ_UART:BUART:rx_state_0\/clock_0
Path slack     : 13030688p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (WQ_UART_IntClock:R#1 vs. WQ_UART_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7469
-------------------------------------   ---- 
End-of-path arrival time (ps)           7469
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WQ_UART:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\WQ_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13030688  RISE       1
\WQ_UART:BUART:rx_state_0\/main_7         macrocell83   5529   7469  13030688  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WQ_UART:BUART:rx_state_0\/clock_0                         macrocell83         0      0  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WQ_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \WQ_UART:BUART:rx_state_3\/main_7
Capture Clock  : \WQ_UART:BUART:rx_state_3\/clock_0
Path slack     : 13030688p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (WQ_UART_IntClock:R#1 vs. WQ_UART_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7469
-------------------------------------   ---- 
End-of-path arrival time (ps)           7469
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WQ_UART:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\WQ_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13030688  RISE       1
\WQ_UART:BUART:rx_state_3\/main_7         macrocell85   5529   7469  13030688  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WQ_UART:BUART:rx_state_3\/clock_0                         macrocell85         0      0  RISE       1



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WQ_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \WQ_UART:BUART:rx_state_2\/main_7
Capture Clock  : \WQ_UART:BUART:rx_state_2\/clock_0
Path slack     : 13030688p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (WQ_UART_IntClock:R#1 vs. WQ_UART_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7469
-------------------------------------   ---- 
End-of-path arrival time (ps)           7469
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WQ_UART:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\WQ_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13030688  RISE       1
\WQ_UART:BUART:rx_state_2\/main_7         macrocell86   5529   7469  13030688  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WQ_UART:BUART:rx_state_2\/clock_0                         macrocell86         0      0  RISE       1



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WQ_UART:BUART:rx_state_2\/q
Path End       : \WQ_UART:BUART:rx_load_fifo\/main_4
Capture Clock  : \WQ_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13030737p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (WQ_UART_IntClock:R#1 vs. WQ_UART_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7420
-------------------------------------   ---- 
End-of-path arrival time (ps)           7420
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WQ_UART:BUART:rx_state_2\/clock_0                         macrocell86         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\WQ_UART:BUART:rx_state_2\/q         macrocell86   1250   1250  13023234  RISE       1
\WQ_UART:BUART:rx_load_fifo\/main_4  macrocell84   6170   7420  13030737  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WQ_UART:BUART:rx_load_fifo\/clock_0                       macrocell84         0      0  RISE       1



++++ Path 265 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WQ_UART:BUART:rx_state_2\/q
Path End       : \WQ_UART:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \WQ_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13030737p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (WQ_UART_IntClock:R#1 vs. WQ_UART_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7420
-------------------------------------   ---- 
End-of-path arrival time (ps)           7420
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WQ_UART:BUART:rx_state_2\/clock_0                         macrocell86         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\WQ_UART:BUART:rx_state_2\/q               macrocell86   1250   1250  13023234  RISE       1
\WQ_UART:BUART:rx_state_stop1_reg\/main_3  macrocell88   6170   7420  13030737  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WQ_UART:BUART:rx_state_stop1_reg\/clock_0                 macrocell88         0      0  RISE       1



++++ Path 266 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Level_Sensor_UART:BUART:rx_state_0\/q
Path End       : \Level_Sensor_UART:BUART:rx_state_0\/main_1
Capture Clock  : \Level_Sensor_UART:BUART:rx_state_0\/clock_0
Path slack     : 13030822p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7335
-------------------------------------   ---- 
End-of-path arrival time (ps)           7335
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_state_0\/clock_0               macrocell35         0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\Level_Sensor_UART:BUART:rx_state_0\/q       macrocell35   1250   1250  13024105  RISE       1
\Level_Sensor_UART:BUART:rx_state_0\/main_1  macrocell35   6085   7335  13030822  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_state_0\/clock_0               macrocell35         0      0  RISE       1



++++ Path 267 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Level_Sensor_UART:BUART:rx_state_0\/q
Path End       : \Level_Sensor_UART:BUART:rx_status_3\/main_1
Capture Clock  : \Level_Sensor_UART:BUART:rx_status_3\/clock_0
Path slack     : 13030822p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7335
-------------------------------------   ---- 
End-of-path arrival time (ps)           7335
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_state_0\/clock_0               macrocell35         0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\Level_Sensor_UART:BUART:rx_state_0\/q        macrocell35   1250   1250  13024105  RISE       1
\Level_Sensor_UART:BUART:rx_status_3\/main_1  macrocell43   6085   7335  13030822  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_status_3\/clock_0              macrocell43         0      0  RISE       1



++++ Path 268 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WQ_UART:BUART:tx_state_0\/q
Path End       : \WQ_UART:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \WQ_UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13030869p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (WQ_UART_IntClock:R#1 vs. WQ_UART_IntClock:R#2)   13041667
- Setup time                                                        -6010
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4788
-------------------------------------   ---- 
End-of-path arrival time (ps)           4788
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WQ_UART:BUART:tx_state_0\/clock_0                         macrocell79         0      0  RISE       1

Data path
pin name                                    model name     delay     AT     slack  edge  Fanout
------------------------------------------  -------------  -----  -----  --------  ----  ------
\WQ_UART:BUART:tx_state_0\/q                macrocell79     1250   1250  13024996  RISE       1
\WQ_UART:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell8   3538   4788  13030869  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WQ_UART:BUART:sTX:TxShifter:u0\/clock                     datapathcell8       0      0  RISE       1



++++ Path 269 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WQ_UART:BUART:rx_bitclk_enable\/q
Path End       : \WQ_UART:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \WQ_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13031122p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (WQ_UART_IntClock:R#1 vs. WQ_UART_IntClock:R#2)   13041667
- Setup time                                                        -6010
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4535
-------------------------------------   ---- 
End-of-path arrival time (ps)           4535
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WQ_UART:BUART:rx_bitclk_enable\/clock_0                   macrocell87         0      0  RISE       1

Data path
pin name                                    model name      delay     AT     slack  edge  Fanout
------------------------------------------  --------------  -----  -----  --------  ----  ------
\WQ_UART:BUART:rx_bitclk_enable\/q          macrocell87      1250   1250  13031122  RISE       1
\WQ_UART:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell10   3285   4535  13031122  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WQ_UART:BUART:sRX:RxShifter:u0\/clock                     datapathcell10      0      0  RISE       1



++++ Path 270 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WQ_UART:BUART:rx_state_0\/q
Path End       : \WQ_UART:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \WQ_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13031124p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (WQ_UART_IntClock:R#1 vs. WQ_UART_IntClock:R#2)   13041667
- Setup time                                                        -6010
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4532
-------------------------------------   ---- 
End-of-path arrival time (ps)           4532
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WQ_UART:BUART:rx_state_0\/clock_0                         macrocell83         0      0  RISE       1

Data path
pin name                                    model name      delay     AT     slack  edge  Fanout
------------------------------------------  --------------  -----  -----  --------  ----  ------
\WQ_UART:BUART:rx_state_0\/q                macrocell83      1250   1250  13025382  RISE       1
\WQ_UART:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell10   3282   4532  13031124  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WQ_UART:BUART:sRX:RxShifter:u0\/clock                     datapathcell10      0      0  RISE       1



++++ Path 271 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Level_Sensor_UART:BUART:rx_state_1\/q
Path End       : \Level_Sensor_UART:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \Level_Sensor_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13031492p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                          -6010
------------------------------------------------   -------- 
End-of-path required time (ps)                     13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4164
-------------------------------------   ---- 
End-of-path arrival time (ps)           4164
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_state_1\/clock_0               macrocell34         0      0  RISE       1

Data path
pin name                                              model name     delay     AT     slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Level_Sensor_UART:BUART:rx_state_1\/q                macrocell34     1250   1250  13023820  RISE       1
\Level_Sensor_UART:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell1   2914   4164  13031492  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:sRX:RxShifter:u0\/clock           datapathcell1       0      0  RISE       1



++++ Path 272 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WQ_UART:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \WQ_UART:BUART:txn\/main_3
Capture Clock  : \WQ_UART:BUART:txn\/clock_0
Path slack     : 13031494p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (WQ_UART_IntClock:R#1 vs. WQ_UART_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6663
-------------------------------------   ---- 
End-of-path arrival time (ps)           6663
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WQ_UART:BUART:sTX:TxShifter:u0\/clock                     datapathcell8       0      0  RISE       1

Data path
pin name                                  model name     delay     AT     slack  edge  Fanout
----------------------------------------  -------------  -----  -----  --------  ----  ------
\WQ_UART:BUART:sTX:TxShifter:u0\/so_comb  datapathcell8   4370   4370  13031494  RISE       1
\WQ_UART:BUART:txn\/main_3                macrocell77     2293   6663  13031494  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WQ_UART:BUART:txn\/clock_0                                macrocell77         0      0  RISE       1



++++ Path 273 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Level_Sensor_UART:BUART:rx_bitclk_enable\/q
Path End       : \Level_Sensor_UART:BUART:rx_load_fifo\/main_2
Capture Clock  : \Level_Sensor_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13031852p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6304
-------------------------------------   ---- 
End-of-path arrival time (ps)           6304
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_bitclk_enable\/clock_0         macrocell39         0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\Level_Sensor_UART:BUART:rx_bitclk_enable\/q   macrocell39   1250   1250  13030219  RISE       1
\Level_Sensor_UART:BUART:rx_load_fifo\/main_2  macrocell36   5054   6304  13031852  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_load_fifo\/clock_0             macrocell36         0      0  RISE       1



++++ Path 274 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Level_Sensor_UART:BUART:rx_bitclk_enable\/q
Path End       : \Level_Sensor_UART:BUART:rx_state_3\/main_2
Capture Clock  : \Level_Sensor_UART:BUART:rx_state_3\/clock_0
Path slack     : 13031852p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6304
-------------------------------------   ---- 
End-of-path arrival time (ps)           6304
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_bitclk_enable\/clock_0         macrocell39         0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\Level_Sensor_UART:BUART:rx_bitclk_enable\/q  macrocell39   1250   1250  13030219  RISE       1
\Level_Sensor_UART:BUART:rx_state_3\/main_2   macrocell37   5054   6304  13031852  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_state_3\/clock_0               macrocell37         0      0  RISE       1



++++ Path 275 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Level_Sensor_UART:BUART:rx_bitclk_enable\/q
Path End       : \Level_Sensor_UART:BUART:rx_state_2\/main_2
Capture Clock  : \Level_Sensor_UART:BUART:rx_state_2\/clock_0
Path slack     : 13031852p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6304
-------------------------------------   ---- 
End-of-path arrival time (ps)           6304
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_bitclk_enable\/clock_0         macrocell39         0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\Level_Sensor_UART:BUART:rx_bitclk_enable\/q  macrocell39   1250   1250  13030219  RISE       1
\Level_Sensor_UART:BUART:rx_state_2\/main_2   macrocell38   5054   6304  13031852  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_state_2\/clock_0               macrocell38         0      0  RISE       1



++++ Path 276 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Level_Sensor_UART:BUART:rx_state_1\/q
Path End       : \Level_Sensor_UART:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \Level_Sensor_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13031947p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6210
-------------------------------------   ---- 
End-of-path arrival time (ps)           6210
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_state_1\/clock_0               macrocell34         0      0  RISE       1

Data path
pin name                                             model name   delay     AT     slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  --------  ----  ------
\Level_Sensor_UART:BUART:rx_state_1\/q               macrocell34   1250   1250  13023820  RISE       1
\Level_Sensor_UART:BUART:rx_state_stop1_reg\/main_0  macrocell40   4960   6210  13031947  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_state_stop1_reg\/clock_0       macrocell40         0      0  RISE       1



++++ Path 277 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Level_Sensor_UART:BUART:rx_load_fifo\/q
Path End       : \Level_Sensor_UART:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \Level_Sensor_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13032052p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                          -3130
------------------------------------------------   -------- 
End-of-path required time (ps)                     13038537

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6485
-------------------------------------   ---- 
End-of-path arrival time (ps)           6485
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_load_fifo\/clock_0             macrocell36         0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Level_Sensor_UART:BUART:rx_load_fifo\/q            macrocell36     1250   1250  13026178  RISE       1
\Level_Sensor_UART:BUART:sRX:RxShifter:u0\/f0_load  datapathcell1   5235   6485  13032052  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:sRX:RxShifter:u0\/clock           datapathcell1       0      0  RISE       1



++++ Path 278 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WQ_UART:BUART:tx_state_2\/q
Path End       : \WQ_UART:BUART:txn\/main_4
Capture Clock  : \WQ_UART:BUART:txn\/clock_0
Path slack     : 13032164p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (WQ_UART_IntClock:R#1 vs. WQ_UART_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5993
-------------------------------------   ---- 
End-of-path arrival time (ps)           5993
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WQ_UART:BUART:tx_state_2\/clock_0                         macrocell80         0      0  RISE       1

Data path
pin name                      model name   delay     AT     slack  edge  Fanout
----------------------------  -----------  -----  -----  --------  ----  ------
\WQ_UART:BUART:tx_state_2\/q  macrocell80   1250   1250  13024367  RISE       1
\WQ_UART:BUART:txn\/main_4    macrocell77   4743   5993  13032164  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WQ_UART:BUART:txn\/clock_0                                macrocell77         0      0  RISE       1



++++ Path 279 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Level_Sensor_UART:BUART:rx_state_2\/q
Path End       : \Level_Sensor_UART:BUART:rx_state_0\/main_4
Capture Clock  : \Level_Sensor_UART:BUART:rx_state_0\/clock_0
Path slack     : 13032205p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5952
-------------------------------------   ---- 
End-of-path arrival time (ps)           5952
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_state_2\/clock_0               macrocell38         0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\Level_Sensor_UART:BUART:rx_state_2\/q       macrocell38   1250   1250  13024637  RISE       1
\Level_Sensor_UART:BUART:rx_state_0\/main_4  macrocell35   4702   5952  13032205  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_state_0\/clock_0               macrocell35         0      0  RISE       1



++++ Path 280 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Level_Sensor_UART:BUART:rx_state_2\/q
Path End       : \Level_Sensor_UART:BUART:rx_status_3\/main_4
Capture Clock  : \Level_Sensor_UART:BUART:rx_status_3\/clock_0
Path slack     : 13032205p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5952
-------------------------------------   ---- 
End-of-path arrival time (ps)           5952
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_state_2\/clock_0               macrocell38         0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\Level_Sensor_UART:BUART:rx_state_2\/q        macrocell38   1250   1250  13024637  RISE       1
\Level_Sensor_UART:BUART:rx_status_3\/main_4  macrocell43   4702   5952  13032205  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_status_3\/clock_0              macrocell43         0      0  RISE       1



++++ Path 281 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Level_Sensor_UART:BUART:rx_state_0\/q
Path End       : \Level_Sensor_UART:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \Level_Sensor_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13032232p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5925
-------------------------------------   ---- 
End-of-path arrival time (ps)           5925
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_state_0\/clock_0               macrocell35         0      0  RISE       1

Data path
pin name                                             model name   delay     AT     slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  --------  ----  ------
\Level_Sensor_UART:BUART:rx_state_0\/q               macrocell35   1250   1250  13024105  RISE       1
\Level_Sensor_UART:BUART:rx_state_stop1_reg\/main_1  macrocell40   4675   5925  13032232  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_state_stop1_reg\/clock_0       macrocell40         0      0  RISE       1



++++ Path 282 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Level_Sensor_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \Level_Sensor_UART:BUART:rx_load_fifo\/main_7
Capture Clock  : \Level_Sensor_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13032354p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5803
-------------------------------------   ---- 
End-of-path arrival time (ps)           5803
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:sRX:RxBitCounter\/clock           count7cell          0      0  RISE       1

Data path
pin name                                            model name   delay     AT     slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  --------  ----  ------
\Level_Sensor_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13032354  RISE       1
\Level_Sensor_UART:BUART:rx_load_fifo\/main_7       macrocell36   3863   5803  13032354  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_load_fifo\/clock_0             macrocell36         0      0  RISE       1



++++ Path 283 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Level_Sensor_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \Level_Sensor_UART:BUART:rx_state_3\/main_7
Capture Clock  : \Level_Sensor_UART:BUART:rx_state_3\/clock_0
Path slack     : 13032354p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5803
-------------------------------------   ---- 
End-of-path arrival time (ps)           5803
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:sRX:RxBitCounter\/clock           count7cell          0      0  RISE       1

Data path
pin name                                            model name   delay     AT     slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  --------  ----  ------
\Level_Sensor_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13032354  RISE       1
\Level_Sensor_UART:BUART:rx_state_3\/main_7         macrocell37   3863   5803  13032354  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_state_3\/clock_0               macrocell37         0      0  RISE       1



++++ Path 284 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Level_Sensor_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \Level_Sensor_UART:BUART:rx_state_2\/main_9
Capture Clock  : \Level_Sensor_UART:BUART:rx_state_2\/clock_0
Path slack     : 13032354p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5803
-------------------------------------   ---- 
End-of-path arrival time (ps)           5803
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:sRX:RxBitCounter\/clock           count7cell          0      0  RISE       1

Data path
pin name                                            model name   delay     AT     slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  --------  ----  ------
\Level_Sensor_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13032354  RISE       1
\Level_Sensor_UART:BUART:rx_state_2\/main_9         macrocell38   3863   5803  13032354  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_state_2\/clock_0               macrocell38         0      0  RISE       1



++++ Path 285 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Level_Sensor_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \Level_Sensor_UART:BUART:rx_load_fifo\/main_5
Capture Clock  : \Level_Sensor_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13032361p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5795
-------------------------------------   ---- 
End-of-path arrival time (ps)           5795
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:sRX:RxBitCounter\/clock           count7cell          0      0  RISE       1

Data path
pin name                                            model name   delay     AT     slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  --------  ----  ------
\Level_Sensor_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13032361  RISE       1
\Level_Sensor_UART:BUART:rx_load_fifo\/main_5       macrocell36   3855   5795  13032361  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_load_fifo\/clock_0             macrocell36         0      0  RISE       1



++++ Path 286 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Level_Sensor_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \Level_Sensor_UART:BUART:rx_state_3\/main_5
Capture Clock  : \Level_Sensor_UART:BUART:rx_state_3\/clock_0
Path slack     : 13032361p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5795
-------------------------------------   ---- 
End-of-path arrival time (ps)           5795
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:sRX:RxBitCounter\/clock           count7cell          0      0  RISE       1

Data path
pin name                                            model name   delay     AT     slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  --------  ----  ------
\Level_Sensor_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13032361  RISE       1
\Level_Sensor_UART:BUART:rx_state_3\/main_5         macrocell37   3855   5795  13032361  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_state_3\/clock_0               macrocell37         0      0  RISE       1



++++ Path 287 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Level_Sensor_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \Level_Sensor_UART:BUART:rx_state_2\/main_7
Capture Clock  : \Level_Sensor_UART:BUART:rx_state_2\/clock_0
Path slack     : 13032361p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5795
-------------------------------------   ---- 
End-of-path arrival time (ps)           5795
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:sRX:RxBitCounter\/clock           count7cell          0      0  RISE       1

Data path
pin name                                            model name   delay     AT     slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  --------  ----  ------
\Level_Sensor_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13032361  RISE       1
\Level_Sensor_UART:BUART:rx_state_2\/main_7         macrocell38   3855   5795  13032361  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_state_2\/clock_0               macrocell38         0      0  RISE       1



++++ Path 288 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Level_Sensor_UART:BUART:rx_state_0\/q
Path End       : \Level_Sensor_UART:BUART:rx_load_fifo\/main_1
Capture Clock  : \Level_Sensor_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13032381p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5776
-------------------------------------   ---- 
End-of-path arrival time (ps)           5776
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_state_0\/clock_0               macrocell35         0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\Level_Sensor_UART:BUART:rx_state_0\/q         macrocell35   1250   1250  13024105  RISE       1
\Level_Sensor_UART:BUART:rx_load_fifo\/main_1  macrocell36   4526   5776  13032381  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_load_fifo\/clock_0             macrocell36         0      0  RISE       1



++++ Path 289 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Level_Sensor_UART:BUART:rx_state_0\/q
Path End       : \Level_Sensor_UART:BUART:rx_state_3\/main_1
Capture Clock  : \Level_Sensor_UART:BUART:rx_state_3\/clock_0
Path slack     : 13032381p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5776
-------------------------------------   ---- 
End-of-path arrival time (ps)           5776
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_state_0\/clock_0               macrocell35         0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\Level_Sensor_UART:BUART:rx_state_0\/q       macrocell35   1250   1250  13024105  RISE       1
\Level_Sensor_UART:BUART:rx_state_3\/main_1  macrocell37   4526   5776  13032381  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_state_3\/clock_0               macrocell37         0      0  RISE       1



++++ Path 290 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Level_Sensor_UART:BUART:rx_state_0\/q
Path End       : \Level_Sensor_UART:BUART:rx_state_2\/main_1
Capture Clock  : \Level_Sensor_UART:BUART:rx_state_2\/clock_0
Path slack     : 13032381p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5776
-------------------------------------   ---- 
End-of-path arrival time (ps)           5776
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_state_0\/clock_0               macrocell35         0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\Level_Sensor_UART:BUART:rx_state_0\/q       macrocell35   1250   1250  13024105  RISE       1
\Level_Sensor_UART:BUART:rx_state_2\/main_1  macrocell38   4526   5776  13032381  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_state_2\/clock_0               macrocell38         0      0  RISE       1



++++ Path 291 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WQ_UART:BUART:tx_state_1\/q
Path End       : \WQ_UART:BUART:tx_bitclk\/main_0
Capture Clock  : \WQ_UART:BUART:tx_bitclk\/clock_0
Path slack     : 13032525p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (WQ_UART_IntClock:R#1 vs. WQ_UART_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5632
-------------------------------------   ---- 
End-of-path arrival time (ps)           5632
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WQ_UART:BUART:tx_state_1\/clock_0                         macrocell78         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\WQ_UART:BUART:tx_state_1\/q      macrocell78   1250   1250  13024171  RISE       1
\WQ_UART:BUART:tx_bitclk\/main_0  macrocell81   4382   5632  13032525  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WQ_UART:BUART:tx_bitclk\/clock_0                          macrocell81         0      0  RISE       1



++++ Path 292 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WQ_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \WQ_UART:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \WQ_UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13032661p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (WQ_UART_IntClock:R#1 vs. WQ_UART_IntClock:R#2)   13041667
- Setup time                                                        -6010
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2995
-------------------------------------   ---- 
End-of-path arrival time (ps)           2995
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WQ_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell9       0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\WQ_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell9    190    190  13026796  RISE       1
\WQ_UART:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell8   2805   2995  13032661  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WQ_UART:BUART:sTX:TxShifter:u0\/clock                     datapathcell8       0      0  RISE       1



++++ Path 293 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WQ_UART:BUART:rx_bitclk_enable\/q
Path End       : \WQ_UART:BUART:rx_load_fifo\/main_2
Capture Clock  : \WQ_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13032707p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (WQ_UART_IntClock:R#1 vs. WQ_UART_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5450
-------------------------------------   ---- 
End-of-path arrival time (ps)           5450
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WQ_UART:BUART:rx_bitclk_enable\/clock_0                   macrocell87         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\WQ_UART:BUART:rx_bitclk_enable\/q   macrocell87   1250   1250  13031122  RISE       1
\WQ_UART:BUART:rx_load_fifo\/main_2  macrocell84   4200   5450  13032707  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WQ_UART:BUART:rx_load_fifo\/clock_0                       macrocell84         0      0  RISE       1



++++ Path 294 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WQ_UART:BUART:tx_state_2\/q
Path End       : \WQ_UART:BUART:tx_bitclk\/main_3
Capture Clock  : \WQ_UART:BUART:tx_bitclk\/clock_0
Path slack     : 13032721p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (WQ_UART_IntClock:R#1 vs. WQ_UART_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5436
-------------------------------------   ---- 
End-of-path arrival time (ps)           5436
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WQ_UART:BUART:tx_state_2\/clock_0                         macrocell80         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\WQ_UART:BUART:tx_state_2\/q      macrocell80   1250   1250  13024367  RISE       1
\WQ_UART:BUART:tx_bitclk\/main_3  macrocell81   4186   5436  13032721  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WQ_UART:BUART:tx_bitclk\/clock_0                          macrocell81         0      0  RISE       1



++++ Path 295 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Level_Sensor_UART:BUART:rx_state_2\/q
Path End       : \Level_Sensor_UART:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \Level_Sensor_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13032763p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5393
-------------------------------------   ---- 
End-of-path arrival time (ps)           5393
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_state_2\/clock_0               macrocell38         0      0  RISE       1

Data path
pin name                                             model name   delay     AT     slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  --------  ----  ------
\Level_Sensor_UART:BUART:rx_state_2\/q               macrocell38   1250   1250  13024637  RISE       1
\Level_Sensor_UART:BUART:rx_state_stop1_reg\/main_3  macrocell40   4143   5393  13032763  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_state_stop1_reg\/clock_0       macrocell40         0      0  RISE       1



++++ Path 296 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WQ_UART:BUART:rx_load_fifo\/q
Path End       : \WQ_UART:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \WQ_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13032765p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (WQ_UART_IntClock:R#1 vs. WQ_UART_IntClock:R#2)   13041667
- Setup time                                                        -3130
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038537

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5772
-------------------------------------   ---- 
End-of-path arrival time (ps)           5772
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WQ_UART:BUART:rx_load_fifo\/clock_0                       macrocell84         0      0  RISE       1

Data path
pin name                                  model name      delay     AT     slack  edge  Fanout
----------------------------------------  --------------  -----  -----  --------  ----  ------
\WQ_UART:BUART:rx_load_fifo\/q            macrocell84      1250   1250  13028887  RISE       1
\WQ_UART:BUART:sRX:RxShifter:u0\/f0_load  datapathcell10   4522   5772  13032765  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WQ_UART:BUART:sRX:RxShifter:u0\/clock                     datapathcell10      0      0  RISE       1



++++ Path 297 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Level_Sensor_UART:BUART:rx_bitclk_enable\/q
Path End       : \Level_Sensor_UART:BUART:rx_state_0\/main_2
Capture Clock  : \Level_Sensor_UART:BUART:rx_state_0\/clock_0
Path slack     : 13032780p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5377
-------------------------------------   ---- 
End-of-path arrival time (ps)           5377
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_bitclk_enable\/clock_0         macrocell39         0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\Level_Sensor_UART:BUART:rx_bitclk_enable\/q  macrocell39   1250   1250  13030219  RISE       1
\Level_Sensor_UART:BUART:rx_state_0\/main_2   macrocell35   4127   5377  13032780  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_state_0\/clock_0               macrocell35         0      0  RISE       1



++++ Path 298 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Level_Sensor_UART:BUART:rx_bitclk_enable\/q
Path End       : \Level_Sensor_UART:BUART:rx_status_3\/main_2
Capture Clock  : \Level_Sensor_UART:BUART:rx_status_3\/clock_0
Path slack     : 13032780p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5377
-------------------------------------   ---- 
End-of-path arrival time (ps)           5377
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_bitclk_enable\/clock_0         macrocell39         0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\Level_Sensor_UART:BUART:rx_bitclk_enable\/q  macrocell39   1250   1250  13030219  RISE       1
\Level_Sensor_UART:BUART:rx_status_3\/main_2  macrocell43   4127   5377  13032780  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_status_3\/clock_0              macrocell43         0      0  RISE       1



++++ Path 299 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WQ_UART:BUART:rx_state_0\/q
Path End       : \WQ_UART:BUART:rx_load_fifo\/main_1
Capture Clock  : \WQ_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13032885p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (WQ_UART_IntClock:R#1 vs. WQ_UART_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5272
-------------------------------------   ---- 
End-of-path arrival time (ps)           5272
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WQ_UART:BUART:rx_state_0\/clock_0                         macrocell83         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\WQ_UART:BUART:rx_state_0\/q         macrocell83   1250   1250  13025382  RISE       1
\WQ_UART:BUART:rx_load_fifo\/main_1  macrocell84   4022   5272  13032885  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WQ_UART:BUART:rx_load_fifo\/clock_0                       macrocell84         0      0  RISE       1



++++ Path 300 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WQ_UART:BUART:rx_state_0\/q
Path End       : \WQ_UART:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \WQ_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13032885p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (WQ_UART_IntClock:R#1 vs. WQ_UART_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5272
-------------------------------------   ---- 
End-of-path arrival time (ps)           5272
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WQ_UART:BUART:rx_state_0\/clock_0                         macrocell83         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\WQ_UART:BUART:rx_state_0\/q               macrocell83   1250   1250  13025382  RISE       1
\WQ_UART:BUART:rx_state_stop1_reg\/main_1  macrocell88   4022   5272  13032885  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WQ_UART:BUART:rx_state_stop1_reg\/clock_0                 macrocell88         0      0  RISE       1



++++ Path 301 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WQ_UART:BUART:tx_state_1\/q
Path End       : \WQ_UART:BUART:txn\/main_1
Capture Clock  : \WQ_UART:BUART:txn\/clock_0
Path slack     : 13032983p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (WQ_UART_IntClock:R#1 vs. WQ_UART_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5174
-------------------------------------   ---- 
End-of-path arrival time (ps)           5174
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WQ_UART:BUART:tx_state_1\/clock_0                         macrocell78         0      0  RISE       1

Data path
pin name                      model name   delay     AT     slack  edge  Fanout
----------------------------  -----------  -----  -----  --------  ----  ------
\WQ_UART:BUART:tx_state_1\/q  macrocell78   1250   1250  13024171  RISE       1
\WQ_UART:BUART:txn\/main_1    macrocell77   3924   5174  13032983  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WQ_UART:BUART:txn\/clock_0                                macrocell77         0      0  RISE       1



++++ Path 302 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WQ_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \WQ_UART:BUART:rx_state_0\/main_6
Capture Clock  : \WQ_UART:BUART:rx_state_0\/clock_0
Path slack     : 13033020p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (WQ_UART_IntClock:R#1 vs. WQ_UART_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5137
-------------------------------------   ---- 
End-of-path arrival time (ps)           5137
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WQ_UART:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\WQ_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13033020  RISE       1
\WQ_UART:BUART:rx_state_0\/main_6         macrocell83   3197   5137  13033020  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WQ_UART:BUART:rx_state_0\/clock_0                         macrocell83         0      0  RISE       1



++++ Path 303 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WQ_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \WQ_UART:BUART:rx_state_3\/main_6
Capture Clock  : \WQ_UART:BUART:rx_state_3\/clock_0
Path slack     : 13033020p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (WQ_UART_IntClock:R#1 vs. WQ_UART_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5137
-------------------------------------   ---- 
End-of-path arrival time (ps)           5137
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WQ_UART:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\WQ_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13033020  RISE       1
\WQ_UART:BUART:rx_state_3\/main_6         macrocell85   3197   5137  13033020  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WQ_UART:BUART:rx_state_3\/clock_0                         macrocell85         0      0  RISE       1



++++ Path 304 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WQ_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \WQ_UART:BUART:rx_state_2\/main_6
Capture Clock  : \WQ_UART:BUART:rx_state_2\/clock_0
Path slack     : 13033020p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (WQ_UART_IntClock:R#1 vs. WQ_UART_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5137
-------------------------------------   ---- 
End-of-path arrival time (ps)           5137
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WQ_UART:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\WQ_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13033020  RISE       1
\WQ_UART:BUART:rx_state_2\/main_6         macrocell86   3197   5137  13033020  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WQ_UART:BUART:rx_state_2\/clock_0                         macrocell86         0      0  RISE       1



++++ Path 305 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WQ_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \WQ_UART:BUART:rx_state_0\/main_5
Capture Clock  : \WQ_UART:BUART:rx_state_0\/clock_0
Path slack     : 13033023p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (WQ_UART_IntClock:R#1 vs. WQ_UART_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5134
-------------------------------------   ---- 
End-of-path arrival time (ps)           5134
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WQ_UART:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\WQ_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13033023  RISE       1
\WQ_UART:BUART:rx_state_0\/main_5         macrocell83   3194   5134  13033023  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WQ_UART:BUART:rx_state_0\/clock_0                         macrocell83         0      0  RISE       1



++++ Path 306 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WQ_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \WQ_UART:BUART:rx_state_3\/main_5
Capture Clock  : \WQ_UART:BUART:rx_state_3\/clock_0
Path slack     : 13033023p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (WQ_UART_IntClock:R#1 vs. WQ_UART_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5134
-------------------------------------   ---- 
End-of-path arrival time (ps)           5134
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WQ_UART:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\WQ_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13033023  RISE       1
\WQ_UART:BUART:rx_state_3\/main_5         macrocell85   3194   5134  13033023  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WQ_UART:BUART:rx_state_3\/clock_0                         macrocell85         0      0  RISE       1



++++ Path 307 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WQ_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \WQ_UART:BUART:rx_state_2\/main_5
Capture Clock  : \WQ_UART:BUART:rx_state_2\/clock_0
Path slack     : 13033023p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (WQ_UART_IntClock:R#1 vs. WQ_UART_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5134
-------------------------------------   ---- 
End-of-path arrival time (ps)           5134
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WQ_UART:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\WQ_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13033023  RISE       1
\WQ_UART:BUART:rx_state_2\/main_5         macrocell86   3194   5134  13033023  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WQ_UART:BUART:rx_state_2\/clock_0                         macrocell86         0      0  RISE       1



++++ Path 308 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WQ_UART:BUART:rx_state_3\/q
Path End       : \WQ_UART:BUART:rx_load_fifo\/main_3
Capture Clock  : \WQ_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13033207p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (WQ_UART_IntClock:R#1 vs. WQ_UART_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4950
-------------------------------------   ---- 
End-of-path arrival time (ps)           4950
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WQ_UART:BUART:rx_state_3\/clock_0                         macrocell85         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\WQ_UART:BUART:rx_state_3\/q         macrocell85   1250   1250  13025704  RISE       1
\WQ_UART:BUART:rx_load_fifo\/main_3  macrocell84   3700   4950  13033207  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WQ_UART:BUART:rx_load_fifo\/clock_0                       macrocell84         0      0  RISE       1



++++ Path 309 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WQ_UART:BUART:rx_state_3\/q
Path End       : \WQ_UART:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \WQ_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13033207p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (WQ_UART_IntClock:R#1 vs. WQ_UART_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4950
-------------------------------------   ---- 
End-of-path arrival time (ps)           4950
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WQ_UART:BUART:rx_state_3\/clock_0                         macrocell85         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\WQ_UART:BUART:rx_state_3\/q               macrocell85   1250   1250  13025704  RISE       1
\WQ_UART:BUART:rx_state_stop1_reg\/main_2  macrocell88   3700   4950  13033207  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WQ_UART:BUART:rx_state_stop1_reg\/clock_0                 macrocell88         0      0  RISE       1



++++ Path 310 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Level_Sensor_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \Level_Sensor_UART:BUART:rx_state_0\/main_10
Capture Clock  : \Level_Sensor_UART:BUART:rx_state_0\/clock_0
Path slack     : 13033278p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4878
-------------------------------------   ---- 
End-of-path arrival time (ps)           4878
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:sRX:RxBitCounter\/clock           count7cell          0      0  RISE       1

Data path
pin name                                            model name   delay     AT     slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  --------  ----  ------
\Level_Sensor_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13032354  RISE       1
\Level_Sensor_UART:BUART:rx_state_0\/main_10        macrocell35   2938   4878  13033278  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_state_0\/clock_0               macrocell35         0      0  RISE       1



++++ Path 311 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Level_Sensor_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \Level_Sensor_UART:BUART:rx_state_0\/main_8
Capture Clock  : \Level_Sensor_UART:BUART:rx_state_0\/clock_0
Path slack     : 13033286p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4871
-------------------------------------   ---- 
End-of-path arrival time (ps)           4871
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:sRX:RxBitCounter\/clock           count7cell          0      0  RISE       1

Data path
pin name                                            model name   delay     AT     slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  --------  ----  ------
\Level_Sensor_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13032361  RISE       1
\Level_Sensor_UART:BUART:rx_state_0\/main_8         macrocell35   2931   4871  13033286  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_state_0\/clock_0               macrocell35         0      0  RISE       1



++++ Path 312 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WQ_UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \WQ_UART:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \WQ_UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033303p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (WQ_UART_IntClock:R#1 vs. WQ_UART_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4854
-------------------------------------   ---- 
End-of-path arrival time (ps)           4854
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WQ_UART:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\WQ_UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13033303  RISE       1
\WQ_UART:BUART:rx_bitclk_enable\/main_1   macrocell87   2914   4854  13033303  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WQ_UART:BUART:rx_bitclk_enable\/clock_0                   macrocell87         0      0  RISE       1



++++ Path 313 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WQ_UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \WQ_UART:BUART:pollcount_1\/main_1
Capture Clock  : \WQ_UART:BUART:pollcount_1\/clock_0
Path slack     : 13033303p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (WQ_UART_IntClock:R#1 vs. WQ_UART_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4854
-------------------------------------   ---- 
End-of-path arrival time (ps)           4854
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WQ_UART:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\WQ_UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13033303  RISE       1
\WQ_UART:BUART:pollcount_1\/main_1        macrocell89   2914   4854  13033303  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WQ_UART:BUART:pollcount_1\/clock_0                        macrocell89         0      0  RISE       1



++++ Path 314 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WQ_UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \WQ_UART:BUART:pollcount_0\/main_1
Capture Clock  : \WQ_UART:BUART:pollcount_0\/clock_0
Path slack     : 13033303p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (WQ_UART_IntClock:R#1 vs. WQ_UART_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4854
-------------------------------------   ---- 
End-of-path arrival time (ps)           4854
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WQ_UART:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\WQ_UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13033303  RISE       1
\WQ_UART:BUART:pollcount_0\/main_1        macrocell90   2914   4854  13033303  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WQ_UART:BUART:pollcount_0\/clock_0                        macrocell90         0      0  RISE       1



++++ Path 315 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WQ_UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \WQ_UART:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \WQ_UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033304p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (WQ_UART_IntClock:R#1 vs. WQ_UART_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4853
-------------------------------------   ---- 
End-of-path arrival time (ps)           4853
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WQ_UART:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\WQ_UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13033304  RISE       1
\WQ_UART:BUART:rx_bitclk_enable\/main_0   macrocell87   2913   4853  13033304  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WQ_UART:BUART:rx_bitclk_enable\/clock_0                   macrocell87         0      0  RISE       1



++++ Path 316 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WQ_UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \WQ_UART:BUART:pollcount_1\/main_0
Capture Clock  : \WQ_UART:BUART:pollcount_1\/clock_0
Path slack     : 13033304p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (WQ_UART_IntClock:R#1 vs. WQ_UART_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4853
-------------------------------------   ---- 
End-of-path arrival time (ps)           4853
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WQ_UART:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\WQ_UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13033304  RISE       1
\WQ_UART:BUART:pollcount_1\/main_0        macrocell89   2913   4853  13033304  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WQ_UART:BUART:pollcount_1\/clock_0                        macrocell89         0      0  RISE       1



++++ Path 317 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WQ_UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \WQ_UART:BUART:pollcount_0\/main_0
Capture Clock  : \WQ_UART:BUART:pollcount_0\/clock_0
Path slack     : 13033304p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (WQ_UART_IntClock:R#1 vs. WQ_UART_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4853
-------------------------------------   ---- 
End-of-path arrival time (ps)           4853
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WQ_UART:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\WQ_UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13033304  RISE       1
\WQ_UART:BUART:pollcount_0\/main_0        macrocell90   2913   4853  13033304  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WQ_UART:BUART:pollcount_0\/clock_0                        macrocell90         0      0  RISE       1



++++ Path 318 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WQ_UART:BUART:sRX:RxBitCounter\/count_0
Path End       : \WQ_UART:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \WQ_UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033320p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (WQ_UART_IntClock:R#1 vs. WQ_UART_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4837
-------------------------------------   ---- 
End-of-path arrival time (ps)           4837
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WQ_UART:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\WQ_UART:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  13033320  RISE       1
\WQ_UART:BUART:rx_bitclk_enable\/main_2   macrocell87   2897   4837  13033320  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WQ_UART:BUART:rx_bitclk_enable\/clock_0                   macrocell87         0      0  RISE       1



++++ Path 319 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WQ_UART:BUART:tx_state_0\/q
Path End       : \WQ_UART:BUART:tx_bitclk\/main_1
Capture Clock  : \WQ_UART:BUART:tx_bitclk\/clock_0
Path slack     : 13033350p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (WQ_UART_IntClock:R#1 vs. WQ_UART_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4807
-------------------------------------   ---- 
End-of-path arrival time (ps)           4807
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WQ_UART:BUART:tx_state_0\/clock_0                         macrocell79         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\WQ_UART:BUART:tx_state_0\/q      macrocell79   1250   1250  13024996  RISE       1
\WQ_UART:BUART:tx_bitclk\/main_1  macrocell81   3557   4807  13033350  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WQ_UART:BUART:tx_bitclk\/clock_0                          macrocell81         0      0  RISE       1



++++ Path 320 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WQ_UART:BUART:tx_state_0\/q
Path End       : \WQ_UART:BUART:txn\/main_2
Capture Clock  : \WQ_UART:BUART:txn\/clock_0
Path slack     : 13033366p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (WQ_UART_IntClock:R#1 vs. WQ_UART_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4791
-------------------------------------   ---- 
End-of-path arrival time (ps)           4791
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WQ_UART:BUART:tx_state_0\/clock_0                         macrocell79         0      0  RISE       1

Data path
pin name                      model name   delay     AT     slack  edge  Fanout
----------------------------  -----------  -----  -----  --------  ----  ------
\WQ_UART:BUART:tx_state_0\/q  macrocell79   1250   1250  13024996  RISE       1
\WQ_UART:BUART:txn\/main_2    macrocell77   3541   4791  13033366  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WQ_UART:BUART:txn\/clock_0                                macrocell77         0      0  RISE       1



++++ Path 321 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WQ_UART:BUART:rx_state_0\/q
Path End       : \WQ_UART:BUART:rx_status_3\/main_1
Capture Clock  : \WQ_UART:BUART:rx_status_3\/clock_0
Path slack     : 13033503p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (WQ_UART_IntClock:R#1 vs. WQ_UART_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4654
-------------------------------------   ---- 
End-of-path arrival time (ps)           4654
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WQ_UART:BUART:rx_state_0\/clock_0                         macrocell83         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\WQ_UART:BUART:rx_state_0\/q        macrocell83   1250   1250  13025382  RISE       1
\WQ_UART:BUART:rx_status_3\/main_1  macrocell92   3404   4654  13033503  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WQ_UART:BUART:rx_status_3\/clock_0                        macrocell92         0      0  RISE       1



++++ Path 322 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WQ_UART:BUART:rx_state_0\/q
Path End       : \WQ_UART:BUART:rx_state_0\/main_1
Capture Clock  : \WQ_UART:BUART:rx_state_0\/clock_0
Path slack     : 13033503p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (WQ_UART_IntClock:R#1 vs. WQ_UART_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4654
-------------------------------------   ---- 
End-of-path arrival time (ps)           4654
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WQ_UART:BUART:rx_state_0\/clock_0                         macrocell83         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\WQ_UART:BUART:rx_state_0\/q       macrocell83   1250   1250  13025382  RISE       1
\WQ_UART:BUART:rx_state_0\/main_1  macrocell83   3404   4654  13033503  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WQ_UART:BUART:rx_state_0\/clock_0                         macrocell83         0      0  RISE       1



++++ Path 323 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WQ_UART:BUART:rx_state_0\/q
Path End       : \WQ_UART:BUART:rx_state_3\/main_1
Capture Clock  : \WQ_UART:BUART:rx_state_3\/clock_0
Path slack     : 13033503p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (WQ_UART_IntClock:R#1 vs. WQ_UART_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4654
-------------------------------------   ---- 
End-of-path arrival time (ps)           4654
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WQ_UART:BUART:rx_state_0\/clock_0                         macrocell83         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\WQ_UART:BUART:rx_state_0\/q       macrocell83   1250   1250  13025382  RISE       1
\WQ_UART:BUART:rx_state_3\/main_1  macrocell85   3404   4654  13033503  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WQ_UART:BUART:rx_state_3\/clock_0                         macrocell85         0      0  RISE       1



++++ Path 324 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WQ_UART:BUART:rx_state_0\/q
Path End       : \WQ_UART:BUART:rx_state_2\/main_1
Capture Clock  : \WQ_UART:BUART:rx_state_2\/clock_0
Path slack     : 13033503p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (WQ_UART_IntClock:R#1 vs. WQ_UART_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4654
-------------------------------------   ---- 
End-of-path arrival time (ps)           4654
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WQ_UART:BUART:rx_state_0\/clock_0                         macrocell83         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\WQ_UART:BUART:rx_state_0\/q       macrocell83   1250   1250  13025382  RISE       1
\WQ_UART:BUART:rx_state_2\/main_1  macrocell86   3404   4654  13033503  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WQ_UART:BUART:rx_state_2\/clock_0                         macrocell86         0      0  RISE       1



++++ Path 325 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Level_Sensor_UART:BUART:rx_state_3\/q
Path End       : \Level_Sensor_UART:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \Level_Sensor_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13033522p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4635
-------------------------------------   ---- 
End-of-path arrival time (ps)           4635
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_state_3\/clock_0               macrocell37         0      0  RISE       1

Data path
pin name                                             model name   delay     AT     slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  --------  ----  ------
\Level_Sensor_UART:BUART:rx_state_3\/q               macrocell37   1250   1250  13025395  RISE       1
\Level_Sensor_UART:BUART:rx_state_stop1_reg\/main_2  macrocell40   3385   4635  13033522  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_state_stop1_reg\/clock_0       macrocell40         0      0  RISE       1



++++ Path 326 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Level_Sensor_UART:BUART:rx_state_3\/q
Path End       : \Level_Sensor_UART:BUART:rx_state_0\/main_3
Capture Clock  : \Level_Sensor_UART:BUART:rx_state_0\/clock_0
Path slack     : 13033543p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4614
-------------------------------------   ---- 
End-of-path arrival time (ps)           4614
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_state_3\/clock_0               macrocell37         0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\Level_Sensor_UART:BUART:rx_state_3\/q       macrocell37   1250   1250  13025395  RISE       1
\Level_Sensor_UART:BUART:rx_state_0\/main_3  macrocell35   3364   4614  13033543  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_state_0\/clock_0               macrocell35         0      0  RISE       1



++++ Path 327 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Level_Sensor_UART:BUART:rx_state_3\/q
Path End       : \Level_Sensor_UART:BUART:rx_status_3\/main_3
Capture Clock  : \Level_Sensor_UART:BUART:rx_status_3\/clock_0
Path slack     : 13033543p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4614
-------------------------------------   ---- 
End-of-path arrival time (ps)           4614
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_state_3\/clock_0               macrocell37         0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\Level_Sensor_UART:BUART:rx_state_3\/q        macrocell37   1250   1250  13025395  RISE       1
\Level_Sensor_UART:BUART:rx_status_3\/main_3  macrocell43   3364   4614  13033543  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_status_3\/clock_0              macrocell43         0      0  RISE       1



++++ Path 328 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WQ_UART:BUART:rx_bitclk_enable\/q
Path End       : \WQ_UART:BUART:rx_state_0\/main_2
Capture Clock  : \WQ_UART:BUART:rx_state_0\/clock_0
Path slack     : 13033616p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (WQ_UART_IntClock:R#1 vs. WQ_UART_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4540
-------------------------------------   ---- 
End-of-path arrival time (ps)           4540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WQ_UART:BUART:rx_bitclk_enable\/clock_0                   macrocell87         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\WQ_UART:BUART:rx_bitclk_enable\/q  macrocell87   1250   1250  13031122  RISE       1
\WQ_UART:BUART:rx_state_0\/main_2   macrocell83   3290   4540  13033616  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WQ_UART:BUART:rx_state_0\/clock_0                         macrocell83         0      0  RISE       1



++++ Path 329 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WQ_UART:BUART:rx_bitclk_enable\/q
Path End       : \WQ_UART:BUART:rx_state_3\/main_2
Capture Clock  : \WQ_UART:BUART:rx_state_3\/clock_0
Path slack     : 13033616p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (WQ_UART_IntClock:R#1 vs. WQ_UART_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4540
-------------------------------------   ---- 
End-of-path arrival time (ps)           4540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WQ_UART:BUART:rx_bitclk_enable\/clock_0                   macrocell87         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\WQ_UART:BUART:rx_bitclk_enable\/q  macrocell87   1250   1250  13031122  RISE       1
\WQ_UART:BUART:rx_state_3\/main_2   macrocell85   3290   4540  13033616  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WQ_UART:BUART:rx_state_3\/clock_0                         macrocell85         0      0  RISE       1



++++ Path 330 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WQ_UART:BUART:rx_bitclk_enable\/q
Path End       : \WQ_UART:BUART:rx_state_2\/main_2
Capture Clock  : \WQ_UART:BUART:rx_state_2\/clock_0
Path slack     : 13033616p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (WQ_UART_IntClock:R#1 vs. WQ_UART_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4540
-------------------------------------   ---- 
End-of-path arrival time (ps)           4540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WQ_UART:BUART:rx_bitclk_enable\/clock_0                   macrocell87         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\WQ_UART:BUART:rx_bitclk_enable\/q  macrocell87   1250   1250  13031122  RISE       1
\WQ_UART:BUART:rx_state_2\/main_2   macrocell86   3290   4540  13033616  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WQ_UART:BUART:rx_state_2\/clock_0                         macrocell86         0      0  RISE       1



++++ Path 331 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WQ_UART:BUART:rx_bitclk_enable\/q
Path End       : \WQ_UART:BUART:rx_status_3\/main_2
Capture Clock  : \WQ_UART:BUART:rx_status_3\/clock_0
Path slack     : 13033642p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (WQ_UART_IntClock:R#1 vs. WQ_UART_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4514
-------------------------------------   ---- 
End-of-path arrival time (ps)           4514
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WQ_UART:BUART:rx_bitclk_enable\/clock_0                   macrocell87         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\WQ_UART:BUART:rx_bitclk_enable\/q  macrocell87   1250   1250  13031122  RISE       1
\WQ_UART:BUART:rx_status_3\/main_2  macrocell92   3264   4514  13033642  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WQ_UART:BUART:rx_status_3\/clock_0                        macrocell92         0      0  RISE       1



++++ Path 332 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : \Level_Sensor_UART:BUART:rx_state_0\/main_6
Capture Clock  : \Level_Sensor_UART:BUART:rx_state_0\/clock_0
Path slack     : 13033678p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4479
-------------------------------------   ---- 
End-of-path arrival time (ps)           4479
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell41         0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
MODIN1_1/q                                   macrocell41   1250   1250  13028974  RISE       1
\Level_Sensor_UART:BUART:rx_state_0\/main_6  macrocell35   3229   4479  13033678  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_state_0\/clock_0               macrocell35         0      0  RISE       1



++++ Path 333 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : \Level_Sensor_UART:BUART:rx_status_3\/main_6
Capture Clock  : \Level_Sensor_UART:BUART:rx_status_3\/clock_0
Path slack     : 13033678p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4479
-------------------------------------   ---- 
End-of-path arrival time (ps)           4479
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell41         0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
MODIN1_1/q                                    macrocell41   1250   1250  13028974  RISE       1
\Level_Sensor_UART:BUART:rx_status_3\/main_6  macrocell43   3229   4479  13033678  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_status_3\/clock_0              macrocell43         0      0  RISE       1



++++ Path 334 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : \Level_Sensor_UART:BUART:rx_state_0\/main_7
Capture Clock  : \Level_Sensor_UART:BUART:rx_state_0\/clock_0
Path slack     : 13033685p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4472
-------------------------------------   ---- 
End-of-path arrival time (ps)           4472
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell42         0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
MODIN1_0/q                                   macrocell42   1250   1250  13028981  RISE       1
\Level_Sensor_UART:BUART:rx_state_0\/main_7  macrocell35   3222   4472  13033685  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_state_0\/clock_0               macrocell35         0      0  RISE       1



++++ Path 335 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : \Level_Sensor_UART:BUART:rx_status_3\/main_7
Capture Clock  : \Level_Sensor_UART:BUART:rx_status_3\/clock_0
Path slack     : 13033685p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4472
-------------------------------------   ---- 
End-of-path arrival time (ps)           4472
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell42         0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
MODIN1_0/q                                    macrocell42   1250   1250  13028981  RISE       1
\Level_Sensor_UART:BUART:rx_status_3\/main_7  macrocell43   3222   4472  13033685  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_status_3\/clock_0              macrocell43         0      0  RISE       1



++++ Path 336 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WQ_UART:BUART:tx_bitclk\/q
Path End       : \WQ_UART:BUART:tx_state_1\/main_5
Capture Clock  : \WQ_UART:BUART:tx_state_1\/clock_0
Path slack     : 13033709p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (WQ_UART_IntClock:R#1 vs. WQ_UART_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4448
-------------------------------------   ---- 
End-of-path arrival time (ps)           4448
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WQ_UART:BUART:tx_bitclk\/clock_0                          macrocell81         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\WQ_UART:BUART:tx_bitclk\/q        macrocell81   1250   1250  13033709  RISE       1
\WQ_UART:BUART:tx_state_1\/main_5  macrocell78   3198   4448  13033709  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WQ_UART:BUART:tx_state_1\/clock_0                         macrocell78         0      0  RISE       1



++++ Path 337 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WQ_UART:BUART:tx_bitclk\/q
Path End       : \WQ_UART:BUART:tx_state_0\/main_5
Capture Clock  : \WQ_UART:BUART:tx_state_0\/clock_0
Path slack     : 13033709p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (WQ_UART_IntClock:R#1 vs. WQ_UART_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4448
-------------------------------------   ---- 
End-of-path arrival time (ps)           4448
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WQ_UART:BUART:tx_bitclk\/clock_0                          macrocell81         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\WQ_UART:BUART:tx_bitclk\/q        macrocell81   1250   1250  13033709  RISE       1
\WQ_UART:BUART:tx_state_0\/main_5  macrocell79   3198   4448  13033709  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WQ_UART:BUART:tx_state_0\/clock_0                         macrocell79         0      0  RISE       1



++++ Path 338 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WQ_UART:BUART:tx_bitclk\/q
Path End       : \WQ_UART:BUART:tx_state_2\/main_5
Capture Clock  : \WQ_UART:BUART:tx_state_2\/clock_0
Path slack     : 13033709p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (WQ_UART_IntClock:R#1 vs. WQ_UART_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4448
-------------------------------------   ---- 
End-of-path arrival time (ps)           4448
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WQ_UART:BUART:tx_bitclk\/clock_0                          macrocell81         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\WQ_UART:BUART:tx_bitclk\/q        macrocell81   1250   1250  13033709  RISE       1
\WQ_UART:BUART:tx_state_2\/main_5  macrocell80   3198   4448  13033709  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WQ_UART:BUART:tx_state_2\/clock_0                         macrocell80         0      0  RISE       1



++++ Path 339 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Level_Sensor_UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \Level_Sensor_UART:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \Level_Sensor_UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033883p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4273
-------------------------------------   ---- 
End-of-path arrival time (ps)           4273
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:sRX:RxBitCounter\/clock           count7cell          0      0  RISE       1

Data path
pin name                                            model name   delay     AT     slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  --------  ----  ------
\Level_Sensor_UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13033883  RISE       1
\Level_Sensor_UART:BUART:rx_bitclk_enable\/main_0   macrocell39   2333   4273  13033883  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_bitclk_enable\/clock_0         macrocell39         0      0  RISE       1



++++ Path 340 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Level_Sensor_UART:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN1_1/main_0
Capture Clock  : MODIN1_1/clock_0
Path slack     : 13033883p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4273
-------------------------------------   ---- 
End-of-path arrival time (ps)           4273
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:sRX:RxBitCounter\/clock           count7cell          0      0  RISE       1

Data path
pin name                                            model name   delay     AT     slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  --------  ----  ------
\Level_Sensor_UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13033883  RISE       1
MODIN1_1/main_0                                     macrocell41   2333   4273  13033883  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell41         0      0  RISE       1



++++ Path 341 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Level_Sensor_UART:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN1_0/main_0
Capture Clock  : MODIN1_0/clock_0
Path slack     : 13033883p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4273
-------------------------------------   ---- 
End-of-path arrival time (ps)           4273
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:sRX:RxBitCounter\/clock           count7cell          0      0  RISE       1

Data path
pin name                                            model name   delay     AT     slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  --------  ----  ------
\Level_Sensor_UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13033883  RISE       1
MODIN1_0/main_0                                     macrocell42   2333   4273  13033883  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell42         0      0  RISE       1



++++ Path 342 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Level_Sensor_UART:BUART:sRX:RxBitCounter\/count_0
Path End       : \Level_Sensor_UART:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \Level_Sensor_UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033891p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4266
-------------------------------------   ---- 
End-of-path arrival time (ps)           4266
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:sRX:RxBitCounter\/clock           count7cell          0      0  RISE       1

Data path
pin name                                            model name   delay     AT     slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  --------  ----  ------
\Level_Sensor_UART:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  13033891  RISE       1
\Level_Sensor_UART:BUART:rx_bitclk_enable\/main_2   macrocell39   2326   4266  13033891  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_bitclk_enable\/clock_0         macrocell39         0      0  RISE       1



++++ Path 343 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Level_Sensor_UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \Level_Sensor_UART:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \Level_Sensor_UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033900p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4257
-------------------------------------   ---- 
End-of-path arrival time (ps)           4257
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:sRX:RxBitCounter\/clock           count7cell          0      0  RISE       1

Data path
pin name                                            model name   delay     AT     slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  --------  ----  ------
\Level_Sensor_UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13033900  RISE       1
\Level_Sensor_UART:BUART:rx_bitclk_enable\/main_1   macrocell39   2317   4257  13033900  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_bitclk_enable\/clock_0         macrocell39         0      0  RISE       1



++++ Path 344 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Level_Sensor_UART:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN1_1/main_1
Capture Clock  : MODIN1_1/clock_0
Path slack     : 13033900p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4257
-------------------------------------   ---- 
End-of-path arrival time (ps)           4257
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:sRX:RxBitCounter\/clock           count7cell          0      0  RISE       1

Data path
pin name                                            model name   delay     AT     slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  --------  ----  ------
\Level_Sensor_UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13033900  RISE       1
MODIN1_1/main_1                                     macrocell41   2317   4257  13033900  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell41         0      0  RISE       1



++++ Path 345 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Level_Sensor_UART:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN1_0/main_1
Capture Clock  : MODIN1_0/clock_0
Path slack     : 13033900p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4257
-------------------------------------   ---- 
End-of-path arrival time (ps)           4257
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:sRX:RxBitCounter\/clock           count7cell          0      0  RISE       1

Data path
pin name                                            model name   delay     AT     slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  --------  ----  ------
\Level_Sensor_UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13033900  RISE       1
MODIN1_0/main_1                                     macrocell42   2317   4257  13033900  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell42         0      0  RISE       1



++++ Path 346 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WQ_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \WQ_UART:BUART:rx_load_fifo\/main_7
Capture Clock  : \WQ_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13033903p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (WQ_UART_IntClock:R#1 vs. WQ_UART_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4254
-------------------------------------   ---- 
End-of-path arrival time (ps)           4254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WQ_UART:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\WQ_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13030688  RISE       1
\WQ_UART:BUART:rx_load_fifo\/main_7       macrocell84   2314   4254  13033903  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WQ_UART:BUART:rx_load_fifo\/clock_0                       macrocell84         0      0  RISE       1



++++ Path 347 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WQ_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \WQ_UART:BUART:rx_load_fifo\/main_6
Capture Clock  : \WQ_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13033903p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (WQ_UART_IntClock:R#1 vs. WQ_UART_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4253
-------------------------------------   ---- 
End-of-path arrival time (ps)           4253
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WQ_UART:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\WQ_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13033020  RISE       1
\WQ_UART:BUART:rx_load_fifo\/main_6       macrocell84   2313   4253  13033903  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WQ_UART:BUART:rx_load_fifo\/clock_0                       macrocell84         0      0  RISE       1



++++ Path 348 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WQ_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \WQ_UART:BUART:rx_load_fifo\/main_5
Capture Clock  : \WQ_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13033904p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (WQ_UART_IntClock:R#1 vs. WQ_UART_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4253
-------------------------------------   ---- 
End-of-path arrival time (ps)           4253
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WQ_UART:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\WQ_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13033023  RISE       1
\WQ_UART:BUART:rx_load_fifo\/main_5       macrocell84   2313   4253  13033904  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WQ_UART:BUART:rx_load_fifo\/clock_0                       macrocell84         0      0  RISE       1



++++ Path 349 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WQ_UART:BUART:rx_status_3\/q
Path End       : \WQ_UART:BUART:sRX:RxSts\/status_3
Capture Clock  : \WQ_UART:BUART:sRX:RxSts\/clock
Path slack     : 13033927p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (WQ_UART_IntClock:R#1 vs. WQ_UART_IntClock:R#2)   13041667
- Setup time                                                         -500
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13041167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7240
-------------------------------------   ---- 
End-of-path arrival time (ps)           7240
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WQ_UART:BUART:rx_status_3\/clock_0                        macrocell92         0      0  RISE       1

Data path
pin name                            model name    delay     AT     slack  edge  Fanout
----------------------------------  ------------  -----  -----  --------  ----  ------
\WQ_UART:BUART:rx_status_3\/q       macrocell92    1250   1250  13033927  RISE       1
\WQ_UART:BUART:sRX:RxSts\/status_3  statusicell8   5990   7240  13033927  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WQ_UART:BUART:sRX:RxSts\/clock                            statusicell8        0      0  RISE       1



++++ Path 350 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Level_Sensor_UART:BUART:rx_last\/q
Path End       : \Level_Sensor_UART:BUART:rx_state_2\/main_6
Capture Clock  : \Level_Sensor_UART:BUART:rx_state_2\/clock_0
Path slack     : 13033975p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4181
-------------------------------------   ---- 
End-of-path arrival time (ps)           4181
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_last\/clock_0                  macrocell44         0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\Level_Sensor_UART:BUART:rx_last\/q          macrocell44   1250   1250  13033975  RISE       1
\Level_Sensor_UART:BUART:rx_state_2\/main_6  macrocell38   2931   4181  13033975  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_state_2\/clock_0               macrocell38         0      0  RISE       1



++++ Path 351 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WQ_UART:BUART:pollcount_0\/q
Path End       : \WQ_UART:BUART:rx_state_0\/main_10
Capture Clock  : \WQ_UART:BUART:rx_state_0\/clock_0
Path slack     : 13034021p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (WQ_UART_IntClock:R#1 vs. WQ_UART_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4135
-------------------------------------   ---- 
End-of-path arrival time (ps)           4135
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WQ_UART:BUART:pollcount_0\/clock_0                        macrocell90         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\WQ_UART:BUART:pollcount_0\/q       macrocell90   1250   1250  13028407  RISE       1
\WQ_UART:BUART:rx_state_0\/main_10  macrocell83   2885   4135  13034021  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WQ_UART:BUART:rx_state_0\/clock_0                         macrocell83         0      0  RISE       1



++++ Path 352 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WQ_UART:BUART:pollcount_1\/q
Path End       : \WQ_UART:BUART:rx_state_0\/main_8
Capture Clock  : \WQ_UART:BUART:rx_state_0\/clock_0
Path slack     : 13034023p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (WQ_UART_IntClock:R#1 vs. WQ_UART_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4134
-------------------------------------   ---- 
End-of-path arrival time (ps)           4134
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WQ_UART:BUART:pollcount_1\/clock_0                        macrocell89         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\WQ_UART:BUART:pollcount_1\/q      macrocell89   1250   1250  13028413  RISE       1
\WQ_UART:BUART:rx_state_0\/main_8  macrocell83   2884   4134  13034023  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WQ_UART:BUART:rx_state_0\/clock_0                         macrocell83         0      0  RISE       1



++++ Path 353 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WQ_UART:BUART:pollcount_0\/q
Path End       : \WQ_UART:BUART:pollcount_1\/main_4
Capture Clock  : \WQ_UART:BUART:pollcount_1\/clock_0
Path slack     : 13034025p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (WQ_UART_IntClock:R#1 vs. WQ_UART_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4132
-------------------------------------   ---- 
End-of-path arrival time (ps)           4132
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WQ_UART:BUART:pollcount_0\/clock_0                        macrocell90         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\WQ_UART:BUART:pollcount_0\/q       macrocell90   1250   1250  13028407  RISE       1
\WQ_UART:BUART:pollcount_1\/main_4  macrocell89   2882   4132  13034025  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WQ_UART:BUART:pollcount_1\/clock_0                        macrocell89         0      0  RISE       1



++++ Path 354 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WQ_UART:BUART:pollcount_0\/q
Path End       : \WQ_UART:BUART:pollcount_0\/main_3
Capture Clock  : \WQ_UART:BUART:pollcount_0\/clock_0
Path slack     : 13034025p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (WQ_UART_IntClock:R#1 vs. WQ_UART_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4132
-------------------------------------   ---- 
End-of-path arrival time (ps)           4132
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WQ_UART:BUART:pollcount_0\/clock_0                        macrocell90         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\WQ_UART:BUART:pollcount_0\/q       macrocell90   1250   1250  13028407  RISE       1
\WQ_UART:BUART:pollcount_0\/main_3  macrocell90   2882   4132  13034025  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WQ_UART:BUART:pollcount_0\/clock_0                        macrocell90         0      0  RISE       1



++++ Path 355 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WQ_UART:BUART:pollcount_0\/q
Path End       : \WQ_UART:BUART:rx_status_3\/main_7
Capture Clock  : \WQ_UART:BUART:rx_status_3\/clock_0
Path slack     : 13034026p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (WQ_UART_IntClock:R#1 vs. WQ_UART_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4131
-------------------------------------   ---- 
End-of-path arrival time (ps)           4131
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WQ_UART:BUART:pollcount_0\/clock_0                        macrocell90         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\WQ_UART:BUART:pollcount_0\/q       macrocell90   1250   1250  13028407  RISE       1
\WQ_UART:BUART:rx_status_3\/main_7  macrocell92   2881   4131  13034026  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WQ_UART:BUART:rx_status_3\/clock_0                        macrocell92         0      0  RISE       1



++++ Path 356 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WQ_UART:BUART:pollcount_1\/q
Path End       : \WQ_UART:BUART:pollcount_1\/main_2
Capture Clock  : \WQ_UART:BUART:pollcount_1\/clock_0
Path slack     : 13034028p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (WQ_UART_IntClock:R#1 vs. WQ_UART_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4129
-------------------------------------   ---- 
End-of-path arrival time (ps)           4129
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WQ_UART:BUART:pollcount_1\/clock_0                        macrocell89         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\WQ_UART:BUART:pollcount_1\/q       macrocell89   1250   1250  13028413  RISE       1
\WQ_UART:BUART:pollcount_1\/main_2  macrocell89   2879   4129  13034028  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WQ_UART:BUART:pollcount_1\/clock_0                        macrocell89         0      0  RISE       1



++++ Path 357 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WQ_UART:BUART:pollcount_1\/q
Path End       : \WQ_UART:BUART:rx_status_3\/main_5
Capture Clock  : \WQ_UART:BUART:rx_status_3\/clock_0
Path slack     : 13034032p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (WQ_UART_IntClock:R#1 vs. WQ_UART_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4125
-------------------------------------   ---- 
End-of-path arrival time (ps)           4125
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WQ_UART:BUART:pollcount_1\/clock_0                        macrocell89         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\WQ_UART:BUART:pollcount_1\/q       macrocell89   1250   1250  13028413  RISE       1
\WQ_UART:BUART:rx_status_3\/main_5  macrocell92   2875   4125  13034032  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WQ_UART:BUART:rx_status_3\/clock_0                        macrocell92         0      0  RISE       1



++++ Path 358 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WQ_UART:BUART:rx_state_3\/q
Path End       : \WQ_UART:BUART:rx_status_3\/main_3
Capture Clock  : \WQ_UART:BUART:rx_status_3\/clock_0
Path slack     : 13034104p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (WQ_UART_IntClock:R#1 vs. WQ_UART_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4053
-------------------------------------   ---- 
End-of-path arrival time (ps)           4053
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WQ_UART:BUART:rx_state_3\/clock_0                         macrocell85         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\WQ_UART:BUART:rx_state_3\/q        macrocell85   1250   1250  13025704  RISE       1
\WQ_UART:BUART:rx_status_3\/main_3  macrocell92   2803   4053  13034104  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WQ_UART:BUART:rx_status_3\/clock_0                        macrocell92         0      0  RISE       1



++++ Path 359 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WQ_UART:BUART:rx_state_3\/q
Path End       : \WQ_UART:BUART:rx_state_0\/main_3
Capture Clock  : \WQ_UART:BUART:rx_state_0\/clock_0
Path slack     : 13034118p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (WQ_UART_IntClock:R#1 vs. WQ_UART_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4039
-------------------------------------   ---- 
End-of-path arrival time (ps)           4039
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WQ_UART:BUART:rx_state_3\/clock_0                         macrocell85         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\WQ_UART:BUART:rx_state_3\/q       macrocell85   1250   1250  13025704  RISE       1
\WQ_UART:BUART:rx_state_0\/main_3  macrocell83   2789   4039  13034118  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WQ_UART:BUART:rx_state_0\/clock_0                         macrocell83         0      0  RISE       1



++++ Path 360 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WQ_UART:BUART:rx_state_3\/q
Path End       : \WQ_UART:BUART:rx_state_3\/main_3
Capture Clock  : \WQ_UART:BUART:rx_state_3\/clock_0
Path slack     : 13034118p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (WQ_UART_IntClock:R#1 vs. WQ_UART_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4039
-------------------------------------   ---- 
End-of-path arrival time (ps)           4039
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WQ_UART:BUART:rx_state_3\/clock_0                         macrocell85         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\WQ_UART:BUART:rx_state_3\/q       macrocell85   1250   1250  13025704  RISE       1
\WQ_UART:BUART:rx_state_3\/main_3  macrocell85   2789   4039  13034118  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WQ_UART:BUART:rx_state_3\/clock_0                         macrocell85         0      0  RISE       1



++++ Path 361 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WQ_UART:BUART:rx_state_3\/q
Path End       : \WQ_UART:BUART:rx_state_2\/main_3
Capture Clock  : \WQ_UART:BUART:rx_state_2\/clock_0
Path slack     : 13034118p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (WQ_UART_IntClock:R#1 vs. WQ_UART_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4039
-------------------------------------   ---- 
End-of-path arrival time (ps)           4039
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WQ_UART:BUART:rx_state_3\/clock_0                         macrocell85         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\WQ_UART:BUART:rx_state_3\/q       macrocell85   1250   1250  13025704  RISE       1
\WQ_UART:BUART:rx_state_2\/main_3  macrocell86   2789   4039  13034118  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WQ_UART:BUART:rx_state_2\/clock_0                         macrocell86         0      0  RISE       1



++++ Path 362 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WQ_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \WQ_UART:BUART:tx_state_1\/main_2
Capture Clock  : \WQ_UART:BUART:tx_state_1\/clock_0
Path slack     : 13034275p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (WQ_UART_IntClock:R#1 vs. WQ_UART_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3882
-------------------------------------   ---- 
End-of-path arrival time (ps)           3882
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WQ_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell9       0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\WQ_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell9    190    190  13026796  RISE       1
\WQ_UART:BUART:tx_state_1\/main_2               macrocell78     3692   3882  13034275  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WQ_UART:BUART:tx_state_1\/clock_0                         macrocell78         0      0  RISE       1



++++ Path 363 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WQ_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \WQ_UART:BUART:tx_state_0\/main_2
Capture Clock  : \WQ_UART:BUART:tx_state_0\/clock_0
Path slack     : 13034275p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (WQ_UART_IntClock:R#1 vs. WQ_UART_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3882
-------------------------------------   ---- 
End-of-path arrival time (ps)           3882
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WQ_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell9       0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\WQ_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell9    190    190  13026796  RISE       1
\WQ_UART:BUART:tx_state_0\/main_2               macrocell79     3692   3882  13034275  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WQ_UART:BUART:tx_state_0\/clock_0                         macrocell79         0      0  RISE       1



++++ Path 364 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WQ_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \WQ_UART:BUART:tx_state_2\/main_2
Capture Clock  : \WQ_UART:BUART:tx_state_2\/clock_0
Path slack     : 13034275p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (WQ_UART_IntClock:R#1 vs. WQ_UART_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3882
-------------------------------------   ---- 
End-of-path arrival time (ps)           3882
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WQ_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell9       0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\WQ_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell9    190    190  13026796  RISE       1
\WQ_UART:BUART:tx_state_2\/main_2               macrocell80     3692   3882  13034275  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WQ_UART:BUART:tx_state_2\/clock_0                         macrocell80         0      0  RISE       1



++++ Path 365 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WQ_UART:BUART:txn\/q
Path End       : \WQ_UART:BUART:txn\/main_0
Capture Clock  : \WQ_UART:BUART:txn\/clock_0
Path slack     : 13034306p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (WQ_UART_IntClock:R#1 vs. WQ_UART_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3851
-------------------------------------   ---- 
End-of-path arrival time (ps)           3851
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WQ_UART:BUART:txn\/clock_0                                macrocell77         0      0  RISE       1

Data path
pin name                    model name   delay     AT     slack  edge  Fanout
--------------------------  -----------  -----  -----  --------  ----  ------
\WQ_UART:BUART:txn\/q       macrocell77   1250   1250  13034306  RISE       1
\WQ_UART:BUART:txn\/main_0  macrocell77   2601   3851  13034306  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WQ_UART:BUART:txn\/clock_0                                macrocell77         0      0  RISE       1



++++ Path 366 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WQ_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \WQ_UART:BUART:tx_state_1\/main_4
Capture Clock  : \WQ_UART:BUART:tx_state_1\/clock_0
Path slack     : 13034590p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (WQ_UART_IntClock:R#1 vs. WQ_UART_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3566
-------------------------------------   ---- 
End-of-path arrival time (ps)           3566
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WQ_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell9       0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\WQ_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell9    190    190  13034590  RISE       1
\WQ_UART:BUART:tx_state_1\/main_4               macrocell78     3376   3566  13034590  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WQ_UART:BUART:tx_state_1\/clock_0                         macrocell78         0      0  RISE       1



++++ Path 367 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WQ_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \WQ_UART:BUART:tx_state_2\/main_4
Capture Clock  : \WQ_UART:BUART:tx_state_2\/clock_0
Path slack     : 13034590p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (WQ_UART_IntClock:R#1 vs. WQ_UART_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3566
-------------------------------------   ---- 
End-of-path arrival time (ps)           3566
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WQ_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell9       0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\WQ_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell9    190    190  13034590  RISE       1
\WQ_UART:BUART:tx_state_2\/main_4               macrocell80     3376   3566  13034590  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WQ_UART:BUART:tx_state_2\/clock_0                         macrocell80         0      0  RISE       1



++++ Path 368 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WQ_UART:BUART:rx_last\/q
Path End       : \WQ_UART:BUART:rx_state_2\/main_9
Capture Clock  : \WQ_UART:BUART:rx_state_2\/clock_0
Path slack     : 13034598p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (WQ_UART_IntClock:R#1 vs. WQ_UART_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3559
-------------------------------------   ---- 
End-of-path arrival time (ps)           3559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WQ_UART:BUART:rx_last\/clock_0                            macrocell93         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\WQ_UART:BUART:rx_last\/q          macrocell93   1250   1250  13034598  RISE       1
\WQ_UART:BUART:rx_state_2\/main_9  macrocell86   2309   3559  13034598  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WQ_UART:BUART:rx_state_2\/clock_0                         macrocell86         0      0  RISE       1



++++ Path 369 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Level_Sensor_UART:BUART:rx_state_3\/q
Path End       : \Level_Sensor_UART:BUART:rx_load_fifo\/main_3
Capture Clock  : \Level_Sensor_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13034599p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_state_3\/clock_0               macrocell37         0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\Level_Sensor_UART:BUART:rx_state_3\/q         macrocell37   1250   1250  13025395  RISE       1
\Level_Sensor_UART:BUART:rx_load_fifo\/main_3  macrocell36   2308   3558  13034599  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_load_fifo\/clock_0             macrocell36         0      0  RISE       1



++++ Path 370 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Level_Sensor_UART:BUART:rx_state_3\/q
Path End       : \Level_Sensor_UART:BUART:rx_state_3\/main_3
Capture Clock  : \Level_Sensor_UART:BUART:rx_state_3\/clock_0
Path slack     : 13034599p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_state_3\/clock_0               macrocell37         0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\Level_Sensor_UART:BUART:rx_state_3\/q       macrocell37   1250   1250  13025395  RISE       1
\Level_Sensor_UART:BUART:rx_state_3\/main_3  macrocell37   2308   3558  13034599  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_state_3\/clock_0               macrocell37         0      0  RISE       1



++++ Path 371 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Level_Sensor_UART:BUART:rx_state_3\/q
Path End       : \Level_Sensor_UART:BUART:rx_state_2\/main_3
Capture Clock  : \Level_Sensor_UART:BUART:rx_state_2\/clock_0
Path slack     : 13034599p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_state_3\/clock_0               macrocell37         0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\Level_Sensor_UART:BUART:rx_state_3\/q       macrocell37   1250   1250  13025395  RISE       1
\Level_Sensor_UART:BUART:rx_state_2\/main_3  macrocell38   2308   3558  13034599  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_state_2\/clock_0               macrocell38         0      0  RISE       1



++++ Path 372 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WQ_UART:BUART:tx_state_1\/q
Path End       : \WQ_UART:BUART:tx_state_1\/main_0
Capture Clock  : \WQ_UART:BUART:tx_state_1\/clock_0
Path slack     : 13034599p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (WQ_UART_IntClock:R#1 vs. WQ_UART_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WQ_UART:BUART:tx_state_1\/clock_0                         macrocell78         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\WQ_UART:BUART:tx_state_1\/q       macrocell78   1250   1250  13024171  RISE       1
\WQ_UART:BUART:tx_state_1\/main_0  macrocell78   2308   3558  13034599  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WQ_UART:BUART:tx_state_1\/clock_0                         macrocell78         0      0  RISE       1



++++ Path 373 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WQ_UART:BUART:tx_state_1\/q
Path End       : \WQ_UART:BUART:tx_state_0\/main_0
Capture Clock  : \WQ_UART:BUART:tx_state_0\/clock_0
Path slack     : 13034599p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (WQ_UART_IntClock:R#1 vs. WQ_UART_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WQ_UART:BUART:tx_state_1\/clock_0                         macrocell78         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\WQ_UART:BUART:tx_state_1\/q       macrocell78   1250   1250  13024171  RISE       1
\WQ_UART:BUART:tx_state_0\/main_0  macrocell79   2308   3558  13034599  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WQ_UART:BUART:tx_state_0\/clock_0                         macrocell79         0      0  RISE       1



++++ Path 374 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WQ_UART:BUART:tx_state_1\/q
Path End       : \WQ_UART:BUART:tx_state_2\/main_0
Capture Clock  : \WQ_UART:BUART:tx_state_2\/clock_0
Path slack     : 13034599p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (WQ_UART_IntClock:R#1 vs. WQ_UART_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WQ_UART:BUART:tx_state_1\/clock_0                         macrocell78         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\WQ_UART:BUART:tx_state_1\/q       macrocell78   1250   1250  13024171  RISE       1
\WQ_UART:BUART:tx_state_2\/main_0  macrocell80   2308   3558  13034599  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WQ_UART:BUART:tx_state_2\/clock_0                         macrocell80         0      0  RISE       1



++++ Path 375 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : MODIN1_1/main_3
Capture Clock  : MODIN1_1/clock_0
Path slack     : 13034604p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3553
-------------------------------------   ---- 
End-of-path arrival time (ps)           3553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell41         0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN1_1/q       macrocell41   1250   1250  13028974  RISE       1
MODIN1_1/main_3  macrocell41   2303   3553  13034604  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell41         0      0  RISE       1



++++ Path 376 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WQ_UART:BUART:tx_state_2\/q
Path End       : \WQ_UART:BUART:tx_state_1\/main_3
Capture Clock  : \WQ_UART:BUART:tx_state_1\/clock_0
Path slack     : 13034607p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (WQ_UART_IntClock:R#1 vs. WQ_UART_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3550
-------------------------------------   ---- 
End-of-path arrival time (ps)           3550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WQ_UART:BUART:tx_state_2\/clock_0                         macrocell80         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\WQ_UART:BUART:tx_state_2\/q       macrocell80   1250   1250  13024367  RISE       1
\WQ_UART:BUART:tx_state_1\/main_3  macrocell78   2300   3550  13034607  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WQ_UART:BUART:tx_state_1\/clock_0                         macrocell78         0      0  RISE       1



++++ Path 377 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WQ_UART:BUART:tx_state_2\/q
Path End       : \WQ_UART:BUART:tx_state_0\/main_4
Capture Clock  : \WQ_UART:BUART:tx_state_0\/clock_0
Path slack     : 13034607p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (WQ_UART_IntClock:R#1 vs. WQ_UART_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3550
-------------------------------------   ---- 
End-of-path arrival time (ps)           3550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WQ_UART:BUART:tx_state_2\/clock_0                         macrocell80         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\WQ_UART:BUART:tx_state_2\/q       macrocell80   1250   1250  13024367  RISE       1
\WQ_UART:BUART:tx_state_0\/main_4  macrocell79   2300   3550  13034607  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WQ_UART:BUART:tx_state_0\/clock_0                         macrocell79         0      0  RISE       1



++++ Path 378 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WQ_UART:BUART:tx_state_2\/q
Path End       : \WQ_UART:BUART:tx_state_2\/main_3
Capture Clock  : \WQ_UART:BUART:tx_state_2\/clock_0
Path slack     : 13034607p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (WQ_UART_IntClock:R#1 vs. WQ_UART_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3550
-------------------------------------   ---- 
End-of-path arrival time (ps)           3550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WQ_UART:BUART:tx_state_2\/clock_0                         macrocell80         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\WQ_UART:BUART:tx_state_2\/q       macrocell80   1250   1250  13024367  RISE       1
\WQ_UART:BUART:tx_state_2\/main_3  macrocell80   2300   3550  13034607  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WQ_UART:BUART:tx_state_2\/clock_0                         macrocell80         0      0  RISE       1



++++ Path 379 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WQ_UART:BUART:tx_bitclk\/q
Path End       : \WQ_UART:BUART:txn\/main_6
Capture Clock  : \WQ_UART:BUART:txn\/clock_0
Path slack     : 13034607p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (WQ_UART_IntClock:R#1 vs. WQ_UART_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WQ_UART:BUART:tx_bitclk\/clock_0                          macrocell81         0      0  RISE       1

Data path
pin name                     model name   delay     AT     slack  edge  Fanout
---------------------------  -----------  -----  -----  --------  ----  ------
\WQ_UART:BUART:tx_bitclk\/q  macrocell81   1250   1250  13033709  RISE       1
\WQ_UART:BUART:txn\/main_6   macrocell77   2299   3549  13034607  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WQ_UART:BUART:txn\/clock_0                                macrocell77         0      0  RISE       1



++++ Path 380 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Level_Sensor_UART:BUART:rx_state_2\/q
Path End       : \Level_Sensor_UART:BUART:rx_load_fifo\/main_4
Capture Clock  : \Level_Sensor_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13034609p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3548
-------------------------------------   ---- 
End-of-path arrival time (ps)           3548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_state_2\/clock_0               macrocell38         0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\Level_Sensor_UART:BUART:rx_state_2\/q         macrocell38   1250   1250  13024637  RISE       1
\Level_Sensor_UART:BUART:rx_load_fifo\/main_4  macrocell36   2298   3548  13034609  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_load_fifo\/clock_0             macrocell36         0      0  RISE       1



++++ Path 381 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Level_Sensor_UART:BUART:rx_state_2\/q
Path End       : \Level_Sensor_UART:BUART:rx_state_3\/main_4
Capture Clock  : \Level_Sensor_UART:BUART:rx_state_3\/clock_0
Path slack     : 13034609p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3548
-------------------------------------   ---- 
End-of-path arrival time (ps)           3548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_state_2\/clock_0               macrocell38         0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\Level_Sensor_UART:BUART:rx_state_2\/q       macrocell38   1250   1250  13024637  RISE       1
\Level_Sensor_UART:BUART:rx_state_3\/main_4  macrocell37   2298   3548  13034609  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_state_3\/clock_0               macrocell37         0      0  RISE       1



++++ Path 382 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Level_Sensor_UART:BUART:rx_state_2\/q
Path End       : \Level_Sensor_UART:BUART:rx_state_2\/main_4
Capture Clock  : \Level_Sensor_UART:BUART:rx_state_2\/clock_0
Path slack     : 13034609p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3548
-------------------------------------   ---- 
End-of-path arrival time (ps)           3548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_state_2\/clock_0               macrocell38         0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\Level_Sensor_UART:BUART:rx_state_2\/q       macrocell38   1250   1250  13024637  RISE       1
\Level_Sensor_UART:BUART:rx_state_2\/main_4  macrocell38   2298   3548  13034609  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_state_2\/clock_0               macrocell38         0      0  RISE       1



++++ Path 383 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : MODIN1_1/main_4
Capture Clock  : MODIN1_1/clock_0
Path slack     : 13034611p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell42         0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN1_0/q       macrocell42   1250   1250  13028981  RISE       1
MODIN1_1/main_4  macrocell41   2295   3545  13034611  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell41         0      0  RISE       1



++++ Path 384 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : MODIN1_0/main_3
Capture Clock  : MODIN1_0/clock_0
Path slack     : 13034611p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell42         0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN1_0/q       macrocell42   1250   1250  13028981  RISE       1
MODIN1_0/main_3  macrocell42   2295   3545  13034611  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell42         0      0  RISE       1



++++ Path 385 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WQ_UART:BUART:tx_state_0\/q
Path End       : \WQ_UART:BUART:tx_state_1\/main_1
Capture Clock  : \WQ_UART:BUART:tx_state_1\/clock_0
Path slack     : 13034620p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (WQ_UART_IntClock:R#1 vs. WQ_UART_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3536
-------------------------------------   ---- 
End-of-path arrival time (ps)           3536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WQ_UART:BUART:tx_state_0\/clock_0                         macrocell79         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\WQ_UART:BUART:tx_state_0\/q       macrocell79   1250   1250  13024996  RISE       1
\WQ_UART:BUART:tx_state_1\/main_1  macrocell78   2286   3536  13034620  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WQ_UART:BUART:tx_state_1\/clock_0                         macrocell78         0      0  RISE       1



++++ Path 386 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WQ_UART:BUART:tx_state_0\/q
Path End       : \WQ_UART:BUART:tx_state_0\/main_1
Capture Clock  : \WQ_UART:BUART:tx_state_0\/clock_0
Path slack     : 13034620p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (WQ_UART_IntClock:R#1 vs. WQ_UART_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3536
-------------------------------------   ---- 
End-of-path arrival time (ps)           3536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WQ_UART:BUART:tx_state_0\/clock_0                         macrocell79         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\WQ_UART:BUART:tx_state_0\/q       macrocell79   1250   1250  13024996  RISE       1
\WQ_UART:BUART:tx_state_0\/main_1  macrocell79   2286   3536  13034620  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WQ_UART:BUART:tx_state_0\/clock_0                         macrocell79         0      0  RISE       1



++++ Path 387 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WQ_UART:BUART:tx_state_0\/q
Path End       : \WQ_UART:BUART:tx_state_2\/main_1
Capture Clock  : \WQ_UART:BUART:tx_state_2\/clock_0
Path slack     : 13034620p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (WQ_UART_IntClock:R#1 vs. WQ_UART_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3536
-------------------------------------   ---- 
End-of-path arrival time (ps)           3536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WQ_UART:BUART:tx_state_0\/clock_0                         macrocell79         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\WQ_UART:BUART:tx_state_0\/q       macrocell79   1250   1250  13024996  RISE       1
\WQ_UART:BUART:tx_state_2\/main_1  macrocell80   2286   3536  13034620  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WQ_UART:BUART:tx_state_2\/clock_0                         macrocell80         0      0  RISE       1



++++ Path 388 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WQ_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \WQ_UART:BUART:tx_bitclk\/main_2
Capture Clock  : \WQ_UART:BUART:tx_bitclk\/clock_0
Path slack     : 13035150p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (WQ_UART_IntClock:R#1 vs. WQ_UART_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3006
-------------------------------------   ---- 
End-of-path arrival time (ps)           3006
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WQ_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell9       0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\WQ_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell9    190    190  13026796  RISE       1
\WQ_UART:BUART:tx_bitclk\/main_2                macrocell81     2816   3006  13035150  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WQ_UART:BUART:tx_bitclk\/clock_0                          macrocell81         0      0  RISE       1



++++ Path 389 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WQ_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \WQ_UART:BUART:txn\/main_5
Capture Clock  : \WQ_UART:BUART:txn\/clock_0
Path slack     : 13035330p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (WQ_UART_IntClock:R#1 vs. WQ_UART_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2826
-------------------------------------   ---- 
End-of-path arrival time (ps)           2826
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WQ_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell9       0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\WQ_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell9    190    190  13034590  RISE       1
\WQ_UART:BUART:txn\/main_5                      macrocell77     2636   2826  13035330  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\WQ_UART:BUART:txn\/clock_0                                macrocell77         0      0  RISE       1



++++ Path 390 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Level_Sensor_UART:BUART:rx_status_3\/q
Path End       : \Level_Sensor_UART:BUART:sRX:RxSts\/status_3
Capture Clock  : \Level_Sensor_UART:BUART:sRX:RxSts\/clock
Path slack     : 13037600p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                           -500
------------------------------------------------   -------- 
End-of-path required time (ps)                     13041167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3567
-------------------------------------   ---- 
End-of-path arrival time (ps)           3567
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_status_3\/clock_0              macrocell43         0      0  RISE       1

Data path
pin name                                      model name    delay     AT     slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  --------  ----  ------
\Level_Sensor_UART:BUART:rx_status_3\/q       macrocell43    1250   1250  13037600  RISE       1
\Level_Sensor_UART:BUART:sRX:RxSts\/status_3  statusicell1   2317   3567  13037600  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:sRX:RxSts\/clock                  statusicell1        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

