$comment
	File created using the following command:
		vcd file DecoderBCD.msim.vcd -direction
$end
$date
	Tue Aug 06 16:12:40 2024
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module DecoderBCD_vlg_vec_tst $end
$var reg 4 ! bcd [0:3] $end
$var wire 1 " between25 [0] $end
$var wire 1 # between25 [1] $end
$var wire 1 $ between25 [2] $end
$var wire 1 % between25 [3] $end
$var wire 1 & between25 [4] $end
$var wire 1 ' sampler $end
$scope module i1 $end
$var wire 1 ( gnd $end
$var wire 1 ) vcc $end
$var wire 1 * unknown $end
$var tri1 1 + devclrn $end
$var tri1 1 , devpor $end
$var tri1 1 - devoe $end
$var wire 1 . Mux4~0_combout $end
$var wire 1 / Mux3~0_combout $end
$var wire 1 0 Mux2~0_combout $end
$var wire 1 1 Mux1~0_combout $end
$var wire 1 2 Mux0~0_combout $end
$var wire 1 3 bcd~combout [0] $end
$var wire 1 4 bcd~combout [1] $end
$var wire 1 5 bcd~combout [2] $end
$var wire 1 6 bcd~combout [3] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 !
1&
1%
0$
0#
0"
x'
0(
1)
x*
1+
1,
1-
0.
0/
00
01
02
06
05
04
03
$end
#5000
b1 !
16
0'
10
1/
1$
0%
#10000
b11 !
b10 !
06
15
1'
0/
1.
1%
0&
#15000
b11 !
16
0'
11
00
1/
0.
1#
0$
0%
1&
#20000
b111 !
b101 !
b100 !
06
05
14
1'
0/
1.
1%
0&
#25000
b101 !
16
0'
10
1/
1$
0%
#30000
b111 !
b110 !
06
15
1'
01
00
0.
12
0#
0$
1"
1&
#35000
b111 !
16
0'
0/
1.
1%
0&
#40000
b1111 !
b1011 !
b1001 !
b1000 !
06
05
04
13
1'
10
1/
1$
0%
#45000
b1001 !
16
0'
11
00
1#
0$
#50000
b1011 !
b1010 !
06
15
1'
10
0/
0.
1$
1%
1&
#55000
b1011 !
16
0'
#60000
b1111 !
b1101 !
b1100 !
06
05
14
1'
#65000
b1101 !
16
0'
#70000
b1111 !
b1110 !
06
15
1'
#75000
b1111 !
16
0'
#80000
