<!doctype html><html lang=en><head><meta charset=utf-8><meta name=viewport content="width=device-width,initial-scale=1"><meta name=description content="Backlinks #   RISCV Operating systems: Internals and design principles (9th edition)   tags Thesis Computer Science  OS Kit #  The OSKit is a framework and a set of 34 component libraries oriented to operating systems, together with extensive documentation. By providing in a modular way not only most of the infrastructure &ldquo;grunge&rdquo; needed by an OS, but also many higher-level components, the OSKit&rsquo;s goal is to lower the barrier to entry to OS R&D and to lower its costs."><meta name=theme-color content="#FFFFFF"><meta property="og:title" content="Operating Systems"><meta property="og:description" content="Backlinks #   RISCV Operating systems: Internals and design principles (9th edition)   tags Thesis Computer Science  OS Kit #  The OSKit is a framework and a set of 34 component libraries oriented to operating systems, together with extensive documentation. By providing in a modular way not only most of the infrastructure &ldquo;grunge&rdquo; needed by an OS, but also many higher-level components, the OSKit&rsquo;s goal is to lower the barrier to entry to OS R&D and to lower its costs."><meta property="og:type" content="article"><meta property="og:url" content="https://seds.nl/notes/operating-systems/"><meta property="article:published_time" content="2020-05-31T12:29:00-03:00"><meta property="article:modified_time" content="2020-06-06T03:25:02-03:00"><title>Operating Systems | Ben Mezger</title><link rel=manifest href=/manifest.json><link rel=icon href=/favicon.png type=image/x-icon><link rel=stylesheet href=/book.min.56ed549f2b988b8d3ef818340afd62bdb600184e4d10602fa714bf653be663cd.css integrity="sha256-Vu1UnyuYi40++Bg0Cv1ivbYAGE5NEGAvpxS/ZTvmY80="><script defer src=/en.search.min.33b4f9db7d7c134e02fb33bd7c10c6e48aca57b1e7247c7fd8b91cbc6f05b9a7.js integrity="sha256-M7T52318E04C+zO9fBDG5IrKV7HnJHx/2LkcvG8Fuac="></script><script defer src=/sw.min.74a8bb07f0bee86d6bb9a2750f073f14d93c7e4512f28860370cfd879e9719b4.js integrity="sha256-dKi7B/C+6G1ruaJ1Dwc/FNk8fkUS8ohgNwz9h56XGbQ="></script><script type=application/javascript>var doNotTrack=false;if(!doNotTrack){window.ga=window.ga||function(){(ga.q=ga.q||[]).push(arguments)};ga.l=+new Date;ga('create','UA-138318350-1','auto');ga('send','pageview');}</script><script async src=https://www.google-analytics.com/analytics.js></script><link type=text/css rel=stylesheet href=/assets/css/orgmode.css><link type=text/css rel=stylesheet href=/assets/css/custom.css></head><body><input type=checkbox class=hidden id=menu-control><main class="container flex"><aside class=book-menu><nav><h2 class=book-brand><a href=/><span>Ben Mezger</span></a></h2><div class=book-search><input type=text id=book-search-input placeholder=Search aria-label=Search maxlength=64 data-hotkeys=s/><div class="book-search-spinner hidden"></div><ul id=book-search-results></ul></div><ul><li><a href=/books/>Books</a></li></ul><ul><li><a href=/posts>Blog</a></li><li><a href=/notes>Notes</a></li><li><strong>Social</strong><ul><li><a href=https://github.com/benmezger/>Github</a></li><li><a href=https://twitter.com/sys%5Freboot>Twitter</a></li><li><a href=/index.xml>RSS</a></li></ul></li></ul></nav><script>(function(){var menu=document.querySelector("aside.book-menu nav");addEventListener("beforeunload",function(event){localStorage.setItem("menu.scrollTop",menu.scrollTop);});menu.scrollTop=localStorage.getItem("menu.scrollTop");})();</script></aside><div class=book-page><header class=book-header><div class="flex align-center justify-between"><label for=menu-control><img src=/svg/menu.svg class=book-icon alt=Menu></label>
<strong>Operating Systems</strong>
<label for=toc-control><img src=/svg/toc.svg class=book-icon alt="Table of Contents"></label></div><input type=checkbox class=hidden id=toc-control><aside class="hidden clearfix"><nav id=TableOfContents><ul><li><ul><li><ul><li><a href=#backlinks>Backlinks</a></li></ul></li><li><a href=#os-kit>OS Kit</a></li><li><a href=#memory-management>Memory management</a><ul><li><a href=#parkinson-s-law>Parkinson&rsquo;s law</a></li><li><a href=#memory-hierarchy>Memory hierarchy</a></li><li><a href=#physical-memory-management>Physical Memory management</a></li></ul></li><li><a href=#code>Code</a><ul><li><a href=#linux-trap-handler>Linux trap handler</a></li><li><a href=#send-s-mode-interrupts-and-most-exceptions-to-s-mode>Send S-mode interrupts and most exceptions to S-mode</a></li><li><a href=#timer-interrupt-in-assembly>Timer interrupt in assembly</a></li><li><a href=#freedom-metal-interrupt>Freedom metal Interrupt</a></li><li><a href=#for-direct-access-interrupt-vector-configuration>For <code>DIRECT_ACCESS</code> interrupt vector configuration</a></li></ul></li></ul></li></ul></nav></aside></header><article class=markdown><h1><a href=/notes/operating-systems/>Operating Systems</a></h1><h5>May 31, 2020</h5><p><h3 id=backlinks>Backlinks
<a class=anchor href=#backlinks>#</a></h3><ul><li><a href=/notes/riscv/>RISCV</a></li><li><a href=/notes/operating-systems/>Operating systems: Internals and design principles (9th edition)</a></li></ul><dl><dt>tags</dt><dd><a href=/notes/thesis/>Thesis</a> <a href=/notes/computer-science/>Computer Science</a></dd></dl><h2 id=os-kit>OS Kit
<a class=anchor href=#os-kit>#</a></h2><p>The OSKit is a framework and a set of <a href=https://www.cs.utah.edu/flux/oskit/html/oskit-wwwch1.html>34 component libraries</a>
oriented to operating systems, together with extensive documentation. By
providing in a modular way not only most of the infrastructure &ldquo;grunge&rdquo;
needed by an OS, but also many higher-level components, the OSKit&rsquo;s goal
is to lower the barrier to entry to OS R&D and to lower its costs. The
OSKit makes it vastly easier to create a new OS, port an existing OS to
the x86 (or in the future, to other architectures supported by the
OSkit), or enhance an OS to support a wider range of devices, file
system formats, executable formats, or network services. The OSKit also
works well for constructing OS-related programs, such as boot loaders or
OS-level servers atop a microkernel</p><h2 id=memory-management>Memory management
<a class=anchor href=#memory-management>#</a></h2><h3 id=parkinson-s-law>Parkinson&rsquo;s law
<a class=anchor href=#parkinson-s-law>#</a></h3><p>Programs and their data expand to fill the memory available to hold them</p><h3 id=memory-hierarchy>Memory hierarchy
<a class=anchor href=#memory-hierarchy>#</a></h3><h4 id=small-fast-and-expensive-memory-up-to-a-very-slow-and-cheap-memory>Small fast and expensive memory up to a very slow and cheap memory
<a class=anchor href=#small-fast-and-expensive-memory-up-to-a-very-slow-and-cheap-memory>#</a></h4><ul><li>Processor registers</li></ul><ul><li>Processor cache</li></ul><ul><li>Random access memory (RAM)</li></ul><ul><li>Flash/USB memory</li></ul><ul><li>Hard drive</li></ul><ul><li>Tape backups</li></ul><h4 id=the-part-that-handles-memory-in-the-operating-system-is-called-memory-manager>The part that handles memory in the operating system is called memory manager
<a class=anchor href=#the-part-that-handles-memory-in-the-operating-system-is-called-memory-manager>#</a></h4><ul><li>The manager should be capable of allocating/deallocating memory for processes</li></ul><ul><li>Keep track of which location in memory is in use</li></ul><h4 id=lowest-cache-level-is-generally-handled-by-the-hardware>Lowest cache level is <em>generally</em> handled by the hardware
<a class=anchor href=#lowest-cache-level-is-generally-handled-by-the-hardware>#</a></h4><h4 id=not-having-any-memory-abstraction-at-all-is-the-simplest-abstraction>Not having any memory abstraction at all is the simplest abstraction
<a class=anchor href=#not-having-any-memory-abstraction-at-all-is-the-simplest-abstraction>#</a></h4><p>The simplest memory abstraction is to have no abstraction at all,
that being said, the programmer sees all the memory and may read/write
from anywhere, however, this implies one program is running, otherwise
one program may interfere with the other</p><ul><li><p>One solution for allowing two or more programs running</p><p>simultaneously is if one program knows about the existence of the other.
With this approach, the programmer requires to divide memory into 2
&ldquo;blocks&rdquo;, and allocate each block to the corresponding program, for
example, the kernel may be at the button of memory and the program on
top of it. It&rsquo;s worth noting this implies the program may wipe (or
read/write) the kernel address</p></li></ul><ul><li>Another solution is to store the kernel in ROM, and keep the program in RAM</li></ul><ul><li><p>When the kernel needs to switch process, it will load the the</p><p>program from disk and overwrite the current running program</p></li></ul><ul><li><p>All the kernel needs to do is save the memory context to disk and</p><p>load the new program</p></li></ul><ul><li><p>With the help of extra hardware, it is possible to divide memory</p><p>into blocks and protect other programs from accessing blocks of other
programs loaded in memory</p><ul><li><p>This brings a problem since programs may move data from physical</p><p>memory, say program A jumps to address `0x12` and program b copies data
from in memory address `0x12`. When program A jumps to address `0x12` it
would instead crash, since that was not the expected address. The
problem is that both programs reference physical memory and this is *<strong>*totally undesirable**</strong>, what is desirable is that programs reference a
private set of local address to it</p><p>See: <a href=https://imgur.com/a/5FlWN4A>https://imgur.com/a/5FlWN4A</a></p></li></ul><ul><li><p>*<strong>*Static relocation**</strong>: modify the second program on the fly as</p><p>it loaded into memory (IBM 360 did this)</p></li></ul></li></ul><h4 id=the-operating-system-should-coordinate-on-how-these-memories-are-handled>The operating system should coordinate on how these memories are handled
<a class=anchor href=#the-operating-system-should-coordinate-on-how-these-memories-are-handled>#</a></h4><ul><li><p>It should handle:</p><ul><li>Keep track which parts of memory are in used and which aren&rsquo;t</li></ul><ul><li>Allocate and deallocate memory</li></ul><ul><li>Swapping between main memory to disk when main memory is too small to hold the process</li></ul></li></ul><h4 id=memory-abstractions>Memory abstractions
<a class=anchor href=#memory-abstractions>#</a></h4><ul><li><p>Address spaces</p><ul><li>Allows multiple applications to be in memory at the same time</li></ul><ul><li>Prevents applications from interfering with each other</li></ul><ul><li>Abstract memory for programs to be stored in</li></ul><ul><li><p>Works like a telephone number</p><p>in Brazil, it is common for local cities to have a 8-digit phone number, so the
address space for the telephone number starts in 0000,0000 up to 9999,9999.</p></li></ul></li></ul><ul><li><p>Stack pointer</p><ul><li><p>RISC-V ABI&rsquo;s stack pointer</p><p>The stack pointer points to the next available memory location on the stack, and
the frame pointer points to the base of the <span class=underline><span class=underline>stack frame</span></span>.</p></li></ul></li></ul><h3 id=physical-memory-management>Physical Memory management
<a class=anchor href=#physical-memory-management>#</a></h3><h4 id=direct-memory-address-to-access-a-real-location-in-ram>Direct memory address to access a real location in RAM
<a class=anchor href=#direct-memory-address-to-access-a-real-location-in-ram>#</a></h4><h2 id=code>Code
<a class=anchor href=#code>#</a></h2><h3 id=linux-trap-handler>Linux trap handler
<a class=anchor href=#linux-trap-handler>#</a></h3><div class=highlight><pre style=color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-C data-lang=C><span style=color:#66d9ef>void</span> __init <span style=color:#a6e22e>trap_init</span>(<span style=color:#66d9ef>void</span>)
{
    <span style=color:#75715e>/*
</span><span style=color:#75715e>    * Set sup0 scratch register to 0, indicating to exception vector
</span><span style=color:#75715e>    * that we are presently executing in the kernel
</span><span style=color:#75715e>    */</span>
    csr_write(CSR_SCRATCH, <span style=color:#ae81ff>0</span>);
    <span style=color:#75715e>/* Set the exception vector address */</span>
    csr_write(CSR_TVEC, <span style=color:#f92672>&amp;</span>handle_exception);
    <span style=color:#75715e>/* Enable all interrupts */</span>
    csr_write(CSR_IE, <span style=color:#f92672>-</span><span style=color:#ae81ff>1</span>);
}
</code></pre></div><h3 id=send-s-mode-interrupts-and-most-exceptions-to-s-mode>Send S-mode interrupts and most exceptions to S-mode
<a class=anchor href=#send-s-mode-interrupts-and-most-exceptions-to-s-mode>#</a></h3><div class=highlight><pre style=color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-C data-lang=C><span style=color:#75715e>// send S-mode interrupts and most exceptions straight to S-mode
</span><span style=color:#75715e></span><span style=color:#66d9ef>static</span> <span style=color:#66d9ef>void</span> <span style=color:#a6e22e>delegate_traps</span>() {
  <span style=color:#66d9ef>if</span> (<span style=color:#f92672>!</span>supports_extension(<span style=color:#e6db74>&#39;S&#39;</span>))
    <span style=color:#66d9ef>return</span>;

  uintptr_t interrupts <span style=color:#f92672>=</span> MIP_SSIP <span style=color:#f92672>|</span> MIP_STIP <span style=color:#f92672>|</span> MIP_SEIP;
  uintptr_t exceptions <span style=color:#f92672>=</span>
      (<span style=color:#ae81ff>1U</span> <span style=color:#f92672>&lt;&lt;</span> CAUSE_MISALIGNED_FETCH) <span style=color:#f92672>|</span> (<span style=color:#ae81ff>1U</span> <span style=color:#f92672>&lt;&lt;</span> CAUSE_FETCH_PAGE_FAULT) <span style=color:#f92672>|</span>
      (<span style=color:#ae81ff>1U</span> <span style=color:#f92672>&lt;&lt;</span> CAUSE_BREAKPOINT) <span style=color:#f92672>|</span> (<span style=color:#ae81ff>1U</span> <span style=color:#f92672>&lt;&lt;</span> CAUSE_LOAD_PAGE_FAULT) <span style=color:#f92672>|</span>
      (<span style=color:#ae81ff>1U</span> <span style=color:#f92672>&lt;&lt;</span> CAUSE_STORE_PAGE_FAULT) <span style=color:#f92672>|</span> (<span style=color:#ae81ff>1U</span> <span style=color:#f92672>&lt;&lt;</span> CAUSE_USER_ECALL);

  write_csr(mideleg, interrupts);
  write_csr(medeleg, exceptions);
  assert(read_csr(mideleg) <span style=color:#f92672>==</span> interrupts);
  assert(read_csr(medeleg) <span style=color:#f92672>==</span> exceptions);
}
</code></pre></div><h3 id=timer-interrupt-in-assembly>Timer interrupt in assembly
<a class=anchor href=#timer-interrupt-in-assembly>#</a></h3><h4 id=https-forums-dot-sifive-dot-com-t-beginner-trying-to-set-up-timer-irq-in-assembler-how-to-print-csrs-in-gdb-2764><a href=https://forums.sifive.com/t/beginner-trying-to-set-up-timer-irq-in-assembler-how-to-print-csrs-in-gdb/2764>https://forums.sifive.com/t/beginner-trying-to-set-up-timer-irq-in-assembler-how-to-print-csrs-in-gdb/2764</a>
<a class=anchor href=#https-forums-dot-sifive-dot-com-t-beginner-trying-to-set-up-timer-irq-in-assembler-how-to-print-csrs-in-gdb-2764>#</a></h4><h3 id=freedom-metal-interrupt>Freedom metal Interrupt
<a class=anchor href=#freedom-metal-interrupt>#</a></h3><h4 id=initialize-cpu-interrupt-controller>Initialize CPU interrupt controller
<a class=anchor href=#initialize-cpu-interrupt-controller>#</a></h4><div class=highlight><pre style=color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-C data-lang=C><span style=color:#66d9ef>void</span> <span style=color:#a6e22e>__metal_driver_riscv_cpu_controller_interrupt_init</span>(
    <span style=color:#66d9ef>struct</span> metal_interrupt <span style=color:#f92672>*</span>controller) {
  <span style=color:#66d9ef>struct</span> __metal_driver_riscv_cpu_intc <span style=color:#f92672>*</span>intc <span style=color:#f92672>=</span> (<span style=color:#66d9ef>void</span> <span style=color:#f92672>*</span>)(controller);
  uintptr_t val;

  <span style=color:#66d9ef>if</span> (<span style=color:#f92672>!</span>intc<span style=color:#f92672>-&gt;</span>init_done) {
    <span style=color:#75715e>/* Disable and clear all interrupt sources */</span>
    <span style=color:#66d9ef>asm</span> <span style=color:#66d9ef>volatile</span>(<span style=color:#e6db74>&#34;csrc mie, %0&#34;</span> <span style=color:#f92672>::</span><span style=color:#e6db74>&#34;r&#34;</span>(<span style=color:#f92672>-</span><span style=color:#ae81ff>1</span>));
    <span style=color:#66d9ef>asm</span> <span style=color:#66d9ef>volatile</span>(<span style=color:#e6db74>&#34;csrc mip, %0&#34;</span> <span style=color:#f92672>::</span><span style=color:#e6db74>&#34;r&#34;</span>(<span style=color:#f92672>-</span><span style=color:#ae81ff>1</span>));

    <span style=color:#75715e>/* Read the misa CSR to determine if the delegation registers exist */</span>
    uintptr_t misa;
    <span style=color:#66d9ef>asm</span> <span style=color:#66d9ef>volatile</span>(<span style=color:#e6db74>&#34;csrr %0, misa&#34;</span> <span style=color:#f92672>:</span> <span style=color:#e6db74>&#34;=r&#34;</span>(misa));

    <span style=color:#75715e>/* The delegation CSRs exist if user mode interrupts (N extension) or
</span><span style=color:#75715e>     * supervisor mode (S extension) are supported */</span>
    <span style=color:#66d9ef>if</span> ((misa <span style=color:#f92672>&amp;</span> METAL_ISA_N_EXTENSIONS) <span style=color:#f92672>||</span> (misa <span style=color:#f92672>&amp;</span> METAL_ISA_S_EXTENSIONS)) {
      <span style=color:#75715e>/* Disable interrupt and exception delegation */</span>
      <span style=color:#66d9ef>asm</span> <span style=color:#66d9ef>volatile</span>(<span style=color:#e6db74>&#34;csrc mideleg, %0&#34;</span> <span style=color:#f92672>::</span><span style=color:#e6db74>&#34;r&#34;</span>(<span style=color:#f92672>-</span><span style=color:#ae81ff>1</span>));
      <span style=color:#66d9ef>asm</span> <span style=color:#66d9ef>volatile</span>(<span style=color:#e6db74>&#34;csrc medeleg, %0&#34;</span> <span style=color:#f92672>::</span><span style=color:#e6db74>&#34;r&#34;</span>(<span style=color:#f92672>-</span><span style=color:#ae81ff>1</span>));
    }

    <span style=color:#75715e>/* The satp CSR exists if supervisor mode (S extension) is supported */</span>
    <span style=color:#66d9ef>if</span> (misa <span style=color:#f92672>&amp;</span> METAL_ISA_S_EXTENSIONS) {
      <span style=color:#75715e>/* Clear the entire CSR to make sure that satp.MODE = 0 */</span>
      <span style=color:#66d9ef>asm</span> <span style=color:#66d9ef>volatile</span>(<span style=color:#e6db74>&#34;csrc satp, %0&#34;</span> <span style=color:#f92672>::</span><span style=color:#e6db74>&#34;r&#34;</span>(<span style=color:#f92672>-</span><span style=color:#ae81ff>1</span>));
    }

    <span style=color:#75715e>/* Default to use direct interrupt, setup sw cb table*/</span>
    <span style=color:#66d9ef>for</span> (<span style=color:#66d9ef>int</span> i <span style=color:#f92672>=</span> <span style=color:#ae81ff>0</span>; i <span style=color:#f92672>&lt;</span> METAL_MAX_MI; i<span style=color:#f92672>++</span>) {
      intc<span style=color:#f92672>-&gt;</span>metal_int_table[i].handler <span style=color:#f92672>=</span> NULL;
      intc<span style=color:#f92672>-&gt;</span>metal_int_table[i].sub_int <span style=color:#f92672>=</span> NULL;
      intc<span style=color:#f92672>-&gt;</span>metal_int_table[i].exint_data <span style=color:#f92672>=</span> NULL;
    }
    <span style=color:#66d9ef>for</span> (<span style=color:#66d9ef>int</span> i <span style=color:#f92672>=</span> <span style=color:#ae81ff>0</span>; i <span style=color:#f92672>&lt;</span> METAL_MAX_ME; i<span style=color:#f92672>++</span>) {
      intc<span style=color:#f92672>-&gt;</span>metal_exception_table[i] <span style=color:#f92672>=</span> __metal_default_exception_handler;
    }
    __metal_controller_interrupt_vector(METAL_DIRECT_MODE,
                                        <span style=color:#f92672>&amp;</span>__metal_exception_handler);
    <span style=color:#66d9ef>asm</span> <span style=color:#66d9ef>volatile</span>(<span style=color:#e6db74>&#34;csrr %0, misa&#34;</span> <span style=color:#f92672>:</span> <span style=color:#e6db74>&#34;=r&#34;</span>(val));
    <span style=color:#66d9ef>if</span> (val <span style=color:#f92672>&amp;</span> (METAL_ISA_D_EXTENSIONS <span style=color:#f92672>|</span> METAL_ISA_F_EXTENSIONS <span style=color:#f92672>|</span>
               METAL_ISA_Q_EXTENSIONS)) {
      <span style=color:#75715e>/* Floating point architecture, so turn on FP register saving*/</span>
      <span style=color:#66d9ef>asm</span> <span style=color:#66d9ef>volatile</span>(<span style=color:#e6db74>&#34;csrr %0, mstatus&#34;</span> <span style=color:#f92672>:</span> <span style=color:#e6db74>&#34;=r&#34;</span>(val));
      <span style=color:#66d9ef>asm</span> <span style=color:#66d9ef>volatile</span>(<span style=color:#e6db74>&#34;csrw mstatus, %0&#34;</span> <span style=color:#f92672>::</span><span style=color:#e6db74>&#34;r&#34;</span>(val <span style=color:#f92672>|</span> METAL_MSTATUS_FS_INIT));
    }
    intc<span style=color:#f92672>-&gt;</span>init_done <span style=color:#f92672>=</span> <span style=color:#ae81ff>1</span>;
  }
}
</code></pre></div><h4 id=set-trap-vector-configuration>Set trap vector configuration
<a class=anchor href=#set-trap-vector-configuration>#</a></h4><div class=highlight><pre style=color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-C data-lang=C><span style=color:#66d9ef>void</span> <span style=color:#a6e22e>__metal_controller_interrupt_vector</span>(metal_vector_mode mode,
                                         <span style=color:#66d9ef>void</span> <span style=color:#f92672>*</span>vec_table) {
  uintptr_t trap_entry, val;

  <span style=color:#66d9ef>asm</span> <span style=color:#66d9ef>volatile</span>(<span style=color:#e6db74>&#34;csrr %0, mtvec&#34;</span> <span style=color:#f92672>:</span> <span style=color:#e6db74>&#34;=r&#34;</span>(val));
  val <span style=color:#f92672>&amp;=</span> <span style=color:#f92672>~</span>(METAL_MTVEC_CLIC_VECTORED <span style=color:#f92672>|</span> METAL_MTVEC_CLIC_RESERVED);
  trap_entry <span style=color:#f92672>=</span> (uintptr_t)vec_table;

  <span style=color:#66d9ef>switch</span> (mode) {
  <span style=color:#66d9ef>case</span> METAL_SELECTIVE_VECTOR_MODE:
    <span style=color:#66d9ef>asm</span> <span style=color:#66d9ef>volatile</span>(<span style=color:#e6db74>&#34;csrw mtvt, %0&#34;</span> <span style=color:#f92672>::</span><span style=color:#e6db74>&#34;r&#34;</span>(trap_entry <span style=color:#f92672>|</span> METAL_MTVEC_CLIC));
    <span style=color:#66d9ef>asm</span> <span style=color:#66d9ef>volatile</span>(<span style=color:#e6db74>&#34;csrw mtvec, %0&#34;</span> <span style=color:#f92672>::</span><span style=color:#e6db74>&#34;r&#34;</span>(val <span style=color:#f92672>|</span> METAL_MTVEC_CLIC));
    <span style=color:#66d9ef>break</span>;
  <span style=color:#66d9ef>case</span> METAL_HARDWARE_VECTOR_MODE:
    <span style=color:#66d9ef>asm</span> <span style=color:#66d9ef>volatile</span>(<span style=color:#e6db74>&#34;csrw mtvt, %0&#34;</span> <span style=color:#f92672>::</span><span style=color:#e6db74>&#34;r&#34;</span>(trap_entry <span style=color:#f92672>|</span> METAL_MTVEC_CLIC_VECTORED));
    <span style=color:#66d9ef>asm</span> <span style=color:#66d9ef>volatile</span>(<span style=color:#e6db74>&#34;csrw mtvec, %0&#34;</span> <span style=color:#f92672>::</span><span style=color:#e6db74>&#34;r&#34;</span>(val <span style=color:#f92672>|</span> METAL_MTVEC_CLIC_VECTORED));
    <span style=color:#66d9ef>break</span>;
  <span style=color:#66d9ef>case</span> METAL_VECTOR_MODE:
    <span style=color:#66d9ef>asm</span> <span style=color:#66d9ef>volatile</span>(<span style=color:#e6db74>&#34;csrw mtvec, %0&#34;</span> <span style=color:#f92672>::</span><span style=color:#e6db74>&#34;r&#34;</span>(trap_entry <span style=color:#f92672>|</span> METAL_MTVEC_VECTORED));
    <span style=color:#66d9ef>break</span>;
  <span style=color:#66d9ef>case</span> METAL_DIRECT_MODE:
    <span style=color:#66d9ef>asm</span> <span style=color:#66d9ef>volatile</span>(
        <span style=color:#e6db74>&#34;csrw mtvec, %0&#34;</span> <span style=color:#f92672>::</span><span style=color:#e6db74>&#34;r&#34;</span>(trap_entry <span style=color:#f92672>&amp;</span> <span style=color:#f92672>~</span>METAL_MTVEC_CLIC_VECTORED));
    <span style=color:#66d9ef>break</span>;
  }
}
</code></pre></div><h3 id=for-direct-access-interrupt-vector-configuration>For <code>DIRECT_ACCESS</code> interrupt vector configuration
<a class=anchor href=#for-direct-access-interrupt-vector-configuration>#</a></h3></p></article><footer class=book-footer><div class="flex flex-wrap justify-between"><div><a class="flex align-center" href=https://github.com/benmezger/blog/commit/10b8fc16eb56583348adde417f253c9cd2039bc7 title="Last modified by Ben Mezger | June 6, 2020" target=_blank rel=noopener><img src=/svg/calendar.svg class=book-icon alt=Calendar>
<span>June 6, 2020</span></a></div><div><a class="flex align-center" href=https://github.com/benmezger/blog/edit/master/content/notes/2020-05-31--15-29-38Z--operating_systems.md target=_blank rel=noopener><img src=/svg/edit.svg class=book-icon alt=Edit>
<span>Edit this page</span></a></div></div></footer><div class=book-comments><div id=disqus_thread></div><script type=application/javascript>var disqus_config=function(){};(function(){if(["localhost","127.0.0.1"].indexOf(window.location.hostname)!=-1){document.getElementById('disqus_thread').innerHTML='Disqus comments not available by default when the website is previewed locally.';return;}
var d=document,s=d.createElement('script');s.async=true;s.src='//'+"benmezger"+'.disqus.com/embed.js';s.setAttribute('data-timestamp',+new Date());(d.head||d.body).appendChild(s);})();</script><noscript>Please enable JavaScript to view the <a href=https://disqus.com/?ref_noscript>comments powered by Disqus.</a></noscript><a href=https://disqus.com class=dsq-brlink>comments powered by <span class=logo-disqus>Disqus</span></a></div><label for=menu-control class="hidden book-menu-overlay"></label></div><aside class=book-toc><nav id=TableOfContents><ul><li><ul><li><ul><li><a href=#backlinks>Backlinks</a></li></ul></li><li><a href=#os-kit>OS Kit</a></li><li><a href=#memory-management>Memory management</a><ul><li><a href=#parkinson-s-law>Parkinson&rsquo;s law</a></li><li><a href=#memory-hierarchy>Memory hierarchy</a></li><li><a href=#physical-memory-management>Physical Memory management</a></li></ul></li><li><a href=#code>Code</a><ul><li><a href=#linux-trap-handler>Linux trap handler</a></li><li><a href=#send-s-mode-interrupts-and-most-exceptions-to-s-mode>Send S-mode interrupts and most exceptions to S-mode</a></li><li><a href=#timer-interrupt-in-assembly>Timer interrupt in assembly</a></li><li><a href=#freedom-metal-interrupt>Freedom metal Interrupt</a></li><li><a href=#for-direct-access-interrupt-vector-configuration>For <code>DIRECT_ACCESS</code> interrupt vector configuration</a></li></ul></li></ul></li></ul></nav></aside></main></body></html>