
Group_project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001a8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003d94  080001b0  080001b0  000011b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002d8  08003f44  08003f44  00004f44  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800421c  0800421c  00006058  2**0
                  CONTENTS
  4 .ARM          00000008  0800421c  0800421c  0000521c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004224  08004224  00006058  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004224  08004224  00005224  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004228  08004228  00005228  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000058  20000000  0800422c  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00006058  2**0
                  CONTENTS
 10 .bss          00003edc  20000058  20000058  00006058  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20003f34  20003f34  00006058  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00006058  2**0
                  CONTENTS, READONLY
 13 .debug_info   00007207  00000000  00000000  00006088  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001b68  00000000  00000000  0000d28f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000700  00000000  00000000  0000edf8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000050f  00000000  00000000  0000f4f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001aff7  00000000  00000000  0000fa07  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000815f  00000000  00000000  0002a9fe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00094757  00000000  00000000  00032b5d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  000c72b4  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00001dc0  00000000  00000000  000c72f8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_loclists 00000025  00000000  00000000  000c90b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_line_str 0000004e  00000000  00000000  000c90dd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	@ (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	@ (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	@ (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	20000058 	.word	0x20000058
 80001cc:	00000000 	.word	0x00000000
 80001d0:	08003f2c 	.word	0x08003f2c

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	@ (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	@ (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	@ (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	2000005c 	.word	0x2000005c
 80001ec:	08003f2c 	.word	0x08003f2c

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <read16>:
BMP280_Calib bmp280_calib;
int32_t t_fine;

/* Helper: read 16-bit unsigned register */
static uint16_t read16(uint8_t reg)
{
 8000290:	b580      	push	{r7, lr}
 8000292:	b084      	sub	sp, #16
 8000294:	af00      	add	r7, sp, #0
 8000296:	4603      	mov	r3, r0
 8000298:	71fb      	strb	r3, [r7, #7]
    I2CStart();
 800029a:	f000 fa51 	bl	8000740 <I2CStart>
    I2CSendSlaveAddr(BMP280_ADDR << 1);   // write
 800029e:	20ec      	movs	r0, #236	@ 0xec
 80002a0:	f000 fa7c 	bl	800079c <I2CSendSlaveAddr>
    I2CSendData(reg);
 80002a4:	79fb      	ldrb	r3, [r7, #7]
 80002a6:	4618      	mov	r0, r3
 80002a8:	f000 faa0 	bl	80007ec <I2CSendData>
    I2CRepeatStart();
 80002ac:	f000 fa60 	bl	8000770 <I2CRepeatStart>
    I2CSendSlaveAddr((BMP280_ADDR << 1) | 1); // read
 80002b0:	20ed      	movs	r0, #237	@ 0xed
 80002b2:	f000 fa73 	bl	800079c <I2CSendSlaveAddr>
    uint8_t msb = I2CRecvDataAck();
 80002b6:	f000 fad5 	bl	8000864 <I2CRecvDataAck>
 80002ba:	4603      	mov	r3, r0
 80002bc:	73fb      	strb	r3, [r7, #15]
    uint8_t lsb = I2CRecvDataNAck();
 80002be:	f000 faff 	bl	80008c0 <I2CRecvDataNAck>
 80002c2:	4603      	mov	r3, r0
 80002c4:	73bb      	strb	r3, [r7, #14]
    I2CStop();
 80002c6:	f000 fa59 	bl	800077c <I2CStop>

    return (msb << 8) | lsb;
 80002ca:	7bfb      	ldrb	r3, [r7, #15]
 80002cc:	b21b      	sxth	r3, r3
 80002ce:	021b      	lsls	r3, r3, #8
 80002d0:	b21a      	sxth	r2, r3
 80002d2:	7bbb      	ldrb	r3, [r7, #14]
 80002d4:	b21b      	sxth	r3, r3
 80002d6:	4313      	orrs	r3, r2
 80002d8:	b21b      	sxth	r3, r3
 80002da:	b29b      	uxth	r3, r3
}
 80002dc:	4618      	mov	r0, r3
 80002de:	3710      	adds	r7, #16
 80002e0:	46bd      	mov	sp, r7
 80002e2:	bd80      	pop	{r7, pc}

080002e4 <readS16>:

/* Helper: read signed 16-bit register */
static int16_t readS16(uint8_t reg)
{
 80002e4:	b580      	push	{r7, lr}
 80002e6:	b082      	sub	sp, #8
 80002e8:	af00      	add	r7, sp, #0
 80002ea:	4603      	mov	r3, r0
 80002ec:	71fb      	strb	r3, [r7, #7]
    return (int16_t)read16(reg);
 80002ee:	79fb      	ldrb	r3, [r7, #7]
 80002f0:	4618      	mov	r0, r3
 80002f2:	f7ff ffcd 	bl	8000290 <read16>
 80002f6:	4603      	mov	r3, r0
 80002f8:	b21b      	sxth	r3, r3
}
 80002fa:	4618      	mov	r0, r3
 80002fc:	3708      	adds	r7, #8
 80002fe:	46bd      	mov	sp, r7
 8000300:	bd80      	pop	{r7, pc}
	...

08000304 <BMP280_Init>:

/* BMP280 initialization */
uint8_t BMP280_Init(void)
{
 8000304:	b580      	push	{r7, lr}
 8000306:	b082      	sub	sp, #8
 8000308:	af00      	add	r7, sp, #0
    /* Read chip ID */
    I2CStart();
 800030a:	f000 fa19 	bl	8000740 <I2CStart>
    I2CSendSlaveAddr(BMP280_ADDR << 1);
 800030e:	20ec      	movs	r0, #236	@ 0xec
 8000310:	f000 fa44 	bl	800079c <I2CSendSlaveAddr>
    I2CSendData(BMP280_REG_ID);
 8000314:	20d0      	movs	r0, #208	@ 0xd0
 8000316:	f000 fa69 	bl	80007ec <I2CSendData>
    I2CRepeatStart();
 800031a:	f000 fa29 	bl	8000770 <I2CRepeatStart>
    I2CSendSlaveAddr((BMP280_ADDR << 1) | 1);
 800031e:	20ed      	movs	r0, #237	@ 0xed
 8000320:	f000 fa3c 	bl	800079c <I2CSendSlaveAddr>
    uint8_t id = I2CRecvDataNAck();
 8000324:	f000 facc 	bl	80008c0 <I2CRecvDataNAck>
 8000328:	4603      	mov	r3, r0
 800032a:	71fb      	strb	r3, [r7, #7]
    I2CStop();
 800032c:	f000 fa26 	bl	800077c <I2CStop>

    if (id != 0x58) {
 8000330:	79fb      	ldrb	r3, [r7, #7]
 8000332:	2b58      	cmp	r3, #88	@ 0x58
 8000334:	d001      	beq.n	800033a <BMP280_Init+0x36>
        return 1;   // ID mismatch
 8000336:	2301      	movs	r3, #1
 8000338:	e04c      	b.n	80003d4 <BMP280_Init+0xd0>
    }

    /* Read calibration registers */
    bmp280_calib.dig_P1 = read16(0x88);
 800033a:	2088      	movs	r0, #136	@ 0x88
 800033c:	f7ff ffa8 	bl	8000290 <read16>
 8000340:	4603      	mov	r3, r0
 8000342:	461a      	mov	r2, r3
 8000344:	4b25      	ldr	r3, [pc, #148]	@ (80003dc <BMP280_Init+0xd8>)
 8000346:	801a      	strh	r2, [r3, #0]
    bmp280_calib.dig_P2 = readS16(0x8A);
 8000348:	208a      	movs	r0, #138	@ 0x8a
 800034a:	f7ff ffcb 	bl	80002e4 <readS16>
 800034e:	4603      	mov	r3, r0
 8000350:	461a      	mov	r2, r3
 8000352:	4b22      	ldr	r3, [pc, #136]	@ (80003dc <BMP280_Init+0xd8>)
 8000354:	805a      	strh	r2, [r3, #2]
    bmp280_calib.dig_P3 = readS16(0x8C);
 8000356:	208c      	movs	r0, #140	@ 0x8c
 8000358:	f7ff ffc4 	bl	80002e4 <readS16>
 800035c:	4603      	mov	r3, r0
 800035e:	461a      	mov	r2, r3
 8000360:	4b1e      	ldr	r3, [pc, #120]	@ (80003dc <BMP280_Init+0xd8>)
 8000362:	809a      	strh	r2, [r3, #4]
    bmp280_calib.dig_P4 = readS16(0x8E);
 8000364:	208e      	movs	r0, #142	@ 0x8e
 8000366:	f7ff ffbd 	bl	80002e4 <readS16>
 800036a:	4603      	mov	r3, r0
 800036c:	461a      	mov	r2, r3
 800036e:	4b1b      	ldr	r3, [pc, #108]	@ (80003dc <BMP280_Init+0xd8>)
 8000370:	80da      	strh	r2, [r3, #6]
    bmp280_calib.dig_P5 = readS16(0x90);
 8000372:	2090      	movs	r0, #144	@ 0x90
 8000374:	f7ff ffb6 	bl	80002e4 <readS16>
 8000378:	4603      	mov	r3, r0
 800037a:	461a      	mov	r2, r3
 800037c:	4b17      	ldr	r3, [pc, #92]	@ (80003dc <BMP280_Init+0xd8>)
 800037e:	811a      	strh	r2, [r3, #8]
    bmp280_calib.dig_P6 = readS16(0x92);
 8000380:	2092      	movs	r0, #146	@ 0x92
 8000382:	f7ff ffaf 	bl	80002e4 <readS16>
 8000386:	4603      	mov	r3, r0
 8000388:	461a      	mov	r2, r3
 800038a:	4b14      	ldr	r3, [pc, #80]	@ (80003dc <BMP280_Init+0xd8>)
 800038c:	815a      	strh	r2, [r3, #10]
    bmp280_calib.dig_P7 = readS16(0x94);
 800038e:	2094      	movs	r0, #148	@ 0x94
 8000390:	f7ff ffa8 	bl	80002e4 <readS16>
 8000394:	4603      	mov	r3, r0
 8000396:	461a      	mov	r2, r3
 8000398:	4b10      	ldr	r3, [pc, #64]	@ (80003dc <BMP280_Init+0xd8>)
 800039a:	819a      	strh	r2, [r3, #12]
    bmp280_calib.dig_P8 = readS16(0x96);
 800039c:	2096      	movs	r0, #150	@ 0x96
 800039e:	f7ff ffa1 	bl	80002e4 <readS16>
 80003a2:	4603      	mov	r3, r0
 80003a4:	461a      	mov	r2, r3
 80003a6:	4b0d      	ldr	r3, [pc, #52]	@ (80003dc <BMP280_Init+0xd8>)
 80003a8:	81da      	strh	r2, [r3, #14]
    bmp280_calib.dig_P9 = readS16(0x98);
 80003aa:	2098      	movs	r0, #152	@ 0x98
 80003ac:	f7ff ff9a 	bl	80002e4 <readS16>
 80003b0:	4603      	mov	r3, r0
 80003b2:	461a      	mov	r2, r3
 80003b4:	4b09      	ldr	r3, [pc, #36]	@ (80003dc <BMP280_Init+0xd8>)
 80003b6:	821a      	strh	r2, [r3, #16]

    /* Configure ctrl_meas: osrs_p = 1, mode = normal */
    I2CStart();
 80003b8:	f000 f9c2 	bl	8000740 <I2CStart>
    I2CSendSlaveAddr(BMP280_ADDR << 1);
 80003bc:	20ec      	movs	r0, #236	@ 0xec
 80003be:	f000 f9ed 	bl	800079c <I2CSendSlaveAddr>
    I2CSendData(BMP280_REG_CTRL_MEAS);
 80003c2:	20f4      	movs	r0, #244	@ 0xf4
 80003c4:	f000 fa12 	bl	80007ec <I2CSendData>
    I2CSendData(0x27);
 80003c8:	2027      	movs	r0, #39	@ 0x27
 80003ca:	f000 fa0f 	bl	80007ec <I2CSendData>
    I2CStop();
 80003ce:	f000 f9d5 	bl	800077c <I2CStop>

    return 0;   // success
 80003d2:	2300      	movs	r3, #0
}
 80003d4:	4618      	mov	r0, r3
 80003d6:	3708      	adds	r7, #8
 80003d8:	46bd      	mov	sp, r7
 80003da:	bd80      	pop	{r7, pc}
 80003dc:	20000074 	.word	0x20000074

080003e0 <BMP280_ReadPressure>:

/* Read raw pressure value */
int32_t BMP280_ReadPressure(void)
{
 80003e0:	b580      	push	{r7, lr}
 80003e2:	b082      	sub	sp, #8
 80003e4:	af00      	add	r7, sp, #0
    I2CStart();
 80003e6:	f000 f9ab 	bl	8000740 <I2CStart>
    I2CSendSlaveAddr(BMP280_ADDR << 1);
 80003ea:	20ec      	movs	r0, #236	@ 0xec
 80003ec:	f000 f9d6 	bl	800079c <I2CSendSlaveAddr>
    I2CSendData(BMP280_REG_PRESS_MSB);
 80003f0:	20f7      	movs	r0, #247	@ 0xf7
 80003f2:	f000 f9fb 	bl	80007ec <I2CSendData>
    I2CRepeatStart();
 80003f6:	f000 f9bb 	bl	8000770 <I2CRepeatStart>
    I2CSendSlaveAddr((BMP280_ADDR << 1) | 1);
 80003fa:	20ed      	movs	r0, #237	@ 0xed
 80003fc:	f000 f9ce 	bl	800079c <I2CSendSlaveAddr>
    uint8_t msb  = I2CRecvDataAck();
 8000400:	f000 fa30 	bl	8000864 <I2CRecvDataAck>
 8000404:	4603      	mov	r3, r0
 8000406:	71fb      	strb	r3, [r7, #7]
    uint8_t lsb  = I2CRecvDataAck();
 8000408:	f000 fa2c 	bl	8000864 <I2CRecvDataAck>
 800040c:	4603      	mov	r3, r0
 800040e:	71bb      	strb	r3, [r7, #6]
    uint8_t xlsb = I2CRecvDataNAck();
 8000410:	f000 fa56 	bl	80008c0 <I2CRecvDataNAck>
 8000414:	4603      	mov	r3, r0
 8000416:	717b      	strb	r3, [r7, #5]
    I2CStop();
 8000418:	f000 f9b0 	bl	800077c <I2CStop>

    int32_t adc_P = ((int32_t)msb << 12) |
 800041c:	79fb      	ldrb	r3, [r7, #7]
 800041e:	031a      	lsls	r2, r3, #12
                    ((int32_t)lsb << 4)  |
 8000420:	79bb      	ldrb	r3, [r7, #6]
 8000422:	011b      	lsls	r3, r3, #4
    int32_t adc_P = ((int32_t)msb << 12) |
 8000424:	431a      	orrs	r2, r3
                    ((xlsb >> 4) & 0x0F);
 8000426:	797b      	ldrb	r3, [r7, #5]
 8000428:	091b      	lsrs	r3, r3, #4
 800042a:	b2db      	uxtb	r3, r3
 800042c:	f003 030f 	and.w	r3, r3, #15
    int32_t adc_P = ((int32_t)msb << 12) |
 8000430:	4313      	orrs	r3, r2
 8000432:	603b      	str	r3, [r7, #0]

    return adc_P;
 8000434:	683b      	ldr	r3, [r7, #0]
}
 8000436:	4618      	mov	r0, r3
 8000438:	3708      	adds	r7, #8
 800043a:	46bd      	mov	sp, r7
 800043c:	bd80      	pop	{r7, pc}
	...

08000440 <delay_us>:
    DWT->CYCCNT = 0;
    DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;
}

void delay_us(uint32_t us)
{
 8000440:	b480      	push	{r7}
 8000442:	b085      	sub	sp, #20
 8000444:	af00      	add	r7, sp, #0
 8000446:	6078      	str	r0, [r7, #4]
    uint32_t start = DWT->CYCCNT;
 8000448:	4b0d      	ldr	r3, [pc, #52]	@ (8000480 <delay_us+0x40>)
 800044a:	685b      	ldr	r3, [r3, #4]
 800044c:	60fb      	str	r3, [r7, #12]
    uint32_t ticks = us * (SystemCoreClock / 1000000);
 800044e:	4b0d      	ldr	r3, [pc, #52]	@ (8000484 <delay_us+0x44>)
 8000450:	681b      	ldr	r3, [r3, #0]
 8000452:	4a0d      	ldr	r2, [pc, #52]	@ (8000488 <delay_us+0x48>)
 8000454:	fba2 2303 	umull	r2, r3, r2, r3
 8000458:	0c9a      	lsrs	r2, r3, #18
 800045a:	687b      	ldr	r3, [r7, #4]
 800045c:	fb02 f303 	mul.w	r3, r2, r3
 8000460:	60bb      	str	r3, [r7, #8]

    while ((DWT->CYCCNT - start) < ticks);
 8000462:	bf00      	nop
 8000464:	4b06      	ldr	r3, [pc, #24]	@ (8000480 <delay_us+0x40>)
 8000466:	685a      	ldr	r2, [r3, #4]
 8000468:	68fb      	ldr	r3, [r7, #12]
 800046a:	1ad3      	subs	r3, r2, r3
 800046c:	68ba      	ldr	r2, [r7, #8]
 800046e:	429a      	cmp	r2, r3
 8000470:	d8f8      	bhi.n	8000464 <delay_us+0x24>
}
 8000472:	bf00      	nop
 8000474:	bf00      	nop
 8000476:	3714      	adds	r7, #20
 8000478:	46bd      	mov	sp, r7
 800047a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800047e:	4770      	bx	lr
 8000480:	e0001000 	.word	0xe0001000
 8000484:	20000000 	.word	0x20000000
 8000488:	431bde83 	.word	0x431bde83

0800048c <DHT11_Init>:
 *      Author: sunbeam
 */
#include "dht11.h"

void DHT11_Init(void)
{
 800048c:	b480      	push	{r7}
 800048e:	af00      	add	r7, sp, #0
    RCC->AHB1ENR |= (1 << 0); // GPIOA clock enable
 8000490:	4b05      	ldr	r3, [pc, #20]	@ (80004a8 <DHT11_Init+0x1c>)
 8000492:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000494:	4a04      	ldr	r2, [pc, #16]	@ (80004a8 <DHT11_Init+0x1c>)
 8000496:	f043 0301 	orr.w	r3, r3, #1
 800049a:	6313      	str	r3, [r2, #48]	@ 0x30
}
 800049c:	bf00      	nop
 800049e:	46bd      	mov	sp, r7
 80004a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004a4:	4770      	bx	lr
 80004a6:	bf00      	nop
 80004a8:	40023800 	.word	0x40023800

080004ac <DHT11_SetPinOutput>:

static void DHT11_SetPinOutput(void)
{
 80004ac:	b480      	push	{r7}
 80004ae:	af00      	add	r7, sp, #0
    DHT11_PORT->MODER &= ~(3 << (DHT11_PIN * 2));
 80004b0:	4b08      	ldr	r3, [pc, #32]	@ (80004d4 <DHT11_SetPinOutput+0x28>)
 80004b2:	681b      	ldr	r3, [r3, #0]
 80004b4:	4a07      	ldr	r2, [pc, #28]	@ (80004d4 <DHT11_SetPinOutput+0x28>)
 80004b6:	f023 030c 	bic.w	r3, r3, #12
 80004ba:	6013      	str	r3, [r2, #0]
    DHT11_PORT->MODER |=  (1 << (DHT11_PIN * 2)); // output
 80004bc:	4b05      	ldr	r3, [pc, #20]	@ (80004d4 <DHT11_SetPinOutput+0x28>)
 80004be:	681b      	ldr	r3, [r3, #0]
 80004c0:	4a04      	ldr	r2, [pc, #16]	@ (80004d4 <DHT11_SetPinOutput+0x28>)
 80004c2:	f043 0304 	orr.w	r3, r3, #4
 80004c6:	6013      	str	r3, [r2, #0]
}
 80004c8:	bf00      	nop
 80004ca:	46bd      	mov	sp, r7
 80004cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004d0:	4770      	bx	lr
 80004d2:	bf00      	nop
 80004d4:	40020000 	.word	0x40020000

080004d8 <DHT11_SetPinInput>:

static void DHT11_SetPinInput(void)
{
 80004d8:	b480      	push	{r7}
 80004da:	af00      	add	r7, sp, #0
    DHT11_PORT->MODER &= ~(3 << (DHT11_PIN * 2)); // input
 80004dc:	4b05      	ldr	r3, [pc, #20]	@ (80004f4 <DHT11_SetPinInput+0x1c>)
 80004de:	681b      	ldr	r3, [r3, #0]
 80004e0:	4a04      	ldr	r2, [pc, #16]	@ (80004f4 <DHT11_SetPinInput+0x1c>)
 80004e2:	f023 030c 	bic.w	r3, r3, #12
 80004e6:	6013      	str	r3, [r2, #0]
}
 80004e8:	bf00      	nop
 80004ea:	46bd      	mov	sp, r7
 80004ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004f0:	4770      	bx	lr
 80004f2:	bf00      	nop
 80004f4:	40020000 	.word	0x40020000

080004f8 <DHT11_Start>:

void DHT11_Start(void)
{
 80004f8:	b580      	push	{r7, lr}
 80004fa:	af00      	add	r7, sp, #0
    DHT11_SetPinOutput();
 80004fc:	f7ff ffd6 	bl	80004ac <DHT11_SetPinOutput>
    DHT11_PORT->BSRR = (1 << (DHT11_PIN + 16)); // low
 8000500:	4b08      	ldr	r3, [pc, #32]	@ (8000524 <DHT11_Start+0x2c>)
 8000502:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8000506:	619a      	str	r2, [r3, #24]

    delay_us(20);
 8000508:	2014      	movs	r0, #20
 800050a:	f7ff ff99 	bl	8000440 <delay_us>
    DHT11_PORT->BSRR = (1 << DHT11_PIN);        // high
 800050e:	4b05      	ldr	r3, [pc, #20]	@ (8000524 <DHT11_Start+0x2c>)
 8000510:	2202      	movs	r2, #2
 8000512:	619a      	str	r2, [r3, #24]
    delay_us(30);
 8000514:	201e      	movs	r0, #30
 8000516:	f7ff ff93 	bl	8000440 <delay_us>
    DHT11_SetPinInput();
 800051a:	f7ff ffdd 	bl	80004d8 <DHT11_SetPinInput>
}
 800051e:	bf00      	nop
 8000520:	bd80      	pop	{r7, pc}
 8000522:	bf00      	nop
 8000524:	40020000 	.word	0x40020000

08000528 <DHT11_CheckResponse>:

uint8_t DHT11_CheckResponse(void)
{
 8000528:	b580      	push	{r7, lr}
 800052a:	b082      	sub	sp, #8
 800052c:	af00      	add	r7, sp, #0
    uint8_t response = 0;
 800052e:	2300      	movs	r3, #0
 8000530:	71fb      	strb	r3, [r7, #7]
    delay_us(40);
 8000532:	2028      	movs	r0, #40	@ 0x28
 8000534:	f7ff ff84 	bl	8000440 <delay_us>
    if (!(DHT11_PORT->IDR & (1 << DHT11_PIN)))
 8000538:	4b0c      	ldr	r3, [pc, #48]	@ (800056c <DHT11_CheckResponse+0x44>)
 800053a:	691b      	ldr	r3, [r3, #16]
 800053c:	f003 0302 	and.w	r3, r3, #2
 8000540:	2b00      	cmp	r3, #0
 8000542:	d10d      	bne.n	8000560 <DHT11_CheckResponse+0x38>
    {
        delay_us(80);
 8000544:	2050      	movs	r0, #80	@ 0x50
 8000546:	f7ff ff7b 	bl	8000440 <delay_us>
        if (DHT11_PORT->IDR & (1 << DHT11_PIN)) response = 1;
 800054a:	4b08      	ldr	r3, [pc, #32]	@ (800056c <DHT11_CheckResponse+0x44>)
 800054c:	691b      	ldr	r3, [r3, #16]
 800054e:	f003 0302 	and.w	r3, r3, #2
 8000552:	2b00      	cmp	r3, #0
 8000554:	d001      	beq.n	800055a <DHT11_CheckResponse+0x32>
 8000556:	2301      	movs	r3, #1
 8000558:	71fb      	strb	r3, [r7, #7]
        delay_us(80);
 800055a:	2050      	movs	r0, #80	@ 0x50
 800055c:	f7ff ff70 	bl	8000440 <delay_us>
    }
    return response;
 8000560:	79fb      	ldrb	r3, [r7, #7]
}
 8000562:	4618      	mov	r0, r3
 8000564:	3708      	adds	r7, #8
 8000566:	46bd      	mov	sp, r7
 8000568:	bd80      	pop	{r7, pc}
 800056a:	bf00      	nop
 800056c:	40020000 	.word	0x40020000

08000570 <DHT11_ReadByte>:

uint8_t DHT11_ReadByte(void)
{
 8000570:	b580      	push	{r7, lr}
 8000572:	b082      	sub	sp, #8
 8000574:	af00      	add	r7, sp, #0
    uint8_t i, j;
    for (j = 0; j < 8; j++)
 8000576:	2300      	movs	r3, #0
 8000578:	71bb      	strb	r3, [r7, #6]
 800057a:	e034      	b.n	80005e6 <DHT11_ReadByte+0x76>
    {
        while (!(DHT11_PORT->IDR & (1 << DHT11_PIN)));
 800057c:	bf00      	nop
 800057e:	4b1e      	ldr	r3, [pc, #120]	@ (80005f8 <DHT11_ReadByte+0x88>)
 8000580:	691b      	ldr	r3, [r3, #16]
 8000582:	f003 0302 	and.w	r3, r3, #2
 8000586:	2b00      	cmp	r3, #0
 8000588:	d0f9      	beq.n	800057e <DHT11_ReadByte+0xe>
        delay_us(40);
 800058a:	2028      	movs	r0, #40	@ 0x28
 800058c:	f7ff ff58 	bl	8000440 <delay_us>
        if (!(DHT11_PORT->IDR & (1 << DHT11_PIN)))
 8000590:	4b19      	ldr	r3, [pc, #100]	@ (80005f8 <DHT11_ReadByte+0x88>)
 8000592:	691b      	ldr	r3, [r3, #16]
 8000594:	f003 0302 	and.w	r3, r3, #2
 8000598:	2b00      	cmp	r3, #0
 800059a:	d10e      	bne.n	80005ba <DHT11_ReadByte+0x4a>
            i &= ~(1 << (7 - j));
 800059c:	79bb      	ldrb	r3, [r7, #6]
 800059e:	f1c3 0307 	rsb	r3, r3, #7
 80005a2:	2201      	movs	r2, #1
 80005a4:	fa02 f303 	lsl.w	r3, r2, r3
 80005a8:	b25b      	sxtb	r3, r3
 80005aa:	43db      	mvns	r3, r3
 80005ac:	b25a      	sxtb	r2, r3
 80005ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80005b2:	4013      	ands	r3, r2
 80005b4:	b25b      	sxtb	r3, r3
 80005b6:	71fb      	strb	r3, [r7, #7]
 80005b8:	e012      	b.n	80005e0 <DHT11_ReadByte+0x70>
        else
        {
            i |= (1 << (7 - j));
 80005ba:	79bb      	ldrb	r3, [r7, #6]
 80005bc:	f1c3 0307 	rsb	r3, r3, #7
 80005c0:	2201      	movs	r2, #1
 80005c2:	fa02 f303 	lsl.w	r3, r2, r3
 80005c6:	b25a      	sxtb	r2, r3
 80005c8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80005cc:	4313      	orrs	r3, r2
 80005ce:	b25b      	sxtb	r3, r3
 80005d0:	71fb      	strb	r3, [r7, #7]
            while (DHT11_PORT->IDR & (1 << DHT11_PIN));
 80005d2:	bf00      	nop
 80005d4:	4b08      	ldr	r3, [pc, #32]	@ (80005f8 <DHT11_ReadByte+0x88>)
 80005d6:	691b      	ldr	r3, [r3, #16]
 80005d8:	f003 0302 	and.w	r3, r3, #2
 80005dc:	2b00      	cmp	r3, #0
 80005de:	d1f9      	bne.n	80005d4 <DHT11_ReadByte+0x64>
    for (j = 0; j < 8; j++)
 80005e0:	79bb      	ldrb	r3, [r7, #6]
 80005e2:	3301      	adds	r3, #1
 80005e4:	71bb      	strb	r3, [r7, #6]
 80005e6:	79bb      	ldrb	r3, [r7, #6]
 80005e8:	2b07      	cmp	r3, #7
 80005ea:	d9c7      	bls.n	800057c <DHT11_ReadByte+0xc>
        }
    }
    return i;
 80005ec:	79fb      	ldrb	r3, [r7, #7]
}
 80005ee:	4618      	mov	r0, r3
 80005f0:	3708      	adds	r7, #8
 80005f2:	46bd      	mov	sp, r7
 80005f4:	bd80      	pop	{r7, pc}
 80005f6:	bf00      	nop
 80005f8:	40020000 	.word	0x40020000

080005fc <DHT11_ReadData>:

uint8_t DHT11_ReadData(uint8_t *temp, uint8_t *humidity)
{
 80005fc:	b580      	push	{r7, lr}
 80005fe:	b084      	sub	sp, #16
 8000600:	af00      	add	r7, sp, #0
 8000602:	6078      	str	r0, [r7, #4]
 8000604:	6039      	str	r1, [r7, #0]
    uint8_t Rh_byte1, Rh_byte2, Temp_byte1, Temp_byte2, SUM;
    DHT11_Start();
 8000606:	f7ff ff77 	bl	80004f8 <DHT11_Start>
    if (DHT11_CheckResponse())
 800060a:	f7ff ff8d 	bl	8000528 <DHT11_CheckResponse>
 800060e:	4603      	mov	r3, r0
 8000610:	2b00      	cmp	r3, #0
 8000612:	d025      	beq.n	8000660 <DHT11_ReadData+0x64>
    {
        Rh_byte1 = DHT11_ReadByte();
 8000614:	f7ff ffac 	bl	8000570 <DHT11_ReadByte>
 8000618:	4603      	mov	r3, r0
 800061a:	73fb      	strb	r3, [r7, #15]
        Rh_byte2 = DHT11_ReadByte();
 800061c:	f7ff ffa8 	bl	8000570 <DHT11_ReadByte>
 8000620:	4603      	mov	r3, r0
 8000622:	73bb      	strb	r3, [r7, #14]
        Temp_byte1 = DHT11_ReadByte();
 8000624:	f7ff ffa4 	bl	8000570 <DHT11_ReadByte>
 8000628:	4603      	mov	r3, r0
 800062a:	737b      	strb	r3, [r7, #13]
        Temp_byte2 = DHT11_ReadByte();
 800062c:	f7ff ffa0 	bl	8000570 <DHT11_ReadByte>
 8000630:	4603      	mov	r3, r0
 8000632:	733b      	strb	r3, [r7, #12]
        SUM = DHT11_ReadByte();
 8000634:	f7ff ff9c 	bl	8000570 <DHT11_ReadByte>
 8000638:	4603      	mov	r3, r0
 800063a:	72fb      	strb	r3, [r7, #11]

        if (SUM == (Rh_byte1 + Rh_byte2 + Temp_byte1 + Temp_byte2))
 800063c:	7afa      	ldrb	r2, [r7, #11]
 800063e:	7bf9      	ldrb	r1, [r7, #15]
 8000640:	7bbb      	ldrb	r3, [r7, #14]
 8000642:	4419      	add	r1, r3
 8000644:	7b7b      	ldrb	r3, [r7, #13]
 8000646:	4419      	add	r1, r3
 8000648:	7b3b      	ldrb	r3, [r7, #12]
 800064a:	440b      	add	r3, r1
 800064c:	429a      	cmp	r2, r3
 800064e:	d107      	bne.n	8000660 <DHT11_ReadData+0x64>
        {
            *humidity = Rh_byte1;
 8000650:	683b      	ldr	r3, [r7, #0]
 8000652:	7bfa      	ldrb	r2, [r7, #15]
 8000654:	701a      	strb	r2, [r3, #0]
            *temp = Temp_byte1;
 8000656:	687b      	ldr	r3, [r7, #4]
 8000658:	7b7a      	ldrb	r2, [r7, #13]
 800065a:	701a      	strb	r2, [r3, #0]
            return 1; // success
 800065c:	2301      	movs	r3, #1
 800065e:	e000      	b.n	8000662 <DHT11_ReadData+0x66>
        }
    }
    return 0; // fail
 8000660:	2300      	movs	r3, #0
}
 8000662:	4618      	mov	r0, r3
 8000664:	3710      	adds	r7, #16
 8000666:	46bd      	mov	sp, r7
 8000668:	bd80      	pop	{r7, pc}
	...

0800066c <I2CInit>:

#ifndef BV
#define BV(x) (1U << (x))
#endif

void I2CInit(void) {
 800066c:	b480      	push	{r7}
 800066e:	af00      	add	r7, sp, #0
    // gpio config
    // enable gpio b clock
    RCC->AHB1ENR |= RCC_AHB1ENR_GPIOBEN;
 8000670:	4b30      	ldr	r3, [pc, #192]	@ (8000734 <I2CInit+0xc8>)
 8000672:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000674:	4a2f      	ldr	r2, [pc, #188]	@ (8000734 <I2CInit+0xc8>)
 8000676:	f043 0302 	orr.w	r3, r3, #2
 800067a:	6313      	str	r3, [r2, #48]	@ 0x30
    // set mode as alt fn (10) for PB6, PB7
    GPIOB->MODER &= ~((3U << (2*6)) | (3U << (2*7)));
 800067c:	4b2e      	ldr	r3, [pc, #184]	@ (8000738 <I2CInit+0xcc>)
 800067e:	681b      	ldr	r3, [r3, #0]
 8000680:	4a2d      	ldr	r2, [pc, #180]	@ (8000738 <I2CInit+0xcc>)
 8000682:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8000686:	6013      	str	r3, [r2, #0]
    GPIOB->MODER |=  (2U << (2*6)) | (2U << (2*7));
 8000688:	4b2b      	ldr	r3, [pc, #172]	@ (8000738 <I2CInit+0xcc>)
 800068a:	681b      	ldr	r3, [r3, #0]
 800068c:	4a2a      	ldr	r2, [pc, #168]	@ (8000738 <I2CInit+0xcc>)
 800068e:	f443 4320 	orr.w	r3, r3, #40960	@ 0xa000
 8000692:	6013      	str	r3, [r2, #0]
    // set alt fn to AF4 (i2c) for PB6, PB7
    // AFR[0] contains pins 0..7
    GPIOB->AFR[0] &= ~((0xF << (4*6)) | (0xF << (4*7)));
 8000694:	4b28      	ldr	r3, [pc, #160]	@ (8000738 <I2CInit+0xcc>)
 8000696:	6a1b      	ldr	r3, [r3, #32]
 8000698:	4a27      	ldr	r2, [pc, #156]	@ (8000738 <I2CInit+0xcc>)
 800069a:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 800069e:	6213      	str	r3, [r2, #32]
    GPIOB->AFR[0] |= (4U << (4*6)) | (4U << (4*7));
 80006a0:	4b25      	ldr	r3, [pc, #148]	@ (8000738 <I2CInit+0xcc>)
 80006a2:	6a1b      	ldr	r3, [r3, #32]
 80006a4:	4a24      	ldr	r2, [pc, #144]	@ (8000738 <I2CInit+0xcc>)
 80006a6:	f043 4388 	orr.w	r3, r3, #1140850688	@ 0x44000000
 80006aa:	6213      	str	r3, [r2, #32]
    // Prefer external pull-ups. If needed, uncomment next two lines:
    // GPIOB->PUPDR &= ~((3U << (2*6)) | (3U << (2*7)));
    // GPIOB->PUPDR |=  (1U << (2*6)) | (1U << (2*7)); // Pull-up

    // Enable open-drain for PB6 & PB7
    GPIOB->OTYPER |= BV(6) | BV(7);
 80006ac:	4b22      	ldr	r3, [pc, #136]	@ (8000738 <I2CInit+0xcc>)
 80006ae:	685b      	ldr	r3, [r3, #4]
 80006b0:	4a21      	ldr	r2, [pc, #132]	@ (8000738 <I2CInit+0xcc>)
 80006b2:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80006b6:	6053      	str	r3, [r2, #4]

    // i2c config
    // enable i2c peri clock
    RCC->APB1ENR |= RCC_APB1ENR_I2C1EN;
 80006b8:	4b1e      	ldr	r3, [pc, #120]	@ (8000734 <I2CInit+0xc8>)
 80006ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80006bc:	4a1d      	ldr	r2, [pc, #116]	@ (8000734 <I2CInit+0xc8>)
 80006be:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80006c2:	6413      	str	r3, [r2, #64]	@ 0x40
    // i2c sw reset
    I2C1->CR1 |= I2C_CR1_SWRST;
 80006c4:	4b1d      	ldr	r3, [pc, #116]	@ (800073c <I2CInit+0xd0>)
 80006c6:	681b      	ldr	r3, [r3, #0]
 80006c8:	4a1c      	ldr	r2, [pc, #112]	@ (800073c <I2CInit+0xd0>)
 80006ca:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80006ce:	6013      	str	r3, [r2, #0]
    I2C1->CR1 &= ~I2C_CR1_SWRST;
 80006d0:	4b1a      	ldr	r3, [pc, #104]	@ (800073c <I2CInit+0xd0>)
 80006d2:	681b      	ldr	r3, [r3, #0]
 80006d4:	4a19      	ldr	r2, [pc, #100]	@ (800073c <I2CInit+0xd0>)
 80006d6:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80006da:	6013      	str	r3, [r2, #0]
    // clear CR1
    I2C1->CR1 = 0;
 80006dc:	4b17      	ldr	r3, [pc, #92]	@ (800073c <I2CInit+0xd0>)
 80006de:	2200      	movs	r2, #0
 80006e0:	601a      	str	r2, [r3, #0]

    // peri clock -- CR2 = 16MHz (change if your PCLK1 is different)
    I2C1->CR2 &= ~I2C_CR2_FREQ;
 80006e2:	4b16      	ldr	r3, [pc, #88]	@ (800073c <I2CInit+0xd0>)
 80006e4:	685b      	ldr	r3, [r3, #4]
 80006e6:	4a15      	ldr	r2, [pc, #84]	@ (800073c <I2CInit+0xd0>)
 80006e8:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80006ec:	6053      	str	r3, [r2, #4]
    I2C1->CR2 |= (16U << I2C_CR2_FREQ_Pos);
 80006ee:	4b13      	ldr	r3, [pc, #76]	@ (800073c <I2CInit+0xd0>)
 80006f0:	685b      	ldr	r3, [r3, #4]
 80006f2:	4a12      	ldr	r2, [pc, #72]	@ (800073c <I2CInit+0xd0>)
 80006f4:	f043 0310 	orr.w	r3, r3, #16
 80006f8:	6053      	str	r3, [r2, #4]

    // standard mode 100kHz: CCR = 80 (assumes PCLK1=16MHz)
    I2C1->CCR = 80;
 80006fa:	4b10      	ldr	r3, [pc, #64]	@ (800073c <I2CInit+0xd0>)
 80006fc:	2250      	movs	r2, #80	@ 0x50
 80006fe:	61da      	str	r2, [r3, #28]
    I2C1->CCR &= ~I2C_CCR_FS;    // standard mode (ensure FS=0)
 8000700:	4b0e      	ldr	r3, [pc, #56]	@ (800073c <I2CInit+0xd0>)
 8000702:	69db      	ldr	r3, [r3, #28]
 8000704:	4a0d      	ldr	r2, [pc, #52]	@ (800073c <I2CInit+0xd0>)
 8000706:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800070a:	61d3      	str	r3, [r2, #28]
    // TRISE for 16MHz -> 17
    I2C1->TRISE = 17;
 800070c:	4b0b      	ldr	r3, [pc, #44]	@ (800073c <I2CInit+0xd0>)
 800070e:	2211      	movs	r2, #17
 8000710:	621a      	str	r2, [r3, #32]

    // enable ACK (default)
    I2C1->CR1 |= I2C_CR1_ACK;
 8000712:	4b0a      	ldr	r3, [pc, #40]	@ (800073c <I2CInit+0xd0>)
 8000714:	681b      	ldr	r3, [r3, #0]
 8000716:	4a09      	ldr	r2, [pc, #36]	@ (800073c <I2CInit+0xd0>)
 8000718:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800071c:	6013      	str	r3, [r2, #0]

    // enable i2c peripheral
    I2C1->CR1 |= I2C_CR1_PE;
 800071e:	4b07      	ldr	r3, [pc, #28]	@ (800073c <I2CInit+0xd0>)
 8000720:	681b      	ldr	r3, [r3, #0]
 8000722:	4a06      	ldr	r2, [pc, #24]	@ (800073c <I2CInit+0xd0>)
 8000724:	f043 0301 	orr.w	r3, r3, #1
 8000728:	6013      	str	r3, [r2, #0]
}
 800072a:	bf00      	nop
 800072c:	46bd      	mov	sp, r7
 800072e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000732:	4770      	bx	lr
 8000734:	40023800 	.word	0x40023800
 8000738:	40020400 	.word	0x40020400
 800073c:	40005400 	.word	0x40005400

08000740 <I2CStart>:

void I2CStart(void) {
 8000740:	b480      	push	{r7}
 8000742:	af00      	add	r7, sp, #0
    // generate START
    I2C1->CR1 |= I2C_CR1_START;
 8000744:	4b09      	ldr	r3, [pc, #36]	@ (800076c <I2CStart+0x2c>)
 8000746:	681b      	ldr	r3, [r3, #0]
 8000748:	4a08      	ldr	r2, [pc, #32]	@ (800076c <I2CStart+0x2c>)
 800074a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800074e:	6013      	str	r3, [r2, #0]
    // wait for SB flag
    while(!(I2C1->SR1 & I2C_SR1_SB));
 8000750:	bf00      	nop
 8000752:	4b06      	ldr	r3, [pc, #24]	@ (800076c <I2CStart+0x2c>)
 8000754:	695b      	ldr	r3, [r3, #20]
 8000756:	f003 0301 	and.w	r3, r3, #1
 800075a:	2b00      	cmp	r3, #0
 800075c:	d0f9      	beq.n	8000752 <I2CStart+0x12>
}
 800075e:	bf00      	nop
 8000760:	bf00      	nop
 8000762:	46bd      	mov	sp, r7
 8000764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000768:	4770      	bx	lr
 800076a:	bf00      	nop
 800076c:	40005400 	.word	0x40005400

08000770 <I2CRepeatStart>:

void I2CRepeatStart(void) {
 8000770:	b580      	push	{r7, lr}
 8000772:	af00      	add	r7, sp, #0
    // repeated start is same as start
    I2CStart();
 8000774:	f7ff ffe4 	bl	8000740 <I2CStart>
}
 8000778:	bf00      	nop
 800077a:	bd80      	pop	{r7, pc}

0800077c <I2CStop>:

void I2CStop(void) {
 800077c:	b480      	push	{r7}
 800077e:	af00      	add	r7, sp, #0
    // generate STOP condition
    I2C1->CR1 |= I2C_CR1_STOP;
 8000780:	4b05      	ldr	r3, [pc, #20]	@ (8000798 <I2CStop+0x1c>)
 8000782:	681b      	ldr	r3, [r3, #0]
 8000784:	4a04      	ldr	r2, [pc, #16]	@ (8000798 <I2CStop+0x1c>)
 8000786:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800078a:	6013      	str	r3, [r2, #0]
    // do not block here indefinitely; small delay is optional
    // return immediately; peripheral will generate STOP on bus
}
 800078c:	bf00      	nop
 800078e:	46bd      	mov	sp, r7
 8000790:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000794:	4770      	bx	lr
 8000796:	bf00      	nop
 8000798:	40005400 	.word	0x40005400

0800079c <I2CSendSlaveAddr>:

void I2CSendSlaveAddr(uint8_t addr8) {
 800079c:	b480      	push	{r7}
 800079e:	b085      	sub	sp, #20
 80007a0:	af00      	add	r7, sp, #0
 80007a2:	4603      	mov	r3, r0
 80007a4:	71fb      	strb	r3, [r7, #7]
    // write 8-bit address (including R/W bit) to DR
    I2C1->DR = addr8;
 80007a6:	4a0f      	ldr	r2, [pc, #60]	@ (80007e4 <I2CSendSlaveAddr+0x48>)
 80007a8:	79fb      	ldrb	r3, [r7, #7]
 80007aa:	6113      	str	r3, [r2, #16]
    // wait until ADDR flag is set (address phase done and ACK received)
    uint32_t timeout = 0;
 80007ac:	2300      	movs	r3, #0
 80007ae:	60fb      	str	r3, [r7, #12]
    while(!(I2C1->SR1 & I2C_SR1_ADDR)) {
 80007b0:	e006      	b.n	80007c0 <I2CSendSlaveAddr+0x24>
        timeout++;
 80007b2:	68fb      	ldr	r3, [r7, #12]
 80007b4:	3301      	adds	r3, #1
 80007b6:	60fb      	str	r3, [r7, #12]
        if(timeout > 500000) return; // timeout - caller should handle
 80007b8:	68fb      	ldr	r3, [r7, #12]
 80007ba:	4a0b      	ldr	r2, [pc, #44]	@ (80007e8 <I2CSendSlaveAddr+0x4c>)
 80007bc:	4293      	cmp	r3, r2
 80007be:	d80a      	bhi.n	80007d6 <I2CSendSlaveAddr+0x3a>
    while(!(I2C1->SR1 & I2C_SR1_ADDR)) {
 80007c0:	4b08      	ldr	r3, [pc, #32]	@ (80007e4 <I2CSendSlaveAddr+0x48>)
 80007c2:	695b      	ldr	r3, [r3, #20]
 80007c4:	f003 0302 	and.w	r3, r3, #2
 80007c8:	2b00      	cmp	r3, #0
 80007ca:	d0f2      	beq.n	80007b2 <I2CSendSlaveAddr+0x16>
    }
    // clear ADDR by reading SR1 and SR2
    (void)I2C1->SR1;
 80007cc:	4b05      	ldr	r3, [pc, #20]	@ (80007e4 <I2CSendSlaveAddr+0x48>)
 80007ce:	695b      	ldr	r3, [r3, #20]
    (void)I2C1->SR2;
 80007d0:	4b04      	ldr	r3, [pc, #16]	@ (80007e4 <I2CSendSlaveAddr+0x48>)
 80007d2:	699b      	ldr	r3, [r3, #24]
 80007d4:	e000      	b.n	80007d8 <I2CSendSlaveAddr+0x3c>
        if(timeout > 500000) return; // timeout - caller should handle
 80007d6:	bf00      	nop
}
 80007d8:	3714      	adds	r7, #20
 80007da:	46bd      	mov	sp, r7
 80007dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007e0:	4770      	bx	lr
 80007e2:	bf00      	nop
 80007e4:	40005400 	.word	0x40005400
 80007e8:	0007a120 	.word	0x0007a120

080007ec <I2CSendData>:

void I2CSendData(uint8_t data) {
 80007ec:	b480      	push	{r7}
 80007ee:	b085      	sub	sp, #20
 80007f0:	af00      	add	r7, sp, #0
 80007f2:	4603      	mov	r3, r0
 80007f4:	71fb      	strb	r3, [r7, #7]
    // wait TXE
    uint32_t timeout = 0;
 80007f6:	2300      	movs	r3, #0
 80007f8:	60fb      	str	r3, [r7, #12]
    while(!(I2C1->SR1 & I2C_SR1_TXE)) {
 80007fa:	e006      	b.n	800080a <I2CSendData+0x1e>
        if(++timeout > 500000) return;
 80007fc:	68fb      	ldr	r3, [r7, #12]
 80007fe:	3301      	adds	r3, #1
 8000800:	60fb      	str	r3, [r7, #12]
 8000802:	68fb      	ldr	r3, [r7, #12]
 8000804:	4a15      	ldr	r2, [pc, #84]	@ (800085c <I2CSendData+0x70>)
 8000806:	4293      	cmp	r3, r2
 8000808:	d81f      	bhi.n	800084a <I2CSendData+0x5e>
    while(!(I2C1->SR1 & I2C_SR1_TXE)) {
 800080a:	4b15      	ldr	r3, [pc, #84]	@ (8000860 <I2CSendData+0x74>)
 800080c:	695b      	ldr	r3, [r3, #20]
 800080e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000812:	2b00      	cmp	r3, #0
 8000814:	d0f2      	beq.n	80007fc <I2CSendData+0x10>
    }
    I2C1->DR = data;
 8000816:	4a12      	ldr	r2, [pc, #72]	@ (8000860 <I2CSendData+0x74>)
 8000818:	79fb      	ldrb	r3, [r7, #7]
 800081a:	6113      	str	r3, [r2, #16]
    // wait until byte transfer finished (BTF) or TXE set
    timeout = 0;
 800081c:	2300      	movs	r3, #0
 800081e:	60fb      	str	r3, [r7, #12]
    while(!(I2C1->SR1 & (I2C_SR1_TXE | I2C_SR1_BTF))) {
 8000820:	e006      	b.n	8000830 <I2CSendData+0x44>
        if(++timeout > 500000) return;
 8000822:	68fb      	ldr	r3, [r7, #12]
 8000824:	3301      	adds	r3, #1
 8000826:	60fb      	str	r3, [r7, #12]
 8000828:	68fb      	ldr	r3, [r7, #12]
 800082a:	4a0c      	ldr	r2, [pc, #48]	@ (800085c <I2CSendData+0x70>)
 800082c:	4293      	cmp	r3, r2
 800082e:	d80e      	bhi.n	800084e <I2CSendData+0x62>
    while(!(I2C1->SR1 & (I2C_SR1_TXE | I2C_SR1_BTF))) {
 8000830:	4b0b      	ldr	r3, [pc, #44]	@ (8000860 <I2CSendData+0x74>)
 8000832:	695b      	ldr	r3, [r3, #20]
 8000834:	f003 0384 	and.w	r3, r3, #132	@ 0x84
 8000838:	2b00      	cmp	r3, #0
 800083a:	d0f2      	beq.n	8000822 <I2CSendData+0x36>
    }
    // if BTF, all good
    while(!(I2C1->SR1 & I2C_SR1_BTF)) {
 800083c:	bf00      	nop
 800083e:	4b08      	ldr	r3, [pc, #32]	@ (8000860 <I2CSendData+0x74>)
 8000840:	695b      	ldr	r3, [r3, #20]
 8000842:	f003 0304 	and.w	r3, r3, #4
 8000846:	2b00      	cmp	r3, #0
        // small loop to ensure transfer completes; optional
        break;
 8000848:	e002      	b.n	8000850 <I2CSendData+0x64>
        if(++timeout > 500000) return;
 800084a:	bf00      	nop
 800084c:	e000      	b.n	8000850 <I2CSendData+0x64>
        if(++timeout > 500000) return;
 800084e:	bf00      	nop
    }
}
 8000850:	3714      	adds	r7, #20
 8000852:	46bd      	mov	sp, r7
 8000854:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000858:	4770      	bx	lr
 800085a:	bf00      	nop
 800085c:	0007a120 	.word	0x0007a120
 8000860:	40005400 	.word	0x40005400

08000864 <I2CRecvDataAck>:

uint8_t I2CRecvDataAck(void) {
 8000864:	b480      	push	{r7}
 8000866:	b083      	sub	sp, #12
 8000868:	af00      	add	r7, sp, #0
    // Ensure ACK is enabled
    I2C1->CR1 |= I2C_CR1_ACK;
 800086a:	4b13      	ldr	r3, [pc, #76]	@ (80008b8 <I2CRecvDataAck+0x54>)
 800086c:	681b      	ldr	r3, [r3, #0]
 800086e:	4a12      	ldr	r2, [pc, #72]	@ (80008b8 <I2CRecvDataAck+0x54>)
 8000870:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000874:	6013      	str	r3, [r2, #0]
    // clear POS bit (we're not using POS here)
    I2C1->CR1 &= ~I2C_CR1_POS;
 8000876:	4b10      	ldr	r3, [pc, #64]	@ (80008b8 <I2CRecvDataAck+0x54>)
 8000878:	681b      	ldr	r3, [r3, #0]
 800087a:	4a0f      	ldr	r2, [pc, #60]	@ (80008b8 <I2CRecvDataAck+0x54>)
 800087c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8000880:	6013      	str	r3, [r2, #0]

    // wait until data received
    uint32_t timeout = 0;
 8000882:	2300      	movs	r3, #0
 8000884:	607b      	str	r3, [r7, #4]
    while(!(I2C1->SR1 & I2C_SR1_RXNE)) {
 8000886:	e008      	b.n	800089a <I2CRecvDataAck+0x36>
        if(++timeout > 500000) return 0;
 8000888:	687b      	ldr	r3, [r7, #4]
 800088a:	3301      	adds	r3, #1
 800088c:	607b      	str	r3, [r7, #4]
 800088e:	687b      	ldr	r3, [r7, #4]
 8000890:	4a0a      	ldr	r2, [pc, #40]	@ (80008bc <I2CRecvDataAck+0x58>)
 8000892:	4293      	cmp	r3, r2
 8000894:	d901      	bls.n	800089a <I2CRecvDataAck+0x36>
 8000896:	2300      	movs	r3, #0
 8000898:	e008      	b.n	80008ac <I2CRecvDataAck+0x48>
    while(!(I2C1->SR1 & I2C_SR1_RXNE)) {
 800089a:	4b07      	ldr	r3, [pc, #28]	@ (80008b8 <I2CRecvDataAck+0x54>)
 800089c:	695b      	ldr	r3, [r3, #20]
 800089e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80008a2:	2b00      	cmp	r3, #0
 80008a4:	d0f0      	beq.n	8000888 <I2CRecvDataAck+0x24>
    }
    // read and return
    return (uint8_t)I2C1->DR;
 80008a6:	4b04      	ldr	r3, [pc, #16]	@ (80008b8 <I2CRecvDataAck+0x54>)
 80008a8:	691b      	ldr	r3, [r3, #16]
 80008aa:	b2db      	uxtb	r3, r3
}
 80008ac:	4618      	mov	r0, r3
 80008ae:	370c      	adds	r7, #12
 80008b0:	46bd      	mov	sp, r7
 80008b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008b6:	4770      	bx	lr
 80008b8:	40005400 	.word	0x40005400
 80008bc:	0007a120 	.word	0x0007a120

080008c0 <I2CRecvDataNAck>:

uint8_t I2CRecvDataNAck(void) {
 80008c0:	b480      	push	{r7}
 80008c2:	b083      	sub	sp, #12
 80008c4:	af00      	add	r7, sp, #0
    // Disable ACK so NACK is sent after next byte (last byte)
    I2C1->CR1 &= ~I2C_CR1_ACK;
 80008c6:	4b17      	ldr	r3, [pc, #92]	@ (8000924 <I2CRecvDataNAck+0x64>)
 80008c8:	681b      	ldr	r3, [r3, #0]
 80008ca:	4a16      	ldr	r2, [pc, #88]	@ (8000924 <I2CRecvDataNAck+0x64>)
 80008cc:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80008d0:	6013      	str	r3, [r2, #0]
    // generate STOP immediately (for master receiver, this ensures bus releases)
    I2C1->CR1 |= I2C_CR1_STOP;
 80008d2:	4b14      	ldr	r3, [pc, #80]	@ (8000924 <I2CRecvDataNAck+0x64>)
 80008d4:	681b      	ldr	r3, [r3, #0]
 80008d6:	4a13      	ldr	r2, [pc, #76]	@ (8000924 <I2CRecvDataNAck+0x64>)
 80008d8:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80008dc:	6013      	str	r3, [r2, #0]

    // wait until data received
    uint32_t timeout = 0;
 80008de:	2300      	movs	r3, #0
 80008e0:	607b      	str	r3, [r7, #4]
    while(!(I2C1->SR1 & I2C_SR1_RXNE)) {
 80008e2:	e008      	b.n	80008f6 <I2CRecvDataNAck+0x36>
        if(++timeout > 500000) return 0;
 80008e4:	687b      	ldr	r3, [r7, #4]
 80008e6:	3301      	adds	r3, #1
 80008e8:	607b      	str	r3, [r7, #4]
 80008ea:	687b      	ldr	r3, [r7, #4]
 80008ec:	4a0e      	ldr	r2, [pc, #56]	@ (8000928 <I2CRecvDataNAck+0x68>)
 80008ee:	4293      	cmp	r3, r2
 80008f0:	d901      	bls.n	80008f6 <I2CRecvDataNAck+0x36>
 80008f2:	2300      	movs	r3, #0
 80008f4:	e00f      	b.n	8000916 <I2CRecvDataNAck+0x56>
    while(!(I2C1->SR1 & I2C_SR1_RXNE)) {
 80008f6:	4b0b      	ldr	r3, [pc, #44]	@ (8000924 <I2CRecvDataNAck+0x64>)
 80008f8:	695b      	ldr	r3, [r3, #20]
 80008fa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80008fe:	2b00      	cmp	r3, #0
 8000900:	d0f0      	beq.n	80008e4 <I2CRecvDataNAck+0x24>
    }
    // read data
    uint8_t val = (uint8_t)I2C1->DR;
 8000902:	4b08      	ldr	r3, [pc, #32]	@ (8000924 <I2CRecvDataNAck+0x64>)
 8000904:	691b      	ldr	r3, [r3, #16]
 8000906:	70fb      	strb	r3, [r7, #3]

    // re-enable ACK for subsequent reads
    I2C1->CR1 |= I2C_CR1_ACK;
 8000908:	4b06      	ldr	r3, [pc, #24]	@ (8000924 <I2CRecvDataNAck+0x64>)
 800090a:	681b      	ldr	r3, [r3, #0]
 800090c:	4a05      	ldr	r2, [pc, #20]	@ (8000924 <I2CRecvDataNAck+0x64>)
 800090e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000912:	6013      	str	r3, [r2, #0]

    return val;
 8000914:	78fb      	ldrb	r3, [r7, #3]
}
 8000916:	4618      	mov	r0, r3
 8000918:	370c      	adds	r7, #12
 800091a:	46bd      	mov	sp, r7
 800091c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000920:	4770      	bx	lr
 8000922:	bf00      	nop
 8000924:	40005400 	.word	0x40005400
 8000928:	0007a120 	.word	0x0007a120

0800092c <led_init>:
 *      Author: sunbeam
 */
#include"led.h"

void led_init(void)
{
 800092c:	b480      	push	{r7}
 800092e:	af00      	add	r7, sp, #0
	// enable clock for gpio D port
	RCC->AHB1ENR |= BV(GPIOD_CLK_ENB);
 8000930:	4b1a      	ldr	r3, [pc, #104]	@ (800099c <led_init+0x70>)
 8000932:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000934:	4a19      	ldr	r2, [pc, #100]	@ (800099c <led_init+0x70>)
 8000936:	f043 0308 	orr.w	r3, r3, #8
 800093a:	6313      	str	r3, [r2, #48]	@ 0x30

	// select mode of GPIO pins as output
	LED_GPIO->MODER |= BV(24) | BV(26) | BV(28) | BV(30);
 800093c:	4b18      	ldr	r3, [pc, #96]	@ (80009a0 <led_init+0x74>)
 800093e:	681b      	ldr	r3, [r3, #0]
 8000940:	4a17      	ldr	r2, [pc, #92]	@ (80009a0 <led_init+0x74>)
 8000942:	f043 43aa 	orr.w	r3, r3, #1426063360	@ 0x55000000
 8000946:	6013      	str	r3, [r2, #0]
	LED_GPIO->MODER &= ~(BV(25) | BV(27) | BV(29) | BV(31));
 8000948:	4b15      	ldr	r3, [pc, #84]	@ (80009a0 <led_init+0x74>)
 800094a:	681b      	ldr	r3, [r3, #0]
 800094c:	4a14      	ldr	r2, [pc, #80]	@ (80009a0 <led_init+0x74>)
 800094e:	f023 432a 	bic.w	r3, r3, #2852126720	@ 0xaa000000
 8000952:	6013      	str	r3, [r2, #0]

	// select output type as push pull
	LED_GPIO->OTYPER &= ~(BV(12) | BV(13) | BV(14) | BV(15));
 8000954:	4b12      	ldr	r3, [pc, #72]	@ (80009a0 <led_init+0x74>)
 8000956:	685b      	ldr	r3, [r3, #4]
 8000958:	4a11      	ldr	r2, [pc, #68]	@ (80009a0 <led_init+0x74>)
 800095a:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800095e:	6053      	str	r3, [r2, #4]

	// select output speed as low
	LED_GPIO->OSPEEDR &= ~(BV(24) | BV(26) | BV(28) | BV(30));
 8000960:	4b0f      	ldr	r3, [pc, #60]	@ (80009a0 <led_init+0x74>)
 8000962:	689b      	ldr	r3, [r3, #8]
 8000964:	4a0e      	ldr	r2, [pc, #56]	@ (80009a0 <led_init+0x74>)
 8000966:	f023 43aa 	bic.w	r3, r3, #1426063360	@ 0x55000000
 800096a:	6093      	str	r3, [r2, #8]
	LED_GPIO->OSPEEDR &= ~(BV(25) | BV(27) | BV(29) | BV(31));
 800096c:	4b0c      	ldr	r3, [pc, #48]	@ (80009a0 <led_init+0x74>)
 800096e:	689b      	ldr	r3, [r3, #8]
 8000970:	4a0b      	ldr	r2, [pc, #44]	@ (80009a0 <led_init+0x74>)
 8000972:	f023 432a 	bic.w	r3, r3, #2852126720	@ 0xaa000000
 8000976:	6093      	str	r3, [r2, #8]

	// do not select pull up / pull down resistor
	LED_GPIO->PUPDR &= ~(BV(24) | BV(26) | BV(28) | BV(30));
 8000978:	4b09      	ldr	r3, [pc, #36]	@ (80009a0 <led_init+0x74>)
 800097a:	68db      	ldr	r3, [r3, #12]
 800097c:	4a08      	ldr	r2, [pc, #32]	@ (80009a0 <led_init+0x74>)
 800097e:	f023 43aa 	bic.w	r3, r3, #1426063360	@ 0x55000000
 8000982:	60d3      	str	r3, [r2, #12]
	LED_GPIO->PUPDR &= ~(BV(25) | BV(27) | BV(29) | BV(31));
 8000984:	4b06      	ldr	r3, [pc, #24]	@ (80009a0 <led_init+0x74>)
 8000986:	68db      	ldr	r3, [r3, #12]
 8000988:	4a05      	ldr	r2, [pc, #20]	@ (80009a0 <led_init+0x74>)
 800098a:	f023 432a 	bic.w	r3, r3, #2852126720	@ 0xaa000000
 800098e:	60d3      	str	r3, [r2, #12]
}
 8000990:	bf00      	nop
 8000992:	46bd      	mov	sp, r7
 8000994:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000998:	4770      	bx	lr
 800099a:	bf00      	nop
 800099c:	40023800 	.word	0x40023800
 80009a0:	40020c00 	.word	0x40020c00

080009a4 <led_toggle>:
	LED_GPIO->ODR &= ~(BV(LED_GREEN) | BV(LED_ORANGE) | BV(LED_BLUE));
}


void led_toggle(void)
{
 80009a4:	b480      	push	{r7}
 80009a6:	af00      	add	r7, sp, #0
	LED_GPIO->ODR ^= BV(LED_GREEN) | BV(LED_ORANGE) | BV(LED_BLUE);
 80009a8:	4b05      	ldr	r3, [pc, #20]	@ (80009c0 <led_toggle+0x1c>)
 80009aa:	695b      	ldr	r3, [r3, #20]
 80009ac:	4a04      	ldr	r2, [pc, #16]	@ (80009c0 <led_toggle+0x1c>)
 80009ae:	f483 4330 	eor.w	r3, r3, #45056	@ 0xb000
 80009b2:	6153      	str	r3, [r2, #20]
}
 80009b4:	bf00      	nop
 80009b6:	46bd      	mov	sp, r7
 80009b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009bc:	4770      	bx	lr
 80009be:	bf00      	nop
 80009c0:	40020c00 	.word	0x40020c00

080009c4 <vAperiodicTask>:
QueueHandle_t xBMP280Queue;
QueueHandle_t xUARTQueue;

/* ===================== LED Task ===================== */
void vAperiodicTask(void *pvParam)
{
 80009c4:	b580      	push	{r7, lr}
 80009c6:	b082      	sub	sp, #8
 80009c8:	af00      	add	r7, sp, #0
 80009ca:	6078      	str	r0, [r7, #4]
    for (;;)
    {
        led_toggle();
 80009cc:	f7ff ffea 	bl	80009a4 <led_toggle>
        vTaskDelay(pdMS_TO_TICKS(1000));
 80009d0:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80009d4:	f001 fc6e 	bl	80022b4 <vTaskDelay>
        led_toggle();
 80009d8:	bf00      	nop
 80009da:	e7f7      	b.n	80009cc <vAperiodicTask+0x8>

080009dc <vDHT11Task>:
    }
}

/* ===================== DHT11 Task ===================== */
void vDHT11Task(void *pvParam)
{
 80009dc:	b580      	push	{r7, lr}
 80009de:	b084      	sub	sp, #16
 80009e0:	af00      	add	r7, sp, #0
 80009e2:	6078      	str	r0, [r7, #4]
    DHT11_Data_t dhtData;
    uint8_t status;

    DHT11_Init();
 80009e4:	f7ff fd52 	bl	800048c <DHT11_Init>

    for (;;)
    {
        vTaskSuspendAll();
 80009e8:	f001 fcf0 	bl	80023cc <vTaskSuspendAll>
        status = DHT11_ReadData(&dhtData.temperature,
 80009ec:	f107 030c 	add.w	r3, r7, #12
 80009f0:	1c5a      	adds	r2, r3, #1
 80009f2:	f107 030c 	add.w	r3, r7, #12
 80009f6:	4611      	mov	r1, r2
 80009f8:	4618      	mov	r0, r3
 80009fa:	f7ff fdff 	bl	80005fc <DHT11_ReadData>
 80009fe:	4603      	mov	r3, r0
 8000a00:	73fb      	strb	r3, [r7, #15]
                                &dhtData.humidity);
        xTaskResumeAll();
 8000a02:	f001 fcf1 	bl	80023e8 <xTaskResumeAll>

        if (status)
 8000a06:	7bfb      	ldrb	r3, [r7, #15]
 8000a08:	2b00      	cmp	r3, #0
 8000a0a:	d007      	beq.n	8000a1c <vDHT11Task+0x40>
            xQueueOverwrite(xDHT11Queue, &dhtData);
 8000a0c:	4b06      	ldr	r3, [pc, #24]	@ (8000a28 <vDHT11Task+0x4c>)
 8000a0e:	6818      	ldr	r0, [r3, #0]
 8000a10:	f107 010c 	add.w	r1, r7, #12
 8000a14:	2302      	movs	r3, #2
 8000a16:	2200      	movs	r2, #0
 8000a18:	f000 fe92 	bl	8001740 <xQueueGenericSend>

        vTaskDelay(pdMS_TO_TICKS(2000));
 8000a1c:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8000a20:	f001 fc48 	bl	80022b4 <vTaskDelay>
        vTaskSuspendAll();
 8000a24:	e7e0      	b.n	80009e8 <vDHT11Task+0xc>
 8000a26:	bf00      	nop
 8000a28:	20000088 	.word	0x20000088

08000a2c <vBMP280Task>:
    }
}

/* ===================== BMP280 Task ===================== */
void vBMP280Task(void *pvParam)
{
 8000a2c:	b580      	push	{r7, lr}
 8000a2e:	b084      	sub	sp, #16
 8000a30:	af00      	add	r7, sp, #0
 8000a32:	6078      	str	r0, [r7, #4]
    BMP280_Data_t bmpData;

    I2CInit();
 8000a34:	f7ff fe1a 	bl	800066c <I2CInit>

    if (BMP280_Init() != 0)
 8000a38:	f7ff fc64 	bl	8000304 <BMP280_Init>
 8000a3c:	4603      	mov	r3, r0
 8000a3e:	2b00      	cmp	r3, #0
 8000a40:	d002      	beq.n	8000a48 <vBMP280Task+0x1c>
        vTaskDelete(NULL);
 8000a42:	2000      	movs	r0, #0
 8000a44:	f001 fba6 	bl	8002194 <vTaskDelete>

    for (;;)
    {
        /* Convert Pa  hPa (better for display) */
        bmpData.pressure_raw = BMP280_ReadPressure() / 100;
 8000a48:	f7ff fcca 	bl	80003e0 <BMP280_ReadPressure>
 8000a4c:	4603      	mov	r3, r0
 8000a4e:	4a0a      	ldr	r2, [pc, #40]	@ (8000a78 <vBMP280Task+0x4c>)
 8000a50:	fb82 1203 	smull	r1, r2, r2, r3
 8000a54:	1152      	asrs	r2, r2, #5
 8000a56:	17db      	asrs	r3, r3, #31
 8000a58:	1ad3      	subs	r3, r2, r3
 8000a5a:	60fb      	str	r3, [r7, #12]

        xQueueOverwrite(xBMP280Queue, &bmpData);
 8000a5c:	4b07      	ldr	r3, [pc, #28]	@ (8000a7c <vBMP280Task+0x50>)
 8000a5e:	6818      	ldr	r0, [r3, #0]
 8000a60:	f107 010c 	add.w	r1, r7, #12
 8000a64:	2302      	movs	r3, #2
 8000a66:	2200      	movs	r2, #0
 8000a68:	f000 fe6a 	bl	8001740 <xQueueGenericSend>

        vTaskDelay(pdMS_TO_TICKS(1000));
 8000a6c:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000a70:	f001 fc20 	bl	80022b4 <vTaskDelay>
        bmpData.pressure_raw = BMP280_ReadPressure() / 100;
 8000a74:	bf00      	nop
 8000a76:	e7e7      	b.n	8000a48 <vBMP280Task+0x1c>
 8000a78:	51eb851f 	.word	0x51eb851f
 8000a7c:	2000008c 	.word	0x2000008c

08000a80 <vOLEDTask>:
    }
}

/* ===================== OLED Task ===================== */
void vOLEDTask(void *pvParam)
{
 8000a80:	b580      	push	{r7, lr}
 8000a82:	b08e      	sub	sp, #56	@ 0x38
 8000a84:	af00      	add	r7, sp, #0
 8000a86:	6078      	str	r0, [r7, #4]
    BMP280_Data_t bmpRx;
    UART_Data_t uartData;

    char buf[32];

    OLED_Init();
 8000a88:	f000 f9dc 	bl	8000e44 <OLED_Init>
    OLED_Clear();
 8000a8c:	f000 fa42 	bl	8000f14 <OLED_Clear>

    for (;;)
    {
        if (xQueueReceive(xDHT11Queue, &dhtRx, portMAX_DELAY) == pdPASS)
 8000a90:	4b2d      	ldr	r3, [pc, #180]	@ (8000b48 <vOLEDTask+0xc8>)
 8000a92:	681b      	ldr	r3, [r3, #0]
 8000a94:	f107 0134 	add.w	r1, r7, #52	@ 0x34
 8000a98:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8000a9c:	4618      	mov	r0, r3
 8000a9e:	f000 ff51 	bl	8001944 <xQueueReceive>
 8000aa2:	4603      	mov	r3, r0
 8000aa4:	2b01      	cmp	r3, #1
 8000aa6:	d1f3      	bne.n	8000a90 <vOLEDTask+0x10>
        {
            xQueuePeek(xBMP280Queue, &bmpRx, 0);
 8000aa8:	4b28      	ldr	r3, [pc, #160]	@ (8000b4c <vOLEDTask+0xcc>)
 8000aaa:	681b      	ldr	r3, [r3, #0]
 8000aac:	f107 0130 	add.w	r1, r7, #48	@ 0x30
 8000ab0:	2200      	movs	r2, #0
 8000ab2:	4618      	mov	r0, r3
 8000ab4:	f001 f828 	bl	8001b08 <xQueuePeek>

            OLED_Clear();
 8000ab8:	f000 fa2c 	bl	8000f14 <OLED_Clear>

            OLED_SetCursor(0, 0);
 8000abc:	2100      	movs	r1, #0
 8000abe:	2000      	movs	r0, #0
 8000ac0:	f000 f998 	bl	8000df4 <OLED_SetCursor>
            snprintf(buf, sizeof(buf), "Temp: %d C", dhtRx.temperature);
 8000ac4:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8000ac8:	f107 0008 	add.w	r0, r7, #8
 8000acc:	4a20      	ldr	r2, [pc, #128]	@ (8000b50 <vOLEDTask+0xd0>)
 8000ace:	2120      	movs	r1, #32
 8000ad0:	f002 fd1a 	bl	8003508 <sniprintf>
            OLED_PrintString(buf);
 8000ad4:	f107 0308 	add.w	r3, r7, #8
 8000ad8:	4618      	mov	r0, r3
 8000ada:	f000 fa6d 	bl	8000fb8 <OLED_PrintString>

            OLED_SetCursor(2, 0);
 8000ade:	2100      	movs	r1, #0
 8000ae0:	2002      	movs	r0, #2
 8000ae2:	f000 f987 	bl	8000df4 <OLED_SetCursor>
            snprintf(buf, sizeof(buf), "Hum : %d %%", dhtRx.humidity);
 8000ae6:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 8000aea:	f107 0008 	add.w	r0, r7, #8
 8000aee:	4a19      	ldr	r2, [pc, #100]	@ (8000b54 <vOLEDTask+0xd4>)
 8000af0:	2120      	movs	r1, #32
 8000af2:	f002 fd09 	bl	8003508 <sniprintf>
            OLED_PrintString(buf);
 8000af6:	f107 0308 	add.w	r3, r7, #8
 8000afa:	4618      	mov	r0, r3
 8000afc:	f000 fa5c 	bl	8000fb8 <OLED_PrintString>

            OLED_SetCursor(4, 0);
 8000b00:	2100      	movs	r1, #0
 8000b02:	2004      	movs	r0, #4
 8000b04:	f000 f976 	bl	8000df4 <OLED_SetCursor>
            snprintf(buf, sizeof(buf), "Press: %ld hPa", bmpRx.pressure_raw);
 8000b08:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000b0a:	f107 0008 	add.w	r0, r7, #8
 8000b0e:	4a12      	ldr	r2, [pc, #72]	@ (8000b58 <vOLEDTask+0xd8>)
 8000b10:	2120      	movs	r1, #32
 8000b12:	f002 fcf9 	bl	8003508 <sniprintf>
            OLED_PrintString(buf);
 8000b16:	f107 0308 	add.w	r3, r7, #8
 8000b1a:	4618      	mov	r0, r3
 8000b1c:	f000 fa4c 	bl	8000fb8 <OLED_PrintString>

            /* Prepare UART packet */
            uartData.temperature = dhtRx.temperature;
 8000b20:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8000b24:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
            uartData.humidity    = dhtRx.humidity;
 8000b28:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 8000b2c:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
            uartData.pressure    = bmpRx.pressure_raw;
 8000b30:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000b32:	62fb      	str	r3, [r7, #44]	@ 0x2c

            xQueueOverwrite(xUARTQueue, &uartData);
 8000b34:	4b09      	ldr	r3, [pc, #36]	@ (8000b5c <vOLEDTask+0xdc>)
 8000b36:	6818      	ldr	r0, [r3, #0]
 8000b38:	f107 0128 	add.w	r1, r7, #40	@ 0x28
 8000b3c:	2302      	movs	r3, #2
 8000b3e:	2200      	movs	r2, #0
 8000b40:	f000 fdfe 	bl	8001740 <xQueueGenericSend>
        if (xQueueReceive(xDHT11Queue, &dhtRx, portMAX_DELAY) == pdPASS)
 8000b44:	e7a4      	b.n	8000a90 <vOLEDTask+0x10>
 8000b46:	bf00      	nop
 8000b48:	20000088 	.word	0x20000088
 8000b4c:	2000008c 	.word	0x2000008c
 8000b50:	08003f44 	.word	0x08003f44
 8000b54:	08003f50 	.word	0x08003f50
 8000b58:	08003f5c 	.word	0x08003f5c
 8000b5c:	20000090 	.word	0x20000090

08000b60 <vUARTTask>:
    }
}

/* ===================== UART Task (FIXED PART) ===================== */
void vUARTTask(void *pvParam)
{
 8000b60:	b580      	push	{r7, lr}
 8000b62:	b096      	sub	sp, #88	@ 0x58
 8000b64:	af02      	add	r7, sp, #8
 8000b66:	6078      	str	r0, [r7, #4]
    UART_Data_t rxData;
    char uartBuf[64];

    for (;;)
    {
        if (xQueueReceive(xUARTQueue, &rxData, portMAX_DELAY) == pdPASS)
 8000b68:	4b10      	ldr	r3, [pc, #64]	@ (8000bac <vUARTTask+0x4c>)
 8000b6a:	681b      	ldr	r3, [r3, #0]
 8000b6c:	f107 0148 	add.w	r1, r7, #72	@ 0x48
 8000b70:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8000b74:	4618      	mov	r0, r3
 8000b76:	f000 fee5 	bl	8001944 <xQueueReceive>
 8000b7a:	4603      	mov	r3, r0
 8000b7c:	2b01      	cmp	r3, #1
 8000b7e:	d1f3      	bne.n	8000b68 <vUARTTask+0x8>
        {
            /* CLEAN CSV FORMAT (for ESP parsing) */
            snprintf(uartBuf, sizeof(uartBuf),
                     "%d,%d,%ld\n",
                     rxData.temperature,
 8000b80:	f897 3048 	ldrb.w	r3, [r7, #72]	@ 0x48
            snprintf(uartBuf, sizeof(uartBuf),
 8000b84:	4619      	mov	r1, r3
                     rxData.humidity,
 8000b86:	f897 3049 	ldrb.w	r3, [r7, #73]	@ 0x49
            snprintf(uartBuf, sizeof(uartBuf),
 8000b8a:	461a      	mov	r2, r3
 8000b8c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000b8e:	f107 0008 	add.w	r0, r7, #8
 8000b92:	9301      	str	r3, [sp, #4]
 8000b94:	9200      	str	r2, [sp, #0]
 8000b96:	460b      	mov	r3, r1
 8000b98:	4a05      	ldr	r2, [pc, #20]	@ (8000bb0 <vUARTTask+0x50>)
 8000b9a:	2140      	movs	r1, #64	@ 0x40
 8000b9c:	f002 fcb4 	bl	8003508 <sniprintf>
                     rxData.pressure);

            UART_SendString(uartBuf);
 8000ba0:	f107 0308 	add.w	r3, r7, #8
 8000ba4:	4618      	mov	r0, r3
 8000ba6:	f000 fc05 	bl	80013b4 <UART_SendString>
        if (xQueueReceive(xUARTQueue, &rxData, portMAX_DELAY) == pdPASS)
 8000baa:	e7dd      	b.n	8000b68 <vUARTTask+0x8>
 8000bac:	20000090 	.word	0x20000090
 8000bb0:	08003f6c 	.word	0x08003f6c

08000bb4 <main>:
    }
}

/* ===================== main ===================== */
int main(void)
{
 8000bb4:	b580      	push	{r7, lr}
 8000bb6:	b082      	sub	sp, #8
 8000bb8:	af02      	add	r7, sp, #8
    led_init();
 8000bba:	f7ff feb7 	bl	800092c <led_init>

    UartInit(9600);
 8000bbe:	f44f 5016 	mov.w	r0, #9600	@ 0x2580
 8000bc2:	f000 fb67 	bl	8001294 <UartInit>

    xDHT11Queue  = xQueueCreate(1, sizeof(DHT11_Data_t));
 8000bc6:	2200      	movs	r2, #0
 8000bc8:	2102      	movs	r1, #2
 8000bca:	2001      	movs	r0, #1
 8000bcc:	f000 fd46 	bl	800165c <xQueueGenericCreate>
 8000bd0:	4603      	mov	r3, r0
 8000bd2:	4a2d      	ldr	r2, [pc, #180]	@ (8000c88 <main+0xd4>)
 8000bd4:	6013      	str	r3, [r2, #0]
    xBMP280Queue = xQueueCreate(1, sizeof(BMP280_Data_t));
 8000bd6:	2200      	movs	r2, #0
 8000bd8:	2104      	movs	r1, #4
 8000bda:	2001      	movs	r0, #1
 8000bdc:	f000 fd3e 	bl	800165c <xQueueGenericCreate>
 8000be0:	4603      	mov	r3, r0
 8000be2:	4a2a      	ldr	r2, [pc, #168]	@ (8000c8c <main+0xd8>)
 8000be4:	6013      	str	r3, [r2, #0]
    xUARTQueue   = xQueueCreate(1, sizeof(UART_Data_t));
 8000be6:	2200      	movs	r2, #0
 8000be8:	2108      	movs	r1, #8
 8000bea:	2001      	movs	r0, #1
 8000bec:	f000 fd36 	bl	800165c <xQueueGenericCreate>
 8000bf0:	4603      	mov	r3, r0
 8000bf2:	4a27      	ldr	r2, [pc, #156]	@ (8000c90 <main+0xdc>)
 8000bf4:	6013      	str	r3, [r2, #0]

    if (!xDHT11Queue || !xBMP280Queue || !xUARTQueue)
 8000bf6:	4b24      	ldr	r3, [pc, #144]	@ (8000c88 <main+0xd4>)
 8000bf8:	681b      	ldr	r3, [r3, #0]
 8000bfa:	2b00      	cmp	r3, #0
 8000bfc:	d008      	beq.n	8000c10 <main+0x5c>
 8000bfe:	4b23      	ldr	r3, [pc, #140]	@ (8000c8c <main+0xd8>)
 8000c00:	681b      	ldr	r3, [r3, #0]
 8000c02:	2b00      	cmp	r3, #0
 8000c04:	d004      	beq.n	8000c10 <main+0x5c>
 8000c06:	4b22      	ldr	r3, [pc, #136]	@ (8000c90 <main+0xdc>)
 8000c08:	681b      	ldr	r3, [r3, #0]
 8000c0a:	2b00      	cmp	r3, #0
 8000c0c:	d000      	beq.n	8000c10 <main+0x5c>
 8000c0e:	e000      	b.n	8000c12 <main+0x5e>
        while (1);
 8000c10:	e7fe      	b.n	8000c10 <main+0x5c>

    xTaskCreate(vAperiodicTask, "LED", configMINIMAL_STACK_SIZE, NULL, 4, NULL);
 8000c12:	2300      	movs	r3, #0
 8000c14:	9301      	str	r3, [sp, #4]
 8000c16:	2304      	movs	r3, #4
 8000c18:	9300      	str	r3, [sp, #0]
 8000c1a:	2300      	movs	r3, #0
 8000c1c:	2280      	movs	r2, #128	@ 0x80
 8000c1e:	491d      	ldr	r1, [pc, #116]	@ (8000c94 <main+0xe0>)
 8000c20:	481d      	ldr	r0, [pc, #116]	@ (8000c98 <main+0xe4>)
 8000c22:	f001 f965 	bl	8001ef0 <xTaskCreate>
    xTaskCreate(vDHT11Task, "DHT11", configMINIMAL_STACK_SIZE + 128, NULL, 3, NULL);
 8000c26:	2300      	movs	r3, #0
 8000c28:	9301      	str	r3, [sp, #4]
 8000c2a:	2303      	movs	r3, #3
 8000c2c:	9300      	str	r3, [sp, #0]
 8000c2e:	2300      	movs	r3, #0
 8000c30:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000c34:	4919      	ldr	r1, [pc, #100]	@ (8000c9c <main+0xe8>)
 8000c36:	481a      	ldr	r0, [pc, #104]	@ (8000ca0 <main+0xec>)
 8000c38:	f001 f95a 	bl	8001ef0 <xTaskCreate>
    xTaskCreate(vBMP280Task, "BMP280", configMINIMAL_STACK_SIZE + 128, NULL, 3, NULL);
 8000c3c:	2300      	movs	r3, #0
 8000c3e:	9301      	str	r3, [sp, #4]
 8000c40:	2303      	movs	r3, #3
 8000c42:	9300      	str	r3, [sp, #0]
 8000c44:	2300      	movs	r3, #0
 8000c46:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000c4a:	4916      	ldr	r1, [pc, #88]	@ (8000ca4 <main+0xf0>)
 8000c4c:	4816      	ldr	r0, [pc, #88]	@ (8000ca8 <main+0xf4>)
 8000c4e:	f001 f94f 	bl	8001ef0 <xTaskCreate>
    xTaskCreate(vOLEDTask, "OLED", configMINIMAL_STACK_SIZE + 256, NULL, 2, NULL);
 8000c52:	2300      	movs	r3, #0
 8000c54:	9301      	str	r3, [sp, #4]
 8000c56:	2302      	movs	r3, #2
 8000c58:	9300      	str	r3, [sp, #0]
 8000c5a:	2300      	movs	r3, #0
 8000c5c:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 8000c60:	4912      	ldr	r1, [pc, #72]	@ (8000cac <main+0xf8>)
 8000c62:	4813      	ldr	r0, [pc, #76]	@ (8000cb0 <main+0xfc>)
 8000c64:	f001 f944 	bl	8001ef0 <xTaskCreate>
    xTaskCreate(vUARTTask, "UART", configMINIMAL_STACK_SIZE + 256, NULL, 2, NULL);
 8000c68:	2300      	movs	r3, #0
 8000c6a:	9301      	str	r3, [sp, #4]
 8000c6c:	2302      	movs	r3, #2
 8000c6e:	9300      	str	r3, [sp, #0]
 8000c70:	2300      	movs	r3, #0
 8000c72:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 8000c76:	490f      	ldr	r1, [pc, #60]	@ (8000cb4 <main+0x100>)
 8000c78:	480f      	ldr	r0, [pc, #60]	@ (8000cb8 <main+0x104>)
 8000c7a:	f001 f939 	bl	8001ef0 <xTaskCreate>

    vTaskStartScheduler();
 8000c7e:	f001 fb4f 	bl	8002320 <vTaskStartScheduler>

    while (1);
 8000c82:	bf00      	nop
 8000c84:	e7fd      	b.n	8000c82 <main+0xce>
 8000c86:	bf00      	nop
 8000c88:	20000088 	.word	0x20000088
 8000c8c:	2000008c 	.word	0x2000008c
 8000c90:	20000090 	.word	0x20000090
 8000c94:	08003f78 	.word	0x08003f78
 8000c98:	080009c5 	.word	0x080009c5
 8000c9c:	08003f7c 	.word	0x08003f7c
 8000ca0:	080009dd 	.word	0x080009dd
 8000ca4:	08003f84 	.word	0x08003f84
 8000ca8:	08000a2d 	.word	0x08000a2d
 8000cac:	08003f8c 	.word	0x08003f8c
 8000cb0:	08000a81 	.word	0x08000a81
 8000cb4:	08003f94 	.word	0x08003f94
 8000cb8:	08000b61 	.word	0x08000b61

08000cbc <oled_delay_short>:
#include "oled.h"
#include "font6x8.h"

/* small delay used for reset/timing */
static void oled_delay_short(void)
{
 8000cbc:	b480      	push	{r7}
 8000cbe:	b083      	sub	sp, #12
 8000cc0:	af00      	add	r7, sp, #0
	for (volatile int i = 0; i < 20000; i++);
 8000cc2:	2300      	movs	r3, #0
 8000cc4:	607b      	str	r3, [r7, #4]
 8000cc6:	e002      	b.n	8000cce <oled_delay_short+0x12>
 8000cc8:	687b      	ldr	r3, [r7, #4]
 8000cca:	3301      	adds	r3, #1
 8000ccc:	607b      	str	r3, [r7, #4]
 8000cce:	687b      	ldr	r3, [r7, #4]
 8000cd0:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 8000cd4:	4293      	cmp	r3, r2
 8000cd6:	ddf7      	ble.n	8000cc8 <oled_delay_short+0xc>

	/* ~ short */
}
 8000cd8:	bf00      	nop
 8000cda:	bf00      	nop
 8000cdc:	370c      	adds	r7, #12
 8000cde:	46bd      	mov	sp, r7
 8000ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ce4:	4770      	bx	lr
	...

08000ce8 <oled_delay_long>:
static void oled_delay_long(void)
{
 8000ce8:	b480      	push	{r7}
 8000cea:	b083      	sub	sp, #12
 8000cec:	af00      	add	r7, sp, #0
	for (volatile int i = 0; i < 400000; i++);
 8000cee:	2300      	movs	r3, #0
 8000cf0:	607b      	str	r3, [r7, #4]
 8000cf2:	e002      	b.n	8000cfa <oled_delay_long+0x12>
 8000cf4:	687b      	ldr	r3, [r7, #4]
 8000cf6:	3301      	adds	r3, #1
 8000cf8:	607b      	str	r3, [r7, #4]
 8000cfa:	687b      	ldr	r3, [r7, #4]
 8000cfc:	4a04      	ldr	r2, [pc, #16]	@ (8000d10 <oled_delay_long+0x28>)
 8000cfe:	4293      	cmp	r3, r2
 8000d00:	ddf8      	ble.n	8000cf4 <oled_delay_long+0xc>
/* ~ longer */
}
 8000d02:	bf00      	nop
 8000d04:	bf00      	nop
 8000d06:	370c      	adds	r7, #12
 8000d08:	46bd      	mov	sp, r7
 8000d0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d0e:	4770      	bx	lr
 8000d10:	00061a7f 	.word	0x00061a7f

08000d14 <OLED_GPIO_Init>:


/* Initialize PB0 (DC) and PB1 (RES) as outputs */
void OLED_GPIO_Init(void)
{
 8000d14:	b480      	push	{r7}
 8000d16:	af00      	add	r7, sp, #0
    RCC->AHB1ENR |= RCC_AHB1ENR_GPIOBEN;
 8000d18:	4b1a      	ldr	r3, [pc, #104]	@ (8000d84 <OLED_GPIO_Init+0x70>)
 8000d1a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d1c:	4a19      	ldr	r2, [pc, #100]	@ (8000d84 <OLED_GPIO_Init+0x70>)
 8000d1e:	f043 0302 	orr.w	r3, r3, #2
 8000d22:	6313      	str	r3, [r2, #48]	@ 0x30

    /* PB0 and PB1 -> General purpose output (01) */
    GPIOB->MODER &= ~((3U << (0 * 2)) | (3U << (1 * 2)));
 8000d24:	4b18      	ldr	r3, [pc, #96]	@ (8000d88 <OLED_GPIO_Init+0x74>)
 8000d26:	681b      	ldr	r3, [r3, #0]
 8000d28:	4a17      	ldr	r2, [pc, #92]	@ (8000d88 <OLED_GPIO_Init+0x74>)
 8000d2a:	f023 030f 	bic.w	r3, r3, #15
 8000d2e:	6013      	str	r3, [r2, #0]
    GPIOB->MODER |=  ((1U << (0 * 2)) | (1U << (1 * 2)));
 8000d30:	4b15      	ldr	r3, [pc, #84]	@ (8000d88 <OLED_GPIO_Init+0x74>)
 8000d32:	681b      	ldr	r3, [r3, #0]
 8000d34:	4a14      	ldr	r2, [pc, #80]	@ (8000d88 <OLED_GPIO_Init+0x74>)
 8000d36:	f043 0305 	orr.w	r3, r3, #5
 8000d3a:	6013      	str	r3, [r2, #0]

    /* push-pull */
    GPIOB->OTYPER &= ~((1U << 0) | (1U << 1));
 8000d3c:	4b12      	ldr	r3, [pc, #72]	@ (8000d88 <OLED_GPIO_Init+0x74>)
 8000d3e:	685b      	ldr	r3, [r3, #4]
 8000d40:	4a11      	ldr	r2, [pc, #68]	@ (8000d88 <OLED_GPIO_Init+0x74>)
 8000d42:	f023 0303 	bic.w	r3, r3, #3
 8000d46:	6053      	str	r3, [r2, #4]

    /* high speed */
    GPIOB->OSPEEDR |= (3U << (0 * 2)) | (3U << (1 * 2));
 8000d48:	4b0f      	ldr	r3, [pc, #60]	@ (8000d88 <OLED_GPIO_Init+0x74>)
 8000d4a:	689b      	ldr	r3, [r3, #8]
 8000d4c:	4a0e      	ldr	r2, [pc, #56]	@ (8000d88 <OLED_GPIO_Init+0x74>)
 8000d4e:	f043 030f 	orr.w	r3, r3, #15
 8000d52:	6093      	str	r3, [r2, #8]

    /* no pull-up/pull-down */
    GPIOB->PUPDR &= ~((3U << (0 * 2)) | (3U << (1 * 2)));
 8000d54:	4b0c      	ldr	r3, [pc, #48]	@ (8000d88 <OLED_GPIO_Init+0x74>)
 8000d56:	68db      	ldr	r3, [r3, #12]
 8000d58:	4a0b      	ldr	r2, [pc, #44]	@ (8000d88 <OLED_GPIO_Init+0x74>)
 8000d5a:	f023 030f 	bic.w	r3, r3, #15
 8000d5e:	60d3      	str	r3, [r2, #12]

    OLED_DC_LOW();
 8000d60:	4b09      	ldr	r3, [pc, #36]	@ (8000d88 <OLED_GPIO_Init+0x74>)
 8000d62:	695b      	ldr	r3, [r3, #20]
 8000d64:	4a08      	ldr	r2, [pc, #32]	@ (8000d88 <OLED_GPIO_Init+0x74>)
 8000d66:	f023 0301 	bic.w	r3, r3, #1
 8000d6a:	6153      	str	r3, [r2, #20]
    OLED_RES_HIGH();
 8000d6c:	4b06      	ldr	r3, [pc, #24]	@ (8000d88 <OLED_GPIO_Init+0x74>)
 8000d6e:	695b      	ldr	r3, [r3, #20]
 8000d70:	4a05      	ldr	r2, [pc, #20]	@ (8000d88 <OLED_GPIO_Init+0x74>)
 8000d72:	f043 0302 	orr.w	r3, r3, #2
 8000d76:	6153      	str	r3, [r2, #20]
}
 8000d78:	bf00      	nop
 8000d7a:	46bd      	mov	sp, r7
 8000d7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d80:	4770      	bx	lr
 8000d82:	bf00      	nop
 8000d84:	40023800 	.word	0x40023800
 8000d88:	40020400 	.word	0x40020400

08000d8c <OLED_SendCommand>:

/* Send single command byte over SPI */
void OLED_SendCommand(uint8_t cmd)
{
 8000d8c:	b580      	push	{r7, lr}
 8000d8e:	b082      	sub	sp, #8
 8000d90:	af00      	add	r7, sp, #0
 8000d92:	4603      	mov	r3, r0
 8000d94:	71fb      	strb	r3, [r7, #7]
    OLED_DC_LOW();          /* command mode */
 8000d96:	4b09      	ldr	r3, [pc, #36]	@ (8000dbc <OLED_SendCommand+0x30>)
 8000d98:	695b      	ldr	r3, [r3, #20]
 8000d9a:	4a08      	ldr	r2, [pc, #32]	@ (8000dbc <OLED_SendCommand+0x30>)
 8000d9c:	f023 0301 	bic.w	r3, r3, #1
 8000da0:	6153      	str	r3, [r2, #20]
    SpiCSEnable();
 8000da2:	f000 f9b1 	bl	8001108 <SpiCSEnable>
    SpiTransmit(cmd);
 8000da6:	79fb      	ldrb	r3, [r7, #7]
 8000da8:	4618      	mov	r0, r3
 8000daa:	f000 f9ef 	bl	800118c <SpiTransmit>
    SpiCSDisable();
 8000dae:	f000 f9bb 	bl	8001128 <SpiCSDisable>
}
 8000db2:	bf00      	nop
 8000db4:	3708      	adds	r7, #8
 8000db6:	46bd      	mov	sp, r7
 8000db8:	bd80      	pop	{r7, pc}
 8000dba:	bf00      	nop
 8000dbc:	40020400 	.word	0x40020400

08000dc0 <OLED_SendData>:

/* Send single data byte over SPI */
void OLED_SendData(uint8_t data)
{
 8000dc0:	b580      	push	{r7, lr}
 8000dc2:	b082      	sub	sp, #8
 8000dc4:	af00      	add	r7, sp, #0
 8000dc6:	4603      	mov	r3, r0
 8000dc8:	71fb      	strb	r3, [r7, #7]
    OLED_DC_HIGH();         /* data mode */
 8000dca:	4b09      	ldr	r3, [pc, #36]	@ (8000df0 <OLED_SendData+0x30>)
 8000dcc:	695b      	ldr	r3, [r3, #20]
 8000dce:	4a08      	ldr	r2, [pc, #32]	@ (8000df0 <OLED_SendData+0x30>)
 8000dd0:	f043 0301 	orr.w	r3, r3, #1
 8000dd4:	6153      	str	r3, [r2, #20]
    SpiCSEnable();
 8000dd6:	f000 f997 	bl	8001108 <SpiCSEnable>
    SpiTransmit(data);
 8000dda:	79fb      	ldrb	r3, [r7, #7]
 8000ddc:	4618      	mov	r0, r3
 8000dde:	f000 f9d5 	bl	800118c <SpiTransmit>
    SpiCSDisable();
 8000de2:	f000 f9a1 	bl	8001128 <SpiCSDisable>
}
 8000de6:	bf00      	nop
 8000de8:	3708      	adds	r7, #8
 8000dea:	46bd      	mov	sp, r7
 8000dec:	bd80      	pop	{r7, pc}
 8000dee:	bf00      	nop
 8000df0:	40020400 	.word	0x40020400

08000df4 <OLED_SetCursor>:

/* Set page and column cursor (0..7 pages, 0..127 columns) */
void OLED_SetCursor(uint8_t page, uint8_t column)
{
 8000df4:	b580      	push	{r7, lr}
 8000df6:	b082      	sub	sp, #8
 8000df8:	af00      	add	r7, sp, #0
 8000dfa:	4603      	mov	r3, r0
 8000dfc:	460a      	mov	r2, r1
 8000dfe:	71fb      	strb	r3, [r7, #7]
 8000e00:	4613      	mov	r3, r2
 8000e02:	71bb      	strb	r3, [r7, #6]
    OLED_SendCommand(0xB0 + (page & 0x07));          // set page
 8000e04:	79fb      	ldrb	r3, [r7, #7]
 8000e06:	f003 0307 	and.w	r3, r3, #7
 8000e0a:	b2db      	uxtb	r3, r3
 8000e0c:	3b50      	subs	r3, #80	@ 0x50
 8000e0e:	b2db      	uxtb	r3, r3
 8000e10:	4618      	mov	r0, r3
 8000e12:	f7ff ffbb 	bl	8000d8c <OLED_SendCommand>
    OLED_SendCommand(column & 0x0F);                 // set low column
 8000e16:	79bb      	ldrb	r3, [r7, #6]
 8000e18:	f003 030f 	and.w	r3, r3, #15
 8000e1c:	b2db      	uxtb	r3, r3
 8000e1e:	4618      	mov	r0, r3
 8000e20:	f7ff ffb4 	bl	8000d8c <OLED_SendCommand>
    OLED_SendCommand(0x10 | ((column >> 4) & 0x0F)); // set high column
 8000e24:	79bb      	ldrb	r3, [r7, #6]
 8000e26:	091b      	lsrs	r3, r3, #4
 8000e28:	b2db      	uxtb	r3, r3
 8000e2a:	b25b      	sxtb	r3, r3
 8000e2c:	f043 0310 	orr.w	r3, r3, #16
 8000e30:	b25b      	sxtb	r3, r3
 8000e32:	b2db      	uxtb	r3, r3
 8000e34:	4618      	mov	r0, r3
 8000e36:	f7ff ffa9 	bl	8000d8c <OLED_SendCommand>
}
 8000e3a:	bf00      	nop
 8000e3c:	3708      	adds	r7, #8
 8000e3e:	46bd      	mov	sp, r7
 8000e40:	bd80      	pop	{r7, pc}
	...

08000e44 <OLED_Init>:

/* Initialize SSD1306 via SPI */
void OLED_Init(void)
{
 8000e44:	b580      	push	{r7, lr}
 8000e46:	af00      	add	r7, sp, #0
    /* init GPIOs for DC/RES */
    OLED_GPIO_Init();
 8000e48:	f7ff ff64 	bl	8000d14 <OLED_GPIO_Init>

    /* SPI must be initialized here or by caller */
    SpiInit();
 8000e4c:	f000 f8ca 	bl	8000fe4 <SpiInit>

    /* Reset pulse */
    OLED_RES_LOW();
 8000e50:	4b2f      	ldr	r3, [pc, #188]	@ (8000f10 <OLED_Init+0xcc>)
 8000e52:	695b      	ldr	r3, [r3, #20]
 8000e54:	4a2e      	ldr	r2, [pc, #184]	@ (8000f10 <OLED_Init+0xcc>)
 8000e56:	f023 0302 	bic.w	r3, r3, #2
 8000e5a:	6153      	str	r3, [r2, #20]
    oled_delay_short();
 8000e5c:	f7ff ff2e 	bl	8000cbc <oled_delay_short>
    OLED_RES_HIGH();
 8000e60:	4b2b      	ldr	r3, [pc, #172]	@ (8000f10 <OLED_Init+0xcc>)
 8000e62:	695b      	ldr	r3, [r3, #20]
 8000e64:	4a2a      	ldr	r2, [pc, #168]	@ (8000f10 <OLED_Init+0xcc>)
 8000e66:	f043 0302 	orr.w	r3, r3, #2
 8000e6a:	6153      	str	r3, [r2, #20]
    oled_delay_long();
 8000e6c:	f7ff ff3c 	bl	8000ce8 <oled_delay_long>

    /* Initialization command sequence */
    OLED_SendCommand(0xAE);             // Display OFF
 8000e70:	20ae      	movs	r0, #174	@ 0xae
 8000e72:	f7ff ff8b 	bl	8000d8c <OLED_SendCommand>
    OLED_SendCommand(0xD5); OLED_SendCommand(0x80); // Clock divide
 8000e76:	20d5      	movs	r0, #213	@ 0xd5
 8000e78:	f7ff ff88 	bl	8000d8c <OLED_SendCommand>
 8000e7c:	2080      	movs	r0, #128	@ 0x80
 8000e7e:	f7ff ff85 	bl	8000d8c <OLED_SendCommand>
    OLED_SendCommand(0xA8); OLED_SendCommand(0x3F); // Multiplex ratio
 8000e82:	20a8      	movs	r0, #168	@ 0xa8
 8000e84:	f7ff ff82 	bl	8000d8c <OLED_SendCommand>
 8000e88:	203f      	movs	r0, #63	@ 0x3f
 8000e8a:	f7ff ff7f 	bl	8000d8c <OLED_SendCommand>
    OLED_SendCommand(0xD3); OLED_SendCommand(0x00); // Display offset
 8000e8e:	20d3      	movs	r0, #211	@ 0xd3
 8000e90:	f7ff ff7c 	bl	8000d8c <OLED_SendCommand>
 8000e94:	2000      	movs	r0, #0
 8000e96:	f7ff ff79 	bl	8000d8c <OLED_SendCommand>
    OLED_SendCommand(0x40);             // Start line = 0
 8000e9a:	2040      	movs	r0, #64	@ 0x40
 8000e9c:	f7ff ff76 	bl	8000d8c <OLED_SendCommand>
    OLED_SendCommand(0x8D); OLED_SendCommand(0x14); // Charge pump ON
 8000ea0:	208d      	movs	r0, #141	@ 0x8d
 8000ea2:	f7ff ff73 	bl	8000d8c <OLED_SendCommand>
 8000ea6:	2014      	movs	r0, #20
 8000ea8:	f7ff ff70 	bl	8000d8c <OLED_SendCommand>
    OLED_SendCommand(0x20); OLED_SendCommand(0x00); // Horizontal addressing
 8000eac:	2020      	movs	r0, #32
 8000eae:	f7ff ff6d 	bl	8000d8c <OLED_SendCommand>
 8000eb2:	2000      	movs	r0, #0
 8000eb4:	f7ff ff6a 	bl	8000d8c <OLED_SendCommand>
    OLED_SendCommand(0xA1);             // Segment remap
 8000eb8:	20a1      	movs	r0, #161	@ 0xa1
 8000eba:	f7ff ff67 	bl	8000d8c <OLED_SendCommand>
    OLED_SendCommand(0xC8);             // COM scan direction
 8000ebe:	20c8      	movs	r0, #200	@ 0xc8
 8000ec0:	f7ff ff64 	bl	8000d8c <OLED_SendCommand>
    OLED_SendCommand(0xDA); OLED_SendCommand(0x12); // COM config
 8000ec4:	20da      	movs	r0, #218	@ 0xda
 8000ec6:	f7ff ff61 	bl	8000d8c <OLED_SendCommand>
 8000eca:	2012      	movs	r0, #18
 8000ecc:	f7ff ff5e 	bl	8000d8c <OLED_SendCommand>
    OLED_SendCommand(0x81); OLED_SendCommand(0xCF); // Contrast
 8000ed0:	2081      	movs	r0, #129	@ 0x81
 8000ed2:	f7ff ff5b 	bl	8000d8c <OLED_SendCommand>
 8000ed6:	20cf      	movs	r0, #207	@ 0xcf
 8000ed8:	f7ff ff58 	bl	8000d8c <OLED_SendCommand>
    OLED_SendCommand(0xD9); OLED_SendCommand(0xF1); // Pre-charge
 8000edc:	20d9      	movs	r0, #217	@ 0xd9
 8000ede:	f7ff ff55 	bl	8000d8c <OLED_SendCommand>
 8000ee2:	20f1      	movs	r0, #241	@ 0xf1
 8000ee4:	f7ff ff52 	bl	8000d8c <OLED_SendCommand>
    OLED_SendCommand(0xDB); OLED_SendCommand(0x40); // VCOMH
 8000ee8:	20db      	movs	r0, #219	@ 0xdb
 8000eea:	f7ff ff4f 	bl	8000d8c <OLED_SendCommand>
 8000eee:	2040      	movs	r0, #64	@ 0x40
 8000ef0:	f7ff ff4c 	bl	8000d8c <OLED_SendCommand>
    OLED_SendCommand(0xA4);             // Resume display
 8000ef4:	20a4      	movs	r0, #164	@ 0xa4
 8000ef6:	f7ff ff49 	bl	8000d8c <OLED_SendCommand>
    OLED_SendCommand(0xA6);             // Normal display
 8000efa:	20a6      	movs	r0, #166	@ 0xa6
 8000efc:	f7ff ff46 	bl	8000d8c <OLED_SendCommand>
    OLED_SendCommand(0xAF);             // Display ON
 8000f00:	20af      	movs	r0, #175	@ 0xaf
 8000f02:	f7ff ff43 	bl	8000d8c <OLED_SendCommand>

    oled_delay_short();
 8000f06:	f7ff fed9 	bl	8000cbc <oled_delay_short>
}
 8000f0a:	bf00      	nop
 8000f0c:	bd80      	pop	{r7, pc}
 8000f0e:	bf00      	nop
 8000f10:	40020400 	.word	0x40020400

08000f14 <OLED_Clear>:

/* Clear full display RAM */
void OLED_Clear(void)
{
 8000f14:	b580      	push	{r7, lr}
 8000f16:	b082      	sub	sp, #8
 8000f18:	af00      	add	r7, sp, #0
    for (uint8_t page = 0; page < 8; page++)
 8000f1a:	2300      	movs	r3, #0
 8000f1c:	71fb      	strb	r3, [r7, #7]
 8000f1e:	e014      	b.n	8000f4a <OLED_Clear+0x36>
    {
        OLED_SetCursor(page, 0);
 8000f20:	79fb      	ldrb	r3, [r7, #7]
 8000f22:	2100      	movs	r1, #0
 8000f24:	4618      	mov	r0, r3
 8000f26:	f7ff ff65 	bl	8000df4 <OLED_SetCursor>
        for (uint8_t col = 0; col < 128; col++)
 8000f2a:	2300      	movs	r3, #0
 8000f2c:	71bb      	strb	r3, [r7, #6]
 8000f2e:	e005      	b.n	8000f3c <OLED_Clear+0x28>
        {
            OLED_SendData(0x00);
 8000f30:	2000      	movs	r0, #0
 8000f32:	f7ff ff45 	bl	8000dc0 <OLED_SendData>
        for (uint8_t col = 0; col < 128; col++)
 8000f36:	79bb      	ldrb	r3, [r7, #6]
 8000f38:	3301      	adds	r3, #1
 8000f3a:	71bb      	strb	r3, [r7, #6]
 8000f3c:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8000f40:	2b00      	cmp	r3, #0
 8000f42:	daf5      	bge.n	8000f30 <OLED_Clear+0x1c>
    for (uint8_t page = 0; page < 8; page++)
 8000f44:	79fb      	ldrb	r3, [r7, #7]
 8000f46:	3301      	adds	r3, #1
 8000f48:	71fb      	strb	r3, [r7, #7]
 8000f4a:	79fb      	ldrb	r3, [r7, #7]
 8000f4c:	2b07      	cmp	r3, #7
 8000f4e:	d9e7      	bls.n	8000f20 <OLED_Clear+0xc>
        }
    }
}
 8000f50:	bf00      	nop
 8000f52:	bf00      	nop
 8000f54:	3708      	adds	r7, #8
 8000f56:	46bd      	mov	sp, r7
 8000f58:	bd80      	pop	{r7, pc}
	...

08000f5c <OLED_PrintChar>:

/* Print one 6x8 char */
void OLED_PrintChar(char c)
{
 8000f5c:	b580      	push	{r7, lr}
 8000f5e:	b084      	sub	sp, #16
 8000f60:	af00      	add	r7, sp, #0
 8000f62:	4603      	mov	r3, r0
 8000f64:	71fb      	strb	r3, [r7, #7]
    if (c < 32 || c > 127) c = '?';
 8000f66:	79fb      	ldrb	r3, [r7, #7]
 8000f68:	2b1f      	cmp	r3, #31
 8000f6a:	d903      	bls.n	8000f74 <OLED_PrintChar+0x18>
 8000f6c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f70:	2b00      	cmp	r3, #0
 8000f72:	da01      	bge.n	8000f78 <OLED_PrintChar+0x1c>
 8000f74:	233f      	movs	r3, #63	@ 0x3f
 8000f76:	71fb      	strb	r3, [r7, #7]
    uint8_t idx = (uint8_t)(c - 32);
 8000f78:	79fb      	ldrb	r3, [r7, #7]
 8000f7a:	3b20      	subs	r3, #32
 8000f7c:	72fb      	strb	r3, [r7, #11]

    for (int i = 0; i < 6; i++)
 8000f7e:	2300      	movs	r3, #0
 8000f80:	60fb      	str	r3, [r7, #12]
 8000f82:	e00f      	b.n	8000fa4 <OLED_PrintChar+0x48>
    {
        OLED_SendData(font6x8[idx][i]);
 8000f84:	7afa      	ldrb	r2, [r7, #11]
 8000f86:	490b      	ldr	r1, [pc, #44]	@ (8000fb4 <OLED_PrintChar+0x58>)
 8000f88:	4613      	mov	r3, r2
 8000f8a:	005b      	lsls	r3, r3, #1
 8000f8c:	4413      	add	r3, r2
 8000f8e:	005b      	lsls	r3, r3, #1
 8000f90:	18ca      	adds	r2, r1, r3
 8000f92:	68fb      	ldr	r3, [r7, #12]
 8000f94:	4413      	add	r3, r2
 8000f96:	781b      	ldrb	r3, [r3, #0]
 8000f98:	4618      	mov	r0, r3
 8000f9a:	f7ff ff11 	bl	8000dc0 <OLED_SendData>
    for (int i = 0; i < 6; i++)
 8000f9e:	68fb      	ldr	r3, [r7, #12]
 8000fa0:	3301      	adds	r3, #1
 8000fa2:	60fb      	str	r3, [r7, #12]
 8000fa4:	68fb      	ldr	r3, [r7, #12]
 8000fa6:	2b05      	cmp	r3, #5
 8000fa8:	ddec      	ble.n	8000f84 <OLED_PrintChar+0x28>
    }
}
 8000faa:	bf00      	nop
 8000fac:	bf00      	nop
 8000fae:	3710      	adds	r7, #16
 8000fb0:	46bd      	mov	sp, r7
 8000fb2:	bd80      	pop	{r7, pc}
 8000fb4:	08003fa4 	.word	0x08003fa4

08000fb8 <OLED_PrintString>:

/* Print ASCII string (no wrapping management) */
void OLED_PrintString(const char *str)
{
 8000fb8:	b580      	push	{r7, lr}
 8000fba:	b082      	sub	sp, #8
 8000fbc:	af00      	add	r7, sp, #0
 8000fbe:	6078      	str	r0, [r7, #4]
    while (*str)
 8000fc0:	e006      	b.n	8000fd0 <OLED_PrintString+0x18>
    {
        OLED_PrintChar(*str++);
 8000fc2:	687b      	ldr	r3, [r7, #4]
 8000fc4:	1c5a      	adds	r2, r3, #1
 8000fc6:	607a      	str	r2, [r7, #4]
 8000fc8:	781b      	ldrb	r3, [r3, #0]
 8000fca:	4618      	mov	r0, r3
 8000fcc:	f7ff ffc6 	bl	8000f5c <OLED_PrintChar>
    while (*str)
 8000fd0:	687b      	ldr	r3, [r7, #4]
 8000fd2:	781b      	ldrb	r3, [r3, #0]
 8000fd4:	2b00      	cmp	r3, #0
 8000fd6:	d1f4      	bne.n	8000fc2 <OLED_PrintString+0xa>
    }
}
 8000fd8:	bf00      	nop
 8000fda:	bf00      	nop
 8000fdc:	3708      	adds	r7, #8
 8000fde:	46bd      	mov	sp, r7
 8000fe0:	bd80      	pop	{r7, pc}
	...

08000fe4 <SpiInit>:
#include "spi.h"

void SpiInit(void)
{
 8000fe4:	b480      	push	{r7}
 8000fe6:	af00      	add	r7, sp, #0
    // ---- Enable Clocks ----
    RCC->AHB1ENR |= RCC_AHB1ENR_GPIOAEN;  // PA5 PA6 PA7
 8000fe8:	4b43      	ldr	r3, [pc, #268]	@ (80010f8 <SpiInit+0x114>)
 8000fea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fec:	4a42      	ldr	r2, [pc, #264]	@ (80010f8 <SpiInit+0x114>)
 8000fee:	f043 0301 	orr.w	r3, r3, #1
 8000ff2:	6313      	str	r3, [r2, #48]	@ 0x30
    RCC->AHB1ENR |= RCC_AHB1ENR_GPIOEEN;  // PE3 CS
 8000ff4:	4b40      	ldr	r3, [pc, #256]	@ (80010f8 <SpiInit+0x114>)
 8000ff6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ff8:	4a3f      	ldr	r2, [pc, #252]	@ (80010f8 <SpiInit+0x114>)
 8000ffa:	f043 0310 	orr.w	r3, r3, #16
 8000ffe:	6313      	str	r3, [r2, #48]	@ 0x30
    RCC->APB2ENR |= RCC_APB2ENR_SPI1EN;   // SPI1 clock
 8001000:	4b3d      	ldr	r3, [pc, #244]	@ (80010f8 <SpiInit+0x114>)
 8001002:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001004:	4a3c      	ldr	r2, [pc, #240]	@ (80010f8 <SpiInit+0x114>)
 8001006:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800100a:	6453      	str	r3, [r2, #68]	@ 0x44

    // ---- Configure PE3 as CS ----
    GPIOE->MODER &= ~(3 << (3 * 2));
 800100c:	4b3b      	ldr	r3, [pc, #236]	@ (80010fc <SpiInit+0x118>)
 800100e:	681b      	ldr	r3, [r3, #0]
 8001010:	4a3a      	ldr	r2, [pc, #232]	@ (80010fc <SpiInit+0x118>)
 8001012:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8001016:	6013      	str	r3, [r2, #0]
    GPIOE->MODER |=  (1 << (3 * 2));     // Output
 8001018:	4b38      	ldr	r3, [pc, #224]	@ (80010fc <SpiInit+0x118>)
 800101a:	681b      	ldr	r3, [r3, #0]
 800101c:	4a37      	ldr	r2, [pc, #220]	@ (80010fc <SpiInit+0x118>)
 800101e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001022:	6013      	str	r3, [r2, #0]
    GPIOE->OTYPER &= ~(1 << 3);
 8001024:	4b35      	ldr	r3, [pc, #212]	@ (80010fc <SpiInit+0x118>)
 8001026:	685b      	ldr	r3, [r3, #4]
 8001028:	4a34      	ldr	r2, [pc, #208]	@ (80010fc <SpiInit+0x118>)
 800102a:	f023 0308 	bic.w	r3, r3, #8
 800102e:	6053      	str	r3, [r2, #4]
    GPIOE->OSPEEDR |= (3 << (3 * 2));    // High speed
 8001030:	4b32      	ldr	r3, [pc, #200]	@ (80010fc <SpiInit+0x118>)
 8001032:	689b      	ldr	r3, [r3, #8]
 8001034:	4a31      	ldr	r2, [pc, #196]	@ (80010fc <SpiInit+0x118>)
 8001036:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800103a:	6093      	str	r3, [r2, #8]
    GPIOE->ODR |= (1 << 3);              // CS HIGH (inactive)
 800103c:	4b2f      	ldr	r3, [pc, #188]	@ (80010fc <SpiInit+0x118>)
 800103e:	695b      	ldr	r3, [r3, #20]
 8001040:	4a2e      	ldr	r2, [pc, #184]	@ (80010fc <SpiInit+0x118>)
 8001042:	f043 0308 	orr.w	r3, r3, #8
 8001046:	6153      	str	r3, [r2, #20]

    // ---- Configure PA5(SCK), PA6(MISO), PA7(MOSI) as AF5 ----
    GPIOA->MODER &= ~((3<<(5*2)) | (3<<(6*2)) | (3<<(7*2)));
 8001048:	4b2d      	ldr	r3, [pc, #180]	@ (8001100 <SpiInit+0x11c>)
 800104a:	681b      	ldr	r3, [r3, #0]
 800104c:	4a2c      	ldr	r2, [pc, #176]	@ (8001100 <SpiInit+0x11c>)
 800104e:	f423 437c 	bic.w	r3, r3, #64512	@ 0xfc00
 8001052:	6013      	str	r3, [r2, #0]
    GPIOA->MODER |=  ((2<<(5*2)) | (2<<(6*2)) | (2<<(7*2)));  // AF mode
 8001054:	4b2a      	ldr	r3, [pc, #168]	@ (8001100 <SpiInit+0x11c>)
 8001056:	681b      	ldr	r3, [r3, #0]
 8001058:	4a29      	ldr	r2, [pc, #164]	@ (8001100 <SpiInit+0x11c>)
 800105a:	f443 4328 	orr.w	r3, r3, #43008	@ 0xa800
 800105e:	6013      	str	r3, [r2, #0]

    GPIOA->AFR[0] |= (5<<(5*4)) | (5<<(6*4)) | (5<<(7*4));    // AF5 = SPI1
 8001060:	4b27      	ldr	r3, [pc, #156]	@ (8001100 <SpiInit+0x11c>)
 8001062:	6a1b      	ldr	r3, [r3, #32]
 8001064:	4a26      	ldr	r2, [pc, #152]	@ (8001100 <SpiInit+0x11c>)
 8001066:	f043 43aa 	orr.w	r3, r3, #1426063360	@ 0x55000000
 800106a:	f443 03a0 	orr.w	r3, r3, #5242880	@ 0x500000
 800106e:	6213      	str	r3, [r2, #32]

    GPIOA->OSPEEDR |= (3<<(5*2)) | (3<<(6*2)) | (3<<(7*2));   // High speed
 8001070:	4b23      	ldr	r3, [pc, #140]	@ (8001100 <SpiInit+0x11c>)
 8001072:	689b      	ldr	r3, [r3, #8]
 8001074:	4a22      	ldr	r2, [pc, #136]	@ (8001100 <SpiInit+0x11c>)
 8001076:	f443 437c 	orr.w	r3, r3, #64512	@ 0xfc00
 800107a:	6093      	str	r3, [r2, #8]
    GPIOA->OTYPER &= ~((1<<5) | (1<<6) | (1<<7));
 800107c:	4b20      	ldr	r3, [pc, #128]	@ (8001100 <SpiInit+0x11c>)
 800107e:	685b      	ldr	r3, [r3, #4]
 8001080:	4a1f      	ldr	r2, [pc, #124]	@ (8001100 <SpiInit+0x11c>)
 8001082:	f023 03e0 	bic.w	r3, r3, #224	@ 0xe0
 8001086:	6053      	str	r3, [r2, #4]

    // ---- SPI1 Config ----
    SPI1->CR1 = 0;
 8001088:	4b1e      	ldr	r3, [pc, #120]	@ (8001104 <SpiInit+0x120>)
 800108a:	2200      	movs	r2, #0
 800108c:	601a      	str	r2, [r3, #0]
    SPI1->CR1 |= (1<<2);     // Master mode
 800108e:	4b1d      	ldr	r3, [pc, #116]	@ (8001104 <SpiInit+0x120>)
 8001090:	681b      	ldr	r3, [r3, #0]
 8001092:	4a1c      	ldr	r2, [pc, #112]	@ (8001104 <SpiInit+0x120>)
 8001094:	f043 0304 	orr.w	r3, r3, #4
 8001098:	6013      	str	r3, [r2, #0]
    SPI1->CR1 |= (3<<3);     // Baud rate = fPCLK/16
 800109a:	4b1a      	ldr	r3, [pc, #104]	@ (8001104 <SpiInit+0x120>)
 800109c:	681b      	ldr	r3, [r3, #0]
 800109e:	4a19      	ldr	r2, [pc, #100]	@ (8001104 <SpiInit+0x120>)
 80010a0:	f043 0318 	orr.w	r3, r3, #24
 80010a4:	6013      	str	r3, [r2, #0]
    SPI1->CR1 |= (1<<1);     // CPOL = 0
 80010a6:	4b17      	ldr	r3, [pc, #92]	@ (8001104 <SpiInit+0x120>)
 80010a8:	681b      	ldr	r3, [r3, #0]
 80010aa:	4a16      	ldr	r2, [pc, #88]	@ (8001104 <SpiInit+0x120>)
 80010ac:	f043 0302 	orr.w	r3, r3, #2
 80010b0:	6013      	str	r3, [r2, #0]
    SPI1->CR1 |= (1<<0);     // CPHA = 0 (Mode 0)
 80010b2:	4b14      	ldr	r3, [pc, #80]	@ (8001104 <SpiInit+0x120>)
 80010b4:	681b      	ldr	r3, [r3, #0]
 80010b6:	4a13      	ldr	r2, [pc, #76]	@ (8001104 <SpiInit+0x120>)
 80010b8:	f043 0301 	orr.w	r3, r3, #1
 80010bc:	6013      	str	r3, [r2, #0]
    SPI1->CR1 &= ~(1<<11);   // 8-bit data frame
 80010be:	4b11      	ldr	r3, [pc, #68]	@ (8001104 <SpiInit+0x120>)
 80010c0:	681b      	ldr	r3, [r3, #0]
 80010c2:	4a10      	ldr	r2, [pc, #64]	@ (8001104 <SpiInit+0x120>)
 80010c4:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80010c8:	6013      	str	r3, [r2, #0]
    SPI1->CR1 |= (1<<9);     // Software slave management
 80010ca:	4b0e      	ldr	r3, [pc, #56]	@ (8001104 <SpiInit+0x120>)
 80010cc:	681b      	ldr	r3, [r3, #0]
 80010ce:	4a0d      	ldr	r2, [pc, #52]	@ (8001104 <SpiInit+0x120>)
 80010d0:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80010d4:	6013      	str	r3, [r2, #0]
    SPI1->CR1 |= (1<<8);     // SSI = 1
 80010d6:	4b0b      	ldr	r3, [pc, #44]	@ (8001104 <SpiInit+0x120>)
 80010d8:	681b      	ldr	r3, [r3, #0]
 80010da:	4a0a      	ldr	r2, [pc, #40]	@ (8001104 <SpiInit+0x120>)
 80010dc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80010e0:	6013      	str	r3, [r2, #0]

    SPI1->CR1 |= (1<<6);     // Enable SPI
 80010e2:	4b08      	ldr	r3, [pc, #32]	@ (8001104 <SpiInit+0x120>)
 80010e4:	681b      	ldr	r3, [r3, #0]
 80010e6:	4a07      	ldr	r2, [pc, #28]	@ (8001104 <SpiInit+0x120>)
 80010e8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80010ec:	6013      	str	r3, [r2, #0]
}
 80010ee:	bf00      	nop
 80010f0:	46bd      	mov	sp, r7
 80010f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010f6:	4770      	bx	lr
 80010f8:	40023800 	.word	0x40023800
 80010fc:	40021000 	.word	0x40021000
 8001100:	40020000 	.word	0x40020000
 8001104:	40013000 	.word	0x40013000

08001108 <SpiCSEnable>:

void SpiCSEnable(void)
{
 8001108:	b480      	push	{r7}
 800110a:	af00      	add	r7, sp, #0
    GPIOE->ODR &= ~(1<<3);
 800110c:	4b05      	ldr	r3, [pc, #20]	@ (8001124 <SpiCSEnable+0x1c>)
 800110e:	695b      	ldr	r3, [r3, #20]
 8001110:	4a04      	ldr	r2, [pc, #16]	@ (8001124 <SpiCSEnable+0x1c>)
 8001112:	f023 0308 	bic.w	r3, r3, #8
 8001116:	6153      	str	r3, [r2, #20]
}
 8001118:	bf00      	nop
 800111a:	46bd      	mov	sp, r7
 800111c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001120:	4770      	bx	lr
 8001122:	bf00      	nop
 8001124:	40021000 	.word	0x40021000

08001128 <SpiCSDisable>:

void SpiCSDisable(void)
{
 8001128:	b480      	push	{r7}
 800112a:	af00      	add	r7, sp, #0
    GPIOE->ODR |= (1<<3);
 800112c:	4b05      	ldr	r3, [pc, #20]	@ (8001144 <SpiCSDisable+0x1c>)
 800112e:	695b      	ldr	r3, [r3, #20]
 8001130:	4a04      	ldr	r2, [pc, #16]	@ (8001144 <SpiCSDisable+0x1c>)
 8001132:	f043 0308 	orr.w	r3, r3, #8
 8001136:	6153      	str	r3, [r2, #20]
}
 8001138:	bf00      	nop
 800113a:	46bd      	mov	sp, r7
 800113c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001140:	4770      	bx	lr
 8001142:	bf00      	nop
 8001144:	40021000 	.word	0x40021000

08001148 <SpiTransfer>:

uint16_t SpiTransfer(uint16_t data)
{
 8001148:	b480      	push	{r7}
 800114a:	b083      	sub	sp, #12
 800114c:	af00      	add	r7, sp, #0
 800114e:	4603      	mov	r3, r0
 8001150:	80fb      	strh	r3, [r7, #6]
    while(!(SPI1->SR & SPI_SR_TXE));
 8001152:	bf00      	nop
 8001154:	4b0c      	ldr	r3, [pc, #48]	@ (8001188 <SpiTransfer+0x40>)
 8001156:	689b      	ldr	r3, [r3, #8]
 8001158:	f003 0302 	and.w	r3, r3, #2
 800115c:	2b00      	cmp	r3, #0
 800115e:	d0f9      	beq.n	8001154 <SpiTransfer+0xc>
    SPI1->DR = data;
 8001160:	4a09      	ldr	r2, [pc, #36]	@ (8001188 <SpiTransfer+0x40>)
 8001162:	88fb      	ldrh	r3, [r7, #6]
 8001164:	60d3      	str	r3, [r2, #12]
    while(!(SPI1->SR & SPI_SR_RXNE));
 8001166:	bf00      	nop
 8001168:	4b07      	ldr	r3, [pc, #28]	@ (8001188 <SpiTransfer+0x40>)
 800116a:	689b      	ldr	r3, [r3, #8]
 800116c:	f003 0301 	and.w	r3, r3, #1
 8001170:	2b00      	cmp	r3, #0
 8001172:	d0f9      	beq.n	8001168 <SpiTransfer+0x20>
    return SPI1->DR;
 8001174:	4b04      	ldr	r3, [pc, #16]	@ (8001188 <SpiTransfer+0x40>)
 8001176:	68db      	ldr	r3, [r3, #12]
 8001178:	b29b      	uxth	r3, r3
}
 800117a:	4618      	mov	r0, r3
 800117c:	370c      	adds	r7, #12
 800117e:	46bd      	mov	sp, r7
 8001180:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001184:	4770      	bx	lr
 8001186:	bf00      	nop
 8001188:	40013000 	.word	0x40013000

0800118c <SpiTransmit>:

void SpiTransmit(uint8_t data)
{
 800118c:	b580      	push	{r7, lr}
 800118e:	b082      	sub	sp, #8
 8001190:	af00      	add	r7, sp, #0
 8001192:	4603      	mov	r3, r0
 8001194:	71fb      	strb	r3, [r7, #7]
    SpiTransfer(data);
 8001196:	79fb      	ldrb	r3, [r7, #7]
 8001198:	b29b      	uxth	r3, r3
 800119a:	4618      	mov	r0, r3
 800119c:	f7ff ffd4 	bl	8001148 <SpiTransfer>
}
 80011a0:	bf00      	nop
 80011a2:	3708      	adds	r7, #8
 80011a4:	46bd      	mov	sp, r7
 80011a6:	bd80      	pop	{r7, pc}

080011a8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80011a8:	b580      	push	{r7, lr}
 80011aa:	b086      	sub	sp, #24
 80011ac:	af00      	add	r7, sp, #0
 80011ae:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80011b0:	4a14      	ldr	r2, [pc, #80]	@ (8001204 <_sbrk+0x5c>)
 80011b2:	4b15      	ldr	r3, [pc, #84]	@ (8001208 <_sbrk+0x60>)
 80011b4:	1ad3      	subs	r3, r2, r3
 80011b6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80011b8:	697b      	ldr	r3, [r7, #20]
 80011ba:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80011bc:	4b13      	ldr	r3, [pc, #76]	@ (800120c <_sbrk+0x64>)
 80011be:	681b      	ldr	r3, [r3, #0]
 80011c0:	2b00      	cmp	r3, #0
 80011c2:	d102      	bne.n	80011ca <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80011c4:	4b11      	ldr	r3, [pc, #68]	@ (800120c <_sbrk+0x64>)
 80011c6:	4a12      	ldr	r2, [pc, #72]	@ (8001210 <_sbrk+0x68>)
 80011c8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80011ca:	4b10      	ldr	r3, [pc, #64]	@ (800120c <_sbrk+0x64>)
 80011cc:	681a      	ldr	r2, [r3, #0]
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	4413      	add	r3, r2
 80011d2:	693a      	ldr	r2, [r7, #16]
 80011d4:	429a      	cmp	r2, r3
 80011d6:	d207      	bcs.n	80011e8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80011d8:	f002 fa32 	bl	8003640 <__errno>
 80011dc:	4603      	mov	r3, r0
 80011de:	220c      	movs	r2, #12
 80011e0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80011e2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80011e6:	e009      	b.n	80011fc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80011e8:	4b08      	ldr	r3, [pc, #32]	@ (800120c <_sbrk+0x64>)
 80011ea:	681b      	ldr	r3, [r3, #0]
 80011ec:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80011ee:	4b07      	ldr	r3, [pc, #28]	@ (800120c <_sbrk+0x64>)
 80011f0:	681a      	ldr	r2, [r3, #0]
 80011f2:	687b      	ldr	r3, [r7, #4]
 80011f4:	4413      	add	r3, r2
 80011f6:	4a05      	ldr	r2, [pc, #20]	@ (800120c <_sbrk+0x64>)
 80011f8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80011fa:	68fb      	ldr	r3, [r7, #12]
}
 80011fc:	4618      	mov	r0, r3
 80011fe:	3718      	adds	r7, #24
 8001200:	46bd      	mov	sp, r7
 8001202:	bd80      	pop	{r7, pc}
 8001204:	20020000 	.word	0x20020000
 8001208:	00000400 	.word	0x00000400
 800120c:	20000094 	.word	0x20000094
 8001210:	20003f38 	.word	0x20003f38

08001214 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001214:	b580      	push	{r7, lr}
 8001216:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001218:	4b05      	ldr	r3, [pc, #20]	@ (8001230 <SystemInit+0x1c>)
 800121a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800121e:	4a04      	ldr	r2, [pc, #16]	@ (8001230 <SystemInit+0x1c>)
 8001220:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001224:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */

  DWT_Init();
 8001228:	f000 f804 	bl	8001234 <DWT_Init>
}
 800122c:	bf00      	nop
 800122e:	bd80      	pop	{r7, pc}
 8001230:	e000ed00 	.word	0xe000ed00

08001234 <DWT_Init>:
}
#pragma GCC pop_options


uint32_t DWT_Init(void)
{
 8001234:	b480      	push	{r7}
 8001236:	af00      	add	r7, sp, #0
    /* Disable TRC */
    CoreDebug->DEMCR &= ~CoreDebug_DEMCR_TRCENA_Msk; // ~0x01000000;
 8001238:	4b14      	ldr	r3, [pc, #80]	@ (800128c <DWT_Init+0x58>)
 800123a:	68db      	ldr	r3, [r3, #12]
 800123c:	4a13      	ldr	r2, [pc, #76]	@ (800128c <DWT_Init+0x58>)
 800123e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001242:	60d3      	str	r3, [r2, #12]
    /* Enable TRC */
    CoreDebug->DEMCR |=  CoreDebug_DEMCR_TRCENA_Msk; // 0x01000000;
 8001244:	4b11      	ldr	r3, [pc, #68]	@ (800128c <DWT_Init+0x58>)
 8001246:	68db      	ldr	r3, [r3, #12]
 8001248:	4a10      	ldr	r2, [pc, #64]	@ (800128c <DWT_Init+0x58>)
 800124a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800124e:	60d3      	str	r3, [r2, #12]
    /* Disable clock cycle counter */
    DWT->CTRL &= ~DWT_CTRL_CYCCNTENA_Msk; //~0x00000001;
 8001250:	4b0f      	ldr	r3, [pc, #60]	@ (8001290 <DWT_Init+0x5c>)
 8001252:	681b      	ldr	r3, [r3, #0]
 8001254:	4a0e      	ldr	r2, [pc, #56]	@ (8001290 <DWT_Init+0x5c>)
 8001256:	f023 0301 	bic.w	r3, r3, #1
 800125a:	6013      	str	r3, [r2, #0]
    /* Enable  clock cycle counter */
    DWT->CTRL |=  DWT_CTRL_CYCCNTENA_Msk; //0x00000001;
 800125c:	4b0c      	ldr	r3, [pc, #48]	@ (8001290 <DWT_Init+0x5c>)
 800125e:	681b      	ldr	r3, [r3, #0]
 8001260:	4a0b      	ldr	r2, [pc, #44]	@ (8001290 <DWT_Init+0x5c>)
 8001262:	f043 0301 	orr.w	r3, r3, #1
 8001266:	6013      	str	r3, [r2, #0]
    /* Reset the clock cycle counter value */
    DWT->CYCCNT = 0;
 8001268:	4b09      	ldr	r3, [pc, #36]	@ (8001290 <DWT_Init+0x5c>)
 800126a:	2200      	movs	r2, #0
 800126c:	605a      	str	r2, [r3, #4]
    /* 3 NO OPERATION instructions */
    __ASM volatile ("NOP");
 800126e:	bf00      	nop
    __ASM volatile ("NOP");
 8001270:	bf00      	nop
    __ASM volatile ("NOP");
 8001272:	bf00      	nop
    /* Check if clock cycle counter has started: 0 on success */
    return !(DWT->CYCCNT);
 8001274:	4b06      	ldr	r3, [pc, #24]	@ (8001290 <DWT_Init+0x5c>)
 8001276:	685b      	ldr	r3, [r3, #4]
 8001278:	2b00      	cmp	r3, #0
 800127a:	bf0c      	ite	eq
 800127c:	2301      	moveq	r3, #1
 800127e:	2300      	movne	r3, #0
 8001280:	b2db      	uxtb	r3, r3
}
 8001282:	4618      	mov	r0, r3
 8001284:	46bd      	mov	sp, r7
 8001286:	f85d 7b04 	ldr.w	r7, [sp], #4
 800128a:	4770      	bx	lr
 800128c:	e000edf0 	.word	0xe000edf0
 8001290:	e0001000 	.word	0xe0001000

08001294 <UartInit>:

#include "uart.h"

/* ===================== Low-level Init ===================== */
void UartInit(uint32_t baud)
{
 8001294:	b480      	push	{r7}
 8001296:	b083      	sub	sp, #12
 8001298:	af00      	add	r7, sp, #0
 800129a:	6078      	str	r0, [r7, #4]
    /* Enable GPIOA clock */
    RCC->AHB1ENR |= RCC_AHB1ENR_GPIOAEN;
 800129c:	4b29      	ldr	r3, [pc, #164]	@ (8001344 <UartInit+0xb0>)
 800129e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012a0:	4a28      	ldr	r2, [pc, #160]	@ (8001344 <UartInit+0xb0>)
 80012a2:	f043 0301 	orr.w	r3, r3, #1
 80012a6:	6313      	str	r3, [r2, #48]	@ 0x30

    /* PA2 (TX), PA3 (RX)  Alternate function */
    GPIOA->MODER &= ~(BV(4) | BV(6));
 80012a8:	4b27      	ldr	r3, [pc, #156]	@ (8001348 <UartInit+0xb4>)
 80012aa:	681b      	ldr	r3, [r3, #0]
 80012ac:	4a26      	ldr	r2, [pc, #152]	@ (8001348 <UartInit+0xb4>)
 80012ae:	f023 0350 	bic.w	r3, r3, #80	@ 0x50
 80012b2:	6013      	str	r3, [r2, #0]
    GPIOA->MODER |=  (BV(5) | BV(7));
 80012b4:	4b24      	ldr	r3, [pc, #144]	@ (8001348 <UartInit+0xb4>)
 80012b6:	681b      	ldr	r3, [r3, #0]
 80012b8:	4a23      	ldr	r2, [pc, #140]	@ (8001348 <UartInit+0xb4>)
 80012ba:	f043 03a0 	orr.w	r3, r3, #160	@ 0xa0
 80012be:	6013      	str	r3, [r2, #0]

    /* No pull-up / pull-down */
    GPIOA->PUPDR &= ~(BV(4)|BV(5)|BV(6)|BV(7));
 80012c0:	4b21      	ldr	r3, [pc, #132]	@ (8001348 <UartInit+0xb4>)
 80012c2:	68db      	ldr	r3, [r3, #12]
 80012c4:	4a20      	ldr	r2, [pc, #128]	@ (8001348 <UartInit+0xb4>)
 80012c6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80012ca:	60d3      	str	r3, [r2, #12]

    /* AF7 for USART2 */
    GPIOA->AFR[0] &= ~(BV(15) | BV(11));
 80012cc:	4b1e      	ldr	r3, [pc, #120]	@ (8001348 <UartInit+0xb4>)
 80012ce:	6a1b      	ldr	r3, [r3, #32]
 80012d0:	4a1d      	ldr	r2, [pc, #116]	@ (8001348 <UartInit+0xb4>)
 80012d2:	f423 4308 	bic.w	r3, r3, #34816	@ 0x8800
 80012d6:	6213      	str	r3, [r2, #32]
    GPIOA->AFR[0] |=  (BV(14)|BV(13)|BV(12)|BV(10)|BV(9)|BV(8));
 80012d8:	4b1b      	ldr	r3, [pc, #108]	@ (8001348 <UartInit+0xb4>)
 80012da:	6a1b      	ldr	r3, [r3, #32]
 80012dc:	4a1a      	ldr	r2, [pc, #104]	@ (8001348 <UartInit+0xb4>)
 80012de:	f443 43ee 	orr.w	r3, r3, #30464	@ 0x7700
 80012e2:	6213      	str	r3, [r2, #32]

    /* Enable USART2 clock */
    RCC->APB1ENR |= RCC_APB1ENR_USART2EN;
 80012e4:	4b17      	ldr	r3, [pc, #92]	@ (8001344 <UartInit+0xb0>)
 80012e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80012e8:	4a16      	ldr	r2, [pc, #88]	@ (8001344 <UartInit+0xb0>)
 80012ea:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80012ee:	6413      	str	r3, [r2, #64]	@ 0x40

    /* Enable USART */
    USART2->CR1 = USART_CR1_UE;
 80012f0:	4b16      	ldr	r3, [pc, #88]	@ (800134c <UartInit+0xb8>)
 80012f2:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80012f6:	60da      	str	r2, [r3, #12]

    /* Baud rate */
    if (baud == 9600)
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	f5b3 5f16 	cmp.w	r3, #9600	@ 0x2580
 80012fe:	d104      	bne.n	800130a <UartInit+0x76>
        USART2->BRR =BRR_9600;
 8001300:	4b12      	ldr	r3, [pc, #72]	@ (800134c <UartInit+0xb8>)
 8001302:	f240 6283 	movw	r2, #1667	@ 0x683
 8001306:	609a      	str	r2, [r3, #8]
 8001308:	e00f      	b.n	800132a <UartInit+0x96>
    else if (baud == 38400)
 800130a:	687b      	ldr	r3, [r7, #4]
 800130c:	f5b3 4f16 	cmp.w	r3, #38400	@ 0x9600
 8001310:	d104      	bne.n	800131c <UartInit+0x88>
        USART2->BRR =BRR_38400;
 8001312:	4b0e      	ldr	r3, [pc, #56]	@ (800134c <UartInit+0xb8>)
 8001314:	f240 12a1 	movw	r2, #417	@ 0x1a1
 8001318:	609a      	str	r2, [r3, #8]
 800131a:	e006      	b.n	800132a <UartInit+0x96>
    else if (baud == 115200)
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	f5b3 3fe1 	cmp.w	r3, #115200	@ 0x1c200
 8001322:	d102      	bne.n	800132a <UartInit+0x96>
        USART2->BRR =BRR_115200;
 8001324:	4b09      	ldr	r3, [pc, #36]	@ (800134c <UartInit+0xb8>)
 8001326:	228b      	movs	r2, #139	@ 0x8b
 8001328:	609a      	str	r2, [r3, #8]

    /* Enable TX & RX */
    USART2->CR1 |= USART_CR1_TE | USART_CR1_RE;
 800132a:	4b08      	ldr	r3, [pc, #32]	@ (800134c <UartInit+0xb8>)
 800132c:	68db      	ldr	r3, [r3, #12]
 800132e:	4a07      	ldr	r2, [pc, #28]	@ (800134c <UartInit+0xb8>)
 8001330:	f043 030c 	orr.w	r3, r3, #12
 8001334:	60d3      	str	r3, [r2, #12]
}
 8001336:	bf00      	nop
 8001338:	370c      	adds	r7, #12
 800133a:	46bd      	mov	sp, r7
 800133c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001340:	4770      	bx	lr
 8001342:	bf00      	nop
 8001344:	40023800 	.word	0x40023800
 8001348:	40020000 	.word	0x40020000
 800134c:	40004400 	.word	0x40004400

08001350 <UartPutch>:

/* ===================== Character TX ===================== */
void UartPutch(int ch)
{
 8001350:	b480      	push	{r7}
 8001352:	b083      	sub	sp, #12
 8001354:	af00      	add	r7, sp, #0
 8001356:	6078      	str	r0, [r7, #4]
    while ((USART2->SR & USART_SR_TXE) == 0)
 8001358:	bf00      	nop
 800135a:	4b07      	ldr	r3, [pc, #28]	@ (8001378 <UartPutch+0x28>)
 800135c:	681b      	ldr	r3, [r3, #0]
 800135e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001362:	2b00      	cmp	r3, #0
 8001364:	d0f9      	beq.n	800135a <UartPutch+0xa>
        ;
    USART2->DR = ch;
 8001366:	4a04      	ldr	r2, [pc, #16]	@ (8001378 <UartPutch+0x28>)
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	6053      	str	r3, [r2, #4]
}
 800136c:	bf00      	nop
 800136e:	370c      	adds	r7, #12
 8001370:	46bd      	mov	sp, r7
 8001372:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001376:	4770      	bx	lr
 8001378:	40004400 	.word	0x40004400

0800137c <UartPuts>:

/* ===================== String TX ===================== */
void UartPuts(char str[])
{
 800137c:	b580      	push	{r7, lr}
 800137e:	b084      	sub	sp, #16
 8001380:	af00      	add	r7, sp, #0
 8001382:	6078      	str	r0, [r7, #4]
    int i;
    for (i = 0; str[i] != '\0'; i++)
 8001384:	2300      	movs	r3, #0
 8001386:	60fb      	str	r3, [r7, #12]
 8001388:	e009      	b.n	800139e <UartPuts+0x22>
        UartPutch(str[i]);
 800138a:	68fb      	ldr	r3, [r7, #12]
 800138c:	687a      	ldr	r2, [r7, #4]
 800138e:	4413      	add	r3, r2
 8001390:	781b      	ldrb	r3, [r3, #0]
 8001392:	4618      	mov	r0, r3
 8001394:	f7ff ffdc 	bl	8001350 <UartPutch>
    for (i = 0; str[i] != '\0'; i++)
 8001398:	68fb      	ldr	r3, [r7, #12]
 800139a:	3301      	adds	r3, #1
 800139c:	60fb      	str	r3, [r7, #12]
 800139e:	68fb      	ldr	r3, [r7, #12]
 80013a0:	687a      	ldr	r2, [r7, #4]
 80013a2:	4413      	add	r3, r2
 80013a4:	781b      	ldrb	r3, [r3, #0]
 80013a6:	2b00      	cmp	r3, #0
 80013a8:	d1ef      	bne.n	800138a <UartPuts+0xe>
}
 80013aa:	bf00      	nop
 80013ac:	bf00      	nop
 80013ae:	3710      	adds	r7, #16
 80013b0:	46bd      	mov	sp, r7
 80013b2:	bd80      	pop	{r7, pc}

080013b4 <UART_SendString>:
    UartInit(115200);   /* MUST match ESP32 baud rate */
}

/* Used by UART task */
void UART_SendString(char *str)
{
 80013b4:	b580      	push	{r7, lr}
 80013b6:	b082      	sub	sp, #8
 80013b8:	af00      	add	r7, sp, #0
 80013ba:	6078      	str	r0, [r7, #4]
    UartPuts(str);
 80013bc:	6878      	ldr	r0, [r7, #4]
 80013be:	f7ff ffdd 	bl	800137c <UartPuts>
}
 80013c2:	bf00      	nop
 80013c4:	3708      	adds	r7, #8
 80013c6:	46bd      	mov	sp, r7
 80013c8:	bd80      	pop	{r7, pc}
	...

080013cc <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80013cc:	480d      	ldr	r0, [pc, #52]	@ (8001404 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80013ce:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 80013d0:	f7ff ff20 	bl	8001214 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80013d4:	480c      	ldr	r0, [pc, #48]	@ (8001408 <LoopForever+0x6>)
  ldr r1, =_edata
 80013d6:	490d      	ldr	r1, [pc, #52]	@ (800140c <LoopForever+0xa>)
  ldr r2, =_sidata
 80013d8:	4a0d      	ldr	r2, [pc, #52]	@ (8001410 <LoopForever+0xe>)
  movs r3, #0
 80013da:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80013dc:	e002      	b.n	80013e4 <LoopCopyDataInit>

080013de <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80013de:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80013e0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80013e2:	3304      	adds	r3, #4

080013e4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80013e4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80013e6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80013e8:	d3f9      	bcc.n	80013de <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80013ea:	4a0a      	ldr	r2, [pc, #40]	@ (8001414 <LoopForever+0x12>)
  ldr r4, =_ebss
 80013ec:	4c0a      	ldr	r4, [pc, #40]	@ (8001418 <LoopForever+0x16>)
  movs r3, #0
 80013ee:	2300      	movs	r3, #0
  b LoopFillZerobss
 80013f0:	e001      	b.n	80013f6 <LoopFillZerobss>

080013f2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80013f2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80013f4:	3204      	adds	r2, #4

080013f6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80013f6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80013f8:	d3fb      	bcc.n	80013f2 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80013fa:	f002 f927 	bl	800364c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80013fe:	f7ff fbd9 	bl	8000bb4 <main>

08001402 <LoopForever>:

LoopForever:
    b LoopForever
 8001402:	e7fe      	b.n	8001402 <LoopForever>
  ldr   r0, =_estack
 8001404:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001408:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800140c:	20000058 	.word	0x20000058
  ldr r2, =_sidata
 8001410:	0800422c 	.word	0x0800422c
  ldr r2, =_sbss
 8001414:	20000058 	.word	0x20000058
  ldr r4, =_ebss
 8001418:	20003f34 	.word	0x20003f34

0800141c <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800141c:	e7fe      	b.n	800141c <ADC_IRQHandler>

0800141e <vListInitialise>:
/*-----------------------------------------------------------
* PUBLIC LIST API documented in list.h
*----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800141e:	b480      	push	{r7}
 8001420:	b083      	sub	sp, #12
 8001422:	af00      	add	r7, sp, #0
 8001424:	6078      	str	r0, [r7, #4]
    /* The list structure contains a list item which is used to mark the
     * end of the list.  To initialise the list the list end is inserted
     * as the only list entry. */
    pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	f103 0208 	add.w	r2, r3, #8
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	605a      	str	r2, [r3, #4]

    /* The list end value is the highest possible value in the list to
     * ensure it remains at the end of the list. */
    pxList->xListEnd.xItemValue = portMAX_DELAY;
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001436:	609a      	str	r2, [r3, #8]

    /* The list end next and previous pointers point to itself so we know
     * when the list is empty. */
    pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );     /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	f103 0208 	add.w	r2, r3, #8
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	60da      	str	r2, [r3, #12]
    pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	f103 0208 	add.w	r2, r3, #8
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	611a      	str	r2, [r3, #16]

    pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	2200      	movs	r2, #0
 8001450:	601a      	str	r2, [r3, #0]

    /* Write known values into the list if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
    listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8001452:	bf00      	nop
 8001454:	370c      	adds	r7, #12
 8001456:	46bd      	mov	sp, r7
 8001458:	f85d 7b04 	ldr.w	r7, [sp], #4
 800145c:	4770      	bx	lr

0800145e <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800145e:	b480      	push	{r7}
 8001460:	b083      	sub	sp, #12
 8001462:	af00      	add	r7, sp, #0
 8001464:	6078      	str	r0, [r7, #4]
    /* Make sure the list item is not recorded as being on a list. */
    pxItem->pxContainer = NULL;
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	2200      	movs	r2, #0
 800146a:	611a      	str	r2, [r3, #16]

    /* Write known values into the list item if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
    listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800146c:	bf00      	nop
 800146e:	370c      	adds	r7, #12
 8001470:	46bd      	mov	sp, r7
 8001472:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001476:	4770      	bx	lr

08001478 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList,
                     ListItem_t * const pxNewListItem )
{
 8001478:	b480      	push	{r7}
 800147a:	b085      	sub	sp, #20
 800147c:	af00      	add	r7, sp, #0
 800147e:	6078      	str	r0, [r7, #4]
 8001480:	6039      	str	r1, [r7, #0]
    ListItem_t * const pxIndex = pxList->pxIndex;
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	685b      	ldr	r3, [r3, #4]
 8001486:	60fb      	str	r3, [r7, #12]
    listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

    /* Insert a new list item into pxList, but rather than sort the list,
     * makes the new list item the last item to be removed by a call to
     * listGET_OWNER_OF_NEXT_ENTRY(). */
    pxNewListItem->pxNext = pxIndex;
 8001488:	683b      	ldr	r3, [r7, #0]
 800148a:	68fa      	ldr	r2, [r7, #12]
 800148c:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800148e:	68fb      	ldr	r3, [r7, #12]
 8001490:	689a      	ldr	r2, [r3, #8]
 8001492:	683b      	ldr	r3, [r7, #0]
 8001494:	609a      	str	r2, [r3, #8]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    pxIndex->pxPrevious->pxNext = pxNewListItem;
 8001496:	68fb      	ldr	r3, [r7, #12]
 8001498:	689b      	ldr	r3, [r3, #8]
 800149a:	683a      	ldr	r2, [r7, #0]
 800149c:	605a      	str	r2, [r3, #4]
    pxIndex->pxPrevious = pxNewListItem;
 800149e:	68fb      	ldr	r3, [r7, #12]
 80014a0:	683a      	ldr	r2, [r7, #0]
 80014a2:	609a      	str	r2, [r3, #8]

    /* Remember which list the item is in. */
    pxNewListItem->pxContainer = pxList;
 80014a4:	683b      	ldr	r3, [r7, #0]
 80014a6:	687a      	ldr	r2, [r7, #4]
 80014a8:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems )++;
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	681b      	ldr	r3, [r3, #0]
 80014ae:	1c5a      	adds	r2, r3, #1
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	601a      	str	r2, [r3, #0]
}
 80014b4:	bf00      	nop
 80014b6:	3714      	adds	r7, #20
 80014b8:	46bd      	mov	sp, r7
 80014ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014be:	4770      	bx	lr

080014c0 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList,
                  ListItem_t * const pxNewListItem )
{
 80014c0:	b480      	push	{r7}
 80014c2:	b085      	sub	sp, #20
 80014c4:	af00      	add	r7, sp, #0
 80014c6:	6078      	str	r0, [r7, #4]
 80014c8:	6039      	str	r1, [r7, #0]
    ListItem_t * pxIterator;
    const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80014ca:	683b      	ldr	r3, [r7, #0]
 80014cc:	681b      	ldr	r3, [r3, #0]
 80014ce:	60bb      	str	r3, [r7, #8]
     * new list item should be placed after it.  This ensures that TCBs which are
     * stored in ready lists (all of which have the same xItemValue value) get a
     * share of the CPU.  However, if the xItemValue is the same as the back marker
     * the iteration loop below will not end.  Therefore the value is checked
     * first, and the algorithm slightly modified if necessary. */
    if( xValueOfInsertion == portMAX_DELAY )
 80014d0:	68bb      	ldr	r3, [r7, #8]
 80014d2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80014d6:	d103      	bne.n	80014e0 <vListInsert+0x20>
    {
        pxIterator = pxList->xListEnd.pxPrevious;
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	691b      	ldr	r3, [r3, #16]
 80014dc:	60fb      	str	r3, [r7, #12]
 80014de:	e00c      	b.n	80014fa <vListInsert+0x3a>
        *   4) Using a queue or semaphore before it has been initialised or
        *      before the scheduler has been started (are interrupts firing
        *      before vTaskStartScheduler() has been called?).
        **********************************************************************/

        for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	3308      	adds	r3, #8
 80014e4:	60fb      	str	r3, [r7, #12]
 80014e6:	e002      	b.n	80014ee <vListInsert+0x2e>
 80014e8:	68fb      	ldr	r3, [r7, #12]
 80014ea:	685b      	ldr	r3, [r3, #4]
 80014ec:	60fb      	str	r3, [r7, #12]
 80014ee:	68fb      	ldr	r3, [r7, #12]
 80014f0:	685b      	ldr	r3, [r3, #4]
 80014f2:	681b      	ldr	r3, [r3, #0]
 80014f4:	68ba      	ldr	r2, [r7, #8]
 80014f6:	429a      	cmp	r2, r3
 80014f8:	d2f6      	bcs.n	80014e8 <vListInsert+0x28>
            /* There is nothing to do here, just iterating to the wanted
             * insertion position. */
        }
    }

    pxNewListItem->pxNext = pxIterator->pxNext;
 80014fa:	68fb      	ldr	r3, [r7, #12]
 80014fc:	685a      	ldr	r2, [r3, #4]
 80014fe:	683b      	ldr	r3, [r7, #0]
 8001500:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8001502:	683b      	ldr	r3, [r7, #0]
 8001504:	685b      	ldr	r3, [r3, #4]
 8001506:	683a      	ldr	r2, [r7, #0]
 8001508:	609a      	str	r2, [r3, #8]
    pxNewListItem->pxPrevious = pxIterator;
 800150a:	683b      	ldr	r3, [r7, #0]
 800150c:	68fa      	ldr	r2, [r7, #12]
 800150e:	609a      	str	r2, [r3, #8]
    pxIterator->pxNext = pxNewListItem;
 8001510:	68fb      	ldr	r3, [r7, #12]
 8001512:	683a      	ldr	r2, [r7, #0]
 8001514:	605a      	str	r2, [r3, #4]

    /* Remember which list the item is in.  This allows fast removal of the
     * item later. */
    pxNewListItem->pxContainer = pxList;
 8001516:	683b      	ldr	r3, [r7, #0]
 8001518:	687a      	ldr	r2, [r7, #4]
 800151a:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems )++;
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	681b      	ldr	r3, [r3, #0]
 8001520:	1c5a      	adds	r2, r3, #1
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	601a      	str	r2, [r3, #0]
}
 8001526:	bf00      	nop
 8001528:	3714      	adds	r7, #20
 800152a:	46bd      	mov	sp, r7
 800152c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001530:	4770      	bx	lr

08001532 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8001532:	b480      	push	{r7}
 8001534:	b085      	sub	sp, #20
 8001536:	af00      	add	r7, sp, #0
 8001538:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
 * item. */
    List_t * const pxList = pxItemToRemove->pxContainer;
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	691b      	ldr	r3, [r3, #16]
 800153e:	60fb      	str	r3, [r7, #12]

    pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	685b      	ldr	r3, [r3, #4]
 8001544:	687a      	ldr	r2, [r7, #4]
 8001546:	6892      	ldr	r2, [r2, #8]
 8001548:	609a      	str	r2, [r3, #8]
    pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	689b      	ldr	r3, [r3, #8]
 800154e:	687a      	ldr	r2, [r7, #4]
 8001550:	6852      	ldr	r2, [r2, #4]
 8001552:	605a      	str	r2, [r3, #4]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    /* Make sure the index is left pointing to a valid item. */
    if( pxList->pxIndex == pxItemToRemove )
 8001554:	68fb      	ldr	r3, [r7, #12]
 8001556:	685b      	ldr	r3, [r3, #4]
 8001558:	687a      	ldr	r2, [r7, #4]
 800155a:	429a      	cmp	r2, r3
 800155c:	d103      	bne.n	8001566 <uxListRemove+0x34>
    {
        pxList->pxIndex = pxItemToRemove->pxPrevious;
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	689a      	ldr	r2, [r3, #8]
 8001562:	68fb      	ldr	r3, [r7, #12]
 8001564:	605a      	str	r2, [r3, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxItemToRemove->pxContainer = NULL;
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	2200      	movs	r2, #0
 800156a:	611a      	str	r2, [r3, #16]
    ( pxList->uxNumberOfItems )--;
 800156c:	68fb      	ldr	r3, [r7, #12]
 800156e:	681b      	ldr	r3, [r3, #0]
 8001570:	1e5a      	subs	r2, r3, #1
 8001572:	68fb      	ldr	r3, [r7, #12]
 8001574:	601a      	str	r2, [r3, #0]

    return pxList->uxNumberOfItems;
 8001576:	68fb      	ldr	r3, [r7, #12]
 8001578:	681b      	ldr	r3, [r3, #0]
}
 800157a:	4618      	mov	r0, r3
 800157c:	3714      	adds	r7, #20
 800157e:	46bd      	mov	sp, r7
 8001580:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001584:	4770      	bx	lr
	...

08001588 <xQueueGenericReset>:
    taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue,
                               BaseType_t xNewQueue )
{
 8001588:	b580      	push	{r7, lr}
 800158a:	b084      	sub	sp, #16
 800158c:	af00      	add	r7, sp, #0
 800158e:	6078      	str	r0, [r7, #4]
 8001590:	6039      	str	r1, [r7, #0]
    Queue_t * const pxQueue = xQueue;
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	60fb      	str	r3, [r7, #12]

    configASSERT( pxQueue );
 8001596:	68fb      	ldr	r3, [r7, #12]
 8001598:	2b00      	cmp	r3, #0
 800159a:	d10b      	bne.n	80015b4 <xQueueGenericReset+0x2c>

    portFORCE_INLINE static void vPortRaiseBASEPRI( void )
    {
        uint32_t ulNewBASEPRI;

        __asm volatile
 800159c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80015a0:	f383 8811 	msr	BASEPRI, r3
 80015a4:	f3bf 8f6f 	isb	sy
 80015a8:	f3bf 8f4f 	dsb	sy
 80015ac:	60bb      	str	r3, [r7, #8]
            "	msr basepri, %0											\n"\
            "	isb														\n"\
            "	dsb														\n"\
            : "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
        );
    }
 80015ae:	bf00      	nop
 80015b0:	bf00      	nop
 80015b2:	e7fd      	b.n	80015b0 <xQueueGenericReset+0x28>

    taskENTER_CRITICAL();
 80015b4:	f001 fcd2 	bl	8002f5c <vPortEnterCritical>
    {
        pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80015b8:	68fb      	ldr	r3, [r7, #12]
 80015ba:	681a      	ldr	r2, [r3, #0]
 80015bc:	68fb      	ldr	r3, [r7, #12]
 80015be:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80015c0:	68f9      	ldr	r1, [r7, #12]
 80015c2:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80015c4:	fb01 f303 	mul.w	r3, r1, r3
 80015c8:	441a      	add	r2, r3
 80015ca:	68fb      	ldr	r3, [r7, #12]
 80015cc:	609a      	str	r2, [r3, #8]
        pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80015ce:	68fb      	ldr	r3, [r7, #12]
 80015d0:	2200      	movs	r2, #0
 80015d2:	639a      	str	r2, [r3, #56]	@ 0x38
        pxQueue->pcWriteTo = pxQueue->pcHead;
 80015d4:	68fb      	ldr	r3, [r7, #12]
 80015d6:	681a      	ldr	r2, [r3, #0]
 80015d8:	68fb      	ldr	r3, [r7, #12]
 80015da:	605a      	str	r2, [r3, #4]
        pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80015dc:	68fb      	ldr	r3, [r7, #12]
 80015de:	681a      	ldr	r2, [r3, #0]
 80015e0:	68fb      	ldr	r3, [r7, #12]
 80015e2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80015e4:	3b01      	subs	r3, #1
 80015e6:	68f9      	ldr	r1, [r7, #12]
 80015e8:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80015ea:	fb01 f303 	mul.w	r3, r1, r3
 80015ee:	441a      	add	r2, r3
 80015f0:	68fb      	ldr	r3, [r7, #12]
 80015f2:	60da      	str	r2, [r3, #12]
        pxQueue->cRxLock = queueUNLOCKED;
 80015f4:	68fb      	ldr	r3, [r7, #12]
 80015f6:	22ff      	movs	r2, #255	@ 0xff
 80015f8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
        pxQueue->cTxLock = queueUNLOCKED;
 80015fc:	68fb      	ldr	r3, [r7, #12]
 80015fe:	22ff      	movs	r2, #255	@ 0xff
 8001600:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

        if( xNewQueue == pdFALSE )
 8001604:	683b      	ldr	r3, [r7, #0]
 8001606:	2b00      	cmp	r3, #0
 8001608:	d114      	bne.n	8001634 <xQueueGenericReset+0xac>
            /* If there are tasks blocked waiting to read from the queue, then
             * the tasks will remain blocked as after this function exits the queue
             * will still be empty.  If there are tasks blocked waiting to write to
             * the queue, then one should be unblocked as after this function exits
             * it will be possible to write to it. */
            if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800160a:	68fb      	ldr	r3, [r7, #12]
 800160c:	691b      	ldr	r3, [r3, #16]
 800160e:	2b00      	cmp	r3, #0
 8001610:	d01a      	beq.n	8001648 <xQueueGenericReset+0xc0>
            {
                if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8001612:	68fb      	ldr	r3, [r7, #12]
 8001614:	3310      	adds	r3, #16
 8001616:	4618      	mov	r0, r3
 8001618:	f001 f8c8 	bl	80027ac <xTaskRemoveFromEventList>
 800161c:	4603      	mov	r3, r0
 800161e:	2b00      	cmp	r3, #0
 8001620:	d012      	beq.n	8001648 <xQueueGenericReset+0xc0>
                {
                    queueYIELD_IF_USING_PREEMPTION();
 8001622:	4b0d      	ldr	r3, [pc, #52]	@ (8001658 <xQueueGenericReset+0xd0>)
 8001624:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8001628:	601a      	str	r2, [r3, #0]
 800162a:	f3bf 8f4f 	dsb	sy
 800162e:	f3bf 8f6f 	isb	sy
 8001632:	e009      	b.n	8001648 <xQueueGenericReset+0xc0>
            }
        }
        else
        {
            /* Ensure the event queues start in the correct state. */
            vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8001634:	68fb      	ldr	r3, [r7, #12]
 8001636:	3310      	adds	r3, #16
 8001638:	4618      	mov	r0, r3
 800163a:	f7ff fef0 	bl	800141e <vListInitialise>
            vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800163e:	68fb      	ldr	r3, [r7, #12]
 8001640:	3324      	adds	r3, #36	@ 0x24
 8001642:	4618      	mov	r0, r3
 8001644:	f7ff feeb 	bl	800141e <vListInitialise>
        }
    }
    taskEXIT_CRITICAL();
 8001648:	f001 fcba 	bl	8002fc0 <vPortExitCritical>

    /* A value is returned for calling semantic consistency with previous
     * versions. */
    return pdPASS;
 800164c:	2301      	movs	r3, #1
}
 800164e:	4618      	mov	r0, r3
 8001650:	3710      	adds	r7, #16
 8001652:	46bd      	mov	sp, r7
 8001654:	bd80      	pop	{r7, pc}
 8001656:	bf00      	nop
 8001658:	e000ed04 	.word	0xe000ed04

0800165c <xQueueGenericCreate>:
#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

    QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength,
                                       const UBaseType_t uxItemSize,
                                       const uint8_t ucQueueType )
    {
 800165c:	b580      	push	{r7, lr}
 800165e:	b08c      	sub	sp, #48	@ 0x30
 8001660:	af02      	add	r7, sp, #8
 8001662:	60f8      	str	r0, [r7, #12]
 8001664:	60b9      	str	r1, [r7, #8]
 8001666:	4613      	mov	r3, r2
 8001668:	71fb      	strb	r3, [r7, #7]
        Queue_t * pxNewQueue;
        size_t xQueueSizeInBytes;
        uint8_t * pucQueueStorage;

        configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800166a:	68fb      	ldr	r3, [r7, #12]
 800166c:	2b00      	cmp	r3, #0
 800166e:	d10b      	bne.n	8001688 <xQueueGenericCreate+0x2c>
        __asm volatile
 8001670:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001674:	f383 8811 	msr	BASEPRI, r3
 8001678:	f3bf 8f6f 	isb	sy
 800167c:	f3bf 8f4f 	dsb	sy
 8001680:	61bb      	str	r3, [r7, #24]
    }
 8001682:	bf00      	nop
 8001684:	bf00      	nop
 8001686:	e7fd      	b.n	8001684 <xQueueGenericCreate+0x28>

        /* Allocate enough space to hold the maximum number of items that
         * can be in the queue at any time.  It is valid for uxItemSize to be
         * zero in the case the queue is used as a semaphore. */
        xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8001688:	68fb      	ldr	r3, [r7, #12]
 800168a:	68ba      	ldr	r2, [r7, #8]
 800168c:	fb02 f303 	mul.w	r3, r2, r3
 8001690:	627b      	str	r3, [r7, #36]	@ 0x24

        /* Check for multiplication overflow. */
        configASSERT( ( uxItemSize == 0 ) || ( uxQueueLength == ( xQueueSizeInBytes / uxItemSize ) ) );
 8001692:	68bb      	ldr	r3, [r7, #8]
 8001694:	2b00      	cmp	r3, #0
 8001696:	d006      	beq.n	80016a6 <xQueueGenericCreate+0x4a>
 8001698:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800169a:	68bb      	ldr	r3, [r7, #8]
 800169c:	fbb2 f3f3 	udiv	r3, r2, r3
 80016a0:	68fa      	ldr	r2, [r7, #12]
 80016a2:	429a      	cmp	r2, r3
 80016a4:	d101      	bne.n	80016aa <xQueueGenericCreate+0x4e>
 80016a6:	2301      	movs	r3, #1
 80016a8:	e000      	b.n	80016ac <xQueueGenericCreate+0x50>
 80016aa:	2300      	movs	r3, #0
 80016ac:	2b00      	cmp	r3, #0
 80016ae:	d10b      	bne.n	80016c8 <xQueueGenericCreate+0x6c>
        __asm volatile
 80016b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80016b4:	f383 8811 	msr	BASEPRI, r3
 80016b8:	f3bf 8f6f 	isb	sy
 80016bc:	f3bf 8f4f 	dsb	sy
 80016c0:	617b      	str	r3, [r7, #20]
    }
 80016c2:	bf00      	nop
 80016c4:	bf00      	nop
 80016c6:	e7fd      	b.n	80016c4 <xQueueGenericCreate+0x68>
         * alignment requirements of the Queue_t structure - which in this case
         * is an int8_t *.  Therefore, whenever the stack alignment requirements
         * are greater than or equal to the pointer to char requirements the cast
         * is safe.  In other cases alignment requirements are not strict (one or
         * two bytes). */
        pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 80016c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80016ca:	3348      	adds	r3, #72	@ 0x48
 80016cc:	4618      	mov	r0, r3
 80016ce:	f001 fd2d 	bl	800312c <pvPortMalloc>
 80016d2:	6238      	str	r0, [r7, #32]

        if( pxNewQueue != NULL )
 80016d4:	6a3b      	ldr	r3, [r7, #32]
 80016d6:	2b00      	cmp	r3, #0
 80016d8:	d00d      	beq.n	80016f6 <xQueueGenericCreate+0x9a>
        {
            /* Jump past the queue structure to find the location of the queue
             * storage area. */
            pucQueueStorage = ( uint8_t * ) pxNewQueue;
 80016da:	6a3b      	ldr	r3, [r7, #32]
 80016dc:	61fb      	str	r3, [r7, #28]
            pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80016de:	69fb      	ldr	r3, [r7, #28]
 80016e0:	3348      	adds	r3, #72	@ 0x48
 80016e2:	61fb      	str	r3, [r7, #28]
                     * deleted. */
                    pxNewQueue->ucStaticallyAllocated = pdFALSE;
                }
            #endif /* configSUPPORT_STATIC_ALLOCATION */

            prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80016e4:	79fa      	ldrb	r2, [r7, #7]
 80016e6:	6a3b      	ldr	r3, [r7, #32]
 80016e8:	9300      	str	r3, [sp, #0]
 80016ea:	4613      	mov	r3, r2
 80016ec:	69fa      	ldr	r2, [r7, #28]
 80016ee:	68b9      	ldr	r1, [r7, #8]
 80016f0:	68f8      	ldr	r0, [r7, #12]
 80016f2:	f000 f805 	bl	8001700 <prvInitialiseNewQueue>
        {
            traceQUEUE_CREATE_FAILED( ucQueueType );
            mtCOVERAGE_TEST_MARKER();
        }

        return pxNewQueue;
 80016f6:	6a3b      	ldr	r3, [r7, #32]
    }
 80016f8:	4618      	mov	r0, r3
 80016fa:	3728      	adds	r7, #40	@ 0x28
 80016fc:	46bd      	mov	sp, r7
 80016fe:	bd80      	pop	{r7, pc}

08001700 <prvInitialiseNewQueue>:
static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength,
                                   const UBaseType_t uxItemSize,
                                   uint8_t * pucQueueStorage,
                                   const uint8_t ucQueueType,
                                   Queue_t * pxNewQueue )
{
 8001700:	b580      	push	{r7, lr}
 8001702:	b084      	sub	sp, #16
 8001704:	af00      	add	r7, sp, #0
 8001706:	60f8      	str	r0, [r7, #12]
 8001708:	60b9      	str	r1, [r7, #8]
 800170a:	607a      	str	r2, [r7, #4]
 800170c:	70fb      	strb	r3, [r7, #3]
    /* Remove compiler warnings about unused parameters should
     * configUSE_TRACE_FACILITY not be set to 1. */
    ( void ) ucQueueType;

    if( uxItemSize == ( UBaseType_t ) 0 )
 800170e:	68bb      	ldr	r3, [r7, #8]
 8001710:	2b00      	cmp	r3, #0
 8001712:	d103      	bne.n	800171c <prvInitialiseNewQueue+0x1c>
    {
        /* No RAM was allocated for the queue storage area, but PC head cannot
         * be set to NULL because NULL is used as a key to say the queue is used as
         * a mutex.  Therefore just set pcHead to point to the queue as a benign
         * value that is known to be within the memory map. */
        pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8001714:	69bb      	ldr	r3, [r7, #24]
 8001716:	69ba      	ldr	r2, [r7, #24]
 8001718:	601a      	str	r2, [r3, #0]
 800171a:	e002      	b.n	8001722 <prvInitialiseNewQueue+0x22>
    }
    else
    {
        /* Set the head to the start of the queue storage area. */
        pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800171c:	69bb      	ldr	r3, [r7, #24]
 800171e:	687a      	ldr	r2, [r7, #4]
 8001720:	601a      	str	r2, [r3, #0]
    }

    /* Initialise the queue members as described where the queue type is
     * defined. */
    pxNewQueue->uxLength = uxQueueLength;
 8001722:	69bb      	ldr	r3, [r7, #24]
 8001724:	68fa      	ldr	r2, [r7, #12]
 8001726:	63da      	str	r2, [r3, #60]	@ 0x3c
    pxNewQueue->uxItemSize = uxItemSize;
 8001728:	69bb      	ldr	r3, [r7, #24]
 800172a:	68ba      	ldr	r2, [r7, #8]
 800172c:	641a      	str	r2, [r3, #64]	@ 0x40
    ( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800172e:	2101      	movs	r1, #1
 8001730:	69b8      	ldr	r0, [r7, #24]
 8001732:	f7ff ff29 	bl	8001588 <xQueueGenericReset>
            pxNewQueue->pxQueueSetContainer = NULL;
        }
    #endif /* configUSE_QUEUE_SETS */

    traceQUEUE_CREATE( pxNewQueue );
}
 8001736:	bf00      	nop
 8001738:	3710      	adds	r7, #16
 800173a:	46bd      	mov	sp, r7
 800173c:	bd80      	pop	{r7, pc}
	...

08001740 <xQueueGenericSend>:

BaseType_t xQueueGenericSend( QueueHandle_t xQueue,
                              const void * const pvItemToQueue,
                              TickType_t xTicksToWait,
                              const BaseType_t xCopyPosition )
{
 8001740:	b580      	push	{r7, lr}
 8001742:	b08e      	sub	sp, #56	@ 0x38
 8001744:	af00      	add	r7, sp, #0
 8001746:	60f8      	str	r0, [r7, #12]
 8001748:	60b9      	str	r1, [r7, #8]
 800174a:	607a      	str	r2, [r7, #4]
 800174c:	603b      	str	r3, [r7, #0]
    BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800174e:	2300      	movs	r3, #0
 8001750:	637b      	str	r3, [r7, #52]	@ 0x34
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 8001752:	68fb      	ldr	r3, [r7, #12]
 8001754:	633b      	str	r3, [r7, #48]	@ 0x30

    configASSERT( pxQueue );
 8001756:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001758:	2b00      	cmp	r3, #0
 800175a:	d10b      	bne.n	8001774 <xQueueGenericSend+0x34>
        __asm volatile
 800175c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001760:	f383 8811 	msr	BASEPRI, r3
 8001764:	f3bf 8f6f 	isb	sy
 8001768:	f3bf 8f4f 	dsb	sy
 800176c:	62bb      	str	r3, [r7, #40]	@ 0x28
    }
 800176e:	bf00      	nop
 8001770:	bf00      	nop
 8001772:	e7fd      	b.n	8001770 <xQueueGenericSend+0x30>
    configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8001774:	68bb      	ldr	r3, [r7, #8]
 8001776:	2b00      	cmp	r3, #0
 8001778:	d103      	bne.n	8001782 <xQueueGenericSend+0x42>
 800177a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800177c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800177e:	2b00      	cmp	r3, #0
 8001780:	d101      	bne.n	8001786 <xQueueGenericSend+0x46>
 8001782:	2301      	movs	r3, #1
 8001784:	e000      	b.n	8001788 <xQueueGenericSend+0x48>
 8001786:	2300      	movs	r3, #0
 8001788:	2b00      	cmp	r3, #0
 800178a:	d10b      	bne.n	80017a4 <xQueueGenericSend+0x64>
        __asm volatile
 800178c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001790:	f383 8811 	msr	BASEPRI, r3
 8001794:	f3bf 8f6f 	isb	sy
 8001798:	f3bf 8f4f 	dsb	sy
 800179c:	627b      	str	r3, [r7, #36]	@ 0x24
    }
 800179e:	bf00      	nop
 80017a0:	bf00      	nop
 80017a2:	e7fd      	b.n	80017a0 <xQueueGenericSend+0x60>
    configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80017a4:	683b      	ldr	r3, [r7, #0]
 80017a6:	2b02      	cmp	r3, #2
 80017a8:	d103      	bne.n	80017b2 <xQueueGenericSend+0x72>
 80017aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80017ac:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80017ae:	2b01      	cmp	r3, #1
 80017b0:	d101      	bne.n	80017b6 <xQueueGenericSend+0x76>
 80017b2:	2301      	movs	r3, #1
 80017b4:	e000      	b.n	80017b8 <xQueueGenericSend+0x78>
 80017b6:	2300      	movs	r3, #0
 80017b8:	2b00      	cmp	r3, #0
 80017ba:	d10b      	bne.n	80017d4 <xQueueGenericSend+0x94>
        __asm volatile
 80017bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80017c0:	f383 8811 	msr	BASEPRI, r3
 80017c4:	f3bf 8f6f 	isb	sy
 80017c8:	f3bf 8f4f 	dsb	sy
 80017cc:	623b      	str	r3, [r7, #32]
    }
 80017ce:	bf00      	nop
 80017d0:	bf00      	nop
 80017d2:	e7fd      	b.n	80017d0 <xQueueGenericSend+0x90>
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
        {
            configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80017d4:	f001 f990 	bl	8002af8 <xTaskGetSchedulerState>
 80017d8:	4603      	mov	r3, r0
 80017da:	2b00      	cmp	r3, #0
 80017dc:	d102      	bne.n	80017e4 <xQueueGenericSend+0xa4>
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	2b00      	cmp	r3, #0
 80017e2:	d101      	bne.n	80017e8 <xQueueGenericSend+0xa8>
 80017e4:	2301      	movs	r3, #1
 80017e6:	e000      	b.n	80017ea <xQueueGenericSend+0xaa>
 80017e8:	2300      	movs	r3, #0
 80017ea:	2b00      	cmp	r3, #0
 80017ec:	d10b      	bne.n	8001806 <xQueueGenericSend+0xc6>
        __asm volatile
 80017ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80017f2:	f383 8811 	msr	BASEPRI, r3
 80017f6:	f3bf 8f6f 	isb	sy
 80017fa:	f3bf 8f4f 	dsb	sy
 80017fe:	61fb      	str	r3, [r7, #28]
    }
 8001800:	bf00      	nop
 8001802:	bf00      	nop
 8001804:	e7fd      	b.n	8001802 <xQueueGenericSend+0xc2>
    /*lint -save -e904 This function relaxes the coding standard somewhat to
     * allow return statements within the function itself.  This is done in the
     * interest of execution time efficiency. */
    for( ; ; )
    {
        taskENTER_CRITICAL();
 8001806:	f001 fba9 	bl	8002f5c <vPortEnterCritical>
        {
            /* Is there room on the queue now?  The running task must be the
             * highest priority task wanting to access the queue.  If the head item
             * in the queue is to be overwritten then it does not matter if the
             * queue is full. */
            if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800180a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800180c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800180e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001810:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001812:	429a      	cmp	r2, r3
 8001814:	d302      	bcc.n	800181c <xQueueGenericSend+0xdc>
 8001816:	683b      	ldr	r3, [r7, #0]
 8001818:	2b02      	cmp	r3, #2
 800181a:	d129      	bne.n	8001870 <xQueueGenericSend+0x130>
                            }
                        }
                    }
                #else /* configUSE_QUEUE_SETS */
                    {
                        xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800181c:	683a      	ldr	r2, [r7, #0]
 800181e:	68b9      	ldr	r1, [r7, #8]
 8001820:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8001822:	f000 fa55 	bl	8001cd0 <prvCopyDataToQueue>
 8001826:	62f8      	str	r0, [r7, #44]	@ 0x2c

                        /* If there was a task waiting for data to arrive on the
                         * queue then unblock it now. */
                        if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8001828:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800182a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800182c:	2b00      	cmp	r3, #0
 800182e:	d010      	beq.n	8001852 <xQueueGenericSend+0x112>
                        {
                            if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8001830:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001832:	3324      	adds	r3, #36	@ 0x24
 8001834:	4618      	mov	r0, r3
 8001836:	f000 ffb9 	bl	80027ac <xTaskRemoveFromEventList>
 800183a:	4603      	mov	r3, r0
 800183c:	2b00      	cmp	r3, #0
 800183e:	d013      	beq.n	8001868 <xQueueGenericSend+0x128>
                            {
                                /* The unblocked task has a priority higher than
                                 * our own so yield immediately.  Yes it is ok to do
                                 * this from within the critical section - the kernel
                                 * takes care of that. */
                                queueYIELD_IF_USING_PREEMPTION();
 8001840:	4b3f      	ldr	r3, [pc, #252]	@ (8001940 <xQueueGenericSend+0x200>)
 8001842:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8001846:	601a      	str	r2, [r3, #0]
 8001848:	f3bf 8f4f 	dsb	sy
 800184c:	f3bf 8f6f 	isb	sy
 8001850:	e00a      	b.n	8001868 <xQueueGenericSend+0x128>
                            else
                            {
                                mtCOVERAGE_TEST_MARKER();
                            }
                        }
                        else if( xYieldRequired != pdFALSE )
 8001852:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001854:	2b00      	cmp	r3, #0
 8001856:	d007      	beq.n	8001868 <xQueueGenericSend+0x128>
                        {
                            /* This path is a special case that will only get
                             * executed if the task was holding multiple mutexes and
                             * the mutexes were given back in an order that is
                             * different to that in which they were taken. */
                            queueYIELD_IF_USING_PREEMPTION();
 8001858:	4b39      	ldr	r3, [pc, #228]	@ (8001940 <xQueueGenericSend+0x200>)
 800185a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800185e:	601a      	str	r2, [r3, #0]
 8001860:	f3bf 8f4f 	dsb	sy
 8001864:	f3bf 8f6f 	isb	sy
                            mtCOVERAGE_TEST_MARKER();
                        }
                    }
                #endif /* configUSE_QUEUE_SETS */

                taskEXIT_CRITICAL();
 8001868:	f001 fbaa 	bl	8002fc0 <vPortExitCritical>
                return pdPASS;
 800186c:	2301      	movs	r3, #1
 800186e:	e063      	b.n	8001938 <xQueueGenericSend+0x1f8>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	2b00      	cmp	r3, #0
 8001874:	d103      	bne.n	800187e <xQueueGenericSend+0x13e>
                {
                    /* The queue was full and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 8001876:	f001 fba3 	bl	8002fc0 <vPortExitCritical>

                    /* Return to the original privilege level before exiting
                     * the function. */
                    traceQUEUE_SEND_FAILED( pxQueue );
                    return errQUEUE_FULL;
 800187a:	2300      	movs	r3, #0
 800187c:	e05c      	b.n	8001938 <xQueueGenericSend+0x1f8>
                }
                else if( xEntryTimeSet == pdFALSE )
 800187e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001880:	2b00      	cmp	r3, #0
 8001882:	d106      	bne.n	8001892 <xQueueGenericSend+0x152>
                {
                    /* The queue was full and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 8001884:	f107 0314 	add.w	r3, r7, #20
 8001888:	4618      	mov	r0, r3
 800188a:	f000 fff3 	bl	8002874 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 800188e:	2301      	movs	r3, #1
 8001890:	637b      	str	r3, [r7, #52]	@ 0x34
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 8001892:	f001 fb95 	bl	8002fc0 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 8001896:	f000 fd99 	bl	80023cc <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 800189a:	f001 fb5f 	bl	8002f5c <vPortEnterCritical>
 800189e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80018a0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80018a4:	b25b      	sxtb	r3, r3
 80018a6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80018aa:	d103      	bne.n	80018b4 <xQueueGenericSend+0x174>
 80018ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80018ae:	2200      	movs	r2, #0
 80018b0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80018b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80018b6:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80018ba:	b25b      	sxtb	r3, r3
 80018bc:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80018c0:	d103      	bne.n	80018ca <xQueueGenericSend+0x18a>
 80018c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80018c4:	2200      	movs	r2, #0
 80018c6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80018ca:	f001 fb79 	bl	8002fc0 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80018ce:	1d3a      	adds	r2, r7, #4
 80018d0:	f107 0314 	add.w	r3, r7, #20
 80018d4:	4611      	mov	r1, r2
 80018d6:	4618      	mov	r0, r3
 80018d8:	f000 ffe2 	bl	80028a0 <xTaskCheckForTimeOut>
 80018dc:	4603      	mov	r3, r0
 80018de:	2b00      	cmp	r3, #0
 80018e0:	d124      	bne.n	800192c <xQueueGenericSend+0x1ec>
        {
            if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80018e2:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80018e4:	f000 faec 	bl	8001ec0 <prvIsQueueFull>
 80018e8:	4603      	mov	r3, r0
 80018ea:	2b00      	cmp	r3, #0
 80018ec:	d018      	beq.n	8001920 <xQueueGenericSend+0x1e0>
            {
                traceBLOCKING_ON_QUEUE_SEND( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80018ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80018f0:	3310      	adds	r3, #16
 80018f2:	687a      	ldr	r2, [r7, #4]
 80018f4:	4611      	mov	r1, r2
 80018f6:	4618      	mov	r0, r3
 80018f8:	f000 ff32 	bl	8002760 <vTaskPlaceOnEventList>
                /* Unlocking the queue means queue events can effect the
                 * event list.  It is possible that interrupts occurring now
                 * remove this task from the event list again - but as the
                 * scheduler is suspended the task will go onto the pending
                 * ready last instead of the actual ready list. */
                prvUnlockQueue( pxQueue );
 80018fc:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80018fe:	f000 fa77 	bl	8001df0 <prvUnlockQueue>
                /* Resuming the scheduler will move tasks from the pending
                 * ready list into the ready list - so it is feasible that this
                 * task is already in a ready list before it yields - in which
                 * case the yield will not cause a context switch unless there
                 * is also a higher priority task in the pending ready list. */
                if( xTaskResumeAll() == pdFALSE )
 8001902:	f000 fd71 	bl	80023e8 <xTaskResumeAll>
 8001906:	4603      	mov	r3, r0
 8001908:	2b00      	cmp	r3, #0
 800190a:	f47f af7c 	bne.w	8001806 <xQueueGenericSend+0xc6>
                {
                    portYIELD_WITHIN_API();
 800190e:	4b0c      	ldr	r3, [pc, #48]	@ (8001940 <xQueueGenericSend+0x200>)
 8001910:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8001914:	601a      	str	r2, [r3, #0]
 8001916:	f3bf 8f4f 	dsb	sy
 800191a:	f3bf 8f6f 	isb	sy
 800191e:	e772      	b.n	8001806 <xQueueGenericSend+0xc6>
                }
            }
            else
            {
                /* Try again. */
                prvUnlockQueue( pxQueue );
 8001920:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8001922:	f000 fa65 	bl	8001df0 <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 8001926:	f000 fd5f 	bl	80023e8 <xTaskResumeAll>
 800192a:	e76c      	b.n	8001806 <xQueueGenericSend+0xc6>
            }
        }
        else
        {
            /* The timeout has expired. */
            prvUnlockQueue( pxQueue );
 800192c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800192e:	f000 fa5f 	bl	8001df0 <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 8001932:	f000 fd59 	bl	80023e8 <xTaskResumeAll>

            traceQUEUE_SEND_FAILED( pxQueue );
            return errQUEUE_FULL;
 8001936:	2300      	movs	r3, #0
        }
    } /*lint -restore */
}
 8001938:	4618      	mov	r0, r3
 800193a:	3738      	adds	r7, #56	@ 0x38
 800193c:	46bd      	mov	sp, r7
 800193e:	bd80      	pop	{r7, pc}
 8001940:	e000ed04 	.word	0xe000ed04

08001944 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue,
                          void * const pvBuffer,
                          TickType_t xTicksToWait )
{
 8001944:	b580      	push	{r7, lr}
 8001946:	b08c      	sub	sp, #48	@ 0x30
 8001948:	af00      	add	r7, sp, #0
 800194a:	60f8      	str	r0, [r7, #12]
 800194c:	60b9      	str	r1, [r7, #8]
 800194e:	607a      	str	r2, [r7, #4]
    BaseType_t xEntryTimeSet = pdFALSE;
 8001950:	2300      	movs	r3, #0
 8001952:	62fb      	str	r3, [r7, #44]	@ 0x2c
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 8001954:	68fb      	ldr	r3, [r7, #12]
 8001956:	62bb      	str	r3, [r7, #40]	@ 0x28

    /* Check the pointer is not NULL. */
    configASSERT( ( pxQueue ) );
 8001958:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800195a:	2b00      	cmp	r3, #0
 800195c:	d10b      	bne.n	8001976 <xQueueReceive+0x32>
        __asm volatile
 800195e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001962:	f383 8811 	msr	BASEPRI, r3
 8001966:	f3bf 8f6f 	isb	sy
 800196a:	f3bf 8f4f 	dsb	sy
 800196e:	623b      	str	r3, [r7, #32]
    }
 8001970:	bf00      	nop
 8001972:	bf00      	nop
 8001974:	e7fd      	b.n	8001972 <xQueueReceive+0x2e>

    /* The buffer into which data is received can only be NULL if the data size
     * is zero (so no data is copied into the buffer). */
    configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8001976:	68bb      	ldr	r3, [r7, #8]
 8001978:	2b00      	cmp	r3, #0
 800197a:	d103      	bne.n	8001984 <xQueueReceive+0x40>
 800197c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800197e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001980:	2b00      	cmp	r3, #0
 8001982:	d101      	bne.n	8001988 <xQueueReceive+0x44>
 8001984:	2301      	movs	r3, #1
 8001986:	e000      	b.n	800198a <xQueueReceive+0x46>
 8001988:	2300      	movs	r3, #0
 800198a:	2b00      	cmp	r3, #0
 800198c:	d10b      	bne.n	80019a6 <xQueueReceive+0x62>
        __asm volatile
 800198e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001992:	f383 8811 	msr	BASEPRI, r3
 8001996:	f3bf 8f6f 	isb	sy
 800199a:	f3bf 8f4f 	dsb	sy
 800199e:	61fb      	str	r3, [r7, #28]
    }
 80019a0:	bf00      	nop
 80019a2:	bf00      	nop
 80019a4:	e7fd      	b.n	80019a2 <xQueueReceive+0x5e>

    /* Cannot block if the scheduler is suspended. */
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
        {
            configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80019a6:	f001 f8a7 	bl	8002af8 <xTaskGetSchedulerState>
 80019aa:	4603      	mov	r3, r0
 80019ac:	2b00      	cmp	r3, #0
 80019ae:	d102      	bne.n	80019b6 <xQueueReceive+0x72>
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	2b00      	cmp	r3, #0
 80019b4:	d101      	bne.n	80019ba <xQueueReceive+0x76>
 80019b6:	2301      	movs	r3, #1
 80019b8:	e000      	b.n	80019bc <xQueueReceive+0x78>
 80019ba:	2300      	movs	r3, #0
 80019bc:	2b00      	cmp	r3, #0
 80019be:	d10b      	bne.n	80019d8 <xQueueReceive+0x94>
        __asm volatile
 80019c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80019c4:	f383 8811 	msr	BASEPRI, r3
 80019c8:	f3bf 8f6f 	isb	sy
 80019cc:	f3bf 8f4f 	dsb	sy
 80019d0:	61bb      	str	r3, [r7, #24]
    }
 80019d2:	bf00      	nop
 80019d4:	bf00      	nop
 80019d6:	e7fd      	b.n	80019d4 <xQueueReceive+0x90>
    /*lint -save -e904  This function relaxes the coding standard somewhat to
     * allow return statements within the function itself.  This is done in the
     * interest of execution time efficiency. */
    for( ; ; )
    {
        taskENTER_CRITICAL();
 80019d8:	f001 fac0 	bl	8002f5c <vPortEnterCritical>
        {
            const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80019dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80019de:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80019e0:	627b      	str	r3, [r7, #36]	@ 0x24

            /* Is there data in the queue now?  To be running the calling task
             * must be the highest priority task wanting to access the queue. */
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80019e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80019e4:	2b00      	cmp	r3, #0
 80019e6:	d01f      	beq.n	8001a28 <xQueueReceive+0xe4>
            {
                /* Data available, remove one item. */
                prvCopyDataFromQueue( pxQueue, pvBuffer );
 80019e8:	68b9      	ldr	r1, [r7, #8]
 80019ea:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80019ec:	f000 f9da 	bl	8001da4 <prvCopyDataFromQueue>
                traceQUEUE_RECEIVE( pxQueue );
                pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80019f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80019f2:	1e5a      	subs	r2, r3, #1
 80019f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80019f6:	639a      	str	r2, [r3, #56]	@ 0x38

                /* There is now space in the queue, were any tasks waiting to
                 * post to the queue?  If so, unblock the highest priority waiting
                 * task. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80019f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80019fa:	691b      	ldr	r3, [r3, #16]
 80019fc:	2b00      	cmp	r3, #0
 80019fe:	d00f      	beq.n	8001a20 <xQueueReceive+0xdc>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8001a00:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001a02:	3310      	adds	r3, #16
 8001a04:	4618      	mov	r0, r3
 8001a06:	f000 fed1 	bl	80027ac <xTaskRemoveFromEventList>
 8001a0a:	4603      	mov	r3, r0
 8001a0c:	2b00      	cmp	r3, #0
 8001a0e:	d007      	beq.n	8001a20 <xQueueReceive+0xdc>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 8001a10:	4b3c      	ldr	r3, [pc, #240]	@ (8001b04 <xQueueReceive+0x1c0>)
 8001a12:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8001a16:	601a      	str	r2, [r3, #0]
 8001a18:	f3bf 8f4f 	dsb	sy
 8001a1c:	f3bf 8f6f 	isb	sy
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                taskEXIT_CRITICAL();
 8001a20:	f001 face 	bl	8002fc0 <vPortExitCritical>
                return pdPASS;
 8001a24:	2301      	movs	r3, #1
 8001a26:	e069      	b.n	8001afc <xQueueReceive+0x1b8>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	2b00      	cmp	r3, #0
 8001a2c:	d103      	bne.n	8001a36 <xQueueReceive+0xf2>
                {
                    /* The queue was empty and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 8001a2e:	f001 fac7 	bl	8002fc0 <vPortExitCritical>
                    traceQUEUE_RECEIVE_FAILED( pxQueue );
                    return errQUEUE_EMPTY;
 8001a32:	2300      	movs	r3, #0
 8001a34:	e062      	b.n	8001afc <xQueueReceive+0x1b8>
                }
                else if( xEntryTimeSet == pdFALSE )
 8001a36:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001a38:	2b00      	cmp	r3, #0
 8001a3a:	d106      	bne.n	8001a4a <xQueueReceive+0x106>
                {
                    /* The queue was empty and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 8001a3c:	f107 0310 	add.w	r3, r7, #16
 8001a40:	4618      	mov	r0, r3
 8001a42:	f000 ff17 	bl	8002874 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 8001a46:	2301      	movs	r3, #1
 8001a48:	62fb      	str	r3, [r7, #44]	@ 0x2c
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 8001a4a:	f001 fab9 	bl	8002fc0 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 8001a4e:	f000 fcbd 	bl	80023cc <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 8001a52:	f001 fa83 	bl	8002f5c <vPortEnterCritical>
 8001a56:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001a58:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8001a5c:	b25b      	sxtb	r3, r3
 8001a5e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001a62:	d103      	bne.n	8001a6c <xQueueReceive+0x128>
 8001a64:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001a66:	2200      	movs	r2, #0
 8001a68:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8001a6c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001a6e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8001a72:	b25b      	sxtb	r3, r3
 8001a74:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001a78:	d103      	bne.n	8001a82 <xQueueReceive+0x13e>
 8001a7a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001a7c:	2200      	movs	r2, #0
 8001a7e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8001a82:	f001 fa9d 	bl	8002fc0 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8001a86:	1d3a      	adds	r2, r7, #4
 8001a88:	f107 0310 	add.w	r3, r7, #16
 8001a8c:	4611      	mov	r1, r2
 8001a8e:	4618      	mov	r0, r3
 8001a90:	f000 ff06 	bl	80028a0 <xTaskCheckForTimeOut>
 8001a94:	4603      	mov	r3, r0
 8001a96:	2b00      	cmp	r3, #0
 8001a98:	d123      	bne.n	8001ae2 <xQueueReceive+0x19e>
        {
            /* The timeout has not expired.  If the queue is still empty place
             * the task on the list of tasks waiting to receive from the queue. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8001a9a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8001a9c:	f000 f9fa 	bl	8001e94 <prvIsQueueEmpty>
 8001aa0:	4603      	mov	r3, r0
 8001aa2:	2b00      	cmp	r3, #0
 8001aa4:	d017      	beq.n	8001ad6 <xQueueReceive+0x192>
            {
                traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8001aa6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001aa8:	3324      	adds	r3, #36	@ 0x24
 8001aaa:	687a      	ldr	r2, [r7, #4]
 8001aac:	4611      	mov	r1, r2
 8001aae:	4618      	mov	r0, r3
 8001ab0:	f000 fe56 	bl	8002760 <vTaskPlaceOnEventList>
                prvUnlockQueue( pxQueue );
 8001ab4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8001ab6:	f000 f99b 	bl	8001df0 <prvUnlockQueue>

                if( xTaskResumeAll() == pdFALSE )
 8001aba:	f000 fc95 	bl	80023e8 <xTaskResumeAll>
 8001abe:	4603      	mov	r3, r0
 8001ac0:	2b00      	cmp	r3, #0
 8001ac2:	d189      	bne.n	80019d8 <xQueueReceive+0x94>
                {
                    portYIELD_WITHIN_API();
 8001ac4:	4b0f      	ldr	r3, [pc, #60]	@ (8001b04 <xQueueReceive+0x1c0>)
 8001ac6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8001aca:	601a      	str	r2, [r3, #0]
 8001acc:	f3bf 8f4f 	dsb	sy
 8001ad0:	f3bf 8f6f 	isb	sy
 8001ad4:	e780      	b.n	80019d8 <xQueueReceive+0x94>
            }
            else
            {
                /* The queue contains data again.  Loop back to try and read the
                 * data. */
                prvUnlockQueue( pxQueue );
 8001ad6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8001ad8:	f000 f98a 	bl	8001df0 <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 8001adc:	f000 fc84 	bl	80023e8 <xTaskResumeAll>
 8001ae0:	e77a      	b.n	80019d8 <xQueueReceive+0x94>
        }
        else
        {
            /* Timed out.  If there is no data in the queue exit, otherwise loop
             * back and attempt to read the data. */
            prvUnlockQueue( pxQueue );
 8001ae2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8001ae4:	f000 f984 	bl	8001df0 <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 8001ae8:	f000 fc7e 	bl	80023e8 <xTaskResumeAll>

            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8001aec:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8001aee:	f000 f9d1 	bl	8001e94 <prvIsQueueEmpty>
 8001af2:	4603      	mov	r3, r0
 8001af4:	2b00      	cmp	r3, #0
 8001af6:	f43f af6f 	beq.w	80019d8 <xQueueReceive+0x94>
            {
                traceQUEUE_RECEIVE_FAILED( pxQueue );
                return errQUEUE_EMPTY;
 8001afa:	2300      	movs	r3, #0
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    } /*lint -restore */
}
 8001afc:	4618      	mov	r0, r3
 8001afe:	3730      	adds	r7, #48	@ 0x30
 8001b00:	46bd      	mov	sp, r7
 8001b02:	bd80      	pop	{r7, pc}
 8001b04:	e000ed04 	.word	0xe000ed04

08001b08 <xQueuePeek>:
/*-----------------------------------------------------------*/

BaseType_t xQueuePeek( QueueHandle_t xQueue,
                       void * const pvBuffer,
                       TickType_t xTicksToWait )
{
 8001b08:	b580      	push	{r7, lr}
 8001b0a:	b08e      	sub	sp, #56	@ 0x38
 8001b0c:	af00      	add	r7, sp, #0
 8001b0e:	60f8      	str	r0, [r7, #12]
 8001b10:	60b9      	str	r1, [r7, #8]
 8001b12:	607a      	str	r2, [r7, #4]
    BaseType_t xEntryTimeSet = pdFALSE;
 8001b14:	2300      	movs	r3, #0
 8001b16:	637b      	str	r3, [r7, #52]	@ 0x34
    TimeOut_t xTimeOut;
    int8_t * pcOriginalReadPosition;
    Queue_t * const pxQueue = xQueue;
 8001b18:	68fb      	ldr	r3, [r7, #12]
 8001b1a:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Check the pointer is not NULL. */
    configASSERT( ( pxQueue ) );
 8001b1c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001b1e:	2b00      	cmp	r3, #0
 8001b20:	d10b      	bne.n	8001b3a <xQueuePeek+0x32>
        __asm volatile
 8001b22:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001b26:	f383 8811 	msr	BASEPRI, r3
 8001b2a:	f3bf 8f6f 	isb	sy
 8001b2e:	f3bf 8f4f 	dsb	sy
 8001b32:	627b      	str	r3, [r7, #36]	@ 0x24
    }
 8001b34:	bf00      	nop
 8001b36:	bf00      	nop
 8001b38:	e7fd      	b.n	8001b36 <xQueuePeek+0x2e>

    /* The buffer into which data is received can only be NULL if the data size
     * is zero (so no data is copied into the buffer. */
    configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8001b3a:	68bb      	ldr	r3, [r7, #8]
 8001b3c:	2b00      	cmp	r3, #0
 8001b3e:	d103      	bne.n	8001b48 <xQueuePeek+0x40>
 8001b40:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001b42:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b44:	2b00      	cmp	r3, #0
 8001b46:	d101      	bne.n	8001b4c <xQueuePeek+0x44>
 8001b48:	2301      	movs	r3, #1
 8001b4a:	e000      	b.n	8001b4e <xQueuePeek+0x46>
 8001b4c:	2300      	movs	r3, #0
 8001b4e:	2b00      	cmp	r3, #0
 8001b50:	d10b      	bne.n	8001b6a <xQueuePeek+0x62>
        __asm volatile
 8001b52:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001b56:	f383 8811 	msr	BASEPRI, r3
 8001b5a:	f3bf 8f6f 	isb	sy
 8001b5e:	f3bf 8f4f 	dsb	sy
 8001b62:	623b      	str	r3, [r7, #32]
    }
 8001b64:	bf00      	nop
 8001b66:	bf00      	nop
 8001b68:	e7fd      	b.n	8001b66 <xQueuePeek+0x5e>

    /* Cannot block if the scheduler is suspended. */
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
        {
            configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8001b6a:	f000 ffc5 	bl	8002af8 <xTaskGetSchedulerState>
 8001b6e:	4603      	mov	r3, r0
 8001b70:	2b00      	cmp	r3, #0
 8001b72:	d102      	bne.n	8001b7a <xQueuePeek+0x72>
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	2b00      	cmp	r3, #0
 8001b78:	d101      	bne.n	8001b7e <xQueuePeek+0x76>
 8001b7a:	2301      	movs	r3, #1
 8001b7c:	e000      	b.n	8001b80 <xQueuePeek+0x78>
 8001b7e:	2300      	movs	r3, #0
 8001b80:	2b00      	cmp	r3, #0
 8001b82:	d10b      	bne.n	8001b9c <xQueuePeek+0x94>
        __asm volatile
 8001b84:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001b88:	f383 8811 	msr	BASEPRI, r3
 8001b8c:	f3bf 8f6f 	isb	sy
 8001b90:	f3bf 8f4f 	dsb	sy
 8001b94:	61fb      	str	r3, [r7, #28]
    }
 8001b96:	bf00      	nop
 8001b98:	bf00      	nop
 8001b9a:	e7fd      	b.n	8001b98 <xQueuePeek+0x90>
    /*lint -save -e904  This function relaxes the coding standard somewhat to
     * allow return statements within the function itself.  This is done in the
     * interest of execution time efficiency. */
    for( ; ; )
    {
        taskENTER_CRITICAL();
 8001b9c:	f001 f9de 	bl	8002f5c <vPortEnterCritical>
        {
            const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8001ba0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001ba2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001ba4:	62fb      	str	r3, [r7, #44]	@ 0x2c

            /* Is there data in the queue now?  To be running the calling task
             * must be the highest priority task wanting to access the queue. */
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8001ba6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001ba8:	2b00      	cmp	r3, #0
 8001baa:	d021      	beq.n	8001bf0 <xQueuePeek+0xe8>
            {
                /* Remember the read position so it can be reset after the data
                 * is read from the queue as this function is only peeking the
                 * data, not removing it. */
                pcOriginalReadPosition = pxQueue->u.xQueue.pcReadFrom;
 8001bac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001bae:	68db      	ldr	r3, [r3, #12]
 8001bb0:	62bb      	str	r3, [r7, #40]	@ 0x28

                prvCopyDataFromQueue( pxQueue, pvBuffer );
 8001bb2:	68b9      	ldr	r1, [r7, #8]
 8001bb4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8001bb6:	f000 f8f5 	bl	8001da4 <prvCopyDataFromQueue>
                traceQUEUE_PEEK( pxQueue );

                /* The data is not being removed, so reset the read pointer. */
                pxQueue->u.xQueue.pcReadFrom = pcOriginalReadPosition;
 8001bba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001bbc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001bbe:	60da      	str	r2, [r3, #12]

                /* The data is being left in the queue, so see if there are
                 * any other tasks waiting for the data. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8001bc0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001bc2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001bc4:	2b00      	cmp	r3, #0
 8001bc6:	d00f      	beq.n	8001be8 <xQueuePeek+0xe0>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8001bc8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001bca:	3324      	adds	r3, #36	@ 0x24
 8001bcc:	4618      	mov	r0, r3
 8001bce:	f000 fded 	bl	80027ac <xTaskRemoveFromEventList>
 8001bd2:	4603      	mov	r3, r0
 8001bd4:	2b00      	cmp	r3, #0
 8001bd6:	d007      	beq.n	8001be8 <xQueuePeek+0xe0>
                    {
                        /* The task waiting has a higher priority than this task. */
                        queueYIELD_IF_USING_PREEMPTION();
 8001bd8:	4b3c      	ldr	r3, [pc, #240]	@ (8001ccc <xQueuePeek+0x1c4>)
 8001bda:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8001bde:	601a      	str	r2, [r3, #0]
 8001be0:	f3bf 8f4f 	dsb	sy
 8001be4:	f3bf 8f6f 	isb	sy
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                taskEXIT_CRITICAL();
 8001be8:	f001 f9ea 	bl	8002fc0 <vPortExitCritical>
                return pdPASS;
 8001bec:	2301      	movs	r3, #1
 8001bee:	e069      	b.n	8001cc4 <xQueuePeek+0x1bc>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	2b00      	cmp	r3, #0
 8001bf4:	d103      	bne.n	8001bfe <xQueuePeek+0xf6>
                {
                    /* The queue was empty and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 8001bf6:	f001 f9e3 	bl	8002fc0 <vPortExitCritical>
                    traceQUEUE_PEEK_FAILED( pxQueue );
                    return errQUEUE_EMPTY;
 8001bfa:	2300      	movs	r3, #0
 8001bfc:	e062      	b.n	8001cc4 <xQueuePeek+0x1bc>
                }
                else if( xEntryTimeSet == pdFALSE )
 8001bfe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001c00:	2b00      	cmp	r3, #0
 8001c02:	d106      	bne.n	8001c12 <xQueuePeek+0x10a>
                {
                    /* The queue was empty and a block time was specified so
                     * configure the timeout structure ready to enter the blocked
                     * state. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 8001c04:	f107 0314 	add.w	r3, r7, #20
 8001c08:	4618      	mov	r0, r3
 8001c0a:	f000 fe33 	bl	8002874 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 8001c0e:	2301      	movs	r3, #1
 8001c10:	637b      	str	r3, [r7, #52]	@ 0x34
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 8001c12:	f001 f9d5 	bl	8002fc0 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 8001c16:	f000 fbd9 	bl	80023cc <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 8001c1a:	f001 f99f 	bl	8002f5c <vPortEnterCritical>
 8001c1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001c20:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8001c24:	b25b      	sxtb	r3, r3
 8001c26:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001c2a:	d103      	bne.n	8001c34 <xQueuePeek+0x12c>
 8001c2c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001c2e:	2200      	movs	r2, #0
 8001c30:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8001c34:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001c36:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8001c3a:	b25b      	sxtb	r3, r3
 8001c3c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001c40:	d103      	bne.n	8001c4a <xQueuePeek+0x142>
 8001c42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001c44:	2200      	movs	r2, #0
 8001c46:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8001c4a:	f001 f9b9 	bl	8002fc0 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8001c4e:	1d3a      	adds	r2, r7, #4
 8001c50:	f107 0314 	add.w	r3, r7, #20
 8001c54:	4611      	mov	r1, r2
 8001c56:	4618      	mov	r0, r3
 8001c58:	f000 fe22 	bl	80028a0 <xTaskCheckForTimeOut>
 8001c5c:	4603      	mov	r3, r0
 8001c5e:	2b00      	cmp	r3, #0
 8001c60:	d123      	bne.n	8001caa <xQueuePeek+0x1a2>
        {
            /* Timeout has not expired yet, check to see if there is data in the
            * queue now, and if not enter the Blocked state to wait for data. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8001c62:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8001c64:	f000 f916 	bl	8001e94 <prvIsQueueEmpty>
 8001c68:	4603      	mov	r3, r0
 8001c6a:	2b00      	cmp	r3, #0
 8001c6c:	d017      	beq.n	8001c9e <xQueuePeek+0x196>
            {
                traceBLOCKING_ON_QUEUE_PEEK( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8001c6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001c70:	3324      	adds	r3, #36	@ 0x24
 8001c72:	687a      	ldr	r2, [r7, #4]
 8001c74:	4611      	mov	r1, r2
 8001c76:	4618      	mov	r0, r3
 8001c78:	f000 fd72 	bl	8002760 <vTaskPlaceOnEventList>
                prvUnlockQueue( pxQueue );
 8001c7c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8001c7e:	f000 f8b7 	bl	8001df0 <prvUnlockQueue>

                if( xTaskResumeAll() == pdFALSE )
 8001c82:	f000 fbb1 	bl	80023e8 <xTaskResumeAll>
 8001c86:	4603      	mov	r3, r0
 8001c88:	2b00      	cmp	r3, #0
 8001c8a:	d187      	bne.n	8001b9c <xQueuePeek+0x94>
                {
                    portYIELD_WITHIN_API();
 8001c8c:	4b0f      	ldr	r3, [pc, #60]	@ (8001ccc <xQueuePeek+0x1c4>)
 8001c8e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8001c92:	601a      	str	r2, [r3, #0]
 8001c94:	f3bf 8f4f 	dsb	sy
 8001c98:	f3bf 8f6f 	isb	sy
 8001c9c:	e77e      	b.n	8001b9c <xQueuePeek+0x94>
            }
            else
            {
                /* There is data in the queue now, so don't enter the blocked
                 * state, instead return to try and obtain the data. */
                prvUnlockQueue( pxQueue );
 8001c9e:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8001ca0:	f000 f8a6 	bl	8001df0 <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 8001ca4:	f000 fba0 	bl	80023e8 <xTaskResumeAll>
 8001ca8:	e778      	b.n	8001b9c <xQueuePeek+0x94>
        }
        else
        {
            /* The timeout has expired.  If there is still no data in the queue
             * exit, otherwise go back and try to read the data again. */
            prvUnlockQueue( pxQueue );
 8001caa:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8001cac:	f000 f8a0 	bl	8001df0 <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 8001cb0:	f000 fb9a 	bl	80023e8 <xTaskResumeAll>

            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8001cb4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8001cb6:	f000 f8ed 	bl	8001e94 <prvIsQueueEmpty>
 8001cba:	4603      	mov	r3, r0
 8001cbc:	2b00      	cmp	r3, #0
 8001cbe:	f43f af6d 	beq.w	8001b9c <xQueuePeek+0x94>
            {
                traceQUEUE_PEEK_FAILED( pxQueue );
                return errQUEUE_EMPTY;
 8001cc2:	2300      	movs	r3, #0
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    } /*lint -restore */
}
 8001cc4:	4618      	mov	r0, r3
 8001cc6:	3738      	adds	r7, #56	@ 0x38
 8001cc8:	46bd      	mov	sp, r7
 8001cca:	bd80      	pop	{r7, pc}
 8001ccc:	e000ed04 	.word	0xe000ed04

08001cd0 <prvCopyDataToQueue>:
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue,
                                      const void * pvItemToQueue,
                                      const BaseType_t xPosition )
{
 8001cd0:	b580      	push	{r7, lr}
 8001cd2:	b086      	sub	sp, #24
 8001cd4:	af00      	add	r7, sp, #0
 8001cd6:	60f8      	str	r0, [r7, #12]
 8001cd8:	60b9      	str	r1, [r7, #8]
 8001cda:	607a      	str	r2, [r7, #4]
    BaseType_t xReturn = pdFALSE;
 8001cdc:	2300      	movs	r3, #0
 8001cde:	617b      	str	r3, [r7, #20]
    UBaseType_t uxMessagesWaiting;

    /* This function is called from a critical section. */

    uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8001ce0:	68fb      	ldr	r3, [r7, #12]
 8001ce2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001ce4:	613b      	str	r3, [r7, #16]

    if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8001ce6:	68fb      	ldr	r3, [r7, #12]
 8001ce8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001cea:	2b00      	cmp	r3, #0
 8001cec:	d10d      	bne.n	8001d0a <prvCopyDataToQueue+0x3a>
    {
        #if ( configUSE_MUTEXES == 1 )
            {
                if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8001cee:	68fb      	ldr	r3, [r7, #12]
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	2b00      	cmp	r3, #0
 8001cf4:	d14d      	bne.n	8001d92 <prvCopyDataToQueue+0xc2>
                {
                    /* The mutex is no longer being held. */
                    xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8001cf6:	68fb      	ldr	r3, [r7, #12]
 8001cf8:	689b      	ldr	r3, [r3, #8]
 8001cfa:	4618      	mov	r0, r3
 8001cfc:	f000 ff1a 	bl	8002b34 <xTaskPriorityDisinherit>
 8001d00:	6178      	str	r0, [r7, #20]
                    pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8001d02:	68fb      	ldr	r3, [r7, #12]
 8001d04:	2200      	movs	r2, #0
 8001d06:	609a      	str	r2, [r3, #8]
 8001d08:	e043      	b.n	8001d92 <prvCopyDataToQueue+0xc2>
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        #endif /* configUSE_MUTEXES */
    }
    else if( xPosition == queueSEND_TO_BACK )
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	2b00      	cmp	r3, #0
 8001d0e:	d119      	bne.n	8001d44 <prvCopyDataToQueue+0x74>
    {
        ( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8001d10:	68fb      	ldr	r3, [r7, #12]
 8001d12:	6858      	ldr	r0, [r3, #4]
 8001d14:	68fb      	ldr	r3, [r7, #12]
 8001d16:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d18:	461a      	mov	r2, r3
 8001d1a:	68b9      	ldr	r1, [r7, #8]
 8001d1c:	f001 fcbc 	bl	8003698 <memcpy>
        pxQueue->pcWriteTo += pxQueue->uxItemSize;                                                       /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8001d20:	68fb      	ldr	r3, [r7, #12]
 8001d22:	685a      	ldr	r2, [r3, #4]
 8001d24:	68fb      	ldr	r3, [r7, #12]
 8001d26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d28:	441a      	add	r2, r3
 8001d2a:	68fb      	ldr	r3, [r7, #12]
 8001d2c:	605a      	str	r2, [r3, #4]

        if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail )                                             /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8001d2e:	68fb      	ldr	r3, [r7, #12]
 8001d30:	685a      	ldr	r2, [r3, #4]
 8001d32:	68fb      	ldr	r3, [r7, #12]
 8001d34:	689b      	ldr	r3, [r3, #8]
 8001d36:	429a      	cmp	r2, r3
 8001d38:	d32b      	bcc.n	8001d92 <prvCopyDataToQueue+0xc2>
        {
            pxQueue->pcWriteTo = pxQueue->pcHead;
 8001d3a:	68fb      	ldr	r3, [r7, #12]
 8001d3c:	681a      	ldr	r2, [r3, #0]
 8001d3e:	68fb      	ldr	r3, [r7, #12]
 8001d40:	605a      	str	r2, [r3, #4]
 8001d42:	e026      	b.n	8001d92 <prvCopyDataToQueue+0xc2>
            mtCOVERAGE_TEST_MARKER();
        }
    }
    else
    {
        ( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8001d44:	68fb      	ldr	r3, [r7, #12]
 8001d46:	68d8      	ldr	r0, [r3, #12]
 8001d48:	68fb      	ldr	r3, [r7, #12]
 8001d4a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d4c:	461a      	mov	r2, r3
 8001d4e:	68b9      	ldr	r1, [r7, #8]
 8001d50:	f001 fca2 	bl	8003698 <memcpy>
        pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8001d54:	68fb      	ldr	r3, [r7, #12]
 8001d56:	68da      	ldr	r2, [r3, #12]
 8001d58:	68fb      	ldr	r3, [r7, #12]
 8001d5a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d5c:	425b      	negs	r3, r3
 8001d5e:	441a      	add	r2, r3
 8001d60:	68fb      	ldr	r3, [r7, #12]
 8001d62:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8001d64:	68fb      	ldr	r3, [r7, #12]
 8001d66:	68da      	ldr	r2, [r3, #12]
 8001d68:	68fb      	ldr	r3, [r7, #12]
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	429a      	cmp	r2, r3
 8001d6e:	d207      	bcs.n	8001d80 <prvCopyDataToQueue+0xb0>
        {
            pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8001d70:	68fb      	ldr	r3, [r7, #12]
 8001d72:	689a      	ldr	r2, [r3, #8]
 8001d74:	68fb      	ldr	r3, [r7, #12]
 8001d76:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d78:	425b      	negs	r3, r3
 8001d7a:	441a      	add	r2, r3
 8001d7c:	68fb      	ldr	r3, [r7, #12]
 8001d7e:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        if( xPosition == queueOVERWRITE )
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	2b02      	cmp	r3, #2
 8001d84:	d105      	bne.n	8001d92 <prvCopyDataToQueue+0xc2>
        {
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8001d86:	693b      	ldr	r3, [r7, #16]
 8001d88:	2b00      	cmp	r3, #0
 8001d8a:	d002      	beq.n	8001d92 <prvCopyDataToQueue+0xc2>
            {
                /* An item is not being added but overwritten, so subtract
                 * one from the recorded number of items in the queue so when
                 * one is added again below the number of recorded items remains
                 * correct. */
                --uxMessagesWaiting;
 8001d8c:	693b      	ldr	r3, [r7, #16]
 8001d8e:	3b01      	subs	r3, #1
 8001d90:	613b      	str	r3, [r7, #16]
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }

    pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8001d92:	693b      	ldr	r3, [r7, #16]
 8001d94:	1c5a      	adds	r2, r3, #1
 8001d96:	68fb      	ldr	r3, [r7, #12]
 8001d98:	639a      	str	r2, [r3, #56]	@ 0x38

    return xReturn;
 8001d9a:	697b      	ldr	r3, [r7, #20]
}
 8001d9c:	4618      	mov	r0, r3
 8001d9e:	3718      	adds	r7, #24
 8001da0:	46bd      	mov	sp, r7
 8001da2:	bd80      	pop	{r7, pc}

08001da4 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue,
                                  void * const pvBuffer )
{
 8001da4:	b580      	push	{r7, lr}
 8001da6:	b082      	sub	sp, #8
 8001da8:	af00      	add	r7, sp, #0
 8001daa:	6078      	str	r0, [r7, #4]
 8001dac:	6039      	str	r1, [r7, #0]
    if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001db2:	2b00      	cmp	r3, #0
 8001db4:	d018      	beq.n	8001de8 <prvCopyDataFromQueue+0x44>
    {
        pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize;           /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	68da      	ldr	r2, [r3, #12]
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001dbe:	441a      	add	r2, r3
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	68da      	ldr	r2, [r3, #12]
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	689b      	ldr	r3, [r3, #8]
 8001dcc:	429a      	cmp	r2, r3
 8001dce:	d303      	bcc.n	8001dd8 <prvCopyDataFromQueue+0x34>
        {
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	681a      	ldr	r2, [r3, #0]
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        ( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	68d9      	ldr	r1, [r3, #12]
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001de0:	461a      	mov	r2, r3
 8001de2:	6838      	ldr	r0, [r7, #0]
 8001de4:	f001 fc58 	bl	8003698 <memcpy>
    }
}
 8001de8:	bf00      	nop
 8001dea:	3708      	adds	r7, #8
 8001dec:	46bd      	mov	sp, r7
 8001dee:	bd80      	pop	{r7, pc}

08001df0 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8001df0:	b580      	push	{r7, lr}
 8001df2:	b084      	sub	sp, #16
 8001df4:	af00      	add	r7, sp, #0
 8001df6:	6078      	str	r0, [r7, #4]

    /* The lock counts contains the number of extra data items placed or
     * removed from the queue while the queue was locked.  When a queue is
     * locked items can be added or removed, but the event lists cannot be
     * updated. */
    taskENTER_CRITICAL();
 8001df8:	f001 f8b0 	bl	8002f5c <vPortEnterCritical>
    {
        int8_t cTxLock = pxQueue->cTxLock;
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8001e02:	73fb      	strb	r3, [r7, #15]

        /* See if data was added to the queue while it was locked. */
        while( cTxLock > queueLOCKED_UNMODIFIED )
 8001e04:	e011      	b.n	8001e2a <prvUnlockQueue+0x3a>
                }
            #else /* configUSE_QUEUE_SETS */
                {
                    /* Tasks that are removed from the event list will get added to
                     * the pending ready list as the scheduler is still suspended. */
                    if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e0a:	2b00      	cmp	r3, #0
 8001e0c:	d012      	beq.n	8001e34 <prvUnlockQueue+0x44>
                    {
                        if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	3324      	adds	r3, #36	@ 0x24
 8001e12:	4618      	mov	r0, r3
 8001e14:	f000 fcca 	bl	80027ac <xTaskRemoveFromEventList>
 8001e18:	4603      	mov	r3, r0
 8001e1a:	2b00      	cmp	r3, #0
 8001e1c:	d001      	beq.n	8001e22 <prvUnlockQueue+0x32>
                        {
                            /* The task waiting has a higher priority so record that
                             * a context switch is required. */
                            vTaskMissedYield();
 8001e1e:	f000 fda7 	bl	8002970 <vTaskMissedYield>
                        break;
                    }
                }
            #endif /* configUSE_QUEUE_SETS */

            --cTxLock;
 8001e22:	7bfb      	ldrb	r3, [r7, #15]
 8001e24:	3b01      	subs	r3, #1
 8001e26:	b2db      	uxtb	r3, r3
 8001e28:	73fb      	strb	r3, [r7, #15]
        while( cTxLock > queueLOCKED_UNMODIFIED )
 8001e2a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001e2e:	2b00      	cmp	r3, #0
 8001e30:	dce9      	bgt.n	8001e06 <prvUnlockQueue+0x16>
 8001e32:	e000      	b.n	8001e36 <prvUnlockQueue+0x46>
                        break;
 8001e34:	bf00      	nop
        }

        pxQueue->cTxLock = queueUNLOCKED;
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	22ff      	movs	r2, #255	@ 0xff
 8001e3a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    }
    taskEXIT_CRITICAL();
 8001e3e:	f001 f8bf 	bl	8002fc0 <vPortExitCritical>

    /* Do the same for the Rx lock. */
    taskENTER_CRITICAL();
 8001e42:	f001 f88b 	bl	8002f5c <vPortEnterCritical>
    {
        int8_t cRxLock = pxQueue->cRxLock;
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8001e4c:	73bb      	strb	r3, [r7, #14]

        while( cRxLock > queueLOCKED_UNMODIFIED )
 8001e4e:	e011      	b.n	8001e74 <prvUnlockQueue+0x84>
        {
            if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	691b      	ldr	r3, [r3, #16]
 8001e54:	2b00      	cmp	r3, #0
 8001e56:	d012      	beq.n	8001e7e <prvUnlockQueue+0x8e>
            {
                if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	3310      	adds	r3, #16
 8001e5c:	4618      	mov	r0, r3
 8001e5e:	f000 fca5 	bl	80027ac <xTaskRemoveFromEventList>
 8001e62:	4603      	mov	r3, r0
 8001e64:	2b00      	cmp	r3, #0
 8001e66:	d001      	beq.n	8001e6c <prvUnlockQueue+0x7c>
                {
                    vTaskMissedYield();
 8001e68:	f000 fd82 	bl	8002970 <vTaskMissedYield>
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                --cRxLock;
 8001e6c:	7bbb      	ldrb	r3, [r7, #14]
 8001e6e:	3b01      	subs	r3, #1
 8001e70:	b2db      	uxtb	r3, r3
 8001e72:	73bb      	strb	r3, [r7, #14]
        while( cRxLock > queueLOCKED_UNMODIFIED )
 8001e74:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8001e78:	2b00      	cmp	r3, #0
 8001e7a:	dce9      	bgt.n	8001e50 <prvUnlockQueue+0x60>
 8001e7c:	e000      	b.n	8001e80 <prvUnlockQueue+0x90>
            }
            else
            {
                break;
 8001e7e:	bf00      	nop
            }
        }

        pxQueue->cRxLock = queueUNLOCKED;
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	22ff      	movs	r2, #255	@ 0xff
 8001e84:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
    }
    taskEXIT_CRITICAL();
 8001e88:	f001 f89a 	bl	8002fc0 <vPortExitCritical>
}
 8001e8c:	bf00      	nop
 8001e8e:	3710      	adds	r7, #16
 8001e90:	46bd      	mov	sp, r7
 8001e92:	bd80      	pop	{r7, pc}

08001e94 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t * pxQueue )
{
 8001e94:	b580      	push	{r7, lr}
 8001e96:	b084      	sub	sp, #16
 8001e98:	af00      	add	r7, sp, #0
 8001e9a:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 8001e9c:	f001 f85e 	bl	8002f5c <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0 )
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001ea4:	2b00      	cmp	r3, #0
 8001ea6:	d102      	bne.n	8001eae <prvIsQueueEmpty+0x1a>
        {
            xReturn = pdTRUE;
 8001ea8:	2301      	movs	r3, #1
 8001eaa:	60fb      	str	r3, [r7, #12]
 8001eac:	e001      	b.n	8001eb2 <prvIsQueueEmpty+0x1e>
        }
        else
        {
            xReturn = pdFALSE;
 8001eae:	2300      	movs	r3, #0
 8001eb0:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 8001eb2:	f001 f885 	bl	8002fc0 <vPortExitCritical>

    return xReturn;
 8001eb6:	68fb      	ldr	r3, [r7, #12]
}
 8001eb8:	4618      	mov	r0, r3
 8001eba:	3710      	adds	r7, #16
 8001ebc:	46bd      	mov	sp, r7
 8001ebe:	bd80      	pop	{r7, pc}

08001ec0 <prvIsQueueFull>:
    return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t * pxQueue )
{
 8001ec0:	b580      	push	{r7, lr}
 8001ec2:	b084      	sub	sp, #16
 8001ec4:	af00      	add	r7, sp, #0
 8001ec6:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 8001ec8:	f001 f848 	bl	8002f5c <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001ed4:	429a      	cmp	r2, r3
 8001ed6:	d102      	bne.n	8001ede <prvIsQueueFull+0x1e>
        {
            xReturn = pdTRUE;
 8001ed8:	2301      	movs	r3, #1
 8001eda:	60fb      	str	r3, [r7, #12]
 8001edc:	e001      	b.n	8001ee2 <prvIsQueueFull+0x22>
        }
        else
        {
            xReturn = pdFALSE;
 8001ede:	2300      	movs	r3, #0
 8001ee0:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 8001ee2:	f001 f86d 	bl	8002fc0 <vPortExitCritical>

    return xReturn;
 8001ee6:	68fb      	ldr	r3, [r7, #12]
}
 8001ee8:	4618      	mov	r0, r3
 8001eea:	3710      	adds	r7, #16
 8001eec:	46bd      	mov	sp, r7
 8001eee:	bd80      	pop	{r7, pc}

08001ef0 <xTaskCreate>:
                            const char * const pcName, /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
                            const configSTACK_DEPTH_TYPE usStackDepth,
                            void * const pvParameters,
                            UBaseType_t uxPriority,
                            TaskHandle_t * const pxCreatedTask )
    {
 8001ef0:	b580      	push	{r7, lr}
 8001ef2:	b08c      	sub	sp, #48	@ 0x30
 8001ef4:	af04      	add	r7, sp, #16
 8001ef6:	60f8      	str	r0, [r7, #12]
 8001ef8:	60b9      	str	r1, [r7, #8]
 8001efa:	603b      	str	r3, [r7, #0]
 8001efc:	4613      	mov	r3, r2
 8001efe:	80fb      	strh	r3, [r7, #6]
        #else /* portSTACK_GROWTH */
            {
                StackType_t * pxStack;

                /* Allocate space for the stack used by the task being created. */
                pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8001f00:	88fb      	ldrh	r3, [r7, #6]
 8001f02:	009b      	lsls	r3, r3, #2
 8001f04:	4618      	mov	r0, r3
 8001f06:	f001 f911 	bl	800312c <pvPortMalloc>
 8001f0a:	6178      	str	r0, [r7, #20]

                if( pxStack != NULL )
 8001f0c:	697b      	ldr	r3, [r7, #20]
 8001f0e:	2b00      	cmp	r3, #0
 8001f10:	d00e      	beq.n	8001f30 <xTaskCreate+0x40>
                {
                    /* Allocate space for the TCB. */
                    pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8001f12:	20a0      	movs	r0, #160	@ 0xa0
 8001f14:	f001 f90a 	bl	800312c <pvPortMalloc>
 8001f18:	61f8      	str	r0, [r7, #28]

                    if( pxNewTCB != NULL )
 8001f1a:	69fb      	ldr	r3, [r7, #28]
 8001f1c:	2b00      	cmp	r3, #0
 8001f1e:	d003      	beq.n	8001f28 <xTaskCreate+0x38>
                    {
                        /* Store the stack location in the TCB. */
                        pxNewTCB->pxStack = pxStack;
 8001f20:	69fb      	ldr	r3, [r7, #28]
 8001f22:	697a      	ldr	r2, [r7, #20]
 8001f24:	631a      	str	r2, [r3, #48]	@ 0x30
 8001f26:	e005      	b.n	8001f34 <xTaskCreate+0x44>
                    }
                    else
                    {
                        /* The stack cannot be used as the TCB was not created.  Free
                         * it again. */
                        vPortFree( pxStack );
 8001f28:	6978      	ldr	r0, [r7, #20]
 8001f2a:	f001 f9cd 	bl	80032c8 <vPortFree>
 8001f2e:	e001      	b.n	8001f34 <xTaskCreate+0x44>
                    }
                }
                else
                {
                    pxNewTCB = NULL;
 8001f30:	2300      	movs	r3, #0
 8001f32:	61fb      	str	r3, [r7, #28]
                }
            }
        #endif /* portSTACK_GROWTH */

        if( pxNewTCB != NULL )
 8001f34:	69fb      	ldr	r3, [r7, #28]
 8001f36:	2b00      	cmp	r3, #0
 8001f38:	d013      	beq.n	8001f62 <xTaskCreate+0x72>
                     * task was created dynamically in case it is later deleted. */
                    pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
                }
            #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

            prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8001f3a:	88fa      	ldrh	r2, [r7, #6]
 8001f3c:	2300      	movs	r3, #0
 8001f3e:	9303      	str	r3, [sp, #12]
 8001f40:	69fb      	ldr	r3, [r7, #28]
 8001f42:	9302      	str	r3, [sp, #8]
 8001f44:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001f46:	9301      	str	r3, [sp, #4]
 8001f48:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001f4a:	9300      	str	r3, [sp, #0]
 8001f4c:	683b      	ldr	r3, [r7, #0]
 8001f4e:	68b9      	ldr	r1, [r7, #8]
 8001f50:	68f8      	ldr	r0, [r7, #12]
 8001f52:	f000 f80f 	bl	8001f74 <prvInitialiseNewTask>
            prvAddNewTaskToReadyList( pxNewTCB );
 8001f56:	69f8      	ldr	r0, [r7, #28]
 8001f58:	f000 f8b2 	bl	80020c0 <prvAddNewTaskToReadyList>
            xReturn = pdPASS;
 8001f5c:	2301      	movs	r3, #1
 8001f5e:	61bb      	str	r3, [r7, #24]
 8001f60:	e002      	b.n	8001f68 <xTaskCreate+0x78>
        }
        else
        {
            xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8001f62:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001f66:	61bb      	str	r3, [r7, #24]
        }

        return xReturn;
 8001f68:	69bb      	ldr	r3, [r7, #24]
    }
 8001f6a:	4618      	mov	r0, r3
 8001f6c:	3720      	adds	r7, #32
 8001f6e:	46bd      	mov	sp, r7
 8001f70:	bd80      	pop	{r7, pc}
	...

08001f74 <prvInitialiseNewTask>:
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask,
                                  TCB_t * pxNewTCB,
                                  const MemoryRegion_t * const xRegions )
{
 8001f74:	b580      	push	{r7, lr}
 8001f76:	b088      	sub	sp, #32
 8001f78:	af00      	add	r7, sp, #0
 8001f7a:	60f8      	str	r0, [r7, #12]
 8001f7c:	60b9      	str	r1, [r7, #8]
 8001f7e:	607a      	str	r2, [r7, #4]
 8001f80:	603b      	str	r3, [r7, #0]
     * grows from high memory to low (as per the 80x86) or vice versa.
     * portSTACK_GROWTH is used to make the result positive or negative as required
     * by the port. */
    #if ( portSTACK_GROWTH < 0 )
        {
            pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8001f82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001f84:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8001f8c:	3b01      	subs	r3, #1
 8001f8e:	009b      	lsls	r3, r3, #2
 8001f90:	4413      	add	r3, r2
 8001f92:	61bb      	str	r3, [r7, #24]
            pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8001f94:	69bb      	ldr	r3, [r7, #24]
 8001f96:	f023 0307 	bic.w	r3, r3, #7
 8001f9a:	61bb      	str	r3, [r7, #24]

            /* Check the alignment of the calculated top of stack is correct. */
            configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8001f9c:	69bb      	ldr	r3, [r7, #24]
 8001f9e:	f003 0307 	and.w	r3, r3, #7
 8001fa2:	2b00      	cmp	r3, #0
 8001fa4:	d00b      	beq.n	8001fbe <prvInitialiseNewTask+0x4a>
        __asm volatile
 8001fa6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001faa:	f383 8811 	msr	BASEPRI, r3
 8001fae:	f3bf 8f6f 	isb	sy
 8001fb2:	f3bf 8f4f 	dsb	sy
 8001fb6:	617b      	str	r3, [r7, #20]
    }
 8001fb8:	bf00      	nop
 8001fba:	bf00      	nop
 8001fbc:	e7fd      	b.n	8001fba <prvInitialiseNewTask+0x46>
            pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
        }
    #endif /* portSTACK_GROWTH */

    /* Store the task name in the TCB. */
    if( pcName != NULL )
 8001fbe:	68bb      	ldr	r3, [r7, #8]
 8001fc0:	2b00      	cmp	r3, #0
 8001fc2:	d01f      	beq.n	8002004 <prvInitialiseNewTask+0x90>
    {
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8001fc4:	2300      	movs	r3, #0
 8001fc6:	61fb      	str	r3, [r7, #28]
 8001fc8:	e012      	b.n	8001ff0 <prvInitialiseNewTask+0x7c>
        {
            pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8001fca:	68ba      	ldr	r2, [r7, #8]
 8001fcc:	69fb      	ldr	r3, [r7, #28]
 8001fce:	4413      	add	r3, r2
 8001fd0:	7819      	ldrb	r1, [r3, #0]
 8001fd2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001fd4:	69fb      	ldr	r3, [r7, #28]
 8001fd6:	4413      	add	r3, r2
 8001fd8:	3334      	adds	r3, #52	@ 0x34
 8001fda:	460a      	mov	r2, r1
 8001fdc:	701a      	strb	r2, [r3, #0]

            /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
             * configMAX_TASK_NAME_LEN characters just in case the memory after the
             * string is not accessible (extremely unlikely). */
            if( pcName[ x ] == ( char ) 0x00 )
 8001fde:	68ba      	ldr	r2, [r7, #8]
 8001fe0:	69fb      	ldr	r3, [r7, #28]
 8001fe2:	4413      	add	r3, r2
 8001fe4:	781b      	ldrb	r3, [r3, #0]
 8001fe6:	2b00      	cmp	r3, #0
 8001fe8:	d006      	beq.n	8001ff8 <prvInitialiseNewTask+0x84>
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8001fea:	69fb      	ldr	r3, [r7, #28]
 8001fec:	3301      	adds	r3, #1
 8001fee:	61fb      	str	r3, [r7, #28]
 8001ff0:	69fb      	ldr	r3, [r7, #28]
 8001ff2:	2b0f      	cmp	r3, #15
 8001ff4:	d9e9      	bls.n	8001fca <prvInitialiseNewTask+0x56>
 8001ff6:	e000      	b.n	8001ffa <prvInitialiseNewTask+0x86>
            {
                break;
 8001ff8:	bf00      	nop
            }
        }

        /* Ensure the name string is terminated in the case that the string length
         * was greater or equal to configMAX_TASK_NAME_LEN. */
        pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8001ffa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001ffc:	2200      	movs	r2, #0
 8001ffe:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8002002:	e003      	b.n	800200c <prvInitialiseNewTask+0x98>
    }
    else
    {
        /* The task has not been given a name, so just ensure there is a NULL
         * terminator when it is read out. */
        pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8002004:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002006:	2200      	movs	r2, #0
 8002008:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    /* This is used as an array index so must ensure it's not too large.  First
     * remove the privilege bit if one is present. */
    if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800200c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800200e:	2b06      	cmp	r3, #6
 8002010:	d901      	bls.n	8002016 <prvInitialiseNewTask+0xa2>
    {
        uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8002012:	2306      	movs	r3, #6
 8002014:	62bb      	str	r3, [r7, #40]	@ 0x28
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxNewTCB->uxPriority = uxPriority;
 8002016:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002018:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800201a:	62da      	str	r2, [r3, #44]	@ 0x2c
    #if ( configUSE_MUTEXES == 1 )
        {
            pxNewTCB->uxBasePriority = uxPriority;
 800201c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800201e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002020:	645a      	str	r2, [r3, #68]	@ 0x44
            pxNewTCB->uxMutexesHeld = 0;
 8002022:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002024:	2200      	movs	r2, #0
 8002026:	649a      	str	r2, [r3, #72]	@ 0x48
        }
    #endif /* configUSE_MUTEXES */

    vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8002028:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800202a:	3304      	adds	r3, #4
 800202c:	4618      	mov	r0, r3
 800202e:	f7ff fa16 	bl	800145e <vListInitialiseItem>
    vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8002032:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002034:	3318      	adds	r3, #24
 8002036:	4618      	mov	r0, r3
 8002038:	f7ff fa11 	bl	800145e <vListInitialiseItem>

    /* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
     * back to  the containing TCB from a generic item in a list. */
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800203c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800203e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002040:	611a      	str	r2, [r3, #16]

    /* Event lists are always in priority order. */
    listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002042:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002044:	f1c3 0207 	rsb	r2, r3, #7
 8002048:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800204a:	619a      	str	r2, [r3, #24]
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800204c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800204e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002050:	625a      	str	r2, [r3, #36]	@ 0x24
        }
    #endif

    #if ( configUSE_TASK_NOTIFICATIONS == 1 )
        {
            memset( ( void * ) &( pxNewTCB->ulNotifiedValue[ 0 ] ), 0x00, sizeof( pxNewTCB->ulNotifiedValue ) );
 8002052:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002054:	3398      	adds	r3, #152	@ 0x98
 8002056:	2204      	movs	r2, #4
 8002058:	2100      	movs	r1, #0
 800205a:	4618      	mov	r0, r3
 800205c:	f001 fa8a 	bl	8003574 <memset>
            memset( ( void * ) &( pxNewTCB->ucNotifyState[ 0 ] ), 0x00, sizeof( pxNewTCB->ucNotifyState ) );
 8002060:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002062:	339c      	adds	r3, #156	@ 0x9c
 8002064:	2201      	movs	r2, #1
 8002066:	2100      	movs	r1, #0
 8002068:	4618      	mov	r0, r3
 800206a:	f001 fa83 	bl	8003574 <memset>
    #if ( configUSE_NEWLIB_REENTRANT == 1 )
        {
            /* Initialise this task's Newlib reent structure.
             * See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
             * for additional information. */
            _REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800206e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002070:	334c      	adds	r3, #76	@ 0x4c
 8002072:	224c      	movs	r2, #76	@ 0x4c
 8002074:	2100      	movs	r1, #0
 8002076:	4618      	mov	r0, r3
 8002078:	f001 fa7c 	bl	8003574 <memset>
 800207c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800207e:	4a0d      	ldr	r2, [pc, #52]	@ (80020b4 <prvInitialiseNewTask+0x140>)
 8002080:	651a      	str	r2, [r3, #80]	@ 0x50
 8002082:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002084:	4a0c      	ldr	r2, [pc, #48]	@ (80020b8 <prvInitialiseNewTask+0x144>)
 8002086:	655a      	str	r2, [r3, #84]	@ 0x54
 8002088:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800208a:	4a0c      	ldr	r2, [pc, #48]	@ (80020bc <prvInitialiseNewTask+0x148>)
 800208c:	659a      	str	r2, [r3, #88]	@ 0x58
                        }
                    #endif /* portSTACK_GROWTH */
                }
            #else /* portHAS_STACK_OVERFLOW_CHECKING */
                {
                    pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800208e:	683a      	ldr	r2, [r7, #0]
 8002090:	68f9      	ldr	r1, [r7, #12]
 8002092:	69b8      	ldr	r0, [r7, #24]
 8002094:	f000 fe30 	bl	8002cf8 <pxPortInitialiseStack>
 8002098:	4602      	mov	r2, r0
 800209a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800209c:	601a      	str	r2, [r3, #0]
                }
            #endif /* portHAS_STACK_OVERFLOW_CHECKING */
        }
    #endif /* portUSING_MPU_WRAPPERS */

    if( pxCreatedTask != NULL )
 800209e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80020a0:	2b00      	cmp	r3, #0
 80020a2:	d002      	beq.n	80020aa <prvInitialiseNewTask+0x136>
    {
        /* Pass the handle out in an anonymous way.  The handle can be used to
         * change the created task's priority, delete the created task, etc.*/
        *pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80020a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80020a6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80020a8:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 80020aa:	bf00      	nop
 80020ac:	3720      	adds	r7, #32
 80020ae:	46bd      	mov	sp, r7
 80020b0:	bd80      	pop	{r7, pc}
 80020b2:	bf00      	nop
 80020b4:	20003dec 	.word	0x20003dec
 80020b8:	20003e54 	.word	0x20003e54
 80020bc:	20003ebc 	.word	0x20003ebc

080020c0 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
{
 80020c0:	b580      	push	{r7, lr}
 80020c2:	b082      	sub	sp, #8
 80020c4:	af00      	add	r7, sp, #0
 80020c6:	6078      	str	r0, [r7, #4]
    /* Ensure interrupts don't access the task lists while the lists are being
     * updated. */
    taskENTER_CRITICAL();
 80020c8:	f000 ff48 	bl	8002f5c <vPortEnterCritical>
    {
        uxCurrentNumberOfTasks++;
 80020cc:	4b2a      	ldr	r3, [pc, #168]	@ (8002178 <prvAddNewTaskToReadyList+0xb8>)
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	3301      	adds	r3, #1
 80020d2:	4a29      	ldr	r2, [pc, #164]	@ (8002178 <prvAddNewTaskToReadyList+0xb8>)
 80020d4:	6013      	str	r3, [r2, #0]

        if( pxCurrentTCB == NULL )
 80020d6:	4b29      	ldr	r3, [pc, #164]	@ (800217c <prvAddNewTaskToReadyList+0xbc>)
 80020d8:	681b      	ldr	r3, [r3, #0]
 80020da:	2b00      	cmp	r3, #0
 80020dc:	d109      	bne.n	80020f2 <prvAddNewTaskToReadyList+0x32>
        {
            /* There are no other tasks, or all the other tasks are in
             * the suspended state - make this the current task. */
            pxCurrentTCB = pxNewTCB;
 80020de:	4a27      	ldr	r2, [pc, #156]	@ (800217c <prvAddNewTaskToReadyList+0xbc>)
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	6013      	str	r3, [r2, #0]

            if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80020e4:	4b24      	ldr	r3, [pc, #144]	@ (8002178 <prvAddNewTaskToReadyList+0xb8>)
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	2b01      	cmp	r3, #1
 80020ea:	d110      	bne.n	800210e <prvAddNewTaskToReadyList+0x4e>
            {
                /* This is the first task to be created so do the preliminary
                 * initialisation required.  We will not recover if this call
                 * fails, but we will report the failure. */
                prvInitialiseTaskLists();
 80020ec:	f000 fc64 	bl	80029b8 <prvInitialiseTaskLists>
 80020f0:	e00d      	b.n	800210e <prvAddNewTaskToReadyList+0x4e>
        else
        {
            /* If the scheduler is not already running, make this task the
             * current task if it is the highest priority task to be created
             * so far. */
            if( xSchedulerRunning == pdFALSE )
 80020f2:	4b23      	ldr	r3, [pc, #140]	@ (8002180 <prvAddNewTaskToReadyList+0xc0>)
 80020f4:	681b      	ldr	r3, [r3, #0]
 80020f6:	2b00      	cmp	r3, #0
 80020f8:	d109      	bne.n	800210e <prvAddNewTaskToReadyList+0x4e>
            {
                if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80020fa:	4b20      	ldr	r3, [pc, #128]	@ (800217c <prvAddNewTaskToReadyList+0xbc>)
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002104:	429a      	cmp	r2, r3
 8002106:	d802      	bhi.n	800210e <prvAddNewTaskToReadyList+0x4e>
                {
                    pxCurrentTCB = pxNewTCB;
 8002108:	4a1c      	ldr	r2, [pc, #112]	@ (800217c <prvAddNewTaskToReadyList+0xbc>)
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	6013      	str	r3, [r2, #0]
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }

        uxTaskNumber++;
 800210e:	4b1d      	ldr	r3, [pc, #116]	@ (8002184 <prvAddNewTaskToReadyList+0xc4>)
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	3301      	adds	r3, #1
 8002114:	4a1b      	ldr	r2, [pc, #108]	@ (8002184 <prvAddNewTaskToReadyList+0xc4>)
 8002116:	6013      	str	r3, [r2, #0]
                pxNewTCB->uxTCBNumber = uxTaskNumber;
            }
        #endif /* configUSE_TRACE_FACILITY */
        traceTASK_CREATE( pxNewTCB );

        prvAddTaskToReadyList( pxNewTCB );
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800211c:	2201      	movs	r2, #1
 800211e:	409a      	lsls	r2, r3
 8002120:	4b19      	ldr	r3, [pc, #100]	@ (8002188 <prvAddNewTaskToReadyList+0xc8>)
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	4313      	orrs	r3, r2
 8002126:	4a18      	ldr	r2, [pc, #96]	@ (8002188 <prvAddNewTaskToReadyList+0xc8>)
 8002128:	6013      	str	r3, [r2, #0]
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800212e:	4613      	mov	r3, r2
 8002130:	009b      	lsls	r3, r3, #2
 8002132:	4413      	add	r3, r2
 8002134:	009b      	lsls	r3, r3, #2
 8002136:	4a15      	ldr	r2, [pc, #84]	@ (800218c <prvAddNewTaskToReadyList+0xcc>)
 8002138:	441a      	add	r2, r3
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	3304      	adds	r3, #4
 800213e:	4619      	mov	r1, r3
 8002140:	4610      	mov	r0, r2
 8002142:	f7ff f999 	bl	8001478 <vListInsertEnd>

        portSETUP_TCB( pxNewTCB );
    }
    taskEXIT_CRITICAL();
 8002146:	f000 ff3b 	bl	8002fc0 <vPortExitCritical>

    if( xSchedulerRunning != pdFALSE )
 800214a:	4b0d      	ldr	r3, [pc, #52]	@ (8002180 <prvAddNewTaskToReadyList+0xc0>)
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	2b00      	cmp	r3, #0
 8002150:	d00e      	beq.n	8002170 <prvAddNewTaskToReadyList+0xb0>
    {
        /* If the created task is of a higher priority than the current task
         * then it should run now. */
        if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8002152:	4b0a      	ldr	r3, [pc, #40]	@ (800217c <prvAddNewTaskToReadyList+0xbc>)
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800215c:	429a      	cmp	r2, r3
 800215e:	d207      	bcs.n	8002170 <prvAddNewTaskToReadyList+0xb0>
        {
            taskYIELD_IF_USING_PREEMPTION();
 8002160:	4b0b      	ldr	r3, [pc, #44]	@ (8002190 <prvAddNewTaskToReadyList+0xd0>)
 8002162:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002166:	601a      	str	r2, [r3, #0]
 8002168:	f3bf 8f4f 	dsb	sy
 800216c:	f3bf 8f6f 	isb	sy
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8002170:	bf00      	nop
 8002172:	3708      	adds	r7, #8
 8002174:	46bd      	mov	sp, r7
 8002176:	bd80      	pop	{r7, pc}
 8002178:	20000198 	.word	0x20000198
 800217c:	20000098 	.word	0x20000098
 8002180:	200001a4 	.word	0x200001a4
 8002184:	200001b4 	.word	0x200001b4
 8002188:	200001a0 	.word	0x200001a0
 800218c:	2000009c 	.word	0x2000009c
 8002190:	e000ed04 	.word	0xe000ed04

08002194 <vTaskDelete>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

    void vTaskDelete( TaskHandle_t xTaskToDelete )
    {
 8002194:	b580      	push	{r7, lr}
 8002196:	b084      	sub	sp, #16
 8002198:	af00      	add	r7, sp, #0
 800219a:	6078      	str	r0, [r7, #4]
        TCB_t * pxTCB;

        taskENTER_CRITICAL();
 800219c:	f000 fede 	bl	8002f5c <vPortEnterCritical>
        {
            /* If null is passed in here then it is the calling task that is
             * being deleted. */
            pxTCB = prvGetTCBFromHandle( xTaskToDelete );
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	2b00      	cmp	r3, #0
 80021a4:	d102      	bne.n	80021ac <vTaskDelete+0x18>
 80021a6:	4b39      	ldr	r3, [pc, #228]	@ (800228c <vTaskDelete+0xf8>)
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	e000      	b.n	80021ae <vTaskDelete+0x1a>
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	60fb      	str	r3, [r7, #12]

            /* Remove task from the ready/delayed list. */
            if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80021b0:	68fb      	ldr	r3, [r7, #12]
 80021b2:	3304      	adds	r3, #4
 80021b4:	4618      	mov	r0, r3
 80021b6:	f7ff f9bc 	bl	8001532 <uxListRemove>
 80021ba:	4603      	mov	r3, r0
 80021bc:	2b00      	cmp	r3, #0
 80021be:	d115      	bne.n	80021ec <vTaskDelete+0x58>
            {
                taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 80021c0:	68fb      	ldr	r3, [r7, #12]
 80021c2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80021c4:	4932      	ldr	r1, [pc, #200]	@ (8002290 <vTaskDelete+0xfc>)
 80021c6:	4613      	mov	r3, r2
 80021c8:	009b      	lsls	r3, r3, #2
 80021ca:	4413      	add	r3, r2
 80021cc:	009b      	lsls	r3, r3, #2
 80021ce:	440b      	add	r3, r1
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	2b00      	cmp	r3, #0
 80021d4:	d10a      	bne.n	80021ec <vTaskDelete+0x58>
 80021d6:	68fb      	ldr	r3, [r7, #12]
 80021d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80021da:	2201      	movs	r2, #1
 80021dc:	fa02 f303 	lsl.w	r3, r2, r3
 80021e0:	43da      	mvns	r2, r3
 80021e2:	4b2c      	ldr	r3, [pc, #176]	@ (8002294 <vTaskDelete+0x100>)
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	4013      	ands	r3, r2
 80021e8:	4a2a      	ldr	r2, [pc, #168]	@ (8002294 <vTaskDelete+0x100>)
 80021ea:	6013      	str	r3, [r2, #0]
            {
                mtCOVERAGE_TEST_MARKER();
            }

            /* Is the task waiting on an event also? */
            if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80021ec:	68fb      	ldr	r3, [r7, #12]
 80021ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80021f0:	2b00      	cmp	r3, #0
 80021f2:	d004      	beq.n	80021fe <vTaskDelete+0x6a>
            {
                ( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80021f4:	68fb      	ldr	r3, [r7, #12]
 80021f6:	3318      	adds	r3, #24
 80021f8:	4618      	mov	r0, r3
 80021fa:	f7ff f99a 	bl	8001532 <uxListRemove>

            /* Increment the uxTaskNumber also so kernel aware debuggers can
             * detect that the task lists need re-generating.  This is done before
             * portPRE_TASK_DELETE_HOOK() as in the Windows port that macro will
             * not return. */
            uxTaskNumber++;
 80021fe:	4b26      	ldr	r3, [pc, #152]	@ (8002298 <vTaskDelete+0x104>)
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	3301      	adds	r3, #1
 8002204:	4a24      	ldr	r2, [pc, #144]	@ (8002298 <vTaskDelete+0x104>)
 8002206:	6013      	str	r3, [r2, #0]

            if( pxTCB == pxCurrentTCB )
 8002208:	4b20      	ldr	r3, [pc, #128]	@ (800228c <vTaskDelete+0xf8>)
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	68fa      	ldr	r2, [r7, #12]
 800220e:	429a      	cmp	r2, r3
 8002210:	d10b      	bne.n	800222a <vTaskDelete+0x96>
                /* A task is deleting itself.  This cannot complete within the
                 * task itself, as a context switch to another task is required.
                 * Place the task in the termination list.  The idle task will
                 * check the termination list and free up any memory allocated by
                 * the scheduler for the TCB and stack of the deleted task. */
                vListInsertEnd( &xTasksWaitingTermination, &( pxTCB->xStateListItem ) );
 8002212:	68fb      	ldr	r3, [r7, #12]
 8002214:	3304      	adds	r3, #4
 8002216:	4619      	mov	r1, r3
 8002218:	4820      	ldr	r0, [pc, #128]	@ (800229c <vTaskDelete+0x108>)
 800221a:	f7ff f92d 	bl	8001478 <vListInsertEnd>

                /* Increment the ucTasksDeleted variable so the idle task knows
                 * there is a task that has been deleted and that it should therefore
                 * check the xTasksWaitingTermination list. */
                ++uxDeletedTasksWaitingCleanUp;
 800221e:	4b20      	ldr	r3, [pc, #128]	@ (80022a0 <vTaskDelete+0x10c>)
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	3301      	adds	r3, #1
 8002224:	4a1e      	ldr	r2, [pc, #120]	@ (80022a0 <vTaskDelete+0x10c>)
 8002226:	6013      	str	r3, [r2, #0]
 8002228:	e009      	b.n	800223e <vTaskDelete+0xaa>
                 * required. */
                portPRE_TASK_DELETE_HOOK( pxTCB, &xYieldPending );
            }
            else
            {
                --uxCurrentNumberOfTasks;
 800222a:	4b1e      	ldr	r3, [pc, #120]	@ (80022a4 <vTaskDelete+0x110>)
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	3b01      	subs	r3, #1
 8002230:	4a1c      	ldr	r2, [pc, #112]	@ (80022a4 <vTaskDelete+0x110>)
 8002232:	6013      	str	r3, [r2, #0]
                traceTASK_DELETE( pxTCB );
                prvDeleteTCB( pxTCB );
 8002234:	68f8      	ldr	r0, [r7, #12]
 8002236:	f000 fc2d 	bl	8002a94 <prvDeleteTCB>

                /* Reset the next expected unblock time in case it referred to
                 * the task that has just been deleted. */
                prvResetNextTaskUnblockTime();
 800223a:	f000 fc41 	bl	8002ac0 <prvResetNextTaskUnblockTime>
            }
        }
        taskEXIT_CRITICAL();
 800223e:	f000 febf 	bl	8002fc0 <vPortExitCritical>

        /* Force a reschedule if it is the currently running task that has just
         * been deleted. */
        if( xSchedulerRunning != pdFALSE )
 8002242:	4b19      	ldr	r3, [pc, #100]	@ (80022a8 <vTaskDelete+0x114>)
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	2b00      	cmp	r3, #0
 8002248:	d01c      	beq.n	8002284 <vTaskDelete+0xf0>
        {
            if( pxTCB == pxCurrentTCB )
 800224a:	4b10      	ldr	r3, [pc, #64]	@ (800228c <vTaskDelete+0xf8>)
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	68fa      	ldr	r2, [r7, #12]
 8002250:	429a      	cmp	r2, r3
 8002252:	d117      	bne.n	8002284 <vTaskDelete+0xf0>
            {
                configASSERT( uxSchedulerSuspended == 0 );
 8002254:	4b15      	ldr	r3, [pc, #84]	@ (80022ac <vTaskDelete+0x118>)
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	2b00      	cmp	r3, #0
 800225a:	d00b      	beq.n	8002274 <vTaskDelete+0xe0>
        __asm volatile
 800225c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002260:	f383 8811 	msr	BASEPRI, r3
 8002264:	f3bf 8f6f 	isb	sy
 8002268:	f3bf 8f4f 	dsb	sy
 800226c:	60bb      	str	r3, [r7, #8]
    }
 800226e:	bf00      	nop
 8002270:	bf00      	nop
 8002272:	e7fd      	b.n	8002270 <vTaskDelete+0xdc>
                portYIELD_WITHIN_API();
 8002274:	4b0e      	ldr	r3, [pc, #56]	@ (80022b0 <vTaskDelete+0x11c>)
 8002276:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800227a:	601a      	str	r2, [r3, #0]
 800227c:	f3bf 8f4f 	dsb	sy
 8002280:	f3bf 8f6f 	isb	sy
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    }
 8002284:	bf00      	nop
 8002286:	3710      	adds	r7, #16
 8002288:	46bd      	mov	sp, r7
 800228a:	bd80      	pop	{r7, pc}
 800228c:	20000098 	.word	0x20000098
 8002290:	2000009c 	.word	0x2000009c
 8002294:	200001a0 	.word	0x200001a0
 8002298:	200001b4 	.word	0x200001b4
 800229c:	2000016c 	.word	0x2000016c
 80022a0:	20000180 	.word	0x20000180
 80022a4:	20000198 	.word	0x20000198
 80022a8:	200001a4 	.word	0x200001a4
 80022ac:	200001c0 	.word	0x200001c0
 80022b0:	e000ed04 	.word	0xe000ed04

080022b4 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

    void vTaskDelay( const TickType_t xTicksToDelay )
    {
 80022b4:	b580      	push	{r7, lr}
 80022b6:	b084      	sub	sp, #16
 80022b8:	af00      	add	r7, sp, #0
 80022ba:	6078      	str	r0, [r7, #4]
        BaseType_t xAlreadyYielded = pdFALSE;
 80022bc:	2300      	movs	r3, #0
 80022be:	60fb      	str	r3, [r7, #12]

        /* A delay time of zero just forces a reschedule. */
        if( xTicksToDelay > ( TickType_t ) 0U )
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	2b00      	cmp	r3, #0
 80022c4:	d018      	beq.n	80022f8 <vTaskDelay+0x44>
        {
            configASSERT( uxSchedulerSuspended == 0 );
 80022c6:	4b14      	ldr	r3, [pc, #80]	@ (8002318 <vTaskDelay+0x64>)
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	2b00      	cmp	r3, #0
 80022cc:	d00b      	beq.n	80022e6 <vTaskDelay+0x32>
        __asm volatile
 80022ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80022d2:	f383 8811 	msr	BASEPRI, r3
 80022d6:	f3bf 8f6f 	isb	sy
 80022da:	f3bf 8f4f 	dsb	sy
 80022de:	60bb      	str	r3, [r7, #8]
    }
 80022e0:	bf00      	nop
 80022e2:	bf00      	nop
 80022e4:	e7fd      	b.n	80022e2 <vTaskDelay+0x2e>
            vTaskSuspendAll();
 80022e6:	f000 f871 	bl	80023cc <vTaskSuspendAll>
                 * list or removed from the blocked list until the scheduler
                 * is resumed.
                 *
                 * This task cannot be in an event list as it is the currently
                 * executing task. */
                prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80022ea:	2100      	movs	r1, #0
 80022ec:	6878      	ldr	r0, [r7, #4]
 80022ee:	f000 fc9d 	bl	8002c2c <prvAddCurrentTaskToDelayedList>
            }
            xAlreadyYielded = xTaskResumeAll();
 80022f2:	f000 f879 	bl	80023e8 <xTaskResumeAll>
 80022f6:	60f8      	str	r0, [r7, #12]
            mtCOVERAGE_TEST_MARKER();
        }

        /* Force a reschedule if xTaskResumeAll has not already done so, we may
         * have put ourselves to sleep. */
        if( xAlreadyYielded == pdFALSE )
 80022f8:	68fb      	ldr	r3, [r7, #12]
 80022fa:	2b00      	cmp	r3, #0
 80022fc:	d107      	bne.n	800230e <vTaskDelay+0x5a>
        {
            portYIELD_WITHIN_API();
 80022fe:	4b07      	ldr	r3, [pc, #28]	@ (800231c <vTaskDelay+0x68>)
 8002300:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002304:	601a      	str	r2, [r3, #0]
 8002306:	f3bf 8f4f 	dsb	sy
 800230a:	f3bf 8f6f 	isb	sy
        }
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
 800230e:	bf00      	nop
 8002310:	3710      	adds	r7, #16
 8002312:	46bd      	mov	sp, r7
 8002314:	bd80      	pop	{r7, pc}
 8002316:	bf00      	nop
 8002318:	200001c0 	.word	0x200001c0
 800231c:	e000ed04 	.word	0xe000ed04

08002320 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8002320:	b580      	push	{r7, lr}
 8002322:	b086      	sub	sp, #24
 8002324:	af02      	add	r7, sp, #8
            }
        }
    #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
        {
            /* The Idle task is being created using dynamically allocated RAM. */
            xReturn = xTaskCreate( prvIdleTask,
 8002326:	4b20      	ldr	r3, [pc, #128]	@ (80023a8 <vTaskStartScheduler+0x88>)
 8002328:	9301      	str	r3, [sp, #4]
 800232a:	2300      	movs	r3, #0
 800232c:	9300      	str	r3, [sp, #0]
 800232e:	2300      	movs	r3, #0
 8002330:	2280      	movs	r2, #128	@ 0x80
 8002332:	491e      	ldr	r1, [pc, #120]	@ (80023ac <vTaskStartScheduler+0x8c>)
 8002334:	481e      	ldr	r0, [pc, #120]	@ (80023b0 <vTaskStartScheduler+0x90>)
 8002336:	f7ff fddb 	bl	8001ef0 <xTaskCreate>
 800233a:	60f8      	str	r0, [r7, #12]
                mtCOVERAGE_TEST_MARKER();
            }
        }
    #endif /* configUSE_TIMERS */

    if( xReturn == pdPASS )
 800233c:	68fb      	ldr	r3, [r7, #12]
 800233e:	2b01      	cmp	r3, #1
 8002340:	d11b      	bne.n	800237a <vTaskStartScheduler+0x5a>
        __asm volatile
 8002342:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002346:	f383 8811 	msr	BASEPRI, r3
 800234a:	f3bf 8f6f 	isb	sy
 800234e:	f3bf 8f4f 	dsb	sy
 8002352:	60bb      	str	r3, [r7, #8]
    }
 8002354:	bf00      	nop
            {
                /* Switch Newlib's _impure_ptr variable to point to the _reent
                 * structure specific to the task that will run first.
                 * See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
                 * for additional information. */
                _impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8002356:	4b17      	ldr	r3, [pc, #92]	@ (80023b4 <vTaskStartScheduler+0x94>)
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	334c      	adds	r3, #76	@ 0x4c
 800235c:	4a16      	ldr	r2, [pc, #88]	@ (80023b8 <vTaskStartScheduler+0x98>)
 800235e:	6013      	str	r3, [r2, #0]
            }
        #endif /* configUSE_NEWLIB_REENTRANT */

        xNextTaskUnblockTime = portMAX_DELAY;
 8002360:	4b16      	ldr	r3, [pc, #88]	@ (80023bc <vTaskStartScheduler+0x9c>)
 8002362:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002366:	601a      	str	r2, [r3, #0]
        xSchedulerRunning = pdTRUE;
 8002368:	4b15      	ldr	r3, [pc, #84]	@ (80023c0 <vTaskStartScheduler+0xa0>)
 800236a:	2201      	movs	r2, #1
 800236c:	601a      	str	r2, [r3, #0]
        xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800236e:	4b15      	ldr	r3, [pc, #84]	@ (80023c4 <vTaskStartScheduler+0xa4>)
 8002370:	2200      	movs	r2, #0
 8002372:	601a      	str	r2, [r3, #0]

        traceTASK_SWITCHED_IN();

        /* Setting up the timer tick is hardware specific and thus in the
         * portable interface. */
        if( xPortStartScheduler() != pdFALSE )
 8002374:	f000 fd4e 	bl	8002e14 <xPortStartScheduler>
 8002378:	e00f      	b.n	800239a <vTaskStartScheduler+0x7a>
    else
    {
        /* This line will only be reached if the kernel could not be started,
         * because there was not enough FreeRTOS heap to create the idle task
         * or the timer task. */
        configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800237a:	68fb      	ldr	r3, [r7, #12]
 800237c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002380:	d10b      	bne.n	800239a <vTaskStartScheduler+0x7a>
        __asm volatile
 8002382:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002386:	f383 8811 	msr	BASEPRI, r3
 800238a:	f3bf 8f6f 	isb	sy
 800238e:	f3bf 8f4f 	dsb	sy
 8002392:	607b      	str	r3, [r7, #4]
    }
 8002394:	bf00      	nop
 8002396:	bf00      	nop
 8002398:	e7fd      	b.n	8002396 <vTaskStartScheduler+0x76>
     * meaning xIdleTaskHandle is not used anywhere else. */
    ( void ) xIdleTaskHandle;

    /* OpenOCD makes use of uxTopUsedPriority for thread debugging. Prevent uxTopUsedPriority
     * from getting optimized out as it is no longer used by the kernel. */
    ( void ) uxTopUsedPriority;
 800239a:	4b0b      	ldr	r3, [pc, #44]	@ (80023c8 <vTaskStartScheduler+0xa8>)
 800239c:	681b      	ldr	r3, [r3, #0]
}
 800239e:	bf00      	nop
 80023a0:	3710      	adds	r7, #16
 80023a2:	46bd      	mov	sp, r7
 80023a4:	bd80      	pop	{r7, pc}
 80023a6:	bf00      	nop
 80023a8:	200001bc 	.word	0x200001bc
 80023ac:	08003f9c 	.word	0x08003f9c
 80023b0:	08002989 	.word	0x08002989
 80023b4:	20000098 	.word	0x20000098
 80023b8:	20000008 	.word	0x20000008
 80023bc:	200001b8 	.word	0x200001b8
 80023c0:	200001a4 	.word	0x200001a4
 80023c4:	2000019c 	.word	0x2000019c
 80023c8:	080041e4 	.word	0x080041e4

080023cc <vTaskSuspendAll>:
    vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80023cc:	b480      	push	{r7}
 80023ce:	af00      	add	r7, sp, #0
     * do not otherwise exhibit real time behaviour. */
    portSOFTWARE_BARRIER();

    /* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
     * is used to allow calls to vTaskSuspendAll() to nest. */
    ++uxSchedulerSuspended;
 80023d0:	4b04      	ldr	r3, [pc, #16]	@ (80023e4 <vTaskSuspendAll+0x18>)
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	3301      	adds	r3, #1
 80023d6:	4a03      	ldr	r2, [pc, #12]	@ (80023e4 <vTaskSuspendAll+0x18>)
 80023d8:	6013      	str	r3, [r2, #0]

    /* Enforces ordering for ports and optimised compilers that may otherwise place
     * the above increment elsewhere. */
    portMEMORY_BARRIER();
}
 80023da:	bf00      	nop
 80023dc:	46bd      	mov	sp, r7
 80023de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023e2:	4770      	bx	lr
 80023e4:	200001c0 	.word	0x200001c0

080023e8 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80023e8:	b580      	push	{r7, lr}
 80023ea:	b084      	sub	sp, #16
 80023ec:	af00      	add	r7, sp, #0
    TCB_t * pxTCB = NULL;
 80023ee:	2300      	movs	r3, #0
 80023f0:	60fb      	str	r3, [r7, #12]
    BaseType_t xAlreadyYielded = pdFALSE;
 80023f2:	2300      	movs	r3, #0
 80023f4:	60bb      	str	r3, [r7, #8]

    /* If uxSchedulerSuspended is zero then this function does not match a
     * previous call to vTaskSuspendAll(). */
    configASSERT( uxSchedulerSuspended );
 80023f6:	4b42      	ldr	r3, [pc, #264]	@ (8002500 <xTaskResumeAll+0x118>)
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	2b00      	cmp	r3, #0
 80023fc:	d10b      	bne.n	8002416 <xTaskResumeAll+0x2e>
        __asm volatile
 80023fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002402:	f383 8811 	msr	BASEPRI, r3
 8002406:	f3bf 8f6f 	isb	sy
 800240a:	f3bf 8f4f 	dsb	sy
 800240e:	603b      	str	r3, [r7, #0]
    }
 8002410:	bf00      	nop
 8002412:	bf00      	nop
 8002414:	e7fd      	b.n	8002412 <xTaskResumeAll+0x2a>
    /* It is possible that an ISR caused a task to be removed from an event
     * list while the scheduler was suspended.  If this was the case then the
     * removed task will have been added to the xPendingReadyList.  Once the
     * scheduler has been resumed it is safe to move all the pending ready
     * tasks from this list into their appropriate ready list. */
    taskENTER_CRITICAL();
 8002416:	f000 fda1 	bl	8002f5c <vPortEnterCritical>
    {
        --uxSchedulerSuspended;
 800241a:	4b39      	ldr	r3, [pc, #228]	@ (8002500 <xTaskResumeAll+0x118>)
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	3b01      	subs	r3, #1
 8002420:	4a37      	ldr	r2, [pc, #220]	@ (8002500 <xTaskResumeAll+0x118>)
 8002422:	6013      	str	r3, [r2, #0]

        if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002424:	4b36      	ldr	r3, [pc, #216]	@ (8002500 <xTaskResumeAll+0x118>)
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	2b00      	cmp	r3, #0
 800242a:	d161      	bne.n	80024f0 <xTaskResumeAll+0x108>
        {
            if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800242c:	4b35      	ldr	r3, [pc, #212]	@ (8002504 <xTaskResumeAll+0x11c>)
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	2b00      	cmp	r3, #0
 8002432:	d05d      	beq.n	80024f0 <xTaskResumeAll+0x108>
            {
                /* Move any readied tasks from the pending list into the
                 * appropriate ready list. */
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8002434:	e02e      	b.n	8002494 <xTaskResumeAll+0xac>
                {
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002436:	4b34      	ldr	r3, [pc, #208]	@ (8002508 <xTaskResumeAll+0x120>)
 8002438:	68db      	ldr	r3, [r3, #12]
 800243a:	68db      	ldr	r3, [r3, #12]
 800243c:	60fb      	str	r3, [r7, #12]
                    ( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800243e:	68fb      	ldr	r3, [r7, #12]
 8002440:	3318      	adds	r3, #24
 8002442:	4618      	mov	r0, r3
 8002444:	f7ff f875 	bl	8001532 <uxListRemove>
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8002448:	68fb      	ldr	r3, [r7, #12]
 800244a:	3304      	adds	r3, #4
 800244c:	4618      	mov	r0, r3
 800244e:	f7ff f870 	bl	8001532 <uxListRemove>
                    prvAddTaskToReadyList( pxTCB );
 8002452:	68fb      	ldr	r3, [r7, #12]
 8002454:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002456:	2201      	movs	r2, #1
 8002458:	409a      	lsls	r2, r3
 800245a:	4b2c      	ldr	r3, [pc, #176]	@ (800250c <xTaskResumeAll+0x124>)
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	4313      	orrs	r3, r2
 8002460:	4a2a      	ldr	r2, [pc, #168]	@ (800250c <xTaskResumeAll+0x124>)
 8002462:	6013      	str	r3, [r2, #0]
 8002464:	68fb      	ldr	r3, [r7, #12]
 8002466:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002468:	4613      	mov	r3, r2
 800246a:	009b      	lsls	r3, r3, #2
 800246c:	4413      	add	r3, r2
 800246e:	009b      	lsls	r3, r3, #2
 8002470:	4a27      	ldr	r2, [pc, #156]	@ (8002510 <xTaskResumeAll+0x128>)
 8002472:	441a      	add	r2, r3
 8002474:	68fb      	ldr	r3, [r7, #12]
 8002476:	3304      	adds	r3, #4
 8002478:	4619      	mov	r1, r3
 800247a:	4610      	mov	r0, r2
 800247c:	f7fe fffc 	bl	8001478 <vListInsertEnd>

                    /* If the moved task has a priority higher than the current
                     * task then a yield must be performed. */
                    if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8002480:	68fb      	ldr	r3, [r7, #12]
 8002482:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002484:	4b23      	ldr	r3, [pc, #140]	@ (8002514 <xTaskResumeAll+0x12c>)
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800248a:	429a      	cmp	r2, r3
 800248c:	d302      	bcc.n	8002494 <xTaskResumeAll+0xac>
                    {
                        xYieldPending = pdTRUE;
 800248e:	4b22      	ldr	r3, [pc, #136]	@ (8002518 <xTaskResumeAll+0x130>)
 8002490:	2201      	movs	r2, #1
 8002492:	601a      	str	r2, [r3, #0]
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8002494:	4b1c      	ldr	r3, [pc, #112]	@ (8002508 <xTaskResumeAll+0x120>)
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	2b00      	cmp	r3, #0
 800249a:	d1cc      	bne.n	8002436 <xTaskResumeAll+0x4e>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( pxTCB != NULL )
 800249c:	68fb      	ldr	r3, [r7, #12]
 800249e:	2b00      	cmp	r3, #0
 80024a0:	d001      	beq.n	80024a6 <xTaskResumeAll+0xbe>
                     * which may have prevented the next unblock time from being
                     * re-calculated, in which case re-calculate it now.  Mainly
                     * important for low power tickless implementations, where
                     * this can prevent an unnecessary exit from low power
                     * state. */
                    prvResetNextTaskUnblockTime();
 80024a2:	f000 fb0d 	bl	8002ac0 <prvResetNextTaskUnblockTime>
                /* If any ticks occurred while the scheduler was suspended then
                 * they should be processed now.  This ensures the tick count does
                 * not  slip, and that any delayed tasks are resumed at the correct
                 * time. */
                {
                    TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80024a6:	4b1d      	ldr	r3, [pc, #116]	@ (800251c <xTaskResumeAll+0x134>)
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	607b      	str	r3, [r7, #4]

                    if( xPendedCounts > ( TickType_t ) 0U )
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	2b00      	cmp	r3, #0
 80024b0:	d010      	beq.n	80024d4 <xTaskResumeAll+0xec>
                    {
                        do
                        {
                            if( xTaskIncrementTick() != pdFALSE )
 80024b2:	f000 f837 	bl	8002524 <xTaskIncrementTick>
 80024b6:	4603      	mov	r3, r0
 80024b8:	2b00      	cmp	r3, #0
 80024ba:	d002      	beq.n	80024c2 <xTaskResumeAll+0xda>
                            {
                                xYieldPending = pdTRUE;
 80024bc:	4b16      	ldr	r3, [pc, #88]	@ (8002518 <xTaskResumeAll+0x130>)
 80024be:	2201      	movs	r2, #1
 80024c0:	601a      	str	r2, [r3, #0]
                            else
                            {
                                mtCOVERAGE_TEST_MARKER();
                            }

                            --xPendedCounts;
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	3b01      	subs	r3, #1
 80024c6:	607b      	str	r3, [r7, #4]
                        } while( xPendedCounts > ( TickType_t ) 0U );
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	2b00      	cmp	r3, #0
 80024cc:	d1f1      	bne.n	80024b2 <xTaskResumeAll+0xca>

                        xPendedTicks = 0;
 80024ce:	4b13      	ldr	r3, [pc, #76]	@ (800251c <xTaskResumeAll+0x134>)
 80024d0:	2200      	movs	r2, #0
 80024d2:	601a      	str	r2, [r3, #0]
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( xYieldPending != pdFALSE )
 80024d4:	4b10      	ldr	r3, [pc, #64]	@ (8002518 <xTaskResumeAll+0x130>)
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	2b00      	cmp	r3, #0
 80024da:	d009      	beq.n	80024f0 <xTaskResumeAll+0x108>
                {
                    #if ( configUSE_PREEMPTION != 0 )
                        {
                            xAlreadyYielded = pdTRUE;
 80024dc:	2301      	movs	r3, #1
 80024de:	60bb      	str	r3, [r7, #8]
                        }
                    #endif
                    taskYIELD_IF_USING_PREEMPTION();
 80024e0:	4b0f      	ldr	r3, [pc, #60]	@ (8002520 <xTaskResumeAll+0x138>)
 80024e2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80024e6:	601a      	str	r2, [r3, #0]
 80024e8:	f3bf 8f4f 	dsb	sy
 80024ec:	f3bf 8f6f 	isb	sy
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
    taskEXIT_CRITICAL();
 80024f0:	f000 fd66 	bl	8002fc0 <vPortExitCritical>

    return xAlreadyYielded;
 80024f4:	68bb      	ldr	r3, [r7, #8]
}
 80024f6:	4618      	mov	r0, r3
 80024f8:	3710      	adds	r7, #16
 80024fa:	46bd      	mov	sp, r7
 80024fc:	bd80      	pop	{r7, pc}
 80024fe:	bf00      	nop
 8002500:	200001c0 	.word	0x200001c0
 8002504:	20000198 	.word	0x20000198
 8002508:	20000158 	.word	0x20000158
 800250c:	200001a0 	.word	0x200001a0
 8002510:	2000009c 	.word	0x2000009c
 8002514:	20000098 	.word	0x20000098
 8002518:	200001ac 	.word	0x200001ac
 800251c:	200001a8 	.word	0x200001a8
 8002520:	e000ed04 	.word	0xe000ed04

08002524 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8002524:	b580      	push	{r7, lr}
 8002526:	b086      	sub	sp, #24
 8002528:	af00      	add	r7, sp, #0
    TCB_t * pxTCB;
    TickType_t xItemValue;
    BaseType_t xSwitchRequired = pdFALSE;
 800252a:	2300      	movs	r3, #0
 800252c:	617b      	str	r3, [r7, #20]
    /* Called by the portable layer each time a tick interrupt occurs.
     * Increments the tick then checks to see if the new tick value will cause any
     * tasks to be unblocked. */
    traceTASK_INCREMENT_TICK( xTickCount );

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800252e:	4b4f      	ldr	r3, [pc, #316]	@ (800266c <xTaskIncrementTick+0x148>)
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	2b00      	cmp	r3, #0
 8002534:	f040 808f 	bne.w	8002656 <xTaskIncrementTick+0x132>
    {
        /* Minor optimisation.  The tick count cannot change in this
         * block. */
        const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8002538:	4b4d      	ldr	r3, [pc, #308]	@ (8002670 <xTaskIncrementTick+0x14c>)
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	3301      	adds	r3, #1
 800253e:	613b      	str	r3, [r7, #16]

        /* Increment the RTOS tick, switching the delayed and overflowed
         * delayed lists if it wraps to 0. */
        xTickCount = xConstTickCount;
 8002540:	4a4b      	ldr	r2, [pc, #300]	@ (8002670 <xTaskIncrementTick+0x14c>)
 8002542:	693b      	ldr	r3, [r7, #16]
 8002544:	6013      	str	r3, [r2, #0]

        if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8002546:	693b      	ldr	r3, [r7, #16]
 8002548:	2b00      	cmp	r3, #0
 800254a:	d121      	bne.n	8002590 <xTaskIncrementTick+0x6c>
        {
            taskSWITCH_DELAYED_LISTS();
 800254c:	4b49      	ldr	r3, [pc, #292]	@ (8002674 <xTaskIncrementTick+0x150>)
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	2b00      	cmp	r3, #0
 8002554:	d00b      	beq.n	800256e <xTaskIncrementTick+0x4a>
        __asm volatile
 8002556:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800255a:	f383 8811 	msr	BASEPRI, r3
 800255e:	f3bf 8f6f 	isb	sy
 8002562:	f3bf 8f4f 	dsb	sy
 8002566:	603b      	str	r3, [r7, #0]
    }
 8002568:	bf00      	nop
 800256a:	bf00      	nop
 800256c:	e7fd      	b.n	800256a <xTaskIncrementTick+0x46>
 800256e:	4b41      	ldr	r3, [pc, #260]	@ (8002674 <xTaskIncrementTick+0x150>)
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	60fb      	str	r3, [r7, #12]
 8002574:	4b40      	ldr	r3, [pc, #256]	@ (8002678 <xTaskIncrementTick+0x154>)
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	4a3e      	ldr	r2, [pc, #248]	@ (8002674 <xTaskIncrementTick+0x150>)
 800257a:	6013      	str	r3, [r2, #0]
 800257c:	4a3e      	ldr	r2, [pc, #248]	@ (8002678 <xTaskIncrementTick+0x154>)
 800257e:	68fb      	ldr	r3, [r7, #12]
 8002580:	6013      	str	r3, [r2, #0]
 8002582:	4b3e      	ldr	r3, [pc, #248]	@ (800267c <xTaskIncrementTick+0x158>)
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	3301      	adds	r3, #1
 8002588:	4a3c      	ldr	r2, [pc, #240]	@ (800267c <xTaskIncrementTick+0x158>)
 800258a:	6013      	str	r3, [r2, #0]
 800258c:	f000 fa98 	bl	8002ac0 <prvResetNextTaskUnblockTime>

        /* See if this tick has made a timeout expire.  Tasks are stored in
         * the  queue in the order of their wake time - meaning once one task
         * has been found whose block time has not expired there is no need to
         * look any further down the list. */
        if( xConstTickCount >= xNextTaskUnblockTime )
 8002590:	4b3b      	ldr	r3, [pc, #236]	@ (8002680 <xTaskIncrementTick+0x15c>)
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	693a      	ldr	r2, [r7, #16]
 8002596:	429a      	cmp	r2, r3
 8002598:	d348      	bcc.n	800262c <xTaskIncrementTick+0x108>
        {
            for( ; ; )
            {
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800259a:	4b36      	ldr	r3, [pc, #216]	@ (8002674 <xTaskIncrementTick+0x150>)
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	2b00      	cmp	r3, #0
 80025a2:	d104      	bne.n	80025ae <xTaskIncrementTick+0x8a>
                    /* The delayed list is empty.  Set xNextTaskUnblockTime
                     * to the maximum possible value so it is extremely
                     * unlikely that the
                     * if( xTickCount >= xNextTaskUnblockTime ) test will pass
                     * next time through. */
                    xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80025a4:	4b36      	ldr	r3, [pc, #216]	@ (8002680 <xTaskIncrementTick+0x15c>)
 80025a6:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80025aa:	601a      	str	r2, [r3, #0]
                    break;
 80025ac:	e03e      	b.n	800262c <xTaskIncrementTick+0x108>
                {
                    /* The delayed list is not empty, get the value of the
                     * item at the head of the delayed list.  This is the time
                     * at which the task at the head of the delayed list must
                     * be removed from the Blocked state. */
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80025ae:	4b31      	ldr	r3, [pc, #196]	@ (8002674 <xTaskIncrementTick+0x150>)
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	68db      	ldr	r3, [r3, #12]
 80025b4:	68db      	ldr	r3, [r3, #12]
 80025b6:	60bb      	str	r3, [r7, #8]
                    xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80025b8:	68bb      	ldr	r3, [r7, #8]
 80025ba:	685b      	ldr	r3, [r3, #4]
 80025bc:	607b      	str	r3, [r7, #4]

                    if( xConstTickCount < xItemValue )
 80025be:	693a      	ldr	r2, [r7, #16]
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	429a      	cmp	r2, r3
 80025c4:	d203      	bcs.n	80025ce <xTaskIncrementTick+0xaa>
                        /* It is not time to unblock this item yet, but the
                         * item value is the time at which the task at the head
                         * of the blocked list must be removed from the Blocked
                         * state -  so record the item value in
                         * xNextTaskUnblockTime. */
                        xNextTaskUnblockTime = xItemValue;
 80025c6:	4a2e      	ldr	r2, [pc, #184]	@ (8002680 <xTaskIncrementTick+0x15c>)
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	6013      	str	r3, [r2, #0]
                        break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80025cc:	e02e      	b.n	800262c <xTaskIncrementTick+0x108>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* It is time to remove the item from the Blocked state. */
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80025ce:	68bb      	ldr	r3, [r7, #8]
 80025d0:	3304      	adds	r3, #4
 80025d2:	4618      	mov	r0, r3
 80025d4:	f7fe ffad 	bl	8001532 <uxListRemove>

                    /* Is the task waiting on an event also?  If so remove
                     * it from the event list. */
                    if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80025d8:	68bb      	ldr	r3, [r7, #8]
 80025da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80025dc:	2b00      	cmp	r3, #0
 80025de:	d004      	beq.n	80025ea <xTaskIncrementTick+0xc6>
                    {
                        ( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80025e0:	68bb      	ldr	r3, [r7, #8]
 80025e2:	3318      	adds	r3, #24
 80025e4:	4618      	mov	r0, r3
 80025e6:	f7fe ffa4 	bl	8001532 <uxListRemove>
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Place the unblocked task into the appropriate ready
                     * list. */
                    prvAddTaskToReadyList( pxTCB );
 80025ea:	68bb      	ldr	r3, [r7, #8]
 80025ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80025ee:	2201      	movs	r2, #1
 80025f0:	409a      	lsls	r2, r3
 80025f2:	4b24      	ldr	r3, [pc, #144]	@ (8002684 <xTaskIncrementTick+0x160>)
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	4313      	orrs	r3, r2
 80025f8:	4a22      	ldr	r2, [pc, #136]	@ (8002684 <xTaskIncrementTick+0x160>)
 80025fa:	6013      	str	r3, [r2, #0]
 80025fc:	68bb      	ldr	r3, [r7, #8]
 80025fe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002600:	4613      	mov	r3, r2
 8002602:	009b      	lsls	r3, r3, #2
 8002604:	4413      	add	r3, r2
 8002606:	009b      	lsls	r3, r3, #2
 8002608:	4a1f      	ldr	r2, [pc, #124]	@ (8002688 <xTaskIncrementTick+0x164>)
 800260a:	441a      	add	r2, r3
 800260c:	68bb      	ldr	r3, [r7, #8]
 800260e:	3304      	adds	r3, #4
 8002610:	4619      	mov	r1, r3
 8002612:	4610      	mov	r0, r2
 8002614:	f7fe ff30 	bl	8001478 <vListInsertEnd>
                        {
                            /* Preemption is on, but a context switch should
                             * only be performed if the unblocked task has a
                             * priority that is equal to or higher than the
                             * currently executing task. */
                            if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8002618:	68bb      	ldr	r3, [r7, #8]
 800261a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800261c:	4b1b      	ldr	r3, [pc, #108]	@ (800268c <xTaskIncrementTick+0x168>)
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002622:	429a      	cmp	r2, r3
 8002624:	d3b9      	bcc.n	800259a <xTaskIncrementTick+0x76>
                            {
                                xSwitchRequired = pdTRUE;
 8002626:	2301      	movs	r3, #1
 8002628:	617b      	str	r3, [r7, #20]
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800262a:	e7b6      	b.n	800259a <xTaskIncrementTick+0x76>
        /* Tasks of equal priority to the currently running task will share
         * processing time (time slice) if preemption is on, and the application
         * writer has not explicitly turned time slicing off. */
        #if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
            {
                if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800262c:	4b17      	ldr	r3, [pc, #92]	@ (800268c <xTaskIncrementTick+0x168>)
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002632:	4915      	ldr	r1, [pc, #84]	@ (8002688 <xTaskIncrementTick+0x164>)
 8002634:	4613      	mov	r3, r2
 8002636:	009b      	lsls	r3, r3, #2
 8002638:	4413      	add	r3, r2
 800263a:	009b      	lsls	r3, r3, #2
 800263c:	440b      	add	r3, r1
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	2b01      	cmp	r3, #1
 8002642:	d901      	bls.n	8002648 <xTaskIncrementTick+0x124>
                {
                    xSwitchRequired = pdTRUE;
 8002644:	2301      	movs	r3, #1
 8002646:	617b      	str	r3, [r7, #20]
            }
        #endif /* configUSE_TICK_HOOK */

        #if ( configUSE_PREEMPTION == 1 )
            {
                if( xYieldPending != pdFALSE )
 8002648:	4b11      	ldr	r3, [pc, #68]	@ (8002690 <xTaskIncrementTick+0x16c>)
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	2b00      	cmp	r3, #0
 800264e:	d007      	beq.n	8002660 <xTaskIncrementTick+0x13c>
                {
                    xSwitchRequired = pdTRUE;
 8002650:	2301      	movs	r3, #1
 8002652:	617b      	str	r3, [r7, #20]
 8002654:	e004      	b.n	8002660 <xTaskIncrementTick+0x13c>
            }
        #endif /* configUSE_PREEMPTION */
    }
    else
    {
        ++xPendedTicks;
 8002656:	4b0f      	ldr	r3, [pc, #60]	@ (8002694 <xTaskIncrementTick+0x170>)
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	3301      	adds	r3, #1
 800265c:	4a0d      	ldr	r2, [pc, #52]	@ (8002694 <xTaskIncrementTick+0x170>)
 800265e:	6013      	str	r3, [r2, #0]
                vApplicationTickHook();
            }
        #endif
    }

    return xSwitchRequired;
 8002660:	697b      	ldr	r3, [r7, #20]
}
 8002662:	4618      	mov	r0, r3
 8002664:	3718      	adds	r7, #24
 8002666:	46bd      	mov	sp, r7
 8002668:	bd80      	pop	{r7, pc}
 800266a:	bf00      	nop
 800266c:	200001c0 	.word	0x200001c0
 8002670:	2000019c 	.word	0x2000019c
 8002674:	20000150 	.word	0x20000150
 8002678:	20000154 	.word	0x20000154
 800267c:	200001b0 	.word	0x200001b0
 8002680:	200001b8 	.word	0x200001b8
 8002684:	200001a0 	.word	0x200001a0
 8002688:	2000009c 	.word	0x2000009c
 800268c:	20000098 	.word	0x20000098
 8002690:	200001ac 	.word	0x200001ac
 8002694:	200001a8 	.word	0x200001a8

08002698 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8002698:	b480      	push	{r7}
 800269a:	b087      	sub	sp, #28
 800269c:	af00      	add	r7, sp, #0
    if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800269e:	4b2a      	ldr	r3, [pc, #168]	@ (8002748 <vTaskSwitchContext+0xb0>)
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	2b00      	cmp	r3, #0
 80026a4:	d003      	beq.n	80026ae <vTaskSwitchContext+0x16>
    {
        /* The scheduler is currently suspended - do not allow a context
         * switch. */
        xYieldPending = pdTRUE;
 80026a6:	4b29      	ldr	r3, [pc, #164]	@ (800274c <vTaskSwitchContext+0xb4>)
 80026a8:	2201      	movs	r2, #1
 80026aa:	601a      	str	r2, [r3, #0]
                 * for additional information. */
                _impure_ptr = &( pxCurrentTCB->xNewLib_reent );
            }
        #endif /* configUSE_NEWLIB_REENTRANT */
    }
}
 80026ac:	e045      	b.n	800273a <vTaskSwitchContext+0xa2>
        xYieldPending = pdFALSE;
 80026ae:	4b27      	ldr	r3, [pc, #156]	@ (800274c <vTaskSwitchContext+0xb4>)
 80026b0:	2200      	movs	r2, #0
 80026b2:	601a      	str	r2, [r3, #0]
        taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80026b4:	4b26      	ldr	r3, [pc, #152]	@ (8002750 <vTaskSwitchContext+0xb8>)
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	60fb      	str	r3, [r7, #12]
            __asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 80026ba:	68fb      	ldr	r3, [r7, #12]
 80026bc:	fab3 f383 	clz	r3, r3
 80026c0:	72fb      	strb	r3, [r7, #11]
            return ucReturn;
 80026c2:	7afb      	ldrb	r3, [r7, #11]
 80026c4:	f1c3 031f 	rsb	r3, r3, #31
 80026c8:	617b      	str	r3, [r7, #20]
 80026ca:	4922      	ldr	r1, [pc, #136]	@ (8002754 <vTaskSwitchContext+0xbc>)
 80026cc:	697a      	ldr	r2, [r7, #20]
 80026ce:	4613      	mov	r3, r2
 80026d0:	009b      	lsls	r3, r3, #2
 80026d2:	4413      	add	r3, r2
 80026d4:	009b      	lsls	r3, r3, #2
 80026d6:	440b      	add	r3, r1
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	2b00      	cmp	r3, #0
 80026dc:	d10b      	bne.n	80026f6 <vTaskSwitchContext+0x5e>
        __asm volatile
 80026de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80026e2:	f383 8811 	msr	BASEPRI, r3
 80026e6:	f3bf 8f6f 	isb	sy
 80026ea:	f3bf 8f4f 	dsb	sy
 80026ee:	607b      	str	r3, [r7, #4]
    }
 80026f0:	bf00      	nop
 80026f2:	bf00      	nop
 80026f4:	e7fd      	b.n	80026f2 <vTaskSwitchContext+0x5a>
 80026f6:	697a      	ldr	r2, [r7, #20]
 80026f8:	4613      	mov	r3, r2
 80026fa:	009b      	lsls	r3, r3, #2
 80026fc:	4413      	add	r3, r2
 80026fe:	009b      	lsls	r3, r3, #2
 8002700:	4a14      	ldr	r2, [pc, #80]	@ (8002754 <vTaskSwitchContext+0xbc>)
 8002702:	4413      	add	r3, r2
 8002704:	613b      	str	r3, [r7, #16]
 8002706:	693b      	ldr	r3, [r7, #16]
 8002708:	685b      	ldr	r3, [r3, #4]
 800270a:	685a      	ldr	r2, [r3, #4]
 800270c:	693b      	ldr	r3, [r7, #16]
 800270e:	605a      	str	r2, [r3, #4]
 8002710:	693b      	ldr	r3, [r7, #16]
 8002712:	685a      	ldr	r2, [r3, #4]
 8002714:	693b      	ldr	r3, [r7, #16]
 8002716:	3308      	adds	r3, #8
 8002718:	429a      	cmp	r2, r3
 800271a:	d104      	bne.n	8002726 <vTaskSwitchContext+0x8e>
 800271c:	693b      	ldr	r3, [r7, #16]
 800271e:	685b      	ldr	r3, [r3, #4]
 8002720:	685a      	ldr	r2, [r3, #4]
 8002722:	693b      	ldr	r3, [r7, #16]
 8002724:	605a      	str	r2, [r3, #4]
 8002726:	693b      	ldr	r3, [r7, #16]
 8002728:	685b      	ldr	r3, [r3, #4]
 800272a:	68db      	ldr	r3, [r3, #12]
 800272c:	4a0a      	ldr	r2, [pc, #40]	@ (8002758 <vTaskSwitchContext+0xc0>)
 800272e:	6013      	str	r3, [r2, #0]
                _impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8002730:	4b09      	ldr	r3, [pc, #36]	@ (8002758 <vTaskSwitchContext+0xc0>)
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	334c      	adds	r3, #76	@ 0x4c
 8002736:	4a09      	ldr	r2, [pc, #36]	@ (800275c <vTaskSwitchContext+0xc4>)
 8002738:	6013      	str	r3, [r2, #0]
}
 800273a:	bf00      	nop
 800273c:	371c      	adds	r7, #28
 800273e:	46bd      	mov	sp, r7
 8002740:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002744:	4770      	bx	lr
 8002746:	bf00      	nop
 8002748:	200001c0 	.word	0x200001c0
 800274c:	200001ac 	.word	0x200001ac
 8002750:	200001a0 	.word	0x200001a0
 8002754:	2000009c 	.word	0x2000009c
 8002758:	20000098 	.word	0x20000098
 800275c:	20000008 	.word	0x20000008

08002760 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList,
                            const TickType_t xTicksToWait )
{
 8002760:	b580      	push	{r7, lr}
 8002762:	b084      	sub	sp, #16
 8002764:	af00      	add	r7, sp, #0
 8002766:	6078      	str	r0, [r7, #4]
 8002768:	6039      	str	r1, [r7, #0]
    configASSERT( pxEventList );
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	2b00      	cmp	r3, #0
 800276e:	d10b      	bne.n	8002788 <vTaskPlaceOnEventList+0x28>
        __asm volatile
 8002770:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002774:	f383 8811 	msr	BASEPRI, r3
 8002778:	f3bf 8f6f 	isb	sy
 800277c:	f3bf 8f4f 	dsb	sy
 8002780:	60fb      	str	r3, [r7, #12]
    }
 8002782:	bf00      	nop
 8002784:	bf00      	nop
 8002786:	e7fd      	b.n	8002784 <vTaskPlaceOnEventList+0x24>

    /* Place the event list item of the TCB in the appropriate event list.
     * This is placed in the list in priority order so the highest priority task
     * is the first to be woken by the event.  The queue that contains the event
     * list is locked, preventing simultaneous access from interrupts. */
    vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8002788:	4b07      	ldr	r3, [pc, #28]	@ (80027a8 <vTaskPlaceOnEventList+0x48>)
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	3318      	adds	r3, #24
 800278e:	4619      	mov	r1, r3
 8002790:	6878      	ldr	r0, [r7, #4]
 8002792:	f7fe fe95 	bl	80014c0 <vListInsert>

    prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8002796:	2101      	movs	r1, #1
 8002798:	6838      	ldr	r0, [r7, #0]
 800279a:	f000 fa47 	bl	8002c2c <prvAddCurrentTaskToDelayedList>
}
 800279e:	bf00      	nop
 80027a0:	3710      	adds	r7, #16
 80027a2:	46bd      	mov	sp, r7
 80027a4:	bd80      	pop	{r7, pc}
 80027a6:	bf00      	nop
 80027a8:	20000098 	.word	0x20000098

080027ac <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80027ac:	b580      	push	{r7, lr}
 80027ae:	b086      	sub	sp, #24
 80027b0:	af00      	add	r7, sp, #0
 80027b2:	6078      	str	r0, [r7, #4]
     * get called - the lock count on the queue will get modified instead.  This
     * means exclusive access to the event list is guaranteed here.
     *
     * This function assumes that a check has already been made to ensure that
     * pxEventList is not empty. */
    pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	68db      	ldr	r3, [r3, #12]
 80027b8:	68db      	ldr	r3, [r3, #12]
 80027ba:	613b      	str	r3, [r7, #16]
    configASSERT( pxUnblockedTCB );
 80027bc:	693b      	ldr	r3, [r7, #16]
 80027be:	2b00      	cmp	r3, #0
 80027c0:	d10b      	bne.n	80027da <xTaskRemoveFromEventList+0x2e>
        __asm volatile
 80027c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80027c6:	f383 8811 	msr	BASEPRI, r3
 80027ca:	f3bf 8f6f 	isb	sy
 80027ce:	f3bf 8f4f 	dsb	sy
 80027d2:	60fb      	str	r3, [r7, #12]
    }
 80027d4:	bf00      	nop
 80027d6:	bf00      	nop
 80027d8:	e7fd      	b.n	80027d6 <xTaskRemoveFromEventList+0x2a>
    ( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80027da:	693b      	ldr	r3, [r7, #16]
 80027dc:	3318      	adds	r3, #24
 80027de:	4618      	mov	r0, r3
 80027e0:	f7fe fea7 	bl	8001532 <uxListRemove>

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80027e4:	4b1d      	ldr	r3, [pc, #116]	@ (800285c <xTaskRemoveFromEventList+0xb0>)
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	2b00      	cmp	r3, #0
 80027ea:	d11c      	bne.n	8002826 <xTaskRemoveFromEventList+0x7a>
    {
        ( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80027ec:	693b      	ldr	r3, [r7, #16]
 80027ee:	3304      	adds	r3, #4
 80027f0:	4618      	mov	r0, r3
 80027f2:	f7fe fe9e 	bl	8001532 <uxListRemove>
        prvAddTaskToReadyList( pxUnblockedTCB );
 80027f6:	693b      	ldr	r3, [r7, #16]
 80027f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80027fa:	2201      	movs	r2, #1
 80027fc:	409a      	lsls	r2, r3
 80027fe:	4b18      	ldr	r3, [pc, #96]	@ (8002860 <xTaskRemoveFromEventList+0xb4>)
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	4313      	orrs	r3, r2
 8002804:	4a16      	ldr	r2, [pc, #88]	@ (8002860 <xTaskRemoveFromEventList+0xb4>)
 8002806:	6013      	str	r3, [r2, #0]
 8002808:	693b      	ldr	r3, [r7, #16]
 800280a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800280c:	4613      	mov	r3, r2
 800280e:	009b      	lsls	r3, r3, #2
 8002810:	4413      	add	r3, r2
 8002812:	009b      	lsls	r3, r3, #2
 8002814:	4a13      	ldr	r2, [pc, #76]	@ (8002864 <xTaskRemoveFromEventList+0xb8>)
 8002816:	441a      	add	r2, r3
 8002818:	693b      	ldr	r3, [r7, #16]
 800281a:	3304      	adds	r3, #4
 800281c:	4619      	mov	r1, r3
 800281e:	4610      	mov	r0, r2
 8002820:	f7fe fe2a 	bl	8001478 <vListInsertEnd>
 8002824:	e005      	b.n	8002832 <xTaskRemoveFromEventList+0x86>
    }
    else
    {
        /* The delayed and ready lists cannot be accessed, so hold this task
         * pending until the scheduler is resumed. */
        vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8002826:	693b      	ldr	r3, [r7, #16]
 8002828:	3318      	adds	r3, #24
 800282a:	4619      	mov	r1, r3
 800282c:	480e      	ldr	r0, [pc, #56]	@ (8002868 <xTaskRemoveFromEventList+0xbc>)
 800282e:	f7fe fe23 	bl	8001478 <vListInsertEnd>
    }

    if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8002832:	693b      	ldr	r3, [r7, #16]
 8002834:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002836:	4b0d      	ldr	r3, [pc, #52]	@ (800286c <xTaskRemoveFromEventList+0xc0>)
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800283c:	429a      	cmp	r2, r3
 800283e:	d905      	bls.n	800284c <xTaskRemoveFromEventList+0xa0>
    {
        /* Return true if the task removed from the event list has a higher
         * priority than the calling task.  This allows the calling task to know if
         * it should force a context switch now. */
        xReturn = pdTRUE;
 8002840:	2301      	movs	r3, #1
 8002842:	617b      	str	r3, [r7, #20]

        /* Mark that a yield is pending in case the user is not using the
         * "xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
        xYieldPending = pdTRUE;
 8002844:	4b0a      	ldr	r3, [pc, #40]	@ (8002870 <xTaskRemoveFromEventList+0xc4>)
 8002846:	2201      	movs	r2, #1
 8002848:	601a      	str	r2, [r3, #0]
 800284a:	e001      	b.n	8002850 <xTaskRemoveFromEventList+0xa4>
    }
    else
    {
        xReturn = pdFALSE;
 800284c:	2300      	movs	r3, #0
 800284e:	617b      	str	r3, [r7, #20]
    }

    return xReturn;
 8002850:	697b      	ldr	r3, [r7, #20]
}
 8002852:	4618      	mov	r0, r3
 8002854:	3718      	adds	r7, #24
 8002856:	46bd      	mov	sp, r7
 8002858:	bd80      	pop	{r7, pc}
 800285a:	bf00      	nop
 800285c:	200001c0 	.word	0x200001c0
 8002860:	200001a0 	.word	0x200001a0
 8002864:	2000009c 	.word	0x2000009c
 8002868:	20000158 	.word	0x20000158
 800286c:	20000098 	.word	0x20000098
 8002870:	200001ac 	.word	0x200001ac

08002874 <vTaskInternalSetTimeOutState>:
    taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8002874:	b480      	push	{r7}
 8002876:	b083      	sub	sp, #12
 8002878:	af00      	add	r7, sp, #0
 800287a:	6078      	str	r0, [r7, #4]
    /* For internal use only as it does not use a critical section. */
    pxTimeOut->xOverflowCount = xNumOfOverflows;
 800287c:	4b06      	ldr	r3, [pc, #24]	@ (8002898 <vTaskInternalSetTimeOutState+0x24>)
 800287e:	681a      	ldr	r2, [r3, #0]
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	601a      	str	r2, [r3, #0]
    pxTimeOut->xTimeOnEntering = xTickCount;
 8002884:	4b05      	ldr	r3, [pc, #20]	@ (800289c <vTaskInternalSetTimeOutState+0x28>)
 8002886:	681a      	ldr	r2, [r3, #0]
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	605a      	str	r2, [r3, #4]
}
 800288c:	bf00      	nop
 800288e:	370c      	adds	r7, #12
 8002890:	46bd      	mov	sp, r7
 8002892:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002896:	4770      	bx	lr
 8002898:	200001b0 	.word	0x200001b0
 800289c:	2000019c 	.word	0x2000019c

080028a0 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut,
                                 TickType_t * const pxTicksToWait )
{
 80028a0:	b580      	push	{r7, lr}
 80028a2:	b088      	sub	sp, #32
 80028a4:	af00      	add	r7, sp, #0
 80028a6:	6078      	str	r0, [r7, #4]
 80028a8:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn;

    configASSERT( pxTimeOut );
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	2b00      	cmp	r3, #0
 80028ae:	d10b      	bne.n	80028c8 <xTaskCheckForTimeOut+0x28>
        __asm volatile
 80028b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80028b4:	f383 8811 	msr	BASEPRI, r3
 80028b8:	f3bf 8f6f 	isb	sy
 80028bc:	f3bf 8f4f 	dsb	sy
 80028c0:	613b      	str	r3, [r7, #16]
    }
 80028c2:	bf00      	nop
 80028c4:	bf00      	nop
 80028c6:	e7fd      	b.n	80028c4 <xTaskCheckForTimeOut+0x24>
    configASSERT( pxTicksToWait );
 80028c8:	683b      	ldr	r3, [r7, #0]
 80028ca:	2b00      	cmp	r3, #0
 80028cc:	d10b      	bne.n	80028e6 <xTaskCheckForTimeOut+0x46>
        __asm volatile
 80028ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80028d2:	f383 8811 	msr	BASEPRI, r3
 80028d6:	f3bf 8f6f 	isb	sy
 80028da:	f3bf 8f4f 	dsb	sy
 80028de:	60fb      	str	r3, [r7, #12]
    }
 80028e0:	bf00      	nop
 80028e2:	bf00      	nop
 80028e4:	e7fd      	b.n	80028e2 <xTaskCheckForTimeOut+0x42>

    taskENTER_CRITICAL();
 80028e6:	f000 fb39 	bl	8002f5c <vPortEnterCritical>
    {
        /* Minor optimisation.  The tick count cannot change in this block. */
        const TickType_t xConstTickCount = xTickCount;
 80028ea:	4b1f      	ldr	r3, [pc, #124]	@ (8002968 <xTaskCheckForTimeOut+0xc8>)
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	61bb      	str	r3, [r7, #24]
        const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	685b      	ldr	r3, [r3, #4]
 80028f4:	69ba      	ldr	r2, [r7, #24]
 80028f6:	1ad3      	subs	r3, r2, r3
 80028f8:	617b      	str	r3, [r7, #20]
            }
            else
        #endif

        #if ( INCLUDE_vTaskSuspend == 1 )
            if( *pxTicksToWait == portMAX_DELAY )
 80028fa:	683b      	ldr	r3, [r7, #0]
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002902:	d102      	bne.n	800290a <xTaskCheckForTimeOut+0x6a>
            {
                /* If INCLUDE_vTaskSuspend is set to 1 and the block time
                 * specified is the maximum block time then the task should block
                 * indefinitely, and therefore never time out. */
                xReturn = pdFALSE;
 8002904:	2300      	movs	r3, #0
 8002906:	61fb      	str	r3, [r7, #28]
 8002908:	e026      	b.n	8002958 <xTaskCheckForTimeOut+0xb8>
            }
            else
        #endif

        if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	681a      	ldr	r2, [r3, #0]
 800290e:	4b17      	ldr	r3, [pc, #92]	@ (800296c <xTaskCheckForTimeOut+0xcc>)
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	429a      	cmp	r2, r3
 8002914:	d00a      	beq.n	800292c <xTaskCheckForTimeOut+0x8c>
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	685b      	ldr	r3, [r3, #4]
 800291a:	69ba      	ldr	r2, [r7, #24]
 800291c:	429a      	cmp	r2, r3
 800291e:	d305      	bcc.n	800292c <xTaskCheckForTimeOut+0x8c>
            /* The tick count is greater than the time at which
             * vTaskSetTimeout() was called, but has also overflowed since
             * vTaskSetTimeOut() was called.  It must have wrapped all the way
             * around and gone past again. This passed since vTaskSetTimeout()
             * was called. */
            xReturn = pdTRUE;
 8002920:	2301      	movs	r3, #1
 8002922:	61fb      	str	r3, [r7, #28]
            *pxTicksToWait = ( TickType_t ) 0;
 8002924:	683b      	ldr	r3, [r7, #0]
 8002926:	2200      	movs	r2, #0
 8002928:	601a      	str	r2, [r3, #0]
 800292a:	e015      	b.n	8002958 <xTaskCheckForTimeOut+0xb8>
        }
        else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800292c:	683b      	ldr	r3, [r7, #0]
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	697a      	ldr	r2, [r7, #20]
 8002932:	429a      	cmp	r2, r3
 8002934:	d20b      	bcs.n	800294e <xTaskCheckForTimeOut+0xae>
        {
            /* Not a genuine timeout. Adjust parameters for time remaining. */
            *pxTicksToWait -= xElapsedTime;
 8002936:	683b      	ldr	r3, [r7, #0]
 8002938:	681a      	ldr	r2, [r3, #0]
 800293a:	697b      	ldr	r3, [r7, #20]
 800293c:	1ad2      	subs	r2, r2, r3
 800293e:	683b      	ldr	r3, [r7, #0]
 8002940:	601a      	str	r2, [r3, #0]
            vTaskInternalSetTimeOutState( pxTimeOut );
 8002942:	6878      	ldr	r0, [r7, #4]
 8002944:	f7ff ff96 	bl	8002874 <vTaskInternalSetTimeOutState>
            xReturn = pdFALSE;
 8002948:	2300      	movs	r3, #0
 800294a:	61fb      	str	r3, [r7, #28]
 800294c:	e004      	b.n	8002958 <xTaskCheckForTimeOut+0xb8>
        }
        else
        {
            *pxTicksToWait = ( TickType_t ) 0;
 800294e:	683b      	ldr	r3, [r7, #0]
 8002950:	2200      	movs	r2, #0
 8002952:	601a      	str	r2, [r3, #0]
            xReturn = pdTRUE;
 8002954:	2301      	movs	r3, #1
 8002956:	61fb      	str	r3, [r7, #28]
        }
    }
    taskEXIT_CRITICAL();
 8002958:	f000 fb32 	bl	8002fc0 <vPortExitCritical>

    return xReturn;
 800295c:	69fb      	ldr	r3, [r7, #28]
}
 800295e:	4618      	mov	r0, r3
 8002960:	3720      	adds	r7, #32
 8002962:	46bd      	mov	sp, r7
 8002964:	bd80      	pop	{r7, pc}
 8002966:	bf00      	nop
 8002968:	2000019c 	.word	0x2000019c
 800296c:	200001b0 	.word	0x200001b0

08002970 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8002970:	b480      	push	{r7}
 8002972:	af00      	add	r7, sp, #0
    xYieldPending = pdTRUE;
 8002974:	4b03      	ldr	r3, [pc, #12]	@ (8002984 <vTaskMissedYield+0x14>)
 8002976:	2201      	movs	r2, #1
 8002978:	601a      	str	r2, [r3, #0]
}
 800297a:	bf00      	nop
 800297c:	46bd      	mov	sp, r7
 800297e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002982:	4770      	bx	lr
 8002984:	200001ac 	.word	0x200001ac

08002988 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8002988:	b580      	push	{r7, lr}
 800298a:	b082      	sub	sp, #8
 800298c:	af00      	add	r7, sp, #0
 800298e:	6078      	str	r0, [r7, #4]

    for( ; ; )
    {
        /* See if any tasks have deleted themselves - if so then the idle task
         * is responsible for freeing the deleted task's TCB and stack. */
        prvCheckTasksWaitingTermination();
 8002990:	f000 f852 	bl	8002a38 <prvCheckTasksWaitingTermination>
                 *
                 * A critical region is not required here as we are just reading from
                 * the list, and an occasional incorrect value will not matter.  If
                 * the ready list at the idle priority contains more than one task
                 * then a task other than the idle task is ready to execute. */
                if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8002994:	4b06      	ldr	r3, [pc, #24]	@ (80029b0 <prvIdleTask+0x28>)
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	2b01      	cmp	r3, #1
 800299a:	d9f9      	bls.n	8002990 <prvIdleTask+0x8>
                {
                    taskYIELD();
 800299c:	4b05      	ldr	r3, [pc, #20]	@ (80029b4 <prvIdleTask+0x2c>)
 800299e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80029a2:	601a      	str	r2, [r3, #0]
 80029a4:	f3bf 8f4f 	dsb	sy
 80029a8:	f3bf 8f6f 	isb	sy
        prvCheckTasksWaitingTermination();
 80029ac:	e7f0      	b.n	8002990 <prvIdleTask+0x8>
 80029ae:	bf00      	nop
 80029b0:	2000009c 	.word	0x2000009c
 80029b4:	e000ed04 	.word	0xe000ed04

080029b8 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80029b8:	b580      	push	{r7, lr}
 80029ba:	b082      	sub	sp, #8
 80029bc:	af00      	add	r7, sp, #0
    UBaseType_t uxPriority;

    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80029be:	2300      	movs	r3, #0
 80029c0:	607b      	str	r3, [r7, #4]
 80029c2:	e00c      	b.n	80029de <prvInitialiseTaskLists+0x26>
    {
        vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80029c4:	687a      	ldr	r2, [r7, #4]
 80029c6:	4613      	mov	r3, r2
 80029c8:	009b      	lsls	r3, r3, #2
 80029ca:	4413      	add	r3, r2
 80029cc:	009b      	lsls	r3, r3, #2
 80029ce:	4a12      	ldr	r2, [pc, #72]	@ (8002a18 <prvInitialiseTaskLists+0x60>)
 80029d0:	4413      	add	r3, r2
 80029d2:	4618      	mov	r0, r3
 80029d4:	f7fe fd23 	bl	800141e <vListInitialise>
    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	3301      	adds	r3, #1
 80029dc:	607b      	str	r3, [r7, #4]
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	2b06      	cmp	r3, #6
 80029e2:	d9ef      	bls.n	80029c4 <prvInitialiseTaskLists+0xc>
    }

    vListInitialise( &xDelayedTaskList1 );
 80029e4:	480d      	ldr	r0, [pc, #52]	@ (8002a1c <prvInitialiseTaskLists+0x64>)
 80029e6:	f7fe fd1a 	bl	800141e <vListInitialise>
    vListInitialise( &xDelayedTaskList2 );
 80029ea:	480d      	ldr	r0, [pc, #52]	@ (8002a20 <prvInitialiseTaskLists+0x68>)
 80029ec:	f7fe fd17 	bl	800141e <vListInitialise>
    vListInitialise( &xPendingReadyList );
 80029f0:	480c      	ldr	r0, [pc, #48]	@ (8002a24 <prvInitialiseTaskLists+0x6c>)
 80029f2:	f7fe fd14 	bl	800141e <vListInitialise>

    #if ( INCLUDE_vTaskDelete == 1 )
        {
            vListInitialise( &xTasksWaitingTermination );
 80029f6:	480c      	ldr	r0, [pc, #48]	@ (8002a28 <prvInitialiseTaskLists+0x70>)
 80029f8:	f7fe fd11 	bl	800141e <vListInitialise>
        }
    #endif /* INCLUDE_vTaskDelete */

    #if ( INCLUDE_vTaskSuspend == 1 )
        {
            vListInitialise( &xSuspendedTaskList );
 80029fc:	480b      	ldr	r0, [pc, #44]	@ (8002a2c <prvInitialiseTaskLists+0x74>)
 80029fe:	f7fe fd0e 	bl	800141e <vListInitialise>
        }
    #endif /* INCLUDE_vTaskSuspend */

    /* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
     * using list2. */
    pxDelayedTaskList = &xDelayedTaskList1;
 8002a02:	4b0b      	ldr	r3, [pc, #44]	@ (8002a30 <prvInitialiseTaskLists+0x78>)
 8002a04:	4a05      	ldr	r2, [pc, #20]	@ (8002a1c <prvInitialiseTaskLists+0x64>)
 8002a06:	601a      	str	r2, [r3, #0]
    pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8002a08:	4b0a      	ldr	r3, [pc, #40]	@ (8002a34 <prvInitialiseTaskLists+0x7c>)
 8002a0a:	4a05      	ldr	r2, [pc, #20]	@ (8002a20 <prvInitialiseTaskLists+0x68>)
 8002a0c:	601a      	str	r2, [r3, #0]
}
 8002a0e:	bf00      	nop
 8002a10:	3708      	adds	r7, #8
 8002a12:	46bd      	mov	sp, r7
 8002a14:	bd80      	pop	{r7, pc}
 8002a16:	bf00      	nop
 8002a18:	2000009c 	.word	0x2000009c
 8002a1c:	20000128 	.word	0x20000128
 8002a20:	2000013c 	.word	0x2000013c
 8002a24:	20000158 	.word	0x20000158
 8002a28:	2000016c 	.word	0x2000016c
 8002a2c:	20000184 	.word	0x20000184
 8002a30:	20000150 	.word	0x20000150
 8002a34:	20000154 	.word	0x20000154

08002a38 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8002a38:	b580      	push	{r7, lr}
 8002a3a:	b082      	sub	sp, #8
 8002a3c:	af00      	add	r7, sp, #0
        {
            TCB_t * pxTCB;

            /* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
             * being called too often in the idle task. */
            while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8002a3e:	e019      	b.n	8002a74 <prvCheckTasksWaitingTermination+0x3c>
            {
                taskENTER_CRITICAL();
 8002a40:	f000 fa8c 	bl	8002f5c <vPortEnterCritical>
                {
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002a44:	4b10      	ldr	r3, [pc, #64]	@ (8002a88 <prvCheckTasksWaitingTermination+0x50>)
 8002a46:	68db      	ldr	r3, [r3, #12]
 8002a48:	68db      	ldr	r3, [r3, #12]
 8002a4a:	607b      	str	r3, [r7, #4]
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	3304      	adds	r3, #4
 8002a50:	4618      	mov	r0, r3
 8002a52:	f7fe fd6e 	bl	8001532 <uxListRemove>
                    --uxCurrentNumberOfTasks;
 8002a56:	4b0d      	ldr	r3, [pc, #52]	@ (8002a8c <prvCheckTasksWaitingTermination+0x54>)
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	3b01      	subs	r3, #1
 8002a5c:	4a0b      	ldr	r2, [pc, #44]	@ (8002a8c <prvCheckTasksWaitingTermination+0x54>)
 8002a5e:	6013      	str	r3, [r2, #0]
                    --uxDeletedTasksWaitingCleanUp;
 8002a60:	4b0b      	ldr	r3, [pc, #44]	@ (8002a90 <prvCheckTasksWaitingTermination+0x58>)
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	3b01      	subs	r3, #1
 8002a66:	4a0a      	ldr	r2, [pc, #40]	@ (8002a90 <prvCheckTasksWaitingTermination+0x58>)
 8002a68:	6013      	str	r3, [r2, #0]
                }
                taskEXIT_CRITICAL();
 8002a6a:	f000 faa9 	bl	8002fc0 <vPortExitCritical>

                prvDeleteTCB( pxTCB );
 8002a6e:	6878      	ldr	r0, [r7, #4]
 8002a70:	f000 f810 	bl	8002a94 <prvDeleteTCB>
            while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8002a74:	4b06      	ldr	r3, [pc, #24]	@ (8002a90 <prvCheckTasksWaitingTermination+0x58>)
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	2b00      	cmp	r3, #0
 8002a7a:	d1e1      	bne.n	8002a40 <prvCheckTasksWaitingTermination+0x8>
            }
        }
    #endif /* INCLUDE_vTaskDelete */
}
 8002a7c:	bf00      	nop
 8002a7e:	bf00      	nop
 8002a80:	3708      	adds	r7, #8
 8002a82:	46bd      	mov	sp, r7
 8002a84:	bd80      	pop	{r7, pc}
 8002a86:	bf00      	nop
 8002a88:	2000016c 	.word	0x2000016c
 8002a8c:	20000198 	.word	0x20000198
 8002a90:	20000180 	.word	0x20000180

08002a94 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

    static void prvDeleteTCB( TCB_t * pxTCB )
    {
 8002a94:	b580      	push	{r7, lr}
 8002a96:	b082      	sub	sp, #8
 8002a98:	af00      	add	r7, sp, #0
 8002a9a:	6078      	str	r0, [r7, #4]
         * to the task to free any memory allocated at the application level.
         * See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
         * for additional information. */
        #if ( configUSE_NEWLIB_REENTRANT == 1 )
            {
                _reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	334c      	adds	r3, #76	@ 0x4c
 8002aa0:	4618      	mov	r0, r3
 8002aa2:	f000 fd6f 	bl	8003584 <_reclaim_reent>

        #if ( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
            {
                /* The task can only have been allocated dynamically - free both
                 * the stack and TCB. */
                vPortFree( pxTCB->pxStack );
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002aaa:	4618      	mov	r0, r3
 8002aac:	f000 fc0c 	bl	80032c8 <vPortFree>
                vPortFree( pxTCB );
 8002ab0:	6878      	ldr	r0, [r7, #4]
 8002ab2:	f000 fc09 	bl	80032c8 <vPortFree>
                    configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB );
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
    }
 8002ab6:	bf00      	nop
 8002ab8:	3708      	adds	r7, #8
 8002aba:	46bd      	mov	sp, r7
 8002abc:	bd80      	pop	{r7, pc}
	...

08002ac0 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8002ac0:	b480      	push	{r7}
 8002ac2:	af00      	add	r7, sp, #0
    if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002ac4:	4b0a      	ldr	r3, [pc, #40]	@ (8002af0 <prvResetNextTaskUnblockTime+0x30>)
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	2b00      	cmp	r3, #0
 8002acc:	d104      	bne.n	8002ad8 <prvResetNextTaskUnblockTime+0x18>
    {
        /* The new current delayed list is empty.  Set xNextTaskUnblockTime to
         * the maximum possible value so it is  extremely unlikely that the
         * if( xTickCount >= xNextTaskUnblockTime ) test will pass until
         * there is an item in the delayed list. */
        xNextTaskUnblockTime = portMAX_DELAY;
 8002ace:	4b09      	ldr	r3, [pc, #36]	@ (8002af4 <prvResetNextTaskUnblockTime+0x34>)
 8002ad0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002ad4:	601a      	str	r2, [r3, #0]
         * the item at the head of the delayed list.  This is the time at
         * which the task at the head of the delayed list should be removed
         * from the Blocked state. */
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
    }
}
 8002ad6:	e005      	b.n	8002ae4 <prvResetNextTaskUnblockTime+0x24>
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
 8002ad8:	4b05      	ldr	r3, [pc, #20]	@ (8002af0 <prvResetNextTaskUnblockTime+0x30>)
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	68db      	ldr	r3, [r3, #12]
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	4a04      	ldr	r2, [pc, #16]	@ (8002af4 <prvResetNextTaskUnblockTime+0x34>)
 8002ae2:	6013      	str	r3, [r2, #0]
}
 8002ae4:	bf00      	nop
 8002ae6:	46bd      	mov	sp, r7
 8002ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aec:	4770      	bx	lr
 8002aee:	bf00      	nop
 8002af0:	20000150 	.word	0x20000150
 8002af4:	200001b8 	.word	0x200001b8

08002af8 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

    BaseType_t xTaskGetSchedulerState( void )
    {
 8002af8:	b480      	push	{r7}
 8002afa:	b083      	sub	sp, #12
 8002afc:	af00      	add	r7, sp, #0
        BaseType_t xReturn;

        if( xSchedulerRunning == pdFALSE )
 8002afe:	4b0b      	ldr	r3, [pc, #44]	@ (8002b2c <xTaskGetSchedulerState+0x34>)
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	2b00      	cmp	r3, #0
 8002b04:	d102      	bne.n	8002b0c <xTaskGetSchedulerState+0x14>
        {
            xReturn = taskSCHEDULER_NOT_STARTED;
 8002b06:	2301      	movs	r3, #1
 8002b08:	607b      	str	r3, [r7, #4]
 8002b0a:	e008      	b.n	8002b1e <xTaskGetSchedulerState+0x26>
        }
        else
        {
            if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002b0c:	4b08      	ldr	r3, [pc, #32]	@ (8002b30 <xTaskGetSchedulerState+0x38>)
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	2b00      	cmp	r3, #0
 8002b12:	d102      	bne.n	8002b1a <xTaskGetSchedulerState+0x22>
            {
                xReturn = taskSCHEDULER_RUNNING;
 8002b14:	2302      	movs	r3, #2
 8002b16:	607b      	str	r3, [r7, #4]
 8002b18:	e001      	b.n	8002b1e <xTaskGetSchedulerState+0x26>
            }
            else
            {
                xReturn = taskSCHEDULER_SUSPENDED;
 8002b1a:	2300      	movs	r3, #0
 8002b1c:	607b      	str	r3, [r7, #4]
            }
        }

        return xReturn;
 8002b1e:	687b      	ldr	r3, [r7, #4]
    }
 8002b20:	4618      	mov	r0, r3
 8002b22:	370c      	adds	r7, #12
 8002b24:	46bd      	mov	sp, r7
 8002b26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b2a:	4770      	bx	lr
 8002b2c:	200001a4 	.word	0x200001a4
 8002b30:	200001c0 	.word	0x200001c0

08002b34 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
    {
 8002b34:	b580      	push	{r7, lr}
 8002b36:	b086      	sub	sp, #24
 8002b38:	af00      	add	r7, sp, #0
 8002b3a:	6078      	str	r0, [r7, #4]
        TCB_t * const pxTCB = pxMutexHolder;
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	613b      	str	r3, [r7, #16]
        BaseType_t xReturn = pdFALSE;
 8002b40:	2300      	movs	r3, #0
 8002b42:	617b      	str	r3, [r7, #20]

        if( pxMutexHolder != NULL )
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	2b00      	cmp	r3, #0
 8002b48:	d065      	beq.n	8002c16 <xTaskPriorityDisinherit+0xe2>
        {
            /* A task can only have an inherited priority if it holds the mutex.
             * If the mutex is held by a task then it cannot be given from an
             * interrupt, and if a mutex is given by the holding task then it must
             * be the running state task. */
            configASSERT( pxTCB == pxCurrentTCB );
 8002b4a:	4b35      	ldr	r3, [pc, #212]	@ (8002c20 <xTaskPriorityDisinherit+0xec>)
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	693a      	ldr	r2, [r7, #16]
 8002b50:	429a      	cmp	r2, r3
 8002b52:	d00b      	beq.n	8002b6c <xTaskPriorityDisinherit+0x38>
        __asm volatile
 8002b54:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002b58:	f383 8811 	msr	BASEPRI, r3
 8002b5c:	f3bf 8f6f 	isb	sy
 8002b60:	f3bf 8f4f 	dsb	sy
 8002b64:	60fb      	str	r3, [r7, #12]
    }
 8002b66:	bf00      	nop
 8002b68:	bf00      	nop
 8002b6a:	e7fd      	b.n	8002b68 <xTaskPriorityDisinherit+0x34>
            configASSERT( pxTCB->uxMutexesHeld );
 8002b6c:	693b      	ldr	r3, [r7, #16]
 8002b6e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002b70:	2b00      	cmp	r3, #0
 8002b72:	d10b      	bne.n	8002b8c <xTaskPriorityDisinherit+0x58>
        __asm volatile
 8002b74:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002b78:	f383 8811 	msr	BASEPRI, r3
 8002b7c:	f3bf 8f6f 	isb	sy
 8002b80:	f3bf 8f4f 	dsb	sy
 8002b84:	60bb      	str	r3, [r7, #8]
    }
 8002b86:	bf00      	nop
 8002b88:	bf00      	nop
 8002b8a:	e7fd      	b.n	8002b88 <xTaskPriorityDisinherit+0x54>
            ( pxTCB->uxMutexesHeld )--;
 8002b8c:	693b      	ldr	r3, [r7, #16]
 8002b8e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002b90:	1e5a      	subs	r2, r3, #1
 8002b92:	693b      	ldr	r3, [r7, #16]
 8002b94:	649a      	str	r2, [r3, #72]	@ 0x48

            /* Has the holder of the mutex inherited the priority of another
             * task? */
            if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8002b96:	693b      	ldr	r3, [r7, #16]
 8002b98:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002b9a:	693b      	ldr	r3, [r7, #16]
 8002b9c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b9e:	429a      	cmp	r2, r3
 8002ba0:	d039      	beq.n	8002c16 <xTaskPriorityDisinherit+0xe2>
            {
                /* Only disinherit if no other mutexes are held. */
                if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8002ba2:	693b      	ldr	r3, [r7, #16]
 8002ba4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002ba6:	2b00      	cmp	r3, #0
 8002ba8:	d135      	bne.n	8002c16 <xTaskPriorityDisinherit+0xe2>
                    /* A task can only have an inherited priority if it holds
                     * the mutex.  If the mutex is held by a task then it cannot be
                     * given from an interrupt, and if a mutex is given by the
                     * holding task then it must be the running state task.  Remove
                     * the holding task from the ready list. */
                    if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8002baa:	693b      	ldr	r3, [r7, #16]
 8002bac:	3304      	adds	r3, #4
 8002bae:	4618      	mov	r0, r3
 8002bb0:	f7fe fcbf 	bl	8001532 <uxListRemove>
 8002bb4:	4603      	mov	r3, r0
 8002bb6:	2b00      	cmp	r3, #0
 8002bb8:	d10a      	bne.n	8002bd0 <xTaskPriorityDisinherit+0x9c>
                    {
                        portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 8002bba:	693b      	ldr	r3, [r7, #16]
 8002bbc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002bbe:	2201      	movs	r2, #1
 8002bc0:	fa02 f303 	lsl.w	r3, r2, r3
 8002bc4:	43da      	mvns	r2, r3
 8002bc6:	4b17      	ldr	r3, [pc, #92]	@ (8002c24 <xTaskPriorityDisinherit+0xf0>)
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	4013      	ands	r3, r2
 8002bcc:	4a15      	ldr	r2, [pc, #84]	@ (8002c24 <xTaskPriorityDisinherit+0xf0>)
 8002bce:	6013      	str	r3, [r2, #0]
                    }

                    /* Disinherit the priority before adding the task into the
                     * new  ready list. */
                    traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
                    pxTCB->uxPriority = pxTCB->uxBasePriority;
 8002bd0:	693b      	ldr	r3, [r7, #16]
 8002bd2:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002bd4:	693b      	ldr	r3, [r7, #16]
 8002bd6:	62da      	str	r2, [r3, #44]	@ 0x2c

                    /* Reset the event list item value.  It cannot be in use for
                     * any other purpose if this task is running, and it must be
                     * running to give back the mutex. */
                    listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002bd8:	693b      	ldr	r3, [r7, #16]
 8002bda:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002bdc:	f1c3 0207 	rsb	r2, r3, #7
 8002be0:	693b      	ldr	r3, [r7, #16]
 8002be2:	619a      	str	r2, [r3, #24]
                    prvAddTaskToReadyList( pxTCB );
 8002be4:	693b      	ldr	r3, [r7, #16]
 8002be6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002be8:	2201      	movs	r2, #1
 8002bea:	409a      	lsls	r2, r3
 8002bec:	4b0d      	ldr	r3, [pc, #52]	@ (8002c24 <xTaskPriorityDisinherit+0xf0>)
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	4313      	orrs	r3, r2
 8002bf2:	4a0c      	ldr	r2, [pc, #48]	@ (8002c24 <xTaskPriorityDisinherit+0xf0>)
 8002bf4:	6013      	str	r3, [r2, #0]
 8002bf6:	693b      	ldr	r3, [r7, #16]
 8002bf8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002bfa:	4613      	mov	r3, r2
 8002bfc:	009b      	lsls	r3, r3, #2
 8002bfe:	4413      	add	r3, r2
 8002c00:	009b      	lsls	r3, r3, #2
 8002c02:	4a09      	ldr	r2, [pc, #36]	@ (8002c28 <xTaskPriorityDisinherit+0xf4>)
 8002c04:	441a      	add	r2, r3
 8002c06:	693b      	ldr	r3, [r7, #16]
 8002c08:	3304      	adds	r3, #4
 8002c0a:	4619      	mov	r1, r3
 8002c0c:	4610      	mov	r0, r2
 8002c0e:	f7fe fc33 	bl	8001478 <vListInsertEnd>
                     * in an order different to that in which they were taken.
                     * If a context switch did not occur when the first mutex was
                     * returned, even if a task was waiting on it, then a context
                     * switch should occur when the last mutex is returned whether
                     * a task is waiting on it or not. */
                    xReturn = pdTRUE;
 8002c12:	2301      	movs	r3, #1
 8002c14:	617b      	str	r3, [r7, #20]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        return xReturn;
 8002c16:	697b      	ldr	r3, [r7, #20]
    }
 8002c18:	4618      	mov	r0, r3
 8002c1a:	3718      	adds	r7, #24
 8002c1c:	46bd      	mov	sp, r7
 8002c1e:	bd80      	pop	{r7, pc}
 8002c20:	20000098 	.word	0x20000098
 8002c24:	200001a0 	.word	0x200001a0
 8002c28:	2000009c 	.word	0x2000009c

08002c2c <prvAddCurrentTaskToDelayedList>:
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait,
                                            const BaseType_t xCanBlockIndefinitely )
{
 8002c2c:	b580      	push	{r7, lr}
 8002c2e:	b084      	sub	sp, #16
 8002c30:	af00      	add	r7, sp, #0
 8002c32:	6078      	str	r0, [r7, #4]
 8002c34:	6039      	str	r1, [r7, #0]
    TickType_t xTimeToWake;
    const TickType_t xConstTickCount = xTickCount;
 8002c36:	4b29      	ldr	r3, [pc, #164]	@ (8002cdc <prvAddCurrentTaskToDelayedList+0xb0>)
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	60fb      	str	r3, [r7, #12]
        }
    #endif

    /* Remove the task from the ready list before adding it to the blocked list
     * as the same list item is used for both lists. */
    if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8002c3c:	4b28      	ldr	r3, [pc, #160]	@ (8002ce0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	3304      	adds	r3, #4
 8002c42:	4618      	mov	r0, r3
 8002c44:	f7fe fc75 	bl	8001532 <uxListRemove>
 8002c48:	4603      	mov	r3, r0
 8002c4a:	2b00      	cmp	r3, #0
 8002c4c:	d10b      	bne.n	8002c66 <prvAddCurrentTaskToDelayedList+0x3a>
    {
        /* The current task must be in a ready list, so there is no need to
         * check, and the port reset macro can be called directly. */
        portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8002c4e:	4b24      	ldr	r3, [pc, #144]	@ (8002ce0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c54:	2201      	movs	r2, #1
 8002c56:	fa02 f303 	lsl.w	r3, r2, r3
 8002c5a:	43da      	mvns	r2, r3
 8002c5c:	4b21      	ldr	r3, [pc, #132]	@ (8002ce4 <prvAddCurrentTaskToDelayedList+0xb8>)
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	4013      	ands	r3, r2
 8002c62:	4a20      	ldr	r2, [pc, #128]	@ (8002ce4 <prvAddCurrentTaskToDelayedList+0xb8>)
 8002c64:	6013      	str	r3, [r2, #0]
        mtCOVERAGE_TEST_MARKER();
    }

    #if ( INCLUDE_vTaskSuspend == 1 )
        {
            if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002c6c:	d10a      	bne.n	8002c84 <prvAddCurrentTaskToDelayedList+0x58>
 8002c6e:	683b      	ldr	r3, [r7, #0]
 8002c70:	2b00      	cmp	r3, #0
 8002c72:	d007      	beq.n	8002c84 <prvAddCurrentTaskToDelayedList+0x58>
            {
                /* Add the task to the suspended task list instead of a delayed task
                 * list to ensure it is not woken by a timing event.  It will block
                 * indefinitely. */
                vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8002c74:	4b1a      	ldr	r3, [pc, #104]	@ (8002ce0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	3304      	adds	r3, #4
 8002c7a:	4619      	mov	r1, r3
 8002c7c:	481a      	ldr	r0, [pc, #104]	@ (8002ce8 <prvAddCurrentTaskToDelayedList+0xbc>)
 8002c7e:	f7fe fbfb 	bl	8001478 <vListInsertEnd>

            /* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
            ( void ) xCanBlockIndefinitely;
        }
    #endif /* INCLUDE_vTaskSuspend */
}
 8002c82:	e026      	b.n	8002cd2 <prvAddCurrentTaskToDelayedList+0xa6>
                xTimeToWake = xConstTickCount + xTicksToWait;
 8002c84:	68fa      	ldr	r2, [r7, #12]
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	4413      	add	r3, r2
 8002c8a:	60bb      	str	r3, [r7, #8]
                listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8002c8c:	4b14      	ldr	r3, [pc, #80]	@ (8002ce0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	68ba      	ldr	r2, [r7, #8]
 8002c92:	605a      	str	r2, [r3, #4]
                if( xTimeToWake < xConstTickCount )
 8002c94:	68ba      	ldr	r2, [r7, #8]
 8002c96:	68fb      	ldr	r3, [r7, #12]
 8002c98:	429a      	cmp	r2, r3
 8002c9a:	d209      	bcs.n	8002cb0 <prvAddCurrentTaskToDelayedList+0x84>
                    vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8002c9c:	4b13      	ldr	r3, [pc, #76]	@ (8002cec <prvAddCurrentTaskToDelayedList+0xc0>)
 8002c9e:	681a      	ldr	r2, [r3, #0]
 8002ca0:	4b0f      	ldr	r3, [pc, #60]	@ (8002ce0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	3304      	adds	r3, #4
 8002ca6:	4619      	mov	r1, r3
 8002ca8:	4610      	mov	r0, r2
 8002caa:	f7fe fc09 	bl	80014c0 <vListInsert>
}
 8002cae:	e010      	b.n	8002cd2 <prvAddCurrentTaskToDelayedList+0xa6>
                    vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8002cb0:	4b0f      	ldr	r3, [pc, #60]	@ (8002cf0 <prvAddCurrentTaskToDelayedList+0xc4>)
 8002cb2:	681a      	ldr	r2, [r3, #0]
 8002cb4:	4b0a      	ldr	r3, [pc, #40]	@ (8002ce0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	3304      	adds	r3, #4
 8002cba:	4619      	mov	r1, r3
 8002cbc:	4610      	mov	r0, r2
 8002cbe:	f7fe fbff 	bl	80014c0 <vListInsert>
                    if( xTimeToWake < xNextTaskUnblockTime )
 8002cc2:	4b0c      	ldr	r3, [pc, #48]	@ (8002cf4 <prvAddCurrentTaskToDelayedList+0xc8>)
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	68ba      	ldr	r2, [r7, #8]
 8002cc8:	429a      	cmp	r2, r3
 8002cca:	d202      	bcs.n	8002cd2 <prvAddCurrentTaskToDelayedList+0xa6>
                        xNextTaskUnblockTime = xTimeToWake;
 8002ccc:	4a09      	ldr	r2, [pc, #36]	@ (8002cf4 <prvAddCurrentTaskToDelayedList+0xc8>)
 8002cce:	68bb      	ldr	r3, [r7, #8]
 8002cd0:	6013      	str	r3, [r2, #0]
}
 8002cd2:	bf00      	nop
 8002cd4:	3710      	adds	r7, #16
 8002cd6:	46bd      	mov	sp, r7
 8002cd8:	bd80      	pop	{r7, pc}
 8002cda:	bf00      	nop
 8002cdc:	2000019c 	.word	0x2000019c
 8002ce0:	20000098 	.word	0x20000098
 8002ce4:	200001a0 	.word	0x200001a0
 8002ce8:	20000184 	.word	0x20000184
 8002cec:	20000154 	.word	0x20000154
 8002cf0:	20000150 	.word	0x20000150
 8002cf4:	200001b8 	.word	0x200001b8

08002cf8 <pxPortInitialiseStack>:
 * See header file for description.
 */
StackType_t * pxPortInitialiseStack( StackType_t * pxTopOfStack,
                                     TaskFunction_t pxCode,
                                     void * pvParameters )
{
 8002cf8:	b480      	push	{r7}
 8002cfa:	b085      	sub	sp, #20
 8002cfc:	af00      	add	r7, sp, #0
 8002cfe:	60f8      	str	r0, [r7, #12]
 8002d00:	60b9      	str	r1, [r7, #8]
 8002d02:	607a      	str	r2, [r7, #4]
    /* Simulate the stack frame as it would be created by a context switch
     * interrupt. */

    /* Offset added to account for the way the MCU uses the stack on entry/exit
     * of interrupts, and to ensure alignment. */
    pxTopOfStack--;
 8002d04:	68fb      	ldr	r3, [r7, #12]
 8002d06:	3b04      	subs	r3, #4
 8002d08:	60fb      	str	r3, [r7, #12]

    *pxTopOfStack = portINITIAL_XPSR;                                    /* xPSR */
 8002d0a:	68fb      	ldr	r3, [r7, #12]
 8002d0c:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8002d10:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 8002d12:	68fb      	ldr	r3, [r7, #12]
 8002d14:	3b04      	subs	r3, #4
 8002d16:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK; /* PC */
 8002d18:	68bb      	ldr	r3, [r7, #8]
 8002d1a:	f023 0201 	bic.w	r2, r3, #1
 8002d1e:	68fb      	ldr	r3, [r7, #12]
 8002d20:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 8002d22:	68fb      	ldr	r3, [r7, #12]
 8002d24:	3b04      	subs	r3, #4
 8002d26:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;             /* LR */
 8002d28:	4a0c      	ldr	r2, [pc, #48]	@ (8002d5c <pxPortInitialiseStack+0x64>)
 8002d2a:	68fb      	ldr	r3, [r7, #12]
 8002d2c:	601a      	str	r2, [r3, #0]

    /* Save code space by skipping register initialisation. */
    pxTopOfStack -= 5;                            /* R12, R3, R2 and R1. */
 8002d2e:	68fb      	ldr	r3, [r7, #12]
 8002d30:	3b14      	subs	r3, #20
 8002d32:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) pvParameters; /* R0 */
 8002d34:	687a      	ldr	r2, [r7, #4]
 8002d36:	68fb      	ldr	r3, [r7, #12]
 8002d38:	601a      	str	r2, [r3, #0]

    /* A save method is being used that requires each task to maintain its
     * own exec return value. */
    pxTopOfStack--;
 8002d3a:	68fb      	ldr	r3, [r7, #12]
 8002d3c:	3b04      	subs	r3, #4
 8002d3e:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = portINITIAL_EXC_RETURN;
 8002d40:	68fb      	ldr	r3, [r7, #12]
 8002d42:	f06f 0202 	mvn.w	r2, #2
 8002d46:	601a      	str	r2, [r3, #0]

    pxTopOfStack -= 8; /* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8002d48:	68fb      	ldr	r3, [r7, #12]
 8002d4a:	3b20      	subs	r3, #32
 8002d4c:	60fb      	str	r3, [r7, #12]

    return pxTopOfStack;
 8002d4e:	68fb      	ldr	r3, [r7, #12]
}
 8002d50:	4618      	mov	r0, r3
 8002d52:	3714      	adds	r7, #20
 8002d54:	46bd      	mov	sp, r7
 8002d56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d5a:	4770      	bx	lr
 8002d5c:	08002d61 	.word	0x08002d61

08002d60 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8002d60:	b480      	push	{r7}
 8002d62:	b085      	sub	sp, #20
 8002d64:	af00      	add	r7, sp, #0
    volatile uint32_t ulDummy = 0;
 8002d66:	2300      	movs	r3, #0
 8002d68:	607b      	str	r3, [r7, #4]
     * its caller as there is nothing to return to.  If a task wants to exit it
     * should instead call vTaskDelete( NULL ).
     *
     * Artificially force an assert() to be triggered if configASSERT() is
     * defined, then stop here so application writers can catch the error. */
    configASSERT( uxCriticalNesting == ~0UL );
 8002d6a:	4b13      	ldr	r3, [pc, #76]	@ (8002db8 <prvTaskExitError+0x58>)
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002d72:	d00b      	beq.n	8002d8c <prvTaskExitError+0x2c>
        __asm volatile
 8002d74:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002d78:	f383 8811 	msr	BASEPRI, r3
 8002d7c:	f3bf 8f6f 	isb	sy
 8002d80:	f3bf 8f4f 	dsb	sy
 8002d84:	60fb      	str	r3, [r7, #12]
    }
 8002d86:	bf00      	nop
 8002d88:	bf00      	nop
 8002d8a:	e7fd      	b.n	8002d88 <prvTaskExitError+0x28>
        __asm volatile
 8002d8c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002d90:	f383 8811 	msr	BASEPRI, r3
 8002d94:	f3bf 8f6f 	isb	sy
 8002d98:	f3bf 8f4f 	dsb	sy
 8002d9c:	60bb      	str	r3, [r7, #8]
    }
 8002d9e:	bf00      	nop
    portDISABLE_INTERRUPTS();

    while( ulDummy == 0 )
 8002da0:	bf00      	nop
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	2b00      	cmp	r3, #0
 8002da6:	d0fc      	beq.n	8002da2 <prvTaskExitError+0x42>
         * about code appearing after this function is called - making ulDummy
         * volatile makes the compiler think the function could return and
         * therefore not output an 'unreachable code' warning for code that appears
         * after it. */
    }
}
 8002da8:	bf00      	nop
 8002daa:	bf00      	nop
 8002dac:	3714      	adds	r7, #20
 8002dae:	46bd      	mov	sp, r7
 8002db0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002db4:	4770      	bx	lr
 8002db6:	bf00      	nop
 8002db8:	20000004 	.word	0x20000004
 8002dbc:	00000000 	.word	0x00000000

08002dc0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
    __asm volatile (
 8002dc0:	4b07      	ldr	r3, [pc, #28]	@ (8002de0 <pxCurrentTCBConst2>)
 8002dc2:	6819      	ldr	r1, [r3, #0]
 8002dc4:	6808      	ldr	r0, [r1, #0]
 8002dc6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002dca:	f380 8809 	msr	PSP, r0
 8002dce:	f3bf 8f6f 	isb	sy
 8002dd2:	f04f 0000 	mov.w	r0, #0
 8002dd6:	f380 8811 	msr	BASEPRI, r0
 8002dda:	4770      	bx	lr
 8002ddc:	f3af 8000 	nop.w

08002de0 <pxCurrentTCBConst2>:
 8002de0:	20000098 	.word	0x20000098
        "	bx r14							\n"
        "									\n"
        "	.align 4						\n"
        "pxCurrentTCBConst2: .word pxCurrentTCB				\n"
        );
}
 8002de4:	bf00      	nop
 8002de6:	bf00      	nop

08002de8 <prvPortStartFirstTask>:
{
    /* Start the first task.  This also clears the bit that indicates the FPU is
     * in use in case the FPU was used before the scheduler was started - which
     * would otherwise result in the unnecessary leaving of space in the SVC stack
     * for lazy saving of FPU registers. */
    __asm volatile (
 8002de8:	4808      	ldr	r0, [pc, #32]	@ (8002e0c <prvPortStartFirstTask+0x24>)
 8002dea:	6800      	ldr	r0, [r0, #0]
 8002dec:	6800      	ldr	r0, [r0, #0]
 8002dee:	f380 8808 	msr	MSP, r0
 8002df2:	f04f 0000 	mov.w	r0, #0
 8002df6:	f380 8814 	msr	CONTROL, r0
 8002dfa:	b662      	cpsie	i
 8002dfc:	b661      	cpsie	f
 8002dfe:	f3bf 8f4f 	dsb	sy
 8002e02:	f3bf 8f6f 	isb	sy
 8002e06:	df00      	svc	0
 8002e08:	bf00      	nop
 8002e0a:	0000      	.short	0x0000
 8002e0c:	e000ed08 	.word	0xe000ed08
        " isb					\n"
        " svc 0					\n"/* System call to start first task. */
        " nop					\n"
        " .ltorg				\n"
        );
}
 8002e10:	bf00      	nop
 8002e12:	bf00      	nop

08002e14 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8002e14:	b580      	push	{r7, lr}
 8002e16:	b086      	sub	sp, #24
 8002e18:	af00      	add	r7, sp, #0
    configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

    /* This port can be used on all revisions of the Cortex-M7 core other than
     * the r0p1 parts.  r0p1 parts should use the port from the
     * /source/portable/GCC/ARM_CM7/r0p1 directory. */
    configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8002e1a:	4b47      	ldr	r3, [pc, #284]	@ (8002f38 <xPortStartScheduler+0x124>)
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	4a47      	ldr	r2, [pc, #284]	@ (8002f3c <xPortStartScheduler+0x128>)
 8002e20:	4293      	cmp	r3, r2
 8002e22:	d10b      	bne.n	8002e3c <xPortStartScheduler+0x28>
        __asm volatile
 8002e24:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002e28:	f383 8811 	msr	BASEPRI, r3
 8002e2c:	f3bf 8f6f 	isb	sy
 8002e30:	f3bf 8f4f 	dsb	sy
 8002e34:	60fb      	str	r3, [r7, #12]
    }
 8002e36:	bf00      	nop
 8002e38:	bf00      	nop
 8002e3a:	e7fd      	b.n	8002e38 <xPortStartScheduler+0x24>
    configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8002e3c:	4b3e      	ldr	r3, [pc, #248]	@ (8002f38 <xPortStartScheduler+0x124>)
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	4a3f      	ldr	r2, [pc, #252]	@ (8002f40 <xPortStartScheduler+0x12c>)
 8002e42:	4293      	cmp	r3, r2
 8002e44:	d10b      	bne.n	8002e5e <xPortStartScheduler+0x4a>
        __asm volatile
 8002e46:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002e4a:	f383 8811 	msr	BASEPRI, r3
 8002e4e:	f3bf 8f6f 	isb	sy
 8002e52:	f3bf 8f4f 	dsb	sy
 8002e56:	613b      	str	r3, [r7, #16]
    }
 8002e58:	bf00      	nop
 8002e5a:	bf00      	nop
 8002e5c:	e7fd      	b.n	8002e5a <xPortStartScheduler+0x46>

    #if ( configASSERT_DEFINED == 1 )
        {
            volatile uint32_t ulOriginalPriority;
            volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8002e5e:	4b39      	ldr	r3, [pc, #228]	@ (8002f44 <xPortStartScheduler+0x130>)
 8002e60:	617b      	str	r3, [r7, #20]
             * functions can be called.  ISR safe functions are those that end in
             * "FromISR".  FreeRTOS maintains separate thread and ISR API functions to
             * ensure interrupt entry is as fast and simple as possible.
             *
             * Save the interrupt priority value that is about to be clobbered. */
            ulOriginalPriority = *pucFirstUserPriorityRegister;
 8002e62:	697b      	ldr	r3, [r7, #20]
 8002e64:	781b      	ldrb	r3, [r3, #0]
 8002e66:	b2db      	uxtb	r3, r3
 8002e68:	607b      	str	r3, [r7, #4]

            /* Determine the number of priority bits available.  First write to all
             * possible bits. */
            *pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8002e6a:	697b      	ldr	r3, [r7, #20]
 8002e6c:	22ff      	movs	r2, #255	@ 0xff
 8002e6e:	701a      	strb	r2, [r3, #0]

            /* Read the value back to see how many bits stuck. */
            ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8002e70:	697b      	ldr	r3, [r7, #20]
 8002e72:	781b      	ldrb	r3, [r3, #0]
 8002e74:	b2db      	uxtb	r3, r3
 8002e76:	70fb      	strb	r3, [r7, #3]

            /* Use the same mask on the maximum system call priority. */
            ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8002e78:	78fb      	ldrb	r3, [r7, #3]
 8002e7a:	b2db      	uxtb	r3, r3
 8002e7c:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8002e80:	b2da      	uxtb	r2, r3
 8002e82:	4b31      	ldr	r3, [pc, #196]	@ (8002f48 <xPortStartScheduler+0x134>)
 8002e84:	701a      	strb	r2, [r3, #0]

            /* Calculate the maximum acceptable priority group value for the number
             * of bits read back. */
            ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8002e86:	4b31      	ldr	r3, [pc, #196]	@ (8002f4c <xPortStartScheduler+0x138>)
 8002e88:	2207      	movs	r2, #7
 8002e8a:	601a      	str	r2, [r3, #0]

            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8002e8c:	e009      	b.n	8002ea2 <xPortStartScheduler+0x8e>
            {
                ulMaxPRIGROUPValue--;
 8002e8e:	4b2f      	ldr	r3, [pc, #188]	@ (8002f4c <xPortStartScheduler+0x138>)
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	3b01      	subs	r3, #1
 8002e94:	4a2d      	ldr	r2, [pc, #180]	@ (8002f4c <xPortStartScheduler+0x138>)
 8002e96:	6013      	str	r3, [r2, #0]
                ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8002e98:	78fb      	ldrb	r3, [r7, #3]
 8002e9a:	b2db      	uxtb	r3, r3
 8002e9c:	005b      	lsls	r3, r3, #1
 8002e9e:	b2db      	uxtb	r3, r3
 8002ea0:	70fb      	strb	r3, [r7, #3]
            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8002ea2:	78fb      	ldrb	r3, [r7, #3]
 8002ea4:	b2db      	uxtb	r3, r3
 8002ea6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002eaa:	2b80      	cmp	r3, #128	@ 0x80
 8002eac:	d0ef      	beq.n	8002e8e <xPortStartScheduler+0x7a>
            #ifdef configPRIO_BITS
                {
                    /* Check the FreeRTOS configuration that defines the number of
                     * priority bits matches the number of priority bits actually queried
                     * from the hardware. */
                    configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8002eae:	4b27      	ldr	r3, [pc, #156]	@ (8002f4c <xPortStartScheduler+0x138>)
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	f1c3 0307 	rsb	r3, r3, #7
 8002eb6:	2b04      	cmp	r3, #4
 8002eb8:	d00b      	beq.n	8002ed2 <xPortStartScheduler+0xbe>
        __asm volatile
 8002eba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002ebe:	f383 8811 	msr	BASEPRI, r3
 8002ec2:	f3bf 8f6f 	isb	sy
 8002ec6:	f3bf 8f4f 	dsb	sy
 8002eca:	60bb      	str	r3, [r7, #8]
    }
 8002ecc:	bf00      	nop
 8002ece:	bf00      	nop
 8002ed0:	e7fd      	b.n	8002ece <xPortStartScheduler+0xba>
                }
            #endif

            /* Shift the priority group value back to its position within the AIRCR
             * register. */
            ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8002ed2:	4b1e      	ldr	r3, [pc, #120]	@ (8002f4c <xPortStartScheduler+0x138>)
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	021b      	lsls	r3, r3, #8
 8002ed8:	4a1c      	ldr	r2, [pc, #112]	@ (8002f4c <xPortStartScheduler+0x138>)
 8002eda:	6013      	str	r3, [r2, #0]
            ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8002edc:	4b1b      	ldr	r3, [pc, #108]	@ (8002f4c <xPortStartScheduler+0x138>)
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8002ee4:	4a19      	ldr	r2, [pc, #100]	@ (8002f4c <xPortStartScheduler+0x138>)
 8002ee6:	6013      	str	r3, [r2, #0]

            /* Restore the clobbered interrupt priority register to its original
             * value. */
            *pucFirstUserPriorityRegister = ulOriginalPriority;
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	b2da      	uxtb	r2, r3
 8002eec:	697b      	ldr	r3, [r7, #20]
 8002eee:	701a      	strb	r2, [r3, #0]
        }
    #endif /* conifgASSERT_DEFINED */

    /* Make PendSV and SysTick the lowest priority interrupts. */
    portNVIC_SHPR3_REG |= portNVIC_PENDSV_PRI;
 8002ef0:	4b17      	ldr	r3, [pc, #92]	@ (8002f50 <xPortStartScheduler+0x13c>)
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	4a16      	ldr	r2, [pc, #88]	@ (8002f50 <xPortStartScheduler+0x13c>)
 8002ef6:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002efa:	6013      	str	r3, [r2, #0]
    portNVIC_SHPR3_REG |= portNVIC_SYSTICK_PRI;
 8002efc:	4b14      	ldr	r3, [pc, #80]	@ (8002f50 <xPortStartScheduler+0x13c>)
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	4a13      	ldr	r2, [pc, #76]	@ (8002f50 <xPortStartScheduler+0x13c>)
 8002f02:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8002f06:	6013      	str	r3, [r2, #0]

    /* Start the timer that generates the tick ISR.  Interrupts are disabled
     * here already. */
    vPortSetupTimerInterrupt();
 8002f08:	f000 f8e0 	bl	80030cc <vPortSetupTimerInterrupt>

    /* Initialise the critical nesting count ready for the first task. */
    uxCriticalNesting = 0;
 8002f0c:	4b11      	ldr	r3, [pc, #68]	@ (8002f54 <xPortStartScheduler+0x140>)
 8002f0e:	2200      	movs	r2, #0
 8002f10:	601a      	str	r2, [r3, #0]

    /* Ensure the VFP is enabled - it should be anyway. */
    vPortEnableVFP();
 8002f12:	f000 f8ff 	bl	8003114 <vPortEnableVFP>

    /* Lazy save always. */
    *( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8002f16:	4b10      	ldr	r3, [pc, #64]	@ (8002f58 <xPortStartScheduler+0x144>)
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	4a0f      	ldr	r2, [pc, #60]	@ (8002f58 <xPortStartScheduler+0x144>)
 8002f1c:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8002f20:	6013      	str	r3, [r2, #0]

    /* Start the first task. */
    prvPortStartFirstTask();
 8002f22:	f7ff ff61 	bl	8002de8 <prvPortStartFirstTask>
     * exit error function to prevent compiler warnings about a static function
     * not being called in the case that the application writer overrides this
     * functionality by defining configTASK_RETURN_ADDRESS.  Call
     * vTaskSwitchContext() so link time optimisation does not remove the
     * symbol. */
    vTaskSwitchContext();
 8002f26:	f7ff fbb7 	bl	8002698 <vTaskSwitchContext>
    prvTaskExitError();
 8002f2a:	f7ff ff19 	bl	8002d60 <prvTaskExitError>

    /* Should not get here! */
    return 0;
 8002f2e:	2300      	movs	r3, #0
}
 8002f30:	4618      	mov	r0, r3
 8002f32:	3718      	adds	r7, #24
 8002f34:	46bd      	mov	sp, r7
 8002f36:	bd80      	pop	{r7, pc}
 8002f38:	e000ed00 	.word	0xe000ed00
 8002f3c:	410fc271 	.word	0x410fc271
 8002f40:	410fc270 	.word	0x410fc270
 8002f44:	e000e400 	.word	0xe000e400
 8002f48:	200001c4 	.word	0x200001c4
 8002f4c:	200001c8 	.word	0x200001c8
 8002f50:	e000ed20 	.word	0xe000ed20
 8002f54:	20000004 	.word	0x20000004
 8002f58:	e000ef34 	.word	0xe000ef34

08002f5c <vPortEnterCritical>:
    configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8002f5c:	b480      	push	{r7}
 8002f5e:	b083      	sub	sp, #12
 8002f60:	af00      	add	r7, sp, #0
        __asm volatile
 8002f62:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002f66:	f383 8811 	msr	BASEPRI, r3
 8002f6a:	f3bf 8f6f 	isb	sy
 8002f6e:	f3bf 8f4f 	dsb	sy
 8002f72:	607b      	str	r3, [r7, #4]
    }
 8002f74:	bf00      	nop
    portDISABLE_INTERRUPTS();
    uxCriticalNesting++;
 8002f76:	4b10      	ldr	r3, [pc, #64]	@ (8002fb8 <vPortEnterCritical+0x5c>)
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	3301      	adds	r3, #1
 8002f7c:	4a0e      	ldr	r2, [pc, #56]	@ (8002fb8 <vPortEnterCritical+0x5c>)
 8002f7e:	6013      	str	r3, [r2, #0]
    /* This is not the interrupt safe version of the enter critical function so
     * assert() if it is being called from an interrupt context.  Only API
     * functions that end in "FromISR" can be used in an interrupt.  Only assert if
     * the critical nesting count is 1 to protect against recursive calls if the
     * assert function also uses a critical section. */
    if( uxCriticalNesting == 1 )
 8002f80:	4b0d      	ldr	r3, [pc, #52]	@ (8002fb8 <vPortEnterCritical+0x5c>)
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	2b01      	cmp	r3, #1
 8002f86:	d110      	bne.n	8002faa <vPortEnterCritical+0x4e>
    {
        configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8002f88:	4b0c      	ldr	r3, [pc, #48]	@ (8002fbc <vPortEnterCritical+0x60>)
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	b2db      	uxtb	r3, r3
 8002f8e:	2b00      	cmp	r3, #0
 8002f90:	d00b      	beq.n	8002faa <vPortEnterCritical+0x4e>
        __asm volatile
 8002f92:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002f96:	f383 8811 	msr	BASEPRI, r3
 8002f9a:	f3bf 8f6f 	isb	sy
 8002f9e:	f3bf 8f4f 	dsb	sy
 8002fa2:	603b      	str	r3, [r7, #0]
    }
 8002fa4:	bf00      	nop
 8002fa6:	bf00      	nop
 8002fa8:	e7fd      	b.n	8002fa6 <vPortEnterCritical+0x4a>
    }
}
 8002faa:	bf00      	nop
 8002fac:	370c      	adds	r7, #12
 8002fae:	46bd      	mov	sp, r7
 8002fb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fb4:	4770      	bx	lr
 8002fb6:	bf00      	nop
 8002fb8:	20000004 	.word	0x20000004
 8002fbc:	e000ed04 	.word	0xe000ed04

08002fc0 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8002fc0:	b480      	push	{r7}
 8002fc2:	b083      	sub	sp, #12
 8002fc4:	af00      	add	r7, sp, #0
    configASSERT( uxCriticalNesting );
 8002fc6:	4b12      	ldr	r3, [pc, #72]	@ (8003010 <vPortExitCritical+0x50>)
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	2b00      	cmp	r3, #0
 8002fcc:	d10b      	bne.n	8002fe6 <vPortExitCritical+0x26>
        __asm volatile
 8002fce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002fd2:	f383 8811 	msr	BASEPRI, r3
 8002fd6:	f3bf 8f6f 	isb	sy
 8002fda:	f3bf 8f4f 	dsb	sy
 8002fde:	607b      	str	r3, [r7, #4]
    }
 8002fe0:	bf00      	nop
 8002fe2:	bf00      	nop
 8002fe4:	e7fd      	b.n	8002fe2 <vPortExitCritical+0x22>
    uxCriticalNesting--;
 8002fe6:	4b0a      	ldr	r3, [pc, #40]	@ (8003010 <vPortExitCritical+0x50>)
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	3b01      	subs	r3, #1
 8002fec:	4a08      	ldr	r2, [pc, #32]	@ (8003010 <vPortExitCritical+0x50>)
 8002fee:	6013      	str	r3, [r2, #0]

    if( uxCriticalNesting == 0 )
 8002ff0:	4b07      	ldr	r3, [pc, #28]	@ (8003010 <vPortExitCritical+0x50>)
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	2b00      	cmp	r3, #0
 8002ff6:	d105      	bne.n	8003004 <vPortExitCritical+0x44>
 8002ff8:	2300      	movs	r3, #0
 8002ffa:	603b      	str	r3, [r7, #0]
    }
/*-----------------------------------------------------------*/

    portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
    {
        __asm volatile
 8002ffc:	683b      	ldr	r3, [r7, #0]
 8002ffe:	f383 8811 	msr	BASEPRI, r3
        (
            "	msr basepri, %0	"::"r" ( ulNewMaskValue ) : "memory"
        );
    }
 8003002:	bf00      	nop
    {
        portENABLE_INTERRUPTS();
    }
}
 8003004:	bf00      	nop
 8003006:	370c      	adds	r7, #12
 8003008:	46bd      	mov	sp, r7
 800300a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800300e:	4770      	bx	lr
 8003010:	20000004 	.word	0x20000004
	...

08003020 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
    /* This is a naked function. */

    __asm volatile
 8003020:	f3ef 8009 	mrs	r0, PSP
 8003024:	f3bf 8f6f 	isb	sy
 8003028:	4b15      	ldr	r3, [pc, #84]	@ (8003080 <pxCurrentTCBConst>)
 800302a:	681a      	ldr	r2, [r3, #0]
 800302c:	f01e 0f10 	tst.w	lr, #16
 8003030:	bf08      	it	eq
 8003032:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8003036:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800303a:	6010      	str	r0, [r2, #0]
 800303c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8003040:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8003044:	f380 8811 	msr	BASEPRI, r0
 8003048:	f3bf 8f4f 	dsb	sy
 800304c:	f3bf 8f6f 	isb	sy
 8003050:	f7ff fb22 	bl	8002698 <vTaskSwitchContext>
 8003054:	f04f 0000 	mov.w	r0, #0
 8003058:	f380 8811 	msr	BASEPRI, r0
 800305c:	bc09      	pop	{r0, r3}
 800305e:	6819      	ldr	r1, [r3, #0]
 8003060:	6808      	ldr	r0, [r1, #0]
 8003062:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003066:	f01e 0f10 	tst.w	lr, #16
 800306a:	bf08      	it	eq
 800306c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8003070:	f380 8809 	msr	PSP, r0
 8003074:	f3bf 8f6f 	isb	sy
 8003078:	4770      	bx	lr
 800307a:	bf00      	nop
 800307c:	f3af 8000 	nop.w

08003080 <pxCurrentTCBConst>:
 8003080:	20000098 	.word	0x20000098
        "										\n"
        "	.align 4							\n"
        "pxCurrentTCBConst: .word pxCurrentTCB	\n"
        ::"i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
    );
}
 8003084:	bf00      	nop
 8003086:	bf00      	nop

08003088 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8003088:	b580      	push	{r7, lr}
 800308a:	b082      	sub	sp, #8
 800308c:	af00      	add	r7, sp, #0
        __asm volatile
 800308e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003092:	f383 8811 	msr	BASEPRI, r3
 8003096:	f3bf 8f6f 	isb	sy
 800309a:	f3bf 8f4f 	dsb	sy
 800309e:	607b      	str	r3, [r7, #4]
    }
 80030a0:	bf00      	nop
     * save and then restore the interrupt mask value as its value is already
     * known. */
    portDISABLE_INTERRUPTS();
    {
        /* Increment the RTOS tick. */
        if( xTaskIncrementTick() != pdFALSE )
 80030a2:	f7ff fa3f 	bl	8002524 <xTaskIncrementTick>
 80030a6:	4603      	mov	r3, r0
 80030a8:	2b00      	cmp	r3, #0
 80030aa:	d003      	beq.n	80030b4 <SysTick_Handler+0x2c>
        {
            /* A context switch is required.  Context switching is performed in
             * the PendSV interrupt.  Pend the PendSV interrupt. */
            portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80030ac:	4b06      	ldr	r3, [pc, #24]	@ (80030c8 <SysTick_Handler+0x40>)
 80030ae:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80030b2:	601a      	str	r2, [r3, #0]
 80030b4:	2300      	movs	r3, #0
 80030b6:	603b      	str	r3, [r7, #0]
        __asm volatile
 80030b8:	683b      	ldr	r3, [r7, #0]
 80030ba:	f383 8811 	msr	BASEPRI, r3
    }
 80030be:	bf00      	nop
        }
    }
    portENABLE_INTERRUPTS();
}
 80030c0:	bf00      	nop
 80030c2:	3708      	adds	r7, #8
 80030c4:	46bd      	mov	sp, r7
 80030c6:	bd80      	pop	{r7, pc}
 80030c8:	e000ed04 	.word	0xe000ed04

080030cc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__( ( weak ) ) void vPortSetupTimerInterrupt( void )
{
 80030cc:	b480      	push	{r7}
 80030ce:	af00      	add	r7, sp, #0
            ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
        }
    #endif /* configUSE_TICKLESS_IDLE */

    /* Stop and clear the SysTick. */
    portNVIC_SYSTICK_CTRL_REG = 0UL;
 80030d0:	4b0b      	ldr	r3, [pc, #44]	@ (8003100 <vPortSetupTimerInterrupt+0x34>)
 80030d2:	2200      	movs	r2, #0
 80030d4:	601a      	str	r2, [r3, #0]
    portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80030d6:	4b0b      	ldr	r3, [pc, #44]	@ (8003104 <vPortSetupTimerInterrupt+0x38>)
 80030d8:	2200      	movs	r2, #0
 80030da:	601a      	str	r2, [r3, #0]

    /* Configure SysTick to interrupt at the requested rate. */
    portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80030dc:	4b0a      	ldr	r3, [pc, #40]	@ (8003108 <vPortSetupTimerInterrupt+0x3c>)
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	4a0a      	ldr	r2, [pc, #40]	@ (800310c <vPortSetupTimerInterrupt+0x40>)
 80030e2:	fba2 2303 	umull	r2, r3, r2, r3
 80030e6:	099b      	lsrs	r3, r3, #6
 80030e8:	4a09      	ldr	r2, [pc, #36]	@ (8003110 <vPortSetupTimerInterrupt+0x44>)
 80030ea:	3b01      	subs	r3, #1
 80030ec:	6013      	str	r3, [r2, #0]
    portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80030ee:	4b04      	ldr	r3, [pc, #16]	@ (8003100 <vPortSetupTimerInterrupt+0x34>)
 80030f0:	2207      	movs	r2, #7
 80030f2:	601a      	str	r2, [r3, #0]
}
 80030f4:	bf00      	nop
 80030f6:	46bd      	mov	sp, r7
 80030f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030fc:	4770      	bx	lr
 80030fe:	bf00      	nop
 8003100:	e000e010 	.word	0xe000e010
 8003104:	e000e018 	.word	0xe000e018
 8003108:	20000000 	.word	0x20000000
 800310c:	10624dd3 	.word	0x10624dd3
 8003110:	e000e014 	.word	0xe000e014

08003114 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
    __asm volatile
 8003114:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8003124 <vPortEnableVFP+0x10>
 8003118:	6801      	ldr	r1, [r0, #0]
 800311a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800311e:	6001      	str	r1, [r0, #0]
 8003120:	4770      	bx	lr
 8003122:	0000      	.short	0x0000
 8003124:	e000ed88 	.word	0xe000ed88
        "	orr r1, r1, #( 0xf << 20 )	\n"/* Enable CP10 and CP11 coprocessors, then save back. */
        "	str r1, [r0]				\n"
        "	bx r14						\n"
        "	.ltorg						\n"
    );
}
 8003128:	bf00      	nop
 800312a:	bf00      	nop

0800312c <pvPortMalloc>:
PRIVILEGED_DATA static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void * pvPortMalloc( size_t xWantedSize )
{
 800312c:	b580      	push	{r7, lr}
 800312e:	b08a      	sub	sp, #40	@ 0x28
 8003130:	af00      	add	r7, sp, #0
 8003132:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxBlock, * pxPreviousBlock, * pxNewBlockLink;
    void * pvReturn = NULL;
 8003134:	2300      	movs	r3, #0
 8003136:	61fb      	str	r3, [r7, #28]

    vTaskSuspendAll();
 8003138:	f7ff f948 	bl	80023cc <vTaskSuspendAll>
    {
        /* If this is the first call to malloc then the heap will require
         * initialisation to setup the list of free blocks. */
        if( pxEnd == NULL )
 800313c:	4b5c      	ldr	r3, [pc, #368]	@ (80032b0 <pvPortMalloc+0x184>)
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	2b00      	cmp	r3, #0
 8003142:	d101      	bne.n	8003148 <pvPortMalloc+0x1c>
        {
            prvHeapInit();
 8003144:	f000 f924 	bl	8003390 <prvHeapInit>

        /* Check the requested block size is not so large that the top bit is
         * set.  The top bit of the block size member of the BlockLink_t structure
         * is used to determine who owns the block - the application or the
         * kernel, so it must be free. */
        if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8003148:	4b5a      	ldr	r3, [pc, #360]	@ (80032b4 <pvPortMalloc+0x188>)
 800314a:	681a      	ldr	r2, [r3, #0]
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	4013      	ands	r3, r2
 8003150:	2b00      	cmp	r3, #0
 8003152:	f040 8095 	bne.w	8003280 <pvPortMalloc+0x154>
        {
            /* The wanted size is increased so it can contain a BlockLink_t
             * structure in addition to the requested amount of bytes. */
            if( xWantedSize > 0 )
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	2b00      	cmp	r3, #0
 800315a:	d01e      	beq.n	800319a <pvPortMalloc+0x6e>
            {
                xWantedSize += xHeapStructSize;
 800315c:	2208      	movs	r2, #8
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	4413      	add	r3, r2
 8003162:	607b      	str	r3, [r7, #4]

                /* Ensure that blocks are always aligned to the required number
                 * of bytes. */
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	f003 0307 	and.w	r3, r3, #7
 800316a:	2b00      	cmp	r3, #0
 800316c:	d015      	beq.n	800319a <pvPortMalloc+0x6e>
                {
                    /* Byte alignment required. */
                    xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	f023 0307 	bic.w	r3, r3, #7
 8003174:	3308      	adds	r3, #8
 8003176:	607b      	str	r3, [r7, #4]
                    configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	f003 0307 	and.w	r3, r3, #7
 800317e:	2b00      	cmp	r3, #0
 8003180:	d00b      	beq.n	800319a <pvPortMalloc+0x6e>
        __asm volatile
 8003182:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003186:	f383 8811 	msr	BASEPRI, r3
 800318a:	f3bf 8f6f 	isb	sy
 800318e:	f3bf 8f4f 	dsb	sy
 8003192:	617b      	str	r3, [r7, #20]
    }
 8003194:	bf00      	nop
 8003196:	bf00      	nop
 8003198:	e7fd      	b.n	8003196 <pvPortMalloc+0x6a>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }

            if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	2b00      	cmp	r3, #0
 800319e:	d06f      	beq.n	8003280 <pvPortMalloc+0x154>
 80031a0:	4b45      	ldr	r3, [pc, #276]	@ (80032b8 <pvPortMalloc+0x18c>)
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	687a      	ldr	r2, [r7, #4]
 80031a6:	429a      	cmp	r2, r3
 80031a8:	d86a      	bhi.n	8003280 <pvPortMalloc+0x154>
            {
                /* Traverse the list from the start	(lowest address) block until
                 * one	of adequate size is found. */
                pxPreviousBlock = &xStart;
 80031aa:	4b44      	ldr	r3, [pc, #272]	@ (80032bc <pvPortMalloc+0x190>)
 80031ac:	623b      	str	r3, [r7, #32]
                pxBlock = xStart.pxNextFreeBlock;
 80031ae:	4b43      	ldr	r3, [pc, #268]	@ (80032bc <pvPortMalloc+0x190>)
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	627b      	str	r3, [r7, #36]	@ 0x24

                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80031b4:	e004      	b.n	80031c0 <pvPortMalloc+0x94>
                {
                    pxPreviousBlock = pxBlock;
 80031b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031b8:	623b      	str	r3, [r7, #32]
                    pxBlock = pxBlock->pxNextFreeBlock;
 80031ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	627b      	str	r3, [r7, #36]	@ 0x24
                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80031c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031c2:	685b      	ldr	r3, [r3, #4]
 80031c4:	687a      	ldr	r2, [r7, #4]
 80031c6:	429a      	cmp	r2, r3
 80031c8:	d903      	bls.n	80031d2 <pvPortMalloc+0xa6>
 80031ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	2b00      	cmp	r3, #0
 80031d0:	d1f1      	bne.n	80031b6 <pvPortMalloc+0x8a>
                }

                /* If the end marker was reached then a block of adequate size
                 * was	not found. */
                if( pxBlock != pxEnd )
 80031d2:	4b37      	ldr	r3, [pc, #220]	@ (80032b0 <pvPortMalloc+0x184>)
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80031d8:	429a      	cmp	r2, r3
 80031da:	d051      	beq.n	8003280 <pvPortMalloc+0x154>
                {
                    /* Return the memory space pointed to - jumping over the
                     * BlockLink_t structure at its start. */
                    pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80031dc:	6a3b      	ldr	r3, [r7, #32]
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	2208      	movs	r2, #8
 80031e2:	4413      	add	r3, r2
 80031e4:	61fb      	str	r3, [r7, #28]

                    /* This block is being returned for use so must be taken out
                     * of the list of free blocks. */
                    pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80031e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031e8:	681a      	ldr	r2, [r3, #0]
 80031ea:	6a3b      	ldr	r3, [r7, #32]
 80031ec:	601a      	str	r2, [r3, #0]

                    /* If the block is larger than required it can be split into
                     * two. */
                    if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80031ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031f0:	685a      	ldr	r2, [r3, #4]
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	1ad2      	subs	r2, r2, r3
 80031f6:	2308      	movs	r3, #8
 80031f8:	005b      	lsls	r3, r3, #1
 80031fa:	429a      	cmp	r2, r3
 80031fc:	d920      	bls.n	8003240 <pvPortMalloc+0x114>
                    {
                        /* This block is to be split into two.  Create a new
                         * block following the number of bytes requested. The void
                         * cast is used to prevent byte alignment warnings from the
                         * compiler. */
                        pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80031fe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	4413      	add	r3, r2
 8003204:	61bb      	str	r3, [r7, #24]
                        configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8003206:	69bb      	ldr	r3, [r7, #24]
 8003208:	f003 0307 	and.w	r3, r3, #7
 800320c:	2b00      	cmp	r3, #0
 800320e:	d00b      	beq.n	8003228 <pvPortMalloc+0xfc>
        __asm volatile
 8003210:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003214:	f383 8811 	msr	BASEPRI, r3
 8003218:	f3bf 8f6f 	isb	sy
 800321c:	f3bf 8f4f 	dsb	sy
 8003220:	613b      	str	r3, [r7, #16]
    }
 8003222:	bf00      	nop
 8003224:	bf00      	nop
 8003226:	e7fd      	b.n	8003224 <pvPortMalloc+0xf8>

                        /* Calculate the sizes of two blocks split from the
                         * single block. */
                        pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8003228:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800322a:	685a      	ldr	r2, [r3, #4]
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	1ad2      	subs	r2, r2, r3
 8003230:	69bb      	ldr	r3, [r7, #24]
 8003232:	605a      	str	r2, [r3, #4]
                        pxBlock->xBlockSize = xWantedSize;
 8003234:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003236:	687a      	ldr	r2, [r7, #4]
 8003238:	605a      	str	r2, [r3, #4]

                        /* Insert the new block into the list of free blocks. */
                        prvInsertBlockIntoFreeList( pxNewBlockLink );
 800323a:	69b8      	ldr	r0, [r7, #24]
 800323c:	f000 f90a 	bl	8003454 <prvInsertBlockIntoFreeList>
                    else
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    xFreeBytesRemaining -= pxBlock->xBlockSize;
 8003240:	4b1d      	ldr	r3, [pc, #116]	@ (80032b8 <pvPortMalloc+0x18c>)
 8003242:	681a      	ldr	r2, [r3, #0]
 8003244:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003246:	685b      	ldr	r3, [r3, #4]
 8003248:	1ad3      	subs	r3, r2, r3
 800324a:	4a1b      	ldr	r2, [pc, #108]	@ (80032b8 <pvPortMalloc+0x18c>)
 800324c:	6013      	str	r3, [r2, #0]

                    if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800324e:	4b1a      	ldr	r3, [pc, #104]	@ (80032b8 <pvPortMalloc+0x18c>)
 8003250:	681a      	ldr	r2, [r3, #0]
 8003252:	4b1b      	ldr	r3, [pc, #108]	@ (80032c0 <pvPortMalloc+0x194>)
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	429a      	cmp	r2, r3
 8003258:	d203      	bcs.n	8003262 <pvPortMalloc+0x136>
                    {
                        xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800325a:	4b17      	ldr	r3, [pc, #92]	@ (80032b8 <pvPortMalloc+0x18c>)
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	4a18      	ldr	r2, [pc, #96]	@ (80032c0 <pvPortMalloc+0x194>)
 8003260:	6013      	str	r3, [r2, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* The block is being returned - it is allocated and owned
                     * by the application and has no "next" block. */
                    pxBlock->xBlockSize |= xBlockAllocatedBit;
 8003262:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003264:	685a      	ldr	r2, [r3, #4]
 8003266:	4b13      	ldr	r3, [pc, #76]	@ (80032b4 <pvPortMalloc+0x188>)
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	431a      	orrs	r2, r3
 800326c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800326e:	605a      	str	r2, [r3, #4]
                    pxBlock->pxNextFreeBlock = NULL;
 8003270:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003272:	2200      	movs	r2, #0
 8003274:	601a      	str	r2, [r3, #0]
                    xNumberOfSuccessfulAllocations++;
 8003276:	4b13      	ldr	r3, [pc, #76]	@ (80032c4 <pvPortMalloc+0x198>)
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	3301      	adds	r3, #1
 800327c:	4a11      	ldr	r2, [pc, #68]	@ (80032c4 <pvPortMalloc+0x198>)
 800327e:	6013      	str	r3, [r2, #0]
            mtCOVERAGE_TEST_MARKER();
        }

        traceMALLOC( pvReturn, xWantedSize );
    }
    ( void ) xTaskResumeAll();
 8003280:	f7ff f8b2 	bl	80023e8 <xTaskResumeAll>
                mtCOVERAGE_TEST_MARKER();
            }
        }
    #endif /* if ( configUSE_MALLOC_FAILED_HOOK == 1 ) */

    configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8003284:	69fb      	ldr	r3, [r7, #28]
 8003286:	f003 0307 	and.w	r3, r3, #7
 800328a:	2b00      	cmp	r3, #0
 800328c:	d00b      	beq.n	80032a6 <pvPortMalloc+0x17a>
        __asm volatile
 800328e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003292:	f383 8811 	msr	BASEPRI, r3
 8003296:	f3bf 8f6f 	isb	sy
 800329a:	f3bf 8f4f 	dsb	sy
 800329e:	60fb      	str	r3, [r7, #12]
    }
 80032a0:	bf00      	nop
 80032a2:	bf00      	nop
 80032a4:	e7fd      	b.n	80032a2 <pvPortMalloc+0x176>
    return pvReturn;
 80032a6:	69fb      	ldr	r3, [r7, #28]
}
 80032a8:	4618      	mov	r0, r3
 80032aa:	3728      	adds	r7, #40	@ 0x28
 80032ac:	46bd      	mov	sp, r7
 80032ae:	bd80      	pop	{r7, pc}
 80032b0:	20003dd4 	.word	0x20003dd4
 80032b4:	20003de8 	.word	0x20003de8
 80032b8:	20003dd8 	.word	0x20003dd8
 80032bc:	20003dcc 	.word	0x20003dcc
 80032c0:	20003ddc 	.word	0x20003ddc
 80032c4:	20003de0 	.word	0x20003de0

080032c8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void * pv )
{
 80032c8:	b580      	push	{r7, lr}
 80032ca:	b086      	sub	sp, #24
 80032cc:	af00      	add	r7, sp, #0
 80032ce:	6078      	str	r0, [r7, #4]
    uint8_t * puc = ( uint8_t * ) pv;
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	617b      	str	r3, [r7, #20]
    BlockLink_t * pxLink;

    if( pv != NULL )
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	2b00      	cmp	r3, #0
 80032d8:	d04f      	beq.n	800337a <vPortFree+0xb2>
    {
        /* The memory being freed will have an BlockLink_t structure immediately
         * before it. */
        puc -= xHeapStructSize;
 80032da:	2308      	movs	r3, #8
 80032dc:	425b      	negs	r3, r3
 80032de:	697a      	ldr	r2, [r7, #20]
 80032e0:	4413      	add	r3, r2
 80032e2:	617b      	str	r3, [r7, #20]

        /* This casting is to keep the compiler from issuing warnings. */
        pxLink = ( void * ) puc;
 80032e4:	697b      	ldr	r3, [r7, #20]
 80032e6:	613b      	str	r3, [r7, #16]

        /* Check the block is actually allocated. */
        configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80032e8:	693b      	ldr	r3, [r7, #16]
 80032ea:	685a      	ldr	r2, [r3, #4]
 80032ec:	4b25      	ldr	r3, [pc, #148]	@ (8003384 <vPortFree+0xbc>)
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	4013      	ands	r3, r2
 80032f2:	2b00      	cmp	r3, #0
 80032f4:	d10b      	bne.n	800330e <vPortFree+0x46>
        __asm volatile
 80032f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80032fa:	f383 8811 	msr	BASEPRI, r3
 80032fe:	f3bf 8f6f 	isb	sy
 8003302:	f3bf 8f4f 	dsb	sy
 8003306:	60fb      	str	r3, [r7, #12]
    }
 8003308:	bf00      	nop
 800330a:	bf00      	nop
 800330c:	e7fd      	b.n	800330a <vPortFree+0x42>
        configASSERT( pxLink->pxNextFreeBlock == NULL );
 800330e:	693b      	ldr	r3, [r7, #16]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	2b00      	cmp	r3, #0
 8003314:	d00b      	beq.n	800332e <vPortFree+0x66>
        __asm volatile
 8003316:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800331a:	f383 8811 	msr	BASEPRI, r3
 800331e:	f3bf 8f6f 	isb	sy
 8003322:	f3bf 8f4f 	dsb	sy
 8003326:	60bb      	str	r3, [r7, #8]
    }
 8003328:	bf00      	nop
 800332a:	bf00      	nop
 800332c:	e7fd      	b.n	800332a <vPortFree+0x62>

        if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800332e:	693b      	ldr	r3, [r7, #16]
 8003330:	685a      	ldr	r2, [r3, #4]
 8003332:	4b14      	ldr	r3, [pc, #80]	@ (8003384 <vPortFree+0xbc>)
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	4013      	ands	r3, r2
 8003338:	2b00      	cmp	r3, #0
 800333a:	d01e      	beq.n	800337a <vPortFree+0xb2>
        {
            if( pxLink->pxNextFreeBlock == NULL )
 800333c:	693b      	ldr	r3, [r7, #16]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	2b00      	cmp	r3, #0
 8003342:	d11a      	bne.n	800337a <vPortFree+0xb2>
            {
                /* The block is being returned to the heap - it is no longer
                 * allocated. */
                pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8003344:	693b      	ldr	r3, [r7, #16]
 8003346:	685a      	ldr	r2, [r3, #4]
 8003348:	4b0e      	ldr	r3, [pc, #56]	@ (8003384 <vPortFree+0xbc>)
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	43db      	mvns	r3, r3
 800334e:	401a      	ands	r2, r3
 8003350:	693b      	ldr	r3, [r7, #16]
 8003352:	605a      	str	r2, [r3, #4]

                vTaskSuspendAll();
 8003354:	f7ff f83a 	bl	80023cc <vTaskSuspendAll>
                {
                    /* Add this block to the list of free blocks. */
                    xFreeBytesRemaining += pxLink->xBlockSize;
 8003358:	693b      	ldr	r3, [r7, #16]
 800335a:	685a      	ldr	r2, [r3, #4]
 800335c:	4b0a      	ldr	r3, [pc, #40]	@ (8003388 <vPortFree+0xc0>)
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	4413      	add	r3, r2
 8003362:	4a09      	ldr	r2, [pc, #36]	@ (8003388 <vPortFree+0xc0>)
 8003364:	6013      	str	r3, [r2, #0]
                    traceFREE( pv, pxLink->xBlockSize );
                    prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8003366:	6938      	ldr	r0, [r7, #16]
 8003368:	f000 f874 	bl	8003454 <prvInsertBlockIntoFreeList>
                    xNumberOfSuccessfulFrees++;
 800336c:	4b07      	ldr	r3, [pc, #28]	@ (800338c <vPortFree+0xc4>)
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	3301      	adds	r3, #1
 8003372:	4a06      	ldr	r2, [pc, #24]	@ (800338c <vPortFree+0xc4>)
 8003374:	6013      	str	r3, [r2, #0]
                }
                ( void ) xTaskResumeAll();
 8003376:	f7ff f837 	bl	80023e8 <xTaskResumeAll>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
}
 800337a:	bf00      	nop
 800337c:	3718      	adds	r7, #24
 800337e:	46bd      	mov	sp, r7
 8003380:	bd80      	pop	{r7, pc}
 8003382:	bf00      	nop
 8003384:	20003de8 	.word	0x20003de8
 8003388:	20003dd8 	.word	0x20003dd8
 800338c:	20003de4 	.word	0x20003de4

08003390 <prvHeapInit>:
    /* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void ) /* PRIVILEGED_FUNCTION */
{
 8003390:	b480      	push	{r7}
 8003392:	b085      	sub	sp, #20
 8003394:	af00      	add	r7, sp, #0
    BlockLink_t * pxFirstFreeBlock;
    uint8_t * pucAlignedHeap;
    size_t uxAddress;
    size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8003396:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 800339a:	60bb      	str	r3, [r7, #8]

    /* Ensure the heap starts on a correctly aligned boundary. */
    uxAddress = ( size_t ) ucHeap;
 800339c:	4b27      	ldr	r3, [pc, #156]	@ (800343c <prvHeapInit+0xac>)
 800339e:	60fb      	str	r3, [r7, #12]

    if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80033a0:	68fb      	ldr	r3, [r7, #12]
 80033a2:	f003 0307 	and.w	r3, r3, #7
 80033a6:	2b00      	cmp	r3, #0
 80033a8:	d00c      	beq.n	80033c4 <prvHeapInit+0x34>
    {
        uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80033aa:	68fb      	ldr	r3, [r7, #12]
 80033ac:	3307      	adds	r3, #7
 80033ae:	60fb      	str	r3, [r7, #12]
        uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80033b0:	68fb      	ldr	r3, [r7, #12]
 80033b2:	f023 0307 	bic.w	r3, r3, #7
 80033b6:	60fb      	str	r3, [r7, #12]
        xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80033b8:	68ba      	ldr	r2, [r7, #8]
 80033ba:	68fb      	ldr	r3, [r7, #12]
 80033bc:	1ad3      	subs	r3, r2, r3
 80033be:	4a1f      	ldr	r2, [pc, #124]	@ (800343c <prvHeapInit+0xac>)
 80033c0:	4413      	add	r3, r2
 80033c2:	60bb      	str	r3, [r7, #8]
    }

    pucAlignedHeap = ( uint8_t * ) uxAddress;
 80033c4:	68fb      	ldr	r3, [r7, #12]
 80033c6:	607b      	str	r3, [r7, #4]

    /* xStart is used to hold a pointer to the first item in the list of free
     * blocks.  The void cast is used to prevent compiler warnings. */
    xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80033c8:	4a1d      	ldr	r2, [pc, #116]	@ (8003440 <prvHeapInit+0xb0>)
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	6013      	str	r3, [r2, #0]
    xStart.xBlockSize = ( size_t ) 0;
 80033ce:	4b1c      	ldr	r3, [pc, #112]	@ (8003440 <prvHeapInit+0xb0>)
 80033d0:	2200      	movs	r2, #0
 80033d2:	605a      	str	r2, [r3, #4]

    /* pxEnd is used to mark the end of the list of free blocks and is inserted
     * at the end of the heap space. */
    uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	68ba      	ldr	r2, [r7, #8]
 80033d8:	4413      	add	r3, r2
 80033da:	60fb      	str	r3, [r7, #12]
    uxAddress -= xHeapStructSize;
 80033dc:	2208      	movs	r2, #8
 80033de:	68fb      	ldr	r3, [r7, #12]
 80033e0:	1a9b      	subs	r3, r3, r2
 80033e2:	60fb      	str	r3, [r7, #12]
    uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	f023 0307 	bic.w	r3, r3, #7
 80033ea:	60fb      	str	r3, [r7, #12]
    pxEnd = ( void * ) uxAddress;
 80033ec:	68fb      	ldr	r3, [r7, #12]
 80033ee:	4a15      	ldr	r2, [pc, #84]	@ (8003444 <prvHeapInit+0xb4>)
 80033f0:	6013      	str	r3, [r2, #0]
    pxEnd->xBlockSize = 0;
 80033f2:	4b14      	ldr	r3, [pc, #80]	@ (8003444 <prvHeapInit+0xb4>)
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	2200      	movs	r2, #0
 80033f8:	605a      	str	r2, [r3, #4]
    pxEnd->pxNextFreeBlock = NULL;
 80033fa:	4b12      	ldr	r3, [pc, #72]	@ (8003444 <prvHeapInit+0xb4>)
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	2200      	movs	r2, #0
 8003400:	601a      	str	r2, [r3, #0]

    /* To start with there is a single free block that is sized to take up the
     * entire heap space, minus the space taken by pxEnd. */
    pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	603b      	str	r3, [r7, #0]
    pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8003406:	683b      	ldr	r3, [r7, #0]
 8003408:	68fa      	ldr	r2, [r7, #12]
 800340a:	1ad2      	subs	r2, r2, r3
 800340c:	683b      	ldr	r3, [r7, #0]
 800340e:	605a      	str	r2, [r3, #4]
    pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8003410:	4b0c      	ldr	r3, [pc, #48]	@ (8003444 <prvHeapInit+0xb4>)
 8003412:	681a      	ldr	r2, [r3, #0]
 8003414:	683b      	ldr	r3, [r7, #0]
 8003416:	601a      	str	r2, [r3, #0]

    /* Only one block exists - and it covers the entire usable heap space. */
    xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8003418:	683b      	ldr	r3, [r7, #0]
 800341a:	685b      	ldr	r3, [r3, #4]
 800341c:	4a0a      	ldr	r2, [pc, #40]	@ (8003448 <prvHeapInit+0xb8>)
 800341e:	6013      	str	r3, [r2, #0]
    xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8003420:	683b      	ldr	r3, [r7, #0]
 8003422:	685b      	ldr	r3, [r3, #4]
 8003424:	4a09      	ldr	r2, [pc, #36]	@ (800344c <prvHeapInit+0xbc>)
 8003426:	6013      	str	r3, [r2, #0]

    /* Work out the position of the top bit in a size_t variable. */
    xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8003428:	4b09      	ldr	r3, [pc, #36]	@ (8003450 <prvHeapInit+0xc0>)
 800342a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800342e:	601a      	str	r2, [r3, #0]
}
 8003430:	bf00      	nop
 8003432:	3714      	adds	r7, #20
 8003434:	46bd      	mov	sp, r7
 8003436:	f85d 7b04 	ldr.w	r7, [sp], #4
 800343a:	4770      	bx	lr
 800343c:	200001cc 	.word	0x200001cc
 8003440:	20003dcc 	.word	0x20003dcc
 8003444:	20003dd4 	.word	0x20003dd4
 8003448:	20003ddc 	.word	0x20003ddc
 800344c:	20003dd8 	.word	0x20003dd8
 8003450:	20003de8 	.word	0x20003de8

08003454 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t * pxBlockToInsert ) /* PRIVILEGED_FUNCTION */
{
 8003454:	b480      	push	{r7}
 8003456:	b085      	sub	sp, #20
 8003458:	af00      	add	r7, sp, #0
 800345a:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxIterator;
    uint8_t * puc;

    /* Iterate through the list until a block is found that has a higher address
     * than the block being inserted. */
    for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800345c:	4b28      	ldr	r3, [pc, #160]	@ (8003500 <prvInsertBlockIntoFreeList+0xac>)
 800345e:	60fb      	str	r3, [r7, #12]
 8003460:	e002      	b.n	8003468 <prvInsertBlockIntoFreeList+0x14>
 8003462:	68fb      	ldr	r3, [r7, #12]
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	60fb      	str	r3, [r7, #12]
 8003468:	68fb      	ldr	r3, [r7, #12]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	687a      	ldr	r2, [r7, #4]
 800346e:	429a      	cmp	r2, r3
 8003470:	d8f7      	bhi.n	8003462 <prvInsertBlockIntoFreeList+0xe>
        /* Nothing to do here, just iterate to the right position. */
    }

    /* Do the block being inserted, and the block it is being inserted after
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxIterator;
 8003472:	68fb      	ldr	r3, [r7, #12]
 8003474:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8003476:	68fb      	ldr	r3, [r7, #12]
 8003478:	685b      	ldr	r3, [r3, #4]
 800347a:	68ba      	ldr	r2, [r7, #8]
 800347c:	4413      	add	r3, r2
 800347e:	687a      	ldr	r2, [r7, #4]
 8003480:	429a      	cmp	r2, r3
 8003482:	d108      	bne.n	8003496 <prvInsertBlockIntoFreeList+0x42>
    {
        pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8003484:	68fb      	ldr	r3, [r7, #12]
 8003486:	685a      	ldr	r2, [r3, #4]
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	685b      	ldr	r3, [r3, #4]
 800348c:	441a      	add	r2, r3
 800348e:	68fb      	ldr	r3, [r7, #12]
 8003490:	605a      	str	r2, [r3, #4]
        pxBlockToInsert = pxIterator;
 8003492:	68fb      	ldr	r3, [r7, #12]
 8003494:	607b      	str	r3, [r7, #4]
        mtCOVERAGE_TEST_MARKER();
    }

    /* Do the block being inserted, and the block it is being inserted before
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxBlockToInsert;
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	685b      	ldr	r3, [r3, #4]
 800349e:	68ba      	ldr	r2, [r7, #8]
 80034a0:	441a      	add	r2, r3
 80034a2:	68fb      	ldr	r3, [r7, #12]
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	429a      	cmp	r2, r3
 80034a8:	d118      	bne.n	80034dc <prvInsertBlockIntoFreeList+0x88>
    {
        if( pxIterator->pxNextFreeBlock != pxEnd )
 80034aa:	68fb      	ldr	r3, [r7, #12]
 80034ac:	681a      	ldr	r2, [r3, #0]
 80034ae:	4b15      	ldr	r3, [pc, #84]	@ (8003504 <prvInsertBlockIntoFreeList+0xb0>)
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	429a      	cmp	r2, r3
 80034b4:	d00d      	beq.n	80034d2 <prvInsertBlockIntoFreeList+0x7e>
        {
            /* Form one big block from the two blocks. */
            pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	685a      	ldr	r2, [r3, #4]
 80034ba:	68fb      	ldr	r3, [r7, #12]
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	685b      	ldr	r3, [r3, #4]
 80034c0:	441a      	add	r2, r3
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	605a      	str	r2, [r3, #4]
            pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80034c6:	68fb      	ldr	r3, [r7, #12]
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	681a      	ldr	r2, [r3, #0]
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	601a      	str	r2, [r3, #0]
 80034d0:	e008      	b.n	80034e4 <prvInsertBlockIntoFreeList+0x90>
        }
        else
        {
            pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80034d2:	4b0c      	ldr	r3, [pc, #48]	@ (8003504 <prvInsertBlockIntoFreeList+0xb0>)
 80034d4:	681a      	ldr	r2, [r3, #0]
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	601a      	str	r2, [r3, #0]
 80034da:	e003      	b.n	80034e4 <prvInsertBlockIntoFreeList+0x90>
        }
    }
    else
    {
        pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80034dc:	68fb      	ldr	r3, [r7, #12]
 80034de:	681a      	ldr	r2, [r3, #0]
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	601a      	str	r2, [r3, #0]

    /* If the block being inserted plugged a gab, so was merged with the block
     * before and the block after, then it's pxNextFreeBlock pointer will have
     * already been set, and should not be set here as that would make it point
     * to itself. */
    if( pxIterator != pxBlockToInsert )
 80034e4:	68fa      	ldr	r2, [r7, #12]
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	429a      	cmp	r2, r3
 80034ea:	d002      	beq.n	80034f2 <prvInsertBlockIntoFreeList+0x9e>
    {
        pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80034ec:	68fb      	ldr	r3, [r7, #12]
 80034ee:	687a      	ldr	r2, [r7, #4]
 80034f0:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 80034f2:	bf00      	nop
 80034f4:	3714      	adds	r7, #20
 80034f6:	46bd      	mov	sp, r7
 80034f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034fc:	4770      	bx	lr
 80034fe:	bf00      	nop
 8003500:	20003dcc 	.word	0x20003dcc
 8003504:	20003dd4 	.word	0x20003dd4

08003508 <sniprintf>:
 8003508:	b40c      	push	{r2, r3}
 800350a:	b530      	push	{r4, r5, lr}
 800350c:	4b18      	ldr	r3, [pc, #96]	@ (8003570 <sniprintf+0x68>)
 800350e:	1e0c      	subs	r4, r1, #0
 8003510:	681d      	ldr	r5, [r3, #0]
 8003512:	b09d      	sub	sp, #116	@ 0x74
 8003514:	da08      	bge.n	8003528 <sniprintf+0x20>
 8003516:	238b      	movs	r3, #139	@ 0x8b
 8003518:	602b      	str	r3, [r5, #0]
 800351a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800351e:	b01d      	add	sp, #116	@ 0x74
 8003520:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8003524:	b002      	add	sp, #8
 8003526:	4770      	bx	lr
 8003528:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800352c:	f8ad 3014 	strh.w	r3, [sp, #20]
 8003530:	f04f 0300 	mov.w	r3, #0
 8003534:	931b      	str	r3, [sp, #108]	@ 0x6c
 8003536:	bf14      	ite	ne
 8003538:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 800353c:	4623      	moveq	r3, r4
 800353e:	9304      	str	r3, [sp, #16]
 8003540:	9307      	str	r3, [sp, #28]
 8003542:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8003546:	9002      	str	r0, [sp, #8]
 8003548:	9006      	str	r0, [sp, #24]
 800354a:	f8ad 3016 	strh.w	r3, [sp, #22]
 800354e:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8003550:	ab21      	add	r3, sp, #132	@ 0x84
 8003552:	a902      	add	r1, sp, #8
 8003554:	4628      	mov	r0, r5
 8003556:	9301      	str	r3, [sp, #4]
 8003558:	f000 fa00 	bl	800395c <_svfiprintf_r>
 800355c:	1c43      	adds	r3, r0, #1
 800355e:	bfbc      	itt	lt
 8003560:	238b      	movlt	r3, #139	@ 0x8b
 8003562:	602b      	strlt	r3, [r5, #0]
 8003564:	2c00      	cmp	r4, #0
 8003566:	d0da      	beq.n	800351e <sniprintf+0x16>
 8003568:	9b02      	ldr	r3, [sp, #8]
 800356a:	2200      	movs	r2, #0
 800356c:	701a      	strb	r2, [r3, #0]
 800356e:	e7d6      	b.n	800351e <sniprintf+0x16>
 8003570:	20000008 	.word	0x20000008

08003574 <memset>:
 8003574:	4402      	add	r2, r0
 8003576:	4603      	mov	r3, r0
 8003578:	4293      	cmp	r3, r2
 800357a:	d100      	bne.n	800357e <memset+0xa>
 800357c:	4770      	bx	lr
 800357e:	f803 1b01 	strb.w	r1, [r3], #1
 8003582:	e7f9      	b.n	8003578 <memset+0x4>

08003584 <_reclaim_reent>:
 8003584:	4b2d      	ldr	r3, [pc, #180]	@ (800363c <_reclaim_reent+0xb8>)
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	4283      	cmp	r3, r0
 800358a:	b570      	push	{r4, r5, r6, lr}
 800358c:	4604      	mov	r4, r0
 800358e:	d053      	beq.n	8003638 <_reclaim_reent+0xb4>
 8003590:	69c3      	ldr	r3, [r0, #28]
 8003592:	b31b      	cbz	r3, 80035dc <_reclaim_reent+0x58>
 8003594:	68db      	ldr	r3, [r3, #12]
 8003596:	b163      	cbz	r3, 80035b2 <_reclaim_reent+0x2e>
 8003598:	2500      	movs	r5, #0
 800359a:	69e3      	ldr	r3, [r4, #28]
 800359c:	68db      	ldr	r3, [r3, #12]
 800359e:	5959      	ldr	r1, [r3, r5]
 80035a0:	b9b1      	cbnz	r1, 80035d0 <_reclaim_reent+0x4c>
 80035a2:	3504      	adds	r5, #4
 80035a4:	2d80      	cmp	r5, #128	@ 0x80
 80035a6:	d1f8      	bne.n	800359a <_reclaim_reent+0x16>
 80035a8:	69e3      	ldr	r3, [r4, #28]
 80035aa:	4620      	mov	r0, r4
 80035ac:	68d9      	ldr	r1, [r3, #12]
 80035ae:	f000 f881 	bl	80036b4 <_free_r>
 80035b2:	69e3      	ldr	r3, [r4, #28]
 80035b4:	6819      	ldr	r1, [r3, #0]
 80035b6:	b111      	cbz	r1, 80035be <_reclaim_reent+0x3a>
 80035b8:	4620      	mov	r0, r4
 80035ba:	f000 f87b 	bl	80036b4 <_free_r>
 80035be:	69e3      	ldr	r3, [r4, #28]
 80035c0:	689d      	ldr	r5, [r3, #8]
 80035c2:	b15d      	cbz	r5, 80035dc <_reclaim_reent+0x58>
 80035c4:	4629      	mov	r1, r5
 80035c6:	4620      	mov	r0, r4
 80035c8:	682d      	ldr	r5, [r5, #0]
 80035ca:	f000 f873 	bl	80036b4 <_free_r>
 80035ce:	e7f8      	b.n	80035c2 <_reclaim_reent+0x3e>
 80035d0:	680e      	ldr	r6, [r1, #0]
 80035d2:	4620      	mov	r0, r4
 80035d4:	f000 f86e 	bl	80036b4 <_free_r>
 80035d8:	4631      	mov	r1, r6
 80035da:	e7e1      	b.n	80035a0 <_reclaim_reent+0x1c>
 80035dc:	6961      	ldr	r1, [r4, #20]
 80035de:	b111      	cbz	r1, 80035e6 <_reclaim_reent+0x62>
 80035e0:	4620      	mov	r0, r4
 80035e2:	f000 f867 	bl	80036b4 <_free_r>
 80035e6:	69e1      	ldr	r1, [r4, #28]
 80035e8:	b111      	cbz	r1, 80035f0 <_reclaim_reent+0x6c>
 80035ea:	4620      	mov	r0, r4
 80035ec:	f000 f862 	bl	80036b4 <_free_r>
 80035f0:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 80035f2:	b111      	cbz	r1, 80035fa <_reclaim_reent+0x76>
 80035f4:	4620      	mov	r0, r4
 80035f6:	f000 f85d 	bl	80036b4 <_free_r>
 80035fa:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80035fc:	b111      	cbz	r1, 8003604 <_reclaim_reent+0x80>
 80035fe:	4620      	mov	r0, r4
 8003600:	f000 f858 	bl	80036b4 <_free_r>
 8003604:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 8003606:	b111      	cbz	r1, 800360e <_reclaim_reent+0x8a>
 8003608:	4620      	mov	r0, r4
 800360a:	f000 f853 	bl	80036b4 <_free_r>
 800360e:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8003610:	b111      	cbz	r1, 8003618 <_reclaim_reent+0x94>
 8003612:	4620      	mov	r0, r4
 8003614:	f000 f84e 	bl	80036b4 <_free_r>
 8003618:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800361a:	b111      	cbz	r1, 8003622 <_reclaim_reent+0x9e>
 800361c:	4620      	mov	r0, r4
 800361e:	f000 f849 	bl	80036b4 <_free_r>
 8003622:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8003624:	b111      	cbz	r1, 800362c <_reclaim_reent+0xa8>
 8003626:	4620      	mov	r0, r4
 8003628:	f000 f844 	bl	80036b4 <_free_r>
 800362c:	6a23      	ldr	r3, [r4, #32]
 800362e:	b11b      	cbz	r3, 8003638 <_reclaim_reent+0xb4>
 8003630:	4620      	mov	r0, r4
 8003632:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8003636:	4718      	bx	r3
 8003638:	bd70      	pop	{r4, r5, r6, pc}
 800363a:	bf00      	nop
 800363c:	20000008 	.word	0x20000008

08003640 <__errno>:
 8003640:	4b01      	ldr	r3, [pc, #4]	@ (8003648 <__errno+0x8>)
 8003642:	6818      	ldr	r0, [r3, #0]
 8003644:	4770      	bx	lr
 8003646:	bf00      	nop
 8003648:	20000008 	.word	0x20000008

0800364c <__libc_init_array>:
 800364c:	b570      	push	{r4, r5, r6, lr}
 800364e:	4d0d      	ldr	r5, [pc, #52]	@ (8003684 <__libc_init_array+0x38>)
 8003650:	4c0d      	ldr	r4, [pc, #52]	@ (8003688 <__libc_init_array+0x3c>)
 8003652:	1b64      	subs	r4, r4, r5
 8003654:	10a4      	asrs	r4, r4, #2
 8003656:	2600      	movs	r6, #0
 8003658:	42a6      	cmp	r6, r4
 800365a:	d109      	bne.n	8003670 <__libc_init_array+0x24>
 800365c:	4d0b      	ldr	r5, [pc, #44]	@ (800368c <__libc_init_array+0x40>)
 800365e:	4c0c      	ldr	r4, [pc, #48]	@ (8003690 <__libc_init_array+0x44>)
 8003660:	f000 fc64 	bl	8003f2c <_init>
 8003664:	1b64      	subs	r4, r4, r5
 8003666:	10a4      	asrs	r4, r4, #2
 8003668:	2600      	movs	r6, #0
 800366a:	42a6      	cmp	r6, r4
 800366c:	d105      	bne.n	800367a <__libc_init_array+0x2e>
 800366e:	bd70      	pop	{r4, r5, r6, pc}
 8003670:	f855 3b04 	ldr.w	r3, [r5], #4
 8003674:	4798      	blx	r3
 8003676:	3601      	adds	r6, #1
 8003678:	e7ee      	b.n	8003658 <__libc_init_array+0xc>
 800367a:	f855 3b04 	ldr.w	r3, [r5], #4
 800367e:	4798      	blx	r3
 8003680:	3601      	adds	r6, #1
 8003682:	e7f2      	b.n	800366a <__libc_init_array+0x1e>
 8003684:	08004224 	.word	0x08004224
 8003688:	08004224 	.word	0x08004224
 800368c:	08004224 	.word	0x08004224
 8003690:	08004228 	.word	0x08004228

08003694 <__retarget_lock_acquire_recursive>:
 8003694:	4770      	bx	lr

08003696 <__retarget_lock_release_recursive>:
 8003696:	4770      	bx	lr

08003698 <memcpy>:
 8003698:	440a      	add	r2, r1
 800369a:	4291      	cmp	r1, r2
 800369c:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 80036a0:	d100      	bne.n	80036a4 <memcpy+0xc>
 80036a2:	4770      	bx	lr
 80036a4:	b510      	push	{r4, lr}
 80036a6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80036aa:	f803 4f01 	strb.w	r4, [r3, #1]!
 80036ae:	4291      	cmp	r1, r2
 80036b0:	d1f9      	bne.n	80036a6 <memcpy+0xe>
 80036b2:	bd10      	pop	{r4, pc}

080036b4 <_free_r>:
 80036b4:	b538      	push	{r3, r4, r5, lr}
 80036b6:	4605      	mov	r5, r0
 80036b8:	2900      	cmp	r1, #0
 80036ba:	d041      	beq.n	8003740 <_free_r+0x8c>
 80036bc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80036c0:	1f0c      	subs	r4, r1, #4
 80036c2:	2b00      	cmp	r3, #0
 80036c4:	bfb8      	it	lt
 80036c6:	18e4      	addlt	r4, r4, r3
 80036c8:	f000 f8e0 	bl	800388c <__malloc_lock>
 80036cc:	4a1d      	ldr	r2, [pc, #116]	@ (8003744 <_free_r+0x90>)
 80036ce:	6813      	ldr	r3, [r2, #0]
 80036d0:	b933      	cbnz	r3, 80036e0 <_free_r+0x2c>
 80036d2:	6063      	str	r3, [r4, #4]
 80036d4:	6014      	str	r4, [r2, #0]
 80036d6:	4628      	mov	r0, r5
 80036d8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80036dc:	f000 b8dc 	b.w	8003898 <__malloc_unlock>
 80036e0:	42a3      	cmp	r3, r4
 80036e2:	d908      	bls.n	80036f6 <_free_r+0x42>
 80036e4:	6820      	ldr	r0, [r4, #0]
 80036e6:	1821      	adds	r1, r4, r0
 80036e8:	428b      	cmp	r3, r1
 80036ea:	bf01      	itttt	eq
 80036ec:	6819      	ldreq	r1, [r3, #0]
 80036ee:	685b      	ldreq	r3, [r3, #4]
 80036f0:	1809      	addeq	r1, r1, r0
 80036f2:	6021      	streq	r1, [r4, #0]
 80036f4:	e7ed      	b.n	80036d2 <_free_r+0x1e>
 80036f6:	461a      	mov	r2, r3
 80036f8:	685b      	ldr	r3, [r3, #4]
 80036fa:	b10b      	cbz	r3, 8003700 <_free_r+0x4c>
 80036fc:	42a3      	cmp	r3, r4
 80036fe:	d9fa      	bls.n	80036f6 <_free_r+0x42>
 8003700:	6811      	ldr	r1, [r2, #0]
 8003702:	1850      	adds	r0, r2, r1
 8003704:	42a0      	cmp	r0, r4
 8003706:	d10b      	bne.n	8003720 <_free_r+0x6c>
 8003708:	6820      	ldr	r0, [r4, #0]
 800370a:	4401      	add	r1, r0
 800370c:	1850      	adds	r0, r2, r1
 800370e:	4283      	cmp	r3, r0
 8003710:	6011      	str	r1, [r2, #0]
 8003712:	d1e0      	bne.n	80036d6 <_free_r+0x22>
 8003714:	6818      	ldr	r0, [r3, #0]
 8003716:	685b      	ldr	r3, [r3, #4]
 8003718:	6053      	str	r3, [r2, #4]
 800371a:	4408      	add	r0, r1
 800371c:	6010      	str	r0, [r2, #0]
 800371e:	e7da      	b.n	80036d6 <_free_r+0x22>
 8003720:	d902      	bls.n	8003728 <_free_r+0x74>
 8003722:	230c      	movs	r3, #12
 8003724:	602b      	str	r3, [r5, #0]
 8003726:	e7d6      	b.n	80036d6 <_free_r+0x22>
 8003728:	6820      	ldr	r0, [r4, #0]
 800372a:	1821      	adds	r1, r4, r0
 800372c:	428b      	cmp	r3, r1
 800372e:	bf04      	itt	eq
 8003730:	6819      	ldreq	r1, [r3, #0]
 8003732:	685b      	ldreq	r3, [r3, #4]
 8003734:	6063      	str	r3, [r4, #4]
 8003736:	bf04      	itt	eq
 8003738:	1809      	addeq	r1, r1, r0
 800373a:	6021      	streq	r1, [r4, #0]
 800373c:	6054      	str	r4, [r2, #4]
 800373e:	e7ca      	b.n	80036d6 <_free_r+0x22>
 8003740:	bd38      	pop	{r3, r4, r5, pc}
 8003742:	bf00      	nop
 8003744:	20003f30 	.word	0x20003f30

08003748 <sbrk_aligned>:
 8003748:	b570      	push	{r4, r5, r6, lr}
 800374a:	4e0f      	ldr	r6, [pc, #60]	@ (8003788 <sbrk_aligned+0x40>)
 800374c:	460c      	mov	r4, r1
 800374e:	6831      	ldr	r1, [r6, #0]
 8003750:	4605      	mov	r5, r0
 8003752:	b911      	cbnz	r1, 800375a <sbrk_aligned+0x12>
 8003754:	f000 fba4 	bl	8003ea0 <_sbrk_r>
 8003758:	6030      	str	r0, [r6, #0]
 800375a:	4621      	mov	r1, r4
 800375c:	4628      	mov	r0, r5
 800375e:	f000 fb9f 	bl	8003ea0 <_sbrk_r>
 8003762:	1c43      	adds	r3, r0, #1
 8003764:	d103      	bne.n	800376e <sbrk_aligned+0x26>
 8003766:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800376a:	4620      	mov	r0, r4
 800376c:	bd70      	pop	{r4, r5, r6, pc}
 800376e:	1cc4      	adds	r4, r0, #3
 8003770:	f024 0403 	bic.w	r4, r4, #3
 8003774:	42a0      	cmp	r0, r4
 8003776:	d0f8      	beq.n	800376a <sbrk_aligned+0x22>
 8003778:	1a21      	subs	r1, r4, r0
 800377a:	4628      	mov	r0, r5
 800377c:	f000 fb90 	bl	8003ea0 <_sbrk_r>
 8003780:	3001      	adds	r0, #1
 8003782:	d1f2      	bne.n	800376a <sbrk_aligned+0x22>
 8003784:	e7ef      	b.n	8003766 <sbrk_aligned+0x1e>
 8003786:	bf00      	nop
 8003788:	20003f2c 	.word	0x20003f2c

0800378c <_malloc_r>:
 800378c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003790:	1ccd      	adds	r5, r1, #3
 8003792:	f025 0503 	bic.w	r5, r5, #3
 8003796:	3508      	adds	r5, #8
 8003798:	2d0c      	cmp	r5, #12
 800379a:	bf38      	it	cc
 800379c:	250c      	movcc	r5, #12
 800379e:	2d00      	cmp	r5, #0
 80037a0:	4606      	mov	r6, r0
 80037a2:	db01      	blt.n	80037a8 <_malloc_r+0x1c>
 80037a4:	42a9      	cmp	r1, r5
 80037a6:	d904      	bls.n	80037b2 <_malloc_r+0x26>
 80037a8:	230c      	movs	r3, #12
 80037aa:	6033      	str	r3, [r6, #0]
 80037ac:	2000      	movs	r0, #0
 80037ae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80037b2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8003888 <_malloc_r+0xfc>
 80037b6:	f000 f869 	bl	800388c <__malloc_lock>
 80037ba:	f8d8 3000 	ldr.w	r3, [r8]
 80037be:	461c      	mov	r4, r3
 80037c0:	bb44      	cbnz	r4, 8003814 <_malloc_r+0x88>
 80037c2:	4629      	mov	r1, r5
 80037c4:	4630      	mov	r0, r6
 80037c6:	f7ff ffbf 	bl	8003748 <sbrk_aligned>
 80037ca:	1c43      	adds	r3, r0, #1
 80037cc:	4604      	mov	r4, r0
 80037ce:	d158      	bne.n	8003882 <_malloc_r+0xf6>
 80037d0:	f8d8 4000 	ldr.w	r4, [r8]
 80037d4:	4627      	mov	r7, r4
 80037d6:	2f00      	cmp	r7, #0
 80037d8:	d143      	bne.n	8003862 <_malloc_r+0xd6>
 80037da:	2c00      	cmp	r4, #0
 80037dc:	d04b      	beq.n	8003876 <_malloc_r+0xea>
 80037de:	6823      	ldr	r3, [r4, #0]
 80037e0:	4639      	mov	r1, r7
 80037e2:	4630      	mov	r0, r6
 80037e4:	eb04 0903 	add.w	r9, r4, r3
 80037e8:	f000 fb5a 	bl	8003ea0 <_sbrk_r>
 80037ec:	4581      	cmp	r9, r0
 80037ee:	d142      	bne.n	8003876 <_malloc_r+0xea>
 80037f0:	6821      	ldr	r1, [r4, #0]
 80037f2:	1a6d      	subs	r5, r5, r1
 80037f4:	4629      	mov	r1, r5
 80037f6:	4630      	mov	r0, r6
 80037f8:	f7ff ffa6 	bl	8003748 <sbrk_aligned>
 80037fc:	3001      	adds	r0, #1
 80037fe:	d03a      	beq.n	8003876 <_malloc_r+0xea>
 8003800:	6823      	ldr	r3, [r4, #0]
 8003802:	442b      	add	r3, r5
 8003804:	6023      	str	r3, [r4, #0]
 8003806:	f8d8 3000 	ldr.w	r3, [r8]
 800380a:	685a      	ldr	r2, [r3, #4]
 800380c:	bb62      	cbnz	r2, 8003868 <_malloc_r+0xdc>
 800380e:	f8c8 7000 	str.w	r7, [r8]
 8003812:	e00f      	b.n	8003834 <_malloc_r+0xa8>
 8003814:	6822      	ldr	r2, [r4, #0]
 8003816:	1b52      	subs	r2, r2, r5
 8003818:	d420      	bmi.n	800385c <_malloc_r+0xd0>
 800381a:	2a0b      	cmp	r2, #11
 800381c:	d917      	bls.n	800384e <_malloc_r+0xc2>
 800381e:	1961      	adds	r1, r4, r5
 8003820:	42a3      	cmp	r3, r4
 8003822:	6025      	str	r5, [r4, #0]
 8003824:	bf18      	it	ne
 8003826:	6059      	strne	r1, [r3, #4]
 8003828:	6863      	ldr	r3, [r4, #4]
 800382a:	bf08      	it	eq
 800382c:	f8c8 1000 	streq.w	r1, [r8]
 8003830:	5162      	str	r2, [r4, r5]
 8003832:	604b      	str	r3, [r1, #4]
 8003834:	4630      	mov	r0, r6
 8003836:	f000 f82f 	bl	8003898 <__malloc_unlock>
 800383a:	f104 000b 	add.w	r0, r4, #11
 800383e:	1d23      	adds	r3, r4, #4
 8003840:	f020 0007 	bic.w	r0, r0, #7
 8003844:	1ac2      	subs	r2, r0, r3
 8003846:	bf1c      	itt	ne
 8003848:	1a1b      	subne	r3, r3, r0
 800384a:	50a3      	strne	r3, [r4, r2]
 800384c:	e7af      	b.n	80037ae <_malloc_r+0x22>
 800384e:	6862      	ldr	r2, [r4, #4]
 8003850:	42a3      	cmp	r3, r4
 8003852:	bf0c      	ite	eq
 8003854:	f8c8 2000 	streq.w	r2, [r8]
 8003858:	605a      	strne	r2, [r3, #4]
 800385a:	e7eb      	b.n	8003834 <_malloc_r+0xa8>
 800385c:	4623      	mov	r3, r4
 800385e:	6864      	ldr	r4, [r4, #4]
 8003860:	e7ae      	b.n	80037c0 <_malloc_r+0x34>
 8003862:	463c      	mov	r4, r7
 8003864:	687f      	ldr	r7, [r7, #4]
 8003866:	e7b6      	b.n	80037d6 <_malloc_r+0x4a>
 8003868:	461a      	mov	r2, r3
 800386a:	685b      	ldr	r3, [r3, #4]
 800386c:	42a3      	cmp	r3, r4
 800386e:	d1fb      	bne.n	8003868 <_malloc_r+0xdc>
 8003870:	2300      	movs	r3, #0
 8003872:	6053      	str	r3, [r2, #4]
 8003874:	e7de      	b.n	8003834 <_malloc_r+0xa8>
 8003876:	230c      	movs	r3, #12
 8003878:	6033      	str	r3, [r6, #0]
 800387a:	4630      	mov	r0, r6
 800387c:	f000 f80c 	bl	8003898 <__malloc_unlock>
 8003880:	e794      	b.n	80037ac <_malloc_r+0x20>
 8003882:	6005      	str	r5, [r0, #0]
 8003884:	e7d6      	b.n	8003834 <_malloc_r+0xa8>
 8003886:	bf00      	nop
 8003888:	20003f30 	.word	0x20003f30

0800388c <__malloc_lock>:
 800388c:	4801      	ldr	r0, [pc, #4]	@ (8003894 <__malloc_lock+0x8>)
 800388e:	f7ff bf01 	b.w	8003694 <__retarget_lock_acquire_recursive>
 8003892:	bf00      	nop
 8003894:	20003f28 	.word	0x20003f28

08003898 <__malloc_unlock>:
 8003898:	4801      	ldr	r0, [pc, #4]	@ (80038a0 <__malloc_unlock+0x8>)
 800389a:	f7ff befc 	b.w	8003696 <__retarget_lock_release_recursive>
 800389e:	bf00      	nop
 80038a0:	20003f28 	.word	0x20003f28

080038a4 <__ssputs_r>:
 80038a4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80038a8:	688e      	ldr	r6, [r1, #8]
 80038aa:	461f      	mov	r7, r3
 80038ac:	42be      	cmp	r6, r7
 80038ae:	680b      	ldr	r3, [r1, #0]
 80038b0:	4682      	mov	sl, r0
 80038b2:	460c      	mov	r4, r1
 80038b4:	4690      	mov	r8, r2
 80038b6:	d82d      	bhi.n	8003914 <__ssputs_r+0x70>
 80038b8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80038bc:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80038c0:	d026      	beq.n	8003910 <__ssputs_r+0x6c>
 80038c2:	6965      	ldr	r5, [r4, #20]
 80038c4:	6909      	ldr	r1, [r1, #16]
 80038c6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80038ca:	eba3 0901 	sub.w	r9, r3, r1
 80038ce:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80038d2:	1c7b      	adds	r3, r7, #1
 80038d4:	444b      	add	r3, r9
 80038d6:	106d      	asrs	r5, r5, #1
 80038d8:	429d      	cmp	r5, r3
 80038da:	bf38      	it	cc
 80038dc:	461d      	movcc	r5, r3
 80038de:	0553      	lsls	r3, r2, #21
 80038e0:	d527      	bpl.n	8003932 <__ssputs_r+0x8e>
 80038e2:	4629      	mov	r1, r5
 80038e4:	f7ff ff52 	bl	800378c <_malloc_r>
 80038e8:	4606      	mov	r6, r0
 80038ea:	b360      	cbz	r0, 8003946 <__ssputs_r+0xa2>
 80038ec:	6921      	ldr	r1, [r4, #16]
 80038ee:	464a      	mov	r2, r9
 80038f0:	f7ff fed2 	bl	8003698 <memcpy>
 80038f4:	89a3      	ldrh	r3, [r4, #12]
 80038f6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80038fa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80038fe:	81a3      	strh	r3, [r4, #12]
 8003900:	6126      	str	r6, [r4, #16]
 8003902:	6165      	str	r5, [r4, #20]
 8003904:	444e      	add	r6, r9
 8003906:	eba5 0509 	sub.w	r5, r5, r9
 800390a:	6026      	str	r6, [r4, #0]
 800390c:	60a5      	str	r5, [r4, #8]
 800390e:	463e      	mov	r6, r7
 8003910:	42be      	cmp	r6, r7
 8003912:	d900      	bls.n	8003916 <__ssputs_r+0x72>
 8003914:	463e      	mov	r6, r7
 8003916:	6820      	ldr	r0, [r4, #0]
 8003918:	4632      	mov	r2, r6
 800391a:	4641      	mov	r1, r8
 800391c:	f000 faa6 	bl	8003e6c <memmove>
 8003920:	68a3      	ldr	r3, [r4, #8]
 8003922:	1b9b      	subs	r3, r3, r6
 8003924:	60a3      	str	r3, [r4, #8]
 8003926:	6823      	ldr	r3, [r4, #0]
 8003928:	4433      	add	r3, r6
 800392a:	6023      	str	r3, [r4, #0]
 800392c:	2000      	movs	r0, #0
 800392e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003932:	462a      	mov	r2, r5
 8003934:	f000 fac4 	bl	8003ec0 <_realloc_r>
 8003938:	4606      	mov	r6, r0
 800393a:	2800      	cmp	r0, #0
 800393c:	d1e0      	bne.n	8003900 <__ssputs_r+0x5c>
 800393e:	6921      	ldr	r1, [r4, #16]
 8003940:	4650      	mov	r0, sl
 8003942:	f7ff feb7 	bl	80036b4 <_free_r>
 8003946:	230c      	movs	r3, #12
 8003948:	f8ca 3000 	str.w	r3, [sl]
 800394c:	89a3      	ldrh	r3, [r4, #12]
 800394e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003952:	81a3      	strh	r3, [r4, #12]
 8003954:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8003958:	e7e9      	b.n	800392e <__ssputs_r+0x8a>
	...

0800395c <_svfiprintf_r>:
 800395c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003960:	4698      	mov	r8, r3
 8003962:	898b      	ldrh	r3, [r1, #12]
 8003964:	061b      	lsls	r3, r3, #24
 8003966:	b09d      	sub	sp, #116	@ 0x74
 8003968:	4607      	mov	r7, r0
 800396a:	460d      	mov	r5, r1
 800396c:	4614      	mov	r4, r2
 800396e:	d510      	bpl.n	8003992 <_svfiprintf_r+0x36>
 8003970:	690b      	ldr	r3, [r1, #16]
 8003972:	b973      	cbnz	r3, 8003992 <_svfiprintf_r+0x36>
 8003974:	2140      	movs	r1, #64	@ 0x40
 8003976:	f7ff ff09 	bl	800378c <_malloc_r>
 800397a:	6028      	str	r0, [r5, #0]
 800397c:	6128      	str	r0, [r5, #16]
 800397e:	b930      	cbnz	r0, 800398e <_svfiprintf_r+0x32>
 8003980:	230c      	movs	r3, #12
 8003982:	603b      	str	r3, [r7, #0]
 8003984:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8003988:	b01d      	add	sp, #116	@ 0x74
 800398a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800398e:	2340      	movs	r3, #64	@ 0x40
 8003990:	616b      	str	r3, [r5, #20]
 8003992:	2300      	movs	r3, #0
 8003994:	9309      	str	r3, [sp, #36]	@ 0x24
 8003996:	2320      	movs	r3, #32
 8003998:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800399c:	f8cd 800c 	str.w	r8, [sp, #12]
 80039a0:	2330      	movs	r3, #48	@ 0x30
 80039a2:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8003b40 <_svfiprintf_r+0x1e4>
 80039a6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80039aa:	f04f 0901 	mov.w	r9, #1
 80039ae:	4623      	mov	r3, r4
 80039b0:	469a      	mov	sl, r3
 80039b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80039b6:	b10a      	cbz	r2, 80039bc <_svfiprintf_r+0x60>
 80039b8:	2a25      	cmp	r2, #37	@ 0x25
 80039ba:	d1f9      	bne.n	80039b0 <_svfiprintf_r+0x54>
 80039bc:	ebba 0b04 	subs.w	fp, sl, r4
 80039c0:	d00b      	beq.n	80039da <_svfiprintf_r+0x7e>
 80039c2:	465b      	mov	r3, fp
 80039c4:	4622      	mov	r2, r4
 80039c6:	4629      	mov	r1, r5
 80039c8:	4638      	mov	r0, r7
 80039ca:	f7ff ff6b 	bl	80038a4 <__ssputs_r>
 80039ce:	3001      	adds	r0, #1
 80039d0:	f000 80a7 	beq.w	8003b22 <_svfiprintf_r+0x1c6>
 80039d4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80039d6:	445a      	add	r2, fp
 80039d8:	9209      	str	r2, [sp, #36]	@ 0x24
 80039da:	f89a 3000 	ldrb.w	r3, [sl]
 80039de:	2b00      	cmp	r3, #0
 80039e0:	f000 809f 	beq.w	8003b22 <_svfiprintf_r+0x1c6>
 80039e4:	2300      	movs	r3, #0
 80039e6:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80039ea:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80039ee:	f10a 0a01 	add.w	sl, sl, #1
 80039f2:	9304      	str	r3, [sp, #16]
 80039f4:	9307      	str	r3, [sp, #28]
 80039f6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80039fa:	931a      	str	r3, [sp, #104]	@ 0x68
 80039fc:	4654      	mov	r4, sl
 80039fe:	2205      	movs	r2, #5
 8003a00:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003a04:	484e      	ldr	r0, [pc, #312]	@ (8003b40 <_svfiprintf_r+0x1e4>)
 8003a06:	f7fc fbf3 	bl	80001f0 <memchr>
 8003a0a:	9a04      	ldr	r2, [sp, #16]
 8003a0c:	b9d8      	cbnz	r0, 8003a46 <_svfiprintf_r+0xea>
 8003a0e:	06d0      	lsls	r0, r2, #27
 8003a10:	bf44      	itt	mi
 8003a12:	2320      	movmi	r3, #32
 8003a14:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003a18:	0711      	lsls	r1, r2, #28
 8003a1a:	bf44      	itt	mi
 8003a1c:	232b      	movmi	r3, #43	@ 0x2b
 8003a1e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003a22:	f89a 3000 	ldrb.w	r3, [sl]
 8003a26:	2b2a      	cmp	r3, #42	@ 0x2a
 8003a28:	d015      	beq.n	8003a56 <_svfiprintf_r+0xfa>
 8003a2a:	9a07      	ldr	r2, [sp, #28]
 8003a2c:	4654      	mov	r4, sl
 8003a2e:	2000      	movs	r0, #0
 8003a30:	f04f 0c0a 	mov.w	ip, #10
 8003a34:	4621      	mov	r1, r4
 8003a36:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003a3a:	3b30      	subs	r3, #48	@ 0x30
 8003a3c:	2b09      	cmp	r3, #9
 8003a3e:	d94b      	bls.n	8003ad8 <_svfiprintf_r+0x17c>
 8003a40:	b1b0      	cbz	r0, 8003a70 <_svfiprintf_r+0x114>
 8003a42:	9207      	str	r2, [sp, #28]
 8003a44:	e014      	b.n	8003a70 <_svfiprintf_r+0x114>
 8003a46:	eba0 0308 	sub.w	r3, r0, r8
 8003a4a:	fa09 f303 	lsl.w	r3, r9, r3
 8003a4e:	4313      	orrs	r3, r2
 8003a50:	9304      	str	r3, [sp, #16]
 8003a52:	46a2      	mov	sl, r4
 8003a54:	e7d2      	b.n	80039fc <_svfiprintf_r+0xa0>
 8003a56:	9b03      	ldr	r3, [sp, #12]
 8003a58:	1d19      	adds	r1, r3, #4
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	9103      	str	r1, [sp, #12]
 8003a5e:	2b00      	cmp	r3, #0
 8003a60:	bfbb      	ittet	lt
 8003a62:	425b      	neglt	r3, r3
 8003a64:	f042 0202 	orrlt.w	r2, r2, #2
 8003a68:	9307      	strge	r3, [sp, #28]
 8003a6a:	9307      	strlt	r3, [sp, #28]
 8003a6c:	bfb8      	it	lt
 8003a6e:	9204      	strlt	r2, [sp, #16]
 8003a70:	7823      	ldrb	r3, [r4, #0]
 8003a72:	2b2e      	cmp	r3, #46	@ 0x2e
 8003a74:	d10a      	bne.n	8003a8c <_svfiprintf_r+0x130>
 8003a76:	7863      	ldrb	r3, [r4, #1]
 8003a78:	2b2a      	cmp	r3, #42	@ 0x2a
 8003a7a:	d132      	bne.n	8003ae2 <_svfiprintf_r+0x186>
 8003a7c:	9b03      	ldr	r3, [sp, #12]
 8003a7e:	1d1a      	adds	r2, r3, #4
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	9203      	str	r2, [sp, #12]
 8003a84:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8003a88:	3402      	adds	r4, #2
 8003a8a:	9305      	str	r3, [sp, #20]
 8003a8c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8003b50 <_svfiprintf_r+0x1f4>
 8003a90:	7821      	ldrb	r1, [r4, #0]
 8003a92:	2203      	movs	r2, #3
 8003a94:	4650      	mov	r0, sl
 8003a96:	f7fc fbab 	bl	80001f0 <memchr>
 8003a9a:	b138      	cbz	r0, 8003aac <_svfiprintf_r+0x150>
 8003a9c:	9b04      	ldr	r3, [sp, #16]
 8003a9e:	eba0 000a 	sub.w	r0, r0, sl
 8003aa2:	2240      	movs	r2, #64	@ 0x40
 8003aa4:	4082      	lsls	r2, r0
 8003aa6:	4313      	orrs	r3, r2
 8003aa8:	3401      	adds	r4, #1
 8003aaa:	9304      	str	r3, [sp, #16]
 8003aac:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003ab0:	4824      	ldr	r0, [pc, #144]	@ (8003b44 <_svfiprintf_r+0x1e8>)
 8003ab2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8003ab6:	2206      	movs	r2, #6
 8003ab8:	f7fc fb9a 	bl	80001f0 <memchr>
 8003abc:	2800      	cmp	r0, #0
 8003abe:	d036      	beq.n	8003b2e <_svfiprintf_r+0x1d2>
 8003ac0:	4b21      	ldr	r3, [pc, #132]	@ (8003b48 <_svfiprintf_r+0x1ec>)
 8003ac2:	bb1b      	cbnz	r3, 8003b0c <_svfiprintf_r+0x1b0>
 8003ac4:	9b03      	ldr	r3, [sp, #12]
 8003ac6:	3307      	adds	r3, #7
 8003ac8:	f023 0307 	bic.w	r3, r3, #7
 8003acc:	3308      	adds	r3, #8
 8003ace:	9303      	str	r3, [sp, #12]
 8003ad0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003ad2:	4433      	add	r3, r6
 8003ad4:	9309      	str	r3, [sp, #36]	@ 0x24
 8003ad6:	e76a      	b.n	80039ae <_svfiprintf_r+0x52>
 8003ad8:	fb0c 3202 	mla	r2, ip, r2, r3
 8003adc:	460c      	mov	r4, r1
 8003ade:	2001      	movs	r0, #1
 8003ae0:	e7a8      	b.n	8003a34 <_svfiprintf_r+0xd8>
 8003ae2:	2300      	movs	r3, #0
 8003ae4:	3401      	adds	r4, #1
 8003ae6:	9305      	str	r3, [sp, #20]
 8003ae8:	4619      	mov	r1, r3
 8003aea:	f04f 0c0a 	mov.w	ip, #10
 8003aee:	4620      	mov	r0, r4
 8003af0:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003af4:	3a30      	subs	r2, #48	@ 0x30
 8003af6:	2a09      	cmp	r2, #9
 8003af8:	d903      	bls.n	8003b02 <_svfiprintf_r+0x1a6>
 8003afa:	2b00      	cmp	r3, #0
 8003afc:	d0c6      	beq.n	8003a8c <_svfiprintf_r+0x130>
 8003afe:	9105      	str	r1, [sp, #20]
 8003b00:	e7c4      	b.n	8003a8c <_svfiprintf_r+0x130>
 8003b02:	fb0c 2101 	mla	r1, ip, r1, r2
 8003b06:	4604      	mov	r4, r0
 8003b08:	2301      	movs	r3, #1
 8003b0a:	e7f0      	b.n	8003aee <_svfiprintf_r+0x192>
 8003b0c:	ab03      	add	r3, sp, #12
 8003b0e:	9300      	str	r3, [sp, #0]
 8003b10:	462a      	mov	r2, r5
 8003b12:	4b0e      	ldr	r3, [pc, #56]	@ (8003b4c <_svfiprintf_r+0x1f0>)
 8003b14:	a904      	add	r1, sp, #16
 8003b16:	4638      	mov	r0, r7
 8003b18:	f3af 8000 	nop.w
 8003b1c:	1c42      	adds	r2, r0, #1
 8003b1e:	4606      	mov	r6, r0
 8003b20:	d1d6      	bne.n	8003ad0 <_svfiprintf_r+0x174>
 8003b22:	89ab      	ldrh	r3, [r5, #12]
 8003b24:	065b      	lsls	r3, r3, #25
 8003b26:	f53f af2d 	bmi.w	8003984 <_svfiprintf_r+0x28>
 8003b2a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8003b2c:	e72c      	b.n	8003988 <_svfiprintf_r+0x2c>
 8003b2e:	ab03      	add	r3, sp, #12
 8003b30:	9300      	str	r3, [sp, #0]
 8003b32:	462a      	mov	r2, r5
 8003b34:	4b05      	ldr	r3, [pc, #20]	@ (8003b4c <_svfiprintf_r+0x1f0>)
 8003b36:	a904      	add	r1, sp, #16
 8003b38:	4638      	mov	r0, r7
 8003b3a:	f000 f879 	bl	8003c30 <_printf_i>
 8003b3e:	e7ed      	b.n	8003b1c <_svfiprintf_r+0x1c0>
 8003b40:	080041e8 	.word	0x080041e8
 8003b44:	080041f2 	.word	0x080041f2
 8003b48:	00000000 	.word	0x00000000
 8003b4c:	080038a5 	.word	0x080038a5
 8003b50:	080041ee 	.word	0x080041ee

08003b54 <_printf_common>:
 8003b54:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003b58:	4616      	mov	r6, r2
 8003b5a:	4698      	mov	r8, r3
 8003b5c:	688a      	ldr	r2, [r1, #8]
 8003b5e:	690b      	ldr	r3, [r1, #16]
 8003b60:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8003b64:	4293      	cmp	r3, r2
 8003b66:	bfb8      	it	lt
 8003b68:	4613      	movlt	r3, r2
 8003b6a:	6033      	str	r3, [r6, #0]
 8003b6c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8003b70:	4607      	mov	r7, r0
 8003b72:	460c      	mov	r4, r1
 8003b74:	b10a      	cbz	r2, 8003b7a <_printf_common+0x26>
 8003b76:	3301      	adds	r3, #1
 8003b78:	6033      	str	r3, [r6, #0]
 8003b7a:	6823      	ldr	r3, [r4, #0]
 8003b7c:	0699      	lsls	r1, r3, #26
 8003b7e:	bf42      	ittt	mi
 8003b80:	6833      	ldrmi	r3, [r6, #0]
 8003b82:	3302      	addmi	r3, #2
 8003b84:	6033      	strmi	r3, [r6, #0]
 8003b86:	6825      	ldr	r5, [r4, #0]
 8003b88:	f015 0506 	ands.w	r5, r5, #6
 8003b8c:	d106      	bne.n	8003b9c <_printf_common+0x48>
 8003b8e:	f104 0a19 	add.w	sl, r4, #25
 8003b92:	68e3      	ldr	r3, [r4, #12]
 8003b94:	6832      	ldr	r2, [r6, #0]
 8003b96:	1a9b      	subs	r3, r3, r2
 8003b98:	42ab      	cmp	r3, r5
 8003b9a:	dc26      	bgt.n	8003bea <_printf_common+0x96>
 8003b9c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8003ba0:	6822      	ldr	r2, [r4, #0]
 8003ba2:	3b00      	subs	r3, #0
 8003ba4:	bf18      	it	ne
 8003ba6:	2301      	movne	r3, #1
 8003ba8:	0692      	lsls	r2, r2, #26
 8003baa:	d42b      	bmi.n	8003c04 <_printf_common+0xb0>
 8003bac:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8003bb0:	4641      	mov	r1, r8
 8003bb2:	4638      	mov	r0, r7
 8003bb4:	47c8      	blx	r9
 8003bb6:	3001      	adds	r0, #1
 8003bb8:	d01e      	beq.n	8003bf8 <_printf_common+0xa4>
 8003bba:	6823      	ldr	r3, [r4, #0]
 8003bbc:	6922      	ldr	r2, [r4, #16]
 8003bbe:	f003 0306 	and.w	r3, r3, #6
 8003bc2:	2b04      	cmp	r3, #4
 8003bc4:	bf02      	ittt	eq
 8003bc6:	68e5      	ldreq	r5, [r4, #12]
 8003bc8:	6833      	ldreq	r3, [r6, #0]
 8003bca:	1aed      	subeq	r5, r5, r3
 8003bcc:	68a3      	ldr	r3, [r4, #8]
 8003bce:	bf0c      	ite	eq
 8003bd0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003bd4:	2500      	movne	r5, #0
 8003bd6:	4293      	cmp	r3, r2
 8003bd8:	bfc4      	itt	gt
 8003bda:	1a9b      	subgt	r3, r3, r2
 8003bdc:	18ed      	addgt	r5, r5, r3
 8003bde:	2600      	movs	r6, #0
 8003be0:	341a      	adds	r4, #26
 8003be2:	42b5      	cmp	r5, r6
 8003be4:	d11a      	bne.n	8003c1c <_printf_common+0xc8>
 8003be6:	2000      	movs	r0, #0
 8003be8:	e008      	b.n	8003bfc <_printf_common+0xa8>
 8003bea:	2301      	movs	r3, #1
 8003bec:	4652      	mov	r2, sl
 8003bee:	4641      	mov	r1, r8
 8003bf0:	4638      	mov	r0, r7
 8003bf2:	47c8      	blx	r9
 8003bf4:	3001      	adds	r0, #1
 8003bf6:	d103      	bne.n	8003c00 <_printf_common+0xac>
 8003bf8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8003bfc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003c00:	3501      	adds	r5, #1
 8003c02:	e7c6      	b.n	8003b92 <_printf_common+0x3e>
 8003c04:	18e1      	adds	r1, r4, r3
 8003c06:	1c5a      	adds	r2, r3, #1
 8003c08:	2030      	movs	r0, #48	@ 0x30
 8003c0a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8003c0e:	4422      	add	r2, r4
 8003c10:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8003c14:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8003c18:	3302      	adds	r3, #2
 8003c1a:	e7c7      	b.n	8003bac <_printf_common+0x58>
 8003c1c:	2301      	movs	r3, #1
 8003c1e:	4622      	mov	r2, r4
 8003c20:	4641      	mov	r1, r8
 8003c22:	4638      	mov	r0, r7
 8003c24:	47c8      	blx	r9
 8003c26:	3001      	adds	r0, #1
 8003c28:	d0e6      	beq.n	8003bf8 <_printf_common+0xa4>
 8003c2a:	3601      	adds	r6, #1
 8003c2c:	e7d9      	b.n	8003be2 <_printf_common+0x8e>
	...

08003c30 <_printf_i>:
 8003c30:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003c34:	7e0f      	ldrb	r7, [r1, #24]
 8003c36:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8003c38:	2f78      	cmp	r7, #120	@ 0x78
 8003c3a:	4691      	mov	r9, r2
 8003c3c:	4680      	mov	r8, r0
 8003c3e:	460c      	mov	r4, r1
 8003c40:	469a      	mov	sl, r3
 8003c42:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8003c46:	d807      	bhi.n	8003c58 <_printf_i+0x28>
 8003c48:	2f62      	cmp	r7, #98	@ 0x62
 8003c4a:	d80a      	bhi.n	8003c62 <_printf_i+0x32>
 8003c4c:	2f00      	cmp	r7, #0
 8003c4e:	f000 80d1 	beq.w	8003df4 <_printf_i+0x1c4>
 8003c52:	2f58      	cmp	r7, #88	@ 0x58
 8003c54:	f000 80b8 	beq.w	8003dc8 <_printf_i+0x198>
 8003c58:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003c5c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8003c60:	e03a      	b.n	8003cd8 <_printf_i+0xa8>
 8003c62:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8003c66:	2b15      	cmp	r3, #21
 8003c68:	d8f6      	bhi.n	8003c58 <_printf_i+0x28>
 8003c6a:	a101      	add	r1, pc, #4	@ (adr r1, 8003c70 <_printf_i+0x40>)
 8003c6c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003c70:	08003cc9 	.word	0x08003cc9
 8003c74:	08003cdd 	.word	0x08003cdd
 8003c78:	08003c59 	.word	0x08003c59
 8003c7c:	08003c59 	.word	0x08003c59
 8003c80:	08003c59 	.word	0x08003c59
 8003c84:	08003c59 	.word	0x08003c59
 8003c88:	08003cdd 	.word	0x08003cdd
 8003c8c:	08003c59 	.word	0x08003c59
 8003c90:	08003c59 	.word	0x08003c59
 8003c94:	08003c59 	.word	0x08003c59
 8003c98:	08003c59 	.word	0x08003c59
 8003c9c:	08003ddb 	.word	0x08003ddb
 8003ca0:	08003d07 	.word	0x08003d07
 8003ca4:	08003d95 	.word	0x08003d95
 8003ca8:	08003c59 	.word	0x08003c59
 8003cac:	08003c59 	.word	0x08003c59
 8003cb0:	08003dfd 	.word	0x08003dfd
 8003cb4:	08003c59 	.word	0x08003c59
 8003cb8:	08003d07 	.word	0x08003d07
 8003cbc:	08003c59 	.word	0x08003c59
 8003cc0:	08003c59 	.word	0x08003c59
 8003cc4:	08003d9d 	.word	0x08003d9d
 8003cc8:	6833      	ldr	r3, [r6, #0]
 8003cca:	1d1a      	adds	r2, r3, #4
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	6032      	str	r2, [r6, #0]
 8003cd0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003cd4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8003cd8:	2301      	movs	r3, #1
 8003cda:	e09c      	b.n	8003e16 <_printf_i+0x1e6>
 8003cdc:	6833      	ldr	r3, [r6, #0]
 8003cde:	6820      	ldr	r0, [r4, #0]
 8003ce0:	1d19      	adds	r1, r3, #4
 8003ce2:	6031      	str	r1, [r6, #0]
 8003ce4:	0606      	lsls	r6, r0, #24
 8003ce6:	d501      	bpl.n	8003cec <_printf_i+0xbc>
 8003ce8:	681d      	ldr	r5, [r3, #0]
 8003cea:	e003      	b.n	8003cf4 <_printf_i+0xc4>
 8003cec:	0645      	lsls	r5, r0, #25
 8003cee:	d5fb      	bpl.n	8003ce8 <_printf_i+0xb8>
 8003cf0:	f9b3 5000 	ldrsh.w	r5, [r3]
 8003cf4:	2d00      	cmp	r5, #0
 8003cf6:	da03      	bge.n	8003d00 <_printf_i+0xd0>
 8003cf8:	232d      	movs	r3, #45	@ 0x2d
 8003cfa:	426d      	negs	r5, r5
 8003cfc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003d00:	4858      	ldr	r0, [pc, #352]	@ (8003e64 <_printf_i+0x234>)
 8003d02:	230a      	movs	r3, #10
 8003d04:	e011      	b.n	8003d2a <_printf_i+0xfa>
 8003d06:	6821      	ldr	r1, [r4, #0]
 8003d08:	6833      	ldr	r3, [r6, #0]
 8003d0a:	0608      	lsls	r0, r1, #24
 8003d0c:	f853 5b04 	ldr.w	r5, [r3], #4
 8003d10:	d402      	bmi.n	8003d18 <_printf_i+0xe8>
 8003d12:	0649      	lsls	r1, r1, #25
 8003d14:	bf48      	it	mi
 8003d16:	b2ad      	uxthmi	r5, r5
 8003d18:	2f6f      	cmp	r7, #111	@ 0x6f
 8003d1a:	4852      	ldr	r0, [pc, #328]	@ (8003e64 <_printf_i+0x234>)
 8003d1c:	6033      	str	r3, [r6, #0]
 8003d1e:	bf14      	ite	ne
 8003d20:	230a      	movne	r3, #10
 8003d22:	2308      	moveq	r3, #8
 8003d24:	2100      	movs	r1, #0
 8003d26:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8003d2a:	6866      	ldr	r6, [r4, #4]
 8003d2c:	60a6      	str	r6, [r4, #8]
 8003d2e:	2e00      	cmp	r6, #0
 8003d30:	db05      	blt.n	8003d3e <_printf_i+0x10e>
 8003d32:	6821      	ldr	r1, [r4, #0]
 8003d34:	432e      	orrs	r6, r5
 8003d36:	f021 0104 	bic.w	r1, r1, #4
 8003d3a:	6021      	str	r1, [r4, #0]
 8003d3c:	d04b      	beq.n	8003dd6 <_printf_i+0x1a6>
 8003d3e:	4616      	mov	r6, r2
 8003d40:	fbb5 f1f3 	udiv	r1, r5, r3
 8003d44:	fb03 5711 	mls	r7, r3, r1, r5
 8003d48:	5dc7      	ldrb	r7, [r0, r7]
 8003d4a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8003d4e:	462f      	mov	r7, r5
 8003d50:	42bb      	cmp	r3, r7
 8003d52:	460d      	mov	r5, r1
 8003d54:	d9f4      	bls.n	8003d40 <_printf_i+0x110>
 8003d56:	2b08      	cmp	r3, #8
 8003d58:	d10b      	bne.n	8003d72 <_printf_i+0x142>
 8003d5a:	6823      	ldr	r3, [r4, #0]
 8003d5c:	07df      	lsls	r7, r3, #31
 8003d5e:	d508      	bpl.n	8003d72 <_printf_i+0x142>
 8003d60:	6923      	ldr	r3, [r4, #16]
 8003d62:	6861      	ldr	r1, [r4, #4]
 8003d64:	4299      	cmp	r1, r3
 8003d66:	bfde      	ittt	le
 8003d68:	2330      	movle	r3, #48	@ 0x30
 8003d6a:	f806 3c01 	strble.w	r3, [r6, #-1]
 8003d6e:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8003d72:	1b92      	subs	r2, r2, r6
 8003d74:	6122      	str	r2, [r4, #16]
 8003d76:	f8cd a000 	str.w	sl, [sp]
 8003d7a:	464b      	mov	r3, r9
 8003d7c:	aa03      	add	r2, sp, #12
 8003d7e:	4621      	mov	r1, r4
 8003d80:	4640      	mov	r0, r8
 8003d82:	f7ff fee7 	bl	8003b54 <_printf_common>
 8003d86:	3001      	adds	r0, #1
 8003d88:	d14a      	bne.n	8003e20 <_printf_i+0x1f0>
 8003d8a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8003d8e:	b004      	add	sp, #16
 8003d90:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003d94:	6823      	ldr	r3, [r4, #0]
 8003d96:	f043 0320 	orr.w	r3, r3, #32
 8003d9a:	6023      	str	r3, [r4, #0]
 8003d9c:	4832      	ldr	r0, [pc, #200]	@ (8003e68 <_printf_i+0x238>)
 8003d9e:	2778      	movs	r7, #120	@ 0x78
 8003da0:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8003da4:	6823      	ldr	r3, [r4, #0]
 8003da6:	6831      	ldr	r1, [r6, #0]
 8003da8:	061f      	lsls	r7, r3, #24
 8003daa:	f851 5b04 	ldr.w	r5, [r1], #4
 8003dae:	d402      	bmi.n	8003db6 <_printf_i+0x186>
 8003db0:	065f      	lsls	r7, r3, #25
 8003db2:	bf48      	it	mi
 8003db4:	b2ad      	uxthmi	r5, r5
 8003db6:	6031      	str	r1, [r6, #0]
 8003db8:	07d9      	lsls	r1, r3, #31
 8003dba:	bf44      	itt	mi
 8003dbc:	f043 0320 	orrmi.w	r3, r3, #32
 8003dc0:	6023      	strmi	r3, [r4, #0]
 8003dc2:	b11d      	cbz	r5, 8003dcc <_printf_i+0x19c>
 8003dc4:	2310      	movs	r3, #16
 8003dc6:	e7ad      	b.n	8003d24 <_printf_i+0xf4>
 8003dc8:	4826      	ldr	r0, [pc, #152]	@ (8003e64 <_printf_i+0x234>)
 8003dca:	e7e9      	b.n	8003da0 <_printf_i+0x170>
 8003dcc:	6823      	ldr	r3, [r4, #0]
 8003dce:	f023 0320 	bic.w	r3, r3, #32
 8003dd2:	6023      	str	r3, [r4, #0]
 8003dd4:	e7f6      	b.n	8003dc4 <_printf_i+0x194>
 8003dd6:	4616      	mov	r6, r2
 8003dd8:	e7bd      	b.n	8003d56 <_printf_i+0x126>
 8003dda:	6833      	ldr	r3, [r6, #0]
 8003ddc:	6825      	ldr	r5, [r4, #0]
 8003dde:	6961      	ldr	r1, [r4, #20]
 8003de0:	1d18      	adds	r0, r3, #4
 8003de2:	6030      	str	r0, [r6, #0]
 8003de4:	062e      	lsls	r6, r5, #24
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	d501      	bpl.n	8003dee <_printf_i+0x1be>
 8003dea:	6019      	str	r1, [r3, #0]
 8003dec:	e002      	b.n	8003df4 <_printf_i+0x1c4>
 8003dee:	0668      	lsls	r0, r5, #25
 8003df0:	d5fb      	bpl.n	8003dea <_printf_i+0x1ba>
 8003df2:	8019      	strh	r1, [r3, #0]
 8003df4:	2300      	movs	r3, #0
 8003df6:	6123      	str	r3, [r4, #16]
 8003df8:	4616      	mov	r6, r2
 8003dfa:	e7bc      	b.n	8003d76 <_printf_i+0x146>
 8003dfc:	6833      	ldr	r3, [r6, #0]
 8003dfe:	1d1a      	adds	r2, r3, #4
 8003e00:	6032      	str	r2, [r6, #0]
 8003e02:	681e      	ldr	r6, [r3, #0]
 8003e04:	6862      	ldr	r2, [r4, #4]
 8003e06:	2100      	movs	r1, #0
 8003e08:	4630      	mov	r0, r6
 8003e0a:	f7fc f9f1 	bl	80001f0 <memchr>
 8003e0e:	b108      	cbz	r0, 8003e14 <_printf_i+0x1e4>
 8003e10:	1b80      	subs	r0, r0, r6
 8003e12:	6060      	str	r0, [r4, #4]
 8003e14:	6863      	ldr	r3, [r4, #4]
 8003e16:	6123      	str	r3, [r4, #16]
 8003e18:	2300      	movs	r3, #0
 8003e1a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003e1e:	e7aa      	b.n	8003d76 <_printf_i+0x146>
 8003e20:	6923      	ldr	r3, [r4, #16]
 8003e22:	4632      	mov	r2, r6
 8003e24:	4649      	mov	r1, r9
 8003e26:	4640      	mov	r0, r8
 8003e28:	47d0      	blx	sl
 8003e2a:	3001      	adds	r0, #1
 8003e2c:	d0ad      	beq.n	8003d8a <_printf_i+0x15a>
 8003e2e:	6823      	ldr	r3, [r4, #0]
 8003e30:	079b      	lsls	r3, r3, #30
 8003e32:	d413      	bmi.n	8003e5c <_printf_i+0x22c>
 8003e34:	68e0      	ldr	r0, [r4, #12]
 8003e36:	9b03      	ldr	r3, [sp, #12]
 8003e38:	4298      	cmp	r0, r3
 8003e3a:	bfb8      	it	lt
 8003e3c:	4618      	movlt	r0, r3
 8003e3e:	e7a6      	b.n	8003d8e <_printf_i+0x15e>
 8003e40:	2301      	movs	r3, #1
 8003e42:	4632      	mov	r2, r6
 8003e44:	4649      	mov	r1, r9
 8003e46:	4640      	mov	r0, r8
 8003e48:	47d0      	blx	sl
 8003e4a:	3001      	adds	r0, #1
 8003e4c:	d09d      	beq.n	8003d8a <_printf_i+0x15a>
 8003e4e:	3501      	adds	r5, #1
 8003e50:	68e3      	ldr	r3, [r4, #12]
 8003e52:	9903      	ldr	r1, [sp, #12]
 8003e54:	1a5b      	subs	r3, r3, r1
 8003e56:	42ab      	cmp	r3, r5
 8003e58:	dcf2      	bgt.n	8003e40 <_printf_i+0x210>
 8003e5a:	e7eb      	b.n	8003e34 <_printf_i+0x204>
 8003e5c:	2500      	movs	r5, #0
 8003e5e:	f104 0619 	add.w	r6, r4, #25
 8003e62:	e7f5      	b.n	8003e50 <_printf_i+0x220>
 8003e64:	080041f9 	.word	0x080041f9
 8003e68:	0800420a 	.word	0x0800420a

08003e6c <memmove>:
 8003e6c:	4288      	cmp	r0, r1
 8003e6e:	b510      	push	{r4, lr}
 8003e70:	eb01 0402 	add.w	r4, r1, r2
 8003e74:	d902      	bls.n	8003e7c <memmove+0x10>
 8003e76:	4284      	cmp	r4, r0
 8003e78:	4623      	mov	r3, r4
 8003e7a:	d807      	bhi.n	8003e8c <memmove+0x20>
 8003e7c:	1e43      	subs	r3, r0, #1
 8003e7e:	42a1      	cmp	r1, r4
 8003e80:	d008      	beq.n	8003e94 <memmove+0x28>
 8003e82:	f811 2b01 	ldrb.w	r2, [r1], #1
 8003e86:	f803 2f01 	strb.w	r2, [r3, #1]!
 8003e8a:	e7f8      	b.n	8003e7e <memmove+0x12>
 8003e8c:	4402      	add	r2, r0
 8003e8e:	4601      	mov	r1, r0
 8003e90:	428a      	cmp	r2, r1
 8003e92:	d100      	bne.n	8003e96 <memmove+0x2a>
 8003e94:	bd10      	pop	{r4, pc}
 8003e96:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8003e9a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8003e9e:	e7f7      	b.n	8003e90 <memmove+0x24>

08003ea0 <_sbrk_r>:
 8003ea0:	b538      	push	{r3, r4, r5, lr}
 8003ea2:	4d06      	ldr	r5, [pc, #24]	@ (8003ebc <_sbrk_r+0x1c>)
 8003ea4:	2300      	movs	r3, #0
 8003ea6:	4604      	mov	r4, r0
 8003ea8:	4608      	mov	r0, r1
 8003eaa:	602b      	str	r3, [r5, #0]
 8003eac:	f7fd f97c 	bl	80011a8 <_sbrk>
 8003eb0:	1c43      	adds	r3, r0, #1
 8003eb2:	d102      	bne.n	8003eba <_sbrk_r+0x1a>
 8003eb4:	682b      	ldr	r3, [r5, #0]
 8003eb6:	b103      	cbz	r3, 8003eba <_sbrk_r+0x1a>
 8003eb8:	6023      	str	r3, [r4, #0]
 8003eba:	bd38      	pop	{r3, r4, r5, pc}
 8003ebc:	20003f24 	.word	0x20003f24

08003ec0 <_realloc_r>:
 8003ec0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003ec4:	4607      	mov	r7, r0
 8003ec6:	4614      	mov	r4, r2
 8003ec8:	460d      	mov	r5, r1
 8003eca:	b921      	cbnz	r1, 8003ed6 <_realloc_r+0x16>
 8003ecc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003ed0:	4611      	mov	r1, r2
 8003ed2:	f7ff bc5b 	b.w	800378c <_malloc_r>
 8003ed6:	b92a      	cbnz	r2, 8003ee4 <_realloc_r+0x24>
 8003ed8:	f7ff fbec 	bl	80036b4 <_free_r>
 8003edc:	4625      	mov	r5, r4
 8003ede:	4628      	mov	r0, r5
 8003ee0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003ee4:	f000 f81a 	bl	8003f1c <_malloc_usable_size_r>
 8003ee8:	4284      	cmp	r4, r0
 8003eea:	4606      	mov	r6, r0
 8003eec:	d802      	bhi.n	8003ef4 <_realloc_r+0x34>
 8003eee:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8003ef2:	d8f4      	bhi.n	8003ede <_realloc_r+0x1e>
 8003ef4:	4621      	mov	r1, r4
 8003ef6:	4638      	mov	r0, r7
 8003ef8:	f7ff fc48 	bl	800378c <_malloc_r>
 8003efc:	4680      	mov	r8, r0
 8003efe:	b908      	cbnz	r0, 8003f04 <_realloc_r+0x44>
 8003f00:	4645      	mov	r5, r8
 8003f02:	e7ec      	b.n	8003ede <_realloc_r+0x1e>
 8003f04:	42b4      	cmp	r4, r6
 8003f06:	4622      	mov	r2, r4
 8003f08:	4629      	mov	r1, r5
 8003f0a:	bf28      	it	cs
 8003f0c:	4632      	movcs	r2, r6
 8003f0e:	f7ff fbc3 	bl	8003698 <memcpy>
 8003f12:	4629      	mov	r1, r5
 8003f14:	4638      	mov	r0, r7
 8003f16:	f7ff fbcd 	bl	80036b4 <_free_r>
 8003f1a:	e7f1      	b.n	8003f00 <_realloc_r+0x40>

08003f1c <_malloc_usable_size_r>:
 8003f1c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003f20:	1f18      	subs	r0, r3, #4
 8003f22:	2b00      	cmp	r3, #0
 8003f24:	bfbc      	itt	lt
 8003f26:	580b      	ldrlt	r3, [r1, r0]
 8003f28:	18c0      	addlt	r0, r0, r3
 8003f2a:	4770      	bx	lr

08003f2c <_init>:
 8003f2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003f2e:	bf00      	nop
 8003f30:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003f32:	bc08      	pop	{r3}
 8003f34:	469e      	mov	lr, r3
 8003f36:	4770      	bx	lr

08003f38 <_fini>:
 8003f38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003f3a:	bf00      	nop
 8003f3c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003f3e:	bc08      	pop	{r3}
 8003f40:	469e      	mov	lr, r3
 8003f42:	4770      	bx	lr
