# compile vhdl design source files
vhdl xil_defaultlib  "../../../lab5_4_1.srcs/sources_1/new/param_adder.vhd"
vhdl xil_defaultlib  "../../../lab5_4_1.srcs/sim_1/new/param_adder_tb.vhd"

# Do not sort compile order
nosort
