@inproceedings{conf/fpt/GortA10,
  title = {Deterministic multi-core parallel routing for FPGAs},
  pages = {78-86},
  year = {2010},
  booktitle = {FPT},
  doi = {10.1109/FPT.2010.5681758},
  crossref = {conf/fpt/2010},
  author = {Marcel Gort and Jason Helge Anderson}
}
@inproceedings{conf/fpt/PetrovG05a,
  title = {A State-Serial Viterbi Decoder Architecture for Digital Radio on FPGA},
  pages = {323-324},
  year = {2005},
  crossref = {conf/fpt/2005},
  booktitle = {FPT},
  author = {Mihail Petrov and Manfred Glesner}
}
@inproceedings{conf/fpt/PanditEA08,
  title = {Concurrent timing based and routability driven depopulation technique for FPGA packing},
  pages = {325-328},
  year = {2008},
  booktitle = {FPT},
  doi = {10.1109/FPT.2008.4762409},
  crossref = {conf/fpt/2008},
  author = {Audip Pandit and Lakshmi Easwaran and Ali Akoglu}
}
@inproceedings{conf/fpt/AnandWV11,
  title = {A scalable network port scan detection system on FPGA},
  pages = {1-6},
  year = {2011},
  booktitle = {FPT},
  doi = {10.1109/FPT.2011.6132712},
  crossref = {conf/fpt/2011},
  author = {Tejasvi Anand and Yagnesh Waghela and Kuruvilla Varghese}
}
@inproceedings{conf/fpt/IwataKH07,
  title = {A Dynamically Reconfigurable Architecture Combining Pixel-Level SIMD and Operation-Pipeline Modes for High Frame Rate Visual Processing},
  pages = {321-324},
  year = {2007},
  booktitle = {FPT},
  doi = {10.1109/FPT.2007.4439276},
  crossref = {conf/fpt/2007},
  author = {Nao Iwata and Shingo Kagami and Koichi Hashimoto}
}
@inproceedings{conf/fpt/HiraiKSA09,
  title = {Leakage power reduction for coarse-grained dynamically reconfigurable processor arrays using Dual Vt cells},
  pages = {104-111},
  year = {2009},
  booktitle = {FPT},
  doi = {10.1109/FPT.2009.5377641},
  crossref = {conf/fpt/2009},
  author = {Keiichiro Hirai and Masaru Kato and Yoshiki Saito and Hideharu Amano}
}
@inproceedings{conf/fpt/ChenHL02,
  title = {A technology mapping algorithm for CPLD architectures},
  pages = {204-210},
  year = {2002},
  booktitle = {FPT},
  doi = {10.1109/FPT.2002.1188683},
  crossref = {conf/fpt/2002},
  author = {Shih-Liang Chen and TingTing Hwang and C. L. Liu}
}
@inproceedings{conf/fpt/JonesCL06,
  title = {An adaptive frequency control method using thermal feedback for reconfigurable hardware applications},
  pages = {229-236},
  year = {2006},
  booktitle = {FPT},
  doi = {10.1109/FPT.2006.270316},
  crossref = {conf/fpt/2006},
  author = {Phillip H. Jones and Young H. Cho and John W. Lockwood}
}
@inproceedings{conf/fpt/Sutton04,
  title = {Partial character decoding for improved regular expression matching in FPGAs},
  pages = {25-32},
  year = {2004},
  booktitle = {FPT},
  doi = {10.1109/FPT.2004.1393247},
  crossref = {conf/fpt/2004},
  author = {Peter Sutton}
}
@inproceedings{conf/fpt/CopeCLW05,
  title = {Have GPUs Made FPGAs Redundant in the Field of Video Processing?},
  pages = {111-118},
  year = {2005},
  crossref = {conf/fpt/2005},
  booktitle = {FPT},
  author = {Ben Cope and Peter Y. K. Cheung and Wayne Luk and Sarah Witt}
}
@inproceedings{conf/fpt/0002H06,
  title = {A novel memory architecture for elliptic curve cryptography with parallel modular multipliers},
  pages = {149-156},
  year = {2006},
  booktitle = {FPT},
  doi = {10.1109/FPT.2006.270306},
  crossref = {conf/fpt/2006},
  author = {Ralf Laue 0002 and Sorin A. Huss}
}
@inproceedings{conf/fpt/AndersonN02,
  title = {Power-aware technology mapping for LUT-based FPGAs},
  pages = {211-218},
  year = {2002},
  booktitle = {FPT},
  doi = {10.1109/FPT.2002.1188684},
  crossref = {conf/fpt/2002},
  author = {Jason Helge Anderson and Farid N. Najm}
}
@inproceedings{conf/fpt/LuBHO10,
  title = {Lightweight DPA resistant solution on FPGA to counteract power models},
  pages = {178-183},
  year = {2010},
  booktitle = {FPT},
  doi = {10.1109/FPT.2010.5681790},
  crossref = {conf/fpt/2010},
  author = {Yingxi Lu and Keanhong Boey and Philip Hodgers and Máire O'Neill}
}
@inproceedings{conf/fpt/LamKS06,
  title = {Efficient management of custom instructions for run-time reconfigurable instruction set processors},
  pages = {261-264},
  year = {2006},
  booktitle = {FPT},
  doi = {10.1109/FPT.2006.270323},
  crossref = {conf/fpt/2006},
  author = {Siew Kei Lam and Bharathi N. Krishnan and Thambipillai Srikanthan}
}
@inproceedings{conf/fpt/LiuMZ12,
  title = {Neural network based pre-placement wirelength estimation},
  pages = {16-22},
  year = {2012},
  booktitle = {FPT},
  doi = {10.1109/FPT.2012.6412104},
  crossref = {conf/fpt/2012},
  author = {Qiang Liu and Jianguo Ma and Qijun Zhang}
}
@inproceedings{conf/fpt/AngCLC06,
  title = {The cost of data dependence in motion vector estimation for reconfigurable platforms},
  pages = {333-336},
  year = {2006},
  booktitle = {FPT},
  doi = {10.1109/FPT.2006.270341},
  crossref = {conf/fpt/2006},
  author = {Su-Shin Ang and George A. Constantinides and Wayne Luk and Peter Y. K. Cheung}
}
@inproceedings{conf/fpt/RauwerdaS04,
  title = {Implementation of a flexible RAKE receiver in heterogeneous reconfigurable hardware},
  pages = {437-440},
  year = {2004},
  booktitle = {FPT},
  doi = {10.1109/FPT.2004.1393319},
  crossref = {conf/fpt/2004},
  author = {Gerard K. Rauwerda and Gerard J. M. Smit}
}
@inproceedings{conf/fpt/Cong14,
  title = {Automating customized computing},
  pages = {2},
  year = {2014},
  booktitle = {FPT},
  doi = {10.1109/FPT.2014.7082743},
  crossref = {conf/fpt/2014},
  author = {Jason Cong}
}
@inproceedings{conf/fpt/SalimDW04,
  title = {FPGA implementation of digital upconversion using distributed arithmetic FIR filters},
  pages = {335-338},
  year = {2004},
  booktitle = {FPT},
  doi = {10.1109/FPT.2004.1393293},
  crossref = {conf/fpt/2004},
  author = {T. Salim and John C. Devlin and Jim Whittington}
}
@inproceedings{conf/fpt/NagataM04,
  title = {Real-time detection of line segments using the line Hough transform},
  pages = {89-96},
  year = {2004},
  booktitle = {FPT},
  doi = {10.1109/FPT.2004.1393255},
  crossref = {conf/fpt/2004},
  author = {Nozomu Nagata and Tsutomu Maruyama}
}
@inproceedings{conf/fpt/YachideIA07,
  title = {FPGA-Based 3-D engine for high-speed 3-D measurement based on light-section method},
  pages = {293-296},
  year = {2007},
  booktitle = {FPT},
  doi = {10.1109/FPT.2007.4439269},
  crossref = {conf/fpt/2007},
  author = {Yusuke Yachide and Makoto Ikeda and Kunihiro Asada}
}
@inproceedings{conf/fpt/SetoW07,
  title = {Reconfiguration performance analysis of a dynamic optically reconfigurable gate array architecture},
  pages = {265-268},
  year = {2007},
  booktitle = {FPT},
  doi = {10.1109/FPT.2007.4439262},
  crossref = {conf/fpt/2007},
  author = {Daisaku Seto and Minoru Watanabe}
}
@inproceedings{conf/fpt/YuBS13,
  title = {Hardware acceleration of biomedical models with OpenCMISS and CellML},
  pages = {370-373},
  year = {2013},
  booktitle = {FPT},
  doi = {10.1109/FPT.2013.6718390},
  crossref = {conf/fpt/2013},
  author = {Ting Yu and Chris Bradley and Oliver Sinnen}
}
@inproceedings{conf/fpt/Nuno-MagandaAU03,
  title = {Three video applications using an FPGA based pyramid implementation: Tracking, Mosaics and Stabilization},
  pages = {336-339},
  year = {2003},
  booktitle = {FPT},
  doi = {10.1109/FPT.2003.1275771},
  crossref = {conf/fpt/2003},
  author = {Marco Aurelio Nuño-Maganda and Miguel O. Arias-Estrada and Claudia Feregrino Uribe}
}
@inproceedings{conf/fpt/WakabayashiK05,
  title = {Solving the Minimum Dominating Set Problem with Instance-Specific Hardware on FPGAs},
  pages = {69-76},
  year = {2005},
  crossref = {conf/fpt/2005},
  booktitle = {FPT},
  author = {Shin'ichi Wakabayashi and Kenji Kikuchi}
}
@inproceedings{conf/fpt/WangTA10,
  title = {A graphical programming and design environment for FPGA-based hardware},
  pages = {337-340},
  year = {2010},
  booktitle = {FPT},
  doi = {10.1109/FPT.2010.5681433},
  crossref = {conf/fpt/2010},
  author = {Guoqiang Wang and Trung N. Tran and Hugo A. Andrade}
}
@inproceedings{conf/fpt/TunbunhengSA05,
  title = {RoMultiC: Fast and Simple Configuration Data Multicasting Scheme for Coarse Grain Reconfigurable Devices},
  pages = {129-136},
  year = {2005},
  crossref = {conf/fpt/2005},
  booktitle = {FPT},
  author = {Vasutan Tunbunheng and Masayasu Suzuki and Hideharu Amano}
}
@inproceedings{conf/fpt/AngelopoulouMCA06,
  title = {A comparison of 2-D discrete wavelet transform computation schedules on FPGAs},
  pages = {181-188},
  year = {2006},
  booktitle = {FPT},
  doi = {10.1109/FPT.2006.270310},
  crossref = {conf/fpt/2006},
  author = {Maria E. Angelopoulou and Konstantinos Masselos and Peter Y. K. Cheung and Yiannis Andreopoulos}
}
@inproceedings{conf/fpt/KimuraHA11,
  title = {Reducing power for dynamically reconfigurable processor array by reducing number of reconfigurations},
  pages = {1-8},
  year = {2011},
  booktitle = {FPT},
  doi = {10.1109/FPT.2011.6132707},
  crossref = {conf/fpt/2011},
  author = {Masayuki Kimura and Kazuei Hironaka and Hideharu Amano}
}
@inproceedings{conf/fpt/KuoEK07,
  title = {A Novel Network Architecture Support for Fast Reconfiguration},
  pages = {353-356},
  year = {2007},
  booktitle = {FPT},
  doi = {10.1109/FPT.2007.4439284},
  crossref = {conf/fpt/2007},
  author = {Jenny Yi-Chun Kuo and Hossam A. ElGindy and Anderson Kuei-An Ku}
}
@inproceedings{conf/fpt/VisserDW02,
  title = {FPGA based real-time adaptive filtering for space applications},
  pages = {322-326},
  year = {2002},
  booktitle = {FPT},
  doi = {10.1109/FPT.2002.1188702},
  crossref = {conf/fpt/2002},
  author = {Stephen J. Visser and Anwar S. Dawood and John A. Williams}
}
@inproceedings{conf/fpt/CadenasMJ05,
  title = {FPGA Organization for the Fast Path-Based Neural Branch Predictor},
  pages = {251-258},
  year = {2005},
  crossref = {conf/fpt/2005},
  booktitle = {FPT},
  author = {Oswaldo Cadenas and Graham M. Megson and Daniel Jones}
}
@inproceedings{conf/fpt/SchmidZT08,
  title = {Netlist-level IP protection by watermarking for LUT-based FPGAs},
  pages = {209-216},
  year = {2008},
  booktitle = {FPT},
  doi = {10.1109/FPT.2008.4762385},
  crossref = {conf/fpt/2008},
  author = {Moritz Schmid and Daniel Ziener and Jürgen Teich}
}
@inproceedings{conf/fpt/LeeYLSLD02,
  title = {Development framework for firewall processors},
  pages = {352-355},
  year = {2002},
  booktitle = {FPT},
  doi = {10.1109/FPT.2002.1188709},
  crossref = {conf/fpt/2002},
  author = {T. K. Lee and Sherif Yusuf and Wayne Luk and A. Sloman and Emil Lupu and Naranker Dulay}
}
@inproceedings{conf/fpt/Brown10,
  title = {Technology issues facing the world's largest integrated circuits},
  year = {2010},
  booktitle = {FPT},
  doi = {10.1109/FPT.2010.5681478},
  crossref = {conf/fpt/2010},
  author = {Stephen Brown}
}
@inproceedings{conf/fpt/CroweDKM04,
  title = {Single-chip FPGA implementation of a cryptographic co-processor},
  pages = {279-285},
  year = {2004},
  booktitle = {FPT},
  doi = {10.1109/FPT.2004.1393279},
  crossref = {conf/fpt/2004},
  author = {Francis M. Crowe and Alan Daly and Tim Kerins and William P. Marnane}
}
@inproceedings{conf/fpt/KimYPA12,
  title = {SCC based modulo scheduling for coarse-grained reconfigurable processors},
  pages = {321-328},
  year = {2012},
  booktitle = {FPT},
  doi = {10.1109/FPT.2012.6412156},
  crossref = {conf/fpt/2012},
  author = {Wonsub Kim and Donghoon Yoo and Haewoo Park and Minwook Ahn}
}
@inproceedings{conf/fpt/MalikSD02,
  title = {Resource-aware run-time elaboration of behavioural FPGA specifications},
  pages = {68-75},
  year = {2002},
  booktitle = {FPT},
  doi = {10.1109/FPT.2002.1188666},
  crossref = {conf/fpt/2002},
  author = {Usama Malik and Keith So and Oliver Diessel}
}
@inproceedings{conf/fpt/AhmedsaidAB03,
  title = {Improved SVD systolic array and implementation on FPGA},
  pages = {35-42},
  year = {2003},
  booktitle = {FPT},
  doi = {10.1109/FPT.2003.1275729},
  crossref = {conf/fpt/2003},
  author = {Aziz Ahmedsaid and Abbes Amira and Ahmed Bouridane}
}
@inproceedings{conf/fpt/KrishnamoorthyFVN11,
  title = {Interconnect-topology independent mapping algorithm for a Coarse Grained Reconfigurable Architecture},
  pages = {1-5},
  year = {2011},
  booktitle = {FPT},
  doi = {10.1109/FPT.2011.6132677},
  crossref = {conf/fpt/2011},
  author = {Ratna Krishnamoorthy and Masahiro Fujita and Keshavan Varadarajan and S. K. Nandy}
}
@inproceedings{conf/fpt/VipinF11a,
  title = {A threat-based Connect6 implementation on FPGA},
  pages = {1-4},
  year = {2011},
  booktitle = {FPT},
  doi = {10.1109/FPT.2011.6132745},
  crossref = {conf/fpt/2011},
  author = {Kizheppatt Vipin and Suhaib A. Fahmy}
}
@inproceedings{conf/fpt/PetrovG05,
  title = {Optimal FFT Architecture Selection for OFDM Receivers on FPGA},
  pages = {313-314},
  year = {2005},
  crossref = {conf/fpt/2005},
  booktitle = {FPT},
  author = {Mihail Petrov and Manfred Glesner}
}
@inproceedings{conf/fpt/SimaMM08,
  title = {Reconfigurable array for transcendental functions calculation},
  pages = {49-56},
  year = {2008},
  booktitle = {FPT},
  doi = {10.1109/FPT.2008.4762365},
  crossref = {conf/fpt/2008},
  author = {Mihai Sima and Michael McGuire and Scott Miller}
}
@inproceedings{conf/fpt/WangGGMW14,
  title = {A universal FPGA-based floating-point matrix processor for mobile systems},
  pages = {139-146},
  year = {2014},
  booktitle = {FPT},
  doi = {10.1109/FPT.2014.7082766},
  crossref = {conf/fpt/2014},
  author = {Wenqiang Wang and Kaiyuan Guo and Mengyuan Gu and Yuchun Ma and Yu Wang}
}
@inproceedings{conf/fpt/GhazaaniGM13,
  title = {A non-intrusive portable fault injection framework to assess reliability of FPGA-based designs},
  pages = {398-401},
  year = {2013},
  booktitle = {FPT},
  doi = {10.1109/FPT.2013.6718397},
  crossref = {conf/fpt/2013},
  author = {Elyas Abolhassani Ghazaani and Zana Ghaderi and Seyed Ghassem Miremadi}
}
@inproceedings{conf/fpt/WongSC08,
  title = {A transition probability based delay measurement method for arbitrary circuits on FPGAs},
  pages = {105-112},
  year = {2008},
  booktitle = {FPT},
  doi = {10.1109/FPT.2008.4762372},
  crossref = {conf/fpt/2008},
  author = {Justin S. Wong and N. Pete Sedcole and Peter Y. K. Cheung}
}
@inproceedings{conf/fpt/CrouchPKMK08,
  title = {Creating digital fingerprints on commercial field programmable gate arrays},
  pages = {345-348},
  year = {2008},
  booktitle = {FPT},
  doi = {10.1109/FPT.2008.4762414</ee>},
  crossref = {conf/fpt/2008},
  author = {James W. Crouch and Hiren J. Patel and Yong C. Kim and J. Todd McDonald and Tony C. Kim}
}
@inproceedings{conf/fpt/ChiassonB13,
  title = {COFFE: Fully-automated transistor sizing for FPGAs},
  pages = {34-41},
  year = {2013},
  booktitle = {FPT},
  doi = {10.1109/FPT.2013.6718327},
  crossref = {conf/fpt/2013},
  author = {Charles Chiasson and Vaughn Betz}
}
@inproceedings{conf/fpt/CycaT06,
  title = {A C compiler for implementing FPGA based bit-serial DSP systems},
  pages = {305-308},
  year = {2006},
  booktitle = {FPT},
  doi = {10.1109/FPT.2006.270334},
  crossref = {conf/fpt/2006},
  author = {Dan Cyca and Laurence E. Turner}
}
@inproceedings{conf/fpt/TuZW02,
  title = {The hardware implementation of a genetic algorithm model with FPGA},
  pages = {374-377},
  year = {2002},
  booktitle = {FPT},
  doi = {10.1109/FPT.2002.1188714},
  crossref = {conf/fpt/2002},
  author = {Lei Tu and Ming-Cheng Zhu and Jing-Xia Wang}
}
@inproceedings{conf/fpt/BirkSA10,
  title = {Parallelizing FPGA placement using Transactional Memory},
  pages = {61-69},
  year = {2010},
  booktitle = {FPT},
  doi = {10.1109/FPT.2010.5681538},
  crossref = {conf/fpt/2010},
  author = {Steven Birk and J. Gregory Steffan and Jason Helge Anderson}
}
@inproceedings{conf/fpt/DykesCCS07,
  title = {A Multiprocessor System-on-Chip Implementation of a Laser-based Transparency Meter on an FPGA},
  pages = {373-376},
  year = {2007},
  booktitle = {FPT},
  doi = {10.1109/FPT.2007.4439289},
  crossref = {conf/fpt/2007},
  author = {James Dykes and Paulman Chan and Glenn H. Chapman and Lesley Shannon}
}
@inproceedings{conf/fpt/BelkacemiBC02,
  title = {HIDE: a logic based hardware intelligent description environment},
  pages = {174-180},
  year = {2002},
  booktitle = {FPT},
  doi = {10.1109/FPT.2002.1188679},
  crossref = {conf/fpt/2002},
  author = {S. Belkacemi and Khaled Benkrid and Danny Crookes}
}
@inproceedings{conf/fpt/Hopf04,
  title = {A parameterizable HandelC divider generator for FPGAs with embedded hardware multipliers},
  pages = {355-358},
  year = {2004},
  booktitle = {FPT},
  doi = {10.1109/FPT.2004.1393298},
  crossref = {conf/fpt/2004},
  author = {John Hopf}
}
@inproceedings{conf/fpt/PetersonBSR13,
  title = {StML: Bridging the gap between FPGA design and HDL circuit description},
  pages = {278-285},
  year = {2013},
  booktitle = {FPT},
  doi = {10.1109/FPT.2013.6718366},
  crossref = {conf/fpt/2013},
  author = {Dustin Peterson and Oliver Bringmann and Thomas Schweizer and Wolfgang Rosenstiel}
}
@inproceedings{conf/fpt/ZhouMH07,
  title = {Efficient and High-Throughput Implementations of AES-GCM on FPGAs},
  pages = {185-192},
  year = {2007},
  booktitle = {FPT},
  doi = {10.1109/FPT.2007.4439248},
  crossref = {conf/fpt/2007},
  author = {Gang Zhou and Harald Michalik and László Hinsenkamp}
}
@inproceedings{conf/fpt/GoedersW12,
  title = {VersaPower: Power estimation for diverse FPGA architectures},
  pages = {229-234},
  year = {2012},
  booktitle = {FPT},
  doi = {10.1109/FPT.2012.6412139},
  crossref = {conf/fpt/2012},
  author = {Jeffrey B. Goeders and Steven J. E. Wilton}
}
@inproceedings{conf/fpt/HuangWNM13,
  title = {Fast Boolean matching based on NPN classification},
  pages = {310-313},
  year = {2013},
  booktitle = {FPT},
  doi = {10.1109/FPT.2013.6718374},
  crossref = {conf/fpt/2013},
  author = {Zheng Huang and Lingli Wang and Yakov Nasikovskiy and Alan Mishchenko}
}
@inproceedings{conf/fpt/LinWB05,
  title = {HW/SW Interface Synthesis Based on Avalon Bus Specification for Nios-Oriented SoC Design},
  pages = {305-306},
  year = {2005},
  crossref = {conf/fpt/2005},
  booktitle = {FPT},
  author = {Feng Lin and Haili Wang and Jinian Bian}
}
@inproceedings{conf/fpt/HoriSM02,
  title = {An FPGA-based processor for shogi mating problems},
  pages = {117-124},
  year = {2002},
  booktitle = {FPT},
  doi = {10.1109/FPT.2002.1188672},
  crossref = {conf/fpt/2002},
  author = {Yohei Hori and Masashi Sonoyama and Tsutomu Maruyama}
}
@inproceedings{conf/fpt/CoutureK06,
  title = {Periodic licensing of FPGA based intellectual property},
  pages = {357-360},
  year = {2006},
  booktitle = {FPT},
  doi = {10.1109/FPT.2006.270347},
  crossref = {conf/fpt/2006},
  author = {Nathaniel Couture and Kenneth B. Kent}
}
@inproceedings{conf/fpt/KatoW08,
  title = {Inversion/non-inversion zero-overhead dynamic optically reconfigurable gate array VLSI},
  pages = {377-380},
  year = {2008},
  booktitle = {FPT},
  doi = {10.1109/FPT.2008.4762422},
  crossref = {conf/fpt/2008},
  author = {Shinichi Kato and Minoru Watanabe}
}
@inproceedings{conf/fpt/GormanST13,
  title = {An open-source SATA core for Virtex-4 FPGAs},
  pages = {454-457},
  year = {2013},
  booktitle = {FPT},
  doi = {10.1109/FPT.2013.6718413},
  crossref = {conf/fpt/2013},
  author = {Cory Gorman and Paul Siqueira and Russell Tessier}
}
@inproceedings{conf/fpt/PatinoPBV04,
  title = {Architectures for ICT on FPGA},
  pages = {403-406},
  year = {2004},
  booktitle = {FPT},
  doi = {10.1109/FPT.2004.1393310},
  crossref = {conf/fpt/2004},
  author = {Arturo Méndez Patiño and Marcos Martínez Peiró and Francisco Ballester and Guillermo Payá Vayá}
}
@inproceedings{conf/fpt/YuCLC11,
  title = {Hydrate: Hybrid Reconfigurable Architecture Expressions},
  pages = {1-4},
  year = {2011},
  booktitle = {FPT},
  doi = {10.1109/FPT.2011.6132675},
  crossref = {conf/fpt/2011},
  author = {Chi Wai Yu and Fred Cox and Wayne Luk and Ray C. C. Cheung}
}
@inproceedings{conf/fpt/TavakkoliT14,
  title = {Low-latency option pricing using systolic binomial trees},
  pages = {44-51},
  year = {2014},
  booktitle = {FPT},
  doi = {10.1109/FPT.2014.7082752},
  crossref = {conf/fpt/2014},
  author = {Aryan Tavakkoli and David B. Thomas}
}
@inproceedings{conf/fpt/AbdollahiFBK03,
  title = {A crystal-based digital ring oscillator},
  pages = {319-322},
  year = {2003},
  booktitle = {FPT},
  doi = {10.1109/FPT.2003.1275767},
  crossref = {conf/fpt/2003},
  author = {Seyed Reza Abdollahi and Seyed Mehdi Fakhraei and Bertan Bakkaloglu and Mahmoud Kamarei}
}
@inproceedings{conf/fpt/TzilisSG10,
  title = {Fine-grain fault diagnosis for FPGA logic blocks},
  pages = {154-161},
  year = {2010},
  booktitle = {FPT},
  doi = {10.1109/FPT.2010.5681773},
  crossref = {conf/fpt/2010},
  author = {Stavros Tzilis and Ioannis Sourdis and Georgi Gaydadjiev}
}
@inproceedings{conf/fpt/Bolsens10,
  title = {FPGA platforms leading the way in the application of 'more than Moore's' technology},
  year = {2010},
  booktitle = {FPT},
  doi = {10.1109/FPT.2010.5681476},
  crossref = {conf/fpt/2010},
  author = {Ivo Bolsens}
}
@inproceedings{conf/fpt/Brebner09,
  title = {Packets everywhere: The great opportunity for field programmable technology},
  pages = {1-10},
  year = {2009},
  booktitle = {FPT},
  doi = {10.1109/FPT.2009.5377604},
  crossref = {conf/fpt/2009},
  author = {Gordon J. Brebner}
}
@inproceedings{conf/fpt/Ben-AsherS08,
  title = {Extending Booth algorithm to multiplications of three numbers on FPGAs},
  pages = {333-336},
  year = {2008},
  booktitle = {FPT},
  doi = {10.1109/FPT.2008.4762411},
  crossref = {conf/fpt/2008},
  author = {Yosi Ben-Asher and Esti Stein}
}
@inproceedings{conf/fpt/CheungL02,
  title = {Implementation of an FPGA based accelerator for virtual private networks},
  pages = {34-41},
  year = {2002},
  booktitle = {FPT},
  doi = {10.1109/FPT.2002.1188662},
  crossref = {conf/fpt/2002},
  author = {Ocean Y. H. Cheung and Philip Heng Wai Leong}
}
@inproceedings{conf/fpt/WongSC07,
  title = {Self-characterization of Combinatorial Circuit Delays in FPGAs},
  pages = {17-23},
  year = {2007},
  booktitle = {FPT},
  doi = {10.1109/FPT.2007.4439227},
  crossref = {conf/fpt/2007},
  author = {Justin S. Wong and N. Pete Sedcole and Peter Y. K. Cheung}
}
@inproceedings{conf/fpt/Kania02,
  title = {Logic synthesis of multi-output functions for PAL-based CPLDs},
  pages = {429-432},
  year = {2002},
  booktitle = {FPT},
  doi = {10.1109/FPT.2002.1188727},
  crossref = {conf/fpt/2002},
  author = {Dariusz Kania}
}
@inproceedings{conf/fpt/PonpandiT11,
  title = {Partial reconfiguration logic synthesis by temporal slicing},
  pages = {1-6},
  year = {2011},
  booktitle = {FPT},
  doi = {10.1109/FPT.2011.6132720},
  crossref = {conf/fpt/2011},
  author = {Swamy D. Ponpandi and Akhilesh Tyagi}
}
@inproceedings{conf/fpt/TheodoropoulosKG10,
  title = {Minimalistic architecture for reconfigurable audio Beamforming},
  pages = {503-506},
  year = {2010},
  booktitle = {FPT},
  doi = {10.1109/FPT.2010.5681468},
  crossref = {conf/fpt/2010},
  author = {Dimitris Theodoropoulos and Georgi Kuzmanov and Georgi Gaydadjiev}
}
@inproceedings{conf/fpt/ChalimbaudB04,
  title = {Design of an imaging system based on FPGA technology and CMOS imager},
  pages = {407-411},
  year = {2004},
  booktitle = {FPT},
  doi = {10.1109/FPT.2004.1393311},
  crossref = {conf/fpt/2004},
  author = {Pierre Chalimbaud and François Berry}
}
@inproceedings{conf/fpt/SmithCWC09,
  title = {Concurrently optimizing FPGA architecture parameters and transistor sizing: Implications for FPGA design},
  pages = {54-61},
  year = {2009},
  booktitle = {FPT},
  doi = {10.1109/FPT.2009.5377647},
  crossref = {conf/fpt/2009},
  author = {Alastair M. Smith and George A. Constantinides and Steven J. E. Wilton and Peter Y. K. Cheung}
}
@inproceedings{conf/fpt/YuLX10,
  title = {An FPGA chip identification generator using configurable ring oscillator},
  pages = {312-315},
  year = {2010},
  booktitle = {FPT},
  doi = {10.1109/FPT.2010.5681438},
  crossref = {conf/fpt/2010},
  author = {Haile Yu and Philip Heng Wai Leong and Qiang Xu}
}
@inproceedings{conf/fpt/WangLZH12,
  title = {Parallel dataflow execution for sequential programs on reconfigurable hybrid MPSoCs},
  pages = {53-56},
  year = {2012},
  booktitle = {FPT},
  doi = {10.1109/FPT.2012.6412111},
  crossref = {conf/fpt/2012},
  author = {Chao Wang and Xi Li and Xuehai Zhou and Yajun Ha}
}
@inproceedings{conf/fpt/SunK04,
  title = {Field programmable gate array implementation of a generalized decoder for structured low-density parity check codes},
  pages = {17-24},
  year = {2004},
  booktitle = {FPT},
  doi = {10.1109/FPT.2004.1393246},
  crossref = {conf/fpt/2004},
  author = {Lingyan Sun and B. V. K. Vijaya Kumar}
}
@inproceedings{conf/fpt/AmouriKT12,
  title = {Investigation of aging effects in different implementations and structures of programmable routing resources of FPGAs},
  pages = {215-219},
  year = {2012},
  booktitle = {FPT},
  doi = {10.1109/FPT.2012.6412136},
  crossref = {conf/fpt/2012},
  author = {Abdulazim Amouri and Saman Kiamehr and Mehdi Baradaran Tahoori}
}
@inproceedings{conf/fpt/Butts14,
  title = {Logic emulation in the megaLUT era - Moore's Law beats Rent's Rule},
  pages = {1},
  year = {2014},
  booktitle = {FPT},
  doi = {10.1109/FPT.2014.7082742},
  crossref = {conf/fpt/2014},
  author = {Mike Butts}
}
@inproceedings{conf/fpt/Lemieux0TY04,
  title = {Directional and single-driver wires in FPGA interconnect},
  pages = {41-48},
  year = {2004},
  booktitle = {FPT},
  doi = {10.1109/FPT.2004.1393249},
  crossref = {conf/fpt/2004},
  author = {Guy Lemieux and Edmund Lee 0002 and Marvin Tom and Anthony J. Yu}
}
@inproceedings{conf/fpt/Leventis08,
  title = {FPGA timing, power, signal integrity and other challenges at 65 and 45 nm},
  year = {2008},
  booktitle = {FPT},
  doi = {10.1109/FPT.2008.4762357},
  crossref = {conf/fpt/2008},
  author = {Paul Leventis}
}
@inproceedings{conf/fpt/UnoOITMA13,
  title = {A speculative gather system for Cool Mega-Array},
  pages = {346-349},
  year = {2013},
  booktitle = {FPT},
  doi = {10.1109/FPT.2013.6718383},
  crossref = {conf/fpt/2013},
  author = {Rie Uno and Nobuaki Ozaki and Mai Izawa and Akihito Tsusaka and Takaaki Miyajima and Hideharu Amano}
}
@inproceedings{conf/fpt/FidjelandLM02,
  title = {Scalable acceleration of inductive logic programs},
  pages = {252-259},
  year = {2002},
  booktitle = {FPT},
  doi = {10.1109/FPT.2002.1188689},
  crossref = {conf/fpt/2002},
  author = {Andreas Fidjeland and Wayne Luk and Stephen Muggleton}
}
@inproceedings{conf/fpt/TianB08,
  title = {Design and implementation of a high performance financial Monte-Carlo simulation engine on an FPGA supercomputer},
  pages = {81-88},
  year = {2008},
  booktitle = {FPT},
  doi = {10.1109/FPT.2008.4762369},
  crossref = {conf/fpt/2008},
  author = {Xiang Tian and Khaled Benkrid}
}
@inproceedings{conf/fpt/ZhangQ14,
  title = {A survey on security and trust of FPGA-based systems},
  pages = {147-152},
  year = {2014},
  booktitle = {FPT},
  doi = {10.1109/FPT.2014.7082768},
  crossref = {conf/fpt/2014},
  author = {Jiliang Zhang and Gang Qu}
}
@inproceedings{conf/fpt/ZhuHMH06,
  title = {An FPGA based generic prototyping platform employed in a CMOS laser Doppler blood flow camera},
  pages = {281-284},
  year = {2006},
  booktitle = {FPT},
  doi = {10.1109/FPT.2006.270328},
  crossref = {conf/fpt/2006},
  author = {Yiqun Zhu and Barrie Hayes-Gill and Steve Morgan and Nguyen C. Hoang}
}
@inproceedings{conf/fpt/KapurM11,
  title = {Design methodology for analog circuit designs using proposed field programmable basic analog building blocks},
  pages = {1-4},
  year = {2011},
  booktitle = {FPT},
  doi = {10.1109/FPT.2011.6132714},
  crossref = {conf/fpt/2011},
  author = {Garima Kapur and C. M. Markan}
}
@inproceedings{conf/fpt/YangC14,
  title = {A complementary architecture for high-speed true random number generator},
  pages = {248-251},
  year = {2014},
  booktitle = {FPT},
  doi = {10.1109/FPT.2014.7082786},
  crossref = {conf/fpt/2014},
  author = {Xian Yang and Ray C. C. Cheung}
}
@inproceedings{conf/fpt/WildermannRTS11,
  title = {Operational mode exploration for reconfigurable systems with multiple applications},
  pages = {1-8},
  year = {2011},
  booktitle = {FPT},
  doi = {10.1109/FPT.2011.6132693},
  crossref = {conf/fpt/2011},
  author = {Stefan Wildermann and Felix Reimann and Jürgen Teich and Zoran Salcic}
}
@inproceedings{conf/fpt/ChenWZL12,
  title = {uBRAM-based run-time reconfigurable FPGA and corresponding reconfiguration methodology},
  pages = {80-86},
  year = {2012},
  booktitle = {FPT},
  doi = {10.1109/FPT.2012.6412116},
  crossref = {conf/fpt/2012},
  author = {Yi-Chung Chen and Wenhua Wang and Wei Zhang and Hai Li}
}
@inproceedings{conf/fpt/OlivitoGR10,
  title = {FPGA implementation of a strong Reversi player},
  pages = {507-510},
  year = {2010},
  booktitle = {FPT},
  doi = {10.1109/FPT.2010.5681469},
  crossref = {conf/fpt/2010},
  author = {Javier Olivito and Carlos González and Javier Resano}
}
@inproceedings{conf/fpt/MashimoAIKS14,
  title = {Zyndroid: An Android platform for software/hardware coprocessing},
  pages = {272-275},
  year = {2014},
  booktitle = {FPT},
  doi = {10.1109/FPT.2014.7082792},
  crossref = {conf/fpt/2014},
  author = {Susumu Mashimo and Motoki Amagasaki and Masahiro Iida and Morihiro Kuga and Toshinori Sueyoshi}
}
@inproceedings{conf/fpt/SedcoleWC08,
  title = {Modelling and compensating for clock skew variability in FPGAs},
  pages = {217-224},
  year = {2008},
  booktitle = {FPT},
  doi = {10.1109/FPT.2008.4762386},
  crossref = {conf/fpt/2008},
  author = {N. Pete Sedcole and Justin S. Wong and Peter Y. K. Cheung}
}
@inproceedings{conf/fpt/TanigawaH08,
  title = {Evaluation of compact high-throughput reconfigurable architecture based on bit-serial computation},
  pages = {273-276},
  year = {2008},
  booktitle = {FPT},
  doi = {10.1109/FPT.2008.4762396},
  crossref = {conf/fpt/2008},
  author = {Kazuya Tanigawa and Tetsuo Hironaka}
}
@inproceedings{conf/fpt/JasiunasKHW02,
  title = {Image fusion for uninhabited airborne vehicles},
  pages = {348-351},
  year = {2002},
  booktitle = {FPT},
  doi = {10.1109/FPT.2002.1188708},
  crossref = {conf/fpt/2002},
  author = {Mark Jasiunas and David A. Kearney and John Hopf and Grant B. Wigley}
}
@inproceedings{conf/fpt/ChuM10,
  title = {FPGA based soft-core SIMD processing: A MIMO-OFDM Fixed-Complexity Sphere Decoder case study},
  pages = {479-484},
  year = {2010},
  booktitle = {FPT},
  doi = {10.1109/FPT.2010.5681463},
  crossref = {conf/fpt/2010},
  author = {Xuezheng Chu and John McAllister}
}
@inproceedings{conf/fpt/FrohlichGKLLPPRSTTK02,
  title = {Pattern recognition in the HADES spectrometer: an application of FPGA technology in nuclear and particle physics},
  pages = {443-444},
  year = {2002},
  booktitle = {FPT},
  doi = {10.1109/FPT.2002.1188731},
  crossref = {conf/fpt/2002},
  author = {Ingo Fröhlich and Adrian Gabriel and Daniel Kirschner and Jörg Lehnert and Erik Lins and Markus Petri and Tiago Perez and Jim Ritman and Daniel Schäfer and Alberica Toia and Michael Traxler and Wolfgang Kuehn}
}
@inproceedings{conf/fpt/KoizumiAMMKSNUKN12,
  title = {Dynamic power control with a heterogeneous multi-core system using a 3-D wireless inductive coupling interconnect},
  pages = {293-296},
  year = {2012},
  booktitle = {FPT},
  doi = {10.1109/FPT.2012.6412150},
  crossref = {conf/fpt/2012},
  author = {Yusuke Koizumi and Hideharu Amano and Hiroki Matsutani and Noriyuki Miura and Tadahiro Kuroda and Ryuichi Sakamoto and Mitaro Namiki and Kimiyoshi Usami and Masaaki Kondo and Hiroshi Nakamura}
}
@inproceedings{conf/fpt/MiyamotoSMKSO07,
  title = {A Rapid Prototyping of Real-Time Pattern Generator for Step-and-Scan Lithography Using Digital Micromirror Device},
  pages = {305-308},
  year = {2007},
  booktitle = {FPT},
  doi = {10.1109/FPT.2007.4439272},
  crossref = {conf/fpt/2007},
  author = {Naoto Miyamoto and Masahiko Shimakage and Tatsuo Morimoto and Kazuya Kadota and Shigetoshi Sugawa and Tadahiro Ohmi}
}
@inproceedings{conf/fpt/HeWPPMP14,
  title = {High performance relevance vector machine on HMPSoC},
  pages = {334-337},
  year = {2014},
  booktitle = {FPT},
  doi = {10.1109/FPT.2014.7082812},
  crossref = {conf/fpt/2014},
  author = {Yongfu He and Shaojun Wang and Yu Peng and Yeyong Pang and Ning Ma and Jingyue Pang}
}
@inproceedings{conf/fpt/VossEM04,
  title = {A rapid prototyping framework for audio signal processing algorithms},
  pages = {375-378},
  year = {2004},
  booktitle = {FPT},
  doi = {10.1109/FPT.2004.1393303},
  crossref = {conf/fpt/2004},
  author = {Nikolaus Voß and Thomas Eisenbach and Bärbel Mertsching}
}
@inproceedings{conf/fpt/ChengB11,
  title = {An FPGA-based object detector with dynamic workload balancing},
  pages = {1-4},
  year = {2011},
  booktitle = {FPT},
  doi = {10.1109/FPT.2011.6132723},
  crossref = {conf/fpt/2011},
  author = {Chuan Cheng and Christos-Savvas Bouganis}
}
@inproceedings{conf/fpt/ZhenyuSS04,
  title = {RTOS acceleration on soft-core processors using instruction set customization},
  pages = {371-374},
  year = {2004},
  booktitle = {FPT},
  doi = {10.1109/FPT.2004.1393302},
  crossref = {conf/fpt/2004},
  author = {Jin Zhenyu and Mohit Sindhwani and Thambipillai Srikanthan}
}
@inproceedings{conf/fpt/GeorgeNROI13,
  title = {Making domain-specific hardware synthesis tools cost-efficient},
  pages = {120-127},
  year = {2013},
  booktitle = {FPT},
  doi = {10.1109/FPT.2013.6718341},
  crossref = {conf/fpt/2013},
  author = {Nithin George and David Novo and Tiark Rompf and Martin Odersky and Paolo Ienne}
}
@inproceedings{conf/fpt/Hall06,
  title = {Invited Keynote 2: Applications of programmable logic in modern particle physics experiments},
  year = {2006},
  booktitle = {FPT},
  doi = {10.1109/FPT.2006.270376},
  crossref = {conf/fpt/2006},
  author = {Geoff Hall}
}
@inproceedings{conf/fpt/GuneysuP09,
  title = {Transforming write collisions in block RAMs into security applications},
  pages = {128-134},
  year = {2009},
  booktitle = {FPT},
  doi = {10.1109/FPT.2009.5377631},
  crossref = {conf/fpt/2009},
  author = {Tim Güneysu and Christof Paar}
}
@inproceedings{conf/fpt/MiyanoWK05,
  title = {Rapid Reconfiguration of an Optically Differential Reconfigurable Gate Array with Pulse Lasers},
  pages = {287-288},
  year = {2005},
  crossref = {conf/fpt/2005},
  booktitle = {FPT},
  author = {Mototsugu Miyano and Minoru Watanabe and Fuminori Kobayashi}
}
@inproceedings{conf/fpt/NaeimiD04,
  title = {A greedy algorithm for tolerating defective crosspoints in nanoPLA design},
  pages = {49-56},
  year = {2004},
  booktitle = {FPT},
  doi = {10.1109/FPT.2004.1393250},
  crossref = {conf/fpt/2004},
  author = {Helia Naeimi and André DeHon}
}
@inproceedings{conf/fpt/ShannonFPPSC05,
  title = {Designing an FPGA SoC Using a Standardized IP Block Interface},
  pages = {341-342},
  year = {2005},
  crossref = {conf/fpt/2005},
  booktitle = {FPT},
  author = {Lesley Shannon and Blair Fort and Samir Parikh and Arun Patel and Manuel Saldaña and Paul Chow}
}
@inproceedings{conf/fpt/VargasPAMG06,
  title = {Summarizing a time-sensitive control-flow checking monitoring for multitask systems-on-chip},
  pages = {249-252},
  year = {2006},
  booktitle = {FPT},
  doi = {10.1109/FPT.2006.270320},
  crossref = {conf/fpt/2006},
  author = {Fabian Vargas and Leonardo Picolli and Antonio A. de Alecrim Jr. and Marlon Moraes and Marcio Gama}
}
@inproceedings{conf/fpt/SudarsanamD05,
  title = {A Fast and Efficient FPGA-Based Implementation for Solving a System of Linear Interval Equations},
  pages = {291-292},
  year = {2005},
  crossref = {conf/fpt/2005},
  booktitle = {FPT},
  author = {Arvind Sudarsanam and Aravind Dasu}
}
@inproceedings{conf/fpt/WangSY10,
  title = {Local-and-global stall mechanism for systolic computational-memory array on extensible multi-FPGA system},
  pages = {102-109},
  year = {2010},
  booktitle = {FPT},
  doi = {10.1109/FPT.2010.5681763},
  crossref = {conf/fpt/2010},
  author = {Luzhou Wang and Kentaro Sano and Satoru Yamamoto}
}
@inproceedings{conf/fpt/Fahmy10,
  title = {Histogram-based probability density function estimation on FPGAs},
  pages = {449-453},
  year = {2010},
  booktitle = {FPT},
  doi = {10.1109/FPT.2010.5681457},
  crossref = {conf/fpt/2010},
  author = {Suhaib A. Fahmy}
}
@inproceedings{conf/fpt/DenholmITL13,
  title = {Application-specific customisation of market data feed arbitration},
  pages = {322-325},
  year = {2013},
  booktitle = {FPT},
  doi = {10.1109/FPT.2013.6718377},
  crossref = {conf/fpt/2013},
  author = {Stewart Denholm and Hiroaki Inoue and Takashi Takenaka and Wayne Luk}
}
@inproceedings{conf/fpt/SanderHBT08,
  title = {Reducing latency times by accelerated routing mechanisms for an FPGA gateway in the automotive domain},
  pages = {97-104},
  year = {2008},
  booktitle = {FPT},
  doi = {10.1109/FPT.2008.4762371},
  crossref = {conf/fpt/2008},
  author = {Oliver Sander and Michael Hübner and Jürgen Becker and Matthias Traub}
}
@inproceedings{conf/fpt/CookBGC03,
  title = {Mapping computation kernels to clustered programmable-reconfigurable processors},
  pages = {435-438},
  year = {2003},
  booktitle = {FPT},
  doi = {10.1109/FPT.2003.1275796},
  crossref = {conf/fpt/2003},
  author = {Jeffrey J. Cook and Lee Baugh and Derek B. Gottlieb and Nicholas P. Carter}
}
@inproceedings{conf/fpt/WellsDR04,
  title = {An FPGA based prototyping platform for imager-on-chip applications},
  pages = {307-310},
  year = {2004},
  booktitle = {FPT},
  doi = {10.1109/FPT.2004.1393286},
  crossref = {conf/fpt/2004},
  author = {Cade C. Wells and Ed Duncan and David Renshaw}
}
@inproceedings{conf/fpt/FrancisM08,
  title = {Exploring hard and soft networks-on-chip for FPGAs},
  pages = {261-264},
  year = {2008},
  booktitle = {FPT},
  doi = {10.1109/FPT.2008.4762393},
  crossref = {conf/fpt/2008},
  author = {Rosemary M. Francis and Simon W. Moore}
}
@inproceedings{conf/fpt/WuDW10a,
  title = {Automatic synthesis of processor arrays with local memories on FPGAs},
  pages = {249-252},
  year = {2010},
  booktitle = {FPT},
  doi = {10.1109/FPT.2010.5681493},
  crossref = {conf/fpt/2010},
  author = {Guiming Wu and Yong Dou and Miao Wang}
}
@inproceedings{conf/fpt/YuL05,
  title = {FPGA Defect Tolerance: Impact of Granularity},
  pages = {189-196},
  year = {2005},
  crossref = {conf/fpt/2005},
  booktitle = {FPT},
  author = {Anthony J. Yu and Guy G. Lemieux}
}
@inproceedings{conf/fpt/BishopS03,
  title = {A reconfigurable future},
  pages = {2-7},
  year = {2003},
  booktitle = {FPT},
  doi = {10.1109/FPT.2003.1275724},
  crossref = {conf/fpt/2003},
  author = {Phil Bishop and Chris Sullivan}
}
@inproceedings{conf/fpt/AbdelhadiL14,
  title = {Deep and narrow binary content-addressable memories using FPGA-based BRAMs},
  pages = {318-321},
  year = {2014},
  booktitle = {FPT},
  doi = {10.1109/FPT.2014.7082808},
  crossref = {conf/fpt/2014},
  author = {Ameer M. S. Abdelhadi and Guy G. F. Lemieux}
}
@inproceedings{conf/fpt/NinoMKSO07,
  title = {FPGA Implementation of a Statically Reconfigurable Java Environment for Embedded Systems},
  pages = {317-320},
  year = {2007},
  booktitle = {FPT},
  doi = {10.1109/FPT.2007.4439275},
  crossref = {conf/fpt/2007},
  author = {Shinsuke Nino and Takayuki Mori and YoungHun Ko and Yuichiro Shibata and Kiyoshi Oguri}
}
@inproceedings{conf/fpt/KimuraWN07,
  title = {A Systolic Algorithm for the Quadratic Assignment Problem and its FPGA Implementation},
  pages = {261-264},
  year = {2007},
  booktitle = {FPT},
  doi = {10.1109/FPT.2007.4439261},
  crossref = {conf/fpt/2007},
  author = {Yoshihiro Kimura and Shin'ichi Wakabayashi and Shinobu Nagayama}
}
@inproceedings{conf/fpt/OKaneS04,
  title = {An investigation into the design of high-performance shared buffer architectures based on FPGA technology with embedded memory},
  pages = {461-464},
  year = {2004},
  booktitle = {FPT},
  doi = {10.1109/FPT.2004.1393325},
  crossref = {conf/fpt/2004},
  author = {Stephen O'Kane and Sakir Sezer}
}
@inproceedings{conf/fpt/WongW04,
  title = {Placement and routing for non-rectangular embedded programmable logic cores in SoC design},
  pages = {65-72},
  year = {2004},
  booktitle = {FPT},
  doi = {10.1109/FPT.2004.1393252},
  crossref = {conf/fpt/2004},
  author = {Tony Wong and Steven J. E. Wilton}
}
@inproceedings{conf/fpt/KlingaufG05,
  title = {From TLM to FPGA: Rapid Prototyping with SystemC and Transaction Level Modeling},
  pages = {285-286},
  year = {2005},
  crossref = {conf/fpt/2005},
  booktitle = {FPT},
  author = {Wolfgang Klingauf and Robert Günzel}
}
@inproceedings{conf/fpt/MeidanisGP11,
  title = {FPGA power consumption measurements and estimations under different implementation parameters},
  pages = {1-6},
  year = {2011},
  booktitle = {FPT},
  doi = {10.1109/FPT.2011.6132694},
  crossref = {conf/fpt/2011},
  author = {Dimitrios Meidanis and Konstantinos Georgopoulos and Ioannis Papaefstathiou}
}
@inproceedings{conf/fpt/WillenbergC12,
  title = {SimXMD: Integrated debugging of C code and hardware components},
  pages = {309-312},
  year = {2012},
  booktitle = {FPT},
  doi = {10.1109/FPT.2012.6412154},
  crossref = {conf/fpt/2012},
  author = {Ruediger Willenberg and Paul Chow}
}
@inproceedings{conf/fpt/CaiLWCCFHMZCBA13,
  title = {From C to Blokus Duo with LegUp high-level synthesis},
  pages = {486-489},
  year = {2013},
  booktitle = {FPT},
  doi = {10.1109/FPT.2013.6718424},
  crossref = {conf/fpt/2013},
  author = {Jiu Cheng Cai and Ruolong Lian and Mengyao Wang and Andrew Canis and Jongsok Choi and Blair Fort and Eric Hart and Emily Miao and Yanyan Zhang and Nazanin Calagar and Stephen Dean Brown and Jason Helge Anderson}
}
@proceedings{conf/fpt/2009,
  editor = {Neil W. Bergmann},
  editor = {Oliver Diessel},
  editor = {Lesley Shannon},
  title = {Proceedings of the 2009 International Conference on Field-Programmable Technology, FPT 2009, Sydney, Australia, December 9-11, 2009},
  publisher = {IEEE Computer Society},
  year = {2009},
  isbn = {978-1-4244-4377-2},
  url = {http://ieeexplore.ieee.org/xpl/mostRecentIssue.jsp?punumber=5367680},
  booktitle = {FPT},
  author = {}
}
@inproceedings{conf/fpt/GaoBC13,
  title = {SOAP: Structural optimization of arithmetic expressions for high-level synthesis},
  pages = {112-119},
  year = {2013},
  booktitle = {FPT},
  doi = {10.1109/FPT.2013.6718340},
  crossref = {conf/fpt/2013},
  author = {Xitong Gao and Samuel Bayliss and George A. Constantinides}
}
@inproceedings{conf/fpt/LavinNH13,
  title = {Improving clock-rate of hard-macro designs},
  pages = {246-253},
  year = {2013},
  booktitle = {FPT},
  doi = {10.1109/FPT.2013.6718361},
  crossref = {conf/fpt/2013},
  author = {Christopher Lavin and Brent E. Nelson and Brad L. Hutchings}
}
@inproceedings{conf/fpt/ParelkarG05,
  title = {Implementation of EAX Mode of Operation for FPGA Bitstream Encryption and Authentication},
  pages = {335-336},
  year = {2005},
  crossref = {conf/fpt/2005},
  booktitle = {FPT},
  author = {Milind M. Parelkar and Kris Gaj}
}
@inproceedings{conf/fpt/Flynn02,
  title = {Programmed solutions: the step beyond programmed logic [computer architecture]},
  pages = {13-16},
  year = {2002},
  booktitle = {FPT},
  doi = {10.1109/FPT.2002.1188659},
  crossref = {conf/fpt/2002},
  author = {Michael J. Flynn}
}
@inproceedings{conf/fpt/McLooneMS05,
  title = {High-Speed Hardware Architectures of the Whirlpool Hash Function},
  pages = {147-162},
  year = {2005},
  crossref = {conf/fpt/2005},
  booktitle = {FPT},
  author = {Máire McLoone and Ciaran McIvor and Aidan Savage}
}
@inproceedings{conf/fpt/Torres-HuitzilMA02,
  title = {A reconfigurable vision system for real-time applications},
  pages = {286-289},
  year = {2002},
  booktitle = {FPT},
  doi = {10.1109/FPT.2002.1188693},
  crossref = {conf/fpt/2002},
  author = {Cesar Torres-Huitzil and Selene Maya-Rueda and Miguel O. Arias-Estrada}
}
@inproceedings{conf/fpt/SubramanianBB06,
  title = {A leakage aware design methodology for power-gated programmable architectures},
  pages = {301-304},
  year = {2006},
  booktitle = {FPT},
  doi = {10.1109/FPT.2006.270333},
  crossref = {conf/fpt/2006},
  author = {Narayan Subramanian and Rajarshee P. Bharadwaj and Dinesh Bhatia}
}
@inproceedings{conf/fpt/SusantoL11,
  title = {Automating formal verification of customized soft-processors},
  pages = {1-8},
  year = {2011},
  booktitle = {FPT},
  doi = {10.1109/FPT.2011.6132692},
  crossref = {conf/fpt/2011},
  author = {Kong Woei Susanto and Wayne Luk}
}
@inproceedings{conf/fpt/SeffrinMH10,
  title = {A novel design flow for tamper-resistant self-healing properties of FPGA devices without configuration readback capability},
  pages = {291-294},
  year = {2010},
  booktitle = {FPT},
  doi = {10.1109/FPT.2010.5681483},
  crossref = {conf/fpt/2010},
  author = {André Seffrin and Sunil Malipatlolla and Sorin A. Huss}
}
@inproceedings{conf/fpt/YoshimiOIFHSIKA05,
  title = {The Design of Scalable Stochastic Biochemical Simulator on FPGA},
  pages = {339-340},
  year = {2005},
  crossref = {conf/fpt/2005},
  booktitle = {FPT},
  author = {Masato Yoshimi and Yasunori Osana and Yow Iwaoka and Akira Funahashi and Noriko Hiroi and Yuichiro Shibata and Naoki Iwanaga and Hiroaki Kitano and Hideharu Amano}
}
@inproceedings{conf/fpt/QasemiSSAMSA14,
  title = {Highly scalable, shared-memory, Monte-Carlo tree search based Blokus Duo Solver on FPGA},
  pages = {370-373},
  year = {2014},
  booktitle = {FPT},
  doi = {10.1109/FPT.2014.7082823},
  crossref = {conf/fpt/2014},
  author = {Ehsan Qasemi and Amir Samadi and Mohammad H. Shadmehr and Bardia Azizian and Sajjad Mozaffari and Amir Shirian and Bijan Alizadeh}
}
@inproceedings{conf/fpt/HiokiKTNSK06,
  title = {Evaluation of granularity on threshold voltage control in flex power FPGA},
  pages = {17-24},
  year = {2006},
  booktitle = {FPT},
  doi = {10.1109/FPT.2006.270386},
  crossref = {conf/fpt/2006},
  author = {Masakazu Hioki and Takashi Kawanami and Toshiyuki Tsutsumi and Tadashi Nakagawa and Toshihiro Sekigawa and Hanpei Koike}
}
@inproceedings{conf/fpt/JamiesonR07,
  title = {Architecting Hard Crossbars on FPGAs and Increasing their Area Efficiency with Shadow Clusters},
  pages = {57-64},
  year = {2007},
  booktitle = {FPT},
  doi = {10.1109/FPT.2007.4439232},
  crossref = {conf/fpt/2007},
  author = {Peter Jamieson and Jonathan Rose}
}
@inproceedings{conf/fpt/Kojima13,
  title = {An implementation of Blokus Duo player on FPGA},
  pages = {506-509},
  year = {2013},
  booktitle = {FPT},
  doi = {10.1109/FPT.2013.6718429},
  crossref = {conf/fpt/2013},
  author = {Akira Kojima}
}
@inproceedings{conf/fpt/MihhailovSSS10,
  title = {Application-specific hardware accelerator for implementing recursive sorting algorithms},
  pages = {269-272},
  year = {2010},
  booktitle = {FPT},
  doi = {10.1109/FPT.2010.5681486},
  crossref = {conf/fpt/2010},
  author = {Dmitri Mihhailov and Valery Sklyarov and Iouliia Skliarova and Alexander Sudnitson}
}
@inproceedings{conf/fpt/Jara-BerrocalG11,
  title = {Hardware module reuse and runtime assembly for dynamic management of reconfigurable resources},
  pages = {1-6},
  year = {2011},
  booktitle = {FPT},
  doi = {10.1109/FPT.2011.6132721},
  crossref = {conf/fpt/2011},
  author = {Abelardo Jara-Berrocal and Ann Gordon-Ross}
}
@inproceedings{conf/fpt/AungLS12,
  title = {Area-time estimation of C-based functions for design space exploration},
  pages = {297-300},
  year = {2012},
  booktitle = {FPT},
  doi = {10.1109/FPT.2012.6412151},
  crossref = {conf/fpt/2012},
  author = {Yan Lin Aung and Siew Kei Lam and Thambipillai Srikanthan}
}
@inproceedings{conf/fpt/KimCCKRK12,
  title = {ULP-SRP: Ultra low power Samsung Reconfigurable Processor for biomedical applications},
  pages = {329-334},
  year = {2012},
  booktitle = {FPT},
  doi = {10.1109/FPT.2012.6412157},
  crossref = {conf/fpt/2012},
  author = {Changmoo Kim and Moo-Kyoung Chung and Yeon-Gon Cho and Mario Konijnenburg and Soojung Ryu and Jeongwook Kim}
}
@inproceedings{conf/fpt/SiddharthaK14,
  title = {Fanout decomposition dataflow optimizations for FPGA-based Sparse LU factorization},
  pages = {252-255},
  year = {2014},
  booktitle = {FPT},
  doi = {10.1109/FPT.2014.7082787},
  crossref = {conf/fpt/2014},
  author = {Siddhartha and Nachiket Kapre}
}
@inproceedings{conf/fpt/LySC09,
  title = {The challenges of using an embedded MPI for hardware-based processing nodes},
  pages = {120-127},
  year = {2009},
  booktitle = {FPT},
  doi = {10.1109/FPT.2009.5377688},
  crossref = {conf/fpt/2009},
  author = {Daniel Le Ly and Manuel Saldaña and Paul Chow}
}
@inproceedings{conf/fpt/WeinhardtVBM04,
  title = {Using function folding to improve silicon efficiency of reconfigurable arithmetic arrays},
  pages = {239-245},
  year = {2004},
  booktitle = {FPT},
  doi = {10.1109/FPT.2004.1393274},
  crossref = {conf/fpt/2004},
  author = {Markus Weinhardt and Martin Vorbach and Volker Baumgarten and Frank May}
}
@inproceedings{conf/fpt/PetersJPS12,
  title = {A new hardware coprocessor for accelerating Notification-Oriented applications},
  pages = {257-260},
  year = {2012},
  booktitle = {FPT},
  doi = {10.1109/FPT.2012.6412145},
  crossref = {conf/fpt/2012},
  author = {Eduardo Peters and Ricardo P. Jasinski and Volnei A. Pedroni and Jean M. Simao}
}
@inproceedings{conf/fpt/ManjunathG03,
  title = {Artificial neural networks as building blocks of mixed signal FPGA},
  pages = {375-378},
  year = {2003},
  booktitle = {FPT},
  doi = {10.1109/FPT.2003.1275780},
  crossref = {conf/fpt/2003},
  author = {R. Manjunath and K. S. Gurumurthy}
}
@inproceedings{conf/fpt/TseTTL10,
  title = {Dynamic scheduling Monte-Carlo framework for multi-accelerator heterogeneous clusters},
  pages = {233-240},
  year = {2010},
  booktitle = {FPT},
  doi = {10.1109/FPT.2010.5681495},
  crossref = {conf/fpt/2010},
  author = {Anson H. T. Tse and David B. Thomas and Kuen Hung Tsoi and Wayne Luk}
}
@inproceedings{conf/fpt/OhkawaYO13,
  title = {A prototyping system for hardware distributed objects with diversity of programming languages design and preliminary evaluation},
  pages = {474-477},
  year = {2013},
  booktitle = {FPT},
  doi = {10.1109/FPT.2013.6718418},
  crossref = {conf/fpt/2013},
  author = {Takeshi Ohkawa and Takashi Yokota and Kanemitsu Ootsu}
}
@inproceedings{conf/fpt/KasapR14,
  title = {Novel reconfigurable hardware implementation of polynomial matrix/vector multiplications},
  pages = {243-247},
  year = {2014},
  booktitle = {FPT},
  doi = {10.1109/FPT.2014.7082785},
  crossref = {conf/fpt/2014},
  author = {Server Kasap and Soydan Redif}
}
@inproceedings{conf/fpt/JangCP02,
  title = {Area and time efficient implementations of matrix multiplication on FPGAs},
  pages = {93-100},
  year = {2002},
  booktitle = {FPT},
  doi = {10.1109/FPT.2002.1188669},
  crossref = {conf/fpt/2002},
  author = {Ju-wook Jang and Seonil Choi and Viktor K. Prasanna}
}
@inproceedings{conf/fpt/ZhaoIOAIS10,
  title = {A robust reconfigurable logic device based on less configuration memory logic cell},
  pages = {162-169},
  year = {2010},
  booktitle = {FPT},
  doi = {10.1109/FPT.2010.5681775},
  crossref = {conf/fpt/2010},
  author = {Qian Zhao and Yoshihiro Ichinomiya and Yasuhiro Okamoto and Motoki Amagasaki and Masahiro Iida and Toshinori Sueyoshi}
}
@inproceedings{conf/fpt/PoonW02,
  title = {Sensitivity of FPGA power evaluation},
  pages = {441-442},
  year = {2002},
  booktitle = {FPT},
  doi = {10.1109/FPT.2002.1188730},
  crossref = {conf/fpt/2002},
  author = {Kara K. W. Poon and Steven J. E. Wilton}
}
@inproceedings{conf/fpt/YeungC02,
  title = {Multiplier-less FIR digital filters using programmable sum-of-power-of-two (SOPOT) coefficients},
  pages = {78-84},
  year = {2002},
  booktitle = {FPT},
  doi = {10.1109/FPT.2002.1188667},
  crossref = {conf/fpt/2002},
  author = {K. S. Yeung and S. C. Chan}
}
@inproceedings{conf/fpt/MalipatlollaFSAH11,
  title = {A novel architecture for a secure update of cryptographic engines on trusted platform module},
  pages = {1-6},
  year = {2011},
  booktitle = {FPT},
  doi = {10.1109/FPT.2011.6132676},
  crossref = {conf/fpt/2011},
  author = {Sunil Malipatlolla and Thomas Feller and Abdulhadi Shoufan and Tolga Arul and Sorin A. Huss}
}
@inproceedings{conf/fpt/KoesterPK05,
  title = {Task Placement for Heterogeneous Reconfigurable Architectures},
  pages = {43-50},
  year = {2005},
  crossref = {conf/fpt/2005},
  booktitle = {FPT},
  author = {Markus Koester and Mario Porrmann and Heiko Kalte}
}
@inproceedings{conf/fpt/SuWKA13,
  title = {A low power reconfigurable accelerator using a back-gate bias control technique},
  pages = {390-393},
  year = {2013},
  booktitle = {FPT},
  doi = {10.1109/FPT.2013.6718395},
  crossref = {conf/fpt/2013},
  author = {Hongliang Su and Weihan Wang and Kuniaki Kitamori and Hideharu Amano}
}
@inproceedings{conf/fpt/OppoldER06,
  title = {Design and validation of execution schemes for dynamically reconfigurable architectures},
  pages = {353-356},
  year = {2006},
  booktitle = {FPT},
  doi = {10.1109/FPT.2006.270346},
  crossref = {conf/fpt/2006},
  author = {Tobias Oppold and Sven Eisenhardt and Wolfgang Rosenstiel}
}
@inproceedings{conf/fpt/FenderRG05,
  title = {The Transmogrifier-4: An FPGA-Based Hardware Development System with Multi-Gigabyte Memory Capacity and High Host and Memory Bandwidth},
  pages = {301-302},
  year = {2005},
  crossref = {conf/fpt/2005},
  booktitle = {FPT},
  author = {Joshua Fender and Jonathan Rose and David R. Galloway}
}
@proceedings{conf/fpt/2003,
  title = {Proceedings of the 2003 IEEE International Conference on Field-Programmable Technology, Tokyo, Japan, FPT 2003, December 15-17, 2003},
  publisher = {IEEE},
  year = {2003},
  url = {http://ieeexplore.ieee.org/xpl/mostRecentIssue.jsp?punumber=8988},
  booktitle = {FPT},
  author = {}
}
@inproceedings{conf/fpt/Kennedy05,
  title = {A Dynamically Reconfigured UMTS Multi-Channel Complex Code Matched Filter},
  pages = {199-206},
  year = {2005},
  crossref = {conf/fpt/2005},
  booktitle = {FPT},
  author = {Irwin Kennedy}
}
@inproceedings{conf/fpt/SmithCC07,
  title = {Fused-Arithmetic Unit Generation for Reconfigurable Devices using Common Subgraph Extraction},
  pages = {105-112},
  year = {2007},
  booktitle = {FPT},
  doi = {10.1109/FPT.2007.4439238},
  crossref = {conf/fpt/2007},
  author = {Alastair M. Smith and George A. Constantinides and Peter Y. K. Cheung}
}
@inproceedings{conf/fpt/SaegusaM07,
  title = {Real-Time Segmentation of Color Images based on the K-means Clustering on FPGA},
  pages = {329-332},
  year = {2007},
  booktitle = {FPT},
  doi = {10.1109/FPT.2007.4439278},
  crossref = {conf/fpt/2007},
  author = {Takashi Saegusa and Tsutomu Maruyama}
}
@inproceedings{conf/fpt/PaulSKB07,
  title = {A Method and FPGA Architecture for Real-Time Polymorphic Reconfiguration},
  pages = {65-71},
  year = {2007},
  booktitle = {FPT},
  doi = {10.1109/FPT.2007.4439233},
  crossref = {conf/fpt/2007},
  author = {Jason V. Paul and Samuel J. Stone and Yong C. Kim and Robert W. Bennington}
}
@inproceedings{conf/fpt/LeeCVL06,
  title = {Inversion-based hardware gaussian random number generator: A case study of function evaluation via hierarchical segmentation},
  pages = {33-40},
  year = {2006},
  booktitle = {FPT},
  doi = {10.1109/FPT.2006.270388},
  crossref = {conf/fpt/2006},
  author = {Dong-U Lee and Ray C. C. Cheung and John D. Villasenor and Wayne Luk}
}
@inproceedings{conf/fpt/SanderGRBM09,
  title = {Design of a Vehicle-to-Vehicle communication system on reconfigurable hardware},
  pages = {14-21},
  year = {2009},
  booktitle = {FPT},
  doi = {10.1109/FPT.2009.5377627},
  crossref = {conf/fpt/2009},
  author = {Oliver Sander and Benjamin Glas and Christoph Roth and Jürgen Becker and Klaus D. Müller-Glaser}
}
@inproceedings{conf/fpt/GrantSLF09,
  title = {Rapid synthesis and simulation of computational circuits in an MPPA},
  pages = {151-158},
  year = {2009},
  booktitle = {FPT},
  doi = {10.1109/FPT.2009.5377655},
  crossref = {conf/fpt/2009},
  author = {David Grant and Graeme Smecher and Guy Lemieux and Rosemary Francis}
}
@inproceedings{conf/fpt/VazquezD10,
  title = {Efficient implementation of parallel BCD multiplication in LUT-6 FPGAs},
  pages = {126-133},
  year = {2010},
  booktitle = {FPT},
  doi = {10.1109/FPT.2010.5681767},
  crossref = {conf/fpt/2010},
  author = {Álvaro Vázquez and Florent de Dinechin}
}
@inproceedings{conf/fpt/KanetaYMAM10,
  title = {Dynamic reconfigurable bit-parallel architecture for large-scale regular expression matching},
  pages = {21-28},
  year = {2010},
  booktitle = {FPT},
  doi = {10.1109/FPT.2010.5681536},
  crossref = {conf/fpt/2010},
  author = {Yusaku Kaneta and Shingo Yoshizawa and Shin-ichi Minato and Hiroki Arimura and Yoshikazu Miyanaga}
}
@inproceedings{conf/fpt/PionteckKSG03,
  title = {Reconfiguration requirements for high speed wireless communication systems},
  pages = {118-125},
  year = {2003},
  booktitle = {FPT},
  doi = {10.1109/FPT.2003.1275739},
  crossref = {conf/fpt/2003},
  author = {Thilo Pionteck and Lukusa D. Kabulepa and Clemens Schlachta and Manfred Glesner}
}
@inproceedings{conf/fpt/BensaaliAB03a,
  title = {An FPGA based coprocessor for large matrix product implementation},
  pages = {292-295},
  year = {2003},
  booktitle = {FPT},
  doi = {10.1109/FPT.2003.1275760},
  crossref = {conf/fpt/2003},
  author = {Faycal Bensaali and Abbes Amira and Ahmed Bouridane}
}
@inproceedings{conf/fpt/Feng12,
  title = {K-way partitioning based packing for FPGA logic blocks without input bandwidth constraint},
  pages = {8-15},
  year = {2012},
  booktitle = {FPT},
  doi = {10.1109/FPT.2012.6412103},
  crossref = {conf/fpt/2012},
  author = {Wenyi Feng}
}
@inproceedings{conf/fpt/GarciaC08,
  title = {Kernel sharing on reconfigurable multiprocessor systems},
  pages = {225-232},
  year = {2008},
  booktitle = {FPT},
  doi = {10.1109/FPT.2008.4762387},
  crossref = {conf/fpt/2008},
  author = {Philip Garcia and Katherine Compton}
}
@inproceedings{conf/fpt/PlesslPT06,
  title = {Optimal temporal partitioning based on slowdown and retiming},
  pages = {345-348},
  year = {2006},
  booktitle = {FPT},
  doi = {10.1109/FPT.2006.270344},
  crossref = {conf/fpt/2006},
  author = {Christian Plessl and Marco Platzner and Lothar Thiele}
}
@inproceedings{conf/fpt/JoGMF13,
  title = {Debugging processors with advanced features by reprogramming LUTs on FPGA},
  pages = {50-57},
  year = {2013},
  booktitle = {FPT},
  doi = {10.1109/FPT.2013.6718329},
  crossref = {conf/fpt/2013},
  author = {Satoshi Jo and Amir Masoud Gharehbaghi and Takeshi Matsumoto and Masahiro Fujita}
}
@inproceedings{conf/fpt/GaneshSSJ04,
  title = {Pre-silicon prototyping of a unified hardware architecture for cryptographic manipulation detection codes},
  pages = {323-326},
  year = {2004},
  booktitle = {FPT},
  doi = {10.1109/FPT.2004.1393290},
  crossref = {conf/fpt/2004},
  author = {T. S. Ganesh and T. S. B. Sudarshan and Naveen Kumar Srinivasan and Karthick Jayapal}
}
@inproceedings{conf/fpt/RissaUN02,
  title = {Adaptive FIR filter architectures for run-time reconfigurable FPGAs},
  pages = {52-59},
  year = {2002},
  booktitle = {FPT},
  doi = {10.1109/FPT.2002.1188664},
  crossref = {conf/fpt/2002},
  author = {Tero Rissa and Riku Uusikartano and Jarkko Niittylahti}
}
@inproceedings{conf/fpt/TaiLP10,
  title = {Multiple data set reduction on FPGAs},
  pages = {45-52},
  year = {2010},
  booktitle = {FPT},
  doi = {10.1109/FPT.2010.5681654},
  crossref = {conf/fpt/2010},
  author = {Yi-Gang Tai and Chia-Tien Dan Lo and Kleanthis Psarris}
}
@inproceedings{conf/fpt/Torres-HuitzilG05,
  title = {FPGA Implementation of an Excitatory and Inhibitory Connectionist Model for Motion Perception},
  pages = {259-266},
  year = {2005},
  crossref = {conf/fpt/2005},
  booktitle = {FPT},
  author = {Cesar Torres-Huitzil and Bernard Girau}
}
@inproceedings{conf/fpt/HinkelmannZG08,
  title = {A scalable reconfiguration mechanism for fast dynamic reconfiguration},
  pages = {145-152},
  year = {2008},
  booktitle = {FPT},
  doi = {10.1109/FPT.2008.4762377},
  crossref = {conf/fpt/2008},
  author = {Heiko Hinkelmann and Peter Zipf and Manfred Glesner}
}
@inproceedings{conf/fpt/FuML06,
  title = {Comparing floating-point and logarithmic number representations for reconfigurable acceleration},
  pages = {337-340},
  year = {2006},
  booktitle = {FPT},
  doi = {10.1109/FPT.2006.270342},
  crossref = {conf/fpt/2006},
  author = {Haohuan Fu and Oskar Mencer and Wayne Luk}
}
@inproceedings{conf/fpt/Bailey10,
  title = {Efficient implementation of greyscale morphological filters},
  pages = {421-424},
  year = {2010},
  booktitle = {FPT},
  doi = {10.1109/FPT.2010.5681450},
  crossref = {conf/fpt/2010},
  author = {Donald G. Bailey}
}
@inproceedings{conf/fpt/Lysaght02,
  title = {FPGAs as meta-platforms for embedded systems},
  pages = {7-12},
  year = {2002},
  booktitle = {FPT},
  doi = {10.1109/FPT.2002.1188658},
  crossref = {conf/fpt/2002},
  author = {Patrick Lysaght}
}
@inproceedings{conf/fpt/HuangGE07,
  title = {A Portable Memory Access Framework on Reconfigurable Computers},
  pages = {333-336},
  year = {2007},
  booktitle = {FPT},
  doi = {10.1109/FPT.2007.4439279},
  crossref = {conf/fpt/2007},
  author = {Miaoqing Huang and Ivan Gonzalez and Tarek A. El-Ghazawi}
}
@inproceedings{conf/fpt/Schafer14,
  title = {Time sharing of Runtime Coarse-Grain Reconfigurable Architectures processing elements in multi-process systems},
  pages = {76-82},
  year = {2014},
  booktitle = {FPT},
  doi = {10.1109/FPT.2014.7082757},
  crossref = {conf/fpt/2014},
  author = {Benjamin Carrión Schäfer}
}
@inproceedings{conf/fpt/Pham-QuocAB12,
  title = {Rule-based data communication optimization using quantitative communication profiling},
  pages = {104-108},
  year = {2012},
  booktitle = {FPT},
  doi = {10.1109/FPT.2012.6412119},
  crossref = {conf/fpt/2012},
  author = {Cuong Pham-Quoc and Zaid Al-Ars and Koen Bertels}
}
@inproceedings{conf/fpt/WongBR13,
  title = {Efficient methods for out-of-order load/store execution for high-performance soft processors},
  pages = {442-445},
  year = {2013},
  booktitle = {FPT},
  doi = {10.1109/FPT.2013.6718409},
  crossref = {conf/fpt/2013},
  author = {Henry Wong and Vaughn Betz and Jonathan Rose}
}
@inproceedings{conf/fpt/Jasiunas03,
  title = {Combined run-time area allocation and long line re-routing for reconfigurable computing},
  pages = {407-410},
  year = {2003},
  booktitle = {FPT},
  doi = {10.1109/FPT.2003.1275788},
  crossref = {conf/fpt/2003},
  author = {Mark Jasiunas}
}
@inproceedings{conf/fpt/WuXDSWL12,
  title = {Parallelizing sparse LU decomposition on FPGAs},
  pages = {352-359},
  year = {2012},
  booktitle = {FPT},
  doi = {10.1109/FPT.2012.6412160},
  crossref = {conf/fpt/2012},
  author = {Guiming Wu and Xianghui Xie and Yong Dou and Junqing Sun and Dong Wu and Yuan Li}
}
@inproceedings{conf/fpt/HungWYCL09,
  title = {A detailed delay path model for FPGAs},
  pages = {96-103},
  year = {2009},
  booktitle = {FPT},
  doi = {10.1109/FPT.2009.5377673},
  crossref = {conf/fpt/2009},
  author = {Eddie Hung and Steven J. E. Wilton and Haile Yu and Thomas C. P. Chau and Philip Heng Wai Leong}
}
@inproceedings{conf/fpt/AnjamWN10,
  title = {A multiported register file with register renaming for configurable softcore VLIW processors},
  pages = {403-408},
  year = {2010},
  booktitle = {FPT},
  doi = {10.1109/FPT.2010.5681446},
  crossref = {conf/fpt/2010},
  author = {Fakhar Anjam and Stephan Wong and Faisal Nadeem}
}
@inproceedings{conf/fpt/ShannonC04,
  title = {Maximizing system performance: using reconfigurability to monitor system communications},
  pages = {231-238},
  year = {2004},
  booktitle = {FPT},
  doi = {10.1109/FPT.2004.1393273},
  crossref = {conf/fpt/2004},
  author = {Lesley Shannon and Paul Chow}
}
@inproceedings{conf/fpt/LavenierLG06,
  title = {Seed-based genomic sequence comparison using a FPGA/FLASH accelerator},
  pages = {41-48},
  year = {2006},
  booktitle = {FPT},
  doi = {10.1109/FPT.2006.270389},
  crossref = {conf/fpt/2006},
  author = {Dominique Lavenier and Xinchun Liu and Gilles Georges}
}
@inproceedings{conf/fpt/MatthewsSF10,
  title = {A configurable framework for investigating workload execution},
  pages = {409-412},
  year = {2010},
  booktitle = {FPT},
  doi = {10.1109/FPT.2010.5681447},
  crossref = {conf/fpt/2010},
  author = {Eric Matthews and Lesley Shannon and Alexandra Fedorova}
}
@inproceedings{conf/fpt/McIvorMM05,
  title = {High-Radix Systolic Modular Multiplication on Reconfigurable Hardware},
  pages = {13-18},
  year = {2005},
  crossref = {conf/fpt/2005},
  booktitle = {FPT},
  author = {Ciaran McIvor and Máire McLoone and John V. McCanny}
}
@inproceedings{conf/fpt/DuanWLZZS11,
  title = {Floating-point mixed-radix FFT core generation for FPGA and comparison with GPU and CPU},
  pages = {1-6},
  year = {2011},
  booktitle = {FPT},
  doi = {10.1109/FPT.2011.6132672},
  crossref = {conf/fpt/2011},
  author = {Bo Duan and Wendi Wang and Xingjian Li and Chunming Zhang and Peiheng Zhang and Ninghui Sun}
}
@inproceedings{conf/fpt/SharmaH05,
  title = {Accelerating FPGA Routing Using Architecture-Adaptive A* Techniques},
  pages = {225-232},
  year = {2005},
  crossref = {conf/fpt/2005},
  booktitle = {FPT},
  author = {Akshay Sharma and Scott Hauck}
}
@inproceedings{conf/fpt/InagiTNK06,
  title = {A performance-driven circuit bipartitioning algorithm for multi-FPGA implementation with time-multiplexed I/Os},
  pages = {361-364},
  year = {2006},
  booktitle = {FPT},
  doi = {10.1109/FPT.2006.270348},
  crossref = {conf/fpt/2006},
  author = {Masato Inagi and Yasuhiro Takashima and Yuichi Nakamura and Yoji Kajitani}
}
@inproceedings{conf/fpt/YuL07,
  title = {A Case for Soft Vector Processors in FPGAs},
  pages = {341-344},
  year = {2007},
  booktitle = {FPT},
  doi = {10.1109/FPT.2007.4439281},
  crossref = {conf/fpt/2007},
  author = {Jason Yu and Guy Lemieux}
}
@inproceedings{conf/fpt/MoritzLL06,
  title = {Hardalign: a parallel pairwise alignment hardware application},
  pages = {369-372},
  year = {2006},
  booktitle = {FPT},
  doi = {10.1109/FPT.2006.270350},
  crossref = {conf/fpt/2006},
  author = {Guilherme L. Moritz and Heitor S. Lopes and Carlos R. Erig Lima}
}
@inproceedings{conf/fpt/LiCCMF13,
  title = {Fast simulation of Digital Spiking Silicon Neuron model employing reconfigurable dataflow computing},
  pages = {478-479},
  year = {2013},
  booktitle = {FPT},
  doi = {10.1109/FPT.2013.6718420},
  crossref = {conf/fpt/2013},
  author = {Will X. Y. Li and Shridhar Chaudhary and Ray C. C. Cheung and Takeshi Matsumoto and Masahiro Fujita}
}
@inproceedings{conf/fpt/CheahFM12,
  title = {iDEA: A DSP block based FPGA soft processor},
  pages = {151-158},
  year = {2012},
  booktitle = {FPT},
  doi = {10.1109/FPT.2012.6412128},
  crossref = {conf/fpt/2012},
  author = {Hui Yan Cheah and Suhaib A. Fahmy and Douglas L. Maskell}
}
@inproceedings{conf/fpt/MutukudaYK10,
  title = {The effect of multi-bit based connections on the area efficiency of FPGAs utilizing unidirectional routing resources},
  pages = {216-223},
  year = {2010},
  booktitle = {FPT},
  doi = {10.1109/FPT.2010.5681497},
  crossref = {conf/fpt/2010},
  author = {Omesh Mutukuda and Andy Ye and Gul Khan}
}
@inproceedings{conf/fpt/ParvezMFM08,
  title = {A new coarse-grained FPGA architecture exploration environment},
  pages = {285-288},
  year = {2008},
  booktitle = {FPT},
  doi = {10.1109/FPT.2008.4762399},
  crossref = {conf/fpt/2008},
  author = {Husain Parvez and Zied Marrakchi and Umer Farooq and Habib Mehrez}
}
@inproceedings{conf/fpt/McLooneMM04,
  title = {Coarsely integrated operand scanning (CIOS) architecture for high-speed Montgomery modular multiplication},
  pages = {185-191},
  year = {2004},
  booktitle = {FPT},
  doi = {10.1109/FPT.2004.1393267},
  crossref = {conf/fpt/2004},
  author = {Máire McLoone and Ciaran McIvor and John V. McCanny}
}
@inproceedings{conf/fpt/KawadaM07,
  title = {An Approach for Applying Large Filters on Large Images using FPGA},
  pages = {201-208},
  year = {2007},
  booktitle = {FPT},
  doi = {10.1109/FPT.2007.4439250},
  crossref = {conf/fpt/2007},
  author = {Shingo Kawada and Tsutomu Maruyama}
}
@inproceedings{conf/fpt/SaitoSNNHTKNTUA08,
  title = {Leakage power reduction for coarse grained dynamically reconfigurable processor arrays with fine grained Power Gating technique},
  pages = {329-332},
  year = {2008},
  booktitle = {FPT},
  doi = {10.1109/FPT.2008.4762410},
  crossref = {conf/fpt/2008},
  author = {Yoshiki Saito and Tomoaki Shirai and Takuro Nakamura and Takashi Nishimura and Yohei Hasegawa and Satoshi Tsutsumi and Toshihiro Kashima and Mitsutaka Nakata and Seidai Takeda and Kimiyoshi Usami and Hideharu Amano}
}
@inproceedings{conf/fpt/FidjelandL05,
  title = {An Overview of High-Level Synthesis of Multiprocessors for Logic Programming},
  pages = {333-334},
  year = {2005},
  crossref = {conf/fpt/2005},
  booktitle = {FPT},
  author = {Andreas Fidjeland and Wayne Luk}
}
@inproceedings{conf/fpt/HuynhM08,
  title = {Processor customization for wearable bio-monitoring platforms},
  pages = {249-252},
  year = {2008},
  booktitle = {FPT},
  doi = {10.1109/FPT.2008.4762390},
  crossref = {conf/fpt/2008},
  author = {Huynh Phung Huynh and Tulika Mitra}
}
@inproceedings{conf/fpt/BrewsterHVG12,
  title = {Option space exploration using distributed computing for efficient benchmarking of FPGA cryptographic modules},
  pages = {113-118},
  year = {2012},
  booktitle = {FPT},
  doi = {10.1109/FPT.2012.6412121},
  crossref = {conf/fpt/2012},
  author = {Benjamin Y. Brewster and Ekawat Homsirikamol and Rajesh Velegalati and Kris Gaj}
}
@inproceedings{conf/fpt/HoriYST07,
  title = {A Secure Digital Content Delivery System Based on Partially Reconfigurable Hardware},
  pages = {253-256},
  year = {2007},
  booktitle = {FPT},
  doi = {10.1109/FPT.2007.4439259},
  crossref = {conf/fpt/2007},
  author = {Yohei Hori and Hiroyuki Yokoyama and Hirofumi Sakane and Kenji Toda}
}
@inproceedings{conf/fpt/HanounAMS06,
  title = {Fuzzy modular multiplication architecture and low complexity IPR-protection for FPGA technology},
  pages = {325-328},
  year = {2006},
  booktitle = {FPT},
  doi = {10.1109/FPT.2006.270339},
  crossref = {conf/fpt/2006},
  author = {Abdulrahman Hanoun and Wael Adi and Friedrich Mayer-Lindenberg and Bassel Soudan}
}
@inproceedings{conf/fpt/LiangAN03,
  title = {Design of low cost FPGA based PCI Bus Sniffer},
  pages = {420-423},
  year = {2003},
  booktitle = {FPT},
  doi = {10.1109/FPT.2003.1275792},
  crossref = {conf/fpt/2003},
  author = {Chee Wei Liang and Noohul Basheer Zain Ali and Ramesh Seth Nair}
}
@inproceedings{conf/fpt/TangLZ14,
  title = {Improving the reliability of RO PUF using frequency offset},
  pages = {338-341},
  year = {2014},
  booktitle = {FPT},
  doi = {10.1109/FPT.2014.7082813},
  crossref = {conf/fpt/2014},
  author = {Bin Tang and Yaping Lin and Jiliang Zhang}
}
@inproceedings{conf/fpt/CheungPYTL03,
  title = {An FPGA-based re-configurable 24-bit 96kHz sigma-delta audio DAC},
  pages = {110-117},
  year = {2003},
  booktitle = {FPT},
  doi = {10.1109/FPT.2003.1275738},
  crossref = {conf/fpt/2003},
  author = {Ray C. C. Cheung and Kong-Pang Pun and Steve C. L. Yuen and Kuen Hung Tsoi and Philip Heng Wai Leong}
}
@inproceedings{conf/fpt/KochBT10a,
  title = {Advanced partial run-time reconfiguration on Spartan-6 FPGAs},
  pages = {361-364},
  year = {2010},
  booktitle = {FPT},
  doi = {10.1109/FPT.2010.5681426},
  crossref = {conf/fpt/2010},
  author = {Dirk Koch and Christian Beckhoff and Jim Tørresen}
}
@inproceedings{conf/fpt/SaldanaA06,
  title = {Customizable FPGA-based architecture for video applications in real time},
  pages = {381-384},
  year = {2006},
  booktitle = {FPT},
  doi = {10.1109/FPT.2006.270353},
  crossref = {conf/fpt/2006},
  author = {Griselda Saldaña and Miguel Arias-Estrada}
}
@inproceedings{conf/fpt/ChenYS12,
  title = {Design considerations of real-time adaptive beamformer for medical ultrasound research using FPGA and GPU},
  pages = {198-205},
  year = {2012},
  booktitle = {FPT},
  doi = {10.1109/FPT.2012.6412134},
  crossref = {conf/fpt/2012},
  author = {Junying Chen and Alfred C. H. Yu and Hayden Kwok-Hay So}
}
@inproceedings{conf/fpt/TungRP09,
  title = {Simulation of a QCA-based CLB and a multi-CLB application},
  pages = {62-69},
  year = {2009},
  booktitle = {FPT},
  doi = {10.1109/FPT.2009.5377686},
  crossref = {conf/fpt/2009},
  author = {Chia-Ching Tung and Ruchi B. Rungta and Eric Peskin}
}
@inproceedings{conf/fpt/CarreiraF03,
  title = {The Multiplier Tree FIR filter architecture},
  pages = {447-450},
  year = {2003},
  booktitle = {FPT},
  doi = {10.1109/FPT.2003.1275799},
  crossref = {conf/fpt/2003},
  author = {Alex Carreira and Trevor W. Fox}
}
@inproceedings{conf/fpt/KhanA06,
  title = {A real time programmable encoder for low density parity check code targeting a reconfigurable instruction cell architecture},
  pages = {245-248},
  year = {2006},
  booktitle = {FPT},
  doi = {10.1109/FPT.2006.270319},
  crossref = {conf/fpt/2006},
  author = {Zahid Khan and Tughrul Arslan}
}
@inproceedings{conf/fpt/ChenFWHRA13,
  title = {sAES: A high throughput and low latency secure cloud storage with pipelined DMA based PCIe interface},
  pages = {374-377},
  year = {2013},
  booktitle = {FPT},
  doi = {10.1109/FPT.2013.6718391},
  crossref = {conf/fpt/2013},
  author = {Yongzhen Chen and Miguel Rodel Felipe and Yi Wang 0016 and Yajun Ha and Shu Qin Ren and Khin Mi Mi Aung}
}
@inproceedings{conf/fpt/JiangLTW07,
  title = {NICFlex: A Functional Verification Accelerator for An RTL NIC Design},
  pages = {281-284},
  year = {2007},
  booktitle = {FPT},
  doi = {10.1109/FPT.2007.4439266},
  crossref = {conf/fpt/2007},
  author = {Xianyang Jiang and Xiaomin Li and Yue Tian and Kai Wang}
}
@inproceedings{conf/fpt/PaschalakisL03,
  title = {Double precision floating-point arithmetic on FPGAs},
  pages = {352-358},
  year = {2003},
  booktitle = {FPT},
  doi = {10.1109/FPT.2003.1275775},
  crossref = {conf/fpt/2003},
  author = {Stavros Paschalakis and Peter Lee 0002}
}
@inproceedings{conf/fpt/LinSCTW08,
  title = {Real-time FPGA architecture of extended linear convolution for digital image scaling},
  pages = {381-384},
  year = {2008},
  booktitle = {FPT},
  doi = {10.1109/FPT.2008.4762423},
  crossref = {conf/fpt/2008},
  author = {Chung-Chi Lin and Ming-Hwa Sheu and Huann-Keng Chiang and Wen-Kai Tsai and Zeng-Chuan Wu}
}
@inproceedings{conf/fpt/MiteshMM11,
  title = {An adaptive-method for velocity estimation using time-to-digital converter},
  pages = {1-4},
  year = {2011},
  booktitle = {FPT},
  doi = {10.1109/FPT.2011.6132713},
  crossref = {conf/fpt/2011},
  author = {Khadgi Mitesh and Majid H. Koul and M. Manivannan}
}
@inproceedings{conf/fpt/QuintonW05,
  title = {Post-Silicon Debug Using Programmable Logic Cores},
  pages = {241-248},
  year = {2005},
  crossref = {conf/fpt/2005},
  booktitle = {FPT},
  author = {Bradley R. Quinton and Steven J. E. Wilton}
}
@inproceedings{conf/fpt/MeiVVML02,
  title = {DRESC: a retargetable compiler for coarse-grained reconfigurable architectures},
  pages = {166-173},
  year = {2002},
  booktitle = {FPT},
  doi = {10.1109/FPT.2002.1188678},
  crossref = {conf/fpt/2002},
  author = {Bingfeng Mei and Serge Vernalde and Diederik Verkest and Hugo De Man and Rudy Lauwereins}
}
@inproceedings{conf/fpt/WangJXP10,
  title = {A message-passing multi-softcore architecture on FPGA for Breadth-first Search},
  pages = {70-77},
  year = {2010},
  booktitle = {FPT},
  doi = {10.1109/FPT.2010.5681757},
  crossref = {conf/fpt/2010},
  author = {Qingbo Wang and Weirong Jiang and Yinglong Xia and Viktor K. Prasanna}
}
@inproceedings{conf/fpt/RupnowLLMDC11,
  title = {High level synthesis of stereo matching: Productivity, performance, and software constraints},
  pages = {1-8},
  year = {2011},
  booktitle = {FPT},
  doi = {10.1109/FPT.2011.6132716},
  crossref = {conf/fpt/2011},
  author = {Kyle Rupnow and Yun Liang and Yinan Li and Dongbo Min and Minh N. Do and Deming Chen}
}
@inproceedings{conf/fpt/PapadantonakisKCD05,
  title = {Pipelining Saturated Accumulation},
  pages = {19-26},
  year = {2005},
  crossref = {conf/fpt/2005},
  booktitle = {FPT},
  author = {Karl Papadantonakis and Nachiket Kapre and Stephanie Chan and André DeHon}
}
@inproceedings{conf/fpt/ShiBC14,
  title = {Efficient FPGA implementation of digit parallel online arithmetic operators},
  pages = {115-122},
  year = {2014},
  booktitle = {FPT},
  doi = {10.1109/FPT.2014.7082763},
  crossref = {conf/fpt/2014},
  author = {Kan Shi and David Boland and George A. Constantinides}
}
@inproceedings{conf/fpt/LeeLVC03,
  title = {Hierarchical segmentation schemes for function evaluation},
  pages = {92-99},
  year = {2003},
  booktitle = {FPT},
  doi = {10.1109/FPT.2003.1275736},
  crossref = {conf/fpt/2003},
  author = {Dong-U Lee and Wayne Luk and John D. Villasenor and Peter Y. K. Cheung}
}
@inproceedings{conf/fpt/ChenZYN11,
  title = {A low power technology mapping method for Adaptive Logic Module},
  pages = {1-5},
  year = {2011},
  booktitle = {FPT},
  doi = {10.1109/FPT.2011.6132674},
  crossref = {conf/fpt/2011},
  author = {Wei Chen and Xiaolin Zhang and Takeshi Yoshimura and Yuichi Nakamura}
}
@inproceedings{conf/fpt/MashimoFAIKS14,
  title = {Blokus Duo engine on a Zynq},
  pages = {374-377},
  year = {2014},
  booktitle = {FPT},
  doi = {10.1109/FPT.2014.7082824},
  crossref = {conf/fpt/2014},
  author = {Susumu Mashimo and Kansuke Fukuda and Motoki Amagasaki and Masahiro Iida and Morihiro Kuga and Toshinori Sueyoshi}
}
@inproceedings{conf/fpt/MarkSW08,
  title = {A system-level stochastic circuit generator for FPGA architecture evaluation},
  pages = {25-32},
  year = {2008},
  booktitle = {FPT},
  doi = {10.1109/FPT.2008.4762362},
  crossref = {conf/fpt/2008},
  author = {Cindy Mark and Ava Shui and Steven J. E. Wilton}
}
@inproceedings{conf/fpt/JamiesonR06,
  title = {Enhancing the area-efficiency of FPGAs with hard circuits using shadow clusters},
  pages = {1-8},
  year = {2006},
  booktitle = {FPT},
  doi = {10.1109/FPT.2006.270384},
  crossref = {conf/fpt/2006},
  author = {Peter Jamieson and Jonathan Rose}
}
@inproceedings{conf/fpt/ZhaoJZ11,
  title = {Pipelined high precision beamforming delay calculator for ultrasound imaging},
  pages = {1-4},
  year = {2011},
  booktitle = {FPT},
  doi = {10.1109/FPT.2011.6132718},
  crossref = {conf/fpt/2011},
  author = {Zhanxiang Zhao and Xi Jin and Xin Zhang}
}
@inproceedings{conf/fpt/NgCS13,
  title = {Direct virtual memory access from FPGA for high-productivity heterogeneous computing},
  pages = {458-461},
  year = {2013},
  booktitle = {FPT},
  doi = {10.1109/FPT.2013.6718414},
  crossref = {conf/fpt/2013},
  author = {Ho-Cheung Ng and Yuk-Ming Choi and Hayden Kwok-Hay So}
}
@inproceedings{conf/fpt/KearneyH06,
  title = {Hardware join Java: a unified hardware/software language for dynamic partial runtime reconfigurable computing applications},
  pages = {277-280},
  year = {2006},
  booktitle = {FPT},
  doi = {10.1109/FPT.2006.270327},
  crossref = {conf/fpt/2006},
  author = {David A. Kearney and John Hopf}
}
@inproceedings{conf/fpt/LeeB03,
  title = {A parallel look-up logarithmic number system addition/subtraction scheme for FPGA},
  pages = {76-83},
  year = {2003},
  booktitle = {FPT},
  doi = {10.1109/FPT.2003.1275734},
  crossref = {conf/fpt/2003},
  author = {Barry Lee and Neil Burgess}
}
@inproceedings{conf/fpt/AndrycMT13,
  title = {FlexGrip: A soft GPGPU for FPGAs},
  pages = {230-237},
  year = {2013},
  booktitle = {FPT},
  doi = {10.1109/FPT.2013.6718358},
  crossref = {conf/fpt/2013},
  author = {Kevin Andryc and Murtaza Merchant and Russell Tessier}
}
@inproceedings{conf/fpt/MarconiM11,
  title = {A novel online hardware task scheduling and placement algorithm for 3D partially reconfigurable FPGAs},
  pages = {1-6},
  year = {2011},
  booktitle = {FPT},
  doi = {10.1109/FPT.2011.6132700},
  crossref = {conf/fpt/2011},
  author = {Thomas Marconi and Tulika Mitra}
}
@inproceedings{conf/fpt/LinC13,
  title = {ZCluster: A Zynq-based Hadoop cluster},
  pages = {450-453},
  year = {2013},
  booktitle = {FPT},
  doi = {10.1109/FPT.2013.6718411},
  crossref = {conf/fpt/2013},
  author = {Zhongduo Lin and Paul Chow}
}
@inproceedings{conf/fpt/ChenM12,
  title = {Graph minor approach for application mapping on CGRAs},
  pages = {285-292},
  year = {2012},
  booktitle = {FPT},
  doi = {10.1109/FPT.2012.6412149},
  crossref = {conf/fpt/2012},
  author = {Liang Chen and Tulika Mitra}
}
@inproceedings{conf/fpt/GreenT06,
  title = {Implementation of a real-time multiple input multiple output channel estimator on the smart antenna software radio test system platform using the Xilinx Virtex 2 Pro Field Programmable Gate Array},
  pages = {257-260},
  year = {2006},
  booktitle = {FPT},
  doi = {10.1109/FPT.2006.270322},
  crossref = {conf/fpt/2006},
  author = {Peter J. Green and Desmond P. Taylor}
}
@inproceedings{conf/fpt/SatoM03,
  title = {A field-customizable and runtime-adaptable microarchitecture},
  pages = {328-331},
  year = {2003},
  booktitle = {FPT},
  doi = {10.1109/FPT.2003.1275769},
  crossref = {conf/fpt/2003},
  author = {Toshinori Sato and Daisuke Morishita}
}
@inproceedings{conf/fpt/AbdelfattahB12,
  title = {Design tradeoffs for hard and soft FPGA-based Networks-on-Chip},
  pages = {95-103},
  year = {2012},
  booktitle = {FPT},
  doi = {10.1109/FPT.2012.6412118},
  crossref = {conf/fpt/2012},
  author = {Mohamed S. Abdelfattah and Vaughn Betz}
}
@inproceedings{conf/fpt/RonanOMSK06,
  title = {FPGA acceleration of the tate pairing in characteristic 2},
  pages = {213-220},
  year = {2006},
  booktitle = {FPT},
  doi = {10.1109/FPT.2006.270314},
  crossref = {conf/fpt/2006},
  author = {Robert Ronan and Colm O'Eigeartaigh and Colin C. Murphy and Michael Scott and Tim Kerins}
}
@inproceedings{conf/fpt/NunezJ02,
  title = {Lossless data compression programmable hardware for high-speed data networks},
  pages = {290-293},
  year = {2002},
  booktitle = {FPT},
  doi = {10.1109/FPT.2002.1188694},
  crossref = {conf/fpt/2002},
  author = {J. L. Nunez and S. Jones}
}
@inproceedings{conf/fpt/ThomasL05,
  title = {High Quality Uniform Random Number Generation Through LUT Optimised Linear Recurrences},
  pages = {61-68},
  year = {2005},
  crossref = {conf/fpt/2005},
  booktitle = {FPT},
  author = {David B. Thomas and Wayne Luk}
}
@inproceedings{conf/fpt/YanXXLH10,
  title = {A compression method for inverted index and its FPGA-based decompression solution},
  pages = {261-264},
  year = {2010},
  booktitle = {FPT},
  doi = {10.1109/FPT.2010.5681488},
  crossref = {conf/fpt/2010},
  author = {Jing Yan and Ning-Yi Xu and Zenglin Xia and Rong Luo and Feng-Hsiung Hsu}
}
@inproceedings{conf/fpt/NasreddineBEF10,
  title = {Wireless sensors networks emulator implemented on a FPGA},
  pages = {279-282},
  year = {2010},
  booktitle = {FPT},
  doi = {10.1109/FPT.2010.5681484},
  crossref = {conf/fpt/2010},
  author = {Nadim Nasreddine and Jean-Louis Boizard and Christophe Escriba and Jean-Yves Fourniols}
}
@inproceedings{conf/fpt/HinkelmannZG07,
  title = {A Domain-Specific Dynamically Reconfigurable Hardware Platform for Wireless Sensor Networks},
  pages = {313-316},
  year = {2007},
  booktitle = {FPT},
  doi = {10.1109/FPT.2007.4439274},
  crossref = {conf/fpt/2007},
  author = {Heiko Hinkelmann and Peter Zipf and Manfred Glesner}
}
@inproceedings{conf/fpt/HironakaKSSKTYA10,
  title = {Reducing power consumption for Dynamically Reconfigurable Processor Array with Partially Fixed Configuration Mapping},
  pages = {349-352},
  year = {2010},
  booktitle = {FPT},
  doi = {10.1109/FPT.2010.5681431},
  crossref = {conf/fpt/2010},
  author = {Kazuei Hironaka and Masayuki Kimura and Yoshiki Saito and Toru Sano and Masaru Kato and Vasutan Tunbunheng and Yoshihiro Yasuda and Hideharu Amano}
}
@inproceedings{conf/fpt/ManteuffelBM10,
  title = {The TransC process model and interprocess communication},
  pages = {87-93},
  year = {2010},
  booktitle = {FPT},
  doi = {10.1109/FPT.2010.5681760},
  crossref = {conf/fpt/2010},
  author = {Henning Manteuffel and Cem Savas Bassoy and Friedrich Mayer-Lindenberg}
}
@inproceedings{conf/fpt/GuneysuMP07,
  title = {Dynamic Intellectual Property Protection for Reconfigurable Devices},
  pages = {169-176},
  year = {2007},
  booktitle = {FPT},
  doi = {10.1109/FPT.2007.4439246},
  crossref = {conf/fpt/2007},
  author = {Tim Güneysu and Bodo Möller and Christof Paar}
}
@inproceedings{conf/fpt/Xiang-JuMZD04,
  title = {An adaptive Viterbi decoder based on FPGA dynamic reconfiguration technology},
  pages = {315-318},
  year = {2004},
  booktitle = {FPT},
  doi = {10.1109/FPT.2004.1393288},
  crossref = {conf/fpt/2004},
  author = {Xiang-Ju Qin and Ming-Cheng Zhu and Zhong-Yi Wei and Du Chao}
}
@inproceedings{conf/fpt/XuCGZH07,
  title = {FPGA-based Accelerator Design for RankBoost in Web Search Engines},
  pages = {33-40},
  year = {2007},
  booktitle = {FPT},
  doi = {10.1109/FPT.2007.4439229},
  crossref = {conf/fpt/2007},
  author = {Ning-Yi Xu and Xiongfei Cai and Rui Gao and Lei Zhang and Feng-Hsiung Hsu}
}
@inproceedings{conf/fpt/DerbyshireL02,
  title = {Compiling run-time parametrisable designs},
  pages = {44-51},
  year = {2002},
  booktitle = {FPT},
  doi = {10.1109/FPT.2002.1188663},
  crossref = {conf/fpt/2002},
  author = {Arran Derbyshire and Wayne Luk}
}
@inproceedings{conf/fpt/AppiahHDO08,
  title = {A run-length based connected component algorithm for FPGA implementation},
  pages = {177-184},
  year = {2008},
  booktitle = {FPT},
  doi = {10.1109/FPT.2008.4762381},
  crossref = {conf/fpt/2008},
  author = {Kofi Appiah and Andrew Hunter and Patrick Dickinson and Jonathan Owens}
}
@inproceedings{conf/fpt/ChevallerieKK14,
  title = {Integrating FPGA-based processing elements into a runtime for parallel heterogeneous computing},
  pages = {314-317},
  year = {2014},
  booktitle = {FPT},
  doi = {10.1109/FPT.2014.7082807},
  crossref = {conf/fpt/2014},
  author = {David de la Chevallerie and Jens Korinth and Andreas Koch 0001}
}
@inproceedings{conf/fpt/LeiZSTF10,
  title = {GVE: Godson-T Verification Engine for many-core architecture rapid prototyping and debugging},
  pages = {253-256},
  year = {2010},
  booktitle = {FPT},
  doi = {10.1109/FPT.2010.5681490},
  crossref = {conf/fpt/2010},
  author = {Zhengmeng Lei and Lunkai Zhang and Fenglong Song and Shibin Tang and Dongrui Fan}
}
@inproceedings{conf/fpt/KalteLPR04,
  title = {Study on column wise design compaction for reconfigurable systems},
  pages = {413-416},
  year = {2004},
  booktitle = {FPT},
  doi = {10.1109/FPT.2004.1393313},
  crossref = {conf/fpt/2004},
  author = {Heiko Kalte and Gareth Lee and Mario Porrmann and Ulrich Rückert 0001}
}
@inproceedings{conf/fpt/BrandenTD05,
  title = {A Design Methodology to Generate Dynamically Self-Reconfigurable SoCs for Virtex-II Pro FPGAs},
  pages = {325-326},
  year = {2005},
  crossref = {conf/fpt/2005},
  booktitle = {FPT},
  author = {Gerd Van den Branden and Abdellah Touhafi and Erik F. Dirkx}
}
@inproceedings{conf/fpt/NguyenGCE03,
  title = {Implementation of Elliptic Curve Cryptosystems on a reconfigurable computer},
  pages = {60-67},
  year = {2003},
  booktitle = {FPT},
  doi = {10.1109/FPT.2003.1275732},
  crossref = {conf/fpt/2003},
  author = {Nghi Nguyen and Kris Gaj and David Caliga and Tarek A. El-Ghazawi}
}
@inproceedings{conf/fpt/HungJW13,
  title = {Maximum flow algorithms for maximum observability during FPGA debug},
  pages = {20-27},
  year = {2013},
  booktitle = {FPT},
  doi = {10.1109/FPT.2013.6718324},
  crossref = {conf/fpt/2013},
  author = {Eddie Hung and Al-Shahna Jamal and Steven J. E. Wilton}
}
@inproceedings{conf/fpt/Sano11,
  title = {SW and HW co-design of Connect6 accelerator with scalable streaming cores},
  pages = {1-4},
  year = {2011},
  booktitle = {FPT},
  doi = {10.1109/FPT.2011.6132725},
  crossref = {conf/fpt/2011},
  author = {Kentaro Sano}
}
@inproceedings{conf/fpt/RajavelA11,
  title = {An analytical energy model to accelerate FPGA logic architecture investigation},
  pages = {1-8},
  year = {2011},
  booktitle = {FPT},
  doi = {10.1109/FPT.2011.6132683},
  crossref = {conf/fpt/2011},
  author = {Senthilkumar Thoravi Rajavel and Ali Akoglu}
}
@inproceedings{conf/fpt/SandovalMWLS13,
  title = {Runtime hardware/software task transition scheduling for data-adaptable embedded systems},
  pages = {342-345},
  year = {2013},
  booktitle = {FPT},
  doi = {10.1109/FPT.2013.6718382},
  crossref = {conf/fpt/2013},
  author = {Nathan Sandoval and Casey Mackin and Sean Whitsitt and Roman L. Lysecky and Jonathan Sprinkle}
}
@inproceedings{conf/fpt/Wilton02,
  title = {Implementing logic in FPGA memory arrays: heterogeneous memory architectures},
  pages = {142-147},
  year = {2002},
  booktitle = {FPT},
  doi = {10.1109/FPT.2002.1188675},
  crossref = {conf/fpt/2002},
  author = {Steven J. E. Wilton}
}
@inproceedings{conf/fpt/NakaneNSN03,
  title = {Concept and implementation of run-time resource management system operating on autonomously reconfigurable architecture},
  pages = {136-143},
  year = {2003},
  booktitle = {FPT},
  doi = {10.1109/FPT.2003.1275741},
  crossref = {conf/fpt/2003},
  author = {Yoshiki Nakane and Kouichi Nagami and Tsunemichi Shiozawa and Akira Nagoya}
}
@proceedings{conf/fpt/2012,
  title = {2012 International Conference on Field-Programmable Technology, FPT 2012, Seoul, Korea (South), December 10-12, 2012},
  publisher = {IEEE},
  year = {2012},
  isbn = {978-1-4673-2846-3},
  url = {http://ieeexplore.ieee.org/xpl/mostRecentIssue.jsp?punumber=6395855},
  booktitle = {FPT},
  author = {}
}
@inproceedings{conf/fpt/OuyangLWTLS10,
  title = {FPGA implementation of GZIP compression and decompression for IDC services},
  pages = {265-268},
  year = {2010},
  booktitle = {FPT},
  doi = {10.1109/FPT.2010.5681489},
  crossref = {conf/fpt/2010},
  author = {Jian Ouyang and Hong Luo and Zilong Wang and Jiazi Tian and Chenghui Liu and Kehua Sheng}
}
@inproceedings{conf/fpt/LoC12,
  title = {A high-performance architecture for training Viola-Jones object detectors},
  pages = {174-181},
  year = {2012},
  booktitle = {FPT},
  doi = {10.1109/FPT.2012.6412131},
  crossref = {conf/fpt/2012},
  author = {Charles Lo and Paul Chow}
}
@inproceedings{conf/fpt/SinghKSH10,
  title = {Mapping real-life applications on run-time reconfigurable NoC-based MPSoC on FPGA},
  pages = {365-368},
  year = {2010},
  booktitle = {FPT},
  doi = {10.1109/FPT.2010.5681427},
  crossref = {conf/fpt/2010},
  author = {Amit Kumar Singh and Akash Kumar and Thambipillai Srikanthan and Yajun Ha}
}
@inproceedings{conf/fpt/MirianC12,
  title = {Managing mutex variables in a cache-coherent shared-memory system for FPGAs},
  pages = {43-46},
  year = {2012},
  booktitle = {FPT},
  doi = {10.1109/FPT.2012.6412109},
  crossref = {conf/fpt/2012},
  author = {Vincent Mirian and Paul Chow}
}
@inproceedings{conf/fpt/ChenWW13,
  title = {Quantum FPGA architecture design},
  pages = {354-357},
  year = {2013},
  booktitle = {FPT},
  doi = {10.1109/FPT.2013.6718386},
  crossref = {conf/fpt/2013},
  author = {Jialin Chen and Lingli Wang and Bin Wang}
}
@inproceedings{conf/fpt/UtgikarSL03,
  title = {FPGA implementable architecture for geometric global positioning},
  pages = {451-455},
  year = {2003},
  booktitle = {FPT},
  doi = {10.1109/FPT.2003.1275800},
  crossref = {conf/fpt/2003},
  author = {Anant Utgikar and Guna Seetharaman and Ha Vu Le}
}
@inproceedings{conf/fpt/RashidSB14,
  title = {Comparing performance, productivity and scalability of the TILT overlay processor to OpenCL HLS},
  pages = {20-27},
  year = {2014},
  booktitle = {FPT},
  doi = {10.1109/FPT.2014.7082748},
  crossref = {conf/fpt/2014},
  author = {Rafat Rashid and J. Gregory Steffan and Vaughn Betz}
}
@inproceedings{conf/fpt/EliasMY04,
  title = {FPGA design of HECC coprocessors},
  pages = {343-346},
  year = {2004},
  booktitle = {FPT},
  doi = {10.1109/FPT.2004.1393295},
  crossref = {conf/fpt/2004},
  author = {Grace Elias and Ali Miri and Tet Hin Yeap}
}
@inproceedings{conf/fpt/Fereydouni-ForouzandehM04,
  title = {An FPGA implementation of a modified version of RED algorithm},
  pages = {425-428},
  year = {2004},
  booktitle = {FPT},
  doi = {10.1109/FPT.2004.1393316},
  crossref = {conf/fpt/2004},
  author = {Fariborz Fereydouni-Forouzandeh and Otmane Aït Mohamed}
}
@inproceedings{conf/fpt/XueS04,
  title = {Memory specification for reconfigurable computing synthesis tools},
  pages = {417-420},
  year = {2004},
  booktitle = {FPT},
  doi = {10.1109/FPT.2004.1393314},
  crossref = {conf/fpt/2004},
  author = {John Xue and Peter Sutton}
}
@inproceedings{conf/fpt/MarrakchiMMM07,
  title = {Efficient Mesh of Tree Interconnect for FPGA Architecture},
  pages = {269-272},
  year = {2007},
  booktitle = {FPT},
  doi = {10.1109/FPT.2007.4439263},
  crossref = {conf/fpt/2007},
  author = {Zied Marrakchi and Hayder Mrabet and Christian Masson and Habib Mehrez}
}
@inproceedings{conf/fpt/WangLZCWFW13,
  title = {A hardware implementation of Bag of Words and Simhash for image recognition},
  pages = {418-421},
  year = {2013},
  booktitle = {FPT},
  doi = {10.1109/FPT.2013.6718403},
  crossref = {conf/fpt/2013},
  author = {Shengye Wang and Chen Liang and Xuegong Zhou and Wei Cao and Chenlu Wu and Xitian Fan and Lingli Wang}
}
@inproceedings{conf/fpt/DhiaRBNBCAMM13,
  title = {A defect-tolerant cluster in a mesh SRAM-based FPGA},
  pages = {434-437},
  year = {2013},
  booktitle = {FPT},
  doi = {10.1109/FPT.2013.6718407},
  crossref = {conf/fpt/2013},
  author = {Arwa Ben Dhia and Saif-Ur Rehman and Adrien Blanchardon and Lirida A. B. Naviner and Mounir Benabdenbi and Roselyne Chotin-Avot and Emna Amouri and Habib Mehrez and Zied Marrakchi}
}
@inproceedings{conf/fpt/BaigL12,
  title = {An island-style-routing compatible fault-tolerant FPGA architecture with self-repairing capabilities},
  pages = {301-304},
  year = {2012},
  booktitle = {FPT},
  doi = {10.1109/FPT.2012.6412152},
  crossref = {conf/fpt/2012},
  author = {Hasan Baig and Jeong-A. Lee}
}
@inproceedings{conf/fpt/NakamuraSHTTA08,
  title = {Exploring the optimal size for multicasting configuration data of dynamically reconfigurable processors},
  pages = {137-144},
  year = {2008},
  booktitle = {FPT},
  doi = {10.1109/FPT.2008.4762376},
  crossref = {conf/fpt/2008},
  author = {Takuro Nakamura and Toru Sano and Yohei Hasegawa and Satoshi Tsutsumi and Vasutan Tunbunheng and Hideharu Amano}
}
@inproceedings{conf/fpt/WangZ03,
  title = {Performance optimization of an FPGA-based configurable multiprocessor for matrix operations},
  pages = {303-306},
  year = {2003},
  booktitle = {FPT},
  doi = {10.1109/FPT.2003.1275763},
  crossref = {conf/fpt/2003},
  author = {Xiaofang Wang and Sotirios G. Ziavras}
}
@inproceedings{conf/fpt/BaradaranPD04,
  title = {Compiler reuse analysis for the mapping of data in FPGAs with RAM blocks},
  pages = {145-152},
  year = {2004},
  booktitle = {FPT},
  doi = {10.1109/FPT.2004.1393262},
  crossref = {conf/fpt/2004},
  author = {Nastaran Baradaran and Joonseok Park and Pedro C. Diniz}
}
@inproceedings{conf/fpt/ChenWLZ13,
  title = {Hardware acceleration for the banded Smith-Waterman algorithm with the cycled systolic array},
  pages = {480-481},
  year = {2013},
  booktitle = {FPT},
  doi = {10.1109/FPT.2013.6718421},
  crossref = {conf/fpt/2013},
  author = {Peng Chen 0004 and Chao Wang and Xi Li and Xuehai Zhou}
}
@inproceedings{conf/fpt/DehkordiB03,
  title = {Performance-driven recursive multi-level clustering},
  pages = {262-269},
  year = {2003},
  booktitle = {FPT},
  doi = {10.1109/FPT.2003.1275756},
  crossref = {conf/fpt/2003},
  author = {Mehrdad Eslami Dehkordi and Stephen Dean Brown}
}
@inproceedings{conf/fpt/JuliatoALD05,
  title = {A custom instruction approach for hardware and software implementations of finite field arithmetic over F263 using Gaussian normal bases},
  pages = {5-12},
  year = {2005},
  crossref = {conf/fpt/2005},
  booktitle = {FPT},
  author = {Marcio Juliato and Guido Araujo and Julio López and Ricardo Dahab}
}
@inproceedings{conf/fpt/WongSC02,
  title = {Alternatives in FPGA-based SAD implementations},
  pages = {449-452},
  year = {2002},
  booktitle = {FPT},
  doi = {10.1109/FPT.2002.1188733},
  crossref = {conf/fpt/2002},
  author = {Stephan Wong and Bastiaan Stougie and Sorin Cotofana}
}
@inproceedings{conf/fpt/ShuKG06,
  title = {FPGA accelerated tate pairing based cryptosystems over binary fields},
  pages = {173-180},
  year = {2006},
  booktitle = {FPT},
  doi = {10.1109/FPT.2006.270309},
  crossref = {conf/fpt/2006},
  author = {Chang Shu 0003 and Soonhak Kwon and Kris Gaj}
}
@inproceedings{conf/fpt/LiL14,
  title = {Hardware Trojan detection acceleration based on word-level statistical properties management},
  pages = {153-160},
  year = {2014},
  booktitle = {FPT},
  doi = {10.1109/FPT.2014.7082769},
  crossref = {conf/fpt/2014},
  author = {He Li and Qiang Liu}
}
@inproceedings{conf/fpt/TsutsumiTHPNNA07,
  title = {Overwrite Configuration Technique in Multicast Configuration Scheme for Dynamically Reconfigurable Processor Arrays},
  pages = {273-276},
  year = {2007},
  booktitle = {FPT},
  doi = {10.1109/FPT.2007.4439264},
  crossref = {conf/fpt/2007},
  author = {Satoshi Tsutsumi and Vasutan Tunbunheng and Yohei Hasegawa and Adepu Parimala and Takuro Nakamura and Takashi Nishimura and Hideharu Amano}
}
@inproceedings{conf/fpt/KinaneCMO05,
  title = {FPGA-Based Conformance Testing and System Prototyping of an MPEG-4 SA-DCT Hardware Accelerator},
  pages = {317-318},
  year = {2005},
  crossref = {conf/fpt/2005},
  booktitle = {FPT},
  author = {Andrew Kinane and Alan Casey and Valentin Muresan and Noel E. O'Connor}
}
@inproceedings{conf/fpt/HuynhLM10,
  title = {Efficient custom instructions generation for system-level design},
  pages = {445-448},
  year = {2010},
  booktitle = {FPT},
  doi = {10.1109/FPT.2010.5681456},
  crossref = {conf/fpt/2010},
  author = {Huynh Phung Huynh and Yun Liang and Tulika Mitra}
}
@inproceedings{conf/fpt/ParkPLBY14,
  title = {Scalable radio processor architecture for modern wireless communications},
  pages = {310-313},
  year = {2014},
  booktitle = {FPT},
  doi = {10.1109/FPT.2014.7082806},
  crossref = {conf/fpt/2014},
  author = {Young-Hwan Park and Keshava Prasad and Yeonbok Lee and Kitaek Bae and Ho Yang}
}
@inproceedings{conf/fpt/SalimDW04a,
  title = {FPGA implementation of a phased array DBF using polyphase filters},
  pages = {339-342},
  year = {2004},
  booktitle = {FPT},
  doi = {10.1109/FPT.2004.1393294},
  crossref = {conf/fpt/2004},
  author = {T. Salim and John C. Devlin and Jim Whittington}
}
@inproceedings{conf/fpt/YiW02,
  title = {FPGA-based system-level design framework based on the IRIS synthesis tool and System Generator},
  pages = {85-92},
  year = {2002},
  booktitle = {FPT},
  doi = {10.1109/FPT.2002.1188668},
  crossref = {conf/fpt/2002},
  author = {Ying Yi and Roger F. Woods}
}
@inproceedings{conf/fpt/SugimotoMKKMA13,
  title = {Artificial intelligence of Blokus Duo on FPGA using Cyber Work Bench},
  pages = {498-501},
  year = {2013},
  booktitle = {FPT},
  doi = {10.1109/FPT.2013.6718427},
  crossref = {conf/fpt/2013},
  author = {Naru Sugimoto and Takaaki Miyajima and Takuya Kuhara and Yuki Katuta and Takushi Mitsuichi and Hideharu Amano}
}
@inproceedings{conf/fpt/BaradaranD05,
  title = {Compiler-Directed Design Space Exploration for Caching and Prefetching Data in High-Level Synthesis},
  pages = {233-240},
  year = {2005},
  crossref = {conf/fpt/2005},
  booktitle = {FPT},
  author = {Nastaran Baradaran and Pedro C. Diniz}
}
@inproceedings{conf/fpt/ParkPM13,
  title = {Efficient execution of augmented reality applications on mobile programmable accelerators},
  pages = {176-183},
  year = {2013},
  booktitle = {FPT},
  doi = {10.1109/FPT.2013.6718350},
  crossref = {conf/fpt/2013},
  author = {Jason Jong Kyu Park and Yongjun Park and Scott A. Mahlke}
}
@inproceedings{conf/fpt/NiuCWL13,
  title = {Dynamic Stencil: Effective exploitation of run-time resources in reconfigurable clusters},
  pages = {214-221},
  year = {2013},
  booktitle = {FPT},
  doi = {10.1109/FPT.2013.6718356},
  crossref = {conf/fpt/2013},
  author = {Xinyu Niu and José Gabriel F. Coutinho and Yu Wang 0002 and Wayne Luk}
}
@inproceedings{conf/fpt/IchinomiyaTAKIS12,
  title = {Accelerated evaluation of SEU failure-in-time using frame-based partial reconfiguration},
  pages = {220-223},
  year = {2012},
  booktitle = {FPT},
  doi = {10.1109/FPT.2012.6412137},
  crossref = {conf/fpt/2012},
  author = {Yoshihiro Ichinomiya and Kohei Takano and Motoki Amagasaki and Morihiro Kuga and Masahiro Iida and Toshinori Sueyoshi}
}
@inproceedings{conf/fpt/VipinSGFK13,
  title = {System-level FPGA device driver with high-level synthesis support},
  pages = {128-135},
  year = {2013},
  booktitle = {FPT},
  doi = {10.1109/FPT.2013.6718342},
  crossref = {conf/fpt/2013},
  author = {Kizheppatt Vipin and Shanker Shreejith and Dulitha Gunasekera and Suhaib A. Fahmy and Nachiket Kapre}
}
@proceedings{conf/fpt/2011,
  editor = {Russell Tessier},
  title = {2011 International Conference on Field-Programmable Technology, FPT 2011, New Delhi, India, December 12-14, 2011},
  publisher = {IEEE},
  year = {2011},
  isbn = {978-1-4577-1741-3},
  url = {http://ieeexplore.ieee.org/xpl/mostRecentIssue.jsp?punumber=6126157},
  booktitle = {FPT},
  author = {}
}
@inproceedings{conf/fpt/AungLS10,
  title = {Performance estimation framework for FPGA-based processors},
  pages = {413-416},
  year = {2010},
  booktitle = {FPT},
  doi = {10.1109/FPT.2010.5681448},
  crossref = {conf/fpt/2010},
  author = {Yan Lin Aung and Siew Kei Lam and Thambipillai Srikanthan}
}
@inproceedings{conf/fpt/KlaiberBABS13,
  title = {A high-throughput FPGA architecture for parallel connected components analysis based on label reuse},
  pages = {302-305},
  year = {2013},
  booktitle = {FPT},
  doi = {10.1109/FPT.2013.6718372},
  crossref = {conf/fpt/2013},
  author = {Michael Klaiber and Donald G. Bailey and Silvia Ahmed and Yousef Baroud and Sven Simon}
}
@inproceedings{conf/fpt/GaffarMLCS02,
  title = {Floating-point bitwidth analysis via automatic differentiation},
  pages = {158-165},
  year = {2002},
  booktitle = {FPT},
  doi = {10.1109/FPT.2002.1188677},
  crossref = {conf/fpt/2002},
  author = {Altaf Abdul Gaffar and Oskar Mencer and Wayne Luk and Peter Y. K. Cheung and Nabeel Shirazi}
}
@inproceedings{conf/fpt/CoutinhoL03,
  title = {Source-directed transformations for hardware compilation},
  pages = {278-285},
  year = {2003},
  booktitle = {FPT},
  doi = {10.1109/FPT.2003.1275758},
  crossref = {conf/fpt/2003},
  author = {José Gabriel F. Coutinho and Wayne Luk}
}
@inproceedings{conf/fpt/LenartOGSE03,
  title = {Accelerating signal processing algorithms in digital holography using an FPGA platform},
  pages = {387-390},
  year = {2003},
  booktitle = {FPT},
  doi = {10.1109/FPT.2003.1275783},
  crossref = {conf/fpt/2003},
  author = {Thomas Lenart and Viktor Öwall and Mats Gustafsson and Mikael Sebesta and Peter Egelberg}
}
@inproceedings{conf/fpt/ChenM13,
  title = {Correction to "Graph Minor Approach for Application Mapping on CGRAs"},
  pages = {510},
  year = {2013},
  booktitle = {FPT},
  doi = {10.1109/FPT.2013.6718431},
  crossref = {conf/fpt/2013},
  author = {Liang Chen and Tulika Mitra}
}
@inproceedings{conf/fpt/FilhoKR08,
  title = {Evaluating the impact of customized instruction set on coarse grained reconfigurable arrays},
  pages = {233-240},
  year = {2008},
  booktitle = {FPT},
  doi = {10.1109/FPT.2008.4762388},
  crossref = {conf/fpt/2008},
  author = {Julio A. de Oliveira Filho and Tommy Kuhn and Wolfgang Rosenstiel}
}
@inproceedings{conf/fpt/UnnikrishnanVKGT13,
  title = {Accelerating iterative algorithms with asynchronous accumulative updates on FPGAs},
  pages = {66-73},
  year = {2013},
  booktitle = {FPT},
  doi = {10.1109/FPT.2013.6718332},
  crossref = {conf/fpt/2013},
  author = {Deepak Unnikrishnan and Sandesh Gubbi Virupaksha and Lekshmi Krishnan and Lixin Gao and Russell Tessier}
}
@inproceedings{conf/fpt/JarvinenTS04,
  title = {A scalable architecture for elliptic curve point multiplication},
  pages = {303-306},
  year = {2004},
  booktitle = {FPT},
  doi = {10.1109/FPT.2004.1393285},
  crossref = {conf/fpt/2004},
  author = {Kimmo Järvinen and Matti Tommiska and Jorma Skyttä}
}
@inproceedings{conf/fpt/HuangLLLY14,
  title = {Size aware placement for island style FPGAs},
  pages = {28-35},
  year = {2014},
  booktitle = {FPT},
  doi = {10.1109/FPT.2014.7082749},
  crossref = {conf/fpt/2014},
  author = {Junying Huang and Colin Yu Lin and Yang Liu and Zhihua Li and Haigang Yang}
}
@inproceedings{conf/fpt/KuoKXDM08,
  title = {ACS: An Addressless Configuration Support for efficient partial reconfigurations},
  pages = {161-168},
  year = {2008},
  booktitle = {FPT},
  doi = {10.1109/FPT.2008.4762379},
  crossref = {conf/fpt/2008},
  author = {Jenny Yi-Chun Kuo and Anderson Kuei-An Ku and Jingling Xue and Oliver Diessel and Usama Malik}
}
@inproceedings{conf/fpt/ZhaoBDPC07,
  title = {TAS-MRAM based Non-volatile FPGA logic circuit},
  pages = {153-160},
  year = {2007},
  booktitle = {FPT},
  doi = {10.1109/FPT.2007.4439244},
  crossref = {conf/fpt/2007},
  author = {Weisheng Zhao and Eric Belhaire and Bernard Dieny and Guillaume Prenat and Claude Chappert}
}
@inproceedings{conf/fpt/GaffarCC06a,
  title = {Modeling of glitch effects in FPGA based arithmetic circuits},
  pages = {349-352},
  year = {2006},
  booktitle = {FPT},
  doi = {10.1109/FPT.2006.270345},
  crossref = {conf/fpt/2006},
  author = {Altaf Abdul Gaffar and Jonathan A. Clarke and George A. Constantinides}
}
@inproceedings{conf/fpt/JunFAE12,
  title = {ZIP-IO: Architecture for application-specific compression of Big Data},
  pages = {343-351},
  year = {2012},
  booktitle = {FPT},
  doi = {10.1109/FPT.2012.6412159},
  crossref = {conf/fpt/2012},
  author = {Sang Woo Jun and Kermin Fleming and Michael Adler and Joel S. Emer}
}
@inproceedings{conf/fpt/KuboF02,
  title = {Debug methodology for arithmetic circuits on FPGAs},
  pages = {236-242},
  year = {2002},
  booktitle = {FPT},
  doi = {10.1109/FPT.2002.1188687},
  crossref = {conf/fpt/2002},
  author = {Masao Kubo and Masahiro Fujita}
}
@inproceedings{conf/fpt/MeeuwsSYB08,
  title = {High level quantitative interconnect estimation for Early Design Space Exploration},
  pages = {317-320},
  year = {2008},
  booktitle = {FPT},
  doi = {10.1109/FPT.2008.4762407},
  crossref = {conf/fpt/2008},
  author = {Roel Meeuws and Kamana Sigdel and Yana Yankova and Koen Bertels}
}
@inproceedings{conf/fpt/BaraNL14,
  title = {A dataflow system for anomaly detection and analysis},
  pages = {276-279},
  year = {2014},
  booktitle = {FPT},
  doi = {10.1109/FPT.2014.7082793},
  crossref = {conf/fpt/2014},
  author = {Andrei Bara and Xinyu Niu and Wayne Luk}
}
@inproceedings{conf/fpt/Chow13,
  title = {Why Put FPGAs in your CPU socket?},
  pages = {3},
  year = {2013},
  booktitle = {FPT},
  doi = {10.1109/FPT.2013.6718320},
  crossref = {conf/fpt/2013},
  author = {Paul Chow}
}
@inproceedings{conf/fpt/HuanD12,
  title = {FPGA optimized packet-switched NoC using split and merge primitives},
  pages = {47-52},
  year = {2012},
  booktitle = {FPT},
  doi = {10.1109/FPT.2012.6412110},
  crossref = {conf/fpt/2012},
  author = {Yutian Huan and André DeHon}
}
@inproceedings{conf/fpt/MiremadiSA02,
  title = {Speedup analysis in simulation-emulation co-operation},
  pages = {394-398},
  year = {2002},
  booktitle = {FPT},
  doi = {10.1109/FPT.2002.1188719},
  crossref = {conf/fpt/2002},
  author = {Seyed Ghassem Miremadi and Siavash Bayat Sarmadi and Ghazanfar Asadi}
}
@inproceedings{conf/fpt/IpLCCLSM02,
  title = {Strassen's matrix multiplication for customisable processors},
  pages = {453-456},
  year = {2002},
  booktitle = {FPT},
  doi = {10.1109/FPT.2002.1188734},
  crossref = {conf/fpt/2002},
  author = {Henry M. D. Ip and James D. Low and Peter Y. K. Cheung and George A. Constantinides and Wayne Luk and Shay Ping Seng and Paul Metzgen}
}
@inproceedings{conf/fpt/YangKH10,
  title = {An area-efficient dynamically reconfigurable Spatial Division Multiplexing network-on-chip with static throughput guarantee},
  pages = {389-392},
  year = {2010},
  booktitle = {FPT},
  doi = {10.1109/FPT.2010.5681443},
  crossref = {conf/fpt/2010},
  author = {Zhiyao Joseph Yang and Akash Kumar and Yajun Ha}
}
@inproceedings{conf/fpt/KwekSTZPD10,
  title = {FPGA-based video processing for a vision prosthesis},
  pages = {345-348},
  year = {2010},
  booktitle = {FPT},
  doi = {10.1109/FPT.2010.5681430},
  crossref = {conf/fpt/2010},
  author = {Benjamin Kwek and Freddie Sunarso and Melissa Teoh and Arrian van Zal and Philip Preston and Oliver Diessel}
}
@inproceedings{conf/fpt/ChoiBA13,
  title = {From software threads to parallel hardware in high-level synthesis for FPGAs},
  pages = {270-277},
  year = {2013},
  booktitle = {FPT},
  doi = {10.1109/FPT.2013.6718365},
  crossref = {conf/fpt/2013},
  author = {Jongsok Choi and Stephen Dean Brown and Jason Helge Anderson}
}
@inproceedings{conf/fpt/GaoSS10,
  title = {Impact of reconfigurable hardware on accelerating MPI_Reduce},
  pages = {29-36},
  year = {2010},
  booktitle = {FPT},
  doi = {10.1109/FPT.2010.5681537},
  crossref = {conf/fpt/2010},
  author = {Shanyuan Gao and Andrew G. Schmidt and Ron Sass}
}
@inproceedings{conf/fpt/KawanakaWN08,
  title = {A systolic regular expression pattern matching engine and its application to network intrusion detection},
  pages = {297-300},
  year = {2008},
  booktitle = {FPT},
  doi = {10.1109/FPT.2008.4762402},
  crossref = {conf/fpt/2008},
  author = {Yosuke Kawanaka and Shin'ichi Wakabayashi and Shinobu Nagayama}
}
@proceedings{conf/fpt/2008,
  editor = {Tarek A. El-Ghazawi},
  editor = {Yao-Wen Chang},
  editor = {Juinn-Dar Huang},
  editor = {Proshanta Saha},
  title = {2008 International Conference on Field-Programmable Technology, FPT 2008, Taipei, Taiwan, December 7-10, 2008},
  publisher = {IEEE},
  year = {2008},
  isbn = {978-1-4244-2796-3},
  url = {http://ieeexplore.ieee.org/xpl/mostRecentIssue.jsp?punumber=4740372},
  booktitle = {FPT},
  author = {}
}
@inproceedings{conf/fpt/MalikD04,
  title = {On the placement and granularity of FPGA configurations},
  pages = {161-168},
  year = {2004},
  booktitle = {FPT},
  doi = {10.1109/FPT.2004.1393264},
  crossref = {conf/fpt/2004},
  author = {Usama Malik and Oliver Diessel}
}
@inproceedings{conf/fpt/ZipfHSDG08,
  title = {An area-efficient FPGA realisation of a codebook-based image compression method},
  pages = {349-352},
  year = {2008},
  booktitle = {FPT},
  doi = {10.1109/FPT.2008.4762415},
  crossref = {conf/fpt/2008},
  author = {Peter Zipf and Heiko Hinkelmann and Hui Shao and Radu Dogaru and Manfred Glesner}
}
@inproceedings{conf/fpt/KajiwaraZAIKS14,
  title = {A novel three-dimensional FPGA architecture with high-speed serial communication links},
  pages = {306-309},
  year = {2014},
  booktitle = {FPT},
  doi = {10.1109/FPT.2014.7082805},
  crossref = {conf/fpt/2014},
  author = {Takuya Kajiwara and Qian Zhao and Motoki Amagasaki and Masahiro Iida and Morituro Kuga and Toshinori Sueyoshi}
}
@inproceedings{conf/fpt/DickinsonAHO05,
  title = {An FPGA-Based Infant Monitoring System},
  pages = {315-316},
  year = {2005},
  crossref = {conf/fpt/2005},
  booktitle = {FPT},
  author = {Patrick Dickinson and Kofi Appiah and Andrew Hunter and Stephen Ormston}
}
@inproceedings{conf/fpt/Bunton09,
  title = {ASKAP beamformer},
  pages = {13},
  year = {2009},
  booktitle = {FPT},
  doi = {10.1109/FPT.2009.5377601},
  crossref = {conf/fpt/2009},
  author = {John D. Bunton}
}
@inproceedings{conf/fpt/AngJLS11,
  title = {Spiking neural network-based auto-associative memory using FPGA interconnect delays},
  pages = {1-4},
  year = {2011},
  booktitle = {FPT},
  doi = {10.1109/FPT.2011.6132701},
  crossref = {conf/fpt/2011},
  author = {Chong H. Ang and Craig T. Jin and Philip Heng Wai Leong and André van Schaik}
}
@inproceedings{conf/fpt/KondaNMO07,
  title = {A Balanced Vector-Quantization Processor Eliminating Redundant Calculation for Real-Time Motion Picture Compression},
  pages = {325-328},
  year = {2007},
  booktitle = {FPT},
  doi = {10.1109/FPT.2007.4439277},
  crossref = {conf/fpt/2007},
  author = {Masahiro Konda and Takahiro Nakayama and Naoto Miyamoto and Tadahiro Ohmi}
}
@inproceedings{conf/fpt/Rahman13,
  title = {Recent advances in die stacking and 3D FPGA},
  pages = {1},
  year = {2013},
  booktitle = {FPT},
  doi = {10.1109/FPT.2013.6718318},
  crossref = {conf/fpt/2013},
  author = {Arif Rahman}
}
@inproceedings{conf/fpt/NojiriI03,
  title = {Seamless top-down flow for quick trial of HW/SW co-design},
  pages = {8-12},
  year = {2003},
  booktitle = {FPT},
  doi = {10.1109/FPT.2003.1275725},
  crossref = {conf/fpt/2003},
  author = {Naotoshi Nojiri and Tadatoshi Ishii}
}
@inproceedings{conf/fpt/Ehliar14,
  title = {Area efficient floating-point adder and multiplier with IEEE-754 compatible semantics},
  pages = {131-138},
  year = {2014},
  booktitle = {FPT},
  doi = {10.1109/FPT.2014.7082765},
  crossref = {conf/fpt/2014},
  author = {Andreas Ehliar}
}
@inproceedings{conf/fpt/Nuno-MagandaAT07,
  title = {High Performance Hardware Implementation of SpikeProp Learning: Potential and Tradeoffs},
  pages = {129-136},
  year = {2007},
  booktitle = {FPT},
  doi = {10.1109/FPT.2007.4439241},
  crossref = {conf/fpt/2007},
  author = {Marco Aurelio Nuño-Maganda and Miguel O. Arias-Estrada and Cesar Torres-Huitzil}
}
@inproceedings{conf/fpt/HironakaOA11,
  title = {The realtime image processing demonstration with CMA-1: An ultra low-power reconfigurable accelerator},
  pages = {1-4},
  year = {2011},
  booktitle = {FPT},
  doi = {10.1109/FPT.2011.6132686},
  crossref = {conf/fpt/2011},
  author = {Kazuei Hironaka and Nobuaki Ozaki and Hideharu Amano}
}
@inproceedings{conf/fpt/YukiMD13,
  title = {Derivation of efficient FSM from loop nests},
  pages = {286-293},
  year = {2013},
  booktitle = {FPT},
  doi = {10.1109/FPT.2013.6718367},
  crossref = {conf/fpt/2013},
  author = {Tomofumi Yuki and Antoine Morvan and Steven Derrien}
}
@inproceedings{conf/fpt/GaoSKF05,
  title = {Pipeline Scheduling for Array Based Reconfigurable Architectures Considering Interconnect Delays},
  pages = {137-144},
  year = {2005},
  crossref = {conf/fpt/2005},
  booktitle = {FPT},
  author = {Shanghua Gao and Kenshu Seto and Satoshi Komatsu and Masahiro Fujita}
}
@inproceedings{conf/fpt/KanS06,
  title = {Hardware channel model for ultra wideband systems},
  pages = {297-300},
  year = {2006},
  booktitle = {FPT},
  doi = {10.1109/FPT.2006.270332},
  crossref = {conf/fpt/2006},
  author = {Wen-Chih Kan and Gerald E. Sobelman}
}
@inproceedings{conf/fpt/WuDW10,
  title = {High performance and memory efficient implementation of matrix multiplication on FPGAs},
  pages = {134-137},
  year = {2010},
  booktitle = {FPT},
  doi = {10.1109/FPT.2010.5681769},
  crossref = {conf/fpt/2010},
  author = {Guiming Wu and Yong Dou and Miao Wang}
}
@inproceedings{conf/fpt/DassattiMNCP05,
  title = {High Performance Channel Model Hardware Emulator for 802.11n},
  pages = {303-304},
  year = {2005},
  crossref = {conf/fpt/2005},
  booktitle = {FPT},
  author = {Alberto Dassatti and Guido Masera and Mario Nicola and Andrea Concil and Angelo Poloni}
}
@inproceedings{conf/fpt/XuD06,
  title = {Robust and real-time automatic target recognition using partial hausdorff distance measure on reconfigurable hardware},
  pages = {25-32},
  year = {2006},
  booktitle = {FPT},
  doi = {10.1109/FPT.2006.270387},
  crossref = {conf/fpt/2006},
  author = {Jinbo Xu and Yong Dou}
}
@inproceedings{conf/fpt/XieWB07,
  title = {Asymmetric Multi-Processor Architecture for Reconfigurable System-on-Chip and Operating System Abstractions},
  pages = {41-48},
  year = {2007},
  booktitle = {FPT},
  doi = {10.1109/FPT.2007.4439230},
  crossref = {conf/fpt/2007},
  author = {Xin Xie and John A. Williams and Neil W. Bergmann}
}
@inproceedings{conf/fpt/MateosLE04,
  title = {Hardware/software co-simulation environment for CSoC with soft processors},
  pages = {445-448},
  year = {2004},
  booktitle = {FPT},
  doi = {10.1109/FPT.2004.1393321},
  crossref = {conf/fpt/2004},
  author = {Raúl Mateos and José Luis Lázaro and Felipe Espinosa}
}
@inproceedings{conf/fpt/LiuZ004,
  title = {FPGA implementation of hierarchical memory architecture for network processors},
  pages = {295-298},
  year = {2004},
  booktitle = {FPT},
  doi = {10.1109/FPT.2004.1393283},
  crossref = {conf/fpt/2004},
  author = {Zhen Liu and Kai Zheng and Bin Liu 0001}
}
@inproceedings{conf/fpt/HuangRYW14,
  title = {No zero padded sparse matrix-vector multiplication on FPGAs},
  pages = {290-291},
  year = {2014},
  booktitle = {FPT},
  doi = {10.1109/FPT.2014.7082800},
  crossref = {conf/fpt/2014},
  author = {Jiasen Huang and Junyan Ren and Wenbo Yin and Lingli Wang}
}
@inproceedings{conf/fpt/NegiDSO11,
  title = {Deep pipelined one-chip FPGA implementation of a real-time image-based human detection algorithm},
  pages = {1-8},
  year = {2011},
  booktitle = {FPT},
  doi = {10.1109/FPT.2011.6132679},
  crossref = {conf/fpt/2011},
  author = {Kazuhiro Negi and Keisuke Dohi and Yuichiro Shibata and Kiyoshi Oguri}
}
@inproceedings{conf/fpt/NakajimaW07,
  title = {A 62.5 ns holographic reconfiguration of an optically differential reconfigurable gate array},
  pages = {297-300},
  year = {2007},
  booktitle = {FPT},
  doi = {10.1109/FPT.2007.4439270},
  crossref = {conf/fpt/2007},
  author = {Mao Nakajima and Minoru Watanabe}
}
@inproceedings{conf/fpt/MaBJ08,
  title = {Optimised single pass connected components analysis},
  pages = {185-192},
  year = {2008},
  booktitle = {FPT},
  doi = {10.1109/FPT.2008.4762382},
  crossref = {conf/fpt/2008},
  author = {Ni Ma and Donald G. Bailey and Christopher T. Johnston}
}
@inproceedings{conf/fpt/DormaleBQ04,
  title = {An improved Montgomery modular inversion targeted for efficient implementation on FPGA},
  pages = {441-444},
  year = {2004},
  booktitle = {FPT},
  doi = {10.1109/FPT.2004.1393320},
  crossref = {conf/fpt/2004},
  author = {Guerric Meurice de Dormale and Philippe Bulens and Jean-Jacques Quisquater}
}
@inproceedings{conf/fpt/DehkordiB04,
  title = {Retiming aware clustering for sequential circuits},
  pages = {391-394},
  year = {2004},
  booktitle = {FPT},
  doi = {10.1109/FPT.2004.1393307},
  crossref = {conf/fpt/2004},
  author = {Mehrdad Eslami Dehkordi and Stephen Dean Brown}
}
@inproceedings{conf/fpt/SanoNAY08,
  title = {Evaluating power and energy consumption of FPGA-based custom computing machines for scientific floating-point computation},
  pages = {301-304},
  year = {2008},
  booktitle = {FPT},
  doi = {10.1109/FPT.2008.4762403},
  crossref = {conf/fpt/2008},
  author = {Kentaro Sano and Takeshi Nishikawa and Takayuki Aoki and Satoru Yamamoto}
}
@inproceedings{conf/fpt/RodriguezCS02,
  title = {Delivering error detection capabilities into a field programmable device: the HORUS processor case study},
  pages = {418-421},
  year = {2002},
  booktitle = {FPT},
  doi = {10.1109/FPT.2002.1188724},
  crossref = {conf/fpt/2002},
  author = {Francisco Rodríguez and José Carlos Campelo and Juan José Serrano}
}
@inproceedings{conf/fpt/YuSLLW08,
  title = {Optimizing coarse-grained units in floating point hybrid FPGA},
  pages = {57-64},
  year = {2008},
  booktitle = {FPT},
  doi = {10.1109/FPT.2008.4762366},
  crossref = {conf/fpt/2008},
  author = {Chi Wai Yu and Alastair M. Smith and Wayne Luk and Philip Heng Wai Leong and Steven J. E. Wilton}
}
@inproceedings{conf/fpt/CarreiraFT02,
  title = {A method of implementing bit-serial LDI ladder filters in FPGAs using JBits},
  pages = {433-436},
  year = {2002},
  booktitle = {FPT},
  doi = {10.1109/FPT.2002.1188728},
  crossref = {conf/fpt/2002},
  author = {Alex Carreira and Trevor W. Fox and Laurence E. Turner}
}
@inproceedings{conf/fpt/LeP10,
  title = {High-throughput IP-lookup supporting dynamic routing tables using FPGA},
  pages = {287-290},
  year = {2010},
  booktitle = {FPT},
  doi = {10.1109/FPT.2010.5681482},
  crossref = {conf/fpt/2010},
  author = {Hoang Le and Viktor K. Prasanna}
}
@inproceedings{conf/fpt/HsiehTL03,
  title = {Using FPGA to implement a n-channel arbitrary waveform generator with various add-on functions},
  pages = {296-298},
  year = {2003},
  booktitle = {FPT},
  doi = {10.1109/FPT.2003.1275761},
  crossref = {conf/fpt/2003},
  author = {Jen-Wei Hsieh and Guo-Ruey Tsai and Min-Chuan Lin}
}
@inproceedings{conf/fpt/GaluzziBV07,
  title = {The Spiral Search: A Linear Complexity Algorithm for the Generation of Convex MIMO Instruction-Set Extensions},
  pages = {337-340},
  year = {2007},
  booktitle = {FPT},
  doi = {10.1109/FPT.2007.4439280},
  crossref = {conf/fpt/2007},
  author = {Carlo Galuzzi and Koen Bertels and Stamatis Vassiliadis}
}
@inproceedings{conf/fpt/NakajimaW08,
  title = {An 11, 424-gate dynamic optically reconfigurable gate array VLSI},
  pages = {293-296},
  year = {2008},
  booktitle = {FPT},
  doi = {10.1109/FPT.2008.4762401},
  crossref = {conf/fpt/2008},
  author = {Mao Nakajima and Minoru Watanabe}
}
@inproceedings{conf/fpt/Arnold05,
  title = {S5: The Architecture and Development Flow of a Software Configurable Processor},
  pages = {121-128},
  year = {2005},
  crossref = {conf/fpt/2005},
  booktitle = {FPT},
  author = {Jeffrey M. Arnold}
}
@inproceedings{conf/fpt/BobdaMAHLT05,
  title = {The Erlangen Slot Machine: Increasing Flexibility in FPGA-Based Reconfigurable Platforms},
  pages = {37-42},
  year = {2005},
  crossref = {conf/fpt/2005},
  booktitle = {FPT},
  author = {Christophe Bobda and Mateusz Majer and Ali Ahmadinia and Thomas Haller and André Linarth and Jürgen Teich}
}
@inproceedings{conf/fpt/AsanoSM10,
  title = {An FPGA implementation of full-search variable block size motion estimation},
  pages = {399-402},
  year = {2010},
  booktitle = {FPT},
  doi = {10.1109/FPT.2010.5681445},
  crossref = {conf/fpt/2010},
  author = {Shuichi Asano and Zheng Zhi Shun and Tsutomu Maruyama}
}
@inproceedings{conf/fpt/Beckett09,
  title = {Towards a balanced ternary FPGA},
  pages = {46-53},
  year = {2009},
  booktitle = {FPT},
  doi = {10.1109/FPT.2009.5377659},
  crossref = {conf/fpt/2009},
  author = {Paul Beckett}
}
@inproceedings{conf/fpt/ToiNFKTFA13,
  title = {Optimizing time and space multiplexed computation in a dynamically reconfigurable processor},
  pages = {106-111},
  year = {2013},
  booktitle = {FPT},
  doi = {10.1109/FPT.2013.6718338},
  crossref = {conf/fpt/2013},
  author = {Takao Toi and Noritsugu Nakamura and Taro Fujii and Toshiro Kitaoka and Katsumi Togawa and Koichiro Furuta and Toru Awashima}
}
@inproceedings{conf/fpt/DehkordiB02,
  title = {The effect of cluster packing and node duplication control in delay driven clustering},
  pages = {227-233},
  year = {2002},
  booktitle = {FPT},
  doi = {10.1109/FPT.2002.1188686},
  crossref = {conf/fpt/2002},
  author = {Mehrdad Eslami Dehkordi and Stephen Dean Brown}
}
@inproceedings{conf/fpt/YozaMTKKWFISAYW13,
  title = {FPGA Blokus Duo Solver using a massively parallel architecture},
  pages = {494-497},
  year = {2013},
  booktitle = {FPT},
  doi = {10.1109/FPT.2013.6718426},
  crossref = {conf/fpt/2013},
  author = {Takashi Yoza and Retsu Moriwaki and Yuki Torigai and Yuki Kamikubo and Takayuki Kubota and Takahiro Watanabe and Takumi Fujimori and Hiroyuki Ito and Masato Seo and Kouta Akagi and Yuichiro Yamaji and Minoru Watanabe}
}
@inproceedings{conf/fpt/TatsumuraOY14,
  title = {A pure-CMOS nonvolatile multi-context configuration memory for dynamically reconfigurable FPGAs},
  pages = {215-222},
  year = {2014},
  booktitle = {FPT},
  doi = {10.1109/FPT.2014.7082778},
  crossref = {conf/fpt/2014},
  author = {Kosuke Tatsumura and Masato Oda and Shinichi Yasuda}
}
@inproceedings{conf/fpt/ChenS08,
  title = {An on-chip testbed that emulates runtime traffic and reduces design verification time for FPGA designs},
  pages = {361-364},
  year = {2008},
  booktitle = {FPT},
  doi = {10.1109/FPT.2008.4762418},
  crossref = {conf/fpt/2008},
  author = {Wayne Chen and Lesley Shannon}
}
@inproceedings{conf/fpt/Hopf03,
  title = {Comparing the bitstreams of applications specified in Hardware Join Java and HandelC},
  pages = {399-402},
  year = {2003},
  booktitle = {FPT},
  doi = {10.1109/FPT.2003.1275786},
  crossref = {conf/fpt/2003},
  author = {John Hopf}
}
@inproceedings{conf/fpt/TanidaM08,
  title = {An approach for downscaling images for real-time pattern detection},
  pages = {265-268},
  year = {2008},
  booktitle = {FPT},
  doi = {10.1109/FPT.2008.4762394},
  crossref = {conf/fpt/2008},
  author = {Yoshifumi Tanida and Tsutomu Maruyama}
}
@inproceedings{conf/fpt/SarmahA14,
  title = {A circuit to synchronize high speed serial communication channel},
  pages = {239-242},
  year = {2014},
  booktitle = {FPT},
  doi = {10.1109/FPT.2014.7082784},
  crossref = {conf/fpt/2014},
  author = {Mrinal J. Sarmah and Syed Azeemuddin}
}
@inproceedings{conf/fpt/BenkridBC02,
  title = {Design and implementation of a novel architecture for symmetric FIR filters with boundary handling on Xilinx Virtex FPGAs},
  pages = {356-359},
  year = {2002},
  booktitle = {FPT},
  doi = {10.1109/FPT.2002.1188710},
  crossref = {conf/fpt/2002},
  author = {Abdsamad Benkrid and Khaled Benkrid and Danny Crookes}
}
@inproceedings{conf/fpt/LeeM02,
  title = {A methodology for design of run-time reconfigurable systems},
  pages = {60-67},
  year = {2002},
  booktitle = {FPT},
  doi = {10.1109/FPT.2002.1188665},
  crossref = {conf/fpt/2002},
  author = {Gareth Lee and George Milne}
}
@inproceedings{conf/fpt/VenishettiA07,
  title = {A Highly Parallel FPGA based IEEE-754 Compliant Double-Precision Binary Floating-Point Multiplication Algorithm},
  pages = {145-152},
  year = {2007},
  booktitle = {FPT},
  doi = {10.1109/FPT.2007.4439243},
  crossref = {conf/fpt/2007},
  author = {Sandeep K. Venishetti and Ali Akoglu}
}
@inproceedings{conf/fpt/MarcosGLL06,
  title = {Automated design space exploration of FPGA-based FFT architectures based on area and power estimation},
  pages = {127-134},
  year = {2006},
  booktitle = {FPT},
  doi = {10.1109/FPT.2006.270303},
  crossref = {conf/fpt/2006},
  author = {Miguel A. Sánchez Marcos and Mario Garrido and Marisa López-Vallejo and Carlos A. López-Barrio}
}
@inproceedings{conf/fpt/StoicaGZFK02,
  title = {Evolution-based automated reconfiguration of field programmable analog devices},
  pages = {403-406},
  year = {2002},
  booktitle = {FPT},
  doi = {10.1109/FPT.2002.1188721},
  crossref = {conf/fpt/2002},
  author = {Adrian Stoica and Xin Guo and Ricardo Salem Zebulum and Michael I. Ferguson and Didier Keymeulen}
}
@inproceedings{conf/fpt/LangeM05,
  title = {Heuristics for Context-Caches in 2-Level Reconfigurable Architectures},
  pages = {293-294},
  year = {2005},
  crossref = {conf/fpt/2005},
  booktitle = {FPT},
  author = {Sebastian Lange and Martin Middendorf}
}
@inproceedings{conf/fpt/Rose06,
  title = {Invited Keynote 1: Closing the gap between FPGAs and ASICs},
  year = {2006},
  booktitle = {FPT},
  doi = {10.1109/FPT.2006.270375},
  crossref = {conf/fpt/2006},
  author = {Jonathan Rose}
}
@inproceedings{conf/fpt/GeLY006,
  title = {Sigma-delta based clock recovery using on-chip PLL in FPGA},
  pages = {135-140},
  year = {2006},
  booktitle = {FPT},
  doi = {10.1109/FPT.2006.270304},
  crossref = {conf/fpt/2006},
  author = {Ning Ge and Yuyu Liu and Huazhong Yang and Hui Wang 0004}
}
@inproceedings{conf/fpt/BsoulW12,
  title = {An FPGA with power-gated switch blocks},
  pages = {87-94},
  year = {2012},
  booktitle = {FPT},
  doi = {10.1109/FPT.2012.6412117},
  crossref = {conf/fpt/2012},
  author = {Assem A. M. Bsoul and Steven J. E. Wilton}
}
@inproceedings{conf/fpt/HussainPUCAVG14,
  title = {AMMC: Advanced Multi-Core Memory Controller},
  pages = {292-295},
  year = {2014},
  booktitle = {FPT},
  doi = {10.1109/FPT.2014.7082802},
  crossref = {conf/fpt/2014},
  author = {Tassadaq Hussain and Oscar Palomar and Osman S. Unsal and Adrián Cristal and Eduard Ayguadé and Mateo Valero and Shakaib A. Gursal}
}
@inproceedings{conf/fpt/OsborneCCLM07,
  title = {Instrumented Multi-Stage Word-Length Optimization},
  pages = {89-96},
  year = {2007},
  booktitle = {FPT},
  doi = {10.1109/FPT.2007.4439236},
  crossref = {conf/fpt/2007},
  author = {William G. Osborne and José Gabriel F. Coutinho and Ray C. C. Cheung and Wayne Luk and Oskar Mencer}
}
@inproceedings{conf/fpt/EilersSK03,
  title = {Architecture template with dynamic buffering for runtime reconfiguration of adaptive embedded communication systems},
  pages = {383-386},
  year = {2003},
  booktitle = {FPT},
  doi = {10.1109/FPT.2003.1275782},
  crossref = {conf/fpt/2003},
  author = {Dirk Eilers and Helmut Steckenbiller and Rudi Knorr}
}
@inproceedings{conf/fpt/DevadossPB11,
  title = {Architecture and tools for programmable QCA},
  pages = {1-4},
  year = {2011},
  booktitle = {FPT},
  doi = {10.1109/FPT.2011.6132689},
  crossref = {conf/fpt/2011},
  author = {Rajeswari Devadoss and Kolin Paul and M. Balakrishnan}
}
@inproceedings{conf/fpt/EiroaB11,
  title = {An analysis of ring oscillator PUF behavior on FPGAs},
  pages = {1-4},
  year = {2011},
  booktitle = {FPT},
  doi = {10.1109/FPT.2011.6132673},
  crossref = {conf/fpt/2011},
  author = {Susana Eiroa and Iluminada Baturone}
}
@inproceedings{conf/fpt/InggsFTL14,
  title = {Is high level synthesis ready for business? A computational finance case study},
  pages = {12-19},
  year = {2014},
  booktitle = {FPT},
  doi = {10.1109/FPT.2014.7082747},
  crossref = {conf/fpt/2014},
  author = {Gordon Inggs and Shane T. Fleming and David B. Thomas and Wayne Luk}
}
@proceedings{conf/fpt/2005,
  editor = {Gordon J. Brebner},
  editor = {Samarjit Chakraborty},
  editor = {Weng-Fai Wong},
  title = {Proceedings of the 2005 IEEE International Conference on Field-Programmable Technology, FPT 2005, 11-14 December 2005, Singagore},
  publisher = {IEEE},
  year = {2005},
  isbn = {0-7803-9407-0},
  booktitle = {FPT},
  author = {}
}
@inproceedings{conf/fpt/JeangCHHYY03,
  title = {Design of FPGA-based adaptive remote calibration control system},
  pages = {299-302},
  year = {2003},
  booktitle = {FPT},
  doi = {10.1109/FPT.2003.1275762},
  crossref = {conf/fpt/2003},
  author = {Yuan-Long Jeang and Liang-Bi Chen and Chia-Pin Huang and Yu-Hsiang Hsu and Ming-Yu Yeh and Kai-Ming Yang}
}
@inproceedings{conf/fpt/Wang10,
  title = {In search for better silicon and human efficiency},
  year = {2010},
  booktitle = {FPT},
  doi = {10.1109/FPT.2010.5681479},
  crossref = {conf/fpt/2010},
  author = {Albert Wang}
}
@inproceedings{conf/fpt/GrantL06,
  title = {Perturber: semi-synthetic circuit generation using ancestor control for testing incremental place and route},
  pages = {189-196},
  year = {2006},
  booktitle = {FPT},
  doi = {10.1109/FPT.2006.270311},
  crossref = {conf/fpt/2006},
  author = {David Grant and Guy Lemieux}
}
@inproceedings{conf/fpt/Master02,
  title = {The next big leap in reconfigurable systems},
  pages = {17-22},
  year = {2002},
  booktitle = {FPT},
  doi = {10.1109/FPT.2002.1188660},
  crossref = {conf/fpt/2002},
  author = {Paul Master}
}
@inproceedings{conf/fpt/MiyamotoO08,
  title = {Delay evaluation of 90nm CMOS multi-context FPGA with shift-register-type temporal communication module for large-scale circuit emulation},
  pages = {365-368},
  year = {2008},
  booktitle = {FPT},
  doi = {10.1109/FPT.2008.4762419},
  crossref = {conf/fpt/2008},
  author = {Naoto Miyamoto and Tadahiro Ohmi}
}
@inproceedings{conf/fpt/StefoSSS03,
  title = {High resolution ADPLL frequency synthesizer for FPGA-and ASIC-based applications},
  pages = {28-34},
  year = {2003},
  booktitle = {FPT},
  doi = {10.1109/FPT.2003.1275728},
  crossref = {conf/fpt/2003},
  author = {Riad Stefo and Jörg Schreiter and Jens-Uwe Schluessler and René Schüffny}
}
@inproceedings{conf/fpt/GibbM10,
  title = {OpenPipes: Making distributed hardware systems easier},
  pages = {381-384},
  year = {2010},
  booktitle = {FPT},
  doi = {10.1109/FPT.2010.5681423},
  crossref = {conf/fpt/2010},
  author = {Glen Gibb and Nick McKeown}
}
@inproceedings{conf/fpt/AibeY03,
  title = {Reconfigurable parallel comparation architecture and its application to IP packet filters},
  pages = {363-366},
  year = {2003},
  booktitle = {FPT},
  doi = {10.1109/FPT.2003.1275777},
  crossref = {conf/fpt/2003},
  author = {Noriyuki Aibe and Moritoshi Yasunaga}
}
@inproceedings{conf/fpt/SchulerC04,
  title = {Achieving wide frequency range in an analog FPGA},
  pages = {383-386},
  year = {2004},
  booktitle = {FPT},
  doi = {10.1109/FPT.2004.1393305},
  crossref = {conf/fpt/2004},
  author = {Erik Schüler and Luigi Carro}
}
@inproceedings{conf/fpt/AppiahH05,
  title = {A Single-Chip FPGA Implementation of Real-Time Adaptive Background Model},
  pages = {95-102},
  year = {2005},
  crossref = {conf/fpt/2005},
  booktitle = {FPT},
  author = {Kofi Appiah and Andrew Hunter}
}
@inproceedings{conf/fpt/ChaudhuriWC11,
  title = {Timing speculation in FPGAs: Probabilistic inference of data dependent failure rates},
  pages = {1-8},
  year = {2011},
  booktitle = {FPT},
  doi = {10.1109/FPT.2011.6132706},
  crossref = {conf/fpt/2011},
  author = {Sumanta Chaudhuri and Justin S. Wong and Peter Y. K. Cheung}
}
@inproceedings{conf/fpt/Tahoori02,
  title = {Diagnosis of open defects in FPGA interconnect},
  pages = {328-331},
  year = {2002},
  booktitle = {FPT},
  doi = {10.1109/FPT.2002.1188703},
  crossref = {conf/fpt/2002},
  author = {Mehdi Baradaran Tahoori}
}
@inproceedings{conf/fpt/KasperSS10,
  title = {A stochastic method for security evaluation of cryptographic FPGA implementations},
  pages = {146-153},
  year = {2010},
  booktitle = {FPT},
  doi = {10.1109/FPT.2010.5681772},
  crossref = {conf/fpt/2010},
  author = {Michael Kasper and Werner Schindler and Marc Stöttinger}
}
@inproceedings{conf/fpt/OzakiYSIKANUNK11,
  title = {Cool Mega-Array: A highly energy efficient reconfigurable accelerator},
  pages = {1-8},
  year = {2011},
  booktitle = {FPT},
  doi = {10.1109/FPT.2011.6132668},
  crossref = {conf/fpt/2011},
  author = {Nobuaki Ozaki and Yoshihiro Yasuda and Yoshiki Saito and Daisuke Ikebuchi and Masayuki Kimura and Hideharu Amano and Hiroshi Nakamura and Kimiyoshi Usami and Mitaro Namiki and Masaaki Kondo}
}
@inproceedings{conf/fpt/ChinW07,
  title = {Memory Footprint Reduction for FPGA Routing Algorithms},
  pages = {1-8},
  year = {2007},
  booktitle = {FPT},
  doi = {10.1109/FPT.2007.4439225},
  crossref = {conf/fpt/2007},
  author = {Scott Y. L. Chin and Steven J. E. Wilton}
}
@inproceedings{conf/fpt/YabuuchiK10,
  title = {Evaluation of FPGA design guardband caused by inhomogeneous NBTI degradation considering process variations},
  pages = {417-420},
  year = {2010},
  booktitle = {FPT},
  doi = {10.1109/FPT.2010.5681449},
  crossref = {conf/fpt/2010},
  author = {Michitarou Yabuuchi and Kazutoshi Kobayashi}
}
@inproceedings{conf/fpt/CrosthwaiteWS11,
  title = {A unified emulation/simulation environment for reconfigurable system-on-chip development},
  pages = {1-8},
  year = {2011},
  booktitle = {FPT},
  doi = {10.1109/FPT.2011.6132690},
  crossref = {conf/fpt/2011},
  author = {Peter Crosthwaite and John W. Williams and Peter Sutton}
}
@inproceedings{conf/fpt/CogginsTHZ07,
  title = {An FPGA Based Travelling-Wave Fault Location System},
  pages = {277-280},
  year = {2007},
  booktitle = {FPT},
  doi = {10.1109/FPT.2007.4439265},
  crossref = {conf/fpt/2007},
  author = {David P. Coggins and David W. P. Thomas and Barrie Hayes-Gill and Yiqun Zhu}
}
@inproceedings{conf/fpt/ChristiansenKBR06,
  title = {Decoy circuits for FPGA design protection},
  pages = {373-376},
  year = {2006},
  booktitle = {FPT},
  doi = {10.1109/FPT.2006.270351},
  crossref = {conf/fpt/2006},
  author = {Bradley D. Christiansen and Yong C. Kim and Robert W. Bennington and Christopher J. Ristich}
}
@inproceedings{conf/fpt/ShreejithFL13,
  title = {Accelerating validation of time-triggered automotive systems on FPGAs},
  pages = {4-11},
  year = {2013},
  booktitle = {FPT},
  doi = {10.1109/FPT.2013.6718322},
  crossref = {conf/fpt/2013},
  author = {Shanker Shreejith and Suhaib A. Fahmy and Martin Lukasiewycz}
}
@inproceedings{conf/fpt/BeuchatOY10,
  title = {Compact implementations of BLAKE-32 and BLAKE-64 on FPGA},
  pages = {170-177},
  year = {2010},
  booktitle = {FPT},
  doi = {10.1109/FPT.2010.5681776},
  crossref = {conf/fpt/2010},
  author = {Jean-Luc Beuchat and Eiji Okamoto and Teppei Yamazaki}
}
@inproceedings{conf/fpt/SourdisNVBTG11,
  title = {Reconfigurable acceleration and dynamic partial self-reconfiguration in general purpose computing},
  pages = {1-8},
  year = {2011},
  booktitle = {FPT},
  doi = {10.1109/FPT.2011.6132666},
  crossref = {conf/fpt/2011},
  author = {Ioannis Sourdis and Abhijit Nandy and Venkatasubramanian Viswanathan and Anthony Brandon and Dimitris Theodoropoulos and Georgi Gaydadjiev}
}
@inproceedings{conf/fpt/BeyrouthyRFRCGDH07,
  title = {A Novel Asynchronous e-FPGA Architecture for Security Applications},
  pages = {369-372},
  year = {2007},
  booktitle = {FPT},
  doi = {10.1109/FPT.2007.4439288},
  crossref = {conf/fpt/2007},
  author = {Taha Beyrouthy and Alin Razafindraibe and Laurent Fesquet and Marc Renaudin and Sumanta Chaudhuri and Sylvain Guilley and Jean-Luc Danger and Philippe Hoogvorst}
}
@inproceedings{conf/fpt/ShuGE05,
  title = {Low Latency Elliptic Curve Cryptography Accelerators for NIST Curves Over Binary Fields},
  pages = {309-310},
  year = {2005},
  crossref = {conf/fpt/2005},
  booktitle = {FPT},
  author = {Chang Shu 0003 and Kris Gaj and Tarek A. El-Ghazawi}
}
@inproceedings{conf/fpt/KwonSPPWJR13,
  title = {Mobile GPU shader processor based on non-blocking Coarse Grained Reconfigurable Arrays architecture},
  pages = {198-205},
  year = {2013},
  booktitle = {FPT},
  doi = {10.1109/FPT.2013.6718353},
  crossref = {conf/fpt/2013},
  author = {Kwontaek Kwon and Sungjin Son and Jeong-Soo Park and Jeongae Park and Sangoak Woo and Seokyoon Jung and Soojung Ryu}
}
@inproceedings{conf/fpt/OgawaOOYNFHASO10,
  title = {A datapath classification method for FPGA-based scientific application accelerator systems},
  pages = {441-444},
  year = {2010},
  booktitle = {FPT},
  doi = {10.1109/FPT.2010.5681455},
  crossref = {conf/fpt/2010},
  author = {Yui Ogawa and Tomonori Ooya and Yasunori Osana and Masato Yoshimi and Yuri Nishikawa and Akira Funahashi and Noriko Hiroi and Hideharu Amano and Yuichiro Shibata and Kiyoshi Oguri}
}
@inproceedings{conf/fpt/MossZFL14,
  title = {An FPGA-based spectral anomaly detection system},
  pages = {175-182},
  year = {2014},
  booktitle = {FPT},
  doi = {10.1109/FPT.2014.7082772},
  crossref = {conf/fpt/2014},
  author = {Duncan J. M. Moss and Zhe Zhang and Nicholas J. Fraser and Philip H. W. Leong}
}
@inproceedings{conf/fpt/KhawamA04,
  title = {Switch-box design for synthesizable coarse-grain arrays for system-on-chip applications},
  pages = {465-468},
  year = {2004},
  booktitle = {FPT},
  doi = {10.1109/FPT.2004.1393326},
  crossref = {conf/fpt/2004},
  author = {Sami Khawam and Tughrul Arslan}
}
@proceedings{conf/fpt/2002,
  title = {Proceedings of the 2002 IEEE International Conference on Field-Programmable Technology, FPT 2002, Hong Kong, China, December 16-18, 2002},
  publisher = {IEEE},
  year = {2002},
  isbn = {0-7803-7574-2},
  url = {http://ieeexplore.ieee.org/xpl/mostRecentIssue.jsp?punumber=8456},
  booktitle = {FPT},
  author = {}
}
@inproceedings{conf/fpt/ProcterHGBA13,
  title = {Semantics-directed machine architecture in ReWire},
  pages = {446-449},
  year = {2013},
  booktitle = {FPT},
  doi = {10.1109/FPT.2013.6718410},
  crossref = {conf/fpt/2013},
  author = {Adam M. Procter and William L. Harrison and Ian Graves and Michela Becchi and Gerard Allwein}
}
@inproceedings{conf/fpt/LeeCJSWWH12,
  title = {Heterogeneous configuration memory scrubbing for soft error mitigation in FPGAs},
  pages = {23-28},
  year = {2012},
  booktitle = {FPT},
  doi = {10.1109/FPT.2012.6412105},
  crossref = {conf/fpt/2012},
  author = {Ju-Yueh Lee and Cheng-Ru Chang and Naifeng Jing and Juexiao Su and Shi-Jie Wen and Rick Wong and Lei He}
}
@inproceedings{conf/fpt/MataiMWWK12,
  title = {Designing a hardware in the loop wireless digital channel emulator for software defined radio},
  pages = {206-214},
  year = {2012},
  booktitle = {FPT},
  doi = {10.1109/FPT.2012.6412135},
  crossref = {conf/fpt/2012},
  author = {Janarbek Matai and Pingfan Meng and Lingjuan Wu and Brad T. Weals and Ryan Kastner}
}
@inproceedings{conf/fpt/ShanZJATFGRCJ11,
  title = {FPGA implementation of reconfigurable ADPLL network for distributed clock generation},
  pages = {1-4},
  year = {2011},
  booktitle = {FPT},
  doi = {10.1109/FPT.2011.6132670},
  crossref = {conf/fpt/2011},
  author = {Chuan Shan and Eldar Zianbetov and Mohammad Javidan and François Anceau and Mehdi Terosiet and Sylvain Feruglio and Dimitri Galayko and Olivier Romain and Éric Colinet and Jérôme Juillard}
}
@inproceedings{conf/fpt/QiaoXXYHGZ14,
  title = {Network recorder and player: FPGA-based network traffic capture and replay},
  pages = {342-345},
  year = {2014},
  booktitle = {FPT},
  doi = {10.1109/FPT.2014.7082815},
  crossref = {conf/fpt/2014},
  author = {Siyi Qiao and Chen Xu and Lei Xie and Ji Yang and Chengchen Hu and Xiaohong Guan and Jianhua Zou}
}
@inproceedings{conf/fpt/ChengW14,
  title = {Architectural synthesis of computational pipelines with decoupled memory access},
  pages = {83-90},
  year = {2014},
  booktitle = {FPT},
  doi = {10.1109/FPT.2014.7082758},
  crossref = {conf/fpt/2014},
  author = {Shaoyi Cheng and John Wawrzynek}
}
@inproceedings{conf/fpt/KapreD11,
  title = {VLIW-SCORE: Beyond C for sequential control of SPICE FPGA acceleration},
  pages = {1-9},
  year = {2011},
  booktitle = {FPT},
  doi = {10.1109/FPT.2011.6132678},
  crossref = {conf/fpt/2011},
  author = {Nachiket Kapre and André DeHon}
}
@inproceedings{conf/fpt/GaillardonJRBCPO10,
  title = {Phase-change-memory-based storage elements for configurable logic},
  pages = {17-20},
  year = {2010},
  booktitle = {FPT},
  doi = {10.1109/FPT.2010.5681535},
  crossref = {conf/fpt/2010},
  author = {Pierre-Emmanuel Gaillardon and M. Haykel Ben Jamaa and Marina Reyboz and Giovanni Beneventi and Fabien Clermidy and Luca Perniola and Ian O'Connor}
}
@inproceedings{conf/fpt/LamCLL08,
  title = {Unrolling-based loop mapping and scheduling},
  pages = {321-324},
  year = {2008},
  booktitle = {FPT},
  doi = {10.1109/FPT.2008.4762408},
  crossref = {conf/fpt/2008},
  author = {Yuet Ming Lam and José Gabriel F. Coutinho and Wayne Luk and Philip Heng Wai Leong}
}
@inproceedings{conf/fpt/BaoJFS11,
  title = {A reconfigurable macro-pipelined systolic accelerator architecture},
  pages = {1-6},
  year = {2011},
  booktitle = {FPT},
  doi = {10.1109/FPT.2011.6132702},
  crossref = {conf/fpt/2011},
  author = {Wenqi Bao and Jiang Jiang and Yuzhuo Fu and Qing Sun}
}
@inproceedings{conf/fpt/SeveranceL12,
  title = {VENICE: A compact vector processor for FPGA applications},
  pages = {261-268},
  year = {2012},
  booktitle = {FPT},
  doi = {10.1109/FPT.2012.6412146},
  crossref = {conf/fpt/2012},
  author = {Aaron Severance and Guy Lemieux}
}
@inproceedings{conf/fpt/FarisiHS14,
  title = {Reducing the overhead of dynamic partial reconfiguration for multi-mode circuits},
  pages = {282-283},
  year = {2014},
  booktitle = {FPT},
  doi = {10.1109/FPT.2014.7082796},
  crossref = {conf/fpt/2014},
  author = {Brahim Al Farisi and Karel Heyse and Dirk Stroobandt}
}
@inproceedings{conf/fpt/HoriMT04,
  title = {A tsume-shogi processor based on reconfigurable hardware},
  pages = {347-350},
  year = {2004},
  booktitle = {FPT},
  doi = {10.1109/FPT.2004.1393296},
  crossref = {conf/fpt/2004},
  author = {Yohei Hori and Tsutomu Maruyama and Kenji Toda}
}
@inproceedings{conf/fpt/BorhanifarZ14,
  title = {Optimize MinMax algorithm to solve Blokus Duo game by HDL},
  pages = {362-365},
  year = {2014},
  booktitle = {FPT},
  doi = {10.1109/FPT.2014.7082821},
  crossref = {conf/fpt/2014},
  author = {Hossein Borhanifar and Seyed Peyman Zolnouri}
}
@inproceedings{conf/fpt/YeRL02,
  title = {Synthesizing datapath circuits for FPGAs with emphasis on area minimization},
  pages = {219-226},
  year = {2002},
  booktitle = {FPT},
  doi = {10.1109/FPT.2002.1188685},
  crossref = {conf/fpt/2002},
  author = {Andy Ye and Jonathan Rose and David M. Lewis}
}
@inproceedings{conf/fpt/MorvanDQ11,
  title = {Efficient nested loop pipelining in high level synthesis using polyhedral bubble insertion},
  pages = {1-10},
  year = {2011},
  booktitle = {FPT},
  doi = {10.1109/FPT.2011.6132715},
  crossref = {conf/fpt/2011},
  author = {Antoine Morvan and Steven Derrien and Patrice Quinton}
}
@inproceedings{conf/fpt/IturbeBAMA10,
  title = {ATB: Area-Time response Balancing algorithm for scheduling real-time hardware tasks},
  pages = {224-232},
  year = {2010},
  booktitle = {FPT},
  doi = {10.1109/FPT.2010.5681494},
  crossref = {conf/fpt/2010},
  author = {Xabier Iturbe and Khaled Benkrid and Tughrul Arslan and Imanol Martinez and Mikel Azkarate-askasua}
}
@inproceedings{conf/fpt/ClarkS03,
  title = {A pattern-matching co-processor for network intrusion detection systems},
  pages = {68-74},
  year = {2003},
  booktitle = {FPT},
  doi = {10.1109/FPT.2003.1275733},
  crossref = {conf/fpt/2003},
  author = {Christopher R. Clark and David E. Schimmel}
}
@inproceedings{conf/fpt/MiyazakiMTH02,
  title = {Real-time packet editing using reconfigurable hardware for active networking},
  pages = {26-33},
  year = {2002},
  booktitle = {FPT},
  doi = {10.1109/FPT.2002.1188661},
  crossref = {conf/fpt/2002},
  author = {Toshiaki Miyazaki and Takahiro Murooka and Noriyuki Takahashi and Masashi Hashimoto}
}
@inproceedings{conf/fpt/DeHonM13,
  title = {Exploiting partially defective LUTs: Why you don't need perfect fabrication},
  pages = {12-19},
  year = {2013},
  booktitle = {FPT},
  doi = {10.1109/FPT.2013.6718323},
  crossref = {conf/fpt/2013},
  author = {André DeHon and Nikil Mehta}
}
@inproceedings{conf/fpt/KurekL12,
  title = {Parametric reconfigurable designs with Machine Learning Optimizer},
  pages = {109-112},
  year = {2012},
  booktitle = {FPT},
  doi = {10.1109/FPT.2012.6412120},
  crossref = {conf/fpt/2012},
  author = {Maciej Kurek and Wayne Luk}
}
@inproceedings{conf/fpt/JongSBT14,
  title = {FPGA-accelerated Monte-Carlo integration using stratified sampling and Brownian bridges},
  pages = {68-75},
  year = {2014},
  booktitle = {FPT},
  doi = {10.1109/FPT.2014.7082755},
  crossref = {conf/fpt/2014},
  author = {Mark de Jong and Vlad Mihai Sima and Koen Bertels and David Thomas}
}
@inproceedings{conf/fpt/MiltonKWL14,
  title = {Development productivity in implementing a complex heterogeneous computing application},
  pages = {322-325},
  year = {2014},
  booktitle = {FPT},
  doi = {10.1109/FPT.2014.7082809},
  crossref = {conf/fpt/2014},
  author = {Anthony Milton and David A. Kearney and Sebastien C. Wong and Simon Lemmo}
}
@inproceedings{conf/fpt/AndresRGG06,
  title = {FADES: a fault emulation tool for fast dependability assessment},
  pages = {221-228},
  year = {2006},
  booktitle = {FPT},
  doi = {10.1109/FPT.2006.270315},
  crossref = {conf/fpt/2006},
  author = {David de Andrés and Juan Carlos Ruiz and Daniel Gil and Pedro J. Gil}
}
@inproceedings{conf/fpt/WatanabeMYKTNYUAW11,
  title = {An FPGA Connect6 Solver with a two-stage pipelined evaluation},
  pages = {1-4},
  year = {2011},
  booktitle = {FPT},
  doi = {10.1109/FPT.2011.6133249},
  crossref = {conf/fpt/2011},
  author = {Takahiro Watanabe and Retsu Moriwaki and Yuichiro Yamaji and Yuki Kamikubo and Yuki Torigai and Yuki Nihira and Takashi Yoza and Yumiko Ueno and Yuji Aoyama and Minoru Watanabe}
}
@inproceedings{conf/fpt/SuzukiM11,
  title = {Variable and clause elimination in SAT problems using an FPGA},
  pages = {1-8},
  year = {2011},
  booktitle = {FPT},
  doi = {10.1109/FPT.2011.6132681},
  crossref = {conf/fpt/2011},
  author = {Masayuki Suzuki and Tsutomu Maruyama}
}
@inproceedings{conf/fpt/BlockM13,
  title = {A hardware acceleration of a phylogenetic tree reconstruction with maximum parsimony algorithm using FPGA},
  pages = {318-321},
  year = {2013},
  booktitle = {FPT},
  doi = {10.1109/FPT.2013.6718376},
  crossref = {conf/fpt/2013},
  author = {Henry Block and Tsutomu Maruyama}
}
@inproceedings{conf/fpt/Wakabayashi13,
  title = {Reconfigurable chip advantage compared with GPGPU from the compiler perspective},
  pages = {2},
  year = {2013},
  booktitle = {FPT},
  doi = {10.1109/FPT.2013.6718319},
  crossref = {conf/fpt/2013},
  author = {Kazutoshi Wakabayashi}
}
@inproceedings{conf/fpt/DavisC13,
  title = {Datapath fault tolerance for parallel accelerators},
  pages = {366-369},
  year = {2013},
  booktitle = {FPT},
  doi = {10.1109/FPT.2013.6718389},
  crossref = {conf/fpt/2013},
  author = {James J. Davis and Peter Y. K. Cheung}
}
@inproceedings{conf/fpt/BharadwajKBB05,
  title = {FPGA Architecture for Standby Power Management},
  pages = {181-188},
  year = {2005},
  crossref = {conf/fpt/2005},
  booktitle = {FPT},
  author = {Rajarshee P. Bharadwaj and Rajan Konar and Dinesh Bhatia and Poras T. Balsara}
}
@inproceedings{conf/fpt/DasW11,
  title = {Accelerated FPGA architecture design: Capabilities and limitations of analytical models},
  pages = {1-8},
  year = {2011},
  booktitle = {FPT},
  doi = {10.1109/FPT.2011.6132684},
  crossref = {conf/fpt/2011},
  author = {Joydip Das and Steven J. E. Wilton}
}
@inproceedings{conf/fpt/SeetharamanV07,
  title = {SOC implementation of wave-pipelined circuits},
  pages = {9-16},
  year = {2007},
  booktitle = {FPT},
  doi = {10.1109/FPT.2007.4439226},
  crossref = {conf/fpt/2007},
  author = {Gopalakrishnan Seetharaman and Balasubramanian Venkataramani}
}
@inproceedings{conf/fpt/MerhebiM04,
  title = {A scalable and pipelined FPGA implementation of an OC192 WF scheduler},
  pages = {395-398},
  year = {2004},
  booktitle = {FPT},
  doi = {10.1109/FPT.2004.1393308},
  crossref = {conf/fpt/2004},
  author = {Abdallah Merhebi and Otmane Aït Mohamed}
}
@inproceedings{conf/fpt/HuangHK03,
  title = {Reconfigurable real-time address trace compressor for embedded microprocessors},
  pages = {196-203},
  year = {2003},
  booktitle = {FPT},
  doi = {10.1109/FPT.2003.1275748},
  crossref = {conf/fpt/2003},
  author = {Shyh-Ming Huang and Ing-Jer Huang and Chung-Fu Kao}
}
@inproceedings{conf/fpt/JungkSGRH12,
  title = {Side-channel resistant AES architecture utilizing randomized composite field representations},
  pages = {125-128},
  year = {2012},
  booktitle = {FPT},
  doi = {10.1109/FPT.2012.6412123},
  crossref = {conf/fpt/2012},
  author = {Bernhard Jungk and Marc Stöttinger and Jan Gampe and Steffen Reith and Sorin A. Huss}
}
@inproceedings{conf/fpt/TaoKS03,
  title = {Bayesian digital terrain model reconstruction on Virtex-II FPGA},
  pages = {307-310},
  year = {2003},
  booktitle = {FPT},
  doi = {10.1109/FPT.2003.1275764},
  crossref = {conf/fpt/2003},
  author = {Han Tao and Toh Lik Khoong and Chai Geok Ling Serena}
}
@inproceedings{conf/fpt/MuhlbachK10,
  title = {An FPGA-based scalable platform for high-speed malware collection in large IP networks},
  pages = {474-478},
  year = {2010},
  booktitle = {FPT},
  doi = {10.1109/FPT.2010.5681462},
  crossref = {conf/fpt/2010},
  author = {Sascha Mühlbach and Andreas Koch 0001}
}
@inproceedings{conf/fpt/UtanWN10,
  title = {An FPGA-based text search engine for approximate regular expression matching},
  pages = {184-191},
  year = {2010},
  booktitle = {FPT},
  doi = {10.1109/FPT.2010.5681791},
  crossref = {conf/fpt/2010},
  author = {Yuichiro Utan and Shin'ichi Wakabayashi and Shinobu Nagayama}
}
@inproceedings{conf/fpt/LiuS14,
  title = {HW acceleration of multiple applications on a single FPGA},
  pages = {284-285},
  year = {2014},
  booktitle = {FPT},
  doi = {10.1109/FPT.2014.7082797},
  crossref = {conf/fpt/2014},
  author = {Yidi Liu and Benjamin Carrión Schäfer}
}
@inproceedings{conf/fpt/KochT10,
  title = {Routing optimizations for component-based system design and partial run-time reconfiguration on FPGAs},
  pages = {460-464},
  year = {2010},
  booktitle = {FPT},
  doi = {10.1109/FPT.2010.5681459},
  crossref = {conf/fpt/2010},
  author = {Dirk Koch and Jim Tørresen}
}
@inproceedings{conf/fpt/0002LM06,
  title = {Interconnect driver design for long wires in field-programmable gate arrays},
  pages = {89-96},
  year = {2006},
  booktitle = {FPT},
  doi = {10.1109/FPT.2006.270299},
  crossref = {conf/fpt/2006},
  author = {Edmund Lee 0002 and Guy Lemieux and Shahriar Mirabbasi}
}
@inproceedings{conf/fpt/BanerjeeBND06,
  title = {Minimizing peak power for application chains on architectures with partial dynamic reconfiguration},
  pages = {273-276},
  year = {2006},
  booktitle = {FPT},
  doi = {10.1109/FPT.2006.270326},
  crossref = {conf/fpt/2006},
  author = {Sudarshan Banerjee and Elaheh Bozorgzadeh and Juanjo Noguera and Nikil Dutt}
}
@inproceedings{conf/fpt/SariP11,
  title = {Scrubbing-based SEU mitigation approach for Systems-on-Programmable-Chips},
  pages = {1-8},
  year = {2011},
  booktitle = {FPT},
  doi = {10.1109/FPT.2011.6132703},
  crossref = {conf/fpt/2011},
  author = {Aitzan Sari and Mihalis Psarakis}
}
@inproceedings{conf/fpt/ReddyCSKN04,
  title = {A novel CLB architecture to detect and correct SEU in LUTs of SRAM-based FPGAs},
  pages = {121-128},
  year = {2004},
  booktitle = {FPT},
  doi = {10.1109/FPT.2004.1393259},
  crossref = {conf/fpt/2004},
  author = {E. Syam Sundar Reddy and Vikram Chandrasekhar and Milagros Sashikánth and V. Kamakoti and Vijaykrishnan Narayanan}
}
@inproceedings{conf/fpt/PapadonikolakisB10,
  title = {A novel FPGA-based SVM classifier},
  pages = {283-286},
  year = {2010},
  booktitle = {FPT},
  doi = {10.1109/FPT.2010.5681485},
  crossref = {conf/fpt/2010},
  author = {Markos Papadonikolakis and Christos-Savvas Bouganis}
}
@inproceedings{conf/fpt/LeeLLC02,
  title = {Incremental programming for reconfigurable engines},
  pages = {411-415},
  year = {2002},
  booktitle = {FPT},
  doi = {10.1109/FPT.2002.1188723},
  crossref = {conf/fpt/2002},
  author = {Dong-U Lee and T. K. Lee and Wayne Luk and Peter Y. K. Cheung}
}
@inproceedings{conf/fpt/LeeDLC03,
  title = {High-level language extensions for run-time reconfigurable systems},
  pages = {144-151},
  year = {2003},
  booktitle = {FPT},
  doi = {10.1109/FPT.2003.1275742},
  crossref = {conf/fpt/2003},
  author = {T. K. Lee and Arran Derbyshire and Wayne Luk and Peter Y. K. Cheung}
}
@inproceedings{conf/fpt/SedcoleC06,
  title = {Within-die delay variability in 90nm FPGAs and beyond},
  pages = {97-104},
  year = {2006},
  booktitle = {FPT},
  doi = {10.1109/FPT.2006.270300},
  crossref = {conf/fpt/2006},
  author = {N. Pete Sedcole and Peter Y. K. Cheung}
}
@inproceedings{conf/fpt/HinkelbeinM02,
  title = {Reconfigurable hardware control software using anonymous libraries},
  pages = {426-428},
  year = {2002},
  booktitle = {FPT},
  doi = {10.1109/FPT.2002.1188726},
  crossref = {conf/fpt/2002},
  author = {Christian Hinkelbein and Reinhard Männer}
}
@inproceedings{conf/fpt/TodmanBL12,
  title = {Verification of streaming hardware and software codesigns},
  pages = {147-150},
  year = {2012},
  booktitle = {FPT},
  doi = {10.1109/FPT.2012.6412127},
  crossref = {conf/fpt/2012},
  author = {Tim Todman and Peter Böhm and Wayne Luk}
}
@inproceedings{conf/fpt/SarkarASSF10,
  title = {SEU tolerant SRAM for FPGA applications},
  pages = {491-494},
  year = {2010},
  booktitle = {FPT},
  doi = {10.1109/FPT.2010.5681465},
  crossref = {conf/fpt/2010},
  author = {Sudipta Sarkar and Anubhav Adak and Virendra Singh and Kewal K. Saluja and Masahiro Fujita}
}
@inproceedings{conf/fpt/Lysaght08,
  title = {Re-visiting the challenges of programmable concurrent architectures},
  year = {2008},
  booktitle = {FPT},
  doi = {10.1109/FPT.2008.4762356},
  crossref = {conf/fpt/2008},
  author = {Patrick Lysaght}
}
@inproceedings{conf/fpt/AdachiITA03,
  title = {An implementation of the Rijndael on Async-WASMII},
  pages = {44-51},
  year = {2003},
  booktitle = {FPT},
  doi = {10.1109/FPT.2003.1275730},
  crossref = {conf/fpt/2003},
  author = {Yoshinori Adachi and Kenichiro Ishikawa and Satoshi Tsutsumi and Hideharu Amano}
}
@inproceedings{conf/fpt/WuNWN14,
  title = {Power modelling and capping for heterogeneous ARM/FPGA SoCs},
  pages = {231-234},
  year = {2014},
  booktitle = {FPT},
  doi = {10.1109/FPT.2014.7082782},
  crossref = {conf/fpt/2014},
  author = {Yun Wu and José L. Núñez-Yáñez and Roger F. Woods and Dimitrios S. Nikolopoulos}
}
@inproceedings{conf/fpt/OlivitoGR13,
  title = {An FPGA-based specific processor for Blokus Duo},
  pages = {502-505},
  year = {2013},
  booktitle = {FPT},
  doi = {10.1109/FPT.2013.6718428},
  crossref = {conf/fpt/2013},
  author = {Javier Olivito and Carlos González and Javier Resano}
}
@inproceedings{conf/fpt/El-RayisZAE08,
  title = {Dynamically programmable Reed Solomon processor with embedded Galois Field multiplier},
  pages = {269-272},
  year = {2008},
  booktitle = {FPT},
  doi = {10.1109/FPT.2008.4762395},
  crossref = {conf/fpt/2008},
  author = {Ahmed O. El-Rayis and Xin Zhao and Tughrul Arslan and Ahmet T. Erdogan}
}
@inproceedings{conf/fpt/MelisCL04,
  title = {Scalable structured data access by combining autonomous memory blocks},
  pages = {457-460},
  year = {2004},
  booktitle = {FPT},
  doi = {10.1109/FPT.2004.1393324},
  crossref = {conf/fpt/2004},
  author = {Wim J. C. Melis and Peter Y. K. Cheung and Wayne Luk}
}
@inproceedings{conf/fpt/YaoFZJZF09,
  title = {An architecture of optimised SIFT feature detection for an FPGA implementation of an image matcher},
  pages = {30-37},
  year = {2009},
  booktitle = {FPT},
  doi = {10.1109/FPT.2009.5377651},
  crossref = {conf/fpt/2009},
  author = {Lifan Yao and Hao Feng and Yiqun Zhu and Zhiguo Jiang and Danpei Zhao and Wenquan Feng}
}
@inproceedings{conf/fpt/MotukWB05,
  title = {FPGA-Based Hardware for Physical Modelling Sound Synthesis by Finite Difference Schemes},
  pages = {103-110},
  year = {2005},
  crossref = {conf/fpt/2005},
  booktitle = {FPT},
  author = {Erdem Motuk and Roger F. Woods and Stefan Bilbao}
}
@inproceedings{conf/fpt/SugimuraSKK03,
  title = {Parallel image processing field programmable gate array for real time image processing system},
  pages = {372-374},
  year = {2003},
  booktitle = {FPT},
  doi = {10.1109/FPT.2003.1275779},
  crossref = {conf/fpt/2003},
  author = {Takeaki Sugimura and JeoungChill Shim and Hiroyuki Kurino and Mitsumasa Koyanagi}
}
@inproceedings{conf/fpt/LavinPLNH10,
  title = {Rapid prototyping tools for FPGA designs: RapidSmith},
  pages = {353-356},
  year = {2010},
  booktitle = {FPT},
  doi = {10.1109/FPT.2010.5681429},
  crossref = {conf/fpt/2010},
  author = {Christopher Lavin and Marc Padilla and Philip Lundrigan and Brent E. Nelson and Brad L. Hutchings}
}
@inproceedings{conf/fpt/JainKK02,
  title = {Multi-hop routing of multi-terminal nets for evaluation of hybrid multi-FPGA boards},
  pages = {298-301},
  year = {2002},
  booktitle = {FPT},
  doi = {10.1109/FPT.2002.1188696},
  crossref = {conf/fpt/2002},
  author = {Sushil Chandra Jain and Anshul Kumar and Shashi Kumar}
}
@inproceedings{conf/fpt/NaneSB12,
  title = {Area constraint propagation in high level synthesis},
  pages = {247-252},
  year = {2012},
  booktitle = {FPT},
  doi = {10.1109/FPT.2012.6412143},
  crossref = {conf/fpt/2012},
  author = {Razvan Nane and Vlad Mihai Sima and Koen Bertels}
}
@inproceedings{conf/fpt/ChenWWGLHZLYL14,
  title = {A high-performance and high-programmability reconfigurable wireless development platform},
  pages = {350-353},
  year = {2014},
  booktitle = {FPT},
  doi = {10.1109/FPT.2014.7082817},
  crossref = {conf/fpt/2014},
  author = {Jiahua Chen and Tao Wang and Haoyang Wu and Jian Gong and Xiaoguang Li and Yang Hu and Gaohan Zhang and Zhiwei Li and Junrui Yang and Songwu Lu}
}
@inproceedings{conf/fpt/KochBT07,
  title = {Bitstream Decompression for High Speed FPGA Configuration from Slow Memories},
  pages = {161-168},
  year = {2007},
  booktitle = {FPT},
  doi = {10.1109/FPT.2007.4439245},
  crossref = {conf/fpt/2007},
  author = {Dirk Koch and Christian Beckhoff and Jürgen Teich}
}
@inproceedings{conf/fpt/AngermeierZGT11,
  title = {Runtime stress-aware replica placement on reconfigurable devices under safety constraints},
  pages = {1-6},
  year = {2011},
  booktitle = {FPT},
  doi = {10.1109/FPT.2011.6133247},
  crossref = {conf/fpt/2011},
  author = {Josef Angermeier and Daniel Ziener and Michael Glaß and Jürgen Teich}
}
@inproceedings{conf/fpt/Truchard10,
  title = {Bringing FPGA design to application domain experts},
  year = {2010},
  booktitle = {FPT},
  doi = {10.1109/FPT.2010.5681477},
  crossref = {conf/fpt/2010},
  author = {James Truchard}
}
@inproceedings{conf/fpt/GangadharB03,
  title = {FPGA based EBCOT architecture for JPEG 2000},
  pages = {228-233},
  year = {2003},
  booktitle = {FPT},
  doi = {10.1109/FPT.2003.1275752},
  crossref = {conf/fpt/2003},
  author = {Manjunath Gangadhar and Dinesh Bhatia}
}
@inproceedings{conf/fpt/YeR04,
  title = {Using multi-bit logic blocks and automated packing to improve field-programmable gate array density for implementing datapath circuits},
  pages = {129-136},
  year = {2004},
  booktitle = {FPT},
  doi = {10.1109/FPT.2004.1393260},
  crossref = {conf/fpt/2004},
  author = {Andy Gean Ye and Jonathan Rose}
}
@inproceedings{conf/fpt/Tomashau02,
  title = {Efficient 4-input LUTs FPGA implementation of combinatorial multiplier over canonical base GF(16)},
  pages = {318-321},
  year = {2002},
  booktitle = {FPT},
  doi = {10.1109/FPT.2002.1188701},
  crossref = {conf/fpt/2002},
  author = {Valeri F. Tomashau}
}
@inproceedings{conf/fpt/SasaoN07,
  title = {Implementations of Reconfigurable Logic Arrays on FPGAs},
  pages = {217-223},
  year = {2007},
  booktitle = {FPT},
  doi = {10.1109/FPT.2007.4439252},
  crossref = {conf/fpt/2007},
  author = {Tsutomu Sasao and Hiroki Nakahara}
}
@inproceedings{conf/fpt/JingHTCC02,
  title = {The diversity study of AES on FPGA application},
  pages = {390-393},
  year = {2002},
  booktitle = {FPT},
  doi = {10.1109/FPT.2002.1188718},
  crossref = {conf/fpt/2002},
  author = {Ming-Haw Jing and C. H. Hsu and Trieu-Kien Truong and Yan-Haw Chen and Y. T. Chang}
}
@inproceedings{conf/fpt/WongDV06,
  title = {A hardware cache memcpy accelerator},
  pages = {141-148},
  year = {2006},
  booktitle = {FPT},
  doi = {10.1109/FPT.2006.270305},
  crossref = {conf/fpt/2006},
  author = {Stephan Wong and Filipa Duarte and Stamatis Vassiliadis}
}
@inproceedings{conf/fpt/MavroidisP08,
  title = {Accelerating hardware simulation: Testbench code emulation},
  pages = {129-136},
  year = {2008},
  booktitle = {FPT},
  doi = {10.1109/FPT.2008.4762375},
  crossref = {conf/fpt/2008},
  author = {Iakovos Mavroidis and Ioannis Papaefstathiou}
}
@inproceedings{conf/fpt/MiyajimaKHAB13,
  title = {Task level pipelining with PEACH2: An FPGA switching fabric for high performance computing},
  pages = {466-469},
  year = {2013},
  booktitle = {FPT},
  doi = {10.1109/FPT.2013.6718416},
  crossref = {conf/fpt/2013},
  author = {Takaaki Miyajima and Takuya Kuhara and Toshihiro Hanawa and Hideharu Amano and Taisuke Boku}
}
@inproceedings{conf/fpt/El-ArabyEG05,
  title = {A System-Level Design Methodology for Reconfigurable Computing Applications},
  pages = {311-312},
  year = {2005},
  crossref = {conf/fpt/2005},
  booktitle = {FPT},
  author = {Esam El-Araby and Tarek A. El-Ghazawi and Kris Gaj}
}
@inproceedings{conf/fpt/NahLKLHYL13,
  title = {An OpenCL optimizing compiler for reconfigurable processors},
  pages = {184-191},
  year = {2013},
  booktitle = {FPT},
  doi = {10.1109/FPT.2013.6718351},
  crossref = {conf/fpt/2013},
  author = {Jeongho Nah and Jun Lee and Hongjune Kim and Jinseok Lee and Seok Joong Hwang and Donghoon Yoo and Jaejin Lee}
}
@inproceedings{conf/fpt/NakaharaIN13,
  title = {A high-speed FFT based on a six-step algorithm: Applied to a radio telescope for a solar radio burst},
  pages = {430-433},
  year = {2013},
  booktitle = {FPT},
  doi = {10.1109/FPT.2013.6718406},
  crossref = {conf/fpt/2013},
  author = {Hiroki Nakahara and Kazumasa Iwai and Hiroyuki Nakanishi}
}
@inproceedings{conf/fpt/ChinA13,
  title = {A case for hardened multiplexers in FPGAs},
  pages = {42-49},
  year = {2013},
  booktitle = {FPT},
  doi = {10.1109/FPT.2013.6718328},
  crossref = {conf/fpt/2013},
  author = {S. Alexander Chin and Jason Helge Anderson}
}
@inproceedings{conf/fpt/AasaraaiM10,
  title = {Design space exploration of instruction schedulers for out-of-order soft processors},
  pages = {385-388},
  year = {2010},
  booktitle = {FPT},
  doi = {10.1109/FPT.2010.5681442},
  crossref = {conf/fpt/2010},
  author = {Kaveh Aasaraai and Andreas Moshovos}
}
@inproceedings{conf/fpt/ZhuS03,
  title = {An FPGA implementation of Kak's instantaneously-trained, Fast-Classification neural networks},
  pages = {126-133},
  year = {2003},
  booktitle = {FPT},
  doi = {10.1109/FPT.2003.1275740},
  crossref = {conf/fpt/2003},
  author = {Jihan Zhu and Peter Sutton}
}
@inproceedings{conf/fpt/TangTL03,
  title = {Modular exponentiation using parallel multipliers},
  pages = {52-59},
  year = {2003},
  booktitle = {FPT},
  doi = {10.1109/FPT.2003.1275731},
  crossref = {conf/fpt/2003},
  author = {S. H. Tang and K. S. Tsui and Philip Heng Wai Leong}
}
@inproceedings{conf/fpt/ZhangLHTCLCL05,
  title = {Reconfigurable Acceleration for Monte Carlo Based Financial Simulation},
  pages = {215-222},
  year = {2005},
  crossref = {conf/fpt/2005},
  booktitle = {FPT},
  author = {Guanglie Zhang and Philip Heng Wai Leong and Chun Hok Ho and Kuen Hung Tsoi and Chris C. C. Cheung and Dong-U Lee and Ray C. C. Cheung and Wayne Luk}
}
@inproceedings{conf/fpt/ZiermannSMZAT11,
  title = {An FPGA implementation of a threat-based strategy for Connect6},
  pages = {1-4},
  year = {2011},
  booktitle = {FPT},
  doi = {10.1109/FPT.2011.6133250},
  crossref = {conf/fpt/2011},
  author = {Tobias Ziermann and Bernhard Schmidt and Moritz Mühlenthaler and Daniel Ziener and Josef Angermeier and Jürgen Teich}
}
@inproceedings{conf/fpt/DetreyD05,
  title = {A Parameterized Floating-Point Exponential Function for FPGAs},
  pages = {27-34},
  year = {2005},
  crossref = {conf/fpt/2005},
  booktitle = {FPT},
  author = {Jérémie Detrey and Florent de Dinechin}
}
@inproceedings{conf/fpt/LiuXY13,
  title = {A 66.1 Gbps single-pipeline AES on FPGA},
  pages = {378-381},
  year = {2013},
  booktitle = {FPT},
  doi = {10.1109/FPT.2013.6718392},
  crossref = {conf/fpt/2013},
  author = {Qiang Liu and Zhenyu Xu and Ye Yuan}
}
@inproceedings{conf/fpt/JiangLR03,
  title = {FPGA-based computation of free-form deformations in medical image registration},
  pages = {234-241},
  year = {2003},
  booktitle = {FPT},
  doi = {10.1109/FPT.2003.1275753},
  crossref = {conf/fpt/2003},
  author = {Jun Jiang and Wayne Luk and Daniel Rueckert}
}
@inproceedings{conf/fpt/DinechinP10,
  title = {Floating-point exponential functions for DSP-enabled FPGAs},
  pages = {110-117},
  year = {2010},
  booktitle = {FPT},
  doi = {10.1109/FPT.2010.5681764},
  crossref = {conf/fpt/2010},
  author = {Florent de Dinechin and Bogdan Pasca}
}
@inproceedings{conf/fpt/StonePKP08,
  title = {A dynamically reconfigurable Field Programmable Gate Array hardware foundation for security applications},
  pages = {305-308},
  year = {2008},
  booktitle = {FPT},
  doi = {10.1109/FPT.2008.4762404},
  crossref = {conf/fpt/2008},
  author = {Samuel J. Stone and Roy Porter and Yong C. Kim and Jason V. Paul}
}
@inproceedings{conf/fpt/MalhotraBSB04,
  title = {The Quartus University Interface Program: enabling advanced FPGA research},
  pages = {225-230},
  year = {2004},
  booktitle = {FPT},
  doi = {10.1109/FPT.2004.1393272},
  crossref = {conf/fpt/2004},
  author = {Shawn Malhotra and Terry P. Borer and Deshanand P. Singh and Stephen Dean Brown}
}
@inproceedings{conf/fpt/PattersonMESC07,
  title = {FPGA Cluster Computing in the ETA Radio Telescope},
  pages = {25-32},
  year = {2007},
  booktitle = {FPT},
  doi = {10.1109/FPT.2007.4439228},
  crossref = {conf/fpt/2007},
  author = {Cameron D. Patterson and Brian S. Martin and Steven W. Ellingson and John H. Simonetti and Sean E. Cutchin}
}
@inproceedings{conf/fpt/RambabuCM02,
  title = {An efficient architecture for an improved watershed algorithm and its FPGA implementation},
  pages = {370-373},
  year = {2002},
  booktitle = {FPT},
  doi = {10.1109/FPT.2002.1188713},
  crossref = {conf/fpt/2002},
  author = {C. Rambabu and L. Chakrabarti and A. Mahanta}
}
@inproceedings{conf/fpt/ShahidSRG11,
  title = {Use of embedded FPGA resources in implementations of 14 round 2 SHA-3 candidates},
  pages = {1-9},
  year = {2011},
  booktitle = {FPT},
  doi = {10.1109/FPT.2011.6132680},
  crossref = {conf/fpt/2011},
  author = {Rabia Shahid and Malik Umar Sharif and Marcin Rogawski and Kris Gaj}
}
@inproceedings{conf/fpt/DawoodWV02,
  title = {On-board satellite image compression using reconfigurable FPGAs},
  pages = {306-310},
  year = {2002},
  booktitle = {FPT},
  doi = {10.1109/FPT.2002.1188698},
  crossref = {conf/fpt/2002},
  author = {Anwar S. Dawood and John A. Williams and Stephen J. Visser}
}
@inproceedings{conf/fpt/ThomasL08,
  title = {Estimation of sample mean and variance for Monte-Carlo simulations},
  pages = {89-96},
  year = {2008},
  booktitle = {FPT},
  doi = {10.1109/FPT.2008.4762370},
  crossref = {conf/fpt/2008},
  author = {David B. Thomas and Wayne Luk}
}
@inproceedings{conf/fpt/StsepankouKHM04,
  title = {FPGA-acceleration of cone-beam reconstruction for the X-ray CT},
  pages = {327-330},
  year = {2004},
  booktitle = {FPT},
  doi = {10.1109/FPT.2004.1393291},
  crossref = {conf/fpt/2004},
  author = {Dzmitry Stsepankou and Klaus Kornmesser and Jürgen Hesser and Reinhard Männer}
}
@inproceedings{conf/fpt/SogabeM13,
  title = {An acceleration method of short read mapping using FPGA},
  pages = {350-353},
  year = {2013},
  booktitle = {FPT},
  doi = {10.1109/FPT.2013.6718385},
  crossref = {conf/fpt/2013},
  author = {Yoko Sogabe and Tsutomu Maruyama}
}
@inproceedings{conf/fpt/ToiOAWA10,
  title = {Wire congestion aware synthesis for a dynamically reconfigurable processor},
  pages = {300-303},
  year = {2010},
  booktitle = {FPT},
  doi = {10.1109/FPT.2010.5681481},
  crossref = {conf/fpt/2010},
  author = {Takao Toi and Takumi Okamoto and Toru Awashima and Kazutoshi Wakabayashi and Hideharu Amano}
}
@inproceedings{conf/fpt/LiangWZCWW13,
  title = {An FPGA-cluster-accelerated match engine for content-based image retrieval},
  pages = {422-425},
  year = {2013},
  booktitle = {FPT},
  doi = {10.1109/FPT.2013.6718404},
  crossref = {conf/fpt/2013},
  author = {Chen Liang and Chenlu Wu and Xuegong Zhou and Wei Cao and Shengye Wang and Lingli Wang}
}
@inproceedings{conf/fpt/GuntschMSDESS02,
  title = {Population based ant colony optimization on FPGA},
  pages = {125-132},
  year = {2002},
  booktitle = {FPT},
  doi = {10.1109/FPT.2002.1188673},
  crossref = {conf/fpt/2002},
  author = {Michael Guntsch and Martin Middendorf and Bernd Scheuermann and Oliver Diessel and Hossam A. ElGindy and Hartmut Schmeck and Keith So}
}
@inproceedings{conf/fpt/JinLCCR12,
  title = {Implementation of a volume rendering on coarse-grained reconfigurable multiprocessor},
  pages = {243-246},
  year = {2012},
  booktitle = {FPT},
  doi = {10.1109/FPT.2012.6412142},
  crossref = {conf/fpt/2012},
  author = {Seunghun Jin and Sang-Heon Lee and Moo-Kyoung Chung and Yeon-Gon Cho and Soojung Ryu}
}
@inproceedings{conf/fpt/ShreejithF13,
  title = {Enhancing communication on automotive networks using data layer extensions},
  pages = {470-473},
  year = {2013},
  booktitle = {FPT},
  doi = {10.1109/FPT.2013.6718417},
  crossref = {conf/fpt/2013},
  author = {Shanker Shreejith and Suhaib A. Fahmy}
}
@inproceedings{conf/fpt/Beckett02,
  title = {A fine-grained reconfigurable logic array based on double gate transistors},
  pages = {260-267},
  year = {2002},
  booktitle = {FPT},
  doi = {10.1109/FPT.2002.1188690},
  crossref = {conf/fpt/2002},
  author = {Paul Beckett}
}
@inproceedings{conf/fpt/Adam11,
  title = {3D implication logic: Preliminary results},
  pages = {1-3},
  year = {2011},
  booktitle = {FPT},
  doi = {10.1109/FPT.2011.6132687},
  crossref = {conf/fpt/2011},
  author = {Gina Adam}
}
@inproceedings{conf/fpt/ZhouWHP06,
  title = {On-line scheduling of real-time tasks for reconfigurable computing system},
  pages = {57-64},
  year = {2006},
  booktitle = {FPT},
  doi = {10.1109/FPT.2006.270295},
  crossref = {conf/fpt/2006},
  author = {Xuegong Zhou and Ying Wang and XunZhang Huang and Chenglian Peng}
}
@inproceedings{conf/fpt/SantiniAPT04,
  title = {Evolvability and reconfigurability},
  pages = {105-112},
  year = {2004},
  booktitle = {FPT},
  doi = {10.1109/FPT.2004.1393257},
  crossref = {conf/fpt/2004},
  author = {Cristina Costa Santini and José F. M. do Amaral and Marco Aurélio Cavalcanti Pacheco and Ricardo Tanscheit}
}
@inproceedings{conf/fpt/GourRBMM11,
  title = {Design & development of soft-core processor based remote terminal units for nuclear reactors},
  pages = {1-4},
  year = {2011},
  booktitle = {FPT},
  doi = {10.1109/FPT.2011.6132711},
  crossref = {conf/fpt/2011},
  author = {Aditya Gour and A. Santhana Raj and R. P. Behera and Nagarajan Murali and S. A. V. Satya Murty}
}
@inproceedings{conf/fpt/ZeineddiniG05,
  title = {Secure Partial Reconfiguration of FPGAs},
  pages = {155-162},
  year = {2005},
  crossref = {conf/fpt/2005},
  booktitle = {FPT},
  author = {Amir Sheikh Zeineddini and Kris Gaj}
}
@inproceedings{conf/fpt/DenningID04,
  title = {Compact iterative FPGA Camellia algorithm implementations},
  pages = {311-314},
  year = {2004},
  booktitle = {FPT},
  doi = {10.1109/FPT.2004.1393287},
  crossref = {conf/fpt/2004},
  author = {Daniel Denning and James Irvine and Malachy Devlin}
}
@inproceedings{conf/fpt/GuanWCCC13,
  title = {Exploiting stochastic delay variability on FPGAs with adaptive partial rerouting},
  pages = {254-261},
  year = {2013},
  booktitle = {FPT},
  doi = {10.1109/FPT.2013.6718362},
  crossref = {conf/fpt/2013},
  author = {Zhenyu Guan and Justin S. Wong and Sumanta Chaudhuri and George A. Constantinides and Peter Y. K. Cheung}
}
@inproceedings{conf/fpt/YiyuSSIOIMT10,
  title = {A FPGA implementation of the two-dimensional Digital Huygens' Model},
  pages = {304-307},
  year = {2010},
  booktitle = {FPT},
  doi = {10.1109/FPT.2010.5681441},
  crossref = {conf/fpt/2010},
  author = {Tan Yiyu and Yukinori Sato and Eiko Sugawara and Yasushi Inoguchi and Makoto Otani and Yukio Iwaya and Hiroshi Matsuoka and Takao Tsuchiya}
}
@inproceedings{conf/fpt/AntaoCS08,
  title = {Efficient FPGA elliptic curve cryptographic processor over GF(2m)},
  pages = {357-360},
  year = {2008},
  booktitle = {FPT},
  doi = {10.1109/FPT.2008.4762417},
  crossref = {conf/fpt/2008},
  author = {Samuel Antao and Ricardo Chaves and Leonel Sousa}
}
@inproceedings{conf/fpt/SriramCTL10,
  title = {Towards an embedded biologically-inspired machine vision processor},
  pages = {273-278},
  year = {2010},
  booktitle = {FPT},
  doi = {10.1109/FPT.2010.5681487},
  crossref = {conf/fpt/2010},
  author = {Vinay Sriram and David Cox and Kuen Hung Tsoi and Wayne Luk}
}
@inproceedings{conf/fpt/Liu13,
  title = {Implementation of a highly scalable blokus duo solver on FPGA},
  pages = {482-485},
  year = {2013},
  booktitle = {FPT},
  doi = {10.1109/FPT.2013.6718423},
  crossref = {conf/fpt/2013},
  author = {Chester Liu}
}
@inproceedings{conf/fpt/Hiraki07,
  title = {GRAPE-DR Project: a combination of peta-scale computing and high-speed networking},
  year = {2007},
  booktitle = {FPT},
  doi = {10.1109/FPT.2007.4439223},
  crossref = {conf/fpt/2007},
  author = {Kei Hiraki}
}
@inproceedings{conf/fpt/AbbasDRQ10,
  title = {Accelerating HMMER on FPGA using parallel prefixes and reductions},
  pages = {37-44},
  year = {2010},
  booktitle = {FPT},
  doi = {10.1109/FPT.2010.5681755},
  crossref = {conf/fpt/2010},
  author = {Naeem Abbas and Steven Derrien and Sanjay V. Rajopadhye and Patrice Quinton}
}
@inproceedings{conf/fpt/LinZWS10,
  title = {Design space exploration for sparse matrix-matrix multiplication on FPGAs},
  pages = {369-372},
  year = {2010},
  booktitle = {FPT},
  doi = {10.1109/FPT.2010.5681425},
  crossref = {conf/fpt/2010},
  author = {Colin Yu Lin and Zheng Zhang and Ngai Wong and Hayden Kwok-Hay So}
}
@inproceedings{conf/fpt/MahaleMPNB14,
  title = {Hardware architecture of bi-cubic convolution interpolation for real-time image scaling},
  pages = {264-267},
  year = {2014},
  booktitle = {FPT},
  doi = {10.1109/FPT.2014.7082790},
  crossref = {conf/fpt/2014},
  author = {Gopinath Mahale and Hamsika Mahale and Rajesh Babu Parimi and S. K. Nandy and S. Bhattacharya}
}
@inproceedings{conf/fpt/MartinekL08,
  title = {Hardware acceleration of approximate palindromes searching},
  pages = {65-72},
  year = {2008},
  booktitle = {FPT},
  doi = {10.1109/FPT.2008.4762367},
  crossref = {conf/fpt/2008},
  author = {Tomás Martínek and Matej Lexa}
}
@inproceedings{conf/fpt/AlimohammadFCS07,
  title = {Compound Uniform Random Number Generators with On-Chhip Correlation and Distribution Measurements},
  pages = {377-380},
  year = {2007},
  booktitle = {FPT},
  doi = {10.1109/FPT.2007.4439290},
  crossref = {conf/fpt/2007},
  author = {Amirhossein Alimohammad and Saeed Fouladi Fard and Bruce F. Cockburn and Christian Schlegel}
}
@inproceedings{conf/fpt/WilliamsDV02,
  title = {FPGA-based cloud detection for real-time onboard remote sensing},
  pages = {110-116},
  year = {2002},
  booktitle = {FPT},
  doi = {10.1109/FPT.2002.1188671},
  crossref = {conf/fpt/2002},
  author = {John A. Williams and Anwar S. Dawood and Stephen J. Visser}
}
@inproceedings{conf/fpt/LaForestAS14,
  title = {Approaching overhead-free execution on FPGA soft-processors},
  pages = {99-106},
  year = {2014},
  booktitle = {FPT},
  doi = {10.1109/FPT.2014.7082760},
  crossref = {conf/fpt/2014},
  author = {Charles Eric LaForest and Jason Helge Anderson and J. Gregory Steffan}
}
@inproceedings{conf/fpt/DongL09,
  title = {PGR: Period and glitch reduction via clock skew scheduling, delay padding and GlitchLess},
  pages = {88-95},
  year = {2009},
  booktitle = {FPT},
  doi = {10.1109/FPT.2009.5377666},
  crossref = {conf/fpt/2009},
  author = {Xiao Dong and Guy G. F. Lemieux}
}
@inproceedings{conf/fpt/HouYHL13,
  title = {The architecture and placement algorithm for a uni-directional routing based 3D FPGA},
  pages = {28-33},
  year = {2013},
  booktitle = {FPT},
  doi = {10.1109/FPT.2013.6718325},
  crossref = {conf/fpt/2013},
  author = {Junsong Hou and Heng Yu and Yajun Ha and Xin Liu}
}
@inproceedings{conf/fpt/WangZ05,
  title = {A Framework for Dynamic Resource Assignment and Scheduling on Reconfigurable Mixed-Mode On-Chip Multiprocessors},
  pages = {51-58},
  year = {2005},
  crossref = {conf/fpt/2005},
  booktitle = {FPT},
  author = {Xiaofang Wang and Sotirios G. Ziavras}
}
@inproceedings{conf/fpt/VipinF12,
  title = {A high speed open source controller for FPGA Partial Reconfiguration},
  pages = {61-66},
  year = {2012},
  booktitle = {FPT},
  doi = {10.1109/FPT.2012.6412113},
  crossref = {conf/fpt/2012},
  author = {Kizheppatt Vipin and Suhaib A. Fahmy}
}
@inproceedings{conf/fpt/GottliebCWFWC02,
  title = {Clustered programmable-reconfigurable processors},
  pages = {134-141},
  year = {2002},
  booktitle = {FPT},
  doi = {10.1109/FPT.2002.1188674},
  crossref = {conf/fpt/2002},
  author = {Derek B. Gottlieb and Jeffrey J. Cook and Joshua D. Walstrom and Steve Ferrera and Chi-Wei Wang and Nicholas P. Carter}
}
@inproceedings{conf/fpt/KhanMOJKKO04,
  title = {An approach to realize time-sharing of flip-flops in time-multiplexed FPGAs},
  pages = {351-354},
  year = {2004},
  booktitle = {FPT},
  doi = {10.1109/FPT.2004.1393297},
  crossref = {conf/fpt/2004},
  author = {Md. Ashfaquzzaman Khan and Naoto Miyamoto and Takeshi Ohkawa and Amir Jamak and Soichiro Kita and Koji Kotani and Tadahiro Ohmi}
}
@inproceedings{conf/fpt/WongMT03,
  title = {An architecture for asynchronous FPGAs},
  pages = {170-177},
  year = {2003},
  booktitle = {FPT},
  doi = {10.1109/FPT.2003.1275745},
  crossref = {conf/fpt/2003},
  author = {Catherine G. Wong and Alain J. Martin and Peter Thomas}
}
@inproceedings{conf/fpt/FaroukS03,
  title = {An FPGA implementation of a special purpose processor for steganography},
  pages = {395-398},
  year = {2003},
  booktitle = {FPT},
  doi = {10.1109/FPT.2003.1275785},
  crossref = {conf/fpt/2003},
  author = {Hala A. Farouk and Magdy Saeb}
}
@inproceedings{conf/fpt/JuvonenCWLLMY05,
  title = {Custom Hardware Architectures for Posture Analysis},
  pages = {77-84},
  year = {2005},
  crossref = {conf/fpt/2005},
  booktitle = {FPT},
  author = {M. P. T. Juvonen and José Gabriel F. Coutinho and J. L. Wang and B. L. Lo and Wayne Luk and Oskar Mencer and Guang-Zhong Yang}
}
@inproceedings{conf/fpt/HuCTL03,
  title = {Multisensor inversion with high-performance FPGA computation},
  pages = {439-442},
  year = {2003},
  booktitle = {FPT},
  doi = {10.1109/FPT.2003.1275797},
  crossref = {conf/fpt/2003},
  author = {Yongxiang Hu and Yang Cai and Mark Tomzak and Tsengdar Lee}
}
@inproceedings{conf/fpt/KochBWT13,
  title = {EasyPR - An easy usable open-source PR system},
  pages = {414-417},
  year = {2013},
  booktitle = {FPT},
  doi = {10.1109/FPT.2013.6718402},
  crossref = {conf/fpt/2013},
  author = {Dirk Koch and Christian Beckhoff and Alexander Wold and Jim Tørresen}
}
@inproceedings{conf/fpt/DittrichPS10,
  title = {Solving Sudokus through an incidence matrix on an FPGA},
  pages = {465-469},
  year = {2010},
  booktitle = {FPT},
  doi = {10.1109/FPT.2010.5681460},
  crossref = {conf/fpt/2010},
  author = {Michael Dittrich and Thomas B. Preußer and Rainer G. Spallek}
}
@inproceedings{conf/fpt/LiuKLJYPL07,
  title = {Hardware/Software Co-design of a General-Purpose Computation Platform in Particle Physics},
  pages = {177-183},
  year = {2007},
  booktitle = {FPT},
  doi = {10.1109/FPT.2007.4439247},
  crossref = {conf/fpt/2007},
  author = {Ming Liu and Wolfgang Kuehn and Zhonghai Lu and Axel Jantsch and Shuo Yang and Tiago Perez and Zhen'An Liu}
}
@inproceedings{conf/fpt/AsadiMZE03,
  title = {Fault injection into SRAM-based FPGAs for the analysis of SEU effects},
  pages = {428-430},
  year = {2003},
  booktitle = {FPT},
  doi = {10.1109/FPT.2003.1275794},
  crossref = {conf/fpt/2003},
  author = {Ghazanfar Asadi and Seyed Ghassem Miremadi and Hamid R. Zarandi and Alireza Ejlali}
}
@inproceedings{conf/fpt/WongLL04,
  title = {An FPGA-based Othello endgame solver},
  pages = {81-88},
  year = {2004},
  booktitle = {FPT},
  doi = {10.1109/FPT.2004.1393254},
  crossref = {conf/fpt/2004},
  author = {C. K. Wong and K. K. Lo and Philip Heng Wai Leong}
}
@inproceedings{conf/fpt/SavageSCC04,
  title = {Extended genetic algorithm for codesign optimization of DSP systems in FPGAs},
  pages = {291-294},
  year = {2004},
  booktitle = {FPT},
  doi = {10.1109/FPT.2004.1393282},
  crossref = {conf/fpt/2004},
  author = {Matthew J. W. Savage and Zoran A. Salcic and George G. Coghill and Grant Covic}
}
@inproceedings{conf/fpt/BobdaDAT03,
  title = {A new approach for reconfigurable massively parallel computers},
  pages = {391-394},
  year = {2003},
  booktitle = {FPT},
  doi = {10.1109/FPT.2003.1275784},
  crossref = {conf/fpt/2003},
  author = {Christophe Bobda and Klaus Danne and Ali Ahmadinia and Jürgen Teich}
}
@inproceedings{conf/fpt/ShinBS12,
  title = {Introducing irregularity to routing architecture of structured ASIC for better routability},
  pages = {224-228},
  year = {2012},
  booktitle = {FPT},
  doi = {10.1109/FPT.2012.6412138},
  crossref = {conf/fpt/2012},
  author = {Insup Shin and Donkyu Baek and Youngsoo Shin}
}
@inproceedings{conf/fpt/GautierSMRMK14,
  title = {Real-time 3D reconstruction for FPGAs: A case study for evaluating the performance, area, and programmability trade-offs of the Altera OpenCL SDK},
  pages = {326-329},
  year = {2014},
  booktitle = {FPT},
  doi = {10.1109/FPT.2014.7082810},
  crossref = {conf/fpt/2014},
  author = {Quentin Gautier and Alexandria Shearer and Janarbek Matai and Dustin Richmond and Pingfan Meng and Ryan Kastner}
}
@inproceedings{conf/fpt/AltmanABBCFR13,
  title = {The Liquid Metal Blokus Duo Design},
  pages = {490-493},
  year = {2013},
  booktitle = {FPT},
  doi = {10.1109/FPT.2013.6718425},
  crossref = {conf/fpt/2013},
  author = {Erik R. Altman and Joshua S. Auerbach and David F. Bacon and Ioana Baldini and Perry Cheng and Stephen J. Fink and Rodric M. Rabbah}
}
@inproceedings{conf/fpt/PaschalakisB03,
  title = {A low cost FPGA system for high speed face detection and tracking},
  pages = {214-221},
  year = {2003},
  booktitle = {FPT},
  doi = {10.1109/FPT.2003.1275750},
  crossref = {conf/fpt/2003},
  author = {Stavros Paschalakis and Miroslaw Bober}
}
@inproceedings{conf/fpt/HopfK03,
  title = {Specification and integration of software and reconfigurable hardware using Hardware Join Java},
  pages = {379-382},
  year = {2003},
  booktitle = {FPT},
  doi = {10.1109/FPT.2003.1275781},
  crossref = {conf/fpt/2003},
  author = {John Hopf and David A. Kearney}
}
@inproceedings{conf/fpt/KisslerHKT06,
  title = {A highly parameterizable parallel processor array architecture},
  pages = {105-112},
  year = {2006},
  booktitle = {FPT},
  doi = {10.1109/FPT.2006.270293},
  crossref = {conf/fpt/2006},
  author = {Dmitrij Kissler and Frank Hannig and Alexey Kupriyanov and Jürgen Teich}
}
@inproceedings{conf/fpt/AkagicA12,
  title = {A study of adaptable co-processors for Cyclic Redundancy Check on an FPGA},
  pages = {119-124},
  year = {2012},
  booktitle = {FPT},
  doi = {10.1109/FPT.2012.6412122},
  crossref = {conf/fpt/2012},
  author = {Amila Akagic and Hideharu Amano}
}
@inproceedings{conf/fpt/OldridgeW03,
  title = {Placement and routing for FPGA architectures supporting wide shallow memories},
  pages = {154-161},
  year = {2003},
  booktitle = {FPT},
  doi = {10.1109/FPT.2003.1275743},
  crossref = {conf/fpt/2003},
  author = {Steven W. Oldridge and Steven J. E. Wilton}
}
@inproceedings{conf/fpt/MiuraNKY08,
  title = {A low memory bandwidth Gaussian mixture model (GMM) processor for 20, 000-word real-time speech recognition FPGA system},
  pages = {341-344},
  year = {2008},
  booktitle = {FPT},
  doi = {10.1109/FPT.2008.4762413},
  crossref = {conf/fpt/2008},
  author = {Kazuo Miura and Hiroki Noguchi and Hiroshi Kawaguchi and Masahiko Yoshimoto}
}
@inproceedings{conf/fpt/GeLW03,
  title = {Compiling to FPGAs via an EPIC compiler's intermediate representation},
  pages = {431-434},
  year = {2003},
  booktitle = {FPT},
  doi = {10.1109/FPT.2003.1275795},
  crossref = {conf/fpt/2003},
  author = {Zhiguo Ge and Jirong Liao and Weng-Fai Wong}
}
@inproceedings{conf/fpt/McLooneM02,
  title = {Efficient single-chip implementation of SHA-384 and SHA-512},
  pages = {311-314},
  year = {2002},
  booktitle = {FPT},
  doi = {10.1109/FPT.2002.1188699},
  crossref = {conf/fpt/2002},
  author = {Máire McLoone and John V. McCanny}
}
@inproceedings{conf/fpt/PiferSLSZ13,
  title = {Discrete event system specification, synthesis, and optimization of low-power FPGA-based embedded systems},
  pages = {98-105},
  year = {2013},
  booktitle = {FPT},
  doi = {10.1109/FPT.2013.6718337},
  crossref = {conf/fpt/2013},
  author = {Tim Pifer and David Schwartz and Roman Lysecky and Chungman Seo and Bernard P. Zeigler}
}
@inproceedings{conf/fpt/KellerB04,
  title = {Programming a hyper-programmable architecture for networked systems},
  pages = {1-8},
  year = {2004},
  booktitle = {FPT},
  doi = {10.1109/FPT.2004.1393244},
  crossref = {conf/fpt/2004},
  author = {Eric Keller and Gordon J. Brebner}
}
@inproceedings{conf/fpt/GongD11,
  title = {ReSim: A reusable library for RTL simulation of dynamic partial reconfiguration},
  pages = {1-8},
  year = {2011},
  booktitle = {FPT},
  doi = {10.1109/FPT.2011.6132709},
  crossref = {conf/fpt/2011},
  author = {Lingkan Gong and Oliver Diessel}
}
@inproceedings{conf/fpt/SeffrinH11,
  title = {Hardware-accelerated execution of Pi-calculus reconfiguration schedules},
  pages = {1-8},
  year = {2011},
  booktitle = {FPT},
  doi = {10.1109/FPT.2011.6132710},
  crossref = {conf/fpt/2011},
  author = {André Seffrin and Sorin A. Huss}
}
@inproceedings{conf/fpt/GortA14,
  title = {Design re-use for compile time reduction in FPGA high-level synthesis flows},
  pages = {4-11},
  year = {2014},
  booktitle = {FPT},
  doi = {10.1109/FPT.2014.7082746},
  crossref = {conf/fpt/2014},
  author = {Marcel Gort and Jason Helge Anderson}
}
@inproceedings{conf/fpt/YamaguchiMAK05,
  title = {Spatiotemporal Simulation of a Single Living Cell},
  pages = {267-274},
  year = {2005},
  crossref = {conf/fpt/2005},
  booktitle = {FPT},
  author = {Yoshiki Yamaguchi and Tsutomu Maruyama and Ryuzo Azuma and Akihiko Konagaya}
}
@inproceedings{conf/fpt/ValizadehZSM05,
  title = {A Reconfigurable Architecture for Implementing Multiple Cipher Algorithms},
  pages = {307-308},
  year = {2005},
  crossref = {conf/fpt/2005},
  booktitle = {FPT},
  author = {Ali Valizadeh and Morteza Saheb Zamani and Babak Sadeghian and Farhad Mehdipour}
}
@inproceedings{conf/fpt/TodmanFML07,
  title = {Improving Bounds for FPGA Logic Minimization},
  pages = {245-248},
  year = {2007},
  booktitle = {FPT},
  doi = {10.1109/FPT.2007.4439257},
  crossref = {conf/fpt/2007},
  author = {Tim Todman and Haofan Fu and Oskar Mencer and Wayne Luk}
}
@inproceedings{conf/fpt/HoYPCALCP10,
  title = {Structured ASIC: Methodology and comparison},
  pages = {377-380},
  year = {2010},
  booktitle = {FPT},
  doi = {10.1109/FPT.2010.5681422},
  crossref = {conf/fpt/2010},
  author = {Sam M. H. Ho and Steve C. L. Yuen and Hiu Ching Poon and Thomas C. P. Chau and Yanqing Ai and Philip Heng Wai Leong and Oliver C. S. Choy and Kong-Pang Pun}
}
@inproceedings{conf/fpt/PatiNMCZ07,
  title = {Design and Implementation of an FPGA Architecture for High-Speed Network Feature Extraction},
  pages = {49-56},
  year = {2007},
  booktitle = {FPT},
  doi = {10.1109/FPT.2007.4439231},
  crossref = {conf/fpt/2007},
  author = {Sailesh Pati and Ramanathan Narayanan and Gokhan Memik and Alok N. Choudhary and Joseph Zambreno}
}
@inproceedings{conf/fpt/ZhangWL0FZ12,
  title = {A task-level OoO framework for heterogeneous systems},
  pages = {33-36},
  year = {2012},
  booktitle = {FPT},
  doi = {10.1109/FPT.2012.6412107},
  crossref = {conf/fpt/2012},
  author = {Junneng Zhang and Chao Wang and Xi Li and Peng Chen 0004 and Xiaojing Feng and Xuehai Zhou}
}
@inproceedings{conf/fpt/OliverM05,
  title = {An FPGA Model for Developing Dynamic Circuit Computing},
  pages = {281-282},
  year = {2005},
  crossref = {conf/fpt/2005},
  booktitle = {FPT},
  author = {Timothy F. Oliver and Douglas L. Maskell}
}
@inproceedings{conf/fpt/KummZ11,
  title = {High speed low complexity FPGA-based FIR filters using pipelined adder graphs},
  pages = {1-4},
  year = {2011},
  booktitle = {FPT},
  doi = {10.1109/FPT.2011.6132698},
  crossref = {conf/fpt/2011},
  author = {Martin Kumm and Peter Zipf}
}
@inproceedings{conf/fpt/HockertC09,
  title = {FFPU: Fractured floating point unit for FPGA soft processors},
  pages = {143-150},
  year = {2009},
  booktitle = {FPT},
  doi = {10.1109/FPT.2009.5377622},
  crossref = {conf/fpt/2009},
  author = {Neil Hockert and Katherine Compton}
}
@inproceedings{conf/fpt/VuleticICS06,
  title = {Multithreaded virtual-memory-enabled reconfigurable hardware accelerators},
  pages = {197-204},
  year = {2006},
  booktitle = {FPT},
  doi = {10.1109/FPT.2006.270312},
  crossref = {conf/fpt/2006},
  author = {Miljan Vuletic and Paolo Ienne and Christopher Claus and Walter Stechele}
}
@inproceedings{conf/fpt/ShiZHLZ10,
  title = {Accelerating FPGA design space exploration using circuit similarity-based placement},
  pages = {373-376},
  year = {2010},
  booktitle = {FPT},
  doi = {10.1109/FPT.2010.5681424},
  crossref = {conf/fpt/2010},
  author = {Xiaoyu Shi and Dahua Zeng and Yu Hu and Guohui Lin and Osmar R. Zaïane}
}
@inproceedings{conf/fpt/VipinF11b,
  title = {Efficient region allocation for adaptive partial reconfiguration},
  pages = {1-6},
  year = {2011},
  booktitle = {FPT},
  doi = {10.1109/FPT.2011.6133248},
  crossref = {conf/fpt/2011},
  author = {Kizheppatt Vipin and Suhaib A. Fahmy}
}
@inproceedings{conf/fpt/SchweizerOFEBR07,
  title = {Exploiting Slack Time in Dynamically Reconfigurable Processor Architectures},
  pages = {381-384},
  year = {2007},
  booktitle = {FPT},
  doi = {10.1109/FPT.2007.4439291},
  crossref = {conf/fpt/2007},
  author = {Thomas Schweizer and Tobias Oppold and Julio A. de Oliveira Filho and Sven Eisenhardt and Kai Blocher and Wolfgang Rosenstiel}
}
@inproceedings{conf/fpt/YamajiW10,
  title = {A 64-context MEMS optically reconfigurable gate array},
  pages = {499-502},
  year = {2010},
  booktitle = {FPT},
  doi = {10.1109/FPT.2010.5681467},
  crossref = {conf/fpt/2010},
  author = {Yuichiro Yamaji and Minoru Watanabe}
}
@inproceedings{conf/fpt/ChitalwalaEGAP04,
  title = {Effective system and performance benchmarking for reconfigurable computers},
  pages = {453-456},
  year = {2004},
  booktitle = {FPT},
  doi = {10.1109/FPT.2004.1393323},
  crossref = {conf/fpt/2004},
  author = {Esmail Chitalwala and Tarek A. El-Ghazawi and Kris Gaj and Nikitas A. Alexandridis and Daniel S. Poznanovic}
}
@inproceedings{conf/fpt/MaWZTT10,
  title = {General switch box modeling and optimization for FPGA routing architectures},
  pages = {320-323},
  year = {2010},
  booktitle = {FPT},
  doi = {10.1109/FPT.2010.5681437},
  crossref = {conf/fpt/2010},
  author = {Kejie Ma and Lingli Wang and Xuegong Zhou and Sheldon X.-D. Tan and Jiarong Tong}
}
@inproceedings{conf/fpt/HoL08,
  title = {PERG: A scalable FPGA-based pattern-matching engine with consolidated Bloomier filters},
  pages = {73-80},
  year = {2008},
  booktitle = {FPT},
  doi = {10.1109/FPT.2008.4762368},
  crossref = {conf/fpt/2008},
  author = {Johnny Tsung Lin Ho and Guy G. F. Lemieux}
}
@inproceedings{conf/fpt/ShanWWHWTLY12,
  title = {FPGA based memory efficient high resolution stereo vision system for video tolling},
  pages = {29-32},
  year = {2012},
  booktitle = {FPT},
  doi = {10.1109/FPT.2012.6412106},
  crossref = {conf/fpt/2012},
  author = {Yi Shan and Zilong Wang and Wenqiang Wang and Yuchen Hao and Yu Wang 0002 and Kuen Hung Tsoi and Wayne Luk and Huazhong Yang}
}
@inproceedings{conf/fpt/ScrofanoCP02,
  title = {Energy efficiency of FPGAs and programmable processors for matrix multiplication},
  pages = {422-425},
  year = {2002},
  booktitle = {FPT},
  doi = {10.1109/FPT.2002.1188725},
  crossref = {conf/fpt/2002},
  author = {Ronald Scrofano and Seonil Choi and Viktor K. Prasanna}
}
@inproceedings{conf/fpt/Bailey12,
  title = {Streamed high dynamic range imaging},
  pages = {305-308},
  year = {2012},
  booktitle = {FPT},
  doi = {10.1109/FPT.2012.6412153},
  crossref = {conf/fpt/2012},
  author = {Donald G. Bailey}
}
@inproceedings{conf/fpt/JigangSJ06,
  title = {Efficient algorithm for functional scheduling in hardware/software co-design},
  pages = {65-72},
  year = {2006},
  booktitle = {FPT},
  doi = {10.1109/FPT.2006.270296},
  crossref = {conf/fpt/2006},
  author = {Wu Jigang and Thambipillai Srikanthan and Tao Jiao}
}
@inproceedings{conf/fpt/AngK13,
  title = {Real-time and low power embedded ℓ1-optimization solver design},
  pages = {168-175},
  year = {2013},
  booktitle = {FPT},
  doi = {10.1109/FPT.2013.6718348},
  crossref = {conf/fpt/2013},
  author = {Zhi Ping Ang and Akash Kumar}
}
@inproceedings{conf/fpt/GaffarCC06,
  title = {PowerBit - power aware arithmetic bit-width optimization},
  pages = {289-292},
  year = {2006},
  booktitle = {FPT},
  doi = {10.1109/FPT.2006.270330},
  crossref = {conf/fpt/2006},
  author = {Altaf Abdul Gaffar and Jonathan A. Clarke and George A. Constantinides}
}
@inproceedings{conf/fpt/KearneyV03a,
  title = {A concurrent multi-bank memory arbiter for dynamic IP cores using idle skip round robin},
  pages = {411-414},
  year = {2003},
  booktitle = {FPT},
  doi = {10.1109/FPT.2003.1275789},
  crossref = {conf/fpt/2003},
  author = {David A. Kearney and Gerard Veldman}
}
@inproceedings{conf/fpt/El-ArabyTEM05,
  title = {Prototyping Automatic Cloud Cover Assessment (ACCA) Algorithm for Remote Sensing On-Board Processing on a Reconfigurable Computer},
  pages = {207-214},
  year = {2005},
  crossref = {conf/fpt/2005},
  booktitle = {FPT},
  author = {Esam El-Araby and Mohamed Taher and Tarek A. El-Ghazawi and Jacqueline Le Moigne}
}
@inproceedings{conf/fpt/LeeLB04,
  title = {Interface adaptor logic - a new model for interfacing peripherals in IP based designs},
  pages = {331-334},
  year = {2004},
  booktitle = {FPT},
  doi = {10.1109/FPT.2004.1393292},
  crossref = {conf/fpt/2004},
  author = {Tien-Lung Lee and Andy Lee and Neil W. Bergmann}
}
@inproceedings{conf/fpt/SmerdisMD10,
  title = {CarlOthello : An FPGA-Based Monte Carlo Othello player},
  pages = {515-518},
  year = {2010},
  booktitle = {FPT},
  doi = {10.1109/FPT.2010.5681471},
  crossref = {conf/fpt/2010},
  author = {Miltiadis Smerdis and Pavlos Malakonakis and Apostolos Dollas}
}
@inproceedings{conf/fpt/LiL06,
  title = {FPGA-based MSB-first bit-serial variable block size motion estimation processor},
  pages = {165-172},
  year = {2006},
  booktitle = {FPT},
  doi = {10.1109/FPT.2006.270308},
  crossref = {conf/fpt/2006},
  author = {Brian M. H. Li and Philip Heng Wai Leong}
}
@proceedings{conf/fpt/2006,
  editor = {George A. Constantinides},
  editor = {Wai-Kei Mak},
  editor = {Phaophak Sirisuk},
  editor = {Theerayod Wiangtong},
  title = {2006 IEEE International Conference on Field Programmable Technology, FPT 2006, Bangkok, Thailand, December 13-15, 2006},
  publisher = {IEEE},
  year = {2006},
  isbn = {0-7803-9728-2},
  url = {http://ieeexplore.ieee.org/xpl/mostRecentIssue.jsp?punumber=4042379},
  booktitle = {FPT},
  author = {}
}
@inproceedings{conf/fpt/BergmannW03,
  title = {The Egret platform for reconfigurable system on chip},
  pages = {340-343},
  year = {2003},
  booktitle = {FPT},
  doi = {10.1109/FPT.2003.1275772},
  crossref = {conf/fpt/2003},
  author = {Neil W. Bergmann and John Williams}
}
@inproceedings{conf/fpt/ShafiqPCANA09,
  title = {Exploiting memory customization in FPGA for 3D stencil computations},
  pages = {38-45},
  year = {2009},
  booktitle = {FPT},
  doi = {10.1109/FPT.2009.5377644},
  crossref = {conf/fpt/2009},
  author = {Muhammad Shafiq and Miquel Pericàs and Raúl de la Cruz and Mauricio Araya-Polo and Nacho Navarro and Eduard Ayguadé}
}
@inproceedings{conf/fpt/HuangA10,
  title = {Modular design of fully pipelined accumulators},
  pages = {118-125},
  year = {2010},
  booktitle = {FPT},
  doi = {10.1109/FPT.2010.5681766},
  crossref = {conf/fpt/2010},
  author = {Miaoqing Huang and David L. Andrews}
}
@inproceedings{conf/fpt/KlimovicA13,
  title = {Bitwidth-optimized hardware accelerators with software fallback},
  pages = {136-143},
  year = {2013},
  booktitle = {FPT},
  doi = {10.1109/FPT.2013.6718343},
  crossref = {conf/fpt/2013},
  author = {Ana Klimovic and Jason Helge Anderson}
}
@inproceedings{conf/fpt/MalipatlollaFSAH11a,
  title = {A novel architecture for a secure update of cryptographic engines on trusted platform module},
  pages = {1-6},
  year = {2011},
  booktitle = {FPT},
  doi = {10.1109/FPT.2011.6132705},
  crossref = {conf/fpt/2011},
  author = {Sunil Malipatlolla and Thomas Feller and Abdulhadi Shoufan and Tolga Arul and Sorin A. Huss}
}
@inproceedings{conf/fpt/IskanderCCRSFP10,
  title = {Using partial reconfiguration and high-level models to accelerate FPGA design validation},
  pages = {341-344},
  year = {2010},
  booktitle = {FPT},
  doi = {10.1109/FPT.2010.5681432},
  crossref = {conf/fpt/2010},
  author = {Yousef Iskander and Stephen D. Craven and Athira Chandrasekharan and Sureshwar Rajagopalan and Guruprasad Subbarayan and Tannous Frangieh and Cameron D. Patterson}
}
@inproceedings{conf/fpt/TaghaviP10,
  title = {VMODEX: A visualization tool for multi-objective Design Space Exploration},
  pages = {357-360},
  year = {2010},
  booktitle = {FPT},
  doi = {10.1109/FPT.2010.5681428},
  crossref = {conf/fpt/2010},
  author = {Toktam Taghavi and Andy D. Pimentel}
}
@inproceedings{conf/fpt/NawazDMPBV07,
  title = {Recursive Variable Expansion: A Loop Transformation for Reconfigurable Systems},
  pages = {301-304},
  year = {2007},
  booktitle = {FPT},
  doi = {10.1109/FPT.2007.4439271},
  crossref = {conf/fpt/2007},
  author = {Zubair Nawaz and Ozana Silvia Dragomir and Thomas Marconi and Elena Moscu Panainte and Koen Bertels and Stamatis Vassiliadis}
}
@inproceedings{conf/fpt/FischaberHMW05,
  title = {FPGA Core Network Implementation and Optimization: A Case Study},
  pages = {319-320},
  year = {2005},
  crossref = {conf/fpt/2005},
  booktitle = {FPT},
  author = {Scott Fischaber and R. Hasson and John McAllister and Roger F. Woods}
}
@inproceedings{conf/fpt/BeckerM04,
  title = {A new architecture of field programmable analog arrays for reconfigurable instantiation of continuous-time filters},
  pages = {367-370},
  year = {2004},
  booktitle = {FPT},
  doi = {10.1109/FPT.2004.1393301},
  crossref = {conf/fpt/2004},
  author = {Joachim Becker and Yiannos Manoli}
}
@inproceedings{conf/fpt/LeeS04,
  title = {A gate-level model for morphogenetic evolvable hardware},
  pages = {113-119},
  year = {2004},
  booktitle = {FPT},
  doi = {10.1109/FPT.2004.1393258},
  crossref = {conf/fpt/2004},
  author = {Justin Lee and Joaquin Sitte}
}
@inproceedings{conf/fpt/DaiSCWWY14,
  title = {Online scheduling for FPGA computation in the Cloud},
  pages = {330-333},
  year = {2014},
  booktitle = {FPT},
  doi = {10.1109/FPT.2014.7082811},
  crossref = {conf/fpt/2014},
  author = {Guohao Dai and Yi Shan and Fei Chen and Yu Wang and Kun Wang and Huazhong Yang}
}
@inproceedings{conf/fpt/ThomasL07,
  title = {A Domain Specific Language for Reconfigurable Path-based Monte Carlo Simulations},
  pages = {97-104},
  year = {2007},
  booktitle = {FPT},
  doi = {10.1109/FPT.2007.4439237},
  crossref = {conf/fpt/2007},
  author = {David B. Thomas and Wayne Luk}
}
@inproceedings{conf/fpt/HasegawaAMAAA05,
  title = {An Adaptive Cryptographic Accelerator for IPsec on Dynamically Reconfigurable Processor},
  pages = {163-170},
  year = {2005},
  crossref = {conf/fpt/2005},
  booktitle = {FPT},
  author = {Yohei Hasegawa and Shohei Abe and Hiroki Matsutani and Hideharu Amano and Kenichiro Anjo and Toru Awashima}
}
@inproceedings{conf/fpt/BispoSCV06,
  title = {Regular expression matching for reconfigurable packet inspection},
  pages = {119-126},
  year = {2006},
  booktitle = {FPT},
  doi = {10.1109/FPT.2006.270302},
  crossref = {conf/fpt/2006},
  author = {João Bispo and Ioannis Sourdis and João M. P. Cardoso and Stamatis Vassiliadis}
}
@inproceedings{conf/fpt/AlizadehF10,
  title = {A debugging method for repairing post-silicon bugs of high performance processors in the fields},
  pages = {328-331},
  year = {2010},
  booktitle = {FPT},
  doi = {10.1109/FPT.2010.5681434},
  crossref = {conf/fpt/2010},
  author = {Bijan Alizadeh and Masahiro Fujita}
}
@inproceedings{conf/fpt/RanaSMS06,
  title = {Combining hardware reconfiguration and adaptive computation for a novel SoC design methodology},
  pages = {293-296},
  year = {2006},
  booktitle = {FPT},
  doi = {10.1109/FPT.2006.270331},
  crossref = {conf/fpt/2006},
  author = {Vincenzo Rana and Marco D. Santambrogio and Seda Ogrenci Memik and Donatella Sciuto}
}
@inproceedings{conf/fpt/LeeSLRK13,
  title = {Real-time ray tracing on coarse-grained reconfigurable processor},
  pages = {192-197},
  year = {2013},
  booktitle = {FPT},
  doi = {10.1109/FPT.2013.6718352},
  crossref = {conf/fpt/2013},
  author = {Jaedon Lee and Youngsam Shin and Won-Jong Lee and Soojung Ryu and Jeongwook Kim}
}
@inproceedings{conf/fpt/RullmannM08,
  title = {Synthesis of efficiently reconfigurable datapaths for reconfigurable computing},
  pages = {277-280},
  year = {2008},
  booktitle = {FPT},
  doi = {10.1109/FPT.2008.4762397},
  crossref = {conf/fpt/2008},
  author = {Markus Rullmann and Renate Merker}
}
@inproceedings{conf/fpt/MabuchiWMAGYNW10,
  title = {Othello Solver based on a soft-core MIMD processor array},
  pages = {511-514},
  year = {2010},
  booktitle = {FPT},
  doi = {10.1109/FPT.2010.5681470},
  crossref = {conf/fpt/2010},
  author = {Takayuki Mabuchi and Takahiro Watanabe and Retsu Moriwaki and Yuji Aoyama and Amarjargal Gundjalam and Yuichiro Yamaji and Hironari Nakada and Minoru Watanabe}
}
@inproceedings{conf/fpt/KearneyVW03,
  title = {Abstractions and primitives enabling runtime resource allocation for dynamic IP cores using virtual platform FPGAs},
  pages = {403-406},
  year = {2003},
  booktitle = {FPT},
  doi = {10.1109/FPT.2003.1275787},
  crossref = {conf/fpt/2003},
  author = {David A. Kearney and Gerard Veldman and David Warren}
}
@inproceedings{conf/fpt/VansteenkisteBS13,
  title = {A connection-based router for FPGAs},
  pages = {326-329},
  year = {2013},
  booktitle = {FPT},
  doi = {10.1109/FPT.2013.6718378},
  crossref = {conf/fpt/2013},
  author = {Elias Vansteenkiste and Karel Bruneel and Dirk Stroobandt}
}
@inproceedings{conf/fpt/LeeGML04,
  title = {Adaptive range reduction for hardware function evaluation},
  pages = {169-176},
  year = {2004},
  booktitle = {FPT},
  doi = {10.1109/FPT.2004.1393265},
  crossref = {conf/fpt/2004},
  author = {Dong-U Lee and Altaf Abdul Gaffar and Oskar Mencer and Wayne Luk}
}
@inproceedings{conf/fpt/HarkinsEEH05,
  title = {Performance of Sorting Algorithms on the SRC 6 Reconfigurable Computer},
  pages = {295-296},
  year = {2005},
  crossref = {conf/fpt/2005},
  booktitle = {FPT},
  author = {John Harkins and Tarek A. El-Ghazawi and Esam El-Araby and Miaoqing Huang}
}
@inproceedings{conf/fpt/BetkaouiTL10,
  title = {Comparing performance and energy efficiency of FPGAs and GPUs for high productivity computing},
  pages = {94-101},
  year = {2010},
  booktitle = {FPT},
  doi = {10.1109/FPT.2010.5681761},
  crossref = {conf/fpt/2010},
  author = {Brahim Betkaoui and David B. Thomas and Wayne Luk}
}
@inproceedings{conf/fpt/SanoPLY07,
  title = {FPGA-based Streaming Computation for Lattice Boltzmann Method},
  pages = {233-236},
  year = {2007},
  booktitle = {FPT},
  doi = {10.1109/FPT.2007.4439254},
  crossref = {conf/fpt/2007},
  author = {Kentaro Sano and Oliver Pell and Wayne Luk and Satoru Yamamoto}
}
@inproceedings{conf/fpt/WakabayashiKN06,
  title = {FPGA implementation of tabu search for the quadratic assignment problem},
  pages = {269-272},
  year = {2006},
  booktitle = {FPT},
  doi = {10.1109/FPT.2006.270325},
  crossref = {conf/fpt/2006},
  author = {Shin'ichi Wakabayashi and Yoshihiro Kimura and Shinobu Nagayama}
}
@inproceedings{conf/fpt/BrosserMGL14,
  title = {Assessing scrubbing techniques for Xilinx SRAM-based FPGAs in space applications},
  pages = {296-299},
  year = {2014},
  booktitle = {FPT},
  doi = {10.1109/FPT.2014.7082803},
  crossref = {conf/fpt/2014},
  author = {Fredrik Brosser and Emil Milh and Vilhelm Geijer and Per Larsson-Edefors}
}
@inproceedings{conf/fpt/KosciuszkiewiczMK07,
  title = {Run-Time Management of Reconfigurable Hardware Tasks Using Embedded Linux},
  pages = {209-215},
  year = {2007},
  booktitle = {FPT},
  doi = {10.1109/FPT.2007.4439251},
  crossref = {conf/fpt/2007},
  author = {Krzysztof Kosciuszkiewicz and Fearghal Morgan and Krzysztof Kepa}
}
@inproceedings{conf/fpt/BowerCL07,
  title = {Unifying FPGA Hardware Development},
  pages = {113-120},
  year = {2007},
  booktitle = {FPT},
  doi = {10.1109/FPT.2007.4439239},
  crossref = {conf/fpt/2007},
  author = {Jacob A. Bower and Wei Ning Cho and Wayne Luk}
}
@inproceedings{conf/fpt/WiersemaDP14,
  title = {Memory security in reconfigurable computers: Combining formal verification with monitoring},
  pages = {167-174},
  year = {2014},
  booktitle = {FPT},
  doi = {10.1109/FPT.2014.7082771},
  crossref = {conf/fpt/2014},
  author = {Tobias Wiersema and Stephanie Drzevitzky and Marco Platzner}
}
@inproceedings{conf/fpt/KriegGBH12,
  title = {Acceleration of fault attack emulation by consideration of fault propagation},
  pages = {239-242},
  year = {2012},
  booktitle = {FPT},
  doi = {10.1109/FPT.2012.6412141},
  crossref = {conf/fpt/2012},
  author = {Armin Krieg and Johannes Grinschgl and Holger Bock and Josef Haid}
}
@inproceedings{conf/fpt/KosarZK13,
  title = {NFA reduction for regular expressions matching using FPGA},
  pages = {338-341},
  year = {2013},
  booktitle = {FPT},
  doi = {10.1109/FPT.2013.6718381},
  crossref = {conf/fpt/2013},
  author = {Vlastimil Kosar and Martin Zádník and Jan Korenek}
}
@inproceedings{conf/fpt/SuzukiHYKDAAMWTA04,
  title = {Stream applications on the dynamically reconfigurable processor},
  pages = {137-144},
  year = {2004},
  booktitle = {FPT},
  doi = {10.1109/FPT.2004.1393261},
  crossref = {conf/fpt/2004},
  author = {Masayasu Suzuki and Yohei Hasegawa and Yutaka Yamada and Naoto Kaneko and Katsuaki Deguchi and Hideharu Amano and Kenichiro Anjo and Masato Motomura and Kazutoshi Wakabayashi and Takao Toi and Toru Awashima}
}
@inproceedings{conf/fpt/VeredasP06,
  title = {Power estimation of a LUT-based MPGA},
  pages = {313-316},
  year = {2006},
  booktitle = {FPT},
  doi = {10.1109/FPT.2006.270336},
  crossref = {conf/fpt/2006},
  author = {Francisco-Javier Veredas and Hans-Jörg Pfleiderer}
}
@inproceedings{conf/fpt/YamaguchiHO02,
  title = {Dynamic reconfiguration for the common key encryption using FPGA},
  pages = {378-381},
  year = {2002},
  booktitle = {FPT},
  doi = {10.1109/FPT.2002.1188715},
  crossref = {conf/fpt/2002},
  author = {Teruyoshi Yamaguchi and Tomonori Hashiyama and Shigeru Okuma}
}
@inproceedings{conf/fpt/DinechinPCT08,
  title = {An FPGA-specific approach to floating-point accumulation and sum-of-products},
  pages = {33-40},
  year = {2008},
  booktitle = {FPT},
  doi = {10.1109/FPT.2008.4762363},
  crossref = {conf/fpt/2008},
  author = {Florent de Dinechin and Bogdan Pasca and Octavian Cret and Radu Tudoran}
}
@inproceedings{conf/fpt/CollinsonS13,
  title = {Flexible hierarchy ray tracing on FPGAs},
  pages = {330-333},
  year = {2013},
  booktitle = {FPT},
  doi = {10.1109/FPT.2013.6718379},
  crossref = {conf/fpt/2013},
  author = {Sam Collinson and Oliver Sinnen}
}
@inproceedings{conf/fpt/MeintanisP07,
  title = {An efficient FPGA-based implementation of Pollard's (ρ - 1) factorization algorithm},
  pages = {365-368},
  year = {2007},
  booktitle = {FPT},
  doi = {10.1109/FPT.2007.4439287},
  crossref = {conf/fpt/2007},
  author = {Dimitrios Meintanis and Ioannis Papaefstathiou}
}
@inproceedings{conf/fpt/GojmanD09,
  title = {VMATCH: Using logical variation to counteract physical variation in bottom-up, nanoscale systems},
  pages = {78-87},
  year = {2009},
  booktitle = {FPT},
  doi = {10.1109/FPT.2009.5377684},
  crossref = {conf/fpt/2009},
  author = {Benjamin Gojman and André DeHon}
}
@inproceedings{conf/fpt/LaForestS13,
  title = {Maximizing speed and density of tiled FPGA overlays via partitioning},
  pages = {238-245},
  year = {2013},
  booktitle = {FPT},
  doi = {10.1109/FPT.2013.6718360},
  crossref = {conf/fpt/2013},
  author = {Charles Eric LaForest and J. Gregory Steffan}
}
@inproceedings{conf/fpt/ShaoGLW14,
  title = {Accelerating transfer entropy computation},
  pages = {60-67},
  year = {2014},
  booktitle = {FPT},
  doi = {10.1109/FPT.2014.7082754},
  crossref = {conf/fpt/2014},
  author = {Shengjia Shao and Ce Guo and Wayne Luk and Stephen Weston}
}
@inproceedings{conf/fpt/GarciaC11,
  title = {A scalable memory interface for multicore reconfigurable computing systems},
  pages = {1-8},
  year = {2011},
  booktitle = {FPT},
  doi = {10.1109/FPT.2011.6132685},
  crossref = {conf/fpt/2011},
  author = {Philip Garcia and Katherine Compton}
}
@inproceedings{conf/fpt/KleinM04,
  title = {Migrating software to hardware on FPGAs},
  pages = {217-224},
  year = {2004},
  booktitle = {FPT},
  doi = {10.1109/FPT.2004.1393271},
  crossref = {conf/fpt/2004},
  author = {Russell Klein and Rajat Moona}
}
@inproceedings{conf/fpt/WatanabeK05,
  title = {A Zero-Overhead Dynamic Optically Reconfigurable Gate Array},
  pages = {297-298},
  year = {2005},
  crossref = {conf/fpt/2005},
  booktitle = {FPT},
  author = {Minoru Watanabe and Fuminori Kobayashi}
}
@inproceedings{conf/fpt/EvansRC07,
  title = {Reconfigurable Functional Units for Scientific Superscalar Processors},
  pages = {73-80},
  year = {2007},
  booktitle = {FPT},
  doi = {10.1109/FPT.2007.4439234},
  crossref = {conf/fpt/2007},
  author = {Jonathan Evans and Kyle Rupnow and Katherine Compton}
}
@inproceedings{conf/fpt/RoeslerN02,
  title = {Debug methods for hybrid CPU/FPGA systems},
  pages = {243-250},
  year = {2002},
  booktitle = {FPT},
  doi = {10.1109/FPT.2002.1188688},
  crossref = {conf/fpt/2002},
  author = {Eric Roesler and Brent E. Nelson}
}
@inproceedings{conf/fpt/YamawakiI07,
  title = {A Programmable Load/Store Unit on C-based Hardware Design for FPGA},
  pages = {361-364},
  year = {2007},
  booktitle = {FPT},
  doi = {10.1109/FPT.2007.4439286},
  crossref = {conf/fpt/2007},
  author = {Akira Yamawaki and Masahiko Iwane}
}
@inproceedings{conf/fpt/KawanamiHMTNSK06,
  title = {Optimal set of body bias voltages for an FPGA with field-programmable Vth components},
  pages = {329-332},
  year = {2006},
  booktitle = {FPT},
  doi = {10.1109/FPT.2006.270340},
  crossref = {conf/fpt/2006},
  author = {Takashi Kawanami and Masakazu Hioki and Yohei Matsumoto and Toshiyuki Tsutsumi and Tadashi Nakagawa and Toshihiro Sekigawa and Hanpei Koike}
}
@inproceedings{conf/fpt/WangKH14,
  title = {FPGA-based high throughput XTS-AES encryption/decryption for storage area network},
  pages = {268-271},
  year = {2014},
  booktitle = {FPT},
  doi = {10.1109/FPT.2014.7082791},
  crossref = {conf/fpt/2014},
  author = {Yi Wang 0016 and Akash Kumar and Yajun Ha}
}
@inproceedings{conf/fpt/DickinS11,
  title = {Exploring FPGA technology mapping for fracturable LUT minimization},
  pages = {1-8},
  year = {2011},
  booktitle = {FPT},
  doi = {10.1109/FPT.2011.6132691},
  crossref = {conf/fpt/2011},
  author = {David Dickin and Lesley Shannon}
}
@inproceedings{conf/fpt/GregersonCM13,
  title = {Multi-personality partitioning for heterogeneous systems},
  pages = {314-317},
  year = {2013},
  booktitle = {FPT},
  doi = {10.1109/FPT.2013.6718375},
  crossref = {conf/fpt/2013},
  author = {Anthony E. Gregerson and Aman Chadha and Katherine Morrow}
}
@inproceedings{conf/fpt/YoshimiNKOFHSYKA07,
  title = {A Framework for Implementing a Network-Based Stochastic Biochemical Simulator on an FPGA},
  pages = {193-200},
  year = {2007},
  booktitle = {FPT},
  doi = {10.1109/FPT.2007.4439249},
  crossref = {conf/fpt/2007},
  author = {Masato Yoshimi and Yuri Nishikawa and Toshinori Kojima and Yasunori Osana and Akira Funahashi and Noriko Hiroi and Yuichiro Shibata and Hideki Yamada and Hiroaki Kitano and Hideharu Amano}
}
@inproceedings{conf/fpt/PohlFPR04,
  title = {gNBX - reconfigurable hardware acceleration of self-organizing maps},
  pages = {97-104},
  year = {2004},
  booktitle = {FPT},
  doi = {10.1109/FPT.2004.1393256},
  crossref = {conf/fpt/2004},
  author = {Christopher Pohl and Marc Franzmeier and Mario Porrmann and Ulrich Rückert 0001}
}
@inproceedings{conf/fpt/KiamehrAT11,
  title = {Investigation of NBTI and PBTI induced aging in different LUT implementations},
  pages = {1-8},
  year = {2011},
  booktitle = {FPT},
  doi = {10.1109/FPT.2011.6132704},
  crossref = {conf/fpt/2011},
  author = {Saman Kiamehr and Abdulazim Amouri and Mehdi Baradaran Tahoori}
}
@inproceedings{conf/fpt/DevadossPB10,
  title = {A tiled programmable fabric using QCA},
  pages = {9-16},
  year = {2010},
  booktitle = {FPT},
  doi = {10.1109/FPT.2010.5681534},
  crossref = {conf/fpt/2010},
  author = {Rajeswari Devadoss and Kolin Paul and M. Balakrishnan}
}
@inproceedings{conf/fpt/PotipantongWSW05,
  title = {A Scaleable FFT/IFFT Kernel for Communication Systems Using Codesign Approach},
  pages = {329-330},
  year = {2005},
  crossref = {conf/fpt/2005},
  booktitle = {FPT},
  author = {Panan Potipantong and Theerayod Wiangtong and Phaophak Sirisuk and Apisak Worapishet}
}
@inproceedings{conf/fpt/ZhanKA04,
  title = {Domain specific reconfigurable fabric targeting Viterbi algorithm},
  pages = {363-366},
  year = {2004},
  booktitle = {FPT},
  doi = {10.1109/FPT.2004.1393300},
  crossref = {conf/fpt/2004},
  author = {Cheng Zhan and Sami Khawam and Tughrul Arslan}
}
@inproceedings{conf/fpt/FujimoriW13,
  title = {Color configuration method for an optically reconfigurable gate array},
  pages = {406-409},
  year = {2013},
  booktitle = {FPT},
  doi = {10.1109/FPT.2013.6718400},
  crossref = {conf/fpt/2013},
  author = {Takumi Fujimori and Minoru Watanabe}
}
@inproceedings{conf/fpt/AbeHTIA06,
  title = {An adaptive Viterbi decoder on the dynamically reconfigurable processor},
  pages = {285-288},
  year = {2006},
  booktitle = {FPT},
  doi = {10.1109/FPT.2006.270329},
  crossref = {conf/fpt/2006},
  author = {Shohei Abe and Yohei Hasegawa and Takao Toi and Takeshi Inuo and Hideharu Amano}
}
@inproceedings{conf/fpt/SeemuthM13,
  title = {Automated multi-device placement, I/O voltage supply assignment, and pin assignment in circuit board design},
  pages = {262-269},
  year = {2013},
  booktitle = {FPT},
  doi = {10.1109/FPT.2013.6718363},
  crossref = {conf/fpt/2013},
  author = {Daniel P. Seemuth and Katherine Morrow}
}
@inproceedings{conf/fpt/ZhangCL14,
  title = {An efficient FPGA implementation of QR decomposition using a novel systolic array architecture based on enhanced vectoring CORDIC},
  pages = {123-130},
  year = {2014},
  booktitle = {FPT},
  doi = {10.1109/FPT.2014.7082764},
  crossref = {conf/fpt/2014},
  author = {Jianfeng Zhang and Paul Chow and Hengzhu Liu}
}
@inproceedings{conf/fpt/Kojima14,
  title = {FPGA implementation of Blokus Duo player using hardware/software co-design},
  pages = {378-381},
  year = {2014},
  booktitle = {FPT},
  doi = {10.1109/FPT.2014.7082825},
  crossref = {conf/fpt/2014},
  author = {Akira Kojima}
}
@inproceedings{conf/fpt/TanigawaKH03,
  title = {A coarse-grained reconfigurable architecture with low cost configuration data compression mechanism},
  pages = {311-314},
  year = {2003},
  booktitle = {FPT},
  doi = {10.1109/FPT.2003.1275765},
  crossref = {conf/fpt/2003},
  author = {Kazuya Tanigawa and Takashi Kawasaki and Tetsuo Hironaka}
}
@proceedings{conf/fpt/2007,
  editor = {Hideharu Amano},
  editor = {Andy Ye},
  editor = {Takeshi Ikenaga},
  title = {2007 International Conference on Field-Programmable Technology, ICFPT 2007, Kitakyushu, Japan, December 12-14, 2007},
  publisher = {IEEE},
  year = {2007},
  isbn = {1-4244-1472-5},
  url = {http://ieeexplore.ieee.org/xpl/mostRecentIssue.jsp?punumber=4439213},
  booktitle = {FPT},
  author = {}
}
@inproceedings{conf/fpt/CheahFK14,
  title = {Analysis and optimization of a deeply pipelined FPGA soft processor},
  pages = {235-238},
  year = {2014},
  booktitle = {FPT},
  doi = {10.1109/FPT.2014.7082783},
  crossref = {conf/fpt/2014},
  author = {Hui Yan Cheah and Suhaib A. Fahmy and Nachiket Kapre}
}
@inproceedings{conf/fpt/JinC11,
  title = {A self-healing autonomous neural network hardware for trustworthy biomedical systems},
  pages = {1-8},
  year = {2011},
  booktitle = {FPT},
  doi = {10.1109/FPT.2011.6132669},
  crossref = {conf/fpt/2011},
  author = {Zhanpeng Jin and Allen C. Cheng}
}
@inproceedings{conf/fpt/MizunoAYY03,
  title = {Reconfigurable architecture for probabilistic neural network system},
  pages = {367-370},
  year = {2003},
  booktitle = {FPT},
  doi = {10.1109/FPT.2003.1275778},
  crossref = {conf/fpt/2003},
  author = {Ryosuke Mizuno and Noriyuki Aibe and Moritoshi Yasunaga and Ikuo Yoshihara}
}
@inproceedings{conf/fpt/SugimotoA14,
  title = {Hardware/software co-design architecture for Blokus Duo solver},
  pages = {358-361},
  year = {2014},
  booktitle = {FPT},
  doi = {10.1109/FPT.2014.7082820},
  crossref = {conf/fpt/2014},
  author = {Naru Sugimoto and Hideharu Amano}
}
@inproceedings{conf/fpt/MorishitaOFA08,
  title = {Exploiting memory hierarchy for a Computational Fluid Dynamics accelerator on FPGAs},
  pages = {193-200},
  year = {2008},
  booktitle = {FPT},
  doi = {10.1109/FPT.2008.4762383},
  crossref = {conf/fpt/2008},
  author = {Hirokazu Morishita and Yasunori Osana and Naoyuki Fujita and Hideharu Amano}
}
@inproceedings{conf/fpt/KuzmanovO07,
  title = {Floating-Point Matrix Multiplication in a Polymorphic Processor},
  pages = {249-252},
  year = {2007},
  booktitle = {FPT},
  doi = {10.1109/FPT.2007.4439258},
  crossref = {conf/fpt/2007},
  author = {Georgi Kuzmanov and Wouter M. van Oijen}
}
@inproceedings{conf/fpt/Benkrid02,
  title = {A multiplier-less FPGA core for image algebra neighbourhood operations},
  pages = {294-297},
  year = {2002},
  booktitle = {FPT},
  doi = {10.1109/FPT.2002.1188695},
  crossref = {conf/fpt/2002},
  author = {Khaled Benkrid}
}
@inproceedings{conf/fpt/FujitaMA14,
  title = {Image processing by A 0.3V 2MW coarse-grained reconfigurable accelerator CMA-SOTB with a solar battery},
  pages = {354-357},
  year = {2014},
  booktitle = {FPT},
  doi = {10.1109/FPT.2014.7082818},
  crossref = {conf/fpt/2014},
  author = {Yu Fujita and Koichiro Masuyama and Hideharu Amano}
}
@inproceedings{conf/fpt/LibbyFOK11,
  title = {A framework for verifying functional correctness in Odin II},
  pages = {1-6},
  year = {2011},
  booktitle = {FPT},
  doi = {10.1109/FPT.2011.6132671},
  crossref = {conf/fpt/2011},
  author = {Joseph C. Libby and Ashley Furrow and Paddy O'Brien and Kenneth B. Kent}
}
@inproceedings{conf/fpt/CheungLTS05,
  title = {Implementation of Gabor-Type Filters on Field Programmable Gate Arrays},
  pages = {327-328},
  year = {2005},
  crossref = {conf/fpt/2005},
  booktitle = {FPT},
  author = {Ocean Y. H. Cheung and Philip Heng Wai Leong and Eric K. C. Tsang and Bertram Emil Shi}
}
@inproceedings{conf/fpt/FukudaITKSAM14,
  title = {Achieving higher performance of memcached by caching at network interface},
  pages = {288-289},
  year = {2014},
  booktitle = {FPT},
  doi = {10.1109/FPT.2014.7082799},
  crossref = {conf/fpt/2014},
  author = {Eric Shun Fukuda and Hiroaki Inoue and Takashi Takenaka and Dahoo Kim and Tsunaki Sadahisa and Tetsuya Asai and Masato Motomura}
}
@inproceedings{conf/fpt/YousufJG11,
  title = {Partially reconfigurable system-on-chips for adaptive fault tolerance},
  pages = {1-8},
  year = {2011},
  booktitle = {FPT},
  doi = {10.1109/FPT.2011.6132708},
  crossref = {conf/fpt/2011},
  author = {Shaon Yousuf and Adam Jacobs and Ann Gordon-Ross}
}
@inproceedings{conf/fpt/JuniorFR14,
  title = {Evaluation of SNMP-like protocol to manage a NoC emulation platform},
  pages = {199-206},
  year = {2014},
  booktitle = {FPT},
  doi = {10.1109/FPT.2014.7082776},
  crossref = {conf/fpt/2014},
  author = {Otavio Alcantara de Lima Junior and Virginie Fresse and Frédéric Rousseau}
}
@inproceedings{conf/fpt/TangGM14,
  title = {A high-performance low-power near-Vt RRAM-based FPGA},
  pages = {207-214},
  year = {2014},
  booktitle = {FPT},
  doi = {10.1109/FPT.2014.7082777},
  crossref = {conf/fpt/2014},
  author = {Xifan Tang and Pierre-Emmanuel Gaillardon and Giovanni De Micheli}
}
@inproceedings{conf/fpt/ProudfootKAC07,
  title = {High Performance Software-Hardware Network Intrusion Detection System},
  pages = {309-312},
  year = {2007},
  booktitle = {FPT},
  doi = {10.1109/FPT.2007.4439273},
  crossref = {conf/fpt/2007},
  author = {Ryan B. Proudfoot and Kenneth B. Kent and Eric E. Aubanel and Nan Chen}
}
@inproceedings{conf/fpt/Guneysu10,
  title = {True random number generation in block memories of reconfigurable devices},
  pages = {200-207},
  year = {2010},
  booktitle = {FPT},
  doi = {10.1109/FPT.2010.5681499},
  crossref = {conf/fpt/2010},
  author = {Tim Güneysu}
}
@inproceedings{conf/fpt/YuXL10,
  title = {Fine-grained characterization of process variation in FPGAs},
  pages = {138-145},
  year = {2010},
  booktitle = {FPT},
  doi = {10.1109/FPT.2010.5681770},
  crossref = {conf/fpt/2010},
  author = {Haile Yu and Qiang Xu and Philip Heng Wai Leong}
}
@inproceedings{conf/fpt/El-ArabyTGECA03,
  title = {Exploiting system-level parallelism in the application development on a reconfigurable computer},
  pages = {443-446},
  year = {2003},
  booktitle = {FPT},
  doi = {10.1109/FPT.2003.1275798},
  crossref = {conf/fpt/2003},
  author = {Esam El-Araby and Mohamed Taher and Kris Gaj and Tarek A. El-Ghazawi and David Caliga and Nikitas A. Alexandridis}
}
@inproceedings{conf/fpt/ZhangN03,
  title = {A temporal partitioning approach based on reconfiguration granularity estimation for dynamically reconfigurable systems},
  pages = {344-347},
  year = {2003},
  booktitle = {FPT},
  doi = {10.1109/FPT.2003.1275773},
  crossref = {conf/fpt/2003},
  author = {Xue-Jie Zhang and Kam-Wing Ng}
}
@inproceedings{conf/fpt/LiuTTL10,
  title = {Convex models for accelerating applications on FPGA-based clusters},
  pages = {495-498},
  year = {2010},
  booktitle = {FPT},
  doi = {10.1109/FPT.2010.5681466},
  crossref = {conf/fpt/2010},
  author = {Qiang Liu and Tim Todman and Kuen Hung Tsoi and Wayne Luk}
}
@inproceedings{conf/fpt/AhmadiniaBT03,
  title = {Temporal task clustering for online placement on reconfigurable hardware},
  pages = {359-362},
  year = {2003},
  booktitle = {FPT},
  doi = {10.1109/FPT.2003.1275776},
  crossref = {conf/fpt/2003},
  author = {Ali Ahmadinia and Christophe Bobda and Jürgen Teich}
}
@inproceedings{conf/fpt/GeTWCZL10,
  title = {Synthesis of a unified unit for evaluating an application-specific set of elementary functions},
  pages = {257-260},
  year = {2010},
  booktitle = {FPT},
  doi = {10.1109/FPT.2010.5681491},
  crossref = {conf/fpt/2010},
  author = {Liangwei Ge and Zhenan Tang and Kaiyu Wang and Ming Cao and Wencong Zou and Dong Liu}
}
@inproceedings{conf/fpt/PapadonikolakisB08,
  title = {A scalable FPGA architecture for non-linear SVM training},
  pages = {337-340},
  year = {2008},
  booktitle = {FPT},
  doi = {10.1109/FPT.2008.4762412},
  crossref = {conf/fpt/2008},
  author = {Markos Papadonikolakis and Christos-Savvas Bouganis}
}
@inproceedings{conf/fpt/FenderR03,
  title = {A high-speed ray tracing engine built on a field-programmable system},
  pages = {188-195},
  year = {2003},
  booktitle = {FPT},
  doi = {10.1109/FPT.2003.1275747},
  crossref = {conf/fpt/2003},
  author = {Joshua Fender and Jonathan Rose}
}
@inproceedings{conf/fpt/KutznerPS13,
  title = {TROJANUS: An ultra-lightweight side-channel leakage generator for FPGAs},
  pages = {160-167},
  year = {2013},
  booktitle = {FPT},
  doi = {10.1109/FPT.2013.6718347},
  crossref = {conf/fpt/2013},
  author = {Sebastian Kutzner and Axel Poschmann and Marc Stöttinger}
}
@inproceedings{conf/fpt/KomatsuKSSF02,
  title = {Field modifiable architecture with FPGAs and its design methodology},
  pages = {382-385},
  year = {2002},
  booktitle = {FPT},
  doi = {10.1109/FPT.2002.1188716},
  crossref = {conf/fpt/2002},
  author = {Satoshi Komatsu and Yoshihisa Kojima and Hiroshi Saito and Kenshu Seto and Masahiro Fujita}
}
@inproceedings{conf/fpt/Liu-JimenezSLM06,
  title = {FPGA implementation for an iris biometric processor},
  pages = {265-268},
  year = {2006},
  booktitle = {FPT},
  doi = {10.1109/FPT.2006.270324},
  crossref = {conf/fpt/2006},
  author = {Judith Liu-Jimenez and Raul Sánchez-Reillo and Almudena Lindoso and Oscar Miguel-Hurtado}
}
@inproceedings{conf/fpt/AlvarezLNMMDL06,
  title = {FPGA implementation of a fuzzy controller for automobile DC-DC converters},
  pages = {237-240},
  year = {2006},
  booktitle = {FPT},
  doi = {10.1109/FPT.2006.270317},
  crossref = {conf/fpt/2006},
  author = {Jacobo Álvarez and Alfonso Lago and Andres Nogueiras and Carlos Martinez-Peñalver and Jorge Marcos and Jesus Doval-Gandoy and Óscar Lopez}
}
@inproceedings{conf/fpt/JerezCK10,
  title = {FPGA implementation of an interior point solver for linear model predictive control},
  pages = {316-319},
  year = {2010},
  booktitle = {FPT},
  doi = {10.1109/FPT.2010.5681439},
  crossref = {conf/fpt/2010},
  author = {Juan Luis Jerez and George A. Constantinides and Eric C. Kerrigan}
}
@inproceedings{conf/fpt/MarconiTBG10,
  title = {A novel HDL coding style to reduce power consumption for reconfigurable devices},
  pages = {295-299},
  year = {2010},
  booktitle = {FPT},
  doi = {10.1109/FPT.2010.5681480},
  crossref = {conf/fpt/2010},
  author = {Thomas Marconi and Dimitris Theodoropoulos and Koen Bertels and Georgi Gaydadjiev}
}
@inproceedings{conf/fpt/SmitSHBPW04,
  title = {Run-time mapping of applications to a heterogeneous reconfigurable tiled system on chip architecture},
  pages = {421-424},
  year = {2004},
  booktitle = {FPT},
  doi = {10.1109/FPT.2004.1393315},
  crossref = {conf/fpt/2004},
  author = {Lodewijk T. Smit and Gerard J. M. Smit and Johann L. Hurink and Hajo Broersma and Daniël Paulusma and Pascal T. Wolkotte}
}
@inproceedings{conf/fpt/ParvezMM09,
  title = {ASIF: Application Specific Inflexible FPGA},
  pages = {112-119},
  year = {2009},
  booktitle = {FPT},
  doi = {10.1109/FPT.2009.5377657},
  crossref = {conf/fpt/2009},
  author = {Husain Parvez and Zied Marrakchi and Habib Mehrez}
}
@inproceedings{conf/fpt/KlaiberRWBS12,
  title = {A memory-efficient parallel single pass architecture for connected component labeling of streamed images},
  pages = {159-165},
  year = {2012},
  booktitle = {FPT},
  doi = {10.1109/FPT.2012.6412129},
  crossref = {conf/fpt/2012},
  author = {Michael Klaiber and Lars Rockstroh and Zhe Wang and Yousef Baroud and Sven Simon}
}
@inproceedings{conf/fpt/KwonZLPSD14,
  title = {RotoRouter: Router support for endpoint-authorized decentralized traffic filtering to prevent DoS attacks},
  pages = {183-190},
  year = {2014},
  booktitle = {FPT},
  doi = {10.1109/FPT.2014.7082774},
  crossref = {conf/fpt/2014},
  author = {Albert Kwon and Kaiyu Zhang and Perk Lun Lim and Yuchen Pan and Jonathan M. Smith and André DeHon}
}
@inproceedings{conf/fpt/Shoufan12,
  title = {A hardware security module for quadrotor communication},
  pages = {253-256},
  year = {2012},
  booktitle = {FPT},
  doi = {10.1109/FPT.2012.6412144},
  crossref = {conf/fpt/2012},
  author = {Abdulhadi Shoufan}
}
@inproceedings{conf/fpt/LiE04,
  title = {QuickRoute: a fast routing algorithm for pipelined architectures},
  pages = {73-80},
  year = {2004},
  booktitle = {FPT},
  doi = {10.1109/FPT.2004.1393253},
  crossref = {conf/fpt/2004},
  author = {Song Li and Carl Ebeling}
}
@inproceedings{conf/fpt/KimOJK04,
  title = {3D graphics accelerator platform for mobile devices},
  pages = {387-390},
  year = {2004},
  booktitle = {FPT},
  doi = {10.1109/FPT.2004.1393306},
  crossref = {conf/fpt/2004},
  author = {Jung-Woo Kim and Jae-One Oh and Cheol-Ho Jeong and Jae-Hyun Kim}
}
@inproceedings{conf/fpt/IshebabiMB08,
  title = {Makespan minimization in automatic synthesis of multiprocessor systems from parallel programs},
  pages = {281-284},
  year = {2008},
  booktitle = {FPT},
  doi = {10.1109/FPT.2008.4762398},
  crossref = {conf/fpt/2008},
  author = {Harold Ishebabi and Philipp Mahr and Christophe Bobda}
}
@inproceedings{conf/fpt/ShreejithF14,
  title = {Zero latency encryption with FPGAs for secure time-triggered automotive networks},
  pages = {256-259},
  year = {2014},
  booktitle = {FPT},
  doi = {10.1109/FPT.2014.7082788},
  crossref = {conf/fpt/2014},
  author = {Shanker Shreejith and Suhaib A. Fahmy}
}
@inproceedings{conf/fpt/BajracharyaMGE04,
  title = {Reconfigurable hardware implementation of mesh routing in number field sieve factorization},
  pages = {263-270},
  year = {2004},
  booktitle = {FPT},
  doi = {10.1109/FPT.2004.1393277},
  crossref = {conf/fpt/2004},
  author = {Sashisu Bajracharya and Deapesh Misra and Kris Gaj and Tarek A. El-Ghazawi}
}
@inproceedings{conf/fpt/WintersteinBC13,
  title = {High-level synthesis of dynamic data structures: A case study using Vivado HLS},
  pages = {362-365},
  year = {2013},
  booktitle = {FPT},
  doi = {10.1109/FPT.2013.6718388},
  crossref = {conf/fpt/2013},
  author = {Felix Winterstein and Samuel Bayliss and George A. Constantinides}
}
@inproceedings{conf/fpt/BrantASL12,
  title = {Pipeline frequency boosting: Hiding dual-ported block RAM latency using intentional clock skew},
  pages = {235-238},
  year = {2012},
  booktitle = {FPT},
  doi = {10.1109/FPT.2012.6412140},
  crossref = {conf/fpt/2012},
  author = {Alexander Brant and Ameer Abdelhadi and Aaron Severance and Guy G. F. Lemieux}
}
@inproceedings{conf/fpt/BrebnerL03,
  title = {Networking on chip with platform FPGAs},
  pages = {13-20},
  year = {2003},
  booktitle = {FPT},
  doi = {10.1109/FPT.2003.1275726},
  crossref = {conf/fpt/2003},
  author = {Gordon J. Brebner and Delon Levi}
}
@inproceedings{conf/fpt/Sancho-PradelJG02,
  title = {System on programmable chip for real-time control implementations},
  pages = {276-283},
  year = {2002},
  booktitle = {FPT},
  doi = {10.1109/FPT.2002.1188692},
  crossref = {conf/fpt/2002},
  author = {Dario L. Sancho-Pradel and Simon R. Jones and Roger Goodall}
}
@inproceedings{conf/fpt/MacphersonS04,
  title = {Low FPGA area multiplier blocks for full parallel FIR filters},
  pages = {247-254},
  year = {2004},
  booktitle = {FPT},
  doi = {10.1109/FPT.2004.1393275},
  crossref = {conf/fpt/2004},
  author = {Kenneth N. Macpherson and Robert W. Stewart}
}
@inproceedings{conf/fpt/Hsu14,
  title = {Doing FPGA in a former software company},
  pages = {3},
  year = {2014},
  booktitle = {FPT},
  doi = {10.1109/FPT.2014.7082744},
  crossref = {conf/fpt/2014},
  author = {Feng-hsiung Hsu}
}
@inproceedings{conf/fpt/LiuMB14,
  title = {Parallel resampling for particle filters on FPGAs},
  pages = {191-198},
  year = {2014},
  booktitle = {FPT},
  doi = {10.1109/FPT.2014.7082775},
  crossref = {conf/fpt/2014},
  author = {Shuanglong Liu and Grigorios Mingas and Christos-Savvas Bouganis}
}
@inproceedings{conf/fpt/YanYWLW14,
  title = {Design space exploration for FPGA-based hybrid multicore architecture},
  pages = {280-281},
  year = {2014},
  booktitle = {FPT},
  doi = {10.1109/FPT.2014.7082795},
  crossref = {conf/fpt/2014},
  author = {Jian Yan and Junqi Yuan and Ying Wang and Philip Leong and Lingli Wang}
}
@inproceedings{conf/fpt/XuZL14,
  title = {Analyzing the impact of heterogeneous blocks on FPGA placement quality},
  pages = {36-43},
  year = {2014},
  booktitle = {FPT},
  doi = {10.1109/FPT.2014.7082750},
  crossref = {conf/fpt/2014},
  author = {Chang Xu and Wentai Zhang and Guojie Luo}
}
@inproceedings{conf/fpt/WangC10,
  title = {Integration of PSoC technology with educational robotics},
  pages = {332-336},
  year = {2010},
  booktitle = {FPT},
  doi = {10.1109/FPT.2010.5681435},
  crossref = {conf/fpt/2010},
  author = {Jingchuan Wang and Weidong Chen}
}
@inproceedings{conf/fpt/LuBG10,
  title = {Efficient hardware task reuse and interrupt handling mechanisms for FPGA-based partially reconfigurable systems},
  pages = {324-327},
  year = {2010},
  booktitle = {FPT},
  doi = {10.1109/FPT.2010.5681436},
  crossref = {conf/fpt/2010},
  author = {Yi Lu 0004 and Koen Bertels and Georgi Gaydadjiev}
}
@inproceedings{conf/fpt/DingH14,
  title = {Improve memory access for achieving both performance and energy efficiencies on heterogeneous systems},
  pages = {91-98},
  year = {2014},
  booktitle = {FPT},
  doi = {10.1109/FPT.2014.7082759},
  crossref = {conf/fpt/2014},
  author = {Hongyuan Ding and Miaoqing Huang}
}
@inproceedings{conf/fpt/AbramsonD12,
  title = {Resiliency-aware scheduling: Resource allocation for hardened computation on configurable devices},
  pages = {129-134},
  year = {2012},
  booktitle = {FPT},
  doi = {10.1109/FPT.2012.6412124},
  crossref = {conf/fpt/2012},
  author = {Jeremy Abramson and Pedro C. Diniz}
}
@inproceedings{conf/fpt/ZhuM10,
  title = {Real-time detection of line segments on FPGA},
  pages = {192-199},
  year = {2010},
  booktitle = {FPT},
  doi = {10.1109/FPT.2010.5681498},
  crossref = {conf/fpt/2010},
  author = {Jianyun Zhu and Tsutomu Maruyama}
}
@inproceedings{conf/fpt/BrousseauR12,
  title = {An energy-efficient, fast FPGA hardware architecture for OpenCV-Compatible object detection},
  pages = {166-173},
  year = {2012},
  booktitle = {FPT},
  doi = {10.1109/FPT.2012.6412130},
  crossref = {conf/fpt/2012},
  author = {Braiden Brousseau and Jonathan Rose}
}
@inproceedings{conf/fpt/HussainPNA11,
  title = {Implementation of a Reverse Time Migration kernel using the HCE High Level Synthesis tool},
  pages = {1-8},
  year = {2011},
  booktitle = {FPT},
  doi = {10.1109/FPT.2011.6132717},
  crossref = {conf/fpt/2011},
  author = {Tassadaq Hussain and Miquel Pericàs and Nacho Navarro and Eduard Ayguadé}
}
@inproceedings{conf/fpt/KochBT10,
  title = {Obstacle-free two-dimensional online-routing for run-time reconfigurable FPGA-based systems},
  pages = {208-215},
  year = {2010},
  booktitle = {FPT},
  doi = {10.1109/FPT.2010.5681496},
  crossref = {conf/fpt/2010},
  author = {Dirk Koch and Christian Beckhoff and Jim Tørresen}
}
@inproceedings{conf/fpt/LangeM06,
  title = {Granularity aspects for the design of multi-level reconfigurable architectures},
  pages = {9-16},
  year = {2006},
  booktitle = {FPT},
  doi = {10.1109/FPT.2006.270385},
  crossref = {conf/fpt/2006},
  author = {Sebastian Lange and Martin Middendorf}
}
@inproceedings{conf/fpt/Martinez-RodriguezBB11,
  title = {Design methodology for FPGA implementation of lattice piecewise-affine functions},
  pages = {1-4},
  year = {2011},
  booktitle = {FPT},
  doi = {10.1109/FPT.2011.6132696},
  crossref = {conf/fpt/2011},
  author = {Macarena C. Martinez-Rodriguez and Iluminada Baturone and P. Brox}
}
@inproceedings{conf/fpt/HsuTJWW02,
  title = {The feasibility study of designing a FPGA multiplier-core on finite field},
  pages = {386-389},
  year = {2002},
  booktitle = {FPT},
  doi = {10.1109/FPT.2002.1188717},
  crossref = {conf/fpt/2002},
  author = {C. H. Hsu and Trieu-Kien Truong and Ming-Haw Jing and W.-C. Wu and H. C. Wu}
}
@inproceedings{conf/fpt/MohammadniaS12,
  title = {Minimizing the error: A study of the implementation of an Integer Split-Radix FFT on an FPGA for medical imaging},
  pages = {360-367},
  year = {2012},
  booktitle = {FPT},
  doi = {10.1109/FPT.2012.6412161},
  crossref = {conf/fpt/2012},
  author = {Mohammad Reza Mohammadnia and Lesley Shannon}
}
@inproceedings{conf/fpt/FuML08,
  title = {Optimizing residue arithmetic on FPGAs},
  pages = {41-48},
  year = {2008},
  booktitle = {FPT},
  doi = {10.1109/FPT.2008.4762364},
  crossref = {conf/fpt/2008},
  author = {Haohuan Fu and Oskar Mencer and Wayne Luk}
}
@inproceedings{conf/fpt/ParkPM12,
  title = {Efficient performance scaling of future CGRAs for mobile applications},
  pages = {335-342},
  year = {2012},
  booktitle = {FPT},
  doi = {10.1109/FPT.2012.6412158},
  crossref = {conf/fpt/2012},
  author = {Yongjun Park and Jason Jong Kyu Park and Scott A. Mahlke}
}
@inproceedings{conf/fpt/Liebig014,
  title = {Low-latency double-precision floating-point division for FPGAs},
  pages = {107-114},
  year = {2014},
  booktitle = {FPT},
  doi = {10.1109/FPT.2014.7082762},
  crossref = {conf/fpt/2014},
  author = {Björn Liebig and Andreas Koch 0001}
}
@inproceedings{conf/fpt/ThomasBL06,
  title = {Hardware architectures for Monte-Carlo based financial simulations},
  pages = {377-380},
  year = {2006},
  booktitle = {FPT},
  doi = {10.1109/FPT.2006.270352},
  crossref = {conf/fpt/2006},
  author = {David B. Thomas and Jacob A. Bower and Wayne Luk}
}
@inproceedings{conf/fpt/FujisawaSAOY04,
  title = {Cyclic reconfiguration for pipelined applications on coarse-grain reconfigurable circuits},
  pages = {379-382},
  year = {2004},
  booktitle = {FPT},
  doi = {10.1109/FPT.2004.1393304},
  crossref = {conf/fpt/2004},
  author = {Hisanori Fujisawa and Miyoshi Saito and Masaki Arai and Toshihiro Ozawa and Hideki Yoshizawa}
}
@inproceedings{conf/fpt/ChungKCR13,
  title = {Adaptive compression for instruction code of Coarse Grained Reconfigurable Architectures},
  pages = {394-397},
  year = {2013},
  booktitle = {FPT},
  doi = {10.1109/FPT.2013.6718396},
  crossref = {conf/fpt/2013},
  author = {Moo-Kyoung Chung and Jun-Kyoung Kim and Yeon-Gon Cho and Soojung Ryu}
}
@inproceedings{conf/fpt/AmmendolaBFCLPRSTV13,
  title = {Virtual-to-Physical address translation for an FPGA-based interconnect with host and GPU remote DMA capabilities},
  pages = {58-65},
  year = {2013},
  booktitle = {FPT},
  doi = {10.1109/FPT.2013.6718331},
  crossref = {conf/fpt/2013},
  author = {Roberto Ammendola and Andrea Biagioni and Ottorino Frezza and Francesca Lo Cicero and Alessandro Lonardo and Pier Stanislao Paolucci and Davide Rossetti and Francesco Simula and Laura Tosoratto and Piero Vicini}
}
@inproceedings{conf/fpt/ChaiZWW14,
  title = {Using C to implement high-efficient computation of dense optical flow on FPGA-accelerated heterogeneous platforms},
  pages = {260-263},
  year = {2014},
  booktitle = {FPT},
  doi = {10.1109/FPT.2014.7082789},
  crossref = {conf/fpt/2014},
  author = {Zhilei Chai and Haojie Zhou and Zhibin Wang and Dong Wu}
}
@inproceedings{conf/fpt/BetkaouiTLP11,
  title = {A framework for FPGA acceleration of large graph problems: Graphlet counting case study},
  pages = {1-8},
  year = {2011},
  booktitle = {FPT},
  doi = {10.1109/FPT.2011.6132667},
  crossref = {conf/fpt/2011},
  author = {Brahim Betkaoui and David B. Thomas and Wayne Luk and Natasa Przulj}
}
@inproceedings{conf/fpt/TongLLL02,
  title = {A system level implementation of Rijndael on a memory-slot based FPGA card},
  pages = {102-109},
  year = {2002},
  booktitle = {FPT},
  doi = {10.1109/FPT.2002.1188670},
  crossref = {conf/fpt/2002},
  author = {Dennis K. Y. Tong and Pui Sze Lo and Kin-Hong Lee and Philip Heng Wai Leong}
}
@inproceedings{conf/fpt/LuB05,
  title = {Dynamic Loading of Peripherals on Reconfigurable System-on-Chip},
  pages = {279-280},
  year = {2005},
  crossref = {conf/fpt/2005},
  booktitle = {FPT},
  author = {Yi Lu 0004 and Neil W. Bergmann}
}
@inproceedings{conf/fpt/MalakonakisSD10,
  title = {GE3: A single FPGA client-server architecture for Golomb Ruler derivation},
  pages = {470-473},
  year = {2010},
  booktitle = {FPT},
  doi = {10.1109/FPT.2010.5681461},
  crossref = {conf/fpt/2010},
  author = {Pavlos Malakonakis and Euripides Sotiriades and Apostolos Dollas}
}
@inproceedings{conf/fpt/MaoZH14,
  title = {Towards automatic partial reconfiguration in FPGAs},
  pages = {286-287},
  year = {2014},
  booktitle = {FPT},
  doi = {10.1109/FPT.2014.7082798},
  crossref = {conf/fpt/2014},
  author = {Fubing Mao and Wei Zhang and Bingsheng He}
}
@inproceedings{conf/fpt/ShihHH07,
  title = {Reconfigurable Hardware Module Sequencer - A Tradeoff Between Networked and Data Flow Architectures},
  pages = {237-240},
  year = {2007},
  booktitle = {FPT},
  doi = {10.1109/FPT.2007.4439255},
  crossref = {conf/fpt/2007},
  author = {Kai-Jung Shih and Chin-Chieh Hung and Pao-Ann Hsiung}
}
@inproceedings{conf/fpt/ChenSGS08,
  title = {A new flexible PR domain model to replace the fixed multi-PR region model for DPR systems},
  pages = {257-260},
  year = {2008},
  booktitle = {FPT},
  doi = {10.1109/FPT.2008.4762392},
  crossref = {conf/fpt/2008},
  author = {Edward Chen and Dorian Sabaz and William A. Gruver and Lesley Shannon}
}
@inproceedings{conf/fpt/BaylissBCL06,
  title = {An FPGA implementation of the simplex algorithm},
  pages = {49-56},
  year = {2006},
  booktitle = {FPT},
  doi = {10.1109/FPT.2006.270294},
  crossref = {conf/fpt/2006},
  author = {Samuel Bayliss and Christos-Savvas Bouganis and George A. Constantinides and Wayne Luk}
}
@inproceedings{conf/fpt/PandiyarajanHV13,
  title = {Transparent FPGA based device for SQL DDoS mitigation},
  pages = {82-89},
  year = {2013},
  booktitle = {FPT},
  doi = {10.1109/FPT.2013.6718334},
  crossref = {conf/fpt/2013},
  author = {Karthikeyan Pandiyarajan and Srijith Haridas and Kuruvilla Varghese}
}
@inproceedings{conf/fpt/MoorthyG14,
  title = {Gigabyte-scale alignment acceleration of biological sequences via Ethernet streaming},
  pages = {227-230},
  year = {2014},
  booktitle = {FPT},
  doi = {10.1109/FPT.2014.7082781},
  crossref = {conf/fpt/2014},
  author = {Theepan Moorthy and Sathish Gopalakrishnan}
}
@inproceedings{conf/fpt/PlesslP03,
  title = {TKDM - a reconfigurable co-processor in a PC's memory slot},
  pages = {252-259},
  year = {2003},
  booktitle = {FPT},
  doi = {10.1109/FPT.2003.1275755},
  crossref = {conf/fpt/2003},
  author = {Christian Plessl and Marco Platzner}
}
@inproceedings{conf/fpt/JiaWCWSY13,
  title = {High-order reconfigurable FIR filter design based on statistical analysis of CSD coefficients},
  pages = {402-405},
  year = {2013},
  booktitle = {FPT},
  doi = {10.1109/FPT.2013.6718399},
  crossref = {conf/fpt/2013},
  author = {Rui Jia and Fei Wang and Rui Chen and Xin-Gang Wang and Delong Shang and Hai-Gang Yang}
}
@inproceedings{conf/fpt/MuthukaruppanSK02,
  title = {A novel three phase parallel genetic approach to routing for field programmable gate arrays},
  pages = {336-339},
  year = {2002},
  booktitle = {FPT},
  doi = {10.1109/FPT.2002.1188705},
  crossref = {conf/fpt/2002},
  author = {Annamalai Muthukaruppan and Sivaprakasam Suresh and V. Kamakoti}
}
@inproceedings{conf/fpt/Bergmann02,
  title = {Enabling technologies for reconfigurable system-on-chip},
  pages = {360-363},
  year = {2002},
  booktitle = {FPT},
  doi = {10.1109/FPT.2002.1188711},
  crossref = {conf/fpt/2002},
  author = {Neil W. Bergmann}
}
@inproceedings{conf/fpt/CastellanaF13,
  title = {An automated flow for the High Level Synthesis of coarse grained parallel applications},
  pages = {294-301},
  year = {2013},
  booktitle = {FPT},
  doi = {10.1109/FPT.2013.6718370},
  crossref = {conf/fpt/2013},
  author = {Vito Giovanni Castellana and Fabrizio Ferrandi}
}
@inproceedings{conf/fpt/YangGLN14,
  title = {Collaborative processing of Least-Square Monte Carlo for American options},
  pages = {52-59},
  year = {2014},
  booktitle = {FPT},
  doi = {10.1109/FPT.2014.7082753},
  crossref = {conf/fpt/2014},
  author = {Jinzhe Yang and Ce Guo and Wayne Luk and Terence Nahar}
}
@inproceedings{conf/fpt/SimMW08,
  title = {Defining neighborhood relations for fast spatial-temporal partitioning of applications on reconfigurable architectures},
  pages = {121-128},
  year = {2008},
  booktitle = {FPT},
  doi = {10.1109/FPT.2008.4762374},
  crossref = {conf/fpt/2008},
  author = {Joon Edward Sim and Tulika Mitra and Weng-Fai Wong}
}
@inproceedings{conf/fpt/SakaneYKLG03,
  title = {DIMES: an iterative emulation platform for Multiprocessor-System-On-Chip designs},
  pages = {244-251},
  year = {2003},
  booktitle = {FPT},
  doi = {10.1109/FPT.2003.1275754},
  crossref = {conf/fpt/2003},
  author = {Hirofumi Sakane and Levent Yakay and Vishal Karna and Clement Leung and Guang R. Gao}
}
@inproceedings{conf/fpt/SanderBLSDB14,
  title = {A flexible interface architecture for reconfigurable coprocessors in embedded multicore systems using PCIe Single-root I/O virtualization},
  pages = {223-226},
  year = {2014},
  booktitle = {FPT},
  doi = {10.1109/FPT.2014.7082780},
  crossref = {conf/fpt/2014},
  author = {Oliver Sander and Steffen Baehr and Enno Lübbers and Timo Sandmann and Viet Vu Duy and Jürgen Becker}
}
@inproceedings{conf/fpt/YanW03,
  title = {Product-term based synthesizable embedded programmable logic cores},
  pages = {162-169},
  year = {2003},
  booktitle = {FPT},
  doi = {10.1109/FPT.2003.1275744},
  crossref = {conf/fpt/2003},
  author = {Andy Yan and Steven J. E. Wilton}
}
@inproceedings{conf/fpt/HoTYLLLLZOG03,
  title = {Arbitrary function approximation in HDLs with application to the N-body problem},
  pages = {84-91},
  year = {2003},
  booktitle = {FPT},
  doi = {10.1109/FPT.2003.1275735},
  crossref = {conf/fpt/2003},
  author = {Chun Hok Ho and Kuen Hung Tsoi and H. C. Yeung and Yuet Ming Lam and Kin-Hong Lee and Philip Heng Wai Leong and Ralf Ludewig and Peter Zipf and Alberto García Ortiz and Manfred Glesner}
}
@inproceedings{conf/fpt/SatouAMMYIS07,
  title = {An Embedded Reconfigurable Logic Core based on Variable Grain Logic Cell Architecture},
  pages = {241-244},
  year = {2007},
  booktitle = {FPT},
  doi = {10.1109/FPT.2007.4439256},
  crossref = {conf/fpt/2007},
  author = {Yoshiaki Satou and Motoki Amagasaki and Hiroshi Miura and Kazunori Matsuyama and Ryoichi Yamaguchi and Masahiro Iida and Toshinori Sueyoshi}
}
@inproceedings{conf/fpt/ChandrasekharanRSFICP10,
  title = {Accelerating FPGA development through the automatic parallel application of standard implementation tools},
  pages = {53-60},
  year = {2010},
  booktitle = {FPT},
  doi = {10.1109/FPT.2010.5681754},
  crossref = {conf/fpt/2010},
  author = {Athira Chandrasekharan and Sureshwar Rajagopalan and Guruprasad Subbarayan and Tony Frangieh and Yousef Iskander and Stephen D. Craven and Cameron D. Patterson}
}
@inproceedings{conf/fpt/KadotaHW04,
  title = {A new reconfigurable architecture with smart data-transfer subsystems for the intelligent image processing},
  pages = {429-432},
  year = {2004},
  booktitle = {FPT},
  doi = {10.1109/FPT.2004.1393317},
  crossref = {conf/fpt/2004},
  author = {Hiroshi Kadota and Yoshiaki Hori and Akiyoshi Wakatani}
}
@inproceedings{conf/fpt/GeorgeW04,
  title = {Windows CE for a reconfigurable system-on-a-chip processor},
  pages = {201-207},
  year = {2004},
  booktitle = {FPT},
  doi = {10.1109/FPT.2004.1393269},
  crossref = {conf/fpt/2004},
  author = {Mariam Reeny George and Weng-Fai Wong}
}
@inproceedings{conf/fpt/NgWSN08,
  title = {Quad-level bit-stream signal processing on FPGAs},
  pages = {309-312},
  year = {2008},
  booktitle = {FPT},
  doi = {10.1109/FPT.2008.4762405},
  crossref = {conf/fpt/2008},
  author = {Chiu-Wah Ng and Ngai Wong and Hayden Kwok-Hay So and Tung-Sang Ng}
}
@inproceedings{conf/fpt/ZhangBR08,
  title = {Portable and scalable FPGA-based acceleration of a direct linear system solver},
  pages = {17-24},
  year = {2008},
  booktitle = {FPT},
  doi = {10.1109/FPT.2008.4762361},
  crossref = {conf/fpt/2008},
  author = {Wei Zhang and Vaughn Betz and Jonathan Rose}
}
@inproceedings{conf/fpt/ManimegalaiJKK04,
  title = {SHAPER: synthesis for hybrid FPGAs containing PLAs using reconvergence analysis},
  pages = {57-64},
  year = {2004},
  booktitle = {FPT},
  doi = {10.1109/FPT.2004.1393251},
  crossref = {conf/fpt/2004},
  author = {R. Manimegalai and B. Jayaram and A. Manoj Kumar and V. Kamakoti}
}
@inproceedings{conf/fpt/BaileyB09,
  title = {Implementation of a foveal vision mapping},
  pages = {22-29},
  year = {2009},
  booktitle = {FPT},
  doi = {10.1109/FPT.2009.5377646},
  crossref = {conf/fpt/2009},
  author = {Donald G. Bailey and Christos-Savvas Bouganis}
}
@inproceedings{conf/fpt/AnjamNW10,
  title = {A VLIW softcore processor with dynamically adjustable issue-slots},
  pages = {393-398},
  year = {2010},
  booktitle = {FPT},
  doi = {10.1109/FPT.2010.5681444},
  crossref = {conf/fpt/2010},
  author = {Fakhar Anjam and Muhammad Nadeem and Stephan Wong}
}
@inproceedings{conf/fpt/Wei10,
  title = {Reconfigurable computing - evolution of Von Neumann architecture},
  year = {2010},
  booktitle = {FPT},
  doi = {10.1109/FPT.2010.5681475},
  crossref = {conf/fpt/2010},
  author = {Shaojun Wei}
}
@inproceedings{conf/fpt/WiltonQH12,
  title = {Rapid RTL-based signal ranking for FPGA prototyping},
  pages = {1-7},
  year = {2012},
  booktitle = {FPT},
  doi = {10.1109/FPT.2012.6412102},
  crossref = {conf/fpt/2012},
  author = {Steven J. E. Wilton and Bradley R. Quinton and Eddie Hung}
}
@inproceedings{conf/fpt/GheorghitaWMT02,
  title = {A co-simulation study of adaptive EPIC computing},
  pages = {268-275},
  year = {2002},
  booktitle = {FPT},
  doi = {10.1109/FPT.2002.1188691},
  crossref = {conf/fpt/2002},
  author = {Stefan Valentin Gheorghita and Weng-Fai Wong and Tulika Mitra and Surendranath Talla}
}
@inproceedings{conf/fpt/MasleCL11,
  title = {Constant power reconfigurable computing},
  pages = {1-8},
  year = {2011},
  booktitle = {FPT},
  doi = {10.1109/FPT.2011.6132682},
  crossref = {conf/fpt/2011},
  author = {Adrien Le Masle and Gary Chun Tak Chow and Wayne Luk}
}
@inproceedings{conf/fpt/Kaptanoglu07,
  title = {Power and the Future FPGA Architectures},
  year = {2007},
  booktitle = {FPT},
  doi = {10.1109/FPT.2007.4439222},
  crossref = {conf/fpt/2007},
  author = {Sinan Kaptanoglu}
}
@inproceedings{conf/fpt/Castells-RufasFCJ11,
  title = {Sharing FPUs in many-soft-cores},
  pages = {1-6},
  year = {2011},
  booktitle = {FPT},
  doi = {10.1109/FPT.2011.6132724},
  crossref = {conf/fpt/2011},
  author = {David Castells-Rufas and Eduard Fernandez-Alonso and Jordi Carrabina and Jaume Joven}
}
@inproceedings{conf/fpt/VermaA07,
  title = {A Coarse Grained Reconfigurable Architecture for Variable Block Size Motion Estimation},
  pages = {81-88},
  year = {2007},
  booktitle = {FPT},
  doi = {10.1109/FPT.2007.4439235},
  crossref = {conf/fpt/2007},
  author = {Ruchika Verma and Ali Akoglu}
}
@inproceedings{conf/fpt/WuCJJ02,
  title = {An optimal PCM codec soft IP generator and its application},
  pages = {315-317},
  year = {2002},
  booktitle = {FPT},
  doi = {10.1109/FPT.2002.1188700},
  crossref = {conf/fpt/2002},
  author = {Gwo-Yang Wu and Liang-Bi Chen and Yuan-Long Jeang and Gwo-Jia Jong}
}
@inproceedings{conf/fpt/TalipAHOFA13,
  title = {Partially reconfigurable flux calculation scheme in advection term computation},
  pages = {382-385},
  year = {2013},
  booktitle = {FPT},
  doi = {10.1109/FPT.2013.6718393},
  crossref = {conf/fpt/2013},
  author = {Mohamad Sofian Abu Talip and Takayuki Akamine and Mao Hatto and Yasunori Osana and Naoyuki Fujita and Hideharu Amano}
}
@inproceedings{conf/fpt/Sidhu13,
  title = {High throughput, tree automata based XML processing using FPGAs},
  pages = {74-81},
  year = {2013},
  booktitle = {FPT},
  doi = {10.1109/FPT.2013.6718333},
  crossref = {conf/fpt/2013},
  author = {Reetinder Sidhu}
}
@proceedings{conf/fpt/2013,
  title = {2013 International Conference on Field-Programmable Technology, FPT 2013, Kyoto, Japan, December 9-11, 2013},
  publisher = {IEEE},
  year = {2013},
  url = {http://ieeexplore.ieee.org/xpl/mostRecentIssue.jsp?punumber=6712172},
  booktitle = {FPT},
  author = {}
}
@inproceedings{conf/fpt/YaoCKM10,
  title = {Reconfigurable Number Theoretic Transform architectures for cryptographic applications},
  pages = {308-311},
  year = {2010},
  booktitle = {FPT},
  doi = {10.1109/FPT.2010.5681440},
  crossref = {conf/fpt/2010},
  author = {Gavin Xiaoxu Yao and Ray C. C. Cheung and Çetin Kaya Koç and Kim Fung Man}
}
@inproceedings{conf/fpt/KampB07,
  title = {Multiply Accumulate Unit Optimised for Fast Dot-Product Evaluation},
  pages = {349-352},
  year = {2007},
  booktitle = {FPT},
  doi = {10.1109/FPT.2007.4439283},
  crossref = {conf/fpt/2007},
  author = {William Kamp and Andrew Bainbridge-Smith}
}
@inproceedings{conf/fpt/StoicaKADZFG04,
  title = {Self-recovery experiments in extreme environments using a field programmable transistor array},
  pages = {9-15},
  year = {2004},
  booktitle = {FPT},
  doi = {10.1109/FPT.2004.1393245},
  crossref = {conf/fpt/2004},
  author = {Adrian Stoica and Didier Keymeulen and Tughrul Arslan and Vu Duong and Ricardo Salem Zebulum and Ian Ferguson and Xin Guo}
}
@inproceedings{conf/fpt/StylesTL04,
  title = {Pipelining designs with loop-carried dependencies},
  pages = {255-262},
  year = {2004},
  booktitle = {FPT},
  doi = {10.1109/FPT.2004.1393276},
  crossref = {conf/fpt/2004},
  author = {Henry Styles and David B. Thomas and Wayne Luk}
}
@inproceedings{conf/fpt/HiokiKMNSKT07,
  title = {A Power Configurable Block Array Connected in Series as First Prototype Flex Power FPGA Chip},
  pages = {285-288},
  year = {2007},
  booktitle = {FPT},
  doi = {10.1109/FPT.2007.4439267},
  crossref = {conf/fpt/2007},
  author = {Masakazu Hioki and Takashi Kawanami and Yohei Matsumoto and Tadashi Nakagawa and Toshihiro Sekigawa and Hanpei Koike and Toshiyuki Tsutsumi}
}
@inproceedings{conf/fpt/HannigSTH10,
  title = {A deeply pipelined and parallel architecture for denoising medical images},
  pages = {485-490},
  year = {2010},
  booktitle = {FPT},
  doi = {10.1109/FPT.2010.5681464},
  crossref = {conf/fpt/2010},
  author = {Frank Hannig and Moritz Schmid and Jürgen Teich and Heinz Hornegger}
}
@inproceedings{conf/fpt/WangPZP11,
  title = {Accelerating on-line training of LS-SVM with run-time reconfiguration},
  pages = {1-6},
  year = {2011},
  booktitle = {FPT},
  doi = {10.1109/FPT.2011.6132697},
  crossref = {conf/fpt/2011},
  author = {Shaojun Wang and Yu Peng and Guangquan Zhao and Xiyuan Peng}
}
@inproceedings{conf/fpt/WangA08,
  title = {A low power reconfigurable heterogeneous architecture for a mobile SDR system},
  pages = {313-316},
  year = {2008},
  booktitle = {FPT},
  doi = {10.1109/FPT.2008.4762406},
  crossref = {conf/fpt/2008},
  author = {Zong Wang and Tughrul Arslan}
}
@inproceedings{conf/fpt/LiuL11,
  title = {Objective-driven workload allocation in heterogeneous computing systems},
  pages = {1-4},
  year = {2011},
  booktitle = {FPT},
  doi = {10.1109/FPT.2011.6132695},
  crossref = {conf/fpt/2011},
  author = {Qiang Liu and Wayne Luk}
}
@inproceedings{conf/fpt/BolandC13,
  title = {Revisiting the reduction circuit: A case study for simultaneous architecture and precision optimisation},
  pages = {410-413},
  year = {2013},
  booktitle = {FPT},
  doi = {10.1109/FPT.2013.6718401},
  crossref = {conf/fpt/2013},
  author = {David Boland and George A. Constantinides}
}
@inproceedings{conf/fpt/BylIW10,
  title = {A many processing element framework for the Discrete Fourier Transform},
  pages = {425-428},
  year = {2010},
  booktitle = {FPT},
  doi = {10.1109/FPT.2010.5681451},
  crossref = {conf/fpt/2010},
  author = {Andrew van der Byl and Michael R. Inggs and Richardt H. Wilkinson}
}
@inproceedings{conf/fpt/ArramLJ13,
  title = {Reconfigurable filtered acceleration of short read alignment},
  pages = {438-441},
  year = {2013},
  booktitle = {FPT},
  doi = {10.1109/FPT.2013.6718408},
  crossref = {conf/fpt/2013},
  author = {James Arram and Wayne Luk and Peiyong Jiang}
}
@inproceedings{conf/fpt/PanditA07,
  title = {Net Length based Routability Driven Packing},
  pages = {225-232},
  year = {2007},
  booktitle = {FPT},
  doi = {10.1109/FPT.2007.4439253},
  crossref = {conf/fpt/2007},
  author = {Audip Pandit and Ali Akoglu}
}
@inproceedings{conf/fpt/CappabiancoAF07,
  title = {The Image Forest Transform Architecture},
  pages = {137-144},
  year = {2007},
  booktitle = {FPT},
  doi = {10.1109/FPT.2007.4439242},
  crossref = {conf/fpt/2007},
  author = {Fabio Augusto Cappabianco and Guido Araujo and Alexandre X. Falcão}
}
@inproceedings{conf/fpt/BochardAF06,
  title = {An adaptive and predictive architecture for parameterised PIV algorithms},
  pages = {241-244},
  year = {2006},
  booktitle = {FPT},
  doi = {10.1109/FPT.2006.270318},
  crossref = {conf/fpt/2006},
  author = {Nathalie Bochard and Alain Aubert and Virginie Fresse}
}
@inproceedings{conf/fpt/WigleyK06,
  title = {Performance evaluations of ReconfigME},
  pages = {309-312},
  year = {2006},
  booktitle = {FPT},
  doi = {10.1109/FPT.2006.270335},
  crossref = {conf/fpt/2006},
  author = {Grant B. Wigley and David A. Kearney}
}
@inproceedings{conf/fpt/Cheung02,
  title = {Technology research and development in Hong Kong: hype or reality},
  year = {2002},
  booktitle = {FPT},
  doi = {10.1109/FPT.2002.1188656},
  crossref = {conf/fpt/2002},
  author = {Paul Y. S. Cheung}
}
@inproceedings{conf/fpt/TrieuM08,
  title = {An implementation of a watershed algorithm based on connected components on FPGA},
  pages = {253-256},
  year = {2008},
  booktitle = {FPT},
  doi = {10.1109/FPT.2008.4762391},
  crossref = {conf/fpt/2008},
  author = {Dang Ba Khac Trieu and Tsutomu Maruyama}
}
@inproceedings{conf/fpt/NakajimaNKS07,
  title = {A Portable Co-Verification System Which Generates Testbench Automatically},
  pages = {345-348},
  year = {2007},
  booktitle = {FPT},
  doi = {10.1109/FPT.2007.4439282},
  crossref = {conf/fpt/2007},
  author = {Takahito Nakajima and Shigeru Namiki and Shuhei Kinoshita and Naohiko Shimizu}
}
@inproceedings{conf/fpt/WilliamsB04,
  title = {Programmable parallel coprocessor architectures for reconfigurable system-on-chip},
  pages = {193-200},
  year = {2004},
  booktitle = {FPT},
  doi = {10.1109/FPT.2004.1393268},
  crossref = {conf/fpt/2004},
  author = {John Williams and Neil W. Bergmann}
}
@inproceedings{conf/fpt/CheungBLC04,
  title = {A scalable hardware architecture for prime number validation},
  pages = {177-184},
  year = {2004},
  booktitle = {FPT},
  doi = {10.1109/FPT.2004.1393266},
  crossref = {conf/fpt/2004},
  author = {Ray C. C. Cheung and Ashley Brown and Wayne Luk and Peter Y. K. Cheung}
}
@inproceedings{conf/fpt/FanWCZWW13,
  title = {Implementation of high performance hardware architecture of OpenSURF algorithm on FPGA},
  pages = {152-159},
  year = {2013},
  booktitle = {FPT},
  doi = {10.1109/FPT.2013.6718346},
  crossref = {conf/fpt/2013},
  author = {Xitian Fan and Chenlu Wu and Wei Cao and Xuegong Zhou and Shengye Wang and Lingli Wang}
}
@inproceedings{conf/fpt/TodmanL04,
  title = {Memory optimisations for high-resolution imaging},
  pages = {153-160},
  year = {2004},
  booktitle = {FPT},
  doi = {10.1109/FPT.2004.1393263},
  crossref = {conf/fpt/2004},
  author = {Tim Todman and Wayne Luk}
}
@inproceedings{conf/fpt/GharehbaghiF12,
  title = {Automatic rectification of design errors in complex processors with programmable hardware},
  pages = {141-146},
  year = {2012},
  booktitle = {FPT},
  doi = {10.1109/FPT.2012.6412126},
  crossref = {conf/fpt/2012},
  author = {Amir Masoud Gharehbaghi and Masahiro Fujita}
}
@inproceedings{conf/fpt/GhasemiMRY03,
  title = {Augmenting general purpose processors for network processing},
  pages = {416-419},
  year = {2003},
  booktitle = {FPT},
  doi = {10.1109/FPT.2003.1275791},
  crossref = {conf/fpt/2003},
  author = {Hamid Reza Ghasemi and Hossein Mohammadi and Behnam Robatmili and Nasser Yazdani}
}
@inproceedings{conf/fpt/BensaaliAB03,
  title = {An FPGA based coprocessor for 3D affine transformations},
  pages = {288-291},
  year = {2003},
  booktitle = {FPT},
  doi = {10.1109/FPT.2003.1275759},
  crossref = {conf/fpt/2003},
  author = {Faycal Bensaali and Abbes Amira and Ahmed Bouridane}
}
@inproceedings{conf/fpt/JafriHPPT11,
  title = {Compact generic intermediate representation (CGIR) to enable late binding in coarse grained reconfigurable architectures},
  pages = {1-6},
  year = {2011},
  booktitle = {FPT},
  doi = {10.1109/FPT.2011.6132719},
  crossref = {conf/fpt/2011},
  author = {Syed M. A. H. Jafri and Ahmed Hemani and Kolin Paul and Juha Plosila and Hannu Tenhunen}
}
@inproceedings{conf/fpt/MaiL12,
  title = {Software-managed automatic data sharing for Coarse-Grained Reconfigurable coprocessors},
  pages = {277-284},
  year = {2012},
  booktitle = {FPT},
  doi = {10.1109/FPT.2012.6412148},
  crossref = {conf/fpt/2012},
  author = {Toan X. Mai and Jongeun Lee}
}
@inproceedings{conf/fpt/ChaoPWHLSH13,
  title = {Spatio-Temporally-Shared Reconfigurable Fast Fourier Transform architecture design},
  pages = {426-429},
  year = {2013},
  booktitle = {FPT},
  doi = {10.1109/FPT.2013.6718405},
  crossref = {conf/fpt/2013},
  author = {Hung-Lin Chao and Chun-Yang Peng and Cheng-Chien Wu and Ken-Shin Huang and Chun-Hsien Lu and Jih-Sheng Shen and Pao-Ann Hsiung}
}
@inproceedings{conf/fpt/CoutinhoL02,
  title = {Optimising and adapting high-level hardware designs},
  pages = {150-157},
  year = {2002},
  booktitle = {FPT},
  doi = {10.1109/FPT.2002.1188676},
  crossref = {conf/fpt/2002},
  author = {José Gabriel F. Coutinho and Wayne Luk}
}
@inproceedings{conf/fpt/VaslinGDTUG08,
  title = {Memory security management for reconfigurable embedded systems},
  pages = {153-160},
  year = {2008},
  booktitle = {FPT},
  doi = {10.1109/FPT.2008.4762378},
  crossref = {conf/fpt/2008},
  author = {Romain Vaslin and Guy Gogniat and Jean-Philippe Diguet and Russell Tessier and Deepak Unnikrishnan and Kris Gaj}
}
@inproceedings{conf/fpt/MabuchiW08,
  title = {An analog reconfiguration-period adjustment technique for optically reconfigurable gate arrays},
  pages = {289-292},
  year = {2008},
  booktitle = {FPT},
  doi = {10.1109/FPT.2008.4762400</ee>},
  crossref = {conf/fpt/2008},
  author = {Takayuki Mabuchi and Minoru Watanabe}
}
@inproceedings{conf/fpt/Bainbridge-SmithP05,
  title = {ADH: An Aspect Described Hardware Programming Language},
  pages = {283-284},
  year = {2005},
  crossref = {conf/fpt/2005},
  booktitle = {FPT},
  author = {Andrew Bainbridge-Smith and Su-Hyun Park}
}
@inproceedings{conf/fpt/ChenYKC12,
  title = {Low complexity and hardware-friendly spectral modular multiplication},
  pages = {368-375},
  year = {2012},
  booktitle = {FPT},
  doi = {10.1109/FPT.2012.6412162},
  crossref = {conf/fpt/2012},
  author = {Donald Donglong Chen and Gavin Xiaoxu Yao and Çetin Kaya Koç and Ray C. C. Cheung}
}
@inproceedings{conf/fpt/LopesCK08,
  title = {A floating-point solver for band structured linear equations},
  pages = {353-356},
  year = {2008},
  booktitle = {FPT},
  doi = {10.1109/FPT.2008.4762416},
  crossref = {conf/fpt/2008},
  author = {Antonio Roldao Lopes and George A. Constantinides and Eric C. Kerrigan}
}
@proceedings{conf/fpt/2014,
  editor = {Jialin Chen},
  editor = {Wenbo Yin},
  editor = {Yuichiro Shibata},
  editor = {Lingli Wang},
  editor = {Hayden Kwok-Hay So},
  editor = {Yuchun Ma},
  title = {2014 International Conference on Field-Programmable Technology, FPT 2014, Shanghai, China, December 10-12, 2014},
  booktitle = {FPT},
  publisher = {IEEE},
  year = {2014},
  isbn = {978-1-4799-6245-7},
  url = {http://ieeexplore.ieee.org/xpl/mostRecentIssue.jsp?punumber=7063887},
  author = {}
}
@inproceedings{conf/fpt/WaldeckB04,
  title = {Evaluating software and hardware implementations of signal-processing tasks in an FPGA},
  pages = {299-302},
  year = {2004},
  booktitle = {FPT},
  doi = {10.1109/FPT.2004.1393284},
  crossref = {conf/fpt/2004},
  author = {Peter Waldeck and Neil W. Bergmann}
}
@inproceedings{conf/fpt/El-ArabyEMG04,
  title = {Wavelet spectral dimension reduction of hyperspectral imagery on a reconfigurable computer},
  pages = {399-402},
  year = {2004},
  booktitle = {FPT},
  doi = {10.1109/FPT.2004.1393309},
  crossref = {conf/fpt/2004},
  author = {Esam El-Araby and Tarek A. El-Ghazawi and Jacqueline Le Moigne and Kris Gaj}
}
@inproceedings{conf/fpt/HeM07,
  title = {Optimal Buffering of FPGA Interconnect for Expected Delay Optimization},
  pages = {289-292},
  year = {2007},
  booktitle = {FPT},
  doi = {10.1109/FPT.2007.4439268},
  crossref = {conf/fpt/2007},
  author = {Yi-Ru He and Wai-Kei Mak}
}
@inproceedings{conf/fpt/PangWPFL13,
  title = {A low latency kernel recursive least squares processor using FPGA technology},
  pages = {144-151},
  year = {2013},
  booktitle = {FPT},
  doi = {10.1109/FPT.2013.6718345},
  crossref = {conf/fpt/2013},
  author = {Yeyong Pang and Shaojun Wang and Yu Peng and Nicholas J. Fraser and Philip H. W. Leong}
}
@inproceedings{conf/fpt/KwaA12,
  title = {Small virtual channel routers on FPGAs through block RAM sharing},
  pages = {71-79},
  year = {2012},
  booktitle = {FPT},
  doi = {10.1109/FPT.2012.6412115},
  crossref = {conf/fpt/2012},
  author = {Jimmy Kwa and Tor M. Aamodt}
}
@inproceedings{conf/fpt/Nelson08,
  title = {FPGA design productivity a discussion of the state of the art and a research agenda},
  year = {2008},
  booktitle = {FPT},
  doi = {10.1109/FPT.2008.4762358},
  crossref = {conf/fpt/2008},
  author = {Brent Nelson}
}
@inproceedings{conf/fpt/YangKK10,
  title = {Efficient implementation of CIOQ switches with sequential iterative matching algorithms},
  pages = {433-436},
  year = {2010},
  booktitle = {FPT},
  doi = {10.1109/FPT.2010.5681453},
  crossref = {conf/fpt/2010},
  author = {Xiaojun Yang and Christoforos Kachris and Manolis Katevenis}
}
@inproceedings{conf/fpt/NawazNSB10,
  title = {A parallel FPGA design of the Smith-Waterman traceback},
  pages = {454-459},
  year = {2010},
  booktitle = {FPT},
  doi = {10.1109/FPT.2010.5681458},
  crossref = {conf/fpt/2010},
  author = {Zubair Nawaz and Muhammad Nadeem and Hans van Someren and Koen Bertels}
}
@inproceedings{conf/fpt/KimASH12,
  title = {Design evaluation of OpenCL compiler framework for Coarse-Grained Reconfigurable Arrays},
  pages = {313-320},
  year = {2012},
  booktitle = {FPT},
  doi = {10.1109/FPT.2012.6412155},
  crossref = {conf/fpt/2012},
  author = {Hee-Seok Kim and Minwook Ahn and John A. Stratton and Wen-mei W. Hwu}
}
@inproceedings{conf/fpt/Mayer-LindenbergB06,
  title = {An FPGA-based floating-point processor array supporting a high-precision dot product},
  pages = {317-320},
  year = {2006},
  booktitle = {FPT},
  doi = {10.1109/FPT.2006.270337},
  crossref = {conf/fpt/2006},
  author = {Fritz Mayer-Lindenberg and Valerij Beller}
}
@inproceedings{conf/fpt/YangWCZ14,
  title = {Power supply noise aware evaluation framework for side channel attacks and countermeasures},
  pages = {161-166},
  year = {2014},
  booktitle = {FPT},
  doi = {10.1109/FPT.2014.7082770},
  crossref = {conf/fpt/2014},
  author = {Jianlei Yang and Chenguang Wang and Yici Cai and Qiang Zhou}
}
@inproceedings{conf/fpt/NiboucheNBB04,
  title = {Fast architectures for FPGA-based implementation of RSA encryption algorithm},
  pages = {271-278},
  year = {2004},
  booktitle = {FPT},
  doi = {10.1109/FPT.2004.1393278},
  crossref = {conf/fpt/2004},
  author = {Omar Nibouche and Mokhtar Nibouche and Ahmed Bouridane and Ammar Belatreche}
}
@inproceedings{conf/fpt/FuC08,
  title = {Balanced allocation of compute time in hardware-accelerated systems},
  pages = {241-248},
  year = {2008},
  booktitle = {FPT},
  doi = {10.1109/FPT.2008.4762389},
  crossref = {conf/fpt/2008},
  author = {Wenyin Fu and Katherine Compton}
}
@inproceedings{conf/fpt/ShuklaB04,
  title = {Single bit error correction implementation in CRC-16 on FPGA},
  pages = {319-322},
  year = {2004},
  booktitle = {FPT},
  doi = {10.1109/FPT.2004.1393289},
  crossref = {conf/fpt/2004},
  author = {Sunil Shukla and Neil W. Bergmann}
}
@inproceedings{conf/fpt/SuhKKRK12,
  title = {Design space exploration and implementation of a high performance and low area Coarse Grained Reconfigurable Processor},
  pages = {67-70},
  year = {2012},
  booktitle = {FPT},
  doi = {10.1109/FPT.2012.6412114},
  crossref = {conf/fpt/2012},
  author = {Dongkwan Suh and Kiseok Kwon and Sukjin Kim and Soojung Ryu and Jeongwook Kim}
}
@inproceedings{conf/fpt/ThinhKT07,
  title = {Applying Cuckoo Hashing for FPGA-based Pattern Matching in NIDS/NIPS},
  pages = {121-128},
  year = {2007},
  booktitle = {FPT},
  doi = {10.1109/FPT.2007.4439240},
  crossref = {conf/fpt/2007},
  author = {Tran Ngoc Thinh and Surin Kittitornkun and Shigenori Tomiyama}
}
@inproceedings{conf/fpt/WangYXWH13,
  title = {Real-time high-quality stereo vision system in FPGA},
  pages = {358-361},
  year = {2013},
  booktitle = {FPT},
  doi = {10.1109/FPT.2013.6718387},
  crossref = {conf/fpt/2013},
  author = {Wenqiang Wang and Jing Yan and Ning-Yi Xu and Yu Wang 0002 and Feng-Hsiung Hsu}
}
@inproceedings{conf/fpt/FidjelandL03,
  title = {Customising parallelism and caching for machine learning},
  pages = {204-211},
  year = {2003},
  booktitle = {FPT},
  doi = {10.1109/FPT.2003.1275749},
  crossref = {conf/fpt/2003},
  author = {Andreas Fidjeland and Wayne Luk}
}
@inproceedings{conf/fpt/ChowTLLW05,
  title = {Dynamic Voltage Scaling for Commercial FPGAs},
  pages = {173-180},
  year = {2005},
  crossref = {conf/fpt/2005},
  booktitle = {FPT},
  author = {Gary Chun Tak Chow and L. S. M. Tsui and Philip Heng Wai Leong and Wayne Luk and Steven J. E. Wilton}
}
@inproceedings{conf/fpt/WatanabeISKF06,
  title = {Dynamically reconfigurable protocol transducer},
  pages = {341-344},
  year = {2006},
  booktitle = {FPT},
  doi = {10.1109/FPT.2006.270343},
  crossref = {conf/fpt/2006},
  author = {Shota Watanabe and Yuji Ishikawa and Kenshu Seto and Satoshi Komatsu and Masahiro Fujita}
}
@inproceedings{conf/fpt/Teich09,
  title = {From dynamic reconfiguration to self-reconfiguration: Invasive algorithms and architectures},
  pages = {11-12},
  year = {2009},
  booktitle = {FPT},
  doi = {10.1109/FPT.2009.5377603},
  crossref = {conf/fpt/2009},
  author = {Jürgen Teich}
}
@inproceedings{conf/fpt/ChangCTWL02,
  title = {FPGA education and research activities in Taiwan},
  pages = {445-448},
  year = {2002},
  booktitle = {FPT},
  doi = {10.1109/FPT.2002.1188732},
  crossref = {conf/fpt/2002},
  author = {Yu-Tsang Chang and Yu-Te Chou and Wei-Chang Tsai and Jiann-Jenn Wang and Chen-Yi Lee}
}
@inproceedings{conf/fpt/GuoFL12,
  title = {A fully-pipelined expectation-maximization engine for Gaussian Mixture Models},
  pages = {182-189},
  year = {2012},
  booktitle = {FPT},
  doi = {10.1109/FPT.2012.6412132},
  crossref = {conf/fpt/2012},
  author = {Ce Guo and Haohuan Fu and Wayne Luk}
}
@inproceedings{conf/fpt/KuuhnSPKR13,
  title = {Testing reliability techniques for SoCs with fault tolerant CGRA by using live FPGA fault injection},
  pages = {462-465},
  year = {2013},
  booktitle = {FPT},
  doi = {10.1109/FPT.2013.6718415},
  crossref = {conf/fpt/2013},
  author = {Johannes Maximilian Kühn and Thomas Schweizer and Dustin Peterson and Tommy Kuhn and Wolfgang Rosenstiel}
}
@inproceedings{conf/fpt/LuOM08,
  title = {FPGA implementation and analysis of random delay insertion countermeasure against DPA},
  pages = {201-208},
  year = {2008},
  booktitle = {FPT},
  doi = {10.1109/FPT.2008.4762384},
  crossref = {conf/fpt/2008},
  author = {Yingxi Lu and Máire O'Neill and John V. McCanny}
}
@inproceedings{conf/fpt/KochABK04,
  title = {FPGA architecture extensions for preemptive multitasking and hardware defragmentation},
  pages = {433-436},
  year = {2004},
  booktitle = {FPT},
  doi = {10.1109/FPT.2004.1393318},
  crossref = {conf/fpt/2004},
  author = {Dirk Koch and Ali Ahmadinia and Christophe Bobda and Heiko Kalte}
}
@inproceedings{conf/fpt/OlivitoDR14,
  title = {An improved FPGA-based specific processor for Blokus Duo},
  pages = {366-369},
  year = {2014},
  booktitle = {FPT},
  doi = {10.1109/FPT.2014.7082822},
  crossref = {conf/fpt/2014},
  author = {Javier Olivito and Alberto Delmas and Javier Resano}
}
@inproceedings{conf/fpt/MakSCL08,
  title = {Wave-pipelined signaling for on-FPGA communication},
  pages = {9-16},
  year = {2008},
  booktitle = {FPT},
  doi = {10.1109/FPT.2008.4762360},
  crossref = {conf/fpt/2008},
  author = {Terrence S. T. Mak and N. Pete Sedcole and Peter Y. K. Cheung and Wayne Luk}
}
@inproceedings{conf/fpt/Fujishima03,
  title = {FPGA-based high-speed emulator of quantum computing},
  pages = {21-26},
  year = {2003},
  booktitle = {FPT},
  doi = {10.1109/FPT.2003.1275727},
  crossref = {conf/fpt/2003},
  author = {Minoru Fujishima}
}
@inproceedings{conf/fpt/KulkarniYV14,
  title = {A fast, energy efficient, field programmable threshold-logic array},
  pages = {300-305},
  year = {2014},
  booktitle = {FPT},
  doi = {10.1109/FPT.2014.7082804},
  crossref = {conf/fpt/2014},
  author = {Niranjan Kulkarni and Jinghua Yang and Sarma B. K. Vrudhula}
}
@inproceedings{conf/fpt/KoN02,
  title = {Reconfigurable implementation of radiosity distribution computation},
  pages = {340-343},
  year = {2002},
  booktitle = {FPT},
  doi = {10.1109/FPT.2002.1188706},
  crossref = {conf/fpt/2002},
  author = {John Y. H. Ko and Kam-Wing Ng}
}
@inproceedings{conf/fpt/JiangO03,
  title = {FPGA implementation of real-time image convolutions with three level of memory hierarchy},
  pages = {424-427},
  year = {2003},
  booktitle = {FPT},
  doi = {10.1109/FPT.2003.1275793},
  crossref = {conf/fpt/2003},
  author = {Hongtu Jiang and Viktor Öwall}
}
@inproceedings{conf/fpt/MakL02,
  title = {Serial-parallel tradeoff analysis of all-pairs shortest path algorithms in reconfigurable computing},
  pages = {302-305},
  year = {2002},
  booktitle = {FPT},
  doi = {10.1109/FPT.2002.1188697},
  crossref = {conf/fpt/2002},
  author = {Sui-Tung Mak and Kai-Pui Lam}
}
@inproceedings{conf/fpt/WangYZWLPT12,
  title = {A partially reconfigurable architecture supporting hardware threads},
  pages = {269-276},
  year = {2012},
  booktitle = {FPT},
  doi = {10.1109/FPT.2012.6412147},
  crossref = {conf/fpt/2012},
  author = {Ying Wang and Jian Yan and Xuegong Zhou and Lingli Wang and Wayne Luk and Chenglian Peng and Jiarong Tong}
}
@inproceedings{conf/fpt/MencerPHL03,
  title = {Design space exploration with A Stream Compiler},
  pages = {270-277},
  year = {2003},
  booktitle = {FPT},
  doi = {10.1109/FPT.2003.1275757},
  crossref = {conf/fpt/2003},
  author = {Oskar Mencer and David J. Pearce and Lee W. Howes and Wayne Luk}
}
@inproceedings{conf/fpt/KearneyV03,
  title = {Evaluation of network topologies for a run time re-routable network on a programmable chip},
  pages = {178-185},
  year = {2003},
  booktitle = {FPT},
  doi = {10.1109/FPT.2003.1275746},
  crossref = {conf/fpt/2003},
  author = {David A. Kearney and Gerard Veldman}
}
@inproceedings{conf/fpt/KawaiYYGT08,
  title = {An adaptive pattern recognition hardware with on-chip shift register-based partial reconfiguration},
  pages = {169-176},
  year = {2008},
  booktitle = {FPT},
  doi = {10.1109/FPT.2008.4762380},
  crossref = {conf/fpt/2008},
  author = {Hiroyuki Kawai and Yoshiki Yamaguchi and Moritoshi Yasunaga and Kyrre Glette and Jim Tørresen}
}
@inproceedings{conf/fpt/MengJK12,
  title = {FPGA-GPU-CPU heterogenous architecture for real-time cardiac physiological optical mapping},
  pages = {37-42},
  year = {2012},
  booktitle = {FPT},
  doi = {10.1109/FPT.2012.6412108},
  crossref = {conf/fpt/2012},
  author = {Pingfan Meng and Matthew Jacobsen and Ryan Kastner}
}
@inproceedings{conf/fpt/MelnikoffQR02,
  title = {Performing speech recognition on multiple parallel files using continuous hidden Markov models on an FPGA},
  pages = {399-402},
  year = {2002},
  booktitle = {FPT},
  doi = {10.1109/FPT.2002.1188720},
  crossref = {conf/fpt/2002},
  author = {Stephen J. Melnikoff and Steven F. Quigley and Martin J. Russell}
}
@inproceedings{conf/fpt/Bossuet13,
  title = {Teaching FPGA security},
  pages = {306-309},
  year = {2013},
  booktitle = {FPT},
  doi = {10.1109/FPT.2013.6718373},
  crossref = {conf/fpt/2013},
  author = {Lilian Bossuet}
}
@proceedings{conf/fpt/2010,
  editor = {Jinian Bian},
  editor = {Qiang Zhou},
  editor = {Peter Athanas},
  editor = {Yajun Ha},
  editor = {Kang Zhao},
  title = {Proceedings of the International Conference on Field-Programmable Technology, FPT 2010, 8-10 December 2010, Tsinghua University, Beijing, China},
  publisher = {IEEE},
  year = {2010},
  isbn = {978-1-4244-8981-7},
  booktitle = {FPT},
  author = {}
}
@inproceedings{conf/fpt/HeyCG05,
  title = {FPGA Based Router for Cognitive Packet Networks},
  pages = {331-332},
  year = {2005},
  crossref = {conf/fpt/2005},
  booktitle = {FPT},
  author = {Laurence A. Hey and Peter Y. K. Cheung and Michael Gellman}
}
@inproceedings{conf/fpt/WatanabeK02,
  title = {An optically differential reconfigurable gate array and its power consumption estimation},
  pages = {197-202},
  year = {2002},
  booktitle = {FPT},
  doi = {10.1109/FPT.2002.1188682},
  crossref = {conf/fpt/2002},
  author = {Minoru Watanabe and Fuminori Kobayashi}
}
@inproceedings{conf/fpt/KumarG11,
  title = {Formulation-level design space exploration for partially reconfigurable FPGAs},
  pages = {1-6},
  year = {2011},
  booktitle = {FPT},
  doi = {10.1109/FPT.2011.6132699},
  crossref = {conf/fpt/2011},
  author = {Rohit Kumar and Ann Gordon-Ross}
}
@inproceedings{conf/fpt/LeeB03a,
  title = {On-chip communication architectures for reconfigurable System-on-Chip},
  pages = {332-335},
  year = {2003},
  booktitle = {FPT},
  doi = {10.1109/FPT.2003.1275770},
  crossref = {conf/fpt/2003},
  author = {Andy Lee and Neil W. Bergmann}
}
@inproceedings{conf/fpt/RieblerKSP13,
  title = {FPGA-accelerated key search for cold-boot attacks against AES},
  pages = {386-389},
  year = {2013},
  booktitle = {FPT},
  doi = {10.1109/FPT.2013.6718394},
  crossref = {conf/fpt/2013},
  author = {Heinrich Riebler and Tobias Kenter and Christoph Sorge and Christian Plessl}
}
@inproceedings{conf/fpt/SantiniAPVS02,
  title = {Evolutionary analog circuit design on a programmable analog multiplexer array},
  pages = {189-196},
  year = {2002},
  booktitle = {FPT},
  doi = {10.1109/FPT.2002.1188681},
  crossref = {conf/fpt/2002},
  author = {Cristina Costa Santini and José F. M. do Amaral and Marco Aurélio Cavalcanti Pacheco and Marley M. B. R. Vellasco and Moisés H. Szwarcman}
}
@inproceedings{conf/fpt/BellisRSDOPSCHCCAKN04,
  title = {FPGA implementation of spiking neural networks - an initial step towards building tangible collaborative autonomous agents},
  pages = {449-452},
  year = {2004},
  booktitle = {FPT},
  doi = {10.1109/FPT.2004.1393322},
  crossref = {conf/fpt/2004},
  author = {Stephen J. Bellis and Kafil Mahmood Razeeb and C. R. Saha and Kieran Delaney and S. Cian O'Mathuna and Anthony Pounds-Cornish and Gustavo de Souza and Martin Colley and Hani Hagras and Graham Clarke and Victor Callaghan and Christos Argyropoulos and C. Karistianos and George Nikiforidis}
}
@inproceedings{conf/fpt/YoungSDH06,
  title = {Memory support design for LU decomposition on the starbridge hyper-computer},
  pages = {157-164},
  year = {2006},
  booktitle = {FPT},
  doi = {10.1109/FPT.2006.270307},
  crossref = {conf/fpt/2006},
  author = {Seth Young and Arvind Sudarsanam and Aravind Dasu and Thomas Hauser}
}
@inproceedings{conf/fpt/LoTPH06,
  title = {Super fast hardware string matching},
  pages = {385-388},
  year = {2006},
  booktitle = {FPT},
  doi = {10.1109/FPT.2006.270354},
  crossref = {conf/fpt/2006},
  author = {Chia-Tien Dan Lo and Yi-Gang Tai and Kleanthis Psarris and Wen-Jyi Hwang}
}
@inproceedings{conf/fpt/El-ArabyNE07,
  title = {Productivity of High-Level Languages on Reconfigurable Computers: An HPC Perspective},
  pages = {257-260},
  year = {2007},
  booktitle = {FPT},
  doi = {10.1109/FPT.2007.4439260},
  crossref = {conf/fpt/2007},
  author = {Esam El-Araby and Preetham Nosum and Tarek A. El-Ghazawi}
}
@inproceedings{conf/fpt/CrenneCGTD11,
  title = {Efficient key-dependent message authentication in reconfigurable hardware},
  pages = {1-6},
  year = {2011},
  booktitle = {FPT},
  doi = {10.1109/FPT.2011.6132722},
  crossref = {conf/fpt/2011},
  author = {Jérémie Crenne and Pascal Cotret and Guy Gogniat and Russell Tessier and Jean-Philippe Diguet}
}
@inproceedings{conf/fpt/MaWPP14,
  title = {Implementation of LS-SVM with HLS on Zynq},
  pages = {346-349},
  year = {2014},
  booktitle = {FPT},
  doi = {10.1109/FPT.2014.7082816},
  crossref = {conf/fpt/2014},
  author = {Ning Ma and Shaojun Wang and Yeyong Pang and Yu Peng}
}
@inproceedings{conf/fpt/VipinF11,
  title = {Enabling high level design of adaptive systems with partial reconfiguration},
  pages = {1-4},
  year = {2011},
  booktitle = {FPT},
  doi = {10.1109/FPT.2011.6132688},
  crossref = {conf/fpt/2011},
  author = {Kizheppatt Vipin and Suhaib A. Fahmy}
}
@inproceedings{conf/fpt/ZhouCCGLKYM02,
  title = {Gigahertz SiGe BiCMOS FPGAs with new architectures and novel power management schemes},
  pages = {182-188},
  year = {2002},
  booktitle = {FPT},
  doi = {10.1109/FPT.2002.1188680},
  crossref = {conf/fpt/2002},
  author = {Kuan Zhou and Channakeshav and Michael Chu and Jong-Ru Guo and S.-C. Liu and Russell P. Kraft and Chao You and John F. McDonald}
}
@inproceedings{conf/fpt/TuanA07,
  title = {A Mapping Method for Multi-Process Execution on Dynamically Reconfigurable Processors},
  pages = {357-360},
  year = {2007},
  booktitle = {FPT},
  doi = {10.1109/FPT.2007.4439285},
  crossref = {conf/fpt/2007},
  author = {Vu Manh Tuan and Hideharu Amano}
}
@inproceedings{conf/fpt/GharpureP02,
  title = {FPGA implementation of MFNN for image registration},
  pages = {364-367},
  year = {2002},
  booktitle = {FPT},
  doi = {10.1109/FPT.2002.1188712},
  crossref = {conf/fpt/2002},
  author = {D. C. Gharpure and M. S. Puranik}
}
@inproceedings{conf/fpt/Tahoori02a,
  title = {Testing for resistive open defects in FPGAs},
  pages = {332-335},
  year = {2002},
  booktitle = {FPT},
  doi = {10.1109/FPT.2002.1188704},
  crossref = {conf/fpt/2002},
  author = {Mehdi Baradaran Tahoori}
}
@inproceedings{conf/fpt/NunesSC08,
  title = {A profiler for a heterogeneous multi-core multi-FPGA system},
  pages = {113-120},
  year = {2008},
  booktitle = {FPT},
  doi = {10.1109/FPT.2008.4762373},
  crossref = {conf/fpt/2008},
  author = {Daniel Nunes and Manuel Saldaña and Paul Chow}
}
@inproceedings{conf/fpt/MacianDL03,
  title = {Beyond performance: secure and fair memory management for multiple systems on a chip},
  pages = {348-351},
  year = {2003},
  booktitle = {FPT},
  doi = {10.1109/FPT.2003.1275774},
  crossref = {conf/fpt/2003},
  author = {Carlos Macián and Sarang Dharmapurikar and John W. Lockwood}
}
@inproceedings{conf/fpt/ChoyW06,
  title = {Activity-based power estimation and characterization of DSP and multiplier blocks in FPGAs},
  pages = {253-256},
  year = {2006},
  booktitle = {FPT},
  doi = {10.1109/FPT.2006.270321},
  crossref = {conf/fpt/2006},
  author = {Nathalie Chan King Choy and Steven J. E. Wilton}
}
@inproceedings{conf/fpt/WongAB08,
  title = {p-VEX: A reconfigurable and extensible softcore VLIW processor},
  pages = {369-372},
  year = {2008},
  booktitle = {FPT},
  doi = {10.1109/FPT.2008.4762420},
  crossref = {conf/fpt/2008},
  author = {Stephan Wong and Thijs van As and Geoffrey Brown}
}
@inproceedings{conf/fpt/PangraciousMM13,
  title = {Design and optimization of heterogeneous tree-based FPGA using 3D technology},
  pages = {334-337},
  year = {2013},
  booktitle = {FPT},
  doi = {10.1109/FPT.2013.6718380},
  crossref = {conf/fpt/2013},
  author = {Vinod Pangracious and Zied Marrakchi and Habib Mehrez}
}
@inproceedings{conf/fpt/QiFJXLP10,
  title = {Multi-dimensional packet classification on FPGA: 100 Gbps and beyond},
  pages = {241-248},
  year = {2010},
  booktitle = {FPT},
  doi = {10.1109/FPT.2010.5681492},
  crossref = {conf/fpt/2010},
  author = {Yaxuan Qi and Jeffrey Fong and Weirong Jiang and Bo Xu and Jun Li 0003 and Viktor K. Prasanna}
}
@inproceedings{conf/fpt/HanPC10,
  title = {Acceleration of control flow on CGRA using advanced predicated execution},
  pages = {429-432},
  year = {2010},
  booktitle = {FPT},
  doi = {10.1109/FPT.2010.5681452},
  crossref = {conf/fpt/2010},
  author = {Kyuseung Han and Jong Kyung Paek and Kiyoung Choi}
}
@inproceedings{conf/fpt/UzunAB03,
  title = {FPGA implementations of fast fourier transforms for real-time signal and image processing},
  pages = {102-109},
  year = {2003},
  booktitle = {FPT},
  doi = {10.1109/FPT.2003.1275737},
  crossref = {conf/fpt/2003},
  author = {Isa Servan Uzun and Abbes Amira and Ahmed Bouridane}
}
@inproceedings{conf/fpt/JeangCCS03,
  title = {An embedded in-circuit emulator generator for SOC platform},
  pages = {315-318},
  year = {2003},
  booktitle = {FPT},
  doi = {10.1109/FPT.2003.1275766},
  crossref = {conf/fpt/2003},
  author = {Yuan-Long Jeang and Liang-Bi Chen and Yi-Ting Chou and Hsin-Chia Su}
}
@inproceedings{conf/fpt/LiCJZW12,
  title = {Software/hardware framework for generating parallel Gaussian random numbers based on the Monty Python method},
  pages = {190-197},
  year = {2012},
  booktitle = {FPT},
  doi = {10.1109/FPT.2012.6412133},
  crossref = {conf/fpt/2012},
  author = {Yuan Li and Paul Chow and Jiang Jiang and Minxuan Zhang and Shaojun Wei}
}
@inproceedings{conf/fpt/VassiliadisS06,
  title = {Reconfigurable FLUX networks},
  pages = {81-88},
  year = {2006},
  booktitle = {FPT},
  doi = {10.1109/FPT.2006.270298},
  crossref = {conf/fpt/2006},
  author = {Stamatis Vassiliadis and Ioannis Sourdis}
}
@inproceedings{conf/fpt/LaundersCF05,
  title = {Net Power Directed Clustering Algorithm for Low Net-Power Implementation of FPGAs},
  pages = {337-338},
  year = {2005},
  crossref = {conf/fpt/2005},
  booktitle = {FPT},
  author = {Siobhán Launders and Wesley Cooper and Brian Foley}
}
@inproceedings{conf/fpt/WiltonKMV04,
  title = {Interconnect architectures for modulo-scheduled coarse-grained reconfigurable arrays},
  pages = {33-40},
  year = {2004},
  booktitle = {FPT},
  doi = {10.1109/FPT.2004.1393248},
  crossref = {conf/fpt/2004},
  author = {Steven J. E. Wilton and Noha Kafafi and Bingfeng Mei and Serge Vernalde}
}
@proceedings{conf/fpt/2004,
  editor = {Oliver Diessel},
  editor = {John Williams},
  title = {Proceedings of the 2004 IEEE International Conference on Field-Programmable Technology, Brisbane, Australia, December 6-8, 2004},
  publisher = {IEEE},
  year = {2004},
  url = {http://ieeexplore.ieee.org/xpl/mostRecentIssue.jsp?punumber=9585},
  booktitle = {FPT},
  author = {}
}
@inproceedings{conf/fpt/YiannacourasR03,
  title = {A parameterized automatic cache generator for FPGAs},
  pages = {324-327},
  year = {2003},
  booktitle = {FPT},
  doi = {10.1109/FPT.2003.1275768},
  crossref = {conf/fpt/2003},
  author = {Peter Yiannacouras and Jonathan Rose}
}
@inproceedings{conf/fpt/BsoulW10,
  title = {An FPGA architecture supporting dynamically controlled power gating},
  pages = {1-8},
  year = {2010},
  booktitle = {FPT},
  doi = {10.1109/FPT.2010.5681533},
  crossref = {conf/fpt/2010},
  author = {Assem A. M. Bsoul and Steven J. E. Wilton}
}
@inproceedings{conf/fpt/Al-DujailiDHW12,
  title = {Guppy: A GPU-like soft-core processor},
  pages = {57-60},
  year = {2012},
  booktitle = {FPT},
  doi = {10.1109/FPT.2012.6412112},
  crossref = {conf/fpt/2012},
  author = {Abdullah Al-Dujaili and Florian Deragisch and Andrei Hagiescu and Weng-Fai Wong}
}
@inproceedings{conf/fpt/JiangLR02,
  title = {FPGA-based computation of free-form deformations},
  pages = {407-410},
  year = {2002},
  booktitle = {FPT},
  doi = {10.1109/FPT.2002.1188722},
  crossref = {conf/fpt/2002},
  author = {Jun Jiang and Wayne Luk and Daniel Rueckert}
}
@inproceedings{conf/fpt/TurkingtonCCM08,
  title = {Co-optimisation of datapath and memory in outer loop pipelining},
  pages = {1-8},
  year = {2008},
  booktitle = {FPT},
  doi = {10.1109/FPT.2008.4762359},
  crossref = {conf/fpt/2008},
  author = {Kieron Turkington and George A. Constantinides and Peter Y. K. Cheung and Konstantinos Masselos}
}
@inproceedings{conf/fpt/EeckhautCSN06,
  title = {Optimizing the critical loop in the H.264/AVC CABAC decoder},
  pages = {113-118},
  year = {2006},
  booktitle = {FPT},
  doi = {10.1109/FPT.2006.270301},
  crossref = {conf/fpt/2006},
  author = {Hendrik Eeckhaut and Mark Christiaens and Dirk Stroobandt and Vincent Nollet}
}
@inproceedings{conf/fpt/LeowNW06,
  title = {Generating hardware from OpenMP programs},
  pages = {73-80},
  year = {2006},
  booktitle = {FPT},
  doi = {10.1109/FPT.2006.270297},
  crossref = {conf/fpt/2006},
  author = {Y. Y. Leow and C. Y. Ng and Weng-Fai Wong}
}
@inproceedings{conf/fpt/AmouriAHT09,
  title = {FPGA implementation of an invasive computing architecture},
  pages = {135-142},
  year = {2009},
  booktitle = {FPT},
  doi = {10.1109/FPT.2009.5377633},
  crossref = {conf/fpt/2009},
  author = {Abdulazim Amouri and Farhadur Arifin and Frank Hannig and Jürgen Teich}
}
@inproceedings{conf/fpt/KasapR12,
  title = {FPGA-based design and implementation of an approximate polynomial matrix EVD algorithm},
  pages = {135-140},
  year = {2012},
  booktitle = {FPT},
  doi = {10.1109/FPT.2012.6412125},
  crossref = {conf/fpt/2012},
  author = {Server Kasap and Soydan Redif}
}
@inproceedings{conf/fpt/ChauKCTLTCL13,
  title = {Acceleration of real-time Proximity Query for dynamic active constraints},
  pages = {206-213},
  year = {2013},
  booktitle = {FPT},
  doi = {10.1109/FPT.2013.6718355},
  crossref = {conf/fpt/2013},
  author = {Thomas C. P. Chau and Ka-Wai Kwok and Gary C. T. Chow and Kuen Hung Tsoi and Kit-Hang Lee and Zion Tse and Peter Y. K. Cheung and Wayne Luk}
}
@inproceedings{conf/fpt/BouganisPC06,
  title = {A statistical framework for dimensionality reduction implementation in FPGAs},
  pages = {365-368},
  year = {2006},
  booktitle = {FPT},
  doi = {10.1109/FPT.2006.270349},
  crossref = {conf/fpt/2006},
  author = {Christos-Savvas Bouganis and Iosifina Pournara and Peter Y. K. Cheung}
}
@inproceedings{conf/fpt/KohD06,
  title = {Communications infrastructure generation for modular FPGA reconfiguration},
  pages = {321-324},
  year = {2006},
  booktitle = {FPT},
  doi = {10.1109/FPT.2006.270338},
  crossref = {conf/fpt/2006},
  author = {Shannon Koh and Oliver Diessel}
}
@inproceedings{conf/fpt/LindosoELL05,
  title = {Correlation-Based Fingerprint Matching Using FPGAs},
  pages = {87-94},
  year = {2005},
  crossref = {conf/fpt/2005},
  booktitle = {FPT},
  author = {Almudena Lindoso and Luis Entrena and Celia López-Ongil and Judith Liu-Jimenez}
}
@inproceedings{conf/fpt/ShibamuraFUIKS04,
  title = {EXPRESS-1: a dynamically reconfigurable platform using embedded processor FPGA},
  pages = {209-216},
  year = {2004},
  booktitle = {FPT},
  doi = {10.1109/FPT.2004.1393270},
  crossref = {conf/fpt/2004},
  author = {Hidetomo Shibamura and Masayuki Fukuyama and Daisuke Uchida and Seiji Ikeda and Morihiro Kuga and Toshinori Sueyoshi}
}
@inproceedings{conf/fpt/SengPRWLC02,
  title = {PD-XML: extensible markup language for processor description},
  pages = {437-440},
  year = {2002},
  booktitle = {FPT},
  doi = {10.1109/FPT.2002.1188729},
  crossref = {conf/fpt/2002},
  author = {Shay Ping Seng and Krishna V. Palem and Rodric M. Rabbah and Weng-Fai Wong and Wayne Luk and Peter Y. K. Cheung}
}
@inproceedings{conf/fpt/YamadaTI03,
  title = {An autonomous flying object navigated by real-time optical flow and visual target detection},
  pages = {222-227},
  year = {2003},
  booktitle = {FPT},
  doi = {10.1109/FPT.2003.1275751},
  crossref = {conf/fpt/2003},
  author = {Hitoshi Yamada and Takashi Tominaga and Michinori Ichikawa}
}
@inproceedings{conf/fpt/ZienerT06,
  title = {FPGA core watermarking based on power signature analysis},
  pages = {205-212},
  year = {2006},
  booktitle = {FPT},
  doi = {10.1109/FPT.2006.270313},
  crossref = {conf/fpt/2006},
  author = {Daniel Ziener and Jürgen Teich}
}
@inproceedings{conf/fpt/Makimoto02,
  title = {The hot decade of field programmable technologies},
  pages = {3-6},
  year = {2002},
  booktitle = {FPT},
  doi = {10.1109/FPT.2002.1188657},
  crossref = {conf/fpt/2002},
  author = {Tsugio Makimoto}
}
@inproceedings{conf/fpt/Imana04,
  title = {Reconfigurable implementation of bit-parallel multipliers over GF(2m) for two classes of finite fields},
  pages = {287-290},
  year = {2004},
  booktitle = {FPT},
  doi = {10.1109/FPT.2004.1393281},
  crossref = {conf/fpt/2004},
  author = {José Luis Imaña}
}
@inproceedings{conf/fpt/GonzalezGL05,
  title = {Hardware-Accelerated SSH on Self-Reconfigurable Systems},
  pages = {289-290},
  year = {2005},
  crossref = {conf/fpt/2005},
  booktitle = {FPT},
  author = {Ivan Gonzalez and Francisco J. Gomez-Arribas and Sergio López-Buedo}
}
@inproceedings{conf/fpt/AibeY04,
  title = {Reconfigurable I/O interface for mobile equipments},
  pages = {359-362},
  year = {2004},
  booktitle = {FPT},
  doi = {10.1109/FPT.2004.1393299},
  crossref = {conf/fpt/2004},
  author = {Noriyuki Aibe and Moritoshi Yasunaga}
}
@inproceedings{conf/fpt/Parandeh-AfsharCABLI09,
  title = {A flexible DSP block to enhance FPGA arithmetic performance},
  pages = {70-77},
  year = {2009},
  booktitle = {FPT},
  doi = {10.1109/FPT.2009.5377638},
  crossref = {conf/fpt/2009},
  author = {Hadi Parandeh-Afshar and Alessandro Cevrero and Panagiotis Athanasopoulos and Philip Brisk and Yusuf Leblebici and Paolo Ienne}
}
@inproceedings{conf/fpt/IrturkBAK08,
  title = {Automatic generation of decomposition based matrix inversion architectures},
  pages = {373-376},
  year = {2008},
  booktitle = {FPT},
  doi = {10.1109/FPT.2008.4762421},
  crossref = {conf/fpt/2008},
  author = {Ali Irturk and Bridget Benson and Arash Arfaee and Ryan Kastner}
}
@inproceedings{conf/fpt/BispoC10,
  title = {On identifying and optimizing instruction sequences for dynamic compilation},
  pages = {437-440},
  year = {2010},
  booktitle = {FPT},
  doi = {10.1109/FPT.2010.5681454},
  crossref = {conf/fpt/2010},
  author = {João Bispo and João M. P. Cardoso}
}
@inproceedings{conf/fpt/HopfIK02,
  title = {Hardware Join Java: a high level language for reconfigurable hardware development},
  pages = {344-347},
  year = {2002},
  booktitle = {FPT},
  doi = {10.1109/FPT.2002.1188707},
  crossref = {conf/fpt/2002},
  author = {John Hopf and G. Stewart Von Itzstein and David A. Kearney}
}
