#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Fri Apr 15 19:16:04 2022
# Process ID: 17912
# Current directory: C:/Users/User PC/Downloads/Lab_07/Lab_07/Part_4/hardware/AXI_LED
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent24568 C:\Users\User PC\Downloads\Lab_07\Lab_07\Part_4\hardware\AXI_LED\AXI_LED.xpr
# Log file: C:/Users/User PC/Downloads/Lab_07/Lab_07/Part_4/hardware/AXI_LED/vivado.log
# Journal file: C:/Users/User PC/Downloads/Lab_07/Lab_07/Part_4/hardware/AXI_LED\vivado.jou
# Running On: DESKTOP-RN51NCC, OS: Windows, CPU Frequency: 3408 MHz, CPU Physical cores: 2, Host memory: 6328 MB
#-----------------------------------------------------------
start_gui
open_project {C:/Users/User PC/Downloads/Lab_07/Lab_07/Part_4/hardware/AXI_LED/AXI_LED.xpr}
WARNING: [Board 49-91] Board repository path 'C:/Users/User' does not exist, it will not be used to search board files.
WARNING: [Board 49-91] Board repository path 'C:/Users/User' does not exist, it will not be used to search board files.
WARNING: [Board 49-91] Board repository path 'c:/Users/User' does not exist, it will not be used to search board files.
WARNING: [Board 49-91] Board repository path 'c:/Users/User' does not exist, it will not be used to search board files.
WARNING: [Board 49-91] Board repository path 'c:/ECE520/Lab7/Part1/IP_Integrator/IP_Integrator/lab/PC/AppData/Roaming/Xilinx/Vivado/PC/AppData/Roaming/Xilinx/Vivado/PC/AppData/Roaming/Xilinx/Vivado/PC/AppData/Roaming/Xilinx/Vivado/PC/AppData/Roaming/Xilinx/Vivado/PC/AppData/Roaming/Xilinx/Vivado/PC/AppData/Roaming/Xilinx/Vivado/PC/AppData/Roaming/Xilinx/Vivado/PC/AppData/Roaming/Xilinx/Vivado/PC/AppData/Roaming/Xilinx/Vivado/PC/AppData/Roaming/Xilinx/Vivado/PC/AppData/Roaming/Xilinx/Vivado/PC/AppData/Roaming/Xilinx/Vivado/2021.2/xhub/board_store/xilinx_board_store' does not exist, it will not be used to search board files.
WARNING: [Board 49-91] Board repository path 'c:/ECE520/Lab7/Part1/IP_Integrator/IP_Integrator/lab/PC/AppData/Roaming/Xilinx/Vivado/PC/AppData/Roaming/Xilinx/Vivado/PC/AppData/Roaming/Xilinx/Vivado/PC/AppData/Roaming/Xilinx/Vivado/PC/AppData/Roaming/Xilinx/Vivado/PC/AppData/Roaming/Xilinx/Vivado/PC/AppData/Roaming/Xilinx/Vivado/PC/AppData/Roaming/Xilinx/Vivado/PC/AppData/Roaming/Xilinx/Vivado/PC/AppData/Roaming/Xilinx/Vivado/PC/AppData/Roaming/Xilinx/Vivado/PC/AppData/Roaming/Xilinx/Vivado/PC/AppData/Roaming/Xilinx/Vivado/PC/AppData/Roaming/Xilinx/Vivado/PC/AppData/Roaming/Xilinx/Vivado/PC/AppData/Roaming/Xilinx/Vivado/PC/AppData/Roaming/Xilinx/Vivado/2021.2/xhub/board_store/xilinx_board_store' does not exist, it will not be used to search board files.
WARNING: [Board 49-91] Board repository path 'c:/ECE520/Lab7/Part1/IP_Integrator/IP_Integrator/lab/PC/AppData/Roaming/Xilinx/Vivado/PC/AppData/Roaming/Xilinx/Vivado/PC/AppData/Roaming/Xilinx/Vivado/PC/AppData/Roaming/Xilinx/Vivado/PC/AppData/Roaming/Xilinx/Vivado/PC/AppData/Roaming/Xilinx/Vivado/PC/AppData/Roaming/Xilinx/Vivado/PC/AppData/Roaming/Xilinx/Vivado/PC/AppData/Roaming/Xilinx/Vivado/PC/AppData/Roaming/Xilinx/Vivado/PC/AppData/Roaming/Xilinx/Vivado/PC/AppData/Roaming/Xilinx/Vivado/PC/AppData/Roaming/Xilinx/Vivado/2021.2/xhub/board_store/xilinx_board_store' does not exist, it will not be used to search board files.
WARNING: [Board 49-91] Board repository path 'c:/ECE520/Lab7/Part1/IP_Integrator/IP_Integrator/lab/PC/AppData/Roaming/Xilinx/Vivado/PC/AppData/Roaming/Xilinx/Vivado/PC/AppData/Roaming/Xilinx/Vivado/PC/AppData/Roaming/Xilinx/Vivado/PC/AppData/Roaming/Xilinx/Vivado/PC/AppData/Roaming/Xilinx/Vivado/PC/AppData/Roaming/Xilinx/Vivado/PC/AppData/Roaming/Xilinx/Vivado/PC/AppData/Roaming/Xilinx/Vivado/PC/AppData/Roaming/Xilinx/Vivado/PC/AppData/Roaming/Xilinx/Vivado/PC/AppData/Roaming/Xilinx/Vivado/PC/AppData/Roaming/Xilinx/Vivado/PC/AppData/Roaming/Xilinx/Vivado/PC/AppData/Roaming/Xilinx/Vivado/PC/AppData/Roaming/Xilinx/Vivado/PC/AppData/Roaming/Xilinx/Vivado/2021.2/xhub/board_store/xilinx_board_store' does not exist, it will not be used to search board files.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.0/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.1 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.1/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.2/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.0/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.1 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.1/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.2/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/1.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [Project 1-313] Project file moved from '/home/computer/vivado/Part_4/hardware/AXI_LED' since last save.
WARNING: [filemgmt 56-2] Board Part Repository Path: Could not find the directory 'C:/Users/User PC/Downloads/Lab_07/.Xilinx/Vivado/2021.2/xhub/board_store/xilinx_board_store', nor could it be found using path 'C:/home/computer/.Xilinx/Vivado/2021.2/xhub/board_store/xilinx_board_store'.
Scanning sources...
Finished scanning sources
INFO: [Project 1-1877] Auto incremental dir location 'C:/home/computer/vivado/Part_4/hardware/AXI_LED/AXI_LED.srcs/utils_1/imports/design_1_rst_ps7_0_50M_0_synth_1' of run 'design_1_rst_ps7_0_50M_0_synth_1' is not writable, setting it to default location 'C:/Users/User PC/Downloads/Lab_07/Lab_07/Part_4/hardware/AXI_LED/AXI_LED.srcs/utils_1/imports/design_1_rst_ps7_0_50M_0_synth_1'.
INFO: [Project 1-1877] Auto incremental dir location 'C:/home/computer/vivado/Part_4/hardware/AXI_LED/AXI_LED.srcs/utils_1/imports/design_1_LED_Control_0_0_synth_1' of run 'design_1_LED_Control_0_0_synth_1' is not writable, setting it to default location 'C:/Users/User PC/Downloads/Lab_07/Lab_07/Part_4/hardware/AXI_LED/AXI_LED.srcs/utils_1/imports/design_1_LED_Control_0_0_synth_1'.
INFO: [Project 1-1877] Auto incremental dir location 'C:/home/computer/vivado/Part_4/hardware/AXI_LED/AXI_LED.srcs/utils_1/imports/design_1_processing_system7_0_0_synth_1' of run 'design_1_processing_system7_0_0_synth_1' is not writable, setting it to default location 'C:/Users/User PC/Downloads/Lab_07/Lab_07/Part_4/hardware/AXI_LED/AXI_LED.srcs/utils_1/imports/design_1_processing_system7_0_0_synth_1'.
INFO: [Project 1-1877] Auto incremental dir location 'C:/home/computer/vivado/Part_4/hardware/AXI_LED/AXI_LED.srcs/utils_1/imports/impl_1' of run 'impl_1' is not writable, setting it to default location 'C:/Users/User PC/Downloads/Lab_07/Lab_07/Part_4/hardware/AXI_LED/AXI_LED.srcs/utils_1/imports/impl_1'.
INFO: [Project 1-1877] Auto incremental dir location 'C:/home/computer/vivado/Part_4/hardware/AXI_LED/AXI_LED.srcs/utils_1/imports/design_1_rst_ps7_0_50M_0_impl_1' of run 'design_1_rst_ps7_0_50M_0_impl_1' is not writable, setting it to default location 'C:/Users/User PC/Downloads/Lab_07/Lab_07/Part_4/hardware/AXI_LED/AXI_LED.srcs/utils_1/imports/design_1_rst_ps7_0_50M_0_impl_1'.
INFO: [Project 1-1877] Auto incremental dir location 'C:/home/computer/vivado/Part_4/hardware/AXI_LED/AXI_LED.srcs/utils_1/imports/design_1_LED_Control_0_0_impl_1' of run 'design_1_LED_Control_0_0_impl_1' is not writable, setting it to default location 'C:/Users/User PC/Downloads/Lab_07/Lab_07/Part_4/hardware/AXI_LED/AXI_LED.srcs/utils_1/imports/design_1_LED_Control_0_0_impl_1'.
INFO: [Project 1-1877] Auto incremental dir location 'C:/home/computer/vivado/Part_4/hardware/AXI_LED/AXI_LED.srcs/utils_1/imports/design_1_processing_system7_0_0_impl_1' of run 'design_1_processing_system7_0_0_impl_1' is not writable, setting it to default location 'C:/Users/User PC/Downloads/Lab_07/Lab_07/Part_4/hardware/AXI_LED/AXI_LED.srcs/utils_1/imports/design_1_processing_system7_0_0_impl_1'.
CRITICAL WARNING: [Board 49-67] The board_part definition was not found for digilentinc.com:zybo-z7-10:part0:1.1. This can happen sometimes when you use custom board part. You can resolve this issue by setting 'board.repoPaths' parameter, pointing to the location of custom board files. Valid board_part values can be retrieved with the 'get_board_parts' Tcl command.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/User PC/Downloads/Lab_07/Lab_07/Part_4/hardware/ip_repo/LED_Control_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.2/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'design_1.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
design_1_processing_system7_0_0
design_1_rst_ps7_0_50M_0

open_project: Time (s): cpu = 00:00:37 ; elapsed = 00:00:55 . Memory (MB): peak = 1379.180 ; gain = 0.000
update_compile_order -fileset sources_1
open_bd_design {C:/Users/User PC/Downloads/Lab_07/Lab_07/Part_4/hardware/AXI_LED/AXI_LED.srcs/sources_1/bd/design_1/design_1.bd}
Reading block design file <C:/Users/User PC/Downloads/Lab_07/Lab_07/Part_4/hardware/AXI_LED/AXI_LED.srcs/sources_1/bd/design_1/design_1.bd>...
Adding component instance block -- user.org:user:LED_Control:1.0 - LED_Control_0
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
Successfully read diagram <design_1> from block design file <C:/Users/User PC/Downloads/Lab_07/Lab_07/Part_4/hardware/AXI_LED/AXI_LED.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:23 . Memory (MB): peak = 1379.180 ; gain = 0.000
report_ip_status -name ip_status 
