;redcode
;assert 1
	SPL 0, -202
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @121, 103
	ADD 210, 60
	SUB @121, 106
	SUB -207, <-120
	ADD 100, 1
	ADD @130, 9
	SPL 0, <-22
	SLT 100, 9
	SPL 0, <-22
	SUB @121, 106
	SUB @121, 106
	SPL 0, <-22
	SUB #72, 600
	SUB #0, -2
	ADD @130, 9
	ADD @130, 9
	SUB #0, -2
	ADD @130, 9
	SUB -27, 6
	CMP @-127, 100
	CMP 0, @20
	ADD 100, 1
	SUB -27, 6
	JMN 0, -202
	SPL 0, <-22
	SUB -207, <-120
	SUB @-127, 100
	JMZ 0, -52
	SUB @-127, 100
	SUB @-127, 100
	SPL 0, <-22
	SUB -207, <-120
	SUB -27, 6
	SUB 0, -2
	SLT 0, -2
	SPL 0, <-22
	SUB 0, -0
	SUB -207, <-120
	SPL 0, -202
	MOV -1, <-20
	SPL 0, -202
	SUB @400, @10
	SLT @130, 9
	MOV -7, <-20
	MOV -7, <-20
	MOV -7, <-20
	MOV -7, <-20
	MOV -7, <-20
