C:\Microsemi\Libero_SoC_v2021.3\SynplifyPro\bin64\c_hdl.exe  -osyn  B:\HERMESS_SPSoftware\Firmware\fpga\synthesis\synwork\root_comp.srs  -top  work.root  -hdllog  B:\HERMESS_SPSoftware\Firmware\fpga\synthesis\synlog\root_compiler.srr  -encrypt  -mp  4  -verification_mode 0 -rtl_xmr_naming  -vhdl  -prodtype  synplify_pro   -infer_seqShift -primux -dspmac -pqdpadd -fixsmult -sdff_counter -divnmod -nram  -actel  -encrypt  -pro  -dmgen  B:\HERMESS_SPSoftware\Firmware\fpga\synthesis\dm  -lite -ui -fid2 -ram -sharing on -ll 2000 -autosm  -vhdl2008  -ignore_undefined_lib  -lib work B:\HERMESS_SPSoftware\Firmware\fpga\hdl\spi_master.vhd -lib work B:\HERMESS_SPSoftware\Firmware\fpga\hdl\STAMP.vhd -lib COREAPB3_LIB B:\HERMESS_SPSoftware\Firmware\fpga\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3_muxptob3.vhd -lib COREAPB3_LIB B:\HERMESS_SPSoftware\Firmware\fpga\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3_iaddr_reg.vhd -lib COREAPB3_LIB B:\HERMESS_SPSoftware\Firmware\fpga\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd -lib work B:\HERMESS_SPSoftware\Firmware\fpga\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp_pcie_hotreset.vhd -lib work B:\HERMESS_SPSoftware\Firmware\fpga\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd -lib work B:\HERMESS_SPSoftware\Firmware\fpga\component\work\root_sb\CCC_0\root_sb_CCC_0_FCCC.vhd -lib work B:\HERMESS_SPSoftware\Firmware\fpga\component\Actel\SgCore\OSC\2.0.101\osc_comps.vhd -lib work B:\HERMESS_SPSoftware\Firmware\fpga\component\work\root_sb\FABOSC_0\root_sb_FABOSC_0_OSC.vhd -lib work B:\HERMESS_SPSoftware\Firmware\fpga\component\work\root_sb_MSS\root_sb_MSS_syn.vhd -lib work B:\HERMESS_SPSoftware\Firmware\fpga\component\work\root_sb_MSS\root_sb_MSS.vhd -lib COREAPB3_LIB B:\HERMESS_SPSoftware\Firmware\fpga\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\components.vhd -lib work B:\HERMESS_SPSoftware\Firmware\fpga\component\work\root_sb\root_sb.vhd -lib work B:\HERMESS_SPSoftware\Firmware\fpga\hdl\UART_RX.vhd -lib work B:\HERMESS_SPSoftware\Firmware\fpga\hdl\UART_TX.vhd -lib work B:\HERMESS_SPSoftware\Firmware\fpga\hdl\telemetry.vhd -lib work B:\HERMESS_SPSoftware\Firmware\fpga\component\work\root\root.vhd  -jobname  "compiler" 
relcom:C:\Microsemi\Libero_SoC_v2021.3\SynplifyPro\bin64\c_hdl.exe -osyn ..\synwork\root_comp.srs -top work.root -hdllog ..\synlog\root_compiler.srr -encrypt -mp 4 -verification_mode 0 -rtl_xmr_naming -vhdl -prodtype synplify_pro -infer_seqShift -primux -dspmac -pqdpadd -fixsmult -sdff_counter -divnmod -nram -actel -encrypt -pro -dmgen ..\dm -lite -ui -fid2 -ram -sharing on -ll 2000 -autosm -vhdl2008 -ignore_undefined_lib -lib work ..\..\hdl\spi_master.vhd -lib work ..\..\hdl\STAMP.vhd -lib COREAPB3_LIB ..\..\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3_muxptob3.vhd -lib COREAPB3_LIB ..\..\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3_iaddr_reg.vhd -lib COREAPB3_LIB ..\..\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd -lib work ..\..\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp_pcie_hotreset.vhd -lib work ..\..\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd -lib work ..\..\component\work\root_sb\CCC_0\root_sb_CCC_0_FCCC.vhd -lib work ..\..\component\Actel\SgCore\OSC\2.0.101\osc_comps.vhd -lib work ..\..\component\work\root_sb\FABOSC_0\root_sb_FABOSC_0_OSC.vhd -lib work ..\..\component\work\root_sb_MSS\root_sb_MSS_syn.vhd -lib work ..\..\component\work\root_sb_MSS\root_sb_MSS.vhd -lib COREAPB3_LIB ..\..\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\components.vhd -lib work ..\..\component\work\root_sb\root_sb.vhd -lib work ..\..\hdl\UART_RX.vhd -lib work ..\..\hdl\UART_TX.vhd -lib work ..\..\hdl\telemetry.vhd -lib work ..\..\component\work\root\root.vhd -jobname "compiler"
rc:0 success:1 runtime:16
file:..\synwork\root_comp.srs|io:o|time:1667064098|size:118298|exec:0|csum:
file:..\synlog\root_compiler.srr|io:o|time:1667064098|size:57637|exec:0|csum:
file:..\..\hdl\spi_master.vhd|io:i|time:1661193190|size:9207|exec:0|csum:CC63126B64E22C3E59C4D4FA38380E77
file:..\..\hdl\STAMP.vhd|io:i|time:1667064072|size:22274|exec:0|csum:2D4DCE14E66A977D5EB1084F71373576
file:..\..\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3_muxptob3.vhd|io:i|time:1640694197|size:9523|exec:0|csum:FAF76B5BC1C358A33FB6D0F1CC38FF3E
file:..\..\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3_iaddr_reg.vhd|io:i|time:1640694197|size:5757|exec:0|csum:1329FE60946E6F2780BAEFC700A17B5D
file:..\..\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd|io:i|time:1640694197|size:78851|exec:0|csum:0592E415E307DDBC87225533EC51ACEE
file:..\..\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp_pcie_hotreset.vhd|io:i|time:1640694197|size:9297|exec:0|csum:2F5AE76B5ACAE1B72D4619B1616D0509
file:..\..\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd|io:i|time:1640694197|size:75054|exec:0|csum:C4BEE222936686214D9DC1E1AEC9A733
file:..\..\component\work\root_sb\CCC_0\root_sb_CCC_0_FCCC.vhd|io:i|time:1667060996|size:5562|exec:0|csum:1DD8B6928B96C1481F15FC1CC8D9AFCA
file:..\..\component\Actel\SgCore\OSC\2.0.101\osc_comps.vhd|io:i|time:1640694198|size:2270|exec:0|csum:8D05F14FA33F073688EF7184D520D894
file:..\..\component\work\root_sb\FABOSC_0\root_sb_FABOSC_0_OSC.vhd|io:i|time:1667060999|size:1570|exec:0|csum:9D2A30FA7CEE9087E502A50086C291D6
file:..\..\component\work\root_sb_MSS\root_sb_MSS_syn.vhd|io:i|time:1667060992|size:70600|exec:0|csum:4BA2605527B2E0AB4C8635884E4A50EC
file:..\..\component\work\root_sb_MSS\root_sb_MSS.vhd|io:i|time:1667060992|size:83764|exec:0|csum:851D0A573F61B8D0491B9C64E4193628
file:..\..\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\components.vhd|io:i|time:1640694197|size:6172|exec:0|csum:D37290CCF4610A58D6E5C5C506A42FC6
file:..\..\component\work\root_sb\root_sb.vhd|io:i|time:1667060999|size:50294|exec:0|csum:A60EFB331F2741CB0DC8579B80C524EF
file:..\..\hdl\UART_RX.vhd|io:i|time:1661193190|size:3379|exec:0|csum:043E8CC731F0627C74DEB5A77F74A01A
file:..\..\hdl\UART_TX.vhd|io:i|time:1661193190|size:3348|exec:0|csum:714FB82FF1C66A7D4A089AF5AE743494
file:..\..\hdl\telemetry.vhd|io:i|time:1661193190|size:15792|exec:0|csum:98FBA75467584D2CFCA302A7B4417895
file:..\..\component\work\root\root.vhd|io:i|time:1661975036|size:41925|exec:0|csum:42F215E67268A19AE775C7A9D5542372
file:C:\Microsemi\Libero_SoC_v2021.3\SynplifyPro\bin64\c_hdl.exe|io:i|time:1636456229|size:5754368|exec:1|csum:A51B003A46EA5A9FBB31865965C8C9AD
