<div align="center">
<h1>Jingnan Huang</h1>
<p>Research & Engineering Archive | Quantitative Systems</p>
<hr style="height:1px;border-width:0;color:gray;background-color:gray">
</div>

<table>
<tr>
<td valign="top" width="35%">
<h3>Profile</h3>
<p>
<strong>Sales & Trading Analyst</strong><br>
<a href="https://www.utefa.com/">@ UTEFA</a>
</p>
<p>
<strong>University of Toronto</strong><br>
B.A.Sc Computer Engineering<br>
<em style="font-size:12px">Minor in Eng Business</em><br>
<span style="color:gray; font-size:12px">Exp. Apr 2029</span>
</p>
<br>
<h3>Coordinates</h3>
<code>üìß jingnan.huang@mail.utoronto.ca</code><br>
<code>üîó linkedin.com/in/jingnan-huang-buezw</code><br>
<code>üêô github.com/Buezw</code>
<br><br>
<h3>Research Focus</h3>
<img src="https://img.shields.io/badge/Market_Microstructure-white?style=flat-square&color=white&labelColor=black">
<img src="https://img.shields.io/badge/Low_Latency_Systems-white?style=flat-square&color=white&labelColor=black">
<img src="https://img.shields.io/badge/FPGA_Acceleration-white?style=flat-square&color=white&labelColor=black">
<br><br>
<h3>Tech Stack</h3>
<img src="https://img.shields.io/badge/C++17-000000?style=flat-square&logo=c%2B%2B&logoColor=white">
<img src="https://img.shields.io/badge/Python-000000?style=flat-square&logo=python&logoColor=white">
<img src="https://img.shields.io/badge/Verilog-000000?style=flat-square&logo=xilinx&logoColor=white">
<img src="https://img.shields.io/badge/Linux-white?style=flat-square&color=eee&labelColor=999">
<img src="https://img.shields.io/badge/Vim-white?style=flat-square&color=eee&labelColor=999">
<img src="https://img.shields.io/badge/CMake-white?style=flat-square&color=eee&labelColor=999">
</td>
<td valign="top" width="65%">
<h2>Selected Projects <span style="font-size:12px; font-weight:normal; color:gray">ALPHA & SYSTEMS</span></h2>
<p><strong>Option Pricer</strong> <code>C++17</code> <code>HPC</code><br>
High-performance Monte Carlo engine in C++ with variance reduction optimization.<br>
<a href="#">[View Source]</a></p>
<hr style="border: 1px dashed #ccc;">
<p><strong>FPGA Matching Engine</strong> <code>Verilog</code> <code>HFT</code><br>
Low-latency order book matching engine implemented on Xilinx UltraScale+.<br>
<a href="#">[View Source]</a></p>
<br>
<h2>Archives <span style="font-size:12px; font-weight:normal; color:gray">MI / EL / RL</span></h2>
<table role="presentation">
<tr>
<td width="50%">
<strong>Market Insights (MI)</strong><br>
<ul>
<li><a href="#">Analysis of Order Flow Imbalance</a> <span style="font-size:10px; border:1px solid red; color:red; padding:0 2px;">MACRO</span></li>
<li><a href="#">Volatility Surface Modeling</a></li>
<li><a href="#">Liquidity Regimes in 2025</a></li>
</ul>
</td>
<td width="50%">
<strong>Engineering Logs (EL)</strong><br>
<ul>
<li><a href="#">Zero-copy Networking in C++</a> <span style="font-size:10px; border:1px solid black; color:black; padding:0 2px;">DEV</span></li>
<li><a href="#">Vivado HLS Optimization Tips</a></li>
<li><a href="#">Lock-free Queue Benchmarks</a></li>
</ul>
</td>
</tr>
</table>
</td>
</tr>
</table>
<div align="center">
<p style="font-size:12px; color:gray">
¬© 2026 Jingnan Huang | RESEARCH & ENGINEERING
</p>
</div>
