

================================================================
== Vitis HLS Report for 'segment_sc_packet'
================================================================
* Date:           Thu Oct  5 15:01:49 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        Dedup
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.500 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------+---------------------------------------------+---------+---------+-----------+----------+-----+-----+---------+
        |                                                        |                                             |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
        |                        Instance                        |                    Module                   |   min   |   max   |    min    |    max   | min | max |   Type  |
        +--------------------------------------------------------+---------------------------------------------+---------+---------+-----------+----------+-----+-----+---------+
        |grp_segment_sc_packet_Pipeline_init_buffer_fu_169       |segment_sc_packet_Pipeline_init_buffer       |        3|       34|  30.000 ns|  0.340 us|    3|   34|       no|
        |grp_segment_sc_packet_Pipeline_segment_stream_fu_185    |segment_sc_packet_Pipeline_segment_stream    |        ?|        ?|          ?|         ?|    ?|    ?|       no|
        |grp_segment_sc_packet_Pipeline_VITIS_LOOP_128_1_fu_204  |segment_sc_packet_Pipeline_VITIS_LOOP_128_1  |        3|       34|  30.000 ns|  0.340 us|    3|   34|       no|
        +--------------------------------------------------------+---------------------------------------------+---------+---------+-----------+----------+-----+-----+---------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_73_1  |        ?|        ?|         ?|          -|          -|     1|        no|
        | + segment_bc      |        ?|        ?|         ?|          -|          -|     ?|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     230|    -|
|FIFO             |        -|     -|      99|      86|    -|
|Instance         |        1|     -|     505|     904|    -|
|Memory           |        1|     -|       0|       0|    -|
|Multiplexer      |        -|     -|       -|     253|    -|
|Register         |        -|     -|     432|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        2|     0|    1036|    1473|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |       ~0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------------------+---------------------------------------------+---------+----+-----+-----+-----+
    |                        Instance                        |                    Module                   | BRAM_18K| DSP|  FF | LUT | URAM|
    +--------------------------------------------------------+---------------------------------------------+---------+----+-----+-----+-----+
    |grp_segment_sc_packet_Pipeline_VITIS_LOOP_128_1_fu_204  |segment_sc_packet_Pipeline_VITIS_LOOP_128_1  |        0|   0|    8|   67|    0|
    |grp_segment_sc_packet_Pipeline_init_buffer_fu_169       |segment_sc_packet_Pipeline_init_buffer       |        0|   0|  131|  338|    0|
    |grp_segment_sc_packet_Pipeline_segment_stream_fu_185    |segment_sc_packet_Pipeline_segment_stream    |        1|   0|  366|  499|    0|
    +--------------------------------------------------------+---------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                   |                                             |        1|   0|  505|  904|    0|
    +--------------------------------------------------------+---------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------------+------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |    Memory    |                  Module                  | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------+------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |rabintab_1_U  |segment_sc_packet_rabintab_1_ROM_AUTO_1R  |        1|  0|   0|    0|   256|   32|     1|         8192|
    +--------------+------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total         |                                          |        1|  0|   0|    0|   256|   32|     1|         8192|
    +--------------+------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    +---------------+---------+----+----+-----+------+-----+---------+
    |      Name     | BRAM_18K| FF | LUT| URAM| Depth| Bits| Size:D*B|
    +---------------+---------+----+----+-----+------+-----+---------+
    |buffer_fifo_U  |        0|  99|   0|    -|    32|    8|      256|
    +---------------+---------+----+----+-----+------+-----+---------+
    |Total          |        0|  99|   0|    0|    32|    8|      256|
    +---------------+---------+----+----+-----+------+-----+---------+

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |l2_V_1_fu_229_p2         |         +|   0|  0|  23|          16|           1|
    |cond_fu_262_p2           |      icmp|   0|  0|   8|           2|           1|
    |icmp_ln1019_2_fu_281_p2  |      icmp|   0|  0|  29|          64|           1|
    |icmp_ln1035_fu_223_p2    |      icmp|   0|  0|  29|          64|           1|
    |ap_block_state1          |        or|   0|  0|   2|           1|           1|
    |ap_block_state2          |        or|   0|  0|   2|           1|           1|
    |ap_block_state3          |        or|   0|  0|   2|           1|           1|
    |bc_length_V_2_fu_274_p3  |    select|   0|  0|  64|           1|           1|
    |select_ln87_1_fu_254_p3  |    select|   0|  0|  64|           1|          64|
    |select_ln87_fu_246_p3    |    select|   0|  0|   7|           1|           7|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 230|         152|          79|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------+----+-----------+-----+-----------+
    |         Name        | LUT| Input Size| Bits| Total Bits|
    +---------------------+----+-----------+-----+-----------+
    |ap_NS_fsm            |  65|         13|    1|         13|
    |ap_done              |   9|          2|    1|          2|
    |bc_length_V_reg_147  |   9|          2|   64|        128|
    |buffer_din           |   9|          2|    8|         16|
    |buffer_read          |  14|          3|    1|          3|
    |buffer_write         |  14|          3|    1|          3|
    |l2_V_reg_157         |   9|          2|   16|         32|
    |rabintab_1_address0  |  14|          3|    8|         24|
    |rabintab_1_ce0       |  14|          3|    1|          3|
    |real_start           |   9|          2|    1|          2|
    |segment_data29_read  |  14|          3|    1|          3|
    |segment_end30_blk_n  |   9|          2|    1|          2|
    |segment_meta_blk_n   |   9|          2|    1|          2|
    |write_data31_din     |   9|          2|    8|         16|
    |write_data31_write   |  14|          3|    1|          3|
    |write_end32_blk_n    |   9|          2|    1|          2|
    |write_end32_din      |  14|          3|    1|          3|
    |write_meta_blk_n     |   9|          2|    1|          2|
    +---------------------+----+-----------+-----+-----------+
    |Total                | 253|         54|  117|        259|
    +---------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------------+----+----+-----+-----------+
    |                                 Name                                | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                            |  12|   0|   12|          0|
    |ap_done_reg                                                          |   1|   0|    1|          0|
    |bc_length_V_reg_147                                                  |  64|   0|   64|          0|
    |bc_size_buffer_V_1_loc_fu_94                                         |  64|   0|   64|          0|
    |bc_size_buffer_V_2_loc_fu_90                                         |  64|   0|   64|          0|
    |cond_reg_390                                                         |   1|   0|    1|          0|
    |end_7_reg_138                                                        |   1|   0|    1|          0|
    |grp_segment_sc_packet_Pipeline_VITIS_LOOP_128_1_fu_204_ap_start_reg  |   1|   0|    1|          0|
    |grp_segment_sc_packet_Pipeline_init_buffer_fu_169_ap_start_reg       |   1|   0|    1|          0|
    |grp_segment_sc_packet_Pipeline_segment_stream_fu_185_ap_start_reg    |   1|   0|    1|          0|
    |h_loc_fu_102                                                         |  32|   0|   32|          0|
    |l2_V_1_reg_358                                                       |  16|   0|   16|          0|
    |l2_V_reg_157                                                         |  16|   0|   16|          0|
    |select_ln87_1_reg_385                                                |  64|   0|   64|          0|
    |select_ln87_reg_380                                                  |   6|   0|    6|          0|
    |size_buffer_V_3_loc_fu_86                                            |  64|   0|   64|          0|
    |size_buffer_V_loc_fu_98                                              |   6|   0|    6|          0|
    |start_once_reg                                                       |   1|   0|    1|          0|
    |targetBlock_reg_368                                                  |   1|   0|    1|          0|
    |trunc_ln_reg_350                                                     |  16|   0|   16|          0|
    +---------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                | 432|   0|  432|          0|
    +---------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+-------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+-------------------------------+-----+-----+------------+-------------------+--------------+
|ap_clk                         |   in|    1|  ap_ctrl_hs|  segment_sc_packet|  return value|
|ap_rst                         |   in|    1|  ap_ctrl_hs|  segment_sc_packet|  return value|
|ap_start                       |   in|    1|  ap_ctrl_hs|  segment_sc_packet|  return value|
|start_full_n                   |   in|    1|  ap_ctrl_hs|  segment_sc_packet|  return value|
|ap_done                        |  out|    1|  ap_ctrl_hs|  segment_sc_packet|  return value|
|ap_continue                    |   in|    1|  ap_ctrl_hs|  segment_sc_packet|  return value|
|ap_idle                        |  out|    1|  ap_ctrl_hs|  segment_sc_packet|  return value|
|ap_ready                       |  out|    1|  ap_ctrl_hs|  segment_sc_packet|  return value|
|start_out                      |  out|    1|  ap_ctrl_hs|  segment_sc_packet|  return value|
|start_write                    |  out|    1|  ap_ctrl_hs|  segment_sc_packet|  return value|
|segment_meta_dout              |   in|   80|     ap_fifo|       segment_meta|       pointer|
|segment_meta_num_data_valid    |   in|    2|     ap_fifo|       segment_meta|       pointer|
|segment_meta_fifo_cap          |   in|    2|     ap_fifo|       segment_meta|       pointer|
|segment_meta_empty_n           |   in|    1|     ap_fifo|       segment_meta|       pointer|
|segment_meta_read              |  out|    1|     ap_fifo|       segment_meta|       pointer|
|segment_data29_dout            |   in|    8|     ap_fifo|     segment_data29|       pointer|
|segment_data29_num_data_valid  |   in|   17|     ap_fifo|     segment_data29|       pointer|
|segment_data29_fifo_cap        |   in|   17|     ap_fifo|     segment_data29|       pointer|
|segment_data29_empty_n         |   in|    1|     ap_fifo|     segment_data29|       pointer|
|segment_data29_read            |  out|    1|     ap_fifo|     segment_data29|       pointer|
|segment_end30_dout             |   in|    1|     ap_fifo|      segment_end30|       pointer|
|segment_end30_num_data_valid   |   in|    2|     ap_fifo|      segment_end30|       pointer|
|segment_end30_fifo_cap         |   in|    2|     ap_fifo|      segment_end30|       pointer|
|segment_end30_empty_n          |   in|    1|     ap_fifo|      segment_end30|       pointer|
|segment_end30_read             |  out|    1|     ap_fifo|      segment_end30|       pointer|
|write_meta_din                 |  out|  258|     ap_fifo|         write_meta|       pointer|
|write_meta_num_data_valid      |   in|    2|     ap_fifo|         write_meta|       pointer|
|write_meta_fifo_cap            |   in|    2|     ap_fifo|         write_meta|       pointer|
|write_meta_full_n              |   in|    1|     ap_fifo|         write_meta|       pointer|
|write_meta_write               |  out|    1|     ap_fifo|         write_meta|       pointer|
|write_data31_din               |  out|    8|     ap_fifo|       write_data31|       pointer|
|write_data31_num_data_valid    |   in|   15|     ap_fifo|       write_data31|       pointer|
|write_data31_fifo_cap          |   in|   15|     ap_fifo|       write_data31|       pointer|
|write_data31_full_n            |   in|    1|     ap_fifo|       write_data31|       pointer|
|write_data31_write             |  out|    1|     ap_fifo|       write_data31|       pointer|
|write_end32_din                |  out|    1|     ap_fifo|        write_end32|       pointer|
|write_end32_num_data_valid     |   in|    2|     ap_fifo|        write_end32|       pointer|
|write_end32_fifo_cap           |   in|    2|     ap_fifo|        write_end32|       pointer|
|write_end32_full_n             |   in|    1|     ap_fifo|        write_end32|       pointer|
|write_end32_write              |  out|    1|     ap_fifo|        write_end32|       pointer|
+-------------------------------+-----+-----+------------+-------------------+--------------+

