Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Apr 10 22:12:49 2019
| Host         : YC-YOGA running 64-bit Ubuntu 18.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -file Counter_timing_summary_routed.rpt -pb Counter_timing_summary_routed.pb -rpx Counter_timing_summary_routed.rpx -warn_on_violation
| Design       : Counter
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 4 register/latch pins with no clock driven by root clock pin: CLK5M_to_1k/count_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: CLK5M_to_1k/count_reg[10]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: CLK5M_to_1k/count_reg[11]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: CLK5M_to_1k/count_reg[12]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: CLK5M_to_1k/count_reg[13]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: CLK5M_to_1k/count_reg[14]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: CLK5M_to_1k/count_reg[15]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: CLK5M_to_1k/count_reg[16]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: CLK5M_to_1k/count_reg[17]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: CLK5M_to_1k/count_reg[18]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: CLK5M_to_1k/count_reg[19]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: CLK5M_to_1k/count_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: CLK5M_to_1k/count_reg[20]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: CLK5M_to_1k/count_reg[21]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: CLK5M_to_1k/count_reg[22]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: CLK5M_to_1k/count_reg[23]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: CLK5M_to_1k/count_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: CLK5M_to_1k/count_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: CLK5M_to_1k/count_reg[4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: CLK5M_to_1k/count_reg[5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: CLK5M_to_1k/count_reg[6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: CLK5M_to_1k/count_reg[7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: CLK5M_to_1k/count_reg[8]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: CLK5M_to_1k/count_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 12 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 24 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    194.113        0.000                      0                   24        0.167        0.000                      0                   24        3.000        0.000                       0                    30  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
CLK100MHZ               {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 100.000}      200.000         5.000           
  clkfbout_clk_wiz_0    {0.000 25.000}       50.000          20.000          
sys_clk_pin             {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 100.000}      200.000         5.000           
  clkfbout_clk_wiz_0_1  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0        194.113        0.000                      0                   24        0.484        0.000                      0                   24       13.360        0.000                       0                    26  
  clkfbout_clk_wiz_0                                                                                                                                                     47.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1      194.141        0.000                      0                   24        0.484        0.000                      0                   24       13.360        0.000                       0                    26  
  clkfbout_clk_wiz_0_1                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0        194.113        0.000                      0                   24        0.167        0.000                      0                   24  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1      194.113        0.000                      0                   24        0.167        0.000                      0                   24  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  CLK100M_to_5M/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  CLK100M_to_5M/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLK100M_to_5M/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLK100M_to_5M/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLK100M_to_5M/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLK100M_to_5M/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      194.113ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.484ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             194.113ns  (required time - arrival time)
  Source:                 CLK5M_to_1k/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLK5M_to_1k/count_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.609ns  (logic 2.144ns (38.222%)  route 3.465ns (61.778%))
  Logic Levels:           9  (CARRY4=6 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 198.583 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.820ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100M_to_5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100M_to_5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK100M_to_5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK100M_to_5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK100M_to_5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK100M_to_5M/inst/clkout1_buf/O
                         net (fo=24, routed)          1.720    -0.820    CLK5M_to_1k/clk_out1
    SLICE_X0Y85          FDRE                                         r  CLK5M_to_1k/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.456    -0.364 f  CLK5M_to_1k/count_reg[4]/Q
                         net (fo=2, routed)           1.408     1.044    CLK5M_to_1k/count_reg[4]
    SLICE_X1Y84          LUT6 (Prop_lut6_I5_O)        0.124     1.168 r  CLK5M_to_1k/Count[3]_i_7/O
                         net (fo=2, routed)           0.414     1.582    CLK5M_to_1k/Count[3]_i_7_n_0
    SLICE_X1Y86          LUT6 (Prop_lut6_I4_O)        0.124     1.706 f  CLK5M_to_1k/count[0]_i_8/O
                         net (fo=22, routed)          0.960     2.666    CLK5M_to_1k/count[0]_i_8_n_0
    SLICE_X1Y88          LUT6 (Prop_lut6_I3_O)        0.124     2.790 r  CLK5M_to_1k/count[0]_i_2/O
                         net (fo=1, routed)           0.683     3.474    CLK5M_to_1k/count[0]_i_2_n_0
    SLICE_X0Y84          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     4.000 r  CLK5M_to_1k/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.000    CLK5M_to_1k/count_reg[0]_i_1_n_0
    SLICE_X0Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.114 r  CLK5M_to_1k/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.114    CLK5M_to_1k/count_reg[4]_i_1_n_0
    SLICE_X0Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.228 r  CLK5M_to_1k/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.228    CLK5M_to_1k/count_reg[8]_i_1_n_0
    SLICE_X0Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.342 r  CLK5M_to_1k/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.342    CLK5M_to_1k/count_reg[12]_i_1_n_0
    SLICE_X0Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.456 r  CLK5M_to_1k/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.456    CLK5M_to_1k/count_reg[16]_i_1_n_0
    SLICE_X0Y89          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.790 r  CLK5M_to_1k/count_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.790    CLK5M_to_1k/count_reg[20]_i_1_n_6
    SLICE_X0Y89          FDRE                                         r  CLK5M_to_1k/count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    CLK100M_to_5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLK100M_to_5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLK100M_to_5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLK100M_to_5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLK100M_to_5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLK100M_to_5M/inst/clkout1_buf/O
                         net (fo=24, routed)          1.603   198.583    CLK5M_to_1k/clk_out1
    SLICE_X0Y89          FDRE                                         r  CLK5M_to_1k/count_reg[21]/C
                         clock pessimism              0.575   199.158    
                         clock uncertainty           -0.318   198.841    
    SLICE_X0Y89          FDRE (Setup_fdre_C_D)        0.062   198.903    CLK5M_to_1k/count_reg[21]
  -------------------------------------------------------------------
                         required time                        198.903    
                         arrival time                          -4.790    
  -------------------------------------------------------------------
                         slack                                194.113    

Slack (MET) :             194.134ns  (required time - arrival time)
  Source:                 CLK5M_to_1k/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLK5M_to_1k/count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.588ns  (logic 2.123ns (37.990%)  route 3.465ns (62.010%))
  Logic Levels:           9  (CARRY4=6 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 198.583 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.820ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100M_to_5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100M_to_5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK100M_to_5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK100M_to_5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK100M_to_5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK100M_to_5M/inst/clkout1_buf/O
                         net (fo=24, routed)          1.720    -0.820    CLK5M_to_1k/clk_out1
    SLICE_X0Y85          FDRE                                         r  CLK5M_to_1k/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.456    -0.364 f  CLK5M_to_1k/count_reg[4]/Q
                         net (fo=2, routed)           1.408     1.044    CLK5M_to_1k/count_reg[4]
    SLICE_X1Y84          LUT6 (Prop_lut6_I5_O)        0.124     1.168 r  CLK5M_to_1k/Count[3]_i_7/O
                         net (fo=2, routed)           0.414     1.582    CLK5M_to_1k/Count[3]_i_7_n_0
    SLICE_X1Y86          LUT6 (Prop_lut6_I4_O)        0.124     1.706 f  CLK5M_to_1k/count[0]_i_8/O
                         net (fo=22, routed)          0.960     2.666    CLK5M_to_1k/count[0]_i_8_n_0
    SLICE_X1Y88          LUT6 (Prop_lut6_I3_O)        0.124     2.790 r  CLK5M_to_1k/count[0]_i_2/O
                         net (fo=1, routed)           0.683     3.474    CLK5M_to_1k/count[0]_i_2_n_0
    SLICE_X0Y84          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     4.000 r  CLK5M_to_1k/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.000    CLK5M_to_1k/count_reg[0]_i_1_n_0
    SLICE_X0Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.114 r  CLK5M_to_1k/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.114    CLK5M_to_1k/count_reg[4]_i_1_n_0
    SLICE_X0Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.228 r  CLK5M_to_1k/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.228    CLK5M_to_1k/count_reg[8]_i_1_n_0
    SLICE_X0Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.342 r  CLK5M_to_1k/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.342    CLK5M_to_1k/count_reg[12]_i_1_n_0
    SLICE_X0Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.456 r  CLK5M_to_1k/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.456    CLK5M_to_1k/count_reg[16]_i_1_n_0
    SLICE_X0Y89          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.769 r  CLK5M_to_1k/count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.769    CLK5M_to_1k/count_reg[20]_i_1_n_4
    SLICE_X0Y89          FDRE                                         r  CLK5M_to_1k/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    CLK100M_to_5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLK100M_to_5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLK100M_to_5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLK100M_to_5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLK100M_to_5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLK100M_to_5M/inst/clkout1_buf/O
                         net (fo=24, routed)          1.603   198.583    CLK5M_to_1k/clk_out1
    SLICE_X0Y89          FDRE                                         r  CLK5M_to_1k/count_reg[23]/C
                         clock pessimism              0.575   199.158    
                         clock uncertainty           -0.318   198.841    
    SLICE_X0Y89          FDRE (Setup_fdre_C_D)        0.062   198.903    CLK5M_to_1k/count_reg[23]
  -------------------------------------------------------------------
                         required time                        198.903    
                         arrival time                          -4.769    
  -------------------------------------------------------------------
                         slack                                194.134    

Slack (MET) :             194.208ns  (required time - arrival time)
  Source:                 CLK5M_to_1k/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLK5M_to_1k/count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.514ns  (logic 2.049ns (37.158%)  route 3.465ns (62.842%))
  Logic Levels:           9  (CARRY4=6 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 198.583 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.820ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100M_to_5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100M_to_5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK100M_to_5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK100M_to_5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK100M_to_5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK100M_to_5M/inst/clkout1_buf/O
                         net (fo=24, routed)          1.720    -0.820    CLK5M_to_1k/clk_out1
    SLICE_X0Y85          FDRE                                         r  CLK5M_to_1k/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.456    -0.364 f  CLK5M_to_1k/count_reg[4]/Q
                         net (fo=2, routed)           1.408     1.044    CLK5M_to_1k/count_reg[4]
    SLICE_X1Y84          LUT6 (Prop_lut6_I5_O)        0.124     1.168 r  CLK5M_to_1k/Count[3]_i_7/O
                         net (fo=2, routed)           0.414     1.582    CLK5M_to_1k/Count[3]_i_7_n_0
    SLICE_X1Y86          LUT6 (Prop_lut6_I4_O)        0.124     1.706 f  CLK5M_to_1k/count[0]_i_8/O
                         net (fo=22, routed)          0.960     2.666    CLK5M_to_1k/count[0]_i_8_n_0
    SLICE_X1Y88          LUT6 (Prop_lut6_I3_O)        0.124     2.790 r  CLK5M_to_1k/count[0]_i_2/O
                         net (fo=1, routed)           0.683     3.474    CLK5M_to_1k/count[0]_i_2_n_0
    SLICE_X0Y84          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     4.000 r  CLK5M_to_1k/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.000    CLK5M_to_1k/count_reg[0]_i_1_n_0
    SLICE_X0Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.114 r  CLK5M_to_1k/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.114    CLK5M_to_1k/count_reg[4]_i_1_n_0
    SLICE_X0Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.228 r  CLK5M_to_1k/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.228    CLK5M_to_1k/count_reg[8]_i_1_n_0
    SLICE_X0Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.342 r  CLK5M_to_1k/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.342    CLK5M_to_1k/count_reg[12]_i_1_n_0
    SLICE_X0Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.456 r  CLK5M_to_1k/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.456    CLK5M_to_1k/count_reg[16]_i_1_n_0
    SLICE_X0Y89          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.695 r  CLK5M_to_1k/count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     4.695    CLK5M_to_1k/count_reg[20]_i_1_n_5
    SLICE_X0Y89          FDRE                                         r  CLK5M_to_1k/count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    CLK100M_to_5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLK100M_to_5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLK100M_to_5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLK100M_to_5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLK100M_to_5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLK100M_to_5M/inst/clkout1_buf/O
                         net (fo=24, routed)          1.603   198.583    CLK5M_to_1k/clk_out1
    SLICE_X0Y89          FDRE                                         r  CLK5M_to_1k/count_reg[22]/C
                         clock pessimism              0.575   199.158    
                         clock uncertainty           -0.318   198.841    
    SLICE_X0Y89          FDRE (Setup_fdre_C_D)        0.062   198.903    CLK5M_to_1k/count_reg[22]
  -------------------------------------------------------------------
                         required time                        198.903    
                         arrival time                          -4.695    
  -------------------------------------------------------------------
                         slack                                194.208    

Slack (MET) :             194.224ns  (required time - arrival time)
  Source:                 CLK5M_to_1k/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLK5M_to_1k/count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.498ns  (logic 2.033ns (36.975%)  route 3.465ns (63.025%))
  Logic Levels:           9  (CARRY4=6 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 198.583 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.820ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100M_to_5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100M_to_5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK100M_to_5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK100M_to_5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK100M_to_5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK100M_to_5M/inst/clkout1_buf/O
                         net (fo=24, routed)          1.720    -0.820    CLK5M_to_1k/clk_out1
    SLICE_X0Y85          FDRE                                         r  CLK5M_to_1k/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.456    -0.364 f  CLK5M_to_1k/count_reg[4]/Q
                         net (fo=2, routed)           1.408     1.044    CLK5M_to_1k/count_reg[4]
    SLICE_X1Y84          LUT6 (Prop_lut6_I5_O)        0.124     1.168 r  CLK5M_to_1k/Count[3]_i_7/O
                         net (fo=2, routed)           0.414     1.582    CLK5M_to_1k/Count[3]_i_7_n_0
    SLICE_X1Y86          LUT6 (Prop_lut6_I4_O)        0.124     1.706 f  CLK5M_to_1k/count[0]_i_8/O
                         net (fo=22, routed)          0.960     2.666    CLK5M_to_1k/count[0]_i_8_n_0
    SLICE_X1Y88          LUT6 (Prop_lut6_I3_O)        0.124     2.790 r  CLK5M_to_1k/count[0]_i_2/O
                         net (fo=1, routed)           0.683     3.474    CLK5M_to_1k/count[0]_i_2_n_0
    SLICE_X0Y84          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     4.000 r  CLK5M_to_1k/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.000    CLK5M_to_1k/count_reg[0]_i_1_n_0
    SLICE_X0Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.114 r  CLK5M_to_1k/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.114    CLK5M_to_1k/count_reg[4]_i_1_n_0
    SLICE_X0Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.228 r  CLK5M_to_1k/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.228    CLK5M_to_1k/count_reg[8]_i_1_n_0
    SLICE_X0Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.342 r  CLK5M_to_1k/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.342    CLK5M_to_1k/count_reg[12]_i_1_n_0
    SLICE_X0Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.456 r  CLK5M_to_1k/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.456    CLK5M_to_1k/count_reg[16]_i_1_n_0
    SLICE_X0Y89          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     4.679 r  CLK5M_to_1k/count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.679    CLK5M_to_1k/count_reg[20]_i_1_n_7
    SLICE_X0Y89          FDRE                                         r  CLK5M_to_1k/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    CLK100M_to_5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLK100M_to_5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLK100M_to_5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLK100M_to_5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLK100M_to_5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLK100M_to_5M/inst/clkout1_buf/O
                         net (fo=24, routed)          1.603   198.583    CLK5M_to_1k/clk_out1
    SLICE_X0Y89          FDRE                                         r  CLK5M_to_1k/count_reg[20]/C
                         clock pessimism              0.575   199.158    
                         clock uncertainty           -0.318   198.841    
    SLICE_X0Y89          FDRE (Setup_fdre_C_D)        0.062   198.903    CLK5M_to_1k/count_reg[20]
  -------------------------------------------------------------------
                         required time                        198.903    
                         arrival time                          -4.679    
  -------------------------------------------------------------------
                         slack                                194.224    

Slack (MET) :             194.226ns  (required time - arrival time)
  Source:                 CLK5M_to_1k/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLK5M_to_1k/count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.495ns  (logic 2.030ns (36.940%)  route 3.465ns (63.060%))
  Logic Levels:           8  (CARRY4=5 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 198.582 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.820ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100M_to_5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100M_to_5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK100M_to_5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK100M_to_5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK100M_to_5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK100M_to_5M/inst/clkout1_buf/O
                         net (fo=24, routed)          1.720    -0.820    CLK5M_to_1k/clk_out1
    SLICE_X0Y85          FDRE                                         r  CLK5M_to_1k/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.456    -0.364 f  CLK5M_to_1k/count_reg[4]/Q
                         net (fo=2, routed)           1.408     1.044    CLK5M_to_1k/count_reg[4]
    SLICE_X1Y84          LUT6 (Prop_lut6_I5_O)        0.124     1.168 r  CLK5M_to_1k/Count[3]_i_7/O
                         net (fo=2, routed)           0.414     1.582    CLK5M_to_1k/Count[3]_i_7_n_0
    SLICE_X1Y86          LUT6 (Prop_lut6_I4_O)        0.124     1.706 f  CLK5M_to_1k/count[0]_i_8/O
                         net (fo=22, routed)          0.960     2.666    CLK5M_to_1k/count[0]_i_8_n_0
    SLICE_X1Y88          LUT6 (Prop_lut6_I3_O)        0.124     2.790 r  CLK5M_to_1k/count[0]_i_2/O
                         net (fo=1, routed)           0.683     3.474    CLK5M_to_1k/count[0]_i_2_n_0
    SLICE_X0Y84          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     4.000 r  CLK5M_to_1k/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.000    CLK5M_to_1k/count_reg[0]_i_1_n_0
    SLICE_X0Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.114 r  CLK5M_to_1k/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.114    CLK5M_to_1k/count_reg[4]_i_1_n_0
    SLICE_X0Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.228 r  CLK5M_to_1k/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.228    CLK5M_to_1k/count_reg[8]_i_1_n_0
    SLICE_X0Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.342 r  CLK5M_to_1k/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.342    CLK5M_to_1k/count_reg[12]_i_1_n_0
    SLICE_X0Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.676 r  CLK5M_to_1k/count_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.676    CLK5M_to_1k/count_reg[16]_i_1_n_6
    SLICE_X0Y88          FDRE                                         r  CLK5M_to_1k/count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    CLK100M_to_5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLK100M_to_5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLK100M_to_5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLK100M_to_5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLK100M_to_5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLK100M_to_5M/inst/clkout1_buf/O
                         net (fo=24, routed)          1.602   198.582    CLK5M_to_1k/clk_out1
    SLICE_X0Y88          FDRE                                         r  CLK5M_to_1k/count_reg[17]/C
                         clock pessimism              0.575   199.157    
                         clock uncertainty           -0.318   198.840    
    SLICE_X0Y88          FDRE (Setup_fdre_C_D)        0.062   198.902    CLK5M_to_1k/count_reg[17]
  -------------------------------------------------------------------
                         required time                        198.902    
                         arrival time                          -4.676    
  -------------------------------------------------------------------
                         slack                                194.226    

Slack (MET) :             194.247ns  (required time - arrival time)
  Source:                 CLK5M_to_1k/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLK5M_to_1k/count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.474ns  (logic 2.009ns (36.698%)  route 3.465ns (63.302%))
  Logic Levels:           8  (CARRY4=5 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 198.582 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.820ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100M_to_5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100M_to_5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK100M_to_5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK100M_to_5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK100M_to_5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK100M_to_5M/inst/clkout1_buf/O
                         net (fo=24, routed)          1.720    -0.820    CLK5M_to_1k/clk_out1
    SLICE_X0Y85          FDRE                                         r  CLK5M_to_1k/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.456    -0.364 f  CLK5M_to_1k/count_reg[4]/Q
                         net (fo=2, routed)           1.408     1.044    CLK5M_to_1k/count_reg[4]
    SLICE_X1Y84          LUT6 (Prop_lut6_I5_O)        0.124     1.168 r  CLK5M_to_1k/Count[3]_i_7/O
                         net (fo=2, routed)           0.414     1.582    CLK5M_to_1k/Count[3]_i_7_n_0
    SLICE_X1Y86          LUT6 (Prop_lut6_I4_O)        0.124     1.706 f  CLK5M_to_1k/count[0]_i_8/O
                         net (fo=22, routed)          0.960     2.666    CLK5M_to_1k/count[0]_i_8_n_0
    SLICE_X1Y88          LUT6 (Prop_lut6_I3_O)        0.124     2.790 r  CLK5M_to_1k/count[0]_i_2/O
                         net (fo=1, routed)           0.683     3.474    CLK5M_to_1k/count[0]_i_2_n_0
    SLICE_X0Y84          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     4.000 r  CLK5M_to_1k/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.000    CLK5M_to_1k/count_reg[0]_i_1_n_0
    SLICE_X0Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.114 r  CLK5M_to_1k/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.114    CLK5M_to_1k/count_reg[4]_i_1_n_0
    SLICE_X0Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.228 r  CLK5M_to_1k/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.228    CLK5M_to_1k/count_reg[8]_i_1_n_0
    SLICE_X0Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.342 r  CLK5M_to_1k/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.342    CLK5M_to_1k/count_reg[12]_i_1_n_0
    SLICE_X0Y88          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.655 r  CLK5M_to_1k/count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.655    CLK5M_to_1k/count_reg[16]_i_1_n_4
    SLICE_X0Y88          FDRE                                         r  CLK5M_to_1k/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    CLK100M_to_5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLK100M_to_5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLK100M_to_5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLK100M_to_5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLK100M_to_5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLK100M_to_5M/inst/clkout1_buf/O
                         net (fo=24, routed)          1.602   198.582    CLK5M_to_1k/clk_out1
    SLICE_X0Y88          FDRE                                         r  CLK5M_to_1k/count_reg[19]/C
                         clock pessimism              0.575   199.157    
                         clock uncertainty           -0.318   198.840    
    SLICE_X0Y88          FDRE (Setup_fdre_C_D)        0.062   198.902    CLK5M_to_1k/count_reg[19]
  -------------------------------------------------------------------
                         required time                        198.902    
                         arrival time                          -4.655    
  -------------------------------------------------------------------
                         slack                                194.247    

Slack (MET) :             194.321ns  (required time - arrival time)
  Source:                 CLK5M_to_1k/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLK5M_to_1k/count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.400ns  (logic 1.935ns (35.831%)  route 3.465ns (64.169%))
  Logic Levels:           8  (CARRY4=5 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 198.582 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.820ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100M_to_5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100M_to_5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK100M_to_5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK100M_to_5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK100M_to_5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK100M_to_5M/inst/clkout1_buf/O
                         net (fo=24, routed)          1.720    -0.820    CLK5M_to_1k/clk_out1
    SLICE_X0Y85          FDRE                                         r  CLK5M_to_1k/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.456    -0.364 f  CLK5M_to_1k/count_reg[4]/Q
                         net (fo=2, routed)           1.408     1.044    CLK5M_to_1k/count_reg[4]
    SLICE_X1Y84          LUT6 (Prop_lut6_I5_O)        0.124     1.168 r  CLK5M_to_1k/Count[3]_i_7/O
                         net (fo=2, routed)           0.414     1.582    CLK5M_to_1k/Count[3]_i_7_n_0
    SLICE_X1Y86          LUT6 (Prop_lut6_I4_O)        0.124     1.706 f  CLK5M_to_1k/count[0]_i_8/O
                         net (fo=22, routed)          0.960     2.666    CLK5M_to_1k/count[0]_i_8_n_0
    SLICE_X1Y88          LUT6 (Prop_lut6_I3_O)        0.124     2.790 r  CLK5M_to_1k/count[0]_i_2/O
                         net (fo=1, routed)           0.683     3.474    CLK5M_to_1k/count[0]_i_2_n_0
    SLICE_X0Y84          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     4.000 r  CLK5M_to_1k/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.000    CLK5M_to_1k/count_reg[0]_i_1_n_0
    SLICE_X0Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.114 r  CLK5M_to_1k/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.114    CLK5M_to_1k/count_reg[4]_i_1_n_0
    SLICE_X0Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.228 r  CLK5M_to_1k/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.228    CLK5M_to_1k/count_reg[8]_i_1_n_0
    SLICE_X0Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.342 r  CLK5M_to_1k/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.342    CLK5M_to_1k/count_reg[12]_i_1_n_0
    SLICE_X0Y88          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.581 r  CLK5M_to_1k/count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     4.581    CLK5M_to_1k/count_reg[16]_i_1_n_5
    SLICE_X0Y88          FDRE                                         r  CLK5M_to_1k/count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    CLK100M_to_5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLK100M_to_5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLK100M_to_5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLK100M_to_5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLK100M_to_5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLK100M_to_5M/inst/clkout1_buf/O
                         net (fo=24, routed)          1.602   198.582    CLK5M_to_1k/clk_out1
    SLICE_X0Y88          FDRE                                         r  CLK5M_to_1k/count_reg[18]/C
                         clock pessimism              0.575   199.157    
                         clock uncertainty           -0.318   198.840    
    SLICE_X0Y88          FDRE (Setup_fdre_C_D)        0.062   198.902    CLK5M_to_1k/count_reg[18]
  -------------------------------------------------------------------
                         required time                        198.902    
                         arrival time                          -4.581    
  -------------------------------------------------------------------
                         slack                                194.321    

Slack (MET) :             194.337ns  (required time - arrival time)
  Source:                 CLK5M_to_1k/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLK5M_to_1k/count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.384ns  (logic 1.919ns (35.640%)  route 3.465ns (64.360%))
  Logic Levels:           8  (CARRY4=5 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 198.582 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.820ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100M_to_5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100M_to_5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK100M_to_5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK100M_to_5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK100M_to_5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK100M_to_5M/inst/clkout1_buf/O
                         net (fo=24, routed)          1.720    -0.820    CLK5M_to_1k/clk_out1
    SLICE_X0Y85          FDRE                                         r  CLK5M_to_1k/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.456    -0.364 f  CLK5M_to_1k/count_reg[4]/Q
                         net (fo=2, routed)           1.408     1.044    CLK5M_to_1k/count_reg[4]
    SLICE_X1Y84          LUT6 (Prop_lut6_I5_O)        0.124     1.168 r  CLK5M_to_1k/Count[3]_i_7/O
                         net (fo=2, routed)           0.414     1.582    CLK5M_to_1k/Count[3]_i_7_n_0
    SLICE_X1Y86          LUT6 (Prop_lut6_I4_O)        0.124     1.706 f  CLK5M_to_1k/count[0]_i_8/O
                         net (fo=22, routed)          0.960     2.666    CLK5M_to_1k/count[0]_i_8_n_0
    SLICE_X1Y88          LUT6 (Prop_lut6_I3_O)        0.124     2.790 r  CLK5M_to_1k/count[0]_i_2/O
                         net (fo=1, routed)           0.683     3.474    CLK5M_to_1k/count[0]_i_2_n_0
    SLICE_X0Y84          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     4.000 r  CLK5M_to_1k/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.000    CLK5M_to_1k/count_reg[0]_i_1_n_0
    SLICE_X0Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.114 r  CLK5M_to_1k/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.114    CLK5M_to_1k/count_reg[4]_i_1_n_0
    SLICE_X0Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.228 r  CLK5M_to_1k/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.228    CLK5M_to_1k/count_reg[8]_i_1_n_0
    SLICE_X0Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.342 r  CLK5M_to_1k/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.342    CLK5M_to_1k/count_reg[12]_i_1_n_0
    SLICE_X0Y88          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     4.565 r  CLK5M_to_1k/count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.565    CLK5M_to_1k/count_reg[16]_i_1_n_7
    SLICE_X0Y88          FDRE                                         r  CLK5M_to_1k/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    CLK100M_to_5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLK100M_to_5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLK100M_to_5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLK100M_to_5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLK100M_to_5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLK100M_to_5M/inst/clkout1_buf/O
                         net (fo=24, routed)          1.602   198.582    CLK5M_to_1k/clk_out1
    SLICE_X0Y88          FDRE                                         r  CLK5M_to_1k/count_reg[16]/C
                         clock pessimism              0.575   199.157    
                         clock uncertainty           -0.318   198.840    
    SLICE_X0Y88          FDRE (Setup_fdre_C_D)        0.062   198.902    CLK5M_to_1k/count_reg[16]
  -------------------------------------------------------------------
                         required time                        198.902    
                         arrival time                          -4.565    
  -------------------------------------------------------------------
                         slack                                194.337    

Slack (MET) :             194.339ns  (required time - arrival time)
  Source:                 CLK5M_to_1k/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLK5M_to_1k/count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.381ns  (logic 1.916ns (35.604%)  route 3.465ns (64.396%))
  Logic Levels:           7  (CARRY4=4 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 198.581 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.820ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100M_to_5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100M_to_5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK100M_to_5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK100M_to_5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK100M_to_5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK100M_to_5M/inst/clkout1_buf/O
                         net (fo=24, routed)          1.720    -0.820    CLK5M_to_1k/clk_out1
    SLICE_X0Y85          FDRE                                         r  CLK5M_to_1k/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.456    -0.364 f  CLK5M_to_1k/count_reg[4]/Q
                         net (fo=2, routed)           1.408     1.044    CLK5M_to_1k/count_reg[4]
    SLICE_X1Y84          LUT6 (Prop_lut6_I5_O)        0.124     1.168 r  CLK5M_to_1k/Count[3]_i_7/O
                         net (fo=2, routed)           0.414     1.582    CLK5M_to_1k/Count[3]_i_7_n_0
    SLICE_X1Y86          LUT6 (Prop_lut6_I4_O)        0.124     1.706 f  CLK5M_to_1k/count[0]_i_8/O
                         net (fo=22, routed)          0.960     2.666    CLK5M_to_1k/count[0]_i_8_n_0
    SLICE_X1Y88          LUT6 (Prop_lut6_I3_O)        0.124     2.790 r  CLK5M_to_1k/count[0]_i_2/O
                         net (fo=1, routed)           0.683     3.474    CLK5M_to_1k/count[0]_i_2_n_0
    SLICE_X0Y84          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     4.000 r  CLK5M_to_1k/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.000    CLK5M_to_1k/count_reg[0]_i_1_n_0
    SLICE_X0Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.114 r  CLK5M_to_1k/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.114    CLK5M_to_1k/count_reg[4]_i_1_n_0
    SLICE_X0Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.228 r  CLK5M_to_1k/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.228    CLK5M_to_1k/count_reg[8]_i_1_n_0
    SLICE_X0Y87          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.562 r  CLK5M_to_1k/count_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.562    CLK5M_to_1k/count_reg[12]_i_1_n_6
    SLICE_X0Y87          FDRE                                         r  CLK5M_to_1k/count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    CLK100M_to_5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLK100M_to_5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLK100M_to_5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLK100M_to_5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLK100M_to_5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLK100M_to_5M/inst/clkout1_buf/O
                         net (fo=24, routed)          1.601   198.581    CLK5M_to_1k/clk_out1
    SLICE_X0Y87          FDRE                                         r  CLK5M_to_1k/count_reg[13]/C
                         clock pessimism              0.575   199.156    
                         clock uncertainty           -0.318   198.839    
    SLICE_X0Y87          FDRE (Setup_fdre_C_D)        0.062   198.901    CLK5M_to_1k/count_reg[13]
  -------------------------------------------------------------------
                         required time                        198.901    
                         arrival time                          -4.562    
  -------------------------------------------------------------------
                         slack                                194.339    

Slack (MET) :             194.360ns  (required time - arrival time)
  Source:                 CLK5M_to_1k/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLK5M_to_1k/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.360ns  (logic 1.895ns (35.352%)  route 3.465ns (64.648%))
  Logic Levels:           7  (CARRY4=4 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 198.581 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.820ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100M_to_5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100M_to_5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK100M_to_5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK100M_to_5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK100M_to_5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK100M_to_5M/inst/clkout1_buf/O
                         net (fo=24, routed)          1.720    -0.820    CLK5M_to_1k/clk_out1
    SLICE_X0Y85          FDRE                                         r  CLK5M_to_1k/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.456    -0.364 f  CLK5M_to_1k/count_reg[4]/Q
                         net (fo=2, routed)           1.408     1.044    CLK5M_to_1k/count_reg[4]
    SLICE_X1Y84          LUT6 (Prop_lut6_I5_O)        0.124     1.168 r  CLK5M_to_1k/Count[3]_i_7/O
                         net (fo=2, routed)           0.414     1.582    CLK5M_to_1k/Count[3]_i_7_n_0
    SLICE_X1Y86          LUT6 (Prop_lut6_I4_O)        0.124     1.706 f  CLK5M_to_1k/count[0]_i_8/O
                         net (fo=22, routed)          0.960     2.666    CLK5M_to_1k/count[0]_i_8_n_0
    SLICE_X1Y88          LUT6 (Prop_lut6_I3_O)        0.124     2.790 r  CLK5M_to_1k/count[0]_i_2/O
                         net (fo=1, routed)           0.683     3.474    CLK5M_to_1k/count[0]_i_2_n_0
    SLICE_X0Y84          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     4.000 r  CLK5M_to_1k/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.000    CLK5M_to_1k/count_reg[0]_i_1_n_0
    SLICE_X0Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.114 r  CLK5M_to_1k/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.114    CLK5M_to_1k/count_reg[4]_i_1_n_0
    SLICE_X0Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.228 r  CLK5M_to_1k/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.228    CLK5M_to_1k/count_reg[8]_i_1_n_0
    SLICE_X0Y87          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.541 r  CLK5M_to_1k/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.541    CLK5M_to_1k/count_reg[12]_i_1_n_4
    SLICE_X0Y87          FDRE                                         r  CLK5M_to_1k/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    CLK100M_to_5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLK100M_to_5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLK100M_to_5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLK100M_to_5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLK100M_to_5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLK100M_to_5M/inst/clkout1_buf/O
                         net (fo=24, routed)          1.601   198.581    CLK5M_to_1k/clk_out1
    SLICE_X0Y87          FDRE                                         r  CLK5M_to_1k/count_reg[15]/C
                         clock pessimism              0.575   199.156    
                         clock uncertainty           -0.318   198.839    
    SLICE_X0Y87          FDRE (Setup_fdre_C_D)        0.062   198.901    CLK5M_to_1k/count_reg[15]
  -------------------------------------------------------------------
                         required time                        198.901    
                         arrival time                          -4.541    
  -------------------------------------------------------------------
                         slack                                194.360    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.484ns  (arrival time - required time)
  Source:                 CLK5M_to_1k/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLK5M_to_1k/count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.605ns  (logic 0.252ns (41.625%)  route 0.353ns (58.375%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100M_to_5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100M_to_5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK100M_to_5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK100M_to_5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK100M_to_5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK100M_to_5M/inst/clkout1_buf/O
                         net (fo=24, routed)          0.602    -0.562    CLK5M_to_1k/clk_out1
    SLICE_X0Y88          FDRE                                         r  CLK5M_to_1k/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.141    -0.421 f  CLK5M_to_1k/count_reg[19]/Q
                         net (fo=6, routed)           0.353    -0.068    CLK5M_to_1k/count_reg[19]
    SLICE_X0Y89          LUT6 (Prop_lut6_I5_O)        0.045    -0.023 r  CLK5M_to_1k/count[20]_i_2/O
                         net (fo=1, routed)           0.000    -0.023    CLK5M_to_1k/count[20]_i_2_n_0
    SLICE_X0Y89          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.043 r  CLK5M_to_1k/count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.043    CLK5M_to_1k/count_reg[20]_i_1_n_5
    SLICE_X0Y89          FDRE                                         r  CLK5M_to_1k/count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100M_to_5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100M_to_5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK100M_to_5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK100M_to_5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK100M_to_5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK100M_to_5M/inst/clkout1_buf/O
                         net (fo=24, routed)          0.875    -0.798    CLK5M_to_1k/clk_out1
    SLICE_X0Y89          FDRE                                         r  CLK5M_to_1k/count_reg[22]/C
                         clock pessimism              0.252    -0.546    
    SLICE_X0Y89          FDRE (Hold_fdre_C_D)         0.105    -0.441    CLK5M_to_1k/count_reg[22]
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                           0.043    
  -------------------------------------------------------------------
                         slack                                  0.484    

Slack (MET) :             0.503ns  (arrival time - required time)
  Source:                 CLK5M_to_1k/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLK5M_to_1k/count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.608ns  (logic 0.252ns (41.442%)  route 0.356ns (58.558%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100M_to_5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100M_to_5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK100M_to_5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK100M_to_5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK100M_to_5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK100M_to_5M/inst/clkout1_buf/O
                         net (fo=24, routed)          0.602    -0.562    CLK5M_to_1k/clk_out1
    SLICE_X0Y88          FDRE                                         r  CLK5M_to_1k/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.141    -0.421 f  CLK5M_to_1k/count_reg[19]/Q
                         net (fo=6, routed)           0.356    -0.065    CLK5M_to_1k/count_reg[19]
    SLICE_X0Y88          LUT6 (Prop_lut6_I1_O)        0.045    -0.020 r  CLK5M_to_1k/count[16]_i_3/O
                         net (fo=1, routed)           0.000    -0.020    CLK5M_to_1k/count[16]_i_3_n_0
    SLICE_X0Y88          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.046 r  CLK5M_to_1k/count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.046    CLK5M_to_1k/count_reg[16]_i_1_n_5
    SLICE_X0Y88          FDRE                                         r  CLK5M_to_1k/count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100M_to_5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100M_to_5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK100M_to_5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK100M_to_5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK100M_to_5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK100M_to_5M/inst/clkout1_buf/O
                         net (fo=24, routed)          0.875    -0.798    CLK5M_to_1k/clk_out1
    SLICE_X0Y88          FDRE                                         r  CLK5M_to_1k/count_reg[18]/C
                         clock pessimism              0.236    -0.562    
    SLICE_X0Y88          FDRE (Hold_fdre_C_D)         0.105    -0.457    CLK5M_to_1k/count_reg[18]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                           0.046    
  -------------------------------------------------------------------
                         slack                                  0.503    

Slack (MET) :             0.517ns  (arrival time - required time)
  Source:                 CLK5M_to_1k/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLK5M_to_1k/count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.638ns  (logic 0.285ns (44.643%)  route 0.353ns (55.357%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100M_to_5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100M_to_5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK100M_to_5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK100M_to_5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK100M_to_5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK100M_to_5M/inst/clkout1_buf/O
                         net (fo=24, routed)          0.602    -0.562    CLK5M_to_1k/clk_out1
    SLICE_X0Y88          FDRE                                         r  CLK5M_to_1k/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.141    -0.421 f  CLK5M_to_1k/count_reg[19]/Q
                         net (fo=6, routed)           0.353    -0.068    CLK5M_to_1k/count_reg[19]
    SLICE_X0Y89          LUT6 (Prop_lut6_I5_O)        0.045    -0.023 r  CLK5M_to_1k/count[20]_i_2/O
                         net (fo=1, routed)           0.000    -0.023    CLK5M_to_1k/count[20]_i_2_n_0
    SLICE_X0Y89          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.099     0.076 r  CLK5M_to_1k/count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.076    CLK5M_to_1k/count_reg[20]_i_1_n_4
    SLICE_X0Y89          FDRE                                         r  CLK5M_to_1k/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100M_to_5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100M_to_5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK100M_to_5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK100M_to_5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK100M_to_5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK100M_to_5M/inst/clkout1_buf/O
                         net (fo=24, routed)          0.875    -0.798    CLK5M_to_1k/clk_out1
    SLICE_X0Y89          FDRE                                         r  CLK5M_to_1k/count_reg[23]/C
                         clock pessimism              0.252    -0.546    
    SLICE_X0Y89          FDRE (Hold_fdre_C_D)         0.105    -0.441    CLK5M_to_1k/count_reg[23]
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                           0.076    
  -------------------------------------------------------------------
                         slack                                  0.517    

Slack (MET) :             0.521ns  (arrival time - required time)
  Source:                 CLK5M_to_1k/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLK5M_to_1k/count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.249ns (39.756%)  route 0.377ns (60.244%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100M_to_5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100M_to_5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK100M_to_5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK100M_to_5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK100M_to_5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK100M_to_5M/inst/clkout1_buf/O
                         net (fo=24, routed)          0.602    -0.562    CLK5M_to_1k/clk_out1
    SLICE_X0Y88          FDRE                                         r  CLK5M_to_1k/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  CLK5M_to_1k/count_reg[19]/Q
                         net (fo=6, routed)           0.377    -0.044    CLK5M_to_1k/count_reg[19]
    SLICE_X0Y88          LUT6 (Prop_lut6_I1_O)        0.045     0.001 r  CLK5M_to_1k/count[16]_i_2/O
                         net (fo=1, routed)           0.000     0.001    CLK5M_to_1k/count[16]_i_2_n_0
    SLICE_X0Y88          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.064 r  CLK5M_to_1k/count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.064    CLK5M_to_1k/count_reg[16]_i_1_n_4
    SLICE_X0Y88          FDRE                                         r  CLK5M_to_1k/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100M_to_5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100M_to_5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK100M_to_5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK100M_to_5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK100M_to_5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK100M_to_5M/inst/clkout1_buf/O
                         net (fo=24, routed)          0.875    -0.798    CLK5M_to_1k/clk_out1
    SLICE_X0Y88          FDRE                                         r  CLK5M_to_1k/count_reg[19]/C
                         clock pessimism              0.236    -0.562    
    SLICE_X0Y88          FDRE (Hold_fdre_C_D)         0.105    -0.457    CLK5M_to_1k/count_reg[19]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                           0.064    
  -------------------------------------------------------------------
                         slack                                  0.521    

Slack (MET) :             0.522ns  (arrival time - required time)
  Source:                 CLK5M_to_1k/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLK5M_to_1k/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.627ns  (logic 0.256ns (40.842%)  route 0.371ns (59.158%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100M_to_5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100M_to_5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK100M_to_5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK100M_to_5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK100M_to_5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK100M_to_5M/inst/clkout1_buf/O
                         net (fo=24, routed)          0.600    -0.564    CLK5M_to_1k/clk_out1
    SLICE_X0Y86          FDRE                                         r  CLK5M_to_1k/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  CLK5M_to_1k/count_reg[8]/Q
                         net (fo=3, routed)           0.371    -0.052    CLK5M_to_1k/count_reg[8]
    SLICE_X0Y86          LUT6 (Prop_lut6_I0_O)        0.045    -0.007 r  CLK5M_to_1k/count[8]_i_5/O
                         net (fo=1, routed)           0.000    -0.007    CLK5M_to_1k/count[8]_i_5_n_0
    SLICE_X0Y86          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.063 r  CLK5M_to_1k/count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.063    CLK5M_to_1k/count_reg[8]_i_1_n_7
    SLICE_X0Y86          FDRE                                         r  CLK5M_to_1k/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100M_to_5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100M_to_5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK100M_to_5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK100M_to_5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK100M_to_5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK100M_to_5M/inst/clkout1_buf/O
                         net (fo=24, routed)          0.872    -0.801    CLK5M_to_1k/clk_out1
    SLICE_X0Y86          FDRE                                         r  CLK5M_to_1k/count_reg[8]/C
                         clock pessimism              0.237    -0.564    
    SLICE_X0Y86          FDRE (Hold_fdre_C_D)         0.105    -0.459    CLK5M_to_1k/count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                           0.063    
  -------------------------------------------------------------------
                         slack                                  0.522    

Slack (MET) :             0.532ns  (arrival time - required time)
  Source:                 CLK5M_to_1k/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLK5M_to_1k/count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.637ns  (logic 0.252ns (39.530%)  route 0.385ns (60.470%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100M_to_5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100M_to_5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK100M_to_5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK100M_to_5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK100M_to_5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK100M_to_5M/inst/clkout1_buf/O
                         net (fo=24, routed)          0.601    -0.563    CLK5M_to_1k/clk_out1
    SLICE_X0Y87          FDRE                                         r  CLK5M_to_1k/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  CLK5M_to_1k/count_reg[14]/Q
                         net (fo=3, routed)           0.385    -0.037    CLK5M_to_1k/count_reg[14]
    SLICE_X0Y87          LUT6 (Prop_lut6_I0_O)        0.045     0.008 r  CLK5M_to_1k/count[12]_i_3/O
                         net (fo=1, routed)           0.000     0.008    CLK5M_to_1k/count[12]_i_3_n_0
    SLICE_X0Y87          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.074 r  CLK5M_to_1k/count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.074    CLK5M_to_1k/count_reg[12]_i_1_n_5
    SLICE_X0Y87          FDRE                                         r  CLK5M_to_1k/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100M_to_5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100M_to_5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK100M_to_5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK100M_to_5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK100M_to_5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK100M_to_5M/inst/clkout1_buf/O
                         net (fo=24, routed)          0.873    -0.800    CLK5M_to_1k/clk_out1
    SLICE_X0Y87          FDRE                                         r  CLK5M_to_1k/count_reg[14]/C
                         clock pessimism              0.237    -0.563    
    SLICE_X0Y87          FDRE (Hold_fdre_C_D)         0.105    -0.458    CLK5M_to_1k/count_reg[14]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                           0.074    
  -------------------------------------------------------------------
                         slack                                  0.532    

Slack (MET) :             0.536ns  (arrival time - required time)
  Source:                 CLK5M_to_1k/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLK5M_to_1k/count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.641ns  (logic 0.256ns (39.945%)  route 0.385ns (60.055%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100M_to_5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100M_to_5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK100M_to_5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK100M_to_5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK100M_to_5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK100M_to_5M/inst/clkout1_buf/O
                         net (fo=24, routed)          0.602    -0.562    CLK5M_to_1k/clk_out1
    SLICE_X0Y89          FDRE                                         r  CLK5M_to_1k/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDRE (Prop_fdre_C_Q)         0.141    -0.421 f  CLK5M_to_1k/count_reg[22]/Q
                         net (fo=4, routed)           0.385    -0.036    CLK5M_to_1k/count_reg[22]
    SLICE_X0Y89          LUT3 (Prop_lut3_I1_O)        0.045     0.009 r  CLK5M_to_1k/count[20]_i_4/O
                         net (fo=1, routed)           0.000     0.009    CLK5M_to_1k/count[20]_i_4_n_0
    SLICE_X0Y89          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.079 r  CLK5M_to_1k/count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.079    CLK5M_to_1k/count_reg[20]_i_1_n_7
    SLICE_X0Y89          FDRE                                         r  CLK5M_to_1k/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100M_to_5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100M_to_5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK100M_to_5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK100M_to_5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK100M_to_5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK100M_to_5M/inst/clkout1_buf/O
                         net (fo=24, routed)          0.875    -0.798    CLK5M_to_1k/clk_out1
    SLICE_X0Y89          FDRE                                         r  CLK5M_to_1k/count_reg[20]/C
                         clock pessimism              0.236    -0.562    
    SLICE_X0Y89          FDRE (Hold_fdre_C_D)         0.105    -0.457    CLK5M_to_1k/count_reg[20]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                           0.079    
  -------------------------------------------------------------------
                         slack                                  0.536    

Slack (MET) :             0.540ns  (arrival time - required time)
  Source:                 CLK5M_to_1k/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLK5M_to_1k/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.659ns  (logic 0.294ns (44.629%)  route 0.365ns (55.371%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100M_to_5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100M_to_5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK100M_to_5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK100M_to_5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK100M_to_5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK100M_to_5M/inst/clkout1_buf/O
                         net (fo=24, routed)          0.602    -0.562    CLK5M_to_1k/clk_out1
    SLICE_X0Y88          FDRE                                         r  CLK5M_to_1k/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.141    -0.421 f  CLK5M_to_1k/count_reg[17]/Q
                         net (fo=3, routed)           0.160    -0.261    CLK5M_to_1k/count_reg[17]
    SLICE_X1Y87          LUT3 (Prop_lut3_I1_O)        0.045    -0.216 f  CLK5M_to_1k/count[0]_i_9/O
                         net (fo=22, routed)          0.205    -0.012    CLK5M_to_1k/count[0]_i_9_n_0
    SLICE_X0Y87          LUT6 (Prop_lut6_I4_O)        0.045     0.033 r  CLK5M_to_1k/count[12]_i_2/O
                         net (fo=1, routed)           0.000     0.033    CLK5M_to_1k/count[12]_i_2_n_0
    SLICE_X0Y87          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.096 r  CLK5M_to_1k/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.096    CLK5M_to_1k/count_reg[12]_i_1_n_4
    SLICE_X0Y87          FDRE                                         r  CLK5M_to_1k/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100M_to_5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100M_to_5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK100M_to_5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK100M_to_5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK100M_to_5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK100M_to_5M/inst/clkout1_buf/O
                         net (fo=24, routed)          0.873    -0.800    CLK5M_to_1k/clk_out1
    SLICE_X0Y87          FDRE                                         r  CLK5M_to_1k/count_reg[15]/C
                         clock pessimism              0.252    -0.548    
    SLICE_X0Y87          FDRE (Hold_fdre_C_D)         0.105    -0.443    CLK5M_to_1k/count_reg[15]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                           0.096    
  -------------------------------------------------------------------
                         slack                                  0.540    

Slack (MET) :             0.542ns  (arrival time - required time)
  Source:                 CLK5M_to_1k/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLK5M_to_1k/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.647ns  (logic 0.249ns (38.462%)  route 0.398ns (61.538%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100M_to_5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100M_to_5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK100M_to_5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK100M_to_5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK100M_to_5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK100M_to_5M/inst/clkout1_buf/O
                         net (fo=24, routed)          0.600    -0.564    CLK5M_to_1k/clk_out1
    SLICE_X0Y85          FDRE                                         r  CLK5M_to_1k/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  CLK5M_to_1k/count_reg[7]/Q
                         net (fo=3, routed)           0.398    -0.025    CLK5M_to_1k/count_reg[7]
    SLICE_X0Y85          LUT6 (Prop_lut6_I0_O)        0.045     0.020 r  CLK5M_to_1k/count[4]_i_2/O
                         net (fo=1, routed)           0.000     0.020    CLK5M_to_1k/count[4]_i_2_n_0
    SLICE_X0Y85          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.083 r  CLK5M_to_1k/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.083    CLK5M_to_1k/count_reg[4]_i_1_n_4
    SLICE_X0Y85          FDRE                                         r  CLK5M_to_1k/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100M_to_5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100M_to_5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK100M_to_5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK100M_to_5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK100M_to_5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK100M_to_5M/inst/clkout1_buf/O
                         net (fo=24, routed)          0.872    -0.801    CLK5M_to_1k/clk_out1
    SLICE_X0Y85          FDRE                                         r  CLK5M_to_1k/count_reg[7]/C
                         clock pessimism              0.237    -0.564    
    SLICE_X0Y85          FDRE (Hold_fdre_C_D)         0.105    -0.459    CLK5M_to_1k/count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                           0.083    
  -------------------------------------------------------------------
                         slack                                  0.542    

Slack (MET) :             0.557ns  (arrival time - required time)
  Source:                 CLK5M_to_1k/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLK5M_to_1k/count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.662ns  (logic 0.251ns (37.932%)  route 0.411ns (62.068%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100M_to_5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100M_to_5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK100M_to_5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK100M_to_5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK100M_to_5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK100M_to_5M/inst/clkout1_buf/O
                         net (fo=24, routed)          0.600    -0.564    CLK5M_to_1k/clk_out1
    SLICE_X0Y86          FDRE                                         r  CLK5M_to_1k/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  CLK5M_to_1k/count_reg[9]/Q
                         net (fo=3, routed)           0.411    -0.013    CLK5M_to_1k/count_reg[9]
    SLICE_X0Y86          LUT6 (Prop_lut6_I0_O)        0.045     0.032 r  CLK5M_to_1k/count[8]_i_4/O
                         net (fo=1, routed)           0.000     0.032    CLK5M_to_1k/count[8]_i_4_n_0
    SLICE_X0Y86          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.097 r  CLK5M_to_1k/count_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.097    CLK5M_to_1k/count_reg[8]_i_1_n_6
    SLICE_X0Y86          FDRE                                         r  CLK5M_to_1k/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100M_to_5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100M_to_5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK100M_to_5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK100M_to_5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK100M_to_5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK100M_to_5M/inst/clkout1_buf/O
                         net (fo=24, routed)          0.872    -0.801    CLK5M_to_1k/clk_out1
    SLICE_X0Y86          FDRE                                         r  CLK5M_to_1k/count_reg[9]/C
                         clock pessimism              0.237    -0.564    
    SLICE_X0Y86          FDRE (Hold_fdre_C_D)         0.105    -0.459    CLK5M_to_1k/count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                           0.097    
  -------------------------------------------------------------------
                         slack                                  0.557    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { CLK100M_to_5M/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y16   CLK100M_to_5M/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         200.000     198.751    MMCME2_ADV_X1Y2  CLK100M_to_5M/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X0Y84      CLK5M_to_1k/count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X0Y86      CLK5M_to_1k/count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X0Y86      CLK5M_to_1k/count_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X0Y87      CLK5M_to_1k/count_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X0Y87      CLK5M_to_1k/count_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X0Y87      CLK5M_to_1k/count_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X0Y87      CLK5M_to_1k/count_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X0Y88      CLK5M_to_1k/count_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y2  CLK100M_to_5M/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y86      CLK5M_to_1k/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y86      CLK5M_to_1k/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y89      CLK5M_to_1k/count_reg[20]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y89      CLK5M_to_1k/count_reg[21]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y89      CLK5M_to_1k/count_reg[22]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y89      CLK5M_to_1k/count_reg[23]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y85      CLK5M_to_1k/count_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y85      CLK5M_to_1k/count_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y85      CLK5M_to_1k/count_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y85      CLK5M_to_1k/count_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y84      CLK5M_to_1k/count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y84      CLK5M_to_1k/count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y88      CLK5M_to_1k/count_reg[16]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y88      CLK5M_to_1k/count_reg[17]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y88      CLK5M_to_1k/count_reg[18]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y88      CLK5M_to_1k/count_reg[19]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y84      CLK5M_to_1k/count_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y84      CLK5M_to_1k/count_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y89      CLK5M_to_1k/count_reg[20]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y89      CLK5M_to_1k/count_reg[21]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { CLK100M_to_5M/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   CLK100M_to_5M/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  CLK100M_to_5M/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  CLK100M_to_5M/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  CLK100M_to_5M/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  CLK100M_to_5M/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  CLK100M_to_5M/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  CLK100M_to_5M/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLK100M_to_5M/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLK100M_to_5M/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLK100M_to_5M/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLK100M_to_5M/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack      194.141ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.484ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             194.141ns  (required time - arrival time)
  Source:                 CLK5M_to_1k/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLK5M_to_1k/count_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.609ns  (logic 2.144ns (38.222%)  route 3.465ns (61.778%))
  Logic Levels:           9  (CARRY4=6 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 198.583 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.820ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100M_to_5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100M_to_5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK100M_to_5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK100M_to_5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK100M_to_5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK100M_to_5M/inst/clkout1_buf/O
                         net (fo=24, routed)          1.720    -0.820    CLK5M_to_1k/clk_out1
    SLICE_X0Y85          FDRE                                         r  CLK5M_to_1k/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.456    -0.364 f  CLK5M_to_1k/count_reg[4]/Q
                         net (fo=2, routed)           1.408     1.044    CLK5M_to_1k/count_reg[4]
    SLICE_X1Y84          LUT6 (Prop_lut6_I5_O)        0.124     1.168 r  CLK5M_to_1k/Count[3]_i_7/O
                         net (fo=2, routed)           0.414     1.582    CLK5M_to_1k/Count[3]_i_7_n_0
    SLICE_X1Y86          LUT6 (Prop_lut6_I4_O)        0.124     1.706 f  CLK5M_to_1k/count[0]_i_8/O
                         net (fo=22, routed)          0.960     2.666    CLK5M_to_1k/count[0]_i_8_n_0
    SLICE_X1Y88          LUT6 (Prop_lut6_I3_O)        0.124     2.790 r  CLK5M_to_1k/count[0]_i_2/O
                         net (fo=1, routed)           0.683     3.474    CLK5M_to_1k/count[0]_i_2_n_0
    SLICE_X0Y84          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     4.000 r  CLK5M_to_1k/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.000    CLK5M_to_1k/count_reg[0]_i_1_n_0
    SLICE_X0Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.114 r  CLK5M_to_1k/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.114    CLK5M_to_1k/count_reg[4]_i_1_n_0
    SLICE_X0Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.228 r  CLK5M_to_1k/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.228    CLK5M_to_1k/count_reg[8]_i_1_n_0
    SLICE_X0Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.342 r  CLK5M_to_1k/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.342    CLK5M_to_1k/count_reg[12]_i_1_n_0
    SLICE_X0Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.456 r  CLK5M_to_1k/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.456    CLK5M_to_1k/count_reg[16]_i_1_n_0
    SLICE_X0Y89          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.790 r  CLK5M_to_1k/count_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.790    CLK5M_to_1k/count_reg[20]_i_1_n_6
    SLICE_X0Y89          FDRE                                         r  CLK5M_to_1k/count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    CLK100M_to_5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLK100M_to_5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLK100M_to_5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLK100M_to_5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLK100M_to_5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLK100M_to_5M/inst/clkout1_buf/O
                         net (fo=24, routed)          1.603   198.583    CLK5M_to_1k/clk_out1
    SLICE_X0Y89          FDRE                                         r  CLK5M_to_1k/count_reg[21]/C
                         clock pessimism              0.575   199.158    
                         clock uncertainty           -0.289   198.869    
    SLICE_X0Y89          FDRE (Setup_fdre_C_D)        0.062   198.931    CLK5M_to_1k/count_reg[21]
  -------------------------------------------------------------------
                         required time                        198.931    
                         arrival time                          -4.790    
  -------------------------------------------------------------------
                         slack                                194.141    

Slack (MET) :             194.162ns  (required time - arrival time)
  Source:                 CLK5M_to_1k/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLK5M_to_1k/count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.588ns  (logic 2.123ns (37.990%)  route 3.465ns (62.010%))
  Logic Levels:           9  (CARRY4=6 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 198.583 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.820ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100M_to_5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100M_to_5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK100M_to_5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK100M_to_5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK100M_to_5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK100M_to_5M/inst/clkout1_buf/O
                         net (fo=24, routed)          1.720    -0.820    CLK5M_to_1k/clk_out1
    SLICE_X0Y85          FDRE                                         r  CLK5M_to_1k/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.456    -0.364 f  CLK5M_to_1k/count_reg[4]/Q
                         net (fo=2, routed)           1.408     1.044    CLK5M_to_1k/count_reg[4]
    SLICE_X1Y84          LUT6 (Prop_lut6_I5_O)        0.124     1.168 r  CLK5M_to_1k/Count[3]_i_7/O
                         net (fo=2, routed)           0.414     1.582    CLK5M_to_1k/Count[3]_i_7_n_0
    SLICE_X1Y86          LUT6 (Prop_lut6_I4_O)        0.124     1.706 f  CLK5M_to_1k/count[0]_i_8/O
                         net (fo=22, routed)          0.960     2.666    CLK5M_to_1k/count[0]_i_8_n_0
    SLICE_X1Y88          LUT6 (Prop_lut6_I3_O)        0.124     2.790 r  CLK5M_to_1k/count[0]_i_2/O
                         net (fo=1, routed)           0.683     3.474    CLK5M_to_1k/count[0]_i_2_n_0
    SLICE_X0Y84          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     4.000 r  CLK5M_to_1k/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.000    CLK5M_to_1k/count_reg[0]_i_1_n_0
    SLICE_X0Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.114 r  CLK5M_to_1k/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.114    CLK5M_to_1k/count_reg[4]_i_1_n_0
    SLICE_X0Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.228 r  CLK5M_to_1k/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.228    CLK5M_to_1k/count_reg[8]_i_1_n_0
    SLICE_X0Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.342 r  CLK5M_to_1k/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.342    CLK5M_to_1k/count_reg[12]_i_1_n_0
    SLICE_X0Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.456 r  CLK5M_to_1k/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.456    CLK5M_to_1k/count_reg[16]_i_1_n_0
    SLICE_X0Y89          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.769 r  CLK5M_to_1k/count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.769    CLK5M_to_1k/count_reg[20]_i_1_n_4
    SLICE_X0Y89          FDRE                                         r  CLK5M_to_1k/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    CLK100M_to_5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLK100M_to_5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLK100M_to_5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLK100M_to_5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLK100M_to_5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLK100M_to_5M/inst/clkout1_buf/O
                         net (fo=24, routed)          1.603   198.583    CLK5M_to_1k/clk_out1
    SLICE_X0Y89          FDRE                                         r  CLK5M_to_1k/count_reg[23]/C
                         clock pessimism              0.575   199.158    
                         clock uncertainty           -0.289   198.869    
    SLICE_X0Y89          FDRE (Setup_fdre_C_D)        0.062   198.931    CLK5M_to_1k/count_reg[23]
  -------------------------------------------------------------------
                         required time                        198.931    
                         arrival time                          -4.769    
  -------------------------------------------------------------------
                         slack                                194.162    

Slack (MET) :             194.236ns  (required time - arrival time)
  Source:                 CLK5M_to_1k/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLK5M_to_1k/count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.514ns  (logic 2.049ns (37.158%)  route 3.465ns (62.842%))
  Logic Levels:           9  (CARRY4=6 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 198.583 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.820ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100M_to_5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100M_to_5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK100M_to_5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK100M_to_5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK100M_to_5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK100M_to_5M/inst/clkout1_buf/O
                         net (fo=24, routed)          1.720    -0.820    CLK5M_to_1k/clk_out1
    SLICE_X0Y85          FDRE                                         r  CLK5M_to_1k/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.456    -0.364 f  CLK5M_to_1k/count_reg[4]/Q
                         net (fo=2, routed)           1.408     1.044    CLK5M_to_1k/count_reg[4]
    SLICE_X1Y84          LUT6 (Prop_lut6_I5_O)        0.124     1.168 r  CLK5M_to_1k/Count[3]_i_7/O
                         net (fo=2, routed)           0.414     1.582    CLK5M_to_1k/Count[3]_i_7_n_0
    SLICE_X1Y86          LUT6 (Prop_lut6_I4_O)        0.124     1.706 f  CLK5M_to_1k/count[0]_i_8/O
                         net (fo=22, routed)          0.960     2.666    CLK5M_to_1k/count[0]_i_8_n_0
    SLICE_X1Y88          LUT6 (Prop_lut6_I3_O)        0.124     2.790 r  CLK5M_to_1k/count[0]_i_2/O
                         net (fo=1, routed)           0.683     3.474    CLK5M_to_1k/count[0]_i_2_n_0
    SLICE_X0Y84          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     4.000 r  CLK5M_to_1k/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.000    CLK5M_to_1k/count_reg[0]_i_1_n_0
    SLICE_X0Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.114 r  CLK5M_to_1k/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.114    CLK5M_to_1k/count_reg[4]_i_1_n_0
    SLICE_X0Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.228 r  CLK5M_to_1k/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.228    CLK5M_to_1k/count_reg[8]_i_1_n_0
    SLICE_X0Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.342 r  CLK5M_to_1k/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.342    CLK5M_to_1k/count_reg[12]_i_1_n_0
    SLICE_X0Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.456 r  CLK5M_to_1k/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.456    CLK5M_to_1k/count_reg[16]_i_1_n_0
    SLICE_X0Y89          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.695 r  CLK5M_to_1k/count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     4.695    CLK5M_to_1k/count_reg[20]_i_1_n_5
    SLICE_X0Y89          FDRE                                         r  CLK5M_to_1k/count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    CLK100M_to_5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLK100M_to_5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLK100M_to_5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLK100M_to_5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLK100M_to_5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLK100M_to_5M/inst/clkout1_buf/O
                         net (fo=24, routed)          1.603   198.583    CLK5M_to_1k/clk_out1
    SLICE_X0Y89          FDRE                                         r  CLK5M_to_1k/count_reg[22]/C
                         clock pessimism              0.575   199.158    
                         clock uncertainty           -0.289   198.869    
    SLICE_X0Y89          FDRE (Setup_fdre_C_D)        0.062   198.931    CLK5M_to_1k/count_reg[22]
  -------------------------------------------------------------------
                         required time                        198.931    
                         arrival time                          -4.695    
  -------------------------------------------------------------------
                         slack                                194.236    

Slack (MET) :             194.252ns  (required time - arrival time)
  Source:                 CLK5M_to_1k/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLK5M_to_1k/count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.498ns  (logic 2.033ns (36.975%)  route 3.465ns (63.025%))
  Logic Levels:           9  (CARRY4=6 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 198.583 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.820ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100M_to_5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100M_to_5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK100M_to_5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK100M_to_5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK100M_to_5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK100M_to_5M/inst/clkout1_buf/O
                         net (fo=24, routed)          1.720    -0.820    CLK5M_to_1k/clk_out1
    SLICE_X0Y85          FDRE                                         r  CLK5M_to_1k/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.456    -0.364 f  CLK5M_to_1k/count_reg[4]/Q
                         net (fo=2, routed)           1.408     1.044    CLK5M_to_1k/count_reg[4]
    SLICE_X1Y84          LUT6 (Prop_lut6_I5_O)        0.124     1.168 r  CLK5M_to_1k/Count[3]_i_7/O
                         net (fo=2, routed)           0.414     1.582    CLK5M_to_1k/Count[3]_i_7_n_0
    SLICE_X1Y86          LUT6 (Prop_lut6_I4_O)        0.124     1.706 f  CLK5M_to_1k/count[0]_i_8/O
                         net (fo=22, routed)          0.960     2.666    CLK5M_to_1k/count[0]_i_8_n_0
    SLICE_X1Y88          LUT6 (Prop_lut6_I3_O)        0.124     2.790 r  CLK5M_to_1k/count[0]_i_2/O
                         net (fo=1, routed)           0.683     3.474    CLK5M_to_1k/count[0]_i_2_n_0
    SLICE_X0Y84          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     4.000 r  CLK5M_to_1k/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.000    CLK5M_to_1k/count_reg[0]_i_1_n_0
    SLICE_X0Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.114 r  CLK5M_to_1k/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.114    CLK5M_to_1k/count_reg[4]_i_1_n_0
    SLICE_X0Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.228 r  CLK5M_to_1k/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.228    CLK5M_to_1k/count_reg[8]_i_1_n_0
    SLICE_X0Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.342 r  CLK5M_to_1k/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.342    CLK5M_to_1k/count_reg[12]_i_1_n_0
    SLICE_X0Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.456 r  CLK5M_to_1k/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.456    CLK5M_to_1k/count_reg[16]_i_1_n_0
    SLICE_X0Y89          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     4.679 r  CLK5M_to_1k/count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.679    CLK5M_to_1k/count_reg[20]_i_1_n_7
    SLICE_X0Y89          FDRE                                         r  CLK5M_to_1k/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    CLK100M_to_5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLK100M_to_5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLK100M_to_5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLK100M_to_5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLK100M_to_5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLK100M_to_5M/inst/clkout1_buf/O
                         net (fo=24, routed)          1.603   198.583    CLK5M_to_1k/clk_out1
    SLICE_X0Y89          FDRE                                         r  CLK5M_to_1k/count_reg[20]/C
                         clock pessimism              0.575   199.158    
                         clock uncertainty           -0.289   198.869    
    SLICE_X0Y89          FDRE (Setup_fdre_C_D)        0.062   198.931    CLK5M_to_1k/count_reg[20]
  -------------------------------------------------------------------
                         required time                        198.931    
                         arrival time                          -4.679    
  -------------------------------------------------------------------
                         slack                                194.252    

Slack (MET) :             194.254ns  (required time - arrival time)
  Source:                 CLK5M_to_1k/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLK5M_to_1k/count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.495ns  (logic 2.030ns (36.940%)  route 3.465ns (63.060%))
  Logic Levels:           8  (CARRY4=5 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 198.582 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.820ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100M_to_5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100M_to_5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK100M_to_5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK100M_to_5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK100M_to_5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK100M_to_5M/inst/clkout1_buf/O
                         net (fo=24, routed)          1.720    -0.820    CLK5M_to_1k/clk_out1
    SLICE_X0Y85          FDRE                                         r  CLK5M_to_1k/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.456    -0.364 f  CLK5M_to_1k/count_reg[4]/Q
                         net (fo=2, routed)           1.408     1.044    CLK5M_to_1k/count_reg[4]
    SLICE_X1Y84          LUT6 (Prop_lut6_I5_O)        0.124     1.168 r  CLK5M_to_1k/Count[3]_i_7/O
                         net (fo=2, routed)           0.414     1.582    CLK5M_to_1k/Count[3]_i_7_n_0
    SLICE_X1Y86          LUT6 (Prop_lut6_I4_O)        0.124     1.706 f  CLK5M_to_1k/count[0]_i_8/O
                         net (fo=22, routed)          0.960     2.666    CLK5M_to_1k/count[0]_i_8_n_0
    SLICE_X1Y88          LUT6 (Prop_lut6_I3_O)        0.124     2.790 r  CLK5M_to_1k/count[0]_i_2/O
                         net (fo=1, routed)           0.683     3.474    CLK5M_to_1k/count[0]_i_2_n_0
    SLICE_X0Y84          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     4.000 r  CLK5M_to_1k/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.000    CLK5M_to_1k/count_reg[0]_i_1_n_0
    SLICE_X0Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.114 r  CLK5M_to_1k/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.114    CLK5M_to_1k/count_reg[4]_i_1_n_0
    SLICE_X0Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.228 r  CLK5M_to_1k/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.228    CLK5M_to_1k/count_reg[8]_i_1_n_0
    SLICE_X0Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.342 r  CLK5M_to_1k/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.342    CLK5M_to_1k/count_reg[12]_i_1_n_0
    SLICE_X0Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.676 r  CLK5M_to_1k/count_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.676    CLK5M_to_1k/count_reg[16]_i_1_n_6
    SLICE_X0Y88          FDRE                                         r  CLK5M_to_1k/count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    CLK100M_to_5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLK100M_to_5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLK100M_to_5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLK100M_to_5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLK100M_to_5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLK100M_to_5M/inst/clkout1_buf/O
                         net (fo=24, routed)          1.602   198.582    CLK5M_to_1k/clk_out1
    SLICE_X0Y88          FDRE                                         r  CLK5M_to_1k/count_reg[17]/C
                         clock pessimism              0.575   199.157    
                         clock uncertainty           -0.289   198.868    
    SLICE_X0Y88          FDRE (Setup_fdre_C_D)        0.062   198.930    CLK5M_to_1k/count_reg[17]
  -------------------------------------------------------------------
                         required time                        198.930    
                         arrival time                          -4.676    
  -------------------------------------------------------------------
                         slack                                194.254    

Slack (MET) :             194.275ns  (required time - arrival time)
  Source:                 CLK5M_to_1k/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLK5M_to_1k/count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.474ns  (logic 2.009ns (36.698%)  route 3.465ns (63.302%))
  Logic Levels:           8  (CARRY4=5 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 198.582 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.820ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100M_to_5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100M_to_5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK100M_to_5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK100M_to_5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK100M_to_5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK100M_to_5M/inst/clkout1_buf/O
                         net (fo=24, routed)          1.720    -0.820    CLK5M_to_1k/clk_out1
    SLICE_X0Y85          FDRE                                         r  CLK5M_to_1k/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.456    -0.364 f  CLK5M_to_1k/count_reg[4]/Q
                         net (fo=2, routed)           1.408     1.044    CLK5M_to_1k/count_reg[4]
    SLICE_X1Y84          LUT6 (Prop_lut6_I5_O)        0.124     1.168 r  CLK5M_to_1k/Count[3]_i_7/O
                         net (fo=2, routed)           0.414     1.582    CLK5M_to_1k/Count[3]_i_7_n_0
    SLICE_X1Y86          LUT6 (Prop_lut6_I4_O)        0.124     1.706 f  CLK5M_to_1k/count[0]_i_8/O
                         net (fo=22, routed)          0.960     2.666    CLK5M_to_1k/count[0]_i_8_n_0
    SLICE_X1Y88          LUT6 (Prop_lut6_I3_O)        0.124     2.790 r  CLK5M_to_1k/count[0]_i_2/O
                         net (fo=1, routed)           0.683     3.474    CLK5M_to_1k/count[0]_i_2_n_0
    SLICE_X0Y84          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     4.000 r  CLK5M_to_1k/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.000    CLK5M_to_1k/count_reg[0]_i_1_n_0
    SLICE_X0Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.114 r  CLK5M_to_1k/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.114    CLK5M_to_1k/count_reg[4]_i_1_n_0
    SLICE_X0Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.228 r  CLK5M_to_1k/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.228    CLK5M_to_1k/count_reg[8]_i_1_n_0
    SLICE_X0Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.342 r  CLK5M_to_1k/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.342    CLK5M_to_1k/count_reg[12]_i_1_n_0
    SLICE_X0Y88          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.655 r  CLK5M_to_1k/count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.655    CLK5M_to_1k/count_reg[16]_i_1_n_4
    SLICE_X0Y88          FDRE                                         r  CLK5M_to_1k/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    CLK100M_to_5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLK100M_to_5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLK100M_to_5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLK100M_to_5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLK100M_to_5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLK100M_to_5M/inst/clkout1_buf/O
                         net (fo=24, routed)          1.602   198.582    CLK5M_to_1k/clk_out1
    SLICE_X0Y88          FDRE                                         r  CLK5M_to_1k/count_reg[19]/C
                         clock pessimism              0.575   199.157    
                         clock uncertainty           -0.289   198.868    
    SLICE_X0Y88          FDRE (Setup_fdre_C_D)        0.062   198.930    CLK5M_to_1k/count_reg[19]
  -------------------------------------------------------------------
                         required time                        198.930    
                         arrival time                          -4.655    
  -------------------------------------------------------------------
                         slack                                194.275    

Slack (MET) :             194.349ns  (required time - arrival time)
  Source:                 CLK5M_to_1k/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLK5M_to_1k/count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.400ns  (logic 1.935ns (35.831%)  route 3.465ns (64.169%))
  Logic Levels:           8  (CARRY4=5 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 198.582 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.820ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100M_to_5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100M_to_5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK100M_to_5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK100M_to_5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK100M_to_5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK100M_to_5M/inst/clkout1_buf/O
                         net (fo=24, routed)          1.720    -0.820    CLK5M_to_1k/clk_out1
    SLICE_X0Y85          FDRE                                         r  CLK5M_to_1k/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.456    -0.364 f  CLK5M_to_1k/count_reg[4]/Q
                         net (fo=2, routed)           1.408     1.044    CLK5M_to_1k/count_reg[4]
    SLICE_X1Y84          LUT6 (Prop_lut6_I5_O)        0.124     1.168 r  CLK5M_to_1k/Count[3]_i_7/O
                         net (fo=2, routed)           0.414     1.582    CLK5M_to_1k/Count[3]_i_7_n_0
    SLICE_X1Y86          LUT6 (Prop_lut6_I4_O)        0.124     1.706 f  CLK5M_to_1k/count[0]_i_8/O
                         net (fo=22, routed)          0.960     2.666    CLK5M_to_1k/count[0]_i_8_n_0
    SLICE_X1Y88          LUT6 (Prop_lut6_I3_O)        0.124     2.790 r  CLK5M_to_1k/count[0]_i_2/O
                         net (fo=1, routed)           0.683     3.474    CLK5M_to_1k/count[0]_i_2_n_0
    SLICE_X0Y84          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     4.000 r  CLK5M_to_1k/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.000    CLK5M_to_1k/count_reg[0]_i_1_n_0
    SLICE_X0Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.114 r  CLK5M_to_1k/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.114    CLK5M_to_1k/count_reg[4]_i_1_n_0
    SLICE_X0Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.228 r  CLK5M_to_1k/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.228    CLK5M_to_1k/count_reg[8]_i_1_n_0
    SLICE_X0Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.342 r  CLK5M_to_1k/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.342    CLK5M_to_1k/count_reg[12]_i_1_n_0
    SLICE_X0Y88          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.581 r  CLK5M_to_1k/count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     4.581    CLK5M_to_1k/count_reg[16]_i_1_n_5
    SLICE_X0Y88          FDRE                                         r  CLK5M_to_1k/count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    CLK100M_to_5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLK100M_to_5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLK100M_to_5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLK100M_to_5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLK100M_to_5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLK100M_to_5M/inst/clkout1_buf/O
                         net (fo=24, routed)          1.602   198.582    CLK5M_to_1k/clk_out1
    SLICE_X0Y88          FDRE                                         r  CLK5M_to_1k/count_reg[18]/C
                         clock pessimism              0.575   199.157    
                         clock uncertainty           -0.289   198.868    
    SLICE_X0Y88          FDRE (Setup_fdre_C_D)        0.062   198.930    CLK5M_to_1k/count_reg[18]
  -------------------------------------------------------------------
                         required time                        198.930    
                         arrival time                          -4.581    
  -------------------------------------------------------------------
                         slack                                194.349    

Slack (MET) :             194.365ns  (required time - arrival time)
  Source:                 CLK5M_to_1k/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLK5M_to_1k/count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.384ns  (logic 1.919ns (35.640%)  route 3.465ns (64.360%))
  Logic Levels:           8  (CARRY4=5 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 198.582 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.820ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100M_to_5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100M_to_5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK100M_to_5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK100M_to_5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK100M_to_5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK100M_to_5M/inst/clkout1_buf/O
                         net (fo=24, routed)          1.720    -0.820    CLK5M_to_1k/clk_out1
    SLICE_X0Y85          FDRE                                         r  CLK5M_to_1k/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.456    -0.364 f  CLK5M_to_1k/count_reg[4]/Q
                         net (fo=2, routed)           1.408     1.044    CLK5M_to_1k/count_reg[4]
    SLICE_X1Y84          LUT6 (Prop_lut6_I5_O)        0.124     1.168 r  CLK5M_to_1k/Count[3]_i_7/O
                         net (fo=2, routed)           0.414     1.582    CLK5M_to_1k/Count[3]_i_7_n_0
    SLICE_X1Y86          LUT6 (Prop_lut6_I4_O)        0.124     1.706 f  CLK5M_to_1k/count[0]_i_8/O
                         net (fo=22, routed)          0.960     2.666    CLK5M_to_1k/count[0]_i_8_n_0
    SLICE_X1Y88          LUT6 (Prop_lut6_I3_O)        0.124     2.790 r  CLK5M_to_1k/count[0]_i_2/O
                         net (fo=1, routed)           0.683     3.474    CLK5M_to_1k/count[0]_i_2_n_0
    SLICE_X0Y84          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     4.000 r  CLK5M_to_1k/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.000    CLK5M_to_1k/count_reg[0]_i_1_n_0
    SLICE_X0Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.114 r  CLK5M_to_1k/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.114    CLK5M_to_1k/count_reg[4]_i_1_n_0
    SLICE_X0Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.228 r  CLK5M_to_1k/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.228    CLK5M_to_1k/count_reg[8]_i_1_n_0
    SLICE_X0Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.342 r  CLK5M_to_1k/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.342    CLK5M_to_1k/count_reg[12]_i_1_n_0
    SLICE_X0Y88          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     4.565 r  CLK5M_to_1k/count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.565    CLK5M_to_1k/count_reg[16]_i_1_n_7
    SLICE_X0Y88          FDRE                                         r  CLK5M_to_1k/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    CLK100M_to_5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLK100M_to_5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLK100M_to_5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLK100M_to_5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLK100M_to_5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLK100M_to_5M/inst/clkout1_buf/O
                         net (fo=24, routed)          1.602   198.582    CLK5M_to_1k/clk_out1
    SLICE_X0Y88          FDRE                                         r  CLK5M_to_1k/count_reg[16]/C
                         clock pessimism              0.575   199.157    
                         clock uncertainty           -0.289   198.868    
    SLICE_X0Y88          FDRE (Setup_fdre_C_D)        0.062   198.930    CLK5M_to_1k/count_reg[16]
  -------------------------------------------------------------------
                         required time                        198.930    
                         arrival time                          -4.565    
  -------------------------------------------------------------------
                         slack                                194.365    

Slack (MET) :             194.367ns  (required time - arrival time)
  Source:                 CLK5M_to_1k/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLK5M_to_1k/count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.381ns  (logic 1.916ns (35.604%)  route 3.465ns (64.396%))
  Logic Levels:           7  (CARRY4=4 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 198.581 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.820ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100M_to_5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100M_to_5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK100M_to_5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK100M_to_5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK100M_to_5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK100M_to_5M/inst/clkout1_buf/O
                         net (fo=24, routed)          1.720    -0.820    CLK5M_to_1k/clk_out1
    SLICE_X0Y85          FDRE                                         r  CLK5M_to_1k/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.456    -0.364 f  CLK5M_to_1k/count_reg[4]/Q
                         net (fo=2, routed)           1.408     1.044    CLK5M_to_1k/count_reg[4]
    SLICE_X1Y84          LUT6 (Prop_lut6_I5_O)        0.124     1.168 r  CLK5M_to_1k/Count[3]_i_7/O
                         net (fo=2, routed)           0.414     1.582    CLK5M_to_1k/Count[3]_i_7_n_0
    SLICE_X1Y86          LUT6 (Prop_lut6_I4_O)        0.124     1.706 f  CLK5M_to_1k/count[0]_i_8/O
                         net (fo=22, routed)          0.960     2.666    CLK5M_to_1k/count[0]_i_8_n_0
    SLICE_X1Y88          LUT6 (Prop_lut6_I3_O)        0.124     2.790 r  CLK5M_to_1k/count[0]_i_2/O
                         net (fo=1, routed)           0.683     3.474    CLK5M_to_1k/count[0]_i_2_n_0
    SLICE_X0Y84          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     4.000 r  CLK5M_to_1k/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.000    CLK5M_to_1k/count_reg[0]_i_1_n_0
    SLICE_X0Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.114 r  CLK5M_to_1k/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.114    CLK5M_to_1k/count_reg[4]_i_1_n_0
    SLICE_X0Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.228 r  CLK5M_to_1k/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.228    CLK5M_to_1k/count_reg[8]_i_1_n_0
    SLICE_X0Y87          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.562 r  CLK5M_to_1k/count_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.562    CLK5M_to_1k/count_reg[12]_i_1_n_6
    SLICE_X0Y87          FDRE                                         r  CLK5M_to_1k/count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    CLK100M_to_5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLK100M_to_5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLK100M_to_5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLK100M_to_5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLK100M_to_5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLK100M_to_5M/inst/clkout1_buf/O
                         net (fo=24, routed)          1.601   198.581    CLK5M_to_1k/clk_out1
    SLICE_X0Y87          FDRE                                         r  CLK5M_to_1k/count_reg[13]/C
                         clock pessimism              0.575   199.156    
                         clock uncertainty           -0.289   198.867    
    SLICE_X0Y87          FDRE (Setup_fdre_C_D)        0.062   198.929    CLK5M_to_1k/count_reg[13]
  -------------------------------------------------------------------
                         required time                        198.929    
                         arrival time                          -4.562    
  -------------------------------------------------------------------
                         slack                                194.367    

Slack (MET) :             194.388ns  (required time - arrival time)
  Source:                 CLK5M_to_1k/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLK5M_to_1k/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.360ns  (logic 1.895ns (35.352%)  route 3.465ns (64.648%))
  Logic Levels:           7  (CARRY4=4 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 198.581 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.820ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100M_to_5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100M_to_5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK100M_to_5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK100M_to_5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK100M_to_5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK100M_to_5M/inst/clkout1_buf/O
                         net (fo=24, routed)          1.720    -0.820    CLK5M_to_1k/clk_out1
    SLICE_X0Y85          FDRE                                         r  CLK5M_to_1k/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.456    -0.364 f  CLK5M_to_1k/count_reg[4]/Q
                         net (fo=2, routed)           1.408     1.044    CLK5M_to_1k/count_reg[4]
    SLICE_X1Y84          LUT6 (Prop_lut6_I5_O)        0.124     1.168 r  CLK5M_to_1k/Count[3]_i_7/O
                         net (fo=2, routed)           0.414     1.582    CLK5M_to_1k/Count[3]_i_7_n_0
    SLICE_X1Y86          LUT6 (Prop_lut6_I4_O)        0.124     1.706 f  CLK5M_to_1k/count[0]_i_8/O
                         net (fo=22, routed)          0.960     2.666    CLK5M_to_1k/count[0]_i_8_n_0
    SLICE_X1Y88          LUT6 (Prop_lut6_I3_O)        0.124     2.790 r  CLK5M_to_1k/count[0]_i_2/O
                         net (fo=1, routed)           0.683     3.474    CLK5M_to_1k/count[0]_i_2_n_0
    SLICE_X0Y84          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     4.000 r  CLK5M_to_1k/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.000    CLK5M_to_1k/count_reg[0]_i_1_n_0
    SLICE_X0Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.114 r  CLK5M_to_1k/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.114    CLK5M_to_1k/count_reg[4]_i_1_n_0
    SLICE_X0Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.228 r  CLK5M_to_1k/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.228    CLK5M_to_1k/count_reg[8]_i_1_n_0
    SLICE_X0Y87          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.541 r  CLK5M_to_1k/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.541    CLK5M_to_1k/count_reg[12]_i_1_n_4
    SLICE_X0Y87          FDRE                                         r  CLK5M_to_1k/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    CLK100M_to_5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLK100M_to_5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLK100M_to_5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLK100M_to_5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLK100M_to_5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLK100M_to_5M/inst/clkout1_buf/O
                         net (fo=24, routed)          1.601   198.581    CLK5M_to_1k/clk_out1
    SLICE_X0Y87          FDRE                                         r  CLK5M_to_1k/count_reg[15]/C
                         clock pessimism              0.575   199.156    
                         clock uncertainty           -0.289   198.867    
    SLICE_X0Y87          FDRE (Setup_fdre_C_D)        0.062   198.929    CLK5M_to_1k/count_reg[15]
  -------------------------------------------------------------------
                         required time                        198.929    
                         arrival time                          -4.541    
  -------------------------------------------------------------------
                         slack                                194.388    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.484ns  (arrival time - required time)
  Source:                 CLK5M_to_1k/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLK5M_to_1k/count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.605ns  (logic 0.252ns (41.625%)  route 0.353ns (58.375%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100M_to_5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100M_to_5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK100M_to_5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK100M_to_5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK100M_to_5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK100M_to_5M/inst/clkout1_buf/O
                         net (fo=24, routed)          0.602    -0.562    CLK5M_to_1k/clk_out1
    SLICE_X0Y88          FDRE                                         r  CLK5M_to_1k/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.141    -0.421 f  CLK5M_to_1k/count_reg[19]/Q
                         net (fo=6, routed)           0.353    -0.068    CLK5M_to_1k/count_reg[19]
    SLICE_X0Y89          LUT6 (Prop_lut6_I5_O)        0.045    -0.023 r  CLK5M_to_1k/count[20]_i_2/O
                         net (fo=1, routed)           0.000    -0.023    CLK5M_to_1k/count[20]_i_2_n_0
    SLICE_X0Y89          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.043 r  CLK5M_to_1k/count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.043    CLK5M_to_1k/count_reg[20]_i_1_n_5
    SLICE_X0Y89          FDRE                                         r  CLK5M_to_1k/count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100M_to_5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100M_to_5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK100M_to_5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK100M_to_5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK100M_to_5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK100M_to_5M/inst/clkout1_buf/O
                         net (fo=24, routed)          0.875    -0.798    CLK5M_to_1k/clk_out1
    SLICE_X0Y89          FDRE                                         r  CLK5M_to_1k/count_reg[22]/C
                         clock pessimism              0.252    -0.546    
    SLICE_X0Y89          FDRE (Hold_fdre_C_D)         0.105    -0.441    CLK5M_to_1k/count_reg[22]
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                           0.043    
  -------------------------------------------------------------------
                         slack                                  0.484    

Slack (MET) :             0.503ns  (arrival time - required time)
  Source:                 CLK5M_to_1k/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLK5M_to_1k/count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.608ns  (logic 0.252ns (41.442%)  route 0.356ns (58.558%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100M_to_5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100M_to_5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK100M_to_5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK100M_to_5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK100M_to_5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK100M_to_5M/inst/clkout1_buf/O
                         net (fo=24, routed)          0.602    -0.562    CLK5M_to_1k/clk_out1
    SLICE_X0Y88          FDRE                                         r  CLK5M_to_1k/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.141    -0.421 f  CLK5M_to_1k/count_reg[19]/Q
                         net (fo=6, routed)           0.356    -0.065    CLK5M_to_1k/count_reg[19]
    SLICE_X0Y88          LUT6 (Prop_lut6_I1_O)        0.045    -0.020 r  CLK5M_to_1k/count[16]_i_3/O
                         net (fo=1, routed)           0.000    -0.020    CLK5M_to_1k/count[16]_i_3_n_0
    SLICE_X0Y88          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.046 r  CLK5M_to_1k/count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.046    CLK5M_to_1k/count_reg[16]_i_1_n_5
    SLICE_X0Y88          FDRE                                         r  CLK5M_to_1k/count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100M_to_5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100M_to_5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK100M_to_5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK100M_to_5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK100M_to_5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK100M_to_5M/inst/clkout1_buf/O
                         net (fo=24, routed)          0.875    -0.798    CLK5M_to_1k/clk_out1
    SLICE_X0Y88          FDRE                                         r  CLK5M_to_1k/count_reg[18]/C
                         clock pessimism              0.236    -0.562    
    SLICE_X0Y88          FDRE (Hold_fdre_C_D)         0.105    -0.457    CLK5M_to_1k/count_reg[18]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                           0.046    
  -------------------------------------------------------------------
                         slack                                  0.503    

Slack (MET) :             0.517ns  (arrival time - required time)
  Source:                 CLK5M_to_1k/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLK5M_to_1k/count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.638ns  (logic 0.285ns (44.643%)  route 0.353ns (55.357%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100M_to_5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100M_to_5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK100M_to_5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK100M_to_5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK100M_to_5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK100M_to_5M/inst/clkout1_buf/O
                         net (fo=24, routed)          0.602    -0.562    CLK5M_to_1k/clk_out1
    SLICE_X0Y88          FDRE                                         r  CLK5M_to_1k/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.141    -0.421 f  CLK5M_to_1k/count_reg[19]/Q
                         net (fo=6, routed)           0.353    -0.068    CLK5M_to_1k/count_reg[19]
    SLICE_X0Y89          LUT6 (Prop_lut6_I5_O)        0.045    -0.023 r  CLK5M_to_1k/count[20]_i_2/O
                         net (fo=1, routed)           0.000    -0.023    CLK5M_to_1k/count[20]_i_2_n_0
    SLICE_X0Y89          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.099     0.076 r  CLK5M_to_1k/count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.076    CLK5M_to_1k/count_reg[20]_i_1_n_4
    SLICE_X0Y89          FDRE                                         r  CLK5M_to_1k/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100M_to_5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100M_to_5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK100M_to_5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK100M_to_5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK100M_to_5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK100M_to_5M/inst/clkout1_buf/O
                         net (fo=24, routed)          0.875    -0.798    CLK5M_to_1k/clk_out1
    SLICE_X0Y89          FDRE                                         r  CLK5M_to_1k/count_reg[23]/C
                         clock pessimism              0.252    -0.546    
    SLICE_X0Y89          FDRE (Hold_fdre_C_D)         0.105    -0.441    CLK5M_to_1k/count_reg[23]
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                           0.076    
  -------------------------------------------------------------------
                         slack                                  0.517    

Slack (MET) :             0.521ns  (arrival time - required time)
  Source:                 CLK5M_to_1k/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLK5M_to_1k/count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.249ns (39.756%)  route 0.377ns (60.244%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100M_to_5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100M_to_5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK100M_to_5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK100M_to_5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK100M_to_5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK100M_to_5M/inst/clkout1_buf/O
                         net (fo=24, routed)          0.602    -0.562    CLK5M_to_1k/clk_out1
    SLICE_X0Y88          FDRE                                         r  CLK5M_to_1k/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  CLK5M_to_1k/count_reg[19]/Q
                         net (fo=6, routed)           0.377    -0.044    CLK5M_to_1k/count_reg[19]
    SLICE_X0Y88          LUT6 (Prop_lut6_I1_O)        0.045     0.001 r  CLK5M_to_1k/count[16]_i_2/O
                         net (fo=1, routed)           0.000     0.001    CLK5M_to_1k/count[16]_i_2_n_0
    SLICE_X0Y88          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.064 r  CLK5M_to_1k/count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.064    CLK5M_to_1k/count_reg[16]_i_1_n_4
    SLICE_X0Y88          FDRE                                         r  CLK5M_to_1k/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100M_to_5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100M_to_5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK100M_to_5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK100M_to_5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK100M_to_5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK100M_to_5M/inst/clkout1_buf/O
                         net (fo=24, routed)          0.875    -0.798    CLK5M_to_1k/clk_out1
    SLICE_X0Y88          FDRE                                         r  CLK5M_to_1k/count_reg[19]/C
                         clock pessimism              0.236    -0.562    
    SLICE_X0Y88          FDRE (Hold_fdre_C_D)         0.105    -0.457    CLK5M_to_1k/count_reg[19]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                           0.064    
  -------------------------------------------------------------------
                         slack                                  0.521    

Slack (MET) :             0.522ns  (arrival time - required time)
  Source:                 CLK5M_to_1k/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLK5M_to_1k/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.627ns  (logic 0.256ns (40.842%)  route 0.371ns (59.158%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100M_to_5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100M_to_5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK100M_to_5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK100M_to_5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK100M_to_5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK100M_to_5M/inst/clkout1_buf/O
                         net (fo=24, routed)          0.600    -0.564    CLK5M_to_1k/clk_out1
    SLICE_X0Y86          FDRE                                         r  CLK5M_to_1k/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  CLK5M_to_1k/count_reg[8]/Q
                         net (fo=3, routed)           0.371    -0.052    CLK5M_to_1k/count_reg[8]
    SLICE_X0Y86          LUT6 (Prop_lut6_I0_O)        0.045    -0.007 r  CLK5M_to_1k/count[8]_i_5/O
                         net (fo=1, routed)           0.000    -0.007    CLK5M_to_1k/count[8]_i_5_n_0
    SLICE_X0Y86          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.063 r  CLK5M_to_1k/count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.063    CLK5M_to_1k/count_reg[8]_i_1_n_7
    SLICE_X0Y86          FDRE                                         r  CLK5M_to_1k/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100M_to_5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100M_to_5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK100M_to_5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK100M_to_5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK100M_to_5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK100M_to_5M/inst/clkout1_buf/O
                         net (fo=24, routed)          0.872    -0.801    CLK5M_to_1k/clk_out1
    SLICE_X0Y86          FDRE                                         r  CLK5M_to_1k/count_reg[8]/C
                         clock pessimism              0.237    -0.564    
    SLICE_X0Y86          FDRE (Hold_fdre_C_D)         0.105    -0.459    CLK5M_to_1k/count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                           0.063    
  -------------------------------------------------------------------
                         slack                                  0.522    

Slack (MET) :             0.532ns  (arrival time - required time)
  Source:                 CLK5M_to_1k/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLK5M_to_1k/count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.637ns  (logic 0.252ns (39.530%)  route 0.385ns (60.470%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100M_to_5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100M_to_5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK100M_to_5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK100M_to_5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK100M_to_5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK100M_to_5M/inst/clkout1_buf/O
                         net (fo=24, routed)          0.601    -0.563    CLK5M_to_1k/clk_out1
    SLICE_X0Y87          FDRE                                         r  CLK5M_to_1k/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  CLK5M_to_1k/count_reg[14]/Q
                         net (fo=3, routed)           0.385    -0.037    CLK5M_to_1k/count_reg[14]
    SLICE_X0Y87          LUT6 (Prop_lut6_I0_O)        0.045     0.008 r  CLK5M_to_1k/count[12]_i_3/O
                         net (fo=1, routed)           0.000     0.008    CLK5M_to_1k/count[12]_i_3_n_0
    SLICE_X0Y87          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.074 r  CLK5M_to_1k/count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.074    CLK5M_to_1k/count_reg[12]_i_1_n_5
    SLICE_X0Y87          FDRE                                         r  CLK5M_to_1k/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100M_to_5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100M_to_5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK100M_to_5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK100M_to_5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK100M_to_5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK100M_to_5M/inst/clkout1_buf/O
                         net (fo=24, routed)          0.873    -0.800    CLK5M_to_1k/clk_out1
    SLICE_X0Y87          FDRE                                         r  CLK5M_to_1k/count_reg[14]/C
                         clock pessimism              0.237    -0.563    
    SLICE_X0Y87          FDRE (Hold_fdre_C_D)         0.105    -0.458    CLK5M_to_1k/count_reg[14]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                           0.074    
  -------------------------------------------------------------------
                         slack                                  0.532    

Slack (MET) :             0.536ns  (arrival time - required time)
  Source:                 CLK5M_to_1k/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLK5M_to_1k/count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.641ns  (logic 0.256ns (39.945%)  route 0.385ns (60.055%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100M_to_5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100M_to_5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK100M_to_5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK100M_to_5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK100M_to_5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK100M_to_5M/inst/clkout1_buf/O
                         net (fo=24, routed)          0.602    -0.562    CLK5M_to_1k/clk_out1
    SLICE_X0Y89          FDRE                                         r  CLK5M_to_1k/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDRE (Prop_fdre_C_Q)         0.141    -0.421 f  CLK5M_to_1k/count_reg[22]/Q
                         net (fo=4, routed)           0.385    -0.036    CLK5M_to_1k/count_reg[22]
    SLICE_X0Y89          LUT3 (Prop_lut3_I1_O)        0.045     0.009 r  CLK5M_to_1k/count[20]_i_4/O
                         net (fo=1, routed)           0.000     0.009    CLK5M_to_1k/count[20]_i_4_n_0
    SLICE_X0Y89          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.079 r  CLK5M_to_1k/count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.079    CLK5M_to_1k/count_reg[20]_i_1_n_7
    SLICE_X0Y89          FDRE                                         r  CLK5M_to_1k/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100M_to_5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100M_to_5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK100M_to_5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK100M_to_5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK100M_to_5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK100M_to_5M/inst/clkout1_buf/O
                         net (fo=24, routed)          0.875    -0.798    CLK5M_to_1k/clk_out1
    SLICE_X0Y89          FDRE                                         r  CLK5M_to_1k/count_reg[20]/C
                         clock pessimism              0.236    -0.562    
    SLICE_X0Y89          FDRE (Hold_fdre_C_D)         0.105    -0.457    CLK5M_to_1k/count_reg[20]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                           0.079    
  -------------------------------------------------------------------
                         slack                                  0.536    

Slack (MET) :             0.540ns  (arrival time - required time)
  Source:                 CLK5M_to_1k/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLK5M_to_1k/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.659ns  (logic 0.294ns (44.629%)  route 0.365ns (55.371%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100M_to_5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100M_to_5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK100M_to_5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK100M_to_5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK100M_to_5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK100M_to_5M/inst/clkout1_buf/O
                         net (fo=24, routed)          0.602    -0.562    CLK5M_to_1k/clk_out1
    SLICE_X0Y88          FDRE                                         r  CLK5M_to_1k/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.141    -0.421 f  CLK5M_to_1k/count_reg[17]/Q
                         net (fo=3, routed)           0.160    -0.261    CLK5M_to_1k/count_reg[17]
    SLICE_X1Y87          LUT3 (Prop_lut3_I1_O)        0.045    -0.216 f  CLK5M_to_1k/count[0]_i_9/O
                         net (fo=22, routed)          0.205    -0.012    CLK5M_to_1k/count[0]_i_9_n_0
    SLICE_X0Y87          LUT6 (Prop_lut6_I4_O)        0.045     0.033 r  CLK5M_to_1k/count[12]_i_2/O
                         net (fo=1, routed)           0.000     0.033    CLK5M_to_1k/count[12]_i_2_n_0
    SLICE_X0Y87          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.096 r  CLK5M_to_1k/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.096    CLK5M_to_1k/count_reg[12]_i_1_n_4
    SLICE_X0Y87          FDRE                                         r  CLK5M_to_1k/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100M_to_5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100M_to_5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK100M_to_5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK100M_to_5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK100M_to_5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK100M_to_5M/inst/clkout1_buf/O
                         net (fo=24, routed)          0.873    -0.800    CLK5M_to_1k/clk_out1
    SLICE_X0Y87          FDRE                                         r  CLK5M_to_1k/count_reg[15]/C
                         clock pessimism              0.252    -0.548    
    SLICE_X0Y87          FDRE (Hold_fdre_C_D)         0.105    -0.443    CLK5M_to_1k/count_reg[15]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                           0.096    
  -------------------------------------------------------------------
                         slack                                  0.540    

Slack (MET) :             0.542ns  (arrival time - required time)
  Source:                 CLK5M_to_1k/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLK5M_to_1k/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.647ns  (logic 0.249ns (38.462%)  route 0.398ns (61.538%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100M_to_5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100M_to_5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK100M_to_5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK100M_to_5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK100M_to_5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK100M_to_5M/inst/clkout1_buf/O
                         net (fo=24, routed)          0.600    -0.564    CLK5M_to_1k/clk_out1
    SLICE_X0Y85          FDRE                                         r  CLK5M_to_1k/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  CLK5M_to_1k/count_reg[7]/Q
                         net (fo=3, routed)           0.398    -0.025    CLK5M_to_1k/count_reg[7]
    SLICE_X0Y85          LUT6 (Prop_lut6_I0_O)        0.045     0.020 r  CLK5M_to_1k/count[4]_i_2/O
                         net (fo=1, routed)           0.000     0.020    CLK5M_to_1k/count[4]_i_2_n_0
    SLICE_X0Y85          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.083 r  CLK5M_to_1k/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.083    CLK5M_to_1k/count_reg[4]_i_1_n_4
    SLICE_X0Y85          FDRE                                         r  CLK5M_to_1k/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100M_to_5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100M_to_5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK100M_to_5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK100M_to_5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK100M_to_5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK100M_to_5M/inst/clkout1_buf/O
                         net (fo=24, routed)          0.872    -0.801    CLK5M_to_1k/clk_out1
    SLICE_X0Y85          FDRE                                         r  CLK5M_to_1k/count_reg[7]/C
                         clock pessimism              0.237    -0.564    
    SLICE_X0Y85          FDRE (Hold_fdre_C_D)         0.105    -0.459    CLK5M_to_1k/count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                           0.083    
  -------------------------------------------------------------------
                         slack                                  0.542    

Slack (MET) :             0.557ns  (arrival time - required time)
  Source:                 CLK5M_to_1k/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLK5M_to_1k/count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.662ns  (logic 0.251ns (37.932%)  route 0.411ns (62.068%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100M_to_5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100M_to_5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK100M_to_5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK100M_to_5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK100M_to_5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK100M_to_5M/inst/clkout1_buf/O
                         net (fo=24, routed)          0.600    -0.564    CLK5M_to_1k/clk_out1
    SLICE_X0Y86          FDRE                                         r  CLK5M_to_1k/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  CLK5M_to_1k/count_reg[9]/Q
                         net (fo=3, routed)           0.411    -0.013    CLK5M_to_1k/count_reg[9]
    SLICE_X0Y86          LUT6 (Prop_lut6_I0_O)        0.045     0.032 r  CLK5M_to_1k/count[8]_i_4/O
                         net (fo=1, routed)           0.000     0.032    CLK5M_to_1k/count[8]_i_4_n_0
    SLICE_X0Y86          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.097 r  CLK5M_to_1k/count_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.097    CLK5M_to_1k/count_reg[8]_i_1_n_6
    SLICE_X0Y86          FDRE                                         r  CLK5M_to_1k/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100M_to_5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100M_to_5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK100M_to_5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK100M_to_5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK100M_to_5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK100M_to_5M/inst/clkout1_buf/O
                         net (fo=24, routed)          0.872    -0.801    CLK5M_to_1k/clk_out1
    SLICE_X0Y86          FDRE                                         r  CLK5M_to_1k/count_reg[9]/C
                         clock pessimism              0.237    -0.564    
    SLICE_X0Y86          FDRE (Hold_fdre_C_D)         0.105    -0.459    CLK5M_to_1k/count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                           0.097    
  -------------------------------------------------------------------
                         slack                                  0.557    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { CLK100M_to_5M/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y16   CLK100M_to_5M/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         200.000     198.751    MMCME2_ADV_X1Y2  CLK100M_to_5M/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X0Y84      CLK5M_to_1k/count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X0Y86      CLK5M_to_1k/count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X0Y86      CLK5M_to_1k/count_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X0Y87      CLK5M_to_1k/count_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X0Y87      CLK5M_to_1k/count_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X0Y87      CLK5M_to_1k/count_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X0Y87      CLK5M_to_1k/count_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X0Y88      CLK5M_to_1k/count_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y2  CLK100M_to_5M/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y86      CLK5M_to_1k/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y86      CLK5M_to_1k/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y89      CLK5M_to_1k/count_reg[20]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y89      CLK5M_to_1k/count_reg[21]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y89      CLK5M_to_1k/count_reg[22]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y89      CLK5M_to_1k/count_reg[23]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y85      CLK5M_to_1k/count_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y85      CLK5M_to_1k/count_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y85      CLK5M_to_1k/count_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y85      CLK5M_to_1k/count_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y84      CLK5M_to_1k/count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y84      CLK5M_to_1k/count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y88      CLK5M_to_1k/count_reg[16]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y88      CLK5M_to_1k/count_reg[17]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y88      CLK5M_to_1k/count_reg[18]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y88      CLK5M_to_1k/count_reg[19]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y84      CLK5M_to_1k/count_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y84      CLK5M_to_1k/count_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y89      CLK5M_to_1k/count_reg[20]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y89      CLK5M_to_1k/count_reg[21]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { CLK100M_to_5M/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   CLK100M_to_5M/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  CLK100M_to_5M/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  CLK100M_to_5M/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  CLK100M_to_5M/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  CLK100M_to_5M/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      194.113ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             194.113ns  (required time - arrival time)
  Source:                 CLK5M_to_1k/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLK5M_to_1k/count_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.609ns  (logic 2.144ns (38.222%)  route 3.465ns (61.778%))
  Logic Levels:           9  (CARRY4=6 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 198.583 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.820ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100M_to_5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100M_to_5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK100M_to_5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK100M_to_5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK100M_to_5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK100M_to_5M/inst/clkout1_buf/O
                         net (fo=24, routed)          1.720    -0.820    CLK5M_to_1k/clk_out1
    SLICE_X0Y85          FDRE                                         r  CLK5M_to_1k/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.456    -0.364 f  CLK5M_to_1k/count_reg[4]/Q
                         net (fo=2, routed)           1.408     1.044    CLK5M_to_1k/count_reg[4]
    SLICE_X1Y84          LUT6 (Prop_lut6_I5_O)        0.124     1.168 r  CLK5M_to_1k/Count[3]_i_7/O
                         net (fo=2, routed)           0.414     1.582    CLK5M_to_1k/Count[3]_i_7_n_0
    SLICE_X1Y86          LUT6 (Prop_lut6_I4_O)        0.124     1.706 f  CLK5M_to_1k/count[0]_i_8/O
                         net (fo=22, routed)          0.960     2.666    CLK5M_to_1k/count[0]_i_8_n_0
    SLICE_X1Y88          LUT6 (Prop_lut6_I3_O)        0.124     2.790 r  CLK5M_to_1k/count[0]_i_2/O
                         net (fo=1, routed)           0.683     3.474    CLK5M_to_1k/count[0]_i_2_n_0
    SLICE_X0Y84          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     4.000 r  CLK5M_to_1k/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.000    CLK5M_to_1k/count_reg[0]_i_1_n_0
    SLICE_X0Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.114 r  CLK5M_to_1k/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.114    CLK5M_to_1k/count_reg[4]_i_1_n_0
    SLICE_X0Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.228 r  CLK5M_to_1k/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.228    CLK5M_to_1k/count_reg[8]_i_1_n_0
    SLICE_X0Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.342 r  CLK5M_to_1k/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.342    CLK5M_to_1k/count_reg[12]_i_1_n_0
    SLICE_X0Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.456 r  CLK5M_to_1k/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.456    CLK5M_to_1k/count_reg[16]_i_1_n_0
    SLICE_X0Y89          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.790 r  CLK5M_to_1k/count_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.790    CLK5M_to_1k/count_reg[20]_i_1_n_6
    SLICE_X0Y89          FDRE                                         r  CLK5M_to_1k/count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    CLK100M_to_5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLK100M_to_5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLK100M_to_5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLK100M_to_5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLK100M_to_5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLK100M_to_5M/inst/clkout1_buf/O
                         net (fo=24, routed)          1.603   198.583    CLK5M_to_1k/clk_out1
    SLICE_X0Y89          FDRE                                         r  CLK5M_to_1k/count_reg[21]/C
                         clock pessimism              0.575   199.158    
                         clock uncertainty           -0.318   198.841    
    SLICE_X0Y89          FDRE (Setup_fdre_C_D)        0.062   198.903    CLK5M_to_1k/count_reg[21]
  -------------------------------------------------------------------
                         required time                        198.903    
                         arrival time                          -4.790    
  -------------------------------------------------------------------
                         slack                                194.113    

Slack (MET) :             194.134ns  (required time - arrival time)
  Source:                 CLK5M_to_1k/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLK5M_to_1k/count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.588ns  (logic 2.123ns (37.990%)  route 3.465ns (62.010%))
  Logic Levels:           9  (CARRY4=6 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 198.583 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.820ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100M_to_5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100M_to_5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK100M_to_5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK100M_to_5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK100M_to_5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK100M_to_5M/inst/clkout1_buf/O
                         net (fo=24, routed)          1.720    -0.820    CLK5M_to_1k/clk_out1
    SLICE_X0Y85          FDRE                                         r  CLK5M_to_1k/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.456    -0.364 f  CLK5M_to_1k/count_reg[4]/Q
                         net (fo=2, routed)           1.408     1.044    CLK5M_to_1k/count_reg[4]
    SLICE_X1Y84          LUT6 (Prop_lut6_I5_O)        0.124     1.168 r  CLK5M_to_1k/Count[3]_i_7/O
                         net (fo=2, routed)           0.414     1.582    CLK5M_to_1k/Count[3]_i_7_n_0
    SLICE_X1Y86          LUT6 (Prop_lut6_I4_O)        0.124     1.706 f  CLK5M_to_1k/count[0]_i_8/O
                         net (fo=22, routed)          0.960     2.666    CLK5M_to_1k/count[0]_i_8_n_0
    SLICE_X1Y88          LUT6 (Prop_lut6_I3_O)        0.124     2.790 r  CLK5M_to_1k/count[0]_i_2/O
                         net (fo=1, routed)           0.683     3.474    CLK5M_to_1k/count[0]_i_2_n_0
    SLICE_X0Y84          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     4.000 r  CLK5M_to_1k/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.000    CLK5M_to_1k/count_reg[0]_i_1_n_0
    SLICE_X0Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.114 r  CLK5M_to_1k/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.114    CLK5M_to_1k/count_reg[4]_i_1_n_0
    SLICE_X0Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.228 r  CLK5M_to_1k/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.228    CLK5M_to_1k/count_reg[8]_i_1_n_0
    SLICE_X0Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.342 r  CLK5M_to_1k/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.342    CLK5M_to_1k/count_reg[12]_i_1_n_0
    SLICE_X0Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.456 r  CLK5M_to_1k/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.456    CLK5M_to_1k/count_reg[16]_i_1_n_0
    SLICE_X0Y89          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.769 r  CLK5M_to_1k/count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.769    CLK5M_to_1k/count_reg[20]_i_1_n_4
    SLICE_X0Y89          FDRE                                         r  CLK5M_to_1k/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    CLK100M_to_5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLK100M_to_5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLK100M_to_5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLK100M_to_5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLK100M_to_5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLK100M_to_5M/inst/clkout1_buf/O
                         net (fo=24, routed)          1.603   198.583    CLK5M_to_1k/clk_out1
    SLICE_X0Y89          FDRE                                         r  CLK5M_to_1k/count_reg[23]/C
                         clock pessimism              0.575   199.158    
                         clock uncertainty           -0.318   198.841    
    SLICE_X0Y89          FDRE (Setup_fdre_C_D)        0.062   198.903    CLK5M_to_1k/count_reg[23]
  -------------------------------------------------------------------
                         required time                        198.903    
                         arrival time                          -4.769    
  -------------------------------------------------------------------
                         slack                                194.134    

Slack (MET) :             194.208ns  (required time - arrival time)
  Source:                 CLK5M_to_1k/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLK5M_to_1k/count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.514ns  (logic 2.049ns (37.158%)  route 3.465ns (62.842%))
  Logic Levels:           9  (CARRY4=6 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 198.583 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.820ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100M_to_5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100M_to_5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK100M_to_5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK100M_to_5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK100M_to_5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK100M_to_5M/inst/clkout1_buf/O
                         net (fo=24, routed)          1.720    -0.820    CLK5M_to_1k/clk_out1
    SLICE_X0Y85          FDRE                                         r  CLK5M_to_1k/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.456    -0.364 f  CLK5M_to_1k/count_reg[4]/Q
                         net (fo=2, routed)           1.408     1.044    CLK5M_to_1k/count_reg[4]
    SLICE_X1Y84          LUT6 (Prop_lut6_I5_O)        0.124     1.168 r  CLK5M_to_1k/Count[3]_i_7/O
                         net (fo=2, routed)           0.414     1.582    CLK5M_to_1k/Count[3]_i_7_n_0
    SLICE_X1Y86          LUT6 (Prop_lut6_I4_O)        0.124     1.706 f  CLK5M_to_1k/count[0]_i_8/O
                         net (fo=22, routed)          0.960     2.666    CLK5M_to_1k/count[0]_i_8_n_0
    SLICE_X1Y88          LUT6 (Prop_lut6_I3_O)        0.124     2.790 r  CLK5M_to_1k/count[0]_i_2/O
                         net (fo=1, routed)           0.683     3.474    CLK5M_to_1k/count[0]_i_2_n_0
    SLICE_X0Y84          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     4.000 r  CLK5M_to_1k/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.000    CLK5M_to_1k/count_reg[0]_i_1_n_0
    SLICE_X0Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.114 r  CLK5M_to_1k/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.114    CLK5M_to_1k/count_reg[4]_i_1_n_0
    SLICE_X0Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.228 r  CLK5M_to_1k/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.228    CLK5M_to_1k/count_reg[8]_i_1_n_0
    SLICE_X0Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.342 r  CLK5M_to_1k/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.342    CLK5M_to_1k/count_reg[12]_i_1_n_0
    SLICE_X0Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.456 r  CLK5M_to_1k/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.456    CLK5M_to_1k/count_reg[16]_i_1_n_0
    SLICE_X0Y89          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.695 r  CLK5M_to_1k/count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     4.695    CLK5M_to_1k/count_reg[20]_i_1_n_5
    SLICE_X0Y89          FDRE                                         r  CLK5M_to_1k/count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    CLK100M_to_5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLK100M_to_5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLK100M_to_5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLK100M_to_5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLK100M_to_5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLK100M_to_5M/inst/clkout1_buf/O
                         net (fo=24, routed)          1.603   198.583    CLK5M_to_1k/clk_out1
    SLICE_X0Y89          FDRE                                         r  CLK5M_to_1k/count_reg[22]/C
                         clock pessimism              0.575   199.158    
                         clock uncertainty           -0.318   198.841    
    SLICE_X0Y89          FDRE (Setup_fdre_C_D)        0.062   198.903    CLK5M_to_1k/count_reg[22]
  -------------------------------------------------------------------
                         required time                        198.903    
                         arrival time                          -4.695    
  -------------------------------------------------------------------
                         slack                                194.208    

Slack (MET) :             194.224ns  (required time - arrival time)
  Source:                 CLK5M_to_1k/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLK5M_to_1k/count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.498ns  (logic 2.033ns (36.975%)  route 3.465ns (63.025%))
  Logic Levels:           9  (CARRY4=6 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 198.583 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.820ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100M_to_5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100M_to_5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK100M_to_5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK100M_to_5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK100M_to_5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK100M_to_5M/inst/clkout1_buf/O
                         net (fo=24, routed)          1.720    -0.820    CLK5M_to_1k/clk_out1
    SLICE_X0Y85          FDRE                                         r  CLK5M_to_1k/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.456    -0.364 f  CLK5M_to_1k/count_reg[4]/Q
                         net (fo=2, routed)           1.408     1.044    CLK5M_to_1k/count_reg[4]
    SLICE_X1Y84          LUT6 (Prop_lut6_I5_O)        0.124     1.168 r  CLK5M_to_1k/Count[3]_i_7/O
                         net (fo=2, routed)           0.414     1.582    CLK5M_to_1k/Count[3]_i_7_n_0
    SLICE_X1Y86          LUT6 (Prop_lut6_I4_O)        0.124     1.706 f  CLK5M_to_1k/count[0]_i_8/O
                         net (fo=22, routed)          0.960     2.666    CLK5M_to_1k/count[0]_i_8_n_0
    SLICE_X1Y88          LUT6 (Prop_lut6_I3_O)        0.124     2.790 r  CLK5M_to_1k/count[0]_i_2/O
                         net (fo=1, routed)           0.683     3.474    CLK5M_to_1k/count[0]_i_2_n_0
    SLICE_X0Y84          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     4.000 r  CLK5M_to_1k/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.000    CLK5M_to_1k/count_reg[0]_i_1_n_0
    SLICE_X0Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.114 r  CLK5M_to_1k/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.114    CLK5M_to_1k/count_reg[4]_i_1_n_0
    SLICE_X0Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.228 r  CLK5M_to_1k/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.228    CLK5M_to_1k/count_reg[8]_i_1_n_0
    SLICE_X0Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.342 r  CLK5M_to_1k/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.342    CLK5M_to_1k/count_reg[12]_i_1_n_0
    SLICE_X0Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.456 r  CLK5M_to_1k/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.456    CLK5M_to_1k/count_reg[16]_i_1_n_0
    SLICE_X0Y89          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     4.679 r  CLK5M_to_1k/count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.679    CLK5M_to_1k/count_reg[20]_i_1_n_7
    SLICE_X0Y89          FDRE                                         r  CLK5M_to_1k/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    CLK100M_to_5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLK100M_to_5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLK100M_to_5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLK100M_to_5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLK100M_to_5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLK100M_to_5M/inst/clkout1_buf/O
                         net (fo=24, routed)          1.603   198.583    CLK5M_to_1k/clk_out1
    SLICE_X0Y89          FDRE                                         r  CLK5M_to_1k/count_reg[20]/C
                         clock pessimism              0.575   199.158    
                         clock uncertainty           -0.318   198.841    
    SLICE_X0Y89          FDRE (Setup_fdre_C_D)        0.062   198.903    CLK5M_to_1k/count_reg[20]
  -------------------------------------------------------------------
                         required time                        198.903    
                         arrival time                          -4.679    
  -------------------------------------------------------------------
                         slack                                194.224    

Slack (MET) :             194.226ns  (required time - arrival time)
  Source:                 CLK5M_to_1k/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLK5M_to_1k/count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.495ns  (logic 2.030ns (36.940%)  route 3.465ns (63.060%))
  Logic Levels:           8  (CARRY4=5 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 198.582 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.820ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100M_to_5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100M_to_5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK100M_to_5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK100M_to_5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK100M_to_5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK100M_to_5M/inst/clkout1_buf/O
                         net (fo=24, routed)          1.720    -0.820    CLK5M_to_1k/clk_out1
    SLICE_X0Y85          FDRE                                         r  CLK5M_to_1k/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.456    -0.364 f  CLK5M_to_1k/count_reg[4]/Q
                         net (fo=2, routed)           1.408     1.044    CLK5M_to_1k/count_reg[4]
    SLICE_X1Y84          LUT6 (Prop_lut6_I5_O)        0.124     1.168 r  CLK5M_to_1k/Count[3]_i_7/O
                         net (fo=2, routed)           0.414     1.582    CLK5M_to_1k/Count[3]_i_7_n_0
    SLICE_X1Y86          LUT6 (Prop_lut6_I4_O)        0.124     1.706 f  CLK5M_to_1k/count[0]_i_8/O
                         net (fo=22, routed)          0.960     2.666    CLK5M_to_1k/count[0]_i_8_n_0
    SLICE_X1Y88          LUT6 (Prop_lut6_I3_O)        0.124     2.790 r  CLK5M_to_1k/count[0]_i_2/O
                         net (fo=1, routed)           0.683     3.474    CLK5M_to_1k/count[0]_i_2_n_0
    SLICE_X0Y84          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     4.000 r  CLK5M_to_1k/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.000    CLK5M_to_1k/count_reg[0]_i_1_n_0
    SLICE_X0Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.114 r  CLK5M_to_1k/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.114    CLK5M_to_1k/count_reg[4]_i_1_n_0
    SLICE_X0Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.228 r  CLK5M_to_1k/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.228    CLK5M_to_1k/count_reg[8]_i_1_n_0
    SLICE_X0Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.342 r  CLK5M_to_1k/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.342    CLK5M_to_1k/count_reg[12]_i_1_n_0
    SLICE_X0Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.676 r  CLK5M_to_1k/count_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.676    CLK5M_to_1k/count_reg[16]_i_1_n_6
    SLICE_X0Y88          FDRE                                         r  CLK5M_to_1k/count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    CLK100M_to_5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLK100M_to_5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLK100M_to_5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLK100M_to_5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLK100M_to_5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLK100M_to_5M/inst/clkout1_buf/O
                         net (fo=24, routed)          1.602   198.582    CLK5M_to_1k/clk_out1
    SLICE_X0Y88          FDRE                                         r  CLK5M_to_1k/count_reg[17]/C
                         clock pessimism              0.575   199.157    
                         clock uncertainty           -0.318   198.840    
    SLICE_X0Y88          FDRE (Setup_fdre_C_D)        0.062   198.902    CLK5M_to_1k/count_reg[17]
  -------------------------------------------------------------------
                         required time                        198.902    
                         arrival time                          -4.676    
  -------------------------------------------------------------------
                         slack                                194.226    

Slack (MET) :             194.247ns  (required time - arrival time)
  Source:                 CLK5M_to_1k/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLK5M_to_1k/count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.474ns  (logic 2.009ns (36.698%)  route 3.465ns (63.302%))
  Logic Levels:           8  (CARRY4=5 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 198.582 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.820ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100M_to_5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100M_to_5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK100M_to_5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK100M_to_5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK100M_to_5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK100M_to_5M/inst/clkout1_buf/O
                         net (fo=24, routed)          1.720    -0.820    CLK5M_to_1k/clk_out1
    SLICE_X0Y85          FDRE                                         r  CLK5M_to_1k/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.456    -0.364 f  CLK5M_to_1k/count_reg[4]/Q
                         net (fo=2, routed)           1.408     1.044    CLK5M_to_1k/count_reg[4]
    SLICE_X1Y84          LUT6 (Prop_lut6_I5_O)        0.124     1.168 r  CLK5M_to_1k/Count[3]_i_7/O
                         net (fo=2, routed)           0.414     1.582    CLK5M_to_1k/Count[3]_i_7_n_0
    SLICE_X1Y86          LUT6 (Prop_lut6_I4_O)        0.124     1.706 f  CLK5M_to_1k/count[0]_i_8/O
                         net (fo=22, routed)          0.960     2.666    CLK5M_to_1k/count[0]_i_8_n_0
    SLICE_X1Y88          LUT6 (Prop_lut6_I3_O)        0.124     2.790 r  CLK5M_to_1k/count[0]_i_2/O
                         net (fo=1, routed)           0.683     3.474    CLK5M_to_1k/count[0]_i_2_n_0
    SLICE_X0Y84          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     4.000 r  CLK5M_to_1k/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.000    CLK5M_to_1k/count_reg[0]_i_1_n_0
    SLICE_X0Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.114 r  CLK5M_to_1k/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.114    CLK5M_to_1k/count_reg[4]_i_1_n_0
    SLICE_X0Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.228 r  CLK5M_to_1k/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.228    CLK5M_to_1k/count_reg[8]_i_1_n_0
    SLICE_X0Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.342 r  CLK5M_to_1k/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.342    CLK5M_to_1k/count_reg[12]_i_1_n_0
    SLICE_X0Y88          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.655 r  CLK5M_to_1k/count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.655    CLK5M_to_1k/count_reg[16]_i_1_n_4
    SLICE_X0Y88          FDRE                                         r  CLK5M_to_1k/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    CLK100M_to_5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLK100M_to_5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLK100M_to_5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLK100M_to_5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLK100M_to_5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLK100M_to_5M/inst/clkout1_buf/O
                         net (fo=24, routed)          1.602   198.582    CLK5M_to_1k/clk_out1
    SLICE_X0Y88          FDRE                                         r  CLK5M_to_1k/count_reg[19]/C
                         clock pessimism              0.575   199.157    
                         clock uncertainty           -0.318   198.840    
    SLICE_X0Y88          FDRE (Setup_fdre_C_D)        0.062   198.902    CLK5M_to_1k/count_reg[19]
  -------------------------------------------------------------------
                         required time                        198.902    
                         arrival time                          -4.655    
  -------------------------------------------------------------------
                         slack                                194.247    

Slack (MET) :             194.321ns  (required time - arrival time)
  Source:                 CLK5M_to_1k/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLK5M_to_1k/count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.400ns  (logic 1.935ns (35.831%)  route 3.465ns (64.169%))
  Logic Levels:           8  (CARRY4=5 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 198.582 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.820ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100M_to_5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100M_to_5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK100M_to_5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK100M_to_5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK100M_to_5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK100M_to_5M/inst/clkout1_buf/O
                         net (fo=24, routed)          1.720    -0.820    CLK5M_to_1k/clk_out1
    SLICE_X0Y85          FDRE                                         r  CLK5M_to_1k/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.456    -0.364 f  CLK5M_to_1k/count_reg[4]/Q
                         net (fo=2, routed)           1.408     1.044    CLK5M_to_1k/count_reg[4]
    SLICE_X1Y84          LUT6 (Prop_lut6_I5_O)        0.124     1.168 r  CLK5M_to_1k/Count[3]_i_7/O
                         net (fo=2, routed)           0.414     1.582    CLK5M_to_1k/Count[3]_i_7_n_0
    SLICE_X1Y86          LUT6 (Prop_lut6_I4_O)        0.124     1.706 f  CLK5M_to_1k/count[0]_i_8/O
                         net (fo=22, routed)          0.960     2.666    CLK5M_to_1k/count[0]_i_8_n_0
    SLICE_X1Y88          LUT6 (Prop_lut6_I3_O)        0.124     2.790 r  CLK5M_to_1k/count[0]_i_2/O
                         net (fo=1, routed)           0.683     3.474    CLK5M_to_1k/count[0]_i_2_n_0
    SLICE_X0Y84          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     4.000 r  CLK5M_to_1k/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.000    CLK5M_to_1k/count_reg[0]_i_1_n_0
    SLICE_X0Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.114 r  CLK5M_to_1k/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.114    CLK5M_to_1k/count_reg[4]_i_1_n_0
    SLICE_X0Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.228 r  CLK5M_to_1k/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.228    CLK5M_to_1k/count_reg[8]_i_1_n_0
    SLICE_X0Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.342 r  CLK5M_to_1k/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.342    CLK5M_to_1k/count_reg[12]_i_1_n_0
    SLICE_X0Y88          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.581 r  CLK5M_to_1k/count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     4.581    CLK5M_to_1k/count_reg[16]_i_1_n_5
    SLICE_X0Y88          FDRE                                         r  CLK5M_to_1k/count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    CLK100M_to_5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLK100M_to_5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLK100M_to_5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLK100M_to_5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLK100M_to_5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLK100M_to_5M/inst/clkout1_buf/O
                         net (fo=24, routed)          1.602   198.582    CLK5M_to_1k/clk_out1
    SLICE_X0Y88          FDRE                                         r  CLK5M_to_1k/count_reg[18]/C
                         clock pessimism              0.575   199.157    
                         clock uncertainty           -0.318   198.840    
    SLICE_X0Y88          FDRE (Setup_fdre_C_D)        0.062   198.902    CLK5M_to_1k/count_reg[18]
  -------------------------------------------------------------------
                         required time                        198.902    
                         arrival time                          -4.581    
  -------------------------------------------------------------------
                         slack                                194.321    

Slack (MET) :             194.337ns  (required time - arrival time)
  Source:                 CLK5M_to_1k/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLK5M_to_1k/count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.384ns  (logic 1.919ns (35.640%)  route 3.465ns (64.360%))
  Logic Levels:           8  (CARRY4=5 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 198.582 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.820ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100M_to_5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100M_to_5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK100M_to_5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK100M_to_5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK100M_to_5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK100M_to_5M/inst/clkout1_buf/O
                         net (fo=24, routed)          1.720    -0.820    CLK5M_to_1k/clk_out1
    SLICE_X0Y85          FDRE                                         r  CLK5M_to_1k/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.456    -0.364 f  CLK5M_to_1k/count_reg[4]/Q
                         net (fo=2, routed)           1.408     1.044    CLK5M_to_1k/count_reg[4]
    SLICE_X1Y84          LUT6 (Prop_lut6_I5_O)        0.124     1.168 r  CLK5M_to_1k/Count[3]_i_7/O
                         net (fo=2, routed)           0.414     1.582    CLK5M_to_1k/Count[3]_i_7_n_0
    SLICE_X1Y86          LUT6 (Prop_lut6_I4_O)        0.124     1.706 f  CLK5M_to_1k/count[0]_i_8/O
                         net (fo=22, routed)          0.960     2.666    CLK5M_to_1k/count[0]_i_8_n_0
    SLICE_X1Y88          LUT6 (Prop_lut6_I3_O)        0.124     2.790 r  CLK5M_to_1k/count[0]_i_2/O
                         net (fo=1, routed)           0.683     3.474    CLK5M_to_1k/count[0]_i_2_n_0
    SLICE_X0Y84          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     4.000 r  CLK5M_to_1k/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.000    CLK5M_to_1k/count_reg[0]_i_1_n_0
    SLICE_X0Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.114 r  CLK5M_to_1k/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.114    CLK5M_to_1k/count_reg[4]_i_1_n_0
    SLICE_X0Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.228 r  CLK5M_to_1k/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.228    CLK5M_to_1k/count_reg[8]_i_1_n_0
    SLICE_X0Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.342 r  CLK5M_to_1k/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.342    CLK5M_to_1k/count_reg[12]_i_1_n_0
    SLICE_X0Y88          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     4.565 r  CLK5M_to_1k/count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.565    CLK5M_to_1k/count_reg[16]_i_1_n_7
    SLICE_X0Y88          FDRE                                         r  CLK5M_to_1k/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    CLK100M_to_5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLK100M_to_5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLK100M_to_5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLK100M_to_5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLK100M_to_5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLK100M_to_5M/inst/clkout1_buf/O
                         net (fo=24, routed)          1.602   198.582    CLK5M_to_1k/clk_out1
    SLICE_X0Y88          FDRE                                         r  CLK5M_to_1k/count_reg[16]/C
                         clock pessimism              0.575   199.157    
                         clock uncertainty           -0.318   198.840    
    SLICE_X0Y88          FDRE (Setup_fdre_C_D)        0.062   198.902    CLK5M_to_1k/count_reg[16]
  -------------------------------------------------------------------
                         required time                        198.902    
                         arrival time                          -4.565    
  -------------------------------------------------------------------
                         slack                                194.337    

Slack (MET) :             194.339ns  (required time - arrival time)
  Source:                 CLK5M_to_1k/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLK5M_to_1k/count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.381ns  (logic 1.916ns (35.604%)  route 3.465ns (64.396%))
  Logic Levels:           7  (CARRY4=4 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 198.581 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.820ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100M_to_5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100M_to_5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK100M_to_5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK100M_to_5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK100M_to_5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK100M_to_5M/inst/clkout1_buf/O
                         net (fo=24, routed)          1.720    -0.820    CLK5M_to_1k/clk_out1
    SLICE_X0Y85          FDRE                                         r  CLK5M_to_1k/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.456    -0.364 f  CLK5M_to_1k/count_reg[4]/Q
                         net (fo=2, routed)           1.408     1.044    CLK5M_to_1k/count_reg[4]
    SLICE_X1Y84          LUT6 (Prop_lut6_I5_O)        0.124     1.168 r  CLK5M_to_1k/Count[3]_i_7/O
                         net (fo=2, routed)           0.414     1.582    CLK5M_to_1k/Count[3]_i_7_n_0
    SLICE_X1Y86          LUT6 (Prop_lut6_I4_O)        0.124     1.706 f  CLK5M_to_1k/count[0]_i_8/O
                         net (fo=22, routed)          0.960     2.666    CLK5M_to_1k/count[0]_i_8_n_0
    SLICE_X1Y88          LUT6 (Prop_lut6_I3_O)        0.124     2.790 r  CLK5M_to_1k/count[0]_i_2/O
                         net (fo=1, routed)           0.683     3.474    CLK5M_to_1k/count[0]_i_2_n_0
    SLICE_X0Y84          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     4.000 r  CLK5M_to_1k/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.000    CLK5M_to_1k/count_reg[0]_i_1_n_0
    SLICE_X0Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.114 r  CLK5M_to_1k/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.114    CLK5M_to_1k/count_reg[4]_i_1_n_0
    SLICE_X0Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.228 r  CLK5M_to_1k/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.228    CLK5M_to_1k/count_reg[8]_i_1_n_0
    SLICE_X0Y87          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.562 r  CLK5M_to_1k/count_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.562    CLK5M_to_1k/count_reg[12]_i_1_n_6
    SLICE_X0Y87          FDRE                                         r  CLK5M_to_1k/count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    CLK100M_to_5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLK100M_to_5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLK100M_to_5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLK100M_to_5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLK100M_to_5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLK100M_to_5M/inst/clkout1_buf/O
                         net (fo=24, routed)          1.601   198.581    CLK5M_to_1k/clk_out1
    SLICE_X0Y87          FDRE                                         r  CLK5M_to_1k/count_reg[13]/C
                         clock pessimism              0.575   199.156    
                         clock uncertainty           -0.318   198.839    
    SLICE_X0Y87          FDRE (Setup_fdre_C_D)        0.062   198.901    CLK5M_to_1k/count_reg[13]
  -------------------------------------------------------------------
                         required time                        198.901    
                         arrival time                          -4.562    
  -------------------------------------------------------------------
                         slack                                194.339    

Slack (MET) :             194.360ns  (required time - arrival time)
  Source:                 CLK5M_to_1k/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLK5M_to_1k/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.360ns  (logic 1.895ns (35.352%)  route 3.465ns (64.648%))
  Logic Levels:           7  (CARRY4=4 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 198.581 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.820ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100M_to_5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100M_to_5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK100M_to_5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK100M_to_5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK100M_to_5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK100M_to_5M/inst/clkout1_buf/O
                         net (fo=24, routed)          1.720    -0.820    CLK5M_to_1k/clk_out1
    SLICE_X0Y85          FDRE                                         r  CLK5M_to_1k/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.456    -0.364 f  CLK5M_to_1k/count_reg[4]/Q
                         net (fo=2, routed)           1.408     1.044    CLK5M_to_1k/count_reg[4]
    SLICE_X1Y84          LUT6 (Prop_lut6_I5_O)        0.124     1.168 r  CLK5M_to_1k/Count[3]_i_7/O
                         net (fo=2, routed)           0.414     1.582    CLK5M_to_1k/Count[3]_i_7_n_0
    SLICE_X1Y86          LUT6 (Prop_lut6_I4_O)        0.124     1.706 f  CLK5M_to_1k/count[0]_i_8/O
                         net (fo=22, routed)          0.960     2.666    CLK5M_to_1k/count[0]_i_8_n_0
    SLICE_X1Y88          LUT6 (Prop_lut6_I3_O)        0.124     2.790 r  CLK5M_to_1k/count[0]_i_2/O
                         net (fo=1, routed)           0.683     3.474    CLK5M_to_1k/count[0]_i_2_n_0
    SLICE_X0Y84          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     4.000 r  CLK5M_to_1k/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.000    CLK5M_to_1k/count_reg[0]_i_1_n_0
    SLICE_X0Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.114 r  CLK5M_to_1k/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.114    CLK5M_to_1k/count_reg[4]_i_1_n_0
    SLICE_X0Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.228 r  CLK5M_to_1k/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.228    CLK5M_to_1k/count_reg[8]_i_1_n_0
    SLICE_X0Y87          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.541 r  CLK5M_to_1k/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.541    CLK5M_to_1k/count_reg[12]_i_1_n_4
    SLICE_X0Y87          FDRE                                         r  CLK5M_to_1k/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    CLK100M_to_5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLK100M_to_5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLK100M_to_5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLK100M_to_5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLK100M_to_5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLK100M_to_5M/inst/clkout1_buf/O
                         net (fo=24, routed)          1.601   198.581    CLK5M_to_1k/clk_out1
    SLICE_X0Y87          FDRE                                         r  CLK5M_to_1k/count_reg[15]/C
                         clock pessimism              0.575   199.156    
                         clock uncertainty           -0.318   198.839    
    SLICE_X0Y87          FDRE (Setup_fdre_C_D)        0.062   198.901    CLK5M_to_1k/count_reg[15]
  -------------------------------------------------------------------
                         required time                        198.901    
                         arrival time                          -4.541    
  -------------------------------------------------------------------
                         slack                                194.360    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 CLK5M_to_1k/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLK5M_to_1k/count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.605ns  (logic 0.252ns (41.625%)  route 0.353ns (58.375%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100M_to_5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100M_to_5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK100M_to_5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK100M_to_5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK100M_to_5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK100M_to_5M/inst/clkout1_buf/O
                         net (fo=24, routed)          0.602    -0.562    CLK5M_to_1k/clk_out1
    SLICE_X0Y88          FDRE                                         r  CLK5M_to_1k/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.141    -0.421 f  CLK5M_to_1k/count_reg[19]/Q
                         net (fo=6, routed)           0.353    -0.068    CLK5M_to_1k/count_reg[19]
    SLICE_X0Y89          LUT6 (Prop_lut6_I5_O)        0.045    -0.023 r  CLK5M_to_1k/count[20]_i_2/O
                         net (fo=1, routed)           0.000    -0.023    CLK5M_to_1k/count[20]_i_2_n_0
    SLICE_X0Y89          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.043 r  CLK5M_to_1k/count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.043    CLK5M_to_1k/count_reg[20]_i_1_n_5
    SLICE_X0Y89          FDRE                                         r  CLK5M_to_1k/count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100M_to_5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100M_to_5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK100M_to_5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK100M_to_5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK100M_to_5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK100M_to_5M/inst/clkout1_buf/O
                         net (fo=24, routed)          0.875    -0.798    CLK5M_to_1k/clk_out1
    SLICE_X0Y89          FDRE                                         r  CLK5M_to_1k/count_reg[22]/C
                         clock pessimism              0.252    -0.546    
                         clock uncertainty            0.318    -0.229    
    SLICE_X0Y89          FDRE (Hold_fdre_C_D)         0.105    -0.124    CLK5M_to_1k/count_reg[22]
  -------------------------------------------------------------------
                         required time                          0.124    
                         arrival time                           0.043    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 CLK5M_to_1k/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLK5M_to_1k/count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.608ns  (logic 0.252ns (41.442%)  route 0.356ns (58.558%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100M_to_5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100M_to_5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK100M_to_5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK100M_to_5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK100M_to_5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK100M_to_5M/inst/clkout1_buf/O
                         net (fo=24, routed)          0.602    -0.562    CLK5M_to_1k/clk_out1
    SLICE_X0Y88          FDRE                                         r  CLK5M_to_1k/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.141    -0.421 f  CLK5M_to_1k/count_reg[19]/Q
                         net (fo=6, routed)           0.356    -0.065    CLK5M_to_1k/count_reg[19]
    SLICE_X0Y88          LUT6 (Prop_lut6_I1_O)        0.045    -0.020 r  CLK5M_to_1k/count[16]_i_3/O
                         net (fo=1, routed)           0.000    -0.020    CLK5M_to_1k/count[16]_i_3_n_0
    SLICE_X0Y88          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.046 r  CLK5M_to_1k/count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.046    CLK5M_to_1k/count_reg[16]_i_1_n_5
    SLICE_X0Y88          FDRE                                         r  CLK5M_to_1k/count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100M_to_5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100M_to_5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK100M_to_5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK100M_to_5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK100M_to_5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK100M_to_5M/inst/clkout1_buf/O
                         net (fo=24, routed)          0.875    -0.798    CLK5M_to_1k/clk_out1
    SLICE_X0Y88          FDRE                                         r  CLK5M_to_1k/count_reg[18]/C
                         clock pessimism              0.236    -0.562    
                         clock uncertainty            0.318    -0.245    
    SLICE_X0Y88          FDRE (Hold_fdre_C_D)         0.105    -0.140    CLK5M_to_1k/count_reg[18]
  -------------------------------------------------------------------
                         required time                          0.140    
                         arrival time                           0.046    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 CLK5M_to_1k/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLK5M_to_1k/count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.638ns  (logic 0.285ns (44.643%)  route 0.353ns (55.357%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100M_to_5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100M_to_5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK100M_to_5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK100M_to_5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK100M_to_5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK100M_to_5M/inst/clkout1_buf/O
                         net (fo=24, routed)          0.602    -0.562    CLK5M_to_1k/clk_out1
    SLICE_X0Y88          FDRE                                         r  CLK5M_to_1k/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.141    -0.421 f  CLK5M_to_1k/count_reg[19]/Q
                         net (fo=6, routed)           0.353    -0.068    CLK5M_to_1k/count_reg[19]
    SLICE_X0Y89          LUT6 (Prop_lut6_I5_O)        0.045    -0.023 r  CLK5M_to_1k/count[20]_i_2/O
                         net (fo=1, routed)           0.000    -0.023    CLK5M_to_1k/count[20]_i_2_n_0
    SLICE_X0Y89          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.099     0.076 r  CLK5M_to_1k/count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.076    CLK5M_to_1k/count_reg[20]_i_1_n_4
    SLICE_X0Y89          FDRE                                         r  CLK5M_to_1k/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100M_to_5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100M_to_5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK100M_to_5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK100M_to_5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK100M_to_5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK100M_to_5M/inst/clkout1_buf/O
                         net (fo=24, routed)          0.875    -0.798    CLK5M_to_1k/clk_out1
    SLICE_X0Y89          FDRE                                         r  CLK5M_to_1k/count_reg[23]/C
                         clock pessimism              0.252    -0.546    
                         clock uncertainty            0.318    -0.229    
    SLICE_X0Y89          FDRE (Hold_fdre_C_D)         0.105    -0.124    CLK5M_to_1k/count_reg[23]
  -------------------------------------------------------------------
                         required time                          0.124    
                         arrival time                           0.076    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 CLK5M_to_1k/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLK5M_to_1k/count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.249ns (39.756%)  route 0.377ns (60.244%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100M_to_5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100M_to_5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK100M_to_5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK100M_to_5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK100M_to_5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK100M_to_5M/inst/clkout1_buf/O
                         net (fo=24, routed)          0.602    -0.562    CLK5M_to_1k/clk_out1
    SLICE_X0Y88          FDRE                                         r  CLK5M_to_1k/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  CLK5M_to_1k/count_reg[19]/Q
                         net (fo=6, routed)           0.377    -0.044    CLK5M_to_1k/count_reg[19]
    SLICE_X0Y88          LUT6 (Prop_lut6_I1_O)        0.045     0.001 r  CLK5M_to_1k/count[16]_i_2/O
                         net (fo=1, routed)           0.000     0.001    CLK5M_to_1k/count[16]_i_2_n_0
    SLICE_X0Y88          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.064 r  CLK5M_to_1k/count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.064    CLK5M_to_1k/count_reg[16]_i_1_n_4
    SLICE_X0Y88          FDRE                                         r  CLK5M_to_1k/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100M_to_5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100M_to_5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK100M_to_5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK100M_to_5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK100M_to_5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK100M_to_5M/inst/clkout1_buf/O
                         net (fo=24, routed)          0.875    -0.798    CLK5M_to_1k/clk_out1
    SLICE_X0Y88          FDRE                                         r  CLK5M_to_1k/count_reg[19]/C
                         clock pessimism              0.236    -0.562    
                         clock uncertainty            0.318    -0.245    
    SLICE_X0Y88          FDRE (Hold_fdre_C_D)         0.105    -0.140    CLK5M_to_1k/count_reg[19]
  -------------------------------------------------------------------
                         required time                          0.140    
                         arrival time                           0.064    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 CLK5M_to_1k/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLK5M_to_1k/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.627ns  (logic 0.256ns (40.842%)  route 0.371ns (59.158%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100M_to_5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100M_to_5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK100M_to_5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK100M_to_5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK100M_to_5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK100M_to_5M/inst/clkout1_buf/O
                         net (fo=24, routed)          0.600    -0.564    CLK5M_to_1k/clk_out1
    SLICE_X0Y86          FDRE                                         r  CLK5M_to_1k/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  CLK5M_to_1k/count_reg[8]/Q
                         net (fo=3, routed)           0.371    -0.052    CLK5M_to_1k/count_reg[8]
    SLICE_X0Y86          LUT6 (Prop_lut6_I0_O)        0.045    -0.007 r  CLK5M_to_1k/count[8]_i_5/O
                         net (fo=1, routed)           0.000    -0.007    CLK5M_to_1k/count[8]_i_5_n_0
    SLICE_X0Y86          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.063 r  CLK5M_to_1k/count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.063    CLK5M_to_1k/count_reg[8]_i_1_n_7
    SLICE_X0Y86          FDRE                                         r  CLK5M_to_1k/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100M_to_5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100M_to_5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK100M_to_5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK100M_to_5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK100M_to_5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK100M_to_5M/inst/clkout1_buf/O
                         net (fo=24, routed)          0.872    -0.801    CLK5M_to_1k/clk_out1
    SLICE_X0Y86          FDRE                                         r  CLK5M_to_1k/count_reg[8]/C
                         clock pessimism              0.237    -0.564    
                         clock uncertainty            0.318    -0.247    
    SLICE_X0Y86          FDRE (Hold_fdre_C_D)         0.105    -0.142    CLK5M_to_1k/count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.142    
                         arrival time                           0.063    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 CLK5M_to_1k/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLK5M_to_1k/count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.637ns  (logic 0.252ns (39.530%)  route 0.385ns (60.470%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100M_to_5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100M_to_5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK100M_to_5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK100M_to_5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK100M_to_5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK100M_to_5M/inst/clkout1_buf/O
                         net (fo=24, routed)          0.601    -0.563    CLK5M_to_1k/clk_out1
    SLICE_X0Y87          FDRE                                         r  CLK5M_to_1k/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  CLK5M_to_1k/count_reg[14]/Q
                         net (fo=3, routed)           0.385    -0.037    CLK5M_to_1k/count_reg[14]
    SLICE_X0Y87          LUT6 (Prop_lut6_I0_O)        0.045     0.008 r  CLK5M_to_1k/count[12]_i_3/O
                         net (fo=1, routed)           0.000     0.008    CLK5M_to_1k/count[12]_i_3_n_0
    SLICE_X0Y87          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.074 r  CLK5M_to_1k/count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.074    CLK5M_to_1k/count_reg[12]_i_1_n_5
    SLICE_X0Y87          FDRE                                         r  CLK5M_to_1k/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100M_to_5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100M_to_5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK100M_to_5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK100M_to_5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK100M_to_5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK100M_to_5M/inst/clkout1_buf/O
                         net (fo=24, routed)          0.873    -0.800    CLK5M_to_1k/clk_out1
    SLICE_X0Y87          FDRE                                         r  CLK5M_to_1k/count_reg[14]/C
                         clock pessimism              0.237    -0.563    
                         clock uncertainty            0.318    -0.246    
    SLICE_X0Y87          FDRE (Hold_fdre_C_D)         0.105    -0.141    CLK5M_to_1k/count_reg[14]
  -------------------------------------------------------------------
                         required time                          0.141    
                         arrival time                           0.074    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 CLK5M_to_1k/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLK5M_to_1k/count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.641ns  (logic 0.256ns (39.945%)  route 0.385ns (60.055%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100M_to_5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100M_to_5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK100M_to_5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK100M_to_5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK100M_to_5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK100M_to_5M/inst/clkout1_buf/O
                         net (fo=24, routed)          0.602    -0.562    CLK5M_to_1k/clk_out1
    SLICE_X0Y89          FDRE                                         r  CLK5M_to_1k/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDRE (Prop_fdre_C_Q)         0.141    -0.421 f  CLK5M_to_1k/count_reg[22]/Q
                         net (fo=4, routed)           0.385    -0.036    CLK5M_to_1k/count_reg[22]
    SLICE_X0Y89          LUT3 (Prop_lut3_I1_O)        0.045     0.009 r  CLK5M_to_1k/count[20]_i_4/O
                         net (fo=1, routed)           0.000     0.009    CLK5M_to_1k/count[20]_i_4_n_0
    SLICE_X0Y89          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.079 r  CLK5M_to_1k/count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.079    CLK5M_to_1k/count_reg[20]_i_1_n_7
    SLICE_X0Y89          FDRE                                         r  CLK5M_to_1k/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100M_to_5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100M_to_5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK100M_to_5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK100M_to_5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK100M_to_5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK100M_to_5M/inst/clkout1_buf/O
                         net (fo=24, routed)          0.875    -0.798    CLK5M_to_1k/clk_out1
    SLICE_X0Y89          FDRE                                         r  CLK5M_to_1k/count_reg[20]/C
                         clock pessimism              0.236    -0.562    
                         clock uncertainty            0.318    -0.245    
    SLICE_X0Y89          FDRE (Hold_fdre_C_D)         0.105    -0.140    CLK5M_to_1k/count_reg[20]
  -------------------------------------------------------------------
                         required time                          0.140    
                         arrival time                           0.079    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 CLK5M_to_1k/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLK5M_to_1k/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.659ns  (logic 0.294ns (44.629%)  route 0.365ns (55.371%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100M_to_5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100M_to_5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK100M_to_5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK100M_to_5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK100M_to_5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK100M_to_5M/inst/clkout1_buf/O
                         net (fo=24, routed)          0.602    -0.562    CLK5M_to_1k/clk_out1
    SLICE_X0Y88          FDRE                                         r  CLK5M_to_1k/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.141    -0.421 f  CLK5M_to_1k/count_reg[17]/Q
                         net (fo=3, routed)           0.160    -0.261    CLK5M_to_1k/count_reg[17]
    SLICE_X1Y87          LUT3 (Prop_lut3_I1_O)        0.045    -0.216 f  CLK5M_to_1k/count[0]_i_9/O
                         net (fo=22, routed)          0.205    -0.012    CLK5M_to_1k/count[0]_i_9_n_0
    SLICE_X0Y87          LUT6 (Prop_lut6_I4_O)        0.045     0.033 r  CLK5M_to_1k/count[12]_i_2/O
                         net (fo=1, routed)           0.000     0.033    CLK5M_to_1k/count[12]_i_2_n_0
    SLICE_X0Y87          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.096 r  CLK5M_to_1k/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.096    CLK5M_to_1k/count_reg[12]_i_1_n_4
    SLICE_X0Y87          FDRE                                         r  CLK5M_to_1k/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100M_to_5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100M_to_5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK100M_to_5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK100M_to_5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK100M_to_5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK100M_to_5M/inst/clkout1_buf/O
                         net (fo=24, routed)          0.873    -0.800    CLK5M_to_1k/clk_out1
    SLICE_X0Y87          FDRE                                         r  CLK5M_to_1k/count_reg[15]/C
                         clock pessimism              0.252    -0.548    
                         clock uncertainty            0.318    -0.231    
    SLICE_X0Y87          FDRE (Hold_fdre_C_D)         0.105    -0.126    CLK5M_to_1k/count_reg[15]
  -------------------------------------------------------------------
                         required time                          0.126    
                         arrival time                           0.096    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 CLK5M_to_1k/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLK5M_to_1k/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.647ns  (logic 0.249ns (38.462%)  route 0.398ns (61.538%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100M_to_5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100M_to_5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK100M_to_5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK100M_to_5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK100M_to_5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK100M_to_5M/inst/clkout1_buf/O
                         net (fo=24, routed)          0.600    -0.564    CLK5M_to_1k/clk_out1
    SLICE_X0Y85          FDRE                                         r  CLK5M_to_1k/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  CLK5M_to_1k/count_reg[7]/Q
                         net (fo=3, routed)           0.398    -0.025    CLK5M_to_1k/count_reg[7]
    SLICE_X0Y85          LUT6 (Prop_lut6_I0_O)        0.045     0.020 r  CLK5M_to_1k/count[4]_i_2/O
                         net (fo=1, routed)           0.000     0.020    CLK5M_to_1k/count[4]_i_2_n_0
    SLICE_X0Y85          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.083 r  CLK5M_to_1k/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.083    CLK5M_to_1k/count_reg[4]_i_1_n_4
    SLICE_X0Y85          FDRE                                         r  CLK5M_to_1k/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100M_to_5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100M_to_5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK100M_to_5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK100M_to_5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK100M_to_5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK100M_to_5M/inst/clkout1_buf/O
                         net (fo=24, routed)          0.872    -0.801    CLK5M_to_1k/clk_out1
    SLICE_X0Y85          FDRE                                         r  CLK5M_to_1k/count_reg[7]/C
                         clock pessimism              0.237    -0.564    
                         clock uncertainty            0.318    -0.247    
    SLICE_X0Y85          FDRE (Hold_fdre_C_D)         0.105    -0.142    CLK5M_to_1k/count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.142    
                         arrival time                           0.083    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 CLK5M_to_1k/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLK5M_to_1k/count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.662ns  (logic 0.251ns (37.932%)  route 0.411ns (62.068%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100M_to_5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100M_to_5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK100M_to_5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK100M_to_5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK100M_to_5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK100M_to_5M/inst/clkout1_buf/O
                         net (fo=24, routed)          0.600    -0.564    CLK5M_to_1k/clk_out1
    SLICE_X0Y86          FDRE                                         r  CLK5M_to_1k/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  CLK5M_to_1k/count_reg[9]/Q
                         net (fo=3, routed)           0.411    -0.013    CLK5M_to_1k/count_reg[9]
    SLICE_X0Y86          LUT6 (Prop_lut6_I0_O)        0.045     0.032 r  CLK5M_to_1k/count[8]_i_4/O
                         net (fo=1, routed)           0.000     0.032    CLK5M_to_1k/count[8]_i_4_n_0
    SLICE_X0Y86          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.097 r  CLK5M_to_1k/count_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.097    CLK5M_to_1k/count_reg[8]_i_1_n_6
    SLICE_X0Y86          FDRE                                         r  CLK5M_to_1k/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100M_to_5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100M_to_5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK100M_to_5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK100M_to_5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK100M_to_5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK100M_to_5M/inst/clkout1_buf/O
                         net (fo=24, routed)          0.872    -0.801    CLK5M_to_1k/clk_out1
    SLICE_X0Y86          FDRE                                         r  CLK5M_to_1k/count_reg[9]/C
                         clock pessimism              0.237    -0.564    
                         clock uncertainty            0.318    -0.247    
    SLICE_X0Y86          FDRE (Hold_fdre_C_D)         0.105    -0.142    CLK5M_to_1k/count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.142    
                         arrival time                           0.097    
  -------------------------------------------------------------------
                         slack                                  0.239    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack      194.113ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             194.113ns  (required time - arrival time)
  Source:                 CLK5M_to_1k/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLK5M_to_1k/count_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.609ns  (logic 2.144ns (38.222%)  route 3.465ns (61.778%))
  Logic Levels:           9  (CARRY4=6 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 198.583 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.820ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100M_to_5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100M_to_5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK100M_to_5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK100M_to_5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK100M_to_5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK100M_to_5M/inst/clkout1_buf/O
                         net (fo=24, routed)          1.720    -0.820    CLK5M_to_1k/clk_out1
    SLICE_X0Y85          FDRE                                         r  CLK5M_to_1k/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.456    -0.364 f  CLK5M_to_1k/count_reg[4]/Q
                         net (fo=2, routed)           1.408     1.044    CLK5M_to_1k/count_reg[4]
    SLICE_X1Y84          LUT6 (Prop_lut6_I5_O)        0.124     1.168 r  CLK5M_to_1k/Count[3]_i_7/O
                         net (fo=2, routed)           0.414     1.582    CLK5M_to_1k/Count[3]_i_7_n_0
    SLICE_X1Y86          LUT6 (Prop_lut6_I4_O)        0.124     1.706 f  CLK5M_to_1k/count[0]_i_8/O
                         net (fo=22, routed)          0.960     2.666    CLK5M_to_1k/count[0]_i_8_n_0
    SLICE_X1Y88          LUT6 (Prop_lut6_I3_O)        0.124     2.790 r  CLK5M_to_1k/count[0]_i_2/O
                         net (fo=1, routed)           0.683     3.474    CLK5M_to_1k/count[0]_i_2_n_0
    SLICE_X0Y84          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     4.000 r  CLK5M_to_1k/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.000    CLK5M_to_1k/count_reg[0]_i_1_n_0
    SLICE_X0Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.114 r  CLK5M_to_1k/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.114    CLK5M_to_1k/count_reg[4]_i_1_n_0
    SLICE_X0Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.228 r  CLK5M_to_1k/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.228    CLK5M_to_1k/count_reg[8]_i_1_n_0
    SLICE_X0Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.342 r  CLK5M_to_1k/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.342    CLK5M_to_1k/count_reg[12]_i_1_n_0
    SLICE_X0Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.456 r  CLK5M_to_1k/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.456    CLK5M_to_1k/count_reg[16]_i_1_n_0
    SLICE_X0Y89          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.790 r  CLK5M_to_1k/count_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.790    CLK5M_to_1k/count_reg[20]_i_1_n_6
    SLICE_X0Y89          FDRE                                         r  CLK5M_to_1k/count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    CLK100M_to_5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLK100M_to_5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLK100M_to_5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLK100M_to_5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLK100M_to_5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLK100M_to_5M/inst/clkout1_buf/O
                         net (fo=24, routed)          1.603   198.583    CLK5M_to_1k/clk_out1
    SLICE_X0Y89          FDRE                                         r  CLK5M_to_1k/count_reg[21]/C
                         clock pessimism              0.575   199.158    
                         clock uncertainty           -0.318   198.841    
    SLICE_X0Y89          FDRE (Setup_fdre_C_D)        0.062   198.903    CLK5M_to_1k/count_reg[21]
  -------------------------------------------------------------------
                         required time                        198.903    
                         arrival time                          -4.790    
  -------------------------------------------------------------------
                         slack                                194.113    

Slack (MET) :             194.134ns  (required time - arrival time)
  Source:                 CLK5M_to_1k/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLK5M_to_1k/count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.588ns  (logic 2.123ns (37.990%)  route 3.465ns (62.010%))
  Logic Levels:           9  (CARRY4=6 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 198.583 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.820ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100M_to_5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100M_to_5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK100M_to_5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK100M_to_5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK100M_to_5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK100M_to_5M/inst/clkout1_buf/O
                         net (fo=24, routed)          1.720    -0.820    CLK5M_to_1k/clk_out1
    SLICE_X0Y85          FDRE                                         r  CLK5M_to_1k/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.456    -0.364 f  CLK5M_to_1k/count_reg[4]/Q
                         net (fo=2, routed)           1.408     1.044    CLK5M_to_1k/count_reg[4]
    SLICE_X1Y84          LUT6 (Prop_lut6_I5_O)        0.124     1.168 r  CLK5M_to_1k/Count[3]_i_7/O
                         net (fo=2, routed)           0.414     1.582    CLK5M_to_1k/Count[3]_i_7_n_0
    SLICE_X1Y86          LUT6 (Prop_lut6_I4_O)        0.124     1.706 f  CLK5M_to_1k/count[0]_i_8/O
                         net (fo=22, routed)          0.960     2.666    CLK5M_to_1k/count[0]_i_8_n_0
    SLICE_X1Y88          LUT6 (Prop_lut6_I3_O)        0.124     2.790 r  CLK5M_to_1k/count[0]_i_2/O
                         net (fo=1, routed)           0.683     3.474    CLK5M_to_1k/count[0]_i_2_n_0
    SLICE_X0Y84          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     4.000 r  CLK5M_to_1k/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.000    CLK5M_to_1k/count_reg[0]_i_1_n_0
    SLICE_X0Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.114 r  CLK5M_to_1k/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.114    CLK5M_to_1k/count_reg[4]_i_1_n_0
    SLICE_X0Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.228 r  CLK5M_to_1k/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.228    CLK5M_to_1k/count_reg[8]_i_1_n_0
    SLICE_X0Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.342 r  CLK5M_to_1k/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.342    CLK5M_to_1k/count_reg[12]_i_1_n_0
    SLICE_X0Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.456 r  CLK5M_to_1k/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.456    CLK5M_to_1k/count_reg[16]_i_1_n_0
    SLICE_X0Y89          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.769 r  CLK5M_to_1k/count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.769    CLK5M_to_1k/count_reg[20]_i_1_n_4
    SLICE_X0Y89          FDRE                                         r  CLK5M_to_1k/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    CLK100M_to_5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLK100M_to_5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLK100M_to_5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLK100M_to_5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLK100M_to_5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLK100M_to_5M/inst/clkout1_buf/O
                         net (fo=24, routed)          1.603   198.583    CLK5M_to_1k/clk_out1
    SLICE_X0Y89          FDRE                                         r  CLK5M_to_1k/count_reg[23]/C
                         clock pessimism              0.575   199.158    
                         clock uncertainty           -0.318   198.841    
    SLICE_X0Y89          FDRE (Setup_fdre_C_D)        0.062   198.903    CLK5M_to_1k/count_reg[23]
  -------------------------------------------------------------------
                         required time                        198.903    
                         arrival time                          -4.769    
  -------------------------------------------------------------------
                         slack                                194.134    

Slack (MET) :             194.208ns  (required time - arrival time)
  Source:                 CLK5M_to_1k/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLK5M_to_1k/count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.514ns  (logic 2.049ns (37.158%)  route 3.465ns (62.842%))
  Logic Levels:           9  (CARRY4=6 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 198.583 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.820ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100M_to_5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100M_to_5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK100M_to_5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK100M_to_5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK100M_to_5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK100M_to_5M/inst/clkout1_buf/O
                         net (fo=24, routed)          1.720    -0.820    CLK5M_to_1k/clk_out1
    SLICE_X0Y85          FDRE                                         r  CLK5M_to_1k/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.456    -0.364 f  CLK5M_to_1k/count_reg[4]/Q
                         net (fo=2, routed)           1.408     1.044    CLK5M_to_1k/count_reg[4]
    SLICE_X1Y84          LUT6 (Prop_lut6_I5_O)        0.124     1.168 r  CLK5M_to_1k/Count[3]_i_7/O
                         net (fo=2, routed)           0.414     1.582    CLK5M_to_1k/Count[3]_i_7_n_0
    SLICE_X1Y86          LUT6 (Prop_lut6_I4_O)        0.124     1.706 f  CLK5M_to_1k/count[0]_i_8/O
                         net (fo=22, routed)          0.960     2.666    CLK5M_to_1k/count[0]_i_8_n_0
    SLICE_X1Y88          LUT6 (Prop_lut6_I3_O)        0.124     2.790 r  CLK5M_to_1k/count[0]_i_2/O
                         net (fo=1, routed)           0.683     3.474    CLK5M_to_1k/count[0]_i_2_n_0
    SLICE_X0Y84          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     4.000 r  CLK5M_to_1k/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.000    CLK5M_to_1k/count_reg[0]_i_1_n_0
    SLICE_X0Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.114 r  CLK5M_to_1k/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.114    CLK5M_to_1k/count_reg[4]_i_1_n_0
    SLICE_X0Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.228 r  CLK5M_to_1k/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.228    CLK5M_to_1k/count_reg[8]_i_1_n_0
    SLICE_X0Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.342 r  CLK5M_to_1k/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.342    CLK5M_to_1k/count_reg[12]_i_1_n_0
    SLICE_X0Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.456 r  CLK5M_to_1k/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.456    CLK5M_to_1k/count_reg[16]_i_1_n_0
    SLICE_X0Y89          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.695 r  CLK5M_to_1k/count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     4.695    CLK5M_to_1k/count_reg[20]_i_1_n_5
    SLICE_X0Y89          FDRE                                         r  CLK5M_to_1k/count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    CLK100M_to_5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLK100M_to_5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLK100M_to_5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLK100M_to_5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLK100M_to_5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLK100M_to_5M/inst/clkout1_buf/O
                         net (fo=24, routed)          1.603   198.583    CLK5M_to_1k/clk_out1
    SLICE_X0Y89          FDRE                                         r  CLK5M_to_1k/count_reg[22]/C
                         clock pessimism              0.575   199.158    
                         clock uncertainty           -0.318   198.841    
    SLICE_X0Y89          FDRE (Setup_fdre_C_D)        0.062   198.903    CLK5M_to_1k/count_reg[22]
  -------------------------------------------------------------------
                         required time                        198.903    
                         arrival time                          -4.695    
  -------------------------------------------------------------------
                         slack                                194.208    

Slack (MET) :             194.224ns  (required time - arrival time)
  Source:                 CLK5M_to_1k/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLK5M_to_1k/count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.498ns  (logic 2.033ns (36.975%)  route 3.465ns (63.025%))
  Logic Levels:           9  (CARRY4=6 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 198.583 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.820ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100M_to_5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100M_to_5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK100M_to_5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK100M_to_5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK100M_to_5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK100M_to_5M/inst/clkout1_buf/O
                         net (fo=24, routed)          1.720    -0.820    CLK5M_to_1k/clk_out1
    SLICE_X0Y85          FDRE                                         r  CLK5M_to_1k/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.456    -0.364 f  CLK5M_to_1k/count_reg[4]/Q
                         net (fo=2, routed)           1.408     1.044    CLK5M_to_1k/count_reg[4]
    SLICE_X1Y84          LUT6 (Prop_lut6_I5_O)        0.124     1.168 r  CLK5M_to_1k/Count[3]_i_7/O
                         net (fo=2, routed)           0.414     1.582    CLK5M_to_1k/Count[3]_i_7_n_0
    SLICE_X1Y86          LUT6 (Prop_lut6_I4_O)        0.124     1.706 f  CLK5M_to_1k/count[0]_i_8/O
                         net (fo=22, routed)          0.960     2.666    CLK5M_to_1k/count[0]_i_8_n_0
    SLICE_X1Y88          LUT6 (Prop_lut6_I3_O)        0.124     2.790 r  CLK5M_to_1k/count[0]_i_2/O
                         net (fo=1, routed)           0.683     3.474    CLK5M_to_1k/count[0]_i_2_n_0
    SLICE_X0Y84          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     4.000 r  CLK5M_to_1k/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.000    CLK5M_to_1k/count_reg[0]_i_1_n_0
    SLICE_X0Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.114 r  CLK5M_to_1k/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.114    CLK5M_to_1k/count_reg[4]_i_1_n_0
    SLICE_X0Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.228 r  CLK5M_to_1k/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.228    CLK5M_to_1k/count_reg[8]_i_1_n_0
    SLICE_X0Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.342 r  CLK5M_to_1k/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.342    CLK5M_to_1k/count_reg[12]_i_1_n_0
    SLICE_X0Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.456 r  CLK5M_to_1k/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.456    CLK5M_to_1k/count_reg[16]_i_1_n_0
    SLICE_X0Y89          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     4.679 r  CLK5M_to_1k/count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.679    CLK5M_to_1k/count_reg[20]_i_1_n_7
    SLICE_X0Y89          FDRE                                         r  CLK5M_to_1k/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    CLK100M_to_5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLK100M_to_5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLK100M_to_5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLK100M_to_5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLK100M_to_5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLK100M_to_5M/inst/clkout1_buf/O
                         net (fo=24, routed)          1.603   198.583    CLK5M_to_1k/clk_out1
    SLICE_X0Y89          FDRE                                         r  CLK5M_to_1k/count_reg[20]/C
                         clock pessimism              0.575   199.158    
                         clock uncertainty           -0.318   198.841    
    SLICE_X0Y89          FDRE (Setup_fdre_C_D)        0.062   198.903    CLK5M_to_1k/count_reg[20]
  -------------------------------------------------------------------
                         required time                        198.903    
                         arrival time                          -4.679    
  -------------------------------------------------------------------
                         slack                                194.224    

Slack (MET) :             194.226ns  (required time - arrival time)
  Source:                 CLK5M_to_1k/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLK5M_to_1k/count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.495ns  (logic 2.030ns (36.940%)  route 3.465ns (63.060%))
  Logic Levels:           8  (CARRY4=5 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 198.582 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.820ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100M_to_5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100M_to_5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK100M_to_5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK100M_to_5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK100M_to_5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK100M_to_5M/inst/clkout1_buf/O
                         net (fo=24, routed)          1.720    -0.820    CLK5M_to_1k/clk_out1
    SLICE_X0Y85          FDRE                                         r  CLK5M_to_1k/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.456    -0.364 f  CLK5M_to_1k/count_reg[4]/Q
                         net (fo=2, routed)           1.408     1.044    CLK5M_to_1k/count_reg[4]
    SLICE_X1Y84          LUT6 (Prop_lut6_I5_O)        0.124     1.168 r  CLK5M_to_1k/Count[3]_i_7/O
                         net (fo=2, routed)           0.414     1.582    CLK5M_to_1k/Count[3]_i_7_n_0
    SLICE_X1Y86          LUT6 (Prop_lut6_I4_O)        0.124     1.706 f  CLK5M_to_1k/count[0]_i_8/O
                         net (fo=22, routed)          0.960     2.666    CLK5M_to_1k/count[0]_i_8_n_0
    SLICE_X1Y88          LUT6 (Prop_lut6_I3_O)        0.124     2.790 r  CLK5M_to_1k/count[0]_i_2/O
                         net (fo=1, routed)           0.683     3.474    CLK5M_to_1k/count[0]_i_2_n_0
    SLICE_X0Y84          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     4.000 r  CLK5M_to_1k/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.000    CLK5M_to_1k/count_reg[0]_i_1_n_0
    SLICE_X0Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.114 r  CLK5M_to_1k/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.114    CLK5M_to_1k/count_reg[4]_i_1_n_0
    SLICE_X0Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.228 r  CLK5M_to_1k/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.228    CLK5M_to_1k/count_reg[8]_i_1_n_0
    SLICE_X0Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.342 r  CLK5M_to_1k/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.342    CLK5M_to_1k/count_reg[12]_i_1_n_0
    SLICE_X0Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.676 r  CLK5M_to_1k/count_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.676    CLK5M_to_1k/count_reg[16]_i_1_n_6
    SLICE_X0Y88          FDRE                                         r  CLK5M_to_1k/count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    CLK100M_to_5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLK100M_to_5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLK100M_to_5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLK100M_to_5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLK100M_to_5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLK100M_to_5M/inst/clkout1_buf/O
                         net (fo=24, routed)          1.602   198.582    CLK5M_to_1k/clk_out1
    SLICE_X0Y88          FDRE                                         r  CLK5M_to_1k/count_reg[17]/C
                         clock pessimism              0.575   199.157    
                         clock uncertainty           -0.318   198.840    
    SLICE_X0Y88          FDRE (Setup_fdre_C_D)        0.062   198.902    CLK5M_to_1k/count_reg[17]
  -------------------------------------------------------------------
                         required time                        198.902    
                         arrival time                          -4.676    
  -------------------------------------------------------------------
                         slack                                194.226    

Slack (MET) :             194.247ns  (required time - arrival time)
  Source:                 CLK5M_to_1k/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLK5M_to_1k/count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.474ns  (logic 2.009ns (36.698%)  route 3.465ns (63.302%))
  Logic Levels:           8  (CARRY4=5 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 198.582 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.820ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100M_to_5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100M_to_5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK100M_to_5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK100M_to_5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK100M_to_5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK100M_to_5M/inst/clkout1_buf/O
                         net (fo=24, routed)          1.720    -0.820    CLK5M_to_1k/clk_out1
    SLICE_X0Y85          FDRE                                         r  CLK5M_to_1k/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.456    -0.364 f  CLK5M_to_1k/count_reg[4]/Q
                         net (fo=2, routed)           1.408     1.044    CLK5M_to_1k/count_reg[4]
    SLICE_X1Y84          LUT6 (Prop_lut6_I5_O)        0.124     1.168 r  CLK5M_to_1k/Count[3]_i_7/O
                         net (fo=2, routed)           0.414     1.582    CLK5M_to_1k/Count[3]_i_7_n_0
    SLICE_X1Y86          LUT6 (Prop_lut6_I4_O)        0.124     1.706 f  CLK5M_to_1k/count[0]_i_8/O
                         net (fo=22, routed)          0.960     2.666    CLK5M_to_1k/count[0]_i_8_n_0
    SLICE_X1Y88          LUT6 (Prop_lut6_I3_O)        0.124     2.790 r  CLK5M_to_1k/count[0]_i_2/O
                         net (fo=1, routed)           0.683     3.474    CLK5M_to_1k/count[0]_i_2_n_0
    SLICE_X0Y84          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     4.000 r  CLK5M_to_1k/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.000    CLK5M_to_1k/count_reg[0]_i_1_n_0
    SLICE_X0Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.114 r  CLK5M_to_1k/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.114    CLK5M_to_1k/count_reg[4]_i_1_n_0
    SLICE_X0Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.228 r  CLK5M_to_1k/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.228    CLK5M_to_1k/count_reg[8]_i_1_n_0
    SLICE_X0Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.342 r  CLK5M_to_1k/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.342    CLK5M_to_1k/count_reg[12]_i_1_n_0
    SLICE_X0Y88          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.655 r  CLK5M_to_1k/count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.655    CLK5M_to_1k/count_reg[16]_i_1_n_4
    SLICE_X0Y88          FDRE                                         r  CLK5M_to_1k/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    CLK100M_to_5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLK100M_to_5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLK100M_to_5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLK100M_to_5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLK100M_to_5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLK100M_to_5M/inst/clkout1_buf/O
                         net (fo=24, routed)          1.602   198.582    CLK5M_to_1k/clk_out1
    SLICE_X0Y88          FDRE                                         r  CLK5M_to_1k/count_reg[19]/C
                         clock pessimism              0.575   199.157    
                         clock uncertainty           -0.318   198.840    
    SLICE_X0Y88          FDRE (Setup_fdre_C_D)        0.062   198.902    CLK5M_to_1k/count_reg[19]
  -------------------------------------------------------------------
                         required time                        198.902    
                         arrival time                          -4.655    
  -------------------------------------------------------------------
                         slack                                194.247    

Slack (MET) :             194.321ns  (required time - arrival time)
  Source:                 CLK5M_to_1k/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLK5M_to_1k/count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.400ns  (logic 1.935ns (35.831%)  route 3.465ns (64.169%))
  Logic Levels:           8  (CARRY4=5 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 198.582 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.820ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100M_to_5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100M_to_5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK100M_to_5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK100M_to_5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK100M_to_5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK100M_to_5M/inst/clkout1_buf/O
                         net (fo=24, routed)          1.720    -0.820    CLK5M_to_1k/clk_out1
    SLICE_X0Y85          FDRE                                         r  CLK5M_to_1k/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.456    -0.364 f  CLK5M_to_1k/count_reg[4]/Q
                         net (fo=2, routed)           1.408     1.044    CLK5M_to_1k/count_reg[4]
    SLICE_X1Y84          LUT6 (Prop_lut6_I5_O)        0.124     1.168 r  CLK5M_to_1k/Count[3]_i_7/O
                         net (fo=2, routed)           0.414     1.582    CLK5M_to_1k/Count[3]_i_7_n_0
    SLICE_X1Y86          LUT6 (Prop_lut6_I4_O)        0.124     1.706 f  CLK5M_to_1k/count[0]_i_8/O
                         net (fo=22, routed)          0.960     2.666    CLK5M_to_1k/count[0]_i_8_n_0
    SLICE_X1Y88          LUT6 (Prop_lut6_I3_O)        0.124     2.790 r  CLK5M_to_1k/count[0]_i_2/O
                         net (fo=1, routed)           0.683     3.474    CLK5M_to_1k/count[0]_i_2_n_0
    SLICE_X0Y84          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     4.000 r  CLK5M_to_1k/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.000    CLK5M_to_1k/count_reg[0]_i_1_n_0
    SLICE_X0Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.114 r  CLK5M_to_1k/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.114    CLK5M_to_1k/count_reg[4]_i_1_n_0
    SLICE_X0Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.228 r  CLK5M_to_1k/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.228    CLK5M_to_1k/count_reg[8]_i_1_n_0
    SLICE_X0Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.342 r  CLK5M_to_1k/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.342    CLK5M_to_1k/count_reg[12]_i_1_n_0
    SLICE_X0Y88          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.581 r  CLK5M_to_1k/count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     4.581    CLK5M_to_1k/count_reg[16]_i_1_n_5
    SLICE_X0Y88          FDRE                                         r  CLK5M_to_1k/count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    CLK100M_to_5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLK100M_to_5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLK100M_to_5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLK100M_to_5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLK100M_to_5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLK100M_to_5M/inst/clkout1_buf/O
                         net (fo=24, routed)          1.602   198.582    CLK5M_to_1k/clk_out1
    SLICE_X0Y88          FDRE                                         r  CLK5M_to_1k/count_reg[18]/C
                         clock pessimism              0.575   199.157    
                         clock uncertainty           -0.318   198.840    
    SLICE_X0Y88          FDRE (Setup_fdre_C_D)        0.062   198.902    CLK5M_to_1k/count_reg[18]
  -------------------------------------------------------------------
                         required time                        198.902    
                         arrival time                          -4.581    
  -------------------------------------------------------------------
                         slack                                194.321    

Slack (MET) :             194.337ns  (required time - arrival time)
  Source:                 CLK5M_to_1k/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLK5M_to_1k/count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.384ns  (logic 1.919ns (35.640%)  route 3.465ns (64.360%))
  Logic Levels:           8  (CARRY4=5 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 198.582 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.820ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100M_to_5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100M_to_5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK100M_to_5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK100M_to_5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK100M_to_5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK100M_to_5M/inst/clkout1_buf/O
                         net (fo=24, routed)          1.720    -0.820    CLK5M_to_1k/clk_out1
    SLICE_X0Y85          FDRE                                         r  CLK5M_to_1k/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.456    -0.364 f  CLK5M_to_1k/count_reg[4]/Q
                         net (fo=2, routed)           1.408     1.044    CLK5M_to_1k/count_reg[4]
    SLICE_X1Y84          LUT6 (Prop_lut6_I5_O)        0.124     1.168 r  CLK5M_to_1k/Count[3]_i_7/O
                         net (fo=2, routed)           0.414     1.582    CLK5M_to_1k/Count[3]_i_7_n_0
    SLICE_X1Y86          LUT6 (Prop_lut6_I4_O)        0.124     1.706 f  CLK5M_to_1k/count[0]_i_8/O
                         net (fo=22, routed)          0.960     2.666    CLK5M_to_1k/count[0]_i_8_n_0
    SLICE_X1Y88          LUT6 (Prop_lut6_I3_O)        0.124     2.790 r  CLK5M_to_1k/count[0]_i_2/O
                         net (fo=1, routed)           0.683     3.474    CLK5M_to_1k/count[0]_i_2_n_0
    SLICE_X0Y84          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     4.000 r  CLK5M_to_1k/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.000    CLK5M_to_1k/count_reg[0]_i_1_n_0
    SLICE_X0Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.114 r  CLK5M_to_1k/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.114    CLK5M_to_1k/count_reg[4]_i_1_n_0
    SLICE_X0Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.228 r  CLK5M_to_1k/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.228    CLK5M_to_1k/count_reg[8]_i_1_n_0
    SLICE_X0Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.342 r  CLK5M_to_1k/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.342    CLK5M_to_1k/count_reg[12]_i_1_n_0
    SLICE_X0Y88          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     4.565 r  CLK5M_to_1k/count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.565    CLK5M_to_1k/count_reg[16]_i_1_n_7
    SLICE_X0Y88          FDRE                                         r  CLK5M_to_1k/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    CLK100M_to_5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLK100M_to_5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLK100M_to_5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLK100M_to_5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLK100M_to_5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLK100M_to_5M/inst/clkout1_buf/O
                         net (fo=24, routed)          1.602   198.582    CLK5M_to_1k/clk_out1
    SLICE_X0Y88          FDRE                                         r  CLK5M_to_1k/count_reg[16]/C
                         clock pessimism              0.575   199.157    
                         clock uncertainty           -0.318   198.840    
    SLICE_X0Y88          FDRE (Setup_fdre_C_D)        0.062   198.902    CLK5M_to_1k/count_reg[16]
  -------------------------------------------------------------------
                         required time                        198.902    
                         arrival time                          -4.565    
  -------------------------------------------------------------------
                         slack                                194.337    

Slack (MET) :             194.339ns  (required time - arrival time)
  Source:                 CLK5M_to_1k/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLK5M_to_1k/count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.381ns  (logic 1.916ns (35.604%)  route 3.465ns (64.396%))
  Logic Levels:           7  (CARRY4=4 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 198.581 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.820ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100M_to_5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100M_to_5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK100M_to_5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK100M_to_5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK100M_to_5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK100M_to_5M/inst/clkout1_buf/O
                         net (fo=24, routed)          1.720    -0.820    CLK5M_to_1k/clk_out1
    SLICE_X0Y85          FDRE                                         r  CLK5M_to_1k/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.456    -0.364 f  CLK5M_to_1k/count_reg[4]/Q
                         net (fo=2, routed)           1.408     1.044    CLK5M_to_1k/count_reg[4]
    SLICE_X1Y84          LUT6 (Prop_lut6_I5_O)        0.124     1.168 r  CLK5M_to_1k/Count[3]_i_7/O
                         net (fo=2, routed)           0.414     1.582    CLK5M_to_1k/Count[3]_i_7_n_0
    SLICE_X1Y86          LUT6 (Prop_lut6_I4_O)        0.124     1.706 f  CLK5M_to_1k/count[0]_i_8/O
                         net (fo=22, routed)          0.960     2.666    CLK5M_to_1k/count[0]_i_8_n_0
    SLICE_X1Y88          LUT6 (Prop_lut6_I3_O)        0.124     2.790 r  CLK5M_to_1k/count[0]_i_2/O
                         net (fo=1, routed)           0.683     3.474    CLK5M_to_1k/count[0]_i_2_n_0
    SLICE_X0Y84          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     4.000 r  CLK5M_to_1k/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.000    CLK5M_to_1k/count_reg[0]_i_1_n_0
    SLICE_X0Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.114 r  CLK5M_to_1k/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.114    CLK5M_to_1k/count_reg[4]_i_1_n_0
    SLICE_X0Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.228 r  CLK5M_to_1k/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.228    CLK5M_to_1k/count_reg[8]_i_1_n_0
    SLICE_X0Y87          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.562 r  CLK5M_to_1k/count_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.562    CLK5M_to_1k/count_reg[12]_i_1_n_6
    SLICE_X0Y87          FDRE                                         r  CLK5M_to_1k/count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    CLK100M_to_5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLK100M_to_5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLK100M_to_5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLK100M_to_5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLK100M_to_5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLK100M_to_5M/inst/clkout1_buf/O
                         net (fo=24, routed)          1.601   198.581    CLK5M_to_1k/clk_out1
    SLICE_X0Y87          FDRE                                         r  CLK5M_to_1k/count_reg[13]/C
                         clock pessimism              0.575   199.156    
                         clock uncertainty           -0.318   198.839    
    SLICE_X0Y87          FDRE (Setup_fdre_C_D)        0.062   198.901    CLK5M_to_1k/count_reg[13]
  -------------------------------------------------------------------
                         required time                        198.901    
                         arrival time                          -4.562    
  -------------------------------------------------------------------
                         slack                                194.339    

Slack (MET) :             194.360ns  (required time - arrival time)
  Source:                 CLK5M_to_1k/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLK5M_to_1k/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.360ns  (logic 1.895ns (35.352%)  route 3.465ns (64.648%))
  Logic Levels:           7  (CARRY4=4 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 198.581 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.820ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100M_to_5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100M_to_5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK100M_to_5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK100M_to_5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK100M_to_5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK100M_to_5M/inst/clkout1_buf/O
                         net (fo=24, routed)          1.720    -0.820    CLK5M_to_1k/clk_out1
    SLICE_X0Y85          FDRE                                         r  CLK5M_to_1k/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.456    -0.364 f  CLK5M_to_1k/count_reg[4]/Q
                         net (fo=2, routed)           1.408     1.044    CLK5M_to_1k/count_reg[4]
    SLICE_X1Y84          LUT6 (Prop_lut6_I5_O)        0.124     1.168 r  CLK5M_to_1k/Count[3]_i_7/O
                         net (fo=2, routed)           0.414     1.582    CLK5M_to_1k/Count[3]_i_7_n_0
    SLICE_X1Y86          LUT6 (Prop_lut6_I4_O)        0.124     1.706 f  CLK5M_to_1k/count[0]_i_8/O
                         net (fo=22, routed)          0.960     2.666    CLK5M_to_1k/count[0]_i_8_n_0
    SLICE_X1Y88          LUT6 (Prop_lut6_I3_O)        0.124     2.790 r  CLK5M_to_1k/count[0]_i_2/O
                         net (fo=1, routed)           0.683     3.474    CLK5M_to_1k/count[0]_i_2_n_0
    SLICE_X0Y84          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     4.000 r  CLK5M_to_1k/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.000    CLK5M_to_1k/count_reg[0]_i_1_n_0
    SLICE_X0Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.114 r  CLK5M_to_1k/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.114    CLK5M_to_1k/count_reg[4]_i_1_n_0
    SLICE_X0Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.228 r  CLK5M_to_1k/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.228    CLK5M_to_1k/count_reg[8]_i_1_n_0
    SLICE_X0Y87          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.541 r  CLK5M_to_1k/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.541    CLK5M_to_1k/count_reg[12]_i_1_n_4
    SLICE_X0Y87          FDRE                                         r  CLK5M_to_1k/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    CLK100M_to_5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLK100M_to_5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLK100M_to_5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLK100M_to_5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLK100M_to_5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLK100M_to_5M/inst/clkout1_buf/O
                         net (fo=24, routed)          1.601   198.581    CLK5M_to_1k/clk_out1
    SLICE_X0Y87          FDRE                                         r  CLK5M_to_1k/count_reg[15]/C
                         clock pessimism              0.575   199.156    
                         clock uncertainty           -0.318   198.839    
    SLICE_X0Y87          FDRE (Setup_fdre_C_D)        0.062   198.901    CLK5M_to_1k/count_reg[15]
  -------------------------------------------------------------------
                         required time                        198.901    
                         arrival time                          -4.541    
  -------------------------------------------------------------------
                         slack                                194.360    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 CLK5M_to_1k/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLK5M_to_1k/count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.605ns  (logic 0.252ns (41.625%)  route 0.353ns (58.375%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100M_to_5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100M_to_5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK100M_to_5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK100M_to_5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK100M_to_5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK100M_to_5M/inst/clkout1_buf/O
                         net (fo=24, routed)          0.602    -0.562    CLK5M_to_1k/clk_out1
    SLICE_X0Y88          FDRE                                         r  CLK5M_to_1k/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.141    -0.421 f  CLK5M_to_1k/count_reg[19]/Q
                         net (fo=6, routed)           0.353    -0.068    CLK5M_to_1k/count_reg[19]
    SLICE_X0Y89          LUT6 (Prop_lut6_I5_O)        0.045    -0.023 r  CLK5M_to_1k/count[20]_i_2/O
                         net (fo=1, routed)           0.000    -0.023    CLK5M_to_1k/count[20]_i_2_n_0
    SLICE_X0Y89          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.043 r  CLK5M_to_1k/count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.043    CLK5M_to_1k/count_reg[20]_i_1_n_5
    SLICE_X0Y89          FDRE                                         r  CLK5M_to_1k/count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100M_to_5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100M_to_5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK100M_to_5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK100M_to_5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK100M_to_5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK100M_to_5M/inst/clkout1_buf/O
                         net (fo=24, routed)          0.875    -0.798    CLK5M_to_1k/clk_out1
    SLICE_X0Y89          FDRE                                         r  CLK5M_to_1k/count_reg[22]/C
                         clock pessimism              0.252    -0.546    
                         clock uncertainty            0.318    -0.229    
    SLICE_X0Y89          FDRE (Hold_fdre_C_D)         0.105    -0.124    CLK5M_to_1k/count_reg[22]
  -------------------------------------------------------------------
                         required time                          0.124    
                         arrival time                           0.043    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 CLK5M_to_1k/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLK5M_to_1k/count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.608ns  (logic 0.252ns (41.442%)  route 0.356ns (58.558%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100M_to_5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100M_to_5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK100M_to_5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK100M_to_5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK100M_to_5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK100M_to_5M/inst/clkout1_buf/O
                         net (fo=24, routed)          0.602    -0.562    CLK5M_to_1k/clk_out1
    SLICE_X0Y88          FDRE                                         r  CLK5M_to_1k/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.141    -0.421 f  CLK5M_to_1k/count_reg[19]/Q
                         net (fo=6, routed)           0.356    -0.065    CLK5M_to_1k/count_reg[19]
    SLICE_X0Y88          LUT6 (Prop_lut6_I1_O)        0.045    -0.020 r  CLK5M_to_1k/count[16]_i_3/O
                         net (fo=1, routed)           0.000    -0.020    CLK5M_to_1k/count[16]_i_3_n_0
    SLICE_X0Y88          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.046 r  CLK5M_to_1k/count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.046    CLK5M_to_1k/count_reg[16]_i_1_n_5
    SLICE_X0Y88          FDRE                                         r  CLK5M_to_1k/count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100M_to_5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100M_to_5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK100M_to_5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK100M_to_5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK100M_to_5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK100M_to_5M/inst/clkout1_buf/O
                         net (fo=24, routed)          0.875    -0.798    CLK5M_to_1k/clk_out1
    SLICE_X0Y88          FDRE                                         r  CLK5M_to_1k/count_reg[18]/C
                         clock pessimism              0.236    -0.562    
                         clock uncertainty            0.318    -0.245    
    SLICE_X0Y88          FDRE (Hold_fdre_C_D)         0.105    -0.140    CLK5M_to_1k/count_reg[18]
  -------------------------------------------------------------------
                         required time                          0.140    
                         arrival time                           0.046    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 CLK5M_to_1k/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLK5M_to_1k/count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.638ns  (logic 0.285ns (44.643%)  route 0.353ns (55.357%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100M_to_5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100M_to_5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK100M_to_5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK100M_to_5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK100M_to_5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK100M_to_5M/inst/clkout1_buf/O
                         net (fo=24, routed)          0.602    -0.562    CLK5M_to_1k/clk_out1
    SLICE_X0Y88          FDRE                                         r  CLK5M_to_1k/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.141    -0.421 f  CLK5M_to_1k/count_reg[19]/Q
                         net (fo=6, routed)           0.353    -0.068    CLK5M_to_1k/count_reg[19]
    SLICE_X0Y89          LUT6 (Prop_lut6_I5_O)        0.045    -0.023 r  CLK5M_to_1k/count[20]_i_2/O
                         net (fo=1, routed)           0.000    -0.023    CLK5M_to_1k/count[20]_i_2_n_0
    SLICE_X0Y89          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.099     0.076 r  CLK5M_to_1k/count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.076    CLK5M_to_1k/count_reg[20]_i_1_n_4
    SLICE_X0Y89          FDRE                                         r  CLK5M_to_1k/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100M_to_5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100M_to_5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK100M_to_5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK100M_to_5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK100M_to_5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK100M_to_5M/inst/clkout1_buf/O
                         net (fo=24, routed)          0.875    -0.798    CLK5M_to_1k/clk_out1
    SLICE_X0Y89          FDRE                                         r  CLK5M_to_1k/count_reg[23]/C
                         clock pessimism              0.252    -0.546    
                         clock uncertainty            0.318    -0.229    
    SLICE_X0Y89          FDRE (Hold_fdre_C_D)         0.105    -0.124    CLK5M_to_1k/count_reg[23]
  -------------------------------------------------------------------
                         required time                          0.124    
                         arrival time                           0.076    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 CLK5M_to_1k/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLK5M_to_1k/count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.249ns (39.756%)  route 0.377ns (60.244%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100M_to_5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100M_to_5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK100M_to_5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK100M_to_5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK100M_to_5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK100M_to_5M/inst/clkout1_buf/O
                         net (fo=24, routed)          0.602    -0.562    CLK5M_to_1k/clk_out1
    SLICE_X0Y88          FDRE                                         r  CLK5M_to_1k/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  CLK5M_to_1k/count_reg[19]/Q
                         net (fo=6, routed)           0.377    -0.044    CLK5M_to_1k/count_reg[19]
    SLICE_X0Y88          LUT6 (Prop_lut6_I1_O)        0.045     0.001 r  CLK5M_to_1k/count[16]_i_2/O
                         net (fo=1, routed)           0.000     0.001    CLK5M_to_1k/count[16]_i_2_n_0
    SLICE_X0Y88          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.064 r  CLK5M_to_1k/count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.064    CLK5M_to_1k/count_reg[16]_i_1_n_4
    SLICE_X0Y88          FDRE                                         r  CLK5M_to_1k/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100M_to_5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100M_to_5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK100M_to_5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK100M_to_5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK100M_to_5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK100M_to_5M/inst/clkout1_buf/O
                         net (fo=24, routed)          0.875    -0.798    CLK5M_to_1k/clk_out1
    SLICE_X0Y88          FDRE                                         r  CLK5M_to_1k/count_reg[19]/C
                         clock pessimism              0.236    -0.562    
                         clock uncertainty            0.318    -0.245    
    SLICE_X0Y88          FDRE (Hold_fdre_C_D)         0.105    -0.140    CLK5M_to_1k/count_reg[19]
  -------------------------------------------------------------------
                         required time                          0.140    
                         arrival time                           0.064    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 CLK5M_to_1k/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLK5M_to_1k/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.627ns  (logic 0.256ns (40.842%)  route 0.371ns (59.158%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100M_to_5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100M_to_5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK100M_to_5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK100M_to_5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK100M_to_5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK100M_to_5M/inst/clkout1_buf/O
                         net (fo=24, routed)          0.600    -0.564    CLK5M_to_1k/clk_out1
    SLICE_X0Y86          FDRE                                         r  CLK5M_to_1k/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  CLK5M_to_1k/count_reg[8]/Q
                         net (fo=3, routed)           0.371    -0.052    CLK5M_to_1k/count_reg[8]
    SLICE_X0Y86          LUT6 (Prop_lut6_I0_O)        0.045    -0.007 r  CLK5M_to_1k/count[8]_i_5/O
                         net (fo=1, routed)           0.000    -0.007    CLK5M_to_1k/count[8]_i_5_n_0
    SLICE_X0Y86          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.063 r  CLK5M_to_1k/count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.063    CLK5M_to_1k/count_reg[8]_i_1_n_7
    SLICE_X0Y86          FDRE                                         r  CLK5M_to_1k/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100M_to_5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100M_to_5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK100M_to_5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK100M_to_5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK100M_to_5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK100M_to_5M/inst/clkout1_buf/O
                         net (fo=24, routed)          0.872    -0.801    CLK5M_to_1k/clk_out1
    SLICE_X0Y86          FDRE                                         r  CLK5M_to_1k/count_reg[8]/C
                         clock pessimism              0.237    -0.564    
                         clock uncertainty            0.318    -0.247    
    SLICE_X0Y86          FDRE (Hold_fdre_C_D)         0.105    -0.142    CLK5M_to_1k/count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.142    
                         arrival time                           0.063    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 CLK5M_to_1k/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLK5M_to_1k/count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.637ns  (logic 0.252ns (39.530%)  route 0.385ns (60.470%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100M_to_5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100M_to_5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK100M_to_5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK100M_to_5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK100M_to_5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK100M_to_5M/inst/clkout1_buf/O
                         net (fo=24, routed)          0.601    -0.563    CLK5M_to_1k/clk_out1
    SLICE_X0Y87          FDRE                                         r  CLK5M_to_1k/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  CLK5M_to_1k/count_reg[14]/Q
                         net (fo=3, routed)           0.385    -0.037    CLK5M_to_1k/count_reg[14]
    SLICE_X0Y87          LUT6 (Prop_lut6_I0_O)        0.045     0.008 r  CLK5M_to_1k/count[12]_i_3/O
                         net (fo=1, routed)           0.000     0.008    CLK5M_to_1k/count[12]_i_3_n_0
    SLICE_X0Y87          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.074 r  CLK5M_to_1k/count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.074    CLK5M_to_1k/count_reg[12]_i_1_n_5
    SLICE_X0Y87          FDRE                                         r  CLK5M_to_1k/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100M_to_5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100M_to_5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK100M_to_5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK100M_to_5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK100M_to_5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK100M_to_5M/inst/clkout1_buf/O
                         net (fo=24, routed)          0.873    -0.800    CLK5M_to_1k/clk_out1
    SLICE_X0Y87          FDRE                                         r  CLK5M_to_1k/count_reg[14]/C
                         clock pessimism              0.237    -0.563    
                         clock uncertainty            0.318    -0.246    
    SLICE_X0Y87          FDRE (Hold_fdre_C_D)         0.105    -0.141    CLK5M_to_1k/count_reg[14]
  -------------------------------------------------------------------
                         required time                          0.141    
                         arrival time                           0.074    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 CLK5M_to_1k/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLK5M_to_1k/count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.641ns  (logic 0.256ns (39.945%)  route 0.385ns (60.055%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100M_to_5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100M_to_5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK100M_to_5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK100M_to_5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK100M_to_5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK100M_to_5M/inst/clkout1_buf/O
                         net (fo=24, routed)          0.602    -0.562    CLK5M_to_1k/clk_out1
    SLICE_X0Y89          FDRE                                         r  CLK5M_to_1k/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDRE (Prop_fdre_C_Q)         0.141    -0.421 f  CLK5M_to_1k/count_reg[22]/Q
                         net (fo=4, routed)           0.385    -0.036    CLK5M_to_1k/count_reg[22]
    SLICE_X0Y89          LUT3 (Prop_lut3_I1_O)        0.045     0.009 r  CLK5M_to_1k/count[20]_i_4/O
                         net (fo=1, routed)           0.000     0.009    CLK5M_to_1k/count[20]_i_4_n_0
    SLICE_X0Y89          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.079 r  CLK5M_to_1k/count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.079    CLK5M_to_1k/count_reg[20]_i_1_n_7
    SLICE_X0Y89          FDRE                                         r  CLK5M_to_1k/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100M_to_5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100M_to_5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK100M_to_5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK100M_to_5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK100M_to_5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK100M_to_5M/inst/clkout1_buf/O
                         net (fo=24, routed)          0.875    -0.798    CLK5M_to_1k/clk_out1
    SLICE_X0Y89          FDRE                                         r  CLK5M_to_1k/count_reg[20]/C
                         clock pessimism              0.236    -0.562    
                         clock uncertainty            0.318    -0.245    
    SLICE_X0Y89          FDRE (Hold_fdre_C_D)         0.105    -0.140    CLK5M_to_1k/count_reg[20]
  -------------------------------------------------------------------
                         required time                          0.140    
                         arrival time                           0.079    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 CLK5M_to_1k/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLK5M_to_1k/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.659ns  (logic 0.294ns (44.629%)  route 0.365ns (55.371%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100M_to_5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100M_to_5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK100M_to_5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK100M_to_5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK100M_to_5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK100M_to_5M/inst/clkout1_buf/O
                         net (fo=24, routed)          0.602    -0.562    CLK5M_to_1k/clk_out1
    SLICE_X0Y88          FDRE                                         r  CLK5M_to_1k/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.141    -0.421 f  CLK5M_to_1k/count_reg[17]/Q
                         net (fo=3, routed)           0.160    -0.261    CLK5M_to_1k/count_reg[17]
    SLICE_X1Y87          LUT3 (Prop_lut3_I1_O)        0.045    -0.216 f  CLK5M_to_1k/count[0]_i_9/O
                         net (fo=22, routed)          0.205    -0.012    CLK5M_to_1k/count[0]_i_9_n_0
    SLICE_X0Y87          LUT6 (Prop_lut6_I4_O)        0.045     0.033 r  CLK5M_to_1k/count[12]_i_2/O
                         net (fo=1, routed)           0.000     0.033    CLK5M_to_1k/count[12]_i_2_n_0
    SLICE_X0Y87          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.096 r  CLK5M_to_1k/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.096    CLK5M_to_1k/count_reg[12]_i_1_n_4
    SLICE_X0Y87          FDRE                                         r  CLK5M_to_1k/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100M_to_5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100M_to_5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK100M_to_5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK100M_to_5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK100M_to_5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK100M_to_5M/inst/clkout1_buf/O
                         net (fo=24, routed)          0.873    -0.800    CLK5M_to_1k/clk_out1
    SLICE_X0Y87          FDRE                                         r  CLK5M_to_1k/count_reg[15]/C
                         clock pessimism              0.252    -0.548    
                         clock uncertainty            0.318    -0.231    
    SLICE_X0Y87          FDRE (Hold_fdre_C_D)         0.105    -0.126    CLK5M_to_1k/count_reg[15]
  -------------------------------------------------------------------
                         required time                          0.126    
                         arrival time                           0.096    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 CLK5M_to_1k/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLK5M_to_1k/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.647ns  (logic 0.249ns (38.462%)  route 0.398ns (61.538%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100M_to_5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100M_to_5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK100M_to_5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK100M_to_5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK100M_to_5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK100M_to_5M/inst/clkout1_buf/O
                         net (fo=24, routed)          0.600    -0.564    CLK5M_to_1k/clk_out1
    SLICE_X0Y85          FDRE                                         r  CLK5M_to_1k/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  CLK5M_to_1k/count_reg[7]/Q
                         net (fo=3, routed)           0.398    -0.025    CLK5M_to_1k/count_reg[7]
    SLICE_X0Y85          LUT6 (Prop_lut6_I0_O)        0.045     0.020 r  CLK5M_to_1k/count[4]_i_2/O
                         net (fo=1, routed)           0.000     0.020    CLK5M_to_1k/count[4]_i_2_n_0
    SLICE_X0Y85          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.083 r  CLK5M_to_1k/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.083    CLK5M_to_1k/count_reg[4]_i_1_n_4
    SLICE_X0Y85          FDRE                                         r  CLK5M_to_1k/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100M_to_5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100M_to_5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK100M_to_5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK100M_to_5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK100M_to_5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK100M_to_5M/inst/clkout1_buf/O
                         net (fo=24, routed)          0.872    -0.801    CLK5M_to_1k/clk_out1
    SLICE_X0Y85          FDRE                                         r  CLK5M_to_1k/count_reg[7]/C
                         clock pessimism              0.237    -0.564    
                         clock uncertainty            0.318    -0.247    
    SLICE_X0Y85          FDRE (Hold_fdre_C_D)         0.105    -0.142    CLK5M_to_1k/count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.142    
                         arrival time                           0.083    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 CLK5M_to_1k/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLK5M_to_1k/count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.662ns  (logic 0.251ns (37.932%)  route 0.411ns (62.068%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100M_to_5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100M_to_5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK100M_to_5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK100M_to_5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK100M_to_5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK100M_to_5M/inst/clkout1_buf/O
                         net (fo=24, routed)          0.600    -0.564    CLK5M_to_1k/clk_out1
    SLICE_X0Y86          FDRE                                         r  CLK5M_to_1k/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  CLK5M_to_1k/count_reg[9]/Q
                         net (fo=3, routed)           0.411    -0.013    CLK5M_to_1k/count_reg[9]
    SLICE_X0Y86          LUT6 (Prop_lut6_I0_O)        0.045     0.032 r  CLK5M_to_1k/count[8]_i_4/O
                         net (fo=1, routed)           0.000     0.032    CLK5M_to_1k/count[8]_i_4_n_0
    SLICE_X0Y86          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.097 r  CLK5M_to_1k/count_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.097    CLK5M_to_1k/count_reg[8]_i_1_n_6
    SLICE_X0Y86          FDRE                                         r  CLK5M_to_1k/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100M_to_5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100M_to_5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK100M_to_5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK100M_to_5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK100M_to_5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK100M_to_5M/inst/clkout1_buf/O
                         net (fo=24, routed)          0.872    -0.801    CLK5M_to_1k/clk_out1
    SLICE_X0Y86          FDRE                                         r  CLK5M_to_1k/count_reg[9]/C
                         clock pessimism              0.237    -0.564    
                         clock uncertainty            0.318    -0.247    
    SLICE_X0Y86          FDRE (Hold_fdre_C_D)         0.105    -0.142    CLK5M_to_1k/count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.142    
                         arrival time                           0.097    
  -------------------------------------------------------------------
                         slack                                  0.239    





