Analysis & Synthesis report for MasterVerilog
Sat Oct 25 13:02:53 2014
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. General Register Statistics
  9. Source assignments for ROM:ROM1|altsyncram:altsyncram_component|altsyncram_cp91:auto_generated
 10. Parameter Settings for User Entity Instance: PushButton_Debouncer:debounceit
 11. Parameter Settings for User Entity Instance: ROM:ROM1|altsyncram:altsyncram_component
 12. altsyncram Parameter Settings by Entity Instance
 13. Port Connectivity Checks: "SevenSegmentDisplayDecoder:uHEX7"
 14. Port Connectivity Checks: "SevenSegmentDisplayDecoder:uHEX6"
 15. Port Connectivity Checks: "SevenSegmentDisplayDecoder:uHEX5"
 16. Port Connectivity Checks: "SevenSegmentDisplayDecoder:uHEX4"
 17. Port Connectivity Checks: "SevenSegmentDisplayDecoder:uHEX3"
 18. Port Connectivity Checks: "SevenSegmentDisplayDecoder:uHEX2"
 19. Port Connectivity Checks: "SevenSegmentDisplayDecoder:uHEX1"
 20. Port Connectivity Checks: "SevenSegmentDisplayDecoder:uHEX0"
 21. Port Connectivity Checks: "Processor:aProcessor|DisplayMux:displayAll"
 22. Port Connectivity Checks: "Processor:aProcessor"
 23. Elapsed Time Per Partition
 24. Analysis & Synthesis Messages
 25. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat Oct 25 13:02:53 2014           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; MasterVerilog                                   ;
; Top-level Entity Name              ; MasterVerilog                                   ;
; Family                             ; Cyclone II                                      ;
; Total logic elements               ; 49                                              ;
;     Total combinational functions  ; 49                                              ;
;     Dedicated logic registers      ; 0                                               ;
; Total registers                    ; 0                                               ;
; Total pins                         ; 107                                             ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 0                                               ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C35F672C6       ;                    ;
; Top-level entity name                                                      ; MasterVerilog      ; MasterVerilog      ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                 ;
+----------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                                                                                                                   ; Library ;
+----------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; PushButton_Debouncer.v           ; yes             ; User Verilog HDL File                  ; F:/JORDAN/Docs-Primary/School/College/SDSU/Work/FA2014/Computer Org And Architecture CSC-317-S01/Projects/CSC317-Project-1/ProcessorProjectCSC317/PushButton_Debouncer.v       ;         ;
; ROM.v                            ; yes             ; User Verilog HDL File                  ; F:/JORDAN/Docs-Primary/School/College/SDSU/Work/FA2014/Computer Org And Architecture CSC-317-S01/Projects/CSC317-Project-1/ProcessorProjectCSC317/ROM.v                        ;         ;
; MasterVerilog.v                  ; yes             ; User Verilog HDL File                  ; F:/JORDAN/Docs-Primary/School/College/SDSU/Work/FA2014/Computer Org And Architecture CSC-317-S01/Projects/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.v              ;         ;
; SevenSegmentDisplayDecoder.v     ; yes             ; User Verilog HDL File                  ; F:/JORDAN/Docs-Primary/School/College/SDSU/Work/FA2014/Computer Org And Architecture CSC-317-S01/Projects/CSC317-Project-1/ProcessorProjectCSC317/SevenSegmentDisplayDecoder.v ;         ;
; Processor.v                      ; yes             ; User Verilog HDL File                  ; F:/JORDAN/Docs-Primary/School/College/SDSU/Work/FA2014/Computer Org And Architecture CSC-317-S01/Projects/CSC317-Project-1/ProcessorProjectCSC317/Processor.v                  ;         ;
; DisplayMux.v                     ; yes             ; User Verilog HDL File                  ; F:/JORDAN/Docs-Primary/School/College/SDSU/Work/FA2014/Computer Org And Architecture CSC-317-S01/Projects/CSC317-Project-1/ProcessorProjectCSC317/DisplayMux.v                 ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf                                                                                                               ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                                                        ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc                                                                                                                  ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc                                                                                                               ;         ;
; aglobal130.inc                   ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc                                                                                                               ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                                                ;         ;
; altrom.inc                       ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc                                                                                                                   ;         ;
; altram.inc                       ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc                                                                                                                   ;         ;
; altdpram.inc                     ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc                                                                                                                 ;         ;
; db/altsyncram_cp91.tdf           ; yes             ; Auto-Generated Megafunction            ; F:/JORDAN/Docs-Primary/School/College/SDSU/Work/FA2014/Computer Org And Architecture CSC-317-S01/Projects/CSC317-Project-1/ProcessorProjectCSC317/db/altsyncram_cp91.tdf       ;         ;
; memoryinitializationfile.mif     ; yes             ; Auto-Found Memory Initialization File  ; F:/JORDAN/Docs-Primary/School/College/SDSU/Work/FA2014/Computer Org And Architecture CSC-317-S01/Projects/CSC317-Project-1/ProcessorProjectCSC317/memoryinitializationfile.mif ;         ;
+----------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 49        ;
;                                             ;           ;
; Total combinational functions               ; 49        ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 27        ;
;     -- 3 input functions                    ; 19        ;
;     -- <=2 input functions                  ; 3         ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 49        ;
;     -- arithmetic mode                      ; 0         ;
;                                             ;           ;
; Total registers                             ; 0         ;
;     -- Dedicated logic registers            ; 0         ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 107       ;
; Embedded Multiplier 9-bit elements          ; 0         ;
; Maximum fan-out node                        ; switch[3] ;
; Maximum fan-out                             ; 27        ;
; Total fan-out                               ; 207       ;
; Average fan-out                             ; 1.33      ;
+---------------------------------------------+-----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                ;
+---------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------+--------------+
; Compilation Hierarchy Node            ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                             ; Library Name ;
+---------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------+--------------+
; |MasterVerilog                        ; 49 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 107  ; 0            ; |MasterVerilog                                  ; work         ;
;    |SevenSegmentDisplayDecoder:uHEX0| ; 14 (14)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MasterVerilog|SevenSegmentDisplayDecoder:uHEX0 ; work         ;
;    |SevenSegmentDisplayDecoder:uHEX1| ; 12 (12)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MasterVerilog|SevenSegmentDisplayDecoder:uHEX1 ; work         ;
;    |SevenSegmentDisplayDecoder:uHEX2| ; 12 (12)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MasterVerilog|SevenSegmentDisplayDecoder:uHEX2 ; work         ;
;    |SevenSegmentDisplayDecoder:uHEX3| ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MasterVerilog|SevenSegmentDisplayDecoder:uHEX3 ; work         ;
;    |SevenSegmentDisplayDecoder:uHEX4| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MasterVerilog|SevenSegmentDisplayDecoder:uHEX4 ; work         ;
+---------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------+
; Source assignments for ROM:ROM1|altsyncram:altsyncram_component|altsyncram_cp91:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------+
; Assignment                      ; Value              ; From ; To                               ;
+---------------------------------+--------------------+------+----------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                ;
+---------------------------------+--------------------+------+----------------------------------+


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PushButton_Debouncer:debounceit ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; N              ; 15    ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ROM:ROM1|altsyncram:altsyncram_component ;
+------------------------------------+------------------------------+-------------------+
; Parameter Name                     ; Value                        ; Type              ;
+------------------------------------+------------------------------+-------------------+
; BYTE_SIZE_BLOCK                    ; 8                            ; Untyped           ;
; AUTO_CARRY_CHAINS                  ; ON                           ; AUTO_CARRY        ;
; IGNORE_CARRY_BUFFERS               ; OFF                          ; IGNORE_CARRY      ;
; AUTO_CASCADE_CHAINS                ; ON                           ; AUTO_CASCADE      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                          ; IGNORE_CASCADE    ;
; WIDTH_BYTEENA                      ; 1                            ; Untyped           ;
; OPERATION_MODE                     ; ROM                          ; Untyped           ;
; WIDTH_A                            ; 32                           ; Signed Integer    ;
; WIDTHAD_A                          ; 6                            ; Signed Integer    ;
; NUMWORDS_A                         ; 64                           ; Signed Integer    ;
; OUTDATA_REG_A                      ; CLOCK0                       ; Untyped           ;
; ADDRESS_ACLR_A                     ; NONE                         ; Untyped           ;
; OUTDATA_ACLR_A                     ; NONE                         ; Untyped           ;
; WRCONTROL_ACLR_A                   ; NONE                         ; Untyped           ;
; INDATA_ACLR_A                      ; NONE                         ; Untyped           ;
; BYTEENA_ACLR_A                     ; NONE                         ; Untyped           ;
; WIDTH_B                            ; 1                            ; Untyped           ;
; WIDTHAD_B                          ; 1                            ; Untyped           ;
; NUMWORDS_B                         ; 1                            ; Untyped           ;
; INDATA_REG_B                       ; CLOCK1                       ; Untyped           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                       ; Untyped           ;
; RDCONTROL_REG_B                    ; CLOCK1                       ; Untyped           ;
; ADDRESS_REG_B                      ; CLOCK1                       ; Untyped           ;
; OUTDATA_REG_B                      ; UNREGISTERED                 ; Untyped           ;
; BYTEENA_REG_B                      ; CLOCK1                       ; Untyped           ;
; INDATA_ACLR_B                      ; NONE                         ; Untyped           ;
; WRCONTROL_ACLR_B                   ; NONE                         ; Untyped           ;
; ADDRESS_ACLR_B                     ; NONE                         ; Untyped           ;
; OUTDATA_ACLR_B                     ; NONE                         ; Untyped           ;
; RDCONTROL_ACLR_B                   ; NONE                         ; Untyped           ;
; BYTEENA_ACLR_B                     ; NONE                         ; Untyped           ;
; WIDTH_BYTEENA_A                    ; 1                            ; Signed Integer    ;
; WIDTH_BYTEENA_B                    ; 1                            ; Untyped           ;
; RAM_BLOCK_TYPE                     ; AUTO                         ; Untyped           ;
; BYTE_SIZE                          ; 8                            ; Untyped           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                    ; Untyped           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ         ; Untyped           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ         ; Untyped           ;
; INIT_FILE                          ; MemoryInitializationFile.mif ; Untyped           ;
; INIT_FILE_LAYOUT                   ; PORT_A                       ; Untyped           ;
; MAXIMUM_DEPTH                      ; 0                            ; Untyped           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                       ; Untyped           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                       ; Untyped           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                       ; Untyped           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                       ; Untyped           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN              ; Untyped           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN              ; Untyped           ;
; ENABLE_ECC                         ; FALSE                        ; Untyped           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                        ; Untyped           ;
; WIDTH_ECCSTATUS                    ; 3                            ; Untyped           ;
; DEVICE_FAMILY                      ; Cyclone II                   ; Untyped           ;
; CBXI_PARAMETER                     ; altsyncram_cp91              ; Untyped           ;
+------------------------------------+------------------------------+-------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                     ;
+-------------------------------------------+------------------------------------------+
; Name                                      ; Value                                    ;
+-------------------------------------------+------------------------------------------+
; Number of entity instances                ; 1                                        ;
; Entity Instance                           ; ROM:ROM1|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                      ;
;     -- WIDTH_A                            ; 32                                       ;
;     -- NUMWORDS_A                         ; 64                                       ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                   ;
;     -- WIDTH_B                            ; 1                                        ;
;     -- NUMWORDS_B                         ; 1                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                ;
+-------------------------------------------+------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SevenSegmentDisplayDecoder:uHEX7"                                                                         ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                  ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+
; ssOut ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SevenSegmentDisplayDecoder:uHEX6"                                                                         ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                  ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+
; ssOut ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SevenSegmentDisplayDecoder:uHEX5"                                                                         ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                  ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+
; ssOut ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SevenSegmentDisplayDecoder:uHEX4"                                                                         ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                  ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+
; ssOut ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SevenSegmentDisplayDecoder:uHEX3"                                                                         ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                  ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+
; ssOut ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SevenSegmentDisplayDecoder:uHEX2"                                                                         ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                  ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+
; ssOut ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SevenSegmentDisplayDecoder:uHEX1"                                                                         ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                  ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+
; ssOut ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SevenSegmentDisplayDecoder:uHEX0"                                                                         ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                  ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+
; ssOut ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Processor:aProcessor|DisplayMux:displayAll"                                                                                                         ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                                                                        ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; PC         ; Input ; Warning  ; Input port expression (16 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "PC[31..16]" will be connected to GND. ;
; PC[15..9]  ; Input ; Info     ; Stuck at GND                                                                                                                                   ;
; PC[7..1]   ; Input ; Info     ; Stuck at GND                                                                                                                                   ;
; PC[24]     ; Input ; Info     ; Stuck at VCC                                                                                                                                   ;
; PC[16]     ; Input ; Info     ; Stuck at VCC                                                                                                                                   ;
; IR         ; Input ; Warning  ; Input port expression (16 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "IR[31..16]" will be connected to GND. ;
; IR         ; Input ; Info     ; Stuck at VCC                                                                                                                                   ;
; RA         ; Input ; Warning  ; Input port expression (16 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "RA[31..16]" will be connected to GND. ;
; RA[31]     ; Input ; Info     ; Stuck at VCC                                                                                                                                   ;
; RA[30]     ; Input ; Info     ; Stuck at GND                                                                                                                                   ;
; RA[29]     ; Input ; Info     ; Stuck at VCC                                                                                                                                   ;
; RA[28]     ; Input ; Info     ; Stuck at GND                                                                                                                                   ;
; RA[27]     ; Input ; Info     ; Stuck at VCC                                                                                                                                   ;
; RA[26]     ; Input ; Info     ; Stuck at GND                                                                                                                                   ;
; RA[25]     ; Input ; Info     ; Stuck at VCC                                                                                                                                   ;
; RA[24]     ; Input ; Info     ; Stuck at GND                                                                                                                                   ;
; RA[23]     ; Input ; Info     ; Stuck at VCC                                                                                                                                   ;
; RA[22]     ; Input ; Info     ; Stuck at GND                                                                                                                                   ;
; RA[21]     ; Input ; Info     ; Stuck at VCC                                                                                                                                   ;
; RA[20]     ; Input ; Info     ; Stuck at GND                                                                                                                                   ;
; RA[19]     ; Input ; Info     ; Stuck at VCC                                                                                                                                   ;
; RA[18]     ; Input ; Info     ; Stuck at GND                                                                                                                                   ;
; RA[17]     ; Input ; Info     ; Stuck at VCC                                                                                                                                   ;
; RA[16]     ; Input ; Info     ; Stuck at GND                                                                                                                                   ;
; RB         ; Input ; Warning  ; Input port expression (16 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "RB[31..16]" will be connected to GND. ;
; RB[13..11] ; Input ; Info     ; Stuck at VCC                                                                                                                                   ;
; RB[9..7]   ; Input ; Info     ; Stuck at VCC                                                                                                                                   ;
; RB[5..3]   ; Input ; Info     ; Stuck at VCC                                                                                                                                   ;
; RB[1..0]   ; Input ; Info     ; Stuck at VCC                                                                                                                                   ;
; RB[31]     ; Input ; Info     ; Stuck at VCC                                                                                                                                   ;
; RB[30]     ; Input ; Info     ; Stuck at GND                                                                                                                                   ;
; RB[26]     ; Input ; Info     ; Stuck at GND                                                                                                                                   ;
; RB[22]     ; Input ; Info     ; Stuck at GND                                                                                                                                   ;
; RB[18]     ; Input ; Info     ; Stuck at GND                                                                                                                                   ;
; RZ         ; Input ; Warning  ; Input port expression (16 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "RZ[31..16]" will be connected to GND. ;
; RZ[10..9]  ; Input ; Info     ; Stuck at VCC                                                                                                                                   ;
; RZ[2..1]   ; Input ; Info     ; Stuck at VCC                                                                                                                                   ;
; RZ[15..14] ; Input ; Info     ; Stuck at GND                                                                                                                                   ;
; RZ[12..11] ; Input ; Info     ; Stuck at GND                                                                                                                                   ;
; RZ[8..6]   ; Input ; Info     ; Stuck at GND                                                                                                                                   ;
; RZ[4..3]   ; Input ; Info     ; Stuck at GND                                                                                                                                   ;
; RZ[29]     ; Input ; Info     ; Stuck at VCC                                                                                                                                   ;
; RZ[21]     ; Input ; Info     ; Stuck at VCC                                                                                                                                   ;
; RZ[16]     ; Input ; Info     ; Stuck at GND                                                                                                                                   ;
; RM         ; Input ; Warning  ; Input port expression (16 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "RM[31..16]" will be connected to GND. ;
; RM[9..8]   ; Input ; Info     ; Stuck at VCC                                                                                                                                   ;
; RM[1..0]   ; Input ; Info     ; Stuck at VCC                                                                                                                                   ;
; RM[15..13] ; Input ; Info     ; Stuck at GND                                                                                                                                   ;
; RM[11..10] ; Input ; Info     ; Stuck at GND                                                                                                                                   ;
; RM[7..5]   ; Input ; Info     ; Stuck at GND                                                                                                                                   ;
; RM[3..2]   ; Input ; Info     ; Stuck at GND                                                                                                                                   ;
; RM[28]     ; Input ; Info     ; Stuck at VCC                                                                                                                                   ;
; RM[20]     ; Input ; Info     ; Stuck at VCC                                                                                                                                   ;
; RY         ; Input ; Warning  ; Input port expression (16 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "RY[31..16]" will be connected to GND. ;
; RY[15..14] ; Input ; Info     ; Stuck at GND                                                                                                                                   ;
; RY[12..11] ; Input ; Info     ; Stuck at GND                                                                                                                                   ;
; RY[7..6]   ; Input ; Info     ; Stuck at GND                                                                                                                                   ;
; RY[4..3]   ; Input ; Info     ; Stuck at GND                                                                                                                                   ;
; RY[29]     ; Input ; Info     ; Stuck at VCC                                                                                                                                   ;
; RY[26]     ; Input ; Info     ; Stuck at VCC                                                                                                                                   ;
; RY[25]     ; Input ; Info     ; Stuck at GND                                                                                                                                   ;
; RY[24]     ; Input ; Info     ; Stuck at VCC                                                                                                                                   ;
; RY[21]     ; Input ; Info     ; Stuck at VCC                                                                                                                                   ;
; RY[18]     ; Input ; Info     ; Stuck at VCC                                                                                                                                   ;
; RY[17]     ; Input ; Info     ; Stuck at GND                                                                                                                                   ;
; RY[16]     ; Input ; Info     ; Stuck at VCC                                                                                                                                   ;
; RF_a[4..1] ; Input ; Info     ; Stuck at GND                                                                                                                                   ;
; RF_a[0]    ; Input ; Info     ; Stuck at VCC                                                                                                                                   ;
; RF_b[4..2] ; Input ; Info     ; Stuck at GND                                                                                                                                   ;
; RF_b[1]    ; Input ; Info     ; Stuck at VCC                                                                                                                                   ;
; RF_b[0]    ; Input ; Info     ; Stuck at GND                                                                                                                                   ;
; RF_c[1..0] ; Input ; Info     ; Stuck at VCC                                                                                                                                   ;
; RF_c[4..2] ; Input ; Info     ; Stuck at GND                                                                                                                                   ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Processor:aProcessor"                                                                                                                                                                           ;
+--------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type  ; Severity ; Details                                                                                                                                                                            ;
+--------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Display_Select     ; Input ; Warning  ; Input port expression (18 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "Display_Select[31..18]" will be connected to GND.                         ;
; ProcessorReset     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; ProcessorReset[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+--------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Sat Oct 25 13:02:50 2014
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off MasterVerilog_FPGA -c MasterVerilog
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file pushbutton_debouncer.v
    Info (12023): Found entity 1: PushButton_Debouncer
Info (12021): Found 1 design units, including 1 entities, in source file memory.v
    Info (12023): Found entity 1: memory
Info (12021): Found 1 design units, including 1 entities, in source file reg_32b.v
    Info (12023): Found entity 1: reg_32b
Warning (12019): Can't analyze file -- file InstAddGen.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file rom.v
    Info (12023): Found entity 1: ROM
Info (12021): Found 1 design units, including 1 entities, in source file masterverilog.v
    Info (12023): Found entity 1: MasterVerilog
Info (12021): Found 1 design units, including 1 entities, in source file sevensegmentdisplaydecoder.v
    Info (12023): Found entity 1: SevenSegmentDisplayDecoder
Warning (12019): Can't analyze file -- file OutputToHex.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file registerfile.v
    Info (12023): Found entity 1: RegisterFile
Info (12021): Found 1 design units, including 1 entities, in source file instructionaddressgenerator.v
    Info (12023): Found entity 1: InstructionAddressGenerator
Info (12021): Found 1 design units, including 1 entities, in source file processor.v
    Info (12023): Found entity 1: Processor
Info (12021): Found 1 design units, including 1 entities, in source file displaymux.v
    Info (12023): Found entity 1: DisplayMux
Info (12127): Elaborating entity "MasterVerilog" for the top level hierarchy
Info (12128): Elaborating entity "PushButton_Debouncer" for hierarchy "PushButton_Debouncer:debounceit"
Warning (10230): Verilog HDL assignment warning at PushButton_Debouncer.v(51): truncated value with size 32 to match size of target (16)
Info (12128): Elaborating entity "ROM" for hierarchy "ROM:ROM1"
Info (12128): Elaborating entity "altsyncram" for hierarchy "ROM:ROM1|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "ROM:ROM1|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "ROM:ROM1|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "init_file" = "MemoryInitializationFile.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "64"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "6"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_cp91.tdf
    Info (12023): Found entity 1: altsyncram_cp91
Info (12128): Elaborating entity "altsyncram_cp91" for hierarchy "ROM:ROM1|altsyncram:altsyncram_component|altsyncram_cp91:auto_generated"
Info (12128): Elaborating entity "Processor" for hierarchy "Processor:aProcessor"
Info (12128): Elaborating entity "DisplayMux" for hierarchy "Processor:aProcessor|DisplayMux:displayAll"
Warning (10235): Verilog HDL Always Construct warning at DisplayMux.v(85): variable "Display_Select" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at DisplayMux.v(86): variable "PC" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at DisplayMux.v(87): variable "IR" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at DisplayMux.v(88): variable "RA" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at DisplayMux.v(89): variable "RB" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at DisplayMux.v(90): variable "RZ" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at DisplayMux.v(91): variable "RM" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at DisplayMux.v(92): variable "RY" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at DisplayMux.v(93): variable "AddressRF" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10240): Verilog HDL Always Construct warning at DisplayMux.v(75): inferring latch(es) for variable "HexDisplay32Bits", which holds its previous value in one or more paths through the always construct
Info (12128): Elaborating entity "SevenSegmentDisplayDecoder" for hierarchy "SevenSegmentDisplayDecoder:uHEX0"
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "ROM:ROM1|altsyncram:altsyncram_component|altsyncram_cp91:auto_generated|q_a[0]"
        Warning (14320): Synthesized away node "ROM:ROM1|altsyncram:altsyncram_component|altsyncram_cp91:auto_generated|q_a[1]"
        Warning (14320): Synthesized away node "ROM:ROM1|altsyncram:altsyncram_component|altsyncram_cp91:auto_generated|q_a[2]"
        Warning (14320): Synthesized away node "ROM:ROM1|altsyncram:altsyncram_component|altsyncram_cp91:auto_generated|q_a[3]"
        Warning (14320): Synthesized away node "ROM:ROM1|altsyncram:altsyncram_component|altsyncram_cp91:auto_generated|q_a[4]"
        Warning (14320): Synthesized away node "ROM:ROM1|altsyncram:altsyncram_component|altsyncram_cp91:auto_generated|q_a[5]"
        Warning (14320): Synthesized away node "ROM:ROM1|altsyncram:altsyncram_component|altsyncram_cp91:auto_generated|q_a[6]"
        Warning (14320): Synthesized away node "ROM:ROM1|altsyncram:altsyncram_component|altsyncram_cp91:auto_generated|q_a[7]"
        Warning (14320): Synthesized away node "ROM:ROM1|altsyncram:altsyncram_component|altsyncram_cp91:auto_generated|q_a[8]"
        Warning (14320): Synthesized away node "ROM:ROM1|altsyncram:altsyncram_component|altsyncram_cp91:auto_generated|q_a[9]"
        Warning (14320): Synthesized away node "ROM:ROM1|altsyncram:altsyncram_component|altsyncram_cp91:auto_generated|q_a[10]"
        Warning (14320): Synthesized away node "ROM:ROM1|altsyncram:altsyncram_component|altsyncram_cp91:auto_generated|q_a[11]"
        Warning (14320): Synthesized away node "ROM:ROM1|altsyncram:altsyncram_component|altsyncram_cp91:auto_generated|q_a[12]"
        Warning (14320): Synthesized away node "ROM:ROM1|altsyncram:altsyncram_component|altsyncram_cp91:auto_generated|q_a[13]"
        Warning (14320): Synthesized away node "ROM:ROM1|altsyncram:altsyncram_component|altsyncram_cp91:auto_generated|q_a[14]"
        Warning (14320): Synthesized away node "ROM:ROM1|altsyncram:altsyncram_component|altsyncram_cp91:auto_generated|q_a[15]"
        Warning (14320): Synthesized away node "ROM:ROM1|altsyncram:altsyncram_component|altsyncram_cp91:auto_generated|q_a[16]"
        Warning (14320): Synthesized away node "ROM:ROM1|altsyncram:altsyncram_component|altsyncram_cp91:auto_generated|q_a[17]"
        Warning (14320): Synthesized away node "ROM:ROM1|altsyncram:altsyncram_component|altsyncram_cp91:auto_generated|q_a[18]"
        Warning (14320): Synthesized away node "ROM:ROM1|altsyncram:altsyncram_component|altsyncram_cp91:auto_generated|q_a[19]"
        Warning (14320): Synthesized away node "ROM:ROM1|altsyncram:altsyncram_component|altsyncram_cp91:auto_generated|q_a[20]"
        Warning (14320): Synthesized away node "ROM:ROM1|altsyncram:altsyncram_component|altsyncram_cp91:auto_generated|q_a[21]"
        Warning (14320): Synthesized away node "ROM:ROM1|altsyncram:altsyncram_component|altsyncram_cp91:auto_generated|q_a[22]"
        Warning (14320): Synthesized away node "ROM:ROM1|altsyncram:altsyncram_component|altsyncram_cp91:auto_generated|q_a[23]"
        Warning (14320): Synthesized away node "ROM:ROM1|altsyncram:altsyncram_component|altsyncram_cp91:auto_generated|q_a[24]"
        Warning (14320): Synthesized away node "ROM:ROM1|altsyncram:altsyncram_component|altsyncram_cp91:auto_generated|q_a[25]"
        Warning (14320): Synthesized away node "ROM:ROM1|altsyncram:altsyncram_component|altsyncram_cp91:auto_generated|q_a[26]"
        Warning (14320): Synthesized away node "ROM:ROM1|altsyncram:altsyncram_component|altsyncram_cp91:auto_generated|q_a[27]"
        Warning (14320): Synthesized away node "ROM:ROM1|altsyncram:altsyncram_component|altsyncram_cp91:auto_generated|q_a[28]"
        Warning (14320): Synthesized away node "ROM:ROM1|altsyncram:altsyncram_component|altsyncram_cp91:auto_generated|q_a[29]"
        Warning (14320): Synthesized away node "ROM:ROM1|altsyncram:altsyncram_component|altsyncram_cp91:auto_generated|q_a[30]"
        Warning (14320): Synthesized away node "ROM:ROM1|altsyncram:altsyncram_component|altsyncram_cp91:auto_generated|q_a[31]"
Warning (12241): 10 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "green[0]" is stuck at GND
    Warning (13410): Pin "green[1]" is stuck at GND
    Warning (13410): Pin "green[2]" is stuck at GND
    Warning (13410): Pin "green[3]" is stuck at GND
    Warning (13410): Pin "green[4]" is stuck at GND
    Warning (13410): Pin "green[5]" is stuck at GND
    Warning (13410): Pin "green[6]" is stuck at GND
    Warning (13410): Pin "green[7]" is stuck at GND
    Warning (13410): Pin "red[0]" is stuck at GND
    Warning (13410): Pin "red[1]" is stuck at GND
    Warning (13410): Pin "red[2]" is stuck at GND
    Warning (13410): Pin "red[3]" is stuck at GND
    Warning (13410): Pin "red[4]" is stuck at GND
    Warning (13410): Pin "red[5]" is stuck at GND
    Warning (13410): Pin "red[6]" is stuck at GND
    Warning (13410): Pin "red[7]" is stuck at GND
    Warning (13410): Pin "red[8]" is stuck at GND
    Warning (13410): Pin "red[9]" is stuck at GND
    Warning (13410): Pin "red[10]" is stuck at GND
    Warning (13410): Pin "red[11]" is stuck at GND
    Warning (13410): Pin "red[12]" is stuck at GND
    Warning (13410): Pin "red[13]" is stuck at GND
    Warning (13410): Pin "red[14]" is stuck at GND
    Warning (13410): Pin "red[15]" is stuck at GND
    Warning (13410): Pin "red[16]" is stuck at GND
    Warning (13410): Pin "red[17]" is stuck at GND
    Warning (13410): Pin "Hex4[0]" is stuck at GND
    Warning (13410): Pin "Hex4[1]" is stuck at GND
    Warning (13410): Pin "Hex4[3]" is stuck at GND
    Warning (13410): Pin "Hex4[4]" is stuck at GND
    Warning (13410): Pin "Hex5[0]" is stuck at GND
    Warning (13410): Pin "Hex5[1]" is stuck at GND
    Warning (13410): Pin "Hex5[2]" is stuck at GND
    Warning (13410): Pin "Hex5[3]" is stuck at GND
    Warning (13410): Pin "Hex5[4]" is stuck at GND
    Warning (13410): Pin "Hex5[5]" is stuck at GND
    Warning (13410): Pin "Hex5[6]" is stuck at VCC
    Warning (13410): Pin "Hex6[1]" is stuck at GND
    Warning (13410): Pin "Hex6[2]" is stuck at GND
    Warning (13410): Pin "Hex6[6]" is stuck at VCC
    Warning (13410): Pin "Hex7[0]" is stuck at GND
    Warning (13410): Pin "Hex7[1]" is stuck at GND
    Warning (13410): Pin "Hex7[2]" is stuck at GND
    Warning (13410): Pin "Hex7[3]" is stuck at GND
    Warning (13410): Pin "Hex7[4]" is stuck at GND
    Warning (13410): Pin "Hex7[5]" is stuck at GND
    Warning (13410): Pin "Hex7[6]" is stuck at VCC
Info (144001): Generated suppressed messages file F:/JORDAN/Docs-Primary/School/College/SDSU/Work/FA2014/Computer Org And Architecture CSC-317-S01/Projects/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 17 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "clk_27"
    Warning (15610): No output dependent on input pin "clk_50"
    Warning (15610): No output dependent on input pin "switch[5]"
    Warning (15610): No output dependent on input pin "switch[6]"
    Warning (15610): No output dependent on input pin "switch[7]"
    Warning (15610): No output dependent on input pin "switch[8]"
    Warning (15610): No output dependent on input pin "switch[9]"
    Warning (15610): No output dependent on input pin "switch[10]"
    Warning (15610): No output dependent on input pin "switch[11]"
    Warning (15610): No output dependent on input pin "switch[12]"
    Warning (15610): No output dependent on input pin "switch[13]"
    Warning (15610): No output dependent on input pin "switch[14]"
    Warning (15610): No output dependent on input pin "switch[15]"
    Warning (15610): No output dependent on input pin "switch[16]"
    Warning (15610): No output dependent on input pin "switch[17]"
    Warning (15610): No output dependent on input pin "pushBut[1]"
    Warning (15610): No output dependent on input pin "pushBut[3]"
Info (21057): Implemented 156 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 24 input pins
    Info (21059): Implemented 83 output pins
    Info (21061): Implemented 49 logic cells
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 114 warnings
    Info: Peak virtual memory: 460 megabytes
    Info: Processing ended: Sat Oct 25 13:02:53 2014
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:01


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in F:/JORDAN/Docs-Primary/School/College/SDSU/Work/FA2014/Computer Org And Architecture CSC-317-S01/Projects/CSC317-Project-1/ProcessorProjectCSC317/MasterVerilog.map.smsg.


