/****************************************************************************
 *     Copyright (c) 1999-2014, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on               Tue Aug 26 10:56:51 2014
 *                 Full Compile MD5 Checksum  fe5bf937ded6451208bcd12a03dadcff
 *                     (minus title and desc)
 *                 MD5 Checksum               e67548d0bfc4c43233ca60dd5a6dc076
 *
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     14541
 *                 unknown                    unknown
 *                 Perl Interpreter           5.014001
 *                 Operating System           linux
 *
 *
 ***************************************************************************/

#ifndef BCHP_XPT_DPCR10_H__
#define BCHP_XPT_DPCR10_H__

/***************************************************************************
 *XPT_DPCR10 - XPT DPCR10 Control Registers
 ***************************************************************************/
#define BCHP_XPT_DPCR10_PID_CH                   0x00a02500 /* [RW] Data Transport PCR PID Channel Register */
#define BCHP_XPT_DPCR10_CTRL                     0x00a02504 /* [RW] Data Transport PCR Control Register */
#define BCHP_XPT_DPCR10_INTR_STATUS_REG          0x00a02508 /* [RW] Interrupt Status Register */
#define BCHP_XPT_DPCR10_INTR_STATUS_REG_EN       0x00a0250c /* [RW] Interrupt Status Enable Register */
#define BCHP_XPT_DPCR10_STC_EXT_CTRL             0x00a02510 /* [RW] Data Transport PCR STC Extension Control Register */
#define BCHP_XPT_DPCR10_MAX_PCR_ERROR            0x00a02520 /* [RW] Data Transport PCR Max PCR Error Register */
#define BCHP_XPT_DPCR10_SEND_BASE                0x00a02524 /* [RW] Data Transport PCR Send Base Register */
#define BCHP_XPT_DPCR10_SEND_EXT                 0x00a02528 /* [RW] Data Transport PCR Send Extension Register */
#define BCHP_XPT_DPCR10_STC_EXT_CTRL27           0x00a0252c /* [RO] Data Transport PCR STC Extension Control Register (Test Only) */
#define BCHP_XPT_DPCR10_STC_HI                   0x00a02530 /* [RO] Data Transport PCR STC MSBs Register */
#define BCHP_XPT_DPCR10_STC_LO                   0x00a02534 /* [RO] Data Transport PCR STC LSBs Register */
#define BCHP_XPT_DPCR10_PWM_CTRLVALUE            0x00a02538 /* [RO] Data Transport PCR PWM Control Value Register */
#define BCHP_XPT_DPCR10_LAST_PCR_HI              0x00a0253c /* [RO] Data Transport PCR Last PCR MSBs Register */
#define BCHP_XPT_DPCR10_LAST_PCR_LO              0x00a02540 /* [RO] Data Transport PCR Last PCR LSBs Register */
#define BCHP_XPT_DPCR10_STC_BASE_LSBS            0x00a02548 /* [RO] Data Transport PCR STC Base LSBs Register */
#define BCHP_XPT_DPCR10_PHASE_ERROR              0x00a0254c /* [RO] Timebase Last Phase Error */
#define BCHP_XPT_DPCR10_LOOP_CTRL                0x00a02550 /* [RW] Timebase Control */
#define BCHP_XPT_DPCR10_REF_PCR_PRESCALE         0x00a02554 /* [RW] Timebase Frequency Reference Prescale Control */
#define BCHP_XPT_DPCR10_REF_PCR_INC              0x00a02558 /* [RW] Timebase Frequency Reference Increment Control */
#define BCHP_XPT_DPCR10_CENTER                   0x00a0255c /* [RW] Timebase Center Frequency */
#define BCHP_XPT_DPCR10_ACCUM_VALUE              0x00a02560 /* [RW] Timebase Loop Filter Integrator */
#define BCHP_XPT_DPCR10_PCR_COUNT                0x00a02564 /* [RO] Data Transport PCR Phase Error Register */
#define BCHP_XPT_DPCR10_SOFT_PCR_CTRL            0x00a02568 /* [RW] Data Transport Soft PCR Control Register */
#define BCHP_XPT_DPCR10_SOFT_PCR_BASE            0x00a0256c /* [RW] Data Transport Soft PCR BASE Register */
#define BCHP_XPT_DPCR10_SOFT_PCR_EXT             0x00a02570 /* [RW] Data Transport Soft PCR Extension Register */
#define BCHP_XPT_DPCR10_PHASE_ERROR_CLAMP        0x00a02574 /* [RW] Timebase Phase Error Control */
#define BCHP_XPT_DPCR10_TIMEBASE_INPUT_SEL       0x00a02578 /* [RW] Timebase Input Select for Timebase Loop */

#endif /* #ifndef BCHP_XPT_DPCR10_H__ */

/* End of File */
