/***************************************************************************
 *     Copyright (c) 1999-2011, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_genet_0_rbuf.h $
 * $brcm_Revision: Hydra_Software_Devel/2 $
 * $brcm_Date: 12/12/11 2:56p $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Mon Dec 12 12:00:25 2011
 *                 MD5 Checksum         d41d8cd98f00b204e9800998ecf8427e
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7346/rdb/b0/bchp_genet_0_rbuf.h $
 * 
 * Hydra_Software_Devel/2   12/12/11 2:56p pntruong
 * SW7346-143: Resynced with central rdb.
 *
 ***************************************************************************/

#ifndef BCHP_GENET_0_RBUF_H__
#define BCHP_GENET_0_RBUF_H__

/***************************************************************************
 *GENET_0_RBUF
 ***************************************************************************/
#define BCHP_GENET_0_RBUF_CNTRL                  0x00430300 /* RX Buffer Control Register */
#define BCHP_GENET_0_RBUF_PKT_RDY_THLD           0x00430308 /* RX Buffer Packet Ready Threshold Register */
#define BCHP_GENET_0_RBUF_STATUS                 0x0043030c /* RX Buffer Status Register */
#define BCHP_GENET_0_RBUF_ENDIANESS_CNTRL        0x00430310 /* RX Buffer Endianess Control Register */
#define BCHP_GENET_0_RBUF_RXCHK_CNTRL            0x00430314 /* RX Raw Checksum Control Register */
#define BCHP_GENET_0_RBUF_RXC_OFFSET_7           0x00430318 /* RXC Extraction Offset Register 7 */
#define BCHP_GENET_0_RBUF_RXC_OFFSET_6           0x0043031c /* RXC Extraction Offset Register 6 */
#define BCHP_GENET_0_RBUF_RXC_OFFSET_5           0x00430320 /* RXC Extraction Offset Register 5 */
#define BCHP_GENET_0_RBUF_RXC_OFFSET_4           0x00430324 /* RXC Extraction Offset Register 4 */
#define BCHP_GENET_0_RBUF_RXC_OFFSET_3           0x00430328 /* RXC Extraction Offset Register 3 */
#define BCHP_GENET_0_RBUF_RXC_OFFSET_2           0x0043032c /* RXC Extraction Offset Register 2 */
#define BCHP_GENET_0_RBUF_RXC_OFFSET_1           0x00430330 /* RXC Extraction Offset Register 1 */
#define BCHP_GENET_0_RBUF_RXC_OFFSET_0           0x00430334 /* RXC Extraction Offset Register 0 */
#define BCHP_GENET_0_RBUF_OVFL_PKT_CNT           0x00430380 /* RBUF Overflow Count Register */
#define BCHP_GENET_0_RBUF_ERR_CNT                0x00430384 /* Discard Error Packet Counter */
#define BCHP_GENET_0_RBUF_ENERGY_CNTRL           0x00430388 /* RBUF Energy Control Register */
#define BCHP_GENET_0_RBUF_PD_SRAM_CNTRL          0x004303a8 /* Pseudo Dual SRAM Control */
#define BCHP_GENET_0_RBUF_TEST_MUX_CNTRL         0x004303dc /* GENET Test MUX Control Register */
#define BCHP_GENET_0_RBUF_SPARE_REG_0            0x004303e0 /* GENET Spare Register 0 */
#define BCHP_GENET_0_RBUF_SPARE_REG_1            0x004303e4 /* GENET Spare Register 1 */
#define BCHP_GENET_0_RBUF_SPARE_REG_2            0x004303e8 /* GENET Spare Register 2 */
#define BCHP_GENET_0_RBUF_SPARE_REG_3            0x004303ec /* GENET Spare Register 3 */

/***************************************************************************
 *CNTRL - RX Buffer Control Register
 ***************************************************************************/
/* GENET_0_RBUF :: CNTRL :: reserved0 [31:20] */
#define BCHP_GENET_0_RBUF_CNTRL_reserved0_MASK                     0xfff00000
#define BCHP_GENET_0_RBUF_CNTRL_reserved0_SHIFT                    20

/* GENET_0_RBUF :: CNTRL :: ok_to_send_data_period [19:12] */
#define BCHP_GENET_0_RBUF_CNTRL_ok_to_send_data_period_MASK        0x000ff000
#define BCHP_GENET_0_RBUF_CNTRL_ok_to_send_data_period_SHIFT       12
#define BCHP_GENET_0_RBUF_CNTRL_ok_to_send_data_period_DEFAULT     0x0000000c

/* GENET_0_RBUF :: CNTRL :: reserved1 [11:11] */
#define BCHP_GENET_0_RBUF_CNTRL_reserved1_MASK                     0x00000800
#define BCHP_GENET_0_RBUF_CNTRL_reserved1_SHIFT                    11

/* GENET_0_RBUF :: CNTRL :: resume_threshold [10:03] */
#define BCHP_GENET_0_RBUF_CNTRL_resume_threshold_MASK              0x000007f8
#define BCHP_GENET_0_RBUF_CNTRL_resume_threshold_SHIFT             3
#define BCHP_GENET_0_RBUF_CNTRL_resume_threshold_DEFAULT           0x00000008

/* GENET_0_RBUF :: CNTRL :: bad_packet_discard_en [02:02] */
#define BCHP_GENET_0_RBUF_CNTRL_bad_packet_discard_en_MASK         0x00000004
#define BCHP_GENET_0_RBUF_CNTRL_bad_packet_discard_en_SHIFT        2
#define BCHP_GENET_0_RBUF_CNTRL_bad_packet_discard_en_DEFAULT      0x00000000

/* GENET_0_RBUF :: CNTRL :: align_2B [01:01] */
#define BCHP_GENET_0_RBUF_CNTRL_align_2B_MASK                      0x00000002
#define BCHP_GENET_0_RBUF_CNTRL_align_2B_SHIFT                     1
#define BCHP_GENET_0_RBUF_CNTRL_align_2B_DEFAULT                   0x00000000

/* GENET_0_RBUF :: CNTRL :: status_64B_en [00:00] */
#define BCHP_GENET_0_RBUF_CNTRL_status_64B_en_MASK                 0x00000001
#define BCHP_GENET_0_RBUF_CNTRL_status_64B_en_SHIFT                0
#define BCHP_GENET_0_RBUF_CNTRL_status_64B_en_DEFAULT              0x00000000

/***************************************************************************
 *PKT_RDY_THLD - RX Buffer Packet Ready Threshold Register
 ***************************************************************************/
/* GENET_0_RBUF :: PKT_RDY_THLD :: reserved0 [31:08] */
#define BCHP_GENET_0_RBUF_PKT_RDY_THLD_reserved0_MASK              0xffffff00
#define BCHP_GENET_0_RBUF_PKT_RDY_THLD_reserved0_SHIFT             8

/* GENET_0_RBUF :: PKT_RDY_THLD :: rbuf_pkt_rdy_thld [07:00] */
#define BCHP_GENET_0_RBUF_PKT_RDY_THLD_rbuf_pkt_rdy_thld_MASK      0x000000ff
#define BCHP_GENET_0_RBUF_PKT_RDY_THLD_rbuf_pkt_rdy_thld_SHIFT     0
#define BCHP_GENET_0_RBUF_PKT_RDY_THLD_rbuf_pkt_rdy_thld_DEFAULT   0x00000080

/***************************************************************************
 *STATUS - RX Buffer Status Register
 ***************************************************************************/
/* GENET_0_RBUF :: STATUS :: reserved0 [31:03] */
#define BCHP_GENET_0_RBUF_STATUS_reserved0_MASK                    0xfffffff8
#define BCHP_GENET_0_RBUF_STATUS_reserved0_SHIFT                   3

/* GENET_0_RBUF :: STATUS :: acpi_intr_active [02:02] */
#define BCHP_GENET_0_RBUF_STATUS_acpi_intr_active_MASK             0x00000004
#define BCHP_GENET_0_RBUF_STATUS_acpi_intr_active_SHIFT            2

/* GENET_0_RBUF :: STATUS :: mpd_intr_active [01:01] */
#define BCHP_GENET_0_RBUF_STATUS_mpd_intr_active_MASK              0x00000002
#define BCHP_GENET_0_RBUF_STATUS_mpd_intr_active_SHIFT             1

/* GENET_0_RBUF :: STATUS :: wol_mode [00:00] */
#define BCHP_GENET_0_RBUF_STATUS_wol_mode_MASK                     0x00000001
#define BCHP_GENET_0_RBUF_STATUS_wol_mode_SHIFT                    0

/***************************************************************************
 *ENDIANESS_CNTRL - RX Buffer Endianess Control Register
 ***************************************************************************/
/* GENET_0_RBUF :: ENDIANESS_CNTRL :: reserved0 [31:03] */
#define BCHP_GENET_0_RBUF_ENDIANESS_CNTRL_reserved0_MASK           0xfffffff8
#define BCHP_GENET_0_RBUF_ENDIANESS_CNTRL_reserved0_SHIFT          3

/* GENET_0_RBUF :: ENDIANESS_CNTRL :: swap_en [02:02] */
#define BCHP_GENET_0_RBUF_ENDIANESS_CNTRL_swap_en_MASK             0x00000004
#define BCHP_GENET_0_RBUF_ENDIANESS_CNTRL_swap_en_SHIFT            2
#define BCHP_GENET_0_RBUF_ENDIANESS_CNTRL_swap_en_DEFAULT          0x00000001

/* GENET_0_RBUF :: ENDIANESS_CNTRL :: reg_mode [01:01] */
#define BCHP_GENET_0_RBUF_ENDIANESS_CNTRL_reg_mode_MASK            0x00000002
#define BCHP_GENET_0_RBUF_ENDIANESS_CNTRL_reg_mode_SHIFT           1
#define BCHP_GENET_0_RBUF_ENDIANESS_CNTRL_reg_mode_DEFAULT         0x00000000

/* GENET_0_RBUF :: ENDIANESS_CNTRL :: big_endian_mode [00:00] */
#define BCHP_GENET_0_RBUF_ENDIANESS_CNTRL_big_endian_mode_MASK     0x00000001
#define BCHP_GENET_0_RBUF_ENDIANESS_CNTRL_big_endian_mode_SHIFT    0
#define BCHP_GENET_0_RBUF_ENDIANESS_CNTRL_big_endian_mode_DEFAULT  0x00000001

/***************************************************************************
 *RXCHK_CNTRL - RX Raw Checksum Control Register
 ***************************************************************************/
/* GENET_0_RBUF :: RXCHK_CNTRL :: reserved0 [31:06] */
#define BCHP_GENET_0_RBUF_RXCHK_CNTRL_reserved0_MASK               0xffffffc0
#define BCHP_GENET_0_RBUF_RXCHK_CNTRL_reserved0_SHIFT              6

/* GENET_0_RBUF :: RXCHK_CNTRL :: L3_parse_dis [05:05] */
#define BCHP_GENET_0_RBUF_RXCHK_CNTRL_L3_parse_dis_MASK            0x00000020
#define BCHP_GENET_0_RBUF_RXCHK_CNTRL_L3_parse_dis_SHIFT           5
#define BCHP_GENET_0_RBUF_RXCHK_CNTRL_L3_parse_dis_DEFAULT         0x00000000

/* GENET_0_RBUF :: RXCHK_CNTRL :: skip_fcs [04:04] */
#define BCHP_GENET_0_RBUF_RXCHK_CNTRL_skip_fcs_MASK                0x00000010
#define BCHP_GENET_0_RBUF_RXCHK_CNTRL_skip_fcs_SHIFT               4
#define BCHP_GENET_0_RBUF_RXCHK_CNTRL_skip_fcs_DEFAULT             0x00000000

/* GENET_0_RBUF :: RXCHK_CNTRL :: reserved1 [03:01] */
#define BCHP_GENET_0_RBUF_RXCHK_CNTRL_reserved1_MASK               0x0000000e
#define BCHP_GENET_0_RBUF_RXCHK_CNTRL_reserved1_SHIFT              1

/* GENET_0_RBUF :: RXCHK_CNTRL :: rxchk_en [00:00] */
#define BCHP_GENET_0_RBUF_RXCHK_CNTRL_rxchk_en_MASK                0x00000001
#define BCHP_GENET_0_RBUF_RXCHK_CNTRL_rxchk_en_SHIFT               0
#define BCHP_GENET_0_RBUF_RXCHK_CNTRL_rxchk_en_DEFAULT             0x00000000

/***************************************************************************
 *RXC_OFFSET_7 - RXC Extraction Offset Register 7
 ***************************************************************************/
/* GENET_0_RBUF :: RXC_OFFSET_7 :: reserved0 [31:27] */
#define BCHP_GENET_0_RBUF_RXC_OFFSET_7_reserved0_MASK              0xf8000000
#define BCHP_GENET_0_RBUF_RXC_OFFSET_7_reserved0_SHIFT             27

/* GENET_0_RBUF :: RXC_OFFSET_7 :: extr_offset_15 [26:16] */
#define BCHP_GENET_0_RBUF_RXC_OFFSET_7_extr_offset_15_MASK         0x07ff0000
#define BCHP_GENET_0_RBUF_RXC_OFFSET_7_extr_offset_15_SHIFT        16
#define BCHP_GENET_0_RBUF_RXC_OFFSET_7_extr_offset_15_DEFAULT      0x00000000

/* GENET_0_RBUF :: RXC_OFFSET_7 :: reserved1 [15:11] */
#define BCHP_GENET_0_RBUF_RXC_OFFSET_7_reserved1_MASK              0x0000f800
#define BCHP_GENET_0_RBUF_RXC_OFFSET_7_reserved1_SHIFT             11

/* GENET_0_RBUF :: RXC_OFFSET_7 :: extr_offset_14 [10:00] */
#define BCHP_GENET_0_RBUF_RXC_OFFSET_7_extr_offset_14_MASK         0x000007ff
#define BCHP_GENET_0_RBUF_RXC_OFFSET_7_extr_offset_14_SHIFT        0
#define BCHP_GENET_0_RBUF_RXC_OFFSET_7_extr_offset_14_DEFAULT      0x00000000

/***************************************************************************
 *RXC_OFFSET_6 - RXC Extraction Offset Register 6
 ***************************************************************************/
/* GENET_0_RBUF :: RXC_OFFSET_6 :: reserved0 [31:27] */
#define BCHP_GENET_0_RBUF_RXC_OFFSET_6_reserved0_MASK              0xf8000000
#define BCHP_GENET_0_RBUF_RXC_OFFSET_6_reserved0_SHIFT             27

/* GENET_0_RBUF :: RXC_OFFSET_6 :: extr_offset_13 [26:16] */
#define BCHP_GENET_0_RBUF_RXC_OFFSET_6_extr_offset_13_MASK         0x07ff0000
#define BCHP_GENET_0_RBUF_RXC_OFFSET_6_extr_offset_13_SHIFT        16
#define BCHP_GENET_0_RBUF_RXC_OFFSET_6_extr_offset_13_DEFAULT      0x00000000

/* GENET_0_RBUF :: RXC_OFFSET_6 :: reserved1 [15:11] */
#define BCHP_GENET_0_RBUF_RXC_OFFSET_6_reserved1_MASK              0x0000f800
#define BCHP_GENET_0_RBUF_RXC_OFFSET_6_reserved1_SHIFT             11

/* GENET_0_RBUF :: RXC_OFFSET_6 :: extr_offset_12 [10:00] */
#define BCHP_GENET_0_RBUF_RXC_OFFSET_6_extr_offset_12_MASK         0x000007ff
#define BCHP_GENET_0_RBUF_RXC_OFFSET_6_extr_offset_12_SHIFT        0
#define BCHP_GENET_0_RBUF_RXC_OFFSET_6_extr_offset_12_DEFAULT      0x00000000

/***************************************************************************
 *RXC_OFFSET_5 - RXC Extraction Offset Register 5
 ***************************************************************************/
/* GENET_0_RBUF :: RXC_OFFSET_5 :: reserved0 [31:27] */
#define BCHP_GENET_0_RBUF_RXC_OFFSET_5_reserved0_MASK              0xf8000000
#define BCHP_GENET_0_RBUF_RXC_OFFSET_5_reserved0_SHIFT             27

/* GENET_0_RBUF :: RXC_OFFSET_5 :: extr_offset_11 [26:16] */
#define BCHP_GENET_0_RBUF_RXC_OFFSET_5_extr_offset_11_MASK         0x07ff0000
#define BCHP_GENET_0_RBUF_RXC_OFFSET_5_extr_offset_11_SHIFT        16
#define BCHP_GENET_0_RBUF_RXC_OFFSET_5_extr_offset_11_DEFAULT      0x00000000

/* GENET_0_RBUF :: RXC_OFFSET_5 :: reserved1 [15:11] */
#define BCHP_GENET_0_RBUF_RXC_OFFSET_5_reserved1_MASK              0x0000f800
#define BCHP_GENET_0_RBUF_RXC_OFFSET_5_reserved1_SHIFT             11

/* GENET_0_RBUF :: RXC_OFFSET_5 :: extr_offset_10 [10:00] */
#define BCHP_GENET_0_RBUF_RXC_OFFSET_5_extr_offset_10_MASK         0x000007ff
#define BCHP_GENET_0_RBUF_RXC_OFFSET_5_extr_offset_10_SHIFT        0
#define BCHP_GENET_0_RBUF_RXC_OFFSET_5_extr_offset_10_DEFAULT      0x00000000

/***************************************************************************
 *RXC_OFFSET_4 - RXC Extraction Offset Register 4
 ***************************************************************************/
/* GENET_0_RBUF :: RXC_OFFSET_4 :: reserved0 [31:27] */
#define BCHP_GENET_0_RBUF_RXC_OFFSET_4_reserved0_MASK              0xf8000000
#define BCHP_GENET_0_RBUF_RXC_OFFSET_4_reserved0_SHIFT             27

/* GENET_0_RBUF :: RXC_OFFSET_4 :: extr_offset_9 [26:16] */
#define BCHP_GENET_0_RBUF_RXC_OFFSET_4_extr_offset_9_MASK          0x07ff0000
#define BCHP_GENET_0_RBUF_RXC_OFFSET_4_extr_offset_9_SHIFT         16
#define BCHP_GENET_0_RBUF_RXC_OFFSET_4_extr_offset_9_DEFAULT       0x00000000

/* GENET_0_RBUF :: RXC_OFFSET_4 :: reserved1 [15:11] */
#define BCHP_GENET_0_RBUF_RXC_OFFSET_4_reserved1_MASK              0x0000f800
#define BCHP_GENET_0_RBUF_RXC_OFFSET_4_reserved1_SHIFT             11

/* GENET_0_RBUF :: RXC_OFFSET_4 :: extr_offset_8 [10:00] */
#define BCHP_GENET_0_RBUF_RXC_OFFSET_4_extr_offset_8_MASK          0x000007ff
#define BCHP_GENET_0_RBUF_RXC_OFFSET_4_extr_offset_8_SHIFT         0
#define BCHP_GENET_0_RBUF_RXC_OFFSET_4_extr_offset_8_DEFAULT       0x00000000

/***************************************************************************
 *RXC_OFFSET_3 - RXC Extraction Offset Register 3
 ***************************************************************************/
/* GENET_0_RBUF :: RXC_OFFSET_3 :: reserved0 [31:27] */
#define BCHP_GENET_0_RBUF_RXC_OFFSET_3_reserved0_MASK              0xf8000000
#define BCHP_GENET_0_RBUF_RXC_OFFSET_3_reserved0_SHIFT             27

/* GENET_0_RBUF :: RXC_OFFSET_3 :: extr_offset_7 [26:16] */
#define BCHP_GENET_0_RBUF_RXC_OFFSET_3_extr_offset_7_MASK          0x07ff0000
#define BCHP_GENET_0_RBUF_RXC_OFFSET_3_extr_offset_7_SHIFT         16
#define BCHP_GENET_0_RBUF_RXC_OFFSET_3_extr_offset_7_DEFAULT       0x00000000

/* GENET_0_RBUF :: RXC_OFFSET_3 :: reserved1 [15:11] */
#define BCHP_GENET_0_RBUF_RXC_OFFSET_3_reserved1_MASK              0x0000f800
#define BCHP_GENET_0_RBUF_RXC_OFFSET_3_reserved1_SHIFT             11

/* GENET_0_RBUF :: RXC_OFFSET_3 :: extr_offset_6 [10:00] */
#define BCHP_GENET_0_RBUF_RXC_OFFSET_3_extr_offset_6_MASK          0x000007ff
#define BCHP_GENET_0_RBUF_RXC_OFFSET_3_extr_offset_6_SHIFT         0
#define BCHP_GENET_0_RBUF_RXC_OFFSET_3_extr_offset_6_DEFAULT       0x00000000

/***************************************************************************
 *RXC_OFFSET_2 - RXC Extraction Offset Register 2
 ***************************************************************************/
/* GENET_0_RBUF :: RXC_OFFSET_2 :: reserved0 [31:27] */
#define BCHP_GENET_0_RBUF_RXC_OFFSET_2_reserved0_MASK              0xf8000000
#define BCHP_GENET_0_RBUF_RXC_OFFSET_2_reserved0_SHIFT             27

/* GENET_0_RBUF :: RXC_OFFSET_2 :: extr_offset_5 [26:16] */
#define BCHP_GENET_0_RBUF_RXC_OFFSET_2_extr_offset_5_MASK          0x07ff0000
#define BCHP_GENET_0_RBUF_RXC_OFFSET_2_extr_offset_5_SHIFT         16
#define BCHP_GENET_0_RBUF_RXC_OFFSET_2_extr_offset_5_DEFAULT       0x00000000

/* GENET_0_RBUF :: RXC_OFFSET_2 :: reserved1 [15:11] */
#define BCHP_GENET_0_RBUF_RXC_OFFSET_2_reserved1_MASK              0x0000f800
#define BCHP_GENET_0_RBUF_RXC_OFFSET_2_reserved1_SHIFT             11

/* GENET_0_RBUF :: RXC_OFFSET_2 :: extr_offset_4 [10:00] */
#define BCHP_GENET_0_RBUF_RXC_OFFSET_2_extr_offset_4_MASK          0x000007ff
#define BCHP_GENET_0_RBUF_RXC_OFFSET_2_extr_offset_4_SHIFT         0
#define BCHP_GENET_0_RBUF_RXC_OFFSET_2_extr_offset_4_DEFAULT       0x00000000

/***************************************************************************
 *RXC_OFFSET_1 - RXC Extraction Offset Register 1
 ***************************************************************************/
/* GENET_0_RBUF :: RXC_OFFSET_1 :: reserved0 [31:27] */
#define BCHP_GENET_0_RBUF_RXC_OFFSET_1_reserved0_MASK              0xf8000000
#define BCHP_GENET_0_RBUF_RXC_OFFSET_1_reserved0_SHIFT             27

/* GENET_0_RBUF :: RXC_OFFSET_1 :: extr_offset_3 [26:16] */
#define BCHP_GENET_0_RBUF_RXC_OFFSET_1_extr_offset_3_MASK          0x07ff0000
#define BCHP_GENET_0_RBUF_RXC_OFFSET_1_extr_offset_3_SHIFT         16
#define BCHP_GENET_0_RBUF_RXC_OFFSET_1_extr_offset_3_DEFAULT       0x00000000

/* GENET_0_RBUF :: RXC_OFFSET_1 :: reserved1 [15:11] */
#define BCHP_GENET_0_RBUF_RXC_OFFSET_1_reserved1_MASK              0x0000f800
#define BCHP_GENET_0_RBUF_RXC_OFFSET_1_reserved1_SHIFT             11

/* GENET_0_RBUF :: RXC_OFFSET_1 :: extr_offset_2 [10:00] */
#define BCHP_GENET_0_RBUF_RXC_OFFSET_1_extr_offset_2_MASK          0x000007ff
#define BCHP_GENET_0_RBUF_RXC_OFFSET_1_extr_offset_2_SHIFT         0
#define BCHP_GENET_0_RBUF_RXC_OFFSET_1_extr_offset_2_DEFAULT       0x00000000

/***************************************************************************
 *RXC_OFFSET_0 - RXC Extraction Offset Register 0
 ***************************************************************************/
/* GENET_0_RBUF :: RXC_OFFSET_0 :: reserved0 [31:27] */
#define BCHP_GENET_0_RBUF_RXC_OFFSET_0_reserved0_MASK              0xf8000000
#define BCHP_GENET_0_RBUF_RXC_OFFSET_0_reserved0_SHIFT             27

/* GENET_0_RBUF :: RXC_OFFSET_0 :: extr_offset_1 [26:16] */
#define BCHP_GENET_0_RBUF_RXC_OFFSET_0_extr_offset_1_MASK          0x07ff0000
#define BCHP_GENET_0_RBUF_RXC_OFFSET_0_extr_offset_1_SHIFT         16
#define BCHP_GENET_0_RBUF_RXC_OFFSET_0_extr_offset_1_DEFAULT       0x00000000

/* GENET_0_RBUF :: RXC_OFFSET_0 :: reserved1 [15:11] */
#define BCHP_GENET_0_RBUF_RXC_OFFSET_0_reserved1_MASK              0x0000f800
#define BCHP_GENET_0_RBUF_RXC_OFFSET_0_reserved1_SHIFT             11

/* GENET_0_RBUF :: RXC_OFFSET_0 :: extr_offset_0 [10:00] */
#define BCHP_GENET_0_RBUF_RXC_OFFSET_0_extr_offset_0_MASK          0x000007ff
#define BCHP_GENET_0_RBUF_RXC_OFFSET_0_extr_offset_0_SHIFT         0
#define BCHP_GENET_0_RBUF_RXC_OFFSET_0_extr_offset_0_DEFAULT       0x00000000

/***************************************************************************
 *OVFL_PKT_CNT - RBUF Overflow Count Register
 ***************************************************************************/
/* GENET_0_RBUF :: OVFL_PKT_CNT :: rbuf_overflow_count [31:00] */
#define BCHP_GENET_0_RBUF_OVFL_PKT_CNT_rbuf_overflow_count_MASK    0xffffffff
#define BCHP_GENET_0_RBUF_OVFL_PKT_CNT_rbuf_overflow_count_SHIFT   0
#define BCHP_GENET_0_RBUF_OVFL_PKT_CNT_rbuf_overflow_count_DEFAULT 0x00000000

/***************************************************************************
 *ERR_CNT - Discard Error Packet Counter
 ***************************************************************************/
/* GENET_0_RBUF :: ERR_CNT :: error_packet_counter [31:00] */
#define BCHP_GENET_0_RBUF_ERR_CNT_error_packet_counter_MASK        0xffffffff
#define BCHP_GENET_0_RBUF_ERR_CNT_error_packet_counter_SHIFT       0
#define BCHP_GENET_0_RBUF_ERR_CNT_error_packet_counter_DEFAULT     0x00000000

/***************************************************************************
 *ENERGY_CNTRL - RBUF Energy Control Register
 ***************************************************************************/
/* GENET_0_RBUF :: ENERGY_CNTRL :: reserved0 [31:02] */
#define BCHP_GENET_0_RBUF_ENERGY_CNTRL_reserved0_MASK              0xfffffffc
#define BCHP_GENET_0_RBUF_ENERGY_CNTRL_reserved0_SHIFT             2

/* GENET_0_RBUF :: ENERGY_CNTRL :: pm_en [01:01] */
#define BCHP_GENET_0_RBUF_ENERGY_CNTRL_pm_en_MASK                  0x00000002
#define BCHP_GENET_0_RBUF_ENERGY_CNTRL_pm_en_SHIFT                 1
#define BCHP_GENET_0_RBUF_ENERGY_CNTRL_pm_en_DEFAULT               0x00000000

/* GENET_0_RBUF :: ENERGY_CNTRL :: eee_en [00:00] */
#define BCHP_GENET_0_RBUF_ENERGY_CNTRL_eee_en_MASK                 0x00000001
#define BCHP_GENET_0_RBUF_ENERGY_CNTRL_eee_en_SHIFT                0
#define BCHP_GENET_0_RBUF_ENERGY_CNTRL_eee_en_DEFAULT              0x00000000

/***************************************************************************
 *PD_SRAM_CNTRL - Pseudo Dual SRAM Control
 ***************************************************************************/
/* GENET_0_RBUF :: PD_SRAM_CNTRL :: reserved0 [31:16] */
#define BCHP_GENET_0_RBUF_PD_SRAM_CNTRL_reserved0_MASK             0xffff0000
#define BCHP_GENET_0_RBUF_PD_SRAM_CNTRL_reserved0_SHIFT            16

/* GENET_0_RBUF :: PD_SRAM_CNTRL :: umac_dma_tx_mbist_tm [15:08] */
#define BCHP_GENET_0_RBUF_PD_SRAM_CNTRL_umac_dma_tx_mbist_tm_MASK  0x0000ff00
#define BCHP_GENET_0_RBUF_PD_SRAM_CNTRL_umac_dma_tx_mbist_tm_SHIFT 8
#define BCHP_GENET_0_RBUF_PD_SRAM_CNTRL_umac_dma_tx_mbist_tm_DEFAULT 0x00000000

/* GENET_0_RBUF :: PD_SRAM_CNTRL :: umac_dma_rx_mbist_tm [07:00] */
#define BCHP_GENET_0_RBUF_PD_SRAM_CNTRL_umac_dma_rx_mbist_tm_MASK  0x000000ff
#define BCHP_GENET_0_RBUF_PD_SRAM_CNTRL_umac_dma_rx_mbist_tm_SHIFT 0
#define BCHP_GENET_0_RBUF_PD_SRAM_CNTRL_umac_dma_rx_mbist_tm_DEFAULT 0x00000000

/***************************************************************************
 *TEST_MUX_CNTRL - GENET Test MUX Control Register
 ***************************************************************************/
/* GENET_0_RBUF :: TEST_MUX_CNTRL :: reserved0 [31:03] */
#define BCHP_GENET_0_RBUF_TEST_MUX_CNTRL_reserved0_MASK            0xfffffff8
#define BCHP_GENET_0_RBUF_TEST_MUX_CNTRL_reserved0_SHIFT           3

/* GENET_0_RBUF :: TEST_MUX_CNTRL :: tmux_sel [02:00] */
#define BCHP_GENET_0_RBUF_TEST_MUX_CNTRL_tmux_sel_MASK             0x00000007
#define BCHP_GENET_0_RBUF_TEST_MUX_CNTRL_tmux_sel_SHIFT            0
#define BCHP_GENET_0_RBUF_TEST_MUX_CNTRL_tmux_sel_DEFAULT          0x00000000

/***************************************************************************
 *SPARE_REG_0 - GENET Spare Register 0
 ***************************************************************************/
/* GENET_0_RBUF :: SPARE_REG_0 :: spare_word [31:00] */
#define BCHP_GENET_0_RBUF_SPARE_REG_0_spare_word_MASK              0xffffffff
#define BCHP_GENET_0_RBUF_SPARE_REG_0_spare_word_SHIFT             0
#define BCHP_GENET_0_RBUF_SPARE_REG_0_spare_word_DEFAULT           0x00000000

/***************************************************************************
 *SPARE_REG_1 - GENET Spare Register 1
 ***************************************************************************/
/* GENET_0_RBUF :: SPARE_REG_1 :: spare_word [31:00] */
#define BCHP_GENET_0_RBUF_SPARE_REG_1_spare_word_MASK              0xffffffff
#define BCHP_GENET_0_RBUF_SPARE_REG_1_spare_word_SHIFT             0
#define BCHP_GENET_0_RBUF_SPARE_REG_1_spare_word_DEFAULT           0x00000000

/***************************************************************************
 *SPARE_REG_2 - GENET Spare Register 2
 ***************************************************************************/
/* GENET_0_RBUF :: SPARE_REG_2 :: spare_word [31:00] */
#define BCHP_GENET_0_RBUF_SPARE_REG_2_spare_word_MASK              0xffffffff
#define BCHP_GENET_0_RBUF_SPARE_REG_2_spare_word_SHIFT             0
#define BCHP_GENET_0_RBUF_SPARE_REG_2_spare_word_DEFAULT           0x00000000

/***************************************************************************
 *SPARE_REG_3 - GENET Spare Register 3
 ***************************************************************************/
/* GENET_0_RBUF :: SPARE_REG_3 :: spare_word [31:00] */
#define BCHP_GENET_0_RBUF_SPARE_REG_3_spare_word_MASK              0xffffffff
#define BCHP_GENET_0_RBUF_SPARE_REG_3_spare_word_SHIFT             0
#define BCHP_GENET_0_RBUF_SPARE_REG_3_spare_word_DEFAULT           0x00000000

#endif /* #ifndef BCHP_GENET_0_RBUF_H__ */

/* End of File */
