
*** Running vivado
    with args -log SquareRootCop_v1_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source SquareRootCop_v1_0.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source SquareRootCop_v1_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/ip_repo/SquareRootCop_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/users/pedro/dropbox/ua/cr/project/cr-project/squarerootcop.tmp/squarerootcop_v1_0_project/SquareRootCop_v1_0_project.cache/ip 
Command: synth_design -top SquareRootCop_v1_0 -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 18072 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 560.688 ; gain = 246.141
---------------------------------------------------------------------------------
WARNING: [Synth 8-2048] function clogb2 does not always return a value [c:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/ip_repo/SquareRootCop_1.0/hdl/SquareRootCop_v1_0_S00_AXIS.vhd:55]
INFO: [Synth 8-638] synthesizing module 'SquareRootCop_v1_0' [c:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/ip_repo/SquareRootCop_1.0/hdl/SquareRootCop_v1_0.vhd:74]
	Parameter C_S00_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M00_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M00_AXIS_START_COUNT bound to: 32 - type: integer 
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'SquareRootCop_v1_0_S00_AXIS' declared at 'c:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/ip_repo/SquareRootCop_1.0/hdl/SquareRootCop_v1_0_S00_AXIS.vhd:5' bound to instance 'SquareRootCop_v1_0_S00_AXIS_inst' of component 'SquareRootCop_v1_0_S00_AXIS' [c:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/ip_repo/SquareRootCop_1.0/hdl/SquareRootCop_v1_0.vhd:141]
INFO: [Synth 8-638] synthesizing module 'SquareRootCop_v1_0_S00_AXIS' [c:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/ip_repo/SquareRootCop_1.0/hdl/SquareRootCop_v1_0_S00_AXIS.vhd:38]
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-226] default block is never used [c:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/ip_repo/SquareRootCop_1.0/hdl/SquareRootCop_v1_0_S00_AXIS.vhd:94]
WARNING: [Synth 8-6014] Unused sequential element write_pointer_reg was removed.  [c:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/ip_repo/SquareRootCop_1.0/hdl/SquareRootCop_v1_0_S00_AXIS.vhd:133]
WARNING: [Synth 8-6014] Unused sequential element FIFO_GEN[0].stream_data_fifo_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element FIFO_GEN[1].stream_data_fifo_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element FIFO_GEN[2].stream_data_fifo_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element FIFO_GEN[3].stream_data_fifo_reg was removed. 
INFO: [Synth 8-256] done synthesizing module 'SquareRootCop_v1_0_S00_AXIS' (1#1) [c:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/ip_repo/SquareRootCop_1.0/hdl/SquareRootCop_v1_0_S00_AXIS.vhd:38]
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_START_COUNT bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'SquareRootCop_v1_0_M00_AXIS' declared at 'c:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/ip_repo/SquareRootCop_1.0/hdl/SquareRootCop_v1_0_M00_AXIS.vhd:5' bound to instance 'SquareRootCop_v1_0_M00_AXIS_inst' of component 'SquareRootCop_v1_0_M00_AXIS' [c:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/ip_repo/SquareRootCop_1.0/hdl/SquareRootCop_v1_0.vhd:156]
INFO: [Synth 8-638] synthesizing module 'SquareRootCop_v1_0_M00_AXIS' [c:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/ip_repo/SquareRootCop_1.0/hdl/SquareRootCop_v1_0_M00_AXIS.vhd:40]
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_START_COUNT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SquareRootCop_v1_0_M00_AXIS' (2#1) [c:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/ip_repo/SquareRootCop_1.0/hdl/SquareRootCop_v1_0_M00_AXIS.vhd:40]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'SquareRootCop_v1_0_S00_AXI' declared at 'c:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/ip_repo/SquareRootCop_1.0/hdl/SquareRootCop_v1_0_S00_AXI.vhd:5' bound to instance 'SquareRootCop_v1_0_S00_AXI_inst' of component 'SquareRootCop_v1_0_S00_AXI' [c:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/ip_repo/SquareRootCop_1.0/hdl/SquareRootCop_v1_0.vhd:172]
INFO: [Synth 8-638] synthesizing module 'SquareRootCop_v1_0_S00_AXI' [c:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/ip_repo/SquareRootCop_1.0/hdl/SquareRootCop_v1_0_S00_AXI.vhd:86]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-226] default block is never used [c:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/ip_repo/SquareRootCop_1.0/hdl/SquareRootCop_v1_0_S00_AXI.vhd:224]
INFO: [Synth 8-226] default block is never used [c:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/ip_repo/SquareRootCop_1.0/hdl/SquareRootCop_v1_0_S00_AXI.vhd:354]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [c:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/ip_repo/SquareRootCop_1.0/hdl/SquareRootCop_v1_0_S00_AXI.vhd:222]
INFO: [Synth 8-256] done synthesizing module 'SquareRootCop_v1_0_S00_AXI' (3#1) [c:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/ip_repo/SquareRootCop_1.0/hdl/SquareRootCop_v1_0_S00_AXI.vhd:86]
INFO: [Synth 8-256] done synthesizing module 'SquareRootCop_v1_0' (4#1) [c:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/ip_repo/SquareRootCop_1.0/hdl/SquareRootCop_v1_0.vhd:74]
WARNING: [Synth 8-3331] design SquareRootCop_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design SquareRootCop_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design SquareRootCop_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design SquareRootCop_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design SquareRootCop_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design SquareRootCop_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
WARNING: [Synth 8-3331] design SquareRootCop_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[31]
WARNING: [Synth 8-3331] design SquareRootCop_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[30]
WARNING: [Synth 8-3331] design SquareRootCop_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[29]
WARNING: [Synth 8-3331] design SquareRootCop_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[28]
WARNING: [Synth 8-3331] design SquareRootCop_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[27]
WARNING: [Synth 8-3331] design SquareRootCop_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[26]
WARNING: [Synth 8-3331] design SquareRootCop_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[25]
WARNING: [Synth 8-3331] design SquareRootCop_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[24]
WARNING: [Synth 8-3331] design SquareRootCop_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[23]
WARNING: [Synth 8-3331] design SquareRootCop_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[22]
WARNING: [Synth 8-3331] design SquareRootCop_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[21]
WARNING: [Synth 8-3331] design SquareRootCop_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[20]
WARNING: [Synth 8-3331] design SquareRootCop_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[19]
WARNING: [Synth 8-3331] design SquareRootCop_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[18]
WARNING: [Synth 8-3331] design SquareRootCop_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[17]
WARNING: [Synth 8-3331] design SquareRootCop_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[16]
WARNING: [Synth 8-3331] design SquareRootCop_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[15]
WARNING: [Synth 8-3331] design SquareRootCop_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[14]
WARNING: [Synth 8-3331] design SquareRootCop_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[13]
WARNING: [Synth 8-3331] design SquareRootCop_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[12]
WARNING: [Synth 8-3331] design SquareRootCop_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[11]
WARNING: [Synth 8-3331] design SquareRootCop_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[10]
WARNING: [Synth 8-3331] design SquareRootCop_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[9]
WARNING: [Synth 8-3331] design SquareRootCop_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[8]
WARNING: [Synth 8-3331] design SquareRootCop_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[7]
WARNING: [Synth 8-3331] design SquareRootCop_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[6]
WARNING: [Synth 8-3331] design SquareRootCop_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[5]
WARNING: [Synth 8-3331] design SquareRootCop_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[4]
WARNING: [Synth 8-3331] design SquareRootCop_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[3]
WARNING: [Synth 8-3331] design SquareRootCop_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[2]
WARNING: [Synth 8-3331] design SquareRootCop_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[1]
WARNING: [Synth 8-3331] design SquareRootCop_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[0]
WARNING: [Synth 8-3331] design SquareRootCop_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[3]
WARNING: [Synth 8-3331] design SquareRootCop_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[2]
WARNING: [Synth 8-3331] design SquareRootCop_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[1]
WARNING: [Synth 8-3331] design SquareRootCop_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[0]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 629.824 ; gain = 315.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 629.824 ; gain = 315.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 629.824 ; gain = 315.277
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'mst_exec_state_reg' in module 'SquareRootCop_v1_0_M00_AXIS'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
            init_counter |                               01 |                               01
             send_stream |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'mst_exec_state_reg' using encoding 'sequential' in module 'SquareRootCop_v1_0_M00_AXIS'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 629.824 ; gain = 315.277
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 6     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module SquareRootCop_v1_0_S00_AXIS 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SquareRootCop_v1_0_M00_AXIS 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
Module SquareRootCop_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design SquareRootCop_v1_0 has port m00_axis_tstrb[3] driven by constant 1
WARNING: [Synth 8-3917] design SquareRootCop_v1_0 has port m00_axis_tstrb[2] driven by constant 1
WARNING: [Synth 8-3917] design SquareRootCop_v1_0 has port m00_axis_tstrb[1] driven by constant 1
WARNING: [Synth 8-3917] design SquareRootCop_v1_0 has port m00_axis_tstrb[0] driven by constant 1
WARNING: [Synth 8-3331] design SquareRootCop_v1_0 has unconnected port s00_axis_tdata[31]
WARNING: [Synth 8-3331] design SquareRootCop_v1_0 has unconnected port s00_axis_tdata[30]
WARNING: [Synth 8-3331] design SquareRootCop_v1_0 has unconnected port s00_axis_tdata[29]
WARNING: [Synth 8-3331] design SquareRootCop_v1_0 has unconnected port s00_axis_tdata[28]
WARNING: [Synth 8-3331] design SquareRootCop_v1_0 has unconnected port s00_axis_tdata[27]
WARNING: [Synth 8-3331] design SquareRootCop_v1_0 has unconnected port s00_axis_tdata[26]
WARNING: [Synth 8-3331] design SquareRootCop_v1_0 has unconnected port s00_axis_tdata[25]
WARNING: [Synth 8-3331] design SquareRootCop_v1_0 has unconnected port s00_axis_tdata[24]
WARNING: [Synth 8-3331] design SquareRootCop_v1_0 has unconnected port s00_axis_tdata[23]
WARNING: [Synth 8-3331] design SquareRootCop_v1_0 has unconnected port s00_axis_tdata[22]
WARNING: [Synth 8-3331] design SquareRootCop_v1_0 has unconnected port s00_axis_tdata[21]
WARNING: [Synth 8-3331] design SquareRootCop_v1_0 has unconnected port s00_axis_tdata[20]
WARNING: [Synth 8-3331] design SquareRootCop_v1_0 has unconnected port s00_axis_tdata[19]
WARNING: [Synth 8-3331] design SquareRootCop_v1_0 has unconnected port s00_axis_tdata[18]
WARNING: [Synth 8-3331] design SquareRootCop_v1_0 has unconnected port s00_axis_tdata[17]
WARNING: [Synth 8-3331] design SquareRootCop_v1_0 has unconnected port s00_axis_tdata[16]
WARNING: [Synth 8-3331] design SquareRootCop_v1_0 has unconnected port s00_axis_tdata[15]
WARNING: [Synth 8-3331] design SquareRootCop_v1_0 has unconnected port s00_axis_tdata[14]
WARNING: [Synth 8-3331] design SquareRootCop_v1_0 has unconnected port s00_axis_tdata[13]
WARNING: [Synth 8-3331] design SquareRootCop_v1_0 has unconnected port s00_axis_tdata[12]
WARNING: [Synth 8-3331] design SquareRootCop_v1_0 has unconnected port s00_axis_tdata[11]
WARNING: [Synth 8-3331] design SquareRootCop_v1_0 has unconnected port s00_axis_tdata[10]
WARNING: [Synth 8-3331] design SquareRootCop_v1_0 has unconnected port s00_axis_tdata[9]
WARNING: [Synth 8-3331] design SquareRootCop_v1_0 has unconnected port s00_axis_tdata[8]
WARNING: [Synth 8-3331] design SquareRootCop_v1_0 has unconnected port s00_axis_tdata[7]
WARNING: [Synth 8-3331] design SquareRootCop_v1_0 has unconnected port s00_axis_tdata[6]
WARNING: [Synth 8-3331] design SquareRootCop_v1_0 has unconnected port s00_axis_tdata[5]
WARNING: [Synth 8-3331] design SquareRootCop_v1_0 has unconnected port s00_axis_tdata[4]
WARNING: [Synth 8-3331] design SquareRootCop_v1_0 has unconnected port s00_axis_tdata[3]
WARNING: [Synth 8-3331] design SquareRootCop_v1_0 has unconnected port s00_axis_tdata[2]
WARNING: [Synth 8-3331] design SquareRootCop_v1_0 has unconnected port s00_axis_tdata[1]
WARNING: [Synth 8-3331] design SquareRootCop_v1_0 has unconnected port s00_axis_tdata[0]
WARNING: [Synth 8-3331] design SquareRootCop_v1_0 has unconnected port s00_axis_tstrb[3]
WARNING: [Synth 8-3331] design SquareRootCop_v1_0 has unconnected port s00_axis_tstrb[2]
WARNING: [Synth 8-3331] design SquareRootCop_v1_0 has unconnected port s00_axis_tstrb[1]
WARNING: [Synth 8-3331] design SquareRootCop_v1_0 has unconnected port s00_axis_tstrb[0]
WARNING: [Synth 8-3331] design SquareRootCop_v1_0 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design SquareRootCop_v1_0 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design SquareRootCop_v1_0 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design SquareRootCop_v1_0 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design SquareRootCop_v1_0 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design SquareRootCop_v1_0 has unconnected port s00_axi_arprot[0]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\SquareRootCop_v1_0_M00_AXIS_inst/tx_done_reg )
INFO: [Synth 8-3886] merging instance 'SquareRootCop_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'SquareRootCop_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\SquareRootCop_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'SquareRootCop_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'SquareRootCop_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\SquareRootCop_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'SquareRootCop_v1_0_M00_AXIS_inst/stream_data_out_reg[4]' (FDRE) to 'SquareRootCop_v1_0_M00_AXIS_inst/stream_data_out_reg[5]'
INFO: [Synth 8-3886] merging instance 'SquareRootCop_v1_0_M00_AXIS_inst/stream_data_out_reg[5]' (FDRE) to 'SquareRootCop_v1_0_M00_AXIS_inst/stream_data_out_reg[6]'
INFO: [Synth 8-3886] merging instance 'SquareRootCop_v1_0_M00_AXIS_inst/stream_data_out_reg[6]' (FDRE) to 'SquareRootCop_v1_0_M00_AXIS_inst/stream_data_out_reg[7]'
INFO: [Synth 8-3886] merging instance 'SquareRootCop_v1_0_M00_AXIS_inst/stream_data_out_reg[7]' (FDRE) to 'SquareRootCop_v1_0_M00_AXIS_inst/stream_data_out_reg[8]'
INFO: [Synth 8-3886] merging instance 'SquareRootCop_v1_0_M00_AXIS_inst/stream_data_out_reg[8]' (FDRE) to 'SquareRootCop_v1_0_M00_AXIS_inst/stream_data_out_reg[9]'
INFO: [Synth 8-3886] merging instance 'SquareRootCop_v1_0_M00_AXIS_inst/stream_data_out_reg[9]' (FDRE) to 'SquareRootCop_v1_0_M00_AXIS_inst/stream_data_out_reg[10]'
INFO: [Synth 8-3886] merging instance 'SquareRootCop_v1_0_M00_AXIS_inst/stream_data_out_reg[10]' (FDRE) to 'SquareRootCop_v1_0_M00_AXIS_inst/stream_data_out_reg[11]'
INFO: [Synth 8-3886] merging instance 'SquareRootCop_v1_0_M00_AXIS_inst/stream_data_out_reg[11]' (FDRE) to 'SquareRootCop_v1_0_M00_AXIS_inst/stream_data_out_reg[12]'
INFO: [Synth 8-3886] merging instance 'SquareRootCop_v1_0_M00_AXIS_inst/stream_data_out_reg[12]' (FDRE) to 'SquareRootCop_v1_0_M00_AXIS_inst/stream_data_out_reg[13]'
INFO: [Synth 8-3886] merging instance 'SquareRootCop_v1_0_M00_AXIS_inst/stream_data_out_reg[13]' (FDRE) to 'SquareRootCop_v1_0_M00_AXIS_inst/stream_data_out_reg[14]'
INFO: [Synth 8-3886] merging instance 'SquareRootCop_v1_0_M00_AXIS_inst/stream_data_out_reg[14]' (FDRE) to 'SquareRootCop_v1_0_M00_AXIS_inst/stream_data_out_reg[15]'
INFO: [Synth 8-3886] merging instance 'SquareRootCop_v1_0_M00_AXIS_inst/stream_data_out_reg[15]' (FDRE) to 'SquareRootCop_v1_0_M00_AXIS_inst/stream_data_out_reg[16]'
INFO: [Synth 8-3886] merging instance 'SquareRootCop_v1_0_M00_AXIS_inst/stream_data_out_reg[16]' (FDRE) to 'SquareRootCop_v1_0_M00_AXIS_inst/stream_data_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'SquareRootCop_v1_0_M00_AXIS_inst/stream_data_out_reg[17]' (FDRE) to 'SquareRootCop_v1_0_M00_AXIS_inst/stream_data_out_reg[18]'
INFO: [Synth 8-3886] merging instance 'SquareRootCop_v1_0_M00_AXIS_inst/stream_data_out_reg[18]' (FDRE) to 'SquareRootCop_v1_0_M00_AXIS_inst/stream_data_out_reg[19]'
INFO: [Synth 8-3886] merging instance 'SquareRootCop_v1_0_M00_AXIS_inst/stream_data_out_reg[19]' (FDRE) to 'SquareRootCop_v1_0_M00_AXIS_inst/stream_data_out_reg[20]'
INFO: [Synth 8-3886] merging instance 'SquareRootCop_v1_0_M00_AXIS_inst/stream_data_out_reg[20]' (FDRE) to 'SquareRootCop_v1_0_M00_AXIS_inst/stream_data_out_reg[21]'
INFO: [Synth 8-3886] merging instance 'SquareRootCop_v1_0_M00_AXIS_inst/stream_data_out_reg[21]' (FDRE) to 'SquareRootCop_v1_0_M00_AXIS_inst/stream_data_out_reg[22]'
INFO: [Synth 8-3886] merging instance 'SquareRootCop_v1_0_M00_AXIS_inst/stream_data_out_reg[22]' (FDRE) to 'SquareRootCop_v1_0_M00_AXIS_inst/stream_data_out_reg[23]'
INFO: [Synth 8-3886] merging instance 'SquareRootCop_v1_0_M00_AXIS_inst/stream_data_out_reg[23]' (FDRE) to 'SquareRootCop_v1_0_M00_AXIS_inst/stream_data_out_reg[24]'
INFO: [Synth 8-3886] merging instance 'SquareRootCop_v1_0_M00_AXIS_inst/stream_data_out_reg[24]' (FDRE) to 'SquareRootCop_v1_0_M00_AXIS_inst/stream_data_out_reg[25]'
INFO: [Synth 8-3886] merging instance 'SquareRootCop_v1_0_M00_AXIS_inst/stream_data_out_reg[25]' (FDRE) to 'SquareRootCop_v1_0_M00_AXIS_inst/stream_data_out_reg[26]'
INFO: [Synth 8-3886] merging instance 'SquareRootCop_v1_0_M00_AXIS_inst/stream_data_out_reg[26]' (FDRE) to 'SquareRootCop_v1_0_M00_AXIS_inst/stream_data_out_reg[27]'
INFO: [Synth 8-3886] merging instance 'SquareRootCop_v1_0_M00_AXIS_inst/stream_data_out_reg[27]' (FDRE) to 'SquareRootCop_v1_0_M00_AXIS_inst/stream_data_out_reg[28]'
INFO: [Synth 8-3886] merging instance 'SquareRootCop_v1_0_M00_AXIS_inst/stream_data_out_reg[28]' (FDRE) to 'SquareRootCop_v1_0_M00_AXIS_inst/stream_data_out_reg[29]'
INFO: [Synth 8-3886] merging instance 'SquareRootCop_v1_0_M00_AXIS_inst/stream_data_out_reg[29]' (FDRE) to 'SquareRootCop_v1_0_M00_AXIS_inst/stream_data_out_reg[30]'
INFO: [Synth 8-3886] merging instance 'SquareRootCop_v1_0_M00_AXIS_inst/stream_data_out_reg[30]' (FDRE) to 'SquareRootCop_v1_0_M00_AXIS_inst/stream_data_out_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\SquareRootCop_v1_0_M00_AXIS_inst/stream_data_out_reg[31] )
INFO: [Synth 8-3886] merging instance 'SquareRootCop_v1_0_M00_AXIS_inst/read_pointer_reg[2]' (FDRE) to 'SquareRootCop_v1_0_M00_AXIS_inst/stream_data_out_reg[2]'
INFO: [Synth 8-3886] merging instance 'SquareRootCop_v1_0_M00_AXIS_inst/read_pointer_reg[1]' (FDRE) to 'SquareRootCop_v1_0_M00_AXIS_inst/stream_data_out_reg[1]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 799.289 ; gain = 484.742
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 800.215 ; gain = 485.668
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 800.215 ; gain = 485.668
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 802.188 ; gain = 487.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 802.188 ; gain = 487.641
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 802.188 ; gain = 487.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 802.188 ; gain = 487.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 802.188 ; gain = 487.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 802.188 ; gain = 487.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     3|
|2     |LUT1 |     5|
|3     |LUT2 |     3|
|4     |LUT3 |     7|
|5     |LUT4 |    24|
|6     |LUT5 |     4|
|7     |LUT6 |    35|
|8     |FDRE |   182|
|9     |FDSE |     4|
|10    |IBUF |    54|
|11    |OBUF |    80|
+------+-----+------+

Report Instance Areas: 
+------+-----------------------------------+----------------------------+------+
|      |Instance                           |Module                      |Cells |
+------+-----------------------------------+----------------------------+------+
|1     |top                                |                            |   401|
|2     |  SquareRootCop_v1_0_M00_AXIS_inst |SquareRootCop_v1_0_M00_AXIS |    32|
|3     |  SquareRootCop_v1_0_S00_AXIS_inst |SquareRootCop_v1_0_S00_AXIS |     5|
|4     |  SquareRootCop_v1_0_S00_AXI_inst  |SquareRootCop_v1_0_S00_AXI  |   227|
+------+-----------------------------------+----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 802.188 ; gain = 487.641
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 95 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 802.188 ; gain = 487.641
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 802.188 ; gain = 487.641
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 814.398 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 914.949 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
61 Infos, 96 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 914.949 ; gain = 607.367
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 914.949 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'c:/Users/Pedro/Dropbox/UA/CR/Project/CR-Project/SquareRootCop.tmp/squarerootcop_v1_0_project/SquareRootCop_v1_0_project.runs/synth_1/SquareRootCop_v1_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file SquareRootCop_v1_0_utilization_synth.rpt -pb SquareRootCop_v1_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Jul  3 19:28:00 2020...
