<stg><name>kernel_matrix_tiled</name>


<trans_list>

<trans id="296" from="1" to="2">
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="297" from="2" to="3">
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="298" from="3" to="4">
<condition id="135">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="299" from="4" to="5">
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="300" from="5" to="6">
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="301" from="6" to="7">
<condition id="138">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="302" from="7" to="8">
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="303" from="8" to="9">
<condition id="140">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="304" from="9" to="10">
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="305" from="10" to="11">
<condition id="142">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="306" from="11" to="12">
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="307" from="12" to="13">
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="308" from="13" to="14">
<condition id="145">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="309" from="14" to="15">
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="310" from="15" to="16">
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="311" from="16" to="17">
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="312" from="17" to="18">
<condition id="149">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="313" from="18" to="19">
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="314" from="19" to="20">
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="315" from="20" to="21">
<condition id="152">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="316" from="21" to="22">
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="317" from="22" to="23">
<condition id="154">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="318" from="23" to="24">
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="319" from="24" to="25">
<condition id="156">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="320" from="25" to="26">
<condition id="157">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="321" from="26" to="27">
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="322" from="27" to="28">
<condition id="159">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="323" from="28" to="29">
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="324" from="29" to="30">
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="325" from="30" to="31">
<condition id="162">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="326" from="31" to="32">
<condition id="163">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="327" from="32" to="33">
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="328" from="33" to="34">
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="329" from="34" to="35">
<condition id="166">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="330" from="35" to="36">
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="331" from="36" to="37">
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="332" from="37" to="38">
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="333" from="38" to="39">
<condition id="171">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="336" from="38" to="40">
<condition id="176">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="335" from="39" to="38">
<condition id="174">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="337" from="40" to="41">
<condition id="177">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="383" from="40" to="78">
<condition id="234">
<or_exp><and_exp><literal name="exitcond_flatten" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="339" from="41" to="42">
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="340" from="42" to="43">
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="341" from="43" to="44">
<condition id="182">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="344" from="43" to="45">
<condition id="187">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="343" from="44" to="43">
<condition id="185">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="345" from="45" to="46">
<condition id="189">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="382" from="45" to="40">
<condition id="232">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="346" from="46" to="47">
<condition id="190">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="349" from="46" to="48">
<condition id="195">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="348" from="47" to="46">
<condition id="193">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="404" from="48" to="64">
<condition id="240">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="405" from="48" to="49">
<condition id="256">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="389" from="49" to="50">
<condition id="241">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="390" from="50" to="51">
<condition id="242">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="391" from="51" to="52">
<condition id="243">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="392" from="52" to="53">
<condition id="244">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="393" from="53" to="54">
<condition id="245">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="394" from="54" to="55">
<condition id="246">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="395" from="55" to="56">
<condition id="247">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="396" from="56" to="57">
<condition id="248">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="397" from="57" to="58">
<condition id="249">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="398" from="58" to="59">
<condition id="250">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="399" from="59" to="60">
<condition id="251">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="400" from="60" to="61">
<condition id="252">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="401" from="61" to="62">
<condition id="253">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="402" from="62" to="63">
<condition id="254">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="403" from="63" to="48">
<condition id="255">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="368" from="64" to="65">
<condition id="216">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="369" from="65" to="66">
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="370" from="66" to="67">
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="371" from="67" to="68">
<condition id="219">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="372" from="68" to="69">
<condition id="220">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="373" from="69" to="70">
<condition id="221">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="374" from="70" to="71">
<condition id="222">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="375" from="71" to="72">
<condition id="223">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="376" from="72" to="73">
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="377" from="73" to="74">
<condition id="225">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="378" from="74" to="75">
<condition id="226">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="379" from="75" to="76">
<condition id="227">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="380" from="76" to="77">
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="381" from="77" to="45">
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="384" from="78" to="79">
<condition id="235">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="386" from="79" to="80">
<condition id="237">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="387" from="80" to="78">
<condition id="239">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="81" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="64">
<![CDATA[
:23  %input_buf = alloca [78400 x float], align 4

]]></Node>
<StgValue><ssdm name="input_buf"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="64">
<![CDATA[
:24  %index_buf = alloca [784 x float], align 16

]]></Node>
<StgValue><ssdm name="index_buf"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="64">
<![CDATA[
:25  %temp2_buf = alloca [784 x float], align 16

]]></Node>
<StgValue><ssdm name="temp2_buf"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="64">
<![CDATA[
:26  %result_buf = alloca [2500 x float], align 16

]]></Node>
<StgValue><ssdm name="result_buf"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="2" lat="2">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:32  %length_x_read = call i32 @_ssdm_op_Read.s_axilite.i32P(i32* %length_x)

]]></Node>
<StgValue><ssdm name="length_x_read"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="86" st_id="2" stage="1" lat="2">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:32  %length_x_read = call i32 @_ssdm_op_Read.s_axilite.i32P(i32* %length_x)

]]></Node>
<StgValue><ssdm name="length_x_read"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="36" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
:33  %tmp = urem i32 %length_x_read, 100

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="88" st_id="3" stage="35" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
:33  %tmp = urem i32 %length_x_read, 100

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="89" st_id="4" stage="34" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
:33  %tmp = urem i32 %length_x_read, 100

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="90" st_id="5" stage="33" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
:33  %tmp = urem i32 %length_x_read, 100

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="91" st_id="6" stage="32" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
:33  %tmp = urem i32 %length_x_read, 100

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="92" st_id="7" stage="31" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
:33  %tmp = urem i32 %length_x_read, 100

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="93" st_id="8" stage="30" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
:33  %tmp = urem i32 %length_x_read, 100

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="94" st_id="9" stage="29" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
:33  %tmp = urem i32 %length_x_read, 100

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="95" st_id="10" stage="28" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
:33  %tmp = urem i32 %length_x_read, 100

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="96" st_id="11" stage="27" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
:33  %tmp = urem i32 %length_x_read, 100

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="97" st_id="12" stage="26" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
:33  %tmp = urem i32 %length_x_read, 100

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="98" st_id="13" stage="25" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
:33  %tmp = urem i32 %length_x_read, 100

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="99" st_id="14" stage="24" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
:33  %tmp = urem i32 %length_x_read, 100

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="100" st_id="15" stage="23" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
:33  %tmp = urem i32 %length_x_read, 100

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="101" st_id="16" stage="22" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
:33  %tmp = urem i32 %length_x_read, 100

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="102" st_id="17" stage="21" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
:33  %tmp = urem i32 %length_x_read, 100

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="103" st_id="18" stage="20" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
:33  %tmp = urem i32 %length_x_read, 100

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="104" st_id="19" stage="19" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
:33  %tmp = urem i32 %length_x_read, 100

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="105" st_id="20" stage="18" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
:33  %tmp = urem i32 %length_x_read, 100

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="106" st_id="21" stage="17" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
:33  %tmp = urem i32 %length_x_read, 100

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="107" st_id="22" stage="16" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
:33  %tmp = urem i32 %length_x_read, 100

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="108" st_id="23" stage="15" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
:33  %tmp = urem i32 %length_x_read, 100

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="109" st_id="24" stage="14" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
:33  %tmp = urem i32 %length_x_read, 100

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="110" st_id="25" stage="13" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
:33  %tmp = urem i32 %length_x_read, 100

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="111" st_id="26" stage="12" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
:33  %tmp = urem i32 %length_x_read, 100

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="112" st_id="27" stage="11" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
:33  %tmp = urem i32 %length_x_read, 100

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="113" st_id="28" stage="10" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
:33  %tmp = urem i32 %length_x_read, 100

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="114" st_id="29" stage="9" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
:33  %tmp = urem i32 %length_x_read, 100

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="115" st_id="30" stage="8" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
:33  %tmp = urem i32 %length_x_read, 100

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="116" st_id="31" stage="7" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
:33  %tmp = urem i32 %length_x_read, 100

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="117" st_id="32" stage="6" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
:33  %tmp = urem i32 %length_x_read, 100

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="118" st_id="33" stage="5" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
:33  %tmp = urem i32 %length_x_read, 100

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="119" st_id="34" stage="4" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
:33  %tmp = urem i32 %length_x_read, 100

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="120" st_id="35" stage="3" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
:33  %tmp = urem i32 %length_x_read, 100

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="121" st_id="36" stage="2" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
:33  %tmp = urem i32 %length_x_read, 100

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="122" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="65" op_0_bw="32">
<![CDATA[
:36  %zext_cast = zext i32 %length_x_read to i65

]]></Node>
<StgValue><ssdm name="zext_cast"/></StgValue>
</operation>

<operation id="123" st_id="36" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
:37  %mul = mul i65 5497558139, %zext_cast

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="124" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="26" op_0_bw="26" op_1_bw="65" op_2_bw="32" op_3_bw="32">
<![CDATA[
:38  %TILE_SIZE_cast = call i26 @_ssdm_op_PartSelect.i26.i65.i32.i32(i65 %mul, i32 39, i32 64)

]]></Node>
<StgValue><ssdm name="TILE_SIZE_cast"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="125" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap(i32* %kernel_in_stream_data_V), !map !55

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="126" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap(i4* %kernel_in_stream_keep_V), !map !59

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="127" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap(i4* %kernel_in_stream_strb_V), !map !63

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="128" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecBitsMap(i4* %kernel_in_stream_user_V), !map !67

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="129" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecBitsMap(i1* %kernel_in_stream_last_V), !map !71

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="130" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="5">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecBitsMap(i5* %kernel_in_stream_id_V), !map !75

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="131" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="5">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecBitsMap(i5* %kernel_in_stream_dest_V), !map !79

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="132" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:7  call void (...)* @_ssdm_op_SpecBitsMap(i32* %kernel_index_stream_data_V), !map !83

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="133" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
:8  call void (...)* @_ssdm_op_SpecBitsMap(i4* %kernel_index_stream_keep_V), !map !87

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="134" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
:9  call void (...)* @_ssdm_op_SpecBitsMap(i4* %kernel_index_stream_strb_V), !map !91

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="135" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
:10  call void (...)* @_ssdm_op_SpecBitsMap(i4* %kernel_index_stream_user_V), !map !95

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="136" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:11  call void (...)* @_ssdm_op_SpecBitsMap(i1* %kernel_index_stream_last_V), !map !99

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="137" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="5">
<![CDATA[
:12  call void (...)* @_ssdm_op_SpecBitsMap(i5* %kernel_index_stream_id_V), !map !103

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="138" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="5">
<![CDATA[
:13  call void (...)* @_ssdm_op_SpecBitsMap(i5* %kernel_index_stream_dest_V), !map !107

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="139" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:14  call void (...)* @_ssdm_op_SpecBitsMap(i32* %kernel_out_stream_data_V), !map !111

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="140" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
:15  call void (...)* @_ssdm_op_SpecBitsMap(i4* %kernel_out_stream_keep_V), !map !115

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="141" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
:16  call void (...)* @_ssdm_op_SpecBitsMap(i4* %kernel_out_stream_strb_V), !map !119

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="142" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
:17  call void (...)* @_ssdm_op_SpecBitsMap(i4* %kernel_out_stream_user_V), !map !123

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="143" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:18  call void (...)* @_ssdm_op_SpecBitsMap(i1* %kernel_out_stream_last_V), !map !127

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="144" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="5">
<![CDATA[
:19  call void (...)* @_ssdm_op_SpecBitsMap(i5* %kernel_out_stream_id_V), !map !131

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="145" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="5">
<![CDATA[
:20  call void (...)* @_ssdm_op_SpecBitsMap(i5* %kernel_out_stream_dest_V), !map !135

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="146" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:21  call void (...)* @_ssdm_op_SpecBitsMap(i32* %length_x), !map !139

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="147" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:22  call void (...)* @_ssdm_op_SpecTopModule([20 x i8]* @kernel_matrix_tiled_s) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="148" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:27  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [12 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="149" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:28  call void (...)* @_ssdm_op_SpecInterface(i32* %length_x, [10 x i8]* @p_str, i32 1, i32 1, [1 x i8]* @p_str1, i32 0, i32 0, [12 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="150" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="4" op_5_bw="1" op_6_bw="5" op_7_bw="5" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="32" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="0" op_22_bw="0">
<![CDATA[
:29  call void (...)* @_ssdm_op_SpecInterface(i32* %kernel_in_stream_data_V, i4* %kernel_in_stream_keep_V, i4* %kernel_in_stream_strb_V, i4* %kernel_in_stream_user_V, i1* %kernel_in_stream_last_V, i5* %kernel_in_stream_id_V, i5* %kernel_in_stream_dest_V, [5 x i8]* @p_str3, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="151" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="4" op_5_bw="1" op_6_bw="5" op_7_bw="5" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="32" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="0" op_22_bw="0">
<![CDATA[
:30  call void (...)* @_ssdm_op_SpecInterface(i32* %kernel_index_stream_data_V, i4* %kernel_index_stream_keep_V, i4* %kernel_index_stream_strb_V, i4* %kernel_index_stream_user_V, i1* %kernel_index_stream_last_V, i5* %kernel_index_stream_id_V, i5* %kernel_index_stream_dest_V, [5 x i8]* @p_str3, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="152" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="4" op_5_bw="1" op_6_bw="5" op_7_bw="5" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="32" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="0" op_22_bw="0">
<![CDATA[
:31  call void (...)* @_ssdm_op_SpecInterface(i32* %kernel_out_stream_data_V, i4* %kernel_out_stream_keep_V, i4* %kernel_out_stream_strb_V, i4* %kernel_out_stream_user_V, i1* %kernel_out_stream_last_V, i5* %kernel_out_stream_id_V, i5* %kernel_out_stream_dest_V, [5 x i8]* @p_str3, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="153" st_id="37" stage="1" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
:33  %tmp = urem i32 %length_x_read, 100

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="154" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="8" op_0_bw="8">
<![CDATA[
:34  %tmp_4 = trunc i32 %tmp to i8

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="155" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:35  %tmp_8 = icmp eq i8 %tmp_4, 0

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="156" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
:39  %TILE_SIZE = add i26 1, %TILE_SIZE_cast

]]></Node>
<StgValue><ssdm name="TILE_SIZE"/></StgValue>
</operation>

<operation id="157" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
:40  %TILE_SIZE_1 = select i1 %tmp_8, i26 %TILE_SIZE_cast, i26 %TILE_SIZE

]]></Node>
<StgValue><ssdm name="TILE_SIZE_1"/></StgValue>
</operation>

<operation id="158" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0">
<![CDATA[
:41  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="159" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
:0  %j = phi i10 [ 0, %0 ], [ %j_1, %2 ]

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="160" st_id="38" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:1  %exitcond3 = icmp eq i10 %j, -240

]]></Node>
<StgValue><ssdm name="exitcond3"/></StgValue>
</operation>

<operation id="161" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="162" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:3  %j_1 = add i10 %j, 1

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="163" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond3, label %.preheader5.preheader, label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="164" st_id="38" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="55" op_0_bw="55" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="4" op_5_bw="1" op_6_bw="5" op_7_bw="5">
<![CDATA[
:1  %empty_5 = call { i32, i4, i4, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %kernel_index_stream_data_V, i4* %kernel_index_stream_keep_V, i4* %kernel_index_stream_strb_V, i4* %kernel_index_stream_user_V, i1* %kernel_index_stream_last_V, i5* %kernel_index_stream_id_V, i5* %kernel_index_stream_dest_V)

]]></Node>
<StgValue><ssdm name="empty_5"/></StgValue>
</operation>

<operation id="165" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="33" op_0_bw="26">
<![CDATA[
.preheader5.preheader:0  %cast = zext i26 %TILE_SIZE_1 to i33

]]></Node>
<StgValue><ssdm name="cast"/></StgValue>
</operation>

<operation id="166" st_id="38" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
.preheader5.preheader:1  %bound = mul i33 %cast, 100

]]></Node>
<StgValue><ssdm name="bound"/></StgValue>
</operation>

<operation id="167" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0">
<![CDATA[
.preheader5.preheader:2  br label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="168" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="64" op_0_bw="10">
<![CDATA[
:0  %tmp_1 = zext i10 %j to i64

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="169" st_id="39" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="55" op_0_bw="55" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="4" op_5_bw="1" op_6_bw="5" op_7_bw="5">
<![CDATA[
:1  %empty_5 = call { i32, i4, i4, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %kernel_index_stream_data_V, i4* %kernel_index_stream_keep_V, i4* %kernel_index_stream_strb_V, i4* %kernel_index_stream_user_V, i1* %kernel_index_stream_last_V, i5* %kernel_index_stream_id_V, i5* %kernel_index_stream_dest_V)

]]></Node>
<StgValue><ssdm name="empty_5"/></StgValue>
</operation>

<operation id="170" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="55">
<![CDATA[
:2  %kernel_index_stream_s = extractvalue { i32, i4, i4, i4, i1, i5, i5 } %empty_5, 0

]]></Node>
<StgValue><ssdm name="kernel_index_stream_s"/></StgValue>
</operation>

<operation id="171" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32">
<![CDATA[
:3  %bitcast8 = bitcast i32 %kernel_index_stream_s to float

]]></Node>
<StgValue><ssdm name="bitcast8"/></StgValue>
</operation>

<operation id="172" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %index_buf_addr = getelementptr inbounds [784 x float]* %index_buf, i64 0, i64 %tmp_1

]]></Node>
<StgValue><ssdm name="index_buf_addr"/></StgValue>
</operation>

<operation id="173" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:5  store float %bitcast8, float* %index_buf_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="174" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="175" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="33" op_0_bw="33" op_1_bw="0">
<![CDATA[
:0  %indvar_flatten = phi i33 [ 0, %.preheader5.preheader ], [ %indvar_flatten_next, %8 ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="176" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="26" op_0_bw="26" op_1_bw="0">
<![CDATA[
:1  %p = phi i26 [ 0, %.preheader5.preheader ], [ %m_mid2_v_v, %8 ]

]]></Node>
<StgValue><ssdm name="p"/></StgValue>
</operation>

<operation id="177" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
:2  %i = phi i7 [ 0, %.preheader5.preheader ], [ %i_2, %8 ]

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="178" st_id="40" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="33" op_1_bw="33">
<![CDATA[
:3  %exitcond_flatten = icmp eq i33 %indvar_flatten, %bound

]]></Node>
<StgValue><ssdm name="exitcond_flatten"/></StgValue>
</operation>

<operation id="179" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
:4  %indvar_flatten_next = add i33 %indvar_flatten, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten_next"/></StgValue>
</operation>

<operation id="180" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %exitcond_flatten, label %.preheader.preheader, label %.preheader5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="181" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.preheader5:0  %p_1 = add i26 %p, 1

]]></Node>
<StgValue><ssdm name="p_1"/></StgValue>
</operation>

<operation id="182" st_id="40" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader5:1  %exitcond2 = icmp eq i7 %i, -28

]]></Node>
<StgValue><ssdm name="exitcond2"/></StgValue>
</operation>

<operation id="183" st_id="40" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
.preheader5:2  %i_mid2 = select i1 %exitcond2, i7 0, i7 %i

]]></Node>
<StgValue><ssdm name="i_mid2"/></StgValue>
</operation>

<operation id="184" st_id="40" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.preheader5:3  %m_mid2_v_v = select i1 %exitcond2, i26 %p_1, i26 %p

]]></Node>
<StgValue><ssdm name="m_mid2_v_v"/></StgValue>
</operation>

<operation id="185" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp><literal name="exitcond_flatten" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="186" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="26">
<![CDATA[
.preheader5:4  %m_mid2_v = zext i26 %m_mid2_v_v to i32

]]></Node>
<StgValue><ssdm name="m_mid2_v"/></StgValue>
</operation>

<operation id="187" st_id="41" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:5  %m_mid2 = mul i32 %m_mid2_v, 100

]]></Node>
<StgValue><ssdm name="m_mid2"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="188" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:6  %tmp_3_mid2 = add i32 %m_mid2, 100

]]></Node>
<StgValue><ssdm name="tmp_3_mid2"/></StgValue>
</operation>

<operation id="189" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="17" op_0_bw="7">
<![CDATA[
.preheader5:7  %tmp_6_cast = zext i7 %i_mid2 to i17

]]></Node>
<StgValue><ssdm name="tmp_6_cast"/></StgValue>
</operation>

<operation id="190" st_id="42" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader5:8  %tmp_2 = mul i17 %tmp_6_cast, 784

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="191" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0">
<![CDATA[
.preheader5:9  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="192" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
:0  %j1 = phi i10 [ 0, %.preheader5 ], [ %j_2, %5 ]

]]></Node>
<StgValue><ssdm name="j1"/></StgValue>
</operation>

<operation id="193" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:1  %exitcond1 = icmp eq i10 %j1, -240

]]></Node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="194" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)

]]></Node>
<StgValue><ssdm name="empty_6"/></StgValue>
</operation>

<operation id="195" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:3  %j_2 = add i10 %j1, 1

]]></Node>
<StgValue><ssdm name="j_2"/></StgValue>
</operation>

<operation id="196" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond1, label %.preheader6.preheader, label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="197" st_id="43" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="55" op_0_bw="55" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="4" op_5_bw="1" op_6_bw="5" op_7_bw="5">
<![CDATA[
:0  %empty_7 = call { i32, i4, i4, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %kernel_in_stream_data_V, i4* %kernel_in_stream_keep_V, i4* %kernel_in_stream_strb_V, i4* %kernel_in_stream_user_V, i1* %kernel_in_stream_last_V, i5* %kernel_in_stream_id_V, i5* %kernel_in_stream_dest_V)

]]></Node>
<StgValue><ssdm name="empty_7"/></StgValue>
</operation>

<operation id="198" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="17" op_0_bw="10">
<![CDATA[
:3  %tmp_4_cast = zext i10 %j1 to i17

]]></Node>
<StgValue><ssdm name="tmp_4_cast"/></StgValue>
</operation>

<operation id="199" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:4  %tmp_3 = add i17 %tmp_2, %tmp_4_cast

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="200" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0">
<![CDATA[
.preheader6.preheader:0  br label %.preheader6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="201" st_id="44" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="55" op_0_bw="55" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="4" op_5_bw="1" op_6_bw="5" op_7_bw="5">
<![CDATA[
:0  %empty_7 = call { i32, i4, i4, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %kernel_in_stream_data_V, i4* %kernel_in_stream_keep_V, i4* %kernel_in_stream_strb_V, i4* %kernel_in_stream_user_V, i1* %kernel_in_stream_last_V, i5* %kernel_in_stream_id_V, i5* %kernel_in_stream_dest_V)

]]></Node>
<StgValue><ssdm name="empty_7"/></StgValue>
</operation>

<operation id="202" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="55">
<![CDATA[
:1  %kernel_in_stream_dat = extractvalue { i32, i4, i4, i4, i1, i5, i5 } %empty_7, 0

]]></Node>
<StgValue><ssdm name="kernel_in_stream_dat"/></StgValue>
</operation>

<operation id="203" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32">
<![CDATA[
:2  %bitcast = bitcast i32 %kernel_in_stream_dat to float

]]></Node>
<StgValue><ssdm name="bitcast"/></StgValue>
</operation>

<operation id="204" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="64" op_0_bw="17">
<![CDATA[
:5  %tmp_3_cast = zext i17 %tmp_3 to i64

]]></Node>
<StgValue><ssdm name="tmp_3_cast"/></StgValue>
</operation>

<operation id="205" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %input_buf_addr = getelementptr [78400 x float]* %input_buf, i64 0, i64 %tmp_3_cast

]]></Node>
<StgValue><ssdm name="input_buf_addr"/></StgValue>
</operation>

<operation id="206" st_id="44" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="32" op_1_bw="17">
<![CDATA[
:7  store float %bitcast, float* %input_buf_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="207" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="208" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader6:0  %m1 = phi i32 [ %m, %rbf_kernel.exit ], [ %m_mid2, %.preheader6.preheader ]

]]></Node>
<StgValue><ssdm name="m1"/></StgValue>
</operation>

<operation id="209" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
.preheader6:1  %phi_mul = phi i64 [ %next_mul, %rbf_kernel.exit ], [ 0, %.preheader6.preheader ]

]]></Node>
<StgValue><ssdm name="phi_mul"/></StgValue>
</operation>

<operation id="210" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="18" op_0_bw="64">
<![CDATA[
.preheader6:2  %tmp_5 = trunc i64 %phi_mul to i18

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="211" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader6:3  %next_mul = add i64 784, %phi_mul

]]></Node>
<StgValue><ssdm name="next_mul"/></StgValue>
</operation>

<operation id="212" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6:4  %tmp_s = icmp slt i32 %m1, %tmp_3_mid2

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="213" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader6:5  br i1 %tmp_s, label %.preheader4.preheader, label %8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="214" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="0">
<![CDATA[
.preheader4.preheader:0  br label %.preheader4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="215" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:0  %i_2 = add i7 %i_mid2, 1

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="216" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="217" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
.preheader4:0  %l = phi i10 [ %l_1, %6 ], [ 0, %.preheader4.preheader ]

]]></Node>
<StgValue><ssdm name="l"/></StgValue>
</operation>

<operation id="218" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader4:1  %exitcond = icmp eq i10 %l, -240

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="219" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader4:2  %empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)

]]></Node>
<StgValue><ssdm name="empty_8"/></StgValue>
</operation>

<operation id="220" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader4:3  %l_1 = add i10 %l, 1

]]></Node>
<StgValue><ssdm name="l_1"/></StgValue>
</operation>

<operation id="221" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader4:4  br i1 %exitcond, label %.preheader7.preheader, label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="222" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="18" op_0_bw="10">
<![CDATA[
:1  %tmp_10_cast = zext i10 %l to i18

]]></Node>
<StgValue><ssdm name="tmp_10_cast"/></StgValue>
</operation>

<operation id="223" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:2  %tmp_10 = add i18 %tmp_5, %tmp_10_cast

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="224" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="64" op_0_bw="18">
<![CDATA[
:3  %tmp_13_cast = zext i18 %tmp_10 to i64

]]></Node>
<StgValue><ssdm name="tmp_13_cast"/></StgValue>
</operation>

<operation id="225" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %input_buf_addr_1 = getelementptr [78400 x float]* %input_buf, i64 0, i64 %tmp_13_cast

]]></Node>
<StgValue><ssdm name="input_buf_addr_1"/></StgValue>
</operation>

<operation id="226" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="17">
<![CDATA[
:5  %input_buf_load = load float* %input_buf_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_buf_load"/></StgValue>
</operation>

<operation id="227" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="0">
<![CDATA[
.preheader7.preheader:0  br label %.preheader7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="228" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="64" op_0_bw="10">
<![CDATA[
:0  %tmp_6 = zext i10 %l to i64

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="229" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="17">
<![CDATA[
:5  %input_buf_load = load float* %input_buf_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_buf_load"/></StgValue>
</operation>

<operation id="230" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %temp2_buf_addr = getelementptr inbounds [784 x float]* %temp2_buf, i64 0, i64 %tmp_6

]]></Node>
<StgValue><ssdm name="temp2_buf_addr"/></StgValue>
</operation>

<operation id="231" st_id="47" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:7  store float %input_buf_load, float* %temp2_buf_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="232" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %.preheader4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="233" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader7:0  %sum_i = phi float [ %sum, %7 ], [ 0.000000e+00, %.preheader7.preheader ]

]]></Node>
<StgValue><ssdm name="sum_i"/></StgValue>
</operation>

<operation id="234" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
.preheader7:1  %i_i = phi i10 [ %i_3, %7 ], [ 0, %.preheader7.preheader ]

]]></Node>
<StgValue><ssdm name="i_i"/></StgValue>
</operation>

<operation id="235" st_id="48" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader7:2  %tmp_i = icmp eq i10 %i_i, -240

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="236" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader7:3  %empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)

]]></Node>
<StgValue><ssdm name="empty_9"/></StgValue>
</operation>

<operation id="237" st_id="48" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader7:4  %i_3 = add i10 %i_i, 1

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="238" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader7:5  br i1 %tmp_i, label %rbf_kernel.exit, label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="239" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="64" op_0_bw="10">
<![CDATA[
:2  %tmp_3_i = zext i10 %i_i to i64

]]></Node>
<StgValue><ssdm name="tmp_3_i"/></StgValue>
</operation>

<operation id="240" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %index_buf_addr_1 = getelementptr [784 x float]* %index_buf, i64 0, i64 %tmp_3_i

]]></Node>
<StgValue><ssdm name="index_buf_addr_1"/></StgValue>
</operation>

<operation id="241" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="10">
<![CDATA[
:4  %index_buf_load = load float* %index_buf_addr_1, align 4

]]></Node>
<StgValue><ssdm name="index_buf_load"/></StgValue>
</operation>

<operation id="242" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %temp2_buf_addr_1 = getelementptr [784 x float]* %temp2_buf, i64 0, i64 %tmp_3_i

]]></Node>
<StgValue><ssdm name="temp2_buf_addr_1"/></StgValue>
</operation>

<operation id="243" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="10">
<![CDATA[
:6  %temp2_buf_load = load float* %temp2_buf_addr_1, align 4

]]></Node>
<StgValue><ssdm name="temp2_buf_load"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="244" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="10">
<![CDATA[
:4  %index_buf_load = load float* %index_buf_addr_1, align 4

]]></Node>
<StgValue><ssdm name="index_buf_load"/></StgValue>
</operation>

<operation id="245" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="10">
<![CDATA[
:6  %temp2_buf_load = load float* %temp2_buf_addr_1, align 4

]]></Node>
<StgValue><ssdm name="temp2_buf_load"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="246" st_id="50" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_4_i = fsub float %index_buf_load, %temp2_buf_load

]]></Node>
<StgValue><ssdm name="tmp_4_i"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="247" st_id="51" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_4_i = fsub float %index_buf_load, %temp2_buf_load

]]></Node>
<StgValue><ssdm name="tmp_4_i"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="248" st_id="52" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_4_i = fsub float %index_buf_load, %temp2_buf_load

]]></Node>
<StgValue><ssdm name="tmp_4_i"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="249" st_id="53" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_4_i = fsub float %index_buf_load, %temp2_buf_load

]]></Node>
<StgValue><ssdm name="tmp_4_i"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="250" st_id="54" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_4_i = fsub float %index_buf_load, %temp2_buf_load

]]></Node>
<StgValue><ssdm name="tmp_4_i"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="251" st_id="55" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_5_i = fmul float %tmp_4_i, %tmp_4_i

]]></Node>
<StgValue><ssdm name="tmp_5_i"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="252" st_id="56" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_5_i = fmul float %tmp_4_i, %tmp_4_i

]]></Node>
<StgValue><ssdm name="tmp_5_i"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="253" st_id="57" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_5_i = fmul float %tmp_4_i, %tmp_4_i

]]></Node>
<StgValue><ssdm name="tmp_5_i"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="254" st_id="58" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_5_i = fmul float %tmp_4_i, %tmp_4_i

]]></Node>
<StgValue><ssdm name="tmp_5_i"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="255" st_id="59" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %sum = fadd float %sum_i, %tmp_5_i

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="256" st_id="60" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %sum = fadd float %sum_i, %tmp_5_i

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="257" st_id="61" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %sum = fadd float %sum_i, %tmp_5_i

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="258" st_id="62" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %sum = fadd float %sum_i, %tmp_5_i

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="259" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %tmp_6_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5)

]]></Node>
<StgValue><ssdm name="tmp_6_i"/></StgValue>
</operation>

<operation id="260" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="261" st_id="63" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %sum = fadd float %sum_i, %tmp_5_i

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>

<operation id="262" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:10  %empty_10 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_6_i)

]]></Node>
<StgValue><ssdm name="empty_10"/></StgValue>
</operation>

<operation id="263" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %.preheader7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="264" st_id="64" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
rbf_kernel.exit:0  %tmp_1_i = fmul float %sum_i, 0xBFA99999A0000000

]]></Node>
<StgValue><ssdm name="tmp_1_i"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="265" st_id="65" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
rbf_kernel.exit:0  %tmp_1_i = fmul float %sum_i, 0xBFA99999A0000000

]]></Node>
<StgValue><ssdm name="tmp_1_i"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="266" st_id="66" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
rbf_kernel.exit:0  %tmp_1_i = fmul float %sum_i, 0xBFA99999A0000000

]]></Node>
<StgValue><ssdm name="tmp_1_i"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="267" st_id="67" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
rbf_kernel.exit:0  %tmp_1_i = fmul float %sum_i, 0xBFA99999A0000000

]]></Node>
<StgValue><ssdm name="tmp_1_i"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="268" st_id="68" stage="9" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
rbf_kernel.exit:1  %tmp_2_i = call float @llvm.exp.f32(float %tmp_1_i)

]]></Node>
<StgValue><ssdm name="tmp_2_i"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="269" st_id="69" stage="8" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
rbf_kernel.exit:1  %tmp_2_i = call float @llvm.exp.f32(float %tmp_1_i)

]]></Node>
<StgValue><ssdm name="tmp_2_i"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="270" st_id="70" stage="7" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
rbf_kernel.exit:1  %tmp_2_i = call float @llvm.exp.f32(float %tmp_1_i)

]]></Node>
<StgValue><ssdm name="tmp_2_i"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="271" st_id="71" stage="6" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
rbf_kernel.exit:1  %tmp_2_i = call float @llvm.exp.f32(float %tmp_1_i)

]]></Node>
<StgValue><ssdm name="tmp_2_i"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="272" st_id="72" stage="5" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
rbf_kernel.exit:1  %tmp_2_i = call float @llvm.exp.f32(float %tmp_1_i)

]]></Node>
<StgValue><ssdm name="tmp_2_i"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="273" st_id="73" stage="4" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
rbf_kernel.exit:1  %tmp_2_i = call float @llvm.exp.f32(float %tmp_1_i)

]]></Node>
<StgValue><ssdm name="tmp_2_i"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="274" st_id="74" stage="3" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
rbf_kernel.exit:1  %tmp_2_i = call float @llvm.exp.f32(float %tmp_1_i)

]]></Node>
<StgValue><ssdm name="tmp_2_i"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="275" st_id="75" stage="2" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
rbf_kernel.exit:1  %tmp_2_i = call float @llvm.exp.f32(float %tmp_1_i)

]]></Node>
<StgValue><ssdm name="tmp_2_i"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="276" st_id="76" stage="1" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
rbf_kernel.exit:1  %tmp_2_i = call float @llvm.exp.f32(float %tmp_1_i)

]]></Node>
<StgValue><ssdm name="tmp_2_i"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="277" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="64" op_0_bw="32">
<![CDATA[
rbf_kernel.exit:2  %tmp_11 = sext i32 %m1 to i64

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="278" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
rbf_kernel.exit:3  %result_buf_addr_1 = getelementptr inbounds [2500 x float]* %result_buf, i64 0, i64 %tmp_11

]]></Node>
<StgValue><ssdm name="result_buf_addr_1"/></StgValue>
</operation>

<operation id="279" st_id="77" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
rbf_kernel.exit:4  store float %tmp_2_i, float* %result_buf_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="280" st_id="77" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
rbf_kernel.exit:5  %m = add nsw i32 %m1, 1

]]></Node>
<StgValue><ssdm name="m"/></StgValue>
</operation>

<operation id="281" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="0">
<![CDATA[
rbf_kernel.exit:6  br label %.preheader6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="282" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader:0  %os_idx = phi i32 [ %os_idx_2, %9 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="os_idx"/></StgValue>
</operation>

<operation id="283" st_id="78" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:1  %exitcond8 = icmp eq i32 %os_idx, %length_x_read

]]></Node>
<StgValue><ssdm name="exitcond8"/></StgValue>
</operation>

<operation id="284" st_id="78" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:2  %os_idx_2 = add nsw i32 %os_idx, 1

]]></Node>
<StgValue><ssdm name="os_idx_2"/></StgValue>
</operation>

<operation id="285" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:3  br i1 %exitcond8, label %10, label %9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="286" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="64" op_0_bw="32">
<![CDATA[
:0  %tmp_7 = sext i32 %os_idx to i64

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="287" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %result_buf_addr = getelementptr inbounds [2500 x float]* %result_buf, i64 0, i64 %tmp_7

]]></Node>
<StgValue><ssdm name="result_buf_addr"/></StgValue>
</operation>

<operation id="288" st_id="78" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="12">
<![CDATA[
:2  %result_buf_load = load float* %result_buf_addr, align 4

]]></Node>
<StgValue><ssdm name="result_buf_load"/></StgValue>
</operation>

<operation id="289" st_id="78" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %last_assign = icmp eq i32 %os_idx_2, %length_x_read

]]></Node>
<StgValue><ssdm name="last_assign"/></StgValue>
</operation>

<operation id="290" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp><literal name="exitcond8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="291" st_id="79" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="12">
<![CDATA[
:2  %result_buf_load = load float* %result_buf_addr, align 4

]]></Node>
<StgValue><ssdm name="result_buf_load"/></StgValue>
</operation>

<operation id="292" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="32">
<![CDATA[
:3  %tmp_9 = bitcast float %result_buf_load to i32

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="293" st_id="79" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="4" op_5_bw="1" op_6_bw="5" op_7_bw="5" op_8_bw="32" op_9_bw="4" op_10_bw="4" op_11_bw="4" op_12_bw="1" op_13_bw="5" op_14_bw="5">
<![CDATA[
:5  call void @_ssdm_op_Write.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %kernel_out_stream_data_V, i4* %kernel_out_stream_keep_V, i4* %kernel_out_stream_strb_V, i4* %kernel_out_stream_user_V, i1* %kernel_out_stream_last_V, i5* %kernel_out_stream_id_V, i5* %kernel_out_stream_dest_V, i32 %tmp_9, i4 -1, i4 -1, i4 0, i1 %last_assign, i5 0, i5 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="294" st_id="80" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="4" op_5_bw="1" op_6_bw="5" op_7_bw="5" op_8_bw="32" op_9_bw="4" op_10_bw="4" op_11_bw="4" op_12_bw="1" op_13_bw="5" op_14_bw="5">
<![CDATA[
:5  call void @_ssdm_op_Write.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %kernel_out_stream_data_V, i4* %kernel_out_stream_keep_V, i4* %kernel_out_stream_strb_V, i4* %kernel_out_stream_user_V, i1* %kernel_out_stream_last_V, i5* %kernel_out_stream_id_V, i5* %kernel_out_stream_dest_V, i32 %tmp_9, i4 -1, i4 -1, i4 0, i1 %last_assign, i5 0, i5 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="295" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
