<module name="SYSC" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="SYSC_REVISION" acronym="SYSC_REVISION" offset="0x0" width="32" description="This register contains the IP revision code">
    <bitfield id="Reserved" width="24" begin="31" end="8" resetval="0x000000" description="Read returns 0." range="" rwaccess="R"/>
    <bitfield id="REV" width="8" begin="7" end="0" resetval="See" description="IP revision3:0 Minor revision7:4 Major revision" range="" rwaccess="R"/>
  </register>
  <register id="SYSC_SYSCONFIG" acronym="SYSC_SYSCONFIG" offset="0x8" width="32" description="This register allows controlling various parameters of the SYSC module">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x00000000" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="AUTOIDLE" width="1" begin="0" end="0" resetval="1" description="Internal auto-clock gating strategy0: Clock is free running1: Automatic clock gating strategy is applied" range="" rwaccess="RW"/>
  </register>
  <register id="SYSC_LICFG0" acronym="SYSC_LICFG0" offset="0x40" width="32" description="This register controls various parameters of the IVA2.2 local interconnect network">
    <bitfield id="Reserved" width="15" begin="31" end="17" resetval="0x0000" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="GEMBURSTOPTEN" width="1" begin="16" end="16" resetval="0" description="DSP megamodule cache-line operation transfers optimizationcontrol:0: DSP megamodule cache operation transfers are not optimized1: DSP megamodule cache operation transfers are optimized" range="" rwaccess="RW"/>
    <bitfield id="GEMTRUECOMPEN" width="1" begin="15" end="15" resetval="0" description="DSP megamodule program-initiated write-back transfer true completion control:0: DSP megamodule program-initiated write-back transfer completion is not accurate1: DSP megamodule program initiated write-back transfer completion is accurate" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="5" begin="14" end="10" resetval="0x00" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="DMA2DOPTEN" width="1" begin="9" end="9" resetval="0" description="2D transfers optimization control:0: 2D DMA transfers optimization is disabled1: 2D DMA transfers optimization is enabled" range="" rwaccess="RW"/>
    <bitfield id="DMATRUECOMPEN" width="1" begin="8" end="8" resetval="0" description="DMA write transfer true completion control:0: DMA write transfer completion is not accurate1: DMA write transfer completion is accurate" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="4" begin="7" end="4" resetval="0xF" description="Write 0xF for compatibilityRead returns 0xF" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="3" end="2" resetval="0x0" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="PAGEXINGEN" width="1" begin="1" end="1" resetval="0" description="MMU page crossing enable:0: Bursts are not allowed to cross 4KB page boundaries1: Bursts are allowed to cross 4KB page boundaries" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="1" begin="0" end="0" resetval="0" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
  </register>
  <register id="SYSC_LICFG1" acronym="SYSC_LICFG1" offset="0x48" width="32" description="This register allows controlling various parameters of the IVA2.2 local interconnect network">
    <bitfield id="Reserved" width="27" begin="31" end="5" resetval="0x0000000" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="APINTERVAL" width="5" begin="4" end="0" resetval="0x00" description="Control of the Aged Priority (priority inversion) for DMA accesses:When set to 0x0, the aged priority is disabled . When set to another value, this controls how often the priority is adjusted: every APInterval cycles, the priority of the port is decreased until the associated request is accepted or the priority of the port equals 0. The priority of the port is reinitialized to the transaction priority each time a new VBUS command is generated, i.e. the last one has been accepted. . There is no aged priority in SCR. DMA transaction keeps the fixed priority defined internally, and has to wait for the bus to be freed by higher priority initiators ." range="" rwaccess="RW">
      <bitenum value="0" token="APINTERVAL_0" description="Aged Priority Disabled:"/>
    </bitfield>
  </register>
  <register id="SYSC_BOOTADDR" acronym="SYSC_BOOTADDR" offset="0x100" width="32" description="This register defines the physical address of the IVA2 boot loader. This is a copy of the CONTROL_IVA2_BOOTADDR when the IVA2 is released from reset.">
    <bitfield id="BOOTLOADADDR" width="20" begin="31" end="12" resetval="0x-----" description="Physical address of the IVA2 boot loader:This is the read-only copy of the CONTROL_IVA2_BOOTADDR when the IVA2 is released fromresetThis is an index to a 4K-byte page" range="" rwaccess="R"/>
    <bitfield id="Reserved" width="12" begin="11" end="0" resetval="0x000" description="Read returns 0." range="" rwaccess="R"/>
  </register>
  <register id="SYSC_BOOTMOD" acronym="SYSC_BOOTMOD" offset="0x104" width="32" description="This register defines the IVA2 boot mode. This is a copy of the CONTROL_IVA2_BOOTMOD when the IVA2 is released from reset.">
    <bitfield id="Reserved" width="28" begin="31" end="4" resetval="0x0000000" description="Read returns 0." range="" rwaccess="R"/>
    <bitfield id="BOOTMODE" width="4" begin="3" end="0" resetval="0x-" description="Boot mode of the IVA2:This is the read-only copy of the IVA2_BOOTMOD when the IVA2 is released from resetThe value meaning is defined by the IVA2 ROM boot code" range="" rwaccess="R"/>
  </register>
</module>
