// Seed: 1261038107
module module_0 (
    input supply1 id_0
);
  wire id_2, id_3;
  always $clog2(66);
  ;
  tri0  id_4;
  wire  id_5;
  logic id_6;
  ;
  assign module_1.id_7 = 0;
  if (1) assign id_4 = -1;
endmodule
module module_1 (
    output supply0 id_0,
    input tri1 id_1
    , id_18,
    input wand id_2,
    output logic id_3,
    input wor id_4,
    output tri0 id_5,
    input uwire id_6,
    input wor id_7,
    input supply0 id_8,
    input supply1 id_9,
    output wire id_10#(
        .id_19(-1'd0 - 1 * 1),
        .id_20(1)
    ),
    input supply1 id_11,
    output supply0 id_12,
    input wand id_13,
    output tri1 id_14,
    input uwire id_15,
    input wor id_16
);
  initial id_3 <= id_19;
  module_0 modCall_1 (id_15);
endmodule
