{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1752048448697 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1752048448698 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul  9 16:07:26 2025 " "Processing started: Wed Jul  9 16:07:26 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1752048448698 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752048448698 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752048448698 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1752048449126 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1752048449126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/19519/desktop/cim/project/digital-cim/ourwork/top.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/19519/desktop/cim/project/digital-cim/ourwork/top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "../project/Digital-CIM/ourwork/top.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752048462506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752048462506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/19519/desktop/cim/project/digital-cim/ourwork/se_cla.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/19519/desktop/cim/project/digital-cim/ourwork/se_cla.v" { { "Info" "ISGN_ENTITY_NAME" "1 se_cla " "Found entity 1: se_cla" {  } { { "../project/Digital-CIM/ourwork/se_cla.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/se_cla.v" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752048462510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752048462510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/19519/desktop/cim/project/digital-cim/ourwork/s_cla.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/19519/desktop/cim/project/digital-cim/ourwork/s_cla.v" { { "Info" "ISGN_ENTITY_NAME" "1 s_cla " "Found entity 1: s_cla" {  } { { "../project/Digital-CIM/ourwork/s_cla.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/s_cla.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752048462514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752048462514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/19519/desktop/cim/project/digital-cim/ourwork/rwldrv.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/19519/desktop/cim/project/digital-cim/ourwork/rwldrv.v" { { "Info" "ISGN_ENTITY_NAME" "1 rwldrv " "Found entity 1: rwldrv" {  } { { "../project/Digital-CIM/ourwork/rwldrv.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/rwldrv.v" 92 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752048462518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752048462518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/19519/desktop/cim/project/digital-cim/ourwork/oai_mult.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/19519/desktop/cim/project/digital-cim/ourwork/oai_mult.v" { { "Info" "ISGN_ENTITY_NAME" "1 oai_mult " "Found entity 1: oai_mult" {  } { { "../project/Digital-CIM/ourwork/oai_mult.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/oai_mult.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752048462521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752048462521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/19519/desktop/cim/project/digital-cim/ourwork/local_mac.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/19519/desktop/cim/project/digital-cim/ourwork/local_mac.v" { { "Info" "ISGN_ENTITY_NAME" "1 local_mac " "Found entity 1: local_mac" {  } { { "../project/Digital-CIM/ourwork/local_mac.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/local_mac.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752048462540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752048462540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/19519/desktop/cim/project/digital-cim/ourwork/global_io.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/19519/desktop/cim/project/digital-cim/ourwork/global_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 global_io " "Found entity 1: global_io" {  } { { "../project/Digital-CIM/ourwork/global_io.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/global_io.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752048462544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752048462544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/19519/desktop/cim/project/digital-cim/ourwork/gctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/19519/desktop/cim/project/digital-cim/ourwork/gctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 gctrl " "Found entity 1: gctrl" {  } { { "../project/Digital-CIM/ourwork/gctrl.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/gctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752048462548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752048462548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/19519/desktop/cim/project/digital-cim/ourwork/cim_bank.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/19519/desktop/cim/project/digital-cim/ourwork/cim_bank.v" { { "Info" "ISGN_ENTITY_NAME" "1 cim_bank " "Found entity 1: cim_bank" {  } { { "../project/Digital-CIM/ourwork/cim_bank.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/cim_bank.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752048462552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752048462552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/19519/desktop/cim/project/digital-cim/ourwork/cim_array_old.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/19519/desktop/cim/project/digital-cim/ourwork/cim_array_old.v" { { "Info" "ISGN_ENTITY_NAME" "1 cim_array_old " "Found entity 1: cim_array_old" {  } { { "../project/Digital-CIM/ourwork/cim_array_old.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/cim_array_old.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752048462555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752048462555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/19519/desktop/cim/project/digital-cim/ourwork/cim_array_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/19519/desktop/cim/project/digital-cim/ourwork/cim_array_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 cim_array_ctrl " "Found entity 1: cim_array_ctrl" {  } { { "../project/Digital-CIM/ourwork/cim_array_ctrl.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/cim_array_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752048462559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752048462559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/19519/desktop/cim/project/digital-cim/ourwork/cim_array.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/19519/desktop/cim/project/digital-cim/ourwork/cim_array.v" { { "Info" "ISGN_ENTITY_NAME" "1 cim_array " "Found entity 1: cim_array" {  } { { "../project/Digital-CIM/ourwork/cim_array.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/cim_array.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752048462563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752048462563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/19519/desktop/cim/project/digital-cim/ourwork/add.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/19519/desktop/cim/project/digital-cim/ourwork/add.v" { { "Info" "ISGN_ENTITY_NAME" "1 add " "Found entity 1: add" {  } { { "../project/Digital-CIM/ourwork/add.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/add.v" 81 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752048462570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752048462570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/19519/desktop/cim/project/digital-cim/ourwork/accumulator.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/19519/desktop/cim/project/digital-cim/ourwork/accumulator.v" { { "Info" "ISGN_ENTITY_NAME" "1 accumulator " "Found entity 1: accumulator" {  } { { "../project/Digital-CIM/ourwork/accumulator.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/accumulator.v" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752048462575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752048462575 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1752048462637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "global_io global_io:global_io_u " "Elaborating entity \"global_io\" for hierarchy \"global_io:global_io_u\"" {  } { { "../project/Digital-CIM/ourwork/top.v" "global_io_u" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/top.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752048462687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add global_io:global_io_u\|add:a2 " "Elaborating entity \"add\" for hierarchy \"global_io:global_io_u\|add:a2\"" {  } { { "../project/Digital-CIM/ourwork/global_io.v" "a2" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/global_io.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752048462701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accumulator global_io:global_io_u\|accumulator:acc1 " "Elaborating entity \"accumulator\" for hierarchy \"global_io:global_io_u\|accumulator:acc1\"" {  } { { "../project/Digital-CIM/ourwork/global_io.v" "acc1" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/global_io.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752048462713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "se_cla global_io:global_io_u\|accumulator:acc1\|se_cla:secla1 " "Elaborating entity \"se_cla\" for hierarchy \"global_io:global_io_u\|accumulator:acc1\|se_cla:secla1\"" {  } { { "../project/Digital-CIM/ourwork/accumulator.v" "secla1" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/accumulator.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752048462729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "s_cla global_io:global_io_u\|accumulator:acc1\|se_cla:secla1\|s_cla:scla1 " "Elaborating entity \"s_cla\" for hierarchy \"global_io:global_io_u\|accumulator:acc1\|se_cla:secla1\|s_cla:scla1\"" {  } { { "../project/Digital-CIM/ourwork/se_cla.v" "scla1" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/se_cla.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752048462743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cim_array_ctrl cim_array_ctrl:cim_array_ctrl_u " "Elaborating entity \"cim_array_ctrl\" for hierarchy \"cim_array_ctrl:cim_array_ctrl_u\"" {  } { { "../project/Digital-CIM/ourwork/top.v" "cim_array_ctrl_u" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/top.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752048462758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cim_array cim_array:cim_array_u " "Elaborating entity \"cim_array\" for hierarchy \"cim_array:cim_array_u\"" {  } { { "../project/Digital-CIM/ourwork/top.v" "cim_array_u" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/top.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752048462772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cim_bank cim_array:cim_array_u\|cim_bank:cim_bank_0 " "Elaborating entity \"cim_bank\" for hierarchy \"cim_array:cim_array_u\|cim_bank:cim_bank_0\"" {  } { { "../project/Digital-CIM/ourwork/cim_array.v" "cim_bank_0" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/cim_array.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752048462790 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "cim_bank.v(8) " "Verilog HDL Case Statement information at cim_bank.v(8): all case item expressions in this case statement are onehot" {  } { { "../project/Digital-CIM/ourwork/cim_bank.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/cim_bank.v" 8 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1752048462792 "|top|cim_array:cim_array_u|cim_bank:cim_bank_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[7\]\[0\] cim_bank.v(8) " "Inferred latch for \"mem\[7\]\[0\]\" at cim_bank.v(8)" {  } { { "../project/Digital-CIM/ourwork/cim_bank.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/cim_bank.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752048462810 "|top|cim_array:cim_array_u|cim_bank:cim_bank_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[7\]\[1\] cim_bank.v(8) " "Inferred latch for \"mem\[7\]\[1\]\" at cim_bank.v(8)" {  } { { "../project/Digital-CIM/ourwork/cim_bank.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/cim_bank.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752048462810 "|top|cim_array:cim_array_u|cim_bank:cim_bank_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[7\]\[2\] cim_bank.v(8) " "Inferred latch for \"mem\[7\]\[2\]\" at cim_bank.v(8)" {  } { { "../project/Digital-CIM/ourwork/cim_bank.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/cim_bank.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752048462810 "|top|cim_array:cim_array_u|cim_bank:cim_bank_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[7\]\[3\] cim_bank.v(8) " "Inferred latch for \"mem\[7\]\[3\]\" at cim_bank.v(8)" {  } { { "../project/Digital-CIM/ourwork/cim_bank.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/cim_bank.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752048462811 "|top|cim_array:cim_array_u|cim_bank:cim_bank_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[7\]\[4\] cim_bank.v(8) " "Inferred latch for \"mem\[7\]\[4\]\" at cim_bank.v(8)" {  } { { "../project/Digital-CIM/ourwork/cim_bank.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/cim_bank.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752048462811 "|top|cim_array:cim_array_u|cim_bank:cim_bank_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[7\]\[5\] cim_bank.v(8) " "Inferred latch for \"mem\[7\]\[5\]\" at cim_bank.v(8)" {  } { { "../project/Digital-CIM/ourwork/cim_bank.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/cim_bank.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752048462811 "|top|cim_array:cim_array_u|cim_bank:cim_bank_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[7\]\[6\] cim_bank.v(8) " "Inferred latch for \"mem\[7\]\[6\]\" at cim_bank.v(8)" {  } { { "../project/Digital-CIM/ourwork/cim_bank.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/cim_bank.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752048462811 "|top|cim_array:cim_array_u|cim_bank:cim_bank_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[7\]\[7\] cim_bank.v(8) " "Inferred latch for \"mem\[7\]\[7\]\" at cim_bank.v(8)" {  } { { "../project/Digital-CIM/ourwork/cim_bank.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/cim_bank.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752048462811 "|top|cim_array:cim_array_u|cim_bank:cim_bank_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[7\]\[8\] cim_bank.v(8) " "Inferred latch for \"mem\[7\]\[8\]\" at cim_bank.v(8)" {  } { { "../project/Digital-CIM/ourwork/cim_bank.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/cim_bank.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752048462811 "|top|cim_array:cim_array_u|cim_bank:cim_bank_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[7\]\[9\] cim_bank.v(8) " "Inferred latch for \"mem\[7\]\[9\]\" at cim_bank.v(8)" {  } { { "../project/Digital-CIM/ourwork/cim_bank.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/cim_bank.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752048462811 "|top|cim_array:cim_array_u|cim_bank:cim_bank_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[7\]\[10\] cim_bank.v(8) " "Inferred latch for \"mem\[7\]\[10\]\" at cim_bank.v(8)" {  } { { "../project/Digital-CIM/ourwork/cim_bank.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/cim_bank.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752048462811 "|top|cim_array:cim_array_u|cim_bank:cim_bank_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[7\]\[11\] cim_bank.v(8) " "Inferred latch for \"mem\[7\]\[11\]\" at cim_bank.v(8)" {  } { { "../project/Digital-CIM/ourwork/cim_bank.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/cim_bank.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752048462811 "|top|cim_array:cim_array_u|cim_bank:cim_bank_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[7\]\[12\] cim_bank.v(8) " "Inferred latch for \"mem\[7\]\[12\]\" at cim_bank.v(8)" {  } { { "../project/Digital-CIM/ourwork/cim_bank.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/cim_bank.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752048462811 "|top|cim_array:cim_array_u|cim_bank:cim_bank_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[7\]\[13\] cim_bank.v(8) " "Inferred latch for \"mem\[7\]\[13\]\" at cim_bank.v(8)" {  } { { "../project/Digital-CIM/ourwork/cim_bank.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/cim_bank.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752048462811 "|top|cim_array:cim_array_u|cim_bank:cim_bank_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[7\]\[14\] cim_bank.v(8) " "Inferred latch for \"mem\[7\]\[14\]\" at cim_bank.v(8)" {  } { { "../project/Digital-CIM/ourwork/cim_bank.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/cim_bank.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752048462811 "|top|cim_array:cim_array_u|cim_bank:cim_bank_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[7\]\[15\] cim_bank.v(8) " "Inferred latch for \"mem\[7\]\[15\]\" at cim_bank.v(8)" {  } { { "../project/Digital-CIM/ourwork/cim_bank.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/cim_bank.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752048462811 "|top|cim_array:cim_array_u|cim_bank:cim_bank_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[7\]\[16\] cim_bank.v(8) " "Inferred latch for \"mem\[7\]\[16\]\" at cim_bank.v(8)" {  } { { "../project/Digital-CIM/ourwork/cim_bank.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/cim_bank.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752048462811 "|top|cim_array:cim_array_u|cim_bank:cim_bank_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[7\]\[17\] cim_bank.v(8) " "Inferred latch for \"mem\[7\]\[17\]\" at cim_bank.v(8)" {  } { { "../project/Digital-CIM/ourwork/cim_bank.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/cim_bank.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752048462811 "|top|cim_array:cim_array_u|cim_bank:cim_bank_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[7\]\[18\] cim_bank.v(8) " "Inferred latch for \"mem\[7\]\[18\]\" at cim_bank.v(8)" {  } { { "../project/Digital-CIM/ourwork/cim_bank.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/cim_bank.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752048462811 "|top|cim_array:cim_array_u|cim_bank:cim_bank_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[7\]\[19\] cim_bank.v(8) " "Inferred latch for \"mem\[7\]\[19\]\" at cim_bank.v(8)" {  } { { "../project/Digital-CIM/ourwork/cim_bank.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/cim_bank.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752048462811 "|top|cim_array:cim_array_u|cim_bank:cim_bank_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[7\]\[20\] cim_bank.v(8) " "Inferred latch for \"mem\[7\]\[20\]\" at cim_bank.v(8)" {  } { { "../project/Digital-CIM/ourwork/cim_bank.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/cim_bank.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752048462811 "|top|cim_array:cim_array_u|cim_bank:cim_bank_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[7\]\[21\] cim_bank.v(8) " "Inferred latch for \"mem\[7\]\[21\]\" at cim_bank.v(8)" {  } { { "../project/Digital-CIM/ourwork/cim_bank.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/cim_bank.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752048462812 "|top|cim_array:cim_array_u|cim_bank:cim_bank_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[7\]\[22\] cim_bank.v(8) " "Inferred latch for \"mem\[7\]\[22\]\" at cim_bank.v(8)" {  } { { "../project/Digital-CIM/ourwork/cim_bank.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/cim_bank.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752048462812 "|top|cim_array:cim_array_u|cim_bank:cim_bank_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[7\]\[23\] cim_bank.v(8) " "Inferred latch for \"mem\[7\]\[23\]\" at cim_bank.v(8)" {  } { { "../project/Digital-CIM/ourwork/cim_bank.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/cim_bank.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752048462812 "|top|cim_array:cim_array_u|cim_bank:cim_bank_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[6\]\[0\] cim_bank.v(8) " "Inferred latch for \"mem\[6\]\[0\]\" at cim_bank.v(8)" {  } { { "../project/Digital-CIM/ourwork/cim_bank.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/cim_bank.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752048462812 "|top|cim_array:cim_array_u|cim_bank:cim_bank_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[6\]\[1\] cim_bank.v(8) " "Inferred latch for \"mem\[6\]\[1\]\" at cim_bank.v(8)" {  } { { "../project/Digital-CIM/ourwork/cim_bank.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/cim_bank.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752048462812 "|top|cim_array:cim_array_u|cim_bank:cim_bank_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[6\]\[2\] cim_bank.v(8) " "Inferred latch for \"mem\[6\]\[2\]\" at cim_bank.v(8)" {  } { { "../project/Digital-CIM/ourwork/cim_bank.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/cim_bank.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752048462812 "|top|cim_array:cim_array_u|cim_bank:cim_bank_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[6\]\[3\] cim_bank.v(8) " "Inferred latch for \"mem\[6\]\[3\]\" at cim_bank.v(8)" {  } { { "../project/Digital-CIM/ourwork/cim_bank.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/cim_bank.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752048462812 "|top|cim_array:cim_array_u|cim_bank:cim_bank_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[6\]\[4\] cim_bank.v(8) " "Inferred latch for \"mem\[6\]\[4\]\" at cim_bank.v(8)" {  } { { "../project/Digital-CIM/ourwork/cim_bank.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/cim_bank.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752048462812 "|top|cim_array:cim_array_u|cim_bank:cim_bank_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[6\]\[5\] cim_bank.v(8) " "Inferred latch for \"mem\[6\]\[5\]\" at cim_bank.v(8)" {  } { { "../project/Digital-CIM/ourwork/cim_bank.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/cim_bank.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752048462812 "|top|cim_array:cim_array_u|cim_bank:cim_bank_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[6\]\[6\] cim_bank.v(8) " "Inferred latch for \"mem\[6\]\[6\]\" at cim_bank.v(8)" {  } { { "../project/Digital-CIM/ourwork/cim_bank.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/cim_bank.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752048462812 "|top|cim_array:cim_array_u|cim_bank:cim_bank_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[6\]\[7\] cim_bank.v(8) " "Inferred latch for \"mem\[6\]\[7\]\" at cim_bank.v(8)" {  } { { "../project/Digital-CIM/ourwork/cim_bank.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/cim_bank.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752048462812 "|top|cim_array:cim_array_u|cim_bank:cim_bank_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[6\]\[8\] cim_bank.v(8) " "Inferred latch for \"mem\[6\]\[8\]\" at cim_bank.v(8)" {  } { { "../project/Digital-CIM/ourwork/cim_bank.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/cim_bank.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752048462812 "|top|cim_array:cim_array_u|cim_bank:cim_bank_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[6\]\[9\] cim_bank.v(8) " "Inferred latch for \"mem\[6\]\[9\]\" at cim_bank.v(8)" {  } { { "../project/Digital-CIM/ourwork/cim_bank.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/cim_bank.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752048462812 "|top|cim_array:cim_array_u|cim_bank:cim_bank_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[6\]\[10\] cim_bank.v(8) " "Inferred latch for \"mem\[6\]\[10\]\" at cim_bank.v(8)" {  } { { "../project/Digital-CIM/ourwork/cim_bank.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/cim_bank.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752048462812 "|top|cim_array:cim_array_u|cim_bank:cim_bank_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[6\]\[11\] cim_bank.v(8) " "Inferred latch for \"mem\[6\]\[11\]\" at cim_bank.v(8)" {  } { { "../project/Digital-CIM/ourwork/cim_bank.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/cim_bank.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752048462812 "|top|cim_array:cim_array_u|cim_bank:cim_bank_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[6\]\[12\] cim_bank.v(8) " "Inferred latch for \"mem\[6\]\[12\]\" at cim_bank.v(8)" {  } { { "../project/Digital-CIM/ourwork/cim_bank.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/cim_bank.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752048462812 "|top|cim_array:cim_array_u|cim_bank:cim_bank_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[6\]\[13\] cim_bank.v(8) " "Inferred latch for \"mem\[6\]\[13\]\" at cim_bank.v(8)" {  } { { "../project/Digital-CIM/ourwork/cim_bank.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/cim_bank.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752048462812 "|top|cim_array:cim_array_u|cim_bank:cim_bank_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[6\]\[14\] cim_bank.v(8) " "Inferred latch for \"mem\[6\]\[14\]\" at cim_bank.v(8)" {  } { { "../project/Digital-CIM/ourwork/cim_bank.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/cim_bank.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752048462813 "|top|cim_array:cim_array_u|cim_bank:cim_bank_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[6\]\[15\] cim_bank.v(8) " "Inferred latch for \"mem\[6\]\[15\]\" at cim_bank.v(8)" {  } { { "../project/Digital-CIM/ourwork/cim_bank.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/cim_bank.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752048462813 "|top|cim_array:cim_array_u|cim_bank:cim_bank_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[6\]\[16\] cim_bank.v(8) " "Inferred latch for \"mem\[6\]\[16\]\" at cim_bank.v(8)" {  } { { "../project/Digital-CIM/ourwork/cim_bank.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/cim_bank.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752048462813 "|top|cim_array:cim_array_u|cim_bank:cim_bank_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[6\]\[17\] cim_bank.v(8) " "Inferred latch for \"mem\[6\]\[17\]\" at cim_bank.v(8)" {  } { { "../project/Digital-CIM/ourwork/cim_bank.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/cim_bank.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752048462813 "|top|cim_array:cim_array_u|cim_bank:cim_bank_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[6\]\[18\] cim_bank.v(8) " "Inferred latch for \"mem\[6\]\[18\]\" at cim_bank.v(8)" {  } { { "../project/Digital-CIM/ourwork/cim_bank.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/cim_bank.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752048462813 "|top|cim_array:cim_array_u|cim_bank:cim_bank_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[6\]\[19\] cim_bank.v(8) " "Inferred latch for \"mem\[6\]\[19\]\" at cim_bank.v(8)" {  } { { "../project/Digital-CIM/ourwork/cim_bank.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/cim_bank.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752048462813 "|top|cim_array:cim_array_u|cim_bank:cim_bank_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[6\]\[20\] cim_bank.v(8) " "Inferred latch for \"mem\[6\]\[20\]\" at cim_bank.v(8)" {  } { { "../project/Digital-CIM/ourwork/cim_bank.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/cim_bank.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752048462813 "|top|cim_array:cim_array_u|cim_bank:cim_bank_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[6\]\[21\] cim_bank.v(8) " "Inferred latch for \"mem\[6\]\[21\]\" at cim_bank.v(8)" {  } { { "../project/Digital-CIM/ourwork/cim_bank.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/cim_bank.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752048462813 "|top|cim_array:cim_array_u|cim_bank:cim_bank_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[6\]\[22\] cim_bank.v(8) " "Inferred latch for \"mem\[6\]\[22\]\" at cim_bank.v(8)" {  } { { "../project/Digital-CIM/ourwork/cim_bank.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/cim_bank.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752048462813 "|top|cim_array:cim_array_u|cim_bank:cim_bank_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[6\]\[23\] cim_bank.v(8) " "Inferred latch for \"mem\[6\]\[23\]\" at cim_bank.v(8)" {  } { { "../project/Digital-CIM/ourwork/cim_bank.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/cim_bank.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752048462813 "|top|cim_array:cim_array_u|cim_bank:cim_bank_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[5\]\[0\] cim_bank.v(8) " "Inferred latch for \"mem\[5\]\[0\]\" at cim_bank.v(8)" {  } { { "../project/Digital-CIM/ourwork/cim_bank.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/cim_bank.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752048462813 "|top|cim_array:cim_array_u|cim_bank:cim_bank_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[5\]\[1\] cim_bank.v(8) " "Inferred latch for \"mem\[5\]\[1\]\" at cim_bank.v(8)" {  } { { "../project/Digital-CIM/ourwork/cim_bank.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/cim_bank.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752048462813 "|top|cim_array:cim_array_u|cim_bank:cim_bank_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[5\]\[2\] cim_bank.v(8) " "Inferred latch for \"mem\[5\]\[2\]\" at cim_bank.v(8)" {  } { { "../project/Digital-CIM/ourwork/cim_bank.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/cim_bank.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752048462813 "|top|cim_array:cim_array_u|cim_bank:cim_bank_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[5\]\[3\] cim_bank.v(8) " "Inferred latch for \"mem\[5\]\[3\]\" at cim_bank.v(8)" {  } { { "../project/Digital-CIM/ourwork/cim_bank.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/cim_bank.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752048462813 "|top|cim_array:cim_array_u|cim_bank:cim_bank_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[5\]\[4\] cim_bank.v(8) " "Inferred latch for \"mem\[5\]\[4\]\" at cim_bank.v(8)" {  } { { "../project/Digital-CIM/ourwork/cim_bank.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/cim_bank.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752048462813 "|top|cim_array:cim_array_u|cim_bank:cim_bank_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[5\]\[5\] cim_bank.v(8) " "Inferred latch for \"mem\[5\]\[5\]\" at cim_bank.v(8)" {  } { { "../project/Digital-CIM/ourwork/cim_bank.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/cim_bank.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752048462813 "|top|cim_array:cim_array_u|cim_bank:cim_bank_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[5\]\[6\] cim_bank.v(8) " "Inferred latch for \"mem\[5\]\[6\]\" at cim_bank.v(8)" {  } { { "../project/Digital-CIM/ourwork/cim_bank.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/cim_bank.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752048462814 "|top|cim_array:cim_array_u|cim_bank:cim_bank_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[5\]\[7\] cim_bank.v(8) " "Inferred latch for \"mem\[5\]\[7\]\" at cim_bank.v(8)" {  } { { "../project/Digital-CIM/ourwork/cim_bank.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/cim_bank.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752048462814 "|top|cim_array:cim_array_u|cim_bank:cim_bank_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[5\]\[8\] cim_bank.v(8) " "Inferred latch for \"mem\[5\]\[8\]\" at cim_bank.v(8)" {  } { { "../project/Digital-CIM/ourwork/cim_bank.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/cim_bank.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752048462814 "|top|cim_array:cim_array_u|cim_bank:cim_bank_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[5\]\[9\] cim_bank.v(8) " "Inferred latch for \"mem\[5\]\[9\]\" at cim_bank.v(8)" {  } { { "../project/Digital-CIM/ourwork/cim_bank.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/cim_bank.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752048462814 "|top|cim_array:cim_array_u|cim_bank:cim_bank_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[5\]\[10\] cim_bank.v(8) " "Inferred latch for \"mem\[5\]\[10\]\" at cim_bank.v(8)" {  } { { "../project/Digital-CIM/ourwork/cim_bank.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/cim_bank.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752048462814 "|top|cim_array:cim_array_u|cim_bank:cim_bank_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[5\]\[11\] cim_bank.v(8) " "Inferred latch for \"mem\[5\]\[11\]\" at cim_bank.v(8)" {  } { { "../project/Digital-CIM/ourwork/cim_bank.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/cim_bank.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752048462814 "|top|cim_array:cim_array_u|cim_bank:cim_bank_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[5\]\[12\] cim_bank.v(8) " "Inferred latch for \"mem\[5\]\[12\]\" at cim_bank.v(8)" {  } { { "../project/Digital-CIM/ourwork/cim_bank.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/cim_bank.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752048462814 "|top|cim_array:cim_array_u|cim_bank:cim_bank_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[5\]\[13\] cim_bank.v(8) " "Inferred latch for \"mem\[5\]\[13\]\" at cim_bank.v(8)" {  } { { "../project/Digital-CIM/ourwork/cim_bank.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/cim_bank.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752048462814 "|top|cim_array:cim_array_u|cim_bank:cim_bank_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[5\]\[14\] cim_bank.v(8) " "Inferred latch for \"mem\[5\]\[14\]\" at cim_bank.v(8)" {  } { { "../project/Digital-CIM/ourwork/cim_bank.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/cim_bank.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752048462814 "|top|cim_array:cim_array_u|cim_bank:cim_bank_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[5\]\[15\] cim_bank.v(8) " "Inferred latch for \"mem\[5\]\[15\]\" at cim_bank.v(8)" {  } { { "../project/Digital-CIM/ourwork/cim_bank.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/cim_bank.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752048462814 "|top|cim_array:cim_array_u|cim_bank:cim_bank_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[5\]\[16\] cim_bank.v(8) " "Inferred latch for \"mem\[5\]\[16\]\" at cim_bank.v(8)" {  } { { "../project/Digital-CIM/ourwork/cim_bank.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/cim_bank.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752048462814 "|top|cim_array:cim_array_u|cim_bank:cim_bank_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[5\]\[17\] cim_bank.v(8) " "Inferred latch for \"mem\[5\]\[17\]\" at cim_bank.v(8)" {  } { { "../project/Digital-CIM/ourwork/cim_bank.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/cim_bank.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752048462814 "|top|cim_array:cim_array_u|cim_bank:cim_bank_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[5\]\[18\] cim_bank.v(8) " "Inferred latch for \"mem\[5\]\[18\]\" at cim_bank.v(8)" {  } { { "../project/Digital-CIM/ourwork/cim_bank.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/cim_bank.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752048462814 "|top|cim_array:cim_array_u|cim_bank:cim_bank_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[5\]\[19\] cim_bank.v(8) " "Inferred latch for \"mem\[5\]\[19\]\" at cim_bank.v(8)" {  } { { "../project/Digital-CIM/ourwork/cim_bank.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/cim_bank.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752048462814 "|top|cim_array:cim_array_u|cim_bank:cim_bank_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[5\]\[20\] cim_bank.v(8) " "Inferred latch for \"mem\[5\]\[20\]\" at cim_bank.v(8)" {  } { { "../project/Digital-CIM/ourwork/cim_bank.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/cim_bank.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752048462814 "|top|cim_array:cim_array_u|cim_bank:cim_bank_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[5\]\[21\] cim_bank.v(8) " "Inferred latch for \"mem\[5\]\[21\]\" at cim_bank.v(8)" {  } { { "../project/Digital-CIM/ourwork/cim_bank.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/cim_bank.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752048462814 "|top|cim_array:cim_array_u|cim_bank:cim_bank_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[5\]\[22\] cim_bank.v(8) " "Inferred latch for \"mem\[5\]\[22\]\" at cim_bank.v(8)" {  } { { "../project/Digital-CIM/ourwork/cim_bank.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/cim_bank.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752048462814 "|top|cim_array:cim_array_u|cim_bank:cim_bank_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[5\]\[23\] cim_bank.v(8) " "Inferred latch for \"mem\[5\]\[23\]\" at cim_bank.v(8)" {  } { { "../project/Digital-CIM/ourwork/cim_bank.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/cim_bank.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752048462815 "|top|cim_array:cim_array_u|cim_bank:cim_bank_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[4\]\[0\] cim_bank.v(8) " "Inferred latch for \"mem\[4\]\[0\]\" at cim_bank.v(8)" {  } { { "../project/Digital-CIM/ourwork/cim_bank.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/cim_bank.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752048462815 "|top|cim_array:cim_array_u|cim_bank:cim_bank_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[4\]\[1\] cim_bank.v(8) " "Inferred latch for \"mem\[4\]\[1\]\" at cim_bank.v(8)" {  } { { "../project/Digital-CIM/ourwork/cim_bank.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/cim_bank.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752048462815 "|top|cim_array:cim_array_u|cim_bank:cim_bank_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[4\]\[2\] cim_bank.v(8) " "Inferred latch for \"mem\[4\]\[2\]\" at cim_bank.v(8)" {  } { { "../project/Digital-CIM/ourwork/cim_bank.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/cim_bank.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752048462815 "|top|cim_array:cim_array_u|cim_bank:cim_bank_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[4\]\[3\] cim_bank.v(8) " "Inferred latch for \"mem\[4\]\[3\]\" at cim_bank.v(8)" {  } { { "../project/Digital-CIM/ourwork/cim_bank.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/cim_bank.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752048462815 "|top|cim_array:cim_array_u|cim_bank:cim_bank_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[4\]\[4\] cim_bank.v(8) " "Inferred latch for \"mem\[4\]\[4\]\" at cim_bank.v(8)" {  } { { "../project/Digital-CIM/ourwork/cim_bank.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/cim_bank.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752048462815 "|top|cim_array:cim_array_u|cim_bank:cim_bank_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[4\]\[5\] cim_bank.v(8) " "Inferred latch for \"mem\[4\]\[5\]\" at cim_bank.v(8)" {  } { { "../project/Digital-CIM/ourwork/cim_bank.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/cim_bank.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752048462815 "|top|cim_array:cim_array_u|cim_bank:cim_bank_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[4\]\[6\] cim_bank.v(8) " "Inferred latch for \"mem\[4\]\[6\]\" at cim_bank.v(8)" {  } { { "../project/Digital-CIM/ourwork/cim_bank.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/cim_bank.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752048462815 "|top|cim_array:cim_array_u|cim_bank:cim_bank_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[4\]\[7\] cim_bank.v(8) " "Inferred latch for \"mem\[4\]\[7\]\" at cim_bank.v(8)" {  } { { "../project/Digital-CIM/ourwork/cim_bank.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/cim_bank.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752048462815 "|top|cim_array:cim_array_u|cim_bank:cim_bank_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[4\]\[8\] cim_bank.v(8) " "Inferred latch for \"mem\[4\]\[8\]\" at cim_bank.v(8)" {  } { { "../project/Digital-CIM/ourwork/cim_bank.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/cim_bank.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752048462815 "|top|cim_array:cim_array_u|cim_bank:cim_bank_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[4\]\[9\] cim_bank.v(8) " "Inferred latch for \"mem\[4\]\[9\]\" at cim_bank.v(8)" {  } { { "../project/Digital-CIM/ourwork/cim_bank.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/cim_bank.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752048462815 "|top|cim_array:cim_array_u|cim_bank:cim_bank_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[4\]\[10\] cim_bank.v(8) " "Inferred latch for \"mem\[4\]\[10\]\" at cim_bank.v(8)" {  } { { "../project/Digital-CIM/ourwork/cim_bank.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/cim_bank.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752048462815 "|top|cim_array:cim_array_u|cim_bank:cim_bank_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[4\]\[11\] cim_bank.v(8) " "Inferred latch for \"mem\[4\]\[11\]\" at cim_bank.v(8)" {  } { { "../project/Digital-CIM/ourwork/cim_bank.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/cim_bank.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752048462815 "|top|cim_array:cim_array_u|cim_bank:cim_bank_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[4\]\[12\] cim_bank.v(8) " "Inferred latch for \"mem\[4\]\[12\]\" at cim_bank.v(8)" {  } { { "../project/Digital-CIM/ourwork/cim_bank.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/cim_bank.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752048462815 "|top|cim_array:cim_array_u|cim_bank:cim_bank_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[4\]\[13\] cim_bank.v(8) " "Inferred latch for \"mem\[4\]\[13\]\" at cim_bank.v(8)" {  } { { "../project/Digital-CIM/ourwork/cim_bank.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/cim_bank.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752048462815 "|top|cim_array:cim_array_u|cim_bank:cim_bank_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[4\]\[14\] cim_bank.v(8) " "Inferred latch for \"mem\[4\]\[14\]\" at cim_bank.v(8)" {  } { { "../project/Digital-CIM/ourwork/cim_bank.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/cim_bank.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752048462815 "|top|cim_array:cim_array_u|cim_bank:cim_bank_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[4\]\[15\] cim_bank.v(8) " "Inferred latch for \"mem\[4\]\[15\]\" at cim_bank.v(8)" {  } { { "../project/Digital-CIM/ourwork/cim_bank.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/cim_bank.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752048462815 "|top|cim_array:cim_array_u|cim_bank:cim_bank_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[4\]\[16\] cim_bank.v(8) " "Inferred latch for \"mem\[4\]\[16\]\" at cim_bank.v(8)" {  } { { "../project/Digital-CIM/ourwork/cim_bank.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/cim_bank.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752048462815 "|top|cim_array:cim_array_u|cim_bank:cim_bank_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[4\]\[17\] cim_bank.v(8) " "Inferred latch for \"mem\[4\]\[17\]\" at cim_bank.v(8)" {  } { { "../project/Digital-CIM/ourwork/cim_bank.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/cim_bank.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752048462816 "|top|cim_array:cim_array_u|cim_bank:cim_bank_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[4\]\[18\] cim_bank.v(8) " "Inferred latch for \"mem\[4\]\[18\]\" at cim_bank.v(8)" {  } { { "../project/Digital-CIM/ourwork/cim_bank.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/cim_bank.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752048462816 "|top|cim_array:cim_array_u|cim_bank:cim_bank_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[4\]\[19\] cim_bank.v(8) " "Inferred latch for \"mem\[4\]\[19\]\" at cim_bank.v(8)" {  } { { "../project/Digital-CIM/ourwork/cim_bank.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/cim_bank.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752048462816 "|top|cim_array:cim_array_u|cim_bank:cim_bank_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[4\]\[20\] cim_bank.v(8) " "Inferred latch for \"mem\[4\]\[20\]\" at cim_bank.v(8)" {  } { { "../project/Digital-CIM/ourwork/cim_bank.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/cim_bank.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752048462816 "|top|cim_array:cim_array_u|cim_bank:cim_bank_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[4\]\[21\] cim_bank.v(8) " "Inferred latch for \"mem\[4\]\[21\]\" at cim_bank.v(8)" {  } { { "../project/Digital-CIM/ourwork/cim_bank.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/cim_bank.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752048462816 "|top|cim_array:cim_array_u|cim_bank:cim_bank_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[4\]\[22\] cim_bank.v(8) " "Inferred latch for \"mem\[4\]\[22\]\" at cim_bank.v(8)" {  } { { "../project/Digital-CIM/ourwork/cim_bank.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/cim_bank.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752048462816 "|top|cim_array:cim_array_u|cim_bank:cim_bank_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[4\]\[23\] cim_bank.v(8) " "Inferred latch for \"mem\[4\]\[23\]\" at cim_bank.v(8)" {  } { { "../project/Digital-CIM/ourwork/cim_bank.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/cim_bank.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752048462816 "|top|cim_array:cim_array_u|cim_bank:cim_bank_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[3\]\[0\] cim_bank.v(8) " "Inferred latch for \"mem\[3\]\[0\]\" at cim_bank.v(8)" {  } { { "../project/Digital-CIM/ourwork/cim_bank.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/cim_bank.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752048462816 "|top|cim_array:cim_array_u|cim_bank:cim_bank_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[3\]\[1\] cim_bank.v(8) " "Inferred latch for \"mem\[3\]\[1\]\" at cim_bank.v(8)" {  } { { "../project/Digital-CIM/ourwork/cim_bank.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/cim_bank.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752048462816 "|top|cim_array:cim_array_u|cim_bank:cim_bank_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[3\]\[2\] cim_bank.v(8) " "Inferred latch for \"mem\[3\]\[2\]\" at cim_bank.v(8)" {  } { { "../project/Digital-CIM/ourwork/cim_bank.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/cim_bank.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752048462816 "|top|cim_array:cim_array_u|cim_bank:cim_bank_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[3\]\[3\] cim_bank.v(8) " "Inferred latch for \"mem\[3\]\[3\]\" at cim_bank.v(8)" {  } { { "../project/Digital-CIM/ourwork/cim_bank.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/cim_bank.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752048462816 "|top|cim_array:cim_array_u|cim_bank:cim_bank_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[3\]\[4\] cim_bank.v(8) " "Inferred latch for \"mem\[3\]\[4\]\" at cim_bank.v(8)" {  } { { "../project/Digital-CIM/ourwork/cim_bank.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/cim_bank.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752048462816 "|top|cim_array:cim_array_u|cim_bank:cim_bank_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[3\]\[5\] cim_bank.v(8) " "Inferred latch for \"mem\[3\]\[5\]\" at cim_bank.v(8)" {  } { { "../project/Digital-CIM/ourwork/cim_bank.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/cim_bank.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752048462816 "|top|cim_array:cim_array_u|cim_bank:cim_bank_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[3\]\[6\] cim_bank.v(8) " "Inferred latch for \"mem\[3\]\[6\]\" at cim_bank.v(8)" {  } { { "../project/Digital-CIM/ourwork/cim_bank.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/cim_bank.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752048462816 "|top|cim_array:cim_array_u|cim_bank:cim_bank_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[3\]\[7\] cim_bank.v(8) " "Inferred latch for \"mem\[3\]\[7\]\" at cim_bank.v(8)" {  } { { "../project/Digital-CIM/ourwork/cim_bank.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/cim_bank.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752048462816 "|top|cim_array:cim_array_u|cim_bank:cim_bank_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[3\]\[8\] cim_bank.v(8) " "Inferred latch for \"mem\[3\]\[8\]\" at cim_bank.v(8)" {  } { { "../project/Digital-CIM/ourwork/cim_bank.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/cim_bank.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752048462816 "|top|cim_array:cim_array_u|cim_bank:cim_bank_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[3\]\[9\] cim_bank.v(8) " "Inferred latch for \"mem\[3\]\[9\]\" at cim_bank.v(8)" {  } { { "../project/Digital-CIM/ourwork/cim_bank.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/cim_bank.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752048462817 "|top|cim_array:cim_array_u|cim_bank:cim_bank_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[3\]\[10\] cim_bank.v(8) " "Inferred latch for \"mem\[3\]\[10\]\" at cim_bank.v(8)" {  } { { "../project/Digital-CIM/ourwork/cim_bank.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/cim_bank.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752048462817 "|top|cim_array:cim_array_u|cim_bank:cim_bank_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[3\]\[11\] cim_bank.v(8) " "Inferred latch for \"mem\[3\]\[11\]\" at cim_bank.v(8)" {  } { { "../project/Digital-CIM/ourwork/cim_bank.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/cim_bank.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752048462817 "|top|cim_array:cim_array_u|cim_bank:cim_bank_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[3\]\[12\] cim_bank.v(8) " "Inferred latch for \"mem\[3\]\[12\]\" at cim_bank.v(8)" {  } { { "../project/Digital-CIM/ourwork/cim_bank.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/cim_bank.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752048462817 "|top|cim_array:cim_array_u|cim_bank:cim_bank_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[3\]\[13\] cim_bank.v(8) " "Inferred latch for \"mem\[3\]\[13\]\" at cim_bank.v(8)" {  } { { "../project/Digital-CIM/ourwork/cim_bank.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/cim_bank.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752048462817 "|top|cim_array:cim_array_u|cim_bank:cim_bank_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[3\]\[14\] cim_bank.v(8) " "Inferred latch for \"mem\[3\]\[14\]\" at cim_bank.v(8)" {  } { { "../project/Digital-CIM/ourwork/cim_bank.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/cim_bank.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752048462817 "|top|cim_array:cim_array_u|cim_bank:cim_bank_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[3\]\[15\] cim_bank.v(8) " "Inferred latch for \"mem\[3\]\[15\]\" at cim_bank.v(8)" {  } { { "../project/Digital-CIM/ourwork/cim_bank.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/cim_bank.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752048462817 "|top|cim_array:cim_array_u|cim_bank:cim_bank_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[3\]\[16\] cim_bank.v(8) " "Inferred latch for \"mem\[3\]\[16\]\" at cim_bank.v(8)" {  } { { "../project/Digital-CIM/ourwork/cim_bank.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/cim_bank.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752048462817 "|top|cim_array:cim_array_u|cim_bank:cim_bank_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[3\]\[17\] cim_bank.v(8) " "Inferred latch for \"mem\[3\]\[17\]\" at cim_bank.v(8)" {  } { { "../project/Digital-CIM/ourwork/cim_bank.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/cim_bank.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752048462817 "|top|cim_array:cim_array_u|cim_bank:cim_bank_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[3\]\[18\] cim_bank.v(8) " "Inferred latch for \"mem\[3\]\[18\]\" at cim_bank.v(8)" {  } { { "../project/Digital-CIM/ourwork/cim_bank.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/cim_bank.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752048462817 "|top|cim_array:cim_array_u|cim_bank:cim_bank_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[3\]\[19\] cim_bank.v(8) " "Inferred latch for \"mem\[3\]\[19\]\" at cim_bank.v(8)" {  } { { "../project/Digital-CIM/ourwork/cim_bank.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/cim_bank.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752048462817 "|top|cim_array:cim_array_u|cim_bank:cim_bank_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[3\]\[20\] cim_bank.v(8) " "Inferred latch for \"mem\[3\]\[20\]\" at cim_bank.v(8)" {  } { { "../project/Digital-CIM/ourwork/cim_bank.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/cim_bank.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752048462817 "|top|cim_array:cim_array_u|cim_bank:cim_bank_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[3\]\[21\] cim_bank.v(8) " "Inferred latch for \"mem\[3\]\[21\]\" at cim_bank.v(8)" {  } { { "../project/Digital-CIM/ourwork/cim_bank.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/cim_bank.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752048462817 "|top|cim_array:cim_array_u|cim_bank:cim_bank_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[3\]\[22\] cim_bank.v(8) " "Inferred latch for \"mem\[3\]\[22\]\" at cim_bank.v(8)" {  } { { "../project/Digital-CIM/ourwork/cim_bank.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/cim_bank.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752048462817 "|top|cim_array:cim_array_u|cim_bank:cim_bank_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[3\]\[23\] cim_bank.v(8) " "Inferred latch for \"mem\[3\]\[23\]\" at cim_bank.v(8)" {  } { { "../project/Digital-CIM/ourwork/cim_bank.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/cim_bank.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752048462817 "|top|cim_array:cim_array_u|cim_bank:cim_bank_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[2\]\[0\] cim_bank.v(8) " "Inferred latch for \"mem\[2\]\[0\]\" at cim_bank.v(8)" {  } { { "../project/Digital-CIM/ourwork/cim_bank.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/cim_bank.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752048462818 "|top|cim_array:cim_array_u|cim_bank:cim_bank_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[2\]\[1\] cim_bank.v(8) " "Inferred latch for \"mem\[2\]\[1\]\" at cim_bank.v(8)" {  } { { "../project/Digital-CIM/ourwork/cim_bank.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/cim_bank.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752048462818 "|top|cim_array:cim_array_u|cim_bank:cim_bank_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[2\]\[2\] cim_bank.v(8) " "Inferred latch for \"mem\[2\]\[2\]\" at cim_bank.v(8)" {  } { { "../project/Digital-CIM/ourwork/cim_bank.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/cim_bank.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752048462818 "|top|cim_array:cim_array_u|cim_bank:cim_bank_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[2\]\[3\] cim_bank.v(8) " "Inferred latch for \"mem\[2\]\[3\]\" at cim_bank.v(8)" {  } { { "../project/Digital-CIM/ourwork/cim_bank.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/cim_bank.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752048462818 "|top|cim_array:cim_array_u|cim_bank:cim_bank_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[2\]\[4\] cim_bank.v(8) " "Inferred latch for \"mem\[2\]\[4\]\" at cim_bank.v(8)" {  } { { "../project/Digital-CIM/ourwork/cim_bank.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/cim_bank.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752048462818 "|top|cim_array:cim_array_u|cim_bank:cim_bank_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[2\]\[5\] cim_bank.v(8) " "Inferred latch for \"mem\[2\]\[5\]\" at cim_bank.v(8)" {  } { { "../project/Digital-CIM/ourwork/cim_bank.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/cim_bank.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752048462818 "|top|cim_array:cim_array_u|cim_bank:cim_bank_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[2\]\[6\] cim_bank.v(8) " "Inferred latch for \"mem\[2\]\[6\]\" at cim_bank.v(8)" {  } { { "../project/Digital-CIM/ourwork/cim_bank.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/cim_bank.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752048462818 "|top|cim_array:cim_array_u|cim_bank:cim_bank_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[2\]\[7\] cim_bank.v(8) " "Inferred latch for \"mem\[2\]\[7\]\" at cim_bank.v(8)" {  } { { "../project/Digital-CIM/ourwork/cim_bank.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/cim_bank.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752048462818 "|top|cim_array:cim_array_u|cim_bank:cim_bank_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[2\]\[8\] cim_bank.v(8) " "Inferred latch for \"mem\[2\]\[8\]\" at cim_bank.v(8)" {  } { { "../project/Digital-CIM/ourwork/cim_bank.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/cim_bank.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752048462818 "|top|cim_array:cim_array_u|cim_bank:cim_bank_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[2\]\[9\] cim_bank.v(8) " "Inferred latch for \"mem\[2\]\[9\]\" at cim_bank.v(8)" {  } { { "../project/Digital-CIM/ourwork/cim_bank.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/cim_bank.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752048462818 "|top|cim_array:cim_array_u|cim_bank:cim_bank_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[2\]\[10\] cim_bank.v(8) " "Inferred latch for \"mem\[2\]\[10\]\" at cim_bank.v(8)" {  } { { "../project/Digital-CIM/ourwork/cim_bank.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/cim_bank.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752048462818 "|top|cim_array:cim_array_u|cim_bank:cim_bank_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[2\]\[11\] cim_bank.v(8) " "Inferred latch for \"mem\[2\]\[11\]\" at cim_bank.v(8)" {  } { { "../project/Digital-CIM/ourwork/cim_bank.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/cim_bank.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752048462818 "|top|cim_array:cim_array_u|cim_bank:cim_bank_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[2\]\[12\] cim_bank.v(8) " "Inferred latch for \"mem\[2\]\[12\]\" at cim_bank.v(8)" {  } { { "../project/Digital-CIM/ourwork/cim_bank.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/cim_bank.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752048462818 "|top|cim_array:cim_array_u|cim_bank:cim_bank_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[2\]\[13\] cim_bank.v(8) " "Inferred latch for \"mem\[2\]\[13\]\" at cim_bank.v(8)" {  } { { "../project/Digital-CIM/ourwork/cim_bank.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/cim_bank.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752048462818 "|top|cim_array:cim_array_u|cim_bank:cim_bank_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[2\]\[14\] cim_bank.v(8) " "Inferred latch for \"mem\[2\]\[14\]\" at cim_bank.v(8)" {  } { { "../project/Digital-CIM/ourwork/cim_bank.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/cim_bank.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752048462818 "|top|cim_array:cim_array_u|cim_bank:cim_bank_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[2\]\[15\] cim_bank.v(8) " "Inferred latch for \"mem\[2\]\[15\]\" at cim_bank.v(8)" {  } { { "../project/Digital-CIM/ourwork/cim_bank.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/cim_bank.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752048462818 "|top|cim_array:cim_array_u|cim_bank:cim_bank_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[2\]\[16\] cim_bank.v(8) " "Inferred latch for \"mem\[2\]\[16\]\" at cim_bank.v(8)" {  } { { "../project/Digital-CIM/ourwork/cim_bank.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/cim_bank.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752048462818 "|top|cim_array:cim_array_u|cim_bank:cim_bank_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[2\]\[17\] cim_bank.v(8) " "Inferred latch for \"mem\[2\]\[17\]\" at cim_bank.v(8)" {  } { { "../project/Digital-CIM/ourwork/cim_bank.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/cim_bank.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752048462819 "|top|cim_array:cim_array_u|cim_bank:cim_bank_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[2\]\[18\] cim_bank.v(8) " "Inferred latch for \"mem\[2\]\[18\]\" at cim_bank.v(8)" {  } { { "../project/Digital-CIM/ourwork/cim_bank.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/cim_bank.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752048462819 "|top|cim_array:cim_array_u|cim_bank:cim_bank_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[2\]\[19\] cim_bank.v(8) " "Inferred latch for \"mem\[2\]\[19\]\" at cim_bank.v(8)" {  } { { "../project/Digital-CIM/ourwork/cim_bank.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/cim_bank.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752048462819 "|top|cim_array:cim_array_u|cim_bank:cim_bank_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[2\]\[20\] cim_bank.v(8) " "Inferred latch for \"mem\[2\]\[20\]\" at cim_bank.v(8)" {  } { { "../project/Digital-CIM/ourwork/cim_bank.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/cim_bank.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752048462819 "|top|cim_array:cim_array_u|cim_bank:cim_bank_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[2\]\[21\] cim_bank.v(8) " "Inferred latch for \"mem\[2\]\[21\]\" at cim_bank.v(8)" {  } { { "../project/Digital-CIM/ourwork/cim_bank.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/cim_bank.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752048462819 "|top|cim_array:cim_array_u|cim_bank:cim_bank_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[2\]\[22\] cim_bank.v(8) " "Inferred latch for \"mem\[2\]\[22\]\" at cim_bank.v(8)" {  } { { "../project/Digital-CIM/ourwork/cim_bank.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/cim_bank.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752048462819 "|top|cim_array:cim_array_u|cim_bank:cim_bank_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[2\]\[23\] cim_bank.v(8) " "Inferred latch for \"mem\[2\]\[23\]\" at cim_bank.v(8)" {  } { { "../project/Digital-CIM/ourwork/cim_bank.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/cim_bank.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752048462819 "|top|cim_array:cim_array_u|cim_bank:cim_bank_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[1\]\[0\] cim_bank.v(8) " "Inferred latch for \"mem\[1\]\[0\]\" at cim_bank.v(8)" {  } { { "../project/Digital-CIM/ourwork/cim_bank.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/cim_bank.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752048462819 "|top|cim_array:cim_array_u|cim_bank:cim_bank_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[1\]\[1\] cim_bank.v(8) " "Inferred latch for \"mem\[1\]\[1\]\" at cim_bank.v(8)" {  } { { "../project/Digital-CIM/ourwork/cim_bank.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/cim_bank.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752048462819 "|top|cim_array:cim_array_u|cim_bank:cim_bank_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[1\]\[2\] cim_bank.v(8) " "Inferred latch for \"mem\[1\]\[2\]\" at cim_bank.v(8)" {  } { { "../project/Digital-CIM/ourwork/cim_bank.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/cim_bank.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752048462819 "|top|cim_array:cim_array_u|cim_bank:cim_bank_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[1\]\[3\] cim_bank.v(8) " "Inferred latch for \"mem\[1\]\[3\]\" at cim_bank.v(8)" {  } { { "../project/Digital-CIM/ourwork/cim_bank.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/cim_bank.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752048462819 "|top|cim_array:cim_array_u|cim_bank:cim_bank_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[1\]\[4\] cim_bank.v(8) " "Inferred latch for \"mem\[1\]\[4\]\" at cim_bank.v(8)" {  } { { "../project/Digital-CIM/ourwork/cim_bank.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/cim_bank.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752048462819 "|top|cim_array:cim_array_u|cim_bank:cim_bank_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[1\]\[5\] cim_bank.v(8) " "Inferred latch for \"mem\[1\]\[5\]\" at cim_bank.v(8)" {  } { { "../project/Digital-CIM/ourwork/cim_bank.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/cim_bank.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752048462819 "|top|cim_array:cim_array_u|cim_bank:cim_bank_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[1\]\[6\] cim_bank.v(8) " "Inferred latch for \"mem\[1\]\[6\]\" at cim_bank.v(8)" {  } { { "../project/Digital-CIM/ourwork/cim_bank.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/cim_bank.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752048462819 "|top|cim_array:cim_array_u|cim_bank:cim_bank_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[1\]\[7\] cim_bank.v(8) " "Inferred latch for \"mem\[1\]\[7\]\" at cim_bank.v(8)" {  } { { "../project/Digital-CIM/ourwork/cim_bank.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/cim_bank.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752048462819 "|top|cim_array:cim_array_u|cim_bank:cim_bank_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[1\]\[8\] cim_bank.v(8) " "Inferred latch for \"mem\[1\]\[8\]\" at cim_bank.v(8)" {  } { { "../project/Digital-CIM/ourwork/cim_bank.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/cim_bank.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752048462819 "|top|cim_array:cim_array_u|cim_bank:cim_bank_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[1\]\[9\] cim_bank.v(8) " "Inferred latch for \"mem\[1\]\[9\]\" at cim_bank.v(8)" {  } { { "../project/Digital-CIM/ourwork/cim_bank.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/cim_bank.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752048462820 "|top|cim_array:cim_array_u|cim_bank:cim_bank_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[1\]\[10\] cim_bank.v(8) " "Inferred latch for \"mem\[1\]\[10\]\" at cim_bank.v(8)" {  } { { "../project/Digital-CIM/ourwork/cim_bank.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/cim_bank.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752048462820 "|top|cim_array:cim_array_u|cim_bank:cim_bank_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[1\]\[11\] cim_bank.v(8) " "Inferred latch for \"mem\[1\]\[11\]\" at cim_bank.v(8)" {  } { { "../project/Digital-CIM/ourwork/cim_bank.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/cim_bank.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752048462820 "|top|cim_array:cim_array_u|cim_bank:cim_bank_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[1\]\[12\] cim_bank.v(8) " "Inferred latch for \"mem\[1\]\[12\]\" at cim_bank.v(8)" {  } { { "../project/Digital-CIM/ourwork/cim_bank.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/cim_bank.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752048462820 "|top|cim_array:cim_array_u|cim_bank:cim_bank_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[1\]\[13\] cim_bank.v(8) " "Inferred latch for \"mem\[1\]\[13\]\" at cim_bank.v(8)" {  } { { "../project/Digital-CIM/ourwork/cim_bank.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/cim_bank.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752048462820 "|top|cim_array:cim_array_u|cim_bank:cim_bank_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[1\]\[14\] cim_bank.v(8) " "Inferred latch for \"mem\[1\]\[14\]\" at cim_bank.v(8)" {  } { { "../project/Digital-CIM/ourwork/cim_bank.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/cim_bank.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752048462820 "|top|cim_array:cim_array_u|cim_bank:cim_bank_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[1\]\[15\] cim_bank.v(8) " "Inferred latch for \"mem\[1\]\[15\]\" at cim_bank.v(8)" {  } { { "../project/Digital-CIM/ourwork/cim_bank.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/cim_bank.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752048462820 "|top|cim_array:cim_array_u|cim_bank:cim_bank_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[1\]\[16\] cim_bank.v(8) " "Inferred latch for \"mem\[1\]\[16\]\" at cim_bank.v(8)" {  } { { "../project/Digital-CIM/ourwork/cim_bank.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/cim_bank.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752048462820 "|top|cim_array:cim_array_u|cim_bank:cim_bank_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[1\]\[17\] cim_bank.v(8) " "Inferred latch for \"mem\[1\]\[17\]\" at cim_bank.v(8)" {  } { { "../project/Digital-CIM/ourwork/cim_bank.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/cim_bank.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752048462820 "|top|cim_array:cim_array_u|cim_bank:cim_bank_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[1\]\[18\] cim_bank.v(8) " "Inferred latch for \"mem\[1\]\[18\]\" at cim_bank.v(8)" {  } { { "../project/Digital-CIM/ourwork/cim_bank.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/cim_bank.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752048462820 "|top|cim_array:cim_array_u|cim_bank:cim_bank_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[1\]\[19\] cim_bank.v(8) " "Inferred latch for \"mem\[1\]\[19\]\" at cim_bank.v(8)" {  } { { "../project/Digital-CIM/ourwork/cim_bank.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/cim_bank.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752048462820 "|top|cim_array:cim_array_u|cim_bank:cim_bank_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[1\]\[20\] cim_bank.v(8) " "Inferred latch for \"mem\[1\]\[20\]\" at cim_bank.v(8)" {  } { { "../project/Digital-CIM/ourwork/cim_bank.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/cim_bank.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752048462820 "|top|cim_array:cim_array_u|cim_bank:cim_bank_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[1\]\[21\] cim_bank.v(8) " "Inferred latch for \"mem\[1\]\[21\]\" at cim_bank.v(8)" {  } { { "../project/Digital-CIM/ourwork/cim_bank.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/cim_bank.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752048462820 "|top|cim_array:cim_array_u|cim_bank:cim_bank_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[1\]\[22\] cim_bank.v(8) " "Inferred latch for \"mem\[1\]\[22\]\" at cim_bank.v(8)" {  } { { "../project/Digital-CIM/ourwork/cim_bank.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/cim_bank.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752048462820 "|top|cim_array:cim_array_u|cim_bank:cim_bank_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[1\]\[23\] cim_bank.v(8) " "Inferred latch for \"mem\[1\]\[23\]\" at cim_bank.v(8)" {  } { { "../project/Digital-CIM/ourwork/cim_bank.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/cim_bank.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752048462820 "|top|cim_array:cim_array_u|cim_bank:cim_bank_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[0\]\[0\] cim_bank.v(8) " "Inferred latch for \"mem\[0\]\[0\]\" at cim_bank.v(8)" {  } { { "../project/Digital-CIM/ourwork/cim_bank.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/cim_bank.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752048462820 "|top|cim_array:cim_array_u|cim_bank:cim_bank_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[0\]\[1\] cim_bank.v(8) " "Inferred latch for \"mem\[0\]\[1\]\" at cim_bank.v(8)" {  } { { "../project/Digital-CIM/ourwork/cim_bank.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/cim_bank.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752048462820 "|top|cim_array:cim_array_u|cim_bank:cim_bank_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[0\]\[2\] cim_bank.v(8) " "Inferred latch for \"mem\[0\]\[2\]\" at cim_bank.v(8)" {  } { { "../project/Digital-CIM/ourwork/cim_bank.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/cim_bank.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752048462821 "|top|cim_array:cim_array_u|cim_bank:cim_bank_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[0\]\[3\] cim_bank.v(8) " "Inferred latch for \"mem\[0\]\[3\]\" at cim_bank.v(8)" {  } { { "../project/Digital-CIM/ourwork/cim_bank.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/cim_bank.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752048462821 "|top|cim_array:cim_array_u|cim_bank:cim_bank_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[0\]\[4\] cim_bank.v(8) " "Inferred latch for \"mem\[0\]\[4\]\" at cim_bank.v(8)" {  } { { "../project/Digital-CIM/ourwork/cim_bank.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/cim_bank.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752048462821 "|top|cim_array:cim_array_u|cim_bank:cim_bank_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[0\]\[5\] cim_bank.v(8) " "Inferred latch for \"mem\[0\]\[5\]\" at cim_bank.v(8)" {  } { { "../project/Digital-CIM/ourwork/cim_bank.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/cim_bank.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752048462821 "|top|cim_array:cim_array_u|cim_bank:cim_bank_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[0\]\[6\] cim_bank.v(8) " "Inferred latch for \"mem\[0\]\[6\]\" at cim_bank.v(8)" {  } { { "../project/Digital-CIM/ourwork/cim_bank.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/cim_bank.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752048462821 "|top|cim_array:cim_array_u|cim_bank:cim_bank_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[0\]\[7\] cim_bank.v(8) " "Inferred latch for \"mem\[0\]\[7\]\" at cim_bank.v(8)" {  } { { "../project/Digital-CIM/ourwork/cim_bank.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/cim_bank.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752048462821 "|top|cim_array:cim_array_u|cim_bank:cim_bank_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[0\]\[8\] cim_bank.v(8) " "Inferred latch for \"mem\[0\]\[8\]\" at cim_bank.v(8)" {  } { { "../project/Digital-CIM/ourwork/cim_bank.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/cim_bank.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752048462821 "|top|cim_array:cim_array_u|cim_bank:cim_bank_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[0\]\[9\] cim_bank.v(8) " "Inferred latch for \"mem\[0\]\[9\]\" at cim_bank.v(8)" {  } { { "../project/Digital-CIM/ourwork/cim_bank.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/cim_bank.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752048462821 "|top|cim_array:cim_array_u|cim_bank:cim_bank_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[0\]\[10\] cim_bank.v(8) " "Inferred latch for \"mem\[0\]\[10\]\" at cim_bank.v(8)" {  } { { "../project/Digital-CIM/ourwork/cim_bank.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/cim_bank.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752048462821 "|top|cim_array:cim_array_u|cim_bank:cim_bank_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[0\]\[11\] cim_bank.v(8) " "Inferred latch for \"mem\[0\]\[11\]\" at cim_bank.v(8)" {  } { { "../project/Digital-CIM/ourwork/cim_bank.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/cim_bank.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752048462821 "|top|cim_array:cim_array_u|cim_bank:cim_bank_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[0\]\[12\] cim_bank.v(8) " "Inferred latch for \"mem\[0\]\[12\]\" at cim_bank.v(8)" {  } { { "../project/Digital-CIM/ourwork/cim_bank.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/cim_bank.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752048462821 "|top|cim_array:cim_array_u|cim_bank:cim_bank_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[0\]\[13\] cim_bank.v(8) " "Inferred latch for \"mem\[0\]\[13\]\" at cim_bank.v(8)" {  } { { "../project/Digital-CIM/ourwork/cim_bank.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/cim_bank.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752048462821 "|top|cim_array:cim_array_u|cim_bank:cim_bank_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[0\]\[14\] cim_bank.v(8) " "Inferred latch for \"mem\[0\]\[14\]\" at cim_bank.v(8)" {  } { { "../project/Digital-CIM/ourwork/cim_bank.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/cim_bank.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752048462821 "|top|cim_array:cim_array_u|cim_bank:cim_bank_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[0\]\[15\] cim_bank.v(8) " "Inferred latch for \"mem\[0\]\[15\]\" at cim_bank.v(8)" {  } { { "../project/Digital-CIM/ourwork/cim_bank.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/cim_bank.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752048462821 "|top|cim_array:cim_array_u|cim_bank:cim_bank_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[0\]\[16\] cim_bank.v(8) " "Inferred latch for \"mem\[0\]\[16\]\" at cim_bank.v(8)" {  } { { "../project/Digital-CIM/ourwork/cim_bank.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/cim_bank.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752048462821 "|top|cim_array:cim_array_u|cim_bank:cim_bank_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[0\]\[17\] cim_bank.v(8) " "Inferred latch for \"mem\[0\]\[17\]\" at cim_bank.v(8)" {  } { { "../project/Digital-CIM/ourwork/cim_bank.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/cim_bank.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752048462822 "|top|cim_array:cim_array_u|cim_bank:cim_bank_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[0\]\[18\] cim_bank.v(8) " "Inferred latch for \"mem\[0\]\[18\]\" at cim_bank.v(8)" {  } { { "../project/Digital-CIM/ourwork/cim_bank.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/cim_bank.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752048462822 "|top|cim_array:cim_array_u|cim_bank:cim_bank_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[0\]\[19\] cim_bank.v(8) " "Inferred latch for \"mem\[0\]\[19\]\" at cim_bank.v(8)" {  } { { "../project/Digital-CIM/ourwork/cim_bank.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/cim_bank.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752048462822 "|top|cim_array:cim_array_u|cim_bank:cim_bank_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[0\]\[20\] cim_bank.v(8) " "Inferred latch for \"mem\[0\]\[20\]\" at cim_bank.v(8)" {  } { { "../project/Digital-CIM/ourwork/cim_bank.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/cim_bank.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752048462822 "|top|cim_array:cim_array_u|cim_bank:cim_bank_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[0\]\[21\] cim_bank.v(8) " "Inferred latch for \"mem\[0\]\[21\]\" at cim_bank.v(8)" {  } { { "../project/Digital-CIM/ourwork/cim_bank.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/cim_bank.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752048462822 "|top|cim_array:cim_array_u|cim_bank:cim_bank_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[0\]\[22\] cim_bank.v(8) " "Inferred latch for \"mem\[0\]\[22\]\" at cim_bank.v(8)" {  } { { "../project/Digital-CIM/ourwork/cim_bank.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/cim_bank.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752048462822 "|top|cim_array:cim_array_u|cim_bank:cim_bank_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[0\]\[23\] cim_bank.v(8) " "Inferred latch for \"mem\[0\]\[23\]\" at cim_bank.v(8)" {  } { { "../project/Digital-CIM/ourwork/cim_bank.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/cim_bank.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752048462822 "|top|cim_array:cim_array_u|cim_bank:cim_bank_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "local_mac local_mac:lmaca " "Elaborating entity \"local_mac\" for hierarchy \"local_mac:lmaca\"" {  } { { "../project/Digital-CIM/ourwork/top.v" "lmaca" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/top.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752048462844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oai_mult local_mac:lmaca\|oai_mult:mult_array\[0\].m1 " "Elaborating entity \"oai_mult\" for hierarchy \"local_mac:lmaca\|oai_mult:mult_array\[0\].m1\"" {  } { { "../project/Digital-CIM/ourwork/local_mac.v" "mult_array\[0\].m1" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/local_mac.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752048462865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add local_mac:lmaca\|add:add_tree1\[0\].a1 " "Elaborating entity \"add\" for hierarchy \"local_mac:lmaca\|add:add_tree1\[0\].a1\"" {  } { { "../project/Digital-CIM/ourwork/local_mac.v" "add_tree1\[0\].a1" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/local_mac.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752048462881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add local_mac:lmaca\|add:add_tree2\[0\].a2 " "Elaborating entity \"add\" for hierarchy \"local_mac:lmaca\|add:add_tree2\[0\].a2\"" {  } { { "../project/Digital-CIM/ourwork/local_mac.v" "add_tree2\[0\].a2" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/local_mac.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752048462895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add local_mac:lmaca\|add:a8 " "Elaborating entity \"add\" for hierarchy \"local_mac:lmaca\|add:a8\"" {  } { { "../project/Digital-CIM/ourwork/local_mac.v" "a8" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/local_mac.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752048462908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rwldrv rwldrv:rwldrv_u " "Elaborating entity \"rwldrv\" for hierarchy \"rwldrv:rwldrv_u\"" {  } { { "../project/Digital-CIM/ourwork/top.v" "rwldrv_u" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/top.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752048462932 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "rwldrv.v(125) " "Verilog HDL Case Statement warning at rwldrv.v(125): incomplete case statement has no default case item" {  } { { "../project/Digital-CIM/ourwork/rwldrv.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/rwldrv.v" 125 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1752048462935 "|top|rwldrv:rwldrv_u"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "rwldrv.v(216) " "Verilog HDL Case Statement warning at rwldrv.v(216): case item expression never matches the case expression" {  } { { "../project/Digital-CIM/ourwork/rwldrv.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/rwldrv.v" 216 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1752048462936 "|top|rwldrv:rwldrv_u"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "rwldrv.v(219) " "Verilog HDL Case Statement warning at rwldrv.v(219): case item expression never matches the case expression" {  } { { "../project/Digital-CIM/ourwork/rwldrv.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/rwldrv.v" 219 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1752048462937 "|top|rwldrv:rwldrv_u"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "rwldrv.v(222) " "Verilog HDL Case Statement warning at rwldrv.v(222): case item expression never matches the case expression" {  } { { "../project/Digital-CIM/ourwork/rwldrv.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/rwldrv.v" 222 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1752048462937 "|top|rwldrv:rwldrv_u"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "rwldrv.v(225) " "Verilog HDL Case Statement warning at rwldrv.v(225): case item expression never matches the case expression" {  } { { "../project/Digital-CIM/ourwork/rwldrv.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/rwldrv.v" 225 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1752048462937 "|top|rwldrv:rwldrv_u"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "rwldrv.v(228) " "Verilog HDL Case Statement warning at rwldrv.v(228): case item expression never matches the case expression" {  } { { "../project/Digital-CIM/ourwork/rwldrv.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/rwldrv.v" 228 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1752048462937 "|top|rwldrv:rwldrv_u"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "rwldrv.v(231) " "Verilog HDL Case Statement warning at rwldrv.v(231): case item expression never matches the case expression" {  } { { "../project/Digital-CIM/ourwork/rwldrv.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/rwldrv.v" 231 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1752048462937 "|top|rwldrv:rwldrv_u"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "rwldrv.v(234) " "Verilog HDL Case Statement warning at rwldrv.v(234): case item expression never matches the case expression" {  } { { "../project/Digital-CIM/ourwork/rwldrv.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/rwldrv.v" 234 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1752048462937 "|top|rwldrv:rwldrv_u"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "rwldrv.v(237) " "Verilog HDL Case Statement warning at rwldrv.v(237): case item expression never matches the case expression" {  } { { "../project/Digital-CIM/ourwork/rwldrv.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/rwldrv.v" 237 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1752048462937 "|top|rwldrv:rwldrv_u"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "rwldrv.v(240) " "Verilog HDL Case Statement warning at rwldrv.v(240): case item expression never matches the case expression" {  } { { "../project/Digital-CIM/ourwork/rwldrv.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/rwldrv.v" 240 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1752048462938 "|top|rwldrv:rwldrv_u"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "rwldrv.v(243) " "Verilog HDL Case Statement warning at rwldrv.v(243): case item expression never matches the case expression" {  } { { "../project/Digital-CIM/ourwork/rwldrv.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/rwldrv.v" 243 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1752048462938 "|top|rwldrv:rwldrv_u"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "rwldrv.v(246) " "Verilog HDL Case Statement warning at rwldrv.v(246): case item expression never matches the case expression" {  } { { "../project/Digital-CIM/ourwork/rwldrv.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/rwldrv.v" 246 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1752048462938 "|top|rwldrv:rwldrv_u"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "rwldrv.v(249) " "Verilog HDL Case Statement warning at rwldrv.v(249): case item expression never matches the case expression" {  } { { "../project/Digital-CIM/ourwork/rwldrv.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/rwldrv.v" 249 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1752048462938 "|top|rwldrv:rwldrv_u"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "rwldrv.v(252) " "Verilog HDL Case Statement warning at rwldrv.v(252): case item expression never matches the case expression" {  } { { "../project/Digital-CIM/ourwork/rwldrv.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/rwldrv.v" 252 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1752048462938 "|top|rwldrv:rwldrv_u"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "rwldrv.v(255) " "Verilog HDL Case Statement warning at rwldrv.v(255): case item expression never matches the case expression" {  } { { "../project/Digital-CIM/ourwork/rwldrv.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/rwldrv.v" 255 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1752048462938 "|top|rwldrv:rwldrv_u"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "rwldrv.v(258) " "Verilog HDL Case Statement warning at rwldrv.v(258): case item expression never matches the case expression" {  } { { "../project/Digital-CIM/ourwork/rwldrv.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/rwldrv.v" 258 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1752048462938 "|top|rwldrv:rwldrv_u"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "rwldrv.v(261) " "Verilog HDL Case Statement warning at rwldrv.v(261): case item expression never matches the case expression" {  } { { "../project/Digital-CIM/ourwork/rwldrv.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/rwldrv.v" 261 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1752048462938 "|top|rwldrv:rwldrv_u"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "rwldrv.v(264) " "Verilog HDL Case Statement warning at rwldrv.v(264): case item expression never matches the case expression" {  } { { "../project/Digital-CIM/ourwork/rwldrv.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/rwldrv.v" 264 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1752048462938 "|top|rwldrv:rwldrv_u"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "rwldrv.v(267) " "Verilog HDL Case Statement warning at rwldrv.v(267): case item expression never matches the case expression" {  } { { "../project/Digital-CIM/ourwork/rwldrv.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/rwldrv.v" 267 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1752048462938 "|top|rwldrv:rwldrv_u"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "rwldrv.v(270) " "Verilog HDL Case Statement warning at rwldrv.v(270): case item expression never matches the case expression" {  } { { "../project/Digital-CIM/ourwork/rwldrv.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/rwldrv.v" 270 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1752048462938 "|top|rwldrv:rwldrv_u"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "rwldrv.v(273) " "Verilog HDL Case Statement warning at rwldrv.v(273): case item expression never matches the case expression" {  } { { "../project/Digital-CIM/ourwork/rwldrv.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/rwldrv.v" 273 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1752048462938 "|top|rwldrv:rwldrv_u"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rwlb_row0 rwldrv.v(121) " "Verilog HDL Always Construct warning at rwldrv.v(121): inferring latch(es) for variable \"rwlb_row0\", which holds its previous value in one or more paths through the always construct" {  } { { "../project/Digital-CIM/ourwork/rwldrv.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/rwldrv.v" 121 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1752048462939 "|top|rwldrv:rwldrv_u"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rwlb_row1 rwldrv.v(121) " "Verilog HDL Always Construct warning at rwldrv.v(121): inferring latch(es) for variable \"rwlb_row1\", which holds its previous value in one or more paths through the always construct" {  } { { "../project/Digital-CIM/ourwork/rwldrv.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/rwldrv.v" 121 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1752048462939 "|top|rwldrv:rwldrv_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rwlb_row1\[0\] rwldrv.v(121) " "Inferred latch for \"rwlb_row1\[0\]\" at rwldrv.v(121)" {  } { { "../project/Digital-CIM/ourwork/rwldrv.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/rwldrv.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752048462940 "|top|rwldrv:rwldrv_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rwlb_row1\[1\] rwldrv.v(121) " "Inferred latch for \"rwlb_row1\[1\]\" at rwldrv.v(121)" {  } { { "../project/Digital-CIM/ourwork/rwldrv.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/rwldrv.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752048462940 "|top|rwldrv:rwldrv_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rwlb_row1\[2\] rwldrv.v(121) " "Inferred latch for \"rwlb_row1\[2\]\" at rwldrv.v(121)" {  } { { "../project/Digital-CIM/ourwork/rwldrv.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/rwldrv.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752048462940 "|top|rwldrv:rwldrv_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rwlb_row1\[3\] rwldrv.v(121) " "Inferred latch for \"rwlb_row1\[3\]\" at rwldrv.v(121)" {  } { { "../project/Digital-CIM/ourwork/rwldrv.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/rwldrv.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752048462941 "|top|rwldrv:rwldrv_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rwlb_row1\[4\] rwldrv.v(121) " "Inferred latch for \"rwlb_row1\[4\]\" at rwldrv.v(121)" {  } { { "../project/Digital-CIM/ourwork/rwldrv.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/rwldrv.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752048462941 "|top|rwldrv:rwldrv_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rwlb_row1\[5\] rwldrv.v(121) " "Inferred latch for \"rwlb_row1\[5\]\" at rwldrv.v(121)" {  } { { "../project/Digital-CIM/ourwork/rwldrv.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/rwldrv.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752048462941 "|top|rwldrv:rwldrv_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rwlb_row1\[6\] rwldrv.v(121) " "Inferred latch for \"rwlb_row1\[6\]\" at rwldrv.v(121)" {  } { { "../project/Digital-CIM/ourwork/rwldrv.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/rwldrv.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752048462941 "|top|rwldrv:rwldrv_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rwlb_row1\[7\] rwldrv.v(121) " "Inferred latch for \"rwlb_row1\[7\]\" at rwldrv.v(121)" {  } { { "../project/Digital-CIM/ourwork/rwldrv.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/rwldrv.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752048462941 "|top|rwldrv:rwldrv_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rwlb_row0\[0\] rwldrv.v(121) " "Inferred latch for \"rwlb_row0\[0\]\" at rwldrv.v(121)" {  } { { "../project/Digital-CIM/ourwork/rwldrv.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/rwldrv.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752048462941 "|top|rwldrv:rwldrv_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rwlb_row0\[1\] rwldrv.v(121) " "Inferred latch for \"rwlb_row0\[1\]\" at rwldrv.v(121)" {  } { { "../project/Digital-CIM/ourwork/rwldrv.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/rwldrv.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752048462941 "|top|rwldrv:rwldrv_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rwlb_row0\[2\] rwldrv.v(121) " "Inferred latch for \"rwlb_row0\[2\]\" at rwldrv.v(121)" {  } { { "../project/Digital-CIM/ourwork/rwldrv.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/rwldrv.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752048462942 "|top|rwldrv:rwldrv_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rwlb_row0\[3\] rwldrv.v(121) " "Inferred latch for \"rwlb_row0\[3\]\" at rwldrv.v(121)" {  } { { "../project/Digital-CIM/ourwork/rwldrv.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/rwldrv.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752048462942 "|top|rwldrv:rwldrv_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rwlb_row0\[4\] rwldrv.v(121) " "Inferred latch for \"rwlb_row0\[4\]\" at rwldrv.v(121)" {  } { { "../project/Digital-CIM/ourwork/rwldrv.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/rwldrv.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752048462942 "|top|rwldrv:rwldrv_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rwlb_row0\[5\] rwldrv.v(121) " "Inferred latch for \"rwlb_row0\[5\]\" at rwldrv.v(121)" {  } { { "../project/Digital-CIM/ourwork/rwldrv.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/rwldrv.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752048462942 "|top|rwldrv:rwldrv_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rwlb_row0\[6\] rwldrv.v(121) " "Inferred latch for \"rwlb_row0\[6\]\" at rwldrv.v(121)" {  } { { "../project/Digital-CIM/ourwork/rwldrv.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/rwldrv.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752048462942 "|top|rwldrv:rwldrv_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rwlb_row0\[7\] rwldrv.v(121) " "Inferred latch for \"rwlb_row0\[7\]\" at rwldrv.v(121)" {  } { { "../project/Digital-CIM/ourwork/rwldrv.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/rwldrv.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752048462942 "|top|rwldrv:rwldrv_u"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gctrl gctrl:gctrl_u " "Elaborating entity \"gctrl\" for hierarchy \"gctrl:gctrl_u\"" {  } { { "../project/Digital-CIM/ourwork/top.v" "gctrl_u" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/top.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752048462955 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 gctrl.v(15) " "Verilog HDL assignment warning at gctrl.v(15): truncated value with size 32 to match size of target (6)" {  } { { "../project/Digital-CIM/ourwork/gctrl.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/gctrl.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752048462956 "|top|gctrl:gctrl_u"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1752048464104 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rwldrv:rwldrv_u\|rwlb_row1\[7\] " "Latch rwldrv:rwldrv_u\|rwlb_row1\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cima " "Ports D and ENA on the latch are fed by the same signal cima" {  } { { "../project/Digital-CIM/ourwork/top.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/top.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1752048464130 ""}  } { { "../project/Digital-CIM/ourwork/rwldrv.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/rwldrv.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1752048464130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rwldrv:rwldrv_u\|rwlb_row1\[6\] " "Latch rwldrv:rwldrv_u\|rwlb_row1\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cima " "Ports D and ENA on the latch are fed by the same signal cima" {  } { { "../project/Digital-CIM/ourwork/top.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/top.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1752048464130 ""}  } { { "../project/Digital-CIM/ourwork/rwldrv.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/rwldrv.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1752048464130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rwldrv:rwldrv_u\|rwlb_row1\[5\] " "Latch rwldrv:rwldrv_u\|rwlb_row1\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cima " "Ports D and ENA on the latch are fed by the same signal cima" {  } { { "../project/Digital-CIM/ourwork/top.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/top.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1752048464130 ""}  } { { "../project/Digital-CIM/ourwork/rwldrv.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/rwldrv.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1752048464130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rwldrv:rwldrv_u\|rwlb_row1\[4\] " "Latch rwldrv:rwldrv_u\|rwlb_row1\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cima " "Ports D and ENA on the latch are fed by the same signal cima" {  } { { "../project/Digital-CIM/ourwork/top.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/top.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1752048464130 ""}  } { { "../project/Digital-CIM/ourwork/rwldrv.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/rwldrv.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1752048464130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rwldrv:rwldrv_u\|rwlb_row1\[3\] " "Latch rwldrv:rwldrv_u\|rwlb_row1\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cima " "Ports D and ENA on the latch are fed by the same signal cima" {  } { { "../project/Digital-CIM/ourwork/top.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/top.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1752048464130 ""}  } { { "../project/Digital-CIM/ourwork/rwldrv.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/rwldrv.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1752048464130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rwldrv:rwldrv_u\|rwlb_row1\[2\] " "Latch rwldrv:rwldrv_u\|rwlb_row1\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cima " "Ports D and ENA on the latch are fed by the same signal cima" {  } { { "../project/Digital-CIM/ourwork/top.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/top.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1752048464130 ""}  } { { "../project/Digital-CIM/ourwork/rwldrv.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/rwldrv.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1752048464130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rwldrv:rwldrv_u\|rwlb_row1\[1\] " "Latch rwldrv:rwldrv_u\|rwlb_row1\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cima " "Ports D and ENA on the latch are fed by the same signal cima" {  } { { "../project/Digital-CIM/ourwork/top.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/top.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1752048464131 ""}  } { { "../project/Digital-CIM/ourwork/rwldrv.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/rwldrv.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1752048464131 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rwldrv:rwldrv_u\|rwlb_row1\[0\] " "Latch rwldrv:rwldrv_u\|rwlb_row1\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cima " "Ports D and ENA on the latch are fed by the same signal cima" {  } { { "../project/Digital-CIM/ourwork/top.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/top.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1752048464131 ""}  } { { "../project/Digital-CIM/ourwork/rwldrv.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/rwldrv.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1752048464131 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../project/Digital-CIM/ourwork/gctrl.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/gctrl.v" 6 -1 0 } } { "../project/Digital-CIM/ourwork/cim_array_ctrl.v" "" { Text "C:/Users/19519/Desktop/CIM/project/Digital-CIM/ourwork/cim_array_ctrl.v" 19 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1752048464142 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1752048464142 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1752048465127 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1752048471043 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752048471043 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1884 " "Implemented 1884 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "134 " "Implemented 134 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1752048471600 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1752048471600 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1698 " "Implemented 1698 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1752048471600 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1752048471600 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 42 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 42 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4888 " "Peak virtual memory: 4888 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1752048471650 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul  9 16:07:51 2025 " "Processing ended: Wed Jul  9 16:07:51 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1752048471650 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1752048471650 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1752048471650 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1752048471650 ""}
