// Seed: 1013091103
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26
);
  input wire id_26;
  output wire id_25;
  output wire id_24;
  inout wire id_23;
  output wire id_22;
  input wire id_21;
  input wire id_20;
  inout wire id_19;
  inout wire id_18;
  inout wire id_17;
  inout wire id_16;
  inout wire id_15;
  input wire id_14;
  inout wire id_13;
  inout wire id_12;
  output wire id_11;
  output wire id_10;
  input wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_27;
  wire [1 : (  1 'h0 )] id_28;
endmodule
module module_1 #(
    parameter id_1 = 32'd36
) (
    _id_1,
    id_2,
    id_3
);
  inout uwire id_3;
  output wire id_2;
  inout wire _id_1;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_2,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_2,
      id_3,
      id_2,
      id_2,
      id_3
  );
  assign id_3 = 1;
  logic id_4;
  ;
  buf primCall (id_2, id_3);
  uwire [id_1 : 1] id_5 = id_5 & id_1 - 1;
  struct packed {
    logic [-1 : -1] id_6;
    logic [1 : ""]  id_7;
  } id_8;
  assign id_4 = 1 - -1'h0;
endmodule
