<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN" "http://www.w3.org/TR/html4/loose.dtd">
<html lang="en">
<head>
<title>Source code</title>
<link rel="stylesheet" type="text/css" href="../../../../../../../stylesheet.css" title="Style">
</head>
<body>
<div class="sourceContainer">
<pre><span class="sourceLineNo">001</span>/*<a name="line.1"></a>
<span class="sourceLineNo">002</span> *  This file is part of the Jikes RVM project (http://jikesrvm.org).<a name="line.2"></a>
<span class="sourceLineNo">003</span> *<a name="line.3"></a>
<span class="sourceLineNo">004</span> *  This file is licensed to You under the Eclipse Public License (EPL);<a name="line.4"></a>
<span class="sourceLineNo">005</span> *  You may not use this file except in compliance with the License. You<a name="line.5"></a>
<span class="sourceLineNo">006</span> *  may obtain a copy of the License at<a name="line.6"></a>
<span class="sourceLineNo">007</span> *<a name="line.7"></a>
<span class="sourceLineNo">008</span> *      http://www.opensource.org/licenses/eclipse-1.0.php<a name="line.8"></a>
<span class="sourceLineNo">009</span> *<a name="line.9"></a>
<span class="sourceLineNo">010</span> *  See the COPYRIGHT.txt file distributed with this work for information<a name="line.10"></a>
<span class="sourceLineNo">011</span> *  regarding copyright ownership.<a name="line.11"></a>
<span class="sourceLineNo">012</span> */<a name="line.12"></a>
<span class="sourceLineNo">013</span>package org.jikesrvm.compilers.opt.mir2mc.ia32;<a name="line.13"></a>
<span class="sourceLineNo">014</span><a name="line.14"></a>
<span class="sourceLineNo">015</span>import java.util.ArrayList;<a name="line.15"></a>
<span class="sourceLineNo">016</span>import java.util.Enumeration;<a name="line.16"></a>
<span class="sourceLineNo">017</span><a name="line.17"></a>
<span class="sourceLineNo">018</span>import static org.jikesrvm.ia32.ArchConstants.SSE2_FULL;<a name="line.18"></a>
<span class="sourceLineNo">019</span>import org.jikesrvm.ArchitectureSpecificOpt.AssemblerOpt;<a name="line.19"></a>
<span class="sourceLineNo">020</span>import org.jikesrvm.ArchitectureSpecific.Assembler;<a name="line.20"></a>
<span class="sourceLineNo">021</span>import org.jikesrvm.VM;<a name="line.21"></a>
<span class="sourceLineNo">022</span>import org.jikesrvm.Constants;<a name="line.22"></a>
<span class="sourceLineNo">023</span>import org.jikesrvm.compilers.common.assembler.ForwardReference;<a name="line.23"></a>
<span class="sourceLineNo">024</span>import org.jikesrvm.compilers.opt.OptimizingCompilerException;<a name="line.24"></a>
<span class="sourceLineNo">025</span>import org.jikesrvm.compilers.opt.ir.MIR_BinaryAcc;<a name="line.25"></a>
<span class="sourceLineNo">026</span>import org.jikesrvm.compilers.opt.ir.MIR_Branch;<a name="line.26"></a>
<span class="sourceLineNo">027</span>import org.jikesrvm.compilers.opt.ir.MIR_Call;<a name="line.27"></a>
<span class="sourceLineNo">028</span>import org.jikesrvm.compilers.opt.ir.MIR_Compare;<a name="line.28"></a>
<span class="sourceLineNo">029</span>import org.jikesrvm.compilers.opt.ir.MIR_CondBranch;<a name="line.29"></a>
<span class="sourceLineNo">030</span>import org.jikesrvm.compilers.opt.ir.MIR_Lea;<a name="line.30"></a>
<span class="sourceLineNo">031</span>import org.jikesrvm.compilers.opt.ir.MIR_LowTableSwitch;<a name="line.31"></a>
<span class="sourceLineNo">032</span>import org.jikesrvm.compilers.opt.ir.MIR_Move;<a name="line.32"></a>
<span class="sourceLineNo">033</span>import org.jikesrvm.compilers.opt.ir.MIR_Test;<a name="line.33"></a>
<span class="sourceLineNo">034</span>import org.jikesrvm.compilers.opt.ir.MIR_Unary;<a name="line.34"></a>
<span class="sourceLineNo">035</span>import org.jikesrvm.compilers.opt.ir.MIR_UnaryNoRes;<a name="line.35"></a>
<span class="sourceLineNo">036</span>import org.jikesrvm.compilers.opt.ir.IR;<a name="line.36"></a>
<span class="sourceLineNo">037</span>import org.jikesrvm.compilers.opt.ir.Instruction;<a name="line.37"></a>
<span class="sourceLineNo">038</span>import org.jikesrvm.compilers.opt.ir.Operator;<a name="line.38"></a>
<span class="sourceLineNo">039</span>import org.jikesrvm.compilers.opt.ir.Operators;<a name="line.39"></a>
<span class="sourceLineNo">040</span>import org.jikesrvm.compilers.opt.ir.Register;<a name="line.40"></a>
<span class="sourceLineNo">041</span>import org.jikesrvm.compilers.opt.ir.ia32.PhysicalRegisterSet;<a name="line.41"></a>
<span class="sourceLineNo">042</span>import org.jikesrvm.compilers.opt.ir.operand.BranchOperand;<a name="line.42"></a>
<span class="sourceLineNo">043</span>import org.jikesrvm.compilers.opt.ir.operand.IntConstantOperand;<a name="line.43"></a>
<span class="sourceLineNo">044</span>import org.jikesrvm.compilers.opt.ir.operand.MemoryOperand;<a name="line.44"></a>
<span class="sourceLineNo">045</span>import org.jikesrvm.compilers.opt.ir.operand.Operand;<a name="line.45"></a>
<span class="sourceLineNo">046</span>import org.jikesrvm.compilers.opt.ir.operand.RegisterOperand;<a name="line.46"></a>
<span class="sourceLineNo">047</span>import org.jikesrvm.compilers.opt.ir.operand.TrapCodeOperand;<a name="line.47"></a>
<span class="sourceLineNo">048</span>import org.jikesrvm.compilers.opt.ir.operand.ia32.IA32ConditionOperand;<a name="line.48"></a>
<span class="sourceLineNo">049</span>import org.jikesrvm.compilers.opt.regalloc.ia32.PhysicalRegisterConstants;<a name="line.49"></a>
<span class="sourceLineNo">050</span>import org.jikesrvm.ia32.TrapConstants;<a name="line.50"></a>
<span class="sourceLineNo">051</span>import org.vmmagic.pragma.NoInline;<a name="line.51"></a>
<span class="sourceLineNo">052</span>import org.vmmagic.unboxed.Offset;<a name="line.52"></a>
<span class="sourceLineNo">053</span><a name="line.53"></a>
<span class="sourceLineNo">054</span>/**<a name="line.54"></a>
<span class="sourceLineNo">055</span> *  This class provides support functionality used by the generated<a name="line.55"></a>
<span class="sourceLineNo">056</span> * Assembler; it handles basic impedance-matching functionality<a name="line.56"></a>
<span class="sourceLineNo">057</span> * such as determining which addressing mode is suitable for a given<a name="line.57"></a>
<span class="sourceLineNo">058</span> * IA32MemoryOperand.  This class also provides some boilerplate<a name="line.58"></a>
<span class="sourceLineNo">059</span> * methods that do not depend on how instructions should actually be<a name="line.59"></a>
<span class="sourceLineNo">060</span> * assembled, like the top-level generateCode driver.  This class is<a name="line.60"></a>
<span class="sourceLineNo">061</span> * not meant to be used in isolation, but rather to provide support<a name="line.61"></a>
<span class="sourceLineNo">062</span> * from the Assembler.<a name="line.62"></a>
<span class="sourceLineNo">063</span> */<a name="line.63"></a>
<span class="sourceLineNo">064</span>abstract class AssemblerBase extends Assembler<a name="line.64"></a>
<span class="sourceLineNo">065</span>    implements Operators, Constants, PhysicalRegisterConstants {<a name="line.65"></a>
<span class="sourceLineNo">066</span><a name="line.66"></a>
<span class="sourceLineNo">067</span>  private static final boolean DEBUG_ESTIMATE = false;<a name="line.67"></a>
<span class="sourceLineNo">068</span><a name="line.68"></a>
<span class="sourceLineNo">069</span>  /**<a name="line.69"></a>
<span class="sourceLineNo">070</span>   * Hold EBP register object for use in estimating size of memory operands.<a name="line.70"></a>
<span class="sourceLineNo">071</span>   */<a name="line.71"></a>
<span class="sourceLineNo">072</span>  private final Register EBP;<a name="line.72"></a>
<span class="sourceLineNo">073</span><a name="line.73"></a>
<span class="sourceLineNo">074</span>  /**<a name="line.74"></a>
<span class="sourceLineNo">075</span>   * Hold EBP register object for use in estimating size of memory operands.<a name="line.75"></a>
<span class="sourceLineNo">076</span>   */<a name="line.76"></a>
<span class="sourceLineNo">077</span>  private final Register ESP;<a name="line.77"></a>
<span class="sourceLineNo">078</span><a name="line.78"></a>
<span class="sourceLineNo">079</span>  /**<a name="line.79"></a>
<span class="sourceLineNo">080</span>   * Operators with byte arguments<a name="line.80"></a>
<span class="sourceLineNo">081</span>   */<a name="line.81"></a>
<span class="sourceLineNo">082</span>  private static final Operator[] byteSizeOperators;<a name="line.82"></a>
<span class="sourceLineNo">083</span><a name="line.83"></a>
<span class="sourceLineNo">084</span>  /**<a name="line.84"></a>
<span class="sourceLineNo">085</span>   * Operators with word arguments<a name="line.85"></a>
<span class="sourceLineNo">086</span>   */<a name="line.86"></a>
<span class="sourceLineNo">087</span>  private static final Operator[] wordSizeOperators;<a name="line.87"></a>
<span class="sourceLineNo">088</span><a name="line.88"></a>
<span class="sourceLineNo">089</span>  /**<a name="line.89"></a>
<span class="sourceLineNo">090</span>   * Operators with quad arguments<a name="line.90"></a>
<span class="sourceLineNo">091</span>   */<a name="line.91"></a>
<span class="sourceLineNo">092</span>  private static final Operator[] quadSizeOperators;<a name="line.92"></a>
<span class="sourceLineNo">093</span><a name="line.93"></a>
<span class="sourceLineNo">094</span>  static {<a name="line.94"></a>
<span class="sourceLineNo">095</span>    ArrayList&lt;Operator&gt; temp = new ArrayList&lt;Operator&gt;();<a name="line.95"></a>
<span class="sourceLineNo">096</span>    for (Operator opr : Operator.OperatorArray) {<a name="line.96"></a>
<span class="sourceLineNo">097</span>      if (opr != null &amp;&amp; opr.toString().indexOf("__b") != -1) {<a name="line.97"></a>
<span class="sourceLineNo">098</span>        temp.add(opr);<a name="line.98"></a>
<span class="sourceLineNo">099</span>      }<a name="line.99"></a>
<span class="sourceLineNo">100</span>    }<a name="line.100"></a>
<span class="sourceLineNo">101</span>    byteSizeOperators = temp.toArray(new Operator[temp.size()]);<a name="line.101"></a>
<span class="sourceLineNo">102</span>    temp.clear();<a name="line.102"></a>
<span class="sourceLineNo">103</span>    for (Operator opr : Operator.OperatorArray) {<a name="line.103"></a>
<span class="sourceLineNo">104</span>      if (opr != null &amp;&amp; opr.toString().indexOf("__w") != -1) {<a name="line.104"></a>
<span class="sourceLineNo">105</span>        temp.add(opr);<a name="line.105"></a>
<span class="sourceLineNo">106</span>      }<a name="line.106"></a>
<span class="sourceLineNo">107</span>    }<a name="line.107"></a>
<span class="sourceLineNo">108</span>    wordSizeOperators = temp.toArray(new Operator[temp.size()]);<a name="line.108"></a>
<span class="sourceLineNo">109</span>    for (Operator opr : Operator.OperatorArray) {<a name="line.109"></a>
<span class="sourceLineNo">110</span>      if (opr != null &amp;&amp; opr.toString().indexOf("__q") != -1) {<a name="line.110"></a>
<span class="sourceLineNo">111</span>        temp.add(opr);<a name="line.111"></a>
<span class="sourceLineNo">112</span>      }<a name="line.112"></a>
<span class="sourceLineNo">113</span>    }<a name="line.113"></a>
<span class="sourceLineNo">114</span>    quadSizeOperators = temp.toArray(new Operator[temp.size()]);<a name="line.114"></a>
<span class="sourceLineNo">115</span>  }<a name="line.115"></a>
<span class="sourceLineNo">116</span><a name="line.116"></a>
<span class="sourceLineNo">117</span>  /**<a name="line.117"></a>
<span class="sourceLineNo">118</span>   * Construct Assembler object<a name="line.118"></a>
<span class="sourceLineNo">119</span>   * @see Assembler<a name="line.119"></a>
<span class="sourceLineNo">120</span>   */<a name="line.120"></a>
<span class="sourceLineNo">121</span>  AssemblerBase(int bytecodeSize, boolean shouldPrint, IR ir) {<a name="line.121"></a>
<span class="sourceLineNo">122</span>    super(bytecodeSize, shouldPrint);<a name="line.122"></a>
<span class="sourceLineNo">123</span>    EBP = ir.regpool.getPhysicalRegisterSet().getEBP();<a name="line.123"></a>
<span class="sourceLineNo">124</span>    ESP = ir.regpool.getPhysicalRegisterSet().getESP();<a name="line.124"></a>
<span class="sourceLineNo">125</span>  }<a name="line.125"></a>
<span class="sourceLineNo">126</span><a name="line.126"></a>
<span class="sourceLineNo">127</span>  /**<a name="line.127"></a>
<span class="sourceLineNo">128</span>   * Should code created by this assembler instance be allocated in the<a name="line.128"></a>
<span class="sourceLineNo">129</span>   * hot code code space? The default answer for opt compiled code is yes<a name="line.129"></a>
<span class="sourceLineNo">130</span>   * (otherwise why are we opt compiling it?).<a name="line.130"></a>
<span class="sourceLineNo">131</span>   */<a name="line.131"></a>
<span class="sourceLineNo">132</span>  @Override<a name="line.132"></a>
<span class="sourceLineNo">133</span>  protected boolean isHotCode() { return true; }<a name="line.133"></a>
<span class="sourceLineNo">134</span><a name="line.134"></a>
<span class="sourceLineNo">135</span>  /**<a name="line.135"></a>
<span class="sourceLineNo">136</span>   *  Is the given operand an immediate?  In the IA32 assembly, one<a name="line.136"></a>
<span class="sourceLineNo">137</span>   * cannot specify floating-point constants, so the possible<a name="line.137"></a>
<span class="sourceLineNo">138</span>   * immediates we may see are IntegerConstants and<a name="line.138"></a>
<span class="sourceLineNo">139</span>   * TrapConstants (a trap constant really is an integer), and<a name="line.139"></a>
<span class="sourceLineNo">140</span>   * jump targets for which the exact offset is known.<a name="line.140"></a>
<span class="sourceLineNo">141</span>   *<a name="line.141"></a>
<span class="sourceLineNo">142</span>   * @see #getImm<a name="line.142"></a>
<span class="sourceLineNo">143</span>   *<a name="line.143"></a>
<span class="sourceLineNo">144</span>   * @param op the operand being queried<a name="line.144"></a>
<span class="sourceLineNo">145</span>   * @return true if op represents an immediate<a name="line.145"></a>
<span class="sourceLineNo">146</span>   */<a name="line.146"></a>
<span class="sourceLineNo">147</span>  boolean isImm(Operand op) {<a name="line.147"></a>
<span class="sourceLineNo">148</span>    return (op instanceof IntConstantOperand) ||<a name="line.148"></a>
<span class="sourceLineNo">149</span>           (op instanceof TrapCodeOperand) ||<a name="line.149"></a>
<span class="sourceLineNo">150</span>           (op instanceof BranchOperand &amp;&amp; op.asBranch().target.getmcOffset() &gt;= 0);<a name="line.150"></a>
<span class="sourceLineNo">151</span>  }<a name="line.151"></a>
<span class="sourceLineNo">152</span><a name="line.152"></a>
<span class="sourceLineNo">153</span>  /**<a name="line.153"></a>
<span class="sourceLineNo">154</span>   *  Return the IA32 ISA encoding of the immediate value<a name="line.154"></a>
<span class="sourceLineNo">155</span>   * represented by the the given operand.  This method assumes the<a name="line.155"></a>
<span class="sourceLineNo">156</span>   * operand is an immediate and will likely throw a<a name="line.156"></a>
<span class="sourceLineNo">157</span>   * ClassCastException if this not the case.  It treats<a name="line.157"></a>
<span class="sourceLineNo">158</span>   * BranchOperands somewhat differently than isImm does: in<a name="line.158"></a>
<span class="sourceLineNo">159</span>   * case a branch target is not resolved, it simply returns a wrong<a name="line.159"></a>
<span class="sourceLineNo">160</span>   * answer and trusts the caller to ignore it. This behavior<a name="line.160"></a>
<span class="sourceLineNo">161</span>   * simplifies life when generating code for ImmOrLabel operands.<a name="line.161"></a>
<span class="sourceLineNo">162</span>   *<a name="line.162"></a>
<span class="sourceLineNo">163</span>   * @see #isImm<a name="line.163"></a>
<span class="sourceLineNo">164</span>   *<a name="line.164"></a>
<span class="sourceLineNo">165</span>   * @param op the operand being queried<a name="line.165"></a>
<span class="sourceLineNo">166</span>   * @return the immediate value represented by the operand<a name="line.166"></a>
<span class="sourceLineNo">167</span>   */<a name="line.167"></a>
<span class="sourceLineNo">168</span>  int getImm(Operand op) {<a name="line.168"></a>
<span class="sourceLineNo">169</span>    if (op.isIntConstant()) {<a name="line.169"></a>
<span class="sourceLineNo">170</span>      return op.asIntConstant().value;<a name="line.170"></a>
<span class="sourceLineNo">171</span>    } else if (op.isBranch()) {<a name="line.171"></a>
<span class="sourceLineNo">172</span>      // used by ImmOrLabel stuff<a name="line.172"></a>
<span class="sourceLineNo">173</span>      return op.asBranch().target.getmcOffset();<a name="line.173"></a>
<span class="sourceLineNo">174</span>    } else {<a name="line.174"></a>
<span class="sourceLineNo">175</span>      return ((TrapCodeOperand) op).getTrapCode() + TrapConstants.RVM_TRAP_BASE;<a name="line.175"></a>
<span class="sourceLineNo">176</span>    }<a name="line.176"></a>
<span class="sourceLineNo">177</span>  }<a name="line.177"></a>
<span class="sourceLineNo">178</span><a name="line.178"></a>
<span class="sourceLineNo">179</span>  /**<a name="line.179"></a>
<span class="sourceLineNo">180</span>   *  Is the given operand a register operand?<a name="line.180"></a>
<span class="sourceLineNo">181</span>   *<a name="line.181"></a>
<span class="sourceLineNo">182</span>   * @see #getReg<a name="line.182"></a>
<span class="sourceLineNo">183</span>   *<a name="line.183"></a>
<span class="sourceLineNo">184</span>   * @param op the operand being queried<a name="line.184"></a>
<span class="sourceLineNo">185</span>   * @return true if op is an RegisterOperand<a name="line.185"></a>
<span class="sourceLineNo">186</span>   */<a name="line.186"></a>
<span class="sourceLineNo">187</span>  boolean isReg(Operand op) {<a name="line.187"></a>
<span class="sourceLineNo">188</span>    return op.isRegister();<a name="line.188"></a>
<span class="sourceLineNo">189</span>  }<a name="line.189"></a>
<span class="sourceLineNo">190</span><a name="line.190"></a>
<span class="sourceLineNo">191</span>  boolean isGPR_Reg(Operand op) {<a name="line.191"></a>
<span class="sourceLineNo">192</span>    return isReg(op);<a name="line.192"></a>
<span class="sourceLineNo">193</span>  }<a name="line.193"></a>
<span class="sourceLineNo">194</span><a name="line.194"></a>
<span class="sourceLineNo">195</span>  boolean isFPR_Reg(Operand op) {<a name="line.195"></a>
<span class="sourceLineNo">196</span>    return isReg(op);<a name="line.196"></a>
<span class="sourceLineNo">197</span>  }<a name="line.197"></a>
<span class="sourceLineNo">198</span><a name="line.198"></a>
<span class="sourceLineNo">199</span>  boolean isMM_Reg(Operand op) {<a name="line.199"></a>
<span class="sourceLineNo">200</span>    return false; // MM registers not currently supported in the OPT compiler<a name="line.200"></a>
<span class="sourceLineNo">201</span>  }<a name="line.201"></a>
<span class="sourceLineNo">202</span><a name="line.202"></a>
<span class="sourceLineNo">203</span>  boolean isXMM_Reg(Operand op) {<a name="line.203"></a>
<span class="sourceLineNo">204</span>    return op.isRegister() &amp;&amp; (op.isFloat() || op.isDouble());<a name="line.204"></a>
<span class="sourceLineNo">205</span>  }<a name="line.205"></a>
<span class="sourceLineNo">206</span><a name="line.206"></a>
<span class="sourceLineNo">207</span>  /**<a name="line.207"></a>
<span class="sourceLineNo">208</span>   * Return the machine-level register number corresponding to a given integer<a name="line.208"></a>
<span class="sourceLineNo">209</span>   * Register. The optimizing compiler has its own notion of register<a name="line.209"></a>
<span class="sourceLineNo">210</span>   * numbers, which is not the same as the numbers used by the IA32 ISA. This<a name="line.210"></a>
<span class="sourceLineNo">211</span>   * method takes an optimizing compiler register and translates it into the<a name="line.211"></a>
<span class="sourceLineNo">212</span>   * appropriate machine-level encoding. This method is not applied directly to<a name="line.212"></a>
<span class="sourceLineNo">213</span>   * operands, but rather to register objects.<a name="line.213"></a>
<span class="sourceLineNo">214</span>   *<a name="line.214"></a>
<span class="sourceLineNo">215</span>   * @see #getBase<a name="line.215"></a>
<span class="sourceLineNo">216</span>   * @see #getIndex<a name="line.216"></a>
<span class="sourceLineNo">217</span>   *<a name="line.217"></a>
<span class="sourceLineNo">218</span>   * @param reg the register being queried<a name="line.218"></a>
<span class="sourceLineNo">219</span>   * @return the 3 bit machine-level encoding of reg<a name="line.219"></a>
<span class="sourceLineNo">220</span>   */<a name="line.220"></a>
<span class="sourceLineNo">221</span>  private GPR getGPMachineRegister(Register reg) {<a name="line.221"></a>
<span class="sourceLineNo">222</span>    if (VM.VerifyAssertions) {<a name="line.222"></a>
<span class="sourceLineNo">223</span>      VM._assert(PhysicalRegisterSet.getPhysicalRegisterType(reg) == INT_REG);<a name="line.223"></a>
<span class="sourceLineNo">224</span>    }<a name="line.224"></a>
<span class="sourceLineNo">225</span>    return GPR.lookup(reg.number - FIRST_INT);<a name="line.225"></a>
<span class="sourceLineNo">226</span>  }<a name="line.226"></a>
<span class="sourceLineNo">227</span><a name="line.227"></a>
<span class="sourceLineNo">228</span>  /**<a name="line.228"></a>
<span class="sourceLineNo">229</span>   * Return the machine-level register number corresponding to a<a name="line.229"></a>
<span class="sourceLineNo">230</span>   * given Register.  The optimizing compiler has its own notion<a name="line.230"></a>
<span class="sourceLineNo">231</span>   * of register numbers, which is not the same as the numbers used<a name="line.231"></a>
<span class="sourceLineNo">232</span>   * by the IA32 ISA.  This method takes an optimizing compiler<a name="line.232"></a>
<span class="sourceLineNo">233</span>   * register and translates it into the appropriate machine-level<a name="line.233"></a>
<span class="sourceLineNo">234</span>   * encoding.  This method is not applied directly to operands, but<a name="line.234"></a>
<span class="sourceLineNo">235</span>   * rather to register objects.<a name="line.235"></a>
<span class="sourceLineNo">236</span>   *<a name="line.236"></a>
<span class="sourceLineNo">237</span>   * @see #getReg<a name="line.237"></a>
<span class="sourceLineNo">238</span>   * @see #getBase<a name="line.238"></a>
<span class="sourceLineNo">239</span>   * @see #getIndex<a name="line.239"></a>
<span class="sourceLineNo">240</span>   *<a name="line.240"></a>
<span class="sourceLineNo">241</span>   * @param reg the register being queried<a name="line.241"></a>
<span class="sourceLineNo">242</span>   * @return the 3 bit machine-level encoding of reg<a name="line.242"></a>
<span class="sourceLineNo">243</span>   */<a name="line.243"></a>
<span class="sourceLineNo">244</span>  private MachineRegister getMachineRegister(Register reg) {<a name="line.244"></a>
<span class="sourceLineNo">245</span>    int type = PhysicalRegisterSet.getPhysicalRegisterType(reg);<a name="line.245"></a>
<span class="sourceLineNo">246</span>    MachineRegister result;<a name="line.246"></a>
<span class="sourceLineNo">247</span>    if (type == INT_REG) {<a name="line.247"></a>
<span class="sourceLineNo">248</span>      result = GPR.lookup(reg.number - FIRST_INT);<a name="line.248"></a>
<span class="sourceLineNo">249</span>    } else {<a name="line.249"></a>
<span class="sourceLineNo">250</span>      if (VM.VerifyAssertions) VM._assert(type == DOUBLE_REG);<a name="line.250"></a>
<span class="sourceLineNo">251</span>      if (SSE2_FULL) {<a name="line.251"></a>
<span class="sourceLineNo">252</span>        if (reg.number &lt; FIRST_SPECIAL) {<a name="line.252"></a>
<span class="sourceLineNo">253</span>          result = XMM.lookup(reg.number - FIRST_DOUBLE);<a name="line.253"></a>
<span class="sourceLineNo">254</span>        } else if (reg.number == ST0) {<a name="line.254"></a>
<span class="sourceLineNo">255</span>          result = FP0;<a name="line.255"></a>
<span class="sourceLineNo">256</span>        } else {<a name="line.256"></a>
<span class="sourceLineNo">257</span>          if (VM.VerifyAssertions) VM._assert(reg.number == ST1);<a name="line.257"></a>
<span class="sourceLineNo">258</span>          result = FP1;<a name="line.258"></a>
<span class="sourceLineNo">259</span>        }<a name="line.259"></a>
<span class="sourceLineNo">260</span>      } else {<a name="line.260"></a>
<span class="sourceLineNo">261</span>        result = FPR.lookup(reg.number - FIRST_DOUBLE);<a name="line.261"></a>
<span class="sourceLineNo">262</span>      }<a name="line.262"></a>
<span class="sourceLineNo">263</span>    }<a name="line.263"></a>
<span class="sourceLineNo">264</span>    return result;<a name="line.264"></a>
<span class="sourceLineNo">265</span>  }<a name="line.265"></a>
<span class="sourceLineNo">266</span><a name="line.266"></a>
<span class="sourceLineNo">267</span>  /**<a name="line.267"></a>
<span class="sourceLineNo">268</span>   * Given a register operand, return the 3 bit IA32 ISA encoding<a name="line.268"></a>
<span class="sourceLineNo">269</span>   * of that register.  This function translates an optimizing<a name="line.269"></a>
<span class="sourceLineNo">270</span>   * compiler register operand into the 3 bit IA32 ISA encoding that<a name="line.270"></a>
<span class="sourceLineNo">271</span>   * can be passed to the Assembler.  This function assumes its<a name="line.271"></a>
<span class="sourceLineNo">272</span>   * operand is a register operand, and will blow up if it is not;<a name="line.272"></a>
<span class="sourceLineNo">273</span>   * use isReg to check operands passed to this method.<a name="line.273"></a>
<span class="sourceLineNo">274</span>   *<a name="line.274"></a>
<span class="sourceLineNo">275</span>   * @see #isReg<a name="line.275"></a>
<span class="sourceLineNo">276</span>   *<a name="line.276"></a>
<span class="sourceLineNo">277</span>   * @param op the register operand being queried<a name="line.277"></a>
<span class="sourceLineNo">278</span>   * @return the 3 bit IA32 ISA encoding of op<a name="line.278"></a>
<span class="sourceLineNo">279</span>   */<a name="line.279"></a>
<span class="sourceLineNo">280</span>  MachineRegister getReg(Operand op) {<a name="line.280"></a>
<span class="sourceLineNo">281</span>    return getMachineRegister(op.asRegister().getRegister());<a name="line.281"></a>
<span class="sourceLineNo">282</span>  }<a name="line.282"></a>
<span class="sourceLineNo">283</span><a name="line.283"></a>
<span class="sourceLineNo">284</span>  GPR getGPR_Reg(Operand op) {<a name="line.284"></a>
<span class="sourceLineNo">285</span>    return getGPMachineRegister(op.asRegister().getRegister());<a name="line.285"></a>
<span class="sourceLineNo">286</span>  }<a name="line.286"></a>
<span class="sourceLineNo">287</span><a name="line.287"></a>
<span class="sourceLineNo">288</span>  FPR getFPR_Reg(Operand op) {<a name="line.288"></a>
<span class="sourceLineNo">289</span>    return (FPR)getMachineRegister(op.asRegister().getRegister());<a name="line.289"></a>
<span class="sourceLineNo">290</span>  }<a name="line.290"></a>
<span class="sourceLineNo">291</span><a name="line.291"></a>
<span class="sourceLineNo">292</span>  MM getMM_Reg(Operand op) {<a name="line.292"></a>
<span class="sourceLineNo">293</span>    if (VM.VerifyAssertions) VM._assert(VM.NOT_REACHED, "MM registers not currently supported in the opt compiler");<a name="line.293"></a>
<span class="sourceLineNo">294</span>    return null;<a name="line.294"></a>
<span class="sourceLineNo">295</span>  }<a name="line.295"></a>
<span class="sourceLineNo">296</span><a name="line.296"></a>
<span class="sourceLineNo">297</span>  XMM getXMM_Reg(Operand op) {<a name="line.297"></a>
<span class="sourceLineNo">298</span>    return (XMM)getMachineRegister(op.asRegister().getRegister());<a name="line.298"></a>
<span class="sourceLineNo">299</span>  }<a name="line.299"></a>
<span class="sourceLineNo">300</span><a name="line.300"></a>
<span class="sourceLineNo">301</span>  /**<a name="line.301"></a>
<span class="sourceLineNo">302</span>   * Given a memory operand, return the 3 bit IA32 ISA encoding<a name="line.302"></a>
<span class="sourceLineNo">303</span>   * of its base regsiter.  This function translates the optimizing<a name="line.303"></a>
<span class="sourceLineNo">304</span>   * compiler register operand representing the base of the given<a name="line.304"></a>
<span class="sourceLineNo">305</span>   * memory operand into the 3 bit IA32 ISA encoding that<a name="line.305"></a>
<span class="sourceLineNo">306</span>   * can be passed to the Assembler.  This function assumes its<a name="line.306"></a>
<span class="sourceLineNo">307</span>   * operand is a memory operand, and will blow up if it is not;<a name="line.307"></a>
<span class="sourceLineNo">308</span>   * one should confirm an operand really has a base register before<a name="line.308"></a>
<span class="sourceLineNo">309</span>   * invoking this method on it.<a name="line.309"></a>
<span class="sourceLineNo">310</span>   *<a name="line.310"></a>
<span class="sourceLineNo">311</span>   * @see #isRegDisp<a name="line.311"></a>
<span class="sourceLineNo">312</span>   * @see #isRegIdx<a name="line.312"></a>
<span class="sourceLineNo">313</span>   * @see #isRegInd<a name="line.313"></a>
<span class="sourceLineNo">314</span>   *<a name="line.314"></a>
<span class="sourceLineNo">315</span>   * @param op the register operand being queried<a name="line.315"></a>
<span class="sourceLineNo">316</span>   * @return the 3 bit IA32 ISA encoding of the base register of op<a name="line.316"></a>
<span class="sourceLineNo">317</span>   */<a name="line.317"></a>
<span class="sourceLineNo">318</span>  GPR getBase(Operand op) {<a name="line.318"></a>
<span class="sourceLineNo">319</span>    return getGPMachineRegister(((MemoryOperand) op).base.getRegister());<a name="line.319"></a>
<span class="sourceLineNo">320</span>  }<a name="line.320"></a>
<span class="sourceLineNo">321</span><a name="line.321"></a>
<span class="sourceLineNo">322</span>  /**<a name="line.322"></a>
<span class="sourceLineNo">323</span>   * Given a memory operand, return the 3 bit IA32 ISA encoding<a name="line.323"></a>
<span class="sourceLineNo">324</span>   * of its index register.  This function translates the optimizing<a name="line.324"></a>
<span class="sourceLineNo">325</span>   * compiler register operand representing the index of the given<a name="line.325"></a>
<span class="sourceLineNo">326</span>   * memory operand into the 3 bit IA32 ISA encoding that<a name="line.326"></a>
<span class="sourceLineNo">327</span>   * can be passed to the Assembler.  This function assumes its<a name="line.327"></a>
<span class="sourceLineNo">328</span>   * operand is a memory operand, and will blow up if it is not;<a name="line.328"></a>
<span class="sourceLineNo">329</span>   * one should confirm an operand really has an index register before<a name="line.329"></a>
<span class="sourceLineNo">330</span>   * invoking this method on it.<a name="line.330"></a>
<span class="sourceLineNo">331</span>   *<a name="line.331"></a>
<span class="sourceLineNo">332</span>   * @see #isRegIdx<a name="line.332"></a>
<span class="sourceLineNo">333</span>   * @see #isRegOff<a name="line.333"></a>
<span class="sourceLineNo">334</span>   *<a name="line.334"></a>
<span class="sourceLineNo">335</span>   * @param op the register operand being queried<a name="line.335"></a>
<span class="sourceLineNo">336</span>   * @return the 3 bit IA32 ISA encoding of the index register of op<a name="line.336"></a>
<span class="sourceLineNo">337</span>   */<a name="line.337"></a>
<span class="sourceLineNo">338</span>  GPR getIndex(Operand op) {<a name="line.338"></a>
<span class="sourceLineNo">339</span>    return getGPMachineRegister(((MemoryOperand) op).index.getRegister());<a name="line.339"></a>
<span class="sourceLineNo">340</span>  }<a name="line.340"></a>
<span class="sourceLineNo">341</span><a name="line.341"></a>
<span class="sourceLineNo">342</span>  /**<a name="line.342"></a>
<span class="sourceLineNo">343</span>   *  Given a memory operand, return the 2 bit IA32 ISA encoding<a name="line.343"></a>
<span class="sourceLineNo">344</span>   * of its scale, suitable for passing to the Assembler to mask<a name="line.344"></a>
<span class="sourceLineNo">345</span>   * into a SIB byte.  This function assumes its operand is a memory<a name="line.345"></a>
<span class="sourceLineNo">346</span>   * operand, and will blow up if it is not; one should confirm an<a name="line.346"></a>
<span class="sourceLineNo">347</span>   * operand really has a scale before invoking this method on it.<a name="line.347"></a>
<span class="sourceLineNo">348</span>   *<a name="line.348"></a>
<span class="sourceLineNo">349</span>   * @see #isRegIdx<a name="line.349"></a>
<span class="sourceLineNo">350</span>   * @see #isRegOff<a name="line.350"></a>
<span class="sourceLineNo">351</span>   *<a name="line.351"></a>
<span class="sourceLineNo">352</span>   * @param op the register operand being queried<a name="line.352"></a>
<span class="sourceLineNo">353</span>   * @return the IA32 ISA encoding of the scale of op<a name="line.353"></a>
<span class="sourceLineNo">354</span>   */<a name="line.354"></a>
<span class="sourceLineNo">355</span>  short getScale(Operand op) {<a name="line.355"></a>
<span class="sourceLineNo">356</span>    return ((MemoryOperand) op).scale;<a name="line.356"></a>
<span class="sourceLineNo">357</span>  }<a name="line.357"></a>
<span class="sourceLineNo">358</span><a name="line.358"></a>
<span class="sourceLineNo">359</span>  /**<a name="line.359"></a>
<span class="sourceLineNo">360</span>   *  Given a memory operand, return the 2 bit IA32 ISA encoding<a name="line.360"></a>
<span class="sourceLineNo">361</span>   * of its scale, suitable for passing to the Assembler to mask<a name="line.361"></a>
<span class="sourceLineNo">362</span>   * into a SIB byte.  This function assumes its operand is a memory<a name="line.362"></a>
<span class="sourceLineNo">363</span>   * operand, and will blow up if it is not; one should confirm an<a name="line.363"></a>
<span class="sourceLineNo">364</span>   * operand really has a scale before invoking this method on it.<a name="line.364"></a>
<span class="sourceLineNo">365</span>   *<a name="line.365"></a>
<span class="sourceLineNo">366</span>   * @see #isRegIdx<a name="line.366"></a>
<span class="sourceLineNo">367</span>   * @see #isRegOff<a name="line.367"></a>
<span class="sourceLineNo">368</span>   *<a name="line.368"></a>
<span class="sourceLineNo">369</span>   * @param op the register operand being queried<a name="line.369"></a>
<span class="sourceLineNo">370</span>   * @return the IA32 ISA encoding of the scale of op<a name="line.370"></a>
<span class="sourceLineNo">371</span>   */<a name="line.371"></a>
<span class="sourceLineNo">372</span>  Offset getDisp(Operand op) {<a name="line.372"></a>
<span class="sourceLineNo">373</span>    return ((MemoryOperand) op).disp;<a name="line.373"></a>
<span class="sourceLineNo">374</span>  }<a name="line.374"></a>
<span class="sourceLineNo">375</span><a name="line.375"></a>
<span class="sourceLineNo">376</span>  /**<a name="line.376"></a>
<span class="sourceLineNo">377</span>   *  Determine if a given operand is a memory operand representing<a name="line.377"></a>
<span class="sourceLineNo">378</span>   * register-displacement mode addressing.  This method takes an<a name="line.378"></a>
<span class="sourceLineNo">379</span>   * arbitrary operand, checks whether it is a memory operand, and,<a name="line.379"></a>
<span class="sourceLineNo">380</span>   * if it is, checks whether it should be assembled as IA32<a name="line.380"></a>
<span class="sourceLineNo">381</span>   * register-displacement mode.  That is, does it have a non-zero<a name="line.381"></a>
<span class="sourceLineNo">382</span>   * displacement and a base register, but no scale and no index<a name="line.382"></a>
<span class="sourceLineNo">383</span>   * register?<a name="line.383"></a>
<span class="sourceLineNo">384</span>   *<a name="line.384"></a>
<span class="sourceLineNo">385</span>   * @param op the operand being queried<a name="line.385"></a>
<span class="sourceLineNo">386</span>   * @return true if op should be assembled as register-displacement mode<a name="line.386"></a>
<span class="sourceLineNo">387</span>   */<a name="line.387"></a>
<span class="sourceLineNo">388</span>  boolean isRegDisp(Operand op) {<a name="line.388"></a>
<span class="sourceLineNo">389</span>    if (op instanceof MemoryOperand) {<a name="line.389"></a>
<span class="sourceLineNo">390</span>      MemoryOperand mop = (MemoryOperand) op;<a name="line.390"></a>
<span class="sourceLineNo">391</span>      return (mop.base != null) &amp;&amp; (mop.index == null) &amp;&amp; (!mop.disp.isZero()) &amp;&amp; (mop.scale == 0);<a name="line.391"></a>
<span class="sourceLineNo">392</span>    } else {<a name="line.392"></a>
<span class="sourceLineNo">393</span>      return false;<a name="line.393"></a>
<span class="sourceLineNo">394</span>    }<a name="line.394"></a>
<span class="sourceLineNo">395</span>  }<a name="line.395"></a>
<span class="sourceLineNo">396</span><a name="line.396"></a>
<span class="sourceLineNo">397</span>  /**<a name="line.397"></a>
<span class="sourceLineNo">398</span>   * Determine if a given operand is a memory operand representing<a name="line.398"></a>
<span class="sourceLineNo">399</span>   * absolute mode addressing.  This method takes an<a name="line.399"></a>
<span class="sourceLineNo">400</span>   * arbitrary operand, checks whether it is a memory operand, and,<a name="line.400"></a>
<span class="sourceLineNo">401</span>   * if it is, checks whether it should be assembled as IA32<a name="line.401"></a>
<span class="sourceLineNo">402</span>   * absolute address mode.  That is, does it have a non-zero<a name="line.402"></a>
<span class="sourceLineNo">403</span>   * displacement, but no scale, no scale and no index register?<a name="line.403"></a>
<span class="sourceLineNo">404</span>   *<a name="line.404"></a>
<span class="sourceLineNo">405</span>   * @param op the operand being queried<a name="line.405"></a>
<span class="sourceLineNo">406</span>   * @return true if op should be assembled as absolute mode<a name="line.406"></a>
<span class="sourceLineNo">407</span>   */<a name="line.407"></a>
<span class="sourceLineNo">408</span>  boolean isAbs(Operand op) {<a name="line.408"></a>
<span class="sourceLineNo">409</span>    if (op instanceof MemoryOperand) {<a name="line.409"></a>
<span class="sourceLineNo">410</span>      MemoryOperand mop = (MemoryOperand) op;<a name="line.410"></a>
<span class="sourceLineNo">411</span>      return (mop.base == null) &amp;&amp; (mop.index == null) &amp;&amp; (!mop.disp.isZero()) &amp;&amp; (mop.scale == 0);<a name="line.411"></a>
<span class="sourceLineNo">412</span>    } else {<a name="line.412"></a>
<span class="sourceLineNo">413</span>      return false;<a name="line.413"></a>
<span class="sourceLineNo">414</span>    }<a name="line.414"></a>
<span class="sourceLineNo">415</span>  }<a name="line.415"></a>
<span class="sourceLineNo">416</span><a name="line.416"></a>
<span class="sourceLineNo">417</span>  /**<a name="line.417"></a>
<span class="sourceLineNo">418</span>   *  Determine if a given operand is a memory operand representing<a name="line.418"></a>
<span class="sourceLineNo">419</span>   * register-indirect mode addressing.  This method takes an<a name="line.419"></a>
<span class="sourceLineNo">420</span>   * arbitrary operand, checks whether it is a memory operand, and,<a name="line.420"></a>
<span class="sourceLineNo">421</span>   * if it is, checks whether it should be assembled as IA32<a name="line.421"></a>
<span class="sourceLineNo">422</span>   * register-displacement mode.  That is, does it have a base<a name="line.422"></a>
<span class="sourceLineNo">423</span>   * register, but no displacement, no scale and no index<a name="line.423"></a>
<span class="sourceLineNo">424</span>   * register?<a name="line.424"></a>
<span class="sourceLineNo">425</span>   *<a name="line.425"></a>
<span class="sourceLineNo">426</span>   * @param op the operand being queried<a name="line.426"></a>
<span class="sourceLineNo">427</span>   * @return true if op should be assembled as register-indirect mode<a name="line.427"></a>
<span class="sourceLineNo">428</span>   */<a name="line.428"></a>
<span class="sourceLineNo">429</span>  boolean isRegInd(Operand op) {<a name="line.429"></a>
<span class="sourceLineNo">430</span>    if (op instanceof MemoryOperand) {<a name="line.430"></a>
<span class="sourceLineNo">431</span>      MemoryOperand mop = (MemoryOperand) op;<a name="line.431"></a>
<span class="sourceLineNo">432</span>      return (mop.base != null) &amp;&amp; (mop.index == null) &amp;&amp; (mop.disp.isZero()) &amp;&amp; (mop.scale == 0);<a name="line.432"></a>
<span class="sourceLineNo">433</span>    } else {<a name="line.433"></a>
<span class="sourceLineNo">434</span>      return false;<a name="line.434"></a>
<span class="sourceLineNo">435</span>    }<a name="line.435"></a>
<span class="sourceLineNo">436</span>  }<a name="line.436"></a>
<span class="sourceLineNo">437</span><a name="line.437"></a>
<span class="sourceLineNo">438</span>  /**<a name="line.438"></a>
<span class="sourceLineNo">439</span>   * Determine if a given operand is a memory operand representing<a name="line.439"></a>
<span class="sourceLineNo">440</span>   * register-offset mode addressing.  This method takes an<a name="line.440"></a>
<span class="sourceLineNo">441</span>   * arbitrary operand, checks whether it is a memory operand, and,<a name="line.441"></a>
<span class="sourceLineNo">442</span>   * if it is, checks whether it should be assembled as IA32<a name="line.442"></a>
<span class="sourceLineNo">443</span>   * register-offset mode.  That is, does it have a non-zero<a name="line.443"></a>
<span class="sourceLineNo">444</span>   * displacement, a scale parameter and an index register, but no<a name="line.444"></a>
<span class="sourceLineNo">445</span>   * base register?<a name="line.445"></a>
<span class="sourceLineNo">446</span>   *<a name="line.446"></a>
<span class="sourceLineNo">447</span>   * @param op the operand being queried<a name="line.447"></a>
<span class="sourceLineNo">448</span>   * @return true if op should be assembled as register-offset mode<a name="line.448"></a>
<span class="sourceLineNo">449</span>   */<a name="line.449"></a>
<span class="sourceLineNo">450</span>  boolean isRegOff(Operand op) {<a name="line.450"></a>
<span class="sourceLineNo">451</span>    if (op instanceof MemoryOperand) {<a name="line.451"></a>
<span class="sourceLineNo">452</span>      MemoryOperand mop = (MemoryOperand) op;<a name="line.452"></a>
<span class="sourceLineNo">453</span>      return (mop.base == null) &amp;&amp; (mop.index != null);<a name="line.453"></a>
<span class="sourceLineNo">454</span>    } else {<a name="line.454"></a>
<span class="sourceLineNo">455</span>      return false;<a name="line.455"></a>
<span class="sourceLineNo">456</span>    }<a name="line.456"></a>
<span class="sourceLineNo">457</span>  }<a name="line.457"></a>
<span class="sourceLineNo">458</span><a name="line.458"></a>
<span class="sourceLineNo">459</span>  /**<a name="line.459"></a>
<span class="sourceLineNo">460</span>   *  Determine if a given operand is a memory operand representing<a name="line.460"></a>
<span class="sourceLineNo">461</span>   * the full glory of scaled-index-base addressing.  This method takes an<a name="line.461"></a>
<span class="sourceLineNo">462</span>   * arbitrary operand, checks whether it is a memory operand, and,<a name="line.462"></a>
<span class="sourceLineNo">463</span>   * if it is, checks whether it should be assembled as IA32<a name="line.463"></a>
<span class="sourceLineNo">464</span>   * SIB mode.  That is, does it have a non-zero<a name="line.464"></a>
<span class="sourceLineNo">465</span>   * displacement, a scale parameter, a base register and an index<a name="line.465"></a>
<span class="sourceLineNo">466</span>   * register?<a name="line.466"></a>
<span class="sourceLineNo">467</span>   *<a name="line.467"></a>
<span class="sourceLineNo">468</span>   * @param op the operand being queried<a name="line.468"></a>
<span class="sourceLineNo">469</span>   * @return true if op should be assembled as SIB mode<a name="line.469"></a>
<span class="sourceLineNo">470</span>   */<a name="line.470"></a>
<span class="sourceLineNo">471</span>  boolean isRegIdx(Operand op) {<a name="line.471"></a>
<span class="sourceLineNo">472</span>    if (op instanceof MemoryOperand) {<a name="line.472"></a>
<span class="sourceLineNo">473</span>      return !(isAbs(op) || isRegInd(op) || isRegDisp(op) || isRegOff(op));<a name="line.473"></a>
<span class="sourceLineNo">474</span>    } else {<a name="line.474"></a>
<span class="sourceLineNo">475</span>      return false;<a name="line.475"></a>
<span class="sourceLineNo">476</span>    }<a name="line.476"></a>
<span class="sourceLineNo">477</span>  }<a name="line.477"></a>
<span class="sourceLineNo">478</span><a name="line.478"></a>
<span class="sourceLineNo">479</span>  /**<a name="line.479"></a>
<span class="sourceLineNo">480</span>   *  Return the condition bits of a given optimizing compiler<a name="line.480"></a>
<span class="sourceLineNo">481</span>   * condition operand.  This method returns the IA32 ISA bits<a name="line.481"></a>
<span class="sourceLineNo">482</span>   * representing a given condition operand, suitable for passing to<a name="line.482"></a>
<span class="sourceLineNo">483</span>   * the Assembler to encode into the opcode of a SET, Jcc or<a name="line.483"></a>
<span class="sourceLineNo">484</span>   * CMOV instruction.  This being IA32, there are of course<a name="line.484"></a>
<span class="sourceLineNo">485</span>   * exceptions in the binary encoding of conditions (see FCMOV),<a name="line.485"></a>
<span class="sourceLineNo">486</span>   * but the Assembler handles that.  This function assumes its<a name="line.486"></a>
<span class="sourceLineNo">487</span>   * argument is an IA32ConditionOperand, and will blow up if it<a name="line.487"></a>
<span class="sourceLineNo">488</span>   * is not.<a name="line.488"></a>
<span class="sourceLineNo">489</span>   *<a name="line.489"></a>
<span class="sourceLineNo">490</span>   * @param op the operand being queried<a name="line.490"></a>
<span class="sourceLineNo">491</span>   * @return the bits that (usually) represent the given condition<a name="line.491"></a>
<span class="sourceLineNo">492</span>   * in the IA32 ISA */<a name="line.492"></a>
<span class="sourceLineNo">493</span>  byte getCond(Operand op) {<a name="line.493"></a>
<span class="sourceLineNo">494</span>    return ((IA32ConditionOperand) op).value;<a name="line.494"></a>
<span class="sourceLineNo">495</span>  }<a name="line.495"></a>
<span class="sourceLineNo">496</span><a name="line.496"></a>
<span class="sourceLineNo">497</span>  /**<a name="line.497"></a>
<span class="sourceLineNo">498</span>   *  Is the given operand an IA32 condition operand?<a name="line.498"></a>
<span class="sourceLineNo">499</span>   *<a name="line.499"></a>
<span class="sourceLineNo">500</span>   * @param op the operand being queried<a name="line.500"></a>
<span class="sourceLineNo">501</span>   * @return true if op is an IA32 condition operand<a name="line.501"></a>
<span class="sourceLineNo">502</span>   */<a name="line.502"></a>
<span class="sourceLineNo">503</span>  boolean isCond(Operand op) {<a name="line.503"></a>
<span class="sourceLineNo">504</span>    return (op instanceof IA32ConditionOperand);<a name="line.504"></a>
<span class="sourceLineNo">505</span>  }<a name="line.505"></a>
<span class="sourceLineNo">506</span><a name="line.506"></a>
<span class="sourceLineNo">507</span>  /**<a name="line.507"></a>
<span class="sourceLineNo">508</span>   *  Return the label representing the target of the given branch<a name="line.508"></a>
<span class="sourceLineNo">509</span>   * operand.  These labels are used to represent branch targets<a name="line.509"></a>
<span class="sourceLineNo">510</span>   * that have not yet been assembled, and so cannot be given<a name="line.510"></a>
<span class="sourceLineNo">511</span>   * concrete machine code offsets.  All instructions are numbered<a name="line.511"></a>
<span class="sourceLineNo">512</span>   * just prior to assembly, and these numbers are used as labels.<a name="line.512"></a>
<span class="sourceLineNo">513</span>   * This method also returns 0 (not a valid label) for int<a name="line.513"></a>
<span class="sourceLineNo">514</span>   * constants to simplify generation of branches (the branch<a name="line.514"></a>
<span class="sourceLineNo">515</span>   * generation code will ignore this invalid label; it is used to<a name="line.515"></a>
<span class="sourceLineNo">516</span>   * prevent type exceptions).  This method assumes its operand is a<a name="line.516"></a>
<span class="sourceLineNo">517</span>   * branch operand (or an int) and will blow up if it is not.<a name="line.517"></a>
<span class="sourceLineNo">518</span>   *<a name="line.518"></a>
<span class="sourceLineNo">519</span>   * @param op the branch operand being queried<a name="line.519"></a>
<span class="sourceLineNo">520</span>   * @return the label representing the branch target<a name="line.520"></a>
<span class="sourceLineNo">521</span>   */<a name="line.521"></a>
<span class="sourceLineNo">522</span>  int getLabel(Operand op) {<a name="line.522"></a>
<span class="sourceLineNo">523</span>    if (op instanceof IntConstantOperand) {<a name="line.523"></a>
<span class="sourceLineNo">524</span>      // used by ImmOrLabel stuff<a name="line.524"></a>
<span class="sourceLineNo">525</span>      return 0;<a name="line.525"></a>
<span class="sourceLineNo">526</span>    } else {<a name="line.526"></a>
<span class="sourceLineNo">527</span>      if (op.asBranch().target.getmcOffset() &lt; 0) {<a name="line.527"></a>
<span class="sourceLineNo">528</span>        return -op.asBranch().target.getmcOffset();<a name="line.528"></a>
<span class="sourceLineNo">529</span>      } else {<a name="line.529"></a>
<span class="sourceLineNo">530</span>        return -1;<a name="line.530"></a>
<span class="sourceLineNo">531</span>      }<a name="line.531"></a>
<span class="sourceLineNo">532</span>    }<a name="line.532"></a>
<span class="sourceLineNo">533</span>  }<a name="line.533"></a>
<span class="sourceLineNo">534</span><a name="line.534"></a>
<span class="sourceLineNo">535</span>  /**<a name="line.535"></a>
<span class="sourceLineNo">536</span>   *  Is the given operand a branch target that requires a label?<a name="line.536"></a>
<span class="sourceLineNo">537</span>   *<a name="line.537"></a>
<span class="sourceLineNo">538</span>   * @see #getLabel<a name="line.538"></a>
<span class="sourceLineNo">539</span>   *<a name="line.539"></a>
<span class="sourceLineNo">540</span>   * @param op the operand being queried<a name="line.540"></a>
<span class="sourceLineNo">541</span>   * @return true if it represents a branch requiring a label target<a name="line.541"></a>
<span class="sourceLineNo">542</span>   */<a name="line.542"></a>
<span class="sourceLineNo">543</span>  boolean isLabel(Operand op) {<a name="line.543"></a>
<span class="sourceLineNo">544</span>    return (op instanceof BranchOperand &amp;&amp; op.asBranch().target.getmcOffset() &lt; 0);<a name="line.544"></a>
<span class="sourceLineNo">545</span>  }<a name="line.545"></a>
<span class="sourceLineNo">546</span><a name="line.546"></a>
<span class="sourceLineNo">547</span>  /**<a name="line.547"></a>
<span class="sourceLineNo">548</span>   *  Is the given operand a branch target?<a name="line.548"></a>
<span class="sourceLineNo">549</span>   *<a name="line.549"></a>
<span class="sourceLineNo">550</span>   * @see #getLabel<a name="line.550"></a>
<span class="sourceLineNo">551</span>   * @see #isLabel<a name="line.551"></a>
<span class="sourceLineNo">552</span>   *<a name="line.552"></a>
<span class="sourceLineNo">553</span>   * @param op the operand being queried<a name="line.553"></a>
<span class="sourceLineNo">554</span>   * @return true if it represents a branch target<a name="line.554"></a>
<span class="sourceLineNo">555</span>   */<a name="line.555"></a>
<span class="sourceLineNo">556</span>  @NoInline<a name="line.556"></a>
<span class="sourceLineNo">557</span>  boolean isImmOrLabel(Operand op) {<a name="line.557"></a>
<span class="sourceLineNo">558</span>    // TODO: Remove NoInlinePragma, work around for leave SSA bug<a name="line.558"></a>
<span class="sourceLineNo">559</span>    return (isImm(op) || isLabel(op));<a name="line.559"></a>
<span class="sourceLineNo">560</span>  }<a name="line.560"></a>
<span class="sourceLineNo">561</span><a name="line.561"></a>
<span class="sourceLineNo">562</span>  /**<a name="line.562"></a>
<span class="sourceLineNo">563</span>   * Does the given instruction operate upon byte-sized data?  The<a name="line.563"></a>
<span class="sourceLineNo">564</span>   * opt compiler does not represent the size of register data, so<a name="line.564"></a>
<span class="sourceLineNo">565</span>   * this method typically looks at the memory operand, if any, and<a name="line.565"></a>
<span class="sourceLineNo">566</span>   * checks whether that is a byte.  This does not work for the<a name="line.566"></a>
<span class="sourceLineNo">567</span>   * size-converting moves (MOVSX and MOVZX), and those instructions<a name="line.567"></a>
<span class="sourceLineNo">568</span>   * use the operator convention that __b on the end of the operator<a name="line.568"></a>
<span class="sourceLineNo">569</span>   * name means operate upon byte data.<a name="line.569"></a>
<span class="sourceLineNo">570</span>   *<a name="line.570"></a>
<span class="sourceLineNo">571</span>   * @param inst the instruction being queried<a name="line.571"></a>
<span class="sourceLineNo">572</span>   * @return {@code true} if inst operates upon byte data<a name="line.572"></a>
<span class="sourceLineNo">573</span>   */<a name="line.573"></a>
<span class="sourceLineNo">574</span>  boolean isByte(Instruction inst) {<a name="line.574"></a>
<span class="sourceLineNo">575</span>    for(Operator opr : byteSizeOperators){<a name="line.575"></a>
<span class="sourceLineNo">576</span>      if (opr == inst.operator) {<a name="line.576"></a>
<span class="sourceLineNo">577</span>        return true;<a name="line.577"></a>
<span class="sourceLineNo">578</span>      }<a name="line.578"></a>
<span class="sourceLineNo">579</span>    }<a name="line.579"></a>
<span class="sourceLineNo">580</span><a name="line.580"></a>
<span class="sourceLineNo">581</span>    for (int i = 0; i &lt; inst.getNumberOfOperands(); i++) {<a name="line.581"></a>
<span class="sourceLineNo">582</span>      Operand op = inst.getOperand(i);<a name="line.582"></a>
<span class="sourceLineNo">583</span>      if (op instanceof MemoryOperand) {<a name="line.583"></a>
<span class="sourceLineNo">584</span>        return (((MemoryOperand) op).size == 1);<a name="line.584"></a>
<span class="sourceLineNo">585</span>      }<a name="line.585"></a>
<span class="sourceLineNo">586</span>    }<a name="line.586"></a>
<span class="sourceLineNo">587</span><a name="line.587"></a>
<span class="sourceLineNo">588</span>    return false;<a name="line.588"></a>
<span class="sourceLineNo">589</span>  }<a name="line.589"></a>
<span class="sourceLineNo">590</span><a name="line.590"></a>
<span class="sourceLineNo">591</span>  /**<a name="line.591"></a>
<span class="sourceLineNo">592</span>   * Does the given instruction operate upon word-sized data?  The<a name="line.592"></a>
<span class="sourceLineNo">593</span>   * opt compiler does not represent the size of register data, so<a name="line.593"></a>
<span class="sourceLineNo">594</span>   * this method typically looks at the memory operand, if any, and<a name="line.594"></a>
<span class="sourceLineNo">595</span>   * checks whether that is a word.  This does not work for the<a name="line.595"></a>
<span class="sourceLineNo">596</span>   * size-converting moves (MOVSX and MOVZX), and those instructions<a name="line.596"></a>
<span class="sourceLineNo">597</span>   * use the operator convention that __w on the end of the operator<a name="line.597"></a>
<span class="sourceLineNo">598</span>   * name means operate upon word data.<a name="line.598"></a>
<span class="sourceLineNo">599</span>   *<a name="line.599"></a>
<span class="sourceLineNo">600</span>   * @param inst the instruction being queried<a name="line.600"></a>
<span class="sourceLineNo">601</span>   * @return true if inst operates upon word data<a name="line.601"></a>
<span class="sourceLineNo">602</span>   */<a name="line.602"></a>
<span class="sourceLineNo">603</span>  boolean isWord(Instruction inst) {<a name="line.603"></a>
<span class="sourceLineNo">604</span>    for(Operator opr : wordSizeOperators){<a name="line.604"></a>
<span class="sourceLineNo">605</span>      if (opr == inst.operator) {<a name="line.605"></a>
<span class="sourceLineNo">606</span>        return true;<a name="line.606"></a>
<span class="sourceLineNo">607</span>      }<a name="line.607"></a>
<span class="sourceLineNo">608</span>    }<a name="line.608"></a>
<span class="sourceLineNo">609</span><a name="line.609"></a>
<span class="sourceLineNo">610</span>    for (int i = 0; i &lt; inst.getNumberOfOperands(); i++) {<a name="line.610"></a>
<span class="sourceLineNo">611</span>      Operand op = inst.getOperand(i);<a name="line.611"></a>
<span class="sourceLineNo">612</span>      if (op instanceof MemoryOperand) {<a name="line.612"></a>
<span class="sourceLineNo">613</span>        return (((MemoryOperand) op).size == 2);<a name="line.613"></a>
<span class="sourceLineNo">614</span>      }<a name="line.614"></a>
<span class="sourceLineNo">615</span>    }<a name="line.615"></a>
<span class="sourceLineNo">616</span><a name="line.616"></a>
<span class="sourceLineNo">617</span>    return false;<a name="line.617"></a>
<span class="sourceLineNo">618</span>  }<a name="line.618"></a>
<span class="sourceLineNo">619</span><a name="line.619"></a>
<span class="sourceLineNo">620</span>  /**<a name="line.620"></a>
<span class="sourceLineNo">621</span>   *  Does the given instruction operate upon quad-sized data?  The<a name="line.621"></a>
<span class="sourceLineNo">622</span>   * opt compiler does not represent the size of register data, so<a name="line.622"></a>
<span class="sourceLineNo">623</span>   * this method typically looks at the memory operand, if any, and<a name="line.623"></a>
<span class="sourceLineNo">624</span>   * checks whether that is a byte.  This method also recognizes<a name="line.624"></a>
<span class="sourceLineNo">625</span>   * the operator convention that __q on the end of the operator<a name="line.625"></a>
<span class="sourceLineNo">626</span>   * name means operate upon quad data; no operator currently uses<a name="line.626"></a>
<span class="sourceLineNo">627</span>   * this convention.<a name="line.627"></a>
<span class="sourceLineNo">628</span>   *<a name="line.628"></a>
<span class="sourceLineNo">629</span>   * @param inst the instruction being queried<a name="line.629"></a>
<span class="sourceLineNo">630</span>   * @return {@code true} if inst operates upon quad data<a name="line.630"></a>
<span class="sourceLineNo">631</span>   */<a name="line.631"></a>
<span class="sourceLineNo">632</span>  boolean isQuad(Instruction inst) {<a name="line.632"></a>
<span class="sourceLineNo">633</span>    for(Operator opr : quadSizeOperators){<a name="line.633"></a>
<span class="sourceLineNo">634</span>      if (opr == inst.operator) {<a name="line.634"></a>
<span class="sourceLineNo">635</span>        return true;<a name="line.635"></a>
<span class="sourceLineNo">636</span>      }<a name="line.636"></a>
<span class="sourceLineNo">637</span>    }<a name="line.637"></a>
<span class="sourceLineNo">638</span><a name="line.638"></a>
<span class="sourceLineNo">639</span>    for (int i = 0; i &lt; inst.getNumberOfOperands(); i++) {<a name="line.639"></a>
<span class="sourceLineNo">640</span>      Operand op = inst.getOperand(i);<a name="line.640"></a>
<span class="sourceLineNo">641</span>      if (op instanceof MemoryOperand) {<a name="line.641"></a>
<span class="sourceLineNo">642</span>        return (((MemoryOperand) op).size == 8);<a name="line.642"></a>
<span class="sourceLineNo">643</span>      }<a name="line.643"></a>
<span class="sourceLineNo">644</span>    }<a name="line.644"></a>
<span class="sourceLineNo">645</span><a name="line.645"></a>
<span class="sourceLineNo">646</span>    return false;<a name="line.646"></a>
<span class="sourceLineNo">647</span>  }<a name="line.647"></a>
<span class="sourceLineNo">648</span><a name="line.648"></a>
<span class="sourceLineNo">649</span>  /**<a name="line.649"></a>
<span class="sourceLineNo">650</span>   * Given a forward branch instruction and its target,<a name="line.650"></a>
<span class="sourceLineNo">651</span>   * determine (conservatively) if the relative offset to the<a name="line.651"></a>
<span class="sourceLineNo">652</span>   * target is less than 127 bytes<a name="line.652"></a>
<span class="sourceLineNo">653</span>   * @param start the branch instruction<a name="line.653"></a>
<span class="sourceLineNo">654</span>   * @param target the value of the mcOffset of the target label<a name="line.654"></a>
<span class="sourceLineNo">655</span>   * @return {@code true} if the relative offset will be less than 127, false otherwise<a name="line.655"></a>
<span class="sourceLineNo">656</span>   */<a name="line.656"></a>
<span class="sourceLineNo">657</span>  protected boolean targetIsClose(Instruction start, int target) {<a name="line.657"></a>
<span class="sourceLineNo">658</span>    Instruction inst = start.nextInstructionInCodeOrder();<a name="line.658"></a>
<span class="sourceLineNo">659</span>    final int budget = 120; // slight fudge factor could be 127<a name="line.659"></a>
<span class="sourceLineNo">660</span>    int offset = 0;<a name="line.660"></a>
<span class="sourceLineNo">661</span>    while (true) {<a name="line.661"></a>
<span class="sourceLineNo">662</span>      if (offset &lt;= budget) return false;<a name="line.662"></a>
<span class="sourceLineNo">663</span>      if (inst.getmcOffset() == target) {<a name="line.663"></a>
<span class="sourceLineNo">664</span>        return true;<a name="line.664"></a>
<span class="sourceLineNo">665</span>      }<a name="line.665"></a>
<span class="sourceLineNo">666</span>      offset += estimateSize(inst, offset);<a name="line.666"></a>
<span class="sourceLineNo">667</span>      inst = inst.nextInstructionInCodeOrder();<a name="line.667"></a>
<span class="sourceLineNo">668</span>    }<a name="line.668"></a>
<span class="sourceLineNo">669</span>  }<a name="line.669"></a>
<span class="sourceLineNo">670</span><a name="line.670"></a>
<span class="sourceLineNo">671</span>  protected int estimateSize(Instruction inst, int offset) {<a name="line.671"></a>
<span class="sourceLineNo">672</span>    switch (inst.getOpcode()) {<a name="line.672"></a>
<span class="sourceLineNo">673</span>      case LABEL_opcode:<a name="line.673"></a>
<span class="sourceLineNo">674</span>        return (4 - offset) &amp; 3; // return size of nop required for alignment<a name="line.674"></a>
<span class="sourceLineNo">675</span>      case BBEND_opcode:<a name="line.675"></a>
<span class="sourceLineNo">676</span>      case READ_CEILING_opcode:<a name="line.676"></a>
<span class="sourceLineNo">677</span>      case WRITE_FLOOR_opcode:<a name="line.677"></a>
<span class="sourceLineNo">678</span>      case UNINT_BEGIN_opcode:<a name="line.678"></a>
<span class="sourceLineNo">679</span>      case UNINT_END_opcode: {<a name="line.679"></a>
<span class="sourceLineNo">680</span>        // these generate no code<a name="line.680"></a>
<span class="sourceLineNo">681</span>        return 0;<a name="line.681"></a>
<span class="sourceLineNo">682</span>      }<a name="line.682"></a>
<span class="sourceLineNo">683</span>      case IA32_METHODSTART_opcode:<a name="line.683"></a>
<span class="sourceLineNo">684</span>        return 12;<a name="line.684"></a>
<span class="sourceLineNo">685</span>      // Generated from the same case in Assembler<a name="line.685"></a>
<span class="sourceLineNo">686</span>      case IA32_ADC_opcode:<a name="line.686"></a>
<span class="sourceLineNo">687</span>      case IA32_ADD_opcode:<a name="line.687"></a>
<span class="sourceLineNo">688</span>      case IA32_AND_opcode:<a name="line.688"></a>
<span class="sourceLineNo">689</span>      case IA32_OR_opcode:<a name="line.689"></a>
<span class="sourceLineNo">690</span>      case IA32_SBB_opcode:<a name="line.690"></a>
<span class="sourceLineNo">691</span>      case IA32_XOR_opcode: {<a name="line.691"></a>
<span class="sourceLineNo">692</span>        int size = 2; // opcode + modr/m<a name="line.692"></a>
<span class="sourceLineNo">693</span>        size += operandCost(MIR_BinaryAcc.getResult(inst), true);<a name="line.693"></a>
<span class="sourceLineNo">694</span>        size += operandCost(MIR_BinaryAcc.getValue(inst), true);<a name="line.694"></a>
<span class="sourceLineNo">695</span>        return size;<a name="line.695"></a>
<span class="sourceLineNo">696</span>      }<a name="line.696"></a>
<span class="sourceLineNo">697</span>      case IA32_CMP_opcode: {<a name="line.697"></a>
<span class="sourceLineNo">698</span>        int size = 2; // opcode + modr/m<a name="line.698"></a>
<span class="sourceLineNo">699</span>        size += operandCost(MIR_Compare.getVal1(inst), true);<a name="line.699"></a>
<span class="sourceLineNo">700</span>        size += operandCost(MIR_Compare.getVal2(inst), true);<a name="line.700"></a>
<span class="sourceLineNo">701</span>        return size;<a name="line.701"></a>
<span class="sourceLineNo">702</span>      }<a name="line.702"></a>
<span class="sourceLineNo">703</span>      case IA32_TEST_opcode: {<a name="line.703"></a>
<span class="sourceLineNo">704</span>        int size = 2; // opcode + modr/m<a name="line.704"></a>
<span class="sourceLineNo">705</span>        size += operandCost(MIR_Test.getVal1(inst), false);<a name="line.705"></a>
<span class="sourceLineNo">706</span>        size += operandCost(MIR_Test.getVal2(inst), false);<a name="line.706"></a>
<span class="sourceLineNo">707</span>        return size;<a name="line.707"></a>
<span class="sourceLineNo">708</span>      }<a name="line.708"></a>
<span class="sourceLineNo">709</span>      case IA32_ADDSD_opcode:<a name="line.709"></a>
<span class="sourceLineNo">710</span>      case IA32_SUBSD_opcode:<a name="line.710"></a>
<span class="sourceLineNo">711</span>      case IA32_MULSD_opcode:<a name="line.711"></a>
<span class="sourceLineNo">712</span>      case IA32_DIVSD_opcode:<a name="line.712"></a>
<span class="sourceLineNo">713</span>      case IA32_XORPD_opcode:<a name="line.713"></a>
<span class="sourceLineNo">714</span>      case IA32_SQRTSD_opcode:<a name="line.714"></a>
<span class="sourceLineNo">715</span>      case IA32_ADDSS_opcode:<a name="line.715"></a>
<span class="sourceLineNo">716</span>      case IA32_SUBSS_opcode:<a name="line.716"></a>
<span class="sourceLineNo">717</span>      case IA32_MULSS_opcode:<a name="line.717"></a>
<span class="sourceLineNo">718</span>      case IA32_DIVSS_opcode:<a name="line.718"></a>
<span class="sourceLineNo">719</span>      case IA32_XORPS_opcode: {<a name="line.719"></a>
<span class="sourceLineNo">720</span>        int size = 4; // opcode + modr/m<a name="line.720"></a>
<span class="sourceLineNo">721</span>        Operand value = MIR_BinaryAcc.getValue(inst);<a name="line.721"></a>
<span class="sourceLineNo">722</span>        size += operandCost(value, false);<a name="line.722"></a>
<span class="sourceLineNo">723</span>        return size;<a name="line.723"></a>
<span class="sourceLineNo">724</span>      }<a name="line.724"></a>
<span class="sourceLineNo">725</span>      case IA32_UCOMISS_opcode: {<a name="line.725"></a>
<span class="sourceLineNo">726</span>        int size = 3; // opcode + modr/m<a name="line.726"></a>
<span class="sourceLineNo">727</span>        Operand val2 = MIR_Compare.getVal2(inst);<a name="line.727"></a>
<span class="sourceLineNo">728</span>        size += operandCost(val2, false);<a name="line.728"></a>
<span class="sourceLineNo">729</span>        return size;<a name="line.729"></a>
<span class="sourceLineNo">730</span>      }<a name="line.730"></a>
<span class="sourceLineNo">731</span>      case IA32_UCOMISD_opcode: {<a name="line.731"></a>
<span class="sourceLineNo">732</span>        int size = 4; // opcode + modr/m<a name="line.732"></a>
<span class="sourceLineNo">733</span>        Operand val2 = MIR_Compare.getVal2(inst);<a name="line.733"></a>
<span class="sourceLineNo">734</span>        size += operandCost(val2, false);<a name="line.734"></a>
<span class="sourceLineNo">735</span>        return size;<a name="line.735"></a>
<span class="sourceLineNo">736</span>      }<a name="line.736"></a>
<span class="sourceLineNo">737</span>      case IA32_CVTSI2SS_opcode:<a name="line.737"></a>
<span class="sourceLineNo">738</span>      case IA32_CVTSI2SD_opcode:<a name="line.738"></a>
<span class="sourceLineNo">739</span>      case IA32_CVTSS2SD_opcode:<a name="line.739"></a>
<span class="sourceLineNo">740</span>      case IA32_CVTSD2SS_opcode:<a name="line.740"></a>
<span class="sourceLineNo">741</span>      case IA32_CVTSD2SI_opcode:<a name="line.741"></a>
<span class="sourceLineNo">742</span>      case IA32_CVTTSD2SI_opcode:<a name="line.742"></a>
<span class="sourceLineNo">743</span>      case IA32_CVTSS2SI_opcode:<a name="line.743"></a>
<span class="sourceLineNo">744</span>      case IA32_CVTTSS2SI_opcode: {<a name="line.744"></a>
<span class="sourceLineNo">745</span>        int size = 4; // opcode + modr/m<a name="line.745"></a>
<span class="sourceLineNo">746</span>        Operand result = MIR_Unary.getResult(inst);<a name="line.746"></a>
<span class="sourceLineNo">747</span>        Operand value = MIR_Unary.getVal(inst);<a name="line.747"></a>
<span class="sourceLineNo">748</span>        size += operandCost(result, false);<a name="line.748"></a>
<span class="sourceLineNo">749</span>        size += operandCost(value, false);<a name="line.749"></a>
<span class="sourceLineNo">750</span>        return size;<a name="line.750"></a>
<span class="sourceLineNo">751</span>      }<a name="line.751"></a>
<span class="sourceLineNo">752</span>      case IA32_CMPEQSD_opcode:<a name="line.752"></a>
<span class="sourceLineNo">753</span>      case IA32_CMPLTSD_opcode:<a name="line.753"></a>
<span class="sourceLineNo">754</span>      case IA32_CMPLESD_opcode:<a name="line.754"></a>
<span class="sourceLineNo">755</span>      case IA32_CMPUNORDSD_opcode:<a name="line.755"></a>
<span class="sourceLineNo">756</span>      case IA32_CMPNESD_opcode:<a name="line.756"></a>
<span class="sourceLineNo">757</span>      case IA32_CMPNLTSD_opcode:<a name="line.757"></a>
<span class="sourceLineNo">758</span>      case IA32_CMPNLESD_opcode:<a name="line.758"></a>
<span class="sourceLineNo">759</span>      case IA32_CMPORDSD_opcode:<a name="line.759"></a>
<span class="sourceLineNo">760</span>      case IA32_CMPEQSS_opcode:<a name="line.760"></a>
<span class="sourceLineNo">761</span>      case IA32_CMPLTSS_opcode:<a name="line.761"></a>
<span class="sourceLineNo">762</span>      case IA32_CMPLESS_opcode:<a name="line.762"></a>
<span class="sourceLineNo">763</span>      case IA32_CMPUNORDSS_opcode:<a name="line.763"></a>
<span class="sourceLineNo">764</span>      case IA32_CMPNESS_opcode:<a name="line.764"></a>
<span class="sourceLineNo">765</span>      case IA32_CMPNLTSS_opcode:<a name="line.765"></a>
<span class="sourceLineNo">766</span>      case IA32_CMPNLESS_opcode:<a name="line.766"></a>
<span class="sourceLineNo">767</span>      case IA32_CMPORDSS_opcode: {<a name="line.767"></a>
<span class="sourceLineNo">768</span>        int size = 5; // opcode + modr/m + type<a name="line.768"></a>
<span class="sourceLineNo">769</span>        Operand value = MIR_BinaryAcc.getValue(inst);<a name="line.769"></a>
<span class="sourceLineNo">770</span>        size += operandCost(value, false);<a name="line.770"></a>
<span class="sourceLineNo">771</span>        return size;<a name="line.771"></a>
<span class="sourceLineNo">772</span>      }<a name="line.772"></a>
<span class="sourceLineNo">773</span>      case IA32_MOVD_opcode:<a name="line.773"></a>
<span class="sourceLineNo">774</span>      case IA32_MOVLPD_opcode:<a name="line.774"></a>
<span class="sourceLineNo">775</span>      case IA32_MOVQ_opcode:<a name="line.775"></a>
<span class="sourceLineNo">776</span>      case IA32_MOVSS_opcode:<a name="line.776"></a>
<span class="sourceLineNo">777</span>      case IA32_MOVSD_opcode: {<a name="line.777"></a>
<span class="sourceLineNo">778</span>        int size = 4; // opcode + modr/m<a name="line.778"></a>
<span class="sourceLineNo">779</span>        Operand result = MIR_Move.getResult(inst);<a name="line.779"></a>
<span class="sourceLineNo">780</span>        Operand value = MIR_Move.getValue(inst);<a name="line.780"></a>
<span class="sourceLineNo">781</span>        size += operandCost(result, false);<a name="line.781"></a>
<span class="sourceLineNo">782</span>        size += operandCost(value, false);<a name="line.782"></a>
<span class="sourceLineNo">783</span>        return size;<a name="line.783"></a>
<span class="sourceLineNo">784</span>      }<a name="line.784"></a>
<span class="sourceLineNo">785</span>      case IA32_PUSH_opcode: {<a name="line.785"></a>
<span class="sourceLineNo">786</span>        Operand op = MIR_UnaryNoRes.getVal(inst);<a name="line.786"></a>
<span class="sourceLineNo">787</span>        int size = 0;<a name="line.787"></a>
<span class="sourceLineNo">788</span>        if (op instanceof RegisterOperand) {<a name="line.788"></a>
<span class="sourceLineNo">789</span>          size += 1;<a name="line.789"></a>
<span class="sourceLineNo">790</span>        } else if (op instanceof IntConstantOperand) {<a name="line.790"></a>
<span class="sourceLineNo">791</span>          if (fits(((IntConstantOperand) op).value, 8)) {<a name="line.791"></a>
<span class="sourceLineNo">792</span>            size += 2;<a name="line.792"></a>
<span class="sourceLineNo">793</span>          } else {<a name="line.793"></a>
<span class="sourceLineNo">794</span>            size += 5;<a name="line.794"></a>
<span class="sourceLineNo">795</span>          }<a name="line.795"></a>
<span class="sourceLineNo">796</span>        } else {<a name="line.796"></a>
<span class="sourceLineNo">797</span>          size += (2 + operandCost(op, true));<a name="line.797"></a>
<span class="sourceLineNo">798</span>        }<a name="line.798"></a>
<span class="sourceLineNo">799</span>        return size;<a name="line.799"></a>
<span class="sourceLineNo">800</span>      }<a name="line.800"></a>
<span class="sourceLineNo">801</span>      case IA32_LEA_opcode: {<a name="line.801"></a>
<span class="sourceLineNo">802</span>        int size = 2; // opcode + 1 byte modr/m<a name="line.802"></a>
<span class="sourceLineNo">803</span>        size += operandCost(MIR_Lea.getResult(inst), false);<a name="line.803"></a>
<span class="sourceLineNo">804</span>        size += operandCost(MIR_Lea.getValue(inst), false);<a name="line.804"></a>
<span class="sourceLineNo">805</span>        return size;<a name="line.805"></a>
<span class="sourceLineNo">806</span>      }<a name="line.806"></a>
<span class="sourceLineNo">807</span>      case IA32_MOV_opcode: {<a name="line.807"></a>
<span class="sourceLineNo">808</span>        int size = 2; // opcode + modr/m<a name="line.808"></a>
<span class="sourceLineNo">809</span>        Operand result = MIR_Move.getResult(inst);<a name="line.809"></a>
<span class="sourceLineNo">810</span>        Operand value = MIR_Move.getValue(inst);<a name="line.810"></a>
<span class="sourceLineNo">811</span>        size += operandCost(result, false);<a name="line.811"></a>
<span class="sourceLineNo">812</span>        size += operandCost(value, false);<a name="line.812"></a>
<span class="sourceLineNo">813</span>        return size;<a name="line.813"></a>
<span class="sourceLineNo">814</span>      }<a name="line.814"></a>
<span class="sourceLineNo">815</span>      case MIR_LOWTABLESWITCH_opcode:<a name="line.815"></a>
<span class="sourceLineNo">816</span>        return MIR_LowTableSwitch.getNumberOfTargets(inst)*4 + 14;<a name="line.816"></a>
<span class="sourceLineNo">817</span>      case IA32_OFFSET_opcode:<a name="line.817"></a>
<span class="sourceLineNo">818</span>        return 4;<a name="line.818"></a>
<span class="sourceLineNo">819</span>      case IA32_JCC_opcode:<a name="line.819"></a>
<span class="sourceLineNo">820</span>      case IA32_JMP_opcode:<a name="line.820"></a>
<span class="sourceLineNo">821</span>        return 6; // assume long form<a name="line.821"></a>
<span class="sourceLineNo">822</span>      case IA32_LOCK_opcode:<a name="line.822"></a>
<span class="sourceLineNo">823</span>        return 1;<a name="line.823"></a>
<span class="sourceLineNo">824</span>      case IG_PATCH_POINT_opcode:<a name="line.824"></a>
<span class="sourceLineNo">825</span>        return 8;<a name="line.825"></a>
<span class="sourceLineNo">826</span>      case IA32_INT_opcode:<a name="line.826"></a>
<span class="sourceLineNo">827</span>        return 2;<a name="line.827"></a>
<span class="sourceLineNo">828</span>      case IA32_RET_opcode:<a name="line.828"></a>
<span class="sourceLineNo">829</span>        return 3;<a name="line.829"></a>
<span class="sourceLineNo">830</span>      case IA32_CALL_opcode:<a name="line.830"></a>
<span class="sourceLineNo">831</span>        Operand target = MIR_Call.getTarget(inst);<a name="line.831"></a>
<span class="sourceLineNo">832</span>        if (isImmOrLabel(target)) {<a name="line.832"></a>
<span class="sourceLineNo">833</span>          return 5; // opcode + 32bit immediate<a name="line.833"></a>
<span class="sourceLineNo">834</span>        } else {<a name="line.834"></a>
<span class="sourceLineNo">835</span>          return 2 + operandCost(target, false); // opcode + modr/m<a name="line.835"></a>
<span class="sourceLineNo">836</span>        }<a name="line.836"></a>
<span class="sourceLineNo">837</span>      default: {<a name="line.837"></a>
<span class="sourceLineNo">838</span>        int size = 3; // 2 bytes opcode + 1 byte modr/m<a name="line.838"></a>
<span class="sourceLineNo">839</span>        for (Enumeration&lt;Operand&gt; opEnum = inst.getRootOperands(); opEnum.hasMoreElements();) {<a name="line.839"></a>
<span class="sourceLineNo">840</span>          Operand op = opEnum.nextElement();<a name="line.840"></a>
<span class="sourceLineNo">841</span>          size += operandCost(op, false);<a name="line.841"></a>
<span class="sourceLineNo">842</span>        }<a name="line.842"></a>
<span class="sourceLineNo">843</span>        return size;<a name="line.843"></a>
<span class="sourceLineNo">844</span>      }<a name="line.844"></a>
<span class="sourceLineNo">845</span>    }<a name="line.845"></a>
<span class="sourceLineNo">846</span>  }<a name="line.846"></a>
<span class="sourceLineNo">847</span><a name="line.847"></a>
<span class="sourceLineNo">848</span>  private int operandCost(Operand op, boolean shortFormImmediate) {<a name="line.848"></a>
<span class="sourceLineNo">849</span>    if (op instanceof MemoryOperand) {<a name="line.849"></a>
<span class="sourceLineNo">850</span>      MemoryOperand mop = (MemoryOperand) op;<a name="line.850"></a>
<span class="sourceLineNo">851</span>      // If it's a 2byte mem location, we're going to need an override prefix<a name="line.851"></a>
<span class="sourceLineNo">852</span>      int prefix = mop.size == 2 ? 1 : 0;<a name="line.852"></a>
<span class="sourceLineNo">853</span><a name="line.853"></a>
<span class="sourceLineNo">854</span>      // Deal with EBP wierdness<a name="line.854"></a>
<span class="sourceLineNo">855</span>      if (mop.base != null &amp;&amp; mop.base.getRegister() == EBP) {<a name="line.855"></a>
<span class="sourceLineNo">856</span>        if (mop.index != null) {<a name="line.856"></a>
<span class="sourceLineNo">857</span>          // forced into SIB + 32 bit displacement no matter what disp is<a name="line.857"></a>
<span class="sourceLineNo">858</span>          return prefix + 5;<a name="line.858"></a>
<span class="sourceLineNo">859</span>        }<a name="line.859"></a>
<span class="sourceLineNo">860</span>        if (fits(mop.disp, 8)) {<a name="line.860"></a>
<span class="sourceLineNo">861</span>          return prefix + 1;<a name="line.861"></a>
<span class="sourceLineNo">862</span>        } else {<a name="line.862"></a>
<span class="sourceLineNo">863</span>          return prefix + 4;<a name="line.863"></a>
<span class="sourceLineNo">864</span>        }<a name="line.864"></a>
<span class="sourceLineNo">865</span>      }<a name="line.865"></a>
<span class="sourceLineNo">866</span>      if (mop.index != null &amp;&amp; mop.index.getRegister() == EBP) {<a name="line.866"></a>
<span class="sourceLineNo">867</span>        // forced into SIB + 32 bit displacement no matter what disp is<a name="line.867"></a>
<span class="sourceLineNo">868</span>        return prefix + 5;<a name="line.868"></a>
<span class="sourceLineNo">869</span>      }<a name="line.869"></a>
<span class="sourceLineNo">870</span><a name="line.870"></a>
<span class="sourceLineNo">871</span>      // Deal with ESP wierdness -- requires SIB byte even when index is null<a name="line.871"></a>
<span class="sourceLineNo">872</span>      if (mop.base != null &amp;&amp; mop.base.getRegister() == ESP) {<a name="line.872"></a>
<span class="sourceLineNo">873</span>        if (fits(mop.disp, 8)) {<a name="line.873"></a>
<span class="sourceLineNo">874</span>          return prefix + 2;<a name="line.874"></a>
<span class="sourceLineNo">875</span>        } else {<a name="line.875"></a>
<span class="sourceLineNo">876</span>          return prefix + 5;<a name="line.876"></a>
<span class="sourceLineNo">877</span>        }<a name="line.877"></a>
<span class="sourceLineNo">878</span>      }<a name="line.878"></a>
<span class="sourceLineNo">879</span><a name="line.879"></a>
<span class="sourceLineNo">880</span>      if (mop.index == null) {<a name="line.880"></a>
<span class="sourceLineNo">881</span>        // just displacement to worry about<a name="line.881"></a>
<span class="sourceLineNo">882</span>        if (mop.disp.isZero()) {<a name="line.882"></a>
<span class="sourceLineNo">883</span>          return prefix + 0;<a name="line.883"></a>
<span class="sourceLineNo">884</span>        } else if (fits(mop.disp, 8)) {<a name="line.884"></a>
<span class="sourceLineNo">885</span>          return prefix + 1;<a name="line.885"></a>
<span class="sourceLineNo">886</span>        } else {<a name="line.886"></a>
<span class="sourceLineNo">887</span>          return prefix + 4;<a name="line.887"></a>
<span class="sourceLineNo">888</span>        }<a name="line.888"></a>
<span class="sourceLineNo">889</span>      } else {<a name="line.889"></a>
<span class="sourceLineNo">890</span>        // have a SIB<a name="line.890"></a>
<span class="sourceLineNo">891</span>        if (mop.base == null &amp;&amp; mop.scale != 0) {<a name="line.891"></a>
<span class="sourceLineNo">892</span>          // forced to 32 bit displacement even if it would fit in 8<a name="line.892"></a>
<span class="sourceLineNo">893</span>          return prefix + 5;<a name="line.893"></a>
<span class="sourceLineNo">894</span>        } else {<a name="line.894"></a>
<span class="sourceLineNo">895</span>          if (mop.disp.isZero()) {<a name="line.895"></a>
<span class="sourceLineNo">896</span>            return prefix + 1;<a name="line.896"></a>
<span class="sourceLineNo">897</span>          } else if (fits(mop.disp, 8)) {<a name="line.897"></a>
<span class="sourceLineNo">898</span>            return prefix + 2;<a name="line.898"></a>
<span class="sourceLineNo">899</span>          } else {<a name="line.899"></a>
<span class="sourceLineNo">900</span>            return prefix + 5;<a name="line.900"></a>
<span class="sourceLineNo">901</span>          }<a name="line.901"></a>
<span class="sourceLineNo">902</span>        }<a name="line.902"></a>
<span class="sourceLineNo">903</span>      }<a name="line.903"></a>
<span class="sourceLineNo">904</span>    } else if (op instanceof IntConstantOperand) {<a name="line.904"></a>
<span class="sourceLineNo">905</span>      if (shortFormImmediate &amp;&amp; fits(((IntConstantOperand) op).value, 8)) {<a name="line.905"></a>
<span class="sourceLineNo">906</span>        return 1;<a name="line.906"></a>
<span class="sourceLineNo">907</span>      } else {<a name="line.907"></a>
<span class="sourceLineNo">908</span>        return 4;<a name="line.908"></a>
<span class="sourceLineNo">909</span>      }<a name="line.909"></a>
<span class="sourceLineNo">910</span>    } else {<a name="line.910"></a>
<span class="sourceLineNo">911</span>      return 0;<a name="line.911"></a>
<span class="sourceLineNo">912</span>    }<a name="line.912"></a>
<span class="sourceLineNo">913</span>  }<a name="line.913"></a>
<span class="sourceLineNo">914</span><a name="line.914"></a>
<span class="sourceLineNo">915</span>  /**<a name="line.915"></a>
<span class="sourceLineNo">916</span>   * Emit the given instruction, assuming that<a name="line.916"></a>
<span class="sourceLineNo">917</span>   * it is a MIR_CondBranch instruction<a name="line.917"></a>
<span class="sourceLineNo">918</span>   * and has a JCC operator<a name="line.918"></a>
<span class="sourceLineNo">919</span>   *<a name="line.919"></a>
<span class="sourceLineNo">920</span>   * @param inst the instruction to assemble<a name="line.920"></a>
<span class="sourceLineNo">921</span>   */<a name="line.921"></a>
<span class="sourceLineNo">922</span>  protected void doJCC(Instruction inst) {<a name="line.922"></a>
<span class="sourceLineNo">923</span>    byte cond = getCond(MIR_CondBranch.getCond(inst));<a name="line.923"></a>
<span class="sourceLineNo">924</span>    if (isImm(MIR_CondBranch.getTarget(inst))) {<a name="line.924"></a>
<span class="sourceLineNo">925</span>      emitJCC_Cond_Imm(cond, getImm(MIR_CondBranch.getTarget(inst)));<a name="line.925"></a>
<span class="sourceLineNo">926</span>    } else {<a name="line.926"></a>
<span class="sourceLineNo">927</span>      if (VM.VerifyAssertions &amp;&amp; !isLabel(MIR_CondBranch.getTarget(inst))) VM._assert(VM.NOT_REACHED, inst.toString());<a name="line.927"></a>
<span class="sourceLineNo">928</span>      int sourceLabel = -inst.getmcOffset();<a name="line.928"></a>
<span class="sourceLineNo">929</span>      int targetLabel = getLabel(MIR_CondBranch.getTarget(inst));<a name="line.929"></a>
<span class="sourceLineNo">930</span>      int delta = targetLabel - sourceLabel;<a name="line.930"></a>
<span class="sourceLineNo">931</span>      if (VM.VerifyAssertions) VM._assert(delta &gt;= 0);<a name="line.931"></a>
<span class="sourceLineNo">932</span>      if (delta &lt; 10 || (delta &lt; 90 &amp;&amp; targetIsClose(inst, -targetLabel))) {<a name="line.932"></a>
<span class="sourceLineNo">933</span>        int miStart = mi;<a name="line.933"></a>
<span class="sourceLineNo">934</span>        ForwardReference r = new ForwardReference.ShortBranch(mi, targetLabel);<a name="line.934"></a>
<span class="sourceLineNo">935</span>        forwardRefs = ForwardReference.enqueue(forwardRefs, r);<a name="line.935"></a>
<span class="sourceLineNo">936</span>        setMachineCodes(mi++, (byte) (0x70 + cond));<a name="line.936"></a>
<span class="sourceLineNo">937</span>        mi += 1; // leave space for displacement<a name="line.937"></a>
<span class="sourceLineNo">938</span>        if (lister != null) lister.I(miStart, "J" + CONDITION[cond], 0);<a name="line.938"></a>
<span class="sourceLineNo">939</span>      } else {<a name="line.939"></a>
<span class="sourceLineNo">940</span>        emitJCC_Cond_Label(cond, targetLabel);<a name="line.940"></a>
<span class="sourceLineNo">941</span>      }<a name="line.941"></a>
<span class="sourceLineNo">942</span>    }<a name="line.942"></a>
<span class="sourceLineNo">943</span>  }<a name="line.943"></a>
<span class="sourceLineNo">944</span><a name="line.944"></a>
<span class="sourceLineNo">945</span>  /**<a name="line.945"></a>
<span class="sourceLineNo">946</span>   * Emit the given instruction, assuming that<a name="line.946"></a>
<span class="sourceLineNo">947</span>   * it is a MIR_Branch instruction<a name="line.947"></a>
<span class="sourceLineNo">948</span>   * and has a JMP operator<a name="line.948"></a>
<span class="sourceLineNo">949</span>   *<a name="line.949"></a>
<span class="sourceLineNo">950</span>   * @param inst the instruction to assemble<a name="line.950"></a>
<span class="sourceLineNo">951</span>   */<a name="line.951"></a>
<span class="sourceLineNo">952</span>  protected void doJMP(Instruction inst) {<a name="line.952"></a>
<span class="sourceLineNo">953</span>    if (isImm(MIR_Branch.getTarget(inst))) {<a name="line.953"></a>
<span class="sourceLineNo">954</span>      emitJMP_Imm(getImm(MIR_Branch.getTarget(inst)));<a name="line.954"></a>
<span class="sourceLineNo">955</span>    } else if (isLabel(MIR_Branch.getTarget(inst))) {<a name="line.955"></a>
<span class="sourceLineNo">956</span>      int sourceLabel = -inst.getmcOffset();<a name="line.956"></a>
<span class="sourceLineNo">957</span>      int targetLabel = getLabel(MIR_Branch.getTarget(inst));<a name="line.957"></a>
<span class="sourceLineNo">958</span>      int delta = targetLabel - sourceLabel;<a name="line.958"></a>
<span class="sourceLineNo">959</span>      if (VM.VerifyAssertions) VM._assert(delta &gt;= 0);<a name="line.959"></a>
<span class="sourceLineNo">960</span>      if (delta &lt; 10 || (delta &lt; 90 &amp;&amp; targetIsClose(inst, -targetLabel))) {<a name="line.960"></a>
<span class="sourceLineNo">961</span>        int miStart = mi;<a name="line.961"></a>
<span class="sourceLineNo">962</span>        ForwardReference r = new ForwardReference.ShortBranch(mi, targetLabel);<a name="line.962"></a>
<span class="sourceLineNo">963</span>        forwardRefs = ForwardReference.enqueue(forwardRefs, r);<a name="line.963"></a>
<span class="sourceLineNo">964</span>        setMachineCodes(mi++, (byte) 0xEB);<a name="line.964"></a>
<span class="sourceLineNo">965</span>        mi += 1; // leave space for displacement<a name="line.965"></a>
<span class="sourceLineNo">966</span>        if (lister != null) lister.I(miStart, "JMP", 0);<a name="line.966"></a>
<span class="sourceLineNo">967</span>      } else {<a name="line.967"></a>
<span class="sourceLineNo">968</span>        emitJMP_Label(getLabel(MIR_Branch.getTarget(inst)));<a name="line.968"></a>
<span class="sourceLineNo">969</span>      }<a name="line.969"></a>
<span class="sourceLineNo">970</span>    } else if (isReg(MIR_Branch.getTarget(inst))) {<a name="line.970"></a>
<span class="sourceLineNo">971</span>      emitJMP_Reg(getGPR_Reg(MIR_Branch.getTarget(inst)));<a name="line.971"></a>
<span class="sourceLineNo">972</span>    } else if (isAbs(MIR_Branch.getTarget(inst))) {<a name="line.972"></a>
<span class="sourceLineNo">973</span>      emitJMP_Abs(getDisp(MIR_Branch.getTarget(inst)).toWord().toAddress());<a name="line.973"></a>
<span class="sourceLineNo">974</span>    } else if (isRegDisp(MIR_Branch.getTarget(inst))) {<a name="line.974"></a>
<span class="sourceLineNo">975</span>      emitJMP_RegDisp(getBase(MIR_Branch.getTarget(inst)), getDisp(MIR_Branch.getTarget(inst)));<a name="line.975"></a>
<span class="sourceLineNo">976</span>    } else if (isRegOff(MIR_Branch.getTarget(inst))) {<a name="line.976"></a>
<span class="sourceLineNo">977</span>      emitJMP_RegOff(getIndex(MIR_Branch.getTarget(inst)),<a name="line.977"></a>
<span class="sourceLineNo">978</span>                     getScale(MIR_Branch.getTarget(inst)),<a name="line.978"></a>
<span class="sourceLineNo">979</span>                     getDisp(MIR_Branch.getTarget(inst)));<a name="line.979"></a>
<span class="sourceLineNo">980</span>    } else if (isRegIdx(MIR_Branch.getTarget(inst))) {<a name="line.980"></a>
<span class="sourceLineNo">981</span>      emitJMP_RegIdx(getBase(MIR_Branch.getTarget(inst)),<a name="line.981"></a>
<span class="sourceLineNo">982</span>                     getIndex(MIR_Branch.getTarget(inst)),<a name="line.982"></a>
<span class="sourceLineNo">983</span>                     getScale(MIR_Branch.getTarget(inst)),<a name="line.983"></a>
<span class="sourceLineNo">984</span>                     getDisp(MIR_Branch.getTarget(inst)));<a name="line.984"></a>
<span class="sourceLineNo">985</span>    } else if (isRegInd(MIR_Branch.getTarget(inst))) {<a name="line.985"></a>
<span class="sourceLineNo">986</span>      emitJMP_RegInd(getBase(MIR_Branch.getTarget(inst)));<a name="line.986"></a>
<span class="sourceLineNo">987</span>    } else {<a name="line.987"></a>
<span class="sourceLineNo">988</span>      if (VM.VerifyAssertions) VM._assert(VM.NOT_REACHED, inst.toString());<a name="line.988"></a>
<span class="sourceLineNo">989</span>    }<a name="line.989"></a>
<span class="sourceLineNo">990</span>  }<a name="line.990"></a>
<span class="sourceLineNo">991</span><a name="line.991"></a>
<span class="sourceLineNo">992</span>  /**<a name="line.992"></a>
<span class="sourceLineNo">993</span>   * Emit the given instruction, assuming that<a name="line.993"></a>
<span class="sourceLineNo">994</span>   * it is a MIR_LowTableSwitch instruction<a name="line.994"></a>
<span class="sourceLineNo">995</span>   * and has a MIR_LOWTABLESWITCH operator<a name="line.995"></a>
<span class="sourceLineNo">996</span>   *<a name="line.996"></a>
<span class="sourceLineNo">997</span>   * @param inst the instruction to assemble<a name="line.997"></a>
<span class="sourceLineNo">998</span>   */<a name="line.998"></a>
<span class="sourceLineNo">999</span>  protected void doLOWTABLESWITCH(Instruction inst) {<a name="line.999"></a>
<span class="sourceLineNo">1000</span>    int n = MIR_LowTableSwitch.getNumberOfTargets(inst); // n = number of normal cases (0..n-1)<a name="line.1000"></a>
<span class="sourceLineNo">1001</span>    GPR ms = GPR.lookup(MIR_LowTableSwitch.getMethodStart(inst).getRegister().number);<a name="line.1001"></a>
<span class="sourceLineNo">1002</span>    GPR idx = GPR.lookup(MIR_LowTableSwitch.getIndex(inst).getRegister().number);<a name="line.1002"></a>
<span class="sourceLineNo">1003</span>    // idx += [ms + idx&lt;&lt;2 + ??] - we will patch ?? when we know the placement of the table<a name="line.1003"></a>
<span class="sourceLineNo">1004</span>    int toPatchAddress = getMachineCodeIndex();<a name="line.1004"></a>
<span class="sourceLineNo">1005</span>    if (VM.buildFor32Addr()) {<a name="line.1005"></a>
<span class="sourceLineNo">1006</span>      emitMOV_Reg_RegIdx(idx, ms, idx, Assembler.WORD, Offset.fromIntZeroExtend(Integer.MAX_VALUE));<a name="line.1006"></a>
<span class="sourceLineNo">1007</span>      emitADD_Reg_Reg(idx, ms);<a name="line.1007"></a>
<span class="sourceLineNo">1008</span>    } else {<a name="line.1008"></a>
<span class="sourceLineNo">1009</span>      emitMOV_Reg_RegIdx(idx, ms, idx, Assembler.WORD, Offset.fromIntZeroExtend(Integer.MAX_VALUE));<a name="line.1009"></a>
<span class="sourceLineNo">1010</span>      emitADD_Reg_Reg_Quad(idx, ms);<a name="line.1010"></a>
<span class="sourceLineNo">1011</span>    }<a name="line.1011"></a>
<span class="sourceLineNo">1012</span>    // JMP T0<a name="line.1012"></a>
<span class="sourceLineNo">1013</span>    emitJMP_Reg(idx);<a name="line.1013"></a>
<span class="sourceLineNo">1014</span>    emitNOP((4-getMachineCodeIndex()) &amp; 3); // align table<a name="line.1014"></a>
<span class="sourceLineNo">1015</span>    // create table of offsets from start of method<a name="line.1015"></a>
<span class="sourceLineNo">1016</span>    patchSwitchTableDisplacement(toPatchAddress);<a name="line.1016"></a>
<span class="sourceLineNo">1017</span>    for (int i = 0; i &lt; n; i++) {<a name="line.1017"></a>
<span class="sourceLineNo">1018</span>      Operand target = MIR_LowTableSwitch.getTarget(inst, i);<a name="line.1018"></a>
<span class="sourceLineNo">1019</span>      emitOFFSET_Imm_ImmOrLabel(i, getImm(target), getLabel(target));<a name="line.1019"></a>
<span class="sourceLineNo">1020</span>    }<a name="line.1020"></a>
<span class="sourceLineNo">1021</span>  }<a name="line.1021"></a>
<span class="sourceLineNo">1022</span><a name="line.1022"></a>
<span class="sourceLineNo">1023</span>  /**<a name="line.1023"></a>
<span class="sourceLineNo">1024</span>   * Debugging support (return a printable representation of the machine code).<a name="line.1024"></a>
<span class="sourceLineNo">1025</span>   *<a name="line.1025"></a>
<span class="sourceLineNo">1026</span>   * @param instr  An integer to be interpreted as a PowerPC instruction<a name="line.1026"></a>
<span class="sourceLineNo">1027</span>   * @param offset the mcoffset (in bytes) of the instruction<a name="line.1027"></a>
<span class="sourceLineNo">1028</span>   */<a name="line.1028"></a>
<span class="sourceLineNo">1029</span>  public String disasm(int instr, int offset) {<a name="line.1029"></a>
<span class="sourceLineNo">1030</span>    OptimizingCompilerException.TODO("Assembler: disassembler");<a name="line.1030"></a>
<span class="sourceLineNo">1031</span>    return null;<a name="line.1031"></a>
<span class="sourceLineNo">1032</span>  }<a name="line.1032"></a>
<span class="sourceLineNo">1033</span><a name="line.1033"></a>
<span class="sourceLineNo">1034</span>  /**<a name="line.1034"></a>
<span class="sourceLineNo">1035</span>   * generate machine code into ir.machinecode.<a name="line.1035"></a>
<span class="sourceLineNo">1036</span>   * @param ir the IR to generate<a name="line.1036"></a>
<span class="sourceLineNo">1037</span>   * @param shouldPrint should we print the machine code?<a name="line.1037"></a>
<span class="sourceLineNo">1038</span>   * @return the number of machinecode instructions generated<a name="line.1038"></a>
<span class="sourceLineNo">1039</span>   */<a name="line.1039"></a>
<span class="sourceLineNo">1040</span>  public static int generateCode(IR ir, boolean shouldPrint) {<a name="line.1040"></a>
<span class="sourceLineNo">1041</span>    int count = 0;<a name="line.1041"></a>
<span class="sourceLineNo">1042</span>    AssemblerOpt asm = new AssemblerOpt(count, shouldPrint, ir);<a name="line.1042"></a>
<span class="sourceLineNo">1043</span><a name="line.1043"></a>
<span class="sourceLineNo">1044</span>    for (Instruction p = ir.firstInstructionInCodeOrder(); p != null; p = p.nextInstructionInCodeOrder()) {<a name="line.1044"></a>
<span class="sourceLineNo">1045</span>      // Set the mc offset of all instructions to their negative position.<a name="line.1045"></a>
<span class="sourceLineNo">1046</span>      // A positive value in their position means they have been created<a name="line.1046"></a>
<span class="sourceLineNo">1047</span>      // by the assembler.<a name="line.1047"></a>
<span class="sourceLineNo">1048</span>      count++;<a name="line.1048"></a>
<span class="sourceLineNo">1049</span>      p.setmcOffset(-count);<a name="line.1049"></a>
<span class="sourceLineNo">1050</span>      if (p.operator() == Operators.MIR_LOWTABLESWITCH) {<a name="line.1050"></a>
<span class="sourceLineNo">1051</span>        // Table switch kludge, as these will occupy multiple slots in the<a name="line.1051"></a>
<span class="sourceLineNo">1052</span>        // generated assembler<a name="line.1052"></a>
<span class="sourceLineNo">1053</span>        count += MIR_LowTableSwitch.getNumberOfTargets(p);<a name="line.1053"></a>
<span class="sourceLineNo">1054</span>      }<a name="line.1054"></a>
<span class="sourceLineNo">1055</span>    }<a name="line.1055"></a>
<span class="sourceLineNo">1056</span><a name="line.1056"></a>
<span class="sourceLineNo">1057</span>    for (Instruction p = ir.firstInstructionInCodeOrder(); p != null; p = p.nextInstructionInCodeOrder()) {<a name="line.1057"></a>
<span class="sourceLineNo">1058</span>      if (DEBUG_ESTIMATE) {<a name="line.1058"></a>
<span class="sourceLineNo">1059</span>        int start = asm.getMachineCodeIndex();<a name="line.1059"></a>
<span class="sourceLineNo">1060</span>        int estimate = asm.estimateSize(p, start);<a name="line.1060"></a>
<span class="sourceLineNo">1061</span>        asm.doInst(p);<a name="line.1061"></a>
<span class="sourceLineNo">1062</span>        int end = asm.getMachineCodeIndex();<a name="line.1062"></a>
<span class="sourceLineNo">1063</span>        if (end - start &gt; estimate) {<a name="line.1063"></a>
<span class="sourceLineNo">1064</span>          VM.sysWriteln("Bad estimate: " + (end - start) + " " + estimate + " " + p);<a name="line.1064"></a>
<span class="sourceLineNo">1065</span>          VM.sysWrite("\tMachine code: ");<a name="line.1065"></a>
<span class="sourceLineNo">1066</span>          asm.writeLastInstruction(start);<a name="line.1066"></a>
<span class="sourceLineNo">1067</span>          VM.sysWriteln();<a name="line.1067"></a>
<span class="sourceLineNo">1068</span>        }<a name="line.1068"></a>
<span class="sourceLineNo">1069</span>      } else {<a name="line.1069"></a>
<span class="sourceLineNo">1070</span>        asm.doInst(p);<a name="line.1070"></a>
<span class="sourceLineNo">1071</span>      }<a name="line.1071"></a>
<span class="sourceLineNo">1072</span>    }<a name="line.1072"></a>
<span class="sourceLineNo">1073</span><a name="line.1073"></a>
<span class="sourceLineNo">1074</span>    ir.MIRInfo.machinecode = asm.getMachineCodes();<a name="line.1074"></a>
<span class="sourceLineNo">1075</span><a name="line.1075"></a>
<span class="sourceLineNo">1076</span>    return ir.MIRInfo.machinecode.length();<a name="line.1076"></a>
<span class="sourceLineNo">1077</span>  }<a name="line.1077"></a>
<span class="sourceLineNo">1078</span><a name="line.1078"></a>
<span class="sourceLineNo">1079</span>}<a name="line.1079"></a>




























































</pre>
</div>
</body>
</html>
