#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1875ba0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1875d30 .scope module, "tb" "tb" 3 61;
 .timescale -12 -12;
L_0x185ed50 .functor NOT 1, L_0x18b61e0, C4<0>, C4<0>, C4<0>;
L_0x18b6030 .functor XOR 10, L_0x18b5e60, L_0x18b5f90, C4<0000000000>, C4<0000000000>;
L_0x18b6140 .functor XOR 10, L_0x18b6030, L_0x18b60a0, C4<0000000000>, C4<0000000000>;
v0x18b2220_0 .net *"_ivl_10", 9 0, L_0x18b60a0;  1 drivers
v0x18b2320_0 .net *"_ivl_12", 9 0, L_0x18b6140;  1 drivers
v0x18b2400_0 .net *"_ivl_2", 9 0, L_0x18b5dc0;  1 drivers
v0x18b24c0_0 .net *"_ivl_4", 9 0, L_0x18b5e60;  1 drivers
v0x18b25a0_0 .net *"_ivl_6", 9 0, L_0x18b5f90;  1 drivers
v0x18b26d0_0 .net *"_ivl_8", 9 0, L_0x18b6030;  1 drivers
v0x18b27b0_0 .var "clk", 0 0;
v0x18b2850_0 .net "in", 3 0, v0x18af920_0;  1 drivers
v0x18b28f0_0 .net "out_any_dut", 3 1, L_0x18b4ab0;  1 drivers
v0x18b29b0_0 .net "out_any_ref", 3 1, L_0x185f310;  1 drivers
v0x18b2a80_0 .net "out_both_dut", 2 0, L_0x18b3f70;  1 drivers
v0x18b2b50_0 .net "out_both_ref", 2 0, L_0x185f040;  1 drivers
v0x18b2c20_0 .net "out_different_dut", 3 0, L_0x18b53c0;  1 drivers
v0x18b2cf0_0 .net "out_different_ref", 3 0, L_0x185f560;  1 drivers
v0x18b2dc0_0 .var/2u "stats1", 287 0;
v0x18b2e80_0 .var/2u "strobe", 0 0;
v0x18b2f40_0 .net "tb_match", 0 0, L_0x18b61e0;  1 drivers
v0x18b3010_0 .net "tb_mismatch", 0 0, L_0x185ed50;  1 drivers
v0x18b30b0_0 .net "wavedrom_enable", 0 0, v0x18afa80_0;  1 drivers
v0x18b3180_0 .net "wavedrom_title", 511 0, v0x18afb20_0;  1 drivers
E_0x186f910/0 .event negedge, v0x18af860_0;
E_0x186f910/1 .event posedge, v0x18af860_0;
E_0x186f910 .event/or E_0x186f910/0, E_0x186f910/1;
L_0x18b5dc0 .concat [ 4 3 3 0], L_0x185f560, L_0x185f310, L_0x185f040;
L_0x18b5e60 .concat [ 4 3 3 0], L_0x185f560, L_0x185f310, L_0x185f040;
L_0x18b5f90 .concat [ 4 3 3 0], L_0x18b53c0, L_0x18b4ab0, L_0x18b3f70;
L_0x18b60a0 .concat [ 4 3 3 0], L_0x185f560, L_0x185f310, L_0x185f040;
L_0x18b61e0 .cmp/eeq 10, L_0x18b5dc0, L_0x18b6140;
S_0x1875ec0 .scope module, "good1" "reference_module" 3 108, 3 4 0, S_0x1875d30;
 .timescale -12 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 3 "out_both";
    .port_info 2 /OUTPUT 3 "out_any";
    .port_info 3 /OUTPUT 4 "out_different";
L_0x185f040 .functor AND 3, L_0x18b3280, L_0x18b3320, C4<111>, C4<111>;
L_0x185f310 .functor OR 3, L_0x18b34b0, L_0x18b3550, C4<000>, C4<000>;
L_0x185f560 .functor XOR 4, v0x18af920_0, L_0x18b39a0, C4<0000>, C4<0000>;
v0x185e540_0 .net *"_ivl_1", 2 0, L_0x18b3280;  1 drivers
v0x185e880_0 .net *"_ivl_13", 0 0, L_0x18b3710;  1 drivers
v0x185eb50_0 .net *"_ivl_15", 2 0, L_0x18b38c0;  1 drivers
v0x185ee60_0 .net *"_ivl_16", 3 0, L_0x18b39a0;  1 drivers
v0x185f150_0 .net *"_ivl_3", 2 0, L_0x18b3320;  1 drivers
v0x185f420_0 .net *"_ivl_7", 2 0, L_0x18b34b0;  1 drivers
v0x185f630_0 .net *"_ivl_9", 2 0, L_0x18b3550;  1 drivers
v0x18aec30_0 .net "in", 3 0, v0x18af920_0;  alias, 1 drivers
v0x18aed10_0 .net "out_any", 3 1, L_0x185f310;  alias, 1 drivers
v0x18aee80_0 .net "out_both", 2 0, L_0x185f040;  alias, 1 drivers
v0x18aef60_0 .net "out_different", 3 0, L_0x185f560;  alias, 1 drivers
L_0x18b3280 .part v0x18af920_0, 0, 3;
L_0x18b3320 .part v0x18af920_0, 1, 3;
L_0x18b34b0 .part v0x18af920_0, 0, 3;
L_0x18b3550 .part v0x18af920_0, 1, 3;
L_0x18b3710 .part v0x18af920_0, 0, 1;
L_0x18b38c0 .part v0x18af920_0, 1, 3;
L_0x18b39a0 .concat [ 3 1 0 0], L_0x18b38c0, L_0x18b3710;
S_0x18af0c0 .scope module, "stim1" "stimulus_gen" 3 104, 3 18 0, S_0x1875d30;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "tb_match";
    .port_info 2 /OUTPUT 4 "in";
    .port_info 3 /OUTPUT 512 "wavedrom_title";
    .port_info 4 /OUTPUT 1 "wavedrom_enable";
v0x18af860_0 .net "clk", 0 0, v0x18b27b0_0;  1 drivers
v0x18af920_0 .var "in", 3 0;
v0x18af9e0_0 .net "tb_match", 0 0, L_0x18b61e0;  alias, 1 drivers
v0x18afa80_0 .var "wavedrom_enable", 0 0;
v0x18afb20_0 .var "wavedrom_title", 511 0;
E_0x186f4a0 .event posedge, v0x18af860_0;
E_0x186fd90 .event negedge, v0x18af860_0;
S_0x18af360 .scope task, "wavedrom_start" "wavedrom_start" 3 31, 3 31 0, S_0x18af0c0;
 .timescale -12 -12;
v0x18af560_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x18af660 .scope task, "wavedrom_stop" "wavedrom_stop" 3 34, 3 34 0, S_0x18af0c0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x18afcf0 .scope module, "top_module1" "top_module" 3 114, 4 1 0, S_0x1875d30;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 3 "out_both";
    .port_info 2 /OUTPUT 3 "out_any";
    .port_info 3 /OUTPUT 4 "out_different";
L_0x1876b00 .functor AND 1, L_0x18b3b80, L_0x18b3c20, C4<1>, C4<1>;
L_0x18877c0 .functor AND 1, L_0x18b3d60, L_0x18b3e00, C4<1>, C4<1>;
L_0x1887830 .functor AND 1, L_0x18b4100, L_0x18b41e0, C4<1>, C4<1>;
L_0x18b4710 .functor OR 1, L_0x18b4580, L_0x18b4670, C4<0>, C4<0>;
L_0x18b49f0 .functor OR 1, L_0x18b4850, L_0x18b4950, C4<0>, C4<0>;
L_0x18b4c40 .functor OR 1, L_0x18b4cb0, L_0x18b4d50, C4<0>, C4<0>;
L_0x18b5170 .functor XOR 1, L_0x18b4fa0, L_0x18b5040, C4<0>, C4<0>;
L_0x18b5460 .functor XOR 1, L_0x18b5280, L_0x18b5320, C4<0>, C4<0>;
L_0x18b57b0 .functor XOR 1, L_0x18b55c0, L_0x18b5660, C4<0>, C4<0>;
L_0x18b5c00 .functor XOR 1, L_0x18b5a00, L_0x18b5b60, C4<0>, C4<0>;
v0x18aff60_0 .net *"_ivl_11", 0 0, L_0x18b3d60;  1 drivers
v0x18b0040_0 .net *"_ivl_13", 0 0, L_0x18b3e00;  1 drivers
v0x18b0120_0 .net *"_ivl_14", 0 0, L_0x18877c0;  1 drivers
v0x18b0210_0 .net *"_ivl_20", 0 0, L_0x18b4100;  1 drivers
v0x18b02f0_0 .net *"_ivl_22", 0 0, L_0x18b41e0;  1 drivers
v0x18b0420_0 .net *"_ivl_23", 0 0, L_0x1887830;  1 drivers
v0x18b0500_0 .net *"_ivl_28", 0 0, L_0x18b4580;  1 drivers
v0x18b05e0_0 .net *"_ivl_3", 0 0, L_0x18b3b80;  1 drivers
v0x18b06c0_0 .net *"_ivl_30", 0 0, L_0x18b4670;  1 drivers
v0x18b0830_0 .net *"_ivl_31", 0 0, L_0x18b4710;  1 drivers
v0x18b0910_0 .net *"_ivl_36", 0 0, L_0x18b4850;  1 drivers
v0x18b09f0_0 .net *"_ivl_38", 0 0, L_0x18b4950;  1 drivers
v0x18b0ad0_0 .net *"_ivl_39", 0 0, L_0x18b49f0;  1 drivers
v0x18b0bb0_0 .net *"_ivl_45", 0 0, L_0x18b4cb0;  1 drivers
v0x18b0c90_0 .net *"_ivl_47", 0 0, L_0x18b4d50;  1 drivers
v0x18b0d70_0 .net *"_ivl_48", 0 0, L_0x18b4c40;  1 drivers
v0x18b0e50_0 .net *"_ivl_5", 0 0, L_0x18b3c20;  1 drivers
v0x18b0f30_0 .net *"_ivl_53", 0 0, L_0x18b4fa0;  1 drivers
v0x18b1010_0 .net *"_ivl_55", 0 0, L_0x18b5040;  1 drivers
v0x18b10f0_0 .net *"_ivl_56", 0 0, L_0x18b5170;  1 drivers
v0x18b11b0_0 .net *"_ivl_6", 0 0, L_0x1876b00;  1 drivers
v0x18b1290_0 .net *"_ivl_61", 0 0, L_0x18b5280;  1 drivers
v0x18b1370_0 .net *"_ivl_63", 0 0, L_0x18b5320;  1 drivers
v0x18b1450_0 .net *"_ivl_64", 0 0, L_0x18b5460;  1 drivers
v0x18b1510_0 .net *"_ivl_69", 0 0, L_0x18b55c0;  1 drivers
v0x18b15f0_0 .net *"_ivl_71", 0 0, L_0x18b5660;  1 drivers
v0x18b16d0_0 .net *"_ivl_72", 0 0, L_0x18b57b0;  1 drivers
v0x18b1790_0 .net *"_ivl_78", 0 0, L_0x18b5a00;  1 drivers
v0x18b1870_0 .net *"_ivl_80", 0 0, L_0x18b5b60;  1 drivers
v0x18b1950_0 .net *"_ivl_81", 0 0, L_0x18b5c00;  1 drivers
v0x18b1a10_0 .net "in", 3 0, v0x18af920_0;  alias, 1 drivers
v0x18b1ad0_0 .net "out_any", 3 1, L_0x18b4ab0;  alias, 1 drivers
v0x18b1bb0_0 .net "out_both", 2 0, L_0x18b3f70;  alias, 1 drivers
v0x18b1ea0_0 .net "out_different", 3 0, L_0x18b53c0;  alias, 1 drivers
L_0x18b3b80 .part v0x18af920_0, 3, 1;
L_0x18b3c20 .part v0x18af920_0, 0, 1;
L_0x18b3d60 .part v0x18af920_0, 0, 1;
L_0x18b3e00 .part v0x18af920_0, 1, 1;
L_0x18b3f70 .concat8 [ 1 1 1 0], L_0x1876b00, L_0x18877c0, L_0x1887830;
L_0x18b4100 .part v0x18af920_0, 1, 1;
L_0x18b41e0 .part v0x18af920_0, 2, 1;
L_0x18b4580 .part v0x18af920_0, 0, 1;
L_0x18b4670 .part v0x18af920_0, 1, 1;
L_0x18b4850 .part v0x18af920_0, 1, 1;
L_0x18b4950 .part v0x18af920_0, 2, 1;
L_0x18b4ab0 .concat8 [ 1 1 1 0], L_0x18b4710, L_0x18b49f0, L_0x18b4c40;
L_0x18b4cb0 .part v0x18af920_0, 2, 1;
L_0x18b4d50 .part v0x18af920_0, 3, 1;
L_0x18b4fa0 .part v0x18af920_0, 0, 1;
L_0x18b5040 .part v0x18af920_0, 3, 1;
L_0x18b5280 .part v0x18af920_0, 1, 1;
L_0x18b5320 .part v0x18af920_0, 0, 1;
L_0x18b55c0 .part v0x18af920_0, 2, 1;
L_0x18b5660 .part v0x18af920_0, 1, 1;
L_0x18b53c0 .concat8 [ 1 1 1 1], L_0x18b5170, L_0x18b5460, L_0x18b57b0, L_0x18b5c00;
L_0x18b5a00 .part v0x18af920_0, 3, 1;
L_0x18b5b60 .part v0x18af920_0, 2, 1;
S_0x18b2000 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 122, 3 122 0, S_0x1875d30;
 .timescale -12 -12;
E_0x1857a20 .event anyedge, v0x18b2e80_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x18b2e80_0;
    %nor/r;
    %assign/vec4 v0x18b2e80_0, 0;
    %wait E_0x1857a20;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x18af0c0;
T_3 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x18af920_0, 0;
    %wait E_0x186fd90;
    %wait E_0x186f4a0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x18af920_0, 0;
    %wait E_0x186f4a0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x18af920_0, 0;
    %wait E_0x186f4a0;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x18af920_0, 0;
    %wait E_0x186f4a0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x18af920_0, 0;
    %wait E_0x186f4a0;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x18af920_0, 0;
    %wait E_0x186fd90;
    %fork TD_tb.stim1.wavedrom_stop, S_0x18af660;
    %join;
    %vpi_func 3 51 "$random" 32 {0 0 0};
    %pad/s 4;
    %assign/vec4 v0x18af920_0, 0;
    %pushi/vec4 100, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x186fd90;
    %vpi_func 3 53 "$random" 32 {0 0 0};
    %pad/s 4;
    %assign/vec4 v0x18af920_0, 0;
    %wait E_0x186f4a0;
    %vpi_func 3 54 "$random" 32 {0 0 0};
    %pad/s 4;
    %assign/vec4 v0x18af920_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 56 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x1875d30;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18b27b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18b2e80_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1875d30;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x18b27b0_0;
    %inv;
    %store/vec4 v0x18b27b0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1875d30;
T_6 ;
    %vpi_call/w 3 96 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 97 "$dumpvars", 32'sb00000000000000000000000000000001, v0x18af860_0, v0x18b3010_0, v0x18b2850_0, v0x18b2b50_0, v0x18b2a80_0, v0x18b29b0_0, v0x18b28f0_0, v0x18b2cf0_0, v0x18b2c20_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1875d30;
T_7 ;
    %load/vec4 v0x18b2dc0_0;
    %parti/u 32, 192, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x18b2dc0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x18b2dc0_0;
    %parti/u 32, 160, 32;
    %vpi_call/w 3 131 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_both", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 132 "$display", "Hint: Output '%s' has no mismatches.", "out_both" {0 0 0};
T_7.1 ;
    %load/vec4 v0x18b2dc0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x18b2dc0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x18b2dc0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 133 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_any", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.3;
T_7.2 ;
    %vpi_call/w 3 134 "$display", "Hint: Output '%s' has no mismatches.", "out_any" {0 0 0};
T_7.3 ;
    %load/vec4 v0x18b2dc0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.4, 4;
    %load/vec4 v0x18b2dc0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x18b2dc0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 135 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_different", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.5;
T_7.4 ;
    %vpi_call/w 3 136 "$display", "Hint: Output '%s' has no mismatches.", "out_different" {0 0 0};
T_7.5 ;
    %load/vec4 v0x18b2dc0_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x18b2dc0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 138 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 139 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x18b2dc0_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x18b2dc0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 140 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1875d30;
T_8 ;
    %wait E_0x186f910;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x18b2dc0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18b2dc0_0, 4, 32;
    %load/vec4 v0x18b2f40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x18b2dc0_0;
    %parti/u 32, 256, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 151 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18b2dc0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x18b2dc0_0;
    %pushi/vec4 256, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 256, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18b2dc0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x18b2b50_0;
    %load/vec4 v0x18b2b50_0;
    %load/vec4 v0x18b2a80_0;
    %xor;
    %load/vec4 v0x18b2b50_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x18b2dc0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 155 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18b2dc0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x18b2dc0_0;
    %parti/u 32, 192, 32;
    %addi 1, 0, 32;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18b2dc0_0, 4, 32;
T_8.4 ;
    %load/vec4 v0x18b29b0_0;
    %load/vec4 v0x18b29b0_0;
    %load/vec4 v0x18b28f0_0;
    %xor;
    %load/vec4 v0x18b29b0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.8, 6;
    %load/vec4 v0x18b2dc0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.10, 4;
    %vpi_func 3 158 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18b2dc0_0, 4, 32;
T_8.10 ;
    %load/vec4 v0x18b2dc0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18b2dc0_0, 4, 32;
T_8.8 ;
    %load/vec4 v0x18b2cf0_0;
    %load/vec4 v0x18b2cf0_0;
    %load/vec4 v0x18b2c20_0;
    %xor;
    %load/vec4 v0x18b2cf0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.12, 6;
    %load/vec4 v0x18b2dc0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.14, 4;
    %vpi_func 3 161 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18b2dc0_0, 4, 32;
T_8.14 ;
    %load/vec4 v0x18b2dc0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18b2dc0_0, 4, 32;
T_8.12 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/gatesv/gatesv_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5-ff/can5_depth5/human/gatesv/iter0/response3/top_module.sv";
