

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-90ec3399763d7c8512cfe7dc193473086c38ca38_modified_0.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   20 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,32 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                    8 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          1,2,2,1,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-icnt_in_buffer_limit                   64 # in_buffer_limit
-icnt_out_buffer_limit                   64 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:24,L:R:m:N:L,T:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:64:64:2,L:R:f:N:L,S:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:4:128:4,L:R:f:N:L,S:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     N:32:128:4,L:L:m:N:H,S:64:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         1 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      35 # L1 Hit Latency
-gpgpu_smem_latency                    26 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                 8192 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config                    0 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    0 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    1 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   20 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 2,0,0,1,1,2,0,0,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    0 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_dp_units                     0 # Number of DP units (default=0)
-gpgpu_num_int_units                    0 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    0 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler     two_level_active:6:0:1 # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    0 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    1 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    1 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:8,L:B:m:L:L,A:256:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    2 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                    0 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
7f8b3ffae7eb839d529c9d25de33b44f  /home/joshua/gpgpu_A4/gpu-rodinia/cuda/nw/a.out
Extracting PTX file and ptxas options    1: a.1.sm_52.ptx -arch=sm_52
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/joshua/gpgpu_A4/gpu-rodinia/cuda/nw/a.out
self exe links to: /home/joshua/gpgpu_A4/gpu-rodinia/cuda/nw/a.out
11.0
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/joshua/gpgpu_A4/gpu-rodinia/cuda/nw/a.out
Running md5sum using "md5sum /home/joshua/gpgpu_A4/gpu-rodinia/cuda/nw/a.out "
self exe links to: /home/joshua/gpgpu_A4/gpu-rodinia/cuda/nw/a.out
Extracting specific PTX file named a.1.sm_52.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z20needle_cuda_shared_2PiS_iiii : hostFun 0x0x55adce67ce28, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing a.1.sm_52.ptx
GPGPU-Sim PTX: allocating shared region for "_ZZ20needle_cuda_shared_1PiS_iiiiE4temp" from 0x0 to 0x484 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ20needle_cuda_shared_1PiS_iiiiE3ref" from 0x500 to 0x900 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z20needle_cuda_shared_1PiS_iiii'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ20needle_cuda_shared_2PiS_iiiiE4temp" from 0x0 to 0x484 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ20needle_cuda_shared_2PiS_iiiiE3ref" from 0x500 to 0x900 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z20needle_cuda_shared_2PiS_iiii'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file a.1.sm_52.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from a.1.sm_52.ptx
GPGPU-Sim PTX: Kernel '_Z20needle_cuda_shared_2PiS_iiii' : regs=32, lmem=0, smem=2180, cmem=352
GPGPU-Sim PTX: Kernel '_Z20needle_cuda_shared_1PiS_iiii' : regs=32, lmem=0, smem=2180, cmem=352
GPGPU-Sim PTX: __cudaRegisterFunction _Z20needle_cuda_shared_1PiS_iiii : hostFun 0x0x55adce67cc32, fat_cubin_handle = 1
WG size of kernel = 16 
Start Needleman-Wunsch
Processing top-left matrix
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdb4166358..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdb4166350..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdb416634c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdb4166348..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdb4166344..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdb4166340..

GPGPU-Sim PTX: cudaLaunch for 0x0x55adce67cc32 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z20needle_cuda_shared_1PiS_iiii'...
GPGPU-Sim PTX: Finding dominators for '_Z20needle_cuda_shared_1PiS_iiii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z20needle_cuda_shared_1PiS_iiii'...
GPGPU-Sim PTX: Finding postdominators for '_Z20needle_cuda_shared_1PiS_iiii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z20needle_cuda_shared_1PiS_iiii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z20needle_cuda_shared_1PiS_iiii'...
GPGPU-Sim PTX: reconvergence points for _Z20needle_cuda_shared_1PiS_iiii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x088 (a.1.sm_52.ptx:53) @%p16 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x0b0 (a.1.sm_52.ptx:61) cvta.to.global.u64 %rd6, %rd2;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x350 (a.1.sm_52.ptx:145) @%p17 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3a8 (a.1.sm_52.ptx:159) bar.sync 0;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x3b8 (a.1.sm_52.ptx:161) @%p18 bra BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x410 (a.1.sm_52.ptx:175) bar.sync 0;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x420 (a.1.sm_52.ptx:177) @%p19 bra BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x478 (a.1.sm_52.ptx:191) bar.sync 0;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x488 (a.1.sm_52.ptx:193) @%p20 bra BB0_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4e0 (a.1.sm_52.ptx:207) bar.sync 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x4f0 (a.1.sm_52.ptx:209) @%p21 bra BB0_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x548 (a.1.sm_52.ptx:223) bar.sync 0;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x558 (a.1.sm_52.ptx:225) @%p22 bra BB0_14;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5b0 (a.1.sm_52.ptx:239) bar.sync 0;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x5c0 (a.1.sm_52.ptx:241) @%p23 bra BB0_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x618 (a.1.sm_52.ptx:255) bar.sync 0;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x628 (a.1.sm_52.ptx:257) @%p24 bra BB0_18;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x680 (a.1.sm_52.ptx:271) bar.sync 0;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x690 (a.1.sm_52.ptx:273) @%p25 bra BB0_20;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6e8 (a.1.sm_52.ptx:287) bar.sync 0;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x6f8 (a.1.sm_52.ptx:289) @%p26 bra BB0_22;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x750 (a.1.sm_52.ptx:303) bar.sync 0;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x760 (a.1.sm_52.ptx:305) @%p27 bra BB0_24;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7b8 (a.1.sm_52.ptx:319) bar.sync 0;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x7c8 (a.1.sm_52.ptx:321) @%p28 bra BB0_26;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x820 (a.1.sm_52.ptx:335) bar.sync 0;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x830 (a.1.sm_52.ptx:337) @%p29 bra BB0_28;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x888 (a.1.sm_52.ptx:351) bar.sync 0;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x898 (a.1.sm_52.ptx:353) @%p30 bra BB0_30;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8f0 (a.1.sm_52.ptx:367) bar.sync 0;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x900 (a.1.sm_52.ptx:369) @%p31 bra BB0_32;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x958 (a.1.sm_52.ptx:383) bar.sync 0;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x968 (a.1.sm_52.ptx:385) @%p32 bra BB0_34;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9c0 (a.1.sm_52.ptx:399) bar.sync 0;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x9c8 (a.1.sm_52.ptx:400) @%p31 bra BB0_36;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa20 (a.1.sm_52.ptx:414) bar.sync 0;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0xa28 (a.1.sm_52.ptx:415) @%p30 bra BB0_38;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa80 (a.1.sm_52.ptx:429) bar.sync 0;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0xa88 (a.1.sm_52.ptx:430) @%p29 bra BB0_40;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xae0 (a.1.sm_52.ptx:444) bar.sync 0;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0xae8 (a.1.sm_52.ptx:445) @%p28 bra BB0_42;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb40 (a.1.sm_52.ptx:459) bar.sync 0;
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0xb48 (a.1.sm_52.ptx:460) @%p27 bra BB0_44;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xba0 (a.1.sm_52.ptx:474) bar.sync 0;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0xba8 (a.1.sm_52.ptx:475) @%p26 bra BB0_46;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc00 (a.1.sm_52.ptx:489) bar.sync 0;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0xc08 (a.1.sm_52.ptx:490) @%p25 bra BB0_48;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc60 (a.1.sm_52.ptx:504) bar.sync 0;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0xc68 (a.1.sm_52.ptx:505) @%p24 bra BB0_50;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcc0 (a.1.sm_52.ptx:519) bar.sync 0;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0xcc8 (a.1.sm_52.ptx:520) @%p23 bra BB0_52;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd20 (a.1.sm_52.ptx:534) bar.sync 0;
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0xd28 (a.1.sm_52.ptx:535) @%p22 bra BB0_54;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd80 (a.1.sm_52.ptx:549) bar.sync 0;
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0xd88 (a.1.sm_52.ptx:550) @%p21 bra BB0_56;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xde0 (a.1.sm_52.ptx:564) bar.sync 0;
GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0xde8 (a.1.sm_52.ptx:565) @%p20 bra BB0_58;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe40 (a.1.sm_52.ptx:579) bar.sync 0;
GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0xe48 (a.1.sm_52.ptx:580) @%p19 bra BB0_60;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xea0 (a.1.sm_52.ptx:594) bar.sync 0;
GPGPU-Sim PTX: 31 (potential) branch divergence @  PC=0xea8 (a.1.sm_52.ptx:595) @%p18 bra BB0_62;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf00 (a.1.sm_52.ptx:609) bar.sync 0;
GPGPU-Sim PTX: 32 (potential) branch divergence @  PC=0xf08 (a.1.sm_52.ptx:610) @%p17 bra BB0_64;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf60 (a.1.sm_52.ptx:624) bar.sync 0;
GPGPU-Sim PTX: ... end of reconvergence points for _Z20needle_cuda_shared_1PiS_iiii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z20needle_cuda_shared_1PiS_iiii'.
GPGPU-Sim PTX: pushing kernel '_Z20needle_cuda_shared_1PiS_iiii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 1: size 0
kernel_name = _Z20needle_cuda_shared_1PiS_iiii 
kernel_launch_uid = 1 
gpu_sim_cycle = 18239
gpu_sim_insn = 6067
gpu_ipc =       0.3326
gpu_tot_sim_cycle = 18239
gpu_tot_sim_insn = 6067
gpu_tot_ipc =       0.3326
gpu_tot_issued_cta = 1
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 2.0833% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0048
partiton_level_parallism_total  =       0.0048
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.0000
L2_BW  =       0.4163 GB/Sec
L2_BW_total  =       0.4163 GB/Sec
gpu_total_sim_rate=6067

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 275
	L1I_total_cache_misses = 35
	L1I_total_cache_miss_rate = 0.1273
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 52, Miss = 35, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 52
	L1D_total_cache_misses = 35
	L1D_total_cache_miss_rate = 0.6731
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.002
L1C_cache:
	L1C_total_cache_accesses = 7
	L1C_total_cache_misses = 5
	L1C_total_cache_miss_rate = 0.7143
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 34
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 2
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 5
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 16
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 240
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 35
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 35
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 7
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 17
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 275

Total_core_cache_fail_stats:
ctas_completed 1, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
549, 
gpgpu_n_tot_thrd_icount = 17568
gpgpu_n_tot_w_icount = 549
gpgpu_n_stall_shd_mem = 437
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 34
gpgpu_n_mem_write_global = 17
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 1
gpgpu_n_load_insn  = 289
gpgpu_n_store_insn = 256
gpgpu_n_shmem_insn = 1825
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 112
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 420
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 17
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:31896	W0_Scoreboard:4031	W1:24	W2:20	W3:20	W4:20	W5:20	W6:20	W7:20	W8:20	W9:20	W10:20	W11:20	W12:20	W13:20	W14:20	W15:20	W16:245	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:549	WS1:0	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 8 {8:1,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 272 {8:34,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2088 {40:1,72:2,136:14,}
traffic_breakdown_coretomem[INST_ACC_R] = 280 {8:35,}
traffic_breakdown_memtocore[CONST_ACC_R] = 80 {40:2,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 5440 {40:136,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 488 {8:61,}
traffic_breakdown_memtocore[INST_ACC_R] = 5600 {40:140,}
maxmflatency = 263 
max_icnt2mem_latency = 46 
maxmrqlatency = 21 
max_icnt2sh_latency = 47 
averagemflatency = 139 
avg_icnt2mem_latency = 12 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 13 
mrq_lat_table:66 	36 	0 	36 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	197 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	35 	1 	0 	51 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	138 	12 	24 	25 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	11 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       335      8291         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1547      9188         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      4012     10116         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5685     11006         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      6513     11924         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      7371     12815         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  6.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 16.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 16.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 16.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 16.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 12.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 142/14 = 10.142858
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        263         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0       174         0         0         0         0         0
dram[2]:          0       132         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0       174         0         0         0         0
dram[4]:        135         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0       177         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24075 n_nop=24043 n_act=4 n_pre=2 n_ref_event=94204993244752 n_req=26 n_rd=26 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00216
n_activity=247 dram_eff=0.2105
bk0: 18a 23990i bk1: 8a 24049i bk2: 0a 24072i bk3: 0a 24073i bk4: 0a 24073i bk5: 0a 24075i bk6: 0a 24075i bk7: 0a 24075i bk8: 0a 24075i bk9: 0a 24075i bk10: 0a 24075i bk11: 0a 24075i bk12: 0a 24075i bk13: 0a 24076i bk14: 0a 24076i bk15: 0a 24078i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.846154
Row_Buffer_Locality_read = 0.846154
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.673440
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.002160 
total_CMD = 24075 
util_bw = 52 
Wasted_Col = 67 
Wasted_Row = 24 
Idle = 23932 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 19 
rwq = 0 
CCDLc_limit_alone = 19 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 24075 
n_nop = 24043 
Read = 26 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 94204993244752 
n_req = 26 
total_req = 26 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 26 
Row_Bus_Util =  0.000249 
CoL_Bus_Util = 0.001080 
Either_Row_CoL_Bus_Util = 0.001329 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.008017 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00801662
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24075 n_nop=24049 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001994
n_activity=164 dram_eff=0.2927
bk0: 16a 24041i bk1: 8a 24051i bk2: 0a 24074i bk3: 0a 24074i bk4: 0a 24074i bk5: 0a 24074i bk6: 0a 24074i bk7: 0a 24074i bk8: 0a 24074i bk9: 0a 24075i bk10: 0a 24075i bk11: 0a 24076i bk12: 0a 24076i bk13: 0a 24076i bk14: 0a 24076i bk15: 0a 24076i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004557
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.001994 
total_CMD = 24075 
util_bw = 48 
Wasted_Col = 42 
Wasted_Row = 0 
Idle = 23985 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 24075 
n_nop = 24049 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000083 
CoL_Bus_Util = 0.000997 
Either_Row_CoL_Bus_Util = 0.001080 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003988 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00398754
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24075 n_nop=24049 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001994
n_activity=164 dram_eff=0.2927
bk0: 16a 24042i bk1: 8a 24052i bk2: 0a 24074i bk3: 0a 24074i bk4: 0a 24074i bk5: 0a 24074i bk6: 0a 24074i bk7: 0a 24074i bk8: 0a 24074i bk9: 0a 24075i bk10: 0a 24075i bk11: 0a 24076i bk12: 0a 24076i bk13: 0a 24076i bk14: 0a 24076i bk15: 0a 24076i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004513
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.001994 
total_CMD = 24075 
util_bw = 48 
Wasted_Col = 42 
Wasted_Row = 0 
Idle = 23985 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 24075 
n_nop = 24049 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000083 
CoL_Bus_Util = 0.000997 
Either_Row_CoL_Bus_Util = 0.001080 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004071 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00407061
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24075 n_nop=24049 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001994
n_activity=164 dram_eff=0.2927
bk0: 16a 24042i bk1: 8a 24051i bk2: 0a 24074i bk3: 0a 24074i bk4: 0a 24074i bk5: 0a 24074i bk6: 0a 24074i bk7: 0a 24074i bk8: 0a 24074i bk9: 0a 24075i bk10: 0a 24075i bk11: 0a 24076i bk12: 0a 24076i bk13: 0a 24076i bk14: 0a 24076i bk15: 0a 24076i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001994 
total_CMD = 24075 
util_bw = 48 
Wasted_Col = 42 
Wasted_Row = 0 
Idle = 23985 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 24075 
n_nop = 24049 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000083 
CoL_Bus_Util = 0.000997 
Either_Row_CoL_Bus_Util = 0.001080 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004112 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00411215
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24075 n_nop=24049 n_act=2 n_pre=0 n_ref_event=4565658604079112714 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001994
n_activity=164 dram_eff=0.2927
bk0: 16a 24041i bk1: 8a 24052i bk2: 0a 24074i bk3: 0a 24074i bk4: 0a 24074i bk5: 0a 24074i bk6: 0a 24074i bk7: 0a 24074i bk8: 0a 24074i bk9: 0a 24075i bk10: 0a 24075i bk11: 0a 24076i bk12: 0a 24076i bk13: 0a 24076i bk14: 0a 24076i bk15: 0a 24076i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001994 
total_CMD = 24075 
util_bw = 48 
Wasted_Col = 42 
Wasted_Row = 0 
Idle = 23985 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 24075 
n_nop = 24049 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 4565658604079112714 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000083 
CoL_Bus_Util = 0.000997 
Either_Row_CoL_Bus_Util = 0.001080 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004112 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00411215
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24075 n_nop=24053 n_act=2 n_pre=0 n_ref_event=0 n_req=20 n_rd=20 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001661
n_activity=143 dram_eff=0.2797
bk0: 12a 24046i bk1: 8a 24052i bk2: 0a 24074i bk3: 0a 24074i bk4: 0a 24074i bk5: 0a 24074i bk6: 0a 24074i bk7: 0a 24074i bk8: 0a 24074i bk9: 0a 24075i bk10: 0a 24075i bk11: 0a 24076i bk12: 0a 24076i bk13: 0a 24076i bk14: 0a 24076i bk15: 0a 24076i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900000
Row_Buffer_Locality_read = 0.900000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.001661 
total_CMD = 24075 
util_bw = 40 
Wasted_Col = 39 
Wasted_Row = 0 
Idle = 23996 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 24075 
n_nop = 24053 
Read = 20 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 20 
total_req = 20 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 20 
Row_Bus_Util =  0.000083 
CoL_Bus_Util = 0.000831 
Either_Row_CoL_Bus_Util = 0.000914 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003946 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.003946

========= L2 cache stats =========
L2_cache_bank[0]: Access = 38, Miss = 18, Miss_rate = 0.474, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 58, Miss = 16, Miss_rate = 0.276, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 28, Miss = 8, Miss_rate = 0.286, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 48, Miss = 8, Miss_rate = 0.167, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 44, Miss = 16, Miss_rate = 0.364, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 59, Miss = 12, Miss_rate = 0.203, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 339
L2_total_cache_misses = 142
L2_total_cache_miss_rate = 0.4189
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 136
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 61
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 35
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 105
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 136
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 61
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 140
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=339
icnt_total_pkts_simt_to_mem=131
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.15493
	minimum = 5
	maximum = 45
Network latency average = 8.15493
	minimum = 5
	maximum = 45
Slowest packet = 198
Flit latency average = 7.76596
	minimum = 5
	maximum = 45
Slowest flit = 198
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000865057
	minimum = 0 (at node 1)
	maximum = 0.00477 (at node 0)
Accepted packet rate average = 0.000865057
	minimum = 0 (at node 1)
	maximum = 0.0185865 (at node 0)
Injected flit rate average = 0.000954406
	minimum = 0 (at node 1)
	maximum = 0.00718241 (at node 0)
Accepted flit rate average= 0.000954406
	minimum = 0 (at node 1)
	maximum = 0.0185865 (at node 0)
Injected packet length average = 1.10329
Accepted packet length average = 1.10329
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.15493 (1 samples)
	minimum = 5 (1 samples)
	maximum = 45 (1 samples)
Network latency average = 8.15493 (1 samples)
	minimum = 5 (1 samples)
	maximum = 45 (1 samples)
Flit latency average = 7.76596 (1 samples)
	minimum = 5 (1 samples)
	maximum = 45 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.000865057 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.00477 (1 samples)
Accepted packet rate average = 0.000865057 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.0185865 (1 samples)
Injected flit rate average = 0.000954406 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.00718241 (1 samples)
Accepted flit rate average = 0.000954406 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.0185865 (1 samples)
Injected packet size average = 1.10329 (1 samples)
Accepted packet size average = 1.10329 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 1 sec (1 sec)
gpgpu_simulation_rate = 6067 (inst/sec)
gpgpu_simulation_rate = 18239 (cycle/sec)
gpgpu_silicon_slowdown = 38379x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdb4166358..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdb4166350..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdb416634c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdb4166348..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdb4166344..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdb4166340..

GPGPU-Sim PTX: cudaLaunch for 0x0x55adce67cc32 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z20needle_cuda_shared_1PiS_iiii 
GPGPU-Sim PTX: pushing kernel '_Z20needle_cuda_shared_1PiS_iiii' to stream 0, gridDim= (2,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z20needle_cuda_shared_1PiS_iiii'
Destroy streams for kernel 2: size 0
kernel_name = _Z20needle_cuda_shared_1PiS_iiii 
kernel_launch_uid = 2 
gpu_sim_cycle = 14154
gpu_sim_insn = 12134
gpu_ipc =       0.8573
gpu_tot_sim_cycle = 32393
gpu_tot_sim_insn = 18201
gpu_tot_ipc =       0.5619
gpu_tot_issued_cta = 3
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 2.0833% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0161
partiton_level_parallism_total  =       0.0097
partiton_level_parallism_util =       1.0556
partiton_level_parallism_util_total  =       1.0396
L2_BW  =       1.2059 GB/Sec
L2_BW_total  =       0.7613 GB/Sec
gpu_total_sim_rate=6067

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 825
	L1I_total_cache_misses = 105
	L1I_total_cache_miss_rate = 0.1273
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 52, Miss = 35, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 79, Miss = 63, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 79, Miss = 63, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 210
	L1D_total_cache_misses = 161
	L1D_total_cache_miss_rate = 0.7667
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.003
L1C_cache:
	L1C_total_cache_accesses = 21
	L1C_total_cache_misses = 15
	L1C_total_cache_miss_rate = 0.7143
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 130
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 6
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 15
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 46
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 31
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 720
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 105
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 133
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 21
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 77
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 825

Total_core_cache_fail_stats:
ctas_completed 3, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
549, 
gpgpu_n_tot_thrd_icount = 52704
gpgpu_n_tot_w_icount = 1647
gpgpu_n_stall_shd_mem = 1365
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 130
gpgpu_n_mem_write_global = 77
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 3
gpgpu_n_load_insn  = 867
gpgpu_n_store_insn = 768
gpgpu_n_shmem_insn = 5475
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 336
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 1260
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 105
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:79248	W0_Scoreboard:12169	W1:72	W2:60	W3:60	W4:60	W5:60	W6:60	W7:60	W8:60	W9:60	W10:60	W11:60	W12:60	W13:60	W14:60	W15:60	W16:735	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:1647	WS1:0	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 24 {8:3,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1040 {8:130,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 5576 {40:31,72:30,136:16,}
traffic_breakdown_coretomem[INST_ACC_R] = 840 {8:105,}
traffic_breakdown_memtocore[CONST_ACC_R] = 240 {40:6,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 20800 {40:520,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1240 {8:155,}
traffic_breakdown_memtocore[INST_ACC_R] = 16800 {40:420,}
maxmflatency = 263 
max_icnt2mem_latency = 46 
maxmrqlatency = 21 
max_icnt2sh_latency = 60 
averagemflatency = 142 
avg_icnt2mem_latency = 14 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 13 
mrq_lat_table:66 	36 	0 	36 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	679 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	104 	4 	0 	207 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	495 	31 	62 	93 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	24 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       335      8291         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1547      9188         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      4012     10116         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5685     11006         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      6513     11924         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      7371     12815         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  6.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 16.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 16.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 16.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 16.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 12.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 142/14 = 10.142858
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        263         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0       203         0       174         0         0         0
dram[2]:          0       135         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0       205         0       138         0         0
dram[4]:        135         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0       207         0       138         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=42757 n_nop=42725 n_act=4 n_pre=2 n_ref_event=94204993244752 n_req=26 n_rd=26 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001216
n_activity=247 dram_eff=0.2105
bk0: 18a 42672i bk1: 8a 42731i bk2: 0a 42754i bk3: 0a 42755i bk4: 0a 42755i bk5: 0a 42757i bk6: 0a 42757i bk7: 0a 42757i bk8: 0a 42757i bk9: 0a 42757i bk10: 0a 42757i bk11: 0a 42757i bk12: 0a 42757i bk13: 0a 42758i bk14: 0a 42758i bk15: 0a 42760i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.846154
Row_Buffer_Locality_read = 0.846154
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.673440
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.001216 
total_CMD = 42757 
util_bw = 52 
Wasted_Col = 67 
Wasted_Row = 24 
Idle = 42614 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 19 
rwq = 0 
CCDLc_limit_alone = 19 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 42757 
n_nop = 42725 
Read = 26 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 94204993244752 
n_req = 26 
total_req = 26 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 26 
Row_Bus_Util =  0.000140 
CoL_Bus_Util = 0.000608 
Either_Row_CoL_Bus_Util = 0.000748 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004514 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00451388
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=42757 n_nop=42731 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001123
n_activity=164 dram_eff=0.2927
bk0: 16a 42723i bk1: 8a 42733i bk2: 0a 42756i bk3: 0a 42756i bk4: 0a 42756i bk5: 0a 42756i bk6: 0a 42756i bk7: 0a 42756i bk8: 0a 42756i bk9: 0a 42757i bk10: 0a 42757i bk11: 0a 42758i bk12: 0a 42758i bk13: 0a 42758i bk14: 0a 42758i bk15: 0a 42758i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004557
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.001123 
total_CMD = 42757 
util_bw = 48 
Wasted_Col = 42 
Wasted_Row = 0 
Idle = 42667 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 42757 
n_nop = 42731 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000047 
CoL_Bus_Util = 0.000561 
Either_Row_CoL_Bus_Util = 0.000608 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002245 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00224525
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=42757 n_nop=42731 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001123
n_activity=164 dram_eff=0.2927
bk0: 16a 42724i bk1: 8a 42734i bk2: 0a 42756i bk3: 0a 42756i bk4: 0a 42756i bk5: 0a 42756i bk6: 0a 42756i bk7: 0a 42756i bk8: 0a 42756i bk9: 0a 42757i bk10: 0a 42757i bk11: 0a 42758i bk12: 0a 42758i bk13: 0a 42758i bk14: 0a 42758i bk15: 0a 42758i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004513
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.001123 
total_CMD = 42757 
util_bw = 48 
Wasted_Col = 42 
Wasted_Row = 0 
Idle = 42667 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 42757 
n_nop = 42731 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000047 
CoL_Bus_Util = 0.000561 
Either_Row_CoL_Bus_Util = 0.000608 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002292 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00229202
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=42757 n_nop=42731 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001123
n_activity=164 dram_eff=0.2927
bk0: 16a 42724i bk1: 8a 42733i bk2: 0a 42756i bk3: 0a 42756i bk4: 0a 42756i bk5: 0a 42756i bk6: 0a 42756i bk7: 0a 42756i bk8: 0a 42756i bk9: 0a 42757i bk10: 0a 42757i bk11: 0a 42758i bk12: 0a 42758i bk13: 0a 42758i bk14: 0a 42758i bk15: 0a 42758i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001123 
total_CMD = 42757 
util_bw = 48 
Wasted_Col = 42 
Wasted_Row = 0 
Idle = 42667 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 42757 
n_nop = 42731 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000047 
CoL_Bus_Util = 0.000561 
Either_Row_CoL_Bus_Util = 0.000608 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002315 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00231541
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=42757 n_nop=42731 n_act=2 n_pre=0 n_ref_event=4565658604079112714 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001123
n_activity=164 dram_eff=0.2927
bk0: 16a 42723i bk1: 8a 42734i bk2: 0a 42756i bk3: 0a 42756i bk4: 0a 42756i bk5: 0a 42756i bk6: 0a 42756i bk7: 0a 42756i bk8: 0a 42756i bk9: 0a 42757i bk10: 0a 42757i bk11: 0a 42758i bk12: 0a 42758i bk13: 0a 42758i bk14: 0a 42758i bk15: 0a 42758i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001123 
total_CMD = 42757 
util_bw = 48 
Wasted_Col = 42 
Wasted_Row = 0 
Idle = 42667 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 42757 
n_nop = 42731 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 4565658604079112714 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000047 
CoL_Bus_Util = 0.000561 
Either_Row_CoL_Bus_Util = 0.000608 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002315 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00231541
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=42757 n_nop=42735 n_act=2 n_pre=0 n_ref_event=0 n_req=20 n_rd=20 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009355
n_activity=143 dram_eff=0.2797
bk0: 12a 42728i bk1: 8a 42734i bk2: 0a 42756i bk3: 0a 42756i bk4: 0a 42756i bk5: 0a 42756i bk6: 0a 42756i bk7: 0a 42756i bk8: 0a 42756i bk9: 0a 42757i bk10: 0a 42757i bk11: 0a 42758i bk12: 0a 42758i bk13: 0a 42758i bk14: 0a 42758i bk15: 0a 42758i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900000
Row_Buffer_Locality_read = 0.900000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000936 
total_CMD = 42757 
util_bw = 40 
Wasted_Col = 39 
Wasted_Row = 0 
Idle = 42678 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 42757 
n_nop = 42735 
Read = 20 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 20 
total_req = 20 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 20 
Row_Bus_Util =  0.000047 
CoL_Bus_Util = 0.000468 
Either_Row_CoL_Bus_Util = 0.000515 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002222 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00222186

========= L2 cache stats =========
L2_cache_bank[0]: Access = 150, Miss = 18, Miss_rate = 0.120, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 24, Miss = 8, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 167, Miss = 16, Miss_rate = 0.096, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 24, Miss = 8, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 48, Miss = 16, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 128, Miss = 8, Miss_rate = 0.062, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 48, Miss = 16, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 141, Miss = 8, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 156, Miss = 16, Miss_rate = 0.103, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 24, Miss = 8, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 167, Miss = 12, Miss_rate = 0.072, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 24, Miss = 8, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 1101
L2_total_cache_misses = 142
L2_total_cache_miss_rate = 0.1290
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 520
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 4
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 155
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 280
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 35
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 105
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 520
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 6
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 155
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 420
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=1101
icnt_total_pkts_simt_to_mem=393
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.37475
	minimum = 5
	maximum = 58
Network latency average = 8.36061
	minimum = 5
	maximum = 58
Slowest packet = 958
Flit latency average = 8.21582
	minimum = 5
	maximum = 58
Slowest flit = 1002
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00259055
	minimum = 0 (at node 0)
	maximum = 0.00805426 (at node 1)
Accepted packet rate average = 0.00259055
	minimum = 0 (at node 0)
	maximum = 0.0269182 (at node 1)
Injected flit rate average = 0.00267952
	minimum = 0 (at node 0)
	maximum = 0.00925533 (at node 1)
Accepted flit rate average= 0.00267952
	minimum = 0 (at node 0)
	maximum = 0.0269182 (at node 1)
Injected packet length average = 1.03434
Accepted packet length average = 1.03434
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.26484 (2 samples)
	minimum = 5 (2 samples)
	maximum = 51.5 (2 samples)
Network latency average = 8.25777 (2 samples)
	minimum = 5 (2 samples)
	maximum = 51.5 (2 samples)
Flit latency average = 7.99089 (2 samples)
	minimum = 5 (2 samples)
	maximum = 51.5 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.0017278 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0.00641213 (2 samples)
Accepted packet rate average = 0.0017278 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0.0227524 (2 samples)
Injected flit rate average = 0.00181696 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0.00821887 (2 samples)
Accepted flit rate average = 0.00181696 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0.0227524 (2 samples)
Injected packet size average = 1.0516 (2 samples)
Accepted packet size average = 1.0516 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 3 sec (3 sec)
gpgpu_simulation_rate = 6067 (inst/sec)
gpgpu_simulation_rate = 10797 (cycle/sec)
gpgpu_silicon_slowdown = 64832x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdb4166358..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdb4166350..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdb416634c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdb4166348..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdb4166344..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdb4166340..

GPGPU-Sim PTX: cudaLaunch for 0x0x55adce67cc32 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z20needle_cuda_shared_1PiS_iiii 
GPGPU-Sim PTX: pushing kernel '_Z20needle_cuda_shared_1PiS_iiii' to stream 0, gridDim= (3,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z20needle_cuda_shared_1PiS_iiii'
Destroy streams for kernel 3: size 0
kernel_name = _Z20needle_cuda_shared_1PiS_iiii 
kernel_launch_uid = 3 
gpu_sim_cycle = 13969
gpu_sim_insn = 18201
gpu_ipc =       1.3030
gpu_tot_sim_cycle = 46362
gpu_tot_sim_insn = 36402
gpu_tot_ipc =       0.7852
gpu_tot_issued_cta = 6
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 2.0833% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0187
partiton_level_parallism_total  =       0.0124
partiton_level_parallism_util =       1.0966
partiton_level_parallism_util_total  =       1.0647
L2_BW  =       1.6308 GB/Sec
L2_BW_total  =       1.0233 GB/Sec
gpu_total_sim_rate=9100

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1650
	L1I_total_cache_misses = 210
	L1I_total_cache_miss_rate = 0.1273
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 52, Miss = 35, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 79, Miss = 63, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 79, Miss = 63, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 52, Miss = 35, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 52, Miss = 35, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 52, Miss = 35, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 366
	L1D_total_cache_misses = 266
	L1D_total_cache_miss_rate = 0.7268
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.003
L1C_cache:
	L1C_total_cache_accesses = 42
	L1C_total_cache_misses = 30
	L1C_total_cache_miss_rate = 0.7143
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 232
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 12
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 30
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 94
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 34
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1440
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 210
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 238
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 42
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 128
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1650

Total_core_cache_fail_stats:
ctas_completed 6, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
549, 
gpgpu_n_tot_thrd_icount = 105408
gpgpu_n_tot_w_icount = 3294
gpgpu_n_stall_shd_mem = 2676
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 232
gpgpu_n_mem_write_global = 128
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 6
gpgpu_n_load_insn  = 1734
gpgpu_n_store_insn = 1536
gpgpu_n_shmem_insn = 10950
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 672
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 2520
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 156
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:149253	W0_Scoreboard:24215	W1:144	W2:120	W3:120	W4:120	W5:120	W6:120	W7:120	W8:120	W9:120	W10:120	W11:120	W12:120	W13:120	W14:120	W15:120	W16:1470	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:3294	WS1:0	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 48 {8:6,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1856 {8:232,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11840 {40:34,72:36,136:58,}
traffic_breakdown_coretomem[INST_ACC_R] = 1680 {8:210,}
traffic_breakdown_memtocore[CONST_ACC_R] = 480 {40:12,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 37120 {40:928,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2704 {8:338,}
traffic_breakdown_memtocore[INST_ACC_R] = 33600 {40:840,}
maxmflatency = 263 
max_icnt2mem_latency = 50 
maxmrqlatency = 21 
max_icnt2sh_latency = 60 
averagemflatency = 143 
avg_icnt2mem_latency = 14 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 15 
mrq_lat_table:66 	36 	0 	36 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1276 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	207 	9 	0 	360 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	885 	68 	141 	184 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	36 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       335      8291         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1547      9188         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      4012     10116         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5685     11006         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      6513     11924         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      7371     12815         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  6.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 16.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 16.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 16.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 16.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 12.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 142/14 = 10.142858
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        263         0       135         0         0         0         0         0         0         0         0       172         0         0         0         0
dram[1]:          0         0       135         0         0         0         0         0         0         0       217         0       193         0         0         0
dram[2]:          0       135         0         0         0         0         0         0         0         0         0         0       172         0         0         0
dram[3]:          0       135         0         0         0         0         0         0         0         0         0       219         0       189         0         0
dram[4]:        135         0         0         0         0         0         0         0         0         0         0         0         0       172         0         0
dram[5]:        135         0         0         0         0         0         0         0         0         0       219         0       191         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=61195 n_nop=61163 n_act=4 n_pre=2 n_ref_event=94204993244752 n_req=26 n_rd=26 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008497
n_activity=247 dram_eff=0.2105
bk0: 18a 61110i bk1: 8a 61169i bk2: 0a 61192i bk3: 0a 61193i bk4: 0a 61193i bk5: 0a 61195i bk6: 0a 61195i bk7: 0a 61195i bk8: 0a 61195i bk9: 0a 61195i bk10: 0a 61195i bk11: 0a 61195i bk12: 0a 61195i bk13: 0a 61196i bk14: 0a 61196i bk15: 0a 61198i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.846154
Row_Buffer_Locality_read = 0.846154
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.673440
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000850 
total_CMD = 61195 
util_bw = 52 
Wasted_Col = 67 
Wasted_Row = 24 
Idle = 61052 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 19 
rwq = 0 
CCDLc_limit_alone = 19 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 61195 
n_nop = 61163 
Read = 26 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 94204993244752 
n_req = 26 
total_req = 26 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 26 
Row_Bus_Util =  0.000098 
CoL_Bus_Util = 0.000425 
Either_Row_CoL_Bus_Util = 0.000523 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003154 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00315385
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=61195 n_nop=61169 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007844
n_activity=164 dram_eff=0.2927
bk0: 16a 61161i bk1: 8a 61171i bk2: 0a 61194i bk3: 0a 61194i bk4: 0a 61194i bk5: 0a 61194i bk6: 0a 61194i bk7: 0a 61194i bk8: 0a 61194i bk9: 0a 61195i bk10: 0a 61195i bk11: 0a 61196i bk12: 0a 61196i bk13: 0a 61196i bk14: 0a 61196i bk15: 0a 61196i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004557
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000784 
total_CMD = 61195 
util_bw = 48 
Wasted_Col = 42 
Wasted_Row = 0 
Idle = 61105 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 61195 
n_nop = 61169 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000033 
CoL_Bus_Util = 0.000392 
Either_Row_CoL_Bus_Util = 0.000425 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001569 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00156876
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=61195 n_nop=61169 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007844
n_activity=164 dram_eff=0.2927
bk0: 16a 61162i bk1: 8a 61172i bk2: 0a 61194i bk3: 0a 61194i bk4: 0a 61194i bk5: 0a 61194i bk6: 0a 61194i bk7: 0a 61194i bk8: 0a 61194i bk9: 0a 61195i bk10: 0a 61195i bk11: 0a 61196i bk12: 0a 61196i bk13: 0a 61196i bk14: 0a 61196i bk15: 0a 61196i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004513
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000784 
total_CMD = 61195 
util_bw = 48 
Wasted_Col = 42 
Wasted_Row = 0 
Idle = 61105 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 61195 
n_nop = 61169 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000033 
CoL_Bus_Util = 0.000392 
Either_Row_CoL_Bus_Util = 0.000425 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001601 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00160144
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=61195 n_nop=61169 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007844
n_activity=164 dram_eff=0.2927
bk0: 16a 61162i bk1: 8a 61171i bk2: 0a 61194i bk3: 0a 61194i bk4: 0a 61194i bk5: 0a 61194i bk6: 0a 61194i bk7: 0a 61194i bk8: 0a 61194i bk9: 0a 61195i bk10: 0a 61195i bk11: 0a 61196i bk12: 0a 61196i bk13: 0a 61196i bk14: 0a 61196i bk15: 0a 61196i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000784 
total_CMD = 61195 
util_bw = 48 
Wasted_Col = 42 
Wasted_Row = 0 
Idle = 61105 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 61195 
n_nop = 61169 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000033 
CoL_Bus_Util = 0.000392 
Either_Row_CoL_Bus_Util = 0.000425 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001618 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00161778
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=61195 n_nop=61169 n_act=2 n_pre=0 n_ref_event=4565658604079112714 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007844
n_activity=164 dram_eff=0.2927
bk0: 16a 61161i bk1: 8a 61172i bk2: 0a 61194i bk3: 0a 61194i bk4: 0a 61194i bk5: 0a 61194i bk6: 0a 61194i bk7: 0a 61194i bk8: 0a 61194i bk9: 0a 61195i bk10: 0a 61195i bk11: 0a 61196i bk12: 0a 61196i bk13: 0a 61196i bk14: 0a 61196i bk15: 0a 61196i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000784 
total_CMD = 61195 
util_bw = 48 
Wasted_Col = 42 
Wasted_Row = 0 
Idle = 61105 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 61195 
n_nop = 61169 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 4565658604079112714 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000033 
CoL_Bus_Util = 0.000392 
Either_Row_CoL_Bus_Util = 0.000425 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001618 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00161778
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=61195 n_nop=61173 n_act=2 n_pre=0 n_ref_event=0 n_req=20 n_rd=20 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006536
n_activity=143 dram_eff=0.2797
bk0: 12a 61166i bk1: 8a 61172i bk2: 0a 61194i bk3: 0a 61194i bk4: 0a 61194i bk5: 0a 61194i bk6: 0a 61194i bk7: 0a 61194i bk8: 0a 61194i bk9: 0a 61195i bk10: 0a 61195i bk11: 0a 61196i bk12: 0a 61196i bk13: 0a 61196i bk14: 0a 61196i bk15: 0a 61196i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900000
Row_Buffer_Locality_read = 0.900000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000654 
total_CMD = 61195 
util_bw = 40 
Wasted_Col = 39 
Wasted_Row = 0 
Idle = 61116 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 61195 
n_nop = 61173 
Read = 20 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 20 
total_req = 20 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 20 
Row_Bus_Util =  0.000033 
CoL_Bus_Util = 0.000327 
Either_Row_CoL_Bus_Util = 0.000360 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001552 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00155241

========= L2 cache stats =========
L2_cache_bank[0]: Access = 268, Miss = 18, Miss_rate = 0.067, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 49, Miss = 8, Miss_rate = 0.163, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 347, Miss = 16, Miss_rate = 0.046, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 48, Miss = 8, Miss_rate = 0.167, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 97, Miss = 16, Miss_rate = 0.165, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 216, Miss = 8, Miss_rate = 0.037, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 96, Miss = 16, Miss_rate = 0.167, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 297, Miss = 8, Miss_rate = 0.027, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 268, Miss = 16, Miss_rate = 0.060, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 49, Miss = 8, Miss_rate = 0.163, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 335, Miss = 12, Miss_rate = 0.036, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 48, Miss = 8, Miss_rate = 0.167, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 2118
L2_total_cache_misses = 142
L2_total_cache_miss_rate = 0.0670
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 928
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 10
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 338
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 700
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 35
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 105
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 928
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 12
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 338
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 840
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.004
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=2118
icnt_total_pkts_simt_to_mem=786
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.79264
	minimum = 5
	maximum = 54
Network latency average = 8.79264
	minimum = 5
	maximum = 54
Slowest packet = 2022
Flit latency average = 8.42766
	minimum = 5
	maximum = 54
Slowest flit = 2100
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00338846
	minimum = 0 (at node 0)
	maximum = 0.0128857 (at node 17)
Accepted packet rate average = 0.00338846
	minimum = 0 (at node 0)
	maximum = 0.024268 (at node 3)
Injected flit rate average = 0.00373844
	minimum = 0 (at node 0)
	maximum = 0.0128857 (at node 17)
Accepted flit rate average= 0.00373844
	minimum = 0 (at node 0)
	maximum = 0.024268 (at node 3)
Injected packet length average = 1.10329
Accepted packet length average = 1.10329
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.44077 (3 samples)
	minimum = 5 (3 samples)
	maximum = 52.3333 (3 samples)
Network latency average = 8.43606 (3 samples)
	minimum = 5 (3 samples)
	maximum = 52.3333 (3 samples)
Flit latency average = 8.13648 (3 samples)
	minimum = 5 (3 samples)
	maximum = 52.3333 (3 samples)
Fragmentation average = 0 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0 (3 samples)
Injected packet rate average = 0.00228135 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0.00856998 (3 samples)
Accepted packet rate average = 0.00228135 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0.0232576 (3 samples)
Injected flit rate average = 0.00245745 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0.00977447 (3 samples)
Accepted flit rate average = 0.00245745 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0.0232576 (3 samples)
Injected packet size average = 1.07719 (3 samples)
Accepted packet size average = 1.07719 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 4 sec (4 sec)
gpgpu_simulation_rate = 9100 (inst/sec)
gpgpu_simulation_rate = 11590 (cycle/sec)
gpgpu_silicon_slowdown = 60396x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdb4166358..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdb4166350..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdb416634c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdb4166348..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdb4166344..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdb4166340..

GPGPU-Sim PTX: cudaLaunch for 0x0x55adce67cc32 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z20needle_cuda_shared_1PiS_iiii 
GPGPU-Sim PTX: pushing kernel '_Z20needle_cuda_shared_1PiS_iiii' to stream 0, gridDim= (4,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z20needle_cuda_shared_1PiS_iiii'
Destroy streams for kernel 4: size 0
kernel_name = _Z20needle_cuda_shared_1PiS_iiii 
kernel_launch_uid = 4 
gpu_sim_cycle = 14206
gpu_sim_insn = 24268
gpu_ipc =       1.7083
gpu_tot_sim_cycle = 60568
gpu_tot_sim_insn = 60670
gpu_tot_ipc =       1.0017
gpu_tot_issued_cta = 10
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 2.0833% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0321
partiton_level_parallism_total  =       0.0170
partiton_level_parallism_util =       1.0935
partiton_level_parallism_util_total  =       1.0772
L2_BW  =       2.4030 GB/Sec
L2_BW_total  =       1.3469 GB/Sec
gpu_total_sim_rate=12134

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2750
	L1I_total_cache_misses = 350
	L1I_total_cache_miss_rate = 0.1273
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 52, Miss = 35, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 79, Miss = 63, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 79, Miss = 63, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 52, Miss = 35, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 52, Miss = 35, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 52, Miss = 35, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 79, Miss = 63, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 79, Miss = 63, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 79, Miss = 63, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 79, Miss = 63, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 682
	L1D_total_cache_misses = 518
	L1D_total_cache_miss_rate = 0.7595
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.003
L1C_cache:
	L1C_total_cache_accesses = 70
	L1C_total_cache_misses = 50
	L1C_total_cache_miss_rate = 0.7143
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 10
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 424
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 20
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 50
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 154
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 94
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2400
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 350
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 434
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 70
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 248
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2750

Total_core_cache_fail_stats:
ctas_completed 10, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
549, 
gpgpu_n_tot_thrd_icount = 175680
gpgpu_n_tot_w_icount = 5490
gpgpu_n_stall_shd_mem = 4532
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 424
gpgpu_n_mem_write_global = 248
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 10
gpgpu_n_load_insn  = 2890
gpgpu_n_store_insn = 2560
gpgpu_n_shmem_insn = 18250
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1120
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 4200
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 332
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:244122	W0_Scoreboard:40510	W1:240	W2:200	W3:200	W4:200	W5:200	W6:200	W7:200	W8:200	W9:200	W10:200	W11:200	W12:200	W13:200	W14:200	W15:200	W16:2450	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:5490	WS1:0	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 80 {8:10,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3392 {8:424,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 18816 {40:94,72:92,136:62,}
traffic_breakdown_coretomem[INST_ACC_R] = 2800 {8:350,}
traffic_breakdown_memtocore[CONST_ACC_R] = 800 {40:20,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 67840 {40:1696,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4208 {8:526,}
traffic_breakdown_memtocore[INST_ACC_R] = 56000 {40:1400,}
maxmflatency = 263 
max_icnt2mem_latency = 50 
maxmrqlatency = 21 
max_icnt2sh_latency = 76 
averagemflatency = 145 
avg_icnt2mem_latency = 14 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 15 
mrq_lat_table:66 	36 	0 	36 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2240 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	344 	16 	0 	672 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	1242 	443 	203 	334 	20 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	49 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       335      8291         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1547      9188         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      4012     10116         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5685     11006         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      6513     11924         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      7371     12815         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  6.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 16.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 16.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 16.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 16.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 12.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 142/14 = 10.142858
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        263         0       135         0         0         0         0         0         0         0         0       172         0       172         0         0
dram[1]:        135         0       135         0         0         0         0         0         0         0       246         0       206         0         0         0
dram[2]:          0       135         0       135         0         0         0         0         0         0       172         0       172         0         0         0
dram[3]:          0       135         0       135         0         0         0         0         0         0         0       248         0       204         0         0
dram[4]:        135         0       135         0         0         0         0         0         0         0         0       172         0       172         0         0
dram[5]:        135         0       135         0         0         0         0         0         0         0       250         0       206         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=79946 n_nop=79914 n_act=4 n_pre=2 n_ref_event=94204993244752 n_req=26 n_rd=26 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006504
n_activity=247 dram_eff=0.2105
bk0: 18a 79861i bk1: 8a 79920i bk2: 0a 79943i bk3: 0a 79944i bk4: 0a 79944i bk5: 0a 79946i bk6: 0a 79946i bk7: 0a 79946i bk8: 0a 79946i bk9: 0a 79946i bk10: 0a 79946i bk11: 0a 79946i bk12: 0a 79946i bk13: 0a 79947i bk14: 0a 79947i bk15: 0a 79949i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.846154
Row_Buffer_Locality_read = 0.846154
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.673440
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000650 
total_CMD = 79946 
util_bw = 52 
Wasted_Col = 67 
Wasted_Row = 24 
Idle = 79803 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 19 
rwq = 0 
CCDLc_limit_alone = 19 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 79946 
n_nop = 79914 
Read = 26 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 94204993244752 
n_req = 26 
total_req = 26 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 26 
Row_Bus_Util =  0.000075 
CoL_Bus_Util = 0.000325 
Either_Row_CoL_Bus_Util = 0.000400 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002414 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00241413
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=79946 n_nop=79920 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006004
n_activity=164 dram_eff=0.2927
bk0: 16a 79912i bk1: 8a 79922i bk2: 0a 79945i bk3: 0a 79945i bk4: 0a 79945i bk5: 0a 79945i bk6: 0a 79945i bk7: 0a 79945i bk8: 0a 79945i bk9: 0a 79946i bk10: 0a 79946i bk11: 0a 79947i bk12: 0a 79947i bk13: 0a 79947i bk14: 0a 79947i bk15: 0a 79947i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004557
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000600 
total_CMD = 79946 
util_bw = 48 
Wasted_Col = 42 
Wasted_Row = 0 
Idle = 79856 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 79946 
n_nop = 79920 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.000300 
Either_Row_CoL_Bus_Util = 0.000325 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001201 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00120081
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=79946 n_nop=79920 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006004
n_activity=164 dram_eff=0.2927
bk0: 16a 79913i bk1: 8a 79923i bk2: 0a 79945i bk3: 0a 79945i bk4: 0a 79945i bk5: 0a 79945i bk6: 0a 79945i bk7: 0a 79945i bk8: 0a 79945i bk9: 0a 79946i bk10: 0a 79946i bk11: 0a 79947i bk12: 0a 79947i bk13: 0a 79947i bk14: 0a 79947i bk15: 0a 79947i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004513
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000600 
total_CMD = 79946 
util_bw = 48 
Wasted_Col = 42 
Wasted_Row = 0 
Idle = 79856 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 79946 
n_nop = 79920 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.000300 
Either_Row_CoL_Bus_Util = 0.000325 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001226 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00122583
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=79946 n_nop=79920 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006004
n_activity=164 dram_eff=0.2927
bk0: 16a 79913i bk1: 8a 79922i bk2: 0a 79945i bk3: 0a 79945i bk4: 0a 79945i bk5: 0a 79945i bk6: 0a 79945i bk7: 0a 79945i bk8: 0a 79945i bk9: 0a 79946i bk10: 0a 79946i bk11: 0a 79947i bk12: 0a 79947i bk13: 0a 79947i bk14: 0a 79947i bk15: 0a 79947i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000600 
total_CMD = 79946 
util_bw = 48 
Wasted_Col = 42 
Wasted_Row = 0 
Idle = 79856 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 79946 
n_nop = 79920 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.000300 
Either_Row_CoL_Bus_Util = 0.000325 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001238 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00123834
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=79946 n_nop=79920 n_act=2 n_pre=0 n_ref_event=4565658604079112714 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006004
n_activity=164 dram_eff=0.2927
bk0: 16a 79912i bk1: 8a 79923i bk2: 0a 79945i bk3: 0a 79945i bk4: 0a 79945i bk5: 0a 79945i bk6: 0a 79945i bk7: 0a 79945i bk8: 0a 79945i bk9: 0a 79946i bk10: 0a 79946i bk11: 0a 79947i bk12: 0a 79947i bk13: 0a 79947i bk14: 0a 79947i bk15: 0a 79947i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000600 
total_CMD = 79946 
util_bw = 48 
Wasted_Col = 42 
Wasted_Row = 0 
Idle = 79856 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 79946 
n_nop = 79920 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 4565658604079112714 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.000300 
Either_Row_CoL_Bus_Util = 0.000325 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001238 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00123834
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=79946 n_nop=79924 n_act=2 n_pre=0 n_ref_event=0 n_req=20 n_rd=20 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005003
n_activity=143 dram_eff=0.2797
bk0: 12a 79917i bk1: 8a 79923i bk2: 0a 79945i bk3: 0a 79945i bk4: 0a 79945i bk5: 0a 79945i bk6: 0a 79945i bk7: 0a 79945i bk8: 0a 79945i bk9: 0a 79946i bk10: 0a 79946i bk11: 0a 79947i bk12: 0a 79947i bk13: 0a 79947i bk14: 0a 79947i bk15: 0a 79947i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900000
Row_Buffer_Locality_read = 0.900000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000500 
total_CMD = 79946 
util_bw = 40 
Wasted_Col = 39 
Wasted_Row = 0 
Idle = 79867 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 79946 
n_nop = 79924 
Read = 20 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 20 
total_req = 20 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 20 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.000250 
Either_Row_CoL_Bus_Util = 0.000275 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001188 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0011883

========= L2 cache stats =========
L2_cache_bank[0]: Access = 412, Miss = 18, Miss_rate = 0.044, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 131, Miss = 8, Miss_rate = 0.061, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 609, Miss = 16, Miss_rate = 0.026, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 80, Miss = 8, Miss_rate = 0.100, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 208, Miss = 16, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 324, Miss = 8, Miss_rate = 0.025, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 160, Miss = 16, Miss_rate = 0.100, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 524, Miss = 8, Miss_rate = 0.015, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 408, Miss = 16, Miss_rate = 0.039, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 124, Miss = 8, Miss_rate = 0.065, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 582, Miss = 12, Miss_rate = 0.021, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 80, Miss = 8, Miss_rate = 0.100, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 3642
L2_total_cache_misses = 142
L2_total_cache_miss_rate = 0.0390
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1696
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 18
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 526
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 1260
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 35
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 105
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1696
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 526
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1400
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.005
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=3642
icnt_total_pkts_simt_to_mem=1310
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.36515
	minimum = 5
	maximum = 74
Network latency average = 9.35101
	minimum = 5
	maximum = 74
Slowest packet = 3762
Flit latency average = 9.17334
	minimum = 5
	maximum = 74
Slowest flit = 3972
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00516214
	minimum = 0 (at node 0)
	maximum = 0.0184429 (at node 17)
Accepted packet rate average = 0.00516214
	minimum = 0 (at node 0)
	maximum = 0.0268197 (at node 6)
Injected flit rate average = 0.00533942
	minimum = 0 (at node 0)
	maximum = 0.0184429 (at node 17)
Accepted flit rate average= 0.00533942
	minimum = 0 (at node 0)
	maximum = 0.0268197 (at node 6)
Injected packet length average = 1.03434
Accepted packet length average = 1.03434
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.67187 (4 samples)
	minimum = 5 (4 samples)
	maximum = 57.75 (4 samples)
Network latency average = 8.6648 (4 samples)
	minimum = 5 (4 samples)
	maximum = 57.75 (4 samples)
Flit latency average = 8.39569 (4 samples)
	minimum = 5 (4 samples)
	maximum = 57.75 (4 samples)
Fragmentation average = 0 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0 (4 samples)
Injected packet rate average = 0.00300155 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0.0110382 (4 samples)
Accepted packet rate average = 0.00300155 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0.0241481 (4 samples)
Injected flit rate average = 0.00317795 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0.0119416 (4 samples)
Accepted flit rate average = 0.00317795 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0.0241481 (4 samples)
Injected packet size average = 1.05877 (4 samples)
Accepted packet size average = 1.05877 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 5 sec (5 sec)
gpgpu_simulation_rate = 12134 (inst/sec)
gpgpu_simulation_rate = 12113 (cycle/sec)
gpgpu_silicon_slowdown = 57789x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdb4166358..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdb4166350..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdb416634c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdb4166348..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdb4166344..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdb4166340..

GPGPU-Sim PTX: cudaLaunch for 0x0x55adce67cc32 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z20needle_cuda_shared_1PiS_iiii 
GPGPU-Sim PTX: pushing kernel '_Z20needle_cuda_shared_1PiS_iiii' to stream 0, gridDim= (5,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z20needle_cuda_shared_1PiS_iiii'
Destroy streams for kernel 5: size 0
kernel_name = _Z20needle_cuda_shared_1PiS_iiii 
kernel_launch_uid = 5 
gpu_sim_cycle = 14017
gpu_sim_insn = 30335
gpu_ipc =       2.1642
gpu_tot_sim_cycle = 74585
gpu_tot_sim_insn = 91005
gpu_tot_ipc =       1.2202
gpu_tot_issued_cta = 15
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 2.0833% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0310
partiton_level_parallism_total  =       0.0197
partiton_level_parallism_util =       1.1240
partiton_level_parallism_util_total  =       1.0907
L2_BW  =       2.7087 GB/Sec
L2_BW_total  =       1.6029 GB/Sec
gpu_total_sim_rate=15167

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4125
	L1I_total_cache_misses = 525
	L1I_total_cache_miss_rate = 0.1273
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 52, Miss = 35, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 79, Miss = 63, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 79, Miss = 63, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 52, Miss = 35, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 52, Miss = 35, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 52, Miss = 35, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 79, Miss = 63, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 79, Miss = 63, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 79, Miss = 63, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 79, Miss = 63, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 52, Miss = 35, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 52, Miss = 35, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 52, Miss = 35, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 52, Miss = 35, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 52, Miss = 35, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 942
	L1D_total_cache_misses = 693
	L1D_total_cache_miss_rate = 0.7357
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.003
L1C_cache:
	L1C_total_cache_accesses = 105
	L1C_total_cache_misses = 75
	L1C_total_cache_miss_rate = 0.7143
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 15
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 594
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 30
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 75
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 234
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 99
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3600
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 525
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 609
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 105
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 333
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4125

Total_core_cache_fail_stats:
ctas_completed 15, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
549, 
gpgpu_n_tot_thrd_icount = 263520
gpgpu_n_tot_w_icount = 8235
gpgpu_n_stall_shd_mem = 6717
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 594
gpgpu_n_mem_write_global = 333
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 4335
gpgpu_n_store_insn = 3840
gpgpu_n_shmem_insn = 27375
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1680
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 6300
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 417
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:361109	W0_Scoreboard:60626	W1:360	W2:300	W3:300	W4:300	W5:300	W6:300	W7:300	W8:300	W9:300	W10:300	W11:300	W12:300	W13:300	W14:300	W15:300	W16:3675	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:8235	WS1:0	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4752 {8:594,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 29256 {40:99,72:102,136:132,}
traffic_breakdown_coretomem[INST_ACC_R] = 4200 {8:525,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 95040 {40:2376,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 6648 {8:831,}
traffic_breakdown_memtocore[INST_ACC_R] = 84000 {40:2100,}
maxmflatency = 263 
max_icnt2mem_latency = 50 
maxmrqlatency = 21 
max_icnt2sh_latency = 76 
averagemflatency = 147 
avg_icnt2mem_latency = 13 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 15 
mrq_lat_table:66 	36 	0 	36 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3230 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	515 	25 	0 	927 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	1920 	462 	282 	553 	20 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	62 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       335      8291         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1547      9188         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      4012     10116         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5685     11006         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      6513     11924         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      7371     12815         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  6.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 16.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 16.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 16.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 16.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 12.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 142/14 = 10.142858
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        263         0       135         0         0         0         0         0         0         0         0       258         0       230         0       138
dram[1]:        135         0       135         0         0         0         0         0         0         0       246         0       206         0         0         0
dram[2]:          0       135         0       135         0         0         0         0         0         0       256         0       234         0       138         0
dram[3]:          0       135         0       135         0         0         0         0         0         0         0       248         0       204         0         0
dram[4]:        135         0       135         0         0         0         0         0         0         0         0       258         0       229         0       172
dram[5]:        135         0       135         0         0         0         0         0         0         0       250         0       206         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=98448 n_nop=98416 n_act=4 n_pre=2 n_ref_event=94204993244752 n_req=26 n_rd=26 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005282
n_activity=247 dram_eff=0.2105
bk0: 18a 98363i bk1: 8a 98422i bk2: 0a 98445i bk3: 0a 98446i bk4: 0a 98446i bk5: 0a 98448i bk6: 0a 98448i bk7: 0a 98448i bk8: 0a 98448i bk9: 0a 98448i bk10: 0a 98448i bk11: 0a 98448i bk12: 0a 98448i bk13: 0a 98449i bk14: 0a 98449i bk15: 0a 98451i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.846154
Row_Buffer_Locality_read = 0.846154
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.673440
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000528 
total_CMD = 98448 
util_bw = 52 
Wasted_Col = 67 
Wasted_Row = 24 
Idle = 98305 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 19 
rwq = 0 
CCDLc_limit_alone = 19 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 98448 
n_nop = 98416 
Read = 26 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 94204993244752 
n_req = 26 
total_req = 26 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 26 
Row_Bus_Util =  0.000061 
CoL_Bus_Util = 0.000264 
Either_Row_CoL_Bus_Util = 0.000325 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001960 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00196043
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=98448 n_nop=98422 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004876
n_activity=164 dram_eff=0.2927
bk0: 16a 98414i bk1: 8a 98424i bk2: 0a 98447i bk3: 0a 98447i bk4: 0a 98447i bk5: 0a 98447i bk6: 0a 98447i bk7: 0a 98447i bk8: 0a 98447i bk9: 0a 98448i bk10: 0a 98448i bk11: 0a 98449i bk12: 0a 98449i bk13: 0a 98449i bk14: 0a 98449i bk15: 0a 98449i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004557
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000488 
total_CMD = 98448 
util_bw = 48 
Wasted_Col = 42 
Wasted_Row = 0 
Idle = 98358 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 98448 
n_nop = 98422 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000020 
CoL_Bus_Util = 0.000244 
Either_Row_CoL_Bus_Util = 0.000264 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000975 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000975134
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=98448 n_nop=98422 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004876
n_activity=164 dram_eff=0.2927
bk0: 16a 98415i bk1: 8a 98425i bk2: 0a 98447i bk3: 0a 98447i bk4: 0a 98447i bk5: 0a 98447i bk6: 0a 98447i bk7: 0a 98447i bk8: 0a 98447i bk9: 0a 98448i bk10: 0a 98448i bk11: 0a 98449i bk12: 0a 98449i bk13: 0a 98449i bk14: 0a 98449i bk15: 0a 98449i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004513
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000488 
total_CMD = 98448 
util_bw = 48 
Wasted_Col = 42 
Wasted_Row = 0 
Idle = 98358 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 98448 
n_nop = 98422 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000020 
CoL_Bus_Util = 0.000244 
Either_Row_CoL_Bus_Util = 0.000264 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000995 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000995449
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=98448 n_nop=98422 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004876
n_activity=164 dram_eff=0.2927
bk0: 16a 98415i bk1: 8a 98424i bk2: 0a 98447i bk3: 0a 98447i bk4: 0a 98447i bk5: 0a 98447i bk6: 0a 98447i bk7: 0a 98447i bk8: 0a 98447i bk9: 0a 98448i bk10: 0a 98448i bk11: 0a 98449i bk12: 0a 98449i bk13: 0a 98449i bk14: 0a 98449i bk15: 0a 98449i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000488 
total_CMD = 98448 
util_bw = 48 
Wasted_Col = 42 
Wasted_Row = 0 
Idle = 98358 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 98448 
n_nop = 98422 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000020 
CoL_Bus_Util = 0.000244 
Either_Row_CoL_Bus_Util = 0.000264 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001006 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00100561
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=98448 n_nop=98422 n_act=2 n_pre=0 n_ref_event=4565658604079112714 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004876
n_activity=164 dram_eff=0.2927
bk0: 16a 98414i bk1: 8a 98425i bk2: 0a 98447i bk3: 0a 98447i bk4: 0a 98447i bk5: 0a 98447i bk6: 0a 98447i bk7: 0a 98447i bk8: 0a 98447i bk9: 0a 98448i bk10: 0a 98448i bk11: 0a 98449i bk12: 0a 98449i bk13: 0a 98449i bk14: 0a 98449i bk15: 0a 98449i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000488 
total_CMD = 98448 
util_bw = 48 
Wasted_Col = 42 
Wasted_Row = 0 
Idle = 98358 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 98448 
n_nop = 98422 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 4565658604079112714 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000020 
CoL_Bus_Util = 0.000244 
Either_Row_CoL_Bus_Util = 0.000264 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001006 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00100561
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=98448 n_nop=98426 n_act=2 n_pre=0 n_ref_event=0 n_req=20 n_rd=20 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004063
n_activity=143 dram_eff=0.2797
bk0: 12a 98419i bk1: 8a 98425i bk2: 0a 98447i bk3: 0a 98447i bk4: 0a 98447i bk5: 0a 98447i bk6: 0a 98447i bk7: 0a 98447i bk8: 0a 98447i bk9: 0a 98448i bk10: 0a 98448i bk11: 0a 98449i bk12: 0a 98449i bk13: 0a 98449i bk14: 0a 98449i bk15: 0a 98449i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900000
Row_Buffer_Locality_read = 0.900000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000406 
total_CMD = 98448 
util_bw = 40 
Wasted_Col = 39 
Wasted_Row = 0 
Idle = 98369 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 98448 
n_nop = 98426 
Read = 20 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 20 
total_req = 20 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 20 
Row_Bus_Util =  0.000020 
CoL_Bus_Util = 0.000203 
Either_Row_CoL_Bus_Util = 0.000223 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000965 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000964976

========= L2 cache stats =========
L2_cache_bank[0]: Access = 502, Miss = 18, Miss_rate = 0.036, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 389, Miss = 8, Miss_rate = 0.021, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 797, Miss = 16, Miss_rate = 0.020, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 120, Miss = 8, Miss_rate = 0.067, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 499, Miss = 16, Miss_rate = 0.032, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 364, Miss = 8, Miss_rate = 0.022, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 240, Miss = 16, Miss_rate = 0.067, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 680, Miss = 8, Miss_rate = 0.012, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 488, Miss = 16, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 380, Miss = 8, Miss_rate = 0.021, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 758, Miss = 12, Miss_rate = 0.016, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 120, Miss = 8, Miss_rate = 0.067, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 5337
L2_total_cache_misses = 142
L2_total_cache_miss_rate = 0.0266
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2376
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 831
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 1960
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 35
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 105
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2376
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 831
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2100
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.006
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=5337
icnt_total_pkts_simt_to_mem=1965
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.79108
	minimum = 5
	maximum = 60
Network latency average = 9.79108
	minimum = 5
	maximum = 60
Slowest packet = 5687
Flit latency average = 9.26426
	minimum = 5
	maximum = 60
Slowest flit = 5965
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00562809
	minimum = 0 (at node 0)
	maximum = 0.0207605 (at node 19)
Accepted packet rate average = 0.00562809
	minimum = 0 (at node 0)
	maximum = 0.0241849 (at node 10)
Injected flit rate average = 0.00620939
	minimum = 0 (at node 0)
	maximum = 0.0207605 (at node 19)
Accepted flit rate average= 0.00620939
	minimum = 0 (at node 0)
	maximum = 0.0241849 (at node 10)
Injected packet length average = 1.10329
Accepted packet length average = 1.10329
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.89571 (5 samples)
	minimum = 5 (5 samples)
	maximum = 58.2 (5 samples)
Network latency average = 8.89005 (5 samples)
	minimum = 5 (5 samples)
	maximum = 58.2 (5 samples)
Flit latency average = 8.56941 (5 samples)
	minimum = 5 (5 samples)
	maximum = 58.2 (5 samples)
Fragmentation average = 0 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0 (5 samples)
Injected packet rate average = 0.00352686 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0.0129827 (5 samples)
Accepted packet rate average = 0.00352686 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0.0241555 (5 samples)
Injected flit rate average = 0.00378424 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0.0137054 (5 samples)
Accepted flit rate average = 0.00378424 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0.0241555 (5 samples)
Injected packet size average = 1.07298 (5 samples)
Accepted packet size average = 1.07298 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 6 sec (6 sec)
gpgpu_simulation_rate = 15167 (inst/sec)
gpgpu_simulation_rate = 12430 (cycle/sec)
gpgpu_silicon_slowdown = 56315x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdb4166358..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdb4166350..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdb416634c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdb4166348..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdb4166344..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdb4166340..

GPGPU-Sim PTX: cudaLaunch for 0x0x55adce67cc32 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z20needle_cuda_shared_1PiS_iiii 
GPGPU-Sim PTX: pushing kernel '_Z20needle_cuda_shared_1PiS_iiii' to stream 0, gridDim= (6,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z20needle_cuda_shared_1PiS_iiii'
Destroy streams for kernel 6: size 0
kernel_name = _Z20needle_cuda_shared_1PiS_iiii 
kernel_launch_uid = 6 
gpu_sim_cycle = 14001
gpu_sim_insn = 36402
gpu_ipc =       2.6000
gpu_tot_sim_cycle = 88586
gpu_tot_sim_insn = 127407
gpu_tot_ipc =       1.4382
gpu_tot_issued_cta = 21
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 2.0833% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0484
partiton_level_parallism_total  =       0.0242
partiton_level_parallism_util =       1.1188
partiton_level_parallism_util_total  =       1.0994
L2_BW  =       3.6381 GB/Sec
L2_BW_total  =       1.9245 GB/Sec
gpu_total_sim_rate=15925

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 5775
	L1I_total_cache_misses = 735
	L1I_total_cache_miss_rate = 0.1273
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 131, Miss = 98, Miss_rate = 0.748, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 158, Miss = 126, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 158, Miss = 126, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 131, Miss = 98, Miss_rate = 0.748, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 131, Miss = 98, Miss_rate = 0.748, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 131, Miss = 98, Miss_rate = 0.748, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 79, Miss = 63, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 79, Miss = 63, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 79, Miss = 63, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 79, Miss = 63, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 52, Miss = 35, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 52, Miss = 35, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 52, Miss = 35, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 52, Miss = 35, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 52, Miss = 35, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 1416
	L1D_total_cache_misses = 1071
	L1D_total_cache_miss_rate = 0.7564
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.003
L1C_cache:
	L1C_total_cache_accesses = 147
	L1C_total_cache_misses = 75
	L1C_total_cache_miss_rate = 0.5102
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 21
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 882
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 72
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 75
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 324
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 189
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5040
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 735
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 903
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 147
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 513
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 5775

Total_core_cache_fail_stats:
ctas_completed 21, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
1098, 
gpgpu_n_tot_thrd_icount = 368928
gpgpu_n_tot_w_icount = 11529
gpgpu_n_stall_shd_mem = 9501
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 882
gpgpu_n_mem_write_global = 513
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 6069
gpgpu_n_store_insn = 5376
gpgpu_n_shmem_insn = 38325
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2352
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 8820
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 681
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:492538	W0_Scoreboard:93295	W1:504	W2:420	W3:420	W4:420	W5:420	W6:420	W7:420	W8:420	W9:420	W10:420	W11:420	W12:420	W13:420	W14:420	W15:420	W16:5145	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:11529	WS1:0	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7056 {8:882,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 39720 {40:189,72:186,136:138,}
traffic_breakdown_coretomem[INST_ACC_R] = 5880 {8:735,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 141120 {40:3528,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 8904 {8:1113,}
traffic_breakdown_memtocore[INST_ACC_R] = 117600 {40:2940,}
maxmflatency = 287 
max_icnt2mem_latency = 50 
maxmrqlatency = 21 
max_icnt2sh_latency = 76 
averagemflatency = 149 
avg_icnt2mem_latency = 14 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 15 
mrq_lat_table:66 	36 	0 	36 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	4607 	64 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	720 	30 	0 	1395 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	2973 	481 	361 	816 	40 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	74 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       335      8291         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1547      9188         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      4012     10116         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5685     11006         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      6513     11924         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      7371     12815         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  6.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 16.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 16.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 16.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 16.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 12.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 142/14 = 10.142858
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        263         0       135         0         0         0         0         0         0         0         0       287         0       259         0       201
dram[1]:        135         0       135         0       132         0         0         0         0         0       246         0       206         0         0         0
dram[2]:          0       135         0       135         0         0         0         0         0         0       285         0       261         0       202         0
dram[3]:          0       135         0       135         0         0         0         0         0         0         0       248         0       204         0         0
dram[4]:        135         0       135         0         0         0         0         0         0         0         0       287         0       257         0       199
dram[5]:        135         0       135         0         0         0         0         0         0         0       250         0       206         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=116929 n_nop=116897 n_act=4 n_pre=2 n_ref_event=94204993244752 n_req=26 n_rd=26 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004447
n_activity=247 dram_eff=0.2105
bk0: 18a 116844i bk1: 8a 116903i bk2: 0a 116926i bk3: 0a 116927i bk4: 0a 116927i bk5: 0a 116929i bk6: 0a 116929i bk7: 0a 116929i bk8: 0a 116929i bk9: 0a 116929i bk10: 0a 116929i bk11: 0a 116929i bk12: 0a 116929i bk13: 0a 116930i bk14: 0a 116930i bk15: 0a 116932i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.846154
Row_Buffer_Locality_read = 0.846154
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.673440
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000445 
total_CMD = 116929 
util_bw = 52 
Wasted_Col = 67 
Wasted_Row = 24 
Idle = 116786 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 19 
rwq = 0 
CCDLc_limit_alone = 19 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 116929 
n_nop = 116897 
Read = 26 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 94204993244752 
n_req = 26 
total_req = 26 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 26 
Row_Bus_Util =  0.000051 
CoL_Bus_Util = 0.000222 
Either_Row_CoL_Bus_Util = 0.000274 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001651 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00165057
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=116929 n_nop=116903 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004105
n_activity=164 dram_eff=0.2927
bk0: 16a 116895i bk1: 8a 116905i bk2: 0a 116928i bk3: 0a 116928i bk4: 0a 116928i bk5: 0a 116928i bk6: 0a 116928i bk7: 0a 116928i bk8: 0a 116928i bk9: 0a 116929i bk10: 0a 116929i bk11: 0a 116930i bk12: 0a 116930i bk13: 0a 116930i bk14: 0a 116930i bk15: 0a 116930i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004557
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000411 
total_CMD = 116929 
util_bw = 48 
Wasted_Col = 42 
Wasted_Row = 0 
Idle = 116839 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 116929 
n_nop = 116903 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000205 
Either_Row_CoL_Bus_Util = 0.000222 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000821 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000821011
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=116929 n_nop=116903 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004105
n_activity=164 dram_eff=0.2927
bk0: 16a 116896i bk1: 8a 116906i bk2: 0a 116928i bk3: 0a 116928i bk4: 0a 116928i bk5: 0a 116928i bk6: 0a 116928i bk7: 0a 116928i bk8: 0a 116928i bk9: 0a 116929i bk10: 0a 116929i bk11: 0a 116930i bk12: 0a 116930i bk13: 0a 116930i bk14: 0a 116930i bk15: 0a 116930i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004513
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000411 
total_CMD = 116929 
util_bw = 48 
Wasted_Col = 42 
Wasted_Row = 0 
Idle = 116839 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 116929 
n_nop = 116903 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000205 
Either_Row_CoL_Bus_Util = 0.000222 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000838 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000838115
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=116929 n_nop=116903 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004105
n_activity=164 dram_eff=0.2927
bk0: 16a 116896i bk1: 8a 116905i bk2: 0a 116928i bk3: 0a 116928i bk4: 0a 116928i bk5: 0a 116928i bk6: 0a 116928i bk7: 0a 116928i bk8: 0a 116928i bk9: 0a 116929i bk10: 0a 116929i bk11: 0a 116930i bk12: 0a 116930i bk13: 0a 116930i bk14: 0a 116930i bk15: 0a 116930i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000411 
total_CMD = 116929 
util_bw = 48 
Wasted_Col = 42 
Wasted_Row = 0 
Idle = 116839 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 116929 
n_nop = 116903 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000205 
Either_Row_CoL_Bus_Util = 0.000222 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000847 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000846668
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=116929 n_nop=116903 n_act=2 n_pre=0 n_ref_event=4565658604079112714 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004105
n_activity=164 dram_eff=0.2927
bk0: 16a 116895i bk1: 8a 116906i bk2: 0a 116928i bk3: 0a 116928i bk4: 0a 116928i bk5: 0a 116928i bk6: 0a 116928i bk7: 0a 116928i bk8: 0a 116928i bk9: 0a 116929i bk10: 0a 116929i bk11: 0a 116930i bk12: 0a 116930i bk13: 0a 116930i bk14: 0a 116930i bk15: 0a 116930i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000411 
total_CMD = 116929 
util_bw = 48 
Wasted_Col = 42 
Wasted_Row = 0 
Idle = 116839 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 116929 
n_nop = 116903 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 4565658604079112714 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000205 
Either_Row_CoL_Bus_Util = 0.000222 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000847 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000846668
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=116929 n_nop=116907 n_act=2 n_pre=0 n_ref_event=0 n_req=20 n_rd=20 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003421
n_activity=143 dram_eff=0.2797
bk0: 12a 116900i bk1: 8a 116906i bk2: 0a 116928i bk3: 0a 116928i bk4: 0a 116928i bk5: 0a 116928i bk6: 0a 116928i bk7: 0a 116928i bk8: 0a 116928i bk9: 0a 116929i bk10: 0a 116929i bk11: 0a 116930i bk12: 0a 116930i bk13: 0a 116930i bk14: 0a 116930i bk15: 0a 116930i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900000
Row_Buffer_Locality_read = 0.900000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000342 
total_CMD = 116929 
util_bw = 40 
Wasted_Col = 39 
Wasted_Row = 0 
Idle = 116850 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 116929 
n_nop = 116907 
Read = 20 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 20 
total_req = 20 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 20 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000171 
Either_Row_CoL_Bus_Util = 0.000188 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000812 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000812459

========= L2 cache stats =========
L2_cache_bank[0]: Access = 598, Miss = 18, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 675, Miss = 8, Miss_rate = 0.012, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 1133, Miss = 16, Miss_rate = 0.014, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 168, Miss = 8, Miss_rate = 0.048, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 833, Miss = 16, Miss_rate = 0.019, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 412, Miss = 8, Miss_rate = 0.019, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 336, Miss = 16, Miss_rate = 0.048, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 968, Miss = 8, Miss_rate = 0.008, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 584, Miss = 16, Miss_rate = 0.027, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 666, Miss = 8, Miss_rate = 0.012, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 1070, Miss = 12, Miss_rate = 0.011, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 168, Miss = 8, Miss_rate = 0.048, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 7611
L2_total_cache_misses = 142
L2_total_cache_miss_rate = 0.0187
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3528
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1113
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 2800
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 35
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 105
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3528
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1113
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2940
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.007
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=7611
icnt_total_pkts_simt_to_mem=2745
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.64804
	minimum = 5
	maximum = 74
Network latency average = 9.63381
	minimum = 5
	maximum = 74
Slowest packet = 8392
Flit latency average = 9.46005
	minimum = 5
	maximum = 74
Slowest flit = 8890
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00780897
	minimum = 0 (at node 6)
	maximum = 0.0239983 (at node 17)
Accepted packet rate average = 0.00780897
	minimum = 0 (at node 6)
	maximum = 0.0270695 (at node 0)
Injected flit rate average = 0.00807879
	minimum = 0 (at node 6)
	maximum = 0.0239983 (at node 17)
Accepted flit rate average= 0.00807879
	minimum = 0 (at node 6)
	maximum = 0.0270695 (at node 0)
Injected packet length average = 1.03455
Accepted packet length average = 1.03455
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.0211 (6 samples)
	minimum = 5 (6 samples)
	maximum = 60.8333 (6 samples)
Network latency average = 9.01401 (6 samples)
	minimum = 5 (6 samples)
	maximum = 60.8333 (6 samples)
Flit latency average = 8.71785 (6 samples)
	minimum = 5 (6 samples)
	maximum = 60.8333 (6 samples)
Fragmentation average = 0 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0 (6 samples)
Injected packet rate average = 0.00424054 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0.0148186 (6 samples)
Accepted packet rate average = 0.00424054 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0.0246411 (6 samples)
Injected flit rate average = 0.00449999 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0.0154209 (6 samples)
Accepted flit rate average = 0.00449999 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0.0246411 (6 samples)
Injected packet size average = 1.06118 (6 samples)
Accepted packet size average = 1.06118 (6 samples)
Hops average = 1 (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 8 sec (8 sec)
gpgpu_simulation_rate = 15925 (inst/sec)
gpgpu_simulation_rate = 11073 (cycle/sec)
gpgpu_silicon_slowdown = 63216x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdb4166358..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdb4166350..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdb416634c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdb4166348..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdb4166344..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdb4166340..

GPGPU-Sim PTX: cudaLaunch for 0x0x55adce67cc32 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z20needle_cuda_shared_1PiS_iiii 
GPGPU-Sim PTX: pushing kernel '_Z20needle_cuda_shared_1PiS_iiii' to stream 0, gridDim= (7,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z20needle_cuda_shared_1PiS_iiii'
Destroy streams for kernel 7: size 0
kernel_name = _Z20needle_cuda_shared_1PiS_iiii 
kernel_launch_uid = 7 
gpu_sim_cycle = 13820
gpu_sim_insn = 42469
gpu_ipc =       3.0730
gpu_tot_sim_cycle = 102406
gpu_tot_sim_insn = 169876
gpu_tot_ipc =       1.6588
gpu_tot_issued_cta = 28
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 2.0833% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0436
partiton_level_parallism_total  =       0.0268
partiton_level_parallism_util =       1.1295
partiton_level_parallism_util_total  =       1.1059
L2_BW  =       3.8236 GB/Sec
L2_BW_total  =       2.1808 GB/Sec
gpu_total_sim_rate=18875

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 7700
	L1I_total_cache_misses = 980
	L1I_total_cache_miss_rate = 0.1273
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 131, Miss = 98, Miss_rate = 0.748, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 158, Miss = 126, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 158, Miss = 126, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 131, Miss = 98, Miss_rate = 0.748, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 131, Miss = 98, Miss_rate = 0.748, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 131, Miss = 98, Miss_rate = 0.748, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 131, Miss = 98, Miss_rate = 0.748, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 131, Miss = 98, Miss_rate = 0.748, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 131, Miss = 98, Miss_rate = 0.748, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 131, Miss = 98, Miss_rate = 0.748, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 104, Miss = 70, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 104, Miss = 70, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 104, Miss = 70, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 52, Miss = 35, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 52, Miss = 35, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 1780
	L1D_total_cache_misses = 1316
	L1D_total_cache_miss_rate = 0.7393
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.003
L1C_cache:
	L1C_total_cache_accesses = 196
	L1C_total_cache_misses = 75
	L1C_total_cache_miss_rate = 0.3827
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 28
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 121
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 75
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 436
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 196
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 6720
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 980
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1148
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 196
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 632
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 7700

Total_core_cache_fail_stats:
ctas_completed 28, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
1098, 
gpgpu_n_tot_thrd_icount = 491904
gpgpu_n_tot_w_icount = 15372
gpgpu_n_stall_shd_mem = 12560
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1120
gpgpu_n_mem_write_global = 632
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8092
gpgpu_n_store_insn = 7168
gpgpu_n_shmem_insn = 51100
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3136
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 11760
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 800
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:643642	W0_Scoreboard:131056	W1:672	W2:560	W3:560	W4:560	W5:560	W6:560	W7:560	W8:560	W9:560	W10:560	W11:560	W12:560	W13:560	W14:560	W15:560	W16:6860	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:15372	WS1:0	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8960 {8:1120,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 54336 {40:196,72:200,136:236,}
traffic_breakdown_coretomem[INST_ACC_R] = 7840 {8:980,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 179200 {40:4480,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 12320 {8:1540,}
traffic_breakdown_memtocore[INST_ACC_R] = 156800 {40:3920,}
maxmflatency = 303 
max_icnt2mem_latency = 52 
maxmrqlatency = 21 
max_icnt2sh_latency = 76 
averagemflatency = 152 
avg_icnt2mem_latency = 14 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 16 
mrq_lat_table:66 	36 	0 	36 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	5865 	185 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	959 	36 	0 	1752 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	3865 	542 	440 	1113 	90 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	85 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       335      8291         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1547      9188         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      4012     10116         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5685     11006         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      6513     11924         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      7371     12815         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  6.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 16.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 16.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 16.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 16.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 12.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 142/14 = 10.142858
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        263       135       135       135         0       135         0         0         0         0         0       303         0       275         0       207
dram[1]:        135         0       135         0       135         0         0         0         0         0       246       172       206       172         0       172
dram[2]:          0       135       135       135       135         0         0         0         0         0       301         0       279         0       215         0
dram[3]:          0       135         0       135         0       132         0         0         0         0         0       248       172       204       172         0
dram[4]:        135       135       135       135         0         0         0         0         0         0         0       303         0       275         0       207
dram[5]:        135         0       135         0       135         0         0         0         0         0       250         0       206       172         0       172
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=135171 n_nop=135139 n_act=4 n_pre=2 n_ref_event=94204993244752 n_req=26 n_rd=26 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003847
n_activity=247 dram_eff=0.2105
bk0: 18a 135086i bk1: 8a 135145i bk2: 0a 135168i bk3: 0a 135169i bk4: 0a 135169i bk5: 0a 135171i bk6: 0a 135171i bk7: 0a 135171i bk8: 0a 135171i bk9: 0a 135171i bk10: 0a 135171i bk11: 0a 135171i bk12: 0a 135171i bk13: 0a 135172i bk14: 0a 135172i bk15: 0a 135174i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.846154
Row_Buffer_Locality_read = 0.846154
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.673440
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000385 
total_CMD = 135171 
util_bw = 52 
Wasted_Col = 67 
Wasted_Row = 24 
Idle = 135028 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 19 
rwq = 0 
CCDLc_limit_alone = 19 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 135171 
n_nop = 135139 
Read = 26 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 94204993244752 
n_req = 26 
total_req = 26 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 26 
Row_Bus_Util =  0.000044 
CoL_Bus_Util = 0.000192 
Either_Row_CoL_Bus_Util = 0.000237 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001428 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00142782
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=135171 n_nop=135145 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003551
n_activity=164 dram_eff=0.2927
bk0: 16a 135137i bk1: 8a 135147i bk2: 0a 135170i bk3: 0a 135170i bk4: 0a 135170i bk5: 0a 135170i bk6: 0a 135170i bk7: 0a 135170i bk8: 0a 135170i bk9: 0a 135171i bk10: 0a 135171i bk11: 0a 135172i bk12: 0a 135172i bk13: 0a 135172i bk14: 0a 135172i bk15: 0a 135172i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004557
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000355 
total_CMD = 135171 
util_bw = 48 
Wasted_Col = 42 
Wasted_Row = 0 
Idle = 135081 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 135171 
n_nop = 135145 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000178 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000710 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000710212
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=135171 n_nop=135145 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003551
n_activity=164 dram_eff=0.2927
bk0: 16a 135138i bk1: 8a 135148i bk2: 0a 135170i bk3: 0a 135170i bk4: 0a 135170i bk5: 0a 135170i bk6: 0a 135170i bk7: 0a 135170i bk8: 0a 135170i bk9: 0a 135171i bk10: 0a 135171i bk11: 0a 135172i bk12: 0a 135172i bk13: 0a 135172i bk14: 0a 135172i bk15: 0a 135172i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004513
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000355 
total_CMD = 135171 
util_bw = 48 
Wasted_Col = 42 
Wasted_Row = 0 
Idle = 135081 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 135171 
n_nop = 135145 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000178 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000725 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000725008
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=135171 n_nop=135145 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003551
n_activity=164 dram_eff=0.2927
bk0: 16a 135138i bk1: 8a 135147i bk2: 0a 135170i bk3: 0a 135170i bk4: 0a 135170i bk5: 0a 135170i bk6: 0a 135170i bk7: 0a 135170i bk8: 0a 135170i bk9: 0a 135171i bk10: 0a 135171i bk11: 0a 135172i bk12: 0a 135172i bk13: 0a 135172i bk14: 0a 135172i bk15: 0a 135172i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000355 
total_CMD = 135171 
util_bw = 48 
Wasted_Col = 42 
Wasted_Row = 0 
Idle = 135081 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 135171 
n_nop = 135145 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000178 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000732 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000732406
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=135171 n_nop=135145 n_act=2 n_pre=0 n_ref_event=4565658604079112714 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003551
n_activity=164 dram_eff=0.2927
bk0: 16a 135137i bk1: 8a 135148i bk2: 0a 135170i bk3: 0a 135170i bk4: 0a 135170i bk5: 0a 135170i bk6: 0a 135170i bk7: 0a 135170i bk8: 0a 135170i bk9: 0a 135171i bk10: 0a 135171i bk11: 0a 135172i bk12: 0a 135172i bk13: 0a 135172i bk14: 0a 135172i bk15: 0a 135172i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000355 
total_CMD = 135171 
util_bw = 48 
Wasted_Col = 42 
Wasted_Row = 0 
Idle = 135081 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 135171 
n_nop = 135145 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 4565658604079112714 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000178 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000732 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000732406
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=135171 n_nop=135149 n_act=2 n_pre=0 n_ref_event=0 n_req=20 n_rd=20 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002959
n_activity=143 dram_eff=0.2797
bk0: 12a 135142i bk1: 8a 135148i bk2: 0a 135170i bk3: 0a 135170i bk4: 0a 135170i bk5: 0a 135170i bk6: 0a 135170i bk7: 0a 135170i bk8: 0a 135170i bk9: 0a 135171i bk10: 0a 135171i bk11: 0a 135172i bk12: 0a 135172i bk13: 0a 135172i bk14: 0a 135172i bk15: 0a 135172i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900000
Row_Buffer_Locality_read = 0.900000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000296 
total_CMD = 135171 
util_bw = 40 
Wasted_Col = 39 
Wasted_Row = 0 
Idle = 135092 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 135171 
n_nop = 135149 
Read = 20 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 20 
total_req = 20 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 20 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000148 
Either_Row_CoL_Bus_Util = 0.000163 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000703 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000702814

========= L2 cache stats =========
L2_cache_bank[0]: Access = 710, Miss = 18, Miss_rate = 0.025, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 1045, Miss = 8, Miss_rate = 0.008, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 1393, Miss = 16, Miss_rate = 0.011, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 227, Miss = 8, Miss_rate = 0.035, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 1251, Miss = 16, Miss_rate = 0.013, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 468, Miss = 8, Miss_rate = 0.017, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 450, Miss = 16, Miss_rate = 0.036, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 1172, Miss = 8, Miss_rate = 0.007, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 696, Miss = 16, Miss_rate = 0.023, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 1026, Miss = 8, Miss_rate = 0.008, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 1306, Miss = 12, Miss_rate = 0.009, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 226, Miss = 8, Miss_rate = 0.035, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 9970
L2_total_cache_misses = 142
L2_total_cache_miss_rate = 0.0142
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4480
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1540
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 3780
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 35
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 105
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4480
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1540
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3920
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.008
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=9970
icnt_total_pkts_simt_to_mem=3655
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.9605
	minimum = 5
	maximum = 74
Network latency average = 10.9605
	minimum = 5
	maximum = 74
Slowest packet = 11153
Flit latency average = 10.3408
	minimum = 5
	maximum = 74
Slowest flit = 11753
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00793536
	minimum = 0 (at node 0)
	maximum = 0.030246 (at node 19)
Accepted packet rate average = 0.00793536
	minimum = 0 (at node 0)
	maximum = 0.0243849 (at node 6)
Injected flit rate average = 0.00876079
	minimum = 0 (at node 0)
	maximum = 0.030246 (at node 19)
Accepted flit rate average= 0.00876079
	minimum = 0 (at node 0)
	maximum = 0.0243849 (at node 6)
Injected packet length average = 1.10402
Accepted packet length average = 1.10402
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.29815 (7 samples)
	minimum = 5 (7 samples)
	maximum = 62.7143 (7 samples)
Network latency average = 9.29208 (7 samples)
	minimum = 5 (7 samples)
	maximum = 62.7143 (7 samples)
Flit latency average = 8.94969 (7 samples)
	minimum = 5 (7 samples)
	maximum = 62.7143 (7 samples)
Fragmentation average = 0 (7 samples)
	minimum = 0 (7 samples)
	maximum = 0 (7 samples)
Injected packet rate average = 0.00476837 (7 samples)
	minimum = 0 (7 samples)
	maximum = 0.0170225 (7 samples)
Accepted packet rate average = 0.00476837 (7 samples)
	minimum = 0 (7 samples)
	maximum = 0.0246045 (7 samples)
Injected flit rate average = 0.00510868 (7 samples)
	minimum = 0 (7 samples)
	maximum = 0.0175387 (7 samples)
Accepted flit rate average = 0.00510868 (7 samples)
	minimum = 0 (7 samples)
	maximum = 0.0246045 (7 samples)
Injected packet size average = 1.07137 (7 samples)
Accepted packet size average = 1.07137 (7 samples)
Hops average = 1 (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 9 sec (9 sec)
gpgpu_simulation_rate = 18875 (inst/sec)
gpgpu_simulation_rate = 11378 (cycle/sec)
gpgpu_silicon_slowdown = 61522x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdb4166358..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdb4166350..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdb416634c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdb4166348..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdb4166344..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdb4166340..

GPGPU-Sim PTX: cudaLaunch for 0x0x55adce67cc32 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z20needle_cuda_shared_1PiS_iiii 
GPGPU-Sim PTX: pushing kernel '_Z20needle_cuda_shared_1PiS_iiii' to stream 0, gridDim= (8,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z20needle_cuda_shared_1PiS_iiii'
Destroy streams for kernel 8: size 0
kernel_name = _Z20needle_cuda_shared_1PiS_iiii 
kernel_launch_uid = 8 
gpu_sim_cycle = 14085
gpu_sim_insn = 48536
gpu_ipc =       3.4459
gpu_tot_sim_cycle = 116491
gpu_tot_sim_insn = 218412
gpu_tot_ipc =       1.8749
gpu_tot_issued_cta = 36
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 2.0833% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 3
partiton_level_parallism =       0.0642
partiton_level_parallism_total  =       0.0313
partiton_level_parallism_util =       1.1216
partiton_level_parallism_util_total  =       1.1097
L2_BW  =       4.8219 GB/Sec
L2_BW_total  =       2.5001 GB/Sec
gpu_total_sim_rate=19855

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 9900
	L1I_total_cache_misses = 1260
	L1I_total_cache_miss_rate = 0.1273
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 210, Miss = 161, Miss_rate = 0.767, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 237, Miss = 189, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 237, Miss = 189, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 210, Miss = 161, Miss_rate = 0.767, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 210, Miss = 161, Miss_rate = 0.767, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 210, Miss = 161, Miss_rate = 0.767, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 131, Miss = 98, Miss_rate = 0.748, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 131, Miss = 98, Miss_rate = 0.748, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 131, Miss = 98, Miss_rate = 0.748, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 131, Miss = 98, Miss_rate = 0.748, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 104, Miss = 70, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 104, Miss = 70, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 104, Miss = 70, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 131, Miss = 98, Miss_rate = 0.748, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 131, Miss = 98, Miss_rate = 0.748, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 2412
	L1D_total_cache_misses = 1820
	L1D_total_cache_miss_rate = 0.7546
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.003
L1C_cache:
	L1C_total_cache_accesses = 252
	L1C_total_cache_misses = 75
	L1C_total_cache_miss_rate = 0.2976
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 36
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1504
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 177
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 75
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 556
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 316
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 8640
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1260
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1540
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 252
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 872
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 9900

Total_core_cache_fail_stats:
ctas_completed 36, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
1647, 
gpgpu_n_tot_thrd_icount = 632448
gpgpu_n_tot_w_icount = 19764
gpgpu_n_stall_shd_mem = 16272
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1504
gpgpu_n_mem_write_global = 872
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 10404
gpgpu_n_store_insn = 9216
gpgpu_n_shmem_insn = 65700
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4032
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 15120
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1152
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:819665	W0_Scoreboard:174717	W1:864	W2:720	W3:720	W4:720	W5:720	W6:720	W7:720	W8:720	W9:720	W10:720	W11:720	W12:720	W13:720	W14:720	W15:720	W16:8820	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:19764	WS1:0	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 12032 {8:1504,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 68288 {40:316,72:312,136:244,}
traffic_breakdown_coretomem[INST_ACC_R] = 10080 {8:1260,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 240640 {40:6016,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 15328 {8:1916,}
traffic_breakdown_memtocore[INST_ACC_R] = 201600 {40:5040,}
maxmflatency = 363 
max_icnt2mem_latency = 52 
maxmrqlatency = 21 
max_icnt2sh_latency = 127 
averagemflatency = 154 
avg_icnt2mem_latency = 14 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 18 
mrq_lat_table:66 	36 	0 	36 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	7565 	397 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	1232 	43 	0 	2376 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	4558 	1289 	502 	1297 	316 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	96 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       335      8291         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1547      9188         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      4012     10116         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5685     11006         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      6513     11924         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      7371     12815         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  6.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 16.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 16.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 16.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 16.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 12.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 142/14 = 10.142858
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        263       141       135       135         0       135         0         0         0         0         0       356         0       339         0       248
dram[1]:        135       130       135         0       135         0         0         0         0         0       246       172       206       172         0       172
dram[2]:        173       135       135       135       135         0         0         0         0         0       343         0       330         0       250         0
dram[3]:        131       135         0       135         0       135         0         0         0         0       172       248       172       204       172         0
dram[4]:        135       135       135       135         0       135         0         0         0         0         0       363         0       345         0       249
dram[5]:        135       141       135         0       135         0         0         0         0         0       250       172       206       172         0       173
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=153762 n_nop=153730 n_act=4 n_pre=2 n_ref_event=94204993244752 n_req=26 n_rd=26 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003382
n_activity=247 dram_eff=0.2105
bk0: 18a 153677i bk1: 8a 153736i bk2: 0a 153759i bk3: 0a 153760i bk4: 0a 153760i bk5: 0a 153762i bk6: 0a 153762i bk7: 0a 153762i bk8: 0a 153762i bk9: 0a 153762i bk10: 0a 153762i bk11: 0a 153762i bk12: 0a 153762i bk13: 0a 153763i bk14: 0a 153763i bk15: 0a 153765i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.846154
Row_Buffer_Locality_read = 0.846154
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.673440
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000338 
total_CMD = 153762 
util_bw = 52 
Wasted_Col = 67 
Wasted_Row = 24 
Idle = 153619 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 19 
rwq = 0 
CCDLc_limit_alone = 19 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 153762 
n_nop = 153730 
Read = 26 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 94204993244752 
n_req = 26 
total_req = 26 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 26 
Row_Bus_Util =  0.000039 
CoL_Bus_Util = 0.000169 
Either_Row_CoL_Bus_Util = 0.000208 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001255 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00125519
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=153762 n_nop=153736 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003122
n_activity=164 dram_eff=0.2927
bk0: 16a 153728i bk1: 8a 153738i bk2: 0a 153761i bk3: 0a 153761i bk4: 0a 153761i bk5: 0a 153761i bk6: 0a 153761i bk7: 0a 153761i bk8: 0a 153761i bk9: 0a 153762i bk10: 0a 153762i bk11: 0a 153763i bk12: 0a 153763i bk13: 0a 153763i bk14: 0a 153763i bk15: 0a 153763i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004557
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000312 
total_CMD = 153762 
util_bw = 48 
Wasted_Col = 42 
Wasted_Row = 0 
Idle = 153672 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 153762 
n_nop = 153736 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000156 
Either_Row_CoL_Bus_Util = 0.000169 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000624 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000624342
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=153762 n_nop=153736 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003122
n_activity=164 dram_eff=0.2927
bk0: 16a 153729i bk1: 8a 153739i bk2: 0a 153761i bk3: 0a 153761i bk4: 0a 153761i bk5: 0a 153761i bk6: 0a 153761i bk7: 0a 153761i bk8: 0a 153761i bk9: 0a 153762i bk10: 0a 153762i bk11: 0a 153763i bk12: 0a 153763i bk13: 0a 153763i bk14: 0a 153763i bk15: 0a 153763i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004513
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000312 
total_CMD = 153762 
util_bw = 48 
Wasted_Col = 42 
Wasted_Row = 0 
Idle = 153672 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 153762 
n_nop = 153736 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000156 
Either_Row_CoL_Bus_Util = 0.000169 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000637 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000637349
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=153762 n_nop=153736 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003122
n_activity=164 dram_eff=0.2927
bk0: 16a 153729i bk1: 8a 153738i bk2: 0a 153761i bk3: 0a 153761i bk4: 0a 153761i bk5: 0a 153761i bk6: 0a 153761i bk7: 0a 153761i bk8: 0a 153761i bk9: 0a 153762i bk10: 0a 153762i bk11: 0a 153763i bk12: 0a 153763i bk13: 0a 153763i bk14: 0a 153763i bk15: 0a 153763i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000312 
total_CMD = 153762 
util_bw = 48 
Wasted_Col = 42 
Wasted_Row = 0 
Idle = 153672 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 153762 
n_nop = 153736 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000156 
Either_Row_CoL_Bus_Util = 0.000169 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000644 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000643852
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=153762 n_nop=153736 n_act=2 n_pre=0 n_ref_event=4565658604079112714 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003122
n_activity=164 dram_eff=0.2927
bk0: 16a 153728i bk1: 8a 153739i bk2: 0a 153761i bk3: 0a 153761i bk4: 0a 153761i bk5: 0a 153761i bk6: 0a 153761i bk7: 0a 153761i bk8: 0a 153761i bk9: 0a 153762i bk10: 0a 153762i bk11: 0a 153763i bk12: 0a 153763i bk13: 0a 153763i bk14: 0a 153763i bk15: 0a 153763i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000312 
total_CMD = 153762 
util_bw = 48 
Wasted_Col = 42 
Wasted_Row = 0 
Idle = 153672 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 153762 
n_nop = 153736 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 4565658604079112714 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000156 
Either_Row_CoL_Bus_Util = 0.000169 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000644 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000643852
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=153762 n_nop=153740 n_act=2 n_pre=0 n_ref_event=0 n_req=20 n_rd=20 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002601
n_activity=143 dram_eff=0.2797
bk0: 12a 153733i bk1: 8a 153739i bk2: 0a 153761i bk3: 0a 153761i bk4: 0a 153761i bk5: 0a 153761i bk6: 0a 153761i bk7: 0a 153761i bk8: 0a 153761i bk9: 0a 153762i bk10: 0a 153762i bk11: 0a 153763i bk12: 0a 153763i bk13: 0a 153763i bk14: 0a 153763i bk15: 0a 153763i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900000
Row_Buffer_Locality_read = 0.900000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000260 
total_CMD = 153762 
util_bw = 40 
Wasted_Col = 39 
Wasted_Row = 0 
Idle = 153683 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 153762 
n_nop = 153740 
Read = 20 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 20 
total_req = 20 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 20 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000130 
Either_Row_CoL_Bus_Util = 0.000143 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000618 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000617838

========= L2 cache stats =========
L2_cache_bank[0]: Access = 838, Miss = 18, Miss_rate = 0.021, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 1506, Miss = 8, Miss_rate = 0.005, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 1669, Miss = 16, Miss_rate = 0.010, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 388, Miss = 8, Miss_rate = 0.021, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 1772, Miss = 16, Miss_rate = 0.009, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 532, Miss = 8, Miss_rate = 0.015, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 668, Miss = 16, Miss_rate = 0.024, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 1388, Miss = 8, Miss_rate = 0.006, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 824, Miss = 16, Miss_rate = 0.019, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 1484, Miss = 8, Miss_rate = 0.005, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 1550, Miss = 12, Miss_rate = 0.008, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 383, Miss = 8, Miss_rate = 0.021, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 13002
L2_total_cache_misses = 142
L2_total_cache_miss_rate = 0.0109
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6016
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1916
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 4900
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 35
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 105
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 6016
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1916
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 5040
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.009
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=13002
icnt_total_pkts_simt_to_mem=4695
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 12.8463
	minimum = 5
	maximum = 125
Network latency average = 12.7739
	minimum = 5
	maximum = 119
Slowest packet = 14767
Flit latency average = 12.4858
	minimum = 5
	maximum = 119
Slowest flit = 15675
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0103499
	minimum = 0 (at node 6)
	maximum = 0.0369897 (at node 19)
Accepted packet rate average = 0.0103499
	minimum = 0 (at node 6)
	maximum = 0.0269081 (at node 0)
Injected flit rate average = 0.0107075
	minimum = 0 (at node 6)
	maximum = 0.0369897 (at node 19)
Accepted flit rate average= 0.0107075
	minimum = 0 (at node 6)
	maximum = 0.0269081 (at node 0)
Injected packet length average = 1.03455
Accepted packet length average = 1.03455
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.74167 (8 samples)
	minimum = 5 (8 samples)
	maximum = 70.5 (8 samples)
Network latency average = 9.72731 (8 samples)
	minimum = 5 (8 samples)
	maximum = 69.75 (8 samples)
Flit latency average = 9.3917 (8 samples)
	minimum = 5 (8 samples)
	maximum = 69.75 (8 samples)
Fragmentation average = 0 (8 samples)
	minimum = 0 (8 samples)
	maximum = 0 (8 samples)
Injected packet rate average = 0.00546606 (8 samples)
	minimum = 0 (8 samples)
	maximum = 0.0195184 (8 samples)
Accepted packet rate average = 0.00546606 (8 samples)
	minimum = 0 (8 samples)
	maximum = 0.0248925 (8 samples)
Injected flit rate average = 0.00580853 (8 samples)
	minimum = 0 (8 samples)
	maximum = 0.0199701 (8 samples)
Accepted flit rate average = 0.00580853 (8 samples)
	minimum = 0 (8 samples)
	maximum = 0.0248925 (8 samples)
Injected packet size average = 1.06265 (8 samples)
Accepted packet size average = 1.06265 (8 samples)
Hops average = 1 (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 11 sec (11 sec)
gpgpu_simulation_rate = 19855 (inst/sec)
gpgpu_simulation_rate = 10590 (cycle/sec)
gpgpu_silicon_slowdown = 66100x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdb4166358..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdb4166350..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdb416634c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdb4166348..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdb4166344..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdb4166340..

GPGPU-Sim PTX: cudaLaunch for 0x0x55adce67cc32 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z20needle_cuda_shared_1PiS_iiii 
GPGPU-Sim PTX: pushing kernel '_Z20needle_cuda_shared_1PiS_iiii' to stream 0, gridDim= (9,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z20needle_cuda_shared_1PiS_iiii'
Destroy streams for kernel 9: size 0
kernel_name = _Z20needle_cuda_shared_1PiS_iiii 
kernel_launch_uid = 9 
gpu_sim_cycle = 13872
gpu_sim_insn = 54603
gpu_ipc =       3.9362
gpu_tot_sim_cycle = 130363
gpu_tot_sim_insn = 273015
gpu_tot_ipc =       2.0943
gpu_tot_issued_cta = 45
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 2.0833% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 3
partiton_level_parallism =       0.0558
partiton_level_parallism_total  =       0.0339
partiton_level_parallism_util =       1.1467
partiton_level_parallism_util_total  =       1.1160
L2_BW  =       4.8976 GB/Sec
L2_BW_total  =       2.7553 GB/Sec
gpu_total_sim_rate=22751

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 12375
	L1I_total_cache_misses = 1575
	L1I_total_cache_miss_rate = 0.1273
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 210, Miss = 161, Miss_rate = 0.767, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 237, Miss = 189, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 237, Miss = 189, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 210, Miss = 161, Miss_rate = 0.767, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 210, Miss = 161, Miss_rate = 0.767, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 210, Miss = 161, Miss_rate = 0.767, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 183, Miss = 133, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 183, Miss = 133, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 183, Miss = 133, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 183, Miss = 133, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 156, Miss = 105, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 156, Miss = 105, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 156, Miss = 105, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 183, Miss = 133, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 183, Miss = 133, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 2880
	L1D_total_cache_misses = 2135
	L1D_total_cache_miss_rate = 0.7413
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.003
L1C_cache:
	L1C_total_cache_accesses = 315
	L1C_total_cache_misses = 75
	L1C_total_cache_miss_rate = 0.2381
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 45
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1810
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 240
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 75
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 700
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 325
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 10800
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1575
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1855
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 315
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1025
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 12375

Total_core_cache_fail_stats:
ctas_completed 45, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
1647, 
gpgpu_n_tot_thrd_icount = 790560
gpgpu_n_tot_w_icount = 24705
gpgpu_n_stall_shd_mem = 20205
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1810
gpgpu_n_mem_write_global = 1025
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 13005
gpgpu_n_store_insn = 11520
gpgpu_n_shmem_insn = 82125
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5040
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 18900
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1305
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:1014355	W0_Scoreboard:223316	W1:1080	W2:900	W3:900	W4:900	W5:900	W6:900	W7:900	W8:900	W9:900	W10:900	W11:900	W12:900	W13:900	W14:900	W15:900	W16:11025	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:24705	WS1:0	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 14480 {8:1810,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 87080 {40:325,72:330,136:370,}
traffic_breakdown_coretomem[INST_ACC_R] = 12600 {8:1575,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 289600 {40:7240,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 19720 {8:2465,}
traffic_breakdown_memtocore[INST_ACC_R] = 252000 {40:6300,}
maxmflatency = 363 
max_icnt2mem_latency = 55 
maxmrqlatency = 21 
max_icnt2sh_latency = 127 
averagemflatency = 156 
avg_icnt2mem_latency = 14 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 18 
mrq_lat_table:66 	36 	0 	36 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	9113 	622 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	1539 	51 	0 	2835 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	5758 	1308 	581 	1721 	367 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	107 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       335      8291         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1547      9188         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      4012     10116         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5685     11006         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      6513     11924         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      7371     12815         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  6.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 16.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 16.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 16.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 16.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 12.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 142/14 = 10.142858
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        263       141       135       135         0       135         0         0         0         0         0       356         0       339         0       248
dram[1]:        135       201       135         0       135         0         0         0         0         0       246       344       206       316         0       268
dram[2]:        173       135       135       135       135         0       135         0         0         0       343         0       330         0       250         0
dram[3]:        202       135         0       135         0       135         0         0         0         0       336       248       314       204       273         0
dram[4]:        135       135       135       135         0       135         0         0         0         0         0       363         0       345         0       249
dram[5]:        135       199       135         0       135         0         0         0         0         0       250       342       206       314         0       259
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=172072 n_nop=172040 n_act=4 n_pre=2 n_ref_event=94204993244752 n_req=26 n_rd=26 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003022
n_activity=247 dram_eff=0.2105
bk0: 18a 171987i bk1: 8a 172046i bk2: 0a 172069i bk3: 0a 172070i bk4: 0a 172070i bk5: 0a 172072i bk6: 0a 172072i bk7: 0a 172072i bk8: 0a 172072i bk9: 0a 172072i bk10: 0a 172072i bk11: 0a 172072i bk12: 0a 172072i bk13: 0a 172073i bk14: 0a 172073i bk15: 0a 172075i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.846154
Row_Buffer_Locality_read = 0.846154
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.673440
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000302 
total_CMD = 172072 
util_bw = 52 
Wasted_Col = 67 
Wasted_Row = 24 
Idle = 171929 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 19 
rwq = 0 
CCDLc_limit_alone = 19 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 172072 
n_nop = 172040 
Read = 26 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 94204993244752 
n_req = 26 
total_req = 26 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 26 
Row_Bus_Util =  0.000035 
CoL_Bus_Util = 0.000151 
Either_Row_CoL_Bus_Util = 0.000186 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001122 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00112162
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=172072 n_nop=172046 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000279
n_activity=164 dram_eff=0.2927
bk0: 16a 172038i bk1: 8a 172048i bk2: 0a 172071i bk3: 0a 172071i bk4: 0a 172071i bk5: 0a 172071i bk6: 0a 172071i bk7: 0a 172071i bk8: 0a 172071i bk9: 0a 172072i bk10: 0a 172072i bk11: 0a 172073i bk12: 0a 172073i bk13: 0a 172073i bk14: 0a 172073i bk15: 0a 172073i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004557
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000279 
total_CMD = 172072 
util_bw = 48 
Wasted_Col = 42 
Wasted_Row = 0 
Idle = 171982 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 172072 
n_nop = 172046 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000139 
Either_Row_CoL_Bus_Util = 0.000151 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000558 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000557906
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=172072 n_nop=172046 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000279
n_activity=164 dram_eff=0.2927
bk0: 16a 172039i bk1: 8a 172049i bk2: 0a 172071i bk3: 0a 172071i bk4: 0a 172071i bk5: 0a 172071i bk6: 0a 172071i bk7: 0a 172071i bk8: 0a 172071i bk9: 0a 172072i bk10: 0a 172072i bk11: 0a 172073i bk12: 0a 172073i bk13: 0a 172073i bk14: 0a 172073i bk15: 0a 172073i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004513
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000279 
total_CMD = 172072 
util_bw = 48 
Wasted_Col = 42 
Wasted_Row = 0 
Idle = 171982 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 172072 
n_nop = 172046 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000139 
Either_Row_CoL_Bus_Util = 0.000151 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000570 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000569529
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=172072 n_nop=172046 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000279
n_activity=164 dram_eff=0.2927
bk0: 16a 172039i bk1: 8a 172048i bk2: 0a 172071i bk3: 0a 172071i bk4: 0a 172071i bk5: 0a 172071i bk6: 0a 172071i bk7: 0a 172071i bk8: 0a 172071i bk9: 0a 172072i bk10: 0a 172072i bk11: 0a 172073i bk12: 0a 172073i bk13: 0a 172073i bk14: 0a 172073i bk15: 0a 172073i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000279 
total_CMD = 172072 
util_bw = 48 
Wasted_Col = 42 
Wasted_Row = 0 
Idle = 171982 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 172072 
n_nop = 172046 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000139 
Either_Row_CoL_Bus_Util = 0.000151 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000575 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000575341
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=172072 n_nop=172046 n_act=2 n_pre=0 n_ref_event=4565658604079112714 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000279
n_activity=164 dram_eff=0.2927
bk0: 16a 172038i bk1: 8a 172049i bk2: 0a 172071i bk3: 0a 172071i bk4: 0a 172071i bk5: 0a 172071i bk6: 0a 172071i bk7: 0a 172071i bk8: 0a 172071i bk9: 0a 172072i bk10: 0a 172072i bk11: 0a 172073i bk12: 0a 172073i bk13: 0a 172073i bk14: 0a 172073i bk15: 0a 172073i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000279 
total_CMD = 172072 
util_bw = 48 
Wasted_Col = 42 
Wasted_Row = 0 
Idle = 171982 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 172072 
n_nop = 172046 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 4565658604079112714 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000139 
Either_Row_CoL_Bus_Util = 0.000151 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000575 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000575341
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=172072 n_nop=172050 n_act=2 n_pre=0 n_ref_event=0 n_req=20 n_rd=20 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002325
n_activity=143 dram_eff=0.2797
bk0: 12a 172043i bk1: 8a 172049i bk2: 0a 172071i bk3: 0a 172071i bk4: 0a 172071i bk5: 0a 172071i bk6: 0a 172071i bk7: 0a 172071i bk8: 0a 172071i bk9: 0a 172072i bk10: 0a 172072i bk11: 0a 172073i bk12: 0a 172073i bk13: 0a 172073i bk14: 0a 172073i bk15: 0a 172073i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900000
Row_Buffer_Locality_read = 0.900000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000232 
total_CMD = 172072 
util_bw = 40 
Wasted_Col = 39 
Wasted_Row = 0 
Idle = 171993 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 172072 
n_nop = 172050 
Read = 20 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 20 
total_req = 20 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 20 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000116 
Either_Row_CoL_Bus_Util = 0.000128 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000552 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000552094

========= L2 cache stats =========
L2_cache_bank[0]: Access = 982, Miss = 18, Miss_rate = 0.018, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 1782, Miss = 8, Miss_rate = 0.004, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 1813, Miss = 16, Miss_rate = 0.009, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 847, Miss = 8, Miss_rate = 0.009, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 2120, Miss = 16, Miss_rate = 0.008, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 604, Miss = 8, Miss_rate = 0.013, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 1199, Miss = 16, Miss_rate = 0.013, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 1460, Miss = 8, Miss_rate = 0.005, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 968, Miss = 16, Miss_rate = 0.017, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 1760, Miss = 8, Miss_rate = 0.005, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 1658, Miss = 12, Miss_rate = 0.007, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 842, Miss = 8, Miss_rate = 0.010, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 16035
L2_total_cache_misses = 142
L2_total_cache_miss_rate = 0.0089
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 7240
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2465
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 6160
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 35
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 105
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 7240
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2465
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 6300
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.010
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=16035
icnt_total_pkts_simt_to_mem=5865
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 11.1248
	minimum = 5
	maximum = 83
Network latency average = 11.1248
	minimum = 5
	maximum = 83
Slowest packet = 18448
Flit latency average = 10.4656
	minimum = 5
	maximum = 83
Slowest flit = 19492
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0101644
	minimum = 0 (at node 0)
	maximum = 0.0382785 (at node 21)
Accepted packet rate average = 0.0101644
	minimum = 0 (at node 0)
	maximum = 0.0242935 (at node 6)
Injected flit rate average = 0.0112216
	minimum = 0 (at node 0)
	maximum = 0.0382785 (at node 21)
Accepted flit rate average= 0.0112216
	minimum = 0 (at node 0)
	maximum = 0.0242935 (at node 6)
Injected packet length average = 1.10402
Accepted packet length average = 1.10402
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.89535 (9 samples)
	minimum = 5 (9 samples)
	maximum = 71.8889 (9 samples)
Network latency average = 9.88258 (9 samples)
	minimum = 5 (9 samples)
	maximum = 71.2222 (9 samples)
Flit latency average = 9.51103 (9 samples)
	minimum = 5 (9 samples)
	maximum = 71.2222 (9 samples)
Fragmentation average = 0 (9 samples)
	minimum = 0 (9 samples)
	maximum = 0 (9 samples)
Injected packet rate average = 0.00598809 (9 samples)
	minimum = 0 (9 samples)
	maximum = 0.0216029 (9 samples)
Accepted packet rate average = 0.00598809 (9 samples)
	minimum = 0 (9 samples)
	maximum = 0.0248259 (9 samples)
Injected flit rate average = 0.00640999 (9 samples)
	minimum = 0 (9 samples)
	maximum = 0.0220044 (9 samples)
Accepted flit rate average = 0.00640999 (9 samples)
	minimum = 0 (9 samples)
	maximum = 0.0248259 (9 samples)
Injected packet size average = 1.07046 (9 samples)
Accepted packet size average = 1.07046 (9 samples)
Hops average = 1 (9 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 12 sec (12 sec)
gpgpu_simulation_rate = 22751 (inst/sec)
gpgpu_simulation_rate = 10863 (cycle/sec)
gpgpu_silicon_slowdown = 64438x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdb4166358..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdb4166350..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdb416634c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdb4166348..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdb4166344..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdb4166340..

GPGPU-Sim PTX: cudaLaunch for 0x0x55adce67cc32 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z20needle_cuda_shared_1PiS_iiii 
GPGPU-Sim PTX: pushing kernel '_Z20needle_cuda_shared_1PiS_iiii' to stream 0, gridDim= (10,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z20needle_cuda_shared_1PiS_iiii'
Destroy streams for kernel 10: size 0
kernel_name = _Z20needle_cuda_shared_1PiS_iiii 
kernel_launch_uid = 10 
gpu_sim_cycle = 14101
gpu_sim_insn = 60670
gpu_ipc =       4.3025
gpu_tot_sim_cycle = 144464
gpu_tot_sim_insn = 333685
gpu_tot_ipc =       2.3098
gpu_tot_issued_cta = 55
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 2.0833% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 3
partiton_level_parallism =       0.0801
partiton_level_parallism_total  =       0.0385
partiton_level_parallism_util =       1.1210
partiton_level_parallism_util_total  =       1.1170
L2_BW  =       6.0206 GB/Sec
L2_BW_total  =       3.0740 GB/Sec
gpu_total_sim_rate=23834

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 15125
	L1I_total_cache_misses = 1925
	L1I_total_cache_miss_rate = 0.1273
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 289, Miss = 224, Miss_rate = 0.775, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 316, Miss = 252, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 316, Miss = 252, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 289, Miss = 224, Miss_rate = 0.775, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 289, Miss = 224, Miss_rate = 0.775, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 289, Miss = 224, Miss_rate = 0.775, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 262, Miss = 196, Miss_rate = 0.748, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 262, Miss = 196, Miss_rate = 0.748, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 262, Miss = 196, Miss_rate = 0.748, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 262, Miss = 196, Miss_rate = 0.748, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 156, Miss = 105, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 156, Miss = 105, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 156, Miss = 105, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 183, Miss = 133, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 183, Miss = 133, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 3670
	L1D_total_cache_misses = 2765
	L1D_total_cache_miss_rate = 0.7534
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.003
L1C_cache:
	L1C_total_cache_accesses = 385
	L1C_total_cache_misses = 75
	L1C_total_cache_miss_rate = 0.1948
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 55
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2290
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 310
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 75
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 850
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 475
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 13200
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1925
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2345
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 385
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1325
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 15125

Total_core_cache_fail_stats:
ctas_completed 55, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
2196, 
gpgpu_n_tot_thrd_icount = 966240
gpgpu_n_tot_w_icount = 30195
gpgpu_n_stall_shd_mem = 24845
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2290
gpgpu_n_mem_write_global = 1325
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 15895
gpgpu_n_store_insn = 14080
gpgpu_n_shmem_insn = 100375
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6160
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 23100
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1745
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:1234450	W0_Scoreboard:277891	W1:1320	W2:1100	W3:1100	W4:1100	W5:1100	W6:1100	W7:1100	W8:1100	W9:1100	W10:1100	W11:1100	W12:1100	W13:1100	W14:1100	W15:1100	W16:13475	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:30195	WS1:0	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 18320 {8:2290,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 104520 {40:475,72:470,136:380,}
traffic_breakdown_coretomem[INST_ACC_R] = 15400 {8:1925,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 366400 {40:9160,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 23480 {8:2935,}
traffic_breakdown_memtocore[INST_ACC_R] = 308000 {40:7700,}
maxmflatency = 365 
max_icnt2mem_latency = 57 
maxmrqlatency = 21 
max_icnt2sh_latency = 127 
averagemflatency = 157 
avg_icnt2mem_latency = 14 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 18 
mrq_lat_table:66 	36 	0 	36 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	11214 	911 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	1880 	59 	1 	3615 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	7511 	1327 	660 	2171 	456 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	118 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       335      8291         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1547      9188         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      4012     10116         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5685     11006         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      6513     11924         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      7371     12815         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  6.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 16.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 16.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 16.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 16.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 12.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 142/14 = 10.142858
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        263       141       135       135         0       135         0       135         0         0         0       356         0       339         0       248
dram[1]:        135       207       135         0       135         0         0         0         0         0       246       363       206       329         0       281
dram[2]:        173       135       135       135       135         0       135         0         0         0       343         0       330         0       250         0
dram[3]:        215       135         0       135         0       135         0         0         0         0       359       248       334       204       282         0
dram[4]:        135       135       135       135         0       135         0       135         0         0         0       363         0       345         0       249
dram[5]:        135       207       135         0       135         0         0         0         0         0       250       365       206       330         0       271
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=190685 n_nop=190653 n_act=4 n_pre=2 n_ref_event=94204993244752 n_req=26 n_rd=26 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002727
n_activity=247 dram_eff=0.2105
bk0: 18a 190600i bk1: 8a 190659i bk2: 0a 190682i bk3: 0a 190683i bk4: 0a 190683i bk5: 0a 190685i bk6: 0a 190685i bk7: 0a 190685i bk8: 0a 190685i bk9: 0a 190685i bk10: 0a 190685i bk11: 0a 190685i bk12: 0a 190685i bk13: 0a 190686i bk14: 0a 190686i bk15: 0a 190688i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.846154
Row_Buffer_Locality_read = 0.846154
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.673440
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000273 
total_CMD = 190685 
util_bw = 52 
Wasted_Col = 67 
Wasted_Row = 24 
Idle = 190542 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 19 
rwq = 0 
CCDLc_limit_alone = 19 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 190685 
n_nop = 190653 
Read = 26 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 94204993244752 
n_req = 26 
total_req = 26 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 26 
Row_Bus_Util =  0.000031 
CoL_Bus_Util = 0.000136 
Either_Row_CoL_Bus_Util = 0.000168 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001012 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00101214
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=190685 n_nop=190659 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002517
n_activity=164 dram_eff=0.2927
bk0: 16a 190651i bk1: 8a 190661i bk2: 0a 190684i bk3: 0a 190684i bk4: 0a 190684i bk5: 0a 190684i bk6: 0a 190684i bk7: 0a 190684i bk8: 0a 190684i bk9: 0a 190685i bk10: 0a 190685i bk11: 0a 190686i bk12: 0a 190686i bk13: 0a 190686i bk14: 0a 190686i bk15: 0a 190686i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004557
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000252 
total_CMD = 190685 
util_bw = 48 
Wasted_Col = 42 
Wasted_Row = 0 
Idle = 190595 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 190685 
n_nop = 190659 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000126 
Either_Row_CoL_Bus_Util = 0.000136 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000503 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000503448
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=190685 n_nop=190659 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002517
n_activity=164 dram_eff=0.2927
bk0: 16a 190652i bk1: 8a 190662i bk2: 0a 190684i bk3: 0a 190684i bk4: 0a 190684i bk5: 0a 190684i bk6: 0a 190684i bk7: 0a 190684i bk8: 0a 190684i bk9: 0a 190685i bk10: 0a 190685i bk11: 0a 190686i bk12: 0a 190686i bk13: 0a 190686i bk14: 0a 190686i bk15: 0a 190686i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004513
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000252 
total_CMD = 190685 
util_bw = 48 
Wasted_Col = 42 
Wasted_Row = 0 
Idle = 190595 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 190685 
n_nop = 190659 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000126 
Either_Row_CoL_Bus_Util = 0.000136 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000514 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000513937
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=190685 n_nop=190659 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002517
n_activity=164 dram_eff=0.2927
bk0: 16a 190652i bk1: 8a 190661i bk2: 0a 190684i bk3: 0a 190684i bk4: 0a 190684i bk5: 0a 190684i bk6: 0a 190684i bk7: 0a 190684i bk8: 0a 190684i bk9: 0a 190685i bk10: 0a 190685i bk11: 0a 190686i bk12: 0a 190686i bk13: 0a 190686i bk14: 0a 190686i bk15: 0a 190686i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000252 
total_CMD = 190685 
util_bw = 48 
Wasted_Col = 42 
Wasted_Row = 0 
Idle = 190595 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 190685 
n_nop = 190659 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000126 
Either_Row_CoL_Bus_Util = 0.000136 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000519 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000519181
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=190685 n_nop=190659 n_act=2 n_pre=0 n_ref_event=4565658604079112714 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002517
n_activity=164 dram_eff=0.2927
bk0: 16a 190651i bk1: 8a 190662i bk2: 0a 190684i bk3: 0a 190684i bk4: 0a 190684i bk5: 0a 190684i bk6: 0a 190684i bk7: 0a 190684i bk8: 0a 190684i bk9: 0a 190685i bk10: 0a 190685i bk11: 0a 190686i bk12: 0a 190686i bk13: 0a 190686i bk14: 0a 190686i bk15: 0a 190686i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000252 
total_CMD = 190685 
util_bw = 48 
Wasted_Col = 42 
Wasted_Row = 0 
Idle = 190595 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 190685 
n_nop = 190659 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 4565658604079112714 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000126 
Either_Row_CoL_Bus_Util = 0.000136 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000519 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000519181
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=190685 n_nop=190663 n_act=2 n_pre=0 n_ref_event=0 n_req=20 n_rd=20 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002098
n_activity=143 dram_eff=0.2797
bk0: 12a 190656i bk1: 8a 190662i bk2: 0a 190684i bk3: 0a 190684i bk4: 0a 190684i bk5: 0a 190684i bk6: 0a 190684i bk7: 0a 190684i bk8: 0a 190684i bk9: 0a 190685i bk10: 0a 190685i bk11: 0a 190686i bk12: 0a 190686i bk13: 0a 190686i bk14: 0a 190686i bk15: 0a 190686i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900000
Row_Buffer_Locality_read = 0.900000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000210 
total_CMD = 190685 
util_bw = 40 
Wasted_Col = 39 
Wasted_Row = 0 
Idle = 190606 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 190685 
n_nop = 190663 
Read = 20 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 20 
total_req = 20 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 20 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000105 
Either_Row_CoL_Bus_Util = 0.000115 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000498 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000498204

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1142, Miss = 18, Miss_rate = 0.016, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 2266, Miss = 8, Miss_rate = 0.004, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 1973, Miss = 16, Miss_rate = 0.008, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 1326, Miss = 8, Miss_rate = 0.006, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 2676, Miss = 16, Miss_rate = 0.006, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 684, Miss = 8, Miss_rate = 0.012, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 1758, Miss = 16, Miss_rate = 0.009, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 1540, Miss = 8, Miss_rate = 0.005, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 1128, Miss = 16, Miss_rate = 0.014, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 2240, Miss = 8, Miss_rate = 0.004, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 1778, Miss = 12, Miss_rate = 0.007, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 1314, Miss = 8, Miss_rate = 0.006, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 19825
L2_total_cache_misses = 142
L2_total_cache_miss_rate = 0.0072
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9160
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2935
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 7560
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 35
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 105
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 9160
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2935
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 7700
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.011
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=19825
icnt_total_pkts_simt_to_mem=7165
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.5362
	minimum = 5
	maximum = 88
Network latency average = 10.522
	minimum = 5
	maximum = 88
Slowest packet = 23109
Flit latency average = 10.3047
	minimum = 5
	maximum = 88
Slowest flit = 24549
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0129226
	minimum = 0 (at node 10)
	maximum = 0.0396426 (at node 21)
Accepted packet rate average = 0.0129226
	minimum = 0 (at node 10)
	maximum = 0.0268775 (at node 0)
Injected flit rate average = 0.0133692
	minimum = 0 (at node 10)
	maximum = 0.0396426 (at node 21)
Accepted flit rate average= 0.0133692
	minimum = 0 (at node 10)
	maximum = 0.0268775 (at node 0)
Injected packet length average = 1.03455
Accepted packet length average = 1.03455
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.95943 (10 samples)
	minimum = 5 (10 samples)
	maximum = 73.5 (10 samples)
Network latency average = 9.94652 (10 samples)
	minimum = 5 (10 samples)
	maximum = 72.9 (10 samples)
Flit latency average = 9.5904 (10 samples)
	minimum = 5 (10 samples)
	maximum = 72.9 (10 samples)
Fragmentation average = 0 (10 samples)
	minimum = 0 (10 samples)
	maximum = 0 (10 samples)
Injected packet rate average = 0.00668155 (10 samples)
	minimum = 0 (10 samples)
	maximum = 0.0234068 (10 samples)
Accepted packet rate average = 0.00668155 (10 samples)
	minimum = 0 (10 samples)
	maximum = 0.0250311 (10 samples)
Injected flit rate average = 0.0071059 (10 samples)
	minimum = 0 (10 samples)
	maximum = 0.0237682 (10 samples)
Accepted flit rate average = 0.0071059 (10 samples)
	minimum = 0 (10 samples)
	maximum = 0.0250311 (10 samples)
Injected packet size average = 1.06351 (10 samples)
Accepted packet size average = 1.06351 (10 samples)
Hops average = 1 (10 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 14 sec (14 sec)
gpgpu_simulation_rate = 23834 (inst/sec)
gpgpu_simulation_rate = 10318 (cycle/sec)
gpgpu_silicon_slowdown = 67842x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdb4166358..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdb4166350..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdb416634c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdb4166348..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdb4166344..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdb4166340..

GPGPU-Sim PTX: cudaLaunch for 0x0x55adce67cc32 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z20needle_cuda_shared_1PiS_iiii 
GPGPU-Sim PTX: pushing kernel '_Z20needle_cuda_shared_1PiS_iiii' to stream 0, gridDim= (11,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 14 bind to kernel 11 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z20needle_cuda_shared_1PiS_iiii'
Destroy streams for kernel 11: size 0
kernel_name = _Z20needle_cuda_shared_1PiS_iiii 
kernel_launch_uid = 11 
gpu_sim_cycle = 13908
gpu_sim_insn = 66737
gpu_ipc =       4.7985
gpu_tot_sim_cycle = 158372
gpu_tot_sim_insn = 400422
gpu_tot_ipc =       2.5284
gpu_tot_issued_cta = 66
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 2.0833% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 3
partiton_level_parallism =       0.0680
partiton_level_parallism_total  =       0.0410
partiton_level_parallism_util =       1.1523
partiton_level_parallism_util_total  =       1.1220
L2_BW  =       5.9704 GB/Sec
L2_BW_total  =       3.3283 GB/Sec
gpu_total_sim_rate=25026

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 18150
	L1I_total_cache_misses = 2310
	L1I_total_cache_miss_rate = 0.1273
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 341, Miss = 259, Miss_rate = 0.760, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 368, Miss = 287, Miss_rate = 0.780, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 368, Miss = 287, Miss_rate = 0.780, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 341, Miss = 259, Miss_rate = 0.760, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 341, Miss = 259, Miss_rate = 0.760, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 341, Miss = 259, Miss_rate = 0.760, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 262, Miss = 196, Miss_rate = 0.748, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 262, Miss = 196, Miss_rate = 0.748, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 262, Miss = 196, Miss_rate = 0.748, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 262, Miss = 196, Miss_rate = 0.748, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 208, Miss = 140, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 208, Miss = 140, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 208, Miss = 140, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 235, Miss = 168, Miss_rate = 0.715, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 235, Miss = 168, Miss_rate = 0.715, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 4242
	L1D_total_cache_misses = 3150
	L1D_total_cache_miss_rate = 0.7426
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.003
L1C_cache:
	L1C_total_cache_accesses = 462
	L1C_total_cache_misses = 75
	L1C_total_cache_miss_rate = 0.1623
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 66
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2664
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 387
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 75
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1026
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 486
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 15840
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2310
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2730
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 462
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1512
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 18150

Total_core_cache_fail_stats:
ctas_completed 66, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
2745, 
gpgpu_n_tot_thrd_icount = 1159488
gpgpu_n_tot_w_icount = 36234
gpgpu_n_stall_shd_mem = 29652
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2664
gpgpu_n_mem_write_global = 1512
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 19074
gpgpu_n_store_insn = 16896
gpgpu_n_shmem_insn = 120450
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7392
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 27720
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1932
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:1472874	W0_Scoreboard:337344	W1:1584	W2:1320	W3:1320	W4:1320	W5:1320	W6:1320	W7:1320	W8:1320	W9:1320	W10:1320	W11:1320	W12:1320	W13:1320	W14:1320	W15:1320	W16:16170	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:36234	WS1:0	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 21312 {8:2664,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 127488 {40:486,72:492,136:534,}
traffic_breakdown_coretomem[INST_ACC_R] = 18480 {8:2310,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 426240 {40:10656,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 28848 {8:3606,}
traffic_breakdown_memtocore[INST_ACC_R] = 369600 {40:9240,}
maxmflatency = 368 
max_icnt2mem_latency = 59 
maxmrqlatency = 21 
max_icnt2sh_latency = 127 
averagemflatency = 160 
avg_icnt2mem_latency = 14 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 18 
mrq_lat_table:66 	36 	0 	36 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	13028 	1264 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	2255 	67 	3 	4176 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	8911 	1412 	739 	2745 	485 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	129 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       335      8291         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1547      9188         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      4012     10116         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5685     11006         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      6513     11924         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      7371     12815         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  6.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 16.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 16.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 16.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 16.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 12.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 142/14 = 10.142858
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        263       141       172       135         0       135         0       135         0         0         0       356       172       339       172       248
dram[1]:        135       241       135       138       135       135         0       135         0         0       246       368       206       351         0       304
dram[2]:        173       172       135       135       135         0       135         0         0         0       343       172       330       172       250       172
dram[3]:        247       135       138       135       135       135       135         0         0         0       366       248       351       204       310         0
dram[4]:        172       135       135       135         0       135         0       135         0         0         0       363       172       345       172       249
dram[5]:        135       237       135       138       135       135         0       135         0         0       250       365       206       341         0       300
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=209043 n_nop=209011 n_act=4 n_pre=2 n_ref_event=94204993244752 n_req=26 n_rd=26 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002488
n_activity=247 dram_eff=0.2105
bk0: 18a 208958i bk1: 8a 209017i bk2: 0a 209040i bk3: 0a 209041i bk4: 0a 209041i bk5: 0a 209043i bk6: 0a 209043i bk7: 0a 209043i bk8: 0a 209043i bk9: 0a 209043i bk10: 0a 209043i bk11: 0a 209043i bk12: 0a 209043i bk13: 0a 209044i bk14: 0a 209044i bk15: 0a 209046i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.846154
Row_Buffer_Locality_read = 0.846154
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.673440
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000249 
total_CMD = 209043 
util_bw = 52 
Wasted_Col = 67 
Wasted_Row = 24 
Idle = 208900 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 19 
rwq = 0 
CCDLc_limit_alone = 19 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 209043 
n_nop = 209011 
Read = 26 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 94204993244752 
n_req = 26 
total_req = 26 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 26 
Row_Bus_Util =  0.000029 
CoL_Bus_Util = 0.000124 
Either_Row_CoL_Bus_Util = 0.000153 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000923 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000923255
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=209043 n_nop=209017 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002296
n_activity=164 dram_eff=0.2927
bk0: 16a 209009i bk1: 8a 209019i bk2: 0a 209042i bk3: 0a 209042i bk4: 0a 209042i bk5: 0a 209042i bk6: 0a 209042i bk7: 0a 209042i bk8: 0a 209042i bk9: 0a 209043i bk10: 0a 209043i bk11: 0a 209044i bk12: 0a 209044i bk13: 0a 209044i bk14: 0a 209044i bk15: 0a 209044i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004557
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000230 
total_CMD = 209043 
util_bw = 48 
Wasted_Col = 42 
Wasted_Row = 0 
Idle = 208953 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 209043 
n_nop = 209017 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000115 
Either_Row_CoL_Bus_Util = 0.000124 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000459 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000459236
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=209043 n_nop=209017 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002296
n_activity=164 dram_eff=0.2927
bk0: 16a 209010i bk1: 8a 209020i bk2: 0a 209042i bk3: 0a 209042i bk4: 0a 209042i bk5: 0a 209042i bk6: 0a 209042i bk7: 0a 209042i bk8: 0a 209042i bk9: 0a 209043i bk10: 0a 209043i bk11: 0a 209044i bk12: 0a 209044i bk13: 0a 209044i bk14: 0a 209044i bk15: 0a 209044i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004513
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000230 
total_CMD = 209043 
util_bw = 48 
Wasted_Col = 42 
Wasted_Row = 0 
Idle = 208953 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 209043 
n_nop = 209017 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000115 
Either_Row_CoL_Bus_Util = 0.000124 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000469 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000468803
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=209043 n_nop=209017 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002296
n_activity=164 dram_eff=0.2927
bk0: 16a 209010i bk1: 8a 209019i bk2: 0a 209042i bk3: 0a 209042i bk4: 0a 209042i bk5: 0a 209042i bk6: 0a 209042i bk7: 0a 209042i bk8: 0a 209042i bk9: 0a 209043i bk10: 0a 209043i bk11: 0a 209044i bk12: 0a 209044i bk13: 0a 209044i bk14: 0a 209044i bk15: 0a 209044i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000230 
total_CMD = 209043 
util_bw = 48 
Wasted_Col = 42 
Wasted_Row = 0 
Idle = 208953 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 209043 
n_nop = 209017 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000115 
Either_Row_CoL_Bus_Util = 0.000124 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000474 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000473587
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=209043 n_nop=209017 n_act=2 n_pre=0 n_ref_event=4565658604079112714 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002296
n_activity=164 dram_eff=0.2927
bk0: 16a 209009i bk1: 8a 209020i bk2: 0a 209042i bk3: 0a 209042i bk4: 0a 209042i bk5: 0a 209042i bk6: 0a 209042i bk7: 0a 209042i bk8: 0a 209042i bk9: 0a 209043i bk10: 0a 209043i bk11: 0a 209044i bk12: 0a 209044i bk13: 0a 209044i bk14: 0a 209044i bk15: 0a 209044i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000230 
total_CMD = 209043 
util_bw = 48 
Wasted_Col = 42 
Wasted_Row = 0 
Idle = 208953 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 209043 
n_nop = 209017 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 4565658604079112714 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000115 
Either_Row_CoL_Bus_Util = 0.000124 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000474 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000473587
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=209043 n_nop=209021 n_act=2 n_pre=0 n_ref_event=0 n_req=20 n_rd=20 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001913
n_activity=143 dram_eff=0.2797
bk0: 12a 209014i bk1: 8a 209020i bk2: 0a 209042i bk3: 0a 209042i bk4: 0a 209042i bk5: 0a 209042i bk6: 0a 209042i bk7: 0a 209042i bk8: 0a 209042i bk9: 0a 209043i bk10: 0a 209043i bk11: 0a 209044i bk12: 0a 209044i bk13: 0a 209044i bk14: 0a 209044i bk15: 0a 209044i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900000
Row_Buffer_Locality_read = 0.900000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000191 
total_CMD = 209043 
util_bw = 40 
Wasted_Col = 39 
Wasted_Row = 0 
Idle = 208964 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 209043 
n_nop = 209021 
Read = 20 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 20 
total_req = 20 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 20 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000096 
Either_Row_CoL_Bus_Util = 0.000105 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000454 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000454452

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1322, Miss = 18, Miss_rate = 0.014, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 2590, Miss = 8, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 2149, Miss = 16, Miss_rate = 0.007, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 1902, Miss = 8, Miss_rate = 0.004, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 3084, Miss = 16, Miss_rate = 0.005, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 776, Miss = 8, Miss_rate = 0.010, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 2412, Miss = 16, Miss_rate = 0.007, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 1628, Miss = 8, Miss_rate = 0.005, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 1307, Miss = 16, Miss_rate = 0.012, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 2564, Miss = 8, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 1910, Miss = 12, Miss_rate = 0.006, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 1888, Miss = 8, Miss_rate = 0.004, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 23532
L2_total_cache_misses = 142
L2_total_cache_miss_rate = 0.0060
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 10656
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3606
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 9100
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 35
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 105
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 10656
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3606
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 9240
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.012
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=23532
icnt_total_pkts_simt_to_mem=8595
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 11.1816
	minimum = 5
	maximum = 73
Network latency average = 11.1816
	minimum = 5
	maximum = 73
Slowest packet = 27574
Flit latency average = 10.5353
	minimum = 5
	maximum = 73
Slowest flit = 29184
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.012391
	minimum = 0 (at node 6)
	maximum = 0.0470233 (at node 21)
Accepted packet rate average = 0.012391
	minimum = 0 (at node 6)
	maximum = 0.0242307 (at node 0)
Injected flit rate average = 0.0136798
	minimum = 0 (at node 6)
	maximum = 0.0470233 (at node 21)
Accepted flit rate average= 0.0136798
	minimum = 0 (at node 6)
	maximum = 0.0242307 (at node 0)
Injected packet length average = 1.10402
Accepted packet length average = 1.10402
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.0705 (11 samples)
	minimum = 5 (11 samples)
	maximum = 73.4545 (11 samples)
Network latency average = 10.0588 (11 samples)
	minimum = 5 (11 samples)
	maximum = 72.9091 (11 samples)
Flit latency average = 9.6763 (11 samples)
	minimum = 5 (11 samples)
	maximum = 72.9091 (11 samples)
Fragmentation average = 0 (11 samples)
	minimum = 0 (11 samples)
	maximum = 0 (11 samples)
Injected packet rate average = 0.00720058 (11 samples)
	minimum = 0 (11 samples)
	maximum = 0.0255538 (11 samples)
Accepted packet rate average = 0.00720058 (11 samples)
	minimum = 0 (11 samples)
	maximum = 0.0249583 (11 samples)
Injected flit rate average = 0.00770353 (11 samples)
	minimum = 0 (11 samples)
	maximum = 0.0258823 (11 samples)
Accepted flit rate average = 0.00770353 (11 samples)
	minimum = 0 (11 samples)
	maximum = 0.0249583 (11 samples)
Injected packet size average = 1.06985 (11 samples)
Accepted packet size average = 1.06985 (11 samples)
Hops average = 1 (11 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 16 sec (16 sec)
gpgpu_simulation_rate = 25026 (inst/sec)
gpgpu_simulation_rate = 9898 (cycle/sec)
gpgpu_silicon_slowdown = 70721x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdb4166358..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdb4166350..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdb416634c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdb4166348..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdb4166344..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdb4166340..

GPGPU-Sim PTX: cudaLaunch for 0x0x55adce67cc32 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z20needle_cuda_shared_1PiS_iiii 
GPGPU-Sim PTX: pushing kernel '_Z20needle_cuda_shared_1PiS_iiii' to stream 0, gridDim= (12,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z20needle_cuda_shared_1PiS_iiii'
Destroy streams for kernel 12: size 0
kernel_name = _Z20needle_cuda_shared_1PiS_iiii 
kernel_launch_uid = 12 
gpu_sim_cycle = 14256
gpu_sim_insn = 72804
gpu_ipc =       5.1069
gpu_tot_sim_cycle = 172628
gpu_tot_sim_insn = 473226
gpu_tot_ipc =       2.7413
gpu_tot_issued_cta = 78
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 2.0833% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 164
partiton_level_parallism =       0.0951
partiton_level_parallism_total  =       0.0455
partiton_level_parallism_util =       1.1492
partiton_level_parallism_util_total  =       1.1266
L2_BW  =       7.1461 GB/Sec
L2_BW_total  =       3.6436 GB/Sec
gpu_total_sim_rate=26290

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 21450
	L1I_total_cache_misses = 2730
	L1I_total_cache_miss_rate = 0.1273
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 420, Miss = 322, Miss_rate = 0.767, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 447, Miss = 350, Miss_rate = 0.783, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 447, Miss = 350, Miss_rate = 0.783, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 341, Miss = 259, Miss_rate = 0.760, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 341, Miss = 259, Miss_rate = 0.760, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 341, Miss = 259, Miss_rate = 0.760, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 341, Miss = 259, Miss_rate = 0.760, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 341, Miss = 259, Miss_rate = 0.760, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 341, Miss = 259, Miss_rate = 0.760, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 341, Miss = 259, Miss_rate = 0.760, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 287, Miss = 203, Miss_rate = 0.707, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 287, Miss = 203, Miss_rate = 0.707, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 287, Miss = 203, Miss_rate = 0.707, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 314, Miss = 231, Miss_rate = 0.736, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 314, Miss = 231, Miss_rate = 0.736, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 5190
	L1D_total_cache_misses = 3906
	L1D_total_cache_miss_rate = 0.7526
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.003
L1C_cache:
	L1C_total_cache_accesses = 546
	L1C_total_cache_misses = 75
	L1C_total_cache_miss_rate = 0.1374
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 78
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3240
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 471
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 75
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1206
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 666
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 18720
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2730
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3318
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 546
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1872
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 21450

Total_core_cache_fail_stats:
ctas_completed 78, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
3294, 
gpgpu_n_tot_thrd_icount = 1370304
gpgpu_n_tot_w_icount = 42822
gpgpu_n_stall_shd_mem = 35220
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3240
gpgpu_n_mem_write_global = 1872
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 22542
gpgpu_n_store_insn = 19968
gpgpu_n_shmem_insn = 142350
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 8736
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 32760
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2460
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:1739036	W0_Scoreboard:403092	W1:1872	W2:1560	W3:1560	W4:1560	W5:1560	W6:1560	W7:1560	W8:1560	W9:1560	W10:1560	W11:1560	W12:1560	W13:1560	W14:1560	W15:1560	W16:19110	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:42822	WS1:0	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 25920 {8:3240,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 148416 {40:666,72:660,136:546,}
traffic_breakdown_coretomem[INST_ACC_R] = 21840 {8:2730,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 518400 {40:12960,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 33360 {8:4170,}
traffic_breakdown_memtocore[INST_ACC_R] = 436800 {40:10920,}
maxmflatency = 507 
max_icnt2mem_latency = 59 
maxmrqlatency = 21 
max_icnt2sh_latency = 163 
averagemflatency = 163 
avg_icnt2mem_latency = 14 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 20 
mrq_lat_table:66 	36 	0 	36 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	15444 	1716 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	2662 	77 	6 	5112 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	9954 	2525 	801 	2929 	766 	185 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	141 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       335      8291         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1547      9188         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      4012     10116         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5685     11006         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      6513     11924         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      7371     12815         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  6.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 16.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 16.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 16.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 16.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 12.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 142/14 = 10.142858
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        263       141       172       135         0       135         0       135         0         0       172       356       175       339       172       248
dram[1]:        135       288       135       202       135       135         0       135         0         0       246       501       206       483         0       385
dram[2]:        173       172       135       172       135         0       135         0         0         0       343       172       330       175       250       172
dram[3]:        329       135       203       135       135       135       135         0       132         0       486       248       477       204       384         0
dram[4]:        172       135       172       135         0       135         0       135         0         0       175       363       175       345       175       249
dram[5]:        135       286       135       189       135       135         0       135         0         0       250       507       206       487         0       386
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=227860 n_nop=227828 n_act=4 n_pre=2 n_ref_event=94204993244752 n_req=26 n_rd=26 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002282
n_activity=247 dram_eff=0.2105
bk0: 18a 227775i bk1: 8a 227834i bk2: 0a 227857i bk3: 0a 227858i bk4: 0a 227858i bk5: 0a 227860i bk6: 0a 227860i bk7: 0a 227860i bk8: 0a 227860i bk9: 0a 227860i bk10: 0a 227860i bk11: 0a 227860i bk12: 0a 227860i bk13: 0a 227861i bk14: 0a 227861i bk15: 0a 227863i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.846154
Row_Buffer_Locality_read = 0.846154
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.673440
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000228 
total_CMD = 227860 
util_bw = 52 
Wasted_Col = 67 
Wasted_Row = 24 
Idle = 227717 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 19 
rwq = 0 
CCDLc_limit_alone = 19 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 227860 
n_nop = 227828 
Read = 26 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 94204993244752 
n_req = 26 
total_req = 26 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 26 
Row_Bus_Util =  0.000026 
CoL_Bus_Util = 0.000114 
Either_Row_CoL_Bus_Util = 0.000140 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000847 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000847011
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=227860 n_nop=227834 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002107
n_activity=164 dram_eff=0.2927
bk0: 16a 227826i bk1: 8a 227836i bk2: 0a 227859i bk3: 0a 227859i bk4: 0a 227859i bk5: 0a 227859i bk6: 0a 227859i bk7: 0a 227859i bk8: 0a 227859i bk9: 0a 227860i bk10: 0a 227860i bk11: 0a 227861i bk12: 0a 227861i bk13: 0a 227861i bk14: 0a 227861i bk15: 0a 227861i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004557
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000211 
total_CMD = 227860 
util_bw = 48 
Wasted_Col = 42 
Wasted_Row = 0 
Idle = 227770 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 227860 
n_nop = 227834 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000105 
Either_Row_CoL_Bus_Util = 0.000114 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000421 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000421311
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=227860 n_nop=227834 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002107
n_activity=164 dram_eff=0.2927
bk0: 16a 227827i bk1: 8a 227837i bk2: 0a 227859i bk3: 0a 227859i bk4: 0a 227859i bk5: 0a 227859i bk6: 0a 227859i bk7: 0a 227859i bk8: 0a 227859i bk9: 0a 227860i bk10: 0a 227860i bk11: 0a 227861i bk12: 0a 227861i bk13: 0a 227861i bk14: 0a 227861i bk15: 0a 227861i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004513
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000211 
total_CMD = 227860 
util_bw = 48 
Wasted_Col = 42 
Wasted_Row = 0 
Idle = 227770 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 227860 
n_nop = 227834 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000105 
Either_Row_CoL_Bus_Util = 0.000114 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000430 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000430089
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=227860 n_nop=227834 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002107
n_activity=164 dram_eff=0.2927
bk0: 16a 227827i bk1: 8a 227836i bk2: 0a 227859i bk3: 0a 227859i bk4: 0a 227859i bk5: 0a 227859i bk6: 0a 227859i bk7: 0a 227859i bk8: 0a 227859i bk9: 0a 227860i bk10: 0a 227860i bk11: 0a 227861i bk12: 0a 227861i bk13: 0a 227861i bk14: 0a 227861i bk15: 0a 227861i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000211 
total_CMD = 227860 
util_bw = 48 
Wasted_Col = 42 
Wasted_Row = 0 
Idle = 227770 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 227860 
n_nop = 227834 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000105 
Either_Row_CoL_Bus_Util = 0.000114 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000434 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000434477
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=227860 n_nop=227834 n_act=2 n_pre=0 n_ref_event=4565658604079112714 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002107
n_activity=164 dram_eff=0.2927
bk0: 16a 227826i bk1: 8a 227837i bk2: 0a 227859i bk3: 0a 227859i bk4: 0a 227859i bk5: 0a 227859i bk6: 0a 227859i bk7: 0a 227859i bk8: 0a 227859i bk9: 0a 227860i bk10: 0a 227860i bk11: 0a 227861i bk12: 0a 227861i bk13: 0a 227861i bk14: 0a 227861i bk15: 0a 227861i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000211 
total_CMD = 227860 
util_bw = 48 
Wasted_Col = 42 
Wasted_Row = 0 
Idle = 227770 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 227860 
n_nop = 227834 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 4565658604079112714 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000105 
Either_Row_CoL_Bus_Util = 0.000114 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000434 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000434477
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=227860 n_nop=227838 n_act=2 n_pre=0 n_ref_event=0 n_req=20 n_rd=20 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001755
n_activity=143 dram_eff=0.2797
bk0: 12a 227831i bk1: 8a 227837i bk2: 0a 227859i bk3: 0a 227859i bk4: 0a 227859i bk5: 0a 227859i bk6: 0a 227859i bk7: 0a 227859i bk8: 0a 227859i bk9: 0a 227860i bk10: 0a 227860i bk11: 0a 227861i bk12: 0a 227861i bk13: 0a 227861i bk14: 0a 227861i bk15: 0a 227861i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900000
Row_Buffer_Locality_read = 0.900000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000176 
total_CMD = 227860 
util_bw = 40 
Wasted_Col = 39 
Wasted_Row = 0 
Idle = 227781 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 227860 
n_nop = 227838 
Read = 20 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 20 
total_req = 20 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 20 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000088 
Either_Row_CoL_Bus_Util = 0.000097 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000417 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000416923

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1654, Miss = 18, Miss_rate = 0.011, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 2910, Miss = 8, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 2341, Miss = 16, Miss_rate = 0.007, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 2590, Miss = 8, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 3500, Miss = 16, Miss_rate = 0.005, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 1012, Miss = 8, Miss_rate = 0.008, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 3196, Miss = 16, Miss_rate = 0.005, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 1724, Miss = 8, Miss_rate = 0.005, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 1639, Miss = 16, Miss_rate = 0.010, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 2884, Miss = 8, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 2054, Miss = 12, Miss_rate = 0.006, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 2576, Miss = 8, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 28080
L2_total_cache_misses = 142
L2_total_cache_miss_rate = 0.0051
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 12960
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4170
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 10780
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 35
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 105
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 12960
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 4170
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 10920
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.013
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=28080
icnt_total_pkts_simt_to_mem=10155
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 15.8877
	minimum = 5
	maximum = 161
Network latency average = 15.263
	minimum = 5
	maximum = 146
Slowest packet = 32951
Flit latency average = 14.8883
	minimum = 5
	maximum = 146
Slowest flit = 35215
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0153386
	minimum = 0 (at node 3)
	maximum = 0.0549944 (at node 21)
Accepted packet rate average = 0.0153386
	minimum = 0 (at node 3)
	maximum = 0.0265853 (at node 0)
Injected flit rate average = 0.0158686
	minimum = 0 (at node 3)
	maximum = 0.0549944 (at node 21)
Accepted flit rate average= 0.0158686
	minimum = 0 (at node 3)
	maximum = 0.0265853 (at node 0)
Injected packet length average = 1.03455
Accepted packet length average = 1.03455
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.5553 (12 samples)
	minimum = 5 (12 samples)
	maximum = 80.75 (12 samples)
Network latency average = 10.4925 (12 samples)
	minimum = 5 (12 samples)
	maximum = 79 (12 samples)
Flit latency average = 10.1106 (12 samples)
	minimum = 5 (12 samples)
	maximum = 79 (12 samples)
Fragmentation average = 0 (12 samples)
	minimum = 0 (12 samples)
	maximum = 0 (12 samples)
Injected packet rate average = 0.00787875 (12 samples)
	minimum = 0 (12 samples)
	maximum = 0.0280072 (12 samples)
Accepted packet rate average = 0.00787875 (12 samples)
	minimum = 0 (12 samples)
	maximum = 0.0250939 (12 samples)
Injected flit rate average = 0.00838395 (12 samples)
	minimum = 0 (12 samples)
	maximum = 0.0283083 (12 samples)
Accepted flit rate average = 0.00838395 (12 samples)
	minimum = 0 (12 samples)
	maximum = 0.0250939 (12 samples)
Injected packet size average = 1.06412 (12 samples)
Accepted packet size average = 1.06412 (12 samples)
Hops average = 1 (12 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 18 sec (18 sec)
gpgpu_simulation_rate = 26290 (inst/sec)
gpgpu_simulation_rate = 9590 (cycle/sec)
gpgpu_silicon_slowdown = 72992x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdb4166358..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdb4166350..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdb416634c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdb4166348..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdb4166344..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdb4166340..

GPGPU-Sim PTX: cudaLaunch for 0x0x55adce67cc32 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z20needle_cuda_shared_1PiS_iiii 
GPGPU-Sim PTX: pushing kernel '_Z20needle_cuda_shared_1PiS_iiii' to stream 0, gridDim= (13,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 3 bind to kernel 13 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 4 bind to kernel 13 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 5 bind to kernel 13 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 6 bind to kernel 13 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 7 bind to kernel 13 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 8 bind to kernel 13 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 9 bind to kernel 13 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 10 bind to kernel 13 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 11 bind to kernel 13 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 12 bind to kernel 13 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 13 bind to kernel 13 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 14 bind to kernel 13 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 0 bind to kernel 13 '_Z20needle_cuda_shared_1PiS_iiii'
Destroy streams for kernel 13: size 0
kernel_name = _Z20needle_cuda_shared_1PiS_iiii 
kernel_launch_uid = 13 
gpu_sim_cycle = 13953
gpu_sim_insn = 78871
gpu_ipc =       5.6526
gpu_tot_sim_cycle = 186581
gpu_tot_sim_insn = 552097
gpu_tot_ipc =       2.9590
gpu_tot_issued_cta = 91
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 2.0833% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 164
partiton_level_parallism =       0.0801
partiton_level_parallism_total  =       0.0481
partiton_level_parallism_util =       1.1526
partiton_level_parallism_util_total  =       1.1298
L2_BW  =       7.0332 GB/Sec
L2_BW_total  =       3.8971 GB/Sec
gpu_total_sim_rate=29057

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 25025
	L1I_total_cache_misses = 3185
	L1I_total_cache_miss_rate = 0.1273
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 472, Miss = 357, Miss_rate = 0.756, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 447, Miss = 350, Miss_rate = 0.783, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 447, Miss = 350, Miss_rate = 0.783, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 393, Miss = 294, Miss_rate = 0.748, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 393, Miss = 294, Miss_rate = 0.748, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 393, Miss = 294, Miss_rate = 0.748, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 393, Miss = 294, Miss_rate = 0.748, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 393, Miss = 294, Miss_rate = 0.748, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 393, Miss = 294, Miss_rate = 0.748, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 393, Miss = 294, Miss_rate = 0.748, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 339, Miss = 238, Miss_rate = 0.702, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 339, Miss = 238, Miss_rate = 0.702, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 339, Miss = 238, Miss_rate = 0.702, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 366, Miss = 266, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 366, Miss = 266, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 5866
	L1D_total_cache_misses = 4361
	L1D_total_cache_miss_rate = 0.7434
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.003
L1C_cache:
	L1C_total_cache_accesses = 637
	L1C_total_cache_misses = 75
	L1C_total_cache_miss_rate = 0.1177
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 91
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3682
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 562
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 75
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1414
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 679
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 21840
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3185
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3773
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 637
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2093
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 25025

Total_core_cache_fail_stats:
ctas_completed 91, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
3843, 
gpgpu_n_tot_thrd_icount = 1598688
gpgpu_n_tot_w_icount = 49959
gpgpu_n_stall_shd_mem = 40901
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3682
gpgpu_n_mem_write_global = 2093
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 26299
gpgpu_n_store_insn = 23296
gpgpu_n_shmem_insn = 166075
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 10192
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 38220
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2681
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:2021632	W0_Scoreboard:473437	W1:2184	W2:1820	W3:1820	W4:1820	W5:1820	W6:1820	W7:1820	W8:1820	W9:1820	W10:1820	W11:1820	W12:1820	W13:1820	W14:1820	W15:1820	W16:22295	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:49959	WS1:0	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 29456 {8:3682,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 175560 {40:679,72:686,136:728,}
traffic_breakdown_coretomem[INST_ACC_R] = 25480 {8:3185,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 589120 {40:14728,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 39704 {8:4963,}
traffic_breakdown_memtocore[INST_ACC_R] = 509600 {40:12740,}
maxmflatency = 507 
max_icnt2mem_latency = 63 
maxmrqlatency = 21 
max_icnt2sh_latency = 163 
averagemflatency = 165 
avg_icnt2mem_latency = 14 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 20 
mrq_lat_table:66 	36 	0 	36 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	17524 	2197 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	3097 	93 	10 	5775 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	11683 	2547 	880 	3595 	831 	185 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	152 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       335      8291         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1547      9188         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      4012     10116         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5685     11006         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      6513     11924         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      7371     12815         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  6.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 16.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 16.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 16.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 16.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 12.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 142/14 = 10.142858
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        271       141       207       135         0       135         0       135         0         0       405       356       384       339       325       248
dram[1]:        135       288       135       202       135       135         0       135         0       135       246       501       206       483         0       385
dram[2]:        173       279       135       207       135         0       135         0         0         0       343       403       330       383       250       335
dram[3]:        329       135       203       135       135       135       135         0       135         0       486       248       477       204       384         0
dram[4]:        283       135       215       135         0       135         0       135         0         0       401       363       388       345       336       249
dram[5]:        135       286       135       189       135       135         0       135         0       132       250       507       206       487         0       386
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=246277 n_nop=246245 n_act=4 n_pre=2 n_ref_event=94204993244752 n_req=26 n_rd=26 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002111
n_activity=247 dram_eff=0.2105
bk0: 18a 246192i bk1: 8a 246251i bk2: 0a 246274i bk3: 0a 246275i bk4: 0a 246275i bk5: 0a 246277i bk6: 0a 246277i bk7: 0a 246277i bk8: 0a 246277i bk9: 0a 246277i bk10: 0a 246277i bk11: 0a 246277i bk12: 0a 246277i bk13: 0a 246278i bk14: 0a 246278i bk15: 0a 246280i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.846154
Row_Buffer_Locality_read = 0.846154
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.673440
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000211 
total_CMD = 246277 
util_bw = 52 
Wasted_Col = 67 
Wasted_Row = 24 
Idle = 246134 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 19 
rwq = 0 
CCDLc_limit_alone = 19 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 246277 
n_nop = 246245 
Read = 26 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 94204993244752 
n_req = 26 
total_req = 26 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 26 
Row_Bus_Util =  0.000024 
CoL_Bus_Util = 0.000106 
Either_Row_CoL_Bus_Util = 0.000130 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000784 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00078367
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=246277 n_nop=246251 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001949
n_activity=164 dram_eff=0.2927
bk0: 16a 246243i bk1: 8a 246253i bk2: 0a 246276i bk3: 0a 246276i bk4: 0a 246276i bk5: 0a 246276i bk6: 0a 246276i bk7: 0a 246276i bk8: 0a 246276i bk9: 0a 246277i bk10: 0a 246277i bk11: 0a 246278i bk12: 0a 246278i bk13: 0a 246278i bk14: 0a 246278i bk15: 0a 246278i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004557
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000195 
total_CMD = 246277 
util_bw = 48 
Wasted_Col = 42 
Wasted_Row = 0 
Idle = 246187 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 246277 
n_nop = 246251 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000097 
Either_Row_CoL_Bus_Util = 0.000106 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000390 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000389805
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=246277 n_nop=246251 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001949
n_activity=164 dram_eff=0.2927
bk0: 16a 246244i bk1: 8a 246254i bk2: 0a 246276i bk3: 0a 246276i bk4: 0a 246276i bk5: 0a 246276i bk6: 0a 246276i bk7: 0a 246276i bk8: 0a 246276i bk9: 0a 246277i bk10: 0a 246277i bk11: 0a 246278i bk12: 0a 246278i bk13: 0a 246278i bk14: 0a 246278i bk15: 0a 246278i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004513
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000195 
total_CMD = 246277 
util_bw = 48 
Wasted_Col = 42 
Wasted_Row = 0 
Idle = 246187 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 246277 
n_nop = 246251 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000097 
Either_Row_CoL_Bus_Util = 0.000106 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000398 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000397926
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=246277 n_nop=246251 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001949
n_activity=164 dram_eff=0.2927
bk0: 16a 246244i bk1: 8a 246253i bk2: 0a 246276i bk3: 0a 246276i bk4: 0a 246276i bk5: 0a 246276i bk6: 0a 246276i bk7: 0a 246276i bk8: 0a 246276i bk9: 0a 246277i bk10: 0a 246277i bk11: 0a 246278i bk12: 0a 246278i bk13: 0a 246278i bk14: 0a 246278i bk15: 0a 246278i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000195 
total_CMD = 246277 
util_bw = 48 
Wasted_Col = 42 
Wasted_Row = 0 
Idle = 246187 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 246277 
n_nop = 246251 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000097 
Either_Row_CoL_Bus_Util = 0.000106 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000402 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000401986
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=246277 n_nop=246251 n_act=2 n_pre=0 n_ref_event=4565658604079112714 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001949
n_activity=164 dram_eff=0.2927
bk0: 16a 246243i bk1: 8a 246254i bk2: 0a 246276i bk3: 0a 246276i bk4: 0a 246276i bk5: 0a 246276i bk6: 0a 246276i bk7: 0a 246276i bk8: 0a 246276i bk9: 0a 246277i bk10: 0a 246277i bk11: 0a 246278i bk12: 0a 246278i bk13: 0a 246278i bk14: 0a 246278i bk15: 0a 246278i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000195 
total_CMD = 246277 
util_bw = 48 
Wasted_Col = 42 
Wasted_Row = 0 
Idle = 246187 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 246277 
n_nop = 246251 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 4565658604079112714 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000097 
Either_Row_CoL_Bus_Util = 0.000106 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000402 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000401986
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=246277 n_nop=246255 n_act=2 n_pre=0 n_ref_event=0 n_req=20 n_rd=20 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001624
n_activity=143 dram_eff=0.2797
bk0: 12a 246248i bk1: 8a 246254i bk2: 0a 246276i bk3: 0a 246276i bk4: 0a 246276i bk5: 0a 246276i bk6: 0a 246276i bk7: 0a 246276i bk8: 0a 246276i bk9: 0a 246277i bk10: 0a 246277i bk11: 0a 246278i bk12: 0a 246278i bk13: 0a 246278i bk14: 0a 246278i bk15: 0a 246278i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900000
Row_Buffer_Locality_read = 0.900000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000162 
total_CMD = 246277 
util_bw = 40 
Wasted_Col = 39 
Wasted_Row = 0 
Idle = 246198 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 246277 
n_nop = 246255 
Read = 20 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 20 
total_req = 20 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 20 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000081 
Either_Row_CoL_Bus_Util = 0.000089 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000386 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000385744

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2418, Miss = 18, Miss_rate = 0.007, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 3014, Miss = 8, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 2549, Miss = 16, Miss_rate = 0.006, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 2994, Miss = 8, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 3708, Miss = 16, Miss_rate = 0.004, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 1679, Miss = 8, Miss_rate = 0.005, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 3696, Miss = 16, Miss_rate = 0.004, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 1828, Miss = 8, Miss_rate = 0.004, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 2405, Miss = 16, Miss_rate = 0.007, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 2988, Miss = 8, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 2210, Miss = 12, Miss_rate = 0.005, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 2972, Miss = 8, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 32461
L2_total_cache_misses = 142
L2_total_cache_miss_rate = 0.0044
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 14728
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4963
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 12600
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 35
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 105
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 14728
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 4963
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 12740
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.014
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=32461
icnt_total_pkts_simt_to_mem=11845
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 11.4937
	minimum = 5
	maximum = 79
Network latency average = 11.4937
	minimum = 5
	maximum = 79
Slowest packet = 38536
Flit latency average = 10.8076
	minimum = 5
	maximum = 79
Slowest flit = 40834
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0145966
	minimum = 0 (at node 1)
	maximum = 0.0548986 (at node 23)
Accepted packet rate average = 0.0145966
	minimum = 0 (at node 1)
	maximum = 0.0241525 (at node 0)
Injected flit rate average = 0.0161149
	minimum = 0 (at node 1)
	maximum = 0.0548986 (at node 23)
Accepted flit rate average= 0.0161149
	minimum = 0 (at node 1)
	maximum = 0.0278793 (at node 15)
Injected packet length average = 1.10402
Accepted packet length average = 1.10402
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.6275 (13 samples)
	minimum = 5 (13 samples)
	maximum = 80.6154 (13 samples)
Network latency average = 10.5695 (13 samples)
	minimum = 5 (13 samples)
	maximum = 79 (13 samples)
Flit latency average = 10.1642 (13 samples)
	minimum = 5 (13 samples)
	maximum = 79 (13 samples)
Fragmentation average = 0 (13 samples)
	minimum = 0 (13 samples)
	maximum = 0 (13 samples)
Injected packet rate average = 0.00839551 (13 samples)
	minimum = 0 (13 samples)
	maximum = 0.0300758 (13 samples)
Accepted packet rate average = 0.00839551 (13 samples)
	minimum = 0 (13 samples)
	maximum = 0.0250215 (13 samples)
Injected flit rate average = 0.00897865 (13 samples)
	minimum = 0 (13 samples)
	maximum = 0.0303537 (13 samples)
Accepted flit rate average = 0.00897865 (13 samples)
	minimum = 0 (13 samples)
	maximum = 0.0253082 (13 samples)
Injected packet size average = 1.06946 (13 samples)
Accepted packet size average = 1.06946 (13 samples)
Hops average = 1 (13 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 19 sec (19 sec)
gpgpu_simulation_rate = 29057 (inst/sec)
gpgpu_simulation_rate = 9820 (cycle/sec)
gpgpu_silicon_slowdown = 71283x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdb4166358..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdb4166350..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdb416634c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdb4166348..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdb4166344..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdb4166340..

GPGPU-Sim PTX: cudaLaunch for 0x0x55adce67cc32 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z20needle_cuda_shared_1PiS_iiii 
GPGPU-Sim PTX: pushing kernel '_Z20needle_cuda_shared_1PiS_iiii' to stream 0, gridDim= (14,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z20needle_cuda_shared_1PiS_iiii'
Destroy streams for kernel 14: size 0
kernel_name = _Z20needle_cuda_shared_1PiS_iiii 
kernel_launch_uid = 14 
gpu_sim_cycle = 14165
gpu_sim_insn = 84938
gpu_ipc =       5.9963
gpu_tot_sim_cycle = 200746
gpu_tot_sim_insn = 637035
gpu_tot_ipc =       3.1733
gpu_tot_issued_cta = 105
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 2.0833% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 164
partiton_level_parallism =       0.1117
partiton_level_parallism_total  =       0.0526
partiton_level_parallism_util =       1.1547
partiton_level_parallism_util_total  =       1.1335
L2_BW  =       8.3907 GB/Sec
L2_BW_total  =       4.2142 GB/Sec
gpu_total_sim_rate=30335

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 28875
	L1I_total_cache_misses = 3675
	L1I_total_cache_miss_rate = 0.1273
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 472, Miss = 357, Miss_rate = 0.756, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 526, Miss = 413, Miss_rate = 0.785, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 526, Miss = 413, Miss_rate = 0.785, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 472, Miss = 357, Miss_rate = 0.756, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 472, Miss = 357, Miss_rate = 0.756, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 472, Miss = 357, Miss_rate = 0.756, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 472, Miss = 357, Miss_rate = 0.756, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 472, Miss = 357, Miss_rate = 0.756, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 472, Miss = 357, Miss_rate = 0.756, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 472, Miss = 357, Miss_rate = 0.756, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 418, Miss = 301, Miss_rate = 0.720, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 418, Miss = 301, Miss_rate = 0.720, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 418, Miss = 301, Miss_rate = 0.720, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 445, Miss = 329, Miss_rate = 0.739, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 445, Miss = 329, Miss_rate = 0.739, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 6972
	L1D_total_cache_misses = 5243
	L1D_total_cache_miss_rate = 0.7520
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.003
L1C_cache:
	L1C_total_cache_accesses = 735
	L1C_total_cache_misses = 75
	L1C_total_cache_miss_rate = 0.1020
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 105
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4354
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 660
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 75
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1624
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 889
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 25200
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3675
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4459
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 735
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2513
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 28875

Total_core_cache_fail_stats:
ctas_completed 105, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
3843, 
gpgpu_n_tot_thrd_icount = 1844640
gpgpu_n_tot_w_icount = 57645
gpgpu_n_stall_shd_mem = 47397
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 4354
gpgpu_n_mem_write_global = 2513
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 30345
gpgpu_n_store_insn = 26880
gpgpu_n_shmem_insn = 191625
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 11760
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 44100
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3297
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:2331053	W0_Scoreboard:549992	W1:2520	W2:2100	W3:2100	W4:2100	W5:2100	W6:2100	W7:2100	W8:2100	W9:2100	W10:2100	W11:2100	W12:2100	W13:2100	W14:2100	W15:2100	W16:25725	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:57645	WS1:0	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 34832 {8:4354,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 199976 {40:889,72:882,136:742,}
traffic_breakdown_coretomem[INST_ACC_R] = 29400 {8:3675,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 696640 {40:17416,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 44968 {8:5621,}
traffic_breakdown_memtocore[INST_ACC_R] = 588000 {40:14700,}
maxmflatency = 507 
max_icnt2mem_latency = 66 
maxmrqlatency = 21 
max_icnt2sh_latency = 163 
averagemflatency = 165 
avg_icnt2mem_latency = 14 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 19 
mrq_lat_table:66 	36 	0 	36 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	20325 	2742 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	3572 	103 	15 	6861 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	14128 	2566 	963 	4386 	839 	185 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	163 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       335      8291         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1547      9188         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      4012     10116         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5685     11006         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      6513     11924         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      7371     12815         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  6.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 16.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 16.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 16.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 16.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 12.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 142/14 = 10.142858
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        306       141       237       135       174       135         0       135         0         0       407       356       387       339       357       248
dram[1]:        135       288       135       202       135       135         0       135         0       135       246       501       206       483         0       385
dram[2]:        173       313       135       241       135       138       135         0         0         0       343       409       330       389       250       361
dram[3]:        329       135       203       135       135       135       135         0       135         0       486       248       477       204       384         0
dram[4]:        322       135       247       135       174       135         0       135         0         0       405       363       389       345       367       249
dram[5]:        135       286       135       189       135       135         0       135         0       135       250       507       206       487         0       386
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=264974 n_nop=264942 n_act=4 n_pre=2 n_ref_event=94204993244752 n_req=26 n_rd=26 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001962
n_activity=247 dram_eff=0.2105
bk0: 18a 264889i bk1: 8a 264948i bk2: 0a 264971i bk3: 0a 264972i bk4: 0a 264972i bk5: 0a 264974i bk6: 0a 264974i bk7: 0a 264974i bk8: 0a 264974i bk9: 0a 264974i bk10: 0a 264974i bk11: 0a 264974i bk12: 0a 264974i bk13: 0a 264975i bk14: 0a 264975i bk15: 0a 264977i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.846154
Row_Buffer_Locality_read = 0.846154
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.673440
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000196 
total_CMD = 264974 
util_bw = 52 
Wasted_Col = 67 
Wasted_Row = 24 
Idle = 264831 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 19 
rwq = 0 
CCDLc_limit_alone = 19 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 264974 
n_nop = 264942 
Read = 26 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 94204993244752 
n_req = 26 
total_req = 26 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 26 
Row_Bus_Util =  0.000023 
CoL_Bus_Util = 0.000098 
Either_Row_CoL_Bus_Util = 0.000121 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000728 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000728373
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=264974 n_nop=264948 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001811
n_activity=164 dram_eff=0.2927
bk0: 16a 264940i bk1: 8a 264950i bk2: 0a 264973i bk3: 0a 264973i bk4: 0a 264973i bk5: 0a 264973i bk6: 0a 264973i bk7: 0a 264973i bk8: 0a 264973i bk9: 0a 264974i bk10: 0a 264974i bk11: 0a 264975i bk12: 0a 264975i bk13: 0a 264975i bk14: 0a 264975i bk15: 0a 264975i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004557
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000181 
total_CMD = 264974 
util_bw = 48 
Wasted_Col = 42 
Wasted_Row = 0 
Idle = 264884 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 264974 
n_nop = 264948 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000091 
Either_Row_CoL_Bus_Util = 0.000098 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000362 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0003623
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=264974 n_nop=264948 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001811
n_activity=164 dram_eff=0.2927
bk0: 16a 264941i bk1: 8a 264951i bk2: 0a 264973i bk3: 0a 264973i bk4: 0a 264973i bk5: 0a 264973i bk6: 0a 264973i bk7: 0a 264973i bk8: 0a 264973i bk9: 0a 264974i bk10: 0a 264974i bk11: 0a 264975i bk12: 0a 264975i bk13: 0a 264975i bk14: 0a 264975i bk15: 0a 264975i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004513
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000181 
total_CMD = 264974 
util_bw = 48 
Wasted_Col = 42 
Wasted_Row = 0 
Idle = 264884 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 264974 
n_nop = 264948 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000091 
Either_Row_CoL_Bus_Util = 0.000098 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000370 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000369848
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=264974 n_nop=264948 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001811
n_activity=164 dram_eff=0.2927
bk0: 16a 264941i bk1: 8a 264950i bk2: 0a 264973i bk3: 0a 264973i bk4: 0a 264973i bk5: 0a 264973i bk6: 0a 264973i bk7: 0a 264973i bk8: 0a 264973i bk9: 0a 264974i bk10: 0a 264974i bk11: 0a 264975i bk12: 0a 264975i bk13: 0a 264975i bk14: 0a 264975i bk15: 0a 264975i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000181 
total_CMD = 264974 
util_bw = 48 
Wasted_Col = 42 
Wasted_Row = 0 
Idle = 264884 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 264974 
n_nop = 264948 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000091 
Either_Row_CoL_Bus_Util = 0.000098 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000374 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000373622
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=264974 n_nop=264948 n_act=2 n_pre=0 n_ref_event=4565658604079112714 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001811
n_activity=164 dram_eff=0.2927
bk0: 16a 264940i bk1: 8a 264951i bk2: 0a 264973i bk3: 0a 264973i bk4: 0a 264973i bk5: 0a 264973i bk6: 0a 264973i bk7: 0a 264973i bk8: 0a 264973i bk9: 0a 264974i bk10: 0a 264974i bk11: 0a 264975i bk12: 0a 264975i bk13: 0a 264975i bk14: 0a 264975i bk15: 0a 264975i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000181 
total_CMD = 264974 
util_bw = 48 
Wasted_Col = 42 
Wasted_Row = 0 
Idle = 264884 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 264974 
n_nop = 264948 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 4565658604079112714 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000091 
Either_Row_CoL_Bus_Util = 0.000098 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000374 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000373622
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=264974 n_nop=264952 n_act=2 n_pre=0 n_ref_event=0 n_req=20 n_rd=20 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000151
n_activity=143 dram_eff=0.2797
bk0: 12a 264945i bk1: 8a 264951i bk2: 0a 264973i bk3: 0a 264973i bk4: 0a 264973i bk5: 0a 264973i bk6: 0a 264973i bk7: 0a 264973i bk8: 0a 264973i bk9: 0a 264974i bk10: 0a 264974i bk11: 0a 264975i bk12: 0a 264975i bk13: 0a 264975i bk14: 0a 264975i bk15: 0a 264975i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900000
Row_Buffer_Locality_read = 0.900000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000151 
total_CMD = 264974 
util_bw = 40 
Wasted_Col = 39 
Wasted_Row = 0 
Idle = 264895 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 264974 
n_nop = 264952 
Read = 20 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 20 
total_req = 20 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 20 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000075 
Either_Row_CoL_Bus_Util = 0.000083 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000359 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000358526

========= L2 cache stats =========
L2_cache_bank[0]: Access = 3195, Miss = 18, Miss_rate = 0.006, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 3126, Miss = 8, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 2773, Miss = 16, Miss_rate = 0.006, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 3666, Miss = 8, Miss_rate = 0.002, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 3932, Miss = 16, Miss_rate = 0.004, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 2351, Miss = 8, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 4476, Miss = 16, Miss_rate = 0.004, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 1940, Miss = 8, Miss_rate = 0.004, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 3182, Miss = 16, Miss_rate = 0.005, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 3100, Miss = 8, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 2378, Miss = 12, Miss_rate = 0.005, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 3648, Miss = 8, Miss_rate = 0.002, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 37767
L2_total_cache_misses = 142
L2_total_cache_miss_rate = 0.0038
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 17416
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5621
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 14560
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 35
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 105
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 17416
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 5621
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 14700
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.016
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=37767
icnt_total_pkts_simt_to_mem=13665
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.4071
	minimum = 5
	maximum = 66
Network latency average = 10.3929
	minimum = 5
	maximum = 66
Slowest packet = 45147
Flit latency average = 10.1878
	minimum = 5
	maximum = 66
Slowest flit = 48017
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.01801
	minimum = 0 (at node 0)
	maximum = 0.0550653 (at node 21)
Accepted packet rate average = 0.01801
	minimum = 0 (at node 0)
	maximum = 0.0267561 (at node 1)
Injected flit rate average = 0.0186323
	minimum = 0 (at node 0)
	maximum = 0.0550653 (at node 21)
Accepted flit rate average= 0.0186323
	minimum = 0 (at node 0)
	maximum = 0.0267561 (at node 1)
Injected packet length average = 1.03455
Accepted packet length average = 1.03455
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.6117 (14 samples)
	minimum = 5 (14 samples)
	maximum = 79.5714 (14 samples)
Network latency average = 10.5569 (14 samples)
	minimum = 5 (14 samples)
	maximum = 78.0714 (14 samples)
Flit latency average = 10.1659 (14 samples)
	minimum = 5 (14 samples)
	maximum = 78.0714 (14 samples)
Fragmentation average = 0 (14 samples)
	minimum = 0 (14 samples)
	maximum = 0 (14 samples)
Injected packet rate average = 0.00908226 (14 samples)
	minimum = 0 (14 samples)
	maximum = 0.0318607 (14 samples)
Accepted packet rate average = 0.00908226 (14 samples)
	minimum = 0 (14 samples)
	maximum = 0.0251454 (14 samples)
Injected flit rate average = 0.00966819 (14 samples)
	minimum = 0 (14 samples)
	maximum = 0.0321188 (14 samples)
Accepted flit rate average = 0.00966819 (14 samples)
	minimum = 0 (14 samples)
	maximum = 0.0254116 (14 samples)
Injected packet size average = 1.06451 (14 samples)
Accepted packet size average = 1.06451 (14 samples)
Hops average = 1 (14 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 21 sec (21 sec)
gpgpu_simulation_rate = 30335 (inst/sec)
gpgpu_simulation_rate = 9559 (cycle/sec)
gpgpu_silicon_slowdown = 73229x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdb4166358..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdb4166350..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdb416634c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdb4166348..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdb4166344..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdb4166340..

GPGPU-Sim PTX: cudaLaunch for 0x0x55adce67cc32 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z20needle_cuda_shared_1PiS_iiii 
GPGPU-Sim PTX: pushing kernel '_Z20needle_cuda_shared_1PiS_iiii' to stream 0, gridDim= (15,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 15 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 1 bind to kernel 15 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 2 bind to kernel 15 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 3 bind to kernel 15 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 4 bind to kernel 15 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 5 bind to kernel 15 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 6 bind to kernel 15 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 7 bind to kernel 15 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 8 bind to kernel 15 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 9 bind to kernel 15 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 10 bind to kernel 15 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 11 bind to kernel 15 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 12 bind to kernel 15 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 13 bind to kernel 15 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 14 bind to kernel 15 '_Z20needle_cuda_shared_1PiS_iiii'
Destroy streams for kernel 15: size 0
kernel_name = _Z20needle_cuda_shared_1PiS_iiii 
kernel_launch_uid = 15 
gpu_sim_cycle = 13989
gpu_sim_insn = 91005
gpu_ipc =       6.5055
gpu_tot_sim_cycle = 214735
gpu_tot_sim_insn = 728040
gpu_tot_ipc =       3.3904
gpu_tot_issued_cta = 120
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 2.0833% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 164
partiton_level_parallism =       0.0922
partiton_level_parallism_total  =       0.0552
partiton_level_parallism_util =       1.1611
partiton_level_parallism_util_total  =       1.1364
L2_BW  =       8.0944 GB/Sec
L2_BW_total  =       4.4670 GB/Sec
gpu_total_sim_rate=31653

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 33000
	L1I_total_cache_misses = 4200
	L1I_total_cache_miss_rate = 0.1273
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 524, Miss = 392, Miss_rate = 0.748, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 578, Miss = 448, Miss_rate = 0.775, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 578, Miss = 448, Miss_rate = 0.775, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 524, Miss = 392, Miss_rate = 0.748, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 524, Miss = 392, Miss_rate = 0.748, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 524, Miss = 392, Miss_rate = 0.748, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 524, Miss = 392, Miss_rate = 0.748, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 524, Miss = 392, Miss_rate = 0.748, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 524, Miss = 392, Miss_rate = 0.748, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 524, Miss = 392, Miss_rate = 0.748, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 470, Miss = 336, Miss_rate = 0.715, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 470, Miss = 336, Miss_rate = 0.715, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 470, Miss = 336, Miss_rate = 0.715, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 497, Miss = 364, Miss_rate = 0.732, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 497, Miss = 364, Miss_rate = 0.732, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 7752
	L1D_total_cache_misses = 5768
	L1D_total_cache_miss_rate = 0.7441
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.003
L1C_cache:
	L1C_total_cache_accesses = 840
	L1C_total_cache_misses = 75
	L1C_total_cache_miss_rate = 0.0893
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4864
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 765
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 75
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1864
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 904
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 28800
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4200
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4984
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 840
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2768
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 33000

Total_core_cache_fail_stats:
ctas_completed 120, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
4392, 
gpgpu_n_tot_thrd_icount = 2108160
gpgpu_n_tot_w_icount = 65880
gpgpu_n_stall_shd_mem = 53952
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 4864
gpgpu_n_mem_write_global = 2768
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 34680
gpgpu_n_store_insn = 30720
gpgpu_n_shmem_insn = 219000
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 13440
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 50400
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3552
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:2657636	W0_Scoreboard:631224	W1:2880	W2:2400	W3:2400	W4:2400	W5:2400	W6:2400	W7:2400	W8:2400	W9:2400	W10:2400	W11:2400	W12:2400	W13:2400	W14:2400	W15:2400	W16:29400	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:65880	WS1:0	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 38912 {8:4864,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 231296 {40:904,72:912,136:952,}
traffic_breakdown_coretomem[INST_ACC_R] = 33600 {8:4200,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 778240 {40:19456,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 52288 {8:6536,}
traffic_breakdown_memtocore[INST_ACC_R] = 672000 {40:16800,}
maxmflatency = 507 
max_icnt2mem_latency = 68 
maxmrqlatency = 21 
max_icnt2sh_latency = 163 
averagemflatency = 167 
avg_icnt2mem_latency = 14 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 20 
mrq_lat_table:66 	36 	0 	36 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	22671 	3351 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	4079 	115 	21 	7615 	17 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	16029 	2682 	1042 	5229 	855 	185 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	174 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       335      8291         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1547      9188         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      4012     10116         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5685     11006         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      6513     11924         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      7371     12815         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  6.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 16.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 16.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 16.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 16.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 12.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 142/14 = 10.142858
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        328       141       271       135       207       135       135       135       135         0       428       356       406       339       379       248
dram[1]:        172       288       172       202       172       135         0       135         0       135       246       501       206       483       172       385
dram[2]:        173       336       135       279       135       207       135       135         0       135       343       426       330       409       250       386
dram[3]:        329       172       203       172       135       135       135         0       135         0       486       248       477       204       384       172
dram[4]:        340       135       283       135       215       135       135       135       135         0       428       363       411       345       387       249
dram[5]:        172       286       172       189       172       135         0       135         0       135       250       507       206       487       172       386
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=283439 n_nop=283407 n_act=4 n_pre=2 n_ref_event=94204993244752 n_req=26 n_rd=26 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001835
n_activity=247 dram_eff=0.2105
bk0: 18a 283354i bk1: 8a 283413i bk2: 0a 283436i bk3: 0a 283437i bk4: 0a 283437i bk5: 0a 283439i bk6: 0a 283439i bk7: 0a 283439i bk8: 0a 283439i bk9: 0a 283439i bk10: 0a 283439i bk11: 0a 283439i bk12: 0a 283439i bk13: 0a 283440i bk14: 0a 283440i bk15: 0a 283442i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.846154
Row_Buffer_Locality_read = 0.846154
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.673440
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000183 
total_CMD = 283439 
util_bw = 52 
Wasted_Col = 67 
Wasted_Row = 24 
Idle = 283296 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 19 
rwq = 0 
CCDLc_limit_alone = 19 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 283439 
n_nop = 283407 
Read = 26 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 94204993244752 
n_req = 26 
total_req = 26 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 26 
Row_Bus_Util =  0.000021 
CoL_Bus_Util = 0.000092 
Either_Row_CoL_Bus_Util = 0.000113 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000681 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000680923
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=283439 n_nop=283413 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001693
n_activity=164 dram_eff=0.2927
bk0: 16a 283405i bk1: 8a 283415i bk2: 0a 283438i bk3: 0a 283438i bk4: 0a 283438i bk5: 0a 283438i bk6: 0a 283438i bk7: 0a 283438i bk8: 0a 283438i bk9: 0a 283439i bk10: 0a 283439i bk11: 0a 283440i bk12: 0a 283440i bk13: 0a 283440i bk14: 0a 283440i bk15: 0a 283440i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004557
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000169 
total_CMD = 283439 
util_bw = 48 
Wasted_Col = 42 
Wasted_Row = 0 
Idle = 283349 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 283439 
n_nop = 283413 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000085 
Either_Row_CoL_Bus_Util = 0.000092 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000339 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000338697
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=283439 n_nop=283413 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001693
n_activity=164 dram_eff=0.2927
bk0: 16a 283406i bk1: 8a 283416i bk2: 0a 283438i bk3: 0a 283438i bk4: 0a 283438i bk5: 0a 283438i bk6: 0a 283438i bk7: 0a 283438i bk8: 0a 283438i bk9: 0a 283439i bk10: 0a 283439i bk11: 0a 283440i bk12: 0a 283440i bk13: 0a 283440i bk14: 0a 283440i bk15: 0a 283440i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004513
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000169 
total_CMD = 283439 
util_bw = 48 
Wasted_Col = 42 
Wasted_Row = 0 
Idle = 283349 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 283439 
n_nop = 283413 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000085 
Either_Row_CoL_Bus_Util = 0.000092 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000346 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000345753
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=283439 n_nop=283413 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001693
n_activity=164 dram_eff=0.2927
bk0: 16a 283406i bk1: 8a 283415i bk2: 0a 283438i bk3: 0a 283438i bk4: 0a 283438i bk5: 0a 283438i bk6: 0a 283438i bk7: 0a 283438i bk8: 0a 283438i bk9: 0a 283439i bk10: 0a 283439i bk11: 0a 283440i bk12: 0a 283440i bk13: 0a 283440i bk14: 0a 283440i bk15: 0a 283440i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000169 
total_CMD = 283439 
util_bw = 48 
Wasted_Col = 42 
Wasted_Row = 0 
Idle = 283349 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 283439 
n_nop = 283413 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000085 
Either_Row_CoL_Bus_Util = 0.000092 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000349 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000349282
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=283439 n_nop=283413 n_act=2 n_pre=0 n_ref_event=4565658604079112714 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001693
n_activity=164 dram_eff=0.2927
bk0: 16a 283405i bk1: 8a 283416i bk2: 0a 283438i bk3: 0a 283438i bk4: 0a 283438i bk5: 0a 283438i bk6: 0a 283438i bk7: 0a 283438i bk8: 0a 283438i bk9: 0a 283439i bk10: 0a 283439i bk11: 0a 283440i bk12: 0a 283440i bk13: 0a 283440i bk14: 0a 283440i bk15: 0a 283440i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000169 
total_CMD = 283439 
util_bw = 48 
Wasted_Col = 42 
Wasted_Row = 0 
Idle = 283349 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 283439 
n_nop = 283413 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 4565658604079112714 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000085 
Either_Row_CoL_Bus_Util = 0.000092 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000349 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000349282
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=283439 n_nop=283417 n_act=2 n_pre=0 n_ref_event=0 n_req=20 n_rd=20 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001411
n_activity=143 dram_eff=0.2797
bk0: 12a 283410i bk1: 8a 283416i bk2: 0a 283438i bk3: 0a 283438i bk4: 0a 283438i bk5: 0a 283438i bk6: 0a 283438i bk7: 0a 283438i bk8: 0a 283438i bk9: 0a 283439i bk10: 0a 283439i bk11: 0a 283440i bk12: 0a 283440i bk13: 0a 283440i bk14: 0a 283440i bk15: 0a 283440i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900000
Row_Buffer_Locality_read = 0.900000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000141 
total_CMD = 283439 
util_bw = 40 
Wasted_Col = 39 
Wasted_Row = 0 
Idle = 283360 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 283439 
n_nop = 283417 
Read = 20 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 20 
total_req = 20 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 20 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000071 
Either_Row_CoL_Bus_Util = 0.000078 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000335 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000335169

========= L2 cache stats =========
L2_cache_bank[0]: Access = 4095, Miss = 18, Miss_rate = 0.004, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 3246, Miss = 8, Miss_rate = 0.002, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 3018, Miss = 16, Miss_rate = 0.005, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 4106, Miss = 8, Miss_rate = 0.002, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 4172, Miss = 16, Miss_rate = 0.004, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 3131, Miss = 8, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 5036, Miss = 16, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 2065, Miss = 8, Miss_rate = 0.004, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 4082, Miss = 16, Miss_rate = 0.004, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 3220, Miss = 8, Miss_rate = 0.002, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 2563, Miss = 12, Miss_rate = 0.005, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 4088, Miss = 8, Miss_rate = 0.002, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 42822
L2_total_cache_misses = 142
L2_total_cache_miss_rate = 0.0033
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 19456
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 6536
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 16660
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 35
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 105
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 19456
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 6536
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 16800
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.017
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=42822
icnt_total_pkts_simt_to_mem=15615
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 11.441
	minimum = 5
	maximum = 71
Network latency average = 11.441
	minimum = 5
	maximum = 71
Slowest packet = 51329
Flit latency average = 10.809
	minimum = 5
	maximum = 71
Slowest flit = 54437
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0167989
	minimum = 0.00614769 (at node 0)
	maximum = 0.0643363 (at node 15)
Accepted packet rate average = 0.0167989
	minimum = 0.00214454 (at node 16)
	maximum = 0.0240904 (at node 0)
Injected flit rate average = 0.0185463
	minimum = 0.00857817 (at node 16)
	maximum = 0.0643363 (at node 15)
Accepted flit rate average= 0.0185463
	minimum = 0.00214454 (at node 16)
	maximum = 0.0321681 (at node 15)
Injected packet length average = 1.10402
Accepted packet length average = 1.10402
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.667 (15 samples)
	minimum = 5 (15 samples)
	maximum = 79 (15 samples)
Network latency average = 10.6158 (15 samples)
	minimum = 5 (15 samples)
	maximum = 77.6 (15 samples)
Flit latency average = 10.2088 (15 samples)
	minimum = 5 (15 samples)
	maximum = 77.6 (15 samples)
Fragmentation average = 0 (15 samples)
	minimum = 0 (15 samples)
	maximum = 0 (15 samples)
Injected packet rate average = 0.0095967 (15 samples)
	minimum = 0.000409846 (15 samples)
	maximum = 0.0340258 (15 samples)
Accepted packet rate average = 0.0095967 (15 samples)
	minimum = 0.000142969 (15 samples)
	maximum = 0.0250751 (15 samples)
Injected flit rate average = 0.0102601 (15 samples)
	minimum = 0.000571878 (15 samples)
	maximum = 0.0342667 (15 samples)
Accepted flit rate average = 0.0102601 (15 samples)
	minimum = 0.000142969 (15 samples)
	maximum = 0.025862 (15 samples)
Injected packet size average = 1.06912 (15 samples)
Accepted packet size average = 1.06912 (15 samples)
Hops average = 1 (15 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 23 sec (23 sec)
gpgpu_simulation_rate = 31653 (inst/sec)
gpgpu_simulation_rate = 9336 (cycle/sec)
gpgpu_silicon_slowdown = 74978x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdb4166358..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdb4166350..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdb416634c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdb4166348..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdb4166344..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdb4166340..

GPGPU-Sim PTX: cudaLaunch for 0x0x55adce67cc32 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z20needle_cuda_shared_1PiS_iiii 
GPGPU-Sim PTX: pushing kernel '_Z20needle_cuda_shared_1PiS_iiii' to stream 0, gridDim= (16,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z20needle_cuda_shared_1PiS_iiii'
Destroy streams for kernel 16: size 0
kernel_name = _Z20needle_cuda_shared_1PiS_iiii 
kernel_launch_uid = 16 
gpu_sim_cycle = 14253
gpu_sim_insn = 97072
gpu_ipc =       6.8106
gpu_tot_sim_cycle = 228988
gpu_tot_sim_insn = 825112
gpu_tot_ipc =       3.6033
gpu_tot_issued_cta = 136
gpu_occupancy = 2.2218% 
gpu_tot_occupancy = 2.0988% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 238
partiton_level_parallism =       0.1245
partiton_level_parallism_total  =       0.0595
partiton_level_parallism_util =       1.1739
partiton_level_parallism_util_total  =       1.1412
L2_BW  =       9.3227 GB/Sec
L2_BW_total  =       4.7692 GB/Sec
gpu_total_sim_rate=31735

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 37400
	L1I_total_cache_misses = 4760
	L1I_total_cache_miss_rate = 0.1273
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 682, Miss = 520, Miss_rate = 0.762, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 657, Miss = 511, Miss_rate = 0.778, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 657, Miss = 511, Miss_rate = 0.778, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 603, Miss = 455, Miss_rate = 0.755, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 603, Miss = 455, Miss_rate = 0.755, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 603, Miss = 455, Miss_rate = 0.755, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 603, Miss = 455, Miss_rate = 0.755, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 603, Miss = 455, Miss_rate = 0.755, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 603, Miss = 455, Miss_rate = 0.755, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 603, Miss = 455, Miss_rate = 0.755, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 549, Miss = 399, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 549, Miss = 399, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 549, Miss = 399, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 576, Miss = 427, Miss_rate = 0.741, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 576, Miss = 427, Miss_rate = 0.741, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 9016
	L1D_total_cache_misses = 6778
	L1D_total_cache_miss_rate = 0.7518
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.003
L1C_cache:
	L1C_total_cache_accesses = 952
	L1C_total_cache_misses = 75
	L1C_total_cache_miss_rate = 0.0788
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 134
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5634
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 877
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 75
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2104
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1144
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 32640
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4760
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 5768
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 952
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3248
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 37400

Total_core_cache_fail_stats:
ctas_completed 136, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 
distro:
4941, 549, 
gpgpu_n_tot_thrd_icount = 2389248
gpgpu_n_tot_w_icount = 74664
gpgpu_n_stall_shd_mem = 61376
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 5634
gpgpu_n_mem_write_global = 3248
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 39304
gpgpu_n_store_insn = 34816
gpgpu_n_shmem_insn = 248200
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 15232
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 57120
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4256
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:45	W0_Idle:2984368	W0_Scoreboard:719055	W1:3264	W2:2720	W3:2720	W4:2720	W5:2720	W6:2720	W7:2720	W8:2720	W9:2720	W10:2720	W11:2720	W12:2720	W13:2720	W14:2720	W15:2720	W16:33320	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:74115	WS1:549	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 45072 {8:5634,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 259200 {40:1144,72:1136,136:968,}
traffic_breakdown_coretomem[INST_ACC_R] = 37800 {8:4725,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 901440 {40:22536,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 58304 {8:7288,}
traffic_breakdown_memtocore[INST_ACC_R] = 756000 {40:18900,}
maxmflatency = 507 
max_icnt2mem_latency = 68 
maxmrqlatency = 21 
max_icnt2sh_latency = 163 
averagemflatency = 169 
avg_icnt2mem_latency = 14 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 20 
mrq_lat_table:66 	36 	0 	36 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	25824 	4030 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	4582 	131 	27 	8863 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	17395 	4192 	1067 	5398 	1617 	185 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	186 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       335      8291         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1547      9188         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      4012     10116         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5685     11006         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      6513     11924         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      7371     12815         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  6.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 16.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 16.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 16.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 16.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 12.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 142/14 = 10.142858
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        385       141       331       135       241       135       135       135       135         0       428       356       480       339       450       248
dram[1]:        174       288       172       202       172       135         0       135         0       138       246       501       206       483       175       385
dram[2]:        173       400       135       344       135       243       135       135         0       138       343       426       330       478       250       451
dram[3]:        329       172       203       172       135       172       135         0       136         0       486       248       477       204       384       173
dram[4]:        400       135       347       135       235       135       135       135       136         0       428       363       470       345       459       249
dram[5]:        172       286       172       189       172       135         0       135         0       135       250       507       206       487       174       386
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=302252 n_nop=302220 n_act=4 n_pre=2 n_ref_event=94204993244752 n_req=26 n_rd=26 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000172
n_activity=247 dram_eff=0.2105
bk0: 18a 302167i bk1: 8a 302226i bk2: 0a 302249i bk3: 0a 302250i bk4: 0a 302250i bk5: 0a 302252i bk6: 0a 302252i bk7: 0a 302252i bk8: 0a 302252i bk9: 0a 302252i bk10: 0a 302252i bk11: 0a 302252i bk12: 0a 302252i bk13: 0a 302253i bk14: 0a 302253i bk15: 0a 302255i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.846154
Row_Buffer_Locality_read = 0.846154
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.673440
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000172 
total_CMD = 302252 
util_bw = 52 
Wasted_Col = 67 
Wasted_Row = 24 
Idle = 302109 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 19 
rwq = 0 
CCDLc_limit_alone = 19 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 302252 
n_nop = 302220 
Read = 26 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 94204993244752 
n_req = 26 
total_req = 26 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 26 
Row_Bus_Util =  0.000020 
CoL_Bus_Util = 0.000086 
Either_Row_CoL_Bus_Util = 0.000106 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000639 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00063854
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=302252 n_nop=302226 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001588
n_activity=164 dram_eff=0.2927
bk0: 16a 302218i bk1: 8a 302228i bk2: 0a 302251i bk3: 0a 302251i bk4: 0a 302251i bk5: 0a 302251i bk6: 0a 302251i bk7: 0a 302251i bk8: 0a 302251i bk9: 0a 302252i bk10: 0a 302252i bk11: 0a 302253i bk12: 0a 302253i bk13: 0a 302253i bk14: 0a 302253i bk15: 0a 302253i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004557
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000159 
total_CMD = 302252 
util_bw = 48 
Wasted_Col = 42 
Wasted_Row = 0 
Idle = 302162 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 302252 
n_nop = 302226 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000079 
Either_Row_CoL_Bus_Util = 0.000086 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000318 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000317616
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=302252 n_nop=302226 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001588
n_activity=164 dram_eff=0.2927
bk0: 16a 302219i bk1: 8a 302229i bk2: 0a 302251i bk3: 0a 302251i bk4: 0a 302251i bk5: 0a 302251i bk6: 0a 302251i bk7: 0a 302251i bk8: 0a 302251i bk9: 0a 302252i bk10: 0a 302252i bk11: 0a 302253i bk12: 0a 302253i bk13: 0a 302253i bk14: 0a 302253i bk15: 0a 302253i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004513
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000159 
total_CMD = 302252 
util_bw = 48 
Wasted_Col = 42 
Wasted_Row = 0 
Idle = 302162 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 302252 
n_nop = 302226 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000079 
Either_Row_CoL_Bus_Util = 0.000086 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000324 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000324233
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=302252 n_nop=302226 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001588
n_activity=164 dram_eff=0.2927
bk0: 16a 302219i bk1: 8a 302228i bk2: 0a 302251i bk3: 0a 302251i bk4: 0a 302251i bk5: 0a 302251i bk6: 0a 302251i bk7: 0a 302251i bk8: 0a 302251i bk9: 0a 302252i bk10: 0a 302252i bk11: 0a 302253i bk12: 0a 302253i bk13: 0a 302253i bk14: 0a 302253i bk15: 0a 302253i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000159 
total_CMD = 302252 
util_bw = 48 
Wasted_Col = 42 
Wasted_Row = 0 
Idle = 302162 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 302252 
n_nop = 302226 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000079 
Either_Row_CoL_Bus_Util = 0.000086 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000328 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000327541
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=302252 n_nop=302226 n_act=2 n_pre=0 n_ref_event=4565658604079112714 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001588
n_activity=164 dram_eff=0.2927
bk0: 16a 302218i bk1: 8a 302229i bk2: 0a 302251i bk3: 0a 302251i bk4: 0a 302251i bk5: 0a 302251i bk6: 0a 302251i bk7: 0a 302251i bk8: 0a 302251i bk9: 0a 302252i bk10: 0a 302252i bk11: 0a 302253i bk12: 0a 302253i bk13: 0a 302253i bk14: 0a 302253i bk15: 0a 302253i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000159 
total_CMD = 302252 
util_bw = 48 
Wasted_Col = 42 
Wasted_Row = 0 
Idle = 302162 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 302252 
n_nop = 302226 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 4565658604079112714 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000079 
Either_Row_CoL_Bus_Util = 0.000086 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000328 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000327541
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=302252 n_nop=302230 n_act=2 n_pre=0 n_ref_event=0 n_req=20 n_rd=20 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001323
n_activity=143 dram_eff=0.2797
bk0: 12a 302223i bk1: 8a 302229i bk2: 0a 302251i bk3: 0a 302251i bk4: 0a 302251i bk5: 0a 302251i bk6: 0a 302251i bk7: 0a 302251i bk8: 0a 302251i bk9: 0a 302252i bk10: 0a 302252i bk11: 0a 302253i bk12: 0a 302253i bk13: 0a 302253i bk14: 0a 302253i bk15: 0a 302253i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900000
Row_Buffer_Locality_read = 0.900000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000132 
total_CMD = 302252 
util_bw = 40 
Wasted_Col = 39 
Wasted_Row = 0 
Idle = 302173 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 302252 
n_nop = 302230 
Read = 20 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 20 
total_req = 20 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 20 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000066 
Either_Row_CoL_Bus_Util = 0.000073 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000314 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000314307

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5122, Miss = 18, Miss_rate = 0.004, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 3366, Miss = 8, Miss_rate = 0.002, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 3441, Miss = 16, Miss_rate = 0.005, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 4526, Miss = 8, Miss_rate = 0.002, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 4412, Miss = 16, Miss_rate = 0.004, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 4042, Miss = 8, Miss_rate = 0.002, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 5572, Miss = 16, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 2375, Miss = 8, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 5120, Miss = 16, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 3340, Miss = 8, Miss_rate = 0.002, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 2930, Miss = 12, Miss_rate = 0.004, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 4508, Miss = 8, Miss_rate = 0.002, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 48754
L2_total_cache_misses = 142
L2_total_cache_miss_rate = 0.0029
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 22536
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 7288
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 18760
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 35
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 105
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 22536
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 7288
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 18900
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.018
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=48754
icnt_total_pkts_simt_to_mem=17662
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 14.4138
	minimum = 5
	maximum = 105
Network latency average = 13.7807
	minimum = 5
	maximum = 97
Slowest packet = 58315
Flit latency average = 13.4499
	minimum = 5
	maximum = 97
Slowest flit = 62647
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.020027
	minimum = 0.00792816 (at node 1)
	maximum = 0.0728268 (at node 23)
Accepted packet rate average = 0.020027
	minimum = 0.00210482 (at node 16)
	maximum = 0.0439206 (at node 0)
Injected flit rate average = 0.0207338
	minimum = 0.00841928 (at node 16)
	maximum = 0.0728268 (at node 23)
Accepted flit rate average= 0.0207338
	minimum = 0.00210482 (at node 16)
	maximum = 0.0439206 (at node 0)
Injected packet length average = 1.03529
Accepted packet length average = 1.03529
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.9012 (16 samples)
	minimum = 5 (16 samples)
	maximum = 80.625 (16 samples)
Network latency average = 10.8136 (16 samples)
	minimum = 5 (16 samples)
	maximum = 78.8125 (16 samples)
Flit latency average = 10.4114 (16 samples)
	minimum = 5 (16 samples)
	maximum = 78.8125 (16 samples)
Fragmentation average = 0 (16 samples)
	minimum = 0 (16 samples)
	maximum = 0 (16 samples)
Injected packet rate average = 0.0102486 (16 samples)
	minimum = 0.00087974 (16 samples)
	maximum = 0.0364508 (16 samples)
Accepted packet rate average = 0.0102486 (16 samples)
	minimum = 0.000265585 (16 samples)
	maximum = 0.0262529 (16 samples)
Injected flit rate average = 0.0109147 (16 samples)
	minimum = 0.00106234 (16 samples)
	maximum = 0.0366767 (16 samples)
Accepted flit rate average = 0.0109147 (16 samples)
	minimum = 0.000265585 (16 samples)
	maximum = 0.0269907 (16 samples)
Injected packet size average = 1.06499 (16 samples)
Accepted packet size average = 1.06499 (16 samples)
Hops average = 1 (16 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 26 sec (26 sec)
gpgpu_simulation_rate = 31735 (inst/sec)
gpgpu_simulation_rate = 8807 (cycle/sec)
gpgpu_silicon_slowdown = 79482x
Processing bottom-right matrix
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdb4166358..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdb4166350..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdb416634c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdb4166348..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdb4166344..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdb4166340..

GPGPU-Sim PTX: cudaLaunch for 0x0x55adce67ce28 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z20needle_cuda_shared_2PiS_iiii'...
GPGPU-Sim PTX: Finding dominators for '_Z20needle_cuda_shared_2PiS_iiii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z20needle_cuda_shared_2PiS_iiii'...
GPGPU-Sim PTX: Finding postdominators for '_Z20needle_cuda_shared_2PiS_iiii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z20needle_cuda_shared_2PiS_iiii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z20needle_cuda_shared_2PiS_iiii'...
GPGPU-Sim PTX: reconvergence points for _Z20needle_cuda_shared_2PiS_iiii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1388 (a.1.sm_52.ptx:777) @%p16 bra BB1_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13b0 (a.1.sm_52.ptx:785) ld.param.u32 %r354, [_Z20needle_cuda_shared_2PiS_iiii_param_2];
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1490 (a.1.sm_52.ptx:813) @%p17 bra BB1_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14e8 (a.1.sm_52.ptx:827) bar.sync 0;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x14f8 (a.1.sm_52.ptx:829) @%p18 bra BB1_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1550 (a.1.sm_52.ptx:843) bar.sync 0;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1560 (a.1.sm_52.ptx:845) @%p19 bra BB1_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15b8 (a.1.sm_52.ptx:859) bar.sync 0;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x15c8 (a.1.sm_52.ptx:861) @%p20 bra BB1_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1620 (a.1.sm_52.ptx:875) bar.sync 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1630 (a.1.sm_52.ptx:877) @%p21 bra BB1_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1688 (a.1.sm_52.ptx:891) bar.sync 0;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1698 (a.1.sm_52.ptx:893) @%p22 bra BB1_14;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16f0 (a.1.sm_52.ptx:907) bar.sync 0;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x1700 (a.1.sm_52.ptx:909) @%p23 bra BB1_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1758 (a.1.sm_52.ptx:923) bar.sync 0;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x1768 (a.1.sm_52.ptx:925) @%p24 bra BB1_18;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17c0 (a.1.sm_52.ptx:939) bar.sync 0;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x17d0 (a.1.sm_52.ptx:941) @%p25 bra BB1_20;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1828 (a.1.sm_52.ptx:955) bar.sync 0;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x1838 (a.1.sm_52.ptx:957) @%p26 bra BB1_22;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1890 (a.1.sm_52.ptx:971) bar.sync 0;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x18a0 (a.1.sm_52.ptx:973) @%p27 bra BB1_24;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18f8 (a.1.sm_52.ptx:987) bar.sync 0;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x1908 (a.1.sm_52.ptx:989) @%p28 bra BB1_26;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1960 (a.1.sm_52.ptx:1003) bar.sync 0;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x1970 (a.1.sm_52.ptx:1005) @%p29 bra BB1_28;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19c8 (a.1.sm_52.ptx:1019) bar.sync 0;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x19d8 (a.1.sm_52.ptx:1021) @%p30 bra BB1_30;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a30 (a.1.sm_52.ptx:1035) bar.sync 0;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x1a40 (a.1.sm_52.ptx:1037) @%p31 bra BB1_32;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a98 (a.1.sm_52.ptx:1051) bar.sync 0;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x1aa8 (a.1.sm_52.ptx:1053) @%p32 bra BB1_34;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b00 (a.1.sm_52.ptx:1067) bar.sync 0;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x1b08 (a.1.sm_52.ptx:1068) @%p31 bra BB1_36;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b60 (a.1.sm_52.ptx:1082) bar.sync 0;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x1b68 (a.1.sm_52.ptx:1083) @%p30 bra BB1_38;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1bc0 (a.1.sm_52.ptx:1097) bar.sync 0;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x1bc8 (a.1.sm_52.ptx:1098) @%p29 bra BB1_40;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c20 (a.1.sm_52.ptx:1112) bar.sync 0;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0x1c28 (a.1.sm_52.ptx:1113) @%p28 bra BB1_42;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c80 (a.1.sm_52.ptx:1127) bar.sync 0;
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0x1c88 (a.1.sm_52.ptx:1128) @%p27 bra BB1_44;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ce0 (a.1.sm_52.ptx:1142) bar.sync 0;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0x1ce8 (a.1.sm_52.ptx:1143) @%p26 bra BB1_46;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d40 (a.1.sm_52.ptx:1157) bar.sync 0;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0x1d48 (a.1.sm_52.ptx:1158) @%p25 bra BB1_48;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1da0 (a.1.sm_52.ptx:1172) bar.sync 0;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0x1da8 (a.1.sm_52.ptx:1173) @%p24 bra BB1_50;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e00 (a.1.sm_52.ptx:1187) bar.sync 0;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0x1e08 (a.1.sm_52.ptx:1188) @%p23 bra BB1_52;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e60 (a.1.sm_52.ptx:1202) bar.sync 0;
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0x1e68 (a.1.sm_52.ptx:1203) @%p22 bra BB1_54;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ec0 (a.1.sm_52.ptx:1217) bar.sync 0;
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0x1ec8 (a.1.sm_52.ptx:1218) @%p21 bra BB1_56;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f20 (a.1.sm_52.ptx:1232) bar.sync 0;
GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0x1f28 (a.1.sm_52.ptx:1233) @%p20 bra BB1_58;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f80 (a.1.sm_52.ptx:1247) bar.sync 0;
GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0x1f88 (a.1.sm_52.ptx:1248) @%p19 bra BB1_60;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1fe0 (a.1.sm_52.ptx:1262) bar.sync 0;
GPGPU-Sim PTX: 31 (potential) branch divergence @  PC=0x1fe8 (a.1.sm_52.ptx:1263) @%p18 bra BB1_62;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2040 (a.1.sm_52.ptx:1277) bar.sync 0;
GPGPU-Sim PTX: 32 (potential) branch divergence @  PC=0x2048 (a.1.sm_52.ptx:1278) @%p17 bra BB1_64;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20a0 (a.1.sm_52.ptx:1292) bar.sync 0;
GPGPU-Sim PTX: ... end of reconvergence points for _Z20needle_cuda_shared_2PiS_iiii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z20needle_cuda_shared_2PiS_iiii'.
GPGPU-Sim PTX: pushing kernel '_Z20needle_cuda_shared_2PiS_iiii' to stream 0, gridDim= (15,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 17 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 2 bind to kernel 17 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 3 bind to kernel 17 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 4 bind to kernel 17 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 5 bind to kernel 17 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 6 bind to kernel 17 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 7 bind to kernel 17 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 8 bind to kernel 17 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 9 bind to kernel 17 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 10 bind to kernel 17 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 11 bind to kernel 17 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 12 bind to kernel 17 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 13 bind to kernel 17 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 14 bind to kernel 17 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 0 bind to kernel 17 '_Z20needle_cuda_shared_2PiS_iiii'
Destroy streams for kernel 17: size 0
kernel_name = _Z20needle_cuda_shared_2PiS_iiii 
kernel_launch_uid = 17 
gpu_sim_cycle = 17895
gpu_sim_insn = 91725
gpu_ipc =       5.1257
gpu_tot_sim_cycle = 246883
gpu_tot_sim_insn = 916837
gpu_tot_ipc =       3.7136
gpu_tot_issued_cta = 151
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 2.0969% 
max_total_param_size = 0
gpu_stall_dramfull = 99
gpu_stall_icnt2sh    = 238
partiton_level_parallism =       0.0712
partiton_level_parallism_total  =       0.0603
partiton_level_parallism_util =       1.1827
partiton_level_parallism_util_total  =       1.1446
L2_BW  =       6.2525 GB/Sec
L2_BW_total  =       4.8767 GB/Sec
gpu_total_sim_rate=32744

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 41540
	L1I_total_cache_misses = 5270
	L1I_total_cache_miss_rate = 0.1269
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 734, Miss = 555, Miss_rate = 0.756, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 709, Miss = 546, Miss_rate = 0.770, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 709, Miss = 546, Miss_rate = 0.770, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 655, Miss = 490, Miss_rate = 0.748, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 655, Miss = 490, Miss_rate = 0.748, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 655, Miss = 490, Miss_rate = 0.748, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 655, Miss = 490, Miss_rate = 0.748, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 655, Miss = 490, Miss_rate = 0.748, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 655, Miss = 490, Miss_rate = 0.748, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 655, Miss = 490, Miss_rate = 0.748, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 601, Miss = 434, Miss_rate = 0.722, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 601, Miss = 434, Miss_rate = 0.722, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 601, Miss = 434, Miss_rate = 0.722, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 628, Miss = 462, Miss_rate = 0.736, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 628, Miss = 462, Miss_rate = 0.736, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 9796
	L1D_total_cache_misses = 7303
	L1D_total_cache_miss_rate = 0.7455
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.003
L1C_cache:
	L1C_total_cache_accesses = 1072
	L1C_total_cache_misses = 75
	L1C_total_cache_miss_rate = 0.0700
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 149
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 6144
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 997
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 75
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2344
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1159
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 36270
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5270
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 6293
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 1072
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3503
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 41540

Total_core_cache_fail_stats:
ctas_completed 151, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 
distro:
5493, 549, 
gpgpu_n_tot_thrd_icount = 2654208
gpgpu_n_tot_w_icount = 82944
gpgpu_n_stall_shd_mem = 67931
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 6144
gpgpu_n_mem_write_global = 3503
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 43639
gpgpu_n_store_insn = 38656
gpgpu_n_shmem_insn = 275575
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 17152
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 63420
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4511
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:45	W0_Idle:3426842	W0_Scoreboard:804379	W1:3624	W2:3020	W3:3020	W4:3020	W5:3020	W6:3020	W7:3020	W8:3020	W9:3020	W10:3020	W11:3020	W12:3020	W13:3020	W14:3020	W15:3020	W16:37040	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:82395	WS1:549	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 49152 {8:6144,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 290520 {40:1159,72:1166,136:1178,}
traffic_breakdown_coretomem[INST_ACC_R] = 41880 {8:5235,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 983040 {40:24576,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 65624 {8:8203,}
traffic_breakdown_memtocore[INST_ACC_R] = 837600 {40:20940,}
maxmflatency = 507 
max_icnt2mem_latency = 80 
maxmrqlatency = 21 
max_icnt2sh_latency = 163 
averagemflatency = 170 
avg_icnt2mem_latency = 14 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 20 
mrq_lat_table:145 	93 	0 	36 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	28176 	4633 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	5062 	153 	35 	9543 	104 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	19393 	4204 	1098 	6312 	1617 	185 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	198 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       335      8291         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1547      9188         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      4012     10116         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5685     11006         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      6513     11924         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      7371     12815         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  8.666667 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 24.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 24.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 278/14 = 19.857143
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        385       141       331       135       241       135       135       135       136         0       428       356       480       339       450       248
dram[1]:        372       288       320       202       347       135         0       135         0       138       278       501       403       483       384       385
dram[2]:        173       400       135       344       135       243       135       135         0       138       343       426       330       478       250       451
dram[3]:        329       382       203       304       135       361       135         0       136         0       486       263       477       400       384       388
dram[4]:        400       135       347       135       235       135       141       135       137         0       428       363       470       345       459       249
dram[5]:        394       286       313       189       367       135         0       135         0       135       271       507       406       487       397       386
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=325873 n_nop=325817 n_act=4 n_pre=2 n_ref_event=94204993244752 n_req=50 n_rd=50 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003069
n_activity=373 dram_eff=0.2681
bk0: 26a 325777i bk1: 24a 325824i bk2: 0a 325870i bk3: 0a 325871i bk4: 0a 325871i bk5: 0a 325873i bk6: 0a 325873i bk7: 0a 325873i bk8: 0a 325873i bk9: 0a 325873i bk10: 0a 325873i bk11: 0a 325873i bk12: 0a 325873i bk13: 0a 325874i bk14: 0a 325874i bk15: 0a 325876i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.920000
Row_Buffer_Locality_read = 0.920000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.673440
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000307 
total_CMD = 325873 
util_bw = 100 
Wasted_Col = 85 
Wasted_Row = 24 
Idle = 325664 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 37 
rwq = 0 
CCDLc_limit_alone = 37 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 325873 
n_nop = 325817 
Read = 50 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 94204993244752 
n_req = 50 
total_req = 50 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 50 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000153 
Either_Row_CoL_Bus_Util = 0.000172 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000669 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000668972
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=325873 n_nop=325823 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002946
n_activity=290 dram_eff=0.331
bk0: 24a 325829i bk1: 24a 325828i bk2: 0a 325872i bk3: 0a 325872i bk4: 0a 325872i bk5: 0a 325872i bk6: 0a 325872i bk7: 0a 325872i bk8: 0a 325872i bk9: 0a 325873i bk10: 0a 325873i bk11: 0a 325874i bk12: 0a 325874i bk13: 0a 325874i bk14: 0a 325874i bk15: 0a 325874i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004557
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000295 
total_CMD = 325873 
util_bw = 96 
Wasted_Col = 60 
Wasted_Row = 0 
Idle = 325717 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 325873 
n_nop = 325823 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000147 
Either_Row_CoL_Bus_Util = 0.000153 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000368 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000368242
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=325873 n_nop=325823 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002946
n_activity=290 dram_eff=0.331
bk0: 24a 325829i bk1: 24a 325827i bk2: 0a 325872i bk3: 0a 325872i bk4: 0a 325872i bk5: 0a 325872i bk6: 0a 325872i bk7: 0a 325872i bk8: 0a 325872i bk9: 0a 325873i bk10: 0a 325873i bk11: 0a 325874i bk12: 0a 325874i bk13: 0a 325874i bk14: 0a 325874i bk15: 0a 325874i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004513
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000295 
total_CMD = 325873 
util_bw = 96 
Wasted_Col = 60 
Wasted_Row = 0 
Idle = 325717 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 325873 
n_nop = 325823 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000147 
Either_Row_CoL_Bus_Util = 0.000153 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000381 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000380516
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=325873 n_nop=325823 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002946
n_activity=290 dram_eff=0.331
bk0: 24a 325829i bk1: 24a 325825i bk2: 0a 325872i bk3: 0a 325872i bk4: 0a 325872i bk5: 0a 325872i bk6: 0a 325872i bk7: 0a 325872i bk8: 0a 325872i bk9: 0a 325873i bk10: 0a 325873i bk11: 0a 325874i bk12: 0a 325874i bk13: 0a 325874i bk14: 0a 325874i bk15: 0a 325874i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000295 
total_CMD = 325873 
util_bw = 96 
Wasted_Col = 60 
Wasted_Row = 0 
Idle = 325717 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 325873 
n_nop = 325823 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000147 
Either_Row_CoL_Bus_Util = 0.000153 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000390 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000389722
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=325873 n_nop=325827 n_act=2 n_pre=0 n_ref_event=4565658604079112714 n_req=44 n_rd=44 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00027
n_activity=269 dram_eff=0.3271
bk0: 24a 325827i bk1: 20a 325833i bk2: 0a 325872i bk3: 0a 325872i bk4: 0a 325872i bk5: 0a 325872i bk6: 0a 325872i bk7: 0a 325872i bk8: 0a 325872i bk9: 0a 325873i bk10: 0a 325873i bk11: 0a 325874i bk12: 0a 325874i bk13: 0a 325874i bk14: 0a 325874i bk15: 0a 325874i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.954545
Row_Buffer_Locality_read = 0.954545
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000270 
total_CMD = 325873 
util_bw = 88 
Wasted_Col = 57 
Wasted_Row = 0 
Idle = 325728 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 33 
rwq = 0 
CCDLc_limit_alone = 33 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 325873 
n_nop = 325827 
Read = 44 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 4565658604079112714 
n_req = 44 
total_req = 44 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 44 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000135 
Either_Row_CoL_Bus_Util = 0.000141 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000371 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00037131
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=325873 n_nop=325831 n_act=2 n_pre=0 n_ref_event=0 n_req=40 n_rd=40 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002455
n_activity=248 dram_eff=0.3226
bk0: 24a 325826i bk1: 16a 325839i bk2: 0a 325872i bk3: 0a 325872i bk4: 0a 325872i bk5: 0a 325872i bk6: 0a 325872i bk7: 0a 325872i bk8: 0a 325872i bk9: 0a 325873i bk10: 0a 325873i bk11: 0a 325874i bk12: 0a 325874i bk13: 0a 325874i bk14: 0a 325874i bk15: 0a 325874i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.950000
Row_Buffer_Locality_read = 0.950000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000245 
total_CMD = 325873 
util_bw = 80 
Wasted_Col = 54 
Wasted_Row = 0 
Idle = 325739 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 30 
rwq = 0 
CCDLc_limit_alone = 30 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 325873 
n_nop = 325831 
Read = 40 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 40 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 40 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000123 
Either_Row_CoL_Bus_Util = 0.000129 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000356 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000355967

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5582, Miss = 26, Miss_rate = 0.005, Pending_hits = 24, Reservation_fails = 191
L2_cache_bank[1]: Access = 3606, Miss = 24, Miss_rate = 0.007, Pending_hits = 48, Reservation_fails = 383
L2_cache_bank[2]: Access = 4206, Miss = 24, Miss_rate = 0.006, Pending_hits = 24, Reservation_fails = 192
L2_cache_bank[3]: Access = 4766, Miss = 24, Miss_rate = 0.005, Pending_hits = 48, Reservation_fails = 382
L2_cache_bank[4]: Access = 4532, Miss = 24, Miss_rate = 0.005, Pending_hits = 24, Reservation_fails = 191
L2_cache_bank[5]: Access = 4622, Miss = 24, Miss_rate = 0.005, Pending_hits = 40, Reservation_fails = 250
L2_cache_bank[6]: Access = 5692, Miss = 24, Miss_rate = 0.004, Pending_hits = 24, Reservation_fails = 193
L2_cache_bank[7]: Access = 3260, Miss = 24, Miss_rate = 0.007, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[8]: Access = 5580, Miss = 24, Miss_rate = 0.004, Pending_hits = 24, Reservation_fails = 192
L2_cache_bank[9]: Access = 3520, Miss = 20, Miss_rate = 0.006, Pending_hits = 36, Reservation_fails = 284
L2_cache_bank[10]: Access = 3755, Miss = 24, Miss_rate = 0.006, Pending_hits = 36, Reservation_fails = 291
L2_cache_bank[11]: Access = 4628, Miss = 16, Miss_rate = 0.003, Pending_hits = 24, Reservation_fails = 193
L2_total_cache_accesses = 53749
L2_total_cache_misses = 278
L2_total_cache_miss_rate = 0.0052
L2_total_cache_pending_hits = 400
L2_total_cache_reservation_fails = 3126
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 24576
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 8203
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 20264
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 400
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 69
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 3126
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 207
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 24576
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 8203
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 20940
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3126
L2_cache_data_port_util = 0.018
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=53749
icnt_total_pkts_simt_to_mem=19597
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.5321
	minimum = 5
	maximum = 48
Network latency average = 10.5321
	minimum = 5
	maximum = 48
Slowest packet = 65305
Flit latency average = 10.0287
	minimum = 5
	maximum = 48
Slowest flit = 69345
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0129769
	minimum = 0.00474993 (at node 0)
	maximum = 0.0494552 (at node 22)
Accepted packet rate average = 0.0129769
	minimum = 0.00167645 (at node 19)
	maximum = 0.0186085 (at node 0)
Injected flit rate average = 0.0143429
	minimum = 0.00670578 (at node 19)
	maximum = 0.0494552 (at node 22)
Accepted flit rate average= 0.0143429
	minimum = 0.00167645 (at node 19)
	maximum = 0.0251467 (at node 22)
Injected packet length average = 1.10526
Accepted packet length average = 1.10526
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.8795 (17 samples)
	minimum = 5 (17 samples)
	maximum = 78.7059 (17 samples)
Network latency average = 10.7971 (17 samples)
	minimum = 5 (17 samples)
	maximum = 77 (17 samples)
Flit latency average = 10.3889 (17 samples)
	minimum = 5 (17 samples)
	maximum = 77 (17 samples)
Fragmentation average = 0 (17 samples)
	minimum = 0 (17 samples)
	maximum = 0 (17 samples)
Injected packet rate average = 0.0104091 (17 samples)
	minimum = 0.0011074 (17 samples)
	maximum = 0.0372158 (17 samples)
Accepted packet rate average = 0.0104091 (17 samples)
	minimum = 0.000348577 (17 samples)
	maximum = 0.0258032 (17 samples)
Injected flit rate average = 0.0111163 (17 samples)
	minimum = 0.00139431 (17 samples)
	maximum = 0.0374283 (17 samples)
Accepted flit rate average = 0.0111163 (17 samples)
	minimum = 0.000348577 (17 samples)
	maximum = 0.0268822 (17 samples)
Injected packet size average = 1.06795 (17 samples)
Accepted packet size average = 1.06795 (17 samples)
Hops average = 1 (17 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 28 sec (28 sec)
gpgpu_simulation_rate = 32744 (inst/sec)
gpgpu_simulation_rate = 8817 (cycle/sec)
gpgpu_silicon_slowdown = 79392x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdb4166358..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdb4166350..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdb416634c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdb4166348..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdb4166344..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdb4166340..

GPGPU-Sim PTX: cudaLaunch for 0x0x55adce67ce28 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z20needle_cuda_shared_2PiS_iiii 
GPGPU-Sim PTX: pushing kernel '_Z20needle_cuda_shared_2PiS_iiii' to stream 0, gridDim= (14,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z20needle_cuda_shared_2PiS_iiii'
Destroy streams for kernel 18: size 0
kernel_name = _Z20needle_cuda_shared_2PiS_iiii 
kernel_launch_uid = 18 
gpu_sim_cycle = 14537
gpu_sim_insn = 85610
gpu_ipc =       5.8891
gpu_tot_sim_cycle = 261420
gpu_tot_sim_insn = 1002447
gpu_tot_ipc =       3.8346
gpu_tot_issued_cta = 165
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 2.0958% 
max_total_param_size = 0
gpu_stall_dramfull = 99
gpu_stall_icnt2sh    = 316
partiton_level_parallism =       0.1088
partiton_level_parallism_total  =       0.0630
partiton_level_parallism_util =       1.1497
partiton_level_parallism_util_total  =       1.1451
L2_BW  =       8.1760 GB/Sec
L2_BW_total  =       5.0602 GB/Sec
gpu_total_sim_rate=33414

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 45404
	L1I_total_cache_misses = 5760
	L1I_total_cache_miss_rate = 0.1269
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 734, Miss = 555, Miss_rate = 0.756, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 788, Miss = 609, Miss_rate = 0.773, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 788, Miss = 609, Miss_rate = 0.773, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 734, Miss = 553, Miss_rate = 0.753, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 734, Miss = 553, Miss_rate = 0.753, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 734, Miss = 553, Miss_rate = 0.753, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 734, Miss = 553, Miss_rate = 0.753, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 734, Miss = 553, Miss_rate = 0.753, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 734, Miss = 553, Miss_rate = 0.753, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 734, Miss = 553, Miss_rate = 0.753, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 680, Miss = 497, Miss_rate = 0.731, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 680, Miss = 497, Miss_rate = 0.731, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 680, Miss = 497, Miss_rate = 0.731, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 707, Miss = 525, Miss_rate = 0.743, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 707, Miss = 525, Miss_rate = 0.743, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 10902
	L1D_total_cache_misses = 8185
	L1D_total_cache_miss_rate = 0.7508
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.003
L1C_cache:
	L1C_total_cache_accesses = 1184
	L1C_total_cache_misses = 75
	L1C_total_cache_miss_rate = 0.0633
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 163
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 6816
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1109
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 75
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2554
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1369
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 39644
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5760
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 6979
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 1184
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3923
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 45404

Total_core_cache_fail_stats:
ctas_completed 165, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 
distro:
5493, 549, 
gpgpu_n_tot_thrd_icount = 2901504
gpgpu_n_tot_w_icount = 90672
gpgpu_n_stall_shd_mem = 74427
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 6816
gpgpu_n_mem_write_global = 3923
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 47685
gpgpu_n_store_insn = 42240
gpgpu_n_shmem_insn = 301125
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 18944
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 69300
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 5127
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:45	W0_Idle:3741309	W0_Scoreboard:885082	W1:3960	W2:3300	W3:3300	W4:3300	W5:3300	W6:3300	W7:3300	W8:3300	W9:3300	W10:3300	W11:3300	W12:3300	W13:3300	W14:3300	W15:3300	W16:40512	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:90123	WS1:549	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 54528 {8:6816,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 314936 {40:1369,72:1362,136:1192,}
traffic_breakdown_coretomem[INST_ACC_R] = 45800 {8:5725,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1090560 {40:27264,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 70888 {8:8861,}
traffic_breakdown_memtocore[INST_ACC_R] = 916000 {40:22900,}
maxmflatency = 507 
max_icnt2mem_latency = 80 
maxmrqlatency = 21 
max_icnt2sh_latency = 163 
averagemflatency = 171 
avg_icnt2mem_latency = 14 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 20 
mrq_lat_table:145 	93 	0 	36 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	30917 	5238 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	5536 	164 	40 	10633 	106 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	21846 	4223 	1193 	6513 	2195 	185 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	211 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       335      8291         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1547      9188         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      4012     10116         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5685     11006         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      6513     11924         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      7371     12815         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  8.666667 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 24.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 24.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 278/14 = 19.857143
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        385       141       331       135       241       135       135       135       136         0       428       356       480       339       450       248
dram[1]:        460       288       388       202       347       135         0       135         0       138       278       501       403       483       486       385
dram[2]:        173       400       135       344       135       243       135       135         0       138       343       426       330       478       250       451
dram[3]:        329       457       203       387       135       361       135         0       136         0       486       263       477       400       384       480
dram[4]:        400       135       347       135       235       135       141       135       137         0       428       363       470       345       459       249
dram[5]:        443       286       402       189       367       135         0       135         0       135       271       507       406       487       453       386
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=345061 n_nop=345005 n_act=4 n_pre=2 n_ref_event=94204993244752 n_req=50 n_rd=50 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002898
n_activity=373 dram_eff=0.2681
bk0: 26a 344965i bk1: 24a 345012i bk2: 0a 345058i bk3: 0a 345059i bk4: 0a 345059i bk5: 0a 345061i bk6: 0a 345061i bk7: 0a 345061i bk8: 0a 345061i bk9: 0a 345061i bk10: 0a 345061i bk11: 0a 345061i bk12: 0a 345061i bk13: 0a 345062i bk14: 0a 345062i bk15: 0a 345064i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.920000
Row_Buffer_Locality_read = 0.920000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.673440
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000290 
total_CMD = 345061 
util_bw = 100 
Wasted_Col = 85 
Wasted_Row = 24 
Idle = 344852 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 37 
rwq = 0 
CCDLc_limit_alone = 37 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 345061 
n_nop = 345005 
Read = 50 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 94204993244752 
n_req = 50 
total_req = 50 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 50 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000145 
Either_Row_CoL_Bus_Util = 0.000162 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000632 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000631772
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=345061 n_nop=345011 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002782
n_activity=290 dram_eff=0.331
bk0: 24a 345017i bk1: 24a 345016i bk2: 0a 345060i bk3: 0a 345060i bk4: 0a 345060i bk5: 0a 345060i bk6: 0a 345060i bk7: 0a 345060i bk8: 0a 345060i bk9: 0a 345061i bk10: 0a 345061i bk11: 0a 345062i bk12: 0a 345062i bk13: 0a 345062i bk14: 0a 345062i bk15: 0a 345062i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004557
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000278 
total_CMD = 345061 
util_bw = 96 
Wasted_Col = 60 
Wasted_Row = 0 
Idle = 344905 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 345061 
n_nop = 345011 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000139 
Either_Row_CoL_Bus_Util = 0.000145 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000348 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000347765
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=345061 n_nop=345011 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002782
n_activity=290 dram_eff=0.331
bk0: 24a 345017i bk1: 24a 345015i bk2: 0a 345060i bk3: 0a 345060i bk4: 0a 345060i bk5: 0a 345060i bk6: 0a 345060i bk7: 0a 345060i bk8: 0a 345060i bk9: 0a 345061i bk10: 0a 345061i bk11: 0a 345062i bk12: 0a 345062i bk13: 0a 345062i bk14: 0a 345062i bk15: 0a 345062i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004513
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000278 
total_CMD = 345061 
util_bw = 96 
Wasted_Col = 60 
Wasted_Row = 0 
Idle = 344905 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 345061 
n_nop = 345011 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000139 
Either_Row_CoL_Bus_Util = 0.000145 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000359 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000359357
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=345061 n_nop=345011 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002782
n_activity=290 dram_eff=0.331
bk0: 24a 345017i bk1: 24a 345013i bk2: 0a 345060i bk3: 0a 345060i bk4: 0a 345060i bk5: 0a 345060i bk6: 0a 345060i bk7: 0a 345060i bk8: 0a 345060i bk9: 0a 345061i bk10: 0a 345061i bk11: 0a 345062i bk12: 0a 345062i bk13: 0a 345062i bk14: 0a 345062i bk15: 0a 345062i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000278 
total_CMD = 345061 
util_bw = 96 
Wasted_Col = 60 
Wasted_Row = 0 
Idle = 344905 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 345061 
n_nop = 345011 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000139 
Either_Row_CoL_Bus_Util = 0.000145 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000368 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000368051
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=345061 n_nop=345015 n_act=2 n_pre=0 n_ref_event=4565658604079112714 n_req=44 n_rd=44 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000255
n_activity=269 dram_eff=0.3271
bk0: 24a 345015i bk1: 20a 345021i bk2: 0a 345060i bk3: 0a 345060i bk4: 0a 345060i bk5: 0a 345060i bk6: 0a 345060i bk7: 0a 345060i bk8: 0a 345060i bk9: 0a 345061i bk10: 0a 345061i bk11: 0a 345062i bk12: 0a 345062i bk13: 0a 345062i bk14: 0a 345062i bk15: 0a 345062i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.954545
Row_Buffer_Locality_read = 0.954545
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000255 
total_CMD = 345061 
util_bw = 88 
Wasted_Col = 57 
Wasted_Row = 0 
Idle = 344916 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 33 
rwq = 0 
CCDLc_limit_alone = 33 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 345061 
n_nop = 345015 
Read = 44 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 4565658604079112714 
n_req = 44 
total_req = 44 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 44 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000128 
Either_Row_CoL_Bus_Util = 0.000133 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000351 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000350663
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=345061 n_nop=345019 n_act=2 n_pre=0 n_ref_event=0 n_req=40 n_rd=40 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002318
n_activity=248 dram_eff=0.3226
bk0: 24a 345014i bk1: 16a 345027i bk2: 0a 345060i bk3: 0a 345060i bk4: 0a 345060i bk5: 0a 345060i bk6: 0a 345060i bk7: 0a 345060i bk8: 0a 345060i bk9: 0a 345061i bk10: 0a 345061i bk11: 0a 345062i bk12: 0a 345062i bk13: 0a 345062i bk14: 0a 345062i bk15: 0a 345062i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.950000
Row_Buffer_Locality_read = 0.950000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000232 
total_CMD = 345061 
util_bw = 80 
Wasted_Col = 54 
Wasted_Row = 0 
Idle = 344927 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 30 
rwq = 0 
CCDLc_limit_alone = 30 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 345061 
n_nop = 345019 
Read = 40 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 40 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 40 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000116 
Either_Row_CoL_Bus_Util = 0.000122 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000336 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000336172

========= L2 cache stats =========
L2_cache_bank[0]: Access = 6250, Miss = 26, Miss_rate = 0.004, Pending_hits = 24, Reservation_fails = 191
L2_cache_bank[1]: Access = 3830, Miss = 24, Miss_rate = 0.006, Pending_hits = 48, Reservation_fails = 383
L2_cache_bank[2]: Access = 4871, Miss = 24, Miss_rate = 0.005, Pending_hits = 24, Reservation_fails = 192
L2_cache_bank[3]: Access = 4990, Miss = 24, Miss_rate = 0.005, Pending_hits = 48, Reservation_fails = 382
L2_cache_bank[4]: Access = 4644, Miss = 24, Miss_rate = 0.005, Pending_hits = 24, Reservation_fails = 191
L2_cache_bank[5]: Access = 5410, Miss = 24, Miss_rate = 0.004, Pending_hits = 40, Reservation_fails = 250
L2_cache_bank[6]: Access = 5804, Miss = 24, Miss_rate = 0.004, Pending_hits = 24, Reservation_fails = 193
L2_cache_bank[7]: Access = 4037, Miss = 24, Miss_rate = 0.006, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[8]: Access = 6252, Miss = 24, Miss_rate = 0.004, Pending_hits = 24, Reservation_fails = 192
L2_cache_bank[9]: Access = 3688, Miss = 20, Miss_rate = 0.005, Pending_hits = 36, Reservation_fails = 284
L2_cache_bank[10]: Access = 4539, Miss = 24, Miss_rate = 0.005, Pending_hits = 36, Reservation_fails = 291
L2_cache_bank[11]: Access = 4740, Miss = 16, Miss_rate = 0.003, Pending_hits = 24, Reservation_fails = 193
L2_total_cache_accesses = 59055
L2_total_cache_misses = 278
L2_total_cache_miss_rate = 0.0047
L2_total_cache_pending_hits = 400
L2_total_cache_reservation_fails = 3126
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 27264
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 8861
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 22224
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 400
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 69
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 3126
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 207
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 27264
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 8861
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 22900
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3126
L2_cache_data_port_util = 0.019
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=59055
icnt_total_pkts_simt_to_mem=21417
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 13.6119
	minimum = 5
	maximum = 122
Network latency average = 13.1725
	minimum = 5
	maximum = 110
Slowest packet = 72078
Flit latency average = 12.8717
	minimum = 5
	maximum = 110
Slowest flit = 77027
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0175491
	minimum = 0 (at node 0)
	maximum = 0.0542065 (at node 20)
Accepted packet rate average = 0.0175491
	minimum = 0 (at node 0)
	maximum = 0.0260714 (at node 1)
Injected flit rate average = 0.0181555
	minimum = 0 (at node 0)
	maximum = 0.0542065 (at node 20)
Accepted flit rate average= 0.0181555
	minimum = 0 (at node 0)
	maximum = 0.0260714 (at node 1)
Injected packet length average = 1.03455
Accepted packet length average = 1.03455
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 11.0313 (18 samples)
	minimum = 5 (18 samples)
	maximum = 81.1111 (18 samples)
Network latency average = 10.929 (18 samples)
	minimum = 5 (18 samples)
	maximum = 78.8333 (18 samples)
Flit latency average = 10.5268 (18 samples)
	minimum = 5 (18 samples)
	maximum = 78.8333 (18 samples)
Fragmentation average = 0 (18 samples)
	minimum = 0 (18 samples)
	maximum = 0 (18 samples)
Injected packet rate average = 0.0108057 (18 samples)
	minimum = 0.00104588 (18 samples)
	maximum = 0.0381597 (18 samples)
Accepted packet rate average = 0.0108057 (18 samples)
	minimum = 0.000329212 (18 samples)
	maximum = 0.0258181 (18 samples)
Injected flit rate average = 0.0115074 (18 samples)
	minimum = 0.00131685 (18 samples)
	maximum = 0.0383605 (18 samples)
Accepted flit rate average = 0.0115074 (18 samples)
	minimum = 0.000329212 (18 samples)
	maximum = 0.0268372 (18 samples)
Injected packet size average = 1.06493 (18 samples)
Accepted packet size average = 1.06493 (18 samples)
Hops average = 1 (18 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 30 sec (30 sec)
gpgpu_simulation_rate = 33414 (inst/sec)
gpgpu_simulation_rate = 8714 (cycle/sec)
gpgpu_silicon_slowdown = 80330x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdb4166358..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdb4166350..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdb416634c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdb4166348..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdb4166344..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdb4166340..

GPGPU-Sim PTX: cudaLaunch for 0x0x55adce67ce28 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z20needle_cuda_shared_2PiS_iiii 
GPGPU-Sim PTX: pushing kernel '_Z20needle_cuda_shared_2PiS_iiii' to stream 0, gridDim= (13,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 19 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 1 bind to kernel 19 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 2 bind to kernel 19 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 3 bind to kernel 19 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 4 bind to kernel 19 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 5 bind to kernel 19 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 6 bind to kernel 19 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 7 bind to kernel 19 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 8 bind to kernel 19 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 9 bind to kernel 19 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 10 bind to kernel 19 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 11 bind to kernel 19 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 12 bind to kernel 19 '_Z20needle_cuda_shared_2PiS_iiii'
Destroy streams for kernel 19: size 0
kernel_name = _Z20needle_cuda_shared_2PiS_iiii 
kernel_launch_uid = 19 
gpu_sim_cycle = 14287
gpu_sim_insn = 79495
gpu_ipc =       5.5641
gpu_tot_sim_cycle = 275707
gpu_tot_sim_insn = 1081942
gpu_tot_ipc =       3.9242
gpu_tot_issued_cta = 178
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 2.0949% 
max_total_param_size = 0
gpu_stall_dramfull = 99
gpu_stall_icnt2sh    = 322
partiton_level_parallism =       0.0783
partiton_level_parallism_total  =       0.0638
partiton_level_parallism_util =       1.1502
partiton_level_parallism_util_total  =       1.1454
L2_BW  =       6.8688 GB/Sec
L2_BW_total  =       5.1539 GB/Sec
gpu_total_sim_rate=33810

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 48992
	L1I_total_cache_misses = 6215
	L1I_total_cache_miss_rate = 0.1269
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 786, Miss = 590, Miss_rate = 0.751, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 840, Miss = 644, Miss_rate = 0.767, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 840, Miss = 644, Miss_rate = 0.767, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 786, Miss = 588, Miss_rate = 0.748, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 786, Miss = 588, Miss_rate = 0.748, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 786, Miss = 588, Miss_rate = 0.748, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 786, Miss = 588, Miss_rate = 0.748, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 786, Miss = 588, Miss_rate = 0.748, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 786, Miss = 588, Miss_rate = 0.748, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 786, Miss = 588, Miss_rate = 0.748, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 732, Miss = 532, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 732, Miss = 532, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 732, Miss = 532, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 707, Miss = 525, Miss_rate = 0.743, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 707, Miss = 525, Miss_rate = 0.743, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 11578
	L1D_total_cache_misses = 8640
	L1D_total_cache_miss_rate = 0.7462
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.003
L1C_cache:
	L1C_total_cache_accesses = 1288
	L1C_total_cache_misses = 75
	L1C_total_cache_miss_rate = 0.0582
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 176
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 7258
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1213
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 75
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2762
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1382
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 42777
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6215
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 7434
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 1288
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 4144
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 48992

Total_core_cache_fail_stats:
ctas_completed 178, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 
distro:
6045, 549, 
gpgpu_n_tot_thrd_icount = 3131136
gpgpu_n_tot_w_icount = 97848
gpgpu_n_stall_shd_mem = 80108
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 7258
gpgpu_n_mem_write_global = 4144
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 51442
gpgpu_n_store_insn = 45568
gpgpu_n_shmem_insn = 324850
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 20608
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 74760
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 5348
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:45	W0_Idle:4028233	W0_Scoreboard:959230	W1:4272	W2:3560	W3:3560	W4:3560	W5:3560	W6:3560	W7:3560	W8:3560	W9:3560	W10:3560	W11:3560	W12:3560	W13:3560	W14:3560	W15:3560	W16:43736	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:97299	WS1:549	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 58064 {8:7258,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 342080 {40:1382,72:1388,136:1374,}
traffic_breakdown_coretomem[INST_ACC_R] = 49440 {8:6180,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1161280 {40:29032,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 77232 {8:9654,}
traffic_breakdown_memtocore[INST_ACC_R] = 988800 {40:24720,}
maxmflatency = 507 
max_icnt2mem_latency = 80 
maxmrqlatency = 21 
max_icnt2sh_latency = 163 
averagemflatency = 172 
avg_icnt2mem_latency = 14 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 21 
mrq_lat_table:145 	93 	0 	36 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	32929 	5787 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	5972 	179 	44 	11296 	106 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	23497 	4316 	1220 	6604 	2894 	185 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	222 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       335      8291         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1547      9188         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      4012     10116         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5685     11006         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      6513     11924         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      7371     12815         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  8.666667 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 24.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 24.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 278/14 = 19.857143
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        385       172       331       172       241       172       135       135       136         0       428       356       480       339       450       248
dram[1]:        460       288       388       202       347       135       135       135       135       138       278       501       444       483       486       385
dram[2]:        173       400       172       344       172       243       135       135         0       138       343       426       330       478       250       451
dram[3]:        329       457       203       387       135       361       135       135       136       135       486       263       477       439       384       480
dram[4]:        400       172       347       172       235       172       141       135       137         0       428       363       470       345       459       249
dram[5]:        443       286       402       189       367       135       135       135       135       135       271       507       415       487       453       386
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=363919 n_nop=363863 n_act=4 n_pre=2 n_ref_event=94204993244752 n_req=50 n_rd=50 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002748
n_activity=373 dram_eff=0.2681
bk0: 26a 363823i bk1: 24a 363870i bk2: 0a 363916i bk3: 0a 363917i bk4: 0a 363917i bk5: 0a 363919i bk6: 0a 363919i bk7: 0a 363919i bk8: 0a 363919i bk9: 0a 363919i bk10: 0a 363919i bk11: 0a 363919i bk12: 0a 363919i bk13: 0a 363920i bk14: 0a 363920i bk15: 0a 363922i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.920000
Row_Buffer_Locality_read = 0.920000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.673440
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000275 
total_CMD = 363919 
util_bw = 100 
Wasted_Col = 85 
Wasted_Row = 24 
Idle = 363710 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 37 
rwq = 0 
CCDLc_limit_alone = 37 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 363919 
n_nop = 363863 
Read = 50 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 94204993244752 
n_req = 50 
total_req = 50 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 50 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000137 
Either_Row_CoL_Bus_Util = 0.000154 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000599 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000599034
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=363919 n_nop=363869 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002638
n_activity=290 dram_eff=0.331
bk0: 24a 363875i bk1: 24a 363874i bk2: 0a 363918i bk3: 0a 363918i bk4: 0a 363918i bk5: 0a 363918i bk6: 0a 363918i bk7: 0a 363918i bk8: 0a 363918i bk9: 0a 363919i bk10: 0a 363919i bk11: 0a 363920i bk12: 0a 363920i bk13: 0a 363920i bk14: 0a 363920i bk15: 0a 363920i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004557
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000264 
total_CMD = 363919 
util_bw = 96 
Wasted_Col = 60 
Wasted_Row = 0 
Idle = 363763 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 363919 
n_nop = 363869 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000132 
Either_Row_CoL_Bus_Util = 0.000137 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000330 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000329744
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=363919 n_nop=363869 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002638
n_activity=290 dram_eff=0.331
bk0: 24a 363875i bk1: 24a 363873i bk2: 0a 363918i bk3: 0a 363918i bk4: 0a 363918i bk5: 0a 363918i bk6: 0a 363918i bk7: 0a 363918i bk8: 0a 363918i bk9: 0a 363919i bk10: 0a 363919i bk11: 0a 363920i bk12: 0a 363920i bk13: 0a 363920i bk14: 0a 363920i bk15: 0a 363920i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004513
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000264 
total_CMD = 363919 
util_bw = 96 
Wasted_Col = 60 
Wasted_Row = 0 
Idle = 363763 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 363919 
n_nop = 363869 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000132 
Either_Row_CoL_Bus_Util = 0.000137 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000341 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000340735
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=363919 n_nop=363869 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002638
n_activity=290 dram_eff=0.331
bk0: 24a 363875i bk1: 24a 363871i bk2: 0a 363918i bk3: 0a 363918i bk4: 0a 363918i bk5: 0a 363918i bk6: 0a 363918i bk7: 0a 363918i bk8: 0a 363918i bk9: 0a 363919i bk10: 0a 363919i bk11: 0a 363920i bk12: 0a 363920i bk13: 0a 363920i bk14: 0a 363920i bk15: 0a 363920i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000264 
total_CMD = 363919 
util_bw = 96 
Wasted_Col = 60 
Wasted_Row = 0 
Idle = 363763 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 363919 
n_nop = 363869 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000132 
Either_Row_CoL_Bus_Util = 0.000137 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000349 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000348979
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=363919 n_nop=363873 n_act=2 n_pre=0 n_ref_event=4565658604079112714 n_req=44 n_rd=44 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002418
n_activity=269 dram_eff=0.3271
bk0: 24a 363873i bk1: 20a 363879i bk2: 0a 363918i bk3: 0a 363918i bk4: 0a 363918i bk5: 0a 363918i bk6: 0a 363918i bk7: 0a 363918i bk8: 0a 363918i bk9: 0a 363919i bk10: 0a 363919i bk11: 0a 363920i bk12: 0a 363920i bk13: 0a 363920i bk14: 0a 363920i bk15: 0a 363920i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.954545
Row_Buffer_Locality_read = 0.954545
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000242 
total_CMD = 363919 
util_bw = 88 
Wasted_Col = 57 
Wasted_Row = 0 
Idle = 363774 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 33 
rwq = 0 
CCDLc_limit_alone = 33 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 363919 
n_nop = 363873 
Read = 44 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 4565658604079112714 
n_req = 44 
total_req = 44 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 44 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000121 
Either_Row_CoL_Bus_Util = 0.000126 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000332 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000332492
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=363919 n_nop=363877 n_act=2 n_pre=0 n_ref_event=0 n_req=40 n_rd=40 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002198
n_activity=248 dram_eff=0.3226
bk0: 24a 363872i bk1: 16a 363885i bk2: 0a 363918i bk3: 0a 363918i bk4: 0a 363918i bk5: 0a 363918i bk6: 0a 363918i bk7: 0a 363918i bk8: 0a 363918i bk9: 0a 363919i bk10: 0a 363919i bk11: 0a 363920i bk12: 0a 363920i bk13: 0a 363920i bk14: 0a 363920i bk15: 0a 363920i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.950000
Row_Buffer_Locality_read = 0.950000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000220 
total_CMD = 363919 
util_bw = 80 
Wasted_Col = 54 
Wasted_Row = 0 
Idle = 363785 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 30 
rwq = 0 
CCDLc_limit_alone = 30 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 363919 
n_nop = 363877 
Read = 40 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 40 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 40 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000110 
Either_Row_CoL_Bus_Util = 0.000115 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000319 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000318752

========= L2 cache stats =========
L2_cache_bank[0]: Access = 6630, Miss = 26, Miss_rate = 0.004, Pending_hits = 24, Reservation_fails = 191
L2_cache_bank[1]: Access = 4042, Miss = 24, Miss_rate = 0.006, Pending_hits = 48, Reservation_fails = 383
L2_cache_bank[2]: Access = 5543, Miss = 24, Miss_rate = 0.004, Pending_hits = 24, Reservation_fails = 192
L2_cache_bank[3]: Access = 5198, Miss = 24, Miss_rate = 0.005, Pending_hits = 48, Reservation_fails = 382
L2_cache_bank[4]: Access = 4752, Miss = 24, Miss_rate = 0.005, Pending_hits = 24, Reservation_fails = 191
L2_cache_bank[5]: Access = 5898, Miss = 24, Miss_rate = 0.004, Pending_hits = 40, Reservation_fails = 250
L2_cache_bank[6]: Access = 5908, Miss = 24, Miss_rate = 0.004, Pending_hits = 24, Reservation_fails = 193
L2_cache_bank[7]: Access = 4823, Miss = 24, Miss_rate = 0.005, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[8]: Access = 6632, Miss = 24, Miss_rate = 0.004, Pending_hits = 24, Reservation_fails = 192
L2_cache_bank[9]: Access = 3849, Miss = 20, Miss_rate = 0.005, Pending_hits = 36, Reservation_fails = 284
L2_cache_bank[10]: Access = 5317, Miss = 24, Miss_rate = 0.005, Pending_hits = 36, Reservation_fails = 291
L2_cache_bank[11]: Access = 4844, Miss = 16, Miss_rate = 0.003, Pending_hits = 24, Reservation_fails = 193
L2_total_cache_accesses = 63436
L2_total_cache_misses = 278
L2_total_cache_miss_rate = 0.0044
L2_total_cache_pending_hits = 400
L2_total_cache_reservation_fails = 3126
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 29032
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 9654
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 24044
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 400
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 69
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 3126
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 207
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 29032
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 9654
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 24720
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3126
L2_cache_data_port_util = 0.019
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=63436
icnt_total_pkts_simt_to_mem=23107
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 15.186
	minimum = 5
	maximum = 121
Network latency average = 14.8145
	minimum = 5
	maximum = 112
Slowest packet = 77674
Flit latency average = 13.8392
	minimum = 5
	maximum = 112
Slowest flit = 83070
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0142554
	minimum = 0 (at node 13)
	maximum = 0.055015 (at node 22)
Accepted packet rate average = 0.0142554
	minimum = 0 (at node 13)
	maximum = 0.0235879 (at node 0)
Injected flit rate average = 0.0157382
	minimum = 0 (at node 13)
	maximum = 0.055015 (at node 22)
Accepted flit rate average= 0.0157382
	minimum = 0 (at node 13)
	maximum = 0.0275075 (at node 22)
Injected packet length average = 1.10402
Accepted packet length average = 1.10402
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 11.25 (19 samples)
	minimum = 5 (19 samples)
	maximum = 83.2105 (19 samples)
Network latency average = 11.1335 (19 samples)
	minimum = 5 (19 samples)
	maximum = 80.5789 (19 samples)
Flit latency average = 10.7011 (19 samples)
	minimum = 5 (19 samples)
	maximum = 80.5789 (19 samples)
Fragmentation average = 0 (19 samples)
	minimum = 0 (19 samples)
	maximum = 0 (19 samples)
Injected packet rate average = 0.0109873 (19 samples)
	minimum = 0.00099083 (19 samples)
	maximum = 0.0390468 (19 samples)
Accepted packet rate average = 0.0109873 (19 samples)
	minimum = 0.000311885 (19 samples)
	maximum = 0.0257007 (19 samples)
Injected flit rate average = 0.0117301 (19 samples)
	minimum = 0.00124754 (19 samples)
	maximum = 0.039237 (19 samples)
Accepted flit rate average = 0.0117301 (19 samples)
	minimum = 0.000311885 (19 samples)
	maximum = 0.0268725 (19 samples)
Injected packet size average = 1.0676 (19 samples)
Accepted packet size average = 1.0676 (19 samples)
Hops average = 1 (19 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 32 sec (32 sec)
gpgpu_simulation_rate = 33810 (inst/sec)
gpgpu_simulation_rate = 8615 (cycle/sec)
gpgpu_silicon_slowdown = 81253x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdb4166358..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdb4166350..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdb416634c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdb4166348..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdb4166344..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdb4166340..

GPGPU-Sim PTX: cudaLaunch for 0x0x55adce67ce28 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z20needle_cuda_shared_2PiS_iiii 
GPGPU-Sim PTX: pushing kernel '_Z20needle_cuda_shared_2PiS_iiii' to stream 0, gridDim= (12,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 13 bind to kernel 20 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 14 bind to kernel 20 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 0 bind to kernel 20 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 4 bind to kernel 20 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 8 bind to kernel 20 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z20needle_cuda_shared_2PiS_iiii'
Destroy streams for kernel 20: size 0
kernel_name = _Z20needle_cuda_shared_2PiS_iiii 
kernel_launch_uid = 20 
gpu_sim_cycle = 14541
gpu_sim_insn = 73380
gpu_ipc =       5.0464
gpu_tot_sim_cycle = 290248
gpu_tot_sim_insn = 1155322
gpu_tot_ipc =       3.9805
gpu_tot_issued_cta = 190
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 2.0941% 
max_total_param_size = 0
gpu_stall_dramfull = 99
gpu_stall_icnt2sh    = 483
partiton_level_parallism =       0.0933
partiton_level_parallism_total  =       0.0653
partiton_level_parallism_util =       1.1472
partiton_level_parallism_util_total  =       1.1455
L2_BW  =       7.0061 GB/Sec
L2_BW_total  =       5.2467 GB/Sec
gpu_total_sim_rate=33980

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 52304
	L1I_total_cache_misses = 6635
	L1I_total_cache_miss_rate = 0.1269
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 865, Miss = 653, Miss_rate = 0.755, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 919, Miss = 707, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 919, Miss = 707, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 865, Miss = 651, Miss_rate = 0.753, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 865, Miss = 651, Miss_rate = 0.753, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 865, Miss = 651, Miss_rate = 0.753, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 865, Miss = 651, Miss_rate = 0.753, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 865, Miss = 651, Miss_rate = 0.753, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 865, Miss = 651, Miss_rate = 0.753, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 865, Miss = 651, Miss_rate = 0.753, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 732, Miss = 532, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 732, Miss = 532, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 732, Miss = 532, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 786, Miss = 588, Miss_rate = 0.748, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 786, Miss = 588, Miss_rate = 0.748, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 12526
	L1D_total_cache_misses = 9396
	L1D_total_cache_miss_rate = 0.7501
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.003
L1C_cache:
	L1C_total_cache_accesses = 1384
	L1C_total_cache_misses = 75
	L1C_total_cache_miss_rate = 0.0542
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 188
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 7834
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1309
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 75
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2942
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1562
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 45669
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6635
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 8022
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 1384
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 4504
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 52304

Total_core_cache_fail_stats:
ctas_completed 190, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 
distro:
6597, 549, 
gpgpu_n_tot_thrd_icount = 3343104
gpgpu_n_tot_w_icount = 104472
gpgpu_n_stall_shd_mem = 85676
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 7834
gpgpu_n_mem_write_global = 4504
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 54910
gpgpu_n_store_insn = 48640
gpgpu_n_shmem_insn = 346750
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 22144
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 79800
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 5876
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:45	W0_Idle:4297725	W0_Scoreboard:1028416	W1:4560	W2:3800	W3:3800	W4:3800	W5:3800	W6:3800	W7:3800	W8:3800	W9:3800	W10:3800	W11:3800	W12:3800	W13:3800	W14:3800	W15:3800	W16:46712	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:103923	WS1:549	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 62672 {8:7834,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 363008 {40:1562,72:1556,136:1386,}
traffic_breakdown_coretomem[INST_ACC_R] = 52800 {8:6600,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1253440 {40:31336,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 81744 {8:10218,}
traffic_breakdown_memtocore[INST_ACC_R] = 1056000 {40:26400,}
maxmflatency = 507 
max_icnt2mem_latency = 80 
maxmrqlatency = 21 
max_icnt2sh_latency = 163 
averagemflatency = 172 
avg_icnt2mem_latency = 14 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 21 
mrq_lat_table:145 	93 	0 	36 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	35345 	6239 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	6378 	190 	47 	12232 	106 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	24545 	5424 	1282 	6788 	3175 	370 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	235 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       335      8291         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1547      9188         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      4012     10116         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5685     11006         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      6513     11924         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      7371     12815         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  8.666667 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 24.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 24.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 278/14 = 19.857143
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        385       172       331       172       241       172       135       135       136         0       428       356       480       339       450       248
dram[1]:        460       288       388       202       347       135       135       135       135       138       278       501       501       483       487       385
dram[2]:        173       400       172       344       172       243       135       135         0       138       343       426       330       478       250       451
dram[3]:        329       457       203       387       135       361       135       135       136       135       486       263       477       486       384       480
dram[4]:        400       172       347       172       235       173       141       135       137         0       428       363       470       345       459       249
dram[5]:        479       286       402       189       367       135       135       135       135       135       271       507       507       487       500       386
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=383112 n_nop=383056 n_act=4 n_pre=2 n_ref_event=94204993244752 n_req=50 n_rd=50 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000261
n_activity=373 dram_eff=0.2681
bk0: 26a 383016i bk1: 24a 383063i bk2: 0a 383109i bk3: 0a 383110i bk4: 0a 383110i bk5: 0a 383112i bk6: 0a 383112i bk7: 0a 383112i bk8: 0a 383112i bk9: 0a 383112i bk10: 0a 383112i bk11: 0a 383112i bk12: 0a 383112i bk13: 0a 383113i bk14: 0a 383113i bk15: 0a 383115i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.920000
Row_Buffer_Locality_read = 0.920000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.673440
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000261 
total_CMD = 383112 
util_bw = 100 
Wasted_Col = 85 
Wasted_Row = 24 
Idle = 382903 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 37 
rwq = 0 
CCDLc_limit_alone = 37 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 383112 
n_nop = 383056 
Read = 50 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 94204993244752 
n_req = 50 
total_req = 50 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 50 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000131 
Either_Row_CoL_Bus_Util = 0.000146 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000569 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000569024
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=383112 n_nop=383062 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002506
n_activity=290 dram_eff=0.331
bk0: 24a 383068i bk1: 24a 383067i bk2: 0a 383111i bk3: 0a 383111i bk4: 0a 383111i bk5: 0a 383111i bk6: 0a 383111i bk7: 0a 383111i bk8: 0a 383111i bk9: 0a 383112i bk10: 0a 383112i bk11: 0a 383113i bk12: 0a 383113i bk13: 0a 383113i bk14: 0a 383113i bk15: 0a 383113i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004557
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000251 
total_CMD = 383112 
util_bw = 96 
Wasted_Col = 60 
Wasted_Row = 0 
Idle = 382956 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 383112 
n_nop = 383062 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000125 
Either_Row_CoL_Bus_Util = 0.000131 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000313 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000313224
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=383112 n_nop=383062 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002506
n_activity=290 dram_eff=0.331
bk0: 24a 383068i bk1: 24a 383066i bk2: 0a 383111i bk3: 0a 383111i bk4: 0a 383111i bk5: 0a 383111i bk6: 0a 383111i bk7: 0a 383111i bk8: 0a 383111i bk9: 0a 383112i bk10: 0a 383112i bk11: 0a 383113i bk12: 0a 383113i bk13: 0a 383113i bk14: 0a 383113i bk15: 0a 383113i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004513
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000251 
total_CMD = 383112 
util_bw = 96 
Wasted_Col = 60 
Wasted_Row = 0 
Idle = 382956 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 383112 
n_nop = 383062 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000125 
Either_Row_CoL_Bus_Util = 0.000131 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000324 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000323665
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=383112 n_nop=383062 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002506
n_activity=290 dram_eff=0.331
bk0: 24a 383068i bk1: 24a 383064i bk2: 0a 383111i bk3: 0a 383111i bk4: 0a 383111i bk5: 0a 383111i bk6: 0a 383111i bk7: 0a 383111i bk8: 0a 383111i bk9: 0a 383112i bk10: 0a 383112i bk11: 0a 383113i bk12: 0a 383113i bk13: 0a 383113i bk14: 0a 383113i bk15: 0a 383113i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000251 
total_CMD = 383112 
util_bw = 96 
Wasted_Col = 60 
Wasted_Row = 0 
Idle = 382956 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 383112 
n_nop = 383062 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000125 
Either_Row_CoL_Bus_Util = 0.000131 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000331 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000331496
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=383112 n_nop=383066 n_act=2 n_pre=0 n_ref_event=4565658604079112714 n_req=44 n_rd=44 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002297
n_activity=269 dram_eff=0.3271
bk0: 24a 383066i bk1: 20a 383072i bk2: 0a 383111i bk3: 0a 383111i bk4: 0a 383111i bk5: 0a 383111i bk6: 0a 383111i bk7: 0a 383111i bk8: 0a 383111i bk9: 0a 383112i bk10: 0a 383112i bk11: 0a 383113i bk12: 0a 383113i bk13: 0a 383113i bk14: 0a 383113i bk15: 0a 383113i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.954545
Row_Buffer_Locality_read = 0.954545
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000230 
total_CMD = 383112 
util_bw = 88 
Wasted_Col = 57 
Wasted_Row = 0 
Idle = 382967 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 33 
rwq = 0 
CCDLc_limit_alone = 33 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 383112 
n_nop = 383066 
Read = 44 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 4565658604079112714 
n_req = 44 
total_req = 44 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 44 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000115 
Either_Row_CoL_Bus_Util = 0.000120 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000316 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000315835
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=383112 n_nop=383070 n_act=2 n_pre=0 n_ref_event=0 n_req=40 n_rd=40 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002088
n_activity=248 dram_eff=0.3226
bk0: 24a 383065i bk1: 16a 383078i bk2: 0a 383111i bk3: 0a 383111i bk4: 0a 383111i bk5: 0a 383111i bk6: 0a 383111i bk7: 0a 383111i bk8: 0a 383111i bk9: 0a 383112i bk10: 0a 383112i bk11: 0a 383113i bk12: 0a 383113i bk13: 0a 383113i bk14: 0a 383113i bk15: 0a 383113i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.950000
Row_Buffer_Locality_read = 0.950000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000209 
total_CMD = 383112 
util_bw = 80 
Wasted_Col = 54 
Wasted_Row = 0 
Idle = 382978 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 30 
rwq = 0 
CCDLc_limit_alone = 30 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 383112 
n_nop = 383070 
Read = 40 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 40 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 40 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000104 
Either_Row_CoL_Bus_Util = 0.000110 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000303 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000302784

========= L2 cache stats =========
L2_cache_bank[0]: Access = 6950, Miss = 26, Miss_rate = 0.004, Pending_hits = 24, Reservation_fails = 191
L2_cache_bank[1]: Access = 4374, Miss = 24, Miss_rate = 0.005, Pending_hits = 48, Reservation_fails = 383
L2_cache_bank[2]: Access = 6231, Miss = 24, Miss_rate = 0.004, Pending_hits = 24, Reservation_fails = 192
L2_cache_bank[3]: Access = 5390, Miss = 24, Miss_rate = 0.004, Pending_hits = 48, Reservation_fails = 382
L2_cache_bank[4]: Access = 4988, Miss = 24, Miss_rate = 0.005, Pending_hits = 24, Reservation_fails = 191
L2_cache_bank[5]: Access = 6314, Miss = 24, Miss_rate = 0.004, Pending_hits = 40, Reservation_fails = 250
L2_cache_bank[6]: Access = 6004, Miss = 24, Miss_rate = 0.004, Pending_hits = 24, Reservation_fails = 193
L2_cache_bank[7]: Access = 5607, Miss = 24, Miss_rate = 0.004, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[8]: Access = 6952, Miss = 24, Miss_rate = 0.003, Pending_hits = 24, Reservation_fails = 192
L2_cache_bank[9]: Access = 4133, Miss = 20, Miss_rate = 0.005, Pending_hits = 36, Reservation_fails = 284
L2_cache_bank[10]: Access = 6101, Miss = 24, Miss_rate = 0.004, Pending_hits = 36, Reservation_fails = 291
L2_cache_bank[11]: Access = 4940, Miss = 16, Miss_rate = 0.003, Pending_hits = 24, Reservation_fails = 193
L2_total_cache_accesses = 67984
L2_total_cache_misses = 278
L2_total_cache_miss_rate = 0.0041
L2_total_cache_pending_hits = 400
L2_total_cache_reservation_fails = 3126
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 31336
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 10218
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 25724
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 400
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 69
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 3126
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 207
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 31336
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 10218
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 26400
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3126
L2_cache_data_port_util = 0.019
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=67984
icnt_total_pkts_simt_to_mem=24667
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 15.887
	minimum = 5
	maximum = 161
Network latency average = 15.2624
	minimum = 5
	maximum = 146
Slowest packet = 83953
Flit latency average = 14.8877
	minimum = 5
	maximum = 146
Slowest flit = 89640
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0150379
	minimum = 0 (at node 10)
	maximum = 0.0539165 (at node 22)
Accepted packet rate average = 0.0150379
	minimum = 0 (at node 10)
	maximum = 0.0260642 (at node 0)
Injected flit rate average = 0.0155575
	minimum = 0 (at node 10)
	maximum = 0.0539165 (at node 22)
Accepted flit rate average= 0.0155575
	minimum = 0 (at node 10)
	maximum = 0.0260642 (at node 0)
Injected packet length average = 1.03455
Accepted packet length average = 1.03455
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 11.4818 (20 samples)
	minimum = 5 (20 samples)
	maximum = 87.1 (20 samples)
Network latency average = 11.34 (20 samples)
	minimum = 5 (20 samples)
	maximum = 83.85 (20 samples)
Flit latency average = 10.9105 (20 samples)
	minimum = 5 (20 samples)
	maximum = 83.85 (20 samples)
Fragmentation average = 0 (20 samples)
	minimum = 0 (20 samples)
	maximum = 0 (20 samples)
Injected packet rate average = 0.0111898 (20 samples)
	minimum = 0.000941289 (20 samples)
	maximum = 0.0397903 (20 samples)
Accepted packet rate average = 0.0111898 (20 samples)
	minimum = 0.00029629 (20 samples)
	maximum = 0.0257189 (20 samples)
Injected flit rate average = 0.0119214 (20 samples)
	minimum = 0.00118516 (20 samples)
	maximum = 0.039971 (20 samples)
Accepted flit rate average = 0.0119214 (20 samples)
	minimum = 0.00029629 (20 samples)
	maximum = 0.026832 (20 samples)
Injected packet size average = 1.06538 (20 samples)
Accepted packet size average = 1.06538 (20 samples)
Hops average = 1 (20 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 34 sec (34 sec)
gpgpu_simulation_rate = 33980 (inst/sec)
gpgpu_simulation_rate = 8536 (cycle/sec)
gpgpu_silicon_slowdown = 82005x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdb4166358..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdb4166350..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdb416634c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdb4166348..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdb4166344..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdb4166340..

GPGPU-Sim PTX: cudaLaunch for 0x0x55adce67ce28 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z20needle_cuda_shared_2PiS_iiii 
GPGPU-Sim PTX: pushing kernel '_Z20needle_cuda_shared_2PiS_iiii' to stream 0, gridDim= (11,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 10 bind to kernel 21 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 11 bind to kernel 21 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 12 bind to kernel 21 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 13 bind to kernel 21 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 14 bind to kernel 21 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 0 bind to kernel 21 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 1 bind to kernel 21 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 2 bind to kernel 21 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 3 bind to kernel 21 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 4 bind to kernel 21 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 5 bind to kernel 21 '_Z20needle_cuda_shared_2PiS_iiii'
Destroy streams for kernel 21: size 0
kernel_name = _Z20needle_cuda_shared_2PiS_iiii 
kernel_launch_uid = 21 
gpu_sim_cycle = 14193
gpu_sim_insn = 67265
gpu_ipc =       4.7393
gpu_tot_sim_cycle = 304441
gpu_tot_sim_insn = 1222587
gpu_tot_ipc =       4.0158
gpu_tot_issued_cta = 201
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 2.0935% 
max_total_param_size = 0
gpu_stall_dramfull = 99
gpu_stall_icnt2sh    = 483
partiton_level_parallism =       0.0667
partiton_level_parallism_total  =       0.0654
partiton_level_parallism_util =       1.1523
partiton_level_parallism_util_total  =       1.1459
L2_BW  =       5.8505 GB/Sec
L2_BW_total  =       5.2748 GB/Sec
gpu_total_sim_rate=33960

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 55340
	L1I_total_cache_misses = 7020
	L1I_total_cache_miss_rate = 0.1269
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 917, Miss = 688, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 971, Miss = 742, Miss_rate = 0.764, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 971, Miss = 742, Miss_rate = 0.764, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 917, Miss = 686, Miss_rate = 0.748, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 917, Miss = 686, Miss_rate = 0.748, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 917, Miss = 686, Miss_rate = 0.748, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 865, Miss = 651, Miss_rate = 0.753, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 865, Miss = 651, Miss_rate = 0.753, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 865, Miss = 651, Miss_rate = 0.753, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 865, Miss = 651, Miss_rate = 0.753, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 784, Miss = 567, Miss_rate = 0.723, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 784, Miss = 567, Miss_rate = 0.723, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 784, Miss = 567, Miss_rate = 0.723, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 838, Miss = 623, Miss_rate = 0.743, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 838, Miss = 623, Miss_rate = 0.743, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 13098
	L1D_total_cache_misses = 9781
	L1D_total_cache_miss_rate = 0.7468
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.003
L1C_cache:
	L1C_total_cache_accesses = 1472
	L1C_total_cache_misses = 75
	L1C_total_cache_miss_rate = 0.0510
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 199
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 8208
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1397
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 75
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3118
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1573
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 48320
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 7020
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 8407
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 1472
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 4691
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 55340

Total_core_cache_fail_stats:
ctas_completed 201, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 
distro:
7149, 549, 
gpgpu_n_tot_thrd_icount = 3537408
gpgpu_n_tot_w_icount = 110544
gpgpu_n_stall_shd_mem = 90483
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 8208
gpgpu_n_mem_write_global = 4691
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 58089
gpgpu_n_store_insn = 51456
gpgpu_n_shmem_insn = 366825
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 23552
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 84420
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 6063
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:45	W0_Idle:4539322	W0_Scoreboard:1091019	W1:4824	W2:4020	W3:4020	W4:4020	W5:4020	W6:4020	W7:4020	W8:4020	W9:4020	W10:4020	W11:4020	W12:4020	W13:4020	W14:4020	W15:4020	W16:49440	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:109995	WS1:549	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 65664 {8:8208,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 385976 {40:1573,72:1578,136:1540,}
traffic_breakdown_coretomem[INST_ACC_R] = 55880 {8:6985,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1313280 {40:32832,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 87112 {8:10889,}
traffic_breakdown_memtocore[INST_ACC_R] = 1117600 {40:27940,}
maxmflatency = 507 
max_icnt2mem_latency = 80 
maxmrqlatency = 21 
max_icnt2sh_latency = 163 
averagemflatency = 172 
avg_icnt2mem_latency = 14 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 21 
mrq_lat_table:145 	93 	0 	36 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	37159 	6592 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	6750 	201 	49 	12793 	106 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	26011 	5443 	1361 	7362 	3204 	370 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	246 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       335      8291         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1547      9188         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      4012     10116         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5685     11006         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      6513     11924         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      7371     12815         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  8.666667 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 24.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 24.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 278/14 = 19.857143
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        385       324       331       283       241       215       135       135       136         0       428       356       480       339       450       368
dram[1]:        460       288       388       202       347       135       135       135       135       138       278       501       501       483       487       385
dram[2]:        316       400       271       344       207       243       135       135         0       138       343       426       330       478       366       451
dram[3]:        329       457       203       387       135       361       135       135       136       135       486       263       477       486       384       480
dram[4]:        400       323       347       279       235       207       141       135       137         0       428       363       470       345       459       359
dram[5]:        479       286       402       189       367       135       135       135       135       135       271       507       507       487       500       386
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=401846 n_nop=401790 n_act=4 n_pre=2 n_ref_event=94204993244752 n_req=50 n_rd=50 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002489
n_activity=373 dram_eff=0.2681
bk0: 26a 401750i bk1: 24a 401797i bk2: 0a 401843i bk3: 0a 401844i bk4: 0a 401844i bk5: 0a 401846i bk6: 0a 401846i bk7: 0a 401846i bk8: 0a 401846i bk9: 0a 401846i bk10: 0a 401846i bk11: 0a 401846i bk12: 0a 401846i bk13: 0a 401847i bk14: 0a 401847i bk15: 0a 401849i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.920000
Row_Buffer_Locality_read = 0.920000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.673440
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000249 
total_CMD = 401846 
util_bw = 100 
Wasted_Col = 85 
Wasted_Row = 24 
Idle = 401637 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 37 
rwq = 0 
CCDLc_limit_alone = 37 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 401846 
n_nop = 401790 
Read = 50 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 94204993244752 
n_req = 50 
total_req = 50 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 50 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000124 
Either_Row_CoL_Bus_Util = 0.000139 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000542 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000542496
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=401846 n_nop=401796 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002389
n_activity=290 dram_eff=0.331
bk0: 24a 401802i bk1: 24a 401801i bk2: 0a 401845i bk3: 0a 401845i bk4: 0a 401845i bk5: 0a 401845i bk6: 0a 401845i bk7: 0a 401845i bk8: 0a 401845i bk9: 0a 401846i bk10: 0a 401846i bk11: 0a 401847i bk12: 0a 401847i bk13: 0a 401847i bk14: 0a 401847i bk15: 0a 401847i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004557
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000239 
total_CMD = 401846 
util_bw = 96 
Wasted_Col = 60 
Wasted_Row = 0 
Idle = 401690 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 401846 
n_nop = 401796 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000119 
Either_Row_CoL_Bus_Util = 0.000124 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000299 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000298622
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=401846 n_nop=401796 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002389
n_activity=290 dram_eff=0.331
bk0: 24a 401802i bk1: 24a 401800i bk2: 0a 401845i bk3: 0a 401845i bk4: 0a 401845i bk5: 0a 401845i bk6: 0a 401845i bk7: 0a 401845i bk8: 0a 401845i bk9: 0a 401846i bk10: 0a 401846i bk11: 0a 401847i bk12: 0a 401847i bk13: 0a 401847i bk14: 0a 401847i bk15: 0a 401847i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004513
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000239 
total_CMD = 401846 
util_bw = 96 
Wasted_Col = 60 
Wasted_Row = 0 
Idle = 401690 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 401846 
n_nop = 401796 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000119 
Either_Row_CoL_Bus_Util = 0.000124 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000309 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000308576
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=401846 n_nop=401796 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002389
n_activity=290 dram_eff=0.331
bk0: 24a 401802i bk1: 24a 401798i bk2: 0a 401845i bk3: 0a 401845i bk4: 0a 401845i bk5: 0a 401845i bk6: 0a 401845i bk7: 0a 401845i bk8: 0a 401845i bk9: 0a 401846i bk10: 0a 401846i bk11: 0a 401847i bk12: 0a 401847i bk13: 0a 401847i bk14: 0a 401847i bk15: 0a 401847i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000239 
total_CMD = 401846 
util_bw = 96 
Wasted_Col = 60 
Wasted_Row = 0 
Idle = 401690 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 401846 
n_nop = 401796 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000119 
Either_Row_CoL_Bus_Util = 0.000124 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000316 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000316041
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=401846 n_nop=401800 n_act=2 n_pre=0 n_ref_event=4565658604079112714 n_req=44 n_rd=44 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000219
n_activity=269 dram_eff=0.3271
bk0: 24a 401800i bk1: 20a 401806i bk2: 0a 401845i bk3: 0a 401845i bk4: 0a 401845i bk5: 0a 401845i bk6: 0a 401845i bk7: 0a 401845i bk8: 0a 401845i bk9: 0a 401846i bk10: 0a 401846i bk11: 0a 401847i bk12: 0a 401847i bk13: 0a 401847i bk14: 0a 401847i bk15: 0a 401847i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.954545
Row_Buffer_Locality_read = 0.954545
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000219 
total_CMD = 401846 
util_bw = 88 
Wasted_Col = 57 
Wasted_Row = 0 
Idle = 401701 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 33 
rwq = 0 
CCDLc_limit_alone = 33 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 401846 
n_nop = 401800 
Read = 44 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 4565658604079112714 
n_req = 44 
total_req = 44 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 44 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000109 
Either_Row_CoL_Bus_Util = 0.000114 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000301 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00030111
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=401846 n_nop=401804 n_act=2 n_pre=0 n_ref_event=0 n_req=40 n_rd=40 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001991
n_activity=248 dram_eff=0.3226
bk0: 24a 401799i bk1: 16a 401812i bk2: 0a 401845i bk3: 0a 401845i bk4: 0a 401845i bk5: 0a 401845i bk6: 0a 401845i bk7: 0a 401845i bk8: 0a 401845i bk9: 0a 401846i bk10: 0a 401846i bk11: 0a 401847i bk12: 0a 401847i bk13: 0a 401847i bk14: 0a 401847i bk15: 0a 401847i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.950000
Row_Buffer_Locality_read = 0.950000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000199 
total_CMD = 401846 
util_bw = 80 
Wasted_Col = 54 
Wasted_Row = 0 
Idle = 401712 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 30 
rwq = 0 
CCDLc_limit_alone = 30 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 401846 
n_nop = 401804 
Read = 40 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 40 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 40 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000100 
Either_Row_CoL_Bus_Util = 0.000105 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000289 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000288668

========= L2 cache stats =========
L2_cache_bank[0]: Access = 7038, Miss = 26, Miss_rate = 0.004, Pending_hits = 24, Reservation_fails = 191
L2_cache_bank[1]: Access = 5026, Miss = 24, Miss_rate = 0.005, Pending_hits = 48, Reservation_fails = 383
L2_cache_bank[2]: Access = 6563, Miss = 24, Miss_rate = 0.004, Pending_hits = 24, Reservation_fails = 192
L2_cache_bank[3]: Access = 5566, Miss = 24, Miss_rate = 0.004, Pending_hits = 48, Reservation_fails = 382
L2_cache_bank[4]: Access = 5545, Miss = 24, Miss_rate = 0.004, Pending_hits = 24, Reservation_fails = 191
L2_cache_bank[5]: Access = 6490, Miss = 24, Miss_rate = 0.004, Pending_hits = 40, Reservation_fails = 250
L2_cache_bank[6]: Access = 6092, Miss = 24, Miss_rate = 0.004, Pending_hits = 24, Reservation_fails = 193
L2_cache_bank[7]: Access = 6035, Miss = 24, Miss_rate = 0.004, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[8]: Access = 7040, Miss = 24, Miss_rate = 0.003, Pending_hits = 24, Reservation_fails = 192
L2_cache_bank[9]: Access = 4739, Miss = 20, Miss_rate = 0.004, Pending_hits = 36, Reservation_fails = 284
L2_cache_bank[10]: Access = 6529, Miss = 24, Miss_rate = 0.004, Pending_hits = 36, Reservation_fails = 291
L2_cache_bank[11]: Access = 5028, Miss = 16, Miss_rate = 0.003, Pending_hits = 24, Reservation_fails = 193
L2_total_cache_accesses = 71691
L2_total_cache_misses = 278
L2_total_cache_miss_rate = 0.0039
L2_total_cache_pending_hits = 400
L2_total_cache_reservation_fails = 3126
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 32832
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 10889
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 27264
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 400
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 69
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 3126
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 207
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 32832
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 10889
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 27940
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3126
L2_cache_data_port_util = 0.019
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=71691
icnt_total_pkts_simt_to_mem=26097
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 11.1552
	minimum = 5
	maximum = 73
Network latency average = 11.1552
	minimum = 5
	maximum = 73
Slowest packet = 89136
Flit latency average = 10.5081
	minimum = 5
	maximum = 73
Slowest flit = 94850
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0121421
	minimum = 0 (at node 6)
	maximum = 0.0459381 (at node 16)
Accepted packet rate average = 0.0121421
	minimum = 0 (at node 6)
	maximum = 0.0237441 (at node 0)
Injected flit rate average = 0.0134051
	minimum = 0 (at node 6)
	maximum = 0.0459381 (at node 16)
Accepted flit rate average= 0.0134051
	minimum = 0 (at node 6)
	maximum = 0.0237441 (at node 0)
Injected packet length average = 1.10402
Accepted packet length average = 1.10402
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 11.4663 (21 samples)
	minimum = 5 (21 samples)
	maximum = 86.4286 (21 samples)
Network latency average = 11.3312 (21 samples)
	minimum = 5 (21 samples)
	maximum = 83.3333 (21 samples)
Flit latency average = 10.8913 (21 samples)
	minimum = 5 (21 samples)
	maximum = 83.3333 (21 samples)
Fragmentation average = 0 (21 samples)
	minimum = 0 (21 samples)
	maximum = 0 (21 samples)
Injected packet rate average = 0.0112352 (21 samples)
	minimum = 0.000896465 (21 samples)
	maximum = 0.0400831 (21 samples)
Accepted packet rate average = 0.0112352 (21 samples)
	minimum = 0.000282181 (21 samples)
	maximum = 0.0256249 (21 samples)
Injected flit rate average = 0.0119921 (21 samples)
	minimum = 0.00112873 (21 samples)
	maximum = 0.0402551 (21 samples)
Accepted flit rate average = 0.0119921 (21 samples)
	minimum = 0.000282181 (21 samples)
	maximum = 0.026685 (21 samples)
Injected packet size average = 1.06737 (21 samples)
Accepted packet size average = 1.06737 (21 samples)
Hops average = 1 (21 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 36 sec (36 sec)
gpgpu_simulation_rate = 33960 (inst/sec)
gpgpu_simulation_rate = 8456 (cycle/sec)
gpgpu_silicon_slowdown = 82781x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdb4166358..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdb4166350..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdb416634c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdb4166348..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdb4166344..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdb4166340..

GPGPU-Sim PTX: cudaLaunch for 0x0x55adce67ce28 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z20needle_cuda_shared_2PiS_iiii 
GPGPU-Sim PTX: pushing kernel '_Z20needle_cuda_shared_2PiS_iiii' to stream 0, gridDim= (10,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 6 bind to kernel 22 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 7 bind to kernel 22 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 8 bind to kernel 22 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 9 bind to kernel 22 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 10 bind to kernel 22 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 11 bind to kernel 22 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 12 bind to kernel 22 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 13 bind to kernel 22 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 14 bind to kernel 22 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 0 bind to kernel 22 '_Z20needle_cuda_shared_2PiS_iiii'
Destroy streams for kernel 22: size 0
kernel_name = _Z20needle_cuda_shared_2PiS_iiii 
kernel_launch_uid = 22 
gpu_sim_cycle = 14386
gpu_sim_insn = 61150
gpu_ipc =       4.2507
gpu_tot_sim_cycle = 318827
gpu_tot_sim_insn = 1283737
gpu_tot_ipc =       4.0264
gpu_tot_issued_cta = 211
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 2.0931% 
max_total_param_size = 0
gpu_stall_dramfull = 99
gpu_stall_icnt2sh    = 483
partiton_level_parallism =       0.0785
partiton_level_parallism_total  =       0.0660
partiton_level_parallism_util =       1.1233
partiton_level_parallism_util_total  =       1.1446
L2_BW  =       5.9013 GB/Sec
L2_BW_total  =       5.3031 GB/Sec
gpu_total_sim_rate=34695

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 58100
	L1I_total_cache_misses = 7370
	L1I_total_cache_miss_rate = 0.1269
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 996, Miss = 751, Miss_rate = 0.754, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 971, Miss = 742, Miss_rate = 0.764, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 971, Miss = 742, Miss_rate = 0.764, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 917, Miss = 686, Miss_rate = 0.748, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 917, Miss = 686, Miss_rate = 0.748, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 917, Miss = 686, Miss_rate = 0.748, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 944, Miss = 714, Miss_rate = 0.756, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 944, Miss = 714, Miss_rate = 0.756, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 944, Miss = 714, Miss_rate = 0.756, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 944, Miss = 714, Miss_rate = 0.756, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 863, Miss = 630, Miss_rate = 0.730, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 863, Miss = 630, Miss_rate = 0.730, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 863, Miss = 630, Miss_rate = 0.730, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 917, Miss = 686, Miss_rate = 0.748, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 917, Miss = 686, Miss_rate = 0.748, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 13888
	L1D_total_cache_misses = 10411
	L1D_total_cache_miss_rate = 0.7496
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.003
L1C_cache:
	L1C_total_cache_accesses = 1552
	L1C_total_cache_misses = 75
	L1C_total_cache_miss_rate = 0.0483
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 209
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 8688
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1477
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 75
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3268
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1723
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 50730
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 7370
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 8897
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 1552
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 4991
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 58100

Total_core_cache_fail_stats:
ctas_completed 211, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 
distro:
7701, 549, 
gpgpu_n_tot_thrd_icount = 3714048
gpgpu_n_tot_w_icount = 116064
gpgpu_n_stall_shd_mem = 95123
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 8688
gpgpu_n_mem_write_global = 4991
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 60979
gpgpu_n_store_insn = 54016
gpgpu_n_shmem_insn = 385075
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 24832
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 88620
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 6503
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:45	W0_Idle:4762261	W0_Scoreboard:1148458	W1:5064	W2:4220	W3:4220	W4:4220	W5:4220	W6:4220	W7:4220	W8:4220	W9:4220	W10:4220	W11:4220	W12:4220	W13:4220	W14:4220	W15:4220	W16:51920	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:115515	WS1:549	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 69504 {8:8688,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 403416 {40:1723,72:1718,136:1550,}
traffic_breakdown_coretomem[INST_ACC_R] = 58680 {8:7335,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1390080 {40:34752,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 90872 {8:11359,}
traffic_breakdown_memtocore[INST_ACC_R] = 1173600 {40:29340,}
maxmflatency = 507 
max_icnt2mem_latency = 80 
maxmrqlatency = 21 
max_icnt2sh_latency = 163 
averagemflatency = 172 
avg_icnt2mem_latency = 14 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 21 
mrq_lat_table:145 	93 	0 	36 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	39260 	6881 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	7090 	210 	50 	13573 	106 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	27764 	5462 	1440 	7812 	3293 	370 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	258 	17 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       335      8291         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1547      9188         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      4012     10116         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5685     11006         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      6513     11924         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      7371     12815         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  8.666667 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 24.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 24.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 278/14 = 19.857143
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        385       334       331       283       241       215       135       135       136         0       428       356       480       339       450       368
dram[1]:        460       288       388       202       347       135       135       135       135       138       278       501       501       483       487       385
dram[2]:        330       400       271       344       207       243       135       135         0       138       343       426       330       478       366       451
dram[3]:        329       457       203       387       135       361       135       135       136       135       486       263       477       486       384       480
dram[4]:        400       329       347       281       235       207       141       135       137         0       428       363       470       345       459       363
dram[5]:        479       286       402       189       367       135       135       135       135       135       271       507       507       487       500       386
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=420835 n_nop=420779 n_act=4 n_pre=2 n_ref_event=94204993244752 n_req=50 n_rd=50 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002376
n_activity=373 dram_eff=0.2681
bk0: 26a 420739i bk1: 24a 420786i bk2: 0a 420832i bk3: 0a 420833i bk4: 0a 420833i bk5: 0a 420835i bk6: 0a 420835i bk7: 0a 420835i bk8: 0a 420835i bk9: 0a 420835i bk10: 0a 420835i bk11: 0a 420835i bk12: 0a 420835i bk13: 0a 420836i bk14: 0a 420836i bk15: 0a 420838i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.920000
Row_Buffer_Locality_read = 0.920000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.673440
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000238 
total_CMD = 420835 
util_bw = 100 
Wasted_Col = 85 
Wasted_Row = 24 
Idle = 420626 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 37 
rwq = 0 
CCDLc_limit_alone = 37 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 420835 
n_nop = 420779 
Read = 50 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 94204993244752 
n_req = 50 
total_req = 50 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 50 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000119 
Either_Row_CoL_Bus_Util = 0.000133 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000518 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000518018
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=420835 n_nop=420785 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002281
n_activity=290 dram_eff=0.331
bk0: 24a 420791i bk1: 24a 420790i bk2: 0a 420834i bk3: 0a 420834i bk4: 0a 420834i bk5: 0a 420834i bk6: 0a 420834i bk7: 0a 420834i bk8: 0a 420834i bk9: 0a 420835i bk10: 0a 420835i bk11: 0a 420836i bk12: 0a 420836i bk13: 0a 420836i bk14: 0a 420836i bk15: 0a 420836i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004557
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000228 
total_CMD = 420835 
util_bw = 96 
Wasted_Col = 60 
Wasted_Row = 0 
Idle = 420679 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 420835 
n_nop = 420785 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000114 
Either_Row_CoL_Bus_Util = 0.000119 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000285 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000285147
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=420835 n_nop=420785 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002281
n_activity=290 dram_eff=0.331
bk0: 24a 420791i bk1: 24a 420789i bk2: 0a 420834i bk3: 0a 420834i bk4: 0a 420834i bk5: 0a 420834i bk6: 0a 420834i bk7: 0a 420834i bk8: 0a 420834i bk9: 0a 420835i bk10: 0a 420835i bk11: 0a 420836i bk12: 0a 420836i bk13: 0a 420836i bk14: 0a 420836i bk15: 0a 420836i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004513
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000228 
total_CMD = 420835 
util_bw = 96 
Wasted_Col = 60 
Wasted_Row = 0 
Idle = 420679 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 420835 
n_nop = 420785 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000114 
Either_Row_CoL_Bus_Util = 0.000119 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000295 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000294652
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=420835 n_nop=420785 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002281
n_activity=290 dram_eff=0.331
bk0: 24a 420791i bk1: 24a 420787i bk2: 0a 420834i bk3: 0a 420834i bk4: 0a 420834i bk5: 0a 420834i bk6: 0a 420834i bk7: 0a 420834i bk8: 0a 420834i bk9: 0a 420835i bk10: 0a 420835i bk11: 0a 420836i bk12: 0a 420836i bk13: 0a 420836i bk14: 0a 420836i bk15: 0a 420836i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000228 
total_CMD = 420835 
util_bw = 96 
Wasted_Col = 60 
Wasted_Row = 0 
Idle = 420679 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 420835 
n_nop = 420785 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000114 
Either_Row_CoL_Bus_Util = 0.000119 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000302 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000301781
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=420835 n_nop=420789 n_act=2 n_pre=0 n_ref_event=4565658604079112714 n_req=44 n_rd=44 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002091
n_activity=269 dram_eff=0.3271
bk0: 24a 420789i bk1: 20a 420795i bk2: 0a 420834i bk3: 0a 420834i bk4: 0a 420834i bk5: 0a 420834i bk6: 0a 420834i bk7: 0a 420834i bk8: 0a 420834i bk9: 0a 420835i bk10: 0a 420835i bk11: 0a 420836i bk12: 0a 420836i bk13: 0a 420836i bk14: 0a 420836i bk15: 0a 420836i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.954545
Row_Buffer_Locality_read = 0.954545
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000209 
total_CMD = 420835 
util_bw = 88 
Wasted_Col = 57 
Wasted_Row = 0 
Idle = 420690 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 33 
rwq = 0 
CCDLc_limit_alone = 33 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 420835 
n_nop = 420789 
Read = 44 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 4565658604079112714 
n_req = 44 
total_req = 44 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 44 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000105 
Either_Row_CoL_Bus_Util = 0.000109 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000288 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000287524
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=420835 n_nop=420793 n_act=2 n_pre=0 n_ref_event=0 n_req=40 n_rd=40 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001901
n_activity=248 dram_eff=0.3226
bk0: 24a 420788i bk1: 16a 420801i bk2: 0a 420834i bk3: 0a 420834i bk4: 0a 420834i bk5: 0a 420834i bk6: 0a 420834i bk7: 0a 420834i bk8: 0a 420834i bk9: 0a 420835i bk10: 0a 420835i bk11: 0a 420836i bk12: 0a 420836i bk13: 0a 420836i bk14: 0a 420836i bk15: 0a 420836i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.950000
Row_Buffer_Locality_read = 0.950000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 420835 
util_bw = 80 
Wasted_Col = 54 
Wasted_Row = 0 
Idle = 420701 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 30 
rwq = 0 
CCDLc_limit_alone = 30 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 420835 
n_nop = 420793 
Read = 40 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 40 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 40 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000095 
Either_Row_CoL_Bus_Util = 0.000100 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000276 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000275642

========= L2 cache stats =========
L2_cache_bank[0]: Access = 7118, Miss = 26, Miss_rate = 0.004, Pending_hits = 24, Reservation_fails = 191
L2_cache_bank[1]: Access = 5585, Miss = 24, Miss_rate = 0.004, Pending_hits = 48, Reservation_fails = 383
L2_cache_bank[2]: Access = 7043, Miss = 24, Miss_rate = 0.003, Pending_hits = 24, Reservation_fails = 192
L2_cache_bank[3]: Access = 5726, Miss = 24, Miss_rate = 0.004, Pending_hits = 48, Reservation_fails = 382
L2_cache_bank[4]: Access = 6017, Miss = 24, Miss_rate = 0.004, Pending_hits = 24, Reservation_fails = 191
L2_cache_bank[5]: Access = 6650, Miss = 24, Miss_rate = 0.004, Pending_hits = 40, Reservation_fails = 250
L2_cache_bank[6]: Access = 6172, Miss = 24, Miss_rate = 0.004, Pending_hits = 24, Reservation_fails = 193
L2_cache_bank[7]: Access = 6599, Miss = 24, Miss_rate = 0.004, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[8]: Access = 7120, Miss = 24, Miss_rate = 0.003, Pending_hits = 24, Reservation_fails = 192
L2_cache_bank[9]: Access = 5258, Miss = 20, Miss_rate = 0.004, Pending_hits = 36, Reservation_fails = 284
L2_cache_bank[10]: Access = 7085, Miss = 24, Miss_rate = 0.003, Pending_hits = 36, Reservation_fails = 291
L2_cache_bank[11]: Access = 5108, Miss = 16, Miss_rate = 0.003, Pending_hits = 24, Reservation_fails = 193
L2_total_cache_accesses = 75481
L2_total_cache_misses = 278
L2_total_cache_miss_rate = 0.0037
L2_total_cache_pending_hits = 400
L2_total_cache_reservation_fails = 3126
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 34752
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 11359
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 28664
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 400
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 69
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 3126
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 207
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 34752
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 11359
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 29340
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3126
L2_cache_data_port_util = 0.020
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=75481
icnt_total_pkts_simt_to_mem=27397
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.5354
	minimum = 5
	maximum = 88
Network latency average = 10.5211
	minimum = 5
	maximum = 88
Slowest packet = 94241
Flit latency average = 10.3049
	minimum = 5
	maximum = 88
Slowest flit = 100439
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0126666
	minimum = 0 (at node 1)
	maximum = 0.0392048 (at node 22)
Accepted packet rate average = 0.0126666
	minimum = 0 (at node 1)
	maximum = 0.0263451 (at node 0)
Injected flit rate average = 0.0131043
	minimum = 0 (at node 1)
	maximum = 0.0392048 (at node 22)
Accepted flit rate average= 0.0131043
	minimum = 0 (at node 1)
	maximum = 0.0263451 (at node 0)
Injected packet length average = 1.03455
Accepted packet length average = 1.03455
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 11.4239 (22 samples)
	minimum = 5 (22 samples)
	maximum = 86.5 (22 samples)
Network latency average = 11.2944 (22 samples)
	minimum = 5 (22 samples)
	maximum = 83.5455 (22 samples)
Flit latency average = 10.8646 (22 samples)
	minimum = 5 (22 samples)
	maximum = 83.5455 (22 samples)
Fragmentation average = 0 (22 samples)
	minimum = 0 (22 samples)
	maximum = 0 (22 samples)
Injected packet rate average = 0.0113003 (22 samples)
	minimum = 0.000855717 (22 samples)
	maximum = 0.0400431 (22 samples)
Accepted packet rate average = 0.0113003 (22 samples)
	minimum = 0.000269355 (22 samples)
	maximum = 0.0256576 (22 samples)
Injected flit rate average = 0.0120427 (22 samples)
	minimum = 0.00107742 (22 samples)
	maximum = 0.0402074 (22 samples)
Accepted flit rate average = 0.0120427 (22 samples)
	minimum = 0.000269355 (22 samples)
	maximum = 0.0266695 (22 samples)
Injected packet size average = 1.0657 (22 samples)
Accepted packet size average = 1.0657 (22 samples)
Hops average = 1 (22 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 37 sec (37 sec)
gpgpu_simulation_rate = 34695 (inst/sec)
gpgpu_simulation_rate = 8616 (cycle/sec)
gpgpu_silicon_slowdown = 81244x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdb4166358..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdb4166350..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdb416634c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdb4166348..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdb4166344..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdb4166340..

GPGPU-Sim PTX: cudaLaunch for 0x0x55adce67ce28 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z20needle_cuda_shared_2PiS_iiii 
GPGPU-Sim PTX: pushing kernel '_Z20needle_cuda_shared_2PiS_iiii' to stream 0, gridDim= (9,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 23 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 2 bind to kernel 23 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 3 bind to kernel 23 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 4 bind to kernel 23 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 5 bind to kernel 23 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 6 bind to kernel 23 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 7 bind to kernel 23 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 8 bind to kernel 23 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 9 bind to kernel 23 '_Z20needle_cuda_shared_2PiS_iiii'
Destroy streams for kernel 23: size 0
kernel_name = _Z20needle_cuda_shared_2PiS_iiii 
kernel_launch_uid = 23 
gpu_sim_cycle = 14161
gpu_sim_insn = 55035
gpu_ipc =       3.8864
gpu_tot_sim_cycle = 332988
gpu_tot_sim_insn = 1338772
gpu_tot_ipc =       4.0205
gpu_tot_issued_cta = 220
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 2.0927% 
max_total_param_size = 0
gpu_stall_dramfull = 99
gpu_stall_icnt2sh    = 483
partiton_level_parallism =       0.0547
partiton_level_parallism_total  =       0.0655
partiton_level_parallism_util =       1.1450
partiton_level_parallism_util_total  =       1.1446
L2_BW  =       4.7976 GB/Sec
L2_BW_total  =       5.2816 GB/Sec
gpu_total_sim_rate=34327

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 60584
	L1I_total_cache_misses = 7685
	L1I_total_cache_miss_rate = 0.1268
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 996, Miss = 751, Miss_rate = 0.754, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 1023, Miss = 777, Miss_rate = 0.760, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 1023, Miss = 777, Miss_rate = 0.760, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 969, Miss = 721, Miss_rate = 0.744, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 969, Miss = 721, Miss_rate = 0.744, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 969, Miss = 721, Miss_rate = 0.744, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 996, Miss = 749, Miss_rate = 0.752, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 996, Miss = 749, Miss_rate = 0.752, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 996, Miss = 749, Miss_rate = 0.752, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 996, Miss = 749, Miss_rate = 0.752, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 863, Miss = 630, Miss_rate = 0.730, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 863, Miss = 630, Miss_rate = 0.730, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 863, Miss = 630, Miss_rate = 0.730, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 917, Miss = 686, Miss_rate = 0.748, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 917, Miss = 686, Miss_rate = 0.748, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 14356
	L1D_total_cache_misses = 10726
	L1D_total_cache_miss_rate = 0.7471
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.003
L1C_cache:
	L1C_total_cache_accesses = 1624
	L1C_total_cache_misses = 75
	L1C_total_cache_miss_rate = 0.0462
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 218
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 8994
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1549
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 75
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3412
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1732
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 52899
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 7685
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 9212
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 1624
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 5144
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 60584

Total_core_cache_fail_stats:
ctas_completed 220, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 
distro:
7701, 549, 
gpgpu_n_tot_thrd_icount = 3873024
gpgpu_n_tot_w_icount = 121032
gpgpu_n_stall_shd_mem = 99056
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 8994
gpgpu_n_mem_write_global = 5144
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 63580
gpgpu_n_store_insn = 56320
gpgpu_n_shmem_insn = 401500
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 25984
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 92400
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 6656
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:45	W0_Idle:4959528	W0_Scoreboard:1199635	W1:5280	W2:4400	W3:4400	W4:4400	W5:4400	W6:4400	W7:4400	W8:4400	W9:4400	W10:4400	W11:4400	W12:4400	W13:4400	W14:4400	W15:4400	W16:54152	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:120483	WS1:549	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 71952 {8:8994,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 422208 {40:1732,72:1736,136:1676,}
traffic_breakdown_coretomem[INST_ACC_R] = 61200 {8:7650,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1439040 {40:35976,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 95264 {8:11908,}
traffic_breakdown_memtocore[INST_ACC_R] = 1224000 {40:30600,}
maxmflatency = 507 
max_icnt2mem_latency = 80 
maxmrqlatency = 21 
max_icnt2sh_latency = 163 
averagemflatency = 171 
avg_icnt2mem_latency = 14 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 21 
mrq_lat_table:145 	93 	0 	36 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	40808 	7106 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	7396 	219 	50 	14032 	106 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	28910 	5535 	1519 	8236 	3344 	370 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	269 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       335      8291         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1547      9188         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      4012     10116         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5685     11006         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      6513     11924         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      7371     12815         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  8.666667 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 24.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 24.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 278/14 = 19.857143
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        385       334       331       283       241       215       135       135       136       135       428       356       480       339       450       368
dram[1]:        460       288       388       202       347       172       135       135       135       138       278       501       501       483       487       385
dram[2]:        330       400       271       344       207       243       135       135       135       138       343       426       330       478       366       451
dram[3]:        329       457       203       387       172       361       135       135       136       135       486       263       477       486       384       480
dram[4]:        400       329       347       281       235       207       141       135       137       135       428       363       470       345       459       363
dram[5]:        479       286       402       189       367       172       135       135       135       135       271       507       507       487       500       386
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=439527 n_nop=439471 n_act=4 n_pre=2 n_ref_event=94204993244752 n_req=50 n_rd=50 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002275
n_activity=373 dram_eff=0.2681
bk0: 26a 439431i bk1: 24a 439478i bk2: 0a 439524i bk3: 0a 439525i bk4: 0a 439525i bk5: 0a 439527i bk6: 0a 439527i bk7: 0a 439527i bk8: 0a 439527i bk9: 0a 439527i bk10: 0a 439527i bk11: 0a 439527i bk12: 0a 439527i bk13: 0a 439528i bk14: 0a 439528i bk15: 0a 439530i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.920000
Row_Buffer_Locality_read = 0.920000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.673440
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000228 
total_CMD = 439527 
util_bw = 100 
Wasted_Col = 85 
Wasted_Row = 24 
Idle = 439318 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 37 
rwq = 0 
CCDLc_limit_alone = 37 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 439527 
n_nop = 439471 
Read = 50 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 94204993244752 
n_req = 50 
total_req = 50 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 50 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000114 
Either_Row_CoL_Bus_Util = 0.000127 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000496 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000495988
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=439527 n_nop=439477 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002184
n_activity=290 dram_eff=0.331
bk0: 24a 439483i bk1: 24a 439482i bk2: 0a 439526i bk3: 0a 439526i bk4: 0a 439526i bk5: 0a 439526i bk6: 0a 439526i bk7: 0a 439526i bk8: 0a 439526i bk9: 0a 439527i bk10: 0a 439527i bk11: 0a 439528i bk12: 0a 439528i bk13: 0a 439528i bk14: 0a 439528i bk15: 0a 439528i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004557
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000218 
total_CMD = 439527 
util_bw = 96 
Wasted_Col = 60 
Wasted_Row = 0 
Idle = 439371 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 439527 
n_nop = 439477 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000109 
Either_Row_CoL_Bus_Util = 0.000114 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000273 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000273021
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=439527 n_nop=439477 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002184
n_activity=290 dram_eff=0.331
bk0: 24a 439483i bk1: 24a 439481i bk2: 0a 439526i bk3: 0a 439526i bk4: 0a 439526i bk5: 0a 439526i bk6: 0a 439526i bk7: 0a 439526i bk8: 0a 439526i bk9: 0a 439527i bk10: 0a 439527i bk11: 0a 439528i bk12: 0a 439528i bk13: 0a 439528i bk14: 0a 439528i bk15: 0a 439528i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004513
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000218 
total_CMD = 439527 
util_bw = 96 
Wasted_Col = 60 
Wasted_Row = 0 
Idle = 439371 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 439527 
n_nop = 439477 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000109 
Either_Row_CoL_Bus_Util = 0.000114 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000282 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000282121
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=439527 n_nop=439477 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002184
n_activity=290 dram_eff=0.331
bk0: 24a 439483i bk1: 24a 439479i bk2: 0a 439526i bk3: 0a 439526i bk4: 0a 439526i bk5: 0a 439526i bk6: 0a 439526i bk7: 0a 439526i bk8: 0a 439526i bk9: 0a 439527i bk10: 0a 439527i bk11: 0a 439528i bk12: 0a 439528i bk13: 0a 439528i bk14: 0a 439528i bk15: 0a 439528i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000218 
total_CMD = 439527 
util_bw = 96 
Wasted_Col = 60 
Wasted_Row = 0 
Idle = 439371 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 439527 
n_nop = 439477 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000109 
Either_Row_CoL_Bus_Util = 0.000114 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000289 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000288947
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=439527 n_nop=439481 n_act=2 n_pre=0 n_ref_event=4565658604079112714 n_req=44 n_rd=44 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002002
n_activity=269 dram_eff=0.3271
bk0: 24a 439481i bk1: 20a 439487i bk2: 0a 439526i bk3: 0a 439526i bk4: 0a 439526i bk5: 0a 439526i bk6: 0a 439526i bk7: 0a 439526i bk8: 0a 439526i bk9: 0a 439527i bk10: 0a 439527i bk11: 0a 439528i bk12: 0a 439528i bk13: 0a 439528i bk14: 0a 439528i bk15: 0a 439528i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.954545
Row_Buffer_Locality_read = 0.954545
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000200 
total_CMD = 439527 
util_bw = 88 
Wasted_Col = 57 
Wasted_Row = 0 
Idle = 439382 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 33 
rwq = 0 
CCDLc_limit_alone = 33 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 439527 
n_nop = 439481 
Read = 44 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 4565658604079112714 
n_req = 44 
total_req = 44 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 44 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000100 
Either_Row_CoL_Bus_Util = 0.000105 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000275 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000275296
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=439527 n_nop=439485 n_act=2 n_pre=0 n_ref_event=0 n_req=40 n_rd=40 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000182
n_activity=248 dram_eff=0.3226
bk0: 24a 439480i bk1: 16a 439493i bk2: 0a 439526i bk3: 0a 439526i bk4: 0a 439526i bk5: 0a 439526i bk6: 0a 439526i bk7: 0a 439526i bk8: 0a 439526i bk9: 0a 439527i bk10: 0a 439527i bk11: 0a 439528i bk12: 0a 439528i bk13: 0a 439528i bk14: 0a 439528i bk15: 0a 439528i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.950000
Row_Buffer_Locality_read = 0.950000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000182 
total_CMD = 439527 
util_bw = 80 
Wasted_Col = 54 
Wasted_Row = 0 
Idle = 439393 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 30 
rwq = 0 
CCDLc_limit_alone = 30 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 439527 
n_nop = 439485 
Read = 40 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 40 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 40 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000091 
Either_Row_CoL_Bus_Util = 0.000096 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000264 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00026392

========= L2 cache stats =========
L2_cache_bank[0]: Access = 7190, Miss = 26, Miss_rate = 0.004, Pending_hits = 24, Reservation_fails = 191
L2_cache_bank[1]: Access = 6125, Miss = 24, Miss_rate = 0.004, Pending_hits = 48, Reservation_fails = 383
L2_cache_bank[2]: Access = 7307, Miss = 24, Miss_rate = 0.003, Pending_hits = 24, Reservation_fails = 192
L2_cache_bank[3]: Access = 5873, Miss = 24, Miss_rate = 0.004, Pending_hits = 48, Reservation_fails = 382
L2_cache_bank[4]: Access = 6485, Miss = 24, Miss_rate = 0.004, Pending_hits = 24, Reservation_fails = 191
L2_cache_bank[5]: Access = 6794, Miss = 24, Miss_rate = 0.004, Pending_hits = 40, Reservation_fails = 250
L2_cache_bank[6]: Access = 6247, Miss = 24, Miss_rate = 0.004, Pending_hits = 24, Reservation_fails = 193
L2_cache_bank[7]: Access = 6935, Miss = 24, Miss_rate = 0.003, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[8]: Access = 7192, Miss = 24, Miss_rate = 0.003, Pending_hits = 24, Reservation_fails = 192
L2_cache_bank[9]: Access = 5762, Miss = 20, Miss_rate = 0.003, Pending_hits = 36, Reservation_fails = 284
L2_cache_bank[10]: Access = 7421, Miss = 24, Miss_rate = 0.003, Pending_hits = 36, Reservation_fails = 291
L2_cache_bank[11]: Access = 5183, Miss = 16, Miss_rate = 0.003, Pending_hits = 24, Reservation_fails = 193
L2_total_cache_accesses = 78514
L2_total_cache_misses = 278
L2_total_cache_miss_rate = 0.0035
L2_total_cache_pending_hits = 400
L2_total_cache_reservation_fails = 3126
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 35976
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 11908
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 29924
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 400
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 69
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 3126
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 207
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 35976
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 11908
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 30600
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3126
L2_cache_data_port_util = 0.019
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=78514
icnt_total_pkts_simt_to_mem=28567
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 11.1623
	minimum = 5
	maximum = 83
Network latency average = 11.1623
	minimum = 5
	maximum = 83
Slowest packet = 98308
Flit latency average = 10.5215
	minimum = 5
	maximum = 83
Slowest flit = 104676
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00995692
	minimum = 0 (at node 0)
	maximum = 0.0381329 (at node 16)
Accepted packet rate average = 0.00995692
	minimum = 0 (at node 0)
	maximum = 0.0237978 (at node 1)
Injected flit rate average = 0.0109926
	minimum = 0 (at node 0)
	maximum = 0.0381329 (at node 16)
Accepted flit rate average= 0.0109926
	minimum = 0 (at node 0)
	maximum = 0.0237978 (at node 1)
Injected packet length average = 1.10402
Accepted packet length average = 1.10402
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 11.4126 (23 samples)
	minimum = 5 (23 samples)
	maximum = 86.3478 (23 samples)
Network latency average = 11.2886 (23 samples)
	minimum = 5 (23 samples)
	maximum = 83.5217 (23 samples)
Flit latency average = 10.8497 (23 samples)
	minimum = 5 (23 samples)
	maximum = 83.5217 (23 samples)
Fragmentation average = 0 (23 samples)
	minimum = 0 (23 samples)
	maximum = 0 (23 samples)
Injected packet rate average = 0.0112418 (23 samples)
	minimum = 0.000818512 (23 samples)
	maximum = 0.0399601 (23 samples)
Accepted packet rate average = 0.0112418 (23 samples)
	minimum = 0.000257644 (23 samples)
	maximum = 0.0255768 (23 samples)
Injected flit rate average = 0.011997 (23 samples)
	minimum = 0.00103058 (23 samples)
	maximum = 0.0401172 (23 samples)
Accepted flit rate average = 0.011997 (23 samples)
	minimum = 0.000257644 (23 samples)
	maximum = 0.0265447 (23 samples)
Injected packet size average = 1.06717 (23 samples)
Accepted packet size average = 1.06717 (23 samples)
Hops average = 1 (23 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 39 sec (39 sec)
gpgpu_simulation_rate = 34327 (inst/sec)
gpgpu_simulation_rate = 8538 (cycle/sec)
gpgpu_silicon_slowdown = 81986x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdb4166358..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdb4166350..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdb416634c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdb4166348..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdb4166344..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdb4166340..

GPGPU-Sim PTX: cudaLaunch for 0x0x55adce67ce28 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z20needle_cuda_shared_2PiS_iiii 
GPGPU-Sim PTX: pushing kernel '_Z20needle_cuda_shared_2PiS_iiii' to stream 0, gridDim= (8,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 10 bind to kernel 24 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 11 bind to kernel 24 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 12 bind to kernel 24 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 13 bind to kernel 24 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 14 bind to kernel 24 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 0 bind to kernel 24 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 1 bind to kernel 24 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 2 bind to kernel 24 '_Z20needle_cuda_shared_2PiS_iiii'
Destroy streams for kernel 24: size 0
kernel_name = _Z20needle_cuda_shared_2PiS_iiii 
kernel_launch_uid = 24 
gpu_sim_cycle = 14374
gpu_sim_insn = 48920
gpu_ipc =       3.4034
gpu_tot_sim_cycle = 347362
gpu_tot_sim_insn = 1387692
gpu_tot_ipc =       3.9949
gpu_tot_issued_cta = 228
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 2.0923% 
max_total_param_size = 0
gpu_stall_dramfull = 99
gpu_stall_icnt2sh    = 486
partiton_level_parallism =       0.0629
partiton_level_parallism_total  =       0.0654
partiton_level_parallism_util =       1.1038
partiton_level_parallism_util_total  =       1.1430
L2_BW  =       4.7250 GB/Sec
L2_BW_total  =       5.2586 GB/Sec
gpu_total_sim_rate=34692

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 62792
	L1I_total_cache_misses = 7965
	L1I_total_cache_miss_rate = 0.1268
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 1075, Miss = 814, Miss_rate = 0.757, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 1102, Miss = 840, Miss_rate = 0.762, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 1102, Miss = 840, Miss_rate = 0.762, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 969, Miss = 721, Miss_rate = 0.744, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 969, Miss = 721, Miss_rate = 0.744, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 969, Miss = 721, Miss_rate = 0.744, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 996, Miss = 749, Miss_rate = 0.752, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 996, Miss = 749, Miss_rate = 0.752, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 996, Miss = 749, Miss_rate = 0.752, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 996, Miss = 749, Miss_rate = 0.752, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 942, Miss = 693, Miss_rate = 0.736, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 942, Miss = 693, Miss_rate = 0.736, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 942, Miss = 693, Miss_rate = 0.736, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 996, Miss = 749, Miss_rate = 0.752, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 996, Miss = 749, Miss_rate = 0.752, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 14988
	L1D_total_cache_misses = 11230
	L1D_total_cache_miss_rate = 0.7493
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.003
L1C_cache:
	L1C_total_cache_accesses = 1688
	L1C_total_cache_misses = 75
	L1C_total_cache_miss_rate = 0.0444
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 226
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 9378
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1613
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 75
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3532
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1852
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 54827
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 7965
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 9604
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 1688
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 5384
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 62792

Total_core_cache_fail_stats:
ctas_completed 228, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 
distro:
8253, 549, 
gpgpu_n_tot_thrd_icount = 4014336
gpgpu_n_tot_w_icount = 125448
gpgpu_n_stall_shd_mem = 102768
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 9378
gpgpu_n_mem_write_global = 5384
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 65892
gpgpu_n_store_insn = 58368
gpgpu_n_shmem_insn = 416100
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 27008
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 95760
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 7008
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:45	W0_Idle:5137816	W0_Scoreboard:1245587	W1:5472	W2:4560	W3:4560	W4:4560	W5:4560	W6:4560	W7:4560	W8:4560	W9:4560	W10:4560	W11:4560	W12:4560	W13:4560	W14:4560	W15:4560	W16:56136	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:124899	WS1:549	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 75024 {8:9378,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 436160 {40:1852,72:1848,136:1684,}
traffic_breakdown_coretomem[INST_ACC_R] = 63440 {8:7930,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1500480 {40:37512,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 98272 {8:12284,}
traffic_breakdown_memtocore[INST_ACC_R] = 1268800 {40:31720,}
maxmflatency = 507 
max_icnt2mem_latency = 80 
maxmrqlatency = 21 
max_icnt2sh_latency = 163 
averagemflatency = 171 
avg_icnt2mem_latency = 14 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 21 
mrq_lat_table:145 	93 	0 	36 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	42508 	7318 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	7669 	226 	50 	14656 	106 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	29611 	6274 	1581 	8420 	3570 	370 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	281 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       335      8291         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1547      9188         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      4012     10116         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5685     11006         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      6513     11924         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      7371     12815         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  8.666667 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 24.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 24.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 278/14 = 19.857143
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        385       356       331       321       241       215       135       135       136       135       428       356       480       339       450       368
dram[1]:        460       288       388       202       347       172       135       135       135       138       278       501       501       483       487       385
dram[2]:        343       400       294       344       210       243       135       135       135       138       343       426       330       478       366       451
dram[3]:        329       457       203       387       172       361       135       135       136       135       486       263       477       486       384       480
dram[4]:        400       363       347       325       235       212       141       135       137       135       428       363       470       345       459       363
dram[5]:        479       286       402       189       367       172       135       135       135       135       271       507       507       487       500       386
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=458500 n_nop=458444 n_act=4 n_pre=2 n_ref_event=94204993244752 n_req=50 n_rd=50 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002181
n_activity=373 dram_eff=0.2681
bk0: 26a 458404i bk1: 24a 458451i bk2: 0a 458497i bk3: 0a 458498i bk4: 0a 458498i bk5: 0a 458500i bk6: 0a 458500i bk7: 0a 458500i bk8: 0a 458500i bk9: 0a 458500i bk10: 0a 458500i bk11: 0a 458500i bk12: 0a 458500i bk13: 0a 458501i bk14: 0a 458501i bk15: 0a 458503i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.920000
Row_Buffer_Locality_read = 0.920000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.673440
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000218 
total_CMD = 458500 
util_bw = 100 
Wasted_Col = 85 
Wasted_Row = 24 
Idle = 458291 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 37 
rwq = 0 
CCDLc_limit_alone = 37 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 458500 
n_nop = 458444 
Read = 50 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 94204993244752 
n_req = 50 
total_req = 50 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 50 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000109 
Either_Row_CoL_Bus_Util = 0.000122 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000475 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000475463
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=458500 n_nop=458450 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002094
n_activity=290 dram_eff=0.331
bk0: 24a 458456i bk1: 24a 458455i bk2: 0a 458499i bk3: 0a 458499i bk4: 0a 458499i bk5: 0a 458499i bk6: 0a 458499i bk7: 0a 458499i bk8: 0a 458499i bk9: 0a 458500i bk10: 0a 458500i bk11: 0a 458501i bk12: 0a 458501i bk13: 0a 458501i bk14: 0a 458501i bk15: 0a 458501i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004557
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000209 
total_CMD = 458500 
util_bw = 96 
Wasted_Col = 60 
Wasted_Row = 0 
Idle = 458344 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 458500 
n_nop = 458450 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000105 
Either_Row_CoL_Bus_Util = 0.000109 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000262 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000261723
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=458500 n_nop=458450 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002094
n_activity=290 dram_eff=0.331
bk0: 24a 458456i bk1: 24a 458454i bk2: 0a 458499i bk3: 0a 458499i bk4: 0a 458499i bk5: 0a 458499i bk6: 0a 458499i bk7: 0a 458499i bk8: 0a 458499i bk9: 0a 458500i bk10: 0a 458500i bk11: 0a 458501i bk12: 0a 458501i bk13: 0a 458501i bk14: 0a 458501i bk15: 0a 458501i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004513
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000209 
total_CMD = 458500 
util_bw = 96 
Wasted_Col = 60 
Wasted_Row = 0 
Idle = 458344 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 458500 
n_nop = 458450 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000105 
Either_Row_CoL_Bus_Util = 0.000109 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000270 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000270447
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=458500 n_nop=458450 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002094
n_activity=290 dram_eff=0.331
bk0: 24a 458456i bk1: 24a 458452i bk2: 0a 458499i bk3: 0a 458499i bk4: 0a 458499i bk5: 0a 458499i bk6: 0a 458499i bk7: 0a 458499i bk8: 0a 458499i bk9: 0a 458500i bk10: 0a 458500i bk11: 0a 458501i bk12: 0a 458501i bk13: 0a 458501i bk14: 0a 458501i bk15: 0a 458501i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000209 
total_CMD = 458500 
util_bw = 96 
Wasted_Col = 60 
Wasted_Row = 0 
Idle = 458344 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 458500 
n_nop = 458450 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000105 
Either_Row_CoL_Bus_Util = 0.000109 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000277 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00027699
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=458500 n_nop=458454 n_act=2 n_pre=0 n_ref_event=4565658604079112714 n_req=44 n_rd=44 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001919
n_activity=269 dram_eff=0.3271
bk0: 24a 458454i bk1: 20a 458460i bk2: 0a 458499i bk3: 0a 458499i bk4: 0a 458499i bk5: 0a 458499i bk6: 0a 458499i bk7: 0a 458499i bk8: 0a 458499i bk9: 0a 458500i bk10: 0a 458500i bk11: 0a 458501i bk12: 0a 458501i bk13: 0a 458501i bk14: 0a 458501i bk15: 0a 458501i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.954545
Row_Buffer_Locality_read = 0.954545
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000192 
total_CMD = 458500 
util_bw = 88 
Wasted_Col = 57 
Wasted_Row = 0 
Idle = 458355 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 33 
rwq = 0 
CCDLc_limit_alone = 33 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 458500 
n_nop = 458454 
Read = 44 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 4565658604079112714 
n_req = 44 
total_req = 44 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 44 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000096 
Either_Row_CoL_Bus_Util = 0.000100 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000264 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000263904
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=458500 n_nop=458458 n_act=2 n_pre=0 n_ref_event=0 n_req=40 n_rd=40 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001745
n_activity=248 dram_eff=0.3226
bk0: 24a 458453i bk1: 16a 458466i bk2: 0a 458499i bk3: 0a 458499i bk4: 0a 458499i bk5: 0a 458499i bk6: 0a 458499i bk7: 0a 458499i bk8: 0a 458499i bk9: 0a 458500i bk10: 0a 458500i bk11: 0a 458501i bk12: 0a 458501i bk13: 0a 458501i bk14: 0a 458501i bk15: 0a 458501i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.950000
Row_Buffer_Locality_read = 0.950000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000174 
total_CMD = 458500 
util_bw = 80 
Wasted_Col = 54 
Wasted_Row = 0 
Idle = 458366 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 30 
rwq = 0 
CCDLc_limit_alone = 30 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 458500 
n_nop = 458458 
Read = 40 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 40 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 40 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000087 
Either_Row_CoL_Bus_Util = 0.000092 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000253 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000252999

========= L2 cache stats =========
L2_cache_bank[0]: Access = 7254, Miss = 26, Miss_rate = 0.004, Pending_hits = 24, Reservation_fails = 191
L2_cache_bank[1]: Access = 6650, Miss = 24, Miss_rate = 0.004, Pending_hits = 48, Reservation_fails = 383
L2_cache_bank[2]: Access = 7519, Miss = 24, Miss_rate = 0.003, Pending_hits = 24, Reservation_fails = 192
L2_cache_bank[3]: Access = 6098, Miss = 24, Miss_rate = 0.004, Pending_hits = 48, Reservation_fails = 382
L2_cache_bank[4]: Access = 6942, Miss = 24, Miss_rate = 0.003, Pending_hits = 24, Reservation_fails = 191
L2_cache_bank[5]: Access = 6922, Miss = 24, Miss_rate = 0.003, Pending_hits = 40, Reservation_fails = 250
L2_cache_bank[6]: Access = 6401, Miss = 24, Miss_rate = 0.004, Pending_hits = 24, Reservation_fails = 193
L2_cache_bank[7]: Access = 7215, Miss = 24, Miss_rate = 0.003, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[8]: Access = 7256, Miss = 24, Miss_rate = 0.003, Pending_hits = 24, Reservation_fails = 192
L2_cache_bank[9]: Access = 6252, Miss = 20, Miss_rate = 0.003, Pending_hits = 36, Reservation_fails = 284
L2_cache_bank[10]: Access = 7697, Miss = 24, Miss_rate = 0.003, Pending_hits = 36, Reservation_fails = 291
L2_cache_bank[11]: Access = 5340, Miss = 16, Miss_rate = 0.003, Pending_hits = 24, Reservation_fails = 193
L2_total_cache_accesses = 81546
L2_total_cache_misses = 278
L2_total_cache_miss_rate = 0.0034
L2_total_cache_pending_hits = 400
L2_total_cache_reservation_fails = 3126
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 37512
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 12284
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 31044
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 400
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 69
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 3126
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 207
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 37512
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 12284
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 31720
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3126
L2_cache_data_port_util = 0.019
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=81546
icnt_total_pkts_simt_to_mem=29607
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 12.8382
	minimum = 5
	maximum = 125
Network latency average = 12.7658
	minimum = 5
	maximum = 119
Slowest packet = 102369
Flit latency average = 12.473
	minimum = 5
	maximum = 119
Slowest flit = 109133
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0101418
	minimum = 0 (at node 3)
	maximum = 0.0365243 (at node 16)
Accepted packet rate average = 0.0101418
	minimum = 0 (at node 3)
	maximum = 0.0263671 (at node 0)
Injected flit rate average = 0.0104922
	minimum = 0 (at node 3)
	maximum = 0.0365243 (at node 16)
Accepted flit rate average= 0.0104922
	minimum = 0 (at node 3)
	maximum = 0.0263671 (at node 0)
Injected packet length average = 1.03455
Accepted packet length average = 1.03455
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 11.472 (24 samples)
	minimum = 5 (24 samples)
	maximum = 87.9583 (24 samples)
Network latency average = 11.3502 (24 samples)
	minimum = 5 (24 samples)
	maximum = 85 (24 samples)
Flit latency average = 10.9174 (24 samples)
	minimum = 5 (24 samples)
	maximum = 85 (24 samples)
Fragmentation average = 0 (24 samples)
	minimum = 0 (24 samples)
	maximum = 0 (24 samples)
Injected packet rate average = 0.011196 (24 samples)
	minimum = 0.000784407 (24 samples)
	maximum = 0.0398169 (24 samples)
Accepted packet rate average = 0.011196 (24 samples)
	minimum = 0.000246909 (24 samples)
	maximum = 0.0256097 (24 samples)
Injected flit rate average = 0.0119343 (24 samples)
	minimum = 0.000987635 (24 samples)
	maximum = 0.0399675 (24 samples)
Accepted flit rate average = 0.0119343 (24 samples)
	minimum = 0.000246909 (24 samples)
	maximum = 0.0265373 (24 samples)
Injected packet size average = 1.06594 (24 samples)
Accepted packet size average = 1.06594 (24 samples)
Hops average = 1 (24 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 40 sec (40 sec)
gpgpu_simulation_rate = 34692 (inst/sec)
gpgpu_simulation_rate = 8684 (cycle/sec)
gpgpu_silicon_slowdown = 80608x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdb4166358..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdb4166350..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdb416634c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdb4166348..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdb4166344..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdb4166340..

GPGPU-Sim PTX: cudaLaunch for 0x0x55adce67ce28 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z20needle_cuda_shared_2PiS_iiii 
GPGPU-Sim PTX: pushing kernel '_Z20needle_cuda_shared_2PiS_iiii' to stream 0, gridDim= (7,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 3 bind to kernel 25 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 4 bind to kernel 25 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 5 bind to kernel 25 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 6 bind to kernel 25 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 7 bind to kernel 25 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 8 bind to kernel 25 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 9 bind to kernel 25 '_Z20needle_cuda_shared_2PiS_iiii'
Destroy streams for kernel 25: size 0
kernel_name = _Z20needle_cuda_shared_2PiS_iiii 
kernel_launch_uid = 25 
gpu_sim_cycle = 14109
gpu_sim_insn = 42805
gpu_ipc =       3.0339
gpu_tot_sim_cycle = 361471
gpu_tot_sim_insn = 1430497
gpu_tot_ipc =       3.9574
gpu_tot_issued_cta = 235
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 2.0921% 
max_total_param_size = 0
gpu_stall_dramfull = 99
gpu_stall_icnt2sh    = 486
partiton_level_parallism =       0.0427
partiton_level_parallism_total  =       0.0645
partiton_level_parallism_util =       1.1295
partiton_level_parallism_util_total  =       1.1426
L2_BW  =       3.7452 GB/Sec
L2_BW_total  =       5.1995 GB/Sec
gpu_total_sim_rate=34059

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 64724
	L1I_total_cache_misses = 8210
	L1I_total_cache_miss_rate = 0.1268
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 1075, Miss = 814, Miss_rate = 0.757, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 1102, Miss = 840, Miss_rate = 0.762, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 1102, Miss = 840, Miss_rate = 0.762, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 1021, Miss = 756, Miss_rate = 0.740, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 1021, Miss = 756, Miss_rate = 0.740, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 1021, Miss = 756, Miss_rate = 0.740, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 1048, Miss = 784, Miss_rate = 0.748, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 1048, Miss = 784, Miss_rate = 0.748, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 1048, Miss = 784, Miss_rate = 0.748, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 1048, Miss = 784, Miss_rate = 0.748, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 942, Miss = 693, Miss_rate = 0.736, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 942, Miss = 693, Miss_rate = 0.736, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 942, Miss = 693, Miss_rate = 0.736, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 996, Miss = 749, Miss_rate = 0.752, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 996, Miss = 749, Miss_rate = 0.752, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 15352
	L1D_total_cache_misses = 11475
	L1D_total_cache_miss_rate = 0.7475
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.003
L1C_cache:
	L1C_total_cache_accesses = 1744
	L1C_total_cache_misses = 75
	L1C_total_cache_miss_rate = 0.0430
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 233
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 9616
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1669
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 75
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3644
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1859
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 56514
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 8210
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 9849
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 1744
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 5503
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 64724

Total_core_cache_fail_stats:
ctas_completed 235, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 
distro:
8253, 549, 
gpgpu_n_tot_thrd_icount = 4137984
gpgpu_n_tot_w_icount = 129312
gpgpu_n_stall_shd_mem = 105827
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 9616
gpgpu_n_mem_write_global = 5503
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 67915
gpgpu_n_store_insn = 60160
gpgpu_n_shmem_insn = 428875
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 27904
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 98700
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 7127
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:45	W0_Idle:5290896	W0_Scoreboard:1285351	W1:5640	W2:4700	W3:4700	W4:4700	W5:4700	W6:4700	W7:4700	W8:4700	W9:4700	W10:4700	W11:4700	W12:4700	W13:4700	W14:4700	W15:4700	W16:57872	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:128763	WS1:549	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 76928 {8:9616,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 450776 {40:1859,72:1862,136:1782,}
traffic_breakdown_coretomem[INST_ACC_R] = 65400 {8:8175,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1538560 {40:38464,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 101688 {8:12711,}
traffic_breakdown_memtocore[INST_ACC_R] = 1308000 {40:32700,}
maxmflatency = 507 
max_icnt2mem_latency = 80 
maxmrqlatency = 21 
max_icnt2sh_latency = 163 
averagemflatency = 170 
avg_icnt2mem_latency = 14 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 21 
mrq_lat_table:145 	93 	0 	36 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	43766 	7439 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	7908 	232 	50 	15013 	106 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	30545 	6293 	1660 	8717 	3620 	370 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	292 	20 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       335      8291         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1547      9188         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      4012     10116         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5685     11006         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      6513     11924         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      7371     12815         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  8.666667 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 24.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 24.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 278/14 = 19.857143
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        385       356       331       321       241       215       135       135       136       135       428       356       480       339       450       368
dram[1]:        460       301       388       279       347       215       135       135       135       138       278       501       501       483       487       385
dram[2]:        343       400       294       344       210       243       135       135       135       138       343       426       330       478       366       451
dram[3]:        329       457       275       387       207       361       135       135       136       135       486       263       477       486       384       480
dram[4]:        400       363       347       325       235       212       141       135       137       135       428       363       470       345       459       363
dram[5]:        479       303       402       275       367       207       135       135       135       135       271       507       507       487       500       386
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=477123 n_nop=477067 n_act=4 n_pre=2 n_ref_event=94204993244752 n_req=50 n_rd=50 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002096
n_activity=373 dram_eff=0.2681
bk0: 26a 477027i bk1: 24a 477074i bk2: 0a 477120i bk3: 0a 477121i bk4: 0a 477121i bk5: 0a 477123i bk6: 0a 477123i bk7: 0a 477123i bk8: 0a 477123i bk9: 0a 477123i bk10: 0a 477123i bk11: 0a 477123i bk12: 0a 477123i bk13: 0a 477124i bk14: 0a 477124i bk15: 0a 477126i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.920000
Row_Buffer_Locality_read = 0.920000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.673440
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000210 
total_CMD = 477123 
util_bw = 100 
Wasted_Col = 85 
Wasted_Row = 24 
Idle = 476914 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 37 
rwq = 0 
CCDLc_limit_alone = 37 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 477123 
n_nop = 477067 
Read = 50 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 94204993244752 
n_req = 50 
total_req = 50 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 50 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000105 
Either_Row_CoL_Bus_Util = 0.000117 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000457 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000456905
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=477123 n_nop=477073 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002012
n_activity=290 dram_eff=0.331
bk0: 24a 477079i bk1: 24a 477078i bk2: 0a 477122i bk3: 0a 477122i bk4: 0a 477122i bk5: 0a 477122i bk6: 0a 477122i bk7: 0a 477122i bk8: 0a 477122i bk9: 0a 477123i bk10: 0a 477123i bk11: 0a 477124i bk12: 0a 477124i bk13: 0a 477124i bk14: 0a 477124i bk15: 0a 477124i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004557
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000201 
total_CMD = 477123 
util_bw = 96 
Wasted_Col = 60 
Wasted_Row = 0 
Idle = 476967 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 477123 
n_nop = 477073 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000101 
Either_Row_CoL_Bus_Util = 0.000105 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000252 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000251507
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=477123 n_nop=477073 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002012
n_activity=290 dram_eff=0.331
bk0: 24a 477079i bk1: 24a 477077i bk2: 0a 477122i bk3: 0a 477122i bk4: 0a 477122i bk5: 0a 477122i bk6: 0a 477122i bk7: 0a 477122i bk8: 0a 477122i bk9: 0a 477123i bk10: 0a 477123i bk11: 0a 477124i bk12: 0a 477124i bk13: 0a 477124i bk14: 0a 477124i bk15: 0a 477124i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004513
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000201 
total_CMD = 477123 
util_bw = 96 
Wasted_Col = 60 
Wasted_Row = 0 
Idle = 476967 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 477123 
n_nop = 477073 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000101 
Either_Row_CoL_Bus_Util = 0.000105 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000260 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000259891
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=477123 n_nop=477073 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002012
n_activity=290 dram_eff=0.331
bk0: 24a 477079i bk1: 24a 477075i bk2: 0a 477122i bk3: 0a 477122i bk4: 0a 477122i bk5: 0a 477122i bk6: 0a 477122i bk7: 0a 477122i bk8: 0a 477122i bk9: 0a 477123i bk10: 0a 477123i bk11: 0a 477124i bk12: 0a 477124i bk13: 0a 477124i bk14: 0a 477124i bk15: 0a 477124i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000201 
total_CMD = 477123 
util_bw = 96 
Wasted_Col = 60 
Wasted_Row = 0 
Idle = 476967 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 477123 
n_nop = 477073 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000101 
Either_Row_CoL_Bus_Util = 0.000105 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000266 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000266179
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=477123 n_nop=477077 n_act=2 n_pre=0 n_ref_event=4565658604079112714 n_req=44 n_rd=44 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001844
n_activity=269 dram_eff=0.3271
bk0: 24a 477077i bk1: 20a 477083i bk2: 0a 477122i bk3: 0a 477122i bk4: 0a 477122i bk5: 0a 477122i bk6: 0a 477122i bk7: 0a 477122i bk8: 0a 477122i bk9: 0a 477123i bk10: 0a 477123i bk11: 0a 477124i bk12: 0a 477124i bk13: 0a 477124i bk14: 0a 477124i bk15: 0a 477124i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.954545
Row_Buffer_Locality_read = 0.954545
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000184 
total_CMD = 477123 
util_bw = 88 
Wasted_Col = 57 
Wasted_Row = 0 
Idle = 476978 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 33 
rwq = 0 
CCDLc_limit_alone = 33 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 477123 
n_nop = 477077 
Read = 44 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 4565658604079112714 
n_req = 44 
total_req = 44 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 44 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000092 
Either_Row_CoL_Bus_Util = 0.000096 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000254 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000253603
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=477123 n_nop=477081 n_act=2 n_pre=0 n_ref_event=0 n_req=40 n_rd=40 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001677
n_activity=248 dram_eff=0.3226
bk0: 24a 477076i bk1: 16a 477089i bk2: 0a 477122i bk3: 0a 477122i bk4: 0a 477122i bk5: 0a 477122i bk6: 0a 477122i bk7: 0a 477122i bk8: 0a 477122i bk9: 0a 477123i bk10: 0a 477123i bk11: 0a 477124i bk12: 0a 477124i bk13: 0a 477124i bk14: 0a 477124i bk15: 0a 477124i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.950000
Row_Buffer_Locality_read = 0.950000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000168 
total_CMD = 477123 
util_bw = 80 
Wasted_Col = 54 
Wasted_Row = 0 
Idle = 476989 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 30 
rwq = 0 
CCDLc_limit_alone = 30 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 477123 
n_nop = 477081 
Read = 40 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 40 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 40 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000084 
Either_Row_CoL_Bus_Util = 0.000088 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000243 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000243124

========= L2 cache stats =========
L2_cache_bank[0]: Access = 7310, Miss = 26, Miss_rate = 0.004, Pending_hits = 24, Reservation_fails = 191
L2_cache_bank[1]: Access = 6918, Miss = 24, Miss_rate = 0.003, Pending_hits = 48, Reservation_fails = 383
L2_cache_bank[2]: Access = 7575, Miss = 24, Miss_rate = 0.003, Pending_hits = 24, Reservation_fails = 192
L2_cache_bank[3]: Access = 6510, Miss = 24, Miss_rate = 0.004, Pending_hits = 48, Reservation_fails = 382
L2_cache_bank[4]: Access = 7154, Miss = 24, Miss_rate = 0.003, Pending_hits = 24, Reservation_fails = 191
L2_cache_bank[5]: Access = 7034, Miss = 24, Miss_rate = 0.003, Pending_hits = 40, Reservation_fails = 250
L2_cache_bank[6]: Access = 6755, Miss = 24, Miss_rate = 0.004, Pending_hits = 24, Reservation_fails = 193
L2_cache_bank[7]: Access = 7327, Miss = 24, Miss_rate = 0.003, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[8]: Access = 7312, Miss = 24, Miss_rate = 0.003, Pending_hits = 24, Reservation_fails = 192
L2_cache_bank[9]: Access = 6500, Miss = 20, Miss_rate = 0.003, Pending_hits = 36, Reservation_fails = 284
L2_cache_bank[10]: Access = 7809, Miss = 24, Miss_rate = 0.003, Pending_hits = 36, Reservation_fails = 291
L2_cache_bank[11]: Access = 5701, Miss = 16, Miss_rate = 0.003, Pending_hits = 24, Reservation_fails = 193
L2_total_cache_accesses = 83905
L2_total_cache_misses = 278
L2_total_cache_miss_rate = 0.0033
L2_total_cache_pending_hits = 400
L2_total_cache_reservation_fails = 3126
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 38464
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 12711
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 32024
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 400
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 69
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 3126
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 207
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 38464
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 12711
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 32700
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3126
L2_cache_data_port_util = 0.019
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=83905
icnt_total_pkts_simt_to_mem=30517
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.945
	minimum = 5
	maximum = 74
Network latency average = 10.945
	minimum = 5
	maximum = 74
Slowest packet = 105651
Flit latency average = 10.3591
	minimum = 5
	maximum = 74
Slowest flit = 112551
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00777282
	minimum = 0 (at node 0)
	maximum = 0.0292012 (at node 18)
Accepted packet rate average = 0.00777282
	minimum = 0 (at node 0)
	maximum = 0.0238855 (at node 3)
Injected flit rate average = 0.00858134
	minimum = 0 (at node 0)
	maximum = 0.0292012 (at node 18)
Accepted flit rate average= 0.00858134
	minimum = 0 (at node 0)
	maximum = 0.0238855 (at node 3)
Injected packet length average = 1.10402
Accepted packet length average = 1.10402
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 11.4509 (25 samples)
	minimum = 5 (25 samples)
	maximum = 87.4 (25 samples)
Network latency average = 11.334 (25 samples)
	minimum = 5 (25 samples)
	maximum = 84.56 (25 samples)
Flit latency average = 10.895 (25 samples)
	minimum = 5 (25 samples)
	maximum = 84.56 (25 samples)
Fragmentation average = 0 (25 samples)
	minimum = 0 (25 samples)
	maximum = 0 (25 samples)
Injected packet rate average = 0.0110591 (25 samples)
	minimum = 0.000753031 (25 samples)
	maximum = 0.0393923 (25 samples)
Accepted packet rate average = 0.0110591 (25 samples)
	minimum = 0.000237032 (25 samples)
	maximum = 0.0255407 (25 samples)
Injected flit rate average = 0.0118002 (25 samples)
	minimum = 0.000948129 (25 samples)
	maximum = 0.0395368 (25 samples)
Accepted flit rate average = 0.0118002 (25 samples)
	minimum = 0.000237032 (25 samples)
	maximum = 0.0264312 (25 samples)
Injected packet size average = 1.06701 (25 samples)
Accepted packet size average = 1.06701 (25 samples)
Hops average = 1 (25 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 42 sec (42 sec)
gpgpu_simulation_rate = 34059 (inst/sec)
gpgpu_simulation_rate = 8606 (cycle/sec)
gpgpu_silicon_slowdown = 81338x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdb4166358..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdb4166350..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdb416634c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdb4166348..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdb4166344..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdb4166340..

GPGPU-Sim PTX: cudaLaunch for 0x0x55adce67ce28 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z20needle_cuda_shared_2PiS_iiii 
GPGPU-Sim PTX: pushing kernel '_Z20needle_cuda_shared_2PiS_iiii' to stream 0, gridDim= (6,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 10 bind to kernel 26 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 11 bind to kernel 26 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 12 bind to kernel 26 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 13 bind to kernel 26 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 14 bind to kernel 26 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 0 bind to kernel 26 '_Z20needle_cuda_shared_2PiS_iiii'
Destroy streams for kernel 26: size 0
kernel_name = _Z20needle_cuda_shared_2PiS_iiii 
kernel_launch_uid = 26 
gpu_sim_cycle = 14290
gpu_sim_insn = 36690
gpu_ipc =       2.5675
gpu_tot_sim_cycle = 375761
gpu_tot_sim_insn = 1467187
gpu_tot_ipc =       3.9046
gpu_tot_issued_cta = 241
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 2.0919% 
max_total_param_size = 0
gpu_stall_dramfull = 99
gpu_stall_icnt2sh    = 486
partiton_level_parallism =       0.0474
partiton_level_parallism_total  =       0.0638
partiton_level_parallism_util =       1.1151
partiton_level_parallism_util_total  =       1.1418
L2_BW  =       3.5646 GB/Sec
L2_BW_total  =       5.1373 GB/Sec
gpu_total_sim_rate=34120

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 66380
	L1I_total_cache_misses = 8420
	L1I_total_cache_miss_rate = 0.1268
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 1154, Miss = 877, Miss_rate = 0.760, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 1102, Miss = 840, Miss_rate = 0.762, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 1102, Miss = 840, Miss_rate = 0.762, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 1021, Miss = 756, Miss_rate = 0.740, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 1021, Miss = 756, Miss_rate = 0.740, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 1021, Miss = 756, Miss_rate = 0.740, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 1048, Miss = 784, Miss_rate = 0.748, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 1048, Miss = 784, Miss_rate = 0.748, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 1048, Miss = 784, Miss_rate = 0.748, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 1048, Miss = 784, Miss_rate = 0.748, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 1021, Miss = 756, Miss_rate = 0.740, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 1021, Miss = 756, Miss_rate = 0.740, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 1021, Miss = 756, Miss_rate = 0.740, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 1075, Miss = 812, Miss_rate = 0.755, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 1075, Miss = 812, Miss_rate = 0.755, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 15826
	L1D_total_cache_misses = 11853
	L1D_total_cache_miss_rate = 0.7490
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.003
L1C_cache:
	L1C_total_cache_accesses = 1792
	L1C_total_cache_misses = 75
	L1C_total_cache_miss_rate = 0.0419
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 239
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 9904
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1717
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 75
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3734
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1949
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 57960
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 8420
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 10143
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 1792
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 5683
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 66380

Total_core_cache_fail_stats:
ctas_completed 241, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 
distro:
8805, 549, 
gpgpu_n_tot_thrd_icount = 4243968
gpgpu_n_tot_w_icount = 132624
gpgpu_n_stall_shd_mem = 108611
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 9904
gpgpu_n_mem_write_global = 5683
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 69649
gpgpu_n_store_insn = 61696
gpgpu_n_shmem_insn = 439825
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 28672
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 101220
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 7391
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:45	W0_Idle:5424025	W0_Scoreboard:1319738	W1:5784	W2:4820	W3:4820	W4:4820	W5:4820	W6:4820	W7:4820	W8:4820	W9:4820	W10:4820	W11:4820	W12:4820	W13:4820	W14:4820	W15:4820	W16:59360	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:132075	WS1:549	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 79232 {8:9904,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 461240 {40:1949,72:1946,136:1788,}
traffic_breakdown_coretomem[INST_ACC_R] = 67080 {8:8385,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1584640 {40:39616,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 103944 {8:12993,}
traffic_breakdown_memtocore[INST_ACC_R] = 1341600 {40:33540,}
maxmflatency = 507 
max_icnt2mem_latency = 80 
maxmrqlatency = 21 
max_icnt2sh_latency = 163 
averagemflatency = 170 
avg_icnt2mem_latency = 14 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 21 
mrq_lat_table:145 	93 	0 	36 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	45143 	7496 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	8113 	237 	50 	15481 	106 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	31598 	6312 	1739 	8980 	3640 	370 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	304 	20 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       335      8291         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1547      9188         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      4012     10116         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5685     11006         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      6513     11924         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      7371     12815         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  8.666667 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 24.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 24.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 278/14 = 19.857143
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        385       356       331       321       241       215       135       135       136       135       428       356       480       339       450       368
dram[1]:        460       301       388       279       347       215       135       135       135       138       278       501       501       483       487       385
dram[2]:        343       400       294       344       210       243       135       135       135       138       343       426       330       478       366       451
dram[3]:        329       457       275       387       207       361       135       135       136       135       486       263       477       486       384       480
dram[4]:        400       363       347       325       235       212       141       135       137       135       428       363       470       345       459       363
dram[5]:        479       303       402       275       367       207       135       135       135       135       271       507       507       487       500       386
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=495985 n_nop=495929 n_act=4 n_pre=2 n_ref_event=94204993244752 n_req=50 n_rd=50 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002016
n_activity=373 dram_eff=0.2681
bk0: 26a 495889i bk1: 24a 495936i bk2: 0a 495982i bk3: 0a 495983i bk4: 0a 495983i bk5: 0a 495985i bk6: 0a 495985i bk7: 0a 495985i bk8: 0a 495985i bk9: 0a 495985i bk10: 0a 495985i bk11: 0a 495985i bk12: 0a 495985i bk13: 0a 495986i bk14: 0a 495986i bk15: 0a 495988i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.920000
Row_Buffer_Locality_read = 0.920000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.673440
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000202 
total_CMD = 495985 
util_bw = 100 
Wasted_Col = 85 
Wasted_Row = 24 
Idle = 495776 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 37 
rwq = 0 
CCDLc_limit_alone = 37 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 495985 
n_nop = 495929 
Read = 50 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 94204993244752 
n_req = 50 
total_req = 50 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 50 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000101 
Either_Row_CoL_Bus_Util = 0.000113 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000440 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000439529
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=495985 n_nop=495935 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001936
n_activity=290 dram_eff=0.331
bk0: 24a 495941i bk1: 24a 495940i bk2: 0a 495984i bk3: 0a 495984i bk4: 0a 495984i bk5: 0a 495984i bk6: 0a 495984i bk7: 0a 495984i bk8: 0a 495984i bk9: 0a 495985i bk10: 0a 495985i bk11: 0a 495986i bk12: 0a 495986i bk13: 0a 495986i bk14: 0a 495986i bk15: 0a 495986i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004557
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000194 
total_CMD = 495985 
util_bw = 96 
Wasted_Col = 60 
Wasted_Row = 0 
Idle = 495829 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 495985 
n_nop = 495935 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000097 
Either_Row_CoL_Bus_Util = 0.000101 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000242 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000241943
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=495985 n_nop=495935 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001936
n_activity=290 dram_eff=0.331
bk0: 24a 495941i bk1: 24a 495939i bk2: 0a 495984i bk3: 0a 495984i bk4: 0a 495984i bk5: 0a 495984i bk6: 0a 495984i bk7: 0a 495984i bk8: 0a 495984i bk9: 0a 495985i bk10: 0a 495985i bk11: 0a 495986i bk12: 0a 495986i bk13: 0a 495986i bk14: 0a 495986i bk15: 0a 495986i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004513
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000194 
total_CMD = 495985 
util_bw = 96 
Wasted_Col = 60 
Wasted_Row = 0 
Idle = 495829 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 495985 
n_nop = 495935 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000097 
Either_Row_CoL_Bus_Util = 0.000101 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000250 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000250008
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=495985 n_nop=495935 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001936
n_activity=290 dram_eff=0.331
bk0: 24a 495941i bk1: 24a 495937i bk2: 0a 495984i bk3: 0a 495984i bk4: 0a 495984i bk5: 0a 495984i bk6: 0a 495984i bk7: 0a 495984i bk8: 0a 495984i bk9: 0a 495985i bk10: 0a 495985i bk11: 0a 495986i bk12: 0a 495986i bk13: 0a 495986i bk14: 0a 495986i bk15: 0a 495986i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000194 
total_CMD = 495985 
util_bw = 96 
Wasted_Col = 60 
Wasted_Row = 0 
Idle = 495829 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 495985 
n_nop = 495935 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000097 
Either_Row_CoL_Bus_Util = 0.000101 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000256 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000256056
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=495985 n_nop=495939 n_act=2 n_pre=0 n_ref_event=4565658604079112714 n_req=44 n_rd=44 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001774
n_activity=269 dram_eff=0.3271
bk0: 24a 495939i bk1: 20a 495945i bk2: 0a 495984i bk3: 0a 495984i bk4: 0a 495984i bk5: 0a 495984i bk6: 0a 495984i bk7: 0a 495984i bk8: 0a 495984i bk9: 0a 495985i bk10: 0a 495985i bk11: 0a 495986i bk12: 0a 495986i bk13: 0a 495986i bk14: 0a 495986i bk15: 0a 495986i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.954545
Row_Buffer_Locality_read = 0.954545
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000177 
total_CMD = 495985 
util_bw = 88 
Wasted_Col = 57 
Wasted_Row = 0 
Idle = 495840 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 33 
rwq = 0 
CCDLc_limit_alone = 33 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 495985 
n_nop = 495939 
Read = 44 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 4565658604079112714 
n_req = 44 
total_req = 44 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 44 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000089 
Either_Row_CoL_Bus_Util = 0.000093 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000244 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000243959
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=495985 n_nop=495943 n_act=2 n_pre=0 n_ref_event=0 n_req=40 n_rd=40 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001613
n_activity=248 dram_eff=0.3226
bk0: 24a 495938i bk1: 16a 495951i bk2: 0a 495984i bk3: 0a 495984i bk4: 0a 495984i bk5: 0a 495984i bk6: 0a 495984i bk7: 0a 495984i bk8: 0a 495984i bk9: 0a 495985i bk10: 0a 495985i bk11: 0a 495986i bk12: 0a 495986i bk13: 0a 495986i bk14: 0a 495986i bk15: 0a 495986i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.950000
Row_Buffer_Locality_read = 0.950000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000161 
total_CMD = 495985 
util_bw = 80 
Wasted_Col = 54 
Wasted_Row = 0 
Idle = 495851 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 30 
rwq = 0 
CCDLc_limit_alone = 30 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 495985 
n_nop = 495943 
Read = 40 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 40 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 40 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000081 
Either_Row_CoL_Bus_Util = 0.000085 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000234 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000233878

========= L2 cache stats =========
L2_cache_bank[0]: Access = 7358, Miss = 26, Miss_rate = 0.004, Pending_hits = 24, Reservation_fails = 191
L2_cache_bank[1]: Access = 7254, Miss = 24, Miss_rate = 0.003, Pending_hits = 48, Reservation_fails = 383
L2_cache_bank[2]: Access = 7623, Miss = 24, Miss_rate = 0.003, Pending_hits = 24, Reservation_fails = 192
L2_cache_bank[3]: Access = 6844, Miss = 24, Miss_rate = 0.004, Pending_hits = 48, Reservation_fails = 382
L2_cache_bank[4]: Access = 7442, Miss = 24, Miss_rate = 0.003, Pending_hits = 24, Reservation_fails = 191
L2_cache_bank[5]: Access = 7130, Miss = 24, Miss_rate = 0.003, Pending_hits = 40, Reservation_fails = 250
L2_cache_bank[6]: Access = 7041, Miss = 24, Miss_rate = 0.003, Pending_hits = 24, Reservation_fails = 193
L2_cache_bank[7]: Access = 7423, Miss = 24, Miss_rate = 0.003, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[8]: Access = 7360, Miss = 24, Miss_rate = 0.003, Pending_hits = 24, Reservation_fails = 192
L2_cache_bank[9]: Access = 6812, Miss = 20, Miss_rate = 0.003, Pending_hits = 36, Reservation_fails = 284
L2_cache_bank[10]: Access = 7905, Miss = 24, Miss_rate = 0.003, Pending_hits = 36, Reservation_fails = 291
L2_cache_bank[11]: Access = 5987, Miss = 16, Miss_rate = 0.003, Pending_hits = 24, Reservation_fails = 193
L2_total_cache_accesses = 86179
L2_total_cache_misses = 278
L2_total_cache_miss_rate = 0.0032
L2_total_cache_pending_hits = 400
L2_total_cache_reservation_fails = 3126
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 39616
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 12993
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 32864
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 400
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 69
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 3126
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 207
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 39616
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 12993
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 33540
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3126
L2_cache_data_port_util = 0.019
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=86179
icnt_total_pkts_simt_to_mem=31297
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.61687
	minimum = 5
	maximum = 74
Network latency average = 9.60264
	minimum = 5
	maximum = 74
Slowest packet = 108803
Flit latency average = 9.41618
	minimum = 5
	maximum = 74
Slowest flit = 116011
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00765104
	minimum = 0 (at node 1)
	maximum = 0.0235129 (at node 16)
Accepted packet rate average = 0.00765104
	minimum = 0 (at node 1)
	maximum = 0.026522 (at node 0)
Injected flit rate average = 0.0079154
	minimum = 0 (at node 1)
	maximum = 0.0235129 (at node 16)
Accepted flit rate average= 0.0079154
	minimum = 0 (at node 1)
	maximum = 0.026522 (at node 0)
Injected packet length average = 1.03455
Accepted packet length average = 1.03455
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 11.3803 (26 samples)
	minimum = 5 (26 samples)
	maximum = 86.8846 (26 samples)
Network latency average = 11.2674 (26 samples)
	minimum = 5 (26 samples)
	maximum = 84.1538 (26 samples)
Flit latency average = 10.8382 (26 samples)
	minimum = 5 (26 samples)
	maximum = 84.1538 (26 samples)
Fragmentation average = 0 (26 samples)
	minimum = 0 (26 samples)
	maximum = 0 (26 samples)
Injected packet rate average = 0.010928 (26 samples)
	minimum = 0.000724068 (26 samples)
	maximum = 0.0387816 (26 samples)
Accepted packet rate average = 0.010928 (26 samples)
	minimum = 0.000227916 (26 samples)
	maximum = 0.0255785 (26 samples)
Injected flit rate average = 0.0116508 (26 samples)
	minimum = 0.000911663 (26 samples)
	maximum = 0.0389205 (26 samples)
Accepted flit rate average = 0.0116508 (26 samples)
	minimum = 0.000227916 (26 samples)
	maximum = 0.0264347 (26 samples)
Injected packet size average = 1.06614 (26 samples)
Accepted packet size average = 1.06614 (26 samples)
Hops average = 1 (26 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 43 sec (43 sec)
gpgpu_simulation_rate = 34120 (inst/sec)
gpgpu_simulation_rate = 8738 (cycle/sec)
gpgpu_silicon_slowdown = 80109x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdb4166358..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdb4166350..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdb416634c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdb4166348..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdb4166344..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdb4166340..

GPGPU-Sim PTX: cudaLaunch for 0x0x55adce67ce28 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z20needle_cuda_shared_2PiS_iiii 
GPGPU-Sim PTX: pushing kernel '_Z20needle_cuda_shared_2PiS_iiii' to stream 0, gridDim= (5,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 27 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 2 bind to kernel 27 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 3 bind to kernel 27 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 4 bind to kernel 27 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 5 bind to kernel 27 '_Z20needle_cuda_shared_2PiS_iiii'
Destroy streams for kernel 27: size 0
kernel_name = _Z20needle_cuda_shared_2PiS_iiii 
kernel_launch_uid = 27 
gpu_sim_cycle = 14053
gpu_sim_insn = 30575
gpu_ipc =       2.1757
gpu_tot_sim_cycle = 389814
gpu_tot_sim_insn = 1497762
gpu_tot_ipc =       3.8422
gpu_tot_issued_cta = 246
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 2.0917% 
max_total_param_size = 0
gpu_stall_dramfull = 99
gpu_stall_icnt2sh    = 486
partiton_level_parallism =       0.0306
partiton_level_parallism_total  =       0.0626
partiton_level_parallism_util =       1.1257
partiton_level_parallism_util_total  =       1.1415
L2_BW  =       2.6858 GB/Sec
L2_BW_total  =       5.0490 GB/Sec
gpu_total_sim_rate=33283

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 67760
	L1I_total_cache_misses = 8595
	L1I_total_cache_miss_rate = 0.1268
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 1154, Miss = 877, Miss_rate = 0.760, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 1154, Miss = 875, Miss_rate = 0.758, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 1154, Miss = 875, Miss_rate = 0.758, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 1073, Miss = 791, Miss_rate = 0.737, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 1073, Miss = 791, Miss_rate = 0.737, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 1073, Miss = 791, Miss_rate = 0.737, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 1048, Miss = 784, Miss_rate = 0.748, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 1048, Miss = 784, Miss_rate = 0.748, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 1048, Miss = 784, Miss_rate = 0.748, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 1048, Miss = 784, Miss_rate = 0.748, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 1021, Miss = 756, Miss_rate = 0.740, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 1021, Miss = 756, Miss_rate = 0.740, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 1021, Miss = 756, Miss_rate = 0.740, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 1075, Miss = 812, Miss_rate = 0.755, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 1075, Miss = 812, Miss_rate = 0.755, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 16086
	L1D_total_cache_misses = 12028
	L1D_total_cache_miss_rate = 0.7477
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.003
L1C_cache:
	L1C_total_cache_accesses = 1832
	L1C_total_cache_misses = 75
	L1C_total_cache_miss_rate = 0.0409
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 244
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 10074
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1757
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 75
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3814
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1954
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 59165
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 8595
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 10318
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 1832
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 5768
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 67760

Total_core_cache_fail_stats:
ctas_completed 246, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 
distro:
8805, 549, 
gpgpu_n_tot_thrd_icount = 4332288
gpgpu_n_tot_w_icount = 135384
gpgpu_n_stall_shd_mem = 110796
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 10074
gpgpu_n_mem_write_global = 5768
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 71094
gpgpu_n_store_insn = 62976
gpgpu_n_shmem_insn = 448950
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 29312
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 103320
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 7476
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:45	W0_Idle:5533074	W0_Scoreboard:1348105	W1:5904	W2:4920	W3:4920	W4:4920	W5:4920	W6:4920	W7:4920	W8:4920	W9:4920	W10:4920	W11:4920	W12:4920	W13:4920	W14:4920	W15:4920	W16:60600	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:134835	WS1:549	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 80592 {8:10074,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 471680 {40:1954,72:1956,136:1858,}
traffic_breakdown_coretomem[INST_ACC_R] = 68480 {8:8560,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1611840 {40:40296,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 106384 {8:13298,}
traffic_breakdown_memtocore[INST_ACC_R] = 1369600 {40:34240,}
maxmflatency = 507 
max_icnt2mem_latency = 80 
maxmrqlatency = 21 
max_icnt2sh_latency = 163 
averagemflatency = 170 
avg_icnt2mem_latency = 14 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 21 
mrq_lat_table:145 	93 	0 	36 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	46123 	7501 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	8284 	241 	50 	15736 	106 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	32236 	6361 	1818 	9199 	3640 	370 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	315 	21 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       335      8291         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1547      9188         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      4012     10116         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5685     11006         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      6513     11924         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      7371     12815         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  8.666667 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 24.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 24.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 278/14 = 19.857143
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        385       356       331       321       241       215       135       135       136       135       428       356       480       339       450       368
dram[1]:        460       301       388       279       347       215       135       135       135       138       278       501       501       483       487       385
dram[2]:        343       400       294       344       210       243       135       135       135       138       343       426       330       478       366       451
dram[3]:        329       457       275       387       207       361       135       135       136       135       486       263       477       486       384       480
dram[4]:        400       363       347       325       235       212       141       135       137       135       428       363       470       345       459       363
dram[5]:        479       303       402       275       367       207       135       135       135       135       271       507       507       487       500       386
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=514534 n_nop=514478 n_act=4 n_pre=2 n_ref_event=94204993244752 n_req=50 n_rd=50 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001944
n_activity=373 dram_eff=0.2681
bk0: 26a 514438i bk1: 24a 514485i bk2: 0a 514531i bk3: 0a 514532i bk4: 0a 514532i bk5: 0a 514534i bk6: 0a 514534i bk7: 0a 514534i bk8: 0a 514534i bk9: 0a 514534i bk10: 0a 514534i bk11: 0a 514534i bk12: 0a 514534i bk13: 0a 514535i bk14: 0a 514535i bk15: 0a 514537i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.920000
Row_Buffer_Locality_read = 0.920000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.673440
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000194 
total_CMD = 514534 
util_bw = 100 
Wasted_Col = 85 
Wasted_Row = 24 
Idle = 514325 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 37 
rwq = 0 
CCDLc_limit_alone = 37 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 514534 
n_nop = 514478 
Read = 50 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 94204993244752 
n_req = 50 
total_req = 50 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 50 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000097 
Either_Row_CoL_Bus_Util = 0.000109 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000424 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000423684
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=514534 n_nop=514484 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001866
n_activity=290 dram_eff=0.331
bk0: 24a 514490i bk1: 24a 514489i bk2: 0a 514533i bk3: 0a 514533i bk4: 0a 514533i bk5: 0a 514533i bk6: 0a 514533i bk7: 0a 514533i bk8: 0a 514533i bk9: 0a 514534i bk10: 0a 514534i bk11: 0a 514535i bk12: 0a 514535i bk13: 0a 514535i bk14: 0a 514535i bk15: 0a 514535i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004557
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000187 
total_CMD = 514534 
util_bw = 96 
Wasted_Col = 60 
Wasted_Row = 0 
Idle = 514378 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 514534 
n_nop = 514484 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000093 
Either_Row_CoL_Bus_Util = 0.000097 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000233 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000233221
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=514534 n_nop=514484 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001866
n_activity=290 dram_eff=0.331
bk0: 24a 514490i bk1: 24a 514488i bk2: 0a 514533i bk3: 0a 514533i bk4: 0a 514533i bk5: 0a 514533i bk6: 0a 514533i bk7: 0a 514533i bk8: 0a 514533i bk9: 0a 514534i bk10: 0a 514534i bk11: 0a 514535i bk12: 0a 514535i bk13: 0a 514535i bk14: 0a 514535i bk15: 0a 514535i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004513
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000187 
total_CMD = 514534 
util_bw = 96 
Wasted_Col = 60 
Wasted_Row = 0 
Idle = 514378 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 514534 
n_nop = 514484 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000093 
Either_Row_CoL_Bus_Util = 0.000097 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000241 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000240995
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=514534 n_nop=514484 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001866
n_activity=290 dram_eff=0.331
bk0: 24a 514490i bk1: 24a 514486i bk2: 0a 514533i bk3: 0a 514533i bk4: 0a 514533i bk5: 0a 514533i bk6: 0a 514533i bk7: 0a 514533i bk8: 0a 514533i bk9: 0a 514534i bk10: 0a 514534i bk11: 0a 514535i bk12: 0a 514535i bk13: 0a 514535i bk14: 0a 514535i bk15: 0a 514535i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000187 
total_CMD = 514534 
util_bw = 96 
Wasted_Col = 60 
Wasted_Row = 0 
Idle = 514378 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 514534 
n_nop = 514484 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000093 
Either_Row_CoL_Bus_Util = 0.000097 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000247 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000246825
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=514534 n_nop=514488 n_act=2 n_pre=0 n_ref_event=4565658604079112714 n_req=44 n_rd=44 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000171
n_activity=269 dram_eff=0.3271
bk0: 24a 514488i bk1: 20a 514494i bk2: 0a 514533i bk3: 0a 514533i bk4: 0a 514533i bk5: 0a 514533i bk6: 0a 514533i bk7: 0a 514533i bk8: 0a 514533i bk9: 0a 514534i bk10: 0a 514534i bk11: 0a 514535i bk12: 0a 514535i bk13: 0a 514535i bk14: 0a 514535i bk15: 0a 514535i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.954545
Row_Buffer_Locality_read = 0.954545
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000171 
total_CMD = 514534 
util_bw = 88 
Wasted_Col = 57 
Wasted_Row = 0 
Idle = 514389 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 33 
rwq = 0 
CCDLc_limit_alone = 33 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 514534 
n_nop = 514488 
Read = 44 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 4565658604079112714 
n_req = 44 
total_req = 44 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 44 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000086 
Either_Row_CoL_Bus_Util = 0.000089 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000235 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000235164
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=514534 n_nop=514492 n_act=2 n_pre=0 n_ref_event=0 n_req=40 n_rd=40 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001555
n_activity=248 dram_eff=0.3226
bk0: 24a 514487i bk1: 16a 514500i bk2: 0a 514533i bk3: 0a 514533i bk4: 0a 514533i bk5: 0a 514533i bk6: 0a 514533i bk7: 0a 514533i bk8: 0a 514533i bk9: 0a 514534i bk10: 0a 514534i bk11: 0a 514535i bk12: 0a 514535i bk13: 0a 514535i bk14: 0a 514535i bk15: 0a 514535i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.950000
Row_Buffer_Locality_read = 0.950000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000155 
total_CMD = 514534 
util_bw = 80 
Wasted_Col = 54 
Wasted_Row = 0 
Idle = 514400 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 30 
rwq = 0 
CCDLc_limit_alone = 30 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 514534 
n_nop = 514492 
Read = 40 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 40 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 40 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000078 
Either_Row_CoL_Bus_Util = 0.000082 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000225 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000225447

========= L2 cache stats =========
L2_cache_bank[0]: Access = 7400, Miss = 26, Miss_rate = 0.004, Pending_hits = 24, Reservation_fails = 191
L2_cache_bank[1]: Access = 7442, Miss = 24, Miss_rate = 0.003, Pending_hits = 48, Reservation_fails = 383
L2_cache_bank[2]: Access = 7663, Miss = 24, Miss_rate = 0.003, Pending_hits = 24, Reservation_fails = 192
L2_cache_bank[3]: Access = 7148, Miss = 24, Miss_rate = 0.003, Pending_hits = 48, Reservation_fails = 382
L2_cache_bank[4]: Access = 7586, Miss = 24, Miss_rate = 0.003, Pending_hits = 24, Reservation_fails = 191
L2_cache_bank[5]: Access = 7212, Miss = 24, Miss_rate = 0.003, Pending_hits = 40, Reservation_fails = 250
L2_cache_bank[6]: Access = 7295, Miss = 24, Miss_rate = 0.003, Pending_hits = 24, Reservation_fails = 193
L2_cache_bank[7]: Access = 7503, Miss = 24, Miss_rate = 0.003, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[8]: Access = 7401, Miss = 24, Miss_rate = 0.003, Pending_hits = 24, Reservation_fails = 192
L2_cache_bank[9]: Access = 6980, Miss = 20, Miss_rate = 0.003, Pending_hits = 36, Reservation_fails = 284
L2_cache_bank[10]: Access = 7985, Miss = 24, Miss_rate = 0.003, Pending_hits = 36, Reservation_fails = 291
L2_cache_bank[11]: Access = 6249, Miss = 16, Miss_rate = 0.003, Pending_hits = 24, Reservation_fails = 193
L2_total_cache_accesses = 87864
L2_total_cache_misses = 278
L2_total_cache_miss_rate = 0.0032
L2_total_cache_pending_hits = 400
L2_total_cache_reservation_fails = 3126
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 40296
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 13298
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 33564
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 400
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 69
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 3126
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 207
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 40296
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 13298
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 34240
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3126
L2_cache_data_port_util = 0.019
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=87864
icnt_total_pkts_simt_to_mem=31947
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.86525
	minimum = 5
	maximum = 60
Network latency average = 9.86525
	minimum = 5
	maximum = 60
Slowest packet = 111165
Flit latency average = 9.36017
	minimum = 5
	maximum = 60
Slowest flit = 118475
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00557414
	minimum = 0 (at node 0)
	maximum = 0.0216324 (at node 18)
Accepted packet rate average = 0.00557414
	minimum = 0 (at node 0)
	maximum = 0.0239806 (at node 1)
Injected flit rate average = 0.00615395
	minimum = 0 (at node 0)
	maximum = 0.0216324 (at node 18)
Accepted flit rate average= 0.00615395
	minimum = 0 (at node 0)
	maximum = 0.0239806 (at node 1)
Injected packet length average = 1.10402
Accepted packet length average = 1.10402
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 11.3242 (27 samples)
	minimum = 5 (27 samples)
	maximum = 85.8889 (27 samples)
Network latency average = 11.2154 (27 samples)
	minimum = 5 (27 samples)
	maximum = 83.2593 (27 samples)
Flit latency average = 10.7834 (27 samples)
	minimum = 5 (27 samples)
	maximum = 83.2593 (27 samples)
Fragmentation average = 0 (27 samples)
	minimum = 0 (27 samples)
	maximum = 0 (27 samples)
Injected packet rate average = 0.0107297 (27 samples)
	minimum = 0.000697251 (27 samples)
	maximum = 0.0381464 (27 samples)
Accepted packet rate average = 0.0107297 (27 samples)
	minimum = 0.000219474 (27 samples)
	maximum = 0.0255193 (27 samples)
Injected flit rate average = 0.0114472 (27 samples)
	minimum = 0.000877897 (27 samples)
	maximum = 0.0382802 (27 samples)
Accepted flit rate average = 0.0114472 (27 samples)
	minimum = 0.000219474 (27 samples)
	maximum = 0.0263438 (27 samples)
Injected packet size average = 1.06687 (27 samples)
Accepted packet size average = 1.06687 (27 samples)
Hops average = 1 (27 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 45 sec (45 sec)
gpgpu_simulation_rate = 33283 (inst/sec)
gpgpu_simulation_rate = 8662 (cycle/sec)
gpgpu_silicon_slowdown = 80812x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdb4166358..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdb4166350..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdb416634c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdb4166348..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdb4166344..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdb4166340..

GPGPU-Sim PTX: cudaLaunch for 0x0x55adce67ce28 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z20needle_cuda_shared_2PiS_iiii 
GPGPU-Sim PTX: pushing kernel '_Z20needle_cuda_shared_2PiS_iiii' to stream 0, gridDim= (4,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 6 bind to kernel 28 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 7 bind to kernel 28 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 8 bind to kernel 28 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 9 bind to kernel 28 '_Z20needle_cuda_shared_2PiS_iiii'
Destroy streams for kernel 28: size 0
kernel_name = _Z20needle_cuda_shared_2PiS_iiii 
kernel_launch_uid = 28 
gpu_sim_cycle = 14242
gpu_sim_insn = 24460
gpu_ipc =       1.7175
gpu_tot_sim_cycle = 404056
gpu_tot_sim_insn = 1522222
gpu_tot_ipc =       3.7674
gpu_tot_issued_cta = 250
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 2.0916% 
max_total_param_size = 0
gpu_stall_dramfull = 99
gpu_stall_icnt2sh    = 486
partiton_level_parallism =       0.0317
partiton_level_parallism_total  =       0.0615
partiton_level_parallism_util =       1.1160
partiton_level_parallism_util_total  =       1.1410
L2_BW  =       2.3844 GB/Sec
L2_BW_total  =       4.9550 GB/Sec
gpu_total_sim_rate=33091

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 68864
	L1I_total_cache_misses = 8735
	L1I_total_cache_miss_rate = 0.1268
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 1154, Miss = 877, Miss_rate = 0.760, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 1154, Miss = 875, Miss_rate = 0.758, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 1154, Miss = 875, Miss_rate = 0.758, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 1073, Miss = 791, Miss_rate = 0.737, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 1073, Miss = 791, Miss_rate = 0.737, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 1073, Miss = 791, Miss_rate = 0.737, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 1127, Miss = 847, Miss_rate = 0.752, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 1127, Miss = 847, Miss_rate = 0.752, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 1127, Miss = 847, Miss_rate = 0.752, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 1127, Miss = 847, Miss_rate = 0.752, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 1021, Miss = 756, Miss_rate = 0.740, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 1021, Miss = 756, Miss_rate = 0.740, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 1021, Miss = 756, Miss_rate = 0.740, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 1075, Miss = 812, Miss_rate = 0.755, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 1075, Miss = 812, Miss_rate = 0.755, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 16402
	L1D_total_cache_misses = 12280
	L1D_total_cache_miss_rate = 0.7487
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.003
L1C_cache:
	L1C_total_cache_accesses = 1864
	L1C_total_cache_misses = 75
	L1C_total_cache_miss_rate = 0.0402
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 248
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 10266
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1789
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 75
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3874
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2014
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 60129
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 8735
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 10514
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 1864
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 5888
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 68864

Total_core_cache_fail_stats:
ctas_completed 250, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 
distro:
8805, 549, 
gpgpu_n_tot_thrd_icount = 4402944
gpgpu_n_tot_w_icount = 137592
gpgpu_n_stall_shd_mem = 112652
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 10266
gpgpu_n_mem_write_global = 5888
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 72250
gpgpu_n_store_insn = 64000
gpgpu_n_shmem_insn = 456250
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 29824
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 105000
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 7652
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:45	W0_Idle:5621608	W0_Scoreboard:1371003	W1:6000	W2:5000	W3:5000	W4:5000	W5:5000	W6:5000	W7:5000	W8:5000	W9:5000	W10:5000	W11:5000	W12:5000	W13:5000	W14:5000	W15:5000	W16:61592	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:137043	WS1:549	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 82128 {8:10266,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 478656 {40:2014,72:2012,136:1862,}
traffic_breakdown_coretomem[INST_ACC_R] = 69600 {8:8700,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1642560 {40:41064,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 107888 {8:13486,}
traffic_breakdown_memtocore[INST_ACC_R] = 1392000 {40:34800,}
maxmflatency = 507 
max_icnt2mem_latency = 80 
maxmrqlatency = 21 
max_icnt2sh_latency = 163 
averagemflatency = 169 
avg_icnt2mem_latency = 14 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 20 
mrq_lat_table:145 	93 	0 	36 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	47079 	7501 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	8421 	244 	50 	16048 	106 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	32584 	6737 	1880 	9349 	3660 	370 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	327 	21 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       335      8291         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1547      9188         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      4012     10116         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5685     11006         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      6513     11924         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      7371     12815         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  8.666667 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 24.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 24.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 278/14 = 19.857143
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        385       356       331       321       241       215       135       135       136       135       428       356       480       339       450       368
dram[1]:        460       301       388       279       347       215       135       135       135       138       278       501       501       483       487       385
dram[2]:        343       400       294       344       210       243       135       135       135       138       343       426       330       478       366       451
dram[3]:        329       457       275       387       207       361       135       135       136       135       486       263       477       486       384       480
dram[4]:        400       363       347       325       235       212       141       135       137       135       428       363       470       345       459       363
dram[5]:        479       303       402       275       367       207       135       135       135       135       271       507       507       487       500       386
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=533333 n_nop=533277 n_act=4 n_pre=2 n_ref_event=94204993244752 n_req=50 n_rd=50 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001875
n_activity=373 dram_eff=0.2681
bk0: 26a 533237i bk1: 24a 533284i bk2: 0a 533330i bk3: 0a 533331i bk4: 0a 533331i bk5: 0a 533333i bk6: 0a 533333i bk7: 0a 533333i bk8: 0a 533333i bk9: 0a 533333i bk10: 0a 533333i bk11: 0a 533333i bk12: 0a 533333i bk13: 0a 533334i bk14: 0a 533334i bk15: 0a 533336i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.920000
Row_Buffer_Locality_read = 0.920000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.673440
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 533333 
util_bw = 100 
Wasted_Col = 85 
Wasted_Row = 24 
Idle = 533124 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 37 
rwq = 0 
CCDLc_limit_alone = 37 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 533333 
n_nop = 533277 
Read = 50 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 94204993244752 
n_req = 50 
total_req = 50 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 50 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000094 
Either_Row_CoL_Bus_Util = 0.000105 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000409 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00040875
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=533333 n_nop=533283 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00018
n_activity=290 dram_eff=0.331
bk0: 24a 533289i bk1: 24a 533288i bk2: 0a 533332i bk3: 0a 533332i bk4: 0a 533332i bk5: 0a 533332i bk6: 0a 533332i bk7: 0a 533332i bk8: 0a 533332i bk9: 0a 533333i bk10: 0a 533333i bk11: 0a 533334i bk12: 0a 533334i bk13: 0a 533334i bk14: 0a 533334i bk15: 0a 533334i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004557
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000180 
total_CMD = 533333 
util_bw = 96 
Wasted_Col = 60 
Wasted_Row = 0 
Idle = 533177 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 533333 
n_nop = 533283 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000090 
Either_Row_CoL_Bus_Util = 0.000094 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000225 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000225
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=533333 n_nop=533283 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00018
n_activity=290 dram_eff=0.331
bk0: 24a 533289i bk1: 24a 533287i bk2: 0a 533332i bk3: 0a 533332i bk4: 0a 533332i bk5: 0a 533332i bk6: 0a 533332i bk7: 0a 533332i bk8: 0a 533332i bk9: 0a 533333i bk10: 0a 533333i bk11: 0a 533334i bk12: 0a 533334i bk13: 0a 533334i bk14: 0a 533334i bk15: 0a 533334i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004513
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000180 
total_CMD = 533333 
util_bw = 96 
Wasted_Col = 60 
Wasted_Row = 0 
Idle = 533177 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 533333 
n_nop = 533283 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000090 
Either_Row_CoL_Bus_Util = 0.000094 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000233 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0002325
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=533333 n_nop=533283 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00018
n_activity=290 dram_eff=0.331
bk0: 24a 533289i bk1: 24a 533285i bk2: 0a 533332i bk3: 0a 533332i bk4: 0a 533332i bk5: 0a 533332i bk6: 0a 533332i bk7: 0a 533332i bk8: 0a 533332i bk9: 0a 533333i bk10: 0a 533333i bk11: 0a 533334i bk12: 0a 533334i bk13: 0a 533334i bk14: 0a 533334i bk15: 0a 533334i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000180 
total_CMD = 533333 
util_bw = 96 
Wasted_Col = 60 
Wasted_Row = 0 
Idle = 533177 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 533333 
n_nop = 533283 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000090 
Either_Row_CoL_Bus_Util = 0.000094 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000238 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000238125
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=533333 n_nop=533287 n_act=2 n_pre=0 n_ref_event=4565658604079112714 n_req=44 n_rd=44 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000165
n_activity=269 dram_eff=0.3271
bk0: 24a 533287i bk1: 20a 533293i bk2: 0a 533332i bk3: 0a 533332i bk4: 0a 533332i bk5: 0a 533332i bk6: 0a 533332i bk7: 0a 533332i bk8: 0a 533332i bk9: 0a 533333i bk10: 0a 533333i bk11: 0a 533334i bk12: 0a 533334i bk13: 0a 533334i bk14: 0a 533334i bk15: 0a 533334i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.954545
Row_Buffer_Locality_read = 0.954545
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000165 
total_CMD = 533333 
util_bw = 88 
Wasted_Col = 57 
Wasted_Row = 0 
Idle = 533188 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 33 
rwq = 0 
CCDLc_limit_alone = 33 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 533333 
n_nop = 533287 
Read = 44 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 4565658604079112714 
n_req = 44 
total_req = 44 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 44 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000083 
Either_Row_CoL_Bus_Util = 0.000086 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000227 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000226875
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=533333 n_nop=533291 n_act=2 n_pre=0 n_ref_event=0 n_req=40 n_rd=40 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00015
n_activity=248 dram_eff=0.3226
bk0: 24a 533286i bk1: 16a 533299i bk2: 0a 533332i bk3: 0a 533332i bk4: 0a 533332i bk5: 0a 533332i bk6: 0a 533332i bk7: 0a 533332i bk8: 0a 533332i bk9: 0a 533333i bk10: 0a 533333i bk11: 0a 533334i bk12: 0a 533334i bk13: 0a 533334i bk14: 0a 533334i bk15: 0a 533334i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.950000
Row_Buffer_Locality_read = 0.950000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000150 
total_CMD = 533333 
util_bw = 80 
Wasted_Col = 54 
Wasted_Row = 0 
Idle = 533199 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 30 
rwq = 0 
CCDLc_limit_alone = 30 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 533333 
n_nop = 533291 
Read = 40 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 40 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 40 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000075 
Either_Row_CoL_Bus_Util = 0.000079 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000218 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0002175

========= L2 cache stats =========
L2_cache_bank[0]: Access = 7482, Miss = 26, Miss_rate = 0.003, Pending_hits = 24, Reservation_fails = 191
L2_cache_bank[1]: Access = 7578, Miss = 24, Miss_rate = 0.003, Pending_hits = 48, Reservation_fails = 383
L2_cache_bank[2]: Access = 7695, Miss = 24, Miss_rate = 0.003, Pending_hits = 24, Reservation_fails = 192
L2_cache_bank[3]: Access = 7410, Miss = 24, Miss_rate = 0.003, Pending_hits = 48, Reservation_fails = 382
L2_cache_bank[4]: Access = 7694, Miss = 24, Miss_rate = 0.003, Pending_hits = 24, Reservation_fails = 191
L2_cache_bank[5]: Access = 7323, Miss = 24, Miss_rate = 0.003, Pending_hits = 40, Reservation_fails = 250
L2_cache_bank[6]: Access = 7522, Miss = 24, Miss_rate = 0.003, Pending_hits = 24, Reservation_fails = 193
L2_cache_bank[7]: Access = 7567, Miss = 24, Miss_rate = 0.003, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[8]: Access = 7476, Miss = 24, Miss_rate = 0.003, Pending_hits = 24, Reservation_fails = 192
L2_cache_bank[9]: Access = 7104, Miss = 20, Miss_rate = 0.003, Pending_hits = 36, Reservation_fails = 284
L2_cache_bank[10]: Access = 8049, Miss = 24, Miss_rate = 0.003, Pending_hits = 36, Reservation_fails = 291
L2_cache_bank[11]: Access = 6480, Miss = 16, Miss_rate = 0.002, Pending_hits = 24, Reservation_fails = 193
L2_total_cache_accesses = 89380
L2_total_cache_misses = 278
L2_total_cache_miss_rate = 0.0031
L2_total_cache_pending_hits = 400
L2_total_cache_reservation_fails = 3126
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 41064
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 13486
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 34124
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 400
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 69
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 3126
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 207
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 41064
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 13486
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 34800
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3126
L2_cache_data_port_util = 0.018
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=89380
icnt_total_pkts_simt_to_mem=32467
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.39228
	minimum = 5
	maximum = 74
Network latency average = 9.37805
	minimum = 5
	maximum = 74
Slowest packet = 113337
Flit latency average = 9.19843
	minimum = 5
	maximum = 74
Slowest flit = 120867
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00511788
	minimum = 0 (at node 0)
	maximum = 0.0183963 (at node 18)
Accepted packet rate average = 0.00511788
	minimum = 0 (at node 0)
	maximum = 0.0266114 (at node 6)
Injected flit rate average = 0.00529472
	minimum = 0 (at node 0)
	maximum = 0.0183963 (at node 18)
Accepted flit rate average= 0.00529472
	minimum = 0 (at node 0)
	maximum = 0.0266114 (at node 6)
Injected packet length average = 1.03455
Accepted packet length average = 1.03455
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 11.2552 (28 samples)
	minimum = 5 (28 samples)
	maximum = 85.4643 (28 samples)
Network latency average = 11.1498 (28 samples)
	minimum = 5 (28 samples)
	maximum = 82.9286 (28 samples)
Flit latency average = 10.7268 (28 samples)
	minimum = 5 (28 samples)
	maximum = 82.9286 (28 samples)
Fragmentation average = 0 (28 samples)
	minimum = 0 (28 samples)
	maximum = 0 (28 samples)
Injected packet rate average = 0.0105293 (28 samples)
	minimum = 0.000672349 (28 samples)
	maximum = 0.037441 (28 samples)
Accepted packet rate average = 0.0105293 (28 samples)
	minimum = 0.000211636 (28 samples)
	maximum = 0.0255583 (28 samples)
Injected flit rate average = 0.0112274 (28 samples)
	minimum = 0.000846544 (28 samples)
	maximum = 0.0375701 (28 samples)
Accepted flit rate average = 0.0112274 (28 samples)
	minimum = 0.000211636 (28 samples)
	maximum = 0.0263534 (28 samples)
Injected packet size average = 1.06631 (28 samples)
Accepted packet size average = 1.06631 (28 samples)
Hops average = 1 (28 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 46 sec (46 sec)
gpgpu_simulation_rate = 33091 (inst/sec)
gpgpu_simulation_rate = 8783 (cycle/sec)
gpgpu_silicon_slowdown = 79699x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdb4166358..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdb4166350..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdb416634c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdb4166348..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdb4166344..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdb4166340..

GPGPU-Sim PTX: cudaLaunch for 0x0x55adce67ce28 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z20needle_cuda_shared_2PiS_iiii 
GPGPU-Sim PTX: pushing kernel '_Z20needle_cuda_shared_2PiS_iiii' to stream 0, gridDim= (3,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 10 bind to kernel 29 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 11 bind to kernel 29 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 12 bind to kernel 29 '_Z20needle_cuda_shared_2PiS_iiii'
Destroy streams for kernel 29: size 0
kernel_name = _Z20needle_cuda_shared_2PiS_iiii 
kernel_launch_uid = 29 
gpu_sim_cycle = 14005
gpu_sim_insn = 18345
gpu_ipc =       1.3099
gpu_tot_sim_cycle = 418061
gpu_tot_sim_insn = 1540567
gpu_tot_ipc =       3.6850
gpu_tot_issued_cta = 253
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 2.0915% 
max_total_param_size = 0
gpu_stall_dramfull = 99
gpu_stall_icnt2sh    = 486
partiton_level_parallism =       0.0184
partiton_level_parallism_total  =       0.0601
partiton_level_parallism_util =       1.0979
partiton_level_parallism_util_total  =       1.1406
L2_BW  =       1.6170 GB/Sec
L2_BW_total  =       4.8432 GB/Sec
gpu_total_sim_rate=32778

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 69692
	L1I_total_cache_misses = 8840
	L1I_total_cache_miss_rate = 0.1268
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 1154, Miss = 877, Miss_rate = 0.760, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 1154, Miss = 875, Miss_rate = 0.758, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 1154, Miss = 875, Miss_rate = 0.758, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 1073, Miss = 791, Miss_rate = 0.737, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 1073, Miss = 791, Miss_rate = 0.737, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 1073, Miss = 791, Miss_rate = 0.737, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 1127, Miss = 847, Miss_rate = 0.752, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 1127, Miss = 847, Miss_rate = 0.752, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 1127, Miss = 847, Miss_rate = 0.752, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 1127, Miss = 847, Miss_rate = 0.752, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 1073, Miss = 791, Miss_rate = 0.737, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 1073, Miss = 791, Miss_rate = 0.737, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 1073, Miss = 791, Miss_rate = 0.737, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 1075, Miss = 812, Miss_rate = 0.755, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 1075, Miss = 812, Miss_rate = 0.755, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 16558
	L1D_total_cache_misses = 12385
	L1D_total_cache_miss_rate = 0.7480
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.003
L1C_cache:
	L1C_total_cache_accesses = 1888
	L1C_total_cache_misses = 75
	L1C_total_cache_miss_rate = 0.0397
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 251
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 10368
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1813
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 75
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3922
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2017
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 60852
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 8840
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 10619
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 1888
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 5939
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 69692

Total_core_cache_fail_stats:
ctas_completed 253, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 
distro:
8805, 549, 
gpgpu_n_tot_thrd_icount = 4455936
gpgpu_n_tot_w_icount = 139248
gpgpu_n_stall_shd_mem = 113963
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 10368
gpgpu_n_mem_write_global = 5939
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 73117
gpgpu_n_store_insn = 64768
gpgpu_n_shmem_insn = 461725
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 30208
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 106260
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 7703
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:45	W0_Idle:5686858	W0_Scoreboard:1388001	W1:6072	W2:5060	W3:5060	W4:5060	W5:5060	W6:5060	W7:5060	W8:5060	W9:5060	W10:5060	W11:5060	W12:5060	W13:5060	W14:5060	W15:5060	W16:62336	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:138699	WS1:549	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 82944 {8:10368,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 484920 {40:2017,72:2018,136:1904,}
traffic_breakdown_coretomem[INST_ACC_R] = 70440 {8:8805,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1658880 {40:41472,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 109352 {8:13669,}
traffic_breakdown_memtocore[INST_ACC_R] = 1408800 {40:35220,}
maxmflatency = 507 
max_icnt2mem_latency = 80 
maxmrqlatency = 21 
max_icnt2sh_latency = 163 
averagemflatency = 169 
avg_icnt2mem_latency = 14 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 20 
mrq_lat_table:145 	93 	0 	36 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	47670 	7501 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	8524 	246 	50 	16201 	106 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	32986 	6756 	1959 	9440 	3660 	370 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	338 	21 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       335      8291         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1547      9188         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      4012     10116         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5685     11006         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      6513     11924         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      7371     12815         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  8.666667 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 24.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 24.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 278/14 = 19.857143
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        385       356       331       321       241       215       135       135       136       135       428       356       480       339       450       368
dram[1]:        460       301       388       279       347       215       135       135       135       138       278       501       501       483       487       385
dram[2]:        343       400       294       344       210       243       135       135       135       138       343       426       330       478       366       451
dram[3]:        329       457       275       387       207       361       135       135       136       135       486       263       477       486       384       480
dram[4]:        400       363       347       325       235       212       141       135       137       135       428       363       470       345       459       363
dram[5]:        479       303       402       275       367       207       135       135       135       135       271       507       507       487       500       386
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=551819 n_nop=551763 n_act=4 n_pre=2 n_ref_event=94204993244752 n_req=50 n_rd=50 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001812
n_activity=373 dram_eff=0.2681
bk0: 26a 551723i bk1: 24a 551770i bk2: 0a 551816i bk3: 0a 551817i bk4: 0a 551817i bk5: 0a 551819i bk6: 0a 551819i bk7: 0a 551819i bk8: 0a 551819i bk9: 0a 551819i bk10: 0a 551819i bk11: 0a 551819i bk12: 0a 551819i bk13: 0a 551820i bk14: 0a 551820i bk15: 0a 551822i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.920000
Row_Buffer_Locality_read = 0.920000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.673440
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000181 
total_CMD = 551819 
util_bw = 100 
Wasted_Col = 85 
Wasted_Row = 24 
Idle = 551610 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 37 
rwq = 0 
CCDLc_limit_alone = 37 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 551819 
n_nop = 551763 
Read = 50 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 94204993244752 
n_req = 50 
total_req = 50 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 50 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000091 
Either_Row_CoL_Bus_Util = 0.000101 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000395 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000395057
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=551819 n_nop=551769 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000174
n_activity=290 dram_eff=0.331
bk0: 24a 551775i bk1: 24a 551774i bk2: 0a 551818i bk3: 0a 551818i bk4: 0a 551818i bk5: 0a 551818i bk6: 0a 551818i bk7: 0a 551818i bk8: 0a 551818i bk9: 0a 551819i bk10: 0a 551819i bk11: 0a 551820i bk12: 0a 551820i bk13: 0a 551820i bk14: 0a 551820i bk15: 0a 551820i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004557
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000174 
total_CMD = 551819 
util_bw = 96 
Wasted_Col = 60 
Wasted_Row = 0 
Idle = 551663 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 551819 
n_nop = 551769 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000087 
Either_Row_CoL_Bus_Util = 0.000091 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000217 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000217463
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=551819 n_nop=551769 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000174
n_activity=290 dram_eff=0.331
bk0: 24a 551775i bk1: 24a 551773i bk2: 0a 551818i bk3: 0a 551818i bk4: 0a 551818i bk5: 0a 551818i bk6: 0a 551818i bk7: 0a 551818i bk8: 0a 551818i bk9: 0a 551819i bk10: 0a 551819i bk11: 0a 551820i bk12: 0a 551820i bk13: 0a 551820i bk14: 0a 551820i bk15: 0a 551820i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004513
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000174 
total_CMD = 551819 
util_bw = 96 
Wasted_Col = 60 
Wasted_Row = 0 
Idle = 551663 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 551819 
n_nop = 551769 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000087 
Either_Row_CoL_Bus_Util = 0.000091 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000225 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000224711
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=551819 n_nop=551769 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000174
n_activity=290 dram_eff=0.331
bk0: 24a 551775i bk1: 24a 551771i bk2: 0a 551818i bk3: 0a 551818i bk4: 0a 551818i bk5: 0a 551818i bk6: 0a 551818i bk7: 0a 551818i bk8: 0a 551818i bk9: 0a 551819i bk10: 0a 551819i bk11: 0a 551820i bk12: 0a 551820i bk13: 0a 551820i bk14: 0a 551820i bk15: 0a 551820i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000174 
total_CMD = 551819 
util_bw = 96 
Wasted_Col = 60 
Wasted_Row = 0 
Idle = 551663 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 551819 
n_nop = 551769 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000087 
Either_Row_CoL_Bus_Util = 0.000091 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000230 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000230148
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=551819 n_nop=551773 n_act=2 n_pre=0 n_ref_event=4565658604079112714 n_req=44 n_rd=44 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001595
n_activity=269 dram_eff=0.3271
bk0: 24a 551773i bk1: 20a 551779i bk2: 0a 551818i bk3: 0a 551818i bk4: 0a 551818i bk5: 0a 551818i bk6: 0a 551818i bk7: 0a 551818i bk8: 0a 551818i bk9: 0a 551819i bk10: 0a 551819i bk11: 0a 551820i bk12: 0a 551820i bk13: 0a 551820i bk14: 0a 551820i bk15: 0a 551820i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.954545
Row_Buffer_Locality_read = 0.954545
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000159 
total_CMD = 551819 
util_bw = 88 
Wasted_Col = 57 
Wasted_Row = 0 
Idle = 551674 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 33 
rwq = 0 
CCDLc_limit_alone = 33 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 551819 
n_nop = 551773 
Read = 44 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 4565658604079112714 
n_req = 44 
total_req = 44 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 44 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000080 
Either_Row_CoL_Bus_Util = 0.000083 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000219 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000219275
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=551819 n_nop=551777 n_act=2 n_pre=0 n_ref_event=0 n_req=40 n_rd=40 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000145
n_activity=248 dram_eff=0.3226
bk0: 24a 551772i bk1: 16a 551785i bk2: 0a 551818i bk3: 0a 551818i bk4: 0a 551818i bk5: 0a 551818i bk6: 0a 551818i bk7: 0a 551818i bk8: 0a 551818i bk9: 0a 551819i bk10: 0a 551819i bk11: 0a 551820i bk12: 0a 551820i bk13: 0a 551820i bk14: 0a 551820i bk15: 0a 551820i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.950000
Row_Buffer_Locality_read = 0.950000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000145 
total_CMD = 551819 
util_bw = 80 
Wasted_Col = 54 
Wasted_Row = 0 
Idle = 551685 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 30 
rwq = 0 
CCDLc_limit_alone = 30 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 551819 
n_nop = 551777 
Read = 40 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 40 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 40 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000072 
Either_Row_CoL_Bus_Util = 0.000076 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000210 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000210214

========= L2 cache stats =========
L2_cache_bank[0]: Access = 7635, Miss = 26, Miss_rate = 0.003, Pending_hits = 24, Reservation_fails = 191
L2_cache_bank[1]: Access = 7626, Miss = 24, Miss_rate = 0.003, Pending_hits = 48, Reservation_fails = 383
L2_cache_bank[2]: Access = 7719, Miss = 24, Miss_rate = 0.003, Pending_hits = 24, Reservation_fails = 192
L2_cache_bank[3]: Access = 7526, Miss = 24, Miss_rate = 0.003, Pending_hits = 48, Reservation_fails = 382
L2_cache_bank[4]: Access = 7718, Miss = 24, Miss_rate = 0.003, Pending_hits = 24, Reservation_fails = 191
L2_cache_bank[5]: Access = 7500, Miss = 24, Miss_rate = 0.003, Pending_hits = 40, Reservation_fails = 250
L2_cache_bank[6]: Access = 7614, Miss = 24, Miss_rate = 0.003, Pending_hits = 24, Reservation_fails = 193
L2_cache_bank[7]: Access = 7615, Miss = 24, Miss_rate = 0.003, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[8]: Access = 7629, Miss = 24, Miss_rate = 0.003, Pending_hits = 24, Reservation_fails = 192
L2_cache_bank[9]: Access = 7140, Miss = 20, Miss_rate = 0.003, Pending_hits = 36, Reservation_fails = 284
L2_cache_bank[10]: Access = 8097, Miss = 24, Miss_rate = 0.003, Pending_hits = 36, Reservation_fails = 291
L2_cache_bank[11]: Access = 6572, Miss = 16, Miss_rate = 0.002, Pending_hits = 24, Reservation_fails = 193
L2_total_cache_accesses = 90391
L2_total_cache_misses = 278
L2_total_cache_miss_rate = 0.0031
L2_total_cache_pending_hits = 400
L2_total_cache_reservation_fails = 3126
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 41472
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 13669
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 34544
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 400
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 69
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 3126
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 207
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 41472
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 13669
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 35220
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3126
L2_cache_data_port_util = 0.018
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=90391
icnt_total_pkts_simt_to_mem=32857
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.76359
	minimum = 5
	maximum = 54
Network latency average = 8.76359
	minimum = 5
	maximum = 54
Slowest packet = 114846
Flit latency average = 8.32548
	minimum = 5
	maximum = 54
Slowest flit = 122444
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00335594
	minimum = 0 (at node 0)
	maximum = 0.0126383 (at node 20)
Accepted packet rate average = 0.00335594
	minimum = 0 (at node 0)
	maximum = 0.0240628 (at node 10)
Injected flit rate average = 0.00370503
	minimum = 0 (at node 0)
	maximum = 0.0126383 (at node 20)
Accepted flit rate average= 0.00370503
	minimum = 0 (at node 0)
	maximum = 0.0240628 (at node 10)
Injected packet length average = 1.10402
Accepted packet length average = 1.10402
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 11.1693 (29 samples)
	minimum = 5 (29 samples)
	maximum = 84.3793 (29 samples)
Network latency average = 11.0675 (29 samples)
	minimum = 5 (29 samples)
	maximum = 81.931 (29 samples)
Flit latency average = 10.644 (29 samples)
	minimum = 5 (29 samples)
	maximum = 81.931 (29 samples)
Fragmentation average = 0 (29 samples)
	minimum = 0 (29 samples)
	maximum = 0 (29 samples)
Injected packet rate average = 0.0102819 (29 samples)
	minimum = 0.000649165 (29 samples)
	maximum = 0.0365858 (29 samples)
Accepted packet rate average = 0.0102819 (29 samples)
	minimum = 0.000204338 (29 samples)
	maximum = 0.0255067 (29 samples)
Injected flit rate average = 0.0109681 (29 samples)
	minimum = 0.000817353 (29 samples)
	maximum = 0.0367104 (29 samples)
Accepted flit rate average = 0.0109681 (29 samples)
	minimum = 0.000204338 (29 samples)
	maximum = 0.0262744 (29 samples)
Injected packet size average = 1.06673 (29 samples)
Accepted packet size average = 1.06673 (29 samples)
Hops average = 1 (29 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 47 sec (47 sec)
gpgpu_simulation_rate = 32778 (inst/sec)
gpgpu_simulation_rate = 8894 (cycle/sec)
gpgpu_silicon_slowdown = 78704x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdb4166358..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdb4166350..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdb416634c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdb4166348..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdb4166344..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdb4166340..

GPGPU-Sim PTX: cudaLaunch for 0x0x55adce67ce28 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z20needle_cuda_shared_2PiS_iiii 
GPGPU-Sim PTX: pushing kernel '_Z20needle_cuda_shared_2PiS_iiii' to stream 0, gridDim= (2,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 13 bind to kernel 30 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 14 bind to kernel 30 '_Z20needle_cuda_shared_2PiS_iiii'
Destroy streams for kernel 30: size 0
kernel_name = _Z20needle_cuda_shared_2PiS_iiii 
kernel_launch_uid = 30 
gpu_sim_cycle = 14186
gpu_sim_insn = 12230
gpu_ipc =       0.8621
gpu_tot_sim_cycle = 432247
gpu_tot_sim_insn = 1552797
gpu_tot_ipc =       3.5924
gpu_tot_issued_cta = 255
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 2.0914% 
max_total_param_size = 0
gpu_stall_dramfull = 99
gpu_stall_icnt2sh    = 486
partiton_level_parallism =       0.0159
partiton_level_parallism_total  =       0.0587
partiton_level_parallism_util =       1.0561
partiton_level_parallism_util_total  =       1.1398
L2_BW  =       1.1969 GB/Sec
L2_BW_total  =       4.7235 GB/Sec
gpu_total_sim_rate=32349

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 70244
	L1I_total_cache_misses = 8910
	L1I_total_cache_miss_rate = 0.1268
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 1154, Miss = 877, Miss_rate = 0.760, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 1154, Miss = 875, Miss_rate = 0.758, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 1154, Miss = 875, Miss_rate = 0.758, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 1073, Miss = 791, Miss_rate = 0.737, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 1073, Miss = 791, Miss_rate = 0.737, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 1073, Miss = 791, Miss_rate = 0.737, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 1127, Miss = 847, Miss_rate = 0.752, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 1127, Miss = 847, Miss_rate = 0.752, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 1127, Miss = 847, Miss_rate = 0.752, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 1127, Miss = 847, Miss_rate = 0.752, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 1073, Miss = 791, Miss_rate = 0.737, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 1073, Miss = 791, Miss_rate = 0.737, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 1073, Miss = 791, Miss_rate = 0.737, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 1154, Miss = 875, Miss_rate = 0.758, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 1154, Miss = 875, Miss_rate = 0.758, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 16716
	L1D_total_cache_misses = 12511
	L1D_total_cache_miss_rate = 0.7484
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.003
L1C_cache:
	L1C_total_cache_accesses = 1904
	L1C_total_cache_misses = 75
	L1C_total_cache_miss_rate = 0.0394
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 253
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 10464
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1829
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 75
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3952
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2047
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 61334
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 8910
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 10717
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 1904
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 5999
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 70244

Total_core_cache_fail_stats:
ctas_completed 255, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 
distro:
8805, 549, 
gpgpu_n_tot_thrd_icount = 4491264
gpgpu_n_tot_w_icount = 140352
gpgpu_n_stall_shd_mem = 114891
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 10464
gpgpu_n_mem_write_global = 5999
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 73695
gpgpu_n_store_insn = 65280
gpgpu_n_shmem_insn = 465375
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 30464
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 107100
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 7791
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:45	W0_Idle:5731032	W0_Scoreboard:1399439	W1:6120	W2:5100	W3:5100	W4:5100	W5:5100	W6:5100	W7:5100	W8:5100	W9:5100	W10:5100	W11:5100	W12:5100	W13:5100	W14:5100	W15:5100	W16:62832	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:139803	WS1:549	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 83712 {8:10464,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 488408 {40:2047,72:2046,136:1906,}
traffic_breakdown_coretomem[INST_ACC_R] = 71000 {8:8875,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1674240 {40:41856,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 110104 {8:13763,}
traffic_breakdown_memtocore[INST_ACC_R] = 1420000 {40:35500,}
maxmflatency = 507 
max_icnt2mem_latency = 80 
maxmrqlatency = 21 
max_icnt2sh_latency = 163 
averagemflatency = 169 
avg_icnt2mem_latency = 14 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 20 
mrq_lat_table:145 	93 	0 	36 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	48148 	7501 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	8593 	247 	50 	16357 	106 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	33339 	6775 	1997 	9508 	3660 	370 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	350 	21 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       335      8291         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1547      9188         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      4012     10116         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5685     11006         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      6513     11924         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      7371     12815         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  8.666667 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 24.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 24.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 278/14 = 19.857143
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        385       356       331       321       241       215       135       135       136       135       428       356       480       339       450       368
dram[1]:        460       301       388       279       347       215       135       135       135       138       278       501       501       483       487       385
dram[2]:        343       400       294       344       210       243       135       135       135       138       343       426       330       478       366       451
dram[3]:        329       457       275       387       207       361       135       135       136       135       486       263       477       486       384       480
dram[4]:        400       363       347       325       235       212       141       135       137       135       428       363       470       345       459       363
dram[5]:        479       303       402       275       367       207       135       135       135       135       271       507       507       487       500       386
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=570544 n_nop=570488 n_act=4 n_pre=2 n_ref_event=94204993244752 n_req=50 n_rd=50 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001753
n_activity=373 dram_eff=0.2681
bk0: 26a 570448i bk1: 24a 570495i bk2: 0a 570541i bk3: 0a 570542i bk4: 0a 570542i bk5: 0a 570544i bk6: 0a 570544i bk7: 0a 570544i bk8: 0a 570544i bk9: 0a 570544i bk10: 0a 570544i bk11: 0a 570544i bk12: 0a 570544i bk13: 0a 570545i bk14: 0a 570545i bk15: 0a 570547i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.920000
Row_Buffer_Locality_read = 0.920000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.673440
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000175 
total_CMD = 570544 
util_bw = 100 
Wasted_Col = 85 
Wasted_Row = 24 
Idle = 570335 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 37 
rwq = 0 
CCDLc_limit_alone = 37 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 570544 
n_nop = 570488 
Read = 50 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 94204993244752 
n_req = 50 
total_req = 50 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 50 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000088 
Either_Row_CoL_Bus_Util = 0.000098 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000382 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000382091
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=570544 n_nop=570494 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001683
n_activity=290 dram_eff=0.331
bk0: 24a 570500i bk1: 24a 570499i bk2: 0a 570543i bk3: 0a 570543i bk4: 0a 570543i bk5: 0a 570543i bk6: 0a 570543i bk7: 0a 570543i bk8: 0a 570543i bk9: 0a 570544i bk10: 0a 570544i bk11: 0a 570545i bk12: 0a 570545i bk13: 0a 570545i bk14: 0a 570545i bk15: 0a 570545i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004557
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000168 
total_CMD = 570544 
util_bw = 96 
Wasted_Col = 60 
Wasted_Row = 0 
Idle = 570388 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 570544 
n_nop = 570494 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000084 
Either_Row_CoL_Bus_Util = 0.000088 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000210 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000210326
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=570544 n_nop=570494 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001683
n_activity=290 dram_eff=0.331
bk0: 24a 570500i bk1: 24a 570498i bk2: 0a 570543i bk3: 0a 570543i bk4: 0a 570543i bk5: 0a 570543i bk6: 0a 570543i bk7: 0a 570543i bk8: 0a 570543i bk9: 0a 570544i bk10: 0a 570544i bk11: 0a 570545i bk12: 0a 570545i bk13: 0a 570545i bk14: 0a 570545i bk15: 0a 570545i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004513
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000168 
total_CMD = 570544 
util_bw = 96 
Wasted_Col = 60 
Wasted_Row = 0 
Idle = 570388 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 570544 
n_nop = 570494 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000084 
Either_Row_CoL_Bus_Util = 0.000088 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000217 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000217336
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=570544 n_nop=570494 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001683
n_activity=290 dram_eff=0.331
bk0: 24a 570500i bk1: 24a 570496i bk2: 0a 570543i bk3: 0a 570543i bk4: 0a 570543i bk5: 0a 570543i bk6: 0a 570543i bk7: 0a 570543i bk8: 0a 570543i bk9: 0a 570544i bk10: 0a 570544i bk11: 0a 570545i bk12: 0a 570545i bk13: 0a 570545i bk14: 0a 570545i bk15: 0a 570545i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000168 
total_CMD = 570544 
util_bw = 96 
Wasted_Col = 60 
Wasted_Row = 0 
Idle = 570388 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 570544 
n_nop = 570494 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000084 
Either_Row_CoL_Bus_Util = 0.000088 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000223 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000222595
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=570544 n_nop=570498 n_act=2 n_pre=0 n_ref_event=4565658604079112714 n_req=44 n_rd=44 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001542
n_activity=269 dram_eff=0.3271
bk0: 24a 570498i bk1: 20a 570504i bk2: 0a 570543i bk3: 0a 570543i bk4: 0a 570543i bk5: 0a 570543i bk6: 0a 570543i bk7: 0a 570543i bk8: 0a 570543i bk9: 0a 570544i bk10: 0a 570544i bk11: 0a 570545i bk12: 0a 570545i bk13: 0a 570545i bk14: 0a 570545i bk15: 0a 570545i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.954545
Row_Buffer_Locality_read = 0.954545
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000154 
total_CMD = 570544 
util_bw = 88 
Wasted_Col = 57 
Wasted_Row = 0 
Idle = 570399 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 33 
rwq = 0 
CCDLc_limit_alone = 33 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 570544 
n_nop = 570498 
Read = 44 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 4565658604079112714 
n_req = 44 
total_req = 44 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 44 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000077 
Either_Row_CoL_Bus_Util = 0.000081 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000212 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000212078
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=570544 n_nop=570502 n_act=2 n_pre=0 n_ref_event=0 n_req=40 n_rd=40 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001402
n_activity=248 dram_eff=0.3226
bk0: 24a 570497i bk1: 16a 570510i bk2: 0a 570543i bk3: 0a 570543i bk4: 0a 570543i bk5: 0a 570543i bk6: 0a 570543i bk7: 0a 570543i bk8: 0a 570543i bk9: 0a 570544i bk10: 0a 570544i bk11: 0a 570545i bk12: 0a 570545i bk13: 0a 570545i bk14: 0a 570545i bk15: 0a 570545i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.950000
Row_Buffer_Locality_read = 0.950000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000140 
total_CMD = 570544 
util_bw = 80 
Wasted_Col = 54 
Wasted_Row = 0 
Idle = 570410 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 30 
rwq = 0 
CCDLc_limit_alone = 30 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 570544 
n_nop = 570502 
Read = 40 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 40 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 40 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000070 
Either_Row_CoL_Bus_Util = 0.000074 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000203 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000203315

========= L2 cache stats =========
L2_cache_bank[0]: Access = 7728, Miss = 26, Miss_rate = 0.003, Pending_hits = 24, Reservation_fails = 191
L2_cache_bank[1]: Access = 7658, Miss = 24, Miss_rate = 0.003, Pending_hits = 48, Reservation_fails = 383
L2_cache_bank[2]: Access = 7735, Miss = 24, Miss_rate = 0.003, Pending_hits = 24, Reservation_fails = 192
L2_cache_bank[3]: Access = 7638, Miss = 24, Miss_rate = 0.003, Pending_hits = 48, Reservation_fails = 382
L2_cache_bank[4]: Access = 7734, Miss = 24, Miss_rate = 0.003, Pending_hits = 24, Reservation_fails = 191
L2_cache_bank[5]: Access = 7616, Miss = 24, Miss_rate = 0.003, Pending_hits = 40, Reservation_fails = 250
L2_cache_bank[6]: Access = 7706, Miss = 24, Miss_rate = 0.003, Pending_hits = 24, Reservation_fails = 193
L2_cache_bank[7]: Access = 7647, Miss = 24, Miss_rate = 0.003, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[8]: Access = 7722, Miss = 24, Miss_rate = 0.003, Pending_hits = 24, Reservation_fails = 192
L2_cache_bank[9]: Access = 7164, Miss = 20, Miss_rate = 0.003, Pending_hits = 36, Reservation_fails = 284
L2_cache_bank[10]: Access = 8129, Miss = 24, Miss_rate = 0.003, Pending_hits = 36, Reservation_fails = 291
L2_cache_bank[11]: Access = 6672, Miss = 16, Miss_rate = 0.002, Pending_hits = 24, Reservation_fails = 193
L2_total_cache_accesses = 91149
L2_total_cache_misses = 278
L2_total_cache_miss_rate = 0.0030
L2_total_cache_pending_hits = 400
L2_total_cache_reservation_fails = 3126
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 41856
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 13763
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 34824
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 400
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 69
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 3126
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 207
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 41856
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 13763
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 35500
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3126
L2_cache_data_port_util = 0.017
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=91149
icnt_total_pkts_simt_to_mem=33117
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.39533
	minimum = 5
	maximum = 58
Network latency average = 8.3811
	minimum = 5
	maximum = 58
Slowest packet = 116044
Flit latency average = 8.23477
	minimum = 5
	maximum = 58
Slowest flit = 123774
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00256904
	minimum = 0 (at node 0)
	maximum = 0.00817708 (at node 20)
Accepted packet rate average = 0.00256904
	minimum = 0 (at node 0)
	maximum = 0.0267165 (at node 13)
Injected flit rate average = 0.00265781
	minimum = 0 (at node 0)
	maximum = 0.00916396 (at node 13)
Accepted flit rate average= 0.00265781
	minimum = 0 (at node 0)
	maximum = 0.0267165 (at node 13)
Injected packet length average = 1.03455
Accepted packet length average = 1.03455
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 11.0769 (30 samples)
	minimum = 5 (30 samples)
	maximum = 83.5 (30 samples)
Network latency average = 10.978 (30 samples)
	minimum = 5 (30 samples)
	maximum = 81.1333 (30 samples)
Flit latency average = 10.5637 (30 samples)
	minimum = 5 (30 samples)
	maximum = 81.1333 (30 samples)
Fragmentation average = 0 (30 samples)
	minimum = 0 (30 samples)
	maximum = 0 (30 samples)
Injected packet rate average = 0.0100248 (30 samples)
	minimum = 0.000627526 (30 samples)
	maximum = 0.0356388 (30 samples)
Accepted packet rate average = 0.0100248 (30 samples)
	minimum = 0.000197527 (30 samples)
	maximum = 0.025547 (30 samples)
Injected flit rate average = 0.010691 (30 samples)
	minimum = 0.000790108 (30 samples)
	maximum = 0.0357922 (30 samples)
Accepted flit rate average = 0.010691 (30 samples)
	minimum = 0.000197527 (30 samples)
	maximum = 0.0262891 (30 samples)
Injected packet size average = 1.06646 (30 samples)
Accepted packet size average = 1.06646 (30 samples)
Hops average = 1 (30 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 48 sec (48 sec)
gpgpu_simulation_rate = 32349 (inst/sec)
gpgpu_simulation_rate = 9005 (cycle/sec)
gpgpu_silicon_slowdown = 77734x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdb4166358..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdb4166350..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdb416634c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdb4166348..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdb4166344..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdb4166340..

GPGPU-Sim PTX: cudaLaunch for 0x0x55adce67ce28 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z20needle_cuda_shared_2PiS_iiii 
GPGPU-Sim PTX: pushing kernel '_Z20needle_cuda_shared_2PiS_iiii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 31 '_Z20needle_cuda_shared_2PiS_iiii'
Destroy streams for kernel 31: size 0
kernel_name = _Z20needle_cuda_shared_2PiS_iiii 
kernel_launch_uid = 31 
gpu_sim_cycle = 14077
gpu_sim_insn = 6115
gpu_ipc =       0.4344
gpu_tot_sim_cycle = 446324
gpu_tot_sim_insn = 1558912
gpu_tot_ipc =       3.4928
gpu_tot_issued_cta = 256
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 2.0914% 
max_total_param_size = 0
gpu_stall_dramfull = 99
gpu_stall_icnt2sh    = 486
partiton_level_parallism =       0.0061
partiton_level_parallism_total  =       0.0570
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.1392
L2_BW  =       0.5363 GB/Sec
L2_BW_total  =       4.5915 GB/Sec
gpu_total_sim_rate=31814

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 70520
	L1I_total_cache_misses = 8945
	L1I_total_cache_miss_rate = 0.1268
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 1206, Miss = 912, Miss_rate = 0.756, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 1154, Miss = 875, Miss_rate = 0.758, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 1154, Miss = 875, Miss_rate = 0.758, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 1073, Miss = 791, Miss_rate = 0.737, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 1073, Miss = 791, Miss_rate = 0.737, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 1073, Miss = 791, Miss_rate = 0.737, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 1127, Miss = 847, Miss_rate = 0.752, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 1127, Miss = 847, Miss_rate = 0.752, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 1127, Miss = 847, Miss_rate = 0.752, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 1127, Miss = 847, Miss_rate = 0.752, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 1073, Miss = 791, Miss_rate = 0.737, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 1073, Miss = 791, Miss_rate = 0.737, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 1073, Miss = 791, Miss_rate = 0.737, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 1154, Miss = 875, Miss_rate = 0.758, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 1154, Miss = 875, Miss_rate = 0.758, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 16768
	L1D_total_cache_misses = 12546
	L1D_total_cache_miss_rate = 0.7482
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.003
L1C_cache:
	L1C_total_cache_accesses = 1912
	L1C_total_cache_misses = 75
	L1C_total_cache_miss_rate = 0.0392
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 254
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 10498
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1837
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 75
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3968
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2048
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 61575
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 8945
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 10752
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 1912
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 6016
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 70520

Total_core_cache_fail_stats:
ctas_completed 256, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 
distro:
9357, 549, 
gpgpu_n_tot_thrd_icount = 4508928
gpgpu_n_tot_w_icount = 140904
gpgpu_n_stall_shd_mem = 115328
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 10498
gpgpu_n_mem_write_global = 6016
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 73984
gpgpu_n_store_insn = 65536
gpgpu_n_shmem_insn = 467200
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 30592
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 107520
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 7808
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:45	W0_Idle:5752942	W0_Scoreboard:1405129	W1:6144	W2:5120	W3:5120	W4:5120	W5:5120	W6:5120	W7:5120	W8:5120	W9:5120	W10:5120	W11:5120	W12:5120	W13:5120	W14:5120	W15:5120	W16:63080	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:140355	WS1:549	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 83984 {8:10498,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 490496 {40:2048,72:2048,136:1920,}
traffic_breakdown_coretomem[INST_ACC_R] = 71280 {8:8910,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1679680 {40:41992,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 110592 {8:13824,}
traffic_breakdown_memtocore[INST_ACC_R] = 1425600 {40:35640,}
maxmflatency = 507 
max_icnt2mem_latency = 80 
maxmrqlatency = 21 
max_icnt2sh_latency = 163 
averagemflatency = 169 
avg_icnt2mem_latency = 14 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 20 
mrq_lat_table:146 	93 	0 	38 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	48344 	7502 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	8628 	247 	50 	16408 	106 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	33475 	6787 	2021 	9533 	3660 	370 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	362 	21 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       335      8291         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1547      9188         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      4012     10116         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5685     11006         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      6513     11924         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      7371     12815         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  8.666667 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan       inf      -nan      -nan      -nan      -nan      -nan 
dram[1]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 24.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 24.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 281/14 = 20.071428
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        385       356       331       321       241       215       135       135       136       135       428       356       480       339       450       368
dram[1]:        460       301       388       279       347       215       135       135       135       138       278       501       501       483       487       385
dram[2]:        343       400       294       344       210       243       135       135       135       138       343       426       330       478       366       451
dram[3]:        329       457       275       387       207       361       135       135       136       135       486       263       477       486       384       480
dram[4]:        400       363       347       325       235       212       141       135       137       135       428       363       470       345       459       363
dram[5]:        479       303       402       275       367       207       135       135       135       135       271       507       507       487       500       386
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=589125 n_nop=589065 n_act=5 n_pre=2 n_ref_event=94204993244752 n_req=53 n_rd=53 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001799
n_activity=413 dram_eff=0.2567
bk0: 26a 589029i bk1: 24a 589076i bk2: 0a 589122i bk3: 0a 589123i bk4: 0a 589123i bk5: 0a 589125i bk6: 0a 589125i bk7: 0a 589125i bk8: 0a 589125i bk9: 0a 589125i bk10: 3a 589109i bk11: 0a 589124i bk12: 0a 589125i bk13: 0a 589126i bk14: 0a 589126i bk15: 0a 589128i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.924528
Row_Buffer_Locality_read = 0.924528
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.673440
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000180 
total_CMD = 589125 
util_bw = 106 
Wasted_Col = 99 
Wasted_Row = 24 
Idle = 588896 

BW Util Bottlenecks: 
RCDc_limit = 60 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 39 
rwq = 0 
CCDLc_limit_alone = 39 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 589125 
n_nop = 589065 
Read = 53 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 2 
n_ref = 94204993244752 
n_req = 53 
total_req = 53 

Dual Bus Interface Util: 
issued_total_row = 7 
issued_total_col = 53 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000090 
Either_Row_CoL_Bus_Util = 0.000102 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000412 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000412476
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=589125 n_nop=589075 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000163
n_activity=290 dram_eff=0.331
bk0: 24a 589081i bk1: 24a 589080i bk2: 0a 589124i bk3: 0a 589124i bk4: 0a 589124i bk5: 0a 589124i bk6: 0a 589124i bk7: 0a 589124i bk8: 0a 589124i bk9: 0a 589125i bk10: 0a 589125i bk11: 0a 589126i bk12: 0a 589126i bk13: 0a 589126i bk14: 0a 589126i bk15: 0a 589126i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004557
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000163 
total_CMD = 589125 
util_bw = 96 
Wasted_Col = 60 
Wasted_Row = 0 
Idle = 588969 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 589125 
n_nop = 589075 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000081 
Either_Row_CoL_Bus_Util = 0.000085 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000204 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000203692
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=589125 n_nop=589075 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000163
n_activity=290 dram_eff=0.331
bk0: 24a 589081i bk1: 24a 589079i bk2: 0a 589124i bk3: 0a 589124i bk4: 0a 589124i bk5: 0a 589124i bk6: 0a 589124i bk7: 0a 589124i bk8: 0a 589124i bk9: 0a 589125i bk10: 0a 589125i bk11: 0a 589126i bk12: 0a 589126i bk13: 0a 589126i bk14: 0a 589126i bk15: 0a 589126i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004513
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000163 
total_CMD = 589125 
util_bw = 96 
Wasted_Col = 60 
Wasted_Row = 0 
Idle = 588969 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 589125 
n_nop = 589075 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000081 
Either_Row_CoL_Bus_Util = 0.000085 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000210 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000210482
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=589125 n_nop=589075 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000163
n_activity=290 dram_eff=0.331
bk0: 24a 589081i bk1: 24a 589077i bk2: 0a 589124i bk3: 0a 589124i bk4: 0a 589124i bk5: 0a 589124i bk6: 0a 589124i bk7: 0a 589124i bk8: 0a 589124i bk9: 0a 589125i bk10: 0a 589125i bk11: 0a 589126i bk12: 0a 589126i bk13: 0a 589126i bk14: 0a 589126i bk15: 0a 589126i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000163 
total_CMD = 589125 
util_bw = 96 
Wasted_Col = 60 
Wasted_Row = 0 
Idle = 588969 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 589125 
n_nop = 589075 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000081 
Either_Row_CoL_Bus_Util = 0.000085 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000216 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000215574
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=589125 n_nop=589079 n_act=2 n_pre=0 n_ref_event=4565658604079112714 n_req=44 n_rd=44 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001494
n_activity=269 dram_eff=0.3271
bk0: 24a 589079i bk1: 20a 589085i bk2: 0a 589124i bk3: 0a 589124i bk4: 0a 589124i bk5: 0a 589124i bk6: 0a 589124i bk7: 0a 589124i bk8: 0a 589124i bk9: 0a 589125i bk10: 0a 589125i bk11: 0a 589126i bk12: 0a 589126i bk13: 0a 589126i bk14: 0a 589126i bk15: 0a 589126i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.954545
Row_Buffer_Locality_read = 0.954545
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000149 
total_CMD = 589125 
util_bw = 88 
Wasted_Col = 57 
Wasted_Row = 0 
Idle = 588980 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 33 
rwq = 0 
CCDLc_limit_alone = 33 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 589125 
n_nop = 589079 
Read = 44 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 4565658604079112714 
n_req = 44 
total_req = 44 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 44 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000075 
Either_Row_CoL_Bus_Util = 0.000078 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000205 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000205389
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=589125 n_nop=589083 n_act=2 n_pre=0 n_ref_event=0 n_req=40 n_rd=40 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001358
n_activity=248 dram_eff=0.3226
bk0: 24a 589078i bk1: 16a 589091i bk2: 0a 589124i bk3: 0a 589124i bk4: 0a 589124i bk5: 0a 589124i bk6: 0a 589124i bk7: 0a 589124i bk8: 0a 589124i bk9: 0a 589125i bk10: 0a 589125i bk11: 0a 589126i bk12: 0a 589126i bk13: 0a 589126i bk14: 0a 589126i bk15: 0a 589126i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.950000
Row_Buffer_Locality_read = 0.950000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000136 
total_CMD = 589125 
util_bw = 80 
Wasted_Col = 54 
Wasted_Row = 0 
Idle = 588991 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 30 
rwq = 0 
CCDLc_limit_alone = 30 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 589125 
n_nop = 589083 
Read = 40 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 40 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 40 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000068 
Either_Row_CoL_Bus_Util = 0.000071 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000197 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000196902

========= L2 cache stats =========
L2_cache_bank[0]: Access = 7786, Miss = 29, Miss_rate = 0.004, Pending_hits = 24, Reservation_fails = 191
L2_cache_bank[1]: Access = 7674, Miss = 24, Miss_rate = 0.003, Pending_hits = 48, Reservation_fails = 383
L2_cache_bank[2]: Access = 7744, Miss = 24, Miss_rate = 0.003, Pending_hits = 24, Reservation_fails = 192
L2_cache_bank[3]: Access = 7674, Miss = 24, Miss_rate = 0.003, Pending_hits = 48, Reservation_fails = 382
L2_cache_bank[4]: Access = 7742, Miss = 24, Miss_rate = 0.003, Pending_hits = 24, Reservation_fails = 191
L2_cache_bank[5]: Access = 7674, Miss = 24, Miss_rate = 0.003, Pending_hits = 40, Reservation_fails = 250
L2_cache_bank[6]: Access = 7734, Miss = 24, Miss_rate = 0.003, Pending_hits = 24, Reservation_fails = 193
L2_cache_bank[7]: Access = 7663, Miss = 24, Miss_rate = 0.003, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[8]: Access = 7770, Miss = 24, Miss_rate = 0.003, Pending_hits = 24, Reservation_fails = 192
L2_cache_bank[9]: Access = 7176, Miss = 20, Miss_rate = 0.003, Pending_hits = 36, Reservation_fails = 284
L2_cache_bank[10]: Access = 8145, Miss = 24, Miss_rate = 0.003, Pending_hits = 36, Reservation_fails = 291
L2_cache_bank[11]: Access = 6704, Miss = 16, Miss_rate = 0.002, Pending_hits = 24, Reservation_fails = 193
L2_total_cache_accesses = 91486
L2_total_cache_misses = 281
L2_total_cache_miss_rate = 0.0031
L2_total_cache_pending_hits = 400
L2_total_cache_reservation_fails = 3126
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 41989
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 3
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 13824
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 34964
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 400
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 69
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 3126
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 207
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 41992
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 13824
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 35640
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3126
L2_cache_data_port_util = 0.017
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=91486
icnt_total_pkts_simt_to_mem=33247
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.1773
	minimum = 5
	maximum = 45
Network latency average = 8.1773
	minimum = 5
	maximum = 45
Slowest packet = 116695
Flit latency average = 7.78373
	minimum = 5
	maximum = 45
Slowest flit = 124459
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00111293
	minimum = 0 (at node 1)
	maximum = 0.00610926 (at node 0)
Accepted packet rate average = 0.00111293
	minimum = 0 (at node 1)
	maximum = 0.0239398 (at node 0)
Injected flit rate average = 0.00122869
	minimum = 0 (at node 1)
	maximum = 0.00923492 (at node 0)
Accepted flit rate average= 0.00122869
	minimum = 0 (at node 1)
	maximum = 0.0239398 (at node 0)
Injected packet length average = 1.10402
Accepted packet length average = 1.10402
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.9833 (31 samples)
	minimum = 5 (31 samples)
	maximum = 82.2581 (31 samples)
Network latency average = 10.8876 (31 samples)
	minimum = 5 (31 samples)
	maximum = 79.9677 (31 samples)
Flit latency average = 10.474 (31 samples)
	minimum = 5 (31 samples)
	maximum = 79.9677 (31 samples)
Fragmentation average = 0 (31 samples)
	minimum = 0 (31 samples)
	maximum = 0 (31 samples)
Injected packet rate average = 0.00973736 (31 samples)
	minimum = 0.000607283 (31 samples)
	maximum = 0.0346863 (31 samples)
Accepted packet rate average = 0.00973736 (31 samples)
	minimum = 0.000191155 (31 samples)
	maximum = 0.0254952 (31 samples)
Injected flit rate average = 0.0103858 (31 samples)
	minimum = 0.00076462 (31 samples)
	maximum = 0.0349355 (31 samples)
Accepted flit rate average = 0.0103858 (31 samples)
	minimum = 0.000191155 (31 samples)
	maximum = 0.0262133 (31 samples)
Injected packet size average = 1.06659 (31 samples)
Accepted packet size average = 1.06659 (31 samples)
Hops average = 1 (31 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 49 sec (49 sec)
gpgpu_simulation_rate = 31814 (inst/sec)
gpgpu_simulation_rate = 9108 (cycle/sec)
gpgpu_silicon_slowdown = 76855x
GPGPU-Sim: *** exit detected ***
