<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="PRACTICA3_2.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="P2_8x1MUX.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="P2_8x1MUX.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="P2_8x1MUX.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="P2_8x1MUX.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="P2_8x1MUX.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="P2_8x1MUX.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="P2_8x1MUX.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="P2_8x1MUX.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="P2_8x1MUX.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="P2_8x1MUX.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="P2_8x1MUX.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="P2_8x1MUX.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="P2_8x1MUX.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="P2_8x1MUX.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="P2_8x1MUX.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="P2_8x1MUX.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="P2_8x1MUX.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="P2_8x1MUX.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="P2_8x1MUX.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="P2_8x1MUX.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="P2_8x1MUX.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="P2_8x1MUX.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="P2_8x1MUX.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="P2_8x1MUX_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="P2_8x1MUX_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="P2_8x1MUX_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="P2_8x1MUX_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="P2_8x1MUX_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="P2_8x1MUX_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="P2_8x1MUX_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="P2_8x1MUX_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="P2_8x1MUX_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="P2_8x1MUX_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="P2_8x1MUX_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="P2_8x1MUX_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="P2_8x1MUX_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="P2_8x1MUX_par.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="P2_8x1MUX_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="P2_8x1MUX_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="P2_8x1MUX_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="P2_8x1MUX_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="P2_8x1MUX_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1605148862" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1605148862">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1605149248" xil_pn:in_ck="6979328012898491436" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1605149248">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="P2_8x1MUX.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1605148867" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="9009142173164482374" xil_pn:start_ts="1605148867">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1605148867" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="2181384530722657028" xil_pn:start_ts="1605148867">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1605148867" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="3370874947715781956" xil_pn:start_ts="1605148867">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1605149248" xil_pn:in_ck="6979328012898491436" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1605149248">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="P2_8x1MUX.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1605149251" xil_pn:in_ck="6979328012898491436" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-6013624492605152040" xil_pn:start_ts="1605149248">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="P2_8x1MUX_beh.prj"/>
      <outfile xil_pn:name="P2_8x1MUX_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1605149251" xil_pn:in_ck="6700900815195918987" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-8715053338012212677" xil_pn:start_ts="1605149251">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="P2_8x1MUX_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1605145773" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1605145773">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1605145773" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="6404023492801942148" xil_pn:start_ts="1605145773">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1605145773" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="3370874947715781956" xil_pn:start_ts="1605145773">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1605145773" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1605145773">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1605145773" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="9009142173164482374" xil_pn:start_ts="1605145773">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1605145773" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="250970745293036838" xil_pn:start_ts="1605145773">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1605145773" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="5571821719116990158" xil_pn:start_ts="1605145773">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1605249638" xil_pn:in_ck="6979328012898491436" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="-7665523639021905453" xil_pn:start_ts="1605249625">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="P2_8x1MUX.lso"/>
      <outfile xil_pn:name="P2_8x1MUX.ngc"/>
      <outfile xil_pn:name="P2_8x1MUX.ngr"/>
      <outfile xil_pn:name="P2_8x1MUX.prj"/>
      <outfile xil_pn:name="P2_8x1MUX.stx"/>
      <outfile xil_pn:name="P2_8x1MUX.syr"/>
      <outfile xil_pn:name="P2_8x1MUX.xst"/>
      <outfile xil_pn:name="P2_8x1MUX_beh.prj"/>
      <outfile xil_pn:name="P2_8x1MUX_stx_beh.prj"/>
      <outfile xil_pn:name="P2_8x1MUX_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1605249638" xil_pn:in_ck="6979328012898490184" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="771749237563534065" xil_pn:start_ts="1605249638">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1605249648" xil_pn:in_ck="340345947029324938" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="6719735981349101829" xil_pn:start_ts="1605249638">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="P2_8x1MUX.bld"/>
      <outfile xil_pn:name="P2_8x1MUX.ngd"/>
      <outfile xil_pn:name="P2_8x1MUX_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1605249663" xil_pn:in_ck="40467719349173803" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="-3038358747526061968" xil_pn:start_ts="1605249648">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="P2_8x1MUX.pcf"/>
      <outfile xil_pn:name="P2_8x1MUX_map.map"/>
      <outfile xil_pn:name="P2_8x1MUX_map.mrp"/>
      <outfile xil_pn:name="P2_8x1MUX_map.ncd"/>
      <outfile xil_pn:name="P2_8x1MUX_map.ngm"/>
      <outfile xil_pn:name="P2_8x1MUX_map.xrpt"/>
      <outfile xil_pn:name="P2_8x1MUX_summary.xml"/>
      <outfile xil_pn:name="P2_8x1MUX_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1605249685" xil_pn:in_ck="1485943910424978148" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="93661965788626211" xil_pn:start_ts="1605249663">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="P2_8x1MUX.ncd"/>
      <outfile xil_pn:name="P2_8x1MUX.pad"/>
      <outfile xil_pn:name="P2_8x1MUX.par"/>
      <outfile xil_pn:name="P2_8x1MUX.ptwx"/>
      <outfile xil_pn:name="P2_8x1MUX.unroutes"/>
      <outfile xil_pn:name="P2_8x1MUX.xpi"/>
      <outfile xil_pn:name="P2_8x1MUX_pad.csv"/>
      <outfile xil_pn:name="P2_8x1MUX_pad.txt"/>
      <outfile xil_pn:name="P2_8x1MUX_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1605249698" xil_pn:in_ck="6979328012898482559" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="5341574683187206424" xil_pn:start_ts="1605249685">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="P2_8x1MUX.bgn"/>
      <outfile xil_pn:name="P2_8x1MUX.bit"/>
      <outfile xil_pn:name="P2_8x1MUX.drc"/>
      <outfile xil_pn:name="P2_8x1MUX.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1605249685" xil_pn:in_ck="2730905625710020391" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416184" xil_pn:start_ts="1605249676">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="P2_8x1MUX.twr"/>
      <outfile xil_pn:name="P2_8x1MUX.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
