{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1587656106650 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1587656106651 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 23 12:35:06 2020 " "Processing started: Thu Apr 23 12:35:06 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1587656106651 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656106651 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ConsoleFPGA -c ConsoleFPGA " "Command: quartus_map --read_settings_files=on --write_settings_files=off ConsoleFPGA -c ConsoleFPGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656106652 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1587656106942 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1587656106943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/Top_level/video_processor.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/Top_level/video_processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 video_processor " "Found entity 1: video_processor" {  } { { "modulos/Top_level/video_processor.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/Top_level/video_processor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587656125989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656125989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/sprite_memory/sprite_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/sprite_memory/sprite_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 sprite_memory " "Found entity 1: sprite_memory" {  } { { "modulos/sprite_memory/sprite_memory.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/sprite_memory/sprite_memory.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587656125990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656125990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/interfaceVGA/VGA_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/interfaceVGA/VGA_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_sync " "Found entity 1: VGA_sync" {  } { { "modulos/interfaceVGA/VGA_sync.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/interfaceVGA/VGA_sync.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587656125991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656125991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/full_print_module/full_print_module.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/full_print_module/full_print_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_print_module " "Found entity 1: full_print_module" {  } { { "modulos/full_print_module/full_print_module.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/full_print_module/full_print_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587656125992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656125992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/multiplexador/multiplexador.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/multiplexador/multiplexador.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplexador " "Found entity 1: multiplexador" {  } { { "modulos/multiplexador/multiplexador.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/multiplexador/multiplexador.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587656125993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656125993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/sprite_line_counter/sprite_line_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/sprite_line_counter/sprite_line_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 sprite_line_counter " "Found entity 1: sprite_line_counter" {  } { { "modulos/sprite_line_counter/sprite_line_counter.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/sprite_line_counter/sprite_line_counter.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587656125994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656125994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/printModule/printModule.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/printModule/printModule.v" { { "Info" "ISGN_ENTITY_NAME" "1 printModule " "Found entity 1: printModule" {  } { { "modulos/printModule/printModule.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/printModule/printModule.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587656125995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656125995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/registerFile/registerFile.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/registerFile/registerFile.v" { { "Info" "ISGN_ENTITY_NAME" "1 registerFile " "Found entity 1: registerFile" {  } { { "modulos/registerFile/registerFile.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/registerFile/registerFile.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587656125998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656125998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/demultiplexador/demultiplexador.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/demultiplexador/demultiplexador.v" { { "Info" "ISGN_ENTITY_NAME" "1 demultiplexador " "Found entity 1: demultiplexador" {  } { { "modulos/demultiplexador/demultiplexador.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587656125999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656125999 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "controlUnit.v(61) " "Verilog HDL warning at controlUnit.v(61): extended using \"x\" or \"z\"" {  } { { "modulos/ControlUnit/controlUnit.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/ControlUnit/controlUnit.v" 61 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1587656126000 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "controlUnit.v(107) " "Verilog HDL information at controlUnit.v(107): always construct contains both blocking and non-blocking assignments" {  } { { "modulos/ControlUnit/controlUnit.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/ControlUnit/controlUnit.v" 107 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1587656126000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/ControlUnit/controlUnit.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/ControlUnit/controlUnit.v" { { "Info" "ISGN_ENTITY_NAME" "1 controlUnit " "Found entity 1: controlUnit" {  } { { "modulos/ControlUnit/controlUnit.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/ControlUnit/controlUnit.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587656126001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656126001 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "decoderInstruction.v(72) " "Verilog HDL warning at decoderInstruction.v(72): extended using \"x\" or \"z\"" {  } { { "modulos/decoderInstruction/decoderInstruction.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/decoderInstruction/decoderInstruction.v" 72 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1587656126001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/decoderInstruction/decoderInstruction.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/decoderInstruction/decoderInstruction.v" { { "Info" "ISGN_ENTITY_NAME" "1 decorderInstruction " "Found entity 1: decorderInstruction" {  } { { "modulos/decoderInstruction/decoderInstruction.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/decoderInstruction/decoderInstruction.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587656126002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656126002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/sprite_memory/memory.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/sprite_memory/memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "modulos/sprite_memory/memory.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/sprite_memory/memory.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587656126003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656126003 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "out_opCode video_processor.v(70) " "Verilog HDL Implicit Net warning at video_processor.v(70): created implicit net for \"out_opCode\"" {  } { { "modulos/Top_level/video_processor.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/Top_level/video_processor.v" 70 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587656126004 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "memory_wr video_processor.v(74) " "Verilog HDL Implicit Net warning at video_processor.v(74): created implicit net for \"memory_wr\"" {  } { { "modulos/Top_level/video_processor.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/Top_level/video_processor.v" 74 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587656126004 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pixel_x video_processor.v(124) " "Verilog HDL Implicit Net warning at video_processor.v(124): created implicit net for \"pixel_x\"" {  } { { "modulos/Top_level/video_processor.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/Top_level/video_processor.v" 124 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587656126004 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pixel_y video_processor.v(125) " "Verilog HDL Implicit Net warning at video_processor.v(125): created implicit net for \"pixel_y\"" {  } { { "modulos/Top_level/video_processor.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/Top_level/video_processor.v" 125 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587656126004 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "check_value_sig video_processor.v(128) " "Verilog HDL Implicit Net warning at video_processor.v(128): created implicit net for \"check_value_sig\"" {  } { { "modulos/Top_level/video_processor.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/Top_level/video_processor.v" 128 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587656126004 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "printModule printModule.v(40) " "Verilog HDL Parameter Declaration warning at printModule.v(40): Parameter Declaration in module \"printModule\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "modulos/printModule/printModule.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/printModule/printModule.v" 40 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1587656126024 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "printModule printModule.v(45) " "Verilog HDL Parameter Declaration warning at printModule.v(45): Parameter Declaration in module \"printModule\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "modulos/printModule/printModule.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/printModule/printModule.v" 45 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1587656126024 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "printModule printModule.v(46) " "Verilog HDL Parameter Declaration warning at printModule.v(46): Parameter Declaration in module \"printModule\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "modulos/printModule/printModule.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/printModule/printModule.v" 46 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1587656126024 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "printModule printModule.v(47) " "Verilog HDL Parameter Declaration warning at printModule.v(47): Parameter Declaration in module \"printModule\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "modulos/printModule/printModule.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/printModule/printModule.v" 47 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1587656126024 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "sprite_line_counter sprite_line_counter.v(32) " "Verilog HDL Parameter Declaration warning at sprite_line_counter.v(32): Parameter Declaration in module \"sprite_line_counter\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "modulos/sprite_line_counter/sprite_line_counter.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/sprite_line_counter/sprite_line_counter.v" 32 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1587656126025 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "video_processor " "Elaborating entity \"video_processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1587656126101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decorderInstruction decorderInstruction:decorderInstruction_inst " "Elaborating entity \"decorderInstruction\" for hierarchy \"decorderInstruction:decorderInstruction_inst\"" {  } { { "modulos/Top_level/video_processor.v" "decorderInstruction_inst" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/Top_level/video_processor.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587656126106 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 decoderInstruction.v(54) " "Verilog HDL assignment warning at decoderInstruction.v(54): truncated value with size 4 to match size of target (2)" {  } { { "modulos/decoderInstruction/decoderInstruction.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/decoderInstruction/decoderInstruction.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1587656126108 "|video_processor|decorderInstruction:decorderInstruction_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "opcode decoderInstruction.v(52) " "Verilog HDL Always Construct warning at decoderInstruction.v(52): inferring latch(es) for variable \"opcode\", which holds its previous value in one or more paths through the always construct" {  } { { "modulos/decoderInstruction/decoderInstruction.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/decoderInstruction/decoderInstruction.v" 52 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1587656126109 "|video_processor|decorderInstruction:decorderInstruction_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "register decoderInstruction.v(52) " "Verilog HDL Always Construct warning at decoderInstruction.v(52): inferring latch(es) for variable \"register\", which holds its previous value in one or more paths through the always construct" {  } { { "modulos/decoderInstruction/decoderInstruction.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/decoderInstruction/decoderInstruction.v" 52 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1587656126109 "|video_processor|decorderInstruction:decorderInstruction_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data decoderInstruction.v(52) " "Verilog HDL Always Construct warning at decoderInstruction.v(52): inferring latch(es) for variable \"data\", which holds its previous value in one or more paths through the always construct" {  } { { "modulos/decoderInstruction/decoderInstruction.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/decoderInstruction/decoderInstruction.v" 52 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1587656126109 "|video_processor|decorderInstruction:decorderInstruction_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[0\] decoderInstruction.v(88) " "Inferred latch for \"data\[0\]\" at decoderInstruction.v(88)" {  } { { "modulos/decoderInstruction/decoderInstruction.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/decoderInstruction/decoderInstruction.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656126109 "|video_processor|decorderInstruction:decorderInstruction_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[1\] decoderInstruction.v(88) " "Inferred latch for \"data\[1\]\" at decoderInstruction.v(88)" {  } { { "modulos/decoderInstruction/decoderInstruction.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/decoderInstruction/decoderInstruction.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656126109 "|video_processor|decorderInstruction:decorderInstruction_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[2\] decoderInstruction.v(88) " "Inferred latch for \"data\[2\]\" at decoderInstruction.v(88)" {  } { { "modulos/decoderInstruction/decoderInstruction.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/decoderInstruction/decoderInstruction.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656126109 "|video_processor|decorderInstruction:decorderInstruction_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[3\] decoderInstruction.v(88) " "Inferred latch for \"data\[3\]\" at decoderInstruction.v(88)" {  } { { "modulos/decoderInstruction/decoderInstruction.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/decoderInstruction/decoderInstruction.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656126109 "|video_processor|decorderInstruction:decorderInstruction_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[4\] decoderInstruction.v(88) " "Inferred latch for \"data\[4\]\" at decoderInstruction.v(88)" {  } { { "modulos/decoderInstruction/decoderInstruction.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/decoderInstruction/decoderInstruction.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656126109 "|video_processor|decorderInstruction:decorderInstruction_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[5\] decoderInstruction.v(88) " "Inferred latch for \"data\[5\]\" at decoderInstruction.v(88)" {  } { { "modulos/decoderInstruction/decoderInstruction.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/decoderInstruction/decoderInstruction.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656126109 "|video_processor|decorderInstruction:decorderInstruction_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[6\] decoderInstruction.v(88) " "Inferred latch for \"data\[6\]\" at decoderInstruction.v(88)" {  } { { "modulos/decoderInstruction/decoderInstruction.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/decoderInstruction/decoderInstruction.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656126109 "|video_processor|decorderInstruction:decorderInstruction_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[7\] decoderInstruction.v(88) " "Inferred latch for \"data\[7\]\" at decoderInstruction.v(88)" {  } { { "modulos/decoderInstruction/decoderInstruction.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/decoderInstruction/decoderInstruction.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656126109 "|video_processor|decorderInstruction:decorderInstruction_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[8\] decoderInstruction.v(88) " "Inferred latch for \"data\[8\]\" at decoderInstruction.v(88)" {  } { { "modulos/decoderInstruction/decoderInstruction.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/decoderInstruction/decoderInstruction.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656126109 "|video_processor|decorderInstruction:decorderInstruction_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[9\] decoderInstruction.v(88) " "Inferred latch for \"data\[9\]\" at decoderInstruction.v(88)" {  } { { "modulos/decoderInstruction/decoderInstruction.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/decoderInstruction/decoderInstruction.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656126109 "|video_processor|decorderInstruction:decorderInstruction_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[10\] decoderInstruction.v(88) " "Inferred latch for \"data\[10\]\" at decoderInstruction.v(88)" {  } { { "modulos/decoderInstruction/decoderInstruction.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/decoderInstruction/decoderInstruction.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656126109 "|video_processor|decorderInstruction:decorderInstruction_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[11\] decoderInstruction.v(88) " "Inferred latch for \"data\[11\]\" at decoderInstruction.v(88)" {  } { { "modulos/decoderInstruction/decoderInstruction.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/decoderInstruction/decoderInstruction.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656126109 "|video_processor|decorderInstruction:decorderInstruction_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[12\] decoderInstruction.v(88) " "Inferred latch for \"data\[12\]\" at decoderInstruction.v(88)" {  } { { "modulos/decoderInstruction/decoderInstruction.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/decoderInstruction/decoderInstruction.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656126109 "|video_processor|decorderInstruction:decorderInstruction_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[13\] decoderInstruction.v(88) " "Inferred latch for \"data\[13\]\" at decoderInstruction.v(88)" {  } { { "modulos/decoderInstruction/decoderInstruction.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/decoderInstruction/decoderInstruction.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656126109 "|video_processor|decorderInstruction:decorderInstruction_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[14\] decoderInstruction.v(88) " "Inferred latch for \"data\[14\]\" at decoderInstruction.v(88)" {  } { { "modulos/decoderInstruction/decoderInstruction.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/decoderInstruction/decoderInstruction.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656126109 "|video_processor|decorderInstruction:decorderInstruction_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[15\] decoderInstruction.v(88) " "Inferred latch for \"data\[15\]\" at decoderInstruction.v(88)" {  } { { "modulos/decoderInstruction/decoderInstruction.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/decoderInstruction/decoderInstruction.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656126109 "|video_processor|decorderInstruction:decorderInstruction_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[16\] decoderInstruction.v(88) " "Inferred latch for \"data\[16\]\" at decoderInstruction.v(88)" {  } { { "modulos/decoderInstruction/decoderInstruction.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/decoderInstruction/decoderInstruction.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656126109 "|video_processor|decorderInstruction:decorderInstruction_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[17\] decoderInstruction.v(88) " "Inferred latch for \"data\[17\]\" at decoderInstruction.v(88)" {  } { { "modulos/decoderInstruction/decoderInstruction.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/decoderInstruction/decoderInstruction.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656126109 "|video_processor|decorderInstruction:decorderInstruction_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[18\] decoderInstruction.v(88) " "Inferred latch for \"data\[18\]\" at decoderInstruction.v(88)" {  } { { "modulos/decoderInstruction/decoderInstruction.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/decoderInstruction/decoderInstruction.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656126109 "|video_processor|decorderInstruction:decorderInstruction_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[19\] decoderInstruction.v(88) " "Inferred latch for \"data\[19\]\" at decoderInstruction.v(88)" {  } { { "modulos/decoderInstruction/decoderInstruction.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/decoderInstruction/decoderInstruction.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656126110 "|video_processor|decorderInstruction:decorderInstruction_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[20\] decoderInstruction.v(88) " "Inferred latch for \"data\[20\]\" at decoderInstruction.v(88)" {  } { { "modulos/decoderInstruction/decoderInstruction.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/decoderInstruction/decoderInstruction.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656126110 "|video_processor|decorderInstruction:decorderInstruction_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[21\] decoderInstruction.v(88) " "Inferred latch for \"data\[21\]\" at decoderInstruction.v(88)" {  } { { "modulos/decoderInstruction/decoderInstruction.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/decoderInstruction/decoderInstruction.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656126110 "|video_processor|decorderInstruction:decorderInstruction_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[22\] decoderInstruction.v(88) " "Inferred latch for \"data\[22\]\" at decoderInstruction.v(88)" {  } { { "modulos/decoderInstruction/decoderInstruction.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/decoderInstruction/decoderInstruction.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656126110 "|video_processor|decorderInstruction:decorderInstruction_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[23\] decoderInstruction.v(88) " "Inferred latch for \"data\[23\]\" at decoderInstruction.v(88)" {  } { { "modulos/decoderInstruction/decoderInstruction.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/decoderInstruction/decoderInstruction.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656126110 "|video_processor|decorderInstruction:decorderInstruction_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[24\] decoderInstruction.v(88) " "Inferred latch for \"data\[24\]\" at decoderInstruction.v(88)" {  } { { "modulos/decoderInstruction/decoderInstruction.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/decoderInstruction/decoderInstruction.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656126110 "|video_processor|decorderInstruction:decorderInstruction_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[25\] decoderInstruction.v(88) " "Inferred latch for \"data\[25\]\" at decoderInstruction.v(88)" {  } { { "modulos/decoderInstruction/decoderInstruction.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/decoderInstruction/decoderInstruction.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656126110 "|video_processor|decorderInstruction:decorderInstruction_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[26\] decoderInstruction.v(88) " "Inferred latch for \"data\[26\]\" at decoderInstruction.v(88)" {  } { { "modulos/decoderInstruction/decoderInstruction.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/decoderInstruction/decoderInstruction.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656126110 "|video_processor|decorderInstruction:decorderInstruction_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[27\] decoderInstruction.v(88) " "Inferred latch for \"data\[27\]\" at decoderInstruction.v(88)" {  } { { "modulos/decoderInstruction/decoderInstruction.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/decoderInstruction/decoderInstruction.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656126110 "|video_processor|decorderInstruction:decorderInstruction_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[28\] decoderInstruction.v(88) " "Inferred latch for \"data\[28\]\" at decoderInstruction.v(88)" {  } { { "modulos/decoderInstruction/decoderInstruction.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/decoderInstruction/decoderInstruction.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656126110 "|video_processor|decorderInstruction:decorderInstruction_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[29\] decoderInstruction.v(88) " "Inferred latch for \"data\[29\]\" at decoderInstruction.v(88)" {  } { { "modulos/decoderInstruction/decoderInstruction.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/decoderInstruction/decoderInstruction.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656126110 "|video_processor|decorderInstruction:decorderInstruction_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[30\] decoderInstruction.v(88) " "Inferred latch for \"data\[30\]\" at decoderInstruction.v(88)" {  } { { "modulos/decoderInstruction/decoderInstruction.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/decoderInstruction/decoderInstruction.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656126110 "|video_processor|decorderInstruction:decorderInstruction_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[31\] decoderInstruction.v(88) " "Inferred latch for \"data\[31\]\" at decoderInstruction.v(88)" {  } { { "modulos/decoderInstruction/decoderInstruction.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/decoderInstruction/decoderInstruction.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656126110 "|video_processor|decorderInstruction:decorderInstruction_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register\[0\] decoderInstruction.v(88) " "Inferred latch for \"register\[0\]\" at decoderInstruction.v(88)" {  } { { "modulos/decoderInstruction/decoderInstruction.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/decoderInstruction/decoderInstruction.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656126110 "|video_processor|decorderInstruction:decorderInstruction_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register\[1\] decoderInstruction.v(88) " "Inferred latch for \"register\[1\]\" at decoderInstruction.v(88)" {  } { { "modulos/decoderInstruction/decoderInstruction.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/decoderInstruction/decoderInstruction.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656126110 "|video_processor|decorderInstruction:decorderInstruction_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register\[2\] decoderInstruction.v(88) " "Inferred latch for \"register\[2\]\" at decoderInstruction.v(88)" {  } { { "modulos/decoderInstruction/decoderInstruction.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/decoderInstruction/decoderInstruction.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656126110 "|video_processor|decorderInstruction:decorderInstruction_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register\[3\] decoderInstruction.v(88) " "Inferred latch for \"register\[3\]\" at decoderInstruction.v(88)" {  } { { "modulos/decoderInstruction/decoderInstruction.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/decoderInstruction/decoderInstruction.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656126110 "|video_processor|decorderInstruction:decorderInstruction_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register\[4\] decoderInstruction.v(88) " "Inferred latch for \"register\[4\]\" at decoderInstruction.v(88)" {  } { { "modulos/decoderInstruction/decoderInstruction.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/decoderInstruction/decoderInstruction.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656126110 "|video_processor|decorderInstruction:decorderInstruction_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register\[5\] decoderInstruction.v(88) " "Inferred latch for \"register\[5\]\" at decoderInstruction.v(88)" {  } { { "modulos/decoderInstruction/decoderInstruction.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/decoderInstruction/decoderInstruction.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656126110 "|video_processor|decorderInstruction:decorderInstruction_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register\[6\] decoderInstruction.v(88) " "Inferred latch for \"register\[6\]\" at decoderInstruction.v(88)" {  } { { "modulos/decoderInstruction/decoderInstruction.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/decoderInstruction/decoderInstruction.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656126111 "|video_processor|decorderInstruction:decorderInstruction_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register\[7\] decoderInstruction.v(88) " "Inferred latch for \"register\[7\]\" at decoderInstruction.v(88)" {  } { { "modulos/decoderInstruction/decoderInstruction.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/decoderInstruction/decoderInstruction.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656126111 "|video_processor|decorderInstruction:decorderInstruction_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register\[8\] decoderInstruction.v(88) " "Inferred latch for \"register\[8\]\" at decoderInstruction.v(88)" {  } { { "modulos/decoderInstruction/decoderInstruction.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/decoderInstruction/decoderInstruction.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656126111 "|video_processor|decorderInstruction:decorderInstruction_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register\[9\] decoderInstruction.v(88) " "Inferred latch for \"register\[9\]\" at decoderInstruction.v(88)" {  } { { "modulos/decoderInstruction/decoderInstruction.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/decoderInstruction/decoderInstruction.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656126111 "|video_processor|decorderInstruction:decorderInstruction_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register\[10\] decoderInstruction.v(88) " "Inferred latch for \"register\[10\]\" at decoderInstruction.v(88)" {  } { { "modulos/decoderInstruction/decoderInstruction.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/decoderInstruction/decoderInstruction.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656126111 "|video_processor|decorderInstruction:decorderInstruction_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register\[11\] decoderInstruction.v(88) " "Inferred latch for \"register\[11\]\" at decoderInstruction.v(88)" {  } { { "modulos/decoderInstruction/decoderInstruction.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/decoderInstruction/decoderInstruction.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656126111 "|video_processor|decorderInstruction:decorderInstruction_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register\[12\] decoderInstruction.v(88) " "Inferred latch for \"register\[12\]\" at decoderInstruction.v(88)" {  } { { "modulos/decoderInstruction/decoderInstruction.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/decoderInstruction/decoderInstruction.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656126111 "|video_processor|decorderInstruction:decorderInstruction_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register\[13\] decoderInstruction.v(88) " "Inferred latch for \"register\[13\]\" at decoderInstruction.v(88)" {  } { { "modulos/decoderInstruction/decoderInstruction.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/decoderInstruction/decoderInstruction.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656126111 "|video_processor|decorderInstruction:decorderInstruction_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opcode\[0\] decoderInstruction.v(88) " "Inferred latch for \"opcode\[0\]\" at decoderInstruction.v(88)" {  } { { "modulos/decoderInstruction/decoderInstruction.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/decoderInstruction/decoderInstruction.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656126111 "|video_processor|decorderInstruction:decorderInstruction_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opcode\[1\] decoderInstruction.v(88) " "Inferred latch for \"opcode\[1\]\" at decoderInstruction.v(88)" {  } { { "modulos/decoderInstruction/decoderInstruction.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/decoderInstruction/decoderInstruction.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656126111 "|video_processor|decorderInstruction:decorderInstruction_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlUnit controlUnit:controlUnit_inst " "Elaborating entity \"controlUnit\" for hierarchy \"controlUnit:controlUnit_inst\"" {  } { { "modulos/Top_level/video_processor.v" "controlUnit_inst" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/Top_level/video_processor.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587656126112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demultiplexador demultiplexador:demultiplexador_inst_address " "Elaborating entity \"demultiplexador\" for hierarchy \"demultiplexador:demultiplexador_inst_address\"" {  } { { "modulos/Top_level/video_processor.v" "demultiplexador_inst_address" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/Top_level/video_processor.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587656126114 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out1 demultiplexador.v(24) " "Verilog HDL Always Construct warning at demultiplexador.v(24): inferring latch(es) for variable \"out1\", which holds its previous value in one or more paths through the always construct" {  } { { "modulos/demultiplexador/demultiplexador.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v" 24 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1587656126115 "|video_processor|demultiplexador:demultiplexador_inst_address"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out2 demultiplexador.v(24) " "Verilog HDL Always Construct warning at demultiplexador.v(24): inferring latch(es) for variable \"out2\", which holds its previous value in one or more paths through the always construct" {  } { { "modulos/demultiplexador/demultiplexador.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v" 24 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1587656126115 "|video_processor|demultiplexador:demultiplexador_inst_address"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[0\] demultiplexador.v(26) " "Inferred latch for \"out2\[0\]\" at demultiplexador.v(26)" {  } { { "modulos/demultiplexador/demultiplexador.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656126115 "|video_processor|demultiplexador:demultiplexador_inst_address"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[1\] demultiplexador.v(26) " "Inferred latch for \"out2\[1\]\" at demultiplexador.v(26)" {  } { { "modulos/demultiplexador/demultiplexador.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656126115 "|video_processor|demultiplexador:demultiplexador_inst_address"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[2\] demultiplexador.v(26) " "Inferred latch for \"out2\[2\]\" at demultiplexador.v(26)" {  } { { "modulos/demultiplexador/demultiplexador.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656126115 "|video_processor|demultiplexador:demultiplexador_inst_address"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[3\] demultiplexador.v(26) " "Inferred latch for \"out2\[3\]\" at demultiplexador.v(26)" {  } { { "modulos/demultiplexador/demultiplexador.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656126115 "|video_processor|demultiplexador:demultiplexador_inst_address"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[4\] demultiplexador.v(26) " "Inferred latch for \"out2\[4\]\" at demultiplexador.v(26)" {  } { { "modulos/demultiplexador/demultiplexador.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656126115 "|video_processor|demultiplexador:demultiplexador_inst_address"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[0\] demultiplexador.v(26) " "Inferred latch for \"out1\[0\]\" at demultiplexador.v(26)" {  } { { "modulos/demultiplexador/demultiplexador.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656126115 "|video_processor|demultiplexador:demultiplexador_inst_address"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[1\] demultiplexador.v(26) " "Inferred latch for \"out1\[1\]\" at demultiplexador.v(26)" {  } { { "modulos/demultiplexador/demultiplexador.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656126115 "|video_processor|demultiplexador:demultiplexador_inst_address"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[2\] demultiplexador.v(26) " "Inferred latch for \"out1\[2\]\" at demultiplexador.v(26)" {  } { { "modulos/demultiplexador/demultiplexador.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656126115 "|video_processor|demultiplexador:demultiplexador_inst_address"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[3\] demultiplexador.v(26) " "Inferred latch for \"out1\[3\]\" at demultiplexador.v(26)" {  } { { "modulos/demultiplexador/demultiplexador.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656126115 "|video_processor|demultiplexador:demultiplexador_inst_address"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[4\] demultiplexador.v(26) " "Inferred latch for \"out1\[4\]\" at demultiplexador.v(26)" {  } { { "modulos/demultiplexador/demultiplexador.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656126115 "|video_processor|demultiplexador:demultiplexador_inst_address"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[5\] demultiplexador.v(26) " "Inferred latch for \"out1\[5\]\" at demultiplexador.v(26)" {  } { { "modulos/demultiplexador/demultiplexador.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656126115 "|video_processor|demultiplexador:demultiplexador_inst_address"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[6\] demultiplexador.v(26) " "Inferred latch for \"out1\[6\]\" at demultiplexador.v(26)" {  } { { "modulos/demultiplexador/demultiplexador.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656126115 "|video_processor|demultiplexador:demultiplexador_inst_address"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[7\] demultiplexador.v(26) " "Inferred latch for \"out1\[7\]\" at demultiplexador.v(26)" {  } { { "modulos/demultiplexador/demultiplexador.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656126115 "|video_processor|demultiplexador:demultiplexador_inst_address"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[8\] demultiplexador.v(26) " "Inferred latch for \"out1\[8\]\" at demultiplexador.v(26)" {  } { { "modulos/demultiplexador/demultiplexador.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656126115 "|video_processor|demultiplexador:demultiplexador_inst_address"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[9\] demultiplexador.v(26) " "Inferred latch for \"out1\[9\]\" at demultiplexador.v(26)" {  } { { "modulos/demultiplexador/demultiplexador.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656126116 "|video_processor|demultiplexador:demultiplexador_inst_address"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[10\] demultiplexador.v(26) " "Inferred latch for \"out1\[10\]\" at demultiplexador.v(26)" {  } { { "modulos/demultiplexador/demultiplexador.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656126116 "|video_processor|demultiplexador:demultiplexador_inst_address"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[11\] demultiplexador.v(26) " "Inferred latch for \"out1\[11\]\" at demultiplexador.v(26)" {  } { { "modulos/demultiplexador/demultiplexador.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656126116 "|video_processor|demultiplexador:demultiplexador_inst_address"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[12\] demultiplexador.v(26) " "Inferred latch for \"out1\[12\]\" at demultiplexador.v(26)" {  } { { "modulos/demultiplexador/demultiplexador.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656126116 "|video_processor|demultiplexador:demultiplexador_inst_address"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[13\] demultiplexador.v(26) " "Inferred latch for \"out1\[13\]\" at demultiplexador.v(26)" {  } { { "modulos/demultiplexador/demultiplexador.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656126116 "|video_processor|demultiplexador:demultiplexador_inst_address"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demultiplexador demultiplexador:demultiplexador_inst_data " "Elaborating entity \"demultiplexador\" for hierarchy \"demultiplexador:demultiplexador_inst_data\"" {  } { { "modulos/Top_level/video_processor.v" "demultiplexador_inst_data" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/Top_level/video_processor.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587656126116 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out1 demultiplexador.v(24) " "Verilog HDL Always Construct warning at demultiplexador.v(24): inferring latch(es) for variable \"out1\", which holds its previous value in one or more paths through the always construct" {  } { { "modulos/demultiplexador/demultiplexador.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v" 24 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1587656126118 "|video_processor|demultiplexador:demultiplexador_inst_data"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out2 demultiplexador.v(24) " "Verilog HDL Always Construct warning at demultiplexador.v(24): inferring latch(es) for variable \"out2\", which holds its previous value in one or more paths through the always construct" {  } { { "modulos/demultiplexador/demultiplexador.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v" 24 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1587656126118 "|video_processor|demultiplexador:demultiplexador_inst_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[0\] demultiplexador.v(26) " "Inferred latch for \"out2\[0\]\" at demultiplexador.v(26)" {  } { { "modulos/demultiplexador/demultiplexador.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656126118 "|video_processor|demultiplexador:demultiplexador_inst_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[1\] demultiplexador.v(26) " "Inferred latch for \"out2\[1\]\" at demultiplexador.v(26)" {  } { { "modulos/demultiplexador/demultiplexador.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656126118 "|video_processor|demultiplexador:demultiplexador_inst_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[2\] demultiplexador.v(26) " "Inferred latch for \"out2\[2\]\" at demultiplexador.v(26)" {  } { { "modulos/demultiplexador/demultiplexador.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656126118 "|video_processor|demultiplexador:demultiplexador_inst_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[3\] demultiplexador.v(26) " "Inferred latch for \"out2\[3\]\" at demultiplexador.v(26)" {  } { { "modulos/demultiplexador/demultiplexador.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656126118 "|video_processor|demultiplexador:demultiplexador_inst_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[4\] demultiplexador.v(26) " "Inferred latch for \"out2\[4\]\" at demultiplexador.v(26)" {  } { { "modulos/demultiplexador/demultiplexador.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656126118 "|video_processor|demultiplexador:demultiplexador_inst_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[5\] demultiplexador.v(26) " "Inferred latch for \"out2\[5\]\" at demultiplexador.v(26)" {  } { { "modulos/demultiplexador/demultiplexador.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656126118 "|video_processor|demultiplexador:demultiplexador_inst_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[6\] demultiplexador.v(26) " "Inferred latch for \"out2\[6\]\" at demultiplexador.v(26)" {  } { { "modulos/demultiplexador/demultiplexador.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656126118 "|video_processor|demultiplexador:demultiplexador_inst_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[7\] demultiplexador.v(26) " "Inferred latch for \"out2\[7\]\" at demultiplexador.v(26)" {  } { { "modulos/demultiplexador/demultiplexador.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656126118 "|video_processor|demultiplexador:demultiplexador_inst_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[8\] demultiplexador.v(26) " "Inferred latch for \"out2\[8\]\" at demultiplexador.v(26)" {  } { { "modulos/demultiplexador/demultiplexador.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656126118 "|video_processor|demultiplexador:demultiplexador_inst_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[9\] demultiplexador.v(26) " "Inferred latch for \"out2\[9\]\" at demultiplexador.v(26)" {  } { { "modulos/demultiplexador/demultiplexador.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656126118 "|video_processor|demultiplexador:demultiplexador_inst_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[10\] demultiplexador.v(26) " "Inferred latch for \"out2\[10\]\" at demultiplexador.v(26)" {  } { { "modulos/demultiplexador/demultiplexador.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656126118 "|video_processor|demultiplexador:demultiplexador_inst_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[11\] demultiplexador.v(26) " "Inferred latch for \"out2\[11\]\" at demultiplexador.v(26)" {  } { { "modulos/demultiplexador/demultiplexador.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656126118 "|video_processor|demultiplexador:demultiplexador_inst_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[12\] demultiplexador.v(26) " "Inferred latch for \"out2\[12\]\" at demultiplexador.v(26)" {  } { { "modulos/demultiplexador/demultiplexador.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656126118 "|video_processor|demultiplexador:demultiplexador_inst_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[13\] demultiplexador.v(26) " "Inferred latch for \"out2\[13\]\" at demultiplexador.v(26)" {  } { { "modulos/demultiplexador/demultiplexador.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656126118 "|video_processor|demultiplexador:demultiplexador_inst_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[14\] demultiplexador.v(26) " "Inferred latch for \"out2\[14\]\" at demultiplexador.v(26)" {  } { { "modulos/demultiplexador/demultiplexador.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656126118 "|video_processor|demultiplexador:demultiplexador_inst_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[15\] demultiplexador.v(26) " "Inferred latch for \"out2\[15\]\" at demultiplexador.v(26)" {  } { { "modulos/demultiplexador/demultiplexador.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656126118 "|video_processor|demultiplexador:demultiplexador_inst_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[16\] demultiplexador.v(26) " "Inferred latch for \"out2\[16\]\" at demultiplexador.v(26)" {  } { { "modulos/demultiplexador/demultiplexador.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656126118 "|video_processor|demultiplexador:demultiplexador_inst_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[17\] demultiplexador.v(26) " "Inferred latch for \"out2\[17\]\" at demultiplexador.v(26)" {  } { { "modulos/demultiplexador/demultiplexador.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656126118 "|video_processor|demultiplexador:demultiplexador_inst_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[18\] demultiplexador.v(26) " "Inferred latch for \"out2\[18\]\" at demultiplexador.v(26)" {  } { { "modulos/demultiplexador/demultiplexador.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656126118 "|video_processor|demultiplexador:demultiplexador_inst_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[19\] demultiplexador.v(26) " "Inferred latch for \"out2\[19\]\" at demultiplexador.v(26)" {  } { { "modulos/demultiplexador/demultiplexador.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656126118 "|video_processor|demultiplexador:demultiplexador_inst_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[20\] demultiplexador.v(26) " "Inferred latch for \"out2\[20\]\" at demultiplexador.v(26)" {  } { { "modulos/demultiplexador/demultiplexador.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656126119 "|video_processor|demultiplexador:demultiplexador_inst_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[21\] demultiplexador.v(26) " "Inferred latch for \"out2\[21\]\" at demultiplexador.v(26)" {  } { { "modulos/demultiplexador/demultiplexador.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656126119 "|video_processor|demultiplexador:demultiplexador_inst_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[22\] demultiplexador.v(26) " "Inferred latch for \"out2\[22\]\" at demultiplexador.v(26)" {  } { { "modulos/demultiplexador/demultiplexador.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656126119 "|video_processor|demultiplexador:demultiplexador_inst_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[23\] demultiplexador.v(26) " "Inferred latch for \"out2\[23\]\" at demultiplexador.v(26)" {  } { { "modulos/demultiplexador/demultiplexador.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656126119 "|video_processor|demultiplexador:demultiplexador_inst_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[24\] demultiplexador.v(26) " "Inferred latch for \"out2\[24\]\" at demultiplexador.v(26)" {  } { { "modulos/demultiplexador/demultiplexador.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656126119 "|video_processor|demultiplexador:demultiplexador_inst_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[25\] demultiplexador.v(26) " "Inferred latch for \"out2\[25\]\" at demultiplexador.v(26)" {  } { { "modulos/demultiplexador/demultiplexador.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656126119 "|video_processor|demultiplexador:demultiplexador_inst_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[26\] demultiplexador.v(26) " "Inferred latch for \"out2\[26\]\" at demultiplexador.v(26)" {  } { { "modulos/demultiplexador/demultiplexador.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656126119 "|video_processor|demultiplexador:demultiplexador_inst_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[27\] demultiplexador.v(26) " "Inferred latch for \"out2\[27\]\" at demultiplexador.v(26)" {  } { { "modulos/demultiplexador/demultiplexador.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656126119 "|video_processor|demultiplexador:demultiplexador_inst_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[28\] demultiplexador.v(26) " "Inferred latch for \"out2\[28\]\" at demultiplexador.v(26)" {  } { { "modulos/demultiplexador/demultiplexador.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656126119 "|video_processor|demultiplexador:demultiplexador_inst_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[29\] demultiplexador.v(26) " "Inferred latch for \"out2\[29\]\" at demultiplexador.v(26)" {  } { { "modulos/demultiplexador/demultiplexador.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656126119 "|video_processor|demultiplexador:demultiplexador_inst_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[30\] demultiplexador.v(26) " "Inferred latch for \"out2\[30\]\" at demultiplexador.v(26)" {  } { { "modulos/demultiplexador/demultiplexador.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656126119 "|video_processor|demultiplexador:demultiplexador_inst_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[31\] demultiplexador.v(26) " "Inferred latch for \"out2\[31\]\" at demultiplexador.v(26)" {  } { { "modulos/demultiplexador/demultiplexador.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656126119 "|video_processor|demultiplexador:demultiplexador_inst_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[0\] demultiplexador.v(26) " "Inferred latch for \"out1\[0\]\" at demultiplexador.v(26)" {  } { { "modulos/demultiplexador/demultiplexador.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656126119 "|video_processor|demultiplexador:demultiplexador_inst_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[1\] demultiplexador.v(26) " "Inferred latch for \"out1\[1\]\" at demultiplexador.v(26)" {  } { { "modulos/demultiplexador/demultiplexador.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656126119 "|video_processor|demultiplexador:demultiplexador_inst_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[2\] demultiplexador.v(26) " "Inferred latch for \"out1\[2\]\" at demultiplexador.v(26)" {  } { { "modulos/demultiplexador/demultiplexador.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656126119 "|video_processor|demultiplexador:demultiplexador_inst_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[3\] demultiplexador.v(26) " "Inferred latch for \"out1\[3\]\" at demultiplexador.v(26)" {  } { { "modulos/demultiplexador/demultiplexador.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656126119 "|video_processor|demultiplexador:demultiplexador_inst_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[4\] demultiplexador.v(26) " "Inferred latch for \"out1\[4\]\" at demultiplexador.v(26)" {  } { { "modulos/demultiplexador/demultiplexador.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656126119 "|video_processor|demultiplexador:demultiplexador_inst_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[5\] demultiplexador.v(26) " "Inferred latch for \"out1\[5\]\" at demultiplexador.v(26)" {  } { { "modulos/demultiplexador/demultiplexador.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656126119 "|video_processor|demultiplexador:demultiplexador_inst_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[6\] demultiplexador.v(26) " "Inferred latch for \"out1\[6\]\" at demultiplexador.v(26)" {  } { { "modulos/demultiplexador/demultiplexador.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656126119 "|video_processor|demultiplexador:demultiplexador_inst_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[7\] demultiplexador.v(26) " "Inferred latch for \"out1\[7\]\" at demultiplexador.v(26)" {  } { { "modulos/demultiplexador/demultiplexador.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656126119 "|video_processor|demultiplexador:demultiplexador_inst_data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[8\] demultiplexador.v(26) " "Inferred latch for \"out1\[8\]\" at demultiplexador.v(26)" {  } { { "modulos/demultiplexador/demultiplexador.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656126119 "|video_processor|demultiplexador:demultiplexador_inst_data"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerFile registerFile:registerFile_inst " "Elaborating entity \"registerFile\" for hierarchy \"registerFile:registerFile_inst\"" {  } { { "modulos/Top_level/video_processor.v" "registerFile_inst" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/Top_level/video_processor.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587656126120 ""}
{ "Error" "EVRFX_VERI_OPPOSITE_DIRECTION" "registerFile.v(611) " "Verilog HDL error at registerFile.v(611): part-select direction is opposite from prefix index direction" {  } { { "modulos/registerFile/registerFile.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/registerFile/registerFile.v" 611 0 0 } }  } 0 10198 "Verilog HDL error at %1!s!: part-select direction is opposite from prefix index direction" 0 0 "Analysis & Synthesis" 0 -1 1587656126168 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "reg0 registerFile.v(46) " "HDL error at registerFile.v(46): see declaration for object \"reg0\"" {  } { { "modulos/registerFile/registerFile.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/registerFile/registerFile.v" 46 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587656126168 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "registerFile:registerFile_inst " "Can't elaborate user hierarchy \"registerFile:registerFile_inst\"" {  } { { "modulos/Top_level/video_processor.v" "registerFile_inst" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/Top_level/video_processor.v" 114 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587656126176 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/gabriel/Documents/ConsoleFPGA/output_files/ConsoleFPGA.map.smsg " "Generated suppressed messages file /home/gabriel/Documents/ConsoleFPGA/output_files/ConsoleFPGA.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656126209 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 19 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 19 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "885 " "Peak virtual memory: 885 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1587656126270 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Apr 23 12:35:26 2020 " "Processing ended: Thu Apr 23 12:35:26 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1587656126270 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1587656126270 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:50 " "Total CPU time (on all processors): 00:00:50" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1587656126270 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656126270 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 19 s " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 19 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1587656126486 ""}
