module Half_Adder(input logic a,b,
                   output logic sum,carry);
    
    assign sum=a^b;
    assign carry=a&b;
endmodule
