Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Tue Nov 30 08:04:55 2021
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.4 (Electric Cheetah)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/intII/r2_FFT/r2_FFT_ED97_8_wrapper_ultrascale2_250/implementedSystem_toplevel_wrapper_timing_synth.rpt
| Design            : implementedSystem_toplevel_wrapper
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.264ns  (required time - arrival time)
  Source:                 DUT/Delay1No40_instance/Y_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            DUT/Add8_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.715ns  (logic 0.932ns (25.087%)  route 2.783ns (74.913%))
  Logic Levels:           9  (CARRY8=3 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.330ns = ( 6.330 - 4.000 ) 
    Source Clock Delay      (SCD):    2.752ns
    Clock Pessimism Removal (CPR):    0.411ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.794ns (routing 0.711ns, distribution 1.083ns)
  Clock Net Delay (Destination): 1.663ns (routing 0.646ns, distribution 1.017ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AV14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.607     0.607 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.607    clk_IBUF_inst/OUT
    AV14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.607 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.930    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.958 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=25039, routed)       1.794     2.752    DUT/Delay1No40_instance/clk_IBUF_BUFG
    SLICE_X140Y322       FDCE                                         r  DUT/Delay1No40_instance/Y_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y322       FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     2.831 r  DUT/Delay1No40_instance/Y_reg[7]/Q
                         net (fo=4, routed)           0.598     3.429    DUT/Delay1No40_instance/Q[7]
    SLICE_X147Y341       LUT4 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.122     3.551 r  DUT/Delay1No40_instance/geqOp_carry_i_13__2/O
                         net (fo=1, routed)           0.009     3.560    DUT/Add8_impl_instance/FPAddSubOp_instance/S[3]
    SLICE_X147Y341       CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.154     3.714 r  DUT/Add8_impl_instance/FPAddSubOp_instance/geqOp_carry/CO[7]
                         net (fo=1, routed)           0.026     3.740    DUT/Add8_impl_instance/FPAddSubOp_instance/geqOp_carry_n_0
    SLICE_X147Y342       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.755 r  DUT/Add8_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     3.781    DUT/Add8_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X147Y343       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     3.833 r  DUT/Add8_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=72, routed)          0.654     4.487    DUT/Delay1No41_instance/CO[0]
    SLICE_X155Y342       LUT5 (Prop_B5LUT_SLICEL_I4_O)
                                                      0.073     4.560 r  DUT/Delay1No41_instance/shiftedFracY_d1[12]_i_4__2/O
                         net (fo=3, routed)           0.280     4.840    DUT/Delay1No40_instance/Y_reg[23]_0[0]
    SLICE_X156Y341       LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.123     4.963 r  DUT/Delay1No40_instance/shiftedFracY_d1[32]_i_9__2/O
                         net (fo=3, routed)           0.054     5.017    DUT/Delay1No40_instance/shiftedFracY_d1[32]_i_9__2_n_0
    SLICE_X156Y341       LUT5 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.125     5.142 r  DUT/Delay1No40_instance/shiftedFracY_d1[12]_i_3__2/O
                         net (fo=33, routed)          0.448     5.590    DUT/Delay1No41_instance/shiftVal__5[0]
    SLICE_X154Y336       LUT5 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.037     5.627 r  DUT/Delay1No41_instance/shiftedFracY_d1[17]_i_2__2/O
                         net (fo=5, routed)           0.426     6.053    DUT/Delay1No41_instance/shiftedFracY_d1_reg[38][0]
    SLICE_X157Y335       LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.152     6.205 r  DUT/Delay1No41_instance/shiftedFracY_d1[9]_i_1__2/O
                         net (fo=2, routed)           0.262     6.467    DUT/Add8_impl_instance/FPAddSubOp_instance/level4__0[9]
    SLICE_X155Y336       FDRE                                         r  DUT/Add8_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AV14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AV14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.356     4.356 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.356    clk_IBUF_inst/OUT
    AV14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.356 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.643    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.667 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=25039, routed)       1.663     6.330    DUT/Add8_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLICE_X155Y336       FDRE                                         r  DUT/Add8_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[9]/C
                         clock pessimism              0.411     6.742    
                         clock uncertainty           -0.035     6.706    
    SLICE_X155Y336       FDRE (Setup_FFF2_SLICEL_C_D)
                                                      0.025     6.731    DUT/Add8_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[9]
  -------------------------------------------------------------------
                         required time                          6.731    
                         arrival time                          -6.467    
  -------------------------------------------------------------------
                         slack                                  0.264    




