Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Wed Oct 30 16:00:05 2024
| Host         : john-linux-desktop running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_utilization -file hdmi_tx_top_utilization_placed.rpt -pb hdmi_tx_top_utilization_placed.pb
| Design       : hdmi_tx_top
| Device       : xcku3p-ffva676-2-i
| Speed File   : -2
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+-------------------------+------+-------+------------+-----------+-------+
|        Site Type        | Used | Fixed | Prohibited | Available | Util% |
+-------------------------+------+-------+------------+-----------+-------+
| CLB LUTs                |  236 |     0 |          0 |    162720 |  0.15 |
|   LUT as Logic          |  236 |     0 |          0 |    162720 |  0.15 |
|   LUT as Memory         |    0 |     0 |          0 |     99840 |  0.00 |
| CLB Registers           |  208 |     0 |          0 |    325440 |  0.06 |
|   Register as Flip Flop |  208 |     0 |          0 |    325440 |  0.06 |
|   Register as Latch     |    0 |     0 |          0 |    325440 |  0.00 |
| CARRY8                  |    5 |     0 |          0 |     27120 |  0.02 |
| F7 Muxes                |    1 |     0 |          0 |    108480 | <0.01 |
| F8 Muxes                |    0 |     0 |          0 |     54240 |  0.00 |
| F9 Muxes                |    0 |     0 |          0 |     27120 |  0.00 |
+-------------------------+------+-------+------------+-----------+-------+
* Warning! LUT value is adjusted to account for LUT combining.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 2     |          Yes |           - |          Set |
| 86    |          Yes |           - |        Reset |
| 8     |          Yes |         Set |            - |
| 112   |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+------+-------+------------+-----------+-------+
|                  Site Type                 | Used | Fixed | Prohibited | Available | Util% |
+--------------------------------------------+------+-------+------------+-----------+-------+
| CLB                                        |   56 |     0 |          0 |     27120 |  0.21 |
|   CLBL                                     |   43 |     0 |            |           |       |
|   CLBM                                     |   13 |     0 |            |           |       |
| LUT as Logic                               |  236 |     0 |          0 |    162720 |  0.15 |
|   using O5 output only                     |   13 |       |            |           |       |
|   using O6 output only                     |  157 |       |            |           |       |
|   using O5 and O6                          |   66 |       |            |           |       |
| LUT as Memory                              |    0 |     0 |          0 |     99840 |  0.00 |
|   LUT as Distributed RAM                   |    0 |     0 |            |           |       |
|   LUT as Shift Register                    |    0 |     0 |            |           |       |
| CLB Registers                              |  208 |     0 |          0 |    325440 |  0.06 |
|   Register driven from within the CLB      |  180 |       |            |           |       |
|   Register driven from outside the CLB     |   28 |       |            |           |       |
|     LUT in front of the register is unused |   25 |       |            |           |       |
|     LUT in front of the register is used   |    3 |       |            |           |       |
| Unique Control Sets                        |   18 |       |          0 |     54240 |  0.03 |
+--------------------------------------------+------+-------+------------+-----------+-------+
* * Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+----------------+------+-------+------------+-----------+-------+
|    Site Type   | Used | Fixed | Prohibited | Available | Util% |
+----------------+------+-------+------------+-----------+-------+
| Block RAM Tile |    0 |     0 |          0 |       360 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |          0 |       360 |  0.00 |
|   RAMB18       |    0 |     0 |          0 |       720 |  0.00 |
| URAM           |    0 |     0 |          0 |        48 |  0.00 |
+----------------+------+-------+------------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+-----------+------+-------+------------+-----------+-------+
| Site Type | Used | Fixed | Prohibited | Available | Util% |
+-----------+------+-------+------------+-----------+-------+
| DSPs      |    0 |     0 |          0 |      1368 |  0.00 |
+-----------+------+-------+------------+-----------+-------+


5. I/O
------

+------------------+------+-------+------------+-----------+-------+
|     Site Type    | Used | Fixed | Prohibited | Available | Util% |
+------------------+------+-------+------------+-----------+-------+
| Bonded IOB       |   34 |    34 |          0 |       256 | 13.28 |
| HPIOB_M          |    1 |     1 |          0 |        96 |  1.04 |
|   INPUT          |    1 |       |            |           |       |
|   OUTPUT         |    0 |       |            |           |       |
|   BIDIR          |    0 |       |            |           |       |
| HPIOB_S          |    1 |     1 |          0 |        96 |  1.04 |
|   INPUT          |    1 |       |            |           |       |
|   OUTPUT         |    0 |       |            |           |       |
|   BIDIR          |    0 |       |            |           |       |
| HDIOB_M          |   15 |    15 |          0 |        24 | 62.50 |
|   INPUT          |    0 |       |            |           |       |
|   OUTPUT         |   14 |       |            |           |       |
|   BIDIR          |    1 |       |            |           |       |
| HDIOB_S          |   16 |    16 |          0 |        24 | 66.67 |
|   INPUT          |    0 |       |            |           |       |
|   OUTPUT         |   15 |       |            |           |       |
|   BIDIR          |    1 |       |            |           |       |
| HPIOB_SNGL       |    1 |     1 |          0 |        16 |  6.25 |
|   INPUT          |    1 |       |            |           |       |
|   OUTPUT         |    0 |       |            |           |       |
|   BIDIR          |    0 |       |            |           |       |
| HPIOBDIFFINBUF   |    1 |     1 |          0 |        96 |  1.04 |
|   DIFFINBUF      |    1 |     1 |            |           |       |
| HPIOBDIFFOUTBUF  |    0 |     0 |          0 |        96 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |          0 |        48 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |          0 |        32 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |          0 |      1248 |  0.00 |
| BITSLICE_TX      |    0 |     0 |          0 |        32 |  0.00 |
| RIU_OR           |    0 |     0 |          0 |        16 |  0.00 |
+------------------+------+-------+------------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+------------+-----------+-------+
|       Site Type      | Used | Fixed | Prohibited | Available | Util% |
+----------------------+------+-------+------------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    2 |     0 |          0 |       256 |  0.78 |
|   BUFGCE             |    2 |     0 |          0 |       112 |  1.79 |
|   BUFGCE_DIV         |    0 |     0 |          0 |        16 |  0.00 |
|   BUFG_GT            |    0 |     0 |          0 |        96 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |          0 |        32 |  0.00 |
| PLL                  |    0 |     0 |          0 |         8 |  0.00 |
| MMCM                 |    1 |     0 |          0 |         4 | 25.00 |
+----------------------+------+-------+------------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+------------+-----------+-------+
|    Site Type    | Used | Fixed | Prohibited | Available | Util% |
+-----------------+------+-------+------------+-----------+-------+
| CMACE4          |    0 |     0 |          0 |         1 |  0.00 |
| GTYE4_CHANNEL   |    0 |     0 |          0 |        16 |  0.00 |
| GTYE4_COMMON    |    0 |     0 |          0 |         4 |  0.00 |
| OBUFDS_GTE4     |    0 |     0 |          0 |         8 |  0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |          0 |         8 |  0.00 |
| PCIE40E4        |    0 |     0 |          0 |         1 |  0.00 |
| SYSMONE4        |    0 |     0 |          0 |         1 |  0.00 |
+-----------------+------+-------+------------+-----------+-------+


8. CONFIGURATION
----------------

+-------------+------+-------+------------+-----------+-------+
|  Site Type  | Used | Fixed | Prohibited | Available | Util% |
+-------------+------+-------+------------+-----------+-------+
| BSCANE2     |    0 |     0 |          0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |          0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |          0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |          0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |          0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |          0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |          0 |         1 |  0.00 |
+-------------+------+-------+------------+-----------+-------+


9. Primitives
-------------

+------------+------+---------------------+
|  Ref Name  | Used | Functional Category |
+------------+------+---------------------+
| LUT6       |  115 |                 CLB |
| FDRE       |  112 |            Register |
| FDCE       |   86 |            Register |
| LUT4       |   49 |                 CLB |
| LUT5       |   46 |                 CLB |
| LUT3       |   42 |                 CLB |
| LUT2       |   35 |                 CLB |
| OBUF       |   29 |                 I/O |
| LUT1       |   15 |                 CLB |
| FDSE       |    8 |            Register |
| CARRY8     |    5 |                 CLB |
| IBUFCTRL   |    4 |              Others |
| INBUF      |    3 |                 I/O |
| OBUFT      |    2 |                 I/O |
| FDPE       |    2 |            Register |
| BUFGCE     |    2 |               Clock |
| MUXF7      |    1 |                 CLB |
| MMCME4_ADV |    1 |               Clock |
| DIFFINBUF  |    1 |                 I/O |
+------------+------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+-----------+------+
|  Ref Name | Used |
+-----------+------+
| clk_wiz_0 |    1 |
+-----------+------+


