# do lab07.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:58:23 on May 10,2020
# vlog -work work lab07.vo 
# -- Compiling module for_sh
# -- Compiling module hard_block
# 
# Top level modules:
# 	for_sh
# End time: 18:58:23 on May 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:58:23 on May 10,2020
# vlog -work work Waveform.vwf.vt 
# -- Compiling module for_sh_vlg_vec_tst
# 
# Top level modules:
# 	for_sh_vlg_vec_tst
# End time: 18:58:24 on May 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim -novopt -c -t 1ps -L fiftyfivenm_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.for_sh_vlg_vec_tst 
# Start time: 18:58:24 on May 10,2020
# Loading work.for_sh_vlg_vec_tst
# Loading work.for_sh
# Loading work.hard_block
# Loading altera_ver.dffeas
# Loading altera_ver.PRIM_GDFF_LOW
# ** Warning: (vsim-3017) lab07.vo(1410): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /for_sh_vlg_vec_tst/i1/\~QUARTUS_CREATED_ADC1~  File: nofile
# ** Warning: (vsim-3722) lab07.vo(1410): [TFMPC] - Missing connection for port 'clk_dft'.
# ** Warning: (vsim-3017) lab07.vo(1433): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /for_sh_vlg_vec_tst/i1/\~QUARTUS_CREATED_ADC2~  File: nofile
# ** Warning: (vsim-3722) lab07.vo(1433): [TFMPC] - Missing connection for port 'clk_dft'.
# after#26
# ** Note: $finish    : Waveform.vwf.vt(48)
#    Time: 1 us  Iteration: 0  Instance: /for_sh_vlg_vec_tst
# End time: 18:58:25 on May 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 4
