
---------- Begin Simulation Statistics ----------
simSeconds                                   1.408228                       # Number of seconds simulated (Second)
simTicks                                 1408227901000                       # Number of ticks simulated (Tick)
finalTick                                1408227901000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                   1241.17                       # Real time elapsed on the host (Second)
hostTickRate                               1134592751                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    2260116                       # Number of bytes of host memory used (Byte)
simInsts                                   1000000000                       # Number of instructions simulated (Count)
simOps                                     1132862338                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   805688                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     912734                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                           500                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                       2816455802                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               2.801157                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               0.356995                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.commitStats0.numInsts           1005461435                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps             1138325958                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP              0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP                0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  2.801157                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  0.356995                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs                  0                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts                  0                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts         988330040                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts        250344669                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts       149343232                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass            0      0.00%      0.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu    732724040     64.37%     64.37% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult      5914017      0.52%     64.89% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv            0      0.00%     64.89% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd            0      0.00%     64.89% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            0      0.00%     64.89% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt            0      0.00%     64.89% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0      0.00%     64.89% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     64.89% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     64.89% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0      0.00%     64.89% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     64.89% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd            0      0.00%     64.89% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     64.89% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu            0      0.00%     64.89% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp            0      0.00%     64.89% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt            0      0.00%     64.89% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc            0      0.00%     64.89% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     64.89% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     64.89% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     64.89% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift            0      0.00%     64.89% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     64.89% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     64.89% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     64.89% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     64.89% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     64.89% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     64.89% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     64.89% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     64.89% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     64.89% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult            0      0.00%     64.89% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     64.89% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     64.89% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     64.89% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     64.89% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     64.89% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     64.89% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     64.89% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     64.89% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     64.89% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     64.89% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     64.89% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     64.89% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     64.89% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     64.89% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     64.89% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     64.89% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     64.89% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     64.89% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     64.89% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     64.89% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead    250344669     21.99%     86.88% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite    149343232     13.12%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total   1138325958                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedControl::IsControl    189456988                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsDirectControl    167204871                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsIndirectControl     22252117                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCondControl    142398940                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsUncondControl     47058048                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCall     18471538                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsReturn     19731205                       # Class of control type instructions committed (Count)
system.cpu.dcache.demandHits::cpu.data      395245565                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total         395245565                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data     395245565                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total        395245565                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data       237839                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total          237839                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data       237839                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total         237839                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data   7977081500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total   7977081500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data   7977081500                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total   7977081500                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data    395483404                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total     395483404                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data    395483404                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total    395483404                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.000601                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.000601                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.000601                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.000601                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 33539.837874                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 33539.837874                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 33539.837874                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 33539.837874                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks       124788                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total            124788                       # number of writebacks (Count)
system.cpu.dcache.demandMshrMisses::cpu.data       237839                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total       237839                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data       237839                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total       237839                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data   7739242500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total   7739242500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data   7739242500                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total   7739242500                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.000601                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.000601                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.000601                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.000601                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 32539.837874                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 32539.837874                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 32539.837874                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 32539.837874                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                 237327                       # number of replacements (Count)
system.cpu.dcache.LoadLockedReq.hits::cpu.data          426                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.hits::total          426                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.accesses::cpu.data          426                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu.dcache.LoadLockedReq.accesses::total          426                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.hits::cpu.data    248966292                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total       248966292                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data       117497                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total        117497                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data   3216932500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total   3216932500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data    249083789                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total    249083789                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.000472                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.000472                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 27378.847971                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 27378.847971                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrMisses::cpu.data       117497                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total       117497                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data   3099435500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total   3099435500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.000472                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.000472                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 26378.847971                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 26378.847971                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.StoreCondReq.hits::cpu.data          426                       # number of StoreCondReq hits (Count)
system.cpu.dcache.StoreCondReq.hits::total          426                       # number of StoreCondReq hits (Count)
system.cpu.dcache.StoreCondReq.accesses::cpu.data          426                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu.dcache.StoreCondReq.accesses::total          426                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.hits::cpu.data    146279273                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total      146279273                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data       120342                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total       120342                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data   4760149000                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total   4760149000                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data    146399615                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total    146399615                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.000822                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.000822                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 39555.176082                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 39555.176082                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrMisses::cpu.data       120342                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total       120342                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data   4639807000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total   4639807000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.000822                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.000822                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 38555.176082                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 38555.176082                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 1408227901000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse           511.863802                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs            395484256                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs             237839                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs            1662.823406                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              163500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data   511.863802                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.999734                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.999734                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0            1                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1            9                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2           39                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3          221                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::4          242                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses          791206351                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses         791206351                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1408227901000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.cpu.exec_context.thread_0.numCallsReturns     38202743                       # Number of times a function call or return occured (Count)
system.cpu.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.cpu.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.cpu.exec_context.thread_0.numBusyCycles   2816455802                       # Number of busy cycles (Cycle)
system.cpu.exec_context.thread_0.notIdleFraction            1                       # Percentage of non-idle cycles (Ratio)
system.cpu.exec_context.thread_0.idleFraction            0                       # Percentage of idle cycles (Ratio)
system.cpu.executeStats0.numInsts                   0                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches                0                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts               0                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts      399687901                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate                   0                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numFpRegWrites             0                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numIntAluAccesses    988330040                       # Number of integer alu accesses (Count)
system.cpu.executeStats0.numIntRegReads    1261164457                       # Number of times the integer registers were read (Count)
system.cpu.executeStats0.numIntRegWrites    623135128                       # Number of times the integer registers were written (Count)
system.cpu.executeStats0.numMemRefs         399687901                       # Number of memory refs (Count)
system.cpu.executeStats0.numMiscRegReads    397169273                       # Number of times the Misc registers were read (Count)
system.cpu.executeStats0.numMiscRegWrites          852                       # Number of times the Misc registers were written (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numVecRegReads            16                       # Number of times the vector registers were read (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetchStats0.numInsts            1005461435                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps              1138325958                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate             0.356995                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.numBranches          189456988                       # Number of branches fetched (Count)
system.cpu.fetchStats0.branchRate            0.067268                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.icache.demandHits::cpu.inst     1005453290                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total        1005453290                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst    1005453290                       # number of overall hits (Count)
system.cpu.icache.overallHits::total       1005453290                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst         9170                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total            9170                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst         9170                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total           9170                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst    180601000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total    180601000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst    180601000                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total    180601000                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst   1005462460                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total    1005462460                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst   1005462460                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total   1005462460                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000009                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000009                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000009                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000009                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 19694.765540                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 19694.765540                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 19694.765540                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 19694.765540                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.demandMshrMisses::cpu.inst         9170                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total         9170                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst         9170                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total         9170                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst    171431000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total    171431000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst    171431000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total    171431000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000009                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000009                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000009                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000009                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 18694.765540                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 18694.765540                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 18694.765540                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 18694.765540                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                   8676                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst   1005453290                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total      1005453290                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst         9170                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total          9170                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst    180601000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total    180601000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst   1005462460                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total   1005462460                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000009                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000009                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 19694.765540                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 19694.765540                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrMisses::cpu.inst         9170                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total         9170                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst    171431000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total    171431000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000009                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000009                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 18694.765540                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 18694.765540                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 1408227901000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           493.844015                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs           1005462460                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs               9170                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs           109646.942203                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick               81500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   493.844015                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.964539                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.964539                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          494                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::2            6                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4          488                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.964844                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses         2010934090                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses        2010934090                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1408227901000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.alignFaults                          0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu.mmu.prefetchFaults                       0                       # Number of MMU faults due to prefetch (Count)
system.cpu.mmu.domainFaults                         0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu.mmu.permsFaults                          0                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu.mmu.dtb.readHits                         0                       # Read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # Read misses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # Write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # Write misses (Count)
system.cpu.mmu.dtb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.dtb.flushTlb                         4                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.dtb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # Read accesses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # Write accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.dtb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 1408227901000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.instHits                         0                       # Inst hits (Count)
system.cpu.mmu.itb.instMisses                       0                       # Inst misses (Count)
system.cpu.mmu.itb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.itb.flushTlb                         4                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.itb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.itb.instAccesses                     0                       # Inst accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.itb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 1408227901000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.l2_shared.instHits                   0                       # Inst hits (Count)
system.cpu.mmu.l2_shared.instMisses                 0                       # Inst misses (Count)
system.cpu.mmu.l2_shared.inserts                    0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.l2_shared.flushTlb                   4                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.l2_shared.flushedEntries             0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.l2_shared.instAccesses               0                       # Inst accesses (Count)
system.cpu.mmu.l2_shared.hits                       0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.l2_shared.misses                     0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.l2_shared.accesses                   0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb.readHits                  0                       # Read hits (Count)
system.cpu.mmu.stage2_dtb.readMisses                0                       # Read misses (Count)
system.cpu.mmu.stage2_dtb.writeHits                 0                       # Write hits (Count)
system.cpu.mmu.stage2_dtb.writeMisses               0                       # Write misses (Count)
system.cpu.mmu.stage2_dtb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_dtb.flushTlb                  4                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_dtb.readAccesses              0                       # Read accesses (Count)
system.cpu.mmu.stage2_dtb.writeAccesses             0                       # Write accesses (Count)
system.cpu.mmu.stage2_dtb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_dtb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_dtb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 1408227901000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.stage2_itb.instHits                  0                       # Inst hits (Count)
system.cpu.mmu.stage2_itb.instMisses                0                       # Inst misses (Count)
system.cpu.mmu.stage2_itb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_itb.flushTlb                  4                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_itb.instAccesses              0                       # Inst accesses (Count)
system.cpu.mmu.stage2_itb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_itb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_itb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_itb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 1408227901000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 1408227901000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                          0                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                  1000                       # Number of system calls (Count)
system.l2bus.transDist::ReadResp               126667                       # Transaction distribution (Count)
system.l2bus.transDist::WritebackDirty         239047                       # Transaction distribution (Count)
system.l2bus.transDist::CleanEvict             185130                       # Transaction distribution (Count)
system.l2bus.transDist::HardPFReq              207668                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExReq              120342                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExResp             120342                       # Transaction distribution (Count)
system.l2bus.transDist::ReadSharedReq          126667                       # Transaction distribution (Count)
system.l2bus.pktCount_system.cpu.icache.mem_side_port::system.l2cache.cpu_side_port        27016                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2cache.cpu_side_port       713005                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount::total                   740021                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktSize_system.cpu.icache.mem_side_port::system.l2cache.cpu_side_port       586880                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2cache.cpu_side_port     23208128                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize::total                  23795008                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.snoops                            385842                       # Total snoops (Count)
system.l2bus.snoopTraffic                     7312576                       # Total snoop traffic (Byte)
system.l2bus.snoopFanout::samples              632851                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::mean               0.002166                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::stdev              0.046934                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::underflows                0      0.00%      0.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::0                    631493     99.79%     99.79% # Request fanout histogram (Count)
system.l2bus.snoopFanout::1                      1345      0.21%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::2                        13      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::overflows                 0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::min_value                 0                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::max_value                 2                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::total                632851                       # Request fanout histogram (Count)
system.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 1408227901000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2bus.reqLayer0.occupancy            371294000                       # Layer occupancy (ticks) (Tick)
system.l2bus.reqLayer0.utilization                0.0                       # Layer utilization (Ratio)
system.l2bus.respLayer0.occupancy            13755000                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.l2bus.respLayer1.occupancy           356758500                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (Ratio)
system.l2bus.snoop_filter.totRequests          493012                       # Total number of requests made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleRequests       246006                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiRequests          191                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2bus.snoop_filter.totSnoops              1164                       # Total number of snoops made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleSnoops         1151                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiSnoops           13                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2cache.demandHits::cpu.inst              8202                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::cpu.data            175391                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::total               183593                       # number of demand (read+write) hits (Count)
system.l2cache.overallHits::cpu.inst             8202                       # number of overall hits (Count)
system.l2cache.overallHits::cpu.data           175391                       # number of overall hits (Count)
system.l2cache.overallHits::total              183593                       # number of overall hits (Count)
system.l2cache.demandMisses::cpu.inst             968                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::cpu.data           62448                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::total              63416                       # number of demand (read+write) misses (Count)
system.l2cache.overallMisses::cpu.inst            968                       # number of overall misses (Count)
system.l2cache.overallMisses::cpu.data          62448                       # number of overall misses (Count)
system.l2cache.overallMisses::total             63416                       # number of overall misses (Count)
system.l2cache.demandMissLatency::cpu.inst     71419000                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::cpu.data   5539611500                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::total    5611030500                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.overallMissLatency::cpu.inst     71419000                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::cpu.data   5539611500                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::total   5611030500                       # number of overall miss ticks (Tick)
system.l2cache.demandAccesses::cpu.inst          9170                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::cpu.data        237839                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::total           247009                       # number of demand (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu.inst         9170                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu.data       237839                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::total          247009                       # number of overall (read+write) accesses (Count)
system.l2cache.demandMissRate::cpu.inst      0.105562                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::cpu.data      0.262564                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::total         0.256736                       # miss rate for demand accesses (Ratio)
system.l2cache.overallMissRate::cpu.inst     0.105562                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::cpu.data     0.262564                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::total        0.256736                       # miss rate for overall accesses (Ratio)
system.l2cache.demandAvgMissLatency::cpu.inst 73779.958678                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.demandAvgMissLatency::cpu.data 88707.588714                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.demandAvgMissLatency::total 88479.729090                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.overallAvgMissLatency::cpu.inst 73779.958678                       # average overall miss latency ((Tick/Count))
system.l2cache.overallAvgMissLatency::cpu.data 88707.588714                       # average overall miss latency ((Tick/Count))
system.l2cache.overallAvgMissLatency::total 88479.729090                       # average overall miss latency ((Tick/Count))
system.l2cache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.l2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.l2cache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.writebacks::writebacks          114259                       # number of writebacks (Count)
system.l2cache.writebacks::total               114259                       # number of writebacks (Count)
system.l2cache.demandMshrMisses::cpu.inst          968                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::cpu.data        62448                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::total          63416                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu.inst          968                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu.data        62448                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::l2cache.prefetcher       118829                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::total        182245                       # number of overall MSHR misses (Count)
system.l2cache.demandMshrMissLatency::cpu.inst     61739000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::cpu.data   4915131500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::total   4976870500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu.inst     61739000                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu.data   4915131500                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::l2cache.prefetcher  12168216953                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::total  17145087453                       # number of overall MSHR miss ticks (Tick)
system.l2cache.demandMshrMissRate::cpu.inst     0.105562                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::cpu.data     0.262564                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::total     0.256736                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu.inst     0.105562                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu.data     0.262564                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::l2cache.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::total     0.737807                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.demandAvgMshrMissLatency::cpu.inst 63779.958678                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.demandAvgMshrMissLatency::cpu.data 78707.588714                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.demandAvgMshrMissLatency::total 78479.729090                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::cpu.inst 63779.958678                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::cpu.data 78707.588714                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::l2cache.prefetcher 102401.071733                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::total 94077.134917                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.replacements                    178174                       # number of replacements (Count)
system.l2cache.CleanEvict.mshrMisses::writebacks          493                       # number of CleanEvict MSHR misses (Count)
system.l2cache.CleanEvict.mshrMisses::total          493                       # number of CleanEvict MSHR misses (Count)
system.l2cache.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2cache.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2cache.HardPFReq.mshrMisses::l2cache.prefetcher       118829                       # number of HardPFReq MSHR misses (Count)
system.l2cache.HardPFReq.mshrMisses::total       118829                       # number of HardPFReq MSHR misses (Count)
system.l2cache.HardPFReq.mshrMissLatency::l2cache.prefetcher  12168216953                       # number of HardPFReq MSHR miss ticks (Tick)
system.l2cache.HardPFReq.mshrMissLatency::total  12168216953                       # number of HardPFReq MSHR miss ticks (Tick)
system.l2cache.HardPFReq.mshrMissRate::l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.l2cache.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.l2cache.HardPFReq.avgMshrMissLatency::l2cache.prefetcher 102401.071733                       # average HardPFReq mshr miss latency ((Tick/Count))
system.l2cache.HardPFReq.avgMshrMissLatency::total 102401.071733                       # average HardPFReq mshr miss latency ((Tick/Count))
system.l2cache.ReadExReq.hits::cpu.data         79003                       # number of ReadExReq hits (Count)
system.l2cache.ReadExReq.hits::total            79003                       # number of ReadExReq hits (Count)
system.l2cache.ReadExReq.misses::cpu.data        41339                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.misses::total          41339                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.missLatency::cpu.data   3629762500                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.missLatency::total   3629762500                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.accesses::cpu.data       120342                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.accesses::total       120342                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.missRate::cpu.data     0.343513                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.missRate::total     0.343513                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.avgMissLatency::cpu.data 87804.796923                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMissLatency::total 87804.796923                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.mshrMisses::cpu.data        41339                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMisses::total        41339                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMissLatency::cpu.data   3216372500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissLatency::total   3216372500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissRate::cpu.data     0.343513                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.mshrMissRate::total     0.343513                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.avgMshrMissLatency::cpu.data 77804.796923                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMshrMissLatency::total 77804.796923                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.hits::cpu.inst         8202                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.hits::cpu.data        96388                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.hits::total       104590                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.misses::cpu.inst          968                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::cpu.data        21109                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::total        22077                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.missLatency::cpu.inst     71419000                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::cpu.data   1909849000                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::total   1981268000                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.accesses::cpu.inst         9170                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::cpu.data       117497                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::total       126667                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.missRate::cpu.inst     0.105562                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::cpu.data     0.179656                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::total     0.174292                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.avgMissLatency::cpu.inst 73779.958678                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::cpu.data 90475.579137                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::total 89743.533995                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.mshrMisses::cpu.inst          968                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::cpu.data        21109                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::total        22077                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu.inst     61739000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu.data   1698759000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::total   1760498000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissRate::cpu.inst     0.105562                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::cpu.data     0.179656                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::total     0.174292                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.inst 63779.958678                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.data 80475.579137                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::total 79743.533995                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.WritebackDirty.hits::writebacks       124788                       # number of WritebackDirty hits (Count)
system.l2cache.WritebackDirty.hits::total       124788                       # number of WritebackDirty hits (Count)
system.l2cache.WritebackDirty.accesses::writebacks       124788                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache.WritebackDirty.accesses::total       124788                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 1408227901000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2cache.prefetcher.demandMshrMisses        63416                       # demands not covered by prefetchs (Count)
system.l2cache.prefetcher.pfIssued             123986                       # number of hwpf issued (Count)
system.l2cache.prefetcher.pfUnused                 89                       # number of HardPF blocks evicted w/o reference (Count)
system.l2cache.prefetcher.pfUseful             118711                       # number of useful prefetch (Count)
system.l2cache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.l2cache.prefetcher.accuracy           0.957455                       # accuracy of the prefetcher (Count)
system.l2cache.prefetcher.coverage           0.651803                       # coverage brought by this prefetcher (Count)
system.l2cache.prefetcher.pfHitInCache           5145                       # number of prefetches hitting in cache (Count)
system.l2cache.prefetcher.pfHitInMSHR              12                       # number of prefetches hitting in a MSHR (Count)
system.l2cache.prefetcher.pfHitInWB                 0                       # number of prefetches hit in the Write Buffer (Count)
system.l2cache.prefetcher.pfLate                 5157                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.l2cache.prefetcher.pfIdentified         124141                       # number of prefetch candidates identified (Count)
system.l2cache.prefetcher.pfBufferHit              62                       # number of redundant prefetches already in prefetch queue (Count)
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.l2cache.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
system.l2cache.prefetcher.pfRemovedFull            45                       # number of prefetches dropped due to prefetch queue size (Count)
system.l2cache.prefetcher.pfSpanPage            29462                       # number of prefetches that crossed the page (Count)
system.l2cache.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
system.l2cache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 1408227901000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2cache.tags.tagsInUse             4070.277166                       # Average ticks per tags in use ((Tick/Count))
system.l2cache.tags.totalRefs                  611147                       # Total number of references to valid blocks. (Count)
system.l2cache.tags.sampledRefs                182270                       # Sample count of references to valid blocks. (Count)
system.l2cache.tags.avgRefs                  3.352976                       # Average number of references to valid blocks. ((Count/Count))
system.l2cache.tags.warmupTick                  71000                       # The tick when the warmup percentage was hit. (Tick)
system.l2cache.tags.occupancies::writebacks     1.000846                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::cpu.inst    28.042622                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::cpu.data  1409.491894                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::l2cache.prefetcher  2631.741804                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.avgOccs::writebacks      0.000244                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::cpu.inst        0.006846                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::cpu.data        0.344114                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::l2cache.prefetcher     0.642515                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::total           0.993720                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.occupanciesTaskId::1022         2616                       # Occupied blocks per task id (Count)
system.l2cache.tags.occupanciesTaskId::1024         1480                       # Occupied blocks per task id (Count)
system.l2cache.tags.ageTaskId_1022::2              39                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1022::3             192                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1022::4            2385                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::2              16                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::3             138                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::4            1326                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ratioOccsTaskId::1022     0.638672                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2cache.tags.ratioOccsTaskId::1024     0.361328                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2cache.tags.tagAccesses               4124838                       # Number of tag accesses (Count)
system.l2cache.tags.dataAccesses              4124838                       # Number of data accesses (Count)
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1408227901000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.avgPriority_writebacks::samples    114259.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.inst::samples       968.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.data::samples     62445.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_l2cache.prefetcher::samples    118818.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000017492                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.048171176482                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds          4447                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds          4447                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState               706722                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState              110004                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                       182235                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                      114259                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                     182235                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                    114259                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                       4                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                      0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        8.16                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       58.83                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                 182235                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                114259                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                    62678                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                    20337                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                    12832                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                     7591                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                     4973                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                     3768                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                     3168                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                     2835                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                     3067                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                     3351                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                    3654                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                    3877                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                   28451                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                    4732                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                    4648                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                    4525                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                    4324                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                    3419                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       1                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::32                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::33                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::34                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::35                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::36                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::37                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::38                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::39                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::40                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::41                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::42                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::43                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::44                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::45                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::46                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::47                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::48                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::49                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::50                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::51                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::52                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::53                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::54                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::55                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::56                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::57                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::58                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::59                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::60                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::61                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::62                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::63                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                    4120                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                    4157                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                    4274                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                    4328                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                    4358                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                    4389                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                    4459                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                    4662                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                    4518                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                    4634                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                    4879                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                    5222                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                    5308                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                    5434                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                    4836                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                    4905                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                    5052                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::64                    4908                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::65                    1952                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::66                    1915                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::67                    1932                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::68                    2011                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::69                    1982                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::70                    2029                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::71                    1926                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::72                    1842                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::73                    1751                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::74                    1768                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::75                    1304                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::76                    1178                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::77                    1145                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::78                    1087                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::79                     808                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::80                     816                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::81                     745                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::82                     622                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::83                     553                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::84                     366                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::85                     321                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::86                     245                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::87                      73                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::88                      69                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::89                      73                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::90                      70                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::91                      66                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::92                      62                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::93                      65                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::94                      74                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::95                      72                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::96                      73                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::97                      69                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::98                      63                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::99                      92                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::100                     91                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::101                     76                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::102                     69                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::103                     50                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::104                     34                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::105                     31                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::106                     30                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::107                     39                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::108                     36                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::109                     38                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::110                     11                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::111                     15                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::112                     12                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::113                      9                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::114                      9                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::115                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::116                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::117                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::118                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::119                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::120                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::121                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::122                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::123                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::124                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::125                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::126                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::127                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples         4447                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean       40.978412                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean      33.163591                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev      75.618005                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::0-127           4407     99.10%     99.10% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::128-255           35      0.79%     99.89% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::256-383            3      0.07%     99.96% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::384-511            1      0.02%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::4736-4863            1      0.02%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total           4447                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples         4447                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       25.682932                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      23.866511                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev      10.817163                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16               229      5.15%      5.15% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17                11      0.25%      5.40% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18              1546     34.77%     40.16% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::19               440      9.89%     50.06% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::20               307      6.90%     56.96% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::21               153      3.44%     60.40% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::22               102      2.29%     62.69% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::23                58      1.30%     64.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::24                41      0.92%     64.92% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::25                44      0.99%     65.91% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::26                70      1.57%     67.48% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::27                44      0.99%     68.47% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::28                49      1.10%     69.57% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::29                33      0.74%     70.32% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::30                27      0.61%     70.92% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::31                37      0.83%     71.76% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::32                39      0.88%     72.63% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::33                78      1.75%     74.39% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::34                72      1.62%     76.01% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::35                69      1.55%     77.56% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::36                68      1.53%     79.09% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::37                66      1.48%     80.57% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::38               121      2.72%     83.29% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::39                55      1.24%     84.53% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::40                68      1.53%     86.06% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::41                77      1.73%     87.79% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::42                74      1.66%     89.45% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::43                59      1.33%     90.78% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::44                64      1.44%     92.22% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::45                66      1.48%     93.70% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::46                68      1.53%     95.23% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::47                51      1.15%     96.38% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::48                46      1.03%     97.41% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::49                33      0.74%     98.16% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::50                33      0.74%     98.90% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::52                 1      0.02%     98.92% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::53                 1      0.02%     98.94% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::54                 1      0.02%     98.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::55                 1      0.02%     98.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::58                 2      0.04%     99.03% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::59                 3      0.07%     99.10% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::60                 2      0.04%     99.15% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::62                 1      0.02%     99.17% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::63                 3      0.07%     99.24% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::64                 3      0.07%     99.30% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::65                 1      0.02%     99.33% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::66                 7      0.16%     99.48% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::67                 2      0.04%     99.53% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::68                 4      0.09%     99.62% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::69                 5      0.11%     99.73% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::70                 1      0.02%     99.75% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::71                 1      0.02%     99.78% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::72                 2      0.04%     99.82% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::73                 1      0.02%     99.84% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::74                 1      0.02%     99.87% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::75                 2      0.04%     99.91% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::76                 2      0.04%     99.96% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::78                 2      0.04%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total           4447                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                      256                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                 11663040                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys               7312576                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               8282068.54282459                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               5192750.40269210                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                   1407854718500                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                     4748341.34                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu.inst        61952                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.data      3996480                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::l2cache.prefetcher      7604352                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::writebacks      7309568                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::cpu.inst 43992.879246325909                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.data 2837949.736091757659                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::l2cache.prefetcher 5399944.138729289174                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::writebacks 5190614.384794808924                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu.inst          968                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.data        62448                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::l2cache.prefetcher       118819                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::writebacks       114259                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu.inst     27285267                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.data   2686781284                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::l2cache.prefetcher   9093740434                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::writebacks 71901396178781                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu.inst     28187.26                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.data     43024.30                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::l2cache.prefetcher     76534.40                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::writebacks 629284311.77                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu.inst        61952                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.data      3996672                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::l2cache.prefetcher      7604416                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total        11663040                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu.inst        61952                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total        61952                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::writebacks      7312576                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total      7312576                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::cpu.inst           968                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.data         62448                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::l2cache.prefetcher       118819                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total           182235                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::writebacks       114259                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total          114259                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu.inst           43993                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.data         2838086                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::l2cache.prefetcher      5399990                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total            8282069                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu.inst        43993                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total          43993                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::writebacks      5192750                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total           5192750                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::writebacks      5192750                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.inst          43993                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.data        2838086                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::l2cache.prefetcher      5399990                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total          13474819                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                182231                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts               114212                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0          5794                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1          5618                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2          6442                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3          5537                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4          5536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5          5653                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6          5641                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7          5664                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8          5728                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9          5686                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10         5718                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11         5657                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12         5647                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13         5644                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14         5653                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15         5694                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::16         5659                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::17         5659                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::18         5695                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::19         5644                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::20         5648                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::21         5699                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::22         5661                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::23         5653                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::24         5636                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::25         5710                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::26         5808                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::27         5647                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::28         5656                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::29         5721                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::30         5809                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::31         5614                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0          3552                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1          3492                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2          3487                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3          3459                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4          3458                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5          3584                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6          3589                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7          3585                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8          3584                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9          3584                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10         3585                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11         3584                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12         3584                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13         3584                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14         3584                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15         3584                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::16         3584                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::17         3584                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::18         3584                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::19         3582                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::20         3584                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::21         3584                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::22         3584                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::23         3584                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::24         3584                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::25         3584                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::26         3625                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::27         3591                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::28         3584                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::29         3624                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::30         3602                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::31         3469                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat               8620222333                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat              607193692                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat         11807806985                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 47303.82                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            64795.82                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits               136076                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits              102934                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             74.67                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            90.13                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples        57433                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   330.338864                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   173.659365                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   372.140512                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127        26996     47.00%     47.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255         9743     16.96%     63.97% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383         3621      6.30%     70.27% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511         1897      3.30%     73.58% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639         1655      2.88%     76.46% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767         1394      2.43%     78.88% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895         1020      1.78%     80.66% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023          944      1.64%     82.30% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151        10163     17.70%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total        57433                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesRead               11662784                       # Total bytes read (Byte)
system.mem_ctrl.dram.bytesWritten             7309568                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW                 8.281887                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                 5.190614                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     0.07                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 0.04                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.03                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                80.63                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED 1408227901000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy     89408382.336003                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy     118867298.054411                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy    384087199.641580                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy   213779493.984001                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 250573251431.246033                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy 90288815777.669861                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy 849916716950.738525                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy   1191584926537.010742                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    846.159152                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE 1299260392802                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF  63304500000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT  45663008198                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy     89710901.280004                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy     119269493.112011                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy    382434117.139179                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy   215485851.168001                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 250573251431.246033                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy 91211620452.072296                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy 849207669291.308716                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy   1191799441540.663086                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    846.311482                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE 1298165476225                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF  63304500000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT  46757924775                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 1408227901000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp              140896                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty        114259                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict             63254                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq              41339                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp             41339                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq         140896                       # Transaction distribution (Count)
system.membus.pktCount_system.l2cache.mem_side_port::system.mem_ctrl.port       541983                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                  541983                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2cache.mem_side_port::system.mem_ctrl.port     18975616                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                 18975616                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples             182235                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                   182235    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total               182235                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1408227901000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy           413259869                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer0.occupancy          490451729                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests         359748                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests       177529                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
