# Reading C:/altera/13.1/modelsim_ase/tcl/vsim/pref.tcl 
# do my_and_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\13.1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {C:/Users/holge/OneDrive/Skrivebord/first_quartus_project/my_and.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_syn_attributes
# -- Compiling entity my_and
# -- Compiling architecture ppl_type of my_and
# -- Compiling architecture LogicFunction of my_and
# -- Loading entity my_and
# 
vsim -voptargs=+acc rtl_work.my_and
# vsim -voptargs=+acc rtl_work.my_and 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading altera.altera_syn_attributes
# Loading rtl_work.my_and(logicfunction)
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
