# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1820 0.001024 2048 280 260 17856 1.65693 11.694 52.4441 65.848 65.9106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1960 6.4e-05 4096 210 4860 297920 55.7626 5354.92 1679.07 7089.8 7089.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1990 6.4e-05 2048 500 2000 276992 43.8289 28.3173 1308.45 837.899 2218.63 2218.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 860 3.2e-05 2048 250 1050 436224 133.295 55.978 1193.19 1677.16 3059.81 3059.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 760 0.000128 2048 230 1000 99840 25.4792 14.3442 246.188 419.036 705.18 705.301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 570 0.001024 4096 195 1660 9088 2.73139 55.1909 104.804 162.77 162.828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1550 0.000512 4096 350 2050 33856 6.62413 252.58 209.517 468.766 468.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1510 6.4e-05 4096 380 8170 267520 86.5557 64.4648 9778.46 1925.12 11854.8 11855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 580 0.000256 4096 125 10620 52480 11.5092 13.927 2295.79 418.653 2739.96 2740.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1010 0.000512 1024 230 1530 30976 2.30605 1.66362 51.5756 97.0444 152.691 152.787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1820 0.001024 2048 280 260 17856 1.66406 13.5844 52.4704 67.7715 67.8318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1960 6.4e-05 4096 210 4860 297936 55.7548 6197.24 1676.17 7929.21 7929.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1990 6.4e-05 2048 500 2000 277056 43.8874 28.5421 1516.4 837.67 2426.63 2426.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 860 3.2e-05 2048 250 1050 435456 133.735 56.1106 1363.79 1678.24 3232.08 3232.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 760 0.000128 2048 230 1000 99648 25.5403 14.3786 280.508 419.032 739.594 739.713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 570 0.001024 4096 195 1660 9072 2.71565 62.9845 104.778 170.523 170.578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1550 0.000512 4096 350 2050 33840 6.61462 294.387 209.496 510.544 510.598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1510 6.4e-05 4096 380 8170 267264 86.7616 64.555 11570.6 1918.35 13640.5 13640.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 580 0.000256 4096 125 10620 52560 11.5673 13.9648 2748.88 419.117 3193.61 3193.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1010 0.000512 1024 230 1530 31104 2.30752 1.66294 60.6979 95.8657 160.636 160.729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1820 0.001024 2048 280 260 17840 1.65907 14.3196 52.4597 68.4934 68.5527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1960 6.4e-05 4096 210 4860 297920 55.7705 6449.53 1676.41 8181.75 8181.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1990 6.4e-05 2048 500 2000 277120 43.815 28.3587 1586.98 838.211 2497.51 2497.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 860 3.2e-05 2048 250 1050 437760 132.965 56.064 1433.61 1675.7 3298.52 3298.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 760 0.000128 2048 230 1000 99840 25.4833 14.3584 295.204 419.263 754.441 754.555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 570 0.001024 4096 195 1660 9040 2.72179 66.0351 104.669 173.467 173.523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1550 0.000512 4096 350 2050 33840 6.6232 307.622 209.575 523.865 523.923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1510 6.4e-05 4096 380 8170 267520 86.4896 64.5429 12066.5 1916.79 14134.6 14134.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 580 0.000256 4096 125 10620 52320 11.5036 13.9491 2851.74 418.535 3295.8 3295.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1010 0.000512 1024 230 1530 30720 2.29898 1.64813 62.4516 96.1208 162.619 162.712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1820 0.001024 2048 280 260 17760 1.65699 13.2085 52.3171 67.2338 67.2939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1960 6.4e-05 4096 210 4860 297888 55.7548 6015.72 1677.32 7748.84 7748.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1990 6.4e-05 2048 500 2000 276480 43.7274 28.3379 1477.21 837.295 2386.71 2386.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 860 3.2e-05 2048 250 1050 436224 132.964 55.9063 1333.14 1678.26 3200.46 3200.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 760 0.000128 2048 230 1000 99840 25.4198 14.3791 274.887 418.947 733.765 733.877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 570 0.001024 4096 195 1660 9024 2.71866 61.5064 104.783 169.053 169.109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1550 0.000512 4096 350 2050 33792 6.61533 286.128 209.523 502.312 502.367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1510 6.4e-05 4096 380 8170 267264 86.3982 64.4547 11232.2 1918.08 13301.4 13301.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 580 0.000256 4096 125 10620 52416 11.4995 13.9264 2653.77 419.048 3098.32 3098.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1010 0.000512 1024 230 1530 30720 2.29894 1.65942 58.1721 96.1245 158.355 158.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1820 0.001024 2048 280 260 17800 1.66298 13.3652 52.3972 67.4807 67.5408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1960 6.4e-05 4096 210 4860 297900 55.7548 6092.74 1676.17 7824.7 7824.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1990 6.4e-05 2048 500 2000 276800 43.9562 28.3866 1495.46 837.209 2405.15 2405.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 860 3.2e-05 2048 250 1050 435200 133.64 56.1232 1346.48 1673.88 3210.31 3210.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 760 0.000128 2048 230 1000 100000 25.6255 14.4177 278.799 418.807 737.777 737.892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 570 0.001024 4096 195 1660 9000 2.71974 61.8072 104.542 169.112 169.166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1550 0.000512 4096 350 2050 33800 6.61171 289.089 209.432 505.178 505.233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1510 6.4e-05 4096 380 8170 267600 87.1761 64.6324 11401.4 1917.16 13470.6 13470.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 580 0.000256 4096 125 10620 52400 11.586 13.9862 2694.38 419.021 3139.05 3139.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1010 0.000512 1024 230 1530 30800 2.31021 1.65696 59.1154 95.9175 159.105 159.195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1820 0.001024 2048 280 260 17808 1.65885 13.7177 52.4984 67.926 67.9852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1960 6.4e-05 4096 210 4860 297808 55.7732 6204.73 1677.15 7937.7 7937.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1990 6.4e-05 2048 500 2000 275968 43.8616 28.3935 1526.27 837.529 2436.18 2436.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 860 3.2e-05 2048 250 1050 433664 133.69 56.0759 1374.1 1674.21 3238.28 3238.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 760 0.000128 2048 230 1000 99456 25.4916 14.3703 284.377 431.635 756.003 756.123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 570 0.001024 4096 195 1660 8960 2.71555 63.3339 104.477 170.569 170.626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1550 0.000512 4096 350 2050 33824 6.61555 296.081 209.806 512.548 512.605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1510 6.4e-05 4096 380 8170 267456 86.5728 64.5546 11598.4 1918.13 13667.8 13668.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 580 0.000256 4096 125 10620 52416 11.5194 13.9556 2740.55 419.18 3185.28 3185.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1010 0.000512 1024 230 1530 30464 2.28899 1.64106 59.9309 95.6191 159.584 159.677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1820 0.001024 2048 280 260 17760 1.65539 13.9209 52.344 67.9729 68.0325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1960 6.4e-05 4096 210 4860 297840 55.775 6263.8 1675.87 7995.49 7995.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1990 6.4e-05 2048 500 2000 276480 43.948 28.4622 1538.49 837.329 2448.36 2448.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 860 3.2e-05 2048 250 1050 433920 133.362 55.9285 1383.1 1668.9 3241.48 3241.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 760 0.000128 2048 230 1000 98880 25.5006 14.391 283.612 417.628 741.259 741.368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 570 0.001024 4096 195 1660 9000 2.71968 64.2414 104.65 171.654 171.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1550 0.000512 4096 350 2050 33720 6.60496 297.892 209.11 513.647 513.704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1510 6.4e-05 4096 380 8170 266880 86.9536 64.582 11688.5 1916.88 13757.2 13757.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 580 0.000256 4096 125 10620 52320 11.5626 13.9808 2767.37 419.112 3212.1 3212.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1010 0.000512 1024 230 1530 30720 2.31782 1.66317 60.7453 95.9908 160.815 160.908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1820 0.001024 2048 280 260 17792 1.66099 13.5657 52.4617 67.7409 67.8011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1960 6.4e-05 4096 210 4860 297856 55.7493 6062.41 1676.35 7794.56 7794.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1990 6.4e-05 2048 500 2000 276480 43.7844 28.3644 1490.09 839.277 2401.64 2401.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 860 3.2e-05 2048 250 1050 434176 133.209 55.9157 1338.71 1670.52 3198.54 3198.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 760 0.000128 2048 230 1000 99328 25.4619 14.3459 277.095 418.057 735.09 735.201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 570 0.001024 4096 195 1660 8960 2.71507 61.8068 104.499 169.064 169.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1550 0.000512 4096 350 2050 33792 6.61693 288.981 209.578 505.221 505.279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1510 6.4e-05 4096 380 8170 267264 86.6576 64.5349 11316.4 1921.8 13389.6 13389.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 580 0.000256 4096 125 10620 52224 11.4893 13.9251 2672.17 418.287 3115.95 3116.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1010 0.000512 1024 230 1530 30720 2.31408 1.67014 58.6582 95.8315 158.573 158.669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1820 0.001024 2048 280 260 17664 1.65722 13.4307 52.3298 67.4694 67.5299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1960 6.4e-05 4096 210 4860 297792 55.7767 6121.97 1677.68 7855.48 7855.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1990 6.4e-05 2048 500 2000 276480 43.7705 28.3469 1500.08 838.016 2410.35 2410.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 860 3.2e-05 2048 250 1050 430080 133.229 55.7507 1335.86 1666.39 3191.43 3191.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 760 0.000128 2048 230 1000 98304 25.4129 14.33 275.785 417.194 732.853 732.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 570 0.001024 4096 195 1660 8832 2.7095 61.3622 104.232 168.347 168.403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1550 0.000512 4096 350 2050 33600 6.59837 290.274 211.199 508.115 508.172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1510 6.4e-05 4096 380 8170 266496 86.6073 64.4858 11409.9 1919.63 13480.9 13481.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 580 0.000256 4096 125 10620 51840 11.4749 13.9105 2678.88 421.769 3126.11 3126.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1010 0.000512 1024 230 1530 29952 2.29392 1.64045 58.0092 94.9466 156.988 157.081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1820 0.001024 2048 280 260 17600 1.65357 14.1937 52.1772 68.078 68.1369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1960 6.4e-05 4096 210 4860 297800 55.7607 6548.19 1677.86 8281.86 8281.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1990 6.4e-05 2048 500 2000 276800 43.8745 28.4181 1602.74 838.317 2513.48 2513.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 860 3.2e-05 2048 250 1050 428800 133.82 55.8731 1419.44 1667.06 3276.38 3276.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 760 0.000128 2048 230 1000 99200 25.4322 14.3517 296.443 417.401 753.753 753.867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 570 0.001024 4096 195 1660 8800 2.71046 64.8479 104.892 172.497 172.549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1550 0.000512 4096 350 2050 33600 6.60026 310.991 209.099 526.734 526.789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1510 6.4e-05 4096 380 8170 267200 86.8077 64.5357 12207.3 1918.1 14276.9 14277.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 580 0.000256 4096 125 10620 52000 11.5057 13.9408 2862.56 417.8 3305.88 3305.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1010 0.000512 1024 230 1530 30400 2.29555 1.6415 63.4976 95.0101 162.544 162.638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1820 0.001024 2048 280 260 17664 1.66093 16.4957 52.4577 70.6684 70.7277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1960 6.4e-05 4096 210 4860 297728 55.7732 7601.23 1676.34 9333.39 9333.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1990 6.4e-05 2048 500 2000 274432 43.8343 28.3402 1857.45 835.751 2765.51 2765.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 860 3.2e-05 2048 250 1050 434176 132.96 55.9309 1684.74 1670.86 3544.67 3544.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 760 0.000128 2048 230 1000 98304 25.5282 14.3352 345.096 418.3 803.394 803.528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 570 0.001024 4096 195 1660 8704 2.70483 73.0726 103.809 179.631 179.687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1550 0.000512 4096 350 2050 33536 6.59046 360.862 208.889 576.388 576.442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1510 6.4e-05 4096 380 8170 266240 86.4237 64.3926 14147 1914.69 16212.8 16213.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 580 0.000256 4096 125 10620 52224 11.4955 13.9472 3344.46 418.97 3788.96 3789.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1010 0.000512 1024 230 1530 29696 2.26954 1.61731 71.8012 94.2478 170.038 170.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1820 0.001024 2048 280 270 17824 1.66848 11.8354 52.4806 66.0361 66.0961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1960 6.4e-05 4096 210 4860 297952 55.7566 5313.17 1677.27 7046.25 7046.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1990 6.4e-05 2048 500 1995 276992 43.8058 28.3388 1296.26 838.476 2207.02 2207.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 860 3.2e-05 2048 250 1050 434176 134.365 55.9903 1976.97 1676.54 3844.05 3844.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 760 0.000128 2048 230 1005 100608 25.4628 14.358 466.433 419.324 925.716 925.839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 570 0.001024 4096 195 1665 9088 2.73155 53.891 104.897 161.564 161.622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1550 0.000512 4096 350 2055 33888 6.61811 252.275 209.767 468.703 468.761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1510 6.4e-05 4096 380 8175 267520 86.5669 64.4886 9943.33 1918.76 12013.4 12013.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 580 0.000256 4096 125 10620 52608 11.5314 13.9465 2359.05 419.386 2804 2804.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1010 0.000512 1024 230 1530 31104 2.30195 1.66198 50.7874 96.9168 151.771 151.868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1820 0.001024 2048 280 270 17840 1.66707 11.9352 52.5156 66.1718 66.2317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1960 6.4e-05 4096 210 4860 297960 55.7557 5349.9 1676.42 7082.12 7082.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1990 6.4e-05 2048 500 1995 277120 44.0146 28.4406 1312.92 838.054 2223.57 2223.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 860 3.2e-05 2048 250 1050 433920 134.575 56.1577 2062.84 1675.61 3929.38 3929.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 760 0.000128 2048 230 1005 100480 25.5257 14.3713 256.156 419.109 715.298 715.416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 570 0.001024 4096 195 1665 9080 2.73395 54.6365 108.392 165.81 165.866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1550 0.000512 4096 350 2055 33880 6.61997 255.596 209.637 471.9 471.957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1510 6.4e-05 4096 380 8175 267360 86.9211 64.5665 10003.3 1917.25 12072.3 12072.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 580 0.000256 4096 125 10620 52560 11.5859 13.9753 2374.84 419.193 2819.68 2819.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1010 0.000512 1024 230 1530 31040 2.30659 1.65901 51.3438 97.5197 152.93 153.026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1820 0.001024 2048 280 270 17808 1.6695 11.9809 52.4794 66.1805 66.2393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1960 6.4e-05 4096 210 4860 297936 55.7466 5336.71 1677.21 7069.72 7069.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1990 6.4e-05 2048 500 1995 276864 43.8072 28.359 1303.78 838.148 2214.23 2214.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 860 3.2e-05 2048 250 1050 433152 134.026 55.9964 1168.91 1673.78 3032.92 3033.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 15 760 0.000128 2048 230 1005 100224 25.4298 14.4404 251.807 430.659 722.469 722.593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 570 0.001024 4096 195 1665 9072 2.73203 54.1164 104.89 161.781 161.838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1550 0.000512 4096 350 2055 33840 6.61939 254.222 209.586 470.475 470.532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1510 6.4e-05 4096 380 8175 267456 86.6776 64.5156 9989.21 1929.35 12070 12070.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 580 0.000256 4096 125 10620 52512 11.5262 13.9541 2369.22 419.284 2814.06 2814.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1010 0.000512 1024 230 1530 31104 2.30637 1.66982 51.2447 97.0323 152.356 152.586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1820 0.001024 2048 280 270 17808 1.66685 12.0934 52.4581 66.2729 66.3344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1960 6.4e-05 4096 210 4860 297920 55.7458 5436.09 1675.72 7167.61 7167.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1990 6.4e-05 2048 500 1995 276864 44.0017 28.359 1336.84 837.634 2246.98 2247.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 860 3.2e-05 2048 250 1050 431872 134.49 56.0463 1199.31 1672.35 3062.4 3062.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 760 0.000128 2048 230 1005 100352 25.4863 14.3729 252.449 421.831 714.275 714.398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 570 0.001024 4096 195 1665 9072 2.72998 55.8861 104.839 163.499 163.559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1550 0.000512 4096 350 2055 33824 6.62118 259.524 209.353 475.543 475.601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1510 6.4e-05 4096 380 8175 267232 86.9505 64.5876 10168.9 1916.77 12237.4 12237.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 580 0.000256 4096 125 10620 52528 11.5772 13.974 2412.99 423.701 2862.32 2862.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1010 0.000512 1024 230 1530 31136 2.31766 1.66864 53.152 96.7285 153.972 154.069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1820 0.001024 2048 280 270 17792 1.66848 12.8013 52.4457 66.9672 67.0276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1960 6.4e-05 4096 210 4860 297920 55.7631 5532.93 1676.03 7264.77 7264.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1990 6.4e-05 2048 500 1995 276992 43.8166 28.3075 1357.68 837.961 2267.9 2268.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 860 3.2e-05 2048 250 1050 434176 133.771 55.9756 1232.75 1675.38 3098.08 3098.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 760 0.000128 2048 230 1005 100352 25.4347 14.3404 257.831 419.171 716.914 717.036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 570 0.001024 4096 195 1665 9024 2.72317 56.9025 104.643 164.31 164.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1550 0.000512 4096 350 2055 33856 6.62589 262.345 209.601 478.617 478.674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1510 6.4e-05 4096 380 8175 267264 86.643 64.471 10083.5 1917.67 12152.5 12152.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 580 0.000256 4096 125 10620 52480 11.5165 13.937 2363.33 418.556 2807.42 2807.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1010 0.000512 1024 230 1530 30976 2.30448 1.66346 53.0816 96.6291 153.781 153.874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1820 0.001024 2048 280 270 17784 1.66902 14.2135 52.4931 68.428 68.4894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1960 6.4e-05 4096 210 4860 297936 55.7627 6271.5 1677.75 8005.06 8005.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1990 6.4e-05 2048 500 1995 277056 43.8682 28.3662 1545.56 838.446 2456.38 2456.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 860 3.2e-05 2048 250 1050 433152 134.117 56.1148 1387.13 1676.36 3253.92 3254.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 760 0.000128 2048 230 1005 100224 25.4983 14.3483 291.166 419.452 750.599 750.717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 570 0.001024 4096 195 1665 9000 2.71907 64.6574 104.658 172.079 172.136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1550 0.000512 4096 350 2055 33840 6.62118 300.775 209.762 517.203 517.261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1510 6.4e-05 4096 380 8175 267264 86.9548 64.5806 11716.4 1918.21 13786.3 13786.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 580 0.000256 4096 125 10620 52560 11.5585 13.9713 2778.8 419.579 3223.98 3224.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1010 0.000512 1024 230 1530 31104 2.3039 1.6609 61.8275 95.7573 161.652 161.747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1820 0.001024 2048 280 270 17760 1.66093 14.1229 52.4093 68.2455 68.3044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1960 6.4e-05 4096 210 4860 297920 55.7588 6110.84 1676.37 7843.02 7843.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1990 6.4e-05 2048 500 1995 277120 43.8126 28.3551 1509.56 838.151 2420.02 2420.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 860 3.2e-05 2048 250 1050 432640 134.121 56.0722 1352.16 1675.68 3218.23 3218.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 760 0.000128 2048 230 1005 100480 25.4067 14.4368 284.538 419.326 743.847 743.968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 570 0.001024 4096 195 1665 9040 2.73165 63.2223 104.831 170.827 170.883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1550 0.000512 4096 350 2055 33840 6.61917 293.073 209.636 509.375 509.432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1510 6.4e-05 4096 380 8175 267200 86.7074 64.5777 11407 1918.48 13477 13477.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 580 0.000256 4096 125 10620 52320 11.5098 13.9587 2692.33 418.536 3136.42 3136.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1010 0.000512 1024 230 1530 30720 2.29712 1.65027 59.9496 95.615 159.615 159.714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1820 0.001024 2048 280 270 17760 1.66662 14.9463 52.4508 69.1152 69.1768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1960 6.4e-05 4096 210 4860 297888 55.7894 6500.36 1676.28 8232.48 8232.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1990 6.4e-05 2048 500 1995 276480 43.7061 28.3577 1603.83 836.805 2512.83 2512.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 860 3.2e-05 2048 250 1050 433152 133.359 56.0128 1444.49 1676.8 3310.85 3311.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 760 0.000128 2048 230 1005 99840 25.4037 14.3483 302.794 418.642 761.323 761.443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 570 0.001024 4096 195 1665 9024 2.73392 67.5717 104.827 175.177 175.233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1550 0.000512 4096 350 2055 33792 6.61504 312.732 209.461 528.852 528.909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1510 6.4e-05 4096 380 8175 267264 86.295 64.4588 12135.4 1917.02 14203.4 14203.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 580 0.000256 4096 125 10620 52416 11.4831 13.9362 2867.51 421.678 3314.68 3314.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1010 0.000512 1024 230 1530 30720 2.2985 1.66157 63.787 95.3904 163.235 163.331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1820 0.001024 2048 280 270 17700 1.66166 15.2014 52.2919 69.21 69.2716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1960 6.4e-05 4096 210 4860 297900 55.7546 6456.2 1676.12 8188.12 8188.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1990 6.4e-05 2048 500 1995 276800 43.9113 28.4257 1594.32 837.318 2504.12 2504.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 860 3.2e-05 2048 250 1050 432000 134.325 56.0804 1430.38 1673.76 3294.74 3294.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 760 0.000128 2048 230 1005 100000 25.5791 14.3774 300.073 418.763 758.931 759.048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 570 0.001024 4096 195 1665 9000 2.73238 66.5872 104.706 174.07 174.131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1550 0.000512 4096 350 2055 33800 6.61504 309.048 209.496 525.204 525.265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1510 6.4e-05 4096 380 8175 267200 87.282 64.7274 12072.7 1921.03 14146 14146.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 580 0.000256 4096 125 10620 52400 11.5793 13.9797 2859.08 419.078 3303.79 3303.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1010 0.000512 1024 230 1530 30800 2.31078 1.65859 63.5602 95.8073 163.442 163.536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1820 0.001024 2048 280 270 17696 1.66093 14.7849 52.3085 68.8072 68.8664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1960 6.4e-05 4096 210 4860 297808 55.769 6515.76 1675.56 8247.14 8247.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1990 6.4e-05 2048 500 1995 275968 43.8523 28.3283 1603.03 836.73 2512.08 2512.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 860 3.2e-05 2048 250 1050 430080 134.531 56.021 1437.19 1685.92 3313.86 3314.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 760 0.000128 2048 230 1005 100352 25.3906 14.3831 305.161 418.501 763.568 763.686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 570 0.001024 4096 195 1665 8960 2.72794 67.328 104.551 174.655 174.711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1550 0.000512 4096 350 2055 33712 6.61558 312.252 209.072 527.988 528.045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1510 6.4e-05 4096 380 8175 267008 86.7721 64.6345 12165.2 1918.71 14235.5 14235.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 580 0.000256 4096 125 10620 52416 11.502 13.9473 2878.21 418.779 3322.52 3322.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1010 0.000512 1024 230 1530 30464 2.29146 1.64496 63.3037 95.0987 162.438 162.533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1820 0.001024 2048 280 270 17760 1.66896 14.9919 52.5449 69.2596 69.3187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1960 6.4e-05 4096 210 4860 297840 55.7659 6434.97 1677.31 8168.1 8168.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1990 6.4e-05 2048 500 1995 276480 43.9433 28.4365 1580.38 837.897 2490.8 2490.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 860 3.2e-05 2048 250 1050 430080 133.957 56.021 1411.9 1669.89 3271.95 3272.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 760 0.000128 2048 230 1005 99840 25.4024 14.4588 296.987 417.828 754.806 754.924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 570 0.001024 4096 195 1665 9000 2.73203 66.2794 104.891 173.945 174.004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1550 0.000512 4096 350 2055 33720 6.61501 306.163 209.322 522.144 522.201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1510 6.4e-05 4096 380 8175 266880 87.012 64.5846 12017.8 1918.37 14088 14088.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 580 0.000256 4096 125 10620 52320 11.5532 13.9672 2847.04 419.506 3292.15 3292.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1010 0.000512 1024 230 1530 30720 2.31322 1.66502 62.8445 95.7887 162.712 162.806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1820 0.001024 2048 280 270 17664 1.66707 14.0947 52.3201 68.1349 68.1964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1960 6.4e-05 4096 210 4860 297856 55.7593 6167.95 1677.63 7901.38 7901.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1990 6.4e-05 2048 500 1995 276480 43.7948 28.3551 1514.48 838.948 2425.72 2425.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 860 3.2e-05 2048 250 1050 430080 134.062 56.0118 1351.8 1671.65 3213.72 3213.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 760 0.000128 2048 230 1005 99328 25.4255 14.338 283.457 422.363 745.723 745.847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 570 0.001024 4096 195 1665 8960 2.71834 63.2804 104.742 170.783 170.844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1550 0.000512 4096 350 2055 33792 6.62058 294.404 209.805 510.874 510.931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1510 6.4e-05 4096 380 8175 267264 86.6679 64.538 11527 1920.19 13598.6 13598.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 580 0.000256 4096 125 10620 52224 11.4975 13.9313 2717.26 418.61 3161.38 3161.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1010 0.000512 1024 230 1530 30720 2.31248 1.67117 60.1211 95.6769 159.882 159.978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1820 0.001024 2048 280 270 17664 1.66502 15.502 52.435 69.6533 69.7137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1960 6.4e-05 4096 210 4860 297792 55.762 7121.72 1675.92 8853.45 8853.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1990 6.4e-05 2048 500 1995 276480 43.7204 28.3668 1753.99 836.709 2662.92 2663.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 860 3.2e-05 2048 250 1050 430080 132.961 55.6493 1569.95 1664.67 3423.43 3423.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 760 0.000128 2048 230 1005 98304 25.4083 14.3421 326.286 418.694 784.864 784.982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 570 0.001024 4096 195 1665 8832 2.71782 72.1522 104.284 179.199 179.256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1550 0.000512 4096 350 2055 33600 6.60342 339.846 208.89 555.388 555.446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1510 6.4e-05 4096 380 8175 266496 86.5961 64.4917 13235.9 1917.41 15304.7 15304.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 580 0.000256 4096 125 10620 51840 11.4865 13.9089 3103.82 417.211 3546.5 3546.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1010 0.000512 1024 230 1530 29952 2.29754 1.64454 68.4362 94.9863 167.464 167.561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1820 0.001024 2048 280 270 17600 1.66403 16.2263 52.3145 70.2568 70.3183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1960 6.4e-05 4096 210 4860 297800 55.7598 7224.29 1676.41 8956.51 8956.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1990 6.4e-05 2048 500 1995 276800 43.8644 28.3566 1763.43 837.474 2673.26 2673.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 860 3.2e-05 2048 250 1050 428800 133.698 55.851 1569.7 1665.87 3425.32 3425.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 760 0.000128 2048 230 1005 99200 25.4468 14.3868 330.533 416.959 787.46 787.573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 570 0.001024 4096 195 1665 8800 2.72179 71.3484 104.185 178.299 178.358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1550 0.000512 4096 350 2055 33600 6.59798 345.231 208.996 560.871 560.927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1510 6.4e-05 4096 380 8175 266400 87.178 64.7578 13471.2 1920.68 15544.1 15544.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 580 0.000256 4096 125 10620 52000 11.5112 13.9324 3156.06 417.549 3599.13 3599.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1010 0.000512 1024 230 1530 30400 2.29456 1.64323 69.9234 94.5569 168.519 168.616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1820 0.001024 2048 280 270 17408 1.65552 14.8316 51.9309 68.4708 68.5318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1960 6.4e-05 4096 210 4860 297728 55.7598 6581.23 1676.1 8313.14 8313.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1990 6.4e-05 2048 500 1995 274432 43.8372 28.2884 1607.26 835.779 2515.3 2515.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 860 3.2e-05 2048 250 1050 425984 134.958 55.8419 1431.42 1670.49 3292.91 3293.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 760 0.000128 2048 230 1005 98304 25.5299 14.3415 299.644 418.247 757.893 758.004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 570 0.001024 4096 195 1665 8704 2.70544 63.5039 103.959 170.21 170.269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1550 0.000512 4096 350 2055 33536 6.60154 312.065 208.928 527.641 527.699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1510 6.4e-05 4096 380 8175 266240 86.4403 64.4139 12243.7 1919.08 14313.8 14314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 580 0.000256 4096 125 10620 52224 11.4913 13.9347 2894.97 419.015 3339.49 3339.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1010 0.000512 1024 230 1530 29696 2.26813 1.61587 62.2438 94.1951 160.426 160.518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1820 0.001024 2048 280 260 17888 1.66093 10.8789 52.4604 65.054 65.1131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1960 6.4e-05 4096 210 4860 297952 55.7548 5002.8 1676.31 6734.91 6734.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1990 6.4e-05 2048 500 2000 277248 43.7215 28.4283 1231.52 838.058 2141.87 2141.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 860 3.2e-05 2048 250 1060 437248 133.538 56.0911 1972.38 1679 3841.2 3841.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 760 0.000128 2048 230 1000 99840 25.5262 14.4134 441.994 419.183 901.246 901.358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 570 0.001024 4096 195 1660 9120 2.73203 51.4028 104.841 159.018 159.075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1550 0.000512 4096 350 2060 33856 6.62323 239.328 209.535 455.529 455.588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1510 6.4e-05 4096 380 8180 267648 86.4216 64.4629 9367.25 1923.69 11442 11442.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 580 0.000256 4096 125 10620 52608 11.5225 13.9414 2222.34 419.142 2667.02 2667.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1010 0.000512 1024 230 1540 31104 2.30246 1.66707 48.5934 97.1151 149.778 149.874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1820 0.001024 2048 280 260 17880 1.6609 12.1487 52.4519 66.3134 66.3714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1960 6.4e-05 4096 210 4860 297960 55.763 5614.27 1676.17 7346.25 7346.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1990 6.4e-05 2048 500 2000 277120 43.9478 28.4085 1385.62 838.088 2296.2 2296.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 860 3.2e-05 2048 250 1060 436480 133.854 56.14 1265 1679.74 3134.93 3135.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 20 760 0.000128 2048 230 1000 99840 25.5692 14.3632 266.319 419.421 725.807 725.923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 570 0.001024 4096 195 1660 9120 2.73046 57.6881 104.87 165.332 165.388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1550 0.000512 4096 350 2060 33840 6.6144 269.244 209.468 485.371 485.428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1510 6.4e-05 4096 380 8180 267520 86.8089 64.5326 10521.1 1917.19 12589.8 12590
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 580 0.000256 4096 125 10620 52560 11.577 13.9712 2495.89 419.142 2940.66 2940.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1010 0.000512 1024 230 1540 31040 2.31002 1.65955 55.0254 96.6404 155.734 155.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1820 0.001024 2048 280 260 17856 1.65907 11.5248 52.4406 65.6779 65.7399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1960 6.4e-05 4096 210 4860 297936 55.7568 5226.39 1677.06 6959.26 6959.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1990 6.4e-05 2048 500 2000 276864 43.8518 28.3412 1289.03 838.053 2199.41 2199.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 860 3.2e-05 2048 250 1060 436224 133.154 55.9727 1175.65 1676.86 3041.83 3042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 760 0.000128 2048 230 1000 99456 25.4957 14.3771 239.026 418.618 697.651 697.767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 570 0.001024 4096 195 1660 9072 2.71984 53.3661 104.969 161.096 161.153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1550 0.000512 4096 350 2060 33840 6.61997 249.887 209.632 466.186 466.244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1510 6.4e-05 4096 380 8180 267456 86.6546 64.5198 9773.99 1920.47 11845.9 11846.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 580 0.000256 4096 125 10620 52512 11.5401 13.9529 2316 419.243 2760.81 2760.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1010 0.000512 1024 230 1540 31104 2.31011 1.66912 51.167 96.4043 151.657 151.759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1820 0.001024 2048 280 260 17864 1.65888 11.7966 52.4495 65.9567 66.0173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1960 6.4e-05 4096 210 4860 297920 55.7466 5294.31 1676.02 7026.13 7026.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1990 6.4e-05 2048 500 2000 276864 43.9709 28.3857 1302.93 838.454 2213.88 2214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 860 3.2e-05 2048 250 1060 435456 133.525 56.0177 1195.36 1672.63 3057.74 3057.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 760 0.000128 2048 230 1000 99456 25.5939 14.3831 244.055 418.538 702.703 702.821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 570 0.001024 4096 195 1660 9072 2.72998 54.7769 104.693 162.246 162.308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1550 0.000512 4096 350 2060 33824 6.61117 254.245 209.469 470.371 470.426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1510 6.4e-05 4096 380 8180 267456 87.044 64.5627 9912.77 1919 11983.6 11983.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 580 0.000256 4096 125 10620 52528 11.5676 13.9715 2350.34 419.117 2795.08 2795.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1010 0.000512 1024 230 1540 31136 2.31488 1.67309 52.1952 96.1457 152.431 152.529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1820 0.001024 2048 280 260 17856 1.66253 11.8341 52.5014 66.0502 66.111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1960 6.4e-05 4096 210 4860 297920 55.7606 5350.73 1677.65 7084.18 7084.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1990 6.4e-05 2048 500 2000 276992 43.8057 28.3303 1313.34 838.803 2224.42 2224.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 860 3.2e-05 2048 250 1060 436224 133.289 56.0328 1211.74 1677.16 3078.42 3078.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 760 0.000128 2048 230 1000 99840 25.4624 14.4678 247.168 424.733 711.96 712.075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 570 0.001024 4096 195 1660 9088 2.7264 55.3122 104.92 163.002 163.062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1550 0.000512 4096 350 2060 33792 6.61242 253.784 209.544 469.985 470.039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1510 6.4e-05 4096 380 8180 267520 86.599 64.427 9754.56 1918.39 11824.2 11824.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 580 0.000256 4096 125 10620 52480 11.4971 13.9366 2278.81 419.024 2723.34 2723.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1010 0.000512 1024 230 1540 30976 2.30195 1.66806 51.7348 96.4126 152.217 152.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1820 0.001024 2048 280 260 17856 1.66707 14.6022 52.5217 68.8438 68.9064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1960 6.4e-05 4096 210 4860 297936 55.7564 6557.98 1677.76 8291.54 8291.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1990 6.4e-05 2048 500 2000 277056 43.8426 28.3522 1621.18 838.465 2531.98 2532.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 860 3.2e-05 2048 250 1060 435456 133.496 56.0737 1478.48 1676.28 3344.54 3344.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 760 0.000128 2048 230 1000 99648 25.5214 14.3642 302.193 419.341 761.557 761.675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 570 0.001024 4096 195 1660 9072 2.72554 68.0536 104.877 175.701 175.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1550 0.000512 4096 350 2060 33840 6.61504 315.265 209.833 531.756 531.817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1510 6.4e-05 4096 380 8180 267264 86.8435 64.5855 12257.7 1918.2 14327.6 14327.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 580 0.000256 4096 125 10620 52560 11.5546 13.9731 2905.43 419.589 3350.63 3350.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1010 0.000512 1024 230 1540 30816 2.31248 1.66502 64.903 95.6986 164.681 164.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1820 0.001024 2048 280 260 17712 1.65814 10.367 52.2861 64.3639 64.4248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1960 6.4e-05 4096 210 4860 297792 55.7588 4544.91 1676.05 6276.77 6276.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1990 6.4e-05 2048 500 2000 276480 43.7491 28.3633 1122.53 837.959 2032.73 2032.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 860 3.2e-05 2048 250 1060 433152 133.009 56.0316 1020.96 1669.5 2879.7 2879.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 760 0.000128 2048 230 1000 99072 25.4396 14.3591 210.172 417.763 667.865 667.984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 570 0.001024 4096 195 1660 8928 2.7215 46.7939 104.406 153.964 154.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1550 0.000512 4096 350 2060 33696 6.61453 218.482 209.542 434.683 434.743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1510 6.4e-05 4096 380 8180 267264 86.5036 64.5032 8470.67 1919.37 10541.3 10541.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 580 0.000256 4096 125 10620 52128 11.4855 13.9408 1991.11 418.022 2434.64 2434.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1010 0.000512 1024 230 1540 30528 2.29562 1.64557 44.8771 94.7688 143.685 143.778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1820 0.001024 2048 280 260 17840 1.6616 14.5317 52.4602 68.7089 68.7675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1960 6.4e-05 4096 210 4860 297920 55.7626 6348.84 1676.42 8081.07 8081.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1990 6.4e-05 2048 500 2000 277120 43.7867 28.3443 1569.28 838.215 2479.77 2479.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 860 3.2e-05 2048 250 1060 435200 133.612 56.1997 1427.72 1675.83 3293.57 3293.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 760 0.000128 2048 230 1000 99840 25.4592 14.4996 293.655 419.203 752.953 753.073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 570 0.001024 4096 195 1660 9040 2.7177 65.771 104.676 173.212 173.273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1550 0.000512 4096 350 2060 33760 6.61219 306.088 209.281 522.025 522.082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1510 6.4e-05 4096 380 8180 267520 86.6017 64.5156 11910.4 1917.2 13979 13979.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 580 0.000256 4096 125 10620 52320 11.4903 13.9635 2806.32 418.629 3250.48 3250.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1010 0.000512 1024 230 1540 30720 2.29491 1.64832 62.4969 95.1295 161.671 161.765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1820 0.001024 2048 280 260 17760 1.65958 10.2216 52.4517 64.3863 64.4447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1960 6.4e-05 4096 210 4860 297760 55.7824 4421.68 1675.73 6153.24 6153.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1990 6.4e-05 2048 500 2000 276480 43.6936 28.35 1088.81 838.25 1999.24 1999.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 860 3.2e-05 2048 250 1060 435200 133.231 56.0558 994.39 1675.69 2859.55 2859.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 760 0.000128 2048 230 1000 98560 25.2854 14.3053 202.608 416.111 658.438 658.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 570 0.001024 4096 195 1660 8960 2.7177 45.6459 104.651 153.058 153.113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1550 0.000512 4096 350 2060 33600 6.58842 212.102 212.716 431.453 431.511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1510 6.4e-05 4096 380 8180 267520 86.3578 64.5071 8244.9 1924.16 10320.1 10320.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 580 0.000256 4096 125 10620 52160 11.4728 13.9287 1933.77 418.052 2377.3 2377.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1010 0.000512 1024 230 1540 30080 2.28582 1.6425 42.8816 94.5297 141.442 141.532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1820 0.001024 2048 280 260 17760 1.65478 13.408 52.3274 67.4418 67.5002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1960 6.4e-05 4096 210 4860 297888 55.7497 5956.35 1677.65 7689.8 7689.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1990 6.4e-05 2048 500 2000 276480 43.6974 28.3201 1464.61 837.532 2374.29 2374.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 860 3.2e-05 2048 250 1060 436224 132.76 55.9513 1339.66 1674.45 3203.01 3203.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 760 0.000128 2048 230 1000 99072 25.4439 14.3933 271.844 419.02 730.828 730.939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 570 0.001024 4096 195 1660 9024 2.71974 61.5915 104.749 169.102 169.159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1550 0.000512 4096 350 2060 33792 6.61907 286.453 209.707 502.824 502.881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1510 6.4e-05 4096 380 8180 267264 86.3941 64.4512 11168.2 1918.76 13238 13238.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 580 0.000256 4096 125 10620 52416 11.4831 13.9354 2641.01 419.139 3085.64 3085.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1010 0.000512 1024 230 1540 30720 2.2975 1.66214 58.3025 95.6258 157.988 158.081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1820 0.001024 2048 280 260 17664 1.65651 9.50886 52.3202 63.5363 63.5978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1960 6.4e-05 4096 210 4860 297792 55.757 4243.33 1677.47 5976.61 5976.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1990 6.4e-05 2048 500 2000 276480 43.7318 28.3318 1043.3 838.325 1953.82 1953.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 860 3.2e-05 2048 250 1060 430080 132.98 55.7156 941.566 1666.25 2796.7 2796.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 760 0.000128 2048 230 1000 98304 25.3902 14.3294 193.034 417.14 650.023 650.134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 570 0.001024 4096 195 1660 8832 2.7079 43.0387 104.219 150.01 150.067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1550 0.000512 4096 350 2060 33600 6.60685 203.797 209.167 419.613 419.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1510 6.4e-05 4096 380 8180 266496 86.576 64.4828 7863.55 1919.31 9934.14 9934.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 580 0.000256 4096 125 10620 51840 11.4668 13.9099 1836.62 417.547 2279.63 2279.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1010 0.000512 1024 230 1540 29952 2.29379 1.64026 41.094 94.4587 139.588 139.679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1820 0.001024 2048 280 260 17800 1.6632 13.8528 52.4419 68.0112 68.0708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1960 6.4e-05 4096 210 4860 297900 55.765 6195.38 1677.55 7928.75 7928.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1990 6.4e-05 2048 500 2000 276800 43.8966 28.4037 1531.19 837.947 2441.56 2441.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 860 3.2e-05 2048 250 1060 435200 133.445 56.1154 1396.93 1678.49 3265.17 3265.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 760 0.000128 2048 230 1000 99200 25.5783 14.414 284.297 419.18 743.601 743.713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 570 0.001024 4096 195 1660 9000 2.72282 64.0055 104.809 171.579 171.636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1550 0.000512 4096 350 2060 33800 6.63101 298.881 209.748 515.304 515.359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1510 6.4e-05 4096 380 8180 267600 87.0437 64.6347 11603.6 1918.78 13674.3 13674.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 580 0.000256 4096 125 10620 52400 11.5734 13.9768 2742.36 419.375 3187.36 3187.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1010 0.000512 1024 230 1540 30800 2.31069 1.65683 61.3504 95.443 160.86 160.951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1820 0.001024 2048 280 260 17600 1.65648 9.74915 52.171 63.6292 63.6887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1960 6.4e-05 4096 210 4860 297800 55.7543 4344.17 1677.58 6077.56 6077.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1990 6.4e-05 2048 500 2000 276800 43.8587 28.3402 1074.59 838.182 1985.11 1985.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 860 3.2e-05 2048 250 1060 428800 133.691 55.8291 966.594 1666.91 2823.21 2823.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 760 0.000128 2048 230 1000 97600 25.5668 14.3711 197.708 417.347 655.127 655.236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 570 0.001024 4096 195 1660 8800 2.71405 43.9235 104.095 150.775 150.829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1550 0.000512 4096 350 2060 33600 6.60461 208.175 209.212 424.036 424.094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1510 6.4e-05 4096 380 8180 267200 86.7788 64.5473 8095.08 1918.56 10165.2 10165.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 580 0.000256 4096 125 10620 52000 11.52 13.9388 1898.65 417.759 2341.96 2342.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1010 0.000512 1024 230 1540 30400 2.2951 1.64006 42.7348 94.4664 141.237 141.332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1820 0.001024 2048 280 260 17808 1.65699 17.1769 52.4523 71.3391 71.397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1960 6.4e-05 4096 210 4860 297808 55.7598 7845.74 1675.72 9577.27 9577.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1990 6.4e-05 2048 500 2000 275968 43.84 28.3362 1929.84 838.612 2840.75 2840.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 860 3.2e-05 2048 250 1060 433664 133.387 56.0789 1760.62 1672.96 3623.23 3623.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 760 0.000128 2048 230 1000 99456 25.4725 14.3585 362.347 418.6 820.906 821.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 570 0.001024 4096 195 1660 8960 2.71427 80.6355 104.389 187.781 187.837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1550 0.000512 4096 350 2060 33712 6.61517 376.513 209.16 592.33 592.386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1510 6.4e-05 4096 380 8180 267456 86.542 64.5175 14635 1918.95 16705.2 16705.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 580 0.000256 4096 125 10620 52416 11.5016 13.9666 3453.86 418.908 3898.31 3898.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1010 0.000512 1024 230 1540 30464 2.28816 1.64454 76.6397 94.7522 175.427 175.523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1820 0.001024 2048 280 260 17696 1.65872 11.3837 52.4959 65.5896 65.6495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1960 6.4e-05 4096 210 4860 297696 55.7632 5197.93 1677.09 6930.83 6930.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1990 6.4e-05 2048 500 2000 275968 43.7484 28.4707 1270.89 837.698 2180.94 2181.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 860 3.2e-05 2048 250 1060 430080 134.204 56.1807 1150.26 1674.47 3015.3 3015.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 760 0.000128 2048 230 1000 98560 25.4774 14.3308 236.892 419.19 696.024 696.132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 570 0.001024 4096 195 1660 8736 2.70234 52.0252 103.875 158.646 158.702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1550 0.000512 4096 350 2060 33600 6.61645 247.953 209.336 463.949 464.008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1510 6.4e-05 4096 380 8180 267008 86.2461 64.4044 9676.8 1916.88 11744.6 11744.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 580 0.000256 4096 125 10620 51968 11.4495 13.908 2265.21 417.365 2708 2708.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1010 0.000512 1024 230 1540 30464 2.29171 1.64928 50.6433 94.6348 149.32 149.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1820 0.001024 2048 280 260 17760 1.66093 16.7363 52.3865 70.8362 70.8995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1960 6.4e-05 4096 210 4860 297840 55.7629 7568.94 1677.33 9302.08 9302.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1990 6.4e-05 2048 500 2000 276480 43.9092 28.3528 1855.95 838.045 2766.39 2766.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 860 3.2e-05 2048 250 1060 433920 133.085 55.9985 1691.22 1674.47 3554.97 3555.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 760 0.000128 2048 230 1000 98880 25.4987 14.3689 345.093 417.872 802.96 803.068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 570 0.001024 4096 195 1660 9000 2.71434 78.0178 104.735 185.511 185.567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1550 0.000512 4096 350 2060 33720 6.60685 363.071 209.422 579.142 579.201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1510 6.4e-05 4096 380 8180 266880 86.8828 64.5839 14083.8 1918.74 16154.2 16154.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 580 0.000256 4096 125 10620 52320 11.5508 13.9704 3325.06 419.555 3770.21 3770.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1010 0.000512 1024 230 1540 30720 2.31328 1.66448 74.0525 95.3503 173.481 173.573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1820 0.001024 2048 280 260 17520 1.65274 11.3439 52.06 65.1076 65.1681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1960 6.4e-05 4096 210 4860 297600 55.755 5115.4 1676.47 6847.68 6847.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1990 6.4e-05 2048 500 2000 274560 43.8281 28.3115 1250.55 835.636 2158.46 2158.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 860 3.2e-05 2048 250 1060 430080 133.714 55.992 1135.15 1670.3 2995.34 2995.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 760 0.000128 2048 230 1000 97920 25.5331 14.4625 232.832 418.148 691.104 691.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 570 0.001024 4096 195 1660 8880 2.7177 52.2117 104.723 159.696 159.752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1550 0.000512 4096 350 2060 33600 6.61494 245.343 209.397 461.398 461.452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1510 6.4e-05 4096 380 8180 266880 86.5246 64.5518 9525.49 1919.6 11596.4 11596.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 580 0.000256 4096 125 10620 51840 11.4934 13.951 2229.39 418.771 2673.69 2673.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1010 0.000512 1024 230 1540 29760 2.30134 1.6425 48.8619 94.7107 147.617 147.708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1820 0.001024 2048 280 260 17792 1.66093 16.3437 52.5028 70.5609 70.6186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1960 6.4e-05 4096 210 4860 297856 55.7624 7387.01 1677.64 9120.47 9120.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1990 6.4e-05 2048 500 2000 276480 43.7529 28.5844 1807.83 840.484 2720.78 2720.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 860 3.2e-05 2048 250 1060 434176 133.009 55.9032 1647.07 1671.81 3508 3508.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 760 0.000128 2048 230 1000 99328 25.4571 14.3222 337.271 418.294 795.475 795.589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 570 0.001024 4096 195 1660 8960 2.71974 75.5023 104.579 182.844 182.901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1550 0.000512 4096 350 2060 33664 6.60176 352.55 209.184 568.383 568.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1510 6.4e-05 4096 380 8180 267264 86.5821 64.5306 13780.9 1922.64 15854.8 15855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 580 0.000256 4096 125 10620 52224 11.4785 13.9252 3237.22 418.698 3681.4 3681.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1010 0.000512 1024 230 1540 30720 2.3096 1.67085 72.0646 95.2137 171.36 171.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1820 0.001024 2048 280 260 17664 1.66483 11.3807 52.458 65.5571 65.6172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1960 6.4e-05 4096 210 4860 297728 55.7668 4951.26 1676.3 6683.38 6683.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1990 6.4e-05 2048 500 2000 274432 43.8342 28.2663 1204.79 835.854 2112.88 2113.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 860 3.2e-05 2048 250 1060 434176 132.999 55.9439 1106.47 1670.68 2966.29 2966.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 760 0.000128 2048 230 1000 98304 25.5286 14.3618 225.739 418.296 684.116 684.243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 570 0.001024 4096 195 1660 8704 2.7015 49.8044 103.806 156.354 156.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1550 0.000512 4096 350 2060 33536 6.59648 236.295 209.021 451.956 452.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1510 6.4e-05 4096 380 8180 266240 86.3981 64.396 9193.1 1914.55 11258.7 11258.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 580 0.000256 4096 125 10620 52224 11.4879 13.9398 2172.93 418.973 2617.41 2617.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1010 0.000512 1024 230 1540 29696 2.27168 1.61792 46.8815 94.097 144.972 145.064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1820 0.001024 2048 280 260 17664 1.65606 14.3382 52.2855 68.3339 68.3909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1960 6.4e-05 4096 210 4860 297792 55.7438 6460.48 1676.32 8192.6 8192.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1990 6.4e-05 2048 500 2000 276480 43.726 28.2882 1581.35 837.081 2490.59 2490.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 860 3.2e-05 2048 250 1060 430080 132.947 55.7927 1425.97 1665.12 3280.02 3280.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 760 0.000128 2048 230 1000 98304 25.3799 14.371 291.308 417.576 748.763 748.874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 570 0.001024 4096 195 1660 8832 2.70998 63.8671 104.149 170.771 170.828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1550 0.000512 4096 350 2060 33600 6.60275 307.81 209.025 523.481 523.537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1510 6.4e-05 4096 380 8180 266496 86.5623 64.4643 12033.8 1918.2 14103.2 14103.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 580 0.000256 4096 125 10620 51840 11.45 13.9039 2821.89 417.344 3264.66 3264.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1010 0.000512 1024 230 1540 29952 2.29581 1.64339 61.546 94.4286 160.012 160.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1820 0.001024 2048 280 260 17280 1.64451 9.82304 51.7612 63.2827 63.3426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1960 6.4e-05 4096 210 4860 297600 55.7529 4487.91 1675.92 6219.63 6219.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1990 6.4e-05 2048 500 2000 273408 43.8415 28.201 1095.76 833.265 2001.2 2001.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 860 3.2e-05 2048 250 1060 417792 133.767 55.0866 971.485 1648.68 2809.21 2809.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 760 0.000128 2048 230 1000 95232 25.442 14.2917 198.841 417.425 656.135 656.255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 570 0.001024 4096 195 1660 8448 2.68234 42.5546 103.094 148.374 148.429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1550 0.000512 4096 350 2060 33408 6.60275 213.289 208.974 428.909 428.966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1510 6.4e-05 4096 380 8180 265728 87.0392 64.7731 8322.15 1923.73 10397.9 10398.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 580 0.000256 4096 125 10620 51456 11.4795 13.9242 1941.35 418.189 2385.02 2385.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1010 0.000512 1024 230 1540 29184 2.32022 1.65274 42.6954 96.2523 143.021 143.114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1820 0.001024 2048 280 260 17600 1.65315 14.5937 52.1366 68.437 68.5004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1960 6.4e-05 4096 210 4860 297800 55.7752 6627.18 1676.43 8359.44 8359.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1990 6.4e-05 2048 500 2000 276800 43.858 28.374 1627.81 837.656 2537.84 2537.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 860 3.2e-05 2048 250 1060 428800 133.728 55.8299 1467.63 1665.82 3323.2 3323.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 760 0.000128 2048 230 1000 97600 25.5506 14.3497 300.023 417.062 757.116 757.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 570 0.001024 4096 195 1660 8800 2.70909 66.6945 104.027 173.472 173.527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1550 0.000512 4096 350 2060 33600 6.60275 318.931 209.075 534.652 534.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1510 6.4e-05 4096 380 8180 267200 86.8108 64.5693 12343.5 1916.44 14411.6 14411.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 580 0.000256 4096 125 10620 52000 11.5004 13.9389 2901.43 425.531 3352.48 3352.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1010 0.000512 1024 230 1540 30400 2.29562 1.64387 65.5595 94.5797 164.179 164.266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1820 0.001024 2048 280 260 17200 1.64045 11.008 51.5972 64.2982 64.3567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1960 6.4e-05 4096 210 4860 297600 55.7555 4795.93 1676.47 6528.2 6528.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1990 6.4e-05 2048 500 2000 275200 43.6622 28.2728 1163.95 833.825 2069.85 2069.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 860 3.2e-05 2048 250 1060 422400 132.746 55.1629 1030.66 1649.07 2867.84 2868.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 760 0.000128 2048 230 1000 96000 25.3735 14.2787 210.433 417.347 667.563 667.678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 570 0.001024 4096 195 1660 8400 2.68186 45.1218 102.952 150.799 150.856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1550 0.000512 4096 350 2060 33200 6.55955 227.823 207.984 442.413 442.468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1510 6.4e-05 4096 380 8180 267200 86.653 64.5728 8919.74 1918.48 10989.7 10989.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 580 0.000256 4096 125 10620 52000 11.4872 13.9528 2086.91 418.535 2530.96 2531.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1010 0.000512 1024 230 1540 30400 2.30557 1.64848 47.4807 94.8925 146.43 146.524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1820 0.001024 2048 280 264 17888 1.67018 11.0981 52.5664 65.3871 65.4482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1960 6.4e-05 4096 210 4872 297920 55.7875 4954.98 1677.66 6688.48 6688.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1990 6.4e-05 2048 500 2016 276480 43.823 28.4299 1220.75 838.692 2131.83 2131.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 860 3.2e-05 2048 250 1056 433152 134.309 56.0406 1893.83 1676.91 3761.29 3761.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 760 0.000128 2048 230 1008 99840 25.5175 14.3544 431.683 419.412 891.103 891.222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 570 0.001024 4096 195 1656 9152 2.7385 50.7728 104.963 158.52 158.577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1550 0.000512 4096 350 2064 33856 6.61248 237.509 209.76 453.928 453.984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1510 6.4e-05 4096 380 8184 267392 86.6015 64.5421 9271.43 1919.87 11342.7 11342.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 580 0.000256 4096 125 10632 52544 11.518 13.9477 2198.06 419.472 2643.08 2643.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1010 0.000512 1024 230 1536 31232 2.29603 1.66298 47.9665 96.6463 148.673 148.768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1820 0.001024 2048 280 264 17880 1.66698 11.6129 52.5596 65.8907 65.9523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1960 6.4e-05 4096 210 4872 297920 55.7814 5216.32 1677.47 6949.62 6949.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1990 6.4e-05 2048 500 2016 276480 44.0041 28.4242 1292.39 838.624 2203.58 2203.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 860 3.2e-05 2048 250 1056 433920 134.192 56.1563 1170.05 1679.95 3040.53 3040.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 24 760 0.000128 2048 230 1008 99840 25.5646 14.4341 248.143 419.509 707.779 707.889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 570 0.001024 4096 195 1656 9120 2.72474 53.5593 104.814 161.142 161.199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1550 0.000512 4096 350 2064 33840 6.62458 250.206 209.696 466.57 466.627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1510 6.4e-05 4096 380 8184 267200 87.0691 64.6372 9745.05 1921.52 11818.5 11818.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 580 0.000256 4096 125 10632 52560 11.5762 13.9741 2312.73 419.47 2757.83 2757.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1010 0.000512 1024 230 1536 31200 2.3017 1.66659 50.8628 96.602 151.53 151.626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1820 0.001024 2048 280 264 17856 1.66538 11.518 52.4725 65.7088 65.771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1960 6.4e-05 4096 210 4872 297888 55.767 5139.27 1676.07 6871.16 6871.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1990 6.4e-05 2048 500 2016 276480 43.8512 28.3333 1271.86 838.384 2182.58 2182.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 860 3.2e-05 2048 250 1056 431616 134.233 56.0184 1143.62 1672.58 3006.66 3006.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 760 0.000128 2048 230 1008 99456 25.4955 14.3627 236.293 418.459 694.745 694.862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 570 0.001024 4096 195 1656 9120 2.72717 53.0272 104.772 160.571 160.631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1550 0.000512 4096 350 2064 33840 6.61734 245.944 209.556 462.163 462.219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1510 6.4e-05 4096 380 8184 267264 86.7594 64.5924 9603.94 1918.18 11673.7 11673.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 580 0.000256 4096 125 10632 52512 11.5405 13.9594 2276.69 421.593 2723.86 2723.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1010 0.000512 1024 230 1536 31296 2.30154 1.66922 50.6563 96.32 151.046 151.142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1820 0.001024 2048 280 264 17760 1.66298 7.85946 52.3387 61.913 61.9734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1960 6.4e-05 4096 210 4872 297792 55.7681 3320.15 1675.57 5051.53 5051.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1990 6.4e-05 2048 500 2016 275712 43.7863 28.3116 817.581 836.448 1726.26 1726.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 860 3.2e-05 2048 250 1056 430080 134.274 55.9327 735.146 1672.5 2598.04 2598.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 24 760 0.000128 2048 230 1008 99072 25.4534 14.3838 162.528 418.439 620.933 621.044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 570 0.001024 4096 195 1656 9024 2.71965 33.9579 104.501 141.221 141.279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1550 0.000512 4096 350 2064 33792 6.61504 159.047 209.529 375.235 375.292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1510 6.4e-05 4096 380 8184 266880 86.6854 64.5551 6198.9 1918.45 8268.81 8269.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 580 0.000256 4096 125 10632 52416 11.4879 13.9952 1469.04 418.675 1913.27 1913.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1010 0.000512 1024 230 1536 31104 2.29254 1.66176 32.708 95.7955 132.557 132.652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1820 0.001024 2048 280 264 17864 1.66602 13.2563 52.5595 67.5396 67.5985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1960 6.4e-05 4096 210 4872 297864 55.7916 5960.41 1677.34 7693.59 7693.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1990 6.4e-05 2048 500 2016 276416 43.9262 28.3811 1467.81 838.583 2378.85 2378.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 860 3.2e-05 2048 250 1056 431872 134.216 56.1464 1324.12 1677.86 3192.55 3192.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 760 0.000128 2048 230 1008 99456 25.5772 14.3995 273.412 418.871 732.388 732.495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 570 0.001024 4096 195 1656 9128 2.73306 61.5447 104.948 169.267 169.325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1550 0.000512 4096 350 2064 33824 6.62294 284.967 209.695 501.329 501.385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1510 6.4e-05 4096 380 8184 267232 86.9053 64.5899 11131.6 1922.45 13205.7 13205.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 580 0.000256 4096 125 10632 52528 11.5385 13.9735 2636.22 419.479 3081.28 3081.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1010 0.000512 1024 230 1536 31136 2.30973 1.67117 58.4383 95.6884 158.207 158.302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1820 0.001024 2048 280 264 17808 1.66499 8.71981 52.5226 62.9599 63.019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1960 6.4e-05 4096 210 4872 297808 55.7644 3753.77 1676.14 5485.72 5485.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1990 6.4e-05 2048 500 2016 275968 43.8482 28.459 927.135 837.525 1837.1 1837.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 860 3.2e-05 2048 250 1056 430080 134.47 56.1278 841.223 1673.14 2705.15 2705.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 24 760 0.000128 2048 230 1008 99456 25.4461 14.3607 188.31 418.708 646.954 647.066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 570 0.001024 4096 195 1656 9072 2.72787 39.0777 104.871 146.719 146.779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1550 0.000512 4096 350 2064 33712 6.60477 179.389 209.243 395.28 395.339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1510 6.4e-05 4096 380 8184 267008 86.7697 64.6253 6992.6 1919.45 9063.66 9063.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 580 0.000256 4096 125 10632 52416 11.5084 13.9551 1655.2 418.88 2099.62 2099.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1010 0.000512 1024 230 1536 30464 2.2879 1.64566 36.3718 95.1398 135.549 135.642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1820 0.001024 2048 280 264 17856 1.66787 12.9227 52.52 67.1612 67.2214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1960 6.4e-05 4096 210 4872 297856 55.7983 5713.55 1675.86 7445.26 7445.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1990 6.4e-05 2048 500 2016 276480 43.7676 28.3408 1416.86 838.023 2327.12 2327.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 860 3.2e-05 2048 250 1056 432128 134.173 56.0679 1289.2 1679.41 3159.05 3159.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 760 0.000128 2048 230 1008 99840 25.4429 14.3704 267.358 419.082 726.388 726.508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 570 0.001024 4096 195 1656 9088 2.72858 59.6687 104.682 167.125 167.184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1550 0.000512 4096 350 2064 33792 6.62118 271.454 209.381 487.501 487.557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1510 6.4e-05 4096 380 8184 267264 86.5761 64.483 10422.5 1920.76 12494.6 12494.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 580 0.000256 4096 125 10632 52352 11.498 13.9365 2429.37 418.556 2873.43 2873.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1010 0.000512 1024 230 1536 31232 2.29994 1.66586 56.2799 96.1203 156.466 156.562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1820 0.001024 2048 280 264 17792 1.66707 8.84531 52.5152 63.0793 63.1431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1960 6.4e-05 4096 210 4872 297728 55.7755 3760.57 1675.52 5491.91 5491.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1990 6.4e-05 2048 500 2016 276480 43.7564 28.3837 928.579 838.105 1838.96 1839.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 860 3.2e-05 2048 250 1056 430080 133.953 55.8884 854.871 1670.06 2714.96 2715.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 760 0.000128 2048 230 1008 99328 25.4499 14.3421 177.386 417.981 635.294 635.415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 570 0.001024 4096 195 1656 8960 2.7136 39.3212 104.338 146.416 146.475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1550 0.000512 4096 350 2064 33664 6.59722 177.496 209.037 393.174 393.231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1510 6.4e-05 4096 380 8184 267264 86.6124 64.5473 6701.88 1918.39 8771.65 8771.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 580 0.000256 4096 125 10632 52224 11.4886 13.9247 1543.72 418.21 1987.42 1987.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1010 0.000512 1024 230 1536 31232 2.30301 1.67293 37.2961 95.4594 136.831 136.924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1820 0.001024 2048 280 264 17784 1.66224 14.2883 52.3822 68.3857 68.4436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1960 6.4e-05 4096 210 4872 297864 55.767 6312 1677.26 8045.07 8045.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1990 6.4e-05 2048 500 2016 276480 43.9171 28.4087 1566.27 839.66 2478.39 2478.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 860 3.2e-05 2048 250 1056 433152 133.982 56.1792 1414.82 1676 3281.17 3281.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 760 0.000128 2048 230 1008 99648 25.5276 14.4178 291.19 419.314 750.578 750.684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 570 0.001024 4096 195 1656 9072 2.71942 65.3616 104.722 172.847 172.902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1550 0.000512 4096 350 2064 33768 6.61197 301.847 209.456 517.958 518.017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1510 6.4e-05 4096 380 8184 266976 86.9724 64.6159 11792.8 1921.52 13866.1 13866.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 580 0.000256 4096 125 10632 52560 11.5499 13.9763 2799.71 419.438 3244.75 3244.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1010 0.000512 1024 230 1536 31104 2.30339 1.66246 62.6347 95.5904 162.29 162.382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1820 0.001024 2048 280 264 17712 1.66262 10.4295 52.3882 64.533 64.5919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1960 6.4e-05 4096 210 4872 297792 55.7719 4420.33 1677.43 6153.57 6153.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1990 6.4e-05 2048 500 2016 276480 43.7654 28.3279 1093.09 838.546 2003.85 2003.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 860 3.2e-05 2048 250 1056 428544 134.103 55.9636 976.156 1670.18 2836.59 2836.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 760 0.000128 2048 230 1008 99072 25.4458 14.3471 202.608 417.997 660.527 660.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 570 0.001024 4096 195 1656 8928 2.7095 45.1849 104.345 152.282 152.339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1550 0.000512 4096 350 2064 33696 6.60496 211.6 209.476 427.727 427.786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1510 6.4e-05 4096 380 8184 266688 86.7915 64.6765 8213.83 1921.91 10287.4 10287.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 580 0.000256 4096 125 10632 52128 11.4838 13.9387 1934.85 418.319 2378.67 2378.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1010 0.000512 1024 230 1536 30528 2.2913 1.64624 43.0876 94.8482 141.972 142.065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1820 0.001024 2048 280 264 17840 1.66547 13.8547 52.5178 68.0894 68.1489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1960 6.4e-05 4096 210 4872 297840 55.7629 6005.06 1675.92 7736.78 7736.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1990 6.4e-05 2048 500 2016 276480 43.8173 28.3893 1487.05 838.1 2397.5 2397.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 860 3.2e-05 2048 250 1056 432640 134.012 56.0489 1339.94 1675.48 3205.68 3205.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 760 0.000128 2048 230 1008 99840 25.4722 14.3479 276.374 419.294 735.617 735.732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 570 0.001024 4096 195 1656 9040 2.71741 61.5649 107.52 171.844 171.901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1550 0.000512 4096 350 2064 33760 6.61702 288.005 209.306 503.973 504.029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1510 6.4e-05 4096 380 8184 267200 86.685 64.5797 11239.8 1918.53 13309.8 13310
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 580 0.000256 4096 125 10632 52320 11.5031 13.9492 2651.46 418.491 3095.48 3095.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1010 0.000512 1024 230 1536 31040 2.28758 1.64899 59.2911 95.184 158.515 158.613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1820 0.001024 2048 280 264 17760 1.66541 9.91021 52.5163 64.1465 64.204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1960 6.4e-05 4096 210 4872 297760 55.7653 4279.81 1675.94 6011.56 6011.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1990 6.4e-05 2048 500 2016 276480 43.7431 28.3679 1061.39 839.567 1973.2 1973.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 860 3.2e-05 2048 250 1056 430080 134.314 56.1614 950.974 1675.71 2817.35 2817.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 760 0.000128 2048 230 1008 98560 25.3123 14.3708 197.11 415.992 652.918 653.029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 570 0.001024 4096 195 1656 8960 2.72198 44.0163 104.521 151.303 151.362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1550 0.000512 4096 350 2064 33600 6.59216 205.19 208.881 420.708 420.764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1510 6.4e-05 4096 380 8184 266880 86.7121 64.6151 7953.96 1920.83 10026.3 10026.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 580 0.000256 4096 125 10632 52160 11.4708 13.926 1870.53 418.328 2314.33 2314.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1010 0.000512 1024 230 1536 30720 2.27798 1.6384 42.1768 94.612 140.805 140.902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1820 0.001024 2048 280 264 17760 1.66131 16.7029 52.3439 70.7615 70.8235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1960 6.4e-05 4096 210 4872 297792 55.7795 7614.76 1675.79 9346.38 9346.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1990 6.4e-05 2048 500 2016 275712 43.7455 28.3766 1886.41 836.551 2795.23 2795.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 860 3.2e-05 2048 250 1056 430080 134.124 55.9387 1697.88 1672.87 3561.01 3561.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 760 0.000128 2048 230 1008 99072 25.4396 14.3735 351.506 418.499 809.95 810.068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 570 0.001024 4096 195 1656 9024 2.71667 78.5883 104.51 185.862 185.919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1550 0.000512 4096 350 2064 33792 6.61728 365.564 209.553 581.78 581.841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1510 6.4e-05 4096 380 8184 266880 86.5741 64.5829 14163.4 1918.89 16233.7 16233.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 580 0.000256 4096 125 10632 52416 11.4689 13.9331 3346.43 418.812 3790.72 3790.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1010 0.000512 1024 230 1536 31104 2.28816 1.6639 75.6799 95.1092 174.842 174.938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1820 0.001024 2048 280 264 17664 1.66304 10.7256 52.3939 64.8384 64.897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1960 6.4e-05 4096 210 4872 297600 55.7731 4942.38 1676.81 6675.01 6675.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1990 6.4e-05 2048 500 2016 274944 43.8836 28.4508 1209.33 837.709 2119.51 2119.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 860 3.2e-05 2048 250 1056 423936 134.527 55.6322 1073.37 1666.33 2930.06 2930.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 760 0.000128 2048 230 1008 98304 25.3908 14.3524 223.893 417.101 680.868 680.989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 570 0.001024 4096 195 1656 8832 2.70893 47.5911 104.096 154.44 154.496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1550 0.000512 4096 350 2064 33600 6.59958 235.989 212.784 455.418 455.476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1510 6.4e-05 4096 380 8184 266496 86.572 64.4722 9190.23 1919.59 11261.1 11261.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 580 0.000256 4096 125 10632 51840 11.4647 13.9162 2144.71 417.59 2587.76 2587.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1010 0.000512 1024 230 1536 30720 2.27824 1.64486 48.4428 94.5043 146.97 147.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1820 0.001024 2048 280 264 17800 1.66298 16.8346 52.5063 71.0562 71.1148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1960 6.4e-05 4096 210 4872 297800 55.7654 7528.85 1677.18 9261.84 9261.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1990 6.4e-05 2048 500 2016 276000 43.9788 28.495 1858.61 837.792 2769.01 2769.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 860 3.2e-05 2048 250 1056 432000 134.231 56.1005 1679.52 1675.34 3545.39 3545.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 760 0.000128 2048 230 1008 99200 25.6004 14.3712 346.958 419.113 806.177 806.293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 570 0.001024 4096 195 1656 9000 2.7137 77.4001 104.495 184.654 184.711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1550 0.000512 4096 350 2064 33800 6.62381 361.756 209.855 578.278 578.337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1510 6.4e-05 4096 380 8184 267200 87.2051 64.7359 14037.1 1920.89 16110.2 16110.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 580 0.000256 4096 125 10632 52400 11.558 13.9775 3314.08 419.365 3759.06 3759.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1010 0.000512 1024 230 1536 30800 2.31011 1.65683 73.618 95.2547 172.94 173.035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1820 0.001024 2048 280 264 17600 1.6552 11.6328 52.1911 65.5301 65.5928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1960 6.4e-05 4096 210 4872 297600 55.7752 5105.3 1675.14 6836.26 6836.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1990 6.4e-05 2048 500 2016 275200 44.0047 28.3668 1256.86 837.409 2166.77 2166.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 860 3.2e-05 2048 250 1056 428800 133.648 55.8292 1130.13 1665.47 2985.27 2985.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 760 0.000128 2048 230 1008 97600 25.5512 14.3728 232.684 421.465 694.204 694.324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 570 0.001024 4096 195 1656 8800 2.7065 51.0325 103.865 157.647 157.706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1550 0.000512 4096 350 2064 33600 6.60778 244.324 209.072 460.048 460.105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1510 6.4e-05 4096 380 8184 266400 87.1673 64.7368 9484.45 1920.23 11556.8 11557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 580 0.000256 4096 125 10632 52000 11.5176 13.9407 2229.79 417.378 2672.7 2672.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1010 0.000512 1024 230 1536 30400 2.29741 1.64397 49.5117 94.5008 148.051 148.144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1820 0.001024 2048 280 264 17808 1.66502 16.0686 52.5239 70.3111 70.3673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1960 6.4e-05 4096 210 4872 297808 55.7752 7393.29 1676.18 9125.3 9125.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1990 6.4e-05 2048 500 2016 275968 43.8337 28.3983 1827.25 836.844 2736.46 2736.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 860 3.2e-05 2048 250 1056 430080 134.427 56.0087 1642.13 1693.8 3526.56 3526.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 760 0.000128 2048 230 1008 99456 25.4921 14.3772 341.812 418.606 800.422 800.544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 570 0.001024 4096 195 1656 9072 2.7295 76.9959 104.88 184.649 184.705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1550 0.000512 4096 350 2064 33712 6.61165 355.519 209.249 571.424 571.482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1510 6.4e-05 4096 380 8184 267008 86.7125 64.6212 13777.5 1919.27 15848.3 15848.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 580 0.000256 4096 125 10632 52416 11.5016 13.9514 3253.96 418.949 3698.44 3698.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1010 0.000512 1024 230 1536 30464 2.28723 1.64272 71.396 94.8367 170.264 170.355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1820 0.001024 2048 280 264 17696 1.66627 10.7204 52.5236 64.9627 65.0217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1960 6.4e-05 4096 210 4872 297696 55.7782 4873.73 1676.17 6605.73 6605.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1990 6.4e-05 2048 500 2016 275968 43.7352 28.3164 1205.55 837.154 2114.89 2115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 860 3.2e-05 2048 250 1056 430080 134.237 56.0456 1084.44 1673.36 2948.28 2948.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 760 0.000128 2048 230 1008 98560 25.4956 14.379 223.961 418.99 682.95 683.066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 570 0.001024 4096 195 1656 8960 2.7296 49.8401 104.875 157.489 157.549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1550 0.000512 4096 350 2064 33600 6.6191 233.051 209.247 448.958 449.016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1510 6.4e-05 4096 380 8184 266112 86.7018 64.6299 9036.21 1920.43 11108.2 11108.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 580 0.000256 4096 125 10632 51968 11.4439 13.9078 2125.18 417.087 2567.69 2567.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1010 0.000512 1024 230 1536 30464 2.29037 1.6519 47.5864 94.6773 146.306 146.401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1820 0.001024 2048 280 264 17760 1.65824 15.197 52.4641 69.3721 69.4313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1960 6.4e-05 4096 210 4872 297840 55.7706 7135.45 1677.7 8868.97 8869.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1990 6.4e-05 2048 500 2016 275520 43.9735 28.4072 1765.5 838.038 2676.05 2676.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 860 3.2e-05 2048 250 1056 430080 133.821 55.9722 1591.05 1670.44 3451.47 3451.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 760 0.000128 2048 230 1008 98880 25.4728 14.3912 328.897 417.933 786.824 786.938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 570 0.001024 4096 195 1656 9000 2.71376 73.6728 104.618 181.05 181.106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1550 0.000512 4096 350 2064 33720 6.60685 341.893 209.502 558.044 558.101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1510 6.4e-05 4096 380 8184 266880 86.9305 64.5927 13269.3 1918.89 15339.9 15340.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 580 0.000256 4096 125 10632 52320 11.5405 13.9838 3132.93 419.598 3578.14 3578.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1010 0.000512 1024 230 1536 31200 2.30192 1.67117 70.9074 95.4346 170.416 170.509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1820 0.001024 2048 280 264 17520 1.65248 10.4548 52.1247 64.2847 64.342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1960 6.4e-05 4096 210 4872 297600 55.7712 4599.23 1676.77 6331.81 6331.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1990 6.4e-05 2048 500 2016 274560 43.8387 28.354 1133.64 835.595 2041.56 2041.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 860 3.2e-05 2048 250 1056 430080 133.747 56.0187 1025.08 1672.22 2887.26 2887.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 760 0.000128 2048 230 1008 97920 25.5491 14.3636 210.2 418.218 668.461 668.579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 570 0.001024 4096 195 1656 8880 2.71974 46.9862 104.593 154.343 154.401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1550 0.000512 4096 350 2064 33600 6.61482 219.89 209.458 436.006 436.062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1510 6.4e-05 4096 380 8184 266880 86.4301 64.5111 8550.86 1923.16 10625.2 10625.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 580 0.000256 4096 125 10632 51840 11.4975 13.9472 1999.29 418.786 2443.6 2443.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1010 0.000512 1024 230 1536 30720 2.28243 1.64858 45.4976 94.7879 144.314 144.409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1820 0.001024 2048 280 264 17792 1.66547 14.8759 52.5209 69.1129 69.1718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1960 6.4e-05 4096 210 4872 297728 55.7751 6821.68 1675.72 8553.22 8553.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1990 6.4e-05 2048 500 2016 276480 43.7742 28.3429 1693.1 840.08 2605.43 2605.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 860 3.2e-05 2048 250 1056 430080 133.902 55.8789 1520.69 1670.41 3381.07 3381.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 760 0.000128 2048 230 1008 99328 25.4442 14.4384 315.648 417.941 773.601 773.718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 570 0.001024 4096 195 1656 8960 2.71578 70.4062 104.358 177.523 177.581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1550 0.000512 4096 350 2064 33664 6.60515 326.551 209.06 542.261 542.318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1510 6.4e-05 4096 380 8184 267264 86.5763 64.5255 12704 1920.68 14776 14776.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 580 0.000256 4096 125 10632 52224 11.4688 13.9265 2989.71 418.501 3433.68 3433.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1010 0.000512 1024 230 1536 31232 2.30573 1.66893 67.9689 95.2495 167.296 167.389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1820 0.001024 2048 280 264 17664 1.66755 10.84 52.554 65.1131 65.173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1960 6.4e-05 4096 210 4872 297472 55.81 4644.82 1676.06 6376.74 6376.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1990 6.4e-05 2048 500 2016 274432 43.827 28.3328 1138.38 836.312 2046.99 2047.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 860 3.2e-05 2048 250 1056 425984 134.946 55.8722 1020.48 1673.83 2885.32 2885.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 760 0.000128 2048 230 1008 98304 25.5241 14.3238 212.357 418.542 670.88 671.001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 570 0.001024 4096 195 1656 8704 2.70541 45.5598 103.729 152.038 152.098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1550 0.000512 4096 350 2064 33536 6.60794 220.803 209.197 436.653 436.713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1510 6.4e-05 4096 380 8184 266240 86.1641 64.249 8625.18 1918.98 10694.8 10695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 580 0.000256 4096 125 10632 52224 11.494 13.9407 2037.84 419.191 2482.54 2482.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1010 0.000512 1024 230 1536 29696 2.27104 1.61827 44.0123 94.304 142.31 142.406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1820 0.001024 2048 280 275 17824 1.67293 12.8185 52.5687 67.113 67.1725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1960 6.4e-05 4096 210 4875 297920 55.7732 5584.66 1677.51 7317.99 7318.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1990 6.4e-05 2048 500 2000 276992 43.7592 28.3028 1378.91 838.741 2289.85 2289.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 860 3.2e-05 2048 250 1050 431104 134.867 56.0805 2042.03 1676.72 3909.89 3910.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 760 0.000128 2048 230 1000 99840 25.4969 14.3374 487.686 419.363 947.015 947.129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 570 0.001024 4096 195 1675 9024 2.73741 57.5494 104.899 165.23 165.288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1550 0.000512 4096 350 2050 33888 6.62938 266.933 209.718 483.324 483.383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1510 6.4e-05 4096 380 8175 267392 86.4499 64.4846 10438.7 1921.72 12511.6 12511.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 580 0.000256 4096 125 10625 52544 11.506 13.9447 2478.23 419.427 2923.18 2923.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1010 0.000512 1024 230 1525 31232 2.29456 1.66502 54.2388 96.6118 154.908 155.004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1820 0.001024 2048 280 275 17800 1.668 11.6287 52.482 65.8309 65.8881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1960 6.4e-05 4096 210 4875 297920 55.7629 5019.8 1676.17 6751.79 6751.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1990 6.4e-05 2048 500 2000 277120 43.9946 28.4084 1238.59 837.895 2149.03 2149.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 860 3.2e-05 2048 250 1050 430080 142.85 56.1459 1107.62 1679.04 2985.86 2986.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 25 760 0.000128 2048 230 1000 99840 25.5558 14.3723 238.591 419.167 697.822 697.936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 570 0.001024 4096 195 1675 9000 2.72576 51.1737 104.727 158.669 158.726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1550 0.000512 4096 350 2050 33880 6.6249 238.031 209.545 454.246 454.306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1510 6.4e-05 4096 380 8175 267360 86.8923 64.5722 9364.98 1920.69 11437.4 11437.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 580 0.000256 4096 125 10625 52560 11.579 13.9681 2223.26 419.127 2668.01 2668.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1010 0.000512 1024 230 1525 31200 2.29936 1.66294 48.5338 96.5059 149.102 149.194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1820 0.001024 2048 280 275 17760 1.67117 7.78854 52.4808 61.9943 62.0524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1960 6.4e-05 4096 210 4875 297840 55.7711 3238.55 1675.91 4970.28 4970.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1990 6.4e-05 2048 500 2000 277120 43.7853 28.3615 797.917 837.947 1708.15 1708.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 860 3.2e-05 2048 250 1050 430080 135.422 56.183 1687.21 1676.69 3555.7 3555.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 760 0.000128 2048 230 1000 99840 25.586 14.3704 426.658 419.263 886.018 886.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 570 0.001024 4096 195 1675 8960 2.73434 33.2943 104.732 140.805 140.862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1550 0.000512 4096 350 2050 33840 6.6304 154.398 209.535 370.611 370.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1510 6.4e-05 4096 380 8175 267200 86.7061 64.6107 6036.28 1918.18 8105.99 8106.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 580 0.000256 4096 125 10625 52320 11.5013 13.9506 1425.61 418.469 1869.61 1869.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1010 0.000512 1024 230 1525 31040 2.28797 1.64986 31.5669 95.8993 131.506 131.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1820 0.001024 2048 280 275 17808 1.67117 12.46 52.534 66.7194 66.7799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1960 6.4e-05 4096 210 4875 297888 55.7493 5353.39 1676.31 7085.51 7085.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1990 6.4e-05 2048 500 2000 276864 43.8019 28.3361 1315.88 837.768 2225.92 2226.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 860 3.2e-05 2048 250 1050 430080 134.602 56.2053 1175.13 1675.64 3041.77 3041.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 760 0.000128 2048 230 1000 99456 25.4956 14.3488 245.797 418.53 704.302 704.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 570 0.001024 4096 195 1675 8976 2.72042 54.8592 104.651 162.273 162.331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1550 0.000512 4096 350 2050 33888 6.62118 253.594 209.668 469.926 469.981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1510 6.4e-05 4096 380 8175 267264 86.6081 64.5769 9993.63 1918.53 12063.6 12063.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 580 0.000256 4096 125 10625 52512 11.5305 13.9561 2371.24 419.065 2815.87 2815.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1010 0.000512 1024 230 1525 31296 2.30179 1.67024 52.2595 96.0675 152.4 152.499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1820 0.001024 2048 280 275 17760 1.67322 8.47462 52.523 62.7222 62.7816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1960 6.4e-05 4096 210 4875 297792 55.7474 3457.54 1675.74 5189.08 5189.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1990 6.4e-05 2048 500 2000 276480 43.6955 28.3426 847.225 837.199 1756.6 1756.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 860 3.2e-05 2048 250 1050 430080 134.228 55.9104 759.145 1672.81 2622.28 2622.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 25 760 0.000128 2048 230 1000 99072 25.4526 14.3693 167.733 422.228 629.915 630.028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 570 0.001024 4096 195 1675 8928 2.72013 35.0392 104.635 142.437 142.494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1550 0.000512 4096 350 2050 33792 6.61094 164.084 209.368 380.105 380.161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1510 6.4e-05 4096 380 8175 266880 86.4961 64.5235 6455.25 1918.67 8525.16 8525.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 580 0.000256 4096 125 10625 52416 11.4739 13.9387 1530.03 418.728 1974.25 1974.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1010 0.000512 1024 230 1525 31104 2.2888 1.65936 33.6008 95.873 133.521 133.616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1820 0.001024 2048 280 275 17752 1.66099 13.2448 52.3962 67.355 67.4134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1960 6.4e-05 4096 210 4875 297864 55.7629 5734.26 1675.93 7466.01 7466.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1990 6.4e-05 2048 500 2000 276864 43.938 28.3813 1412.13 837.788 2322.38 2322.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 860 3.2e-05 2048 250 1050 430080 134.704 56.034 1258.95 1672.62 3122.51 3122.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 760 0.000128 2048 230 1000 99456 25.572 14.3852 263.353 418.499 721.94 722.056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 570 0.001024 4096 195 1675 8960 2.71974 58.874 104.596 166.233 166.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1550 0.000512 4096 350 2050 33880 6.62566 273.21 209.626 489.507 489.565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1510 6.4e-05 4096 380 8175 267232 86.8489 64.5776 10678.8 1917.15 12747.6 12747.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 580 0.000256 4096 125 10625 52528 11.5589 13.9717 2531.48 419.119 2976.2 2976.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1010 0.000512 1024 230 1525 31136 2.31136 1.67075 55.6137 95.5598 155.256 155.347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1820 0.001024 2048 280 275 17696 1.66298 8.7176 52.3952 62.831 62.8879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1960 6.4e-05 4096 210 4875 297808 55.7709 3611.98 1675.96 5343.76 5343.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1990 6.4e-05 2048 500 2000 275968 43.8579 28.475 886.39 836.822 1795.67 1795.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 860 3.2e-05 2048 250 1050 430080 134.481 55.9947 805.157 1674.12 2669.94 2670.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 760 0.000128 2048 230 1000 99456 25.4779 14.361 169.354 432.305 641.631 641.746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 570 0.001024 4096 195 1675 8848 2.71565 37.058 104.298 144.113 144.169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1550 0.000512 4096 350 2050 33824 6.6137 171.815 209.63 388.104 388.161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1510 6.4e-05 4096 380 8175 267008 86.7791 64.6127 6725.27 1923.74 8800.64 8800.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 580 0.000256 4096 125 10625 52416 11.5057 13.9545 1592.91 418.833 2037.28 2037.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1010 0.000512 1024 230 1525 30464 2.28675 1.64294 34.7727 94.9896 133.79 133.884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1820 0.001024 2048 280 275 17792 1.66912 13.865 52.5629 68.1492 68.2089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1960 6.4e-05 4096 210 4875 297856 55.7648 5916.6 1677.25 7649.66 7649.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1990 6.4e-05 2048 500 2000 276992 43.7573 28.3332 1462.27 838.571 2373.07 2373.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 860 3.2e-05 2048 250 1050 430080 134.63 56.0992 1312.3 1676.62 3179.84 3180
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 760 0.000128 2048 230 1000 99840 25.4483 14.3531 275.959 419.477 735.371 735.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 570 0.001024 4096 195 1675 8960 2.72086 61.0901 104.715 168.571 168.626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1550 0.000512 4096 350 2050 33856 6.62854 280.518 209.698 496.89 496.945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1510 6.4e-05 4096 380 8175 267264 86.5348 64.4746 10861.5 1919.08 12931.8 12932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 580 0.000256 4096 125 10625 52352 11.4919 13.9347 2547.58 419.136 2992.22 2992.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1010 0.000512 1024 230 1525 31232 2.29962 1.66883 58.1269 96.1405 158.339 158.435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1820 0.001024 2048 280 275 17664 1.66707 9.46176 52.3443 63.5284 63.5863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1960 6.4e-05 4096 210 4875 297728 55.779 3895.95 1675.45 5627.23 5627.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1990 6.4e-05 2048 500 2000 276480 43.8078 28.3511 959.291 838.087 1869.67 1869.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 860 3.2e-05 2048 250 1050 425984 134.918 55.9253 863.902 1669.95 2724.88 2725.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 760 0.000128 2048 230 1000 99328 25.4431 14.375 183.715 421.159 644.822 644.933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 570 0.001024 4096 195 1675 8832 2.71472 40.8061 104.287 147.847 147.905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1550 0.000512 4096 350 2050 33792 6.62938 184.042 209.526 400.241 400.298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1510 6.4e-05 4096 380 8175 267264 86.6296 64.5592 7005.3 1918.22 9074.92 9075.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 580 0.000256 4096 125 10625 52224 11.4804 13.9228 1619.95 418.186 2063.62 2063.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1010 0.000512 1024 230 1525 31232 2.30746 1.67315 38.4669 95.4571 138.002 138.094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1820 0.001024 2048 280 275 17784 1.67088 15.1704 52.5235 69.4172 69.4785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1960 6.4e-05 4096 210 4875 297864 55.7648 6337.22 1676.12 8069.16 8069.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1990 6.4e-05 2048 500 2000 277056 43.8548 28.3789 1557.55 838.612 2468.53 2468.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 860 3.2e-05 2048 250 1050 430848 134.829 56.0847 1392.57 1674.82 3258.51 3258.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 760 0.000128 2048 230 1000 99648 25.5224 14.4396 291.46 418.942 750.497 750.615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 570 0.001024 4096 195 1675 8928 2.72512 64.7946 104.506 172.069 172.128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1550 0.000512 4096 350 2050 33840 6.62051 302.348 209.498 518.512 518.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1510 6.4e-05 4096 380 8175 266976 86.9311 64.6179 11819.4 1920.19 13891.3 13891.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 580 0.000256 4096 125 10625 52560 11.5479 13.9707 2807.78 419.205 3252.58 3252.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1010 0.000512 1024 230 1525 31104 2.30403 1.65898 62.332 96.1251 162.524 162.624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1820 0.001024 2048 280 275 17712 1.67091 10.8374 52.5348 65.093 65.1511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1960 6.4e-05 4096 210 4875 297792 55.7526 4526.28 1676.28 6258.36 6258.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1990 6.4e-05 2048 500 2000 276480 43.7856 28.3561 1112.07 837.959 2022.31 2022.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 860 3.2e-05 2048 250 1050 428544 134.082 55.9824 992.141 1672.54 2854.93 2855.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 760 0.000128 2048 230 1000 99072 25.4402 14.3497 208.885 417.661 666.469 666.576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 570 0.001024 4096 195 1675 8784 2.71155 46.1614 104.141 153.057 153.112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1550 0.000512 4096 350 2050 33696 6.61504 216.085 209.142 431.888 431.946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1510 6.4e-05 4096 380 8175 266688 86.8048 64.678 8393.5 1922.47 10467.7 10467.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 580 0.000256 4096 125 10625 52128 11.4831 13.9428 1976.53 418.023 2420.06 2420.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1010 0.000512 1024 230 1525 30528 2.29466 1.6439 43.9183 94.7732 142.728 142.821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1820 0.001024 2048 280 275 17760 1.67098 14.506 52.5307 68.76 68.8208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1960 6.4e-05 4096 210 4875 297840 55.7948 6124.62 1677.7 7858.16 7858.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1990 6.4e-05 2048 500 2000 277120 43.776 28.4529 1516.31 840.409 2429.08 2429.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 860 3.2e-05 2048 250 1050 430080 134.591 56.0799 1353.41 1677.06 3221.34 3221.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 760 0.000128 2048 230 1000 99840 25.4657 14.3599 283.833 419.637 743.426 743.543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 570 0.001024 4096 195 1675 8960 2.72048 63.4429 104.825 171.032 171.093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1550 0.000512 4096 350 2050 33840 6.62118 292.825 209.746 509.237 509.294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1510 6.4e-05 4096 380 8175 267200 86.6484 64.5814 11448.5 1922.16 13522.2 13522.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 580 0.000256 4096 125 10625 52320 11.4975 13.9492 2703.37 418.875 3147.77 3147.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1010 0.000512 1024 230 1525 31040 2.28762 1.6527 60.3571 95.2858 159.687 159.781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1820 0.001024 2048 280 275 17600 1.66093 10.1168 52.2529 64.0822 64.1413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1960 6.4e-05 4096 210 4875 297760 55.7628 4293.43 1675.53 6024.77 6024.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1990 6.4e-05 2048 500 2000 276480 43.7157 28.3216 1060.11 838.756 1971.03 1971.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 860 3.2e-05 2048 250 1050 430080 134.378 55.9841 948.326 1675.26 2814.14 2814.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 760 0.000128 2048 230 1000 98560 25.3013 14.3156 197.192 416.009 652.95 653.072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 570 0.001024 4096 195 1675 8800 2.71565 43.9561 104.266 150.98 151.039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1550 0.000512 4096 350 2050 33760 6.62314 205.105 209.493 421.266 421.323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1510 6.4e-05 4096 380 8175 266880 86.7326 64.6523 7965.99 1920.31 10037.9 10038.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 580 0.000256 4096 125 10625 52160 11.4666 13.93 1875.71 417.946 2319.13 2319.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1010 0.000512 1024 230 1525 30720 2.27066 1.64406 42.1102 94.5605 140.688 140.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1820 0.001024 2048 280 275 17760 1.67117 17.1741 52.5239 71.4234 71.4813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1960 6.4e-05 4096 210 4875 297792 55.7531 7446.88 1675.79 9178.48 9178.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1990 6.4e-05 2048 500 2000 276480 43.6791 28.4487 1831.39 836.675 2740.33 2740.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 860 3.2e-05 2048 250 1050 430080 134.158 55.9532 1640.8 1672.85 3503.95 3504.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 760 0.000128 2048 230 1000 99072 25.4479 14.3383 342.926 418.49 801.334 801.446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 570 0.001024 4096 195 1675 8928 2.71936 77.0745 104.641 184.48 184.535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1550 0.000512 4096 350 2050 33792 6.61635 355.164 209.371 571.193 571.247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1510 6.4e-05 4096 380 8175 266880 86.3868 64.5366 13810.7 1921.12 15883 15883.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 580 0.000256 4096 125 10625 52416 11.4688 13.9368 3267.27 418.739 3711.49 3711.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1010 0.000512 1024 230 1525 31104 2.29216 1.66096 73.106 95.0711 172.231 172.323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1820 0.001024 2048 280 275 17664 1.67149 11.6826 52.5705 65.9811 66.0406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1960 6.4e-05 4096 210 4875 297600 55.7568 5014.15 1676.93 6746.88 6746.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1990 6.4e-05 2048 500 2000 276480 43.7374 28.3054 1234.04 837.704 2143.93 2144.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 860 3.2e-05 2048 250 1050 423936 134.533 55.7985 1090.19 1666.32 2947.03 2947.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 760 0.000128 2048 230 1000 98304 25.3998 14.3879 229.894 417.085 686.9 687.013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 570 0.001024 4096 195 1675 8832 2.72 50.6369 104.739 158.139 158.196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1550 0.000512 4096 350 2050 33600 6.59466 238.538 209.054 454.23 454.287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1510 6.4e-05 4096 380 8175 266496 86.5732 64.4669 9297.41 1919.57 11368.2 11368.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 580 0.000256 4096 125 10625 51840 11.4671 13.9203 2173.66 417.582 2616.71 2616.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1010 0.000512 1024 230 1525 30720 2.28394 1.64237 48.8472 94.4693 147.346 147.445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1820 0.001024 2048 280 275 17700 1.66298 17.3937 52.412 71.5223 71.5817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1960 6.4e-05 4096 210 4875 297800 55.7737 7487.6 1677.1 9220.52 9220.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1990 6.4e-05 2048 500 2000 276800 43.89 28.4118 1836.44 837.814 2746.68 2746.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 860 3.2e-05 2048 250 1050 428800 134.946 56.107 1638.47 1675.13 3504.85 3505.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 760 0.000128 2048 230 1000 99200 25.5868 14.3995 344.113 419.07 803.295 803.402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 570 0.001024 4096 195 1675 8900 2.71613 76.9141 104.591 184.265 184.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1550 0.000512 4096 350 2050 33800 6.61315 355.769 209.591 572.017 572.075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1510 6.4e-05 4096 380 8175 267200 87.1354 64.78 13932.2 1920.78 16005.1 16005.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 580 0.000256 4096 125 10625 52400 11.563 13.9813 3289.5 419.322 3734.44 3734.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1010 0.000512 1024 230 1525 30800 2.30662 1.65773 72.4281 95.2153 171.709 171.803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1820 0.001024 2048 280 275 17600 1.6616 12.2593 52.4152 66.39 66.4509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1960 6.4e-05 4096 210 4875 297600 55.7723 5015.45 1676.55 6747.82 6747.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1990 6.4e-05 2048 500 2000 276800 43.8666 28.4227 1229.59 838.122 2140.14 2140.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 860 3.2e-05 2048 250 1050 422400 135.424 55.7883 1078.95 1668.78 2939.13 2939.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 760 0.000128 2048 230 1000 97600 25.5637 14.3589 227.694 417.195 684.941 685.058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 570 0.001024 4096 195 1675 8800 2.72093 51.2346 104.587 158.583 158.641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1550 0.000512 4096 350 2050 33600 6.61299 238.5 209.051 454.206 454.265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1510 6.4e-05 4096 380 8175 266400 87.165 64.7556 9299.15 1928.01 11379.3 11379.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 580 0.000256 4096 125 10625 52000 11.5077 13.9358 2187.59 417.711 2630.82 2630.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1010 0.000512 1024 230 1525 30400 2.29392 1.63843 47.9732 94.5111 146.517 146.611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1820 0.001024 2048 280 275 17696 1.66474 16.0741 52.3995 70.1935 70.2531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1960 6.4e-05 4096 210 4875 297808 55.7661 7218.03 1676.17 8950.02 8950.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1990 6.4e-05 2048 500 2000 275968 43.811 28.3341 1779.89 836.813 2688.98 2689.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 860 3.2e-05 2048 250 1050 430080 134.377 56.0789 1596.44 1673.15 3460.24 3460.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 760 0.000128 2048 230 1000 99456 25.4818 14.356 334.772 418.607 793.349 793.465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 570 0.001024 4096 195 1675 8848 2.71315 73.5796 104.314 180.65 180.708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1550 0.000512 4096 350 2050 33824 6.61763 344.255 210.695 561.612 561.673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1510 6.4e-05 4096 380 8175 267008 86.7313 64.6494 13404.7 1919.14 15475.4 15475.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 580 0.000256 4096 125 10625 52416 11.5145 13.9572 3168.01 418.875 3612.43 3612.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1010 0.000512 1024 230 1525 30464 2.28813 1.64173 69.3861 94.7999 168.214 168.309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1820 0.001024 2048 280 275 17472 1.66064 10.8442 52.1421 64.6992 64.7597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1960 6.4e-05 4096 210 4875 297696 55.7812 4716.32 1677.37 6449.52 6449.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1990 6.4e-05 2048 500 2000 275968 43.7392 28.3259 1162.26 837.719 2072.18 2072.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 860 3.2e-05 2048 250 1050 430080 134.22 56.1137 1044.13 1674.5 2909.15 2909.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 760 0.000128 2048 230 1000 98560 25.4942 14.4791 217.663 423.372 681.139 681.255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 570 0.001024 4096 195 1675 8736 2.71805 48.1073 104.385 155.253 155.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1550 0.000512 4096 350 2050 33600 6.60662 223.668 209.204 439.524 439.581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1510 6.4e-05 4096 380 8175 266112 86.6793 64.6292 8731.09 1921.73 10804.4 10804.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 580 0.000256 4096 125 10625 51968 11.4509 13.9041 2055.52 417.379 2498.33 2498.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1010 0.000512 1024 230 1525 30464 2.2927 1.6487 45.7565 94.6773 144.476 144.573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1820 0.001024 2048 280 275 17640 1.66093 15.5361 52.2576 69.5081 69.5669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1960 6.4e-05 4096 210 4875 297840 55.765 6977.74 1675.93 8709.48 8709.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1990 6.4e-05 2048 500 2000 276480 43.8967 28.3607 1722.25 837.18 2631.82 2631.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 860 3.2e-05 2048 250 1050 426240 134.945 56.0087 1528.9 1672.91 3392.95 3393.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 760 0.000128 2048 230 1000 98880 25.4822 14.3626 321.778 417.474 779.228 779.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 570 0.001024 4096 195 1675 8880 2.72243 71.5658 106.642 180.974 181.032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1550 0.000512 4096 350 2050 33720 6.61094 331.618 209.079 547.351 547.412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1510 6.4e-05 4096 380 8175 266880 86.9137 64.5866 12947.3 1916.65 15023.9 15024.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 580 0.000256 4096 125 10625 52320 11.5439 13.9721 3058.18 423.951 3507.74 3507.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1010 0.000512 1024 230 1525 31200 2.30454 1.66298 68.8394 95.3418 168.25 168.344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1820 0.001024 2048 280 275 17520 1.66195 10.83 52.2652 64.8074 64.8684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1960 6.4e-05 4096 210 4875 297600 55.7605 4659.03 1675.51 6390.34 6390.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1990 6.4e-05 2048 500 2000 274560 43.8223 28.3219 1141.29 835.793 2049.37 2049.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 860 3.2e-05 2048 250 1050 422400 135.831 55.914 1010.79 1669.02 2871.76 2871.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 760 0.000128 2048 230 1000 97920 25.5332 14.3627 213.434 417.92 671.382 671.502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 570 0.001024 4096 195 1675 8640 2.69978 45.8385 103.867 152.449 152.509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1550 0.000512 4096 350 2050 33600 6.60714 221.124 209.119 436.892 436.951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1510 6.4e-05 4096 380 8175 266880 86.5486 64.5626 8656.82 1918.26 10726.4 10726.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 580 0.000256 4096 125 10625 51840 11.4851 13.9597 2025.26 418.48 2469.26 2469.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1010 0.000512 1024 230 1525 30720 2.28688 1.64659 45.5739 94.7166 144.32 144.417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1820 0.001024 2048 280 275 17664 1.66707 15.8231 52.3917 69.9328 69.9922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1960 6.4e-05 4096 210 4875 297728 55.7738 6694.49 1676.84 8427.15 8427.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1990 6.4e-05 2048 500 2000 276480 43.7454 28.3235 1642.96 841.431 2556.59 2556.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 860 3.2e-05 2048 250 1050 425984 134.941 55.8639 1457.99 1671.47 3320.46 3320.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 760 0.000128 2048 230 1000 99328 25.4307 14.3319 308.493 418.209 766.594 766.707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 570 0.001024 4096 195 1675 8832 2.71011 67.4883 104.371 174.616 174.673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1550 0.000512 4096 350 2050 33792 6.62819 317.891 209.708 534.272 534.331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1510 6.4e-05 4096 380 8175 267264 86.5846 64.5469 12442.5 1922.2 14516 14516.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 580 0.000256 4096 125 10625 52224 11.4811 13.9284 2927.95 418.582 3372.02 3372.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1010 0.000512 1024 230 1525 31232 2.30166 1.67094 66.0014 95.2418 165.317 165.412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1820 0.001024 2048 280 275 17408 1.65638 10.8795 52.0518 64.64 64.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1960 6.4e-05 4096 210 4875 297472 55.7469 4777.77 1676.3 6509.86 6509.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1990 6.4e-05 2048 500 2000 274432 43.7891 28.32 1162.53 836.41 2071.18 2071.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 860 3.2e-05 2048 250 1050 425984 134.891 55.8676 1038.59 1673.6 2903.14 2903.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 760 0.000128 2048 230 1000 98304 25.5136 14.3356 218.109 418.637 676.723 676.831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 570 0.001024 4096 195 1675 8704 2.7137 46.4405 104.381 153.579 153.637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1550 0.000512 4096 350 2050 33536 6.59523 226.552 209.028 442.22 442.276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1510 6.4e-05 4096 380 8175 266240 86.4169 64.3892 8872.58 1919.39 10943 10943.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 580 0.000256 4096 125 10625 52224 11.477 13.9409 2095.77 419.245 2540.51 2540.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1010 0.000512 1024 230 1525 29696 2.26877 1.61818 44.6373 94.1708 142.796 142.889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1820 0.001024 2048 280 256 17920 1.66832 10.7174 52.514 64.9516 65.0117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1960 6.4e-05 4096 210 4864 297952 55.7852 4876.48 1677.51 6609.83 6609.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1990 6.4e-05 2048 500 2016 276224 43.8181 28.3742 1211.13 838.592 2122.05 2122.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 860 3.2e-05 2048 250 1056 433152 134.399 56.021 1761.94 1676.73 3629.28 3629.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 760 0.000128 2048 230 1024 99328 25.5634 14.3443 408.981 423.902 872.922 873.035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 570 0.001024 4096 195 1664 9088 2.732 50.6327 104.889 158.296 158.351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1550 0.000512 4096 350 2048 33888 6.62323 232.798 209.691 449.153 449.213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1510 6.4e-05 4096 380 8192 267520 86.5165 64.5308 9138.08 1919.03 11208.4 11208.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 580 0.000256 4096 125 10624 52544 11.5177 13.9469 2166.8 419.428 2611.77 2611.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1010 0.000512 1024 230 1536 30976 2.3025 1.66627 47.2947 96.8113 148.176 148.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1820 0.001024 2048 280 256 17856 1.66678 7.1056 52.4364 61.2584 61.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1960 6.4e-05 4096 210 4864 297920 55.7612 3140.57 1677.73 4874.11 4874.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1990 6.4e-05 2048 500 2016 275968 43.8405 28.3892 778.145 839.248 1689.75 1689.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 860 3.2e-05 2048 250 1056 432128 134.863 55.9561 1660.56 1677.04 3528.61 3528.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 760 0.000128 2048 230 1024 99328 25.5968 14.3421 410.101 419.629 869.8 869.914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 570 0.001024 4096 195 1664 9024 2.72458 90.5092 104.841 198.117 198.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1550 0.000512 4096 350 2048 33856 6.62499 149.668 209.727 366.063 366.121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1510 6.4e-05 4096 380 8192 267264 86.6016 64.5046 5873.31 1921.93 7946.55 7946.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 580 0.000256 4096 125 10624 52352 11.4954 13.9343 1386.43 418.975 1830.91 1830.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1010 0.000512 1024 230 1536 30976 2.30355 1.67034 30.9181 96.006 130.998 131.093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1820 0.001024 2048 280 256 17920 1.66662 10.8595 52.5336 65.1126 65.1724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1960 6.4e-05 4096 210 4864 297920 55.7935 4996.62 1677.4 6729.85 6729.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1990 6.4e-05 2048 500 2016 276160 44.0462 28.3689 1237.56 838.602 2148.72 2148.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 860 3.2e-05 2048 250 1056 433920 134.186 56.1245 1125.34 1676.72 2992.57 2992.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 32 760 0.000128 2048 230 1024 99520 25.5675 14.4307 239.809 419.505 699.444 699.556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 570 0.001024 4096 195 1664 9080 2.72637 51.5272 104.87 159.171 159.224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1550 0.000512 4096 350 2048 33880 6.62528 237.345 209.686 453.699 453.757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1510 6.4e-05 4096 380 8192 267360 86.9805 64.5568 9363.38 1918.51 11433.7 11433.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 580 0.000256 4096 125 10624 52560 11.5794 13.9738 2220.62 419.473 2665.72 2665.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1010 0.000512 1024 230 1536 30880 2.3056 1.66298 48.5581 96.401 149.028 149.123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1820 0.001024 2048 280 256 17840 1.66352 7.42858 52.4292 61.577 61.6365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1960 6.4e-05 4096 210 4864 297840 55.7669 3218.77 1677.15 4951.74 4951.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1990 6.4e-05 2048 500 2016 275840 43.8751 28.373 795.327 838.649 1706.35 1706.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 860 3.2e-05 2048 250 1056 432640 134.471 56.0415 1675.88 1676.82 3543.4 3543.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 760 0.000128 2048 230 1024 99200 25.6123 14.4006 371.461 419.678 831.282 831.396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 570 0.001024 4096 195 1664 9040 2.72598 33.075 104.872 140.716 140.773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1550 0.000512 4096 350 2048 33840 6.62547 153.358 209.697 369.724 369.781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1510 6.4e-05 4096 380 8192 267200 86.7168 64.5775 6034.24 1921.72 8107.48 8107.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 580 0.000256 4096 125 10624 52320 11.5098 13.9488 1423.77 418.825 1868.13 1868.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1010 0.000512 1024 230 1536 30720 2.29475 1.64461 31.3722 95.7676 131.178 131.273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1820 0.001024 2048 280 256 17904 1.66688 12.0361 52.5227 66.2778 66.3367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1960 6.4e-05 4096 210 4864 297936 55.777 5402.4 1677.73 7135.95 7136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1990 6.4e-05 2048 500 2016 276096 43.7936 28.3357 1342.82 838.403 2253.48 2253.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 860 3.2e-05 2048 250 1056 431616 134.034 55.9739 1209.35 1674.48 3074.05 3074.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 760 0.000128 2048 230 1024 99072 25.5045 14.4146 251.505 418.875 710.426 710.538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 570 0.001024 4096 195 1664 9072 2.72589 55.8612 104.888 163.517 163.574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1550 0.000512 4096 350 2048 33888 6.62384 256.697 209.806 473.171 473.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1510 6.4e-05 4096 380 8192 267456 86.5765 64.5421 10130.7 1919.25 12201.3 12201.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 580 0.000256 4096 125 10624 52512 11.5163 13.9527 2394.74 419.49 2839.77 2839.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1010 0.000512 1024 230 1536 30912 2.3079 1.6689 53.3617 95.7899 153.23 153.319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1820 0.001024 2048 280 256 17856 1.66938 7.79933 52.4616 61.9813 62.0434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1960 6.4e-05 4096 210 4864 297888 55.7896 3440.04 1675.81 5171.69 5171.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1990 6.4e-05 2048 500 2016 275712 43.7796 28.3163 855.704 836.433 1764.37 1764.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 860 3.2e-05 2048 250 1056 430080 134.152 55.908 772.64 1672.45 2635.34 2635.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 32 760 0.000128 2048 230 1024 99072 25.4516 14.3405 172.143 418.42 630.492 630.612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 570 0.001024 4096 195 1664 9024 2.72205 35.7055 104.763 143.237 143.295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1550 0.000512 4096 350 2048 33792 6.62118 164.058 209.31 380.035 380.092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1510 6.4e-05 4096 380 8192 267264 86.3872 64.4456 6435.83 1916.32 8503.2 8503.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 580 0.000256 4096 125 10624 52416 11.4749 13.9341 1520.83 418.658 1964.98 1965.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1010 0.000512 1024 230 1536 30720 2.29562 1.65946 34.2664 95.2606 133.584 133.679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1820 0.001024 2048 280 256 17864 1.66109 11.4992 52.422 65.636 65.6946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1960 6.4e-05 4096 210 4864 297920 55.7569 5287.09 1677.31 7020.21 7020.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1990 6.4e-05 2048 500 2016 275968 43.9987 28.3904 1315.04 839.119 2226.68 2226.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 860 3.2e-05 2048 250 1056 431872 134.242 56.1546 1192.3 1673.9 3056.8 3056.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 760 0.000128 2048 230 1024 99008 25.5878 14.3662 247.668 418.798 706.551 706.664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 570 0.001024 4096 195 1664 9072 2.73203 55.0543 104.901 162.734 162.787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1550 0.000512 4096 350 2048 33880 6.61328 252.475 209.869 469.003 469.062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1510 6.4e-05 4096 380 8192 267232 86.8695 64.5932 9884.83 1921.82 11958.3 11958.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 580 0.000256 4096 125 10624 52528 11.5688 13.9651 2340.97 419.428 2786.01 2786.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1010 0.000512 1024 230 1536 30912 2.31635 1.66605 52.408 95.9837 152.475 152.571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1820 0.001024 2048 280 256 17808 1.664 7.54483 52.4232 61.6872 61.7452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1960 6.4e-05 4096 210 4864 297808 55.7614 3394.08 1677 5126.9 5126.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1990 6.4e-05 2048 500 2016 275072 43.9428 28.3341 839.786 837.359 1749.55 1749.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 860 3.2e-05 2048 250 1056 430080 134.397 56.0454 767.12 1674.92 2632.67 2632.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 760 0.000128 2048 230 1024 98560 25.5102 14.3507 160.327 418.913 619.231 619.342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 570 0.001024 4096 195 1664 8960 2.71853 35.5144 104.606 142.881 142.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1550 0.000512 4096 350 2048 33824 6.62445 161.583 209.758 378.008 378.066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1510 6.4e-05 4096 380 8192 267008 86.6827 64.5857 6350 1925.55 8427.02 8427.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 580 0.000256 4096 125 10624 52416 11.5036 13.951 1504.43 419.406 1949.36 1949.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1010 0.000512 1024 230 1536 30464 2.28973 1.64541 33.1002 96.6403 133.777 133.868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1820 0.001024 2048 280 256 17640 1.65648 6.56333 52.1196 60.3915 60.453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1960 6.4e-05 4096 210 4864 297696 55.7779 2788.39 1676.73 4520.96 4521.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1990 6.4e-05 2048 500 2016 275520 43.9644 28.3876 689.218 837.362 1599.06 1599.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 860 3.2e-05 2048 250 1056 430080 134.582 56.1351 634.027 1674.11 2499.04 2499.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 32 760 0.000128 2048 230 1024 98112 25.6198 14.3729 142.347 418.989 601.458 601.571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 570 0.001024 4096 195 1664 8904 2.72384 28.9789 104.603 136.35 136.409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1550 0.000512 4096 350 2048 33768 6.61712 133.015 209.754 349.43 349.489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1510 6.4e-05 4096 380 8192 266784 86.7227 64.4878 5217.46 1917.24 7286.12 7286.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 580 0.000256 4096 125 10624 52416 11.5507 13.9721 1235.94 419.421 1680.96 1681.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1010 0.000512 1024 230 1536 30240 2.29187 1.63069 27.1734 95.0736 126.269 126.367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1820 0.001024 2048 280 256 17856 1.66307 12.002 52.39 66.1081 66.1675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1960 6.4e-05 4096 210 4864 297920 55.7745 5344.33 1676.36 7076.51 7076.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1990 6.4e-05 2048 500 2016 275968 43.8802 28.3115 1328.55 838.159 2239.04 2239.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 860 3.2e-05 2048 250 1056 432128 134.166 56.0148 1215.14 1675.92 3081.44 3081.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 760 0.000128 2048 230 1024 99328 25.4668 14.4036 252.726 419.165 711.9 712.026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 570 0.001024 4096 195 1664 9024 2.71744 55.4088 104.629 162.799 162.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1550 0.000512 4096 350 2048 33856 6.62205 252.275 209.547 468.49 468.548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1510 6.4e-05 4096 380 8192 267264 86.6 64.5017 9778 1918.09 11847.4 11847.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 580 0.000256 4096 125 10624 52352 11.5053 13.9299 2282.33 418.711 2726.56 2726.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1010 0.000512 1024 230 1536 30976 2.3047 1.66941 52.6033 95.6521 152.333 152.433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1820 0.001024 2048 280 256 17792 1.66518 8.33955 52.3837 62.4399 62.5009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1960 6.4e-05 4096 210 4864 297856 55.7672 3602.85 1676.12 5334.79 5334.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1990 6.4e-05 2048 500 2016 275456 43.8856 28.3069 884.822 838.946 1796.1 1796.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 860 3.2e-05 2048 250 1056 430080 133.979 55.8551 815.155 1670.09 2675.27 2675.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 760 0.000128 2048 230 1024 98304 25.4776 14.334 169.038 421.282 630.262 630.378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 570 0.001024 4096 195 1664 8960 2.71958 37.8279 104.615 145.206 145.261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1550 0.000512 4096 350 2048 33792 6.62064 169.812 209.515 385.991 386.049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1510 6.4e-05 4096 380 8192 267264 86.5463 64.4864 6408.07 1918.39 8477.71 8477.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 580 0.000256 4096 125 10624 52224 11.4916 13.9346 1471.15 418.217 1914.87 1914.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1010 0.000512 1024 230 1536 30720 2.31594 1.66934 34.8809 95.6534 134.62 134.714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1820 0.001024 2048 280 256 17664 1.66298 6.92118 52.2128 60.8547 60.9118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1960 6.4e-05 4096 210 4864 297792 55.7794 2960.75 1676.28 4692.86 4692.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1990 6.4e-05 2048 500 2016 274944 43.9059 28.3136 733.331 836.911 1642.59 1642.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 860 3.2e-05 2048 250 1056 423936 134.512 55.7463 668.837 1664.76 2524.05 2524.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 760 0.000128 2048 230 1024 98304 25.4003 14.4364 142.215 416.762 598.939 599.048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 570 0.001024 4096 195 1664 8832 2.71565 31.2459 104.272 138.275 138.333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1550 0.000512 4096 350 2048 33600 6.61094 0 208.884 215.505 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1820 0.001024 2048 280 256 17856 1.664 16.37 52.442 70.5285 70.5881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1960 6.4e-05 4096 210 4864 297864 55.7762 7603.4 1677.02 9336.24 9336.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1990 6.4e-05 2048 500 2016 275904 43.9526 28.3662 1892.01 838.116 2802.59 2802.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 860 3.2e-05 2048 250 1056 433152 133.956 56.2155 1716.7 1676.04 3583.1 3583.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 760 0.000128 2048 230 1024 99072 25.5422 14.4179 356.771 419.238 816.098 816.216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 570 0.001024 4096 195 1664 9000 2.71616 78.7895 107.322 188.871 188.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1550 0.000512 4096 350 2048 33840 6.61094 363.935 209.617 580.209 580.268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1510 6.4e-05 4096 380 8192 267264 86.8074 64.5476 14189.9 1917.9 16259.4 16259.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 580 0.000256 4096 125 10624 52416 11.5497 13.9789 3350.26 419.408 3795.27 3795.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1010 0.000512 1024 230 1536 30816 2.3097 1.66093 75.2492 95.2825 174.604 174.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1820 0.001024 2048 280 256 17712 1.65888 10.6394 52.1988 64.5485 64.607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1960 6.4e-05 4096 210 4864 297792 55.7691 4942.62 1675.55 6673.99 6674.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1990 6.4e-05 2048 500 2016 275328 43.8963 28.3704 1205.39 837.604 2115.39 2115.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 860 3.2e-05 2048 250 1056 428544 134.117 55.9475 1075.22 1668.36 2933.84 2934.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 760 0.000128 2048 230 1024 97920 25.5061 14.4648 223.024 417.554 680.68 680.794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 570 0.001024 4096 195 1664 8928 2.71683 49.2851 104.503 156.548 156.606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1550 0.000512 4096 350 2048 33696 6.60499 232.902 209.038 448.59 448.647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1510 6.4e-05 4096 380 8192 267264 86.4735 64.496 9219.35 1916.73 11287.3 11287.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 580 0.000256 4096 125 10624 52128 11.48 13.9413 2160.47 417.862 2603.83 2603.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1010 0.000512 1024 230 1536 30528 2.29203 1.64611 48.1012 94.7564 146.893 146.989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1820 0.001024 2048 280 256 17712 1.66477 8.98259 52.4567 63.1548 63.215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1960 6.4e-05 4096 210 4864 297648 55.7691 4018.11 1677.11 5751.04 5751.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1990 6.4e-05 2048 500 2016 274752 43.9607 28.4186 986.4 835.708 1894.62 1894.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 860 3.2e-05 2048 250 1056 428544 134.403 55.9843 888.066 1670.51 2749.17 2749.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 760 0.000128 2048 230 1024 98496 25.5654 14.4051 187.974 418.181 646.254 646.367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 570 0.001024 4096 195 1664 8856 2.72573 41.1218 104.626 148.517 148.574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1550 0.000512 4096 350 2048 33696 6.61472 192.809 209.676 409.143 409.197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1510 6.4e-05 4096 380 8192 266976 86.7141 64.5056 7527.51 1918.21 9597.16 9597.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 580 0.000256 4096 125 10624 51840 11.5241 13.961 1759.15 418.748 2203.46 2203.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1010 0.000512 1024 230 1536 29376 2.28963 1.61434 38.6253 94.2104 136.84 136.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1820 0.001024 2048 280 256 17840 1.66502 15.8846 52.3858 69.9868 70.0488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1960 6.4e-05 4096 210 4864 297840 55.7598 7168.12 1675.91 8899.84 8899.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1990 6.4e-05 2048 500 2016 275840 43.8499 28.3382 1768.69 838 2679.02 2679.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 860 3.2e-05 2048 250 1056 432640 133.827 56.2661 1603.49 1680.49 3474.27 3474.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 760 0.000128 2048 230 1024 99200 25.4748 14.3594 333.86 419.149 792.974 793.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 570 0.001024 4096 195 1664 9040 2.72794 74.3624 104.783 181.914 181.971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1550 0.000512 4096 350 2048 33840 6.62707 341.772 209.524 557.967 558.024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1510 6.4e-05 4096 380 8192 267200 86.6484 64.5746 13373.1 1918.2 15442.8 15443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 580 0.000256 4096 125 10624 52320 11.4913 13.9534 3148.86 418.476 3592.86 3592.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1010 0.000512 1024 230 1536 30720 2.29254 1.64973 70.2283 94.9227 169.19 169.284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1820 0.001024 2048 280 256 17760 1.66496 11.2687 52.428 65.4131 65.4729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1960 6.4e-05 4096 210 4864 297760 55.765 4816.35 1677.26 6549.43 6549.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1990 6.4e-05 2048 500 2016 275200 43.8843 28.4795 1180.92 838.914 2092.34 2092.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 860 3.2e-05 2048 250 1056 430080 134.308 56.0836 1066.6 1677.08 2934.26 2934.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 760 0.000128 2048 230 1024 97280 25.4233 14.3831 220.345 418.295 678.571 678.689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 570 0.001024 4096 195 1664 8960 2.73206 49.7177 104.872 157.364 157.424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1550 0.000512 4096 350 2048 33760 6.62566 230.573 209.691 446.934 446.992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1510 6.4e-05 4096 380 8192 266880 86.725 64.6456 8980.41 1922.46 11054.5 11054.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 580 0.000256 4096 125 10624 52160 11.4688 13.9267 2111.68 418.396 2555.55 2555.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1010 0.000512 1024 230 1536 30080 2.28928 1.63834 46.2842 94.5723 144.882 144.976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1820 0.001024 2048 280 256 17520 1.65078 8.70781 51.9972 62.4104 62.4695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1960 6.4e-05 4096 210 4864 297600 55.7646 4057.92 1676.7 5790.43 5790.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1990 6.4e-05 2048 500 2016 274560 43.8356 28.3505 991.337 835.682 1899.33 1899.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 860 3.2e-05 2048 250 1056 430080 133.659 55.9779 895.646 1670.35 2755.82 2755.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 760 0.000128 2048 230 1024 97920 25.5404 14.3832 185.637 418.194 643.884 643.992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 570 0.001024 4096 195 1664 8880 2.71974 41.4945 104.868 149.126 149.182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1550 0.000512 4096 350 2048 33600 6.60189 193.271 209.264 409.182 409.238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1510 6.4e-05 4096 380 8192 266880 86.4624 64.5316 7579.05 1919.76 9650.02 9650.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 580 0.000256 4096 125 10624 51840 11.4934 13.9604 1768.9 418.814 2213.24 2213.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1010 0.000512 1024 230 1536 29760 2.29946 1.6455 38.5431 94.7572 137.345 137.437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1820 0.001024 2048 280 256 17856 1.66858 14.1824 52.5113 68.4142 68.4738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1960 6.4e-05 4096 210 4864 297888 55.7588 6747.47 1677.54 8480.81 8480.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1990 6.4e-05 2048 500 2016 275712 43.7591 28.3382 1675.62 837.577 2585.44 2585.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 860 3.2e-05 2048 250 1056 430080 134.137 55.9663 1512.95 1674.18 3377.43 3377.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 760 0.000128 2048 230 1024 99072 25.4552 14.3514 316.451 418.85 775.241 775.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 570 0.001024 4096 195 1664 9024 2.72416 70.0785 104.875 177.725 177.783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1550 0.000512 4096 350 2048 33792 6.61242 322.075 209.523 538.255 538.311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1510 6.4e-05 4096 380 8192 267264 86.3475 64.4404 12580.4 1918.28 14649.7 14649.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 580 0.000256 4096 125 10624 52416 11.4722 13.9316 2967.17 419.259 3411.91 3411.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1010 0.000512 1024 230 1536 30720 2.29539 1.66192 66.5562 95.1102 165.725 165.823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1820 0.001024 2048 280 256 17664 1.66243 9.72973 52.1957 63.6396 63.6973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1960 6.4e-05 4096 210 4864 297792 55.7722 4409.99 1675.7 6141.52 6141.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1990 6.4e-05 2048 500 2016 274944 43.8802 28.3034 1087.68 837.793 1997.79 1997.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 860 3.2e-05 2048 250 1056 423936 134.513 55.6952 970.087 1664.35 2824.83 2825.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 760 0.000128 2048 230 1024 98304 25.4 14.4217 206.062 416.703 662.713 662.823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 570 0.001024 4096 195 1664 8832 2.71155 45.1236 104.245 152.122 152.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1550 0.000512 4096 350 2048 33600 6.60314 0 208.782 215.392 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1820 0.001024 2048 280 256 17568 1.66122 9.53702 52.2062 63.4583 63.517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1960 6.4e-05 4096 210 4864 297504 55.7733 3795.28 1674.92 5526.02 5526.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1990 6.4e-05 2048 500 2016 274176 43.7511 28.4008 939.601 835.002 1846.89 1847.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 860 3.2e-05 2048 250 1056 423936 133.177 55.3334 841.258 1658.45 2688.42 2688.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 760 0.000128 2048 230 1024 96768 25.4005 14.3554 175.85 414.858 630.593 630.706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 570 0.001024 4096 195 1664 8640 2.70342 37.7774 103.742 144.266 144.323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1550 0.000512 4096 350 2048 33408 6.5663 180.581 208.3 395.49 395.544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1510 6.4e-05 4096 380 8192 267264 86.2964 64.4427 7090.34 1922.37 9163.67 9163.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 580 0.000256 4096 125 10624 51840 11.477 13.9364 1657.55 418.693 2101.73 2101.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1010 0.000512 1024 230 1536 29952 2.27734 1.62493 37.1098 94.2965 135.409 135.502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1820 0.001024 2048 280 256 17800 1.66365 14.8644 52.382 68.9623 69.0223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1960 6.4e-05 4096 210 4864 297800 55.7863 6652.9 1677.26 8385.99 8386.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1990 6.4e-05 2048 500 2016 276000 43.9697 28.3676 1647.19 838.011 2557.68 2557.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 860 3.2e-05 2048 250 1056 432000 134.254 56.1562 1491.68 1675.39 3357.68 3357.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 760 0.000128 2048 230 1024 99200 25.5828 14.4402 310.848 422.163 773.166 773.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 570 0.001024 4096 195 1664 9000 2.72589 68.6018 104.775 176.146 176.202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1550 0.000512 4096 350 2048 33800 6.62118 317.557 209.615 533.838 533.893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1510 6.4e-05 4096 380 8192 267200 87.2106 64.7413 12437.6 1921.14 14510.9 14511.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 580 0.000256 4096 125 10624 52400 11.5639 13.9792 2932.14 419.505 3377.27 3377.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1010 0.000512 1024 230 1536 30800 2.30893 1.65635 65.6804 95.3277 165.074 165.169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1820 0.001024 2048 280 256 17600 1.65635 10.3711 52.1037 64.1831 64.2406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1960 6.4e-05 4096 210 4864 297600 55.7606 4698.11 1676.51 6430.43 6430.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1990 6.4e-05 2048 500 2016 275200 44.0031 28.3714 1154.46 838.19 2065.16 2065.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 860 3.2e-05 2048 250 1056 428800 133.683 55.835 1039.32 1666.86 2895.89 2896.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 760 0.000128 2048 230 1024 97600 25.554 14.3477 215.643 421.577 677.248 677.362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 570 0.001024 4096 195 1664 8800 2.7136 46.3277 104.227 153.31 153.367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1550 0.000512 4096 350 2048 33600 6.59046 222.077 209.056 437.766 437.824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1510 6.4e-05 4096 380 8192 266400 87.183 64.716 8752.21 1921.98 10826.3 10826.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 580 0.000256 4096 125 10624 52000 11.5081 13.9407 2054.26 417.758 2497.54 2497.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1010 0.000512 1024 230 1536 30400 2.29059 1.64163 45.544 94.5091 144.087 144.181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1820 0.001024 2048 280 256 17400 1.652 8.69619 51.8327 62.2339 62.294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1960 6.4e-05 4096 210 4864 297600 55.7834 3866.58 1676.89 5599.29 5599.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1990 6.4e-05 2048 500 2016 276000 43.9974 28.4143 957.075 838.335 1867.96 1868.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 860 3.2e-05 2048 250 1056 432000 134.36 56.1012 865.165 1675.56 2731.39 2731.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 760 0.000128 2048 230 1024 96000 25.4476 14.3258 175.651 413.262 628.819 628.936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 570 0.001024 4096 195 1664 8700 2.70602 39.3255 104.214 146.288 146.348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1550 0.000512 4096 350 2048 33600 6.62266 182.788 209.562 399.017 399.076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1510 6.4e-05 4096 380 8192 266400 87.3273 64.7776 7212.84 1922.86 9288.02 9288.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 580 0.000256 4096 125 10624 51600 11.5319 13.9378 1681.54 417.175 2124.27 2124.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1010 0.000512 1024 230 1536 30000 2.30858 1.64326 37.8493 94.5587 136.462 136.557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1820 0.001024 2048 280 256 17808 1.66502 13.9038 52.3833 68.0034 68.0637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1960 6.4e-05 4096 210 4864 297808 55.7597 6514.82 1675.72 8246.35 8246.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1990 6.4e-05 2048 500 2016 275072 43.9015 28.3506 1607.24 836.761 2516.39 2516.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 860 3.2e-05 2048 250 1056 430080 134.398 56.0087 1457.06 1677.06 3324.72 3324.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 760 0.000128 2048 230 1024 98560 25.5141 14.3544 302.502 424.3 766.804 766.923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 570 0.001024 4096 195 1664 8960 2.7185 67.1328 104.523 174.416 174.476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1550 0.000512 4096 350 2048 33824 6.61437 311.618 209.596 527.872 527.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1510 6.4e-05 4096 380 8192 267008 86.7122 64.5997 12161.3 1918.82 14231.7 14231.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 580 0.000256 4096 125 10624 52416 11.4995 13.9489 2872.22 418.894 3316.64 3316.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1010 0.000512 1024 230 1536 30464 2.2871 1.6425 63.2748 94.7553 162.061 162.155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1820 0.001024 2048 280 256 17696 1.66502 10.2769 52.3985 64.3953 64.4567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1960 6.4e-05 4096 210 4864 297696 55.7799 4567.36 1676.01 6299.2 6299.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1990 6.4e-05 2048 500 2016 274176 43.9471 28.3057 1120.84 837.143 2030.37 2030.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 860 3.2e-05 2048 250 1056 430080 134.222 56.0067 1016.26 1673.33 2880.01 2880.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 760 0.000128 2048 230 1024 98560 25.4838 14.3852 211.163 419.01 670.17 670.286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 570 0.001024 4096 195 1664 8736 2.70301 43.9822 103.943 150.673 150.733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1550 0.000512 4096 350 2048 33600 6.6056 215.945 209.036 431.63 431.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1510 6.4e-05 4096 380 8192 266112 86.6843 64.6036 8477.5 1920.37 10549.4 10549.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 580 0.000256 4096 125 10624 51968 11.4542 13.9142 1992.05 417.085 2434.57 2434.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1010 0.000512 1024 230 1536 30464 2.29779 1.65274 44.7994 94.6392 143.49 143.589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1820 0.001024 2048 280 256 17472 1.65405 9.28461 52.1315 63.1235 63.1828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1960 6.4e-05 4096 210 4864 297360 55.7796 3724.06 1676.22 5456.11 5456.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1990 6.4e-05 2048 500 2016 274176 43.9972 28.3607 917.01 838.847 1828.35 1828.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 860 3.2e-05 2048 250 1056 430080 134.476 56.1005 832.049 1674.98 2697.8 2697.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 760 0.000128 2048 230 1024 96768 25.7161 14.3538 170.863 419.545 630.605 630.721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 570 0.001024 4096 195 1664 8736 2.71565 37.503 104.622 144.883 144.939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1550 0.000512 4096 350 2048 33600 6.62118 176.912 209.801 393.376 393.435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1510 6.4e-05 4096 380 8192 266112 86.6816 64.6451 6944.33 1925.47 9021.34 9021.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 580 0.000256 4096 125 10624 51744 11.4413 13.8887 1624.72 416.821 2066.95 2067.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1010 0.000512 1024 230 1536 29568 2.25654 1.59565 35.8129 93.5191 133.281 133.373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1820 0.001024 2048 280 256 17760 1.66269 14.4372 52.3263 68.4778 68.5425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1960 6.4e-05 4096 210 4864 297840 55.7707 6433.05 1677.58 8166.45 8166.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1990 6.4e-05 2048 500 2016 275520 43.9669 28.3491 1578.02 839.629 2490.1 2490.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 860 3.2e-05 2048 250 1056 430080 133.817 56.0763 1424.35 1670.37 3284.8 3284.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 760 0.000128 2048 230 1024 98880 25.4877 14.3688 298.226 417.932 756.146 756.267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 570 0.001024 4096 195 1664 9000 2.72614 65.8537 104.883 173.508 173.566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1550 0.000512 4096 350 2048 33720 6.60186 305.744 209.288 521.68 521.737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1510 6.4e-05 4096 380 8192 266880 86.816 64.5467 11982.3 1920.9 14054.8 14055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 580 0.000256 4096 125 10624 52320 11.5492 13.9763 2830.26 419.594 3275.46 3275.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1010 0.000512 1024 230 1536 30720 2.31216 1.66077 62.1152 95.3605 161.55 161.644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1820 0.001024 2048 280 256 17520 1.65306 10.0719 52.0033 63.7795 63.8398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1960 6.4e-05 4096 210 4864 297600 55.767 4529.67 1676.95 6262.43 6262.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1990 6.4e-05 2048 500 2016 274560 43.8207 28.3267 1121.44 835.802 2029.52 2029.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 860 3.2e-05 2048 250 1056 430080 133.74 55.9814 1016.75 1673.83 2880.5 2880.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 760 0.000128 2048 230 1024 97920 25.5439 14.3926 210.566 418.258 668.893 669.004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 570 0.001024 4096 195 1664 8880 2.72384 47.0497 104.885 154.701 154.758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1550 0.000512 4096 350 2048 33600 6.61002 215.443 209.285 431.38 431.437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1510 6.4e-05 4096 380 8192 266880 86.4622 64.5079 8452.4 1922.2 10525.8 10526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 580 0.000256 4096 125 10624 51840 11.4922 13.953 1978.09 418.883 2422.49 2422.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1010 0.000512 1024 230 1536 29760 2.3065 1.64621 43.8258 94.7591 142.638 142.732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1820 0.001024 2048 280 256 17280 1.64454 8.66144 51.6344 61.9906 62.0503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1960 6.4e-05 4096 210 4864 297360 55.7694 3793.29 1674.85 5523.96 5524.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1990 6.4e-05 2048 500 2016 273600 44.0533 28.3402 927.165 835.462 1835.16 1835.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 860 3.2e-05 2048 250 1056 426240 135.034 56.0043 835.443 1669.35 2696.03 2696.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 760 0.000128 2048 230 1024 97920 25.648 14.4328 174.991 418.234 633.436 633.554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 570 0.001024 4096 195 1664 8640 2.70947 38.3142 104.141 145.21 145.269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1550 0.000512 4096 350 2048 33480 6.60614 179.805 209.084 395.538 395.598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1510 6.4e-05 4096 380 8192 264960 87.1744 64.701 7075.77 1919.5 9147.36 9147.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 580 0.000256 4096 125 10624 51840 11.5455 13.9725 1664.05 419.122 2108.77 2108.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1010 0.000512 1024 230 1536 28800 2.27328 1.58755 35.2271 93.7112 132.904 133.001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1820 0.001024 2048 280 256 17792 1.66262 14.0084 52.3714 68.0939 68.1533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1960 6.4e-05 4096 210 4864 297856 55.7639 6376.41 1675.66 8107.88 8107.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1990 6.4e-05 2048 500 2016 275456 43.8626 28.3079 1582.12 837.902 2492.33 2492.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 860 3.2e-05 2048 250 1056 430080 133.969 55.9065 1430.46 1672.95 3293.48 3293.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 760 0.000128 2048 230 1024 98304 25.4554 14.3522 296.583 417.905 754.426 754.543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 570 0.001024 4096 195 1664 8960 2.71619 66.0602 104.584 173.405 173.453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1550 0.000512 4096 350 2048 33792 6.62922 304.982 209.457 521.112 521.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1510 6.4e-05 4096 380 8192 267264 86.5069 64.4941 11908.8 1917.87 13977.9 13978.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 580 0.000256 4096 125 10624 52224 11.4772 13.9323 2803.46 422.33 3251.27 3251.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1010 0.000512 1024 230 1536 30720 2.31462 1.66912 62.9613 95.2694 162.315 162.413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1820 0.001024 2048 280 256 17664 1.67094 10.9537 52.4345 65.1119 65.1703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1960 6.4e-05 4096 210 4864 297728 55.7723 4334.05 1677.81 6067.68 6067.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1990 6.4e-05 2048 500 2016 274432 43.796 28.2844 1071.92 836.649 1980.79 1980.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 860 3.2e-05 2048 250 1056 425984 134.953 55.8532 963.547 1672.04 2826.59 2826.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 760 0.000128 2048 230 1024 98304 25.5297 14.3341 202.705 423.081 665.78 665.891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 570 0.001024 4096 195 1664 8704 2.70477 43.9721 104.025 150.744 150.801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1550 0.000512 4096 350 2048 33536 6.6089 0 209.029 215.646 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1820 0.001024 2048 280 256 17280 1.64864 9.14736 51.7424 62.5893 62.6504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1960 6.4e-05 4096 210 4864 297600 55.7855 3951.25 1677.52 5684.6 5684.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1990 6.4e-05 2048 500 2016 273408 43.8174 28.2337 962.395 833.921 1868.5 1868.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 860 3.2e-05 2048 250 1056 417792 133.665 55.0286 853.134 1651.98 2694.01 2694.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 760 0.000128 2048 230 1024 95232 25.4503 14.266 178.773 413.436 632.058 632.166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 570 0.001024 4096 195 1664 8448 2.68797 36.6938 103.326 142.753 142.813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1550 0.000512 4096 350 2048 33408 6.60486 0 208.998 215.612 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1820 0.001024 2048 280 280 17792 1.67258 11.878 52.5696 66.1717 66.2319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1960 6.4e-05 4096 210 4880 297888 55.7719 4972.1 1677.58 6705.5 6705.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1990 6.4e-05 2048 500 2000 276480 43.8179 28.3215 1220.17 838.734 2131.18 2131.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 860 3.2e-05 2048 250 1080 431104 134.943 56.0186 1794.03 1676.89 3662.07 3662.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 760 0.000128 2048 230 1000 97280 25.7075 14.366 407.279 419.4 866.885 866.998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 570 0.001024 4096 195 1680 8992 2.73642 51.5502 104.907 159.238 159.297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1550 0.000512 4096 350 2080 33824 6.62323 239.523 209.798 455.987 456.044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1510 6.4e-05 4096 380 8200 267520 86.4616 64.4637 9310.78 1919.14 11381.1 11381.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 580 0.000256 4096 125 10640 52480 11.52 13.9489 2203.35 419.473 2648.37 2648.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1010 0.000512 1024 230 1560 30848 2.30064 1.66518 49.231 96.1824 149.477 149.573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1820 0.001024 2048 280 280 17728 1.66502 7.99878 52.4785 62.1958 62.2563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1960 6.4e-05 4096 210 4880 297856 55.77 3194.78 1677.22 4927.81 4927.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1990 6.4e-05 2048 500 2000 276480 43.8022 28.3648 785.484 838.553 1696.34 1696.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 860 3.2e-05 2048 250 1080 430080 135.184 56.0353 1701.8 1676.59 3569.81 3569.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 760 0.000128 2048 230 1000 97280 25.7732 14.363 404.938 419.485 864.693 864.817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 570 0.001024 4096 195 1680 8960 2.72333 33.2677 104.88 140.916 140.974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1550 0.000512 4096 350 2080 33792 6.61504 153.225 209.767 369.651 369.707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1510 6.4e-05 4096 380 8200 267264 86.5442 64.4852 5978.61 1919.07 8048.93 8049.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 580 0.000256 4096 125 10640 52352 11.4852 13.9369 1413.89 418.857 1858.25 1858.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1010 0.000512 1024 230 1560 30720 2.30755 1.66877 31.7043 96.0249 131.807 131.903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1820 0.001024 2048 280 280 17760 1.6649 12.9733 52.4958 67.1863 67.2456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1960 6.4e-05 4096 210 4880 297880 55.7664 5677.46 1677.24 7410.51 7410.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1990 6.4e-05 2048 500 2000 276480 43.9269 28.3714 1389.38 838.57 2300.37 2300.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 860 3.2e-05 2048 250 1080 431360 134.72 56.2845 1284.36 1676.59 3152.14 3152.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 40 760 0.000128 2048 230 1000 97280 25.7505 14.3992 265.39 419.442 725.108 725.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 570 0.001024 4096 195 1680 8960 2.73482 58.6946 108.827 170.299 170.359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1550 0.000512 4096 350 2080 33800 6.62938 273.605 209.672 489.949 490.004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1510 6.4e-05 4096 380 8200 267360 86.7905 64.5492 10632.7 1918.37 12702.7 12702.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 580 0.000256 4096 125 10640 52480 11.5509 13.9753 2519.49 419.43 2964.53 2964.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1010 0.000512 1024 230 1560 30880 2.30742 1.6568 56.6227 95.6651 156.353 156.444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1820 0.001024 2048 280 280 17680 1.66653 8.69581 52.3989 62.8136 62.8747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1960 6.4e-05 4096 210 4880 297840 55.7715 3593.2 1677.61 5326.63 5326.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1990 6.4e-05 2048 500 2000 276480 43.8013 28.4242 880.913 838.809 1792.08 1792.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 860 3.2e-05 2048 250 1080 430080 134.587 56.1455 814.276 1677.06 2682.25 2682.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 40 760 0.000128 2048 230 1000 97280 25.6747 14.3811 174.564 419.68 634.43 634.539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 570 0.001024 4096 195 1680 8880 2.7119 36.8906 104.558 144.206 144.263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1550 0.000512 4096 350 2080 33760 6.62333 173.087 209.713 389.466 389.521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1510 6.4e-05 4096 380 8200 267200 86.5681 64.5782 6704.62 1920.02 8776 8776.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 580 0.000256 4096 125 10640 52320 11.4908 13.9533 1582.82 418.881 2027.22 2027.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1010 0.000512 1024 230 1560 30720 2.2927 1.65014 36.0527 95.4269 135.522 135.611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1820 0.001024 2048 280 280 17640 1.66454 7.50659 52.3486 61.5724 61.6337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1960 6.4e-05 4096 210 4880 297720 55.7762 2929.06 1675.61 4660.49 4660.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1990 6.4e-05 2048 500 2000 275520 43.9328 28.4037 718.757 837.113 1628.34 1628.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 860 3.2e-05 2048 250 1080 426240 135.459 56.0589 1884.09 1668.63 3744.43 3744.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 760 0.000128 2048 230 1000 96000 25.8438 14.4223 455.631 417.702 913.732 913.838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 570 0.001024 4096 195 1680 8880 2.72755 30.4027 104.673 137.846 137.901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1550 0.000512 4096 350 2080 33720 6.62938 141.78 209.519 357.97 358.024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1510 6.4e-05 4096 380 8200 266880 86.8219 64.6299 5457.82 1924.3 7533.79 7533.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 580 0.000256 4096 125 10640 52320 11.5425 13.9714 1290.81 419.107 1735.51 1735.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1010 0.000512 1024 230 1560 30720 2.31424 1.66496 29.5829 95.4083 129.071 129.167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1820 0.001024 2048 280 280 17760 1.66851 12.5583 52.4846 66.7639 66.8242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1960 6.4e-05 4096 210 4880 297888 55.7752 5202.71 1676.34 6934.87 6934.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1990 6.4e-05 2048 500 2000 276096 43.8031 28.4078 1277.02 837.773 2187.14 2187.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 860 3.2e-05 2048 250 1080 430080 134.456 56.1142 1172.95 1673.11 3036.82 3036.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 760 0.000128 2048 230 1000 97152 25.6175 14.422 235.242 418.546 693.955 694.071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 570 0.001024 4096 195 1680 8976 2.72954 53.8065 104.82 161.4 161.458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1550 0.000512 4096 350 2080 33792 6.62323 250.386 213.821 470.876 470.931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1510 6.4e-05 4096 380 8200 267456 86.55 64.5178 9733.28 1917.48 11802.1 11802.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 580 0.000256 4096 125 10640 52416 11.5199 13.951 2302.38 419.052 2746.98 2747.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1010 0.000512 1024 230 1560 30912 2.3087 1.66931 51.8609 95.8928 151.834 151.931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1820 0.001024 2048 280 280 17664 1.66461 8.17005 52.3572 62.2429 62.3032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1960 6.4e-05 4096 210 4880 297792 55.7588 3392.17 1676.07 5124.05 5124.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1990 6.4e-05 2048 500 2000 275712 43.7667 28.2885 831.671 837.28 1741.14 1741.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 860 3.2e-05 2048 250 1080 430080 134.165 56.1493 766.657 1672.96 2630.12 2630.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 760 0.000128 2048 230 1000 96768 25.6327 14.3734 154.462 421.243 615.841 615.953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 570 0.001024 4096 195 1680 8928 2.72589 35.4272 104.819 143.015 143.072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1550 0.000512 4096 350 2080 33696 6.60925 163.715 209.54 379.909 379.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1510 6.4e-05 4096 380 8200 267264 86.3003 64.4085 6333.41 1916.91 8401.26 8401.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 580 0.000256 4096 125 10640 52224 11.477 13.9346 1493.21 418.8 1937.5 1937.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1010 0.000512 1024 230 1560 30720 2.29517 1.66093 34.1042 95.3199 133.481 133.573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1820 0.001024 2048 280 280 17568 1.66298 6.89821 52.27 60.8829 60.9426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1960 6.4e-05 4096 210 4880 297792 55.7963 2793.84 1677.71 4527.39 4527.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1990 6.4e-05 2048 500 2000 275328 43.8773 28.3442 685.405 838.528 1596.29 1596.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 860 3.2e-05 2048 250 1080 428544 134.099 55.9721 631.109 1670.35 2491.73 2491.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 40 760 0.000128 2048 230 1000 96768 25.5656 14.3442 137.242 418.004 595.283 595.395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 570 0.001024 4096 195 1680 8784 2.72179 28.3745 104.389 135.526 135.582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1550 0.000512 4096 350 2080 33696 6.62598 135.176 209.715 351.56 351.615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1510 6.4e-05 4096 380 8200 267264 86.4095 64.4674 5216.4 1919.03 7286.53 7286.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 580 0.000256 4096 125 10640 52128 11.4872 13.9387 1228.18 420.543 1674.23 1674.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1010 0.000512 1024 230 1560 30528 2.29235 1.64563 28.0421 94.8811 126.96 127.054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1820 0.001024 2048 280 280 17752 1.66502 16.5206 52.5224 70.7579 70.8159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1960 6.4e-05 4096 210 4880 297864 55.7691 7380.09 1677.42 9113.33 9113.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1990 6.4e-05 2048 500 2000 276416 43.919 28.4658 1827.5 838.341 2738.35 2738.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 860 3.2e-05 2048 250 1080 430080 134.592 56.0396 1689.24 1677.68 3557.74 3557.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 760 0.000128 2048 230 1000 97216 25.7065 14.3872 340.188 418.736 799.146 799.259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 570 0.001024 4096 195 1680 8960 2.72998 76.8621 104.851 184.487 184.543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1550 0.000512 4096 350 2080 33768 6.61808 356.206 211.961 574.83 574.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1510 6.4e-05 4096 380 8200 267232 86.7806 64.553 13778.9 1919.59 15850 15850.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 580 0.000256 4096 125 10640 52416 11.5469 13.9785 3242.55 419.473 3687.63 3687.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1010 0.000512 1024 230 1560 30912 2.31427 1.66912 75.2885 95.6871 175.059 175.153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1820 0.001024 2048 280 280 17696 1.66787 10.8655 52.5139 65.0979 65.157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1960 6.4e-05 4096 210 4880 297808 55.7689 4666.97 1677.22 6400 6400.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1990 6.4e-05 2048 500 2000 275968 43.8579 28.4344 1148.68 837.204 2058.31 2058.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 860 3.2e-05 2048 250 1080 430080 134.378 56.0763 1059.72 1673.96 2924.32 2924.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 760 0.000128 2048 230 1000 96768 25.6591 14.3558 212.643 418.849 671.631 671.739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 570 0.001024 4096 195 1680 8848 2.71482 47.8276 104.534 155.118 155.173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1550 0.000512 4096 350 2080 33712 6.60762 225.49 209.578 441.719 441.774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1510 6.4e-05 4096 380 8200 267008 86.6821 64.5878 8683.36 1920.23 10755.1 10755.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 580 0.000256 4096 125 10640 52192 11.5016 13.9536 2042.26 419.116 2486.91 2486.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1010 0.000512 1024 230 1560 30464 2.28947 1.6384 46.2226 94.8935 145.141 145.232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1820 0.001024 2048 280 280 17640 1.6639 9.05965 52.4797 63.2557 63.3146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1960 6.4e-05 4096 210 4880 297696 55.7676 3788.71 1675.77 5520.29 5520.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1990 6.4e-05 2048 500 2000 275520 43.9747 28.3621 931.24 837.513 1841.22 1841.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 860 3.2e-05 2048 250 1080 430080 134.54 56.0452 864.876 1672.99 2728.64 2728.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 760 0.000128 2048 230 1000 96768 25.7398 14.3601 174.196 418.885 633.312 633.428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 570 0.001024 4096 195 1680 8736 2.70883 38.7374 104.171 145.658 145.716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1550 0.000512 4096 350 2080 33600 6.60106 182.395 209.137 398.176 398.231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1510 6.4e-05 4096 380 8200 266784 86.6869 64.4912 7068 1918.31 9137.71 9137.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 580 0.000256 4096 125 10640 52080 11.5474 13.9774 1663.32 419.127 2108.04 2108.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1010 0.000512 1024 230 1560 30240 2.28723 1.63226 37.8556 94.7123 136.584 136.675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1820 0.001024 2048 280 280 17728 1.66707 16.1833 52.4852 70.3883 70.4483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1960 6.4e-05 4096 210 4880 297856 55.7636 6875.22 1677.63 8608.66 8608.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1990 6.4e-05 2048 500 2000 276480 43.7767 28.3367 1693.57 840.422 2606.25 2606.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 860 3.2e-05 2048 250 1080 430080 134.417 56.1128 1563.72 1682.39 3436.83 3437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 760 0.000128 2048 230 1000 97280 25.6615 14.3486 315.047 419.496 774.689 774.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 570 0.001024 4096 195 1680 8960 2.72589 71.4951 104.905 179.17 179.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1550 0.000512 4096 350 2080 33792 6.61907 331.276 209.799 547.74 547.799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1510 6.4e-05 4096 380 8200 267264 86.4603 64.4644 12728.7 1921.79 14801.7 14801.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 580 0.000256 4096 125 10640 52352 11.4831 13.9395 2995.09 419.097 3439.69 3439.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1010 0.000512 1024 230 1560 30720 2.31165 1.66717 68.8774 95.3168 168.276 168.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1820 0.001024 2048 280 280 17664 1.66694 10.8713 52.4874 65.0771 65.135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1960 6.4e-05 4096 210 4880 297728 55.7747 4369.84 1677.29 6102.95 6103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1990 6.4e-05 2048 500 2000 276480 43.7761 28.3443 1075.44 838.901 1986.6 1986.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 860 3.2e-05 2048 250 1080 425984 134.919 55.8633 992.136 1671.7 2854.8 2854.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 760 0.000128 2048 230 1000 96256 25.6693 14.3299 200.157 418.349 658.639 658.752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 570 0.001024 4096 195 1680 8832 2.71731 45.2098 104.561 152.53 152.588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1550 0.000512 4096 350 2080 33664 6.6048 209.83 209.459 425.939 425.993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1510 6.4e-05 4096 380 8200 267264 86.4731 64.4876 7892.57 1920.22 9963.98 9964.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 580 0.000256 4096 125 10640 52224 11.481 13.9366 1825.88 418.619 2270 2270.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1010 0.000512 1024 230 1560 30720 2.31254 1.6696 43.7947 95.3229 143.205 143.298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1820 0.001024 2048 280 280 17472 1.6575 8.80832 52.1008 62.6157 62.6756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1960 6.4e-05 4096 210 4880 297600 55.7486 3557.75 1675.59 5289.14 5289.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1990 6.4e-05 2048 500 2000 274944 43.8885 28.3276 867.817 837.476 1777.64 1777.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 860 3.2e-05 2048 250 1080 423936 134.496 55.6544 797.113 1665.03 2652.48 2652.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 760 0.000128 2048 230 1000 95232 25.6706 14.3155 160.352 419.6 620.066 620.175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 570 0.001024 4096 195 1680 8832 2.72675 36.8415 104.821 144.432 144.489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1550 0.000512 4096 350 2080 33600 6.6089 170.905 209.288 386.846 386.898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1510 6.4e-05 4096 380 8200 266496 86.5789 64.4443 6456.85 1917.99 8526.07 8526.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 580 0.000256 4096 125 10640 51840 11.4585 13.9094 1496.47 417.253 1939.17 1939.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1010 0.000512 1024 230 1560 29952 2.29427 1.64576 35.1725 94.5387 133.75 133.843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1820 0.001024 2048 280 280 17712 1.66877 16.1099 52.4675 70.2982 70.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1960 6.4e-05 4096 210 4880 297864 55.7748 7072.01 1677.7 8805.54 8805.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1990 6.4e-05 2048 500 2000 275904 43.9506 28.3552 1738.33 838.482 2649.26 2649.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 860 3.2e-05 2048 250 1080 430848 134.73 56.1006 1606 1681.14 3478.17 3478.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 760 0.000128 2048 230 1000 97344 25.6919 14.362 322.697 419.348 782.226 782.344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 570 0.001024 4096 195 1680 8928 2.72384 72.9641 104.778 180.509 180.566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1550 0.000512 4096 350 2080 33768 6.62458 341.49 209.715 557.873 557.929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1510 6.4e-05 4096 380 8200 267264 86.7034 64.5161 13181.5 1918.34 15251.3 15251.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 580 0.000256 4096 125 10640 52416 11.5517 13.9732 3108.98 419.733 3554.31 3554.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1010 0.000512 1024 230 1560 30816 2.30822 1.66298 71.2783 95.3959 170.746 170.841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1820 0.001024 2048 280 280 17568 1.66102 11.206 52.2267 65.1469 65.2058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1960 6.4e-05 4096 210 4880 297792 55.7691 4583.61 1676.41 6315.83 6315.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1990 6.4e-05 2048 500 2000 275328 43.8889 28.4073 1124.87 837.971 2035.28 2035.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 860 3.2e-05 2048 250 1080 428544 134.164 55.9902 1035.03 1669.03 2894.41 2894.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 760 0.000128 2048 230 1000 96768 25.569 14.3709 209.351 417.735 667.156 667.269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 570 0.001024 4096 195 1680 8784 2.71139 46.9586 104.305 154.019 154.077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1550 0.000512 4096 350 2080 33696 6.63142 221.139 209.555 437.37 437.426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1510 6.4e-05 4096 380 8200 267264 86.3993 64.4669 8534.39 1918.55 10604 10604.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 580 0.000256 4096 125 10640 52128 11.4812 13.9342 2006.27 418.034 2449.8 2449.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1010 0.000512 1024 230 1560 30528 2.28966 1.64419 45.9149 94.8422 144.79 144.881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1820 0.001024 2048 280 280 17496 1.65846 10.3276 52.2595 64.2987 64.3564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1960 6.4e-05 4096 210 4880 297648 55.7556 4052.84 1677.14 5785.78 5785.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1990 6.4e-05 2048 500 2000 274752 43.99 28.3397 991.031 835.562 1899.05 1899.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 860 3.2e-05 2048 250 1080 428544 134.362 55.9463 913.974 1672.43 2776.9 2777.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 760 0.000128 2048 230 1000 96768 25.67 14.379 184.819 418.1 643.098 643.211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 570 0.001024 4096 195 1680 8640 2.70131 40.8441 103.981 147.569 147.625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1550 0.000512 4096 350 2080 33480 6.58435 194.867 208.901 410.396 410.455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1510 6.4e-05 4096 380 8200 266976 86.6979 64.4984 7548.32 1921.39 9621.12 9621.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 580 0.000256 4096 125 10640 51840 11.5265 13.9588 1766.92 418.667 2211.16 2211.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1010 0.000512 1024 230 1560 29376 2.29149 1.6121 38.7712 94.2774 137.05 137.142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1820 0.001024 2048 280 280 17280 1.65267 9.42285 51.8766 63.0071 63.0655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1960 6.4e-05 4096 210 4880 297504 55.744 3627.2 1676.73 5359.72 5359.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1990 6.4e-05 2048 500 2000 274176 43.7245 28.3241 881.682 835.827 1789.69 1789.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 860 3.2e-05 2048 250 1080 423936 133.169 55.337 804.835 1658.16 2651.7 2651.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 760 0.000128 2048 230 1000 94464 25.5403 14.2964 161.792 415.326 617.084 617.195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 570 0.001024 4096 195 1680 8640 2.7136 36.6736 104.376 143.81 143.869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1550 0.000512 4096 350 2080 33408 6.58282 173.574 208.92 389.119 389.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1510 6.4e-05 4096 380 8200 267264 86.2433 64.4424 6773.93 1920.34 8845.16 8845.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 580 0.000256 4096 125 10640 51840 11.4713 13.9323 1582.66 419.09 2027.23 2027.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1010 0.000512 1024 230 1560 29952 2.27949 1.62326 35.9232 94.4109 134.338 134.429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1820 0.001024 2048 280 280 17680 1.66298 15.6261 52.3464 69.6871 69.745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1960 6.4e-05 4096 210 4880 297840 55.7649 6642.04 1675.87 8373.73 8373.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1990 6.4e-05 2048 500 2000 276480 43.781 28.3318 1630.73 837.995 2540.97 2541.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 860 3.2e-05 2048 250 1080 430080 134.488 56.057 1498.78 1675.42 3364.93 3365.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 760 0.000128 2048 230 1000 97280 25.67 14.379 302.495 419.104 761.776 761.883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 570 0.001024 4096 195 1680 8880 2.72016 68.3262 104.452 175.541 175.599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1550 0.000512 4096 350 2080 33760 6.62112 320.87 209.501 537.04 537.097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1510 6.4e-05 4096 380 8200 267200 86.5656 64.5324 12361.1 1918.41 14430.8 14431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 580 0.000256 4096 125 10640 52320 11.498 13.9489 2915.82 418.503 3359.84 3359.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1010 0.000512 1024 230 1560 30720 2.29203 1.64672 66.2947 94.9885 165.324 165.417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1820 0.001024 2048 280 280 17600 1.6632 11.1513 52.351 65.2174 65.278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1960 6.4e-05 4096 210 4880 297760 55.7562 4560.63 1675.97 6292.41 6292.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1990 6.4e-05 2048 500 2000 276480 43.7206 28.348 1115.89 838.271 2026.37 2026.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 860 3.2e-05 2048 250 1080 430080 134.321 55.9749 1024.4 1675.62 2890.51 2890.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 760 0.000128 2048 230 1000 96000 25.5201 14.3177 205.316 415.977 661.263 661.375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 570 0.001024 4096 195 1680 8800 2.71706 45.5127 104.458 152.732 152.788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1550 0.000512 4096 350 2080 33600 6.60275 219.191 213.797 439.634 439.693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1510 6.4e-05 4096 380 8200 266880 86.4614 64.5869 8477.23 1921.01 10549.5 10549.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 580 0.000256 4096 125 10640 52160 11.4679 13.9334 1991.68 418.041 2435.2 2435.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1010 0.000512 1024 230 1560 30080 2.28925 1.64045 44.7603 94.6338 143.426 143.522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1820 0.001024 2048 280 280 17520 1.66298 9.88941 52.3938 63.9982 64.0611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1960 6.4e-05 4096 210 4880 297600 55.7878 3812.08 1677 5544.92 5544.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1990 6.4e-05 2048 500 2000 274560 43.8322 28.3641 929.426 835.597 1837.36 1837.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 860 3.2e-05 2048 250 1080 422400 135.823 55.8958 845.302 1670.38 2707.59 2707.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 760 0.000128 2048 230 1000 96000 25.6842 14.3574 172.216 418.203 630.593 630.706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 570 0.001024 4096 195 1680 8640 2.71014 38.9201 104.119 145.791 145.848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1550 0.000512 4096 350 2080 33600 6.62781 183.965 209.791 400.431 400.486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1510 6.4e-05 4096 380 8200 266880 86.4839 64.5243 7097.04 1919.81 9168.08 9168.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 580 0.000256 4096 125 10640 51840 11.4831 13.9561 1657.09 418.828 2101.43 2101.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1010 0.000512 1024 230 1560 29760 2.3041 1.6425 37.1971 94.8249 136.07 136.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1820 0.001024 2048 280 280 17280 1.65235 8.97216 51.9201 62.5989 62.6589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1960 6.4e-05 4096 210 4880 297600 55.7631 3802.56 1676 5534.37 5534.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1990 6.4e-05 2048 500 2000 273920 43.5483 28.1498 912.83 831.676 1816.34 1816.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 860 3.2e-05 2048 250 1080 430080 134.502 56.0353 846.418 1677.67 2714.81 2714.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 760 0.000128 2048 230 1000 94720 25.4383 14.2581 166.939 412.914 619.678 619.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 570 0.001024 4096 195 1680 8640 2.7136 37.4852 104.462 144.704 144.761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1550 0.000512 4096 350 2080 33280 6.55677 184.001 208.228 398.83 398.885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1510 6.4e-05 4096 380 8200 264960 86.8012 64.4627 7073.97 1923.5 9148.95 9149.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 580 0.000256 4096 125 10640 51840 11.4763 13.91 1664.72 417.188 2107.38 2107.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1010 0.000512 1024 230 1560 29440 2.31229 1.65274 36.7321 94.6935 135.492 135.584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1820 0.001024 2048 280 280 17664 1.66605 15.2126 52.3985 69.3296 69.3903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1960 6.4e-05 4096 210 4880 297792 55.7585 6336.11 1677.54 8069.46 8069.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1990 6.4e-05 2048 500 2000 275712 43.7499 28.3832 1536.32 837.526 2446.12 2446.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 860 3.2e-05 2048 250 1080 430080 134.156 56.0466 1416.16 1674.39 3280.95 3281.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 760 0.000128 2048 230 1000 96768 25.6273 14.3474 284.03 418.946 743.087 743.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 570 0.001024 4096 195 1680 8928 2.72813 65.2049 104.901 172.878 172.935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1550 0.000512 4096 350 2080 33696 6.60723 304.1 209.453 520.204 520.262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1510 6.4e-05 4096 380 8200 267264 86.3102 64.4169 11787.1 1918.48 13856.5 13856.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 580 0.000256 4096 125 10640 52224 11.4725 13.9325 2776.74 419.213 3221.44 3221.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1010 0.000512 1024 230 1560 30720 2.29472 1.66502 62.8131 95.9664 162.84 162.937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1820 0.001024 2048 280 280 17472 1.66083 10.8213 52.1282 64.6624 64.727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1960 6.4e-05 4096 210 4880 297600 55.7711 4475.49 1676.55 6207.86 6207.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1990 6.4e-05 2048 500 2000 274944 43.9214 28.3374 1094.21 837.615 2004.24 2004.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 860 3.2e-05 2048 250 1080 423936 134.541 55.6332 995.304 1665.96 2851.63 2851.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 760 0.000128 2048 230 1000 95232 25.6655 14.3299 201.166 417.062 658.357 658.467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 570 0.001024 4096 195 1680 8832 2.72253 45.8532 104.882 153.504 153.564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1550 0.000512 4096 350 2080 33600 6.61126 215.981 209.413 432.053 432.112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1510 6.4e-05 4096 380 8200 266496 86.5817 64.4589 8312.05 1919.1 10382.4 10382.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 580 0.000256 4096 125 10640 51840 11.4688 13.9039 1944.06 417.497 2387 2387.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1010 0.000512 1024 230 1560 29952 2.29635 1.64454 44.0009 94.5584 142.603 142.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1820 0.001024 2048 280 280 17280 1.65053 9.71366 51.8365 63.2512 63.3113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1960 6.4e-05 4096 210 4880 297504 55.7629 3688.19 1675.49 5419.49 5419.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1990 6.4e-05 2048 500 2000 274176 43.7335 28.3075 898.276 835.082 1805.54 1805.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 860 3.2e-05 2048 250 1080 423936 133.235 55.3743 821.059 1656.93 2666.78 2666.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 760 0.000128 2048 230 1000 94464 25.553 14.3688 164.992 414.922 619.967 620.085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 570 0.001024 4096 195 1680 8640 2.71315 37.3842 104.298 144.438 144.497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1550 0.000512 4096 350 2080 33408 6.58774 177.028 211.502 395.161 395.218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1510 6.4e-05 4096 380 8200 267264 86.2739 64.4785 6853.66 1918.87 8923.51 8923.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 580 0.000256 4096 125 10640 51840 11.4606 13.9422 1601.13 418.762 2045.37 2045.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1010 0.000512 1024 230 1560 29952 2.2767 1.62422 36.406 94.3803 134.788 134.879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1820 0.001024 2048 280 280 17280 1.65866 8.71014 52.0854 62.5063 62.5656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1960 6.4e-05 4096 210 4880 297216 55.7733 3430.55 1674.25 5160.62 5160.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1990 6.4e-05 2048 500 2000 273408 43.8043 28.2645 838.808 833.18 1744.19 1744.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 860 3.2e-05 2048 250 1080 417792 133.693 55.0892 756.513 1648.72 2594.21 2594.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 760 0.000128 2048 230 1000 92160 25.6795 14.3441 150.677 413.072 603.901 604.012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 570 0.001024 4096 195 1680 8448 2.70131 34.5764 103.772 141.091 141.149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1550 0.000512 4096 350 2080 33408 6.6088 165.56 209.248 381.459 381.514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1510 6.4e-05 4096 380 8200 265728 86.8664 64.5797 6366.61 1923.77 8442.04 8442.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 580 0.000256 4096 125 10640 51456 11.4749 13.9387 1487.21 418.202 1930.91 1930.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1010 0.000512 1024 230 1560 29184 2.32422 1.64864 33.5002 94.9321 132.503 132.597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1820 0.001024 2048 280 280 17700 1.66298 15.6466 52.4701 69.8314 69.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1960 6.4e-05 4096 210 4880 297800 55.7858 6501.72 1676.16 8233.72 8233.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1990 6.4e-05 2048 500 2000 276000 43.9535 28.3788 1598.4 837.321 2508.19 2508.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 860 3.2e-05 2048 250 1080 428800 134.983 56.1389 1469.88 1679.09 3340.29 3340.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 760 0.000128 2048 230 1000 96800 25.8182 14.4445 295.704 430.179 766.276 766.393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 570 0.001024 4096 195 1680 8900 2.72246 66.8836 104.692 174.341 174.397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1550 0.000512 4096 350 2080 33700 6.60298 314.147 209.333 530.129 530.186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1510 6.4e-05 4096 380 8200 267200 87.045 64.6629 12140.3 1921.87 14214.1 14214.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 580 0.000256 4096 125 10640 52400 11.5633 13.9915 2869.24 419.076 3313.94 3314.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1010 0.000512 1024 230 1560 30800 2.31184 1.65459 65.3653 95.3631 164.793 164.886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1820 0.001024 2048 280 280 17600 1.66557 11.9582 52.963 66.6391 66.6993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1960 6.4e-05 4096 210 4880 297600 55.7691 4420.89 1691.5 6168.2 6168.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1990 6.4e-05 2048 500 2000 275200 43.9988 28.5635 1084.59 846.213 2003.49 2003.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 860 3.2e-05 2048 250 1080 422400 135.424 55.8653 981.424 1681.57 2854.48 2854.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 760 0.000128 2048 230 1000 96000 25.7021 14.349 199.895 420.933 661.01 661.123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 570 0.001024 4096 195 1680 8800 2.73203 45.7912 105.68 154.246 154.305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1550 0.000512 4096 350 2080 33600 6.61306 213.726 211.337 431.719 431.774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1510 6.4e-05 4096 380 8200 266400 86.8604 64.6404 8205.2 1939.04 10296 10296.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 580 0.000256 4096 125 10640 52000 11.5098 13.9367 1929.36 421.415 2376.3 2376.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1010 0.000512 1024 230 1560 30400 2.2945 1.64042 44.246 95.0186 143.301 143.395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1820 0.001024 2048 280 280 17400 1.6577 9.43037 52.2381 63.3789 63.4388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1960 6.4e-05 4096 210 4880 297600 55.771 3978.52 1677.52 5711.86 5711.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1990 6.4e-05 2048 500 2000 276000 43.9876 28.5113 949.707 839.173 1861.51 1861.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 860 3.2e-05 2048 250 1080 422400 136.758 56.1078 858.355 1675.93 2727.34 2727.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 760 0.000128 2048 230 1000 93600 25.6647 14.4077 169.324 413.271 622.792 622.907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 570 0.001024 4096 195 1680 8700 2.72714 38.3532 104.78 145.902 145.961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1550 0.000512 4096 350 2080 33300 6.55155 188.242 208.441 403.276 403.332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1510 6.4e-05 4096 380 8200 266400 87.2949 64.7826 7393.29 1923.33 9468.92 9469.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 580 0.000256 4096 125 10640 51600 11.5369 13.9356 1720.88 417.264 2163.69 2163.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1010 0.000512 1024 230 1560 30000 2.30787 1.64227 38.1557 94.6404 136.848 136.942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1820 0.001024 2048 280 280 17200 1.65152 9.48576 51.969 63.1578 63.2206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1960 6.4e-05 4096 210 4880 297200 55.7646 3507.74 1675.89 5239.44 5239.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1990 6.4e-05 2048 500 2000 272000 44.0018 28.2696 854.436 834.391 1761.23 1761.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 860 3.2e-05 2048 250 1080 409600 135.688 55.1949 761.402 1650.4 2602.88 2603.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 760 0.000128 2048 230 1000 92800 25.6271 14.3237 156.39 413.519 609.989 610.109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 570 0.001024 4096 195 1680 8400 2.69683 34.7828 103.695 141.218 141.278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1550 0.000512 4096 350 2080 33200 6.56182 168.284 208.429 383.32 383.376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1510 6.4e-05 4096 380 8200 265600 87.0518 64.7488 6522.99 1928.65 8603.65 8603.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 580 0.000256 4096 125 10640 52000 11.4836 13.9544 1540.11 418.876 1984.5 1984.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1010 0.000512 1024 230 1560 30400 2.3008 1.65069 35.8723 95.0393 134.964 135.058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1820 0.001024 2048 280 288 17728 1.66707 13.302 52.5223 67.541 67.6001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1960 6.4e-05 4096 210 4896 297856 55.7725 5379.67 1677.34 7112.84 7112.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1990 6.4e-05 2048 500 2016 276480 43.7454 28.335 1329.85 838.507 2240.58 2240.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 860 3.2e-05 2048 250 1056 432128 134.309 56.1357 1903.98 1679 3773.61 3773.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 760 0.000128 2048 230 1008 99072 25.4882 14.5224 449.577 419.331 909.045 909.156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 570 0.001024 4096 195 1680 8992 2.72589 55.8866 104.887 163.543 163.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1550 0.000512 4096 350 2064 33856 6.62077 257.145 209.716 473.525 473.581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1510 6.4e-05 4096 380 8208 267264 86.5238 64.5204 10043.5 1920.15 12114.9 12115.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 580 0.000256 4096 125 10656 52480 11.4977 13.951 2378.05 419.39 2822.96 2823.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1010 0.000512 1024 230 1536 30976 2.2992 1.66298 52.3852 96.1912 152.64 152.734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1820 0.001024 2048 280 288 17664 1.66822 8.59546 52.3911 62.7092 62.7671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1960 6.4e-05 4096 210 4896 297792 55.7786 3438.6 1675.93 5170.35 5170.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1990 6.4e-05 2048 500 2016 276480 43.7588 28.3034 851.035 837.962 1761.2 1761.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 860 3.2e-05 2048 250 1056 432128 134.467 56.0189 1805.99 1675.38 3672.05 3672.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 760 0.000128 2048 230 1008 98816 25.5823 14.3421 444.751 419.187 903.998 904.116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 570 0.001024 4096 195 1680 8960 2.73165 36.3147 104.809 143.9 143.956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1550 0.000512 4096 350 2064 33792 6.61299 164.534 209.382 380.575 380.634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1510 6.4e-05 4096 380 8208 267008 86.6185 64.5212 6393.03 1919.04 8463.43 8463.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 580 0.000256 4096 125 10656 52352 11.4706 13.9396 1509.96 418.558 1954.01 1954.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1010 0.000512 1024 230 1536 30976 2.3007 1.66598 34.1929 95.3498 133.609 133.699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1820 0.001024 2048 280 288 17664 1.66602 7.28867 52.4787 61.4892 61.5504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1960 6.4e-05 4096 210 4896 297792 55.7832 2845.8 1676.09 4577.73 4577.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1990 6.4e-05 2048 500 2016 275712 43.7507 28.4204 702.092 836.559 1610.96 1611.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 860 3.2e-05 2048 250 1056 430080 134.617 55.9168 1770.52 1672.71 3633.96 3634.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 760 0.000128 2048 230 1008 98304 25.5863 14.3704 443.223 418.602 901.911 902.034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 570 0.001024 4096 195 1680 8928 2.72918 109.283 104.804 216.859 216.918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1550 0.000512 4096 350 2064 33792 6.62118 136.463 209.559 352.686 352.743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1510 6.4e-05 4096 380 8208 266880 86.3565 64.4528 5283.49 1918.68 7353.2 7353.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 580 0.000256 4096 125 10656 52224 11.4612 13.9346 1245.65 418.725 1689.85 1689.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1010 0.000512 1024 230 1536 30720 2.2977 1.66419 28.161 95.259 127.481 127.578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1820 0.001024 2048 280 288 17720 1.66426 12.8591 52.5309 67.105 67.1642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1960 6.4e-05 4096 210 4896 297840 55.7618 5206.44 1677.67 6939.92 6939.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1990 6.4e-05 2048 500 2016 276480 43.9667 28.4694 1286.13 838.77 2197.47 2197.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 860 3.2e-05 2048 250 1056 431360 134.729 56.1698 1173.61 1680.21 3044.92 3045.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 48 760 0.000128 2048 230 1008 98880 25.5868 25.3809 244.591 419.436 715.126 715.246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 570 0.001024 4096 195 1680 8960 2.72838 53.7325 104.776 161.282 161.337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1550 0.000512 4096 350 2064 33840 6.62442 247.538 209.718 463.926 463.983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1510 6.4e-05 4096 380 8208 267040 86.8352 64.5845 9712.07 1922.62 11786.3 11786.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 580 0.000256 4096 125 10656 52480 11.5676 13.9633 2303.52 419.525 2748.65 2748.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1010 0.000512 1024 230 1536 30880 2.30429 1.66118 50.686 96.1348 150.888 150.982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1820 0.001024 2048 280 288 17680 1.66912 8.41478 52.485 62.6218 62.6828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1960 6.4e-05 4096 210 4896 297760 55.7663 3399.61 1676.1 5131.53 5131.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1990 6.4e-05 2048 500 2016 276480 43.7838 28.3341 838.949 838.149 1749.34 1749.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 860 3.2e-05 2048 250 1056 430080 134.546 56.0418 765.697 1676.51 2632.99 2633.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 48 760 0.000128 2048 230 1008 98560 25.5439 14.3896 165.506 419.265 624.835 624.951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 570 0.001024 4096 195 1680 8880 2.71773 35.3875 104.477 142.625 142.684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1550 0.000512 4096 350 2064 33760 6.60778 162.335 209.33 378.318 378.376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1510 6.4e-05 4096 380 8208 266880 86.658 64.5884 6327.4 1924.78 8403.64 8403.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 580 0.000256 4096 125 10656 52320 11.4934 13.9488 1494.55 418.539 1938.62 1938.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1010 0.000512 1024 230 1536 30720 2.2999 1.64742 33.2759 95.4084 132.733 132.829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1820 0.001024 2048 280 288 17640 1.66307 7.12499 52.5194 61.3605 61.4195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1960 6.4e-05 4096 210 4896 297720 55.7796 2778.94 1677.25 4512.02 4512.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1990 6.4e-05 2048 500 2016 275520 43.9657 28.3995 685.978 837.851 1596.32 1596.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 860 3.2e-05 2048 250 1056 426240 135.383 55.9428 1658.65 1670.08 3520.24 3520.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 760 0.000128 2048 230 1008 97920 25.6409 14.3824 352.24 419.036 811.441 811.564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 570 0.001024 4096 195 1680 8880 2.73059 29.2311 104.764 136.768 136.828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1550 0.000512 4096 350 2064 33720 6.6089 133.581 209.476 349.709 349.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1510 6.4e-05 4096 380 8208 266400 86.8246 64.5925 5183.07 1921.1 7255.82 7256.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 580 0.000256 4096 125 10656 52320 11.5602 13.9754 1228.83 419.48 1673.92 1674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1010 0.000512 1024 230 1536 30720 2.31555 1.66733 27.5617 95.5444 127.187 127.284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1820 0.001024 2048 280 288 17712 1.66707 16.4925 52.4668 70.6818 70.7405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1960 6.4e-05 4096 210 4896 297840 55.7715 7195.3 1675.73 8926.85 8926.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1990 6.4e-05 2048 500 2016 276480 43.7757 28.3935 1791.48 837.268 2701.06 2701.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 860 3.2e-05 2048 250 1056 430080 134.348 55.975 1630.03 1672.38 3492.93 3493.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 760 0.000128 2048 230 1008 98688 25.5063 14.4122 332.895 418.274 791.22 791.332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 570 0.001024 4096 195 1680 8976 2.72579 74.7418 104.785 182.297 182.354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1550 0.000512 4096 350 2064 33840 6.61805 343.63 209.51 559.804 559.862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1510 6.4e-05 4096 380 8208 267072 86.6255 64.5817 13402.6 1922.43 15476.5 15476.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 580 0.000256 4096 125 10656 52416 11.512 13.953 3154.59 418.896 3599.03 3599.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1010 0.000512 1024 230 1536 30912 2.30726 1.66726 72.0671 95.6925 171.836 171.933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1820 0.001024 2048 280 288 17664 1.66755 10.8198 52.5149 65.054 65.1172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1960 6.4e-05 4096 210 4896 297792 55.7778 4547.78 1677.27 6280.89 6280.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1990 6.4e-05 2048 500 2016 275712 43.7504 28.2993 1123.02 837.17 2032.37 2032.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 860 3.2e-05 2048 250 1056 430080 134.136 56.0287 1025.9 1673.92 2890.17 2890.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 760 0.000128 2048 230 1008 98304 25.4972 14.3421 209.336 418.797 668.103 668.213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 570 0.001024 4096 195 1680 8928 2.72739 46.8398 104.876 154.487 154.544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1550 0.000512 4096 350 2064 33792 6.62118 217.435 209.701 433.8 433.855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1510 6.4e-05 4096 380 8208 266880 86.3227 64.4597 8444.09 1920.05 10515.1 10515.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 580 0.000256 4096 125 10656 52224 11.477 13.9387 1987.19 419.029 2431.71 2431.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1010 0.000512 1024 230 1536 30720 2.29875 1.66627 44.9654 95.2974 144.326 144.419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1820 0.001024 2048 280 288 17568 1.66362 9.03526 52.3408 63.0905 63.1492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1960 6.4e-05 4096 210 4896 297648 55.767 3665.07 1675.43 5396.32 5396.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1990 6.4e-05 2048 500 2016 276480 43.7446 28.3388 908.196 837.644 1818.05 1818.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 860 3.2e-05 2048 250 1056 428544 134.05 55.9595 824.326 1668.42 2682.95 2683.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 48 760 0.000128 2048 230 1008 97920 25.513 14.3648 182.887 417.504 640.399 640.509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 570 0.001024 4096 195 1680 8784 2.71222 37.2352 104.268 144.259 144.314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1550 0.000512 4096 350 2064 33696 6.6137 174.909 209.255 390.821 390.879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1510 6.4e-05 4096 380 8208 266688 86.6483 64.6308 6830.9 1919.87 8902.27 8902.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 580 0.000256 4096 125 10656 52128 11.4831 13.9404 1607.88 417.87 2051.25 2051.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1010 0.000512 1024 230 1536 30528 2.29536 1.64733 36.1962 94.9475 135.188 135.281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1820 0.001024 2048 280 288 17472 1.65888 8.23658 52.2191 62.1672 62.2264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1960 6.4e-05 4096 210 4896 297600 55.7773 3104.98 1675.6 4836.41 4836.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1990 6.4e-05 2048 500 2016 274944 43.8902 28.2948 767.009 836.835 1676.17 1676.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 860 3.2e-05 2048 250 1056 423936 134.504 55.8392 692.432 1665.66 2548.62 2548.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 48 760 0.000128 2048 230 1008 96768 25.5139 14.4628 156.988 416.708 613.799 613.911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 570 0.001024 4096 195 1680 8832 2.72259 31.5105 104.81 139.086 139.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1550 0.000512 4096 350 2064 33600 6.60237 148.036 209.048 363.729 363.783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1510 6.4e-05 4096 380 8208 266496 86.5858 64.4652 5763.84 1921.81 7836.93 7837.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 580 0.000256 4096 125 10656 51840 11.4581 13.91 1348.83 417.188 1791.46 1791.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1010 0.000512 1024 230 1536 29952 2.29856 1.64659 30.302 94.6111 128.956 129.053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1820 0.001024 2048 280 288 17696 1.66502 15.8991 52.4644 70.0822 70.1451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1960 6.4e-05 4096 210 4896 297808 55.7733 6652.93 1676.24 8384.99 8385.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1990 6.4e-05 2048 500 2016 276416 43.9245 28.4027 1652.77 837.883 2563.12 2563.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 860 3.2e-05 2048 250 1056 430080 134.611 56.2012 1512.17 1677.15 3380.32 3380.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 760 0.000128 2048 230 1008 98560 25.6014 14.3778 308.269 418.446 766.825 766.941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 570 0.001024 4096 195 1680 8960 2.72378 68.8817 104.776 176.426 176.484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1550 0.000512 4096 350 2064 33824 6.62141 316.549 209.546 532.762 532.815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1510 6.4e-05 4096 380 8208 267008 86.7929 64.5886 12354.7 1918.59 14424.9 14425.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 580 0.000256 4096 125 10656 52416 11.5487 13.9762 2908.35 419.186 3353.14 3353.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1010 0.000512 1024 230 1536 30912 2.31434 1.66528 66.5193 95.5532 166.153 166.248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1820 0.001024 2048 280 288 17584 1.65907 10.2043 52.3551 64.2689 64.3288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1960 6.4e-05 4096 210 4896 297696 55.773 4226.11 1677.28 5959.21 5959.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1990 6.4e-05 2048 500 2016 275968 43.8509 28.37 1046.78 837.529 1956.66 1956.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 860 3.2e-05 2048 250 1056 430080 134.372 55.9821 961.789 1674.38 2826.72 2826.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 760 0.000128 2048 230 1008 98560 25.5101 14.4335 197.158 423.627 660.862 660.976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 570 0.001024 4096 195 1680 8848 2.71459 43.393 104.561 150.713 150.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1550 0.000512 4096 350 2064 33712 6.60544 201.277 209.41 417.338 417.397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1510 6.4e-05 4096 380 8208 267008 86.5246 64.5407 7846.66 1920.74 9918.69 9918.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 580 0.000256 4096 125 10656 52192 11.4913 13.9509 1845.75 419.22 2290.49 2290.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1010 0.000512 1024 230 1536 30464 2.28848 1.6432 41.3136 94.9899 140.337 140.428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1820 0.001024 2048 280 288 17472 1.66371 9.0249 52.1646 62.9064 62.9676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1960 6.4e-05 4096 210 4896 297696 55.765 3465.73 1676.21 5197.76 5197.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1990 6.4e-05 2048 500 2016 275520 43.9383 28.414 856.17 836.879 1765.54 1765.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 860 3.2e-05 2048 250 1056 430080 134.564 56.0291 787.264 1674.76 2652.82 2653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 760 0.000128 2048 230 1008 98112 25.6086 14.3771 160.826 418.745 619.692 619.808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 570 0.001024 4096 195 1680 8736 2.70771 34.6665 104.176 141.597 141.656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1550 0.000512 4096 350 2064 33600 6.59866 165.093 208.946 380.681 380.742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1510 6.4e-05 4096 380 8208 266112 87.0615 64.6303 6433.59 1924.28 8509.78 8510
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 580 0.000256 4096 125 10656 52080 11.5379 13.9752 1517.11 419.178 1961.88 1961.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1010 0.000512 1024 230 1536 30240 2.29165 1.62672 33.961 94.8056 132.784 132.877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1820 0.001024 2048 280 288 17472 1.65888 7.54032 52.3092 61.5628 61.6223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1960 6.4e-05 4096 210 4896 297472 55.777 3125.77 1675.07 4856.66 4856.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1990 6.4e-05 2048 500 2016 275968 43.755 28.3443 773.88 836.912 1683.02 1683.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 860 3.2e-05 2048 250 1056 430080 134.171 56.0348 714.359 1673.08 2577.83 2577.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 48 760 0.000128 2048 230 1008 98560 25.4889 14.4568 159.754 418.844 618.673 618.784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 570 0.001024 4096 195 1680 8736 2.71341 32.3082 104.458 139.523 139.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1550 0.000512 4096 350 2064 33600 6.6065 149.971 209.212 365.834 365.889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1510 6.4e-05 4096 380 8208 266112 86.6444 64.5483 5815.96 1920.09 7887.45 7887.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 580 0.000256 4096 125 10656 51520 11.4545 13.9049 1360.78 417.022 1803.24 1803.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1010 0.000512 1024 230 1536 30464 2.29856 1.64864 30.6322 94.7902 129.468 129.561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1820 0.001024 2048 280 288 17664 1.66179 15.4239 52.4361 69.5739 69.6342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1960 6.4e-05 4096 210 4896 297792 55.7711 6442.68 1677.32 8175.82 8175.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1990 6.4e-05 2048 500 2016 276480 43.7555 28.3202 1601.03 838.663 2511.9 2512.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 860 3.2e-05 2048 250 1056 432128 134.012 56.0317 1471.52 1677.05 3338.8 3338.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 760 0.000128 2048 230 1008 98816 25.4951 14.3429 299.59 419.544 759.102 759.213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 570 0.001024 4096 195 1680 8960 2.72579 67.4017 104.891 175.062 175.117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1550 0.000512 4096 350 2064 33792 6.60694 304.914 210.892 522.457 522.514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1510 6.4e-05 4096 380 8208 267008 86.573 64.5329 11792.9 1920.66 13864.9 13865.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 580 0.000256 4096 125 10656 52352 11.4852 13.9392 2748.3 418.995 3192.79 3192.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1010 0.000512 1024 230 1536 30976 2.29926 1.66963 64.0891 95.3968 163.556 163.651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1820 0.001024 2048 280 288 17536 1.6592 10.7206 52.2273 64.6608 64.7206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1960 6.4e-05 4096 210 4896 297728 55.7814 4158.19 1676.27 5890.28 5890.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1990 6.4e-05 2048 500 2016 276480 43.7695 28.3914 1035.17 839.442 1946.91 1947.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 860 3.2e-05 2048 250 1056 430080 133.977 56.0262 949.095 1670.29 2809.58 2809.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 760 0.000128 2048 230 1008 98304 25.497 14.379 194.638 418.012 652.658 652.777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 570 0.001024 4096 195 1680 8832 2.71603 43.0674 104.485 150.313 150.371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1550 0.000512 4096 350 2064 33664 6.60163 196.456 209.072 412.174 412.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1510 6.4e-05 4096 380 8208 266752 86.4743 64.5468 7541.84 1921.38 9614.45 9614.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 580 0.000256 4096 125 10656 52224 11.4749 13.9308 1755.78 418.276 2199.53 2199.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1010 0.000512 1024 230 1536 30720 2.31242 1.66995 41.1204 95.3979 140.605 140.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1820 0.001024 2048 280 288 17472 1.66067 9.35322 52.2559 63.3233 63.3816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1960 6.4e-05 4096 210 4896 297600 55.7916 3468.75 1676.81 5201.39 5201.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1990 6.4e-05 2048 500 2016 274944 43.9012 28.4959 856.47 838.287 1767.29 1767.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 860 3.2e-05 2048 250 1056 423936 134.457 55.6278 785.372 1665.96 2641.61 2641.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 760 0.000128 2048 230 1008 96768 25.5167 14.3161 160.512 416.987 617.47 617.599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 570 0.001024 4096 195 1680 8832 2.72589 35.799 105.09 143.659 143.714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1550 0.000512 4096 350 2064 33600 6.6048 164.149 209.197 379.994 380.054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1510 6.4e-05 4096 380 8208 266496 86.5964 64.4438 6239.66 1919.06 8309.97 8310.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 580 0.000256 4096 125 10656 51840 11.4688 13.92 1433.16 417.493 1876.12 1876.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1010 0.000512 1024 230 1536 29952 2.29408 1.6425 33.74 94.6468 132.421 132.519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1820 0.001024 2048 280 288 17408 1.65853 7.81824 52.2554 61.7823 61.8426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1960 6.4e-05 4096 210 4896 297472 55.765 3058.77 1676.4 4790.99 4791.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1990 6.4e-05 2048 500 2016 274432 43.8105 28.2725 752.516 836.196 1660.93 1661.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 860 3.2e-05 2048 250 1056 425984 134.887 55.84 695.023 1673.18 2559.12 2559.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 760 0.000128 2048 230 1008 98304 25.5209 14.5879 143.328 418.535 602.104 602.216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 570 0.001024 4096 195 1680 8704 2.71248 31.7788 104.538 139.072 139.128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1550 0.000512 4096 350 2064 33536 6.60237 144.729 209.193 360.569 360.626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1510 6.4e-05 4096 380 8208 265216 86.5758 64.5033 5455.89 1925.65 7532.83 7533.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 580 0.000256 4096 125 10656 52224 11.5018 13.9366 1272.61 419.196 1717.32 1717.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1010 0.000512 1024 230 1536 29696 2.27366 1.6168 29.4288 94.3229 127.744 127.836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1820 0.001024 2048 280 288 17640 1.66179 15.5894 52.4001 69.7054 69.7662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1960 6.4e-05 4096 210 4896 297792 55.7709 6430.47 1677.59 8163.88 8163.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1990 6.4e-05 2048 500 2016 276480 43.9095 28.3599 1576.16 838.444 2487.01 2487.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 860 3.2e-05 2048 250 1056 430848 134.668 56.1828 1434.81 1681.52 3307.38 3307.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 760 0.000128 2048 230 1008 99072 25.5348 14.3698 294.852 419.356 754.248 754.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 570 0.001024 4096 195 1680 8928 2.72323 66.0109 104.778 173.557 173.613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1550 0.000512 4096 350 2064 33768 6.60749 305.628 209.502 521.784 521.842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1510 6.4e-05 4096 380 8208 266976 86.7426 64.5459 11955.1 1921.92 14028.5 14028.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 580 0.000256 4096 125 10656 52416 11.5409 13.9731 2829.65 419.603 3274.85 3274.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1010 0.000512 1024 230 1536 30816 2.30803 1.66224 62.7877 95.4883 162.352 162.449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1820 0.001024 2048 280 288 17568 1.66493 10.9522 52.3481 65.0159 65.0752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1960 6.4e-05 4096 210 4896 297648 55.8044 4441.36 1675.61 6172.82 6172.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1990 6.4e-05 2048 500 2016 276480 43.7728 28.3864 1088.78 838.585 1999.66 1999.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 860 3.2e-05 2048 250 1056 428544 134.141 56.0417 986.909 1668.78 2846.05 2846.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 760 0.000128 2048 230 1008 97920 25.5063 14.3625 201.173 417.699 658.869 658.977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 570 0.001024 4096 195 1680 8784 2.7119 45.2622 104.292 152.307 152.364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1550 0.000512 4096 350 2064 33696 6.61053 210.616 209.305 426.575 426.629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1510 6.4e-05 4096 380 8208 266688 86.6516 64.6213 8217.41 1920.3 10289.2 10289.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 580 0.000256 4096 125 10656 52128 11.4817 13.9439 1936.06 417.968 2379.53 2379.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1010 0.000512 1024 230 1536 30528 2.2976 1.64691 43.3235 94.9572 142.323 142.412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1820 0.001024 2048 280 288 17496 1.66365 10.2257 52.3966 64.3367 64.3953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1960 6.4e-05 4096 210 4896 297648 55.7693 3752.15 1677.64 5485.61 5485.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1990 6.4e-05 2048 500 2016 274752 43.942 28.3585 918.262 836.383 1827.07 1827.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 860 3.2e-05 2048 250 1056 428544 134.377 56.1216 838.084 1670.5 2699.28 2699.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 760 0.000128 2048 230 1008 98496 25.5475 14.4186 172.688 421.437 634.222 634.341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 570 0.001024 4096 195 1680 8640 2.70678 37.9351 104.005 144.691 144.747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1550 0.000512 4096 350 2064 33480 6.57008 178.44 208.723 393.776 393.835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1510 6.4e-05 4096 380 8208 266112 87.0489 64.7084 6972.86 1925.2 9050.03 9050.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 580 0.000256 4096 125 10656 51840 11.5179 13.9554 1633.82 418.737 2078.11 2078.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1010 0.000512 1024 230 1536 29376 2.29574 1.61402 35.5409 94.3762 133.926 134.019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1820 0.001024 2048 280 288 17280 1.6537 9.7423 52.0086 63.4598 63.5221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1960 6.4e-05 4096 210 4896 297504 55.7776 3746.28 1677.15 5479.26 5479.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1990 6.4e-05 2048 500 2016 274176 43.7468 28.3259 916.878 836.801 1825.89 1826.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 860 3.2e-05 2048 250 1056 423936 133.179 55.4084 830.739 1658.14 2677.65 2677.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 760 0.000128 2048 230 1008 96768 25.402 14.3284 170.183 420.365 630.409 630.523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 570 0.001024 4096 195 1680 8640 2.71155 38.0314 104.375 145.16 145.218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1550 0.000512 4096 350 2064 33408 6.57162 178.889 208.704 394.208 394.265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1510 6.4e-05 4096 380 8208 266112 86.7461 64.6772 6980.64 1926.55 9058.82 9059.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 580 0.000256 4096 125 10656 51840 11.4665 13.9382 1638.78 419.087 2083.35 2083.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1010 0.000512 1024 230 1536 29952 2.2737 1.62406 36.4996 94.5414 135.039 135.133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1820 0.001024 2048 280 288 17680 1.6673 15.7809 52.5243 70.0231 70.0805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1960 6.4e-05 4096 210 4896 297760 55.7917 6365.23 1677.28 8098.35 8098.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1990 6.4e-05 2048 500 2016 276480 43.767 28.3789 1555.32 839.794 2467.4 2467.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 860 3.2e-05 2048 250 1056 430080 134.526 56.042 1412.61 1677.23 3280.61 3280.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 760 0.000128 2048 230 1008 98560 25.5473 14.3585 288.6 419.495 748.128 748.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 570 0.001024 4096 195 1680 8880 2.71536 64.8213 104.549 172.129 172.184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1550 0.000512 4096 350 2064 33760 6.61914 303.264 209.475 519.403 519.459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1510 6.4e-05 4096 380 8208 266880 86.662 64.6205 11828.3 1923.64 13903.4 13903.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 580 0.000256 4096 125 10656 52320 11.4908 13.9524 2792.11 418.914 3236.55 3236.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1010 0.000512 1024 230 1536 30720 2.2977 1.64989 61.2078 95.1607 160.414 160.507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1820 0.001024 2048 280 288 17600 1.66986 10.9976 52.5267 65.2466 65.3066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1960 6.4e-05 4096 210 4896 297600 55.782 4522.67 1677.01 6255.51 6255.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1990 6.4e-05 2048 500 2016 276480 43.7129 28.39 1115.88 839.02 2027.14 2027.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 860 3.2e-05 2048 250 1056 430080 134.307 56.0308 1016.32 1677.48 2884.34 2884.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 760 0.000128 2048 230 1008 97280 25.4179 14.318 205.739 416.368 661.974 662.088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 570 0.001024 4096 195 1680 8800 2.71526 46.5326 104.561 153.853 153.911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1550 0.000512 4096 350 2064 33600 6.59866 215.581 209.076 431.305 431.363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1510 6.4e-05 4096 380 8208 266880 86.4728 64.5734 8401.21 1922.59 10475.1 10475.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 580 0.000256 4096 125 10656 52160 11.4651 13.9335 1975.77 418.444 2419.69 2419.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1010 0.000512 1024 230 1536 30080 2.29178 1.64899 43.7339 94.775 142.555 142.649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1820 0.001024 2048 280 288 17520 1.66522 9.92752 52.4738 64.1167 64.1743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1960 6.4e-05 4096 210 4896 297600 55.7721 3727.6 1675.51 5458.93 5458.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1990 6.4e-05 2048 500 2016 274560 43.8308 28.3215 911.522 834.824 1818.63 1818.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 860 3.2e-05 2048 250 1056 422400 135.755 55.9299 821.007 1668.74 2681.63 2681.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 760 0.000128 2048 230 1008 97920 25.5401 14.4201 170.056 421.05 631.197 631.312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 570 0.001024 4096 195 1680 8640 2.70541 37.6173 104.008 144.374 144.429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1550 0.000512 4096 350 2064 33600 6.61709 177.018 209.254 392.933 392.989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1510 6.4e-05 4096 380 8208 265920 86.9073 64.7425 6913.78 1923.2 8988.85 8989.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 580 0.000256 4096 125 10656 51840 11.4956 13.9544 1621.75 418.384 2065.66 2065.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1010 0.000512 1024 230 1536 29760 2.3047 1.64486 35.6011 94.8983 134.549 134.641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1820 0.001024 2048 280 288 17280 1.65619 8.84355 52.0547 62.6053 62.6643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1960 6.4e-05 4096 210 4896 297280 55.7568 3446.24 1674.85 5176.89 5176.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1990 6.4e-05 2048 500 2016 273920 43.5452 28.1088 848.446 831.808 1752.04 1752.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 860 3.2e-05 2048 250 1056 430080 134.489 56.0785 779.213 1677.71 2647.68 2647.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 760 0.000128 2048 230 1008 94720 25.4461 14.2708 154.555 412.984 607.385 607.498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 570 0.001024 4096 195 1680 8640 2.71565 34.9398 104.477 142.177 142.236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1550 0.000512 4096 350 2064 33280 6.54976 163.574 208.042 378.208 378.265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1510 6.4e-05 4096 380 8208 264960 86.7778 64.4595 6367.45 1924.14 8443.05 8443.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 580 0.000256 4096 125 10656 51840 11.4656 13.908 1502.19 417.262 1944.91 1944.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1010 0.000512 1024 230 1536 29440 2.30941 1.64493 33.4877 94.7914 132.333 132.429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1820 0.001024 2048 280 300 17664 1.67024 13.8315 52.503 68.0576 68.1144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1960 6.4e-05 4096 210 4900 297856 55.7636 5641.88 1676.27 7373.96 7374.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1990 6.4e-05 2048 500 2000 275456 43.8466 28.3072 1396.75 837.948 2306.99 2307.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 860 3.2e-05 2048 250 1050 428032 135.308 56.0138 1902.15 1675.31 3768.98 3769.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 760 0.000128 2048 230 1000 97024 25.6979 14.4161 446.809 419.012 906.068 906.181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 570 0.001024 4096 195 1700 8864 2.73462 58.549 104.793 166.121 166.176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1550 0.000512 4096 350 2050 33888 6.62381 268.582 209.545 484.797 484.852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1510 6.4e-05 4096 380 8200 267136 86.5275 64.551 10517.3 1922.49 12591.1 12591.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 580 0.000256 4096 125 10650 52544 11.5037 13.9429 2497.46 419.079 2942.07 2942.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1010 0.000512 1024 230 1550 30720 2.30112 1.66374 55.4057 96.0136 155.49 155.589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1820 0.001024 2048 280 300 17600 1.66858 9.43226 52.423 63.5759 63.6338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1960 6.4e-05 4096 210 4900 297792 55.7628 3584.69 1676.12 5316.62 5316.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1990 6.4e-05 2048 500 2000 275456 43.8941 28.3084 882.271 838.014 1792.62 1792.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 860 3.2e-05 2048 250 1050 428032 135.48 56.1025 1801.43 1675.44 3668.64 3668.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 760 0.000128 2048 230 1000 96768 25.792 14.3442 443.553 419.112 902.93 903.041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 570 0.001024 4096 195 1700 8832 2.72787 37.543 104.791 145.104 145.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1550 0.000512 4096 350 2050 33856 6.62339 170.002 209.552 386.221 386.275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1510 6.4e-05 4096 380 8200 267008 86.6082 64.5271 6662.49 1921.5 8735.34 8735.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 580 0.000256 4096 125 10650 52352 11.4871 13.9428 1573.34 418.579 2017.42 2017.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1010 0.000512 1024 230 1550 30720 2.30758 1.66707 35.6651 95.5972 135.336 135.428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1820 0.001024 2048 280 300 17568 1.66829 8.02406 52.4699 62.2148 62.2736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1960 6.4e-05 4096 210 4900 297792 55.7748 2933.07 1677.93 4666.82 4666.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1990 6.4e-05 2048 500 2000 274944 43.8271 28.3108 722.587 837.373 1632.23 1632.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 860 3.2e-05 2048 250 1050 427008 135.372 55.9662 1772.57 1675.49 3639.59 3639.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 760 0.000128 2048 230 1000 96768 25.6993 14.338 442.756 418.999 901.924 902.037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 570 0.001024 4096 195 1700 8736 2.71898 102.859 104.544 210.164 210.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1550 0.000512 4096 350 2050 33792 6.6168 139.424 209.578 355.662 355.717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1510 6.4e-05 4096 380 8200 266880 86.4859 64.5254 5435.25 1922.37 7508.84 7509.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 580 0.000256 4096 125 10650 52416 11.4688 13.9281 1286.5 419.13 1731.1 1731.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1010 0.000512 1024 230 1550 30336 2.30605 1.66298 29.0794 95.2699 128.416 128.511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1820 0.001024 2048 280 300 17640 1.66752 13.1571 52.4996 67.3751 67.4371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1960 6.4e-05 4096 210 4900 297840 55.7671 5235.04 1677.4 6968.25 6968.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1990 6.4e-05 2048 500 2000 275520 44.0254 28.5023 1292.47 838.575 2203.71 2203.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 860 3.2e-05 2048 250 1050 427520 135.643 56.1352 1146.98 1676.65 3015.6 3015.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 50 760 0.000128 2048 230 1000 96960 25.7811 14.3691 242.655 419.475 702.404 702.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 570 0.001024 4096 195 1700 8840 2.7239 53.7694 104.783 161.316 161.371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1550 0.000512 4096 350 2050 33880 6.63142 247.629 209.709 464.013 464.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1510 6.4e-05 4096 380 8200 267040 87.0232 64.5974 9735.52 1920.09 11807.4 11807.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 580 0.000256 4096 125 10650 52560 11.5611 13.9776 2310.17 419.44 2755.23 2755.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1010 0.000512 1024 230 1550 30720 2.30893 1.66038 51.59 95.9748 151.632 151.725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1820 0.001024 2048 280 300 17600 1.66707 8.72038 52.5109 62.9503 63.0108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1960 6.4e-05 4096 210 4900 297760 55.7875 3361.98 1677.54 5095.35 5095.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1990 6.4e-05 2048 500 2000 275200 43.9334 28.3402 828.357 838.823 1739.59 1739.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 860 3.2e-05 2048 250 1050 427520 135.332 56.1522 738.473 1677.15 2607.29 2607.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 50 760 0.000128 2048 230 1000 96640 25.7265 14.3948 161.061 419.634 620.943 621.058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 570 0.001024 4096 195 1700 8800 2.72179 34.4468 104.806 142.015 142.072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1550 0.000512 4096 350 2050 33840 6.63136 160.059 209.745 376.477 376.533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1510 6.4e-05 4096 380 8200 266880 86.703 64.5944 6242.49 1921.77 8315.77 8315.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 580 0.000256 4096 125 10650 52320 11.5099 13.9485 1476.16 418.888 1920.58 1920.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1010 0.000512 1024 230 1550 30400 2.30035 1.64797 33.1324 95.4212 132.603 132.699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1820 0.001024 2048 280 300 17520 1.66544 7.22944 52.3587 61.307 61.3664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1960 6.4e-05 4096 210 4900 297720 55.7975 2801.87 1675.92 4533.63 4533.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1990 6.4e-05 2048 500 2000 274560 44.1004 28.3771 691.994 837.146 1601.75 1601.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 860 3.2e-05 2048 250 1050 422400 136.488 55.9306 1605.06 1668.7 3466.36 3466.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 760 0.000128 2048 230 1000 96000 25.9191 14.3974 345.973 420.923 807.342 807.451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 570 0.001024 4096 195 1700 8760 2.72342 29.1348 104.703 136.605 136.661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1550 0.000512 4096 350 2050 33720 6.61664 133.255 209.117 349.03 349.085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1510 6.4e-05 4096 380 8200 266400 87.0526 64.6691 5191.3 1919.51 7262.75 7262.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 580 0.000256 4096 125 10650 52320 11.5481 13.9811 1229.05 419.129 1673.78 1673.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1010 0.000512 1024 230 1550 30720 2.31766 1.66502 28.1013 95.4537 127.635 127.726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1820 0.001024 2048 280 300 17440 1.66531 6.50445 52.2502 60.4748 60.5344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1960 6.4e-05 4096 210 4900 297600 55.778 2412.98 1675.7 4144.52 4144.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1990 6.4e-05 2048 500 2000 275200 43.8786 28.3384 594.56 838.248 1505.18 1505.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 860 3.2e-05 2048 250 1050 424960 136.325 55.985 1569.25 1675.9 3437.65 3437.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 760 0.000128 2048 230 1000 94720 25.7312 14.334 391.223 416.118 847.541 847.659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 570 0.001024 4096 195 1700 8640 2.7183 24.4756 104.425 131.663 131.719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1550 0.000512 4096 350 2050 33760 6.62515 114.892 209.58 331.139 331.198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1510 6.4e-05 4096 380 8200 266880 86.4367 64.598 4499.74 1921.07 6572.05 6572.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 580 0.000256 4096 125 10650 52160 11.4749 13.9304 1059.57 418.114 1503.16 1503.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1010 0.000512 1024 230 1550 30080 2.30531 1.6409 23.8837 94.8555 122.835 122.933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1820 0.001024 2048 280 300 17616 1.66707 17.1233 52.4636 71.3055 71.3679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1960 6.4e-05 4096 210 4900 297840 55.767 7103.09 1677.57 8836.48 8836.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1990 6.4e-05 2048 500 2000 275328 43.8659 28.3537 1761.11 858.55 2692.01 2692.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 860 3.2e-05 2048 250 1050 427008 134.942 56.0912 1562.28 1674.12 3427.61 3427.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 760 0.000128 2048 230 1000 96768 25.6718 14.3502 322.506 420.643 783.298 783.409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 570 0.001024 4096 195 1700 8832 2.72189 72.6996 104.789 180.255 180.312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1550 0.000512 4096 350 2050 33888 6.61299 336.927 209.803 553.388 553.445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1510 6.4e-05 4096 380 8200 267072 86.7253 64.5941 13193.7 1920.85 15266.1 15266.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 580 0.000256 4096 125 10650 52512 11.5121 13.9492 3110.07 419.345 3554.95 3555.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1010 0.000512 1024 230 1550 30720 2.30931 1.66515 71.2933 95.5345 170.907 171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1820 0.001024 2048 280 300 17568 1.67184 11.1001 52.418 65.2416 65.3024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1960 6.4e-05 4096 210 4900 297792 55.7594 4417.42 1676.16 6149.39 6149.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1990 6.4e-05 2048 500 2000 274944 43.8631 28.3172 1090.06 836.655 1999.03 1999.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 860 3.2e-05 2048 250 1050 427008 134.86 55.937 968.798 1674.71 2834.5 2834.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 760 0.000128 2048 230 1000 96768 25.6158 14.4497 201.077 418.506 659.775 659.885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 570 0.001024 4096 195 1700 8736 2.71818 45.4615 104.447 152.672 152.728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1550 0.000512 4096 350 2050 33792 6.61094 210.25 209.365 426.269 426.322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1510 6.4e-05 4096 380 8200 266880 86.4902 64.5243 8184.52 1922.07 10257.8 10258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 580 0.000256 4096 125 10650 52416 11.4627 13.9305 1936.28 418.73 2380.48 2380.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1010 0.000512 1024 230 1550 30336 2.30662 1.66093 43.8066 95.2169 143.092 143.184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1820 0.001024 2048 280 300 17424 1.66627 9.09037 52.194 63.0034 63.0609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1960 6.4e-05 4096 210 4900 297648 55.7837 3607.65 1676.81 5340.29 5340.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1990 6.4e-05 2048 500 2000 275328 43.8804 28.3341 892.439 838.305 1803.09 1803.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 860 3.2e-05 2048 250 1050 423936 135.303 55.9549 787.091 1669.9 2648.45 2648.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 50 760 0.000128 2048 230 1000 95616 25.6807 14.3585 176.869 417.882 634.918 635.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 570 0.001024 4096 195 1700 8640 2.71037 36.0858 104.258 143.097 143.155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1550 0.000512 4096 350 2050 33696 6.61462 171.286 209.259 387.203 387.258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1510 6.4e-05 4096 380 8200 266688 86.6621 64.6042 6703.05 1921.58 8776.12 8776.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 580 0.000256 4096 125 10650 52128 11.4811 13.9431 1577.09 418.244 2020.83 2020.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1010 0.000512 1024 230 1550 29952 2.30662 1.64381 35.422 94.9486 134.419 134.513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1820 0.001024 2048 280 300 17472 1.66864 8.48486 52.4609 62.665 62.7251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1960 6.4e-05 4096 210 4900 297600 55.7998 3083.25 1676.86 4815.96 4816.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1990 6.4e-05 2048 500 2000 274944 43.9009 28.3077 762.035 837.428 1671.8 1671.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 860 3.2e-05 2048 250 1050 423936 134.471 55.6382 672.627 1666.63 2529.56 2529.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 50 760 0.000128 2048 230 1000 95232 25.6711 14.342 154.151 417.008 611.3 611.414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 570 0.001024 4096 195 1700 8640 2.72038 31.1312 104.52 138.415 138.471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1550 0.000512 4096 350 2050 33600 6.60342 145.841 209.004 361.492 361.551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1510 6.4e-05 4096 380 8200 266496 86.5591 64.4649 5711.82 1922.83 7785.89 7786.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 580 0.000256 4096 125 10650 51840 11.4702 13.911 1337.03 417.495 1779.98 1780.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1010 0.000512 1024 230 1550 29952 2.29946 1.6433 30.4864 94.6085 129.138 129.231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1820 0.001024 2048 280 300 17640 1.67267 16.2862 52.5 70.5126 70.5741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1960 6.4e-05 4096 210 4900 297808 55.765 6532.38 1676.03 8264.22 8264.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1990 6.4e-05 2048 500 2000 275072 44.0933 28.3705 1618.85 837.759 2529.21 2529.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 860 3.2e-05 2048 250 1050 426496 135.307 56.112 1441.51 1672.66 3305.79 3305.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 760 0.000128 2048 230 1000 96768 25.768 14.379 298.798 418.444 757.521 757.637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 570 0.001024 4096 195 1700 8848 2.72922 66.6747 107.905 177.353 177.411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1550 0.000512 4096 350 2050 33880 6.62525 307.491 209.627 523.787 523.847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1510 6.4e-05 4096 380 8200 267008 86.8674 64.6366 12111 1918.25 14181 14181.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 580 0.000256 4096 125 10650 52528 11.5529 13.9768 2849.33 419.112 3294.06 3294.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1010 0.000512 1024 230 1550 30688 2.32253 1.67117 65.7327 95.5001 165.327 165.424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1820 0.001024 2048 280 300 17584 1.67283 10.5349 52.5035 64.7637 64.8213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1960 6.4e-05 4096 210 4900 297696 55.7824 4156.29 1675.8 5887.91 5887.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1990 6.4e-05 2048 500 2000 274176 44.0544 28.3609 1024.5 836.742 1933.79 1933.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 860 3.2e-05 2048 250 1050 426496 135.139 55.9987 913.237 1672.82 2777.39 2777.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 760 0.000128 2048 230 1000 96768 25.6527 14.4376 189.195 418.642 648.056 648.169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 570 0.001024 4096 195 1700 8736 2.71706 42.4112 104.542 149.713 149.772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1550 0.000512 4096 350 2050 33824 6.62013 196.651 209.634 412.948 413.004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1510 6.4e-05 4096 380 8200 267008 86.6806 64.5894 7703.2 1918.94 9773.63 9773.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 580 0.000256 4096 125 10650 52416 11.4948 13.946 1818.98 418.824 2263.32 2263.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1010 0.000512 1024 230 1550 30016 2.29827 1.63901 40.882 94.9014 139.822 139.915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1820 0.001024 2048 280 300 17472 1.6623 9.22006 52.4018 63.3358 63.3958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1960 6.4e-05 4096 210 4900 297696 55.7734 3396.62 1677.73 5130.17 5130.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1990 6.4e-05 2048 500 2000 274176 44.1812 28.365 836.802 837.618 1747.1 1747.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 860 3.2e-05 2048 250 1050 424704 135.855 56.1692 746.797 1674.52 2613.54 2613.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 760 0.000128 2048 230 1000 96768 25.7487 14.4529 156.311 419.14 615.782 615.897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 570 0.001024 4096 195 1700 8736 2.7248 34.0893 104.929 141.787 141.847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1550 0.000512 4096 350 2050 33768 6.61709 161.374 209.825 377.859 377.917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1510 6.4e-05 4096 380 8200 266112 87.0179 64.6436 6296.31 1921.3 8369.48 8369.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 580 0.000256 4096 125 10650 52416 11.5497 13.9704 1493.67 419.523 1938.79 1938.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1010 0.000512 1024 230 1550 29568 2.3009 1.6311 33.2102 94.8024 132.048 132.144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1820 0.001024 2048 280 300 17472 1.66598 7.67997 52.5059 61.9035 61.9634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1960 6.4e-05 4096 210 4900 297472 55.7813 3059.2 1675.1 4790.13 4790.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1990 6.4e-05 2048 500 2000 274176 43.9386 28.4639 755.979 836.881 1665.4 1665.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 860 3.2e-05 2048 250 1050 422912 135.878 56.0394 671.002 1673.3 2536.41 2536.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 50 760 0.000128 2048 230 1000 96768 25.6355 14.3607 155.089 418.841 614.055 614.178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 570 0.001024 4096 195 1700 8512 2.70547 29.8876 108.056 140.691 140.749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1550 0.000512 4096 350 2050 33600 6.60394 145.298 209.02 360.965 361.024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1510 6.4e-05 4096 380 8200 266112 86.6316 64.5697 5681.93 1920.05 7753.4 7753.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 580 0.000256 4096 125 10650 51968 11.4499 13.908 1337.27 417.012 1779.71 1779.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1010 0.000512 1024 230 1550 29568 2.31533 1.65274 29.8648 94.7392 128.672 128.768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1820 0.001024 2048 280 300 17600 1.66832 15.9683 52.458 70.1475 70.2063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1960 6.4e-05 4096 210 4900 297792 55.7675 6438.68 1677.42 8171.92 8171.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1990 6.4e-05 2048 500 2000 275456 43.867 28.3034 1599.06 838.671 2510.04 2510.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 860 3.2e-05 2048 250 1050 428032 134.998 56.1105 1423.26 1676.88 3291.44 3291.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 760 0.000128 2048 230 1000 96768 25.6982 14.3409 294.295 419.461 753.934 754.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 570 0.001024 4096 195 1700 8832 2.72998 66.5566 104.875 174.208 174.267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1550 0.000512 4096 350 2050 33856 6.63245 303.862 209.715 520.253 520.313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1510 6.4e-05 4096 380 8200 267008 86.5809 64.5467 11794.8 1921.01 13867.2 13867.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 580 0.000256 4096 125 10650 52352 11.4895 13.9345 2750.74 418.909 3195.15 3195.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1010 0.000512 1024 230 1550 30720 2.30605 1.67149 64.3768 95.3512 163.812 163.911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1820 0.001024 2048 280 300 17536 1.66784 11.2128 52.4702 65.4044 65.4626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1960 6.4e-05 4096 210 4900 297728 55.7674 4192.9 1677.57 5926.3 5926.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1990 6.4e-05 2048 500 2000 275456 43.8769 28.4078 1031.02 838.919 1942.37 1942.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 860 3.2e-05 2048 250 1050 425984 134.902 55.8674 917.189 1671.77 2779.92 2780.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 760 0.000128 2048 230 1000 96256 25.6657 14.3487 189.847 418.371 648.36 648.473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 570 0.001024 4096 195 1700 8704 2.71974 42.6394 104.55 149.952 150.008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1550 0.000512 4096 350 2050 33792 6.62781 198.756 209.744 415.173 415.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1510 6.4e-05 4096 380 8200 266752 86.7498 64.6053 7651.14 1923.24 9725.94 9726.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 580 0.000256 4096 125 10650 52224 11.4747 13.93 1788.61 418.62 2232.71 2232.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1010 0.000512 1024 230 1550 30720 2.31267 1.67264 41.9702 95.4036 141.459 141.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1820 0.001024 2048 280 300 17472 1.66707 9.98579 52.4524 64.1554 64.2155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1960 6.4e-05 4096 210 4900 297600 55.7814 3516.86 1676.87 5249.56 5249.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1990 6.4e-05 2048 500 2000 274944 43.9027 28.312 872.157 837.432 1781.94 1782.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 860 3.2e-05 2048 250 1050 423936 134.457 55.7507 779.099 1665.96 2635.46 2635.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 760 0.000128 2048 230 1000 95232 25.6662 14.4609 161.042 416.993 618.289 618.408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 570 0.001024 4096 195 1700 8640 2.7136 36.2844 104.523 143.564 143.623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1550 0.000512 4096 350 2050 33600 6.59866 165.222 209.008 380.871 380.928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1510 6.4e-05 4096 380 8200 266496 86.6127 64.4731 6375.76 1919.18 8446.23 8446.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 580 0.000256 4096 125 10650 51840 11.4717 13.9098 1475.89 417.489 1918.84 1918.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1010 0.000512 1024 230 1550 29952 2.29933 1.64659 34.8382 94.6059 133.489 133.585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1820 0.001024 2048 280 300 17408 1.66778 8.21693 52.4265 62.3616 62.4206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1960 6.4e-05 4096 210 4900 297472 55.7588 3136.34 1675.56 4867.7 4867.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1990 6.4e-05 2048 500 2000 274432 43.7915 28.289 770.091 835.74 1678.04 1678.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 860 3.2e-05 2048 250 1050 425984 134.868 55.9168 693.779 1671.91 2556.66 2556.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 760 0.000128 2048 230 1000 96256 25.6785 14.4384 144.358 418.303 602.904 603.015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 570 0.001024 4096 195 1700 8448 2.70045 31.5155 103.772 138.03 138.085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1550 0.000512 4096 350 2050 33536 6.59821 146.935 208.884 362.459 362.515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1510 6.4e-05 4096 380 8200 265216 86.5992 64.4891 5573.2 1924.56 7649.06 7649.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 580 0.000256 4096 125 10650 52224 11.4954 13.941 1298.07 419.02 1742.61 1742.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1010 0.000512 1024 230 1550 29696 2.27194 1.6193 30.2412 94.2882 128.521 128.615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1820 0.001024 2048 280 300 17568 1.66403 16.877 52.3613 70.9554 71.0151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1960 6.4e-05 4096 210 4900 297792 55.7589 6672.33 1676.47 8404.61 8404.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1990 6.4e-05 2048 500 2000 275328 43.9818 28.4017 1635.13 837.826 2545.47 2545.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 860 3.2e-05 2048 250 1050 426240 135.834 56.115 1446.29 1679.21 3317.64 3317.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 760 0.000128 2048 230 1000 96768 25.7661 14.3583 300.243 419.076 759.575 759.688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 570 0.001024 4096 195 1700 8784 2.724 68.0366 104.59 175.396 175.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1550 0.000512 4096 350 2050 33840 6.61709 317.149 209.544 533.353 533.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1510 6.4e-05 4096 380 8200 266976 86.8576 64.5723 12387.6 1921.33 14460.6 14460.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 580 0.000256 4096 125 10650 52416 11.5442 13.9704 2920.06 419.185 3364.83 3364.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1010 0.000512 1024 230 1550 30528 2.31366 1.66326 65.6662 95.4045 165.147 165.241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1820 0.001024 2048 280 300 17424 1.66701 11.7865 52.2079 65.7131 65.7728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1960 6.4e-05 4096 210 4900 297648 55.7916 4746.99 1677.25 6480.08 6480.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1990 6.4e-05 2048 500 2000 275328 43.8817 28.3669 1163.86 838.626 2074.86 2074.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 860 3.2e-05 2048 250 1050 423936 135.399 55.8901 1024.67 1670.42 2886.58 2886.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 760 0.000128 2048 230 1000 95616 25.6828 14.3566 211.012 418.101 669.283 669.394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 570 0.001024 4096 195 1700 8640 2.71021 47.091 104.286 154.129 154.188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1550 0.000512 4096 350 2050 33696 6.61427 223.853 209.318 439.826 439.883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1510 6.4e-05 4096 380 8200 266688 86.6164 64.6214 8793.34 1922.13 10866.9 10867.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 580 0.000256 4096 125 10650 52128 11.4849 13.9394 2069.9 418.366 2513.77 2513.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1010 0.000512 1024 230 1550 29952 2.30298 1.64278 46.1593 94.958 145.163 145.254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1820 0.001024 2048 280 300 17280 1.65302 10.9373 52.015 64.6606 64.7194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1960 6.4e-05 4096 210 4900 297648 55.7574 3909.92 1677.67 5643.4 5643.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1990 6.4e-05 2048 500 2000 273024 44.1341 28.3806 952.537 835.759 1860.94 1861.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 860 3.2e-05 2048 250 1050 421632 136.082 55.9451 840.566 1672.79 2705.57 2705.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 760 0.000128 2048 230 1000 95040 25.8336 14.3856 173.634 418.18 632.162 632.275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 570 0.001024 4096 195 1700 8640 2.71712 40.0367 104.672 147.467 147.527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1550 0.000512 4096 350 2050 33696 6.62323 185.645 209.691 402.003 402.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1510 6.4e-05 4096 380 8200 266112 87.0425 64.7051 7239.27 1925.99 9317.22 9317.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 580 0.000256 4096 125 10650 51840 11.5241 13.9592 1696.91 418.751 2141.22 2141.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1010 0.000512 1024 230 1550 29376 2.29078 1.61498 37.4775 94.3308 135.81 135.906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1820 0.001024 2048 280 300 17280 1.66285 10.1028 52.1586 63.9762 64.0369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1960 6.4e-05 4096 210 4900 297504 55.796 3672.75 1675.66 5404.26 5404.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1990 6.4e-05 2048 500 2000 274176 43.7466 28.302 903.598 835.025 1810.81 1810.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 860 3.2e-05 2048 250 1050 414720 135.428 55.3452 783.283 1659.32 2633.57 2633.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 760 0.000128 2048 230 1000 94464 25.5676 14.3028 164.215 414.891 619.106 619.217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 570 0.001024 4096 195 1700 8352 2.68826 37.0322 103.415 143.177 143.235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1550 0.000512 4096 350 2050 33408 6.56317 172.764 208.34 387.709 387.766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1510 6.4e-05 4096 380 8200 266112 86.7266 64.6902 6796.42 1924.9 8872.95 8873.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 580 0.000256 4096 125 10650 51840 11.4748 13.9323 1595.8 418.738 2040.02 2040.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1010 0.000512 1024 230 1550 28800 2.30125 1.62406 34.6884 94.4572 133.173 133.266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1820 0.001024 2048 280 300 17280 1.66298 10.1893 52.3604 64.2644 64.3264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1960 6.4e-05 4096 210 4900 297360 55.7644 3366.17 1675.51 5097.5 5097.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1990 6.4e-05 2048 500 2000 273600 44.0787 28.3382 828.554 835.342 1736.44 1736.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 860 3.2e-05 2048 250 1050 414720 137.541 55.9908 720.257 1669.57 2583.54 2583.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 760 0.000128 2048 230 1000 95040 25.9243 14.3717 151.567 418.237 610.23 610.339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 570 0.001024 4096 195 1700 8280 2.69114 34.058 103.509 140.301 140.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1550 0.000512 4096 350 2050 33480 6.60698 160.599 209.145 376.393 376.447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1510 6.4e-05 4096 380 8200 264960 86.8947 64.5658 6219.27 1919.77 8290.72 8290.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 580 0.000256 4096 125 10650 51840 11.5507 13.9697 1465.72 419.187 1910.5 1910.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1010 0.000512 1024 230 1550 28800 2.26774 1.58755 32.872 93.8679 130.695 130.785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1820 0.001024 2048 280 300 17600 1.66672 16.4479 52.5081 70.675 70.7358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1960 6.4e-05 4096 210 4900 297760 55.7817 6450.27 1677.51 8183.62 8183.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1990 6.4e-05 2048 500 2000 275200 43.9405 28.3443 1594.32 838.87 2505.61 2505.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 860 3.2e-05 2048 250 1050 427520 135.337 56.0918 1414.9 1677.07 3283.59 3283.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 760 0.000128 2048 230 1000 96640 25.7509 14.3708 292.456 419.535 752.242 752.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 570 0.001024 4096 195 1700 8800 2.72093 66.287 104.802 173.852 173.909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1550 0.000512 4096 350 2050 33840 6.62797 305.986 209.748 522.405 522.461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1510 6.4e-05 4096 380 8200 266880 86.6531 64.5862 11959.8 1921.78 14033 14033.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 580 0.000256 4096 125 10650 52320 11.4796 13.9504 2818.61 418.881 3263 3263.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1010 0.000512 1024 230 1550 30400 2.29418 1.64864 63.7705 95.1272 162.941 163.035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1820 0.001024 2048 280 300 17440 1.66416 11.9918 52.242 65.9508 66.0132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1960 6.4e-05 4096 210 4900 297600 55.7752 4412.7 1675.49 6144.01 6144.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1990 6.4e-05 2048 500 2000 275200 43.8855 28.4544 1089.7 838.245 2000.42 2000.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 860 3.2e-05 2048 250 1050 424960 135.736 56.1308 962.535 1675.65 2830.23 2830.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 760 0.000128 2048 230 1000 94720 25.6285 14.3277 196.516 416.02 652.621 652.735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 570 0.001024 4096 195 1700 8640 2.71011 44.4109 104.271 151.435 151.491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1550 0.000512 4096 350 2050 33760 6.62118 210.275 209.541 426.48 426.535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1510 6.4e-05 4096 380 8200 266880 86.5024 64.565 8181.02 1927.24 10259.5 10259.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 580 0.000256 4096 125 10650 52160 11.4655 13.9313 1926.44 418.044 2369.96 2370.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1010 0.000512 1024 230 1550 30080 2.28707 1.64502 43.2921 94.6759 142.001 142.092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1820 0.001024 2048 280 300 17280 1.65475 10.4319 52.03 64.1714 64.2326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1960 6.4e-05 4096 210 4900 297600 55.7755 3811.93 1675.95 5543.69 5543.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1990 6.4e-05 2048 500 2000 272640 44.067 28.3075 918.369 836.094 1826.97 1827.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 860 3.2e-05 2048 250 1050 422400 135.746 55.9104 811.009 1669.03 2671.89 2672.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 760 0.000128 2048 230 1000 96000 25.6904 14.3479 169.131 417.957 627.255 627.365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 570 0.001024 4096 195 1700 8640 2.71894 38.6865 104.705 146.152 146.209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1550 0.000512 4096 350 2050 33600 6.61133 178.654 209.115 394.423 394.478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1510 6.4e-05 4096 380 8200 265920 86.8907 64.7321 7074.72 1923.37 9149.92 9150.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 580 0.000256 4096 125 10650 51840 11.4811 13.97 1657.47 418.473 2101.47 2101.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1010 0.000512 1024 230 1550 29760 2.30912 1.64512 36.4594 94.8657 135.379 135.471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1820 0.001024 2048 280 300 17280 1.66355 9.3825 52.2425 63.3392 63.3999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1960 6.4e-05 4096 210 4900 297280 55.7679 3462.11 1674.63 5192.56 5192.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1990 6.4e-05 2048 500 2000 271360 43.8319 28.2681 844.671 831.677 1748.58 1748.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 860 3.2e-05 2048 250 1050 419840 137.072 56.135 746.834 1676.09 2616.32 2616.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 760 0.000128 2048 230 1000 92160 25.6502 14.3073 151.112 412.922 604.122 604.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 570 0.001024 4096 195 1700 8320 2.68976 34.2467 103.411 140.391 140.448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1550 0.000512 4096 350 2050 33600 6.62998 165.274 209.545 381.492 381.548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1510 6.4e-05 4096 380 8200 264960 86.7811 64.4692 6396.65 1919.06 8467.17 8467.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 580 0.000256 4096 125 10650 51840 11.4668 13.9114 1506.09 417.192 1948.73 1948.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1010 0.000512 1024 230 1550 29440 2.30864 1.64659 34.1674 94.7387 132.959 133.052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1820 0.001024 2048 280 300 17200 1.66118 9.24515 52.2439 63.2033 63.2629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1960 6.4e-05 4096 210 4900 297200 55.7591 3346.95 1674.63 5077.39 5077.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1990 6.4e-05 2048 500 2000 272000 43.9867 28.3332 812.736 833.598 1718.79 1718.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 860 3.2e-05 2048 250 1050 409600 135.672 55.374 700.547 1649.08 2540.87 2541.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 760 0.000128 2048 230 1000 92800 25.6261 14.3292 146.736 413.145 599.965 600.076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 570 0.001024 4096 195 1700 8400 2.7151 33.9067 104.272 140.937 140.994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1550 0.000512 4096 350 2050 33200 6.55069 157.978 207.825 372.395 372.453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1510 6.4e-05 4096 380 8200 265600 87.0223 64.7426 6205.26 1929.13 8286.36 8286.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 580 0.000256 4096 125 10650 52000 11.5028 13.9499 1460.43 418.479 1904.43 1904.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1010 0.000512 1024 230 1550 28800 2.33002 1.64659 32.2067 95.0725 131.359 131.452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1820 0.001024 2048 280 300 17664 1.6679 13.1884 52.541 67.4511 67.5123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1960 6.4e-05 4096 210 4860 297952 55.7588 5154.94 1677.25 6887.99 6888.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1990 6.4e-05 2048 500 2040 276736 43.7354 28.3608 1294.77 838.544 2205.55 2205.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 860 3.2e-05 2048 250 1080 422912 136.843 56.0066 1818.86 1676.52 3688.42 3688.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 760 0.000128 2048 230 1020 96000 25.8228 14.3952 406.468 419.419 866.234 866.349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 570 0.001024 4096 195 1680 8992 2.73408 53.8194 104.88 161.478 161.535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1550 0.000512 4096 350 2100 33760 6.62582 252.496 209.674 468.84 468.894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1510 6.4e-05 4096 380 8220 267264 86.3637 64.4619 9682.82 1920.38 11754.2 11754.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 580 0.000256 4096 125 10620 52544 11.4999 13.9453 2289.08 424.01 2738.61 2738.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1010 0.000512 1024 230 1560 30464 2.31178 1.66275 50.968 95.683 150.724 150.817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1820 0.001024 2048 280 300 17600 1.67322 8.83405 52.4674 63.0252 63.085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1960 6.4e-05 4096 210 4860 297920 55.7569 3361.78 1677.61 5095.2 5095.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1990 6.4e-05 2048 500 2040 276480 43.7937 28.3928 844.797 838.772 1755.89 1756.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 860 3.2e-05 2048 250 1080 421888 137.15 56.0272 1724.47 1678.5 3596.33 3596.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 760 0.000128 2048 230 1020 95744 25.9096 14.3399 403.357 419.569 863.31 863.428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 570 0.001024 4096 195 1680 8960 2.73408 35.4478 104.913 143.138 143.196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1550 0.000512 4096 350 2100 33728 6.61946 164.559 209.725 380.946 381.001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1510 6.4e-05 4096 380 8220 267008 86.4304 64.512 6291.97 1920.87 8363.99 8364.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 580 0.000256 4096 125 10620 52352 11.4872 13.9337 1481.95 418.958 1926.4 1926.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1010 0.000512 1024 230 1560 30464 2.30902 1.66707 33.5789 95.5382 133.194 133.287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1820 0.001024 2048 280 300 17568 1.6664 7.36787 52.4677 61.5524 61.6118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1960 6.4e-05 4096 210 4860 297888 55.7588 2720.47 1677.6 4453.88 4453.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1990 6.4e-05 2048 500 2040 275712 43.7383 28.3419 684.706 837.764 1594.68 1594.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 860 3.2e-05 2048 250 1080 420864 136.991 55.9596 1679.98 1674.31 3547.43 3547.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 760 0.000128 2048 230 1020 95232 25.848 14.4302 402.208 418.995 861.611 861.722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 570 0.001024 4096 195 1680 8928 2.73203 29.1292 104.903 136.805 136.863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1550 0.000512 4096 350 2100 33696 6.62934 133.64 209.723 350.037 350.095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1510 6.4e-05 4096 380 8220 266880 86.3786 64.4885 5116.58 1920.52 7188.17 7188.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 580 0.000256 4096 125 10620 52416 11.4786 13.9376 1209.57 419.126 1654.19 1654.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1010 0.000512 1024 230 1560 30336 2.30294 1.66349 27.6563 95.0688 126.791 126.882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1820 0.001024 2048 280 300 17536 1.6673 20.4232 52.467 74.6096 74.6713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1960 6.4e-05 4096 210 4860 297856 55.7392 2359.88 1677.65 4093.31 4093.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1990 6.4e-05 2048 500 2040 276480 43.7435 28.3464 595.376 839.299 1506.9 1507.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 860 3.2e-05 2048 250 1080 417792 137.469 55.962 1655.71 1671.66 3521 3521.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 760 0.000128 2048 230 1020 95232 25.8656 14.3257 398.915 418.298 857.539 857.664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 570 0.001024 4096 195 1680 8832 2.72326 89.2234 104.567 196.559 196.616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1550 0.000512 4096 350 2100 33664 6.62083 115.708 209.728 332.103 332.161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1510 6.4e-05 4096 380 8220 266752 86.5715 64.544 4446.31 1922.94 6520.59 6520.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 580 0.000256 4096 125 10620 52224 11.4896 13.9244 1046.32 420.962 1492.78 1492.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1010 0.000512 1024 230 1560 30208 2.32243 1.67194 23.9518 95.4544 123.501 123.599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1820 0.001024 2048 280 300 17640 1.66877 17.1356 52.4594 71.3147 71.3748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1960 6.4e-05 4096 210 4860 297960 55.7768 7038.68 1676.17 8770.67 8770.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1990 6.4e-05 2048 500 2040 276800 43.9012 28.3827 1783.58 839.881 2695.88 2696.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 860 3.2e-05 2048 250 1080 422400 136.738 56.191 1598.38 1675.35 3466.86 3467.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 60 760 0.000128 2048 230 1020 96000 25.8353 14.4261 336.991 419.039 796.422 796.536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 570 0.001024 4096 195 1680 8960 2.72429 73.6297 104.68 181.08 181.137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1550 0.000512 4096 350 2100 33760 6.62547 343.754 209.572 559.997 560.054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1510 6.4e-05 4096 380 8220 267040 86.7306 64.5525 13172.5 1921 15245 15245.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 580 0.000256 4096 125 10620 52480 11.5514 13.9731 3099.94 419.123 3544.67 3544.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1010 0.000512 1024 230 1560 30400 2.31264 1.66042 71.0667 95.1904 170.331 170.426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1820 0.001024 2048 280 300 17600 1.6665 11.1078 52.4676 65.2941 65.3533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1960 6.4e-05 4096 210 4860 297920 55.7665 4383.7 1676.4 6115.92 6115.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1990 6.4e-05 2048 500 2040 276480 43.7932 28.3668 1104.99 838.133 2015.42 2015.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 860 3.2e-05 2048 250 1080 422400 136.514 56.0305 989.265 1675.69 2857.69 2857.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 60 760 0.000128 2048 230 1020 96000 25.7719 14.3789 216.301 432.22 688.801 688.917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 570 0.001024 4096 195 1680 8880 2.71158 45.3982 104.476 152.628 152.685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1550 0.000512 4096 350 2100 33680 6.61146 214.187 209.384 430.226 430.285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1510 6.4e-05 4096 380 8220 266880 86.5277 64.5734 8198.63 1920.22 10270.2 10270.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 580 0.000256 4096 125 10620 52320 11.4923 13.9532 1930.69 418.539 2374.75 2374.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1010 0.000512 1024 230 1560 30080 2.30592 1.64672 43.6507 94.8884 142.592 142.688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1820 0.001024 2048 280 300 17520 1.66246 9.08867 52.3538 63.1574 63.2157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1960 6.4e-05 4096 210 4860 297840 55.7629 3577.7 1675.91 5309.42 5309.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1990 6.4e-05 2048 500 2040 276480 43.9106 28.4054 902.92 837.229 1812.6 1812.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 860 3.2e-05 2048 250 1080 418560 136.957 55.9483 804.347 1670.18 2667.62 2667.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 60 760 0.000128 2048 230 1020 95040 25.8135 14.3811 177.224 417.521 635.071 635.185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 570 0.001024 4096 195 1680 8880 2.72547 37.3604 104.673 144.802 144.858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1550 0.000512 4096 350 2100 33600 6.61357 174.708 209.136 390.502 390.558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1510 6.4e-05 4096 380 8220 266400 86.8487 64.5993 6701.04 1924.09 8776.8 8777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 580 0.000256 4096 125 10620 52320 11.5466 13.9696 1579.63 419.117 2024.34 2024.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1010 0.000512 1024 230 1560 30240 2.32586 1.66269 36.0576 95.2998 135.446 135.541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1820 0.001024 2048 280 300 17440 1.6609 8.44214 52.2929 62.448 62.509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1960 6.4e-05 4096 210 4860 297760 55.7619 3031.03 1677.28 4764.11 4764.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1990 6.4e-05 2048 500 2040 276480 43.7016 28.3462 765.558 838.902 1676.64 1676.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 860 3.2e-05 2048 250 1080 419840 137.051 56.0607 2011.81 1677.23 3882.36 3882.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 760 0.000128 2048 230 1020 94720 25.6453 14.3258 528.375 416.31 984.787 984.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 570 0.001024 4096 195 1680 8800 2.71837 31.1169 104.568 138.447 138.506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1550 0.000512 4096 350 2100 33600 6.61258 148.709 209.548 364.914 364.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1510 6.4e-05 4096 380 8220 266880 86.3772 64.51 5695.29 1924.73 7771.12 7771.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 580 0.000256 4096 125 10620 52160 11.4666 13.9275 1334.35 418.437 1778.26 1778.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1010 0.000512 1024 230 1560 29440 2.29856 1.64051 30.0886 94.5645 128.69 128.785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1820 0.001024 2048 280 300 17616 1.66502 16.1345 52.4601 70.3119 70.3716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1960 6.4e-05 4096 210 4860 297936 55.7507 6484.12 1677.45 8217.36 8217.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1990 6.4e-05 2048 500 2040 276480 43.7671 28.4158 1639.11 838.32 2549.75 2549.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 860 3.2e-05 2048 250 1080 422400 136.169 55.9882 1468.49 1678.41 3339.25 3339.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 760 0.000128 2048 230 1020 95616 25.743 14.4054 298.298 418.713 757.286 757.393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 570 0.001024 4096 195 1680 8976 2.72336 66.9729 104.893 174.631 174.688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1550 0.000512 4096 350 2100 33744 6.62384 314.666 209.7 531.035 531.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1510 6.4e-05 4096 380 8220 267072 86.4235 64.5235 12111.6 1920.85 14183.6 14183.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 580 0.000256 4096 125 10620 52512 11.5014 13.9551 2847.38 422.099 3295.02 3295.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1010 0.000512 1024 230 1560 30528 2.31373 1.66682 65.7795 95.3334 165.192 165.285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1820 0.001024 2048 280 300 17568 1.6679 10.5841 52.4611 64.7648 64.8247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1960 6.4e-05 4096 210 4860 297888 55.7732 4064.95 1677.49 5798.26 5798.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1990 6.4e-05 2048 500 2040 275712 43.75 28.3908 1025.13 837.46 1934.86 1934.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 860 3.2e-05 2048 250 1080 420864 136.389 55.8981 918.268 1674.16 2784.9 2785.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 760 0.000128 2048 230 1020 95232 25.764 14.4044 187.028 418.852 646.18 646.302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 570 0.001024 4096 195 1680 8928 2.72381 42.7387 104.892 150.396 150.455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1550 0.000512 4096 350 2100 33696 6.62685 198.672 209.705 415.047 415.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1510 6.4e-05 4096 380 8220 266880 86.3402 64.4628 7598.52 1921.33 9670.86 9671.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 580 0.000256 4096 125 10620 52416 11.4749 13.9405 1791.06 419.087 2235.63 2235.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1010 0.000512 1024 230 1560 30336 2.30493 1.66243 41.2699 95.0639 140.402 140.495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1820 0.001024 2048 280 300 17424 1.6601 8.45005 52.1612 62.324 62.3841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1960 6.4e-05 4096 210 4860 297792 55.7449 3351.17 1676.02 5082.98 5083.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1990 6.4e-05 2048 500 2040 276480 43.7813 28.3487 845.997 837.834 1756.1 1756.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 860 3.2e-05 2048 250 1080 419328 136.391 56.2122 752.47 1668.98 2614.24 2614.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 60 760 0.000128 2048 230 1020 94464 25.8036 14.3429 165.341 417.651 623.269 623.387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 570 0.001024 4096 195 1680 8784 2.7177 34.7804 104.301 141.841 141.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1550 0.000512 4096 350 2100 33552 6.60659 163.18 209.042 378.876 378.933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1510 6.4e-05 4096 380 8220 266688 86.7662 64.6268 6264.43 1920.5 8336.53 8336.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 580 0.000256 4096 125 10620 52128 11.4888 13.9337 1469.21 418.078 1912.8 1912.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1010 0.000512 1024 230 1560 29952 2.30403 1.64458 33.541 94.7577 132.347 132.442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1820 0.001024 2048 280 300 17472 1.66499 7.7303 52.4595 61.9065 61.9666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1960 6.4e-05 4096 210 4860 297792 55.7526 3012.9 1677.63 4746.33 4746.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1990 6.4e-05 2048 500 2040 274944 43.8796 28.3218 755.278 837.539 1665.15 1665.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 860 3.2e-05 2048 250 1080 417792 136.034 55.7425 671.843 1666.17 2529.97 2530.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 60 760 0.000128 2048 230 1020 93696 25.8084 14.3136 150.014 417.049 607.313 607.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 570 0.001024 4096 195 1680 8832 2.72256 30.715 104.894 138.373 138.432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1550 0.000512 4096 350 2100 33600 6.62528 147.955 212.409 367.031 367.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1510 6.4e-05 4096 380 8220 266496 86.6191 64.4475 5643.09 1919.33 7713.7 7713.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 580 0.000256 4096 125 10620 51840 11.4734 13.9139 1318.19 417.554 1761.21 1761.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1010 0.000512 1024 230 1560 29952 2.29606 1.6425 30.3307 94.4519 128.819 128.911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1820 0.001024 2048 280 300 17280 1.65517 7.43478 52.0187 61.1594 61.2188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1960 6.4e-05 4096 210 4860 297600 55.7568 2620.67 1674.83 4351.31 4351.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1990 6.4e-05 2048 500 2040 274560 43.8266 28.3351 657.964 834.677 1564.93 1565.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 860 3.2e-05 2048 250 1080 414720 137.342 55.9165 581.822 1668.57 2443.84 2443.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 60 760 0.000128 2048 230 1020 94080 25.8454 14.3775 133.789 417.825 591.968 592.083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 570 0.001024 4096 195 1680 8640 2.71456 25.8443 104.002 132.604 132.662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1550 0.000512 4096 350 2100 33360 6.58451 126.738 208.447 341.814 341.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1510 6.4e-05 4096 380 8220 265920 86.8803 64.5903 4889.61 1922.86 6964.16 6964.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 580 0.000256 4096 125 10620 51840 11.4852 13.9489 1143.45 418.365 1587.32 1587.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1010 0.000512 1024 230 1560 29760 2.30259 1.6425 26.1686 94.6544 124.869 124.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1820 0.001024 2048 280 300 17640 1.66762 15.5095 52.5005 69.7283 69.7884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1960 6.4e-05 4096 210 4860 297920 55.7552 6191.04 1675.89 7922.74 7922.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1990 6.4e-05 2048 500 2040 276864 43.9193 28.406 1564.32 837.784 2474.57 2474.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 860 3.2e-05 2048 250 1080 421120 136.849 56.1111 1398.55 1672.52 3264.22 3264.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 760 0.000128 2048 230 1020 95424 25.8604 14.3917 284.541 418.462 743.387 743.504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 570 0.001024 4096 195 1680 8960 2.72781 64.34 104.756 171.867 171.926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1550 0.000512 4096 350 2100 33712 6.61686 301.603 211.089 519.354 519.409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1510 6.4e-05 4096 380 8220 267008 86.7276 64.5362 11584.7 1918.17 13654.3 13654.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 580 0.000256 4096 125 10620 52528 11.547 13.9742 2730.11 419.148 3174.86 3174.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1010 0.000512 1024 230 1560 30464 2.32243 1.66678 62.0033 95.4297 161.523 161.616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1820 0.001024 2048 280 300 17584 1.66816 10.242 52.5504 64.5133 64.5734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1960 6.4e-05 4096 210 4860 297808 55.7707 3922.01 1677.27 5655.09 5655.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1990 6.4e-05 2048 500 2040 275968 43.8332 28.3427 986.409 837.536 1896.26 1896.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 860 3.2e-05 2048 250 1080 419328 137.047 56.0239 883.996 1675.89 2753.15 2753.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 760 0.000128 2048 230 1020 94976 25.8326 14.3498 180.927 418.986 640.227 640.348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 570 0.001024 4096 195 1680 8848 2.7177 40.9628 104.558 148.282 148.341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1550 0.000512 4096 350 2100 33600 6.61219 191.549 209.303 407.506 407.563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1510 6.4e-05 4096 380 8220 267008 86.5931 64.5479 7334.57 1925.22 9411.15 9411.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 580 0.000256 4096 125 10620 52416 11.5005 13.9513 1728.38 419.224 2173.14 2173.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1010 0.000512 1024 230 1560 30016 2.29728 1.6425 39.0259 94.793 137.863 137.957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1820 0.001024 2048 280 300 17472 1.66182 8.64112 52.3529 62.7064 62.7664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1960 6.4e-05 4096 210 4860 297696 55.7548 3307.37 1675.48 5038.65 5038.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1990 6.4e-05 2048 500 2040 275520 43.9618 28.3536 831.597 837.259 1741.3 1741.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 860 3.2e-05 2048 250 1080 419328 137.241 56.0715 750.207 1672.92 2616.63 2616.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 760 0.000128 2048 230 1020 95424 25.8832 14.3632 154.646 418.689 613.713 613.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 570 0.001024 4096 195 1680 8736 2.71184 34.0682 104.163 140.985 141.042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1550 0.000512 4096 350 2100 33600 6.61914 161.568 209.398 377.628 377.685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1510 6.4e-05 4096 380 8220 266112 87.0237 64.6224 6175.41 1919.48 8246.75 8246.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 580 0.000256 4096 125 10620 52416 11.5501 13.9724 1460.18 419.121 1904.9 1904.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1010 0.000512 1024 230 1560 29568 2.30403 1.63069 32.7232 94.5988 131.357 131.452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1820 0.001024 2048 280 300 17472 1.66912 7.58819 52.5528 61.8608 61.9227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1960 6.4e-05 4096 210 4860 297696 55.7592 2905.87 1677.28 4638.96 4639.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1990 6.4e-05 2048 500 2040 275968 43.7496 28.3108 732.431 837.695 1642.32 1642.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 860 3.2e-05 2048 250 1080 415744 137.345 56.0169 652.386 1674.67 2520.61 2520.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 760 0.000128 2048 230 1020 94976 25.8115 14.3864 134.935 419.225 594.482 594.597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 570 0.001024 4096 195 1680 8736 2.72157 30.4376 104.554 137.756 137.814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1550 0.000512 4096 350 2100 33376 6.58557 140.496 208.692 355.816 355.877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1510 6.4e-05 4096 380 8220 266112 86.6076 64.553 5422.45 1921.9 7495.99 7496.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 580 0.000256 4096 125 10620 51968 11.4523 13.9101 1271.26 417.423 1714.12 1714.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1010 0.000512 1024 230 1560 29568 2.31709 1.64906 28.4833 94.6308 127.177 127.272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1820 0.001024 2048 280 300 17360 1.66298 7.05347 52.3927 61.1626 61.2249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1960 6.4e-05 4096 210 4860 297640 55.7564 2566.84 1676.92 4299.57 4299.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1990 6.4e-05 2048 500 2040 275520 43.9321 28.3534 647.069 836.977 1556.47 1556.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 860 3.2e-05 2048 250 1080 412160 136.417 55.6012 575.901 1660 2428.11 2428.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 14 60 760 0.000128 2048 230 1020 94080 25.7858 14.3217 132.332 417.428 589.997 590.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 570 0.001024 4096 195 1680 8680 2.7185 26.0548 104.538 133.355 133.412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1550 0.000512 4096 350 2100 33320 6.58022 124.814 208.648 340.085 340.143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1510 6.4e-05 4096 380 8220 265440 86.9242 64.5904 4775.15 1920.88 6847.76 6847.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 580 0.000256 4096 125 10620 52080 11.5493 13.9701 1126.01 419.422 1571.03 1571.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1010 0.000512 1024 230 1560 29120 2.3119 1.624 24.8641 94.4861 123.387 123.479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1820 0.001024 2048 280 300 17600 1.66707 15.3354 52.4244 69.4773 69.5357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1960 6.4e-05 4096 210 4860 297920 55.7553 5846.48 1676.14 7578.43 7578.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1990 6.4e-05 2048 500 2040 276480 43.7636 28.3539 1482.55 838.044 2392.84 2392.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 860 3.2e-05 2048 250 1080 421888 136.689 55.9661 1333.41 1678.68 3204.93 3205.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 760 0.000128 2048 230 1020 95744 25.8072 14.3401 272.931 419.11 732.319 732.435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 570 0.001024 4096 195 1680 8960 2.73149 61.1963 104.807 168.779 168.837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1550 0.000512 4096 350 2100 33728 6.63139 282.152 209.529 498.355 498.411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1510 6.4e-05 4096 380 8220 267008 86.4345 64.4791 10714.6 1928.12 12793.8 12794.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 580 0.000256 4096 125 10620 52352 11.485 13.9347 2502.14 418.644 2946.28 2946.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1010 0.000512 1024 230 1560 30464 2.30893 1.67117 59.07 95.2833 158.433 158.522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1820 0.001024 2048 280 300 17536 1.67219 10.9978 52.4538 65.1788 65.2391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1960 6.4e-05 4096 210 4860 297856 55.7486 3979.2 1677.42 5712.41 5712.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1990 6.4e-05 2048 500 2040 276480 43.7637 28.33 1003.58 838.747 1914.55 1914.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 860 3.2e-05 2048 250 1080 417792 136.934 55.8614 900.714 1671.3 2765 2765.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 760 0.000128 2048 230 1020 95232 25.7324 14.3562 186.034 421.422 647.676 647.796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 570 0.001024 4096 195 1680 8832 2.71603 41.661 104.536 148.957 149.016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1550 0.000512 4096 350 2100 33664 6.62845 193.797 209.688 410.158 410.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1510 6.4e-05 4096 380 8220 266752 86.5299 64.5672 7214.74 1924.88 9290.94 9291.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 580 0.000256 4096 125 10620 52224 11.4896 13.9304 1670.02 418.525 2114.04 2114.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1010 0.000512 1024 230 1560 30208 2.32397 1.67277 39.8675 95.1952 139.158 139.251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1820 0.001024 2048 280 300 17472 1.66566 9.00096 52.4156 63.1341 63.1954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1960 6.4e-05 4096 210 4860 297792 55.761 3291.45 1676.06 5023.32 5023.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1990 6.4e-05 2048 500 2040 274944 43.9094 28.3157 826.914 836.946 1736.22 1736.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 860 3.2e-05 2048 250 1080 417792 136.01 55.6458 746.256 1664.72 2602.82 2602.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 760 0.000128 2048 230 1020 93696 25.8115 14.3242 152.331 416.695 609.29 609.405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 570 0.001024 4096 195 1680 8832 2.72461 33.8778 104.807 141.452 141.513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1550 0.000512 4096 350 2100 33600 6.62141 160.236 212.847 379.749 379.806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1510 6.4e-05 4096 380 8220 266496 86.6013 64.459 5982.9 1917.66 8051.84 8052.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 580 0.000256 4096 125 10620 51840 11.4604 13.9113 1374.18 417.191 1816.81 1816.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1010 0.000512 1024 230 1560 29952 2.29808 1.6416 33.072 94.4076 131.519 131.614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1820 0.001024 2048 280 300 17408 1.6688 7.98317 52.4201 62.1236 62.1844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1960 6.4e-05 4096 210 4860 297728 55.7527 3023.15 1676.19 4755.15 4755.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1990 6.4e-05 2048 500 2040 274432 43.8023 28.3181 760.286 835.708 1668.25 1668.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 860 3.2e-05 2048 250 1080 417792 136.926 55.9081 693.346 1670.65 2557.02 2557.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 760 0.000128 2048 230 1020 94208 25.8606 14.3421 141.855 418.287 600.475 600.588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 570 0.001024 4096 195 1680 8704 2.71757 30.8019 104.47 138.034 138.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1550 0.000512 4096 350 2100 33536 6.62118 146.598 209.547 362.81 362.869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1510 6.4e-05 4096 380 8220 265216 86.5805 64.51 5381.09 1920.16 7452.57 7452.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 580 0.000256 4096 125 10620 52224 11.4924 13.9366 1240.08 418.944 1684.53 1684.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1010 0.000512 1024 230 1560 28672 2.29226 1.61306 28.919 94.0906 127.016 127.108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1820 0.001024 2048 280 300 17280 1.6593 7.2481 52.2934 61.2524 61.313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1960 6.4e-05 4096 210 4860 297600 55.7652 2769.48 1677.3 4502.59 4502.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1990 6.4e-05 2048 500 2040 273920 43.5612 28.1087 694.544 832.973 1599.32 1599.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 860 3.2e-05 2048 250 1080 419840 137.061 56.013 637.528 1677.69 2508.48 2508.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 760 0.000128 2048 230 1020 92160 25.6677 14.2546 126.681 415.306 582.038 582.156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 570 0.001024 4096 195 1680 8640 2.71632 29.8803 104.559 137.199 137.261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1550 0.000512 4096 350 2100 33280 6.58461 133.888 208.695 349.21 349.269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1510 6.4e-05 4096 380 8220 264960 86.8116 64.4579 4922.86 1920.96 6995.31 6995.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 580 0.000256 4096 125 10620 51840 11.4708 13.9112 1131.56 417.589 1574.6 1574.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1010 0.000512 1024 230 1560 29440 2.31206 1.64845 27.4748 94.6224 126.157 126.253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1820 0.001024 2048 280 256 17920 1.66947 11.3644 52.4742 65.5617 65.6219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1960 6.4e-05 4096 210 4864 297952 55.7719 5074.76 1676.24 6806.82 6806.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1990 6.4e-05 2048 500 2048 275456 43.8424 28.3914 1276.93 837.95 2187.26 2187.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 860 3.2e-05 2048 250 1088 432128 134.453 56.0091 1805.02 1678.68 3674.37 3674.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 760 0.000128 2048 230 1024 98304 25.6096 14.3528 398.869 419.159 858.127 858.247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 570 0.001024 4096 195 1664 9088 2.72819 53.1106 104.79 160.674 160.733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1550 0.000512 4096 350 2048 33888 6.62397 241.902 209.524 458.096 458.155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1510 6.4e-05 4096 380 8192 267264 86.599 64.5521 9504.03 1918.88 11574.3 11574.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 580 0.000256 4096 125 10624 52480 11.5032 13.9462 2248.81 419.104 2693.45 2693.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1010 0.000512 1024 230 1536 30592 2.30592 1.66298 49.768 95.8488 149.688 149.784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1820 0.001024 2048 280 256 17856 1.66266 7.47507 52.4368 61.6276 61.6883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1960 6.4e-05 4096 210 4864 297920 55.7796 3250.02 1677.87 4983.72 4983.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1990 6.4e-05 2048 500 2048 275456 43.8893 28.3464 817.615 838.796 1728.78 1728.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 860 3.2e-05 2048 250 1088 432128 134.743 56.0169 1703.51 1677.03 3571.49 3571.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 760 0.000128 2048 230 1024 98304 25.667 14.3927 398.192 419.516 857.902 858.012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 570 0.001024 4096 195 1664 9024 2.72851 34.1419 104.718 141.631 141.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1550 0.000512 4096 350 2048 33856 6.62157 155.539 209.724 371.929 371.986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1510 6.4e-05 4096 380 8192 267008 86.6638 64.573 6079.67 1920.94 8152.07 8152.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 580 0.000256 4096 125 10624 52352 11.4849 13.9386 1438.29 418.974 1882.76 1882.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1010 0.000512 1024 230 1536 30464 2.31258 1.66867 31.9757 95.3644 131.421 131.512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1820 0.001024 2048 280 256 17856 1.66544 6.17603 52.5134 60.4102 60.4672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1960 6.4e-05 4096 210 4864 297888 55.7861 2681.21 1677.52 4414.57 4414.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1990 6.4e-05 2048 500 2048 274944 43.8639 28.33 677.607 837.282 1587.23 1587.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 860 3.2e-05 2048 250 1088 430080 134.796 55.9805 1660.01 1676.44 3527.43 3527.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 760 0.000128 2048 230 1024 97536 25.6547 14.3651 394.419 418.959 853.53 853.647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 570 0.001024 4096 195 1664 9024 2.72352 28.4385 104.872 136.077 136.135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1550 0.000512 4096 350 2048 33792 6.61968 128.468 209.778 344.909 344.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1510 6.4e-05 4096 380 8192 266880 86.608 64.5717 5012.66 1920.36 7084.41 7084.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 580 0.000256 4096 125 10624 52224 11.4719 13.9366 1181.5 419.096 1626.09 1626.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1010 0.000512 1024 230 1536 30336 2.30634 1.66118 26.6542 95.1133 125.834 125.929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1820 0.001024 2048 280 256 17792 1.66502 5.90931 52.3757 60.0044 60.0637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1960 6.4e-05 4096 210 4864 297856 55.7721 2318.43 1675.82 4050.08 4050.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1990 6.4e-05 2048 500 2048 275456 43.8925 28.3136 585.855 837.895 1496.09 1496.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 860 3.2e-05 2048 250 1088 430080 134.558 56.0312 1644.64 1670.52 3505.93 3506.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 760 0.000128 2048 230 1024 97280 25.675 14.3688 392.231 417.969 850.378 850.494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 570 0.001024 4096 195 1664 8960 2.72384 90.7432 104.602 198.113 198.169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1550 0.000512 4096 350 2048 33792 6.62016 111.388 209.477 327.529 327.587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1510 6.4e-05 4096 380 8192 266752 86.7572 64.6224 4339.94 1920.8 6412.33 6412.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 580 0.000256 4096 125 10624 52224 11.4872 13.9325 1023.98 418.149 1467.62 1467.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1010 0.000512 1024 230 1536 30208 2.32579 1.66992 23.0134 95.3816 122.493 122.586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1820 0.001024 2048 280 256 17920 1.66912 14.5526 52.49 68.762 68.8222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1960 6.4e-05 4096 210 4864 297920 55.7985 6791.58 1676.03 8523.46 8523.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1990 6.4e-05 2048 500 2048 275520 43.978 28.3791 1716.8 837.933 2627.22 2627.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 860 3.2e-05 2048 250 1088 431360 134.544 56.1111 1585.25 1675.4 3451.49 3451.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 64 760 0.000128 2048 230 1024 98240 25.6508 14.3688 327.704 419.022 786.877 786.985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 570 0.001024 4096 195 1664 9080 2.72179 70.8301 104.778 178.375 178.434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1550 0.000512 4096 350 2048 33880 6.62733 325.06 209.507 541.239 541.294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1510 6.4e-05 4096 380 8192 267200 86.8663 64.6162 12697 1917.73 14766.5 14766.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 580 0.000256 4096 125 10624 52480 11.5446 13.9735 2995.42 419.108 3440.12 3440.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1010 0.000512 1024 230 1536 30560 2.31005 1.66198 67.2808 95.2007 166.549 166.645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1820 0.001024 2048 280 256 17840 1.66403 9.43104 52.4191 63.5702 63.6326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1960 6.4e-05 4096 210 4864 297840 55.7771 4126.47 1676.92 5859.22 5859.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1990 6.4e-05 2048 500 2048 275200 43.9568 28.3752 1043.78 838.578 1954.83 1954.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 860 3.2e-05 2048 250 1088 430080 134.527 56.0354 961.404 1676.57 2828.73 2828.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 64 760 0.000128 2048 230 1024 97920 25.583 14.3831 206.103 419.428 665.632 665.753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 570 0.001024 4096 195 1664 9040 2.72794 43.6508 104.87 151.292 151.351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1550 0.000512 4096 350 2048 33840 6.62493 198.382 213.14 418.192 418.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1510 6.4e-05 4096 380 8192 267200 86.6248 64.597 7699.94 1919.52 9770.92 9771.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 580 0.000256 4096 125 10624 52320 11.4968 13.9487 1817.44 418.77 2261.74 2261.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1010 0.000512 1024 230 1536 30400 2.30067 1.64784 41.3832 94.9636 140.393 140.492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1820 0.001024 2048 280 256 17760 1.66083 7.4673 52.2603 61.4405 61.5005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1960 6.4e-05 4096 210 4864 297840 55.767 3420.91 1675.66 5152.39 5152.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1990 6.4e-05 2048 500 2048 274560 44.1191 28.3658 860.814 836.95 1770.39 1770.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 860 3.2e-05 2048 250 1088 426240 134.868 56.0226 787.851 1669.05 2647.98 2648.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 64 760 0.000128 2048 230 1024 96960 25.622 14.3716 171.226 417.432 628.788 628.907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 570 0.001024 4096 195 1664 9000 2.72918 35.7648 104.757 143.295 143.355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1550 0.000512 4096 350 2048 33720 6.60666 163.97 209.037 379.658 379.717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1510 6.4e-05 4096 380 8192 266880 86.8176 64.5621 6385.1 1921.8 8458.51 8458.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 580 0.000256 4096 125 10624 52320 11.5524 13.9694 1509.56 419.02 1954.18 1954.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1010 0.000512 1024 230 1536 30240 2.3257 1.66298 33.5624 95.2984 132.948 133.042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1820 0.001024 2048 280 256 17760 1.66298 6.84714 52.3863 60.9485 61.008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1960 6.4e-05 4096 210 4864 297760 55.7765 2938.85 1675.78 4670.46 4670.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1990 6.4e-05 2048 500 2048 275200 43.8866 28.3716 743.199 838.132 1653.72 1653.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 860 3.2e-05 2048 250 1088 430080 134.472 55.9818 2005.14 1675.69 3871.47 3871.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 760 0.000128 2048 230 1024 96000 25.54 14.3632 510.796 419.218 970.055 970.175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 570 0.001024 4096 195 1664 8960 2.72525 30.9064 104.787 138.462 138.519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1550 0.000512 4096 350 2048 33760 6.62496 141.25 209.522 357.442 357.499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1510 6.4e-05 4096 380 8192 266880 86.6991 64.6722 5482.05 1920.84 7554.47 7554.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 580 0.000256 4096 125 10624 52160 11.4678 13.9305 1291.58 420.413 1737.47 1737.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1010 0.000512 1024 230 1536 30080 2.2896 1.64045 29.3302 94.5354 127.893 127.986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1820 0.001024 2048 280 256 17600 1.6561 6.47021 52.0513 60.2302 60.2916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1960 6.4e-05 4096 210 4864 297600 55.7778 2685.62 1674.8 4416.24 4416.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1990 6.4e-05 2048 500 2048 275200 44.014 28.3709 678.982 837.853 1589.35 1589.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 860 3.2e-05 2048 250 1088 422400 135.607 55.834 2166.74 1665.13 4023.51 4023.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 760 0.000128 2048 230 1024 96000 25.7364 14.3805 547.694 416.808 1004.75 1004.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 570 0.001024 4096 195 1664 8800 2.71507 27.2681 104.12 134.147 134.205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1550 0.000512 4096 350 2048 33600 6.59853 129.419 208.84 344.902 344.959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1510 6.4e-05 4096 380 8192 266400 87.1538 64.7622 5022.33 1923.96 7098.42 7098.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 580 0.000256 4096 125 10624 52000 11.5021 13.9452 1178.63 417.312 1621.47 1621.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1010 0.000512 1024 230 1536 29600 2.30966 1.6425 26.4749 94.4563 124.99 125.086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1820 0.001024 2048 280 256 17904 1.66707 13.5295 52.4726 67.7212 67.7806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1960 6.4e-05 4096 210 4864 297936 55.7734 6266.03 1676.14 7998 7998.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1990 6.4e-05 2048 500 2048 275328 43.8593 28.3279 1584.69 837.579 2494.59 2494.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 860 3.2e-05 2048 250 1088 430080 134.325 56.0094 1458.81 1672.73 3322.07 3322.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 760 0.000128 2048 230 1024 97920 25.5582 14.3674 292.381 418.384 750.824 750.946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 570 0.001024 4096 195 1664 9072 2.72547 65.4861 104.784 173.039 173.095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1550 0.000512 4096 350 2048 33888 6.61914 298.74 209.612 515.017 515.073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1510 6.4e-05 4096 380 8192 267264 86.5879 64.5961 11703.8 1922.95 13778.1 13778.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 580 0.000256 4096 125 10624 52416 11.5082 13.953 2753.42 419.009 3197.97 3198.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1010 0.000512 1024 230 1536 30720 2.31034 1.66707 62.7649 95.3383 162.18 162.274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1820 0.001024 2048 280 256 17856 1.66758 8.71014 52.5205 62.9495 63.0085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1960 6.4e-05 4096 210 4864 297888 55.7713 3925.59 1677.67 5659.08 5659.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1990 6.4e-05 2048 500 2048 274944 43.8453 28.2859 993.745 837.454 1903.47 1903.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 860 3.2e-05 2048 250 1088 430080 134.106 55.9207 913.001 1674.34 2777.55 2777.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 760 0.000128 2048 230 1024 97536 25.5309 14.3403 183.225 418.974 642.2 642.308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 570 0.001024 4096 195 1664 9024 2.72557 40.3988 104.882 148.049 148.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1550 0.000512 4096 350 2048 33792 6.62118 186.019 213.821 406.504 406.562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1510 6.4e-05 4096 380 8192 266880 86.5864 64.5568 7317.08 1920.52 9388.96 9389.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 580 0.000256 4096 125 10624 52224 11.4708 13.9284 1718.51 419.137 2163.13 2163.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1010 0.000512 1024 230 1536 30336 2.30826 1.66406 39.0402 95.1195 138.229 138.322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1820 0.001024 2048 280 256 17712 1.66163 7.72086 52.2624 61.6942 61.7554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1960 6.4e-05 4096 210 4864 297792 55.7822 3221.61 1677.55 4954.99 4955.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1990 6.4e-05 2048 500 2048 275328 43.8727 28.3394 813.287 838.525 1724.16 1724.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 860 3.2e-05 2048 250 1088 428544 134.082 55.9247 746.641 1671.8 2608.64 2608.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 760 0.000128 2048 230 1024 96768 25.5626 14.3462 149.592 418.009 607.638 607.758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 570 0.001024 4096 195 1664 8928 2.71386 32.856 104.625 140.239 140.297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1550 0.000512 4096 350 2048 33696 6.6049 153.812 209.286 369.748 369.802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1510 6.4e-05 4096 380 8192 266688 86.6508 64.6288 6018.84 1926.6 8096.94 8097.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 580 0.000256 4096 125 10624 52128 11.4872 13.9414 1418.03 418.357 1861.89 1861.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1010 0.000512 1024 230 1536 29952 2.30589 1.64403 31.6821 94.8164 130.549 130.639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1820 0.001024 2048 280 256 17664 1.66218 6.85648 52.2458 60.8156 60.8757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1960 6.4e-05 4096 210 4864 297792 55.7938 2853.18 1677.22 4586.24 4586.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1990 6.4e-05 2048 500 2048 274944 43.897 28.3447 719.31 837.359 1629.04 1629.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 860 3.2e-05 2048 250 1088 423936 134.474 55.6474 654.735 1666.64 2511.69 2511.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 64 760 0.000128 2048 230 1024 96768 25.5252 14.3372 144.511 416.966 601.469 601.584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 570 0.001024 4096 195 1664 8832 2.70995 29.6426 104.335 136.73 136.789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1550 0.000512 4096 350 2048 33600 6.60096 0 208.965 215.575 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1820 0.001024 2048 280 256 17520 1.65258 6.22624 51.9407 59.8723 59.9338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1960 6.4e-05 4096 210 4864 297600 55.7656 2523.78 1674.98 4254.57 4254.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1990 6.4e-05 2048 500 2048 272640 44.0455 28.3648 632.629 834.684 1539.86 1539.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 860 3.2e-05 2048 250 1088 422400 135.777 55.9285 577.325 1668.56 2437.78 2437.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 64 760 0.000128 2048 230 1024 96000 25.7047 14.3657 128.869 417.745 586.817 586.934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 570 0.001024 4096 195 1664 8880 2.7224 26.5402 104.753 134.062 134.122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1550 0.000512 4096 350 2048 33600 6.60506 119.468 209.034 335.153 335.212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1510 6.4e-05 4096 380 8192 266880 86.5132 64.5445 4709.94 1917.7 6778.92 6779.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 580 0.000256 4096 125 10624 51840 11.5004 13.953 1100.17 420.707 1546.41 1546.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1010 0.000512 1024 230 1536 29760 2.30515 1.6456 24.6168 94.703 123.376 123.474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1820 0.001024 2048 280 256 17864 1.66298 12.7322 52.4285 66.8757 66.9348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1960 6.4e-05 4096 210 4864 297920 55.7588 5878.79 1677.48 7612.08 7612.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1990 6.4e-05 2048 500 2048 275520 44.0188 28.5014 1485.98 838.522 2397.16 2397.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 860 3.2e-05 2048 250 1088 430080 134.569 56.0484 1367.45 1677.08 3235.33 3235.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 760 0.000128 2048 230 1024 98112 25.6408 14.4304 276.244 430.259 746.705 746.817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 570 0.001024 4096 195 1664 9072 2.73117 61.3374 104.921 169.033 169.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1550 0.000512 4096 350 2048 33880 6.61504 281.724 209.778 498.16 498.218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1510 6.4e-05 4096 380 8192 267008 86.9494 64.6675 10963.7 1919.92 13035.5 13035.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 580 0.000256 4096 125 10624 52416 11.5502 13.9674 2593.36 419.478 3038.43 3038.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1010 0.000512 1024 230 1536 30688 2.32083 1.66736 58.8976 95.5552 158.544 158.641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1820 0.001024 2048 280 256 17808 1.6615 8.78006 52.3943 62.8919 62.9569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1960 6.4e-05 4096 210 4864 297808 55.7572 3748.93 1676.01 5480.74 5480.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1990 6.4e-05 2048 500 2048 275072 43.9054 28.322 944.551 837.687 1854.61 1854.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 860 3.2e-05 2048 250 1088 430080 134.365 55.987 873.157 1673.01 2736.72 2736.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 760 0.000128 2048 230 1024 97664 25.5748 14.3489 175.791 422.421 638.269 638.386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 570 0.001024 4096 195 1664 8960 2.7177 38.9864 104.541 146.29 146.352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1550 0.000512 4096 350 2048 33824 6.61421 178.934 209.629 395.226 395.284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1510 6.4e-05 4096 380 8192 267008 86.6691 64.5839 6988.41 1921.5 9061.39 9061.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 580 0.000256 4096 125 10624 52192 11.5036 13.9569 1645.73 418.881 2090.15 2090.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1010 0.000512 1024 230 1536 30016 2.29504 1.64195 36.4668 94.757 135.264 135.358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1820 0.001024 2048 280 256 17640 1.65878 7.69427 52.0919 61.4973 61.5588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1960 6.4e-05 4096 210 4864 297696 55.7821 3174.51 1675.71 4906.05 4906.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1990 6.4e-05 2048 500 2048 274176 44.1876 28.3704 799.825 836.869 1709.39 1709.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 860 3.2e-05 2048 250 1088 430080 134.612 56.0947 744.576 1674.02 2609.49 2609.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 760 0.000128 2048 230 1024 98112 25.621 14.3684 151.12 418.748 609.991 610.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 570 0.001024 4096 195 1664 8904 2.72179 33.2808 104.542 140.588 140.644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1550 0.000512 4096 350 2048 33768 6.62202 151.751 209.626 368.041 368.099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1510 6.4e-05 4096 380 8192 266112 87.0083 64.6194 5905.85 1925.05 7982.73 7982.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 580 0.000256 4096 125 10624 52080 11.5506 13.9726 1393.11 419.166 1837.87 1837.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1010 0.000512 1024 230 1536 29568 2.3032 1.62816 31.0727 94.6125 129.718 129.812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1820 0.001024 2048 280 256 17696 1.65901 6.48704 52.4241 60.6227 60.6843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1960 6.4e-05 4096 210 4864 297696 55.7707 2780.16 1677 4512.98 4513.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1990 6.4e-05 2048 500 2048 274176 43.982 28.2932 698.89 837.533 1608.83 1608.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 860 3.2e-05 2048 250 1088 430080 134.233 55.9938 652.934 1675.39 2518.75 2518.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 760 0.000128 2048 230 1024 96768 25.6167 14.3344 131.422 419.154 590.658 590.772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 570 0.001024 4096 195 1664 8736 2.70688 27.5292 104.004 134.286 134.341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1550 0.000512 4096 350 2048 33600 6.60342 132.076 209.156 347.879 347.933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1510 6.4e-05 4096 380 8192 266112 86.662 64.6027 5168.77 1925.48 7245.73 7245.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 580 0.000256 4096 125 10624 51520 11.4445 13.9054 1204.66 417.334 1647.42 1647.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1010 0.000512 1024 230 1536 29568 2.31555 1.64682 26.7159 94.6698 125.446 125.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1820 0.001024 2048 280 256 17640 1.66352 5.78189 52.4344 59.9319 59.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1960 6.4e-05 4096 210 4864 297640 55.769 2472.24 1677.32 4205.38 4205.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1990 6.4e-05 2048 500 2048 273280 44.1508 28.4088 621.15 836.651 1530.49 1530.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 860 3.2e-05 2048 250 1088 421120 134.675 55.5271 574.574 1660.36 2425.32 2425.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 760 0.000128 2048 230 1024 96320 25.6189 14.3303 117.03 415.769 572.88 572.998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 570 0.001024 4096 195 1664 8680 2.70499 24.5183 104.025 131.292 131.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1550 0.000512 4096 350 2048 33600 6.60685 117.595 209.495 333.741 333.797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1510 6.4e-05 4096 380 8192 265440 86.9038 64.5895 4586.15 1921.28 6659.14 6659.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 580 0.000256 4096 125 10624 52080 11.5512 13.9715 1085 421.546 1532.15 1532.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1010 0.000512 1024 230 1536 29120 2.30973 1.62787 23.4255 94.5026 121.962 122.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1820 0.001024 2048 280 256 17856 1.66298 13.1482 52.4224 67.285 67.347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1960 6.4e-05 4096 210 4864 297920 55.7774 5795.61 1677.29 7528.73 7528.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1990 6.4e-05 2048 500 2048 275456 43.8638 28.3116 1469.94 838.596 2380.86 2380.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 860 3.2e-05 2048 250 1088 432128 134.125 56.0224 1368.76 1676.64 3235.74 3235.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 760 0.000128 2048 230 1024 98304 25.5477 14.3328 274.65 419.502 734.163 734.284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 570 0.001024 4096 195 1664 9024 2.72134 60.9263 104.688 168.381 168.442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1550 0.000512 4096 350 2048 33856 6.63254 275.79 213.207 495.673 495.733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1510 6.4e-05 4096 380 8192 267008 86.7246 64.57 10662.8 1930.19 12744.5 12744.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 580 0.000256 4096 125 10624 52352 11.4825 13.9343 2490.5 426.543 2942.54 2942.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1010 0.000512 1024 230 1536 30464 2.31011 1.66717 57.6623 95.4629 157.207 157.307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1820 0.001024 2048 280 256 17792 1.66912 9.47814 52.4348 63.6355 63.6949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1960 6.4e-05 4096 210 4864 297856 55.771 3884.91 1677.73 5618.46 5618.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1990 6.4e-05 2048 500 2048 275456 43.8922 28.5454 981.975 839.614 1894.16 1894.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 860 3.2e-05 2048 250 1088 430080 133.912 55.8555 915.314 1671.7 2776.98 2777.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 760 0.000128 2048 230 1024 97280 25.5449 14.3402 183.993 418.398 642.414 642.541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 570 0.001024 4096 195 1664 8960 2.71834 40.5348 104.715 148.014 148.072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1550 0.000512 4096 350 2048 33792 6.62416 184.509 209.729 400.908 400.964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1510 6.4e-05 4096 380 8192 266752 86.7606 64.6144 7006.72 1923.04 9081.35 9081.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 580 0.000256 4096 125 10624 52224 11.4811 13.9321 1623.87 418.626 2067.98 2068.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1010 0.000512 1024 230 1536 30208 2.32378 1.67357 38.1697 95.2589 137.527 137.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1820 0.001024 2048 280 256 17664 1.65978 7.97523 52.2089 61.8968 61.954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1960 6.4e-05 4096 210 4864 297792 55.7637 3225.1 1676.11 4957.02 4957.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1990 6.4e-05 2048 500 2048 274944 43.9228 28.3409 813.758 836.823 1722.98 1723.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 860 3.2e-05 2048 250 1088 423936 134.525 55.6872 751.32 1665.76 2607.48 2607.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 760 0.000128 2048 230 1024 96768 25.5186 14.3157 152.259 416.705 608.924 609.036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 570 0.001024 4096 195 1664 8832 2.7105 33.4323 104.271 140.457 140.513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1550 0.000512 4096 350 2048 33600 6.60355 0 208.828 215.441 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1820 0.001024 2048 280 256 17664 1.66474 7.8431 52.3858 61.9444 62.0093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1960 6.4e-05 4096 210 4864 297728 55.7727 2933.86 1676.13 4665.82 4665.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1990 6.4e-05 2048 500 2048 274432 43.796 28.3219 741.019 835.626 1648.9 1649.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 860 3.2e-05 2048 250 1088 425984 134.853 55.9493 691.086 1671.83 2553.9 2554.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 760 0.000128 2048 230 1024 96256 25.701 14.336 139.598 418.242 598.004 598.114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 570 0.001024 4096 195 1664 8704 2.70269 29.7069 103.925 136.377 136.434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1550 0.000512 4096 350 2048 33536 6.60554 0 208.833 215.447 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1820 0.001024 2048 280 256 17600 1.6672 7.5344 52.4222 61.6776 61.7357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1960 6.4e-05 4096 210 4864 297600 55.7644 2719.98 1676.91 4452.7 4452.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1990 6.4e-05 2048 500 2048 271360 43.8517 28.1293 678.116 832.672 1582.9 1583.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 860 3.2e-05 2048 250 1088 430080 134.536 56.0026 647.989 1677.25 2515.97 2516.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 760 0.000128 2048 230 1024 94720 25.4451 14.2588 128.212 415.041 583.09 583.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 570 0.001024 4096 195 1664 8640 2.70733 29.0443 103.995 135.788 135.845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1550 0.000512 4096 350 2048 33600 6.62541 129.681 209.668 346.018 346.073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1510 6.4e-05 4096 380 8192 264960 86.7643 64.4739 4783.01 1920.39 6854.86 6855.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 580 0.000256 4096 125 10624 51840 11.4605 13.91 1098.94 417.475 1541.87 1541.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1010 0.000512 1024 230 1536 29440 2.31565 1.65098 26.7109 94.6196 125.396 125.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1820 0.001024 2048 280 256 17280 1.64624 6.5119 51.6995 59.9086 59.9677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1960 6.4e-05 4096 210 4864 297600 55.7752 2565.95 1676.13 4297.9 4297.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1990 6.4e-05 2048 500 2048 273408 43.814 28.217 645.299 833.233 1550.7 1550.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 860 3.2e-05 2048 250 1088 417792 133.733 55.0732 594.414 1648.82 2432.23 2432.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 760 0.000128 2048 230 1024 95232 25.4589 14.2623 121.869 413.092 574.816 574.943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 570 0.001024 4096 195 1664 8448 2.68534 27.081 103.24 133.051 133.112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1550 0.000512 4096 350 2048 33408 6.61002 0 208.839 215.456 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1820 0.001024 2048 280 256 17952 1.67136 17.2715 52.5131 71.5096 71.5672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1960 6.4e-05 4096 210 4864 297968 55.7567 5042.84 1676.1 6774.74 6774.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1990 6.4e-05 2048 500 2048 273280 44.2879 28.3566 1465.64 839.607 2378.03 2378.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 860 3.2e-05 2048 250 1152 420864 138.112 56.0857 2313.03 1675.5 4182.94 4183.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 760 0.000128 2048 230 1024 96512 25.8266 14.3876 398.069 418.973 857.393 857.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 570 0.001024 4096 195 1664 9120 2.73552 95.9511 104.874 203.604 203.665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1550 0.000512 4096 350 2048 33920 6.62288 241.708 209.602 457.979 458.039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1510 6.4e-05 4096 380 8192 267328 86.6904 64.5883 9440.01 1922.43 11513.9 11514.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 580 0.000256 4096 125 10624 52288 11.5201 13.956 2232.57 418.982 2677.11 2677.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1010 0.000512 1024 230 1536 30400 2.32538 1.67117 49.7886 95.8434 149.728 149.822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1820 0.001024 2048 280 256 17920 1.66781 12.503 52.4707 66.6935 66.7506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1960 6.4e-05 4096 210 4864 297952 55.7658 5631.53 1676.1 7363.45 7363.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1990 6.4e-05 2048 500 2048 273152 44.1043 28.2952 1419.85 838.69 2331.07 2331.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 860 3.2e-05 2048 250 1152 420864 137.214 56.2565 2045.01 1675.57 3914.24 3914.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 128 760 0.000128 2048 230 1024 96512 25.7958 14.3438 387.479 419.129 846.884 847.009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 570 0.001024 4096 195 1664 9088 2.7303 59.8573 104.786 167.417 167.473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1550 0.000512 4096 350 2048 33888 6.62528 270.717 209.513 486.9 486.958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1510 6.4e-05 4096 380 8192 267264 86.5645 64.5608 10581.7 1921.8 12654.9 12655.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 580 0.000256 4096 125 10624 52288 11.4967 13.9498 2495.18 419.084 2939.79 2939.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1010 0.000512 1024 230 1536 30208 2.31101 1.6648 56.8793 95.8119 156.77 156.866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1820 0.001024 2048 280 256 17856 1.66461 8.80925 52.3852 62.9108 62.9703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1960 6.4e-05 4096 210 4864 297920 55.7732 3641.49 1676.15 5373.46 5373.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1990 6.4e-05 2048 500 2048 272896 44.1562 28.3128 918.569 837.931 1829.1 1829.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 860 3.2e-05 2048 250 1152 419840 137.488 55.9719 1887.37 1675.43 3756.44 3756.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 128 760 0.000128 2048 230 1024 96256 25.7973 16.4865 415.556 433.331 891.306 891.428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 570 0.001024 4096 195 1664 9024 2.72291 37.669 104.613 145.048 145.105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1550 0.000512 4096 350 2048 33856 6.62733 174.691 209.517 390.881 390.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1510 6.4e-05 4096 380 8192 267008 86.6591 64.5681 6798.53 1919.1 8869.08 8869.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 580 0.000256 4096 125 10624 52096 11.4849 13.9366 1601.18 418.57 2045.24 2045.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1010 0.000512 1024 230 1536 30208 2.3151 1.67117 36.9667 95.1591 136.212 136.307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1820 0.001024 2048 280 256 17856 1.66589 7.29856 52.4689 61.4843 61.5422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1960 6.4e-05 4096 210 4864 297888 55.7869 2977.77 1676.06 4709.66 4709.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1990 6.4e-05 2048 500 2048 272640 44.1152 28.287 746.984 836.553 1656.07 1656.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 860 3.2e-05 2048 250 1152 417792 137.39 55.918 1825.43 1673.68 3692.61 3692.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 760 0.000128 2048 230 1024 96000 25.7767 14.3708 415.811 418.494 874.587 874.708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 570 0.001024 4096 195 1664 9024 2.73232 31.0412 104.786 138.602 138.659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1550 0.000512 4096 350 2048 33792 6.61504 142.199 210.493 359.349 359.404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1510 6.4e-05 4096 380 8192 266880 86.5518 64.5767 5552.59 1918.68 7622.62 7622.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 580 0.000256 4096 125 10624 52032 11.4678 13.9355 1306.68 418.727 1750.89 1750.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1010 0.000512 1024 230 1536 29952 2.31309 1.66256 30.3889 95.0672 129.529 129.624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1820 0.001024 2048 280 256 17792 1.66243 7.18528 52.422 61.3224 61.386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1960 6.4e-05 4096 210 4864 297856 55.7678 2665.27 1677.32 4398.41 4398.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1990 6.4e-05 2048 500 2048 272384 44.2058 28.3648 666.694 838.644 1578.04 1578.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 860 3.2e-05 2048 250 1152 417792 137.484 56.1029 1836.92 1671.29 3701.98 3702.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 760 0.000128 2048 230 1024 95232 25.8359 14.4282 410.224 418.203 868.825 868.942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 570 0.001024 4096 195 1664 8960 2.72115 28.2092 104.692 135.667 135.723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1550 0.000512 4096 350 2048 33792 6.6352 128.451 209.665 344.795 344.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1510 6.4e-05 4096 380 8192 266752 86.7531 64.6272 4964.89 1922.5 7038.99 7039.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 580 0.000256 4096 125 10624 51968 11.487 13.9254 1166.42 418.519 1610.42 1610.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1010 0.000512 1024 230 1536 30208 2.32582 1.66918 26.7344 95.2404 126.072 126.164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1820 0.001024 2048 280 256 17760 1.66448 6.53107 52.4355 60.6839 60.7425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1960 6.4e-05 4096 210 4864 297760 55.7711 2434.98 1677.38 4168.17 4168.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1990 6.4e-05 2048 500 2048 272640 44.1367 28.332 613.997 838.937 1525.53 1525.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 860 3.2e-05 2048 250 1152 419840 137.352 56.1177 1838.22 1677.27 3709.15 3709.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 760 0.000128 2048 230 1024 94720 25.7347 14.3135 411.793 416.397 868.37 868.492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 570 0.001024 4096 195 1664 8960 2.73203 25.6932 107.551 136.017 136.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1550 0.000512 4096 350 2048 33760 6.62886 116.966 209.723 333.36 333.417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1510 6.4e-05 4096 380 8192 266880 86.7075 64.6959 4546.61 1922.61 6620.84 6621.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 580 0.000256 4096 125 10624 51840 11.4806 13.9267 1066.57 418.447 1510.5 1510.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1010 0.000512 1024 230 1536 29440 2.30768 1.64045 24.2234 94.5813 122.852 122.943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1820 0.001024 2048 280 256 17664 1.66086 5.60874 52.2072 59.529 59.5887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1960 6.4e-05 4096 210 4864 297792 55.7739 2244.85 1675.93 3976.6 3976.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1990 6.4e-05 2048 500 2048 271872 44.1922 28.3319 564.045 836.743 1473.45 1473.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 860 3.2e-05 2048 250 1152 411648 137.904 55.6647 1782.23 1665.23 3641.22 3641.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 760 0.000128 2048 230 1024 95232 25.7606 14.3631 412.185 416.761 869.201 869.315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 570 0.001024 4096 195 1664 8832 2.71827 23.2982 104.395 130.456 130.515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1550 0.000512 4096 350 2048 33600 6.60688 0 208.883 215.498 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1820 0.001024 2048 280 256 17696 1.66093 6.0439 52.4281 60.1842 60.2436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1960 6.4e-05 4096 210 4864 297696 55.7843 2105.7 1677.31 3838.84 3838.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1990 6.4e-05 2048 500 2048 272384 44.1425 28.2931 528.985 837.619 1439.17 1439.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 860 3.2e-05 2048 250 1152 415744 137.836 55.965 1802.16 1675.26 3671.43 3671.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 760 0.000128 2048 230 1024 94976 25.8921 14.3397 410.904 419.192 870.461 870.577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 570 0.001024 4096 195 1664 8736 2.71357 22.8648 104.014 129.634 129.692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1550 0.000512 4096 350 2048 33600 6.6089 101.818 209.177 317.646 317.704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1510 6.4e-05 4096 380 8192 266112 86.7123 64.6334 3928.77 1921.69 6002.01 6002.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 580 0.000256 4096 125 10624 51520 11.4488 13.9067 920.905 417.373 1363.71 1363.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1010 0.000512 1024 230 1536 29568 2.31626 1.65069 21.4434 94.6738 120.179 120.272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1820 0.001024 2048 280 256 17664 1.66477 18.4771 52.3963 72.5914 72.6507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1960 6.4e-05 4096 210 4864 297728 55.7674 2005.27 1676.38 3737.46 3737.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1990 6.4e-05 2048 500 2048 270336 44.2507 28.2851 500.635 835.757 1409.06 1409.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 860 3.2e-05 2048 250 1152 417792 137.341 55.9848 1799.31 1670.69 3663.54 3663.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 760 0.000128 2048 230 1024 94208 25.9503 14.4486 405.347 418.435 864.317 864.435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 570 0.001024 4096 195 1664 8704 2.7095 91.2015 103.945 197.899 197.958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1550 0.000512 4096 350 2048 33536 6.612 0 208.864 215.484 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1820 0.001024 2048 280 300 17472 1.67062 20.3796 52.5413 74.6458 74.7053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1960 6.4e-05 4096 210 4860 297696 55.7632 1951.16 1676.92 3683.9 3683.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1990 6.4e-05 2048 500 2040 275968 43.7882 28.306 875.575 837.754 1785.57 1785.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 860 3.2e-05 2048 250 1080 415744 138.309 55.9242 2029.42 1674.31 3898.17 3898.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 760 0.000128 2048 230 1020 94976 25.881 14.3438 399.509 420.977 860.842 860.975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 570 0.001024 4096 195 1680 8736 2.72186 87.7651 104.54 195.073 195.128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1550 0.000512 4096 350 2100 33376 6.58227 95.3021 208.645 310.574 310.634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1510 6.4e-05 4096 380 8220 266112 86.6026 64.5524 3652.36 1925.73 5729.46 5729.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 580 0.000256 4096 125 10620 51968 11.4546 13.9048 856.585 417.348 1299.37 1299.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1010 0.000512 1024 230 1560 29568 2.31418 1.65235 19.4316 94.6155 118.114 118.209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1820 0.001024 2048 280 256 17696 1.66186 17.3427 52.3836 71.4415 71.4999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1960 6.4e-05 4096 210 4864 297696 55.7593 1919.23 1675.76 3650.8 3650.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1990 6.4e-05 2048 500 2048 274176 44.0386 28.2951 858.195 836.909 1767.57 1767.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 860 3.2e-05 2048 250 1088 430080 135.245 55.9937 2040.89 1673.09 3905.42 3905.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 760 0.000128 2048 230 1024 96768 25.7456 14.3316 393.236 418.847 852.295 852.435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 570 0.001024 4096 195 1664 8736 2.70947 88.3928 103.928 195.074 195.128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1550 0.000512 4096 350 2048 33600 6.60525 91.9845 209.006 307.64 307.699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1510 6.4e-05 4096 380 8192 266112 86.6596 64.5943 3576.93 1920.09 5648.49 5648.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 580 0.000256 4096 125 10624 51520 11.4602 13.9065 833.931 417.022 1276.4 1276.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1010 0.000512 1024 230 1536 29568 2.3199 1.64842 18.729 94.6271 117.425 117.518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1820 0.001024 2048 280 300 17360 1.66358 20.5352 52.3546 74.6057 74.666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1960 6.4e-05 4096 210 4900 297360 55.7729 1983.95 1674.86 3714.63 3714.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1990 6.4e-05 2048 500 2000 273280 44.2172 28.3207 877.466 835.87 1786.01 1786.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 860 3.2e-05 2048 250 1050 421120 135.684 55.4692 1987.51 1659.84 3838.7 3838.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 760 0.000128 2048 230 1000 94080 25.9041 14.3406 397.558 415.396 853.382 853.515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 570 0.001024 4096 195 1700 8400 2.70166 87.8945 103.632 194.274 194.332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1550 0.000512 4096 350 2050 33600 6.62349 94.8542 209.327 310.849 310.907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1510 6.4e-05 4096 380 8200 265440 86.942 64.5985 3675.25 1919.48 5746.48 5746.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 580 0.000256 4096 125 10650 52080 11.5468 13.9756 867.012 419.125 1311.74 1311.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1010 0.000512 1024 230 1550 29120 2.30605 1.62445 19.4805 95.1909 118.702 118.796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1820 0.001024 2048 280 288 17360 1.65888 19.2846 52.1625 73.1584 73.2173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1960 6.4e-05 4096 210 4896 297360 55.7668 1970.96 1675.03 3701.8 3701.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1990 6.4e-05 2048 500 2016 275520 44.0186 28.3853 865.534 836.203 1774.28 1774.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 860 3.2e-05 2048 250 1056 421120 135.7 55.5704 2054.33 1659.12 3904.92 3905.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 760 0.000128 2048 230 1008 96320 25.7331 14.3732 410.181 427.112 877.537 877.679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 570 0.001024 4096 195 1680 8680 2.72352 88.6322 104.478 195.877 195.934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1550 0.000512 4096 350 2064 33600 6.62554 94.2421 209.544 310.453 310.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1510 6.4e-05 4096 380 8208 265440 86.9045 64.6124 3662.85 1924.3 5738.87 5739.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 580 0.000256 4096 125 10656 52080 11.5547 13.9712 863.694 421.309 1310.6 1310.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1010 0.000512 1024 230 1536 29120 2.30829 1.6223 18.942 95.3324 118.303 118.395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1820 0.001024 2048 280 256 17792 1.66208 17.3962 52.4363 71.5471 71.6068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1960 6.4e-05 4096 210 4864 297856 55.7796 2262.92 1677.71 3996.46 3996.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1990 6.4e-05 2048 500 2016 275456 43.9976 28.3024 920.544 839.439 1832.42 1832.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 860 3.2e-05 2048 250 1056 430080 135.162 55.9124 1984.17 1671.67 3847.12 3847.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 760 0.000128 2048 230 1024 98304 25.6349 14.3442 404.967 418.291 863.377 863.504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 570 0.001024 4096 195 1664 8960 2.72653 89.8106 104.712 197.293 197.352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1550 0.000512 4096 350 2048 33792 6.63331 108.388 209.711 324.779 324.837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1510 6.4e-05 4096 380 8192 267264 86.5265 64.4992 4255.52 1923.17 6329.94 6330.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 580 0.000256 4096 125 10624 52224 11.4995 13.932 1002.35 418.623 1446.48 1446.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1010 0.000512 1024 230 1536 30720 2.30992 1.67302 22.3686 95.7623 122.214 122.311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1820 0.001024 2048 280 256 17280 1.65312 24.9237 51.9529 78.5801 78.641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1960 6.4e-05 4096 210 4864 297120 55.7911 3397.41 1674.05 5127.3 5127.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1990 6.4e-05 2048 500 2016 272640 43.9626 28.3075 838.829 835.539 1746.77 1746.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 860 3.2e-05 2048 250 1056 414720 134.587 55.2266 2498.99 1650.7 4339.7 4339.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 760 0.000128 2048 230 1024 96000 25.3416 14.2802 576.146 413.352 1029.24 1029.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 570 0.001024 4096 195 1664 8640 2.72483 126.308 104.785 233.863 233.918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1550 0.000512 4096 350 2048 33120 6.5464 160.059 207.798 374.448 374.505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1510 6.4e-05 4096 380 8192 264960 86.7477 64.594 6311.51 1920.95 8384.01 8384.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 580 0.000256 4096 125 10624 50880 11.386 13.8172 1459.65 414.615 1899.54 1899.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1010 0.000512 1024 230 1536 28800 2.3369 1.66298 31.9796 94.3314 130.41 130.504
