WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 2500189 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 19 sec)
Heartbeat CPU 0 instructions: 20000001 cycles: 5005100 heartbeat IPC: 3.992 cumulative IPC: 3.996 (Simulation time: 00 hr 00 min 36 sec)
Warmup finished CPU 0 instructions: 25000003 cycles: 6257747 cumulative IPC: 3.995 (Simulation time: 00 hr 00 min 45 sec)
Warmup complete CPU 0 instructions: 25000003 cycles: 6257747 cumulative IPC: 3.995 (Simulation time: 00 hr 00 min 45 sec)
Heartbeat CPU 0 instructions: 30000001 cycles: 8684902 heartbeat IPC: 2.718 cumulative IPC: 2.06 (Simulation time: 00 hr 00 min 59 sec)
*** Reached end of trace: (0, "../traces/public_traces/compute_int/compute_int_16.champsimtrace.xz")
Heartbeat CPU 0 instructions: 40000004 cycles: 12854629 heartbeat IPC: 2.398 cumulative IPC: 2.274 (Simulation time: 00 hr 01 min 29 sec)
Heartbeat CPU 0 instructions: 50000004 cycles: 18655285 heartbeat IPC: 1.724 cumulative IPC: 2.017 (Simulation time: 00 hr 02 min 01 sec)
Heartbeat CPU 0 instructions: 60000001 cycles: 24149036 heartbeat IPC: 1.82 cumulative IPC: 1.956 (Simulation time: 00 hr 02 min 31 sec)
*** Reached end of trace: (0, "../traces/public_traces/compute_int/compute_int_16.champsimtrace.xz")
Heartbeat CPU 0 instructions: 70000004 cycles: 28207012 heartbeat IPC: 2.464 cumulative IPC: 2.05 (Simulation time: 00 hr 03 min 01 sec)
Heartbeat CPU 0 instructions: 80000003 cycles: 33913229 heartbeat IPC: 1.752 cumulative IPC: 1.989 (Simulation time: 00 hr 03 min 33 sec)
Heartbeat CPU 0 instructions: 90000001 cycles: 39611486 heartbeat IPC: 1.755 cumulative IPC: 1.949 (Simulation time: 00 hr 04 min 04 sec)
*** Reached end of trace: (0, "../traces/public_traces/compute_int/compute_int_16.champsimtrace.xz")
Heartbeat CPU 0 instructions: 100000004 cycles: 43668298 heartbeat IPC: 2.465 cumulative IPC: 2.005 (Simulation time: 00 hr 04 min 33 sec)
Heartbeat CPU 0 instructions: 110000002 cycles: 49340892 heartbeat IPC: 1.763 cumulative IPC: 1.973 (Simulation time: 00 hr 05 min 05 sec)
Heartbeat CPU 0 instructions: 120000000 cycles: 55041583 heartbeat IPC: 1.754 cumulative IPC: 1.947 (Simulation time: 00 hr 05 min 36 sec)
*** Reached end of trace: (0, "../traces/public_traces/compute_int/compute_int_16.champsimtrace.xz")
Simulation finished CPU 0 instructions: 100000001 cycles: 50981080 cumulative IPC: 1.962 (Simulation time: 00 hr 05 min 50 sec)
Simulation complete CPU 0 instructions: 100000001 cycles: 50981080 cumulative IPC: 1.962 (Simulation time: 00 hr 05 min 50 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/public_traces/compute_int/compute_int_16.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 1.962 instructions: 100000001 cycles: 50981080
CPU 0 Branch Prediction Accuracy: 96.08% MPKI: 5.404 Average ROB Occupancy at Mispredict: 36.67
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00023
BRANCH_INDIRECT: 0.637
BRANCH_CONDITIONAL: 4.77
BRANCH_DIRECT_CALL: 5e-05
BRANCH_INDIRECT_CALL: 0.00029
BRANCH_RETURN: 4e-05

LLC TOTAL        ACCESS:     959561 HIT:     735532 MISS:     224029
LLC LOAD         ACCESS:     697187 HIT:     520594 MISS:     176593
LLC RFO          ACCESS:      63594 HIT:      16584 MISS:      47010
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:     198773 HIT:     198353 MISS:        420
LLC TRANSLATION  ACCESS:          7 HIT:          1 MISS:          6
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 286.1 cycles
cpu0_DTLB TOTAL        ACCESS:   20345239 HIT:   19600297 MISS:     744942
cpu0_DTLB LOAD         ACCESS:   20345239 HIT:   19600297 MISS:     744942
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 7.443 cycles
cpu0_ITLB TOTAL        ACCESS:       7598 HIT:       7224 MISS:        374
cpu0_ITLB LOAD         ACCESS:       7598 HIT:       7224 MISS:        374
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 2.588 cycles
cpu0_L1D TOTAL        ACCESS:   25269200 HIT:   21714078 MISS:    3555122
cpu0_L1D LOAD         ACCESS:   15032002 HIT:   12038644 MISS:    2993358
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:   10237180 HIT:    9675431 MISS:     561749
cpu0_L1D TRANSLATION  ACCESS:         18 HIT:          3 MISS:         15
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 23.22 cycles
cpu0_L1I TOTAL        ACCESS:       8698 HIT:       7127 MISS:       1571
cpu0_L1I LOAD         ACCESS:       8698 HIT:       7127 MISS:       1571
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 142.8 cycles
cpu0_L2C TOTAL        ACCESS:    1747275 HIT:     986395 MISS:     760880
cpu0_L2C LOAD         ACCESS:    1400041 HIT:     702854 MISS:     697187
cpu0_L2C RFO          ACCESS:      94904 HIT:      31310 MISS:      63594
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:     252315 HIT:     252223 MISS:         92
cpu0_L2C TRANSLATION  ACCESS:         15 HIT:          8 MISS:          7
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 104.5 cycles
cpu0_STLB TOTAL        ACCESS:     710382 HIT:     710364 MISS:         18
cpu0_STLB LOAD         ACCESS:     710382 HIT:     710364 MISS:         18
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 271.4 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      44689
  ROW_BUFFER_MISS:     178786
 AVG DBUS CONGESTED CYCLE: 3.966
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:      22808
  FULL:     148999
