Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2.1 (win64) Build 2288692 Thu Jul 26 18:24:02 MDT 2018
| Date         : Mon Oct 14 15:10:45 2019
| Host         : caplab12 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file mfp_nexys4_ddr_timing_summary_routed.rpt -pb mfp_nexys4_ddr_timing_summary_routed.pb -rpx mfp_nexys4_ddr_timing_summary_routed.rpx -warn_on_violation
| Design       : mfp_nexys4_ddr
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 475 register/latch pins with no clock driven by root clock pin: JB[4] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sseg/mfp_seven_seg/counter16/cnt_reg[15]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1037 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 8252 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.485        0.000                      0                18246        0.038        0.000                      0                18246        3.000        0.000                       0                  8258  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
CLK100MHZ               {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 10.000}     20.000          50.000          
  clkfbout_clk_wiz_0    {0.000 5.000}      10.000          100.000         
clk_virt                {0.000 10.000}     20.000          50.000          
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 10.000}     20.000          50.000          
  clkfbout_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         
tck                     {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0          0.485        0.000                      0                18246        0.121        0.000                      0                18246        8.750        0.000                       0                  8254  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1        0.487        0.000                      0                18246        0.121        0.000                      0                18246        8.750        0.000                       0                  8254  
  clkfbout_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          0.485        0.000                      0                18246        0.038        0.000                      0                18246  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        0.485        0.000                      0                18246        0.038        0.000                      0                18246  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.485ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.485ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.892ns  (logic 5.120ns (27.102%)  route 13.772ns (72.898%))
  Logic Levels:           24  (CARRY4=4 LUT3=5 LUT4=2 LUT5=3 LUT6=10)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 18.749 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.748ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8252, routed)        1.792    -0.748    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X51Y20         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.292 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.206     0.915    mfp_sys/top/cpu/core/mmu/tlb_dtlb/D[10]
    SLICE_X54Y17         LUT5 (Prop_lut5_I1_O)        0.124     1.039 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__4/O
                         net (fo=1, routed)           0.417     1.456    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__4_n_0
    SLICE_X54Y18         LUT4 (Prop_lut4_I0_O)        0.124     1.580 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__4/O
                         net (fo=1, routed)           0.000     1.580    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[19][0]
    SLICE_X54Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.093 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.093    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.210 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry__0/CO[3]
                         net (fo=3, routed)           0.757     2.967    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_1
    SLICE_X56Y19         LUT6 (Prop_lut6_I3_O)        0.124     3.091 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[16]_i_4__6/O
                         net (fo=22, routed)          1.081     4.172    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[16]_i_4__6_n_0
    SLICE_X59Y18         LUT6 (Prop_lut6_I1_O)        0.124     4.296 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_4__3/O
                         net (fo=1, routed)           0.433     4.729    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_4__3_n_0
    SLICE_X59Y18         LUT4 (Prop_lut4_I3_O)        0.124     4.853 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_2__12/O
                         net (fo=12, routed)          1.045     5.898    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[21]_0[0]
    SLICE_X52Y17         LUT6 (Prop_lut6_I0_O)        0.124     6.022 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.022    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X52Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.554 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.554    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.711 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.335     7.046    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X53Y18         LUT3 (Prop_lut3_I0_O)        0.329     7.375 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.561     7.936    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X53Y22         LUT6 (Prop_lut6_I0_O)        0.124     8.060 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.154     8.215    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X53Y22         LUT6 (Prop_lut6_I5_O)        0.124     8.339 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.276     8.614    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[1]_2
    SLICE_X53Y22         LUT6 (Prop_lut6_I0_O)        0.124     8.738 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__17/O
                         net (fo=2, routed)           0.166     8.904    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__17_n_0
    SLICE_X53Y22         LUT6 (Prop_lut6_I0_O)        0.124     9.028 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[2]_i_3__12/O
                         net (fo=1, routed)           0.496     9.524    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[4]_0
    SLICE_X53Y16         LUT6 (Prop_lut6_I5_O)        0.124     9.648 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[2]_i_1__48/O
                         net (fo=2, routed)           0.647    10.295    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/mmu_dcmode[1]
    SLICE_X53Y11         LUT3 (Prop_lut3_I2_O)        0.124    10.419 f  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_2__172/O
                         net (fo=9, routed)           0.463    10.882    mfp_sys/top/cpu/core/mmu/tlb_dtlb/wt_nwa
    SLICE_X52Y11         LUT3 (Prop_lut3_I1_O)        0.118    11.000 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[0]_i_1__465/O
                         net (fo=9, routed)           0.901    11.901    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/wb
    SLICE_X52Y10         LUT3 (Prop_lut3_I2_O)        0.354    12.255 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_4__77/O
                         net (fo=2, routed)           0.375    12.630    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q_reg[0]_3
    SLICE_X52Y10         LUT5 (Prop_lut5_I0_O)        0.332    12.962 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_5__48/O
                         net (fo=4, routed)           0.869    13.831    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_34
    SLICE_X52Y10         LUT6 (Prop_lut6_I2_O)        0.124    13.955 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          1.045    15.000    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X57Y8          LUT5 (Prop_lut5_I1_O)        0.150    15.150 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__155/O
                         net (fo=2, routed)           0.668    15.818    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_50
    SLICE_X57Y8          LUT6 (Prop_lut6_I1_O)        0.326    16.144 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           0.878    17.022    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X63Y6          LUT3 (Prop_lut3_I2_O)        0.124    17.146 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_9__7/O
                         net (fo=2, routed)           0.998    18.144    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/q_reg[2][0]
    RAMB18_X2Y0          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8252, routed)        1.769    18.749    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/clk_out1
    RAMB18_X2Y0          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.245    
                         clock uncertainty           -0.084    19.161    
    RAMB18_X2Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.629    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg
  -------------------------------------------------------------------
                         required time                         18.629    
                         arrival time                         -18.144    
  -------------------------------------------------------------------
                         slack                                  0.485    

Slack (MET) :             0.497ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.880ns  (logic 5.120ns (27.118%)  route 13.760ns (72.882%))
  Logic Levels:           24  (CARRY4=4 LUT3=5 LUT4=2 LUT5=3 LUT6=10)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 18.749 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.748ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8252, routed)        1.792    -0.748    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X51Y20         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.292 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.206     0.915    mfp_sys/top/cpu/core/mmu/tlb_dtlb/D[10]
    SLICE_X54Y17         LUT5 (Prop_lut5_I1_O)        0.124     1.039 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__4/O
                         net (fo=1, routed)           0.417     1.456    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__4_n_0
    SLICE_X54Y18         LUT4 (Prop_lut4_I0_O)        0.124     1.580 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__4/O
                         net (fo=1, routed)           0.000     1.580    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[19][0]
    SLICE_X54Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.093 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.093    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.210 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry__0/CO[3]
                         net (fo=3, routed)           0.757     2.967    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_1
    SLICE_X56Y19         LUT6 (Prop_lut6_I3_O)        0.124     3.091 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[16]_i_4__6/O
                         net (fo=22, routed)          1.081     4.172    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[16]_i_4__6_n_0
    SLICE_X59Y18         LUT6 (Prop_lut6_I1_O)        0.124     4.296 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_4__3/O
                         net (fo=1, routed)           0.433     4.729    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_4__3_n_0
    SLICE_X59Y18         LUT4 (Prop_lut4_I3_O)        0.124     4.853 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_2__12/O
                         net (fo=12, routed)          1.045     5.898    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[21]_0[0]
    SLICE_X52Y17         LUT6 (Prop_lut6_I0_O)        0.124     6.022 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.022    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X52Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.554 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.554    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.711 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.335     7.046    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X53Y18         LUT3 (Prop_lut3_I0_O)        0.329     7.375 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.561     7.936    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X53Y22         LUT6 (Prop_lut6_I0_O)        0.124     8.060 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.154     8.215    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X53Y22         LUT6 (Prop_lut6_I5_O)        0.124     8.339 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.276     8.614    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[1]_2
    SLICE_X53Y22         LUT6 (Prop_lut6_I0_O)        0.124     8.738 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__17/O
                         net (fo=2, routed)           0.166     8.904    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__17_n_0
    SLICE_X53Y22         LUT6 (Prop_lut6_I0_O)        0.124     9.028 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[2]_i_3__12/O
                         net (fo=1, routed)           0.496     9.524    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[4]_0
    SLICE_X53Y16         LUT6 (Prop_lut6_I5_O)        0.124     9.648 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[2]_i_1__48/O
                         net (fo=2, routed)           0.647    10.295    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/mmu_dcmode[1]
    SLICE_X53Y11         LUT3 (Prop_lut3_I2_O)        0.124    10.419 f  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_2__172/O
                         net (fo=9, routed)           0.463    10.882    mfp_sys/top/cpu/core/mmu/tlb_dtlb/wt_nwa
    SLICE_X52Y11         LUT3 (Prop_lut3_I1_O)        0.118    11.000 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[0]_i_1__465/O
                         net (fo=9, routed)           0.901    11.901    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/wb
    SLICE_X52Y10         LUT3 (Prop_lut3_I2_O)        0.354    12.255 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_4__77/O
                         net (fo=2, routed)           0.375    12.630    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q_reg[0]_3
    SLICE_X52Y10         LUT5 (Prop_lut5_I0_O)        0.332    12.962 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_5__48/O
                         net (fo=4, routed)           0.869    13.831    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_34
    SLICE_X52Y10         LUT6 (Prop_lut6_I2_O)        0.124    13.955 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          1.045    15.000    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X57Y8          LUT5 (Prop_lut5_I1_O)        0.150    15.150 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__155/O
                         net (fo=2, routed)           0.668    15.818    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_50
    SLICE_X57Y8          LUT6 (Prop_lut6_I1_O)        0.326    16.144 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           0.878    17.022    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X63Y6          LUT3 (Prop_lut3_I2_O)        0.124    17.146 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_9__7/O
                         net (fo=2, routed)           0.987    18.133    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/q_reg[2][0]
    RAMB18_X2Y0          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8252, routed)        1.769    18.749    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/clk_out1
    RAMB18_X2Y0          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.245    
                         clock uncertainty           -0.084    19.161    
    RAMB18_X2Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.629    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg
  -------------------------------------------------------------------
                         required time                         18.629    
                         arrival time                         -18.133    
  -------------------------------------------------------------------
                         slack                                  0.497    

Slack (MET) :             0.618ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.757ns  (logic 5.120ns (27.296%)  route 13.637ns (72.704%))
  Logic Levels:           24  (CARRY4=4 LUT3=5 LUT4=2 LUT5=3 LUT6=10)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 18.748 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.748ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8252, routed)        1.792    -0.748    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X51Y20         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.292 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.206     0.915    mfp_sys/top/cpu/core/mmu/tlb_dtlb/D[10]
    SLICE_X54Y17         LUT5 (Prop_lut5_I1_O)        0.124     1.039 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__4/O
                         net (fo=1, routed)           0.417     1.456    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__4_n_0
    SLICE_X54Y18         LUT4 (Prop_lut4_I0_O)        0.124     1.580 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__4/O
                         net (fo=1, routed)           0.000     1.580    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[19][0]
    SLICE_X54Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.093 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.093    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.210 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry__0/CO[3]
                         net (fo=3, routed)           0.757     2.967    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_1
    SLICE_X56Y19         LUT6 (Prop_lut6_I3_O)        0.124     3.091 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[16]_i_4__6/O
                         net (fo=22, routed)          1.081     4.172    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[16]_i_4__6_n_0
    SLICE_X59Y18         LUT6 (Prop_lut6_I1_O)        0.124     4.296 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_4__3/O
                         net (fo=1, routed)           0.433     4.729    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_4__3_n_0
    SLICE_X59Y18         LUT4 (Prop_lut4_I3_O)        0.124     4.853 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_2__12/O
                         net (fo=12, routed)          1.045     5.898    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[21]_0[0]
    SLICE_X52Y17         LUT6 (Prop_lut6_I0_O)        0.124     6.022 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.022    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X52Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.554 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.554    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.711 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.335     7.046    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X53Y18         LUT3 (Prop_lut3_I0_O)        0.329     7.375 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.561     7.936    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X53Y22         LUT6 (Prop_lut6_I0_O)        0.124     8.060 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.154     8.215    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X53Y22         LUT6 (Prop_lut6_I5_O)        0.124     8.339 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.276     8.614    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[1]_2
    SLICE_X53Y22         LUT6 (Prop_lut6_I0_O)        0.124     8.738 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__17/O
                         net (fo=2, routed)           0.166     8.904    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__17_n_0
    SLICE_X53Y22         LUT6 (Prop_lut6_I0_O)        0.124     9.028 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[2]_i_3__12/O
                         net (fo=1, routed)           0.496     9.524    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[4]_0
    SLICE_X53Y16         LUT6 (Prop_lut6_I5_O)        0.124     9.648 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[2]_i_1__48/O
                         net (fo=2, routed)           0.647    10.295    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/mmu_dcmode[1]
    SLICE_X53Y11         LUT3 (Prop_lut3_I2_O)        0.124    10.419 f  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_2__172/O
                         net (fo=9, routed)           0.463    10.882    mfp_sys/top/cpu/core/mmu/tlb_dtlb/wt_nwa
    SLICE_X52Y11         LUT3 (Prop_lut3_I1_O)        0.118    11.000 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[0]_i_1__465/O
                         net (fo=9, routed)           0.901    11.901    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/wb
    SLICE_X52Y10         LUT3 (Prop_lut3_I2_O)        0.354    12.255 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_4__77/O
                         net (fo=2, routed)           0.375    12.630    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q_reg[0]_3
    SLICE_X52Y10         LUT5 (Prop_lut5_I0_O)        0.332    12.962 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_5__48/O
                         net (fo=4, routed)           0.869    13.831    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_34
    SLICE_X52Y10         LUT6 (Prop_lut6_I2_O)        0.124    13.955 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          1.045    15.000    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X57Y8          LUT5 (Prop_lut5_I1_O)        0.150    15.150 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__155/O
                         net (fo=2, routed)           0.668    15.818    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_50
    SLICE_X57Y8          LUT6 (Prop_lut6_I1_O)        0.326    16.144 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           0.972    17.116    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X63Y8          LUT3 (Prop_lut3_I2_O)        0.124    17.240 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_9__8/O
                         net (fo=2, routed)           0.770    18.010    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/q_reg[1][0]
    RAMB18_X2Y2          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8252, routed)        1.768    18.748    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/clk_out1
    RAMB18_X2Y2          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.244    
                         clock uncertainty           -0.084    19.160    
    RAMB18_X2Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.628    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         18.628    
                         arrival time                         -18.010    
  -------------------------------------------------------------------
                         slack                                  0.618    

Slack (MET) :             0.618ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.757ns  (logic 5.120ns (27.296%)  route 13.637ns (72.704%))
  Logic Levels:           24  (CARRY4=4 LUT3=5 LUT4=2 LUT5=3 LUT6=10)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 18.748 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.748ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8252, routed)        1.792    -0.748    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X51Y20         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.292 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.206     0.915    mfp_sys/top/cpu/core/mmu/tlb_dtlb/D[10]
    SLICE_X54Y17         LUT5 (Prop_lut5_I1_O)        0.124     1.039 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__4/O
                         net (fo=1, routed)           0.417     1.456    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__4_n_0
    SLICE_X54Y18         LUT4 (Prop_lut4_I0_O)        0.124     1.580 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__4/O
                         net (fo=1, routed)           0.000     1.580    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[19][0]
    SLICE_X54Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.093 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.093    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.210 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry__0/CO[3]
                         net (fo=3, routed)           0.757     2.967    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_1
    SLICE_X56Y19         LUT6 (Prop_lut6_I3_O)        0.124     3.091 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[16]_i_4__6/O
                         net (fo=22, routed)          1.081     4.172    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[16]_i_4__6_n_0
    SLICE_X59Y18         LUT6 (Prop_lut6_I1_O)        0.124     4.296 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_4__3/O
                         net (fo=1, routed)           0.433     4.729    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_4__3_n_0
    SLICE_X59Y18         LUT4 (Prop_lut4_I3_O)        0.124     4.853 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_2__12/O
                         net (fo=12, routed)          1.045     5.898    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[21]_0[0]
    SLICE_X52Y17         LUT6 (Prop_lut6_I0_O)        0.124     6.022 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.022    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X52Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.554 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.554    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.711 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.335     7.046    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X53Y18         LUT3 (Prop_lut3_I0_O)        0.329     7.375 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.561     7.936    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X53Y22         LUT6 (Prop_lut6_I0_O)        0.124     8.060 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.154     8.215    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X53Y22         LUT6 (Prop_lut6_I5_O)        0.124     8.339 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.276     8.614    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[1]_2
    SLICE_X53Y22         LUT6 (Prop_lut6_I0_O)        0.124     8.738 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__17/O
                         net (fo=2, routed)           0.166     8.904    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__17_n_0
    SLICE_X53Y22         LUT6 (Prop_lut6_I0_O)        0.124     9.028 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[2]_i_3__12/O
                         net (fo=1, routed)           0.496     9.524    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[4]_0
    SLICE_X53Y16         LUT6 (Prop_lut6_I5_O)        0.124     9.648 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[2]_i_1__48/O
                         net (fo=2, routed)           0.647    10.295    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/mmu_dcmode[1]
    SLICE_X53Y11         LUT3 (Prop_lut3_I2_O)        0.124    10.419 f  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_2__172/O
                         net (fo=9, routed)           0.463    10.882    mfp_sys/top/cpu/core/mmu/tlb_dtlb/wt_nwa
    SLICE_X52Y11         LUT3 (Prop_lut3_I1_O)        0.118    11.000 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[0]_i_1__465/O
                         net (fo=9, routed)           0.901    11.901    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/wb
    SLICE_X52Y10         LUT3 (Prop_lut3_I2_O)        0.354    12.255 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_4__77/O
                         net (fo=2, routed)           0.375    12.630    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q_reg[0]_3
    SLICE_X52Y10         LUT5 (Prop_lut5_I0_O)        0.332    12.962 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_5__48/O
                         net (fo=4, routed)           0.869    13.831    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_34
    SLICE_X52Y10         LUT6 (Prop_lut6_I2_O)        0.124    13.955 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          1.045    15.000    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X57Y8          LUT5 (Prop_lut5_I1_O)        0.150    15.150 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__155/O
                         net (fo=2, routed)           0.668    15.818    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_50
    SLICE_X57Y8          LUT6 (Prop_lut6_I1_O)        0.326    16.144 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           0.972    17.116    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X63Y8          LUT3 (Prop_lut3_I2_O)        0.124    17.240 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_9__8/O
                         net (fo=2, routed)           0.770    18.010    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/q_reg[1][0]
    RAMB18_X2Y2          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8252, routed)        1.768    18.748    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/clk_out1
    RAMB18_X2Y2          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.244    
                         clock uncertainty           -0.084    19.160    
    RAMB18_X2Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.628    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         18.628    
                         arrival time                         -18.010    
  -------------------------------------------------------------------
                         slack                                  0.618    

Slack (MET) :             0.676ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.701ns  (logic 5.120ns (27.379%)  route 13.581ns (72.621%))
  Logic Levels:           24  (CARRY4=4 LUT3=5 LUT4=2 LUT5=3 LUT6=10)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 18.749 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.748ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8252, routed)        1.792    -0.748    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X51Y20         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.292 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.206     0.915    mfp_sys/top/cpu/core/mmu/tlb_dtlb/D[10]
    SLICE_X54Y17         LUT5 (Prop_lut5_I1_O)        0.124     1.039 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__4/O
                         net (fo=1, routed)           0.417     1.456    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__4_n_0
    SLICE_X54Y18         LUT4 (Prop_lut4_I0_O)        0.124     1.580 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__4/O
                         net (fo=1, routed)           0.000     1.580    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[19][0]
    SLICE_X54Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.093 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.093    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.210 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry__0/CO[3]
                         net (fo=3, routed)           0.757     2.967    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_1
    SLICE_X56Y19         LUT6 (Prop_lut6_I3_O)        0.124     3.091 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[16]_i_4__6/O
                         net (fo=22, routed)          1.081     4.172    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[16]_i_4__6_n_0
    SLICE_X59Y18         LUT6 (Prop_lut6_I1_O)        0.124     4.296 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_4__3/O
                         net (fo=1, routed)           0.433     4.729    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_4__3_n_0
    SLICE_X59Y18         LUT4 (Prop_lut4_I3_O)        0.124     4.853 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_2__12/O
                         net (fo=12, routed)          1.045     5.898    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[21]_0[0]
    SLICE_X52Y17         LUT6 (Prop_lut6_I0_O)        0.124     6.022 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.022    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X52Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.554 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.554    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.711 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.335     7.046    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X53Y18         LUT3 (Prop_lut3_I0_O)        0.329     7.375 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.561     7.936    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X53Y22         LUT6 (Prop_lut6_I0_O)        0.124     8.060 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.154     8.215    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X53Y22         LUT6 (Prop_lut6_I5_O)        0.124     8.339 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.276     8.614    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[1]_2
    SLICE_X53Y22         LUT6 (Prop_lut6_I0_O)        0.124     8.738 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__17/O
                         net (fo=2, routed)           0.166     8.904    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__17_n_0
    SLICE_X53Y22         LUT6 (Prop_lut6_I0_O)        0.124     9.028 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[2]_i_3__12/O
                         net (fo=1, routed)           0.496     9.524    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[4]_0
    SLICE_X53Y16         LUT6 (Prop_lut6_I5_O)        0.124     9.648 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[2]_i_1__48/O
                         net (fo=2, routed)           0.647    10.295    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/mmu_dcmode[1]
    SLICE_X53Y11         LUT3 (Prop_lut3_I2_O)        0.124    10.419 f  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_2__172/O
                         net (fo=9, routed)           0.463    10.882    mfp_sys/top/cpu/core/mmu/tlb_dtlb/wt_nwa
    SLICE_X52Y11         LUT3 (Prop_lut3_I1_O)        0.118    11.000 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[0]_i_1__465/O
                         net (fo=9, routed)           0.901    11.901    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/wb
    SLICE_X52Y10         LUT3 (Prop_lut3_I2_O)        0.354    12.255 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_4__77/O
                         net (fo=2, routed)           0.375    12.630    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q_reg[0]_3
    SLICE_X52Y10         LUT5 (Prop_lut5_I0_O)        0.332    12.962 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_5__48/O
                         net (fo=4, routed)           0.869    13.831    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_34
    SLICE_X52Y10         LUT6 (Prop_lut6_I2_O)        0.124    13.955 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          1.045    15.000    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X57Y8          LUT5 (Prop_lut5_I1_O)        0.150    15.150 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__155/O
                         net (fo=2, routed)           0.668    15.818    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_50
    SLICE_X57Y8          LUT6 (Prop_lut6_I1_O)        0.326    16.144 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           0.919    17.063    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X64Y5          LUT3 (Prop_lut3_I2_O)        0.124    17.187 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_1__10/O
                         net (fo=2, routed)           0.766    17.953    mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/q_reg[2][0]
    RAMB18_X2Y1          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8252, routed)        1.769    18.749    mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/clk_out1
    RAMB18_X2Y1          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.245    
                         clock uncertainty           -0.084    19.161    
    RAMB18_X2Y1          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.629    mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg
  -------------------------------------------------------------------
                         required time                         18.629    
                         arrival time                         -17.953    
  -------------------------------------------------------------------
                         slack                                  0.676    

Slack (MET) :             0.676ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.701ns  (logic 5.120ns (27.379%)  route 13.581ns (72.621%))
  Logic Levels:           24  (CARRY4=4 LUT3=5 LUT4=2 LUT5=3 LUT6=10)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 18.749 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.748ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8252, routed)        1.792    -0.748    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X51Y20         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.292 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.206     0.915    mfp_sys/top/cpu/core/mmu/tlb_dtlb/D[10]
    SLICE_X54Y17         LUT5 (Prop_lut5_I1_O)        0.124     1.039 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__4/O
                         net (fo=1, routed)           0.417     1.456    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__4_n_0
    SLICE_X54Y18         LUT4 (Prop_lut4_I0_O)        0.124     1.580 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__4/O
                         net (fo=1, routed)           0.000     1.580    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[19][0]
    SLICE_X54Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.093 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.093    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.210 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry__0/CO[3]
                         net (fo=3, routed)           0.757     2.967    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_1
    SLICE_X56Y19         LUT6 (Prop_lut6_I3_O)        0.124     3.091 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[16]_i_4__6/O
                         net (fo=22, routed)          1.081     4.172    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[16]_i_4__6_n_0
    SLICE_X59Y18         LUT6 (Prop_lut6_I1_O)        0.124     4.296 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_4__3/O
                         net (fo=1, routed)           0.433     4.729    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_4__3_n_0
    SLICE_X59Y18         LUT4 (Prop_lut4_I3_O)        0.124     4.853 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_2__12/O
                         net (fo=12, routed)          1.045     5.898    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[21]_0[0]
    SLICE_X52Y17         LUT6 (Prop_lut6_I0_O)        0.124     6.022 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.022    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X52Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.554 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.554    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.711 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.335     7.046    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X53Y18         LUT3 (Prop_lut3_I0_O)        0.329     7.375 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.561     7.936    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X53Y22         LUT6 (Prop_lut6_I0_O)        0.124     8.060 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.154     8.215    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X53Y22         LUT6 (Prop_lut6_I5_O)        0.124     8.339 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.276     8.614    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[1]_2
    SLICE_X53Y22         LUT6 (Prop_lut6_I0_O)        0.124     8.738 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__17/O
                         net (fo=2, routed)           0.166     8.904    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__17_n_0
    SLICE_X53Y22         LUT6 (Prop_lut6_I0_O)        0.124     9.028 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[2]_i_3__12/O
                         net (fo=1, routed)           0.496     9.524    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[4]_0
    SLICE_X53Y16         LUT6 (Prop_lut6_I5_O)        0.124     9.648 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[2]_i_1__48/O
                         net (fo=2, routed)           0.647    10.295    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/mmu_dcmode[1]
    SLICE_X53Y11         LUT3 (Prop_lut3_I2_O)        0.124    10.419 f  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_2__172/O
                         net (fo=9, routed)           0.463    10.882    mfp_sys/top/cpu/core/mmu/tlb_dtlb/wt_nwa
    SLICE_X52Y11         LUT3 (Prop_lut3_I1_O)        0.118    11.000 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[0]_i_1__465/O
                         net (fo=9, routed)           0.901    11.901    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/wb
    SLICE_X52Y10         LUT3 (Prop_lut3_I2_O)        0.354    12.255 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_4__77/O
                         net (fo=2, routed)           0.375    12.630    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q_reg[0]_3
    SLICE_X52Y10         LUT5 (Prop_lut5_I0_O)        0.332    12.962 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_5__48/O
                         net (fo=4, routed)           0.869    13.831    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_34
    SLICE_X52Y10         LUT6 (Prop_lut6_I2_O)        0.124    13.955 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          1.045    15.000    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X57Y8          LUT5 (Prop_lut5_I1_O)        0.150    15.150 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__155/O
                         net (fo=2, routed)           0.668    15.818    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_50
    SLICE_X57Y8          LUT6 (Prop_lut6_I1_O)        0.326    16.144 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           0.919    17.063    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X64Y5          LUT3 (Prop_lut3_I2_O)        0.124    17.187 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_1__10/O
                         net (fo=2, routed)           0.766    17.953    mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/q_reg[2][0]
    RAMB18_X2Y1          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8252, routed)        1.769    18.749    mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/clk_out1
    RAMB18_X2Y1          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.245    
                         clock uncertainty           -0.084    19.161    
    RAMB18_X2Y1          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.629    mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg
  -------------------------------------------------------------------
                         required time                         18.629    
                         arrival time                         -17.953    
  -------------------------------------------------------------------
                         slack                                  0.676    

Slack (MET) :             0.847ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.479ns  (logic 5.120ns (27.707%)  route 13.359ns (72.293%))
  Logic Levels:           24  (CARRY4=4 LUT3=5 LUT4=2 LUT5=3 LUT6=10)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.302ns = ( 18.698 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.748ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8252, routed)        1.792    -0.748    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X51Y20         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.292 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.206     0.915    mfp_sys/top/cpu/core/mmu/tlb_dtlb/D[10]
    SLICE_X54Y17         LUT5 (Prop_lut5_I1_O)        0.124     1.039 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__4/O
                         net (fo=1, routed)           0.417     1.456    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__4_n_0
    SLICE_X54Y18         LUT4 (Prop_lut4_I0_O)        0.124     1.580 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__4/O
                         net (fo=1, routed)           0.000     1.580    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[19][0]
    SLICE_X54Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.093 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.093    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.210 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry__0/CO[3]
                         net (fo=3, routed)           0.757     2.967    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_1
    SLICE_X56Y19         LUT6 (Prop_lut6_I3_O)        0.124     3.091 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[16]_i_4__6/O
                         net (fo=22, routed)          1.081     4.172    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[16]_i_4__6_n_0
    SLICE_X59Y18         LUT6 (Prop_lut6_I1_O)        0.124     4.296 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_4__3/O
                         net (fo=1, routed)           0.433     4.729    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_4__3_n_0
    SLICE_X59Y18         LUT4 (Prop_lut4_I3_O)        0.124     4.853 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_2__12/O
                         net (fo=12, routed)          1.045     5.898    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[21]_0[0]
    SLICE_X52Y17         LUT6 (Prop_lut6_I0_O)        0.124     6.022 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.022    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X52Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.554 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.554    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.711 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.335     7.046    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X53Y18         LUT3 (Prop_lut3_I0_O)        0.329     7.375 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.561     7.936    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X53Y22         LUT6 (Prop_lut6_I0_O)        0.124     8.060 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.154     8.215    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X53Y22         LUT6 (Prop_lut6_I5_O)        0.124     8.339 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.276     8.614    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[1]_2
    SLICE_X53Y22         LUT6 (Prop_lut6_I0_O)        0.124     8.738 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__17/O
                         net (fo=2, routed)           0.166     8.904    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__17_n_0
    SLICE_X53Y22         LUT6 (Prop_lut6_I0_O)        0.124     9.028 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[2]_i_3__12/O
                         net (fo=1, routed)           0.496     9.524    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[4]_0
    SLICE_X53Y16         LUT6 (Prop_lut6_I5_O)        0.124     9.648 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[2]_i_1__48/O
                         net (fo=2, routed)           0.647    10.295    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/mmu_dcmode[1]
    SLICE_X53Y11         LUT3 (Prop_lut3_I2_O)        0.124    10.419 f  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_2__172/O
                         net (fo=9, routed)           0.463    10.882    mfp_sys/top/cpu/core/mmu/tlb_dtlb/wt_nwa
    SLICE_X52Y11         LUT3 (Prop_lut3_I1_O)        0.118    11.000 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[0]_i_1__465/O
                         net (fo=9, routed)           0.901    11.901    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/wb
    SLICE_X52Y10         LUT3 (Prop_lut3_I2_O)        0.354    12.255 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_4__77/O
                         net (fo=2, routed)           0.375    12.630    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q_reg[0]_3
    SLICE_X52Y10         LUT5 (Prop_lut5_I0_O)        0.332    12.962 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_5__48/O
                         net (fo=4, routed)           0.869    13.831    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_34
    SLICE_X52Y10         LUT6 (Prop_lut6_I2_O)        0.124    13.955 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          1.045    15.000    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X57Y8          LUT5 (Prop_lut5_I1_O)        0.150    15.150 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__155/O
                         net (fo=2, routed)           0.668    15.818    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_50
    SLICE_X57Y8          LUT6 (Prop_lut6_I1_O)        0.326    16.144 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           0.749    16.893    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X62Y8          LUT3 (Prop_lut3_I2_O)        0.124    17.017 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_18__4/O
                         net (fo=2, routed)           0.715    17.732    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/q_reg[0][0]
    RAMB18_X1Y0          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8252, routed)        1.718    18.698    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/clk_out1
    RAMB18_X1Y0          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.194    
                         clock uncertainty           -0.084    19.110    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.578    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg
  -------------------------------------------------------------------
                         required time                         18.578    
                         arrival time                         -17.732    
  -------------------------------------------------------------------
                         slack                                  0.847    

Slack (MET) :             0.847ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.479ns  (logic 5.120ns (27.708%)  route 13.359ns (72.292%))
  Logic Levels:           24  (CARRY4=4 LUT3=5 LUT4=2 LUT5=3 LUT6=10)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.302ns = ( 18.698 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.748ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8252, routed)        1.792    -0.748    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X51Y20         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.292 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.206     0.915    mfp_sys/top/cpu/core/mmu/tlb_dtlb/D[10]
    SLICE_X54Y17         LUT5 (Prop_lut5_I1_O)        0.124     1.039 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__4/O
                         net (fo=1, routed)           0.417     1.456    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__4_n_0
    SLICE_X54Y18         LUT4 (Prop_lut4_I0_O)        0.124     1.580 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__4/O
                         net (fo=1, routed)           0.000     1.580    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[19][0]
    SLICE_X54Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.093 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.093    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.210 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry__0/CO[3]
                         net (fo=3, routed)           0.757     2.967    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_1
    SLICE_X56Y19         LUT6 (Prop_lut6_I3_O)        0.124     3.091 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[16]_i_4__6/O
                         net (fo=22, routed)          1.081     4.172    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[16]_i_4__6_n_0
    SLICE_X59Y18         LUT6 (Prop_lut6_I1_O)        0.124     4.296 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_4__3/O
                         net (fo=1, routed)           0.433     4.729    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_4__3_n_0
    SLICE_X59Y18         LUT4 (Prop_lut4_I3_O)        0.124     4.853 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_2__12/O
                         net (fo=12, routed)          1.045     5.898    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[21]_0[0]
    SLICE_X52Y17         LUT6 (Prop_lut6_I0_O)        0.124     6.022 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.022    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X52Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.554 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.554    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.711 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.335     7.046    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X53Y18         LUT3 (Prop_lut3_I0_O)        0.329     7.375 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.561     7.936    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X53Y22         LUT6 (Prop_lut6_I0_O)        0.124     8.060 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.154     8.215    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X53Y22         LUT6 (Prop_lut6_I5_O)        0.124     8.339 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.276     8.614    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[1]_2
    SLICE_X53Y22         LUT6 (Prop_lut6_I0_O)        0.124     8.738 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__17/O
                         net (fo=2, routed)           0.166     8.904    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__17_n_0
    SLICE_X53Y22         LUT6 (Prop_lut6_I0_O)        0.124     9.028 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[2]_i_3__12/O
                         net (fo=1, routed)           0.496     9.524    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[4]_0
    SLICE_X53Y16         LUT6 (Prop_lut6_I5_O)        0.124     9.648 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[2]_i_1__48/O
                         net (fo=2, routed)           0.647    10.295    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/mmu_dcmode[1]
    SLICE_X53Y11         LUT3 (Prop_lut3_I2_O)        0.124    10.419 f  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_2__172/O
                         net (fo=9, routed)           0.463    10.882    mfp_sys/top/cpu/core/mmu/tlb_dtlb/wt_nwa
    SLICE_X52Y11         LUT3 (Prop_lut3_I1_O)        0.118    11.000 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[0]_i_1__465/O
                         net (fo=9, routed)           0.901    11.901    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/wb
    SLICE_X52Y10         LUT3 (Prop_lut3_I2_O)        0.354    12.255 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_4__77/O
                         net (fo=2, routed)           0.375    12.630    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q_reg[0]_3
    SLICE_X52Y10         LUT5 (Prop_lut5_I0_O)        0.332    12.962 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_5__48/O
                         net (fo=4, routed)           0.869    13.831    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_34
    SLICE_X52Y10         LUT6 (Prop_lut6_I2_O)        0.124    13.955 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          1.045    15.000    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X57Y8          LUT5 (Prop_lut5_I1_O)        0.150    15.150 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__155/O
                         net (fo=2, routed)           0.668    15.818    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_50
    SLICE_X57Y8          LUT6 (Prop_lut6_I1_O)        0.326    16.144 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           0.749    16.893    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X62Y8          LUT3 (Prop_lut3_I2_O)        0.124    17.017 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_18__4/O
                         net (fo=2, routed)           0.714    17.731    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/q_reg[0][0]
    RAMB18_X1Y0          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8252, routed)        1.718    18.698    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/clk_out1
    RAMB18_X1Y0          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.194    
                         clock uncertainty           -0.084    19.110    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.578    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg
  -------------------------------------------------------------------
                         required time                         18.578    
                         arrival time                         -17.731    
  -------------------------------------------------------------------
                         slack                                  0.847    

Slack (MET) :             0.873ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.452ns  (logic 5.120ns (27.748%)  route 13.331ns (72.252%))
  Logic Levels:           24  (CARRY4=4 LUT3=5 LUT4=2 LUT5=3 LUT6=10)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.303ns = ( 18.697 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.748ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8252, routed)        1.792    -0.748    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X51Y20         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.292 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.206     0.915    mfp_sys/top/cpu/core/mmu/tlb_dtlb/D[10]
    SLICE_X54Y17         LUT5 (Prop_lut5_I1_O)        0.124     1.039 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__4/O
                         net (fo=1, routed)           0.417     1.456    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__4_n_0
    SLICE_X54Y18         LUT4 (Prop_lut4_I0_O)        0.124     1.580 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__4/O
                         net (fo=1, routed)           0.000     1.580    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[19][0]
    SLICE_X54Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.093 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.093    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.210 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry__0/CO[3]
                         net (fo=3, routed)           0.757     2.967    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_1
    SLICE_X56Y19         LUT6 (Prop_lut6_I3_O)        0.124     3.091 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[16]_i_4__6/O
                         net (fo=22, routed)          1.081     4.172    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[16]_i_4__6_n_0
    SLICE_X59Y18         LUT6 (Prop_lut6_I1_O)        0.124     4.296 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_4__3/O
                         net (fo=1, routed)           0.433     4.729    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_4__3_n_0
    SLICE_X59Y18         LUT4 (Prop_lut4_I3_O)        0.124     4.853 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_2__12/O
                         net (fo=12, routed)          1.045     5.898    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[21]_0[0]
    SLICE_X52Y17         LUT6 (Prop_lut6_I0_O)        0.124     6.022 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.022    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X52Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.554 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.554    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.711 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.335     7.046    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X53Y18         LUT3 (Prop_lut3_I0_O)        0.329     7.375 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.561     7.936    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X53Y22         LUT6 (Prop_lut6_I0_O)        0.124     8.060 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.154     8.215    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X53Y22         LUT6 (Prop_lut6_I5_O)        0.124     8.339 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.276     8.614    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[1]_2
    SLICE_X53Y22         LUT6 (Prop_lut6_I0_O)        0.124     8.738 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__17/O
                         net (fo=2, routed)           0.166     8.904    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__17_n_0
    SLICE_X53Y22         LUT6 (Prop_lut6_I0_O)        0.124     9.028 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[2]_i_3__12/O
                         net (fo=1, routed)           0.496     9.524    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[4]_0
    SLICE_X53Y16         LUT6 (Prop_lut6_I5_O)        0.124     9.648 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[2]_i_1__48/O
                         net (fo=2, routed)           0.647    10.295    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/mmu_dcmode[1]
    SLICE_X53Y11         LUT3 (Prop_lut3_I2_O)        0.124    10.419 f  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_2__172/O
                         net (fo=9, routed)           0.463    10.882    mfp_sys/top/cpu/core/mmu/tlb_dtlb/wt_nwa
    SLICE_X52Y11         LUT3 (Prop_lut3_I1_O)        0.118    11.000 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[0]_i_1__465/O
                         net (fo=9, routed)           0.901    11.901    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/wb
    SLICE_X52Y10         LUT3 (Prop_lut3_I2_O)        0.354    12.255 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_4__77/O
                         net (fo=2, routed)           0.375    12.630    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q_reg[0]_3
    SLICE_X52Y10         LUT5 (Prop_lut5_I0_O)        0.332    12.962 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_5__48/O
                         net (fo=4, routed)           0.869    13.831    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_34
    SLICE_X52Y10         LUT6 (Prop_lut6_I2_O)        0.124    13.955 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          1.045    15.000    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X57Y8          LUT5 (Prop_lut5_I1_O)        0.150    15.150 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__155/O
                         net (fo=2, routed)           0.668    15.818    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_50
    SLICE_X57Y8          LUT6 (Prop_lut6_I1_O)        0.326    16.144 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           0.920    17.064    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X62Y8          LUT3 (Prop_lut3_I2_O)        0.124    17.188 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_1__9/O
                         net (fo=2, routed)           0.516    17.704    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/q_reg[3][0]
    RAMB18_X1Y3          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8252, routed)        1.717    18.697    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/clk_out1
    RAMB18_X1Y3          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.193    
                         clock uncertainty           -0.084    19.109    
    RAMB18_X1Y3          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.577    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg
  -------------------------------------------------------------------
                         required time                         18.577    
                         arrival time                         -17.704    
  -------------------------------------------------------------------
                         slack                                  0.873    

Slack (MET) :             0.873ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.452ns  (logic 5.120ns (27.748%)  route 13.331ns (72.252%))
  Logic Levels:           24  (CARRY4=4 LUT3=5 LUT4=2 LUT5=3 LUT6=10)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.303ns = ( 18.697 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.748ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8252, routed)        1.792    -0.748    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X51Y20         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.292 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.206     0.915    mfp_sys/top/cpu/core/mmu/tlb_dtlb/D[10]
    SLICE_X54Y17         LUT5 (Prop_lut5_I1_O)        0.124     1.039 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__4/O
                         net (fo=1, routed)           0.417     1.456    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__4_n_0
    SLICE_X54Y18         LUT4 (Prop_lut4_I0_O)        0.124     1.580 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__4/O
                         net (fo=1, routed)           0.000     1.580    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[19][0]
    SLICE_X54Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.093 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.093    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.210 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry__0/CO[3]
                         net (fo=3, routed)           0.757     2.967    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_1
    SLICE_X56Y19         LUT6 (Prop_lut6_I3_O)        0.124     3.091 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[16]_i_4__6/O
                         net (fo=22, routed)          1.081     4.172    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[16]_i_4__6_n_0
    SLICE_X59Y18         LUT6 (Prop_lut6_I1_O)        0.124     4.296 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_4__3/O
                         net (fo=1, routed)           0.433     4.729    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_4__3_n_0
    SLICE_X59Y18         LUT4 (Prop_lut4_I3_O)        0.124     4.853 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_2__12/O
                         net (fo=12, routed)          1.045     5.898    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[21]_0[0]
    SLICE_X52Y17         LUT6 (Prop_lut6_I0_O)        0.124     6.022 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.022    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X52Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.554 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.554    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.711 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.335     7.046    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X53Y18         LUT3 (Prop_lut3_I0_O)        0.329     7.375 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.561     7.936    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X53Y22         LUT6 (Prop_lut6_I0_O)        0.124     8.060 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.154     8.215    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X53Y22         LUT6 (Prop_lut6_I5_O)        0.124     8.339 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.276     8.614    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[1]_2
    SLICE_X53Y22         LUT6 (Prop_lut6_I0_O)        0.124     8.738 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__17/O
                         net (fo=2, routed)           0.166     8.904    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__17_n_0
    SLICE_X53Y22         LUT6 (Prop_lut6_I0_O)        0.124     9.028 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[2]_i_3__12/O
                         net (fo=1, routed)           0.496     9.524    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[4]_0
    SLICE_X53Y16         LUT6 (Prop_lut6_I5_O)        0.124     9.648 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[2]_i_1__48/O
                         net (fo=2, routed)           0.647    10.295    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/mmu_dcmode[1]
    SLICE_X53Y11         LUT3 (Prop_lut3_I2_O)        0.124    10.419 f  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_2__172/O
                         net (fo=9, routed)           0.463    10.882    mfp_sys/top/cpu/core/mmu/tlb_dtlb/wt_nwa
    SLICE_X52Y11         LUT3 (Prop_lut3_I1_O)        0.118    11.000 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[0]_i_1__465/O
                         net (fo=9, routed)           0.901    11.901    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/wb
    SLICE_X52Y10         LUT3 (Prop_lut3_I2_O)        0.354    12.255 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_4__77/O
                         net (fo=2, routed)           0.375    12.630    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q_reg[0]_3
    SLICE_X52Y10         LUT5 (Prop_lut5_I0_O)        0.332    12.962 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_5__48/O
                         net (fo=4, routed)           0.869    13.831    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_34
    SLICE_X52Y10         LUT6 (Prop_lut6_I2_O)        0.124    13.955 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          1.045    15.000    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X57Y8          LUT5 (Prop_lut5_I1_O)        0.150    15.150 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__155/O
                         net (fo=2, routed)           0.668    15.818    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_50
    SLICE_X57Y8          LUT6 (Prop_lut6_I1_O)        0.326    16.144 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           0.920    17.064    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X62Y8          LUT3 (Prop_lut3_I2_O)        0.124    17.188 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_1__9/O
                         net (fo=2, routed)           0.516    17.704    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/q_reg[3][0]
    RAMB18_X1Y3          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8252, routed)        1.717    18.697    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/clk_out1
    RAMB18_X1Y3          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.193    
                         clock uncertainty           -0.084    19.109    
    RAMB18_X1Y3          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.577    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg
  -------------------------------------------------------------------
                         required time                         18.577    
                         arrival time                         -17.704    
  -------------------------------------------------------------------
                         slack                                  0.873    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/icc/_biu_datain_reg_31_0_/cregister/cregister/q_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/icc/_fb_data3_31_0_/cregister/register_inst/q_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.186ns (73.160%)  route 0.068ns (26.840%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.743ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8252, routed)        0.656    -0.508    mfp_sys/top/cpu/core/icc/_biu_datain_reg_31_0_/cregister/cregister/clk_out1
    SLICE_X7Y24          FDRE                                         r  mfp_sys/top/cpu/core/icc/_biu_datain_reg_31_0_/cregister/cregister/q_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y24          FDRE (Prop_fdre_C_Q)         0.141    -0.367 r  mfp_sys/top/cpu/core/icc/_biu_datain_reg_31_0_/cregister/cregister/q_reg[21]/Q
                         net (fo=5, routed)           0.068    -0.298    mfp_sys/top/cpu/core/icc/_biu_datawd_reg_1_0_/q_reg[31]_3[21]
    SLICE_X6Y24          LUT5 (Prop_lut5_I4_O)        0.045    -0.253 r  mfp_sys/top/cpu/core/icc/_biu_datawd_reg_1_0_/q[21]_i_1__51/O
                         net (fo=1, routed)           0.000    -0.253    mfp_sys/top/cpu/core/icc/_fb_data3_31_0_/cregister/register_inst/D[21]
    SLICE_X6Y24          FDRE                                         r  mfp_sys/top/cpu/core/icc/_fb_data3_31_0_/cregister/register_inst/q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8252, routed)        0.930    -0.743    mfp_sys/top/cpu/core/icc/_fb_data3_31_0_/cregister/register_inst/clk_out1
    SLICE_X6Y24          FDRE                                         r  mfp_sys/top/cpu/core/icc/_fb_data3_31_0_/cregister/register_inst/q_reg[21]/C
                         clock pessimism              0.249    -0.495    
    SLICE_X6Y24          FDRE (Hold_fdre_C_D)         0.120    -0.375    mfp_sys/top/cpu/core/icc/_fb_data3_31_0_/cregister/register_inst/q_reg[21]
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/siu/_cdreset/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8252, routed)        0.634    -0.530    mfp_sys/top/cpu/core/siu/_cdreset/clk_out1
    SLICE_X33Y14         FDRE                                         r  mfp_sys/top/cpu/core/siu/_cdreset/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y14         FDRE (Prop_fdre_C_Q)         0.141    -0.389 r  mfp_sys/top/cpu/core/siu/_cdreset/q_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.333    mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]_2
    SLICE_X33Y14         FDRE                                         r  mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8252, routed)        0.907    -0.766    mfp_sys/top/cpu/core/siu/_siu_coldreset/clk_out1
    SLICE_X33Y14         FDRE                                         r  mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]/C
                         clock pessimism              0.237    -0.530    
    SLICE_X33Y14         FDRE (Hold_fdre_C_D)         0.075    -0.455    mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.333    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[8]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b0/ram_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.164ns (42.405%)  route 0.223ns (57.595%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.715ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8252, routed)        0.640    -0.524    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/clk_out1
    SLICE_X10Y40         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[8]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y40         FDRE (Prop_fdre_C_Q)         0.164    -0.360 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[8]_rep__1/Q
                         net (fo=17, routed)          0.223    -0.137    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b0/ADDRARDADDR[6]
    RAMB18_X0Y16         RAMB18E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b0/ram_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8252, routed)        0.958    -0.715    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b0/clk_out1
    RAMB18_X0Y16         RAMB18E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b0/ram_reg/CLKARDCLK
                         clock pessimism              0.272    -0.443    
    RAMB18_X0Y16         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.260    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b0/ram_reg
  -------------------------------------------------------------------
                         required time                          0.260    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/cpz/cpz_pc/_dqual_49/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8252, routed)        0.633    -0.531    mfp_sys/top/cpu/core/cpz/cpz_pc/_dqual_49/clk_out1
    SLICE_X35Y15         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/_dqual_49/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  mfp_sys/top/cpu/core/cpz/cpz_pc/_dqual_49/q_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.334    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/dqual_49
    SLICE_X35Y15         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8252, routed)        0.905    -0.768    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/clk_out1
    SLICE_X35Y15         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[49]/C
                         clock pessimism              0.238    -0.531    
    SLICE_X35Y15         FDRE (Hold_fdre_C_D)         0.071    -0.460    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[49]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_pc_en_mask_xx/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_any_tc_enabled/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8252, routed)        0.629    -0.535    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_pc_en_mask_xx/clk_out1
    SLICE_X44Y16         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_pc_en_mask_xx/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_pc_en_mask_xx/q_reg[0]/Q
                         net (fo=1, routed)           0.065    -0.328    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_any_tc_enabled/q_reg[0]_0
    SLICE_X44Y16         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_any_tc_enabled/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8252, routed)        0.902    -0.771    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_any_tc_enabled/clk_out1
    SLICE_X44Y16         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_any_tc_enabled/q_reg[0]/C
                         clock pessimism              0.237    -0.535    
    SLICE_X44Y16         FDRE (Hold_fdre_C_D)         0.075    -0.460    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_any_tc_enabled/q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.328    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/cpz/cpz_pc/_iqual_49/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8252, routed)        0.631    -0.533    mfp_sys/top/cpu/core/cpz/cpz_pc/_iqual_49/clk_out1
    SLICE_X28Y18         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/_iqual_49/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  mfp_sys/top/cpu/core/cpz/cpz_pc/_iqual_49/q_reg[0]/Q
                         net (fo=1, routed)           0.065    -0.326    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_pc_cnt_evt_reg_255_0_/cregister/register_inst/iqual_49
    SLICE_X28Y18         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8252, routed)        0.904    -0.769    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_pc_cnt_evt_reg_255_0_/cregister/register_inst/clk_out1
    SLICE_X28Y18         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[49]/C
                         clock pessimism              0.237    -0.533    
    SLICE_X28Y18         FDRE (Hold_fdre_C_D)         0.075    -0.458    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[49]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH/ADR4
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.389%)  route 0.208ns (59.611%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8252, routed)        0.631    -0.533    mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/clk_out1
    SLICE_X61Y7          FDRE                                         r  mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[4]/Q
                         net (fo=7, routed)           0.208    -0.184    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/A4
    SLICE_X58Y6          RAMS64E                                      r  mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8252, routed)        0.907    -0.766    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/WCLK
    SLICE_X58Y6          RAMS64E                                      r  mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH/CLK
                         clock pessimism              0.251    -0.516    
    SLICE_X58Y6          RAMS64E (Hold_rams64e_CLK_ADR4)
                                                      0.200    -0.316    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH
  -------------------------------------------------------------------
                         required time                          0.316    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/LOW/ADR4
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.389%)  route 0.208ns (59.611%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8252, routed)        0.631    -0.533    mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/clk_out1
    SLICE_X61Y7          FDRE                                         r  mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[4]/Q
                         net (fo=7, routed)           0.208    -0.184    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/A4
    SLICE_X58Y6          RAMS64E                                      r  mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/LOW/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8252, routed)        0.907    -0.766    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/WCLK
    SLICE_X58Y6          RAMS64E                                      r  mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/LOW/CLK
                         clock pessimism              0.251    -0.516    
    SLICE_X58Y6          RAMS64E (Hold_rams64e_CLK_ADR4)
                                                      0.200    -0.316    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/LOW
  -------------------------------------------------------------------
                         required time                          0.316    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/mmu/tlb_cpy/_lfsr_9_0_/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/mmu/tlb_cpy/_lfsr_9_0_/q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8252, routed)        0.630    -0.534    mfp_sys/top/cpu/core/mmu/tlb_cpy/_lfsr_9_0_/clk_out1
    SLICE_X39Y34         FDRE                                         r  mfp_sys/top/cpu/core/mmu/tlb_cpy/_lfsr_9_0_/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  mfp_sys/top/cpu/core/mmu/tlb_cpy/_lfsr_9_0_/q_reg[0]/Q
                         net (fo=4, routed)           0.068    -0.325    mfp_sys/top/cpu/core/mmu/tlb_cpy/_lfsr_9_0_/q_reg_n_0_[0]
    SLICE_X39Y34         FDRE                                         r  mfp_sys/top/cpu/core/mmu/tlb_cpy/_lfsr_9_0_/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8252, routed)        0.904    -0.769    mfp_sys/top/cpu/core/mmu/tlb_cpy/_lfsr_9_0_/clk_out1
    SLICE_X39Y34         FDRE                                         r  mfp_sys/top/cpu/core/mmu/tlb_cpy/_lfsr_9_0_/q_reg[1]/C
                         clock pessimism              0.236    -0.534    
    SLICE_X39Y34         FDRE (Hold_fdre_C_D)         0.075    -0.459    mfp_sys/top/cpu/core/mmu/tlb_cpy/_lfsr_9_0_/q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/cpz/_cdmmbase_31_0_/cregister/cregister/q_reg[23]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/cdmm/cdmm_ctl/_cdmm_sel/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.314ns (63.700%)  route 0.179ns (36.300%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8252, routed)        0.623    -0.541    mfp_sys/top/cpu/core/cpz/_cdmmbase_31_0_/cregister/cregister/clk_out1
    SLICE_X52Y18         FDSE                                         r  mfp_sys/top/cpu/core/cpz/_cdmmbase_31_0_/cregister/cregister/q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y18         FDSE (Prop_fdse_C_Q)         0.141    -0.400 r  mfp_sys/top/cpu/core/cpz/_cdmmbase_31_0_/cregister/cregister/q_reg[23]/Q
                         net (fo=3, routed)           0.179    -0.221    mfp_sys/top/cpu/core/cpz/_cdmmbase_31_0_/cregister/cregister/cpz_cdmmbase[27]
    SLICE_X51Y16         LUT6 (Prop_lut6_I5_O)        0.045    -0.176 r  mfp_sys/top/cpu/core/cpz/_cdmmbase_31_0_/cregister/cregister/cdmm_area_carry__0_i_2/O
                         net (fo=1, routed)           0.000    -0.176    mfp_sys/top/cpu/core/cdmm/cdmm_ctl/q_reg[27][0]
    SLICE_X51Y16         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.128    -0.048 r  mfp_sys/top/cpu/core/cdmm/cdmm_ctl/cdmm_area_carry__0/CO[1]
                         net (fo=21, routed)          0.000    -0.048    mfp_sys/top/cpu/core/cdmm/cdmm_ctl/_cdmm_sel/CO[0]
    SLICE_X51Y16         FDRE                                         r  mfp_sys/top/cpu/core/cdmm/cdmm_ctl/_cdmm_sel/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8252, routed)        0.898    -0.775    mfp_sys/top/cpu/core/cdmm/cdmm_ctl/_cdmm_sel/clk_out1
    SLICE_X51Y16         FDRE                                         r  mfp_sys/top/cpu/core/cdmm/cdmm_ctl/_cdmm_sel/q_reg[0]/C
                         clock pessimism              0.501    -0.275    
    SLICE_X51Y16         FDRE (Hold_fdre_C_D)         0.091    -0.184    mfp_sys/top/cpu/core/cdmm/cdmm_ctl/_cdmm_sel/q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.184    
                         arrival time                          -0.048    
  -------------------------------------------------------------------
                         slack                                  0.136    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X1Y13     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X1Y14     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_1_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X2Y12     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X2Y13     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_1_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X2Y6      mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p2/ram_reg_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X2Y7      mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p2/ram_reg_1_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X1Y7      mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p3/ram_reg_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X1Y8      mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p3/ram_reg_1_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X3Y12     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_0_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X3Y13     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_1_7/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X58Y7      mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X58Y7      mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X58Y7      mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X58Y7      mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X60Y6      mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X60Y6      mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X58Y6      mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X58Y6      mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X60Y6      mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X60Y6      mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X58Y7      mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X58Y7      mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X60Y6      mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X60Y6      mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X58Y6      mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X58Y6      mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X58Y7      mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X58Y7      mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X60Y6      mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X60Y6      mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.487ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.487ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.892ns  (logic 5.120ns (27.102%)  route 13.772ns (72.898%))
  Logic Levels:           24  (CARRY4=4 LUT3=5 LUT4=2 LUT5=3 LUT6=10)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 18.749 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.748ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8252, routed)        1.792    -0.748    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X51Y20         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.292 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.206     0.915    mfp_sys/top/cpu/core/mmu/tlb_dtlb/D[10]
    SLICE_X54Y17         LUT5 (Prop_lut5_I1_O)        0.124     1.039 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__4/O
                         net (fo=1, routed)           0.417     1.456    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__4_n_0
    SLICE_X54Y18         LUT4 (Prop_lut4_I0_O)        0.124     1.580 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__4/O
                         net (fo=1, routed)           0.000     1.580    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[19][0]
    SLICE_X54Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.093 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.093    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.210 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry__0/CO[3]
                         net (fo=3, routed)           0.757     2.967    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_1
    SLICE_X56Y19         LUT6 (Prop_lut6_I3_O)        0.124     3.091 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[16]_i_4__6/O
                         net (fo=22, routed)          1.081     4.172    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[16]_i_4__6_n_0
    SLICE_X59Y18         LUT6 (Prop_lut6_I1_O)        0.124     4.296 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_4__3/O
                         net (fo=1, routed)           0.433     4.729    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_4__3_n_0
    SLICE_X59Y18         LUT4 (Prop_lut4_I3_O)        0.124     4.853 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_2__12/O
                         net (fo=12, routed)          1.045     5.898    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[21]_0[0]
    SLICE_X52Y17         LUT6 (Prop_lut6_I0_O)        0.124     6.022 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.022    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X52Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.554 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.554    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.711 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.335     7.046    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X53Y18         LUT3 (Prop_lut3_I0_O)        0.329     7.375 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.561     7.936    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X53Y22         LUT6 (Prop_lut6_I0_O)        0.124     8.060 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.154     8.215    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X53Y22         LUT6 (Prop_lut6_I5_O)        0.124     8.339 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.276     8.614    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[1]_2
    SLICE_X53Y22         LUT6 (Prop_lut6_I0_O)        0.124     8.738 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__17/O
                         net (fo=2, routed)           0.166     8.904    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__17_n_0
    SLICE_X53Y22         LUT6 (Prop_lut6_I0_O)        0.124     9.028 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[2]_i_3__12/O
                         net (fo=1, routed)           0.496     9.524    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[4]_0
    SLICE_X53Y16         LUT6 (Prop_lut6_I5_O)        0.124     9.648 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[2]_i_1__48/O
                         net (fo=2, routed)           0.647    10.295    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/mmu_dcmode[1]
    SLICE_X53Y11         LUT3 (Prop_lut3_I2_O)        0.124    10.419 f  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_2__172/O
                         net (fo=9, routed)           0.463    10.882    mfp_sys/top/cpu/core/mmu/tlb_dtlb/wt_nwa
    SLICE_X52Y11         LUT3 (Prop_lut3_I1_O)        0.118    11.000 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[0]_i_1__465/O
                         net (fo=9, routed)           0.901    11.901    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/wb
    SLICE_X52Y10         LUT3 (Prop_lut3_I2_O)        0.354    12.255 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_4__77/O
                         net (fo=2, routed)           0.375    12.630    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q_reg[0]_3
    SLICE_X52Y10         LUT5 (Prop_lut5_I0_O)        0.332    12.962 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_5__48/O
                         net (fo=4, routed)           0.869    13.831    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_34
    SLICE_X52Y10         LUT6 (Prop_lut6_I2_O)        0.124    13.955 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          1.045    15.000    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X57Y8          LUT5 (Prop_lut5_I1_O)        0.150    15.150 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__155/O
                         net (fo=2, routed)           0.668    15.818    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_50
    SLICE_X57Y8          LUT6 (Prop_lut6_I1_O)        0.326    16.144 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           0.878    17.022    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X63Y6          LUT3 (Prop_lut3_I2_O)        0.124    17.146 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_9__7/O
                         net (fo=2, routed)           0.998    18.144    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/q_reg[2][0]
    RAMB18_X2Y0          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8252, routed)        1.769    18.749    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/clk_out1
    RAMB18_X2Y0          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.245    
                         clock uncertainty           -0.082    19.163    
    RAMB18_X2Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.631    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg
  -------------------------------------------------------------------
                         required time                         18.631    
                         arrival time                         -18.144    
  -------------------------------------------------------------------
                         slack                                  0.487    

Slack (MET) :             0.499ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.880ns  (logic 5.120ns (27.118%)  route 13.760ns (72.882%))
  Logic Levels:           24  (CARRY4=4 LUT3=5 LUT4=2 LUT5=3 LUT6=10)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 18.749 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.748ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8252, routed)        1.792    -0.748    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X51Y20         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.292 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.206     0.915    mfp_sys/top/cpu/core/mmu/tlb_dtlb/D[10]
    SLICE_X54Y17         LUT5 (Prop_lut5_I1_O)        0.124     1.039 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__4/O
                         net (fo=1, routed)           0.417     1.456    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__4_n_0
    SLICE_X54Y18         LUT4 (Prop_lut4_I0_O)        0.124     1.580 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__4/O
                         net (fo=1, routed)           0.000     1.580    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[19][0]
    SLICE_X54Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.093 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.093    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.210 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry__0/CO[3]
                         net (fo=3, routed)           0.757     2.967    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_1
    SLICE_X56Y19         LUT6 (Prop_lut6_I3_O)        0.124     3.091 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[16]_i_4__6/O
                         net (fo=22, routed)          1.081     4.172    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[16]_i_4__6_n_0
    SLICE_X59Y18         LUT6 (Prop_lut6_I1_O)        0.124     4.296 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_4__3/O
                         net (fo=1, routed)           0.433     4.729    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_4__3_n_0
    SLICE_X59Y18         LUT4 (Prop_lut4_I3_O)        0.124     4.853 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_2__12/O
                         net (fo=12, routed)          1.045     5.898    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[21]_0[0]
    SLICE_X52Y17         LUT6 (Prop_lut6_I0_O)        0.124     6.022 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.022    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X52Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.554 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.554    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.711 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.335     7.046    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X53Y18         LUT3 (Prop_lut3_I0_O)        0.329     7.375 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.561     7.936    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X53Y22         LUT6 (Prop_lut6_I0_O)        0.124     8.060 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.154     8.215    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X53Y22         LUT6 (Prop_lut6_I5_O)        0.124     8.339 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.276     8.614    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[1]_2
    SLICE_X53Y22         LUT6 (Prop_lut6_I0_O)        0.124     8.738 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__17/O
                         net (fo=2, routed)           0.166     8.904    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__17_n_0
    SLICE_X53Y22         LUT6 (Prop_lut6_I0_O)        0.124     9.028 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[2]_i_3__12/O
                         net (fo=1, routed)           0.496     9.524    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[4]_0
    SLICE_X53Y16         LUT6 (Prop_lut6_I5_O)        0.124     9.648 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[2]_i_1__48/O
                         net (fo=2, routed)           0.647    10.295    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/mmu_dcmode[1]
    SLICE_X53Y11         LUT3 (Prop_lut3_I2_O)        0.124    10.419 f  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_2__172/O
                         net (fo=9, routed)           0.463    10.882    mfp_sys/top/cpu/core/mmu/tlb_dtlb/wt_nwa
    SLICE_X52Y11         LUT3 (Prop_lut3_I1_O)        0.118    11.000 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[0]_i_1__465/O
                         net (fo=9, routed)           0.901    11.901    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/wb
    SLICE_X52Y10         LUT3 (Prop_lut3_I2_O)        0.354    12.255 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_4__77/O
                         net (fo=2, routed)           0.375    12.630    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q_reg[0]_3
    SLICE_X52Y10         LUT5 (Prop_lut5_I0_O)        0.332    12.962 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_5__48/O
                         net (fo=4, routed)           0.869    13.831    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_34
    SLICE_X52Y10         LUT6 (Prop_lut6_I2_O)        0.124    13.955 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          1.045    15.000    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X57Y8          LUT5 (Prop_lut5_I1_O)        0.150    15.150 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__155/O
                         net (fo=2, routed)           0.668    15.818    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_50
    SLICE_X57Y8          LUT6 (Prop_lut6_I1_O)        0.326    16.144 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           0.878    17.022    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X63Y6          LUT3 (Prop_lut3_I2_O)        0.124    17.146 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_9__7/O
                         net (fo=2, routed)           0.987    18.133    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/q_reg[2][0]
    RAMB18_X2Y0          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8252, routed)        1.769    18.749    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/clk_out1
    RAMB18_X2Y0          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.245    
                         clock uncertainty           -0.082    19.163    
    RAMB18_X2Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.631    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg
  -------------------------------------------------------------------
                         required time                         18.631    
                         arrival time                         -18.133    
  -------------------------------------------------------------------
                         slack                                  0.499    

Slack (MET) :             0.620ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.757ns  (logic 5.120ns (27.296%)  route 13.637ns (72.704%))
  Logic Levels:           24  (CARRY4=4 LUT3=5 LUT4=2 LUT5=3 LUT6=10)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 18.748 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.748ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8252, routed)        1.792    -0.748    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X51Y20         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.292 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.206     0.915    mfp_sys/top/cpu/core/mmu/tlb_dtlb/D[10]
    SLICE_X54Y17         LUT5 (Prop_lut5_I1_O)        0.124     1.039 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__4/O
                         net (fo=1, routed)           0.417     1.456    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__4_n_0
    SLICE_X54Y18         LUT4 (Prop_lut4_I0_O)        0.124     1.580 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__4/O
                         net (fo=1, routed)           0.000     1.580    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[19][0]
    SLICE_X54Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.093 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.093    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.210 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry__0/CO[3]
                         net (fo=3, routed)           0.757     2.967    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_1
    SLICE_X56Y19         LUT6 (Prop_lut6_I3_O)        0.124     3.091 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[16]_i_4__6/O
                         net (fo=22, routed)          1.081     4.172    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[16]_i_4__6_n_0
    SLICE_X59Y18         LUT6 (Prop_lut6_I1_O)        0.124     4.296 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_4__3/O
                         net (fo=1, routed)           0.433     4.729    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_4__3_n_0
    SLICE_X59Y18         LUT4 (Prop_lut4_I3_O)        0.124     4.853 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_2__12/O
                         net (fo=12, routed)          1.045     5.898    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[21]_0[0]
    SLICE_X52Y17         LUT6 (Prop_lut6_I0_O)        0.124     6.022 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.022    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X52Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.554 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.554    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.711 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.335     7.046    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X53Y18         LUT3 (Prop_lut3_I0_O)        0.329     7.375 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.561     7.936    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X53Y22         LUT6 (Prop_lut6_I0_O)        0.124     8.060 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.154     8.215    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X53Y22         LUT6 (Prop_lut6_I5_O)        0.124     8.339 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.276     8.614    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[1]_2
    SLICE_X53Y22         LUT6 (Prop_lut6_I0_O)        0.124     8.738 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__17/O
                         net (fo=2, routed)           0.166     8.904    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__17_n_0
    SLICE_X53Y22         LUT6 (Prop_lut6_I0_O)        0.124     9.028 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[2]_i_3__12/O
                         net (fo=1, routed)           0.496     9.524    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[4]_0
    SLICE_X53Y16         LUT6 (Prop_lut6_I5_O)        0.124     9.648 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[2]_i_1__48/O
                         net (fo=2, routed)           0.647    10.295    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/mmu_dcmode[1]
    SLICE_X53Y11         LUT3 (Prop_lut3_I2_O)        0.124    10.419 f  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_2__172/O
                         net (fo=9, routed)           0.463    10.882    mfp_sys/top/cpu/core/mmu/tlb_dtlb/wt_nwa
    SLICE_X52Y11         LUT3 (Prop_lut3_I1_O)        0.118    11.000 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[0]_i_1__465/O
                         net (fo=9, routed)           0.901    11.901    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/wb
    SLICE_X52Y10         LUT3 (Prop_lut3_I2_O)        0.354    12.255 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_4__77/O
                         net (fo=2, routed)           0.375    12.630    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q_reg[0]_3
    SLICE_X52Y10         LUT5 (Prop_lut5_I0_O)        0.332    12.962 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_5__48/O
                         net (fo=4, routed)           0.869    13.831    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_34
    SLICE_X52Y10         LUT6 (Prop_lut6_I2_O)        0.124    13.955 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          1.045    15.000    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X57Y8          LUT5 (Prop_lut5_I1_O)        0.150    15.150 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__155/O
                         net (fo=2, routed)           0.668    15.818    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_50
    SLICE_X57Y8          LUT6 (Prop_lut6_I1_O)        0.326    16.144 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           0.972    17.116    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X63Y8          LUT3 (Prop_lut3_I2_O)        0.124    17.240 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_9__8/O
                         net (fo=2, routed)           0.770    18.010    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/q_reg[1][0]
    RAMB18_X2Y2          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8252, routed)        1.768    18.748    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/clk_out1
    RAMB18_X2Y2          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.244    
                         clock uncertainty           -0.082    19.162    
    RAMB18_X2Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.630    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         18.630    
                         arrival time                         -18.010    
  -------------------------------------------------------------------
                         slack                                  0.620    

Slack (MET) :             0.620ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.757ns  (logic 5.120ns (27.296%)  route 13.637ns (72.704%))
  Logic Levels:           24  (CARRY4=4 LUT3=5 LUT4=2 LUT5=3 LUT6=10)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 18.748 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.748ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8252, routed)        1.792    -0.748    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X51Y20         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.292 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.206     0.915    mfp_sys/top/cpu/core/mmu/tlb_dtlb/D[10]
    SLICE_X54Y17         LUT5 (Prop_lut5_I1_O)        0.124     1.039 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__4/O
                         net (fo=1, routed)           0.417     1.456    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__4_n_0
    SLICE_X54Y18         LUT4 (Prop_lut4_I0_O)        0.124     1.580 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__4/O
                         net (fo=1, routed)           0.000     1.580    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[19][0]
    SLICE_X54Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.093 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.093    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.210 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry__0/CO[3]
                         net (fo=3, routed)           0.757     2.967    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_1
    SLICE_X56Y19         LUT6 (Prop_lut6_I3_O)        0.124     3.091 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[16]_i_4__6/O
                         net (fo=22, routed)          1.081     4.172    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[16]_i_4__6_n_0
    SLICE_X59Y18         LUT6 (Prop_lut6_I1_O)        0.124     4.296 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_4__3/O
                         net (fo=1, routed)           0.433     4.729    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_4__3_n_0
    SLICE_X59Y18         LUT4 (Prop_lut4_I3_O)        0.124     4.853 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_2__12/O
                         net (fo=12, routed)          1.045     5.898    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[21]_0[0]
    SLICE_X52Y17         LUT6 (Prop_lut6_I0_O)        0.124     6.022 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.022    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X52Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.554 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.554    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.711 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.335     7.046    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X53Y18         LUT3 (Prop_lut3_I0_O)        0.329     7.375 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.561     7.936    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X53Y22         LUT6 (Prop_lut6_I0_O)        0.124     8.060 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.154     8.215    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X53Y22         LUT6 (Prop_lut6_I5_O)        0.124     8.339 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.276     8.614    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[1]_2
    SLICE_X53Y22         LUT6 (Prop_lut6_I0_O)        0.124     8.738 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__17/O
                         net (fo=2, routed)           0.166     8.904    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__17_n_0
    SLICE_X53Y22         LUT6 (Prop_lut6_I0_O)        0.124     9.028 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[2]_i_3__12/O
                         net (fo=1, routed)           0.496     9.524    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[4]_0
    SLICE_X53Y16         LUT6 (Prop_lut6_I5_O)        0.124     9.648 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[2]_i_1__48/O
                         net (fo=2, routed)           0.647    10.295    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/mmu_dcmode[1]
    SLICE_X53Y11         LUT3 (Prop_lut3_I2_O)        0.124    10.419 f  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_2__172/O
                         net (fo=9, routed)           0.463    10.882    mfp_sys/top/cpu/core/mmu/tlb_dtlb/wt_nwa
    SLICE_X52Y11         LUT3 (Prop_lut3_I1_O)        0.118    11.000 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[0]_i_1__465/O
                         net (fo=9, routed)           0.901    11.901    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/wb
    SLICE_X52Y10         LUT3 (Prop_lut3_I2_O)        0.354    12.255 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_4__77/O
                         net (fo=2, routed)           0.375    12.630    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q_reg[0]_3
    SLICE_X52Y10         LUT5 (Prop_lut5_I0_O)        0.332    12.962 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_5__48/O
                         net (fo=4, routed)           0.869    13.831    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_34
    SLICE_X52Y10         LUT6 (Prop_lut6_I2_O)        0.124    13.955 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          1.045    15.000    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X57Y8          LUT5 (Prop_lut5_I1_O)        0.150    15.150 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__155/O
                         net (fo=2, routed)           0.668    15.818    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_50
    SLICE_X57Y8          LUT6 (Prop_lut6_I1_O)        0.326    16.144 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           0.972    17.116    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X63Y8          LUT3 (Prop_lut3_I2_O)        0.124    17.240 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_9__8/O
                         net (fo=2, routed)           0.770    18.010    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/q_reg[1][0]
    RAMB18_X2Y2          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8252, routed)        1.768    18.748    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/clk_out1
    RAMB18_X2Y2          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.244    
                         clock uncertainty           -0.082    19.162    
    RAMB18_X2Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.630    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         18.630    
                         arrival time                         -18.010    
  -------------------------------------------------------------------
                         slack                                  0.620    

Slack (MET) :             0.678ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.701ns  (logic 5.120ns (27.379%)  route 13.581ns (72.621%))
  Logic Levels:           24  (CARRY4=4 LUT3=5 LUT4=2 LUT5=3 LUT6=10)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 18.749 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.748ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8252, routed)        1.792    -0.748    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X51Y20         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.292 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.206     0.915    mfp_sys/top/cpu/core/mmu/tlb_dtlb/D[10]
    SLICE_X54Y17         LUT5 (Prop_lut5_I1_O)        0.124     1.039 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__4/O
                         net (fo=1, routed)           0.417     1.456    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__4_n_0
    SLICE_X54Y18         LUT4 (Prop_lut4_I0_O)        0.124     1.580 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__4/O
                         net (fo=1, routed)           0.000     1.580    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[19][0]
    SLICE_X54Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.093 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.093    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.210 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry__0/CO[3]
                         net (fo=3, routed)           0.757     2.967    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_1
    SLICE_X56Y19         LUT6 (Prop_lut6_I3_O)        0.124     3.091 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[16]_i_4__6/O
                         net (fo=22, routed)          1.081     4.172    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[16]_i_4__6_n_0
    SLICE_X59Y18         LUT6 (Prop_lut6_I1_O)        0.124     4.296 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_4__3/O
                         net (fo=1, routed)           0.433     4.729    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_4__3_n_0
    SLICE_X59Y18         LUT4 (Prop_lut4_I3_O)        0.124     4.853 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_2__12/O
                         net (fo=12, routed)          1.045     5.898    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[21]_0[0]
    SLICE_X52Y17         LUT6 (Prop_lut6_I0_O)        0.124     6.022 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.022    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X52Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.554 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.554    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.711 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.335     7.046    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X53Y18         LUT3 (Prop_lut3_I0_O)        0.329     7.375 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.561     7.936    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X53Y22         LUT6 (Prop_lut6_I0_O)        0.124     8.060 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.154     8.215    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X53Y22         LUT6 (Prop_lut6_I5_O)        0.124     8.339 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.276     8.614    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[1]_2
    SLICE_X53Y22         LUT6 (Prop_lut6_I0_O)        0.124     8.738 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__17/O
                         net (fo=2, routed)           0.166     8.904    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__17_n_0
    SLICE_X53Y22         LUT6 (Prop_lut6_I0_O)        0.124     9.028 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[2]_i_3__12/O
                         net (fo=1, routed)           0.496     9.524    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[4]_0
    SLICE_X53Y16         LUT6 (Prop_lut6_I5_O)        0.124     9.648 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[2]_i_1__48/O
                         net (fo=2, routed)           0.647    10.295    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/mmu_dcmode[1]
    SLICE_X53Y11         LUT3 (Prop_lut3_I2_O)        0.124    10.419 f  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_2__172/O
                         net (fo=9, routed)           0.463    10.882    mfp_sys/top/cpu/core/mmu/tlb_dtlb/wt_nwa
    SLICE_X52Y11         LUT3 (Prop_lut3_I1_O)        0.118    11.000 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[0]_i_1__465/O
                         net (fo=9, routed)           0.901    11.901    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/wb
    SLICE_X52Y10         LUT3 (Prop_lut3_I2_O)        0.354    12.255 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_4__77/O
                         net (fo=2, routed)           0.375    12.630    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q_reg[0]_3
    SLICE_X52Y10         LUT5 (Prop_lut5_I0_O)        0.332    12.962 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_5__48/O
                         net (fo=4, routed)           0.869    13.831    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_34
    SLICE_X52Y10         LUT6 (Prop_lut6_I2_O)        0.124    13.955 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          1.045    15.000    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X57Y8          LUT5 (Prop_lut5_I1_O)        0.150    15.150 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__155/O
                         net (fo=2, routed)           0.668    15.818    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_50
    SLICE_X57Y8          LUT6 (Prop_lut6_I1_O)        0.326    16.144 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           0.919    17.063    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X64Y5          LUT3 (Prop_lut3_I2_O)        0.124    17.187 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_1__10/O
                         net (fo=2, routed)           0.766    17.953    mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/q_reg[2][0]
    RAMB18_X2Y1          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8252, routed)        1.769    18.749    mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/clk_out1
    RAMB18_X2Y1          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.245    
                         clock uncertainty           -0.082    19.163    
    RAMB18_X2Y1          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.631    mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg
  -------------------------------------------------------------------
                         required time                         18.631    
                         arrival time                         -17.953    
  -------------------------------------------------------------------
                         slack                                  0.678    

Slack (MET) :             0.678ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.701ns  (logic 5.120ns (27.379%)  route 13.581ns (72.621%))
  Logic Levels:           24  (CARRY4=4 LUT3=5 LUT4=2 LUT5=3 LUT6=10)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 18.749 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.748ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8252, routed)        1.792    -0.748    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X51Y20         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.292 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.206     0.915    mfp_sys/top/cpu/core/mmu/tlb_dtlb/D[10]
    SLICE_X54Y17         LUT5 (Prop_lut5_I1_O)        0.124     1.039 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__4/O
                         net (fo=1, routed)           0.417     1.456    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__4_n_0
    SLICE_X54Y18         LUT4 (Prop_lut4_I0_O)        0.124     1.580 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__4/O
                         net (fo=1, routed)           0.000     1.580    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[19][0]
    SLICE_X54Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.093 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.093    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.210 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry__0/CO[3]
                         net (fo=3, routed)           0.757     2.967    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_1
    SLICE_X56Y19         LUT6 (Prop_lut6_I3_O)        0.124     3.091 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[16]_i_4__6/O
                         net (fo=22, routed)          1.081     4.172    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[16]_i_4__6_n_0
    SLICE_X59Y18         LUT6 (Prop_lut6_I1_O)        0.124     4.296 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_4__3/O
                         net (fo=1, routed)           0.433     4.729    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_4__3_n_0
    SLICE_X59Y18         LUT4 (Prop_lut4_I3_O)        0.124     4.853 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_2__12/O
                         net (fo=12, routed)          1.045     5.898    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[21]_0[0]
    SLICE_X52Y17         LUT6 (Prop_lut6_I0_O)        0.124     6.022 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.022    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X52Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.554 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.554    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.711 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.335     7.046    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X53Y18         LUT3 (Prop_lut3_I0_O)        0.329     7.375 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.561     7.936    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X53Y22         LUT6 (Prop_lut6_I0_O)        0.124     8.060 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.154     8.215    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X53Y22         LUT6 (Prop_lut6_I5_O)        0.124     8.339 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.276     8.614    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[1]_2
    SLICE_X53Y22         LUT6 (Prop_lut6_I0_O)        0.124     8.738 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__17/O
                         net (fo=2, routed)           0.166     8.904    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__17_n_0
    SLICE_X53Y22         LUT6 (Prop_lut6_I0_O)        0.124     9.028 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[2]_i_3__12/O
                         net (fo=1, routed)           0.496     9.524    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[4]_0
    SLICE_X53Y16         LUT6 (Prop_lut6_I5_O)        0.124     9.648 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[2]_i_1__48/O
                         net (fo=2, routed)           0.647    10.295    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/mmu_dcmode[1]
    SLICE_X53Y11         LUT3 (Prop_lut3_I2_O)        0.124    10.419 f  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_2__172/O
                         net (fo=9, routed)           0.463    10.882    mfp_sys/top/cpu/core/mmu/tlb_dtlb/wt_nwa
    SLICE_X52Y11         LUT3 (Prop_lut3_I1_O)        0.118    11.000 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[0]_i_1__465/O
                         net (fo=9, routed)           0.901    11.901    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/wb
    SLICE_X52Y10         LUT3 (Prop_lut3_I2_O)        0.354    12.255 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_4__77/O
                         net (fo=2, routed)           0.375    12.630    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q_reg[0]_3
    SLICE_X52Y10         LUT5 (Prop_lut5_I0_O)        0.332    12.962 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_5__48/O
                         net (fo=4, routed)           0.869    13.831    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_34
    SLICE_X52Y10         LUT6 (Prop_lut6_I2_O)        0.124    13.955 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          1.045    15.000    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X57Y8          LUT5 (Prop_lut5_I1_O)        0.150    15.150 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__155/O
                         net (fo=2, routed)           0.668    15.818    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_50
    SLICE_X57Y8          LUT6 (Prop_lut6_I1_O)        0.326    16.144 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           0.919    17.063    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X64Y5          LUT3 (Prop_lut3_I2_O)        0.124    17.187 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_1__10/O
                         net (fo=2, routed)           0.766    17.953    mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/q_reg[2][0]
    RAMB18_X2Y1          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8252, routed)        1.769    18.749    mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/clk_out1
    RAMB18_X2Y1          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.245    
                         clock uncertainty           -0.082    19.163    
    RAMB18_X2Y1          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.631    mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg
  -------------------------------------------------------------------
                         required time                         18.631    
                         arrival time                         -17.953    
  -------------------------------------------------------------------
                         slack                                  0.678    

Slack (MET) :             0.849ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.479ns  (logic 5.120ns (27.707%)  route 13.359ns (72.293%))
  Logic Levels:           24  (CARRY4=4 LUT3=5 LUT4=2 LUT5=3 LUT6=10)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.302ns = ( 18.698 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.748ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8252, routed)        1.792    -0.748    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X51Y20         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.292 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.206     0.915    mfp_sys/top/cpu/core/mmu/tlb_dtlb/D[10]
    SLICE_X54Y17         LUT5 (Prop_lut5_I1_O)        0.124     1.039 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__4/O
                         net (fo=1, routed)           0.417     1.456    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__4_n_0
    SLICE_X54Y18         LUT4 (Prop_lut4_I0_O)        0.124     1.580 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__4/O
                         net (fo=1, routed)           0.000     1.580    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[19][0]
    SLICE_X54Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.093 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.093    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.210 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry__0/CO[3]
                         net (fo=3, routed)           0.757     2.967    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_1
    SLICE_X56Y19         LUT6 (Prop_lut6_I3_O)        0.124     3.091 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[16]_i_4__6/O
                         net (fo=22, routed)          1.081     4.172    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[16]_i_4__6_n_0
    SLICE_X59Y18         LUT6 (Prop_lut6_I1_O)        0.124     4.296 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_4__3/O
                         net (fo=1, routed)           0.433     4.729    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_4__3_n_0
    SLICE_X59Y18         LUT4 (Prop_lut4_I3_O)        0.124     4.853 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_2__12/O
                         net (fo=12, routed)          1.045     5.898    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[21]_0[0]
    SLICE_X52Y17         LUT6 (Prop_lut6_I0_O)        0.124     6.022 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.022    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X52Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.554 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.554    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.711 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.335     7.046    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X53Y18         LUT3 (Prop_lut3_I0_O)        0.329     7.375 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.561     7.936    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X53Y22         LUT6 (Prop_lut6_I0_O)        0.124     8.060 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.154     8.215    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X53Y22         LUT6 (Prop_lut6_I5_O)        0.124     8.339 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.276     8.614    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[1]_2
    SLICE_X53Y22         LUT6 (Prop_lut6_I0_O)        0.124     8.738 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__17/O
                         net (fo=2, routed)           0.166     8.904    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__17_n_0
    SLICE_X53Y22         LUT6 (Prop_lut6_I0_O)        0.124     9.028 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[2]_i_3__12/O
                         net (fo=1, routed)           0.496     9.524    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[4]_0
    SLICE_X53Y16         LUT6 (Prop_lut6_I5_O)        0.124     9.648 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[2]_i_1__48/O
                         net (fo=2, routed)           0.647    10.295    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/mmu_dcmode[1]
    SLICE_X53Y11         LUT3 (Prop_lut3_I2_O)        0.124    10.419 f  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_2__172/O
                         net (fo=9, routed)           0.463    10.882    mfp_sys/top/cpu/core/mmu/tlb_dtlb/wt_nwa
    SLICE_X52Y11         LUT3 (Prop_lut3_I1_O)        0.118    11.000 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[0]_i_1__465/O
                         net (fo=9, routed)           0.901    11.901    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/wb
    SLICE_X52Y10         LUT3 (Prop_lut3_I2_O)        0.354    12.255 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_4__77/O
                         net (fo=2, routed)           0.375    12.630    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q_reg[0]_3
    SLICE_X52Y10         LUT5 (Prop_lut5_I0_O)        0.332    12.962 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_5__48/O
                         net (fo=4, routed)           0.869    13.831    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_34
    SLICE_X52Y10         LUT6 (Prop_lut6_I2_O)        0.124    13.955 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          1.045    15.000    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X57Y8          LUT5 (Prop_lut5_I1_O)        0.150    15.150 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__155/O
                         net (fo=2, routed)           0.668    15.818    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_50
    SLICE_X57Y8          LUT6 (Prop_lut6_I1_O)        0.326    16.144 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           0.749    16.893    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X62Y8          LUT3 (Prop_lut3_I2_O)        0.124    17.017 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_18__4/O
                         net (fo=2, routed)           0.715    17.732    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/q_reg[0][0]
    RAMB18_X1Y0          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8252, routed)        1.718    18.698    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/clk_out1
    RAMB18_X1Y0          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.194    
                         clock uncertainty           -0.082    19.112    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.580    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg
  -------------------------------------------------------------------
                         required time                         18.580    
                         arrival time                         -17.732    
  -------------------------------------------------------------------
                         slack                                  0.849    

Slack (MET) :             0.849ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.479ns  (logic 5.120ns (27.708%)  route 13.359ns (72.292%))
  Logic Levels:           24  (CARRY4=4 LUT3=5 LUT4=2 LUT5=3 LUT6=10)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.302ns = ( 18.698 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.748ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8252, routed)        1.792    -0.748    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X51Y20         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.292 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.206     0.915    mfp_sys/top/cpu/core/mmu/tlb_dtlb/D[10]
    SLICE_X54Y17         LUT5 (Prop_lut5_I1_O)        0.124     1.039 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__4/O
                         net (fo=1, routed)           0.417     1.456    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__4_n_0
    SLICE_X54Y18         LUT4 (Prop_lut4_I0_O)        0.124     1.580 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__4/O
                         net (fo=1, routed)           0.000     1.580    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[19][0]
    SLICE_X54Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.093 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.093    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.210 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry__0/CO[3]
                         net (fo=3, routed)           0.757     2.967    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_1
    SLICE_X56Y19         LUT6 (Prop_lut6_I3_O)        0.124     3.091 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[16]_i_4__6/O
                         net (fo=22, routed)          1.081     4.172    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[16]_i_4__6_n_0
    SLICE_X59Y18         LUT6 (Prop_lut6_I1_O)        0.124     4.296 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_4__3/O
                         net (fo=1, routed)           0.433     4.729    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_4__3_n_0
    SLICE_X59Y18         LUT4 (Prop_lut4_I3_O)        0.124     4.853 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_2__12/O
                         net (fo=12, routed)          1.045     5.898    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[21]_0[0]
    SLICE_X52Y17         LUT6 (Prop_lut6_I0_O)        0.124     6.022 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.022    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X52Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.554 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.554    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.711 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.335     7.046    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X53Y18         LUT3 (Prop_lut3_I0_O)        0.329     7.375 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.561     7.936    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X53Y22         LUT6 (Prop_lut6_I0_O)        0.124     8.060 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.154     8.215    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X53Y22         LUT6 (Prop_lut6_I5_O)        0.124     8.339 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.276     8.614    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[1]_2
    SLICE_X53Y22         LUT6 (Prop_lut6_I0_O)        0.124     8.738 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__17/O
                         net (fo=2, routed)           0.166     8.904    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__17_n_0
    SLICE_X53Y22         LUT6 (Prop_lut6_I0_O)        0.124     9.028 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[2]_i_3__12/O
                         net (fo=1, routed)           0.496     9.524    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[4]_0
    SLICE_X53Y16         LUT6 (Prop_lut6_I5_O)        0.124     9.648 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[2]_i_1__48/O
                         net (fo=2, routed)           0.647    10.295    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/mmu_dcmode[1]
    SLICE_X53Y11         LUT3 (Prop_lut3_I2_O)        0.124    10.419 f  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_2__172/O
                         net (fo=9, routed)           0.463    10.882    mfp_sys/top/cpu/core/mmu/tlb_dtlb/wt_nwa
    SLICE_X52Y11         LUT3 (Prop_lut3_I1_O)        0.118    11.000 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[0]_i_1__465/O
                         net (fo=9, routed)           0.901    11.901    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/wb
    SLICE_X52Y10         LUT3 (Prop_lut3_I2_O)        0.354    12.255 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_4__77/O
                         net (fo=2, routed)           0.375    12.630    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q_reg[0]_3
    SLICE_X52Y10         LUT5 (Prop_lut5_I0_O)        0.332    12.962 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_5__48/O
                         net (fo=4, routed)           0.869    13.831    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_34
    SLICE_X52Y10         LUT6 (Prop_lut6_I2_O)        0.124    13.955 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          1.045    15.000    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X57Y8          LUT5 (Prop_lut5_I1_O)        0.150    15.150 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__155/O
                         net (fo=2, routed)           0.668    15.818    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_50
    SLICE_X57Y8          LUT6 (Prop_lut6_I1_O)        0.326    16.144 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           0.749    16.893    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X62Y8          LUT3 (Prop_lut3_I2_O)        0.124    17.017 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_18__4/O
                         net (fo=2, routed)           0.714    17.731    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/q_reg[0][0]
    RAMB18_X1Y0          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8252, routed)        1.718    18.698    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/clk_out1
    RAMB18_X1Y0          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.194    
                         clock uncertainty           -0.082    19.112    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.580    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg
  -------------------------------------------------------------------
                         required time                         18.580    
                         arrival time                         -17.731    
  -------------------------------------------------------------------
                         slack                                  0.849    

Slack (MET) :             0.875ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.452ns  (logic 5.120ns (27.748%)  route 13.331ns (72.252%))
  Logic Levels:           24  (CARRY4=4 LUT3=5 LUT4=2 LUT5=3 LUT6=10)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.303ns = ( 18.697 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.748ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8252, routed)        1.792    -0.748    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X51Y20         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.292 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.206     0.915    mfp_sys/top/cpu/core/mmu/tlb_dtlb/D[10]
    SLICE_X54Y17         LUT5 (Prop_lut5_I1_O)        0.124     1.039 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__4/O
                         net (fo=1, routed)           0.417     1.456    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__4_n_0
    SLICE_X54Y18         LUT4 (Prop_lut4_I0_O)        0.124     1.580 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__4/O
                         net (fo=1, routed)           0.000     1.580    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[19][0]
    SLICE_X54Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.093 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.093    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.210 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry__0/CO[3]
                         net (fo=3, routed)           0.757     2.967    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_1
    SLICE_X56Y19         LUT6 (Prop_lut6_I3_O)        0.124     3.091 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[16]_i_4__6/O
                         net (fo=22, routed)          1.081     4.172    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[16]_i_4__6_n_0
    SLICE_X59Y18         LUT6 (Prop_lut6_I1_O)        0.124     4.296 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_4__3/O
                         net (fo=1, routed)           0.433     4.729    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_4__3_n_0
    SLICE_X59Y18         LUT4 (Prop_lut4_I3_O)        0.124     4.853 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_2__12/O
                         net (fo=12, routed)          1.045     5.898    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[21]_0[0]
    SLICE_X52Y17         LUT6 (Prop_lut6_I0_O)        0.124     6.022 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.022    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X52Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.554 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.554    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.711 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.335     7.046    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X53Y18         LUT3 (Prop_lut3_I0_O)        0.329     7.375 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.561     7.936    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X53Y22         LUT6 (Prop_lut6_I0_O)        0.124     8.060 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.154     8.215    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X53Y22         LUT6 (Prop_lut6_I5_O)        0.124     8.339 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.276     8.614    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[1]_2
    SLICE_X53Y22         LUT6 (Prop_lut6_I0_O)        0.124     8.738 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__17/O
                         net (fo=2, routed)           0.166     8.904    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__17_n_0
    SLICE_X53Y22         LUT6 (Prop_lut6_I0_O)        0.124     9.028 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[2]_i_3__12/O
                         net (fo=1, routed)           0.496     9.524    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[4]_0
    SLICE_X53Y16         LUT6 (Prop_lut6_I5_O)        0.124     9.648 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[2]_i_1__48/O
                         net (fo=2, routed)           0.647    10.295    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/mmu_dcmode[1]
    SLICE_X53Y11         LUT3 (Prop_lut3_I2_O)        0.124    10.419 f  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_2__172/O
                         net (fo=9, routed)           0.463    10.882    mfp_sys/top/cpu/core/mmu/tlb_dtlb/wt_nwa
    SLICE_X52Y11         LUT3 (Prop_lut3_I1_O)        0.118    11.000 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[0]_i_1__465/O
                         net (fo=9, routed)           0.901    11.901    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/wb
    SLICE_X52Y10         LUT3 (Prop_lut3_I2_O)        0.354    12.255 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_4__77/O
                         net (fo=2, routed)           0.375    12.630    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q_reg[0]_3
    SLICE_X52Y10         LUT5 (Prop_lut5_I0_O)        0.332    12.962 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_5__48/O
                         net (fo=4, routed)           0.869    13.831    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_34
    SLICE_X52Y10         LUT6 (Prop_lut6_I2_O)        0.124    13.955 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          1.045    15.000    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X57Y8          LUT5 (Prop_lut5_I1_O)        0.150    15.150 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__155/O
                         net (fo=2, routed)           0.668    15.818    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_50
    SLICE_X57Y8          LUT6 (Prop_lut6_I1_O)        0.326    16.144 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           0.920    17.064    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X62Y8          LUT3 (Prop_lut3_I2_O)        0.124    17.188 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_1__9/O
                         net (fo=2, routed)           0.516    17.704    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/q_reg[3][0]
    RAMB18_X1Y3          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8252, routed)        1.717    18.697    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/clk_out1
    RAMB18_X1Y3          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.193    
                         clock uncertainty           -0.082    19.111    
    RAMB18_X1Y3          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.579    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg
  -------------------------------------------------------------------
                         required time                         18.579    
                         arrival time                         -17.704    
  -------------------------------------------------------------------
                         slack                                  0.875    

Slack (MET) :             0.875ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.452ns  (logic 5.120ns (27.748%)  route 13.331ns (72.252%))
  Logic Levels:           24  (CARRY4=4 LUT3=5 LUT4=2 LUT5=3 LUT6=10)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.303ns = ( 18.697 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.748ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8252, routed)        1.792    -0.748    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X51Y20         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.292 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.206     0.915    mfp_sys/top/cpu/core/mmu/tlb_dtlb/D[10]
    SLICE_X54Y17         LUT5 (Prop_lut5_I1_O)        0.124     1.039 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__4/O
                         net (fo=1, routed)           0.417     1.456    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__4_n_0
    SLICE_X54Y18         LUT4 (Prop_lut4_I0_O)        0.124     1.580 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__4/O
                         net (fo=1, routed)           0.000     1.580    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[19][0]
    SLICE_X54Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.093 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.093    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.210 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry__0/CO[3]
                         net (fo=3, routed)           0.757     2.967    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_1
    SLICE_X56Y19         LUT6 (Prop_lut6_I3_O)        0.124     3.091 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[16]_i_4__6/O
                         net (fo=22, routed)          1.081     4.172    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[16]_i_4__6_n_0
    SLICE_X59Y18         LUT6 (Prop_lut6_I1_O)        0.124     4.296 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_4__3/O
                         net (fo=1, routed)           0.433     4.729    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_4__3_n_0
    SLICE_X59Y18         LUT4 (Prop_lut4_I3_O)        0.124     4.853 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_2__12/O
                         net (fo=12, routed)          1.045     5.898    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[21]_0[0]
    SLICE_X52Y17         LUT6 (Prop_lut6_I0_O)        0.124     6.022 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.022    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X52Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.554 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.554    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.711 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.335     7.046    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X53Y18         LUT3 (Prop_lut3_I0_O)        0.329     7.375 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.561     7.936    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X53Y22         LUT6 (Prop_lut6_I0_O)        0.124     8.060 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.154     8.215    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X53Y22         LUT6 (Prop_lut6_I5_O)        0.124     8.339 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.276     8.614    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[1]_2
    SLICE_X53Y22         LUT6 (Prop_lut6_I0_O)        0.124     8.738 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__17/O
                         net (fo=2, routed)           0.166     8.904    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__17_n_0
    SLICE_X53Y22         LUT6 (Prop_lut6_I0_O)        0.124     9.028 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[2]_i_3__12/O
                         net (fo=1, routed)           0.496     9.524    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[4]_0
    SLICE_X53Y16         LUT6 (Prop_lut6_I5_O)        0.124     9.648 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[2]_i_1__48/O
                         net (fo=2, routed)           0.647    10.295    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/mmu_dcmode[1]
    SLICE_X53Y11         LUT3 (Prop_lut3_I2_O)        0.124    10.419 f  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_2__172/O
                         net (fo=9, routed)           0.463    10.882    mfp_sys/top/cpu/core/mmu/tlb_dtlb/wt_nwa
    SLICE_X52Y11         LUT3 (Prop_lut3_I1_O)        0.118    11.000 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[0]_i_1__465/O
                         net (fo=9, routed)           0.901    11.901    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/wb
    SLICE_X52Y10         LUT3 (Prop_lut3_I2_O)        0.354    12.255 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_4__77/O
                         net (fo=2, routed)           0.375    12.630    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q_reg[0]_3
    SLICE_X52Y10         LUT5 (Prop_lut5_I0_O)        0.332    12.962 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_5__48/O
                         net (fo=4, routed)           0.869    13.831    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_34
    SLICE_X52Y10         LUT6 (Prop_lut6_I2_O)        0.124    13.955 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          1.045    15.000    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X57Y8          LUT5 (Prop_lut5_I1_O)        0.150    15.150 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__155/O
                         net (fo=2, routed)           0.668    15.818    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_50
    SLICE_X57Y8          LUT6 (Prop_lut6_I1_O)        0.326    16.144 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           0.920    17.064    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X62Y8          LUT3 (Prop_lut3_I2_O)        0.124    17.188 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_1__9/O
                         net (fo=2, routed)           0.516    17.704    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/q_reg[3][0]
    RAMB18_X1Y3          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8252, routed)        1.717    18.697    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/clk_out1
    RAMB18_X1Y3          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.193    
                         clock uncertainty           -0.082    19.111    
    RAMB18_X1Y3          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.579    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg
  -------------------------------------------------------------------
                         required time                         18.579    
                         arrival time                         -17.704    
  -------------------------------------------------------------------
                         slack                                  0.875    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/icc/_biu_datain_reg_31_0_/cregister/cregister/q_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/icc/_fb_data3_31_0_/cregister/register_inst/q_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.186ns (73.160%)  route 0.068ns (26.840%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.743ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8252, routed)        0.656    -0.508    mfp_sys/top/cpu/core/icc/_biu_datain_reg_31_0_/cregister/cregister/clk_out1
    SLICE_X7Y24          FDRE                                         r  mfp_sys/top/cpu/core/icc/_biu_datain_reg_31_0_/cregister/cregister/q_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y24          FDRE (Prop_fdre_C_Q)         0.141    -0.367 r  mfp_sys/top/cpu/core/icc/_biu_datain_reg_31_0_/cregister/cregister/q_reg[21]/Q
                         net (fo=5, routed)           0.068    -0.298    mfp_sys/top/cpu/core/icc/_biu_datawd_reg_1_0_/q_reg[31]_3[21]
    SLICE_X6Y24          LUT5 (Prop_lut5_I4_O)        0.045    -0.253 r  mfp_sys/top/cpu/core/icc/_biu_datawd_reg_1_0_/q[21]_i_1__51/O
                         net (fo=1, routed)           0.000    -0.253    mfp_sys/top/cpu/core/icc/_fb_data3_31_0_/cregister/register_inst/D[21]
    SLICE_X6Y24          FDRE                                         r  mfp_sys/top/cpu/core/icc/_fb_data3_31_0_/cregister/register_inst/q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8252, routed)        0.930    -0.743    mfp_sys/top/cpu/core/icc/_fb_data3_31_0_/cregister/register_inst/clk_out1
    SLICE_X6Y24          FDRE                                         r  mfp_sys/top/cpu/core/icc/_fb_data3_31_0_/cregister/register_inst/q_reg[21]/C
                         clock pessimism              0.249    -0.495    
    SLICE_X6Y24          FDRE (Hold_fdre_C_D)         0.120    -0.375    mfp_sys/top/cpu/core/icc/_fb_data3_31_0_/cregister/register_inst/q_reg[21]
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/siu/_cdreset/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8252, routed)        0.634    -0.530    mfp_sys/top/cpu/core/siu/_cdreset/clk_out1
    SLICE_X33Y14         FDRE                                         r  mfp_sys/top/cpu/core/siu/_cdreset/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y14         FDRE (Prop_fdre_C_Q)         0.141    -0.389 r  mfp_sys/top/cpu/core/siu/_cdreset/q_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.333    mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]_2
    SLICE_X33Y14         FDRE                                         r  mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8252, routed)        0.907    -0.766    mfp_sys/top/cpu/core/siu/_siu_coldreset/clk_out1
    SLICE_X33Y14         FDRE                                         r  mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]/C
                         clock pessimism              0.237    -0.530    
    SLICE_X33Y14         FDRE (Hold_fdre_C_D)         0.075    -0.455    mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.333    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[8]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b0/ram_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.164ns (42.405%)  route 0.223ns (57.595%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.715ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8252, routed)        0.640    -0.524    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/clk_out1
    SLICE_X10Y40         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[8]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y40         FDRE (Prop_fdre_C_Q)         0.164    -0.360 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[8]_rep__1/Q
                         net (fo=17, routed)          0.223    -0.137    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b0/ADDRARDADDR[6]
    RAMB18_X0Y16         RAMB18E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b0/ram_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8252, routed)        0.958    -0.715    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b0/clk_out1
    RAMB18_X0Y16         RAMB18E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b0/ram_reg/CLKARDCLK
                         clock pessimism              0.272    -0.443    
    RAMB18_X0Y16         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.260    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b0/ram_reg
  -------------------------------------------------------------------
                         required time                          0.260    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/cpz/cpz_pc/_dqual_49/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8252, routed)        0.633    -0.531    mfp_sys/top/cpu/core/cpz/cpz_pc/_dqual_49/clk_out1
    SLICE_X35Y15         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/_dqual_49/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  mfp_sys/top/cpu/core/cpz/cpz_pc/_dqual_49/q_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.334    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/dqual_49
    SLICE_X35Y15         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8252, routed)        0.905    -0.768    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/clk_out1
    SLICE_X35Y15         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[49]/C
                         clock pessimism              0.238    -0.531    
    SLICE_X35Y15         FDRE (Hold_fdre_C_D)         0.071    -0.460    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[49]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_pc_en_mask_xx/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_any_tc_enabled/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8252, routed)        0.629    -0.535    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_pc_en_mask_xx/clk_out1
    SLICE_X44Y16         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_pc_en_mask_xx/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_pc_en_mask_xx/q_reg[0]/Q
                         net (fo=1, routed)           0.065    -0.328    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_any_tc_enabled/q_reg[0]_0
    SLICE_X44Y16         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_any_tc_enabled/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8252, routed)        0.902    -0.771    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_any_tc_enabled/clk_out1
    SLICE_X44Y16         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_any_tc_enabled/q_reg[0]/C
                         clock pessimism              0.237    -0.535    
    SLICE_X44Y16         FDRE (Hold_fdre_C_D)         0.075    -0.460    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_any_tc_enabled/q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.328    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/cpz/cpz_pc/_iqual_49/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8252, routed)        0.631    -0.533    mfp_sys/top/cpu/core/cpz/cpz_pc/_iqual_49/clk_out1
    SLICE_X28Y18         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/_iqual_49/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  mfp_sys/top/cpu/core/cpz/cpz_pc/_iqual_49/q_reg[0]/Q
                         net (fo=1, routed)           0.065    -0.326    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_pc_cnt_evt_reg_255_0_/cregister/register_inst/iqual_49
    SLICE_X28Y18         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8252, routed)        0.904    -0.769    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_pc_cnt_evt_reg_255_0_/cregister/register_inst/clk_out1
    SLICE_X28Y18         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[49]/C
                         clock pessimism              0.237    -0.533    
    SLICE_X28Y18         FDRE (Hold_fdre_C_D)         0.075    -0.458    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[49]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH/ADR4
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.389%)  route 0.208ns (59.611%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8252, routed)        0.631    -0.533    mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/clk_out1
    SLICE_X61Y7          FDRE                                         r  mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[4]/Q
                         net (fo=7, routed)           0.208    -0.184    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/A4
    SLICE_X58Y6          RAMS64E                                      r  mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8252, routed)        0.907    -0.766    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/WCLK
    SLICE_X58Y6          RAMS64E                                      r  mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH/CLK
                         clock pessimism              0.251    -0.516    
    SLICE_X58Y6          RAMS64E (Hold_rams64e_CLK_ADR4)
                                                      0.200    -0.316    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH
  -------------------------------------------------------------------
                         required time                          0.316    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/LOW/ADR4
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.389%)  route 0.208ns (59.611%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8252, routed)        0.631    -0.533    mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/clk_out1
    SLICE_X61Y7          FDRE                                         r  mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[4]/Q
                         net (fo=7, routed)           0.208    -0.184    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/A4
    SLICE_X58Y6          RAMS64E                                      r  mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/LOW/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8252, routed)        0.907    -0.766    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/WCLK
    SLICE_X58Y6          RAMS64E                                      r  mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/LOW/CLK
                         clock pessimism              0.251    -0.516    
    SLICE_X58Y6          RAMS64E (Hold_rams64e_CLK_ADR4)
                                                      0.200    -0.316    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/LOW
  -------------------------------------------------------------------
                         required time                          0.316    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/mmu/tlb_cpy/_lfsr_9_0_/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/mmu/tlb_cpy/_lfsr_9_0_/q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8252, routed)        0.630    -0.534    mfp_sys/top/cpu/core/mmu/tlb_cpy/_lfsr_9_0_/clk_out1
    SLICE_X39Y34         FDRE                                         r  mfp_sys/top/cpu/core/mmu/tlb_cpy/_lfsr_9_0_/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  mfp_sys/top/cpu/core/mmu/tlb_cpy/_lfsr_9_0_/q_reg[0]/Q
                         net (fo=4, routed)           0.068    -0.325    mfp_sys/top/cpu/core/mmu/tlb_cpy/_lfsr_9_0_/q_reg_n_0_[0]
    SLICE_X39Y34         FDRE                                         r  mfp_sys/top/cpu/core/mmu/tlb_cpy/_lfsr_9_0_/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8252, routed)        0.904    -0.769    mfp_sys/top/cpu/core/mmu/tlb_cpy/_lfsr_9_0_/clk_out1
    SLICE_X39Y34         FDRE                                         r  mfp_sys/top/cpu/core/mmu/tlb_cpy/_lfsr_9_0_/q_reg[1]/C
                         clock pessimism              0.236    -0.534    
    SLICE_X39Y34         FDRE (Hold_fdre_C_D)         0.075    -0.459    mfp_sys/top/cpu/core/mmu/tlb_cpy/_lfsr_9_0_/q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/cpz/_cdmmbase_31_0_/cregister/cregister/q_reg[23]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/cdmm/cdmm_ctl/_cdmm_sel/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.314ns (63.700%)  route 0.179ns (36.300%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8252, routed)        0.623    -0.541    mfp_sys/top/cpu/core/cpz/_cdmmbase_31_0_/cregister/cregister/clk_out1
    SLICE_X52Y18         FDSE                                         r  mfp_sys/top/cpu/core/cpz/_cdmmbase_31_0_/cregister/cregister/q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y18         FDSE (Prop_fdse_C_Q)         0.141    -0.400 r  mfp_sys/top/cpu/core/cpz/_cdmmbase_31_0_/cregister/cregister/q_reg[23]/Q
                         net (fo=3, routed)           0.179    -0.221    mfp_sys/top/cpu/core/cpz/_cdmmbase_31_0_/cregister/cregister/cpz_cdmmbase[27]
    SLICE_X51Y16         LUT6 (Prop_lut6_I5_O)        0.045    -0.176 r  mfp_sys/top/cpu/core/cpz/_cdmmbase_31_0_/cregister/cregister/cdmm_area_carry__0_i_2/O
                         net (fo=1, routed)           0.000    -0.176    mfp_sys/top/cpu/core/cdmm/cdmm_ctl/q_reg[27][0]
    SLICE_X51Y16         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.128    -0.048 r  mfp_sys/top/cpu/core/cdmm/cdmm_ctl/cdmm_area_carry__0/CO[1]
                         net (fo=21, routed)          0.000    -0.048    mfp_sys/top/cpu/core/cdmm/cdmm_ctl/_cdmm_sel/CO[0]
    SLICE_X51Y16         FDRE                                         r  mfp_sys/top/cpu/core/cdmm/cdmm_ctl/_cdmm_sel/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8252, routed)        0.898    -0.775    mfp_sys/top/cpu/core/cdmm/cdmm_ctl/_cdmm_sel/clk_out1
    SLICE_X51Y16         FDRE                                         r  mfp_sys/top/cpu/core/cdmm/cdmm_ctl/_cdmm_sel/q_reg[0]/C
                         clock pessimism              0.501    -0.275    
    SLICE_X51Y16         FDRE (Hold_fdre_C_D)         0.091    -0.184    mfp_sys/top/cpu/core/cdmm/cdmm_ctl/_cdmm_sel/q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.184    
                         arrival time                          -0.048    
  -------------------------------------------------------------------
                         slack                                  0.136    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X1Y13     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X1Y14     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_1_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X2Y12     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X2Y13     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_1_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X2Y6      mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p2/ram_reg_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X2Y7      mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p2/ram_reg_1_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X1Y7      mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p3/ram_reg_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X1Y8      mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p3/ram_reg_1_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X3Y12     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_0_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X3Y13     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_1_7/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X58Y7      mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X58Y7      mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X58Y7      mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X58Y7      mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X60Y6      mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X60Y6      mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X58Y6      mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X58Y6      mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X60Y6      mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X60Y6      mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X58Y7      mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X58Y7      mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X60Y6      mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X60Y6      mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X58Y6      mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X58Y6      mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X58Y7      mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X58Y7      mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X60Y6      mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X60Y6      mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.485ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.038ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.485ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.892ns  (logic 5.120ns (27.102%)  route 13.772ns (72.898%))
  Logic Levels:           24  (CARRY4=4 LUT3=5 LUT4=2 LUT5=3 LUT6=10)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 18.749 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.748ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8252, routed)        1.792    -0.748    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X51Y20         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.292 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.206     0.915    mfp_sys/top/cpu/core/mmu/tlb_dtlb/D[10]
    SLICE_X54Y17         LUT5 (Prop_lut5_I1_O)        0.124     1.039 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__4/O
                         net (fo=1, routed)           0.417     1.456    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__4_n_0
    SLICE_X54Y18         LUT4 (Prop_lut4_I0_O)        0.124     1.580 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__4/O
                         net (fo=1, routed)           0.000     1.580    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[19][0]
    SLICE_X54Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.093 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.093    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.210 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry__0/CO[3]
                         net (fo=3, routed)           0.757     2.967    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_1
    SLICE_X56Y19         LUT6 (Prop_lut6_I3_O)        0.124     3.091 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[16]_i_4__6/O
                         net (fo=22, routed)          1.081     4.172    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[16]_i_4__6_n_0
    SLICE_X59Y18         LUT6 (Prop_lut6_I1_O)        0.124     4.296 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_4__3/O
                         net (fo=1, routed)           0.433     4.729    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_4__3_n_0
    SLICE_X59Y18         LUT4 (Prop_lut4_I3_O)        0.124     4.853 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_2__12/O
                         net (fo=12, routed)          1.045     5.898    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[21]_0[0]
    SLICE_X52Y17         LUT6 (Prop_lut6_I0_O)        0.124     6.022 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.022    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X52Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.554 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.554    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.711 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.335     7.046    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X53Y18         LUT3 (Prop_lut3_I0_O)        0.329     7.375 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.561     7.936    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X53Y22         LUT6 (Prop_lut6_I0_O)        0.124     8.060 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.154     8.215    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X53Y22         LUT6 (Prop_lut6_I5_O)        0.124     8.339 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.276     8.614    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[1]_2
    SLICE_X53Y22         LUT6 (Prop_lut6_I0_O)        0.124     8.738 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__17/O
                         net (fo=2, routed)           0.166     8.904    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__17_n_0
    SLICE_X53Y22         LUT6 (Prop_lut6_I0_O)        0.124     9.028 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[2]_i_3__12/O
                         net (fo=1, routed)           0.496     9.524    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[4]_0
    SLICE_X53Y16         LUT6 (Prop_lut6_I5_O)        0.124     9.648 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[2]_i_1__48/O
                         net (fo=2, routed)           0.647    10.295    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/mmu_dcmode[1]
    SLICE_X53Y11         LUT3 (Prop_lut3_I2_O)        0.124    10.419 f  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_2__172/O
                         net (fo=9, routed)           0.463    10.882    mfp_sys/top/cpu/core/mmu/tlb_dtlb/wt_nwa
    SLICE_X52Y11         LUT3 (Prop_lut3_I1_O)        0.118    11.000 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[0]_i_1__465/O
                         net (fo=9, routed)           0.901    11.901    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/wb
    SLICE_X52Y10         LUT3 (Prop_lut3_I2_O)        0.354    12.255 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_4__77/O
                         net (fo=2, routed)           0.375    12.630    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q_reg[0]_3
    SLICE_X52Y10         LUT5 (Prop_lut5_I0_O)        0.332    12.962 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_5__48/O
                         net (fo=4, routed)           0.869    13.831    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_34
    SLICE_X52Y10         LUT6 (Prop_lut6_I2_O)        0.124    13.955 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          1.045    15.000    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X57Y8          LUT5 (Prop_lut5_I1_O)        0.150    15.150 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__155/O
                         net (fo=2, routed)           0.668    15.818    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_50
    SLICE_X57Y8          LUT6 (Prop_lut6_I1_O)        0.326    16.144 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           0.878    17.022    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X63Y6          LUT3 (Prop_lut3_I2_O)        0.124    17.146 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_9__7/O
                         net (fo=2, routed)           0.998    18.144    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/q_reg[2][0]
    RAMB18_X2Y0          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8252, routed)        1.769    18.749    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/clk_out1
    RAMB18_X2Y0          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.245    
                         clock uncertainty           -0.084    19.161    
    RAMB18_X2Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.629    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg
  -------------------------------------------------------------------
                         required time                         18.629    
                         arrival time                         -18.144    
  -------------------------------------------------------------------
                         slack                                  0.485    

Slack (MET) :             0.497ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.880ns  (logic 5.120ns (27.118%)  route 13.760ns (72.882%))
  Logic Levels:           24  (CARRY4=4 LUT3=5 LUT4=2 LUT5=3 LUT6=10)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 18.749 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.748ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8252, routed)        1.792    -0.748    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X51Y20         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.292 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.206     0.915    mfp_sys/top/cpu/core/mmu/tlb_dtlb/D[10]
    SLICE_X54Y17         LUT5 (Prop_lut5_I1_O)        0.124     1.039 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__4/O
                         net (fo=1, routed)           0.417     1.456    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__4_n_0
    SLICE_X54Y18         LUT4 (Prop_lut4_I0_O)        0.124     1.580 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__4/O
                         net (fo=1, routed)           0.000     1.580    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[19][0]
    SLICE_X54Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.093 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.093    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.210 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry__0/CO[3]
                         net (fo=3, routed)           0.757     2.967    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_1
    SLICE_X56Y19         LUT6 (Prop_lut6_I3_O)        0.124     3.091 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[16]_i_4__6/O
                         net (fo=22, routed)          1.081     4.172    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[16]_i_4__6_n_0
    SLICE_X59Y18         LUT6 (Prop_lut6_I1_O)        0.124     4.296 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_4__3/O
                         net (fo=1, routed)           0.433     4.729    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_4__3_n_0
    SLICE_X59Y18         LUT4 (Prop_lut4_I3_O)        0.124     4.853 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_2__12/O
                         net (fo=12, routed)          1.045     5.898    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[21]_0[0]
    SLICE_X52Y17         LUT6 (Prop_lut6_I0_O)        0.124     6.022 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.022    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X52Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.554 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.554    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.711 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.335     7.046    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X53Y18         LUT3 (Prop_lut3_I0_O)        0.329     7.375 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.561     7.936    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X53Y22         LUT6 (Prop_lut6_I0_O)        0.124     8.060 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.154     8.215    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X53Y22         LUT6 (Prop_lut6_I5_O)        0.124     8.339 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.276     8.614    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[1]_2
    SLICE_X53Y22         LUT6 (Prop_lut6_I0_O)        0.124     8.738 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__17/O
                         net (fo=2, routed)           0.166     8.904    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__17_n_0
    SLICE_X53Y22         LUT6 (Prop_lut6_I0_O)        0.124     9.028 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[2]_i_3__12/O
                         net (fo=1, routed)           0.496     9.524    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[4]_0
    SLICE_X53Y16         LUT6 (Prop_lut6_I5_O)        0.124     9.648 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[2]_i_1__48/O
                         net (fo=2, routed)           0.647    10.295    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/mmu_dcmode[1]
    SLICE_X53Y11         LUT3 (Prop_lut3_I2_O)        0.124    10.419 f  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_2__172/O
                         net (fo=9, routed)           0.463    10.882    mfp_sys/top/cpu/core/mmu/tlb_dtlb/wt_nwa
    SLICE_X52Y11         LUT3 (Prop_lut3_I1_O)        0.118    11.000 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[0]_i_1__465/O
                         net (fo=9, routed)           0.901    11.901    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/wb
    SLICE_X52Y10         LUT3 (Prop_lut3_I2_O)        0.354    12.255 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_4__77/O
                         net (fo=2, routed)           0.375    12.630    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q_reg[0]_3
    SLICE_X52Y10         LUT5 (Prop_lut5_I0_O)        0.332    12.962 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_5__48/O
                         net (fo=4, routed)           0.869    13.831    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_34
    SLICE_X52Y10         LUT6 (Prop_lut6_I2_O)        0.124    13.955 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          1.045    15.000    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X57Y8          LUT5 (Prop_lut5_I1_O)        0.150    15.150 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__155/O
                         net (fo=2, routed)           0.668    15.818    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_50
    SLICE_X57Y8          LUT6 (Prop_lut6_I1_O)        0.326    16.144 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           0.878    17.022    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X63Y6          LUT3 (Prop_lut3_I2_O)        0.124    17.146 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_9__7/O
                         net (fo=2, routed)           0.987    18.133    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/q_reg[2][0]
    RAMB18_X2Y0          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8252, routed)        1.769    18.749    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/clk_out1
    RAMB18_X2Y0          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.245    
                         clock uncertainty           -0.084    19.161    
    RAMB18_X2Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.629    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg
  -------------------------------------------------------------------
                         required time                         18.629    
                         arrival time                         -18.133    
  -------------------------------------------------------------------
                         slack                                  0.497    

Slack (MET) :             0.618ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.757ns  (logic 5.120ns (27.296%)  route 13.637ns (72.704%))
  Logic Levels:           24  (CARRY4=4 LUT3=5 LUT4=2 LUT5=3 LUT6=10)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 18.748 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.748ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8252, routed)        1.792    -0.748    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X51Y20         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.292 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.206     0.915    mfp_sys/top/cpu/core/mmu/tlb_dtlb/D[10]
    SLICE_X54Y17         LUT5 (Prop_lut5_I1_O)        0.124     1.039 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__4/O
                         net (fo=1, routed)           0.417     1.456    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__4_n_0
    SLICE_X54Y18         LUT4 (Prop_lut4_I0_O)        0.124     1.580 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__4/O
                         net (fo=1, routed)           0.000     1.580    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[19][0]
    SLICE_X54Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.093 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.093    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.210 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry__0/CO[3]
                         net (fo=3, routed)           0.757     2.967    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_1
    SLICE_X56Y19         LUT6 (Prop_lut6_I3_O)        0.124     3.091 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[16]_i_4__6/O
                         net (fo=22, routed)          1.081     4.172    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[16]_i_4__6_n_0
    SLICE_X59Y18         LUT6 (Prop_lut6_I1_O)        0.124     4.296 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_4__3/O
                         net (fo=1, routed)           0.433     4.729    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_4__3_n_0
    SLICE_X59Y18         LUT4 (Prop_lut4_I3_O)        0.124     4.853 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_2__12/O
                         net (fo=12, routed)          1.045     5.898    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[21]_0[0]
    SLICE_X52Y17         LUT6 (Prop_lut6_I0_O)        0.124     6.022 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.022    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X52Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.554 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.554    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.711 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.335     7.046    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X53Y18         LUT3 (Prop_lut3_I0_O)        0.329     7.375 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.561     7.936    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X53Y22         LUT6 (Prop_lut6_I0_O)        0.124     8.060 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.154     8.215    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X53Y22         LUT6 (Prop_lut6_I5_O)        0.124     8.339 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.276     8.614    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[1]_2
    SLICE_X53Y22         LUT6 (Prop_lut6_I0_O)        0.124     8.738 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__17/O
                         net (fo=2, routed)           0.166     8.904    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__17_n_0
    SLICE_X53Y22         LUT6 (Prop_lut6_I0_O)        0.124     9.028 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[2]_i_3__12/O
                         net (fo=1, routed)           0.496     9.524    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[4]_0
    SLICE_X53Y16         LUT6 (Prop_lut6_I5_O)        0.124     9.648 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[2]_i_1__48/O
                         net (fo=2, routed)           0.647    10.295    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/mmu_dcmode[1]
    SLICE_X53Y11         LUT3 (Prop_lut3_I2_O)        0.124    10.419 f  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_2__172/O
                         net (fo=9, routed)           0.463    10.882    mfp_sys/top/cpu/core/mmu/tlb_dtlb/wt_nwa
    SLICE_X52Y11         LUT3 (Prop_lut3_I1_O)        0.118    11.000 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[0]_i_1__465/O
                         net (fo=9, routed)           0.901    11.901    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/wb
    SLICE_X52Y10         LUT3 (Prop_lut3_I2_O)        0.354    12.255 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_4__77/O
                         net (fo=2, routed)           0.375    12.630    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q_reg[0]_3
    SLICE_X52Y10         LUT5 (Prop_lut5_I0_O)        0.332    12.962 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_5__48/O
                         net (fo=4, routed)           0.869    13.831    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_34
    SLICE_X52Y10         LUT6 (Prop_lut6_I2_O)        0.124    13.955 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          1.045    15.000    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X57Y8          LUT5 (Prop_lut5_I1_O)        0.150    15.150 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__155/O
                         net (fo=2, routed)           0.668    15.818    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_50
    SLICE_X57Y8          LUT6 (Prop_lut6_I1_O)        0.326    16.144 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           0.972    17.116    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X63Y8          LUT3 (Prop_lut3_I2_O)        0.124    17.240 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_9__8/O
                         net (fo=2, routed)           0.770    18.010    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/q_reg[1][0]
    RAMB18_X2Y2          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8252, routed)        1.768    18.748    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/clk_out1
    RAMB18_X2Y2          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.244    
                         clock uncertainty           -0.084    19.160    
    RAMB18_X2Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.628    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         18.628    
                         arrival time                         -18.010    
  -------------------------------------------------------------------
                         slack                                  0.618    

Slack (MET) :             0.618ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.757ns  (logic 5.120ns (27.296%)  route 13.637ns (72.704%))
  Logic Levels:           24  (CARRY4=4 LUT3=5 LUT4=2 LUT5=3 LUT6=10)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 18.748 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.748ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8252, routed)        1.792    -0.748    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X51Y20         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.292 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.206     0.915    mfp_sys/top/cpu/core/mmu/tlb_dtlb/D[10]
    SLICE_X54Y17         LUT5 (Prop_lut5_I1_O)        0.124     1.039 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__4/O
                         net (fo=1, routed)           0.417     1.456    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__4_n_0
    SLICE_X54Y18         LUT4 (Prop_lut4_I0_O)        0.124     1.580 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__4/O
                         net (fo=1, routed)           0.000     1.580    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[19][0]
    SLICE_X54Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.093 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.093    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.210 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry__0/CO[3]
                         net (fo=3, routed)           0.757     2.967    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_1
    SLICE_X56Y19         LUT6 (Prop_lut6_I3_O)        0.124     3.091 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[16]_i_4__6/O
                         net (fo=22, routed)          1.081     4.172    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[16]_i_4__6_n_0
    SLICE_X59Y18         LUT6 (Prop_lut6_I1_O)        0.124     4.296 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_4__3/O
                         net (fo=1, routed)           0.433     4.729    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_4__3_n_0
    SLICE_X59Y18         LUT4 (Prop_lut4_I3_O)        0.124     4.853 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_2__12/O
                         net (fo=12, routed)          1.045     5.898    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[21]_0[0]
    SLICE_X52Y17         LUT6 (Prop_lut6_I0_O)        0.124     6.022 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.022    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X52Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.554 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.554    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.711 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.335     7.046    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X53Y18         LUT3 (Prop_lut3_I0_O)        0.329     7.375 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.561     7.936    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X53Y22         LUT6 (Prop_lut6_I0_O)        0.124     8.060 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.154     8.215    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X53Y22         LUT6 (Prop_lut6_I5_O)        0.124     8.339 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.276     8.614    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[1]_2
    SLICE_X53Y22         LUT6 (Prop_lut6_I0_O)        0.124     8.738 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__17/O
                         net (fo=2, routed)           0.166     8.904    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__17_n_0
    SLICE_X53Y22         LUT6 (Prop_lut6_I0_O)        0.124     9.028 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[2]_i_3__12/O
                         net (fo=1, routed)           0.496     9.524    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[4]_0
    SLICE_X53Y16         LUT6 (Prop_lut6_I5_O)        0.124     9.648 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[2]_i_1__48/O
                         net (fo=2, routed)           0.647    10.295    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/mmu_dcmode[1]
    SLICE_X53Y11         LUT3 (Prop_lut3_I2_O)        0.124    10.419 f  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_2__172/O
                         net (fo=9, routed)           0.463    10.882    mfp_sys/top/cpu/core/mmu/tlb_dtlb/wt_nwa
    SLICE_X52Y11         LUT3 (Prop_lut3_I1_O)        0.118    11.000 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[0]_i_1__465/O
                         net (fo=9, routed)           0.901    11.901    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/wb
    SLICE_X52Y10         LUT3 (Prop_lut3_I2_O)        0.354    12.255 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_4__77/O
                         net (fo=2, routed)           0.375    12.630    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q_reg[0]_3
    SLICE_X52Y10         LUT5 (Prop_lut5_I0_O)        0.332    12.962 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_5__48/O
                         net (fo=4, routed)           0.869    13.831    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_34
    SLICE_X52Y10         LUT6 (Prop_lut6_I2_O)        0.124    13.955 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          1.045    15.000    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X57Y8          LUT5 (Prop_lut5_I1_O)        0.150    15.150 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__155/O
                         net (fo=2, routed)           0.668    15.818    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_50
    SLICE_X57Y8          LUT6 (Prop_lut6_I1_O)        0.326    16.144 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           0.972    17.116    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X63Y8          LUT3 (Prop_lut3_I2_O)        0.124    17.240 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_9__8/O
                         net (fo=2, routed)           0.770    18.010    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/q_reg[1][0]
    RAMB18_X2Y2          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8252, routed)        1.768    18.748    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/clk_out1
    RAMB18_X2Y2          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.244    
                         clock uncertainty           -0.084    19.160    
    RAMB18_X2Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.628    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         18.628    
                         arrival time                         -18.010    
  -------------------------------------------------------------------
                         slack                                  0.618    

Slack (MET) :             0.676ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.701ns  (logic 5.120ns (27.379%)  route 13.581ns (72.621%))
  Logic Levels:           24  (CARRY4=4 LUT3=5 LUT4=2 LUT5=3 LUT6=10)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 18.749 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.748ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8252, routed)        1.792    -0.748    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X51Y20         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.292 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.206     0.915    mfp_sys/top/cpu/core/mmu/tlb_dtlb/D[10]
    SLICE_X54Y17         LUT5 (Prop_lut5_I1_O)        0.124     1.039 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__4/O
                         net (fo=1, routed)           0.417     1.456    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__4_n_0
    SLICE_X54Y18         LUT4 (Prop_lut4_I0_O)        0.124     1.580 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__4/O
                         net (fo=1, routed)           0.000     1.580    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[19][0]
    SLICE_X54Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.093 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.093    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.210 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry__0/CO[3]
                         net (fo=3, routed)           0.757     2.967    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_1
    SLICE_X56Y19         LUT6 (Prop_lut6_I3_O)        0.124     3.091 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[16]_i_4__6/O
                         net (fo=22, routed)          1.081     4.172    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[16]_i_4__6_n_0
    SLICE_X59Y18         LUT6 (Prop_lut6_I1_O)        0.124     4.296 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_4__3/O
                         net (fo=1, routed)           0.433     4.729    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_4__3_n_0
    SLICE_X59Y18         LUT4 (Prop_lut4_I3_O)        0.124     4.853 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_2__12/O
                         net (fo=12, routed)          1.045     5.898    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[21]_0[0]
    SLICE_X52Y17         LUT6 (Prop_lut6_I0_O)        0.124     6.022 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.022    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X52Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.554 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.554    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.711 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.335     7.046    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X53Y18         LUT3 (Prop_lut3_I0_O)        0.329     7.375 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.561     7.936    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X53Y22         LUT6 (Prop_lut6_I0_O)        0.124     8.060 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.154     8.215    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X53Y22         LUT6 (Prop_lut6_I5_O)        0.124     8.339 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.276     8.614    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[1]_2
    SLICE_X53Y22         LUT6 (Prop_lut6_I0_O)        0.124     8.738 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__17/O
                         net (fo=2, routed)           0.166     8.904    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__17_n_0
    SLICE_X53Y22         LUT6 (Prop_lut6_I0_O)        0.124     9.028 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[2]_i_3__12/O
                         net (fo=1, routed)           0.496     9.524    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[4]_0
    SLICE_X53Y16         LUT6 (Prop_lut6_I5_O)        0.124     9.648 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[2]_i_1__48/O
                         net (fo=2, routed)           0.647    10.295    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/mmu_dcmode[1]
    SLICE_X53Y11         LUT3 (Prop_lut3_I2_O)        0.124    10.419 f  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_2__172/O
                         net (fo=9, routed)           0.463    10.882    mfp_sys/top/cpu/core/mmu/tlb_dtlb/wt_nwa
    SLICE_X52Y11         LUT3 (Prop_lut3_I1_O)        0.118    11.000 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[0]_i_1__465/O
                         net (fo=9, routed)           0.901    11.901    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/wb
    SLICE_X52Y10         LUT3 (Prop_lut3_I2_O)        0.354    12.255 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_4__77/O
                         net (fo=2, routed)           0.375    12.630    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q_reg[0]_3
    SLICE_X52Y10         LUT5 (Prop_lut5_I0_O)        0.332    12.962 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_5__48/O
                         net (fo=4, routed)           0.869    13.831    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_34
    SLICE_X52Y10         LUT6 (Prop_lut6_I2_O)        0.124    13.955 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          1.045    15.000    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X57Y8          LUT5 (Prop_lut5_I1_O)        0.150    15.150 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__155/O
                         net (fo=2, routed)           0.668    15.818    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_50
    SLICE_X57Y8          LUT6 (Prop_lut6_I1_O)        0.326    16.144 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           0.919    17.063    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X64Y5          LUT3 (Prop_lut3_I2_O)        0.124    17.187 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_1__10/O
                         net (fo=2, routed)           0.766    17.953    mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/q_reg[2][0]
    RAMB18_X2Y1          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8252, routed)        1.769    18.749    mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/clk_out1
    RAMB18_X2Y1          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.245    
                         clock uncertainty           -0.084    19.161    
    RAMB18_X2Y1          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.629    mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg
  -------------------------------------------------------------------
                         required time                         18.629    
                         arrival time                         -17.953    
  -------------------------------------------------------------------
                         slack                                  0.676    

Slack (MET) :             0.676ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.701ns  (logic 5.120ns (27.379%)  route 13.581ns (72.621%))
  Logic Levels:           24  (CARRY4=4 LUT3=5 LUT4=2 LUT5=3 LUT6=10)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 18.749 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.748ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8252, routed)        1.792    -0.748    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X51Y20         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.292 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.206     0.915    mfp_sys/top/cpu/core/mmu/tlb_dtlb/D[10]
    SLICE_X54Y17         LUT5 (Prop_lut5_I1_O)        0.124     1.039 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__4/O
                         net (fo=1, routed)           0.417     1.456    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__4_n_0
    SLICE_X54Y18         LUT4 (Prop_lut4_I0_O)        0.124     1.580 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__4/O
                         net (fo=1, routed)           0.000     1.580    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[19][0]
    SLICE_X54Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.093 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.093    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.210 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry__0/CO[3]
                         net (fo=3, routed)           0.757     2.967    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_1
    SLICE_X56Y19         LUT6 (Prop_lut6_I3_O)        0.124     3.091 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[16]_i_4__6/O
                         net (fo=22, routed)          1.081     4.172    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[16]_i_4__6_n_0
    SLICE_X59Y18         LUT6 (Prop_lut6_I1_O)        0.124     4.296 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_4__3/O
                         net (fo=1, routed)           0.433     4.729    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_4__3_n_0
    SLICE_X59Y18         LUT4 (Prop_lut4_I3_O)        0.124     4.853 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_2__12/O
                         net (fo=12, routed)          1.045     5.898    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[21]_0[0]
    SLICE_X52Y17         LUT6 (Prop_lut6_I0_O)        0.124     6.022 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.022    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X52Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.554 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.554    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.711 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.335     7.046    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X53Y18         LUT3 (Prop_lut3_I0_O)        0.329     7.375 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.561     7.936    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X53Y22         LUT6 (Prop_lut6_I0_O)        0.124     8.060 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.154     8.215    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X53Y22         LUT6 (Prop_lut6_I5_O)        0.124     8.339 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.276     8.614    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[1]_2
    SLICE_X53Y22         LUT6 (Prop_lut6_I0_O)        0.124     8.738 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__17/O
                         net (fo=2, routed)           0.166     8.904    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__17_n_0
    SLICE_X53Y22         LUT6 (Prop_lut6_I0_O)        0.124     9.028 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[2]_i_3__12/O
                         net (fo=1, routed)           0.496     9.524    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[4]_0
    SLICE_X53Y16         LUT6 (Prop_lut6_I5_O)        0.124     9.648 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[2]_i_1__48/O
                         net (fo=2, routed)           0.647    10.295    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/mmu_dcmode[1]
    SLICE_X53Y11         LUT3 (Prop_lut3_I2_O)        0.124    10.419 f  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_2__172/O
                         net (fo=9, routed)           0.463    10.882    mfp_sys/top/cpu/core/mmu/tlb_dtlb/wt_nwa
    SLICE_X52Y11         LUT3 (Prop_lut3_I1_O)        0.118    11.000 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[0]_i_1__465/O
                         net (fo=9, routed)           0.901    11.901    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/wb
    SLICE_X52Y10         LUT3 (Prop_lut3_I2_O)        0.354    12.255 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_4__77/O
                         net (fo=2, routed)           0.375    12.630    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q_reg[0]_3
    SLICE_X52Y10         LUT5 (Prop_lut5_I0_O)        0.332    12.962 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_5__48/O
                         net (fo=4, routed)           0.869    13.831    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_34
    SLICE_X52Y10         LUT6 (Prop_lut6_I2_O)        0.124    13.955 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          1.045    15.000    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X57Y8          LUT5 (Prop_lut5_I1_O)        0.150    15.150 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__155/O
                         net (fo=2, routed)           0.668    15.818    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_50
    SLICE_X57Y8          LUT6 (Prop_lut6_I1_O)        0.326    16.144 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           0.919    17.063    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X64Y5          LUT3 (Prop_lut3_I2_O)        0.124    17.187 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_1__10/O
                         net (fo=2, routed)           0.766    17.953    mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/q_reg[2][0]
    RAMB18_X2Y1          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8252, routed)        1.769    18.749    mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/clk_out1
    RAMB18_X2Y1          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.245    
                         clock uncertainty           -0.084    19.161    
    RAMB18_X2Y1          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.629    mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg
  -------------------------------------------------------------------
                         required time                         18.629    
                         arrival time                         -17.953    
  -------------------------------------------------------------------
                         slack                                  0.676    

Slack (MET) :             0.847ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.479ns  (logic 5.120ns (27.707%)  route 13.359ns (72.293%))
  Logic Levels:           24  (CARRY4=4 LUT3=5 LUT4=2 LUT5=3 LUT6=10)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.302ns = ( 18.698 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.748ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8252, routed)        1.792    -0.748    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X51Y20         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.292 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.206     0.915    mfp_sys/top/cpu/core/mmu/tlb_dtlb/D[10]
    SLICE_X54Y17         LUT5 (Prop_lut5_I1_O)        0.124     1.039 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__4/O
                         net (fo=1, routed)           0.417     1.456    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__4_n_0
    SLICE_X54Y18         LUT4 (Prop_lut4_I0_O)        0.124     1.580 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__4/O
                         net (fo=1, routed)           0.000     1.580    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[19][0]
    SLICE_X54Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.093 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.093    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.210 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry__0/CO[3]
                         net (fo=3, routed)           0.757     2.967    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_1
    SLICE_X56Y19         LUT6 (Prop_lut6_I3_O)        0.124     3.091 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[16]_i_4__6/O
                         net (fo=22, routed)          1.081     4.172    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[16]_i_4__6_n_0
    SLICE_X59Y18         LUT6 (Prop_lut6_I1_O)        0.124     4.296 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_4__3/O
                         net (fo=1, routed)           0.433     4.729    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_4__3_n_0
    SLICE_X59Y18         LUT4 (Prop_lut4_I3_O)        0.124     4.853 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_2__12/O
                         net (fo=12, routed)          1.045     5.898    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[21]_0[0]
    SLICE_X52Y17         LUT6 (Prop_lut6_I0_O)        0.124     6.022 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.022    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X52Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.554 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.554    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.711 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.335     7.046    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X53Y18         LUT3 (Prop_lut3_I0_O)        0.329     7.375 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.561     7.936    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X53Y22         LUT6 (Prop_lut6_I0_O)        0.124     8.060 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.154     8.215    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X53Y22         LUT6 (Prop_lut6_I5_O)        0.124     8.339 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.276     8.614    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[1]_2
    SLICE_X53Y22         LUT6 (Prop_lut6_I0_O)        0.124     8.738 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__17/O
                         net (fo=2, routed)           0.166     8.904    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__17_n_0
    SLICE_X53Y22         LUT6 (Prop_lut6_I0_O)        0.124     9.028 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[2]_i_3__12/O
                         net (fo=1, routed)           0.496     9.524    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[4]_0
    SLICE_X53Y16         LUT6 (Prop_lut6_I5_O)        0.124     9.648 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[2]_i_1__48/O
                         net (fo=2, routed)           0.647    10.295    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/mmu_dcmode[1]
    SLICE_X53Y11         LUT3 (Prop_lut3_I2_O)        0.124    10.419 f  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_2__172/O
                         net (fo=9, routed)           0.463    10.882    mfp_sys/top/cpu/core/mmu/tlb_dtlb/wt_nwa
    SLICE_X52Y11         LUT3 (Prop_lut3_I1_O)        0.118    11.000 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[0]_i_1__465/O
                         net (fo=9, routed)           0.901    11.901    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/wb
    SLICE_X52Y10         LUT3 (Prop_lut3_I2_O)        0.354    12.255 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_4__77/O
                         net (fo=2, routed)           0.375    12.630    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q_reg[0]_3
    SLICE_X52Y10         LUT5 (Prop_lut5_I0_O)        0.332    12.962 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_5__48/O
                         net (fo=4, routed)           0.869    13.831    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_34
    SLICE_X52Y10         LUT6 (Prop_lut6_I2_O)        0.124    13.955 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          1.045    15.000    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X57Y8          LUT5 (Prop_lut5_I1_O)        0.150    15.150 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__155/O
                         net (fo=2, routed)           0.668    15.818    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_50
    SLICE_X57Y8          LUT6 (Prop_lut6_I1_O)        0.326    16.144 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           0.749    16.893    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X62Y8          LUT3 (Prop_lut3_I2_O)        0.124    17.017 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_18__4/O
                         net (fo=2, routed)           0.715    17.732    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/q_reg[0][0]
    RAMB18_X1Y0          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8252, routed)        1.718    18.698    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/clk_out1
    RAMB18_X1Y0          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.194    
                         clock uncertainty           -0.084    19.110    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.578    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg
  -------------------------------------------------------------------
                         required time                         18.578    
                         arrival time                         -17.732    
  -------------------------------------------------------------------
                         slack                                  0.847    

Slack (MET) :             0.847ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.479ns  (logic 5.120ns (27.708%)  route 13.359ns (72.292%))
  Logic Levels:           24  (CARRY4=4 LUT3=5 LUT4=2 LUT5=3 LUT6=10)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.302ns = ( 18.698 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.748ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8252, routed)        1.792    -0.748    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X51Y20         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.292 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.206     0.915    mfp_sys/top/cpu/core/mmu/tlb_dtlb/D[10]
    SLICE_X54Y17         LUT5 (Prop_lut5_I1_O)        0.124     1.039 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__4/O
                         net (fo=1, routed)           0.417     1.456    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__4_n_0
    SLICE_X54Y18         LUT4 (Prop_lut4_I0_O)        0.124     1.580 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__4/O
                         net (fo=1, routed)           0.000     1.580    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[19][0]
    SLICE_X54Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.093 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.093    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.210 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry__0/CO[3]
                         net (fo=3, routed)           0.757     2.967    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_1
    SLICE_X56Y19         LUT6 (Prop_lut6_I3_O)        0.124     3.091 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[16]_i_4__6/O
                         net (fo=22, routed)          1.081     4.172    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[16]_i_4__6_n_0
    SLICE_X59Y18         LUT6 (Prop_lut6_I1_O)        0.124     4.296 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_4__3/O
                         net (fo=1, routed)           0.433     4.729    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_4__3_n_0
    SLICE_X59Y18         LUT4 (Prop_lut4_I3_O)        0.124     4.853 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_2__12/O
                         net (fo=12, routed)          1.045     5.898    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[21]_0[0]
    SLICE_X52Y17         LUT6 (Prop_lut6_I0_O)        0.124     6.022 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.022    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X52Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.554 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.554    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.711 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.335     7.046    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X53Y18         LUT3 (Prop_lut3_I0_O)        0.329     7.375 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.561     7.936    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X53Y22         LUT6 (Prop_lut6_I0_O)        0.124     8.060 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.154     8.215    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X53Y22         LUT6 (Prop_lut6_I5_O)        0.124     8.339 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.276     8.614    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[1]_2
    SLICE_X53Y22         LUT6 (Prop_lut6_I0_O)        0.124     8.738 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__17/O
                         net (fo=2, routed)           0.166     8.904    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__17_n_0
    SLICE_X53Y22         LUT6 (Prop_lut6_I0_O)        0.124     9.028 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[2]_i_3__12/O
                         net (fo=1, routed)           0.496     9.524    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[4]_0
    SLICE_X53Y16         LUT6 (Prop_lut6_I5_O)        0.124     9.648 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[2]_i_1__48/O
                         net (fo=2, routed)           0.647    10.295    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/mmu_dcmode[1]
    SLICE_X53Y11         LUT3 (Prop_lut3_I2_O)        0.124    10.419 f  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_2__172/O
                         net (fo=9, routed)           0.463    10.882    mfp_sys/top/cpu/core/mmu/tlb_dtlb/wt_nwa
    SLICE_X52Y11         LUT3 (Prop_lut3_I1_O)        0.118    11.000 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[0]_i_1__465/O
                         net (fo=9, routed)           0.901    11.901    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/wb
    SLICE_X52Y10         LUT3 (Prop_lut3_I2_O)        0.354    12.255 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_4__77/O
                         net (fo=2, routed)           0.375    12.630    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q_reg[0]_3
    SLICE_X52Y10         LUT5 (Prop_lut5_I0_O)        0.332    12.962 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_5__48/O
                         net (fo=4, routed)           0.869    13.831    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_34
    SLICE_X52Y10         LUT6 (Prop_lut6_I2_O)        0.124    13.955 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          1.045    15.000    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X57Y8          LUT5 (Prop_lut5_I1_O)        0.150    15.150 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__155/O
                         net (fo=2, routed)           0.668    15.818    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_50
    SLICE_X57Y8          LUT6 (Prop_lut6_I1_O)        0.326    16.144 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           0.749    16.893    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X62Y8          LUT3 (Prop_lut3_I2_O)        0.124    17.017 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_18__4/O
                         net (fo=2, routed)           0.714    17.731    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/q_reg[0][0]
    RAMB18_X1Y0          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8252, routed)        1.718    18.698    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/clk_out1
    RAMB18_X1Y0          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.194    
                         clock uncertainty           -0.084    19.110    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.578    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg
  -------------------------------------------------------------------
                         required time                         18.578    
                         arrival time                         -17.731    
  -------------------------------------------------------------------
                         slack                                  0.847    

Slack (MET) :             0.873ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.452ns  (logic 5.120ns (27.748%)  route 13.331ns (72.252%))
  Logic Levels:           24  (CARRY4=4 LUT3=5 LUT4=2 LUT5=3 LUT6=10)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.303ns = ( 18.697 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.748ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8252, routed)        1.792    -0.748    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X51Y20         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.292 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.206     0.915    mfp_sys/top/cpu/core/mmu/tlb_dtlb/D[10]
    SLICE_X54Y17         LUT5 (Prop_lut5_I1_O)        0.124     1.039 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__4/O
                         net (fo=1, routed)           0.417     1.456    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__4_n_0
    SLICE_X54Y18         LUT4 (Prop_lut4_I0_O)        0.124     1.580 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__4/O
                         net (fo=1, routed)           0.000     1.580    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[19][0]
    SLICE_X54Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.093 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.093    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.210 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry__0/CO[3]
                         net (fo=3, routed)           0.757     2.967    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_1
    SLICE_X56Y19         LUT6 (Prop_lut6_I3_O)        0.124     3.091 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[16]_i_4__6/O
                         net (fo=22, routed)          1.081     4.172    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[16]_i_4__6_n_0
    SLICE_X59Y18         LUT6 (Prop_lut6_I1_O)        0.124     4.296 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_4__3/O
                         net (fo=1, routed)           0.433     4.729    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_4__3_n_0
    SLICE_X59Y18         LUT4 (Prop_lut4_I3_O)        0.124     4.853 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_2__12/O
                         net (fo=12, routed)          1.045     5.898    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[21]_0[0]
    SLICE_X52Y17         LUT6 (Prop_lut6_I0_O)        0.124     6.022 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.022    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X52Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.554 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.554    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.711 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.335     7.046    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X53Y18         LUT3 (Prop_lut3_I0_O)        0.329     7.375 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.561     7.936    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X53Y22         LUT6 (Prop_lut6_I0_O)        0.124     8.060 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.154     8.215    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X53Y22         LUT6 (Prop_lut6_I5_O)        0.124     8.339 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.276     8.614    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[1]_2
    SLICE_X53Y22         LUT6 (Prop_lut6_I0_O)        0.124     8.738 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__17/O
                         net (fo=2, routed)           0.166     8.904    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__17_n_0
    SLICE_X53Y22         LUT6 (Prop_lut6_I0_O)        0.124     9.028 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[2]_i_3__12/O
                         net (fo=1, routed)           0.496     9.524    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[4]_0
    SLICE_X53Y16         LUT6 (Prop_lut6_I5_O)        0.124     9.648 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[2]_i_1__48/O
                         net (fo=2, routed)           0.647    10.295    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/mmu_dcmode[1]
    SLICE_X53Y11         LUT3 (Prop_lut3_I2_O)        0.124    10.419 f  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_2__172/O
                         net (fo=9, routed)           0.463    10.882    mfp_sys/top/cpu/core/mmu/tlb_dtlb/wt_nwa
    SLICE_X52Y11         LUT3 (Prop_lut3_I1_O)        0.118    11.000 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[0]_i_1__465/O
                         net (fo=9, routed)           0.901    11.901    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/wb
    SLICE_X52Y10         LUT3 (Prop_lut3_I2_O)        0.354    12.255 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_4__77/O
                         net (fo=2, routed)           0.375    12.630    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q_reg[0]_3
    SLICE_X52Y10         LUT5 (Prop_lut5_I0_O)        0.332    12.962 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_5__48/O
                         net (fo=4, routed)           0.869    13.831    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_34
    SLICE_X52Y10         LUT6 (Prop_lut6_I2_O)        0.124    13.955 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          1.045    15.000    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X57Y8          LUT5 (Prop_lut5_I1_O)        0.150    15.150 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__155/O
                         net (fo=2, routed)           0.668    15.818    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_50
    SLICE_X57Y8          LUT6 (Prop_lut6_I1_O)        0.326    16.144 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           0.920    17.064    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X62Y8          LUT3 (Prop_lut3_I2_O)        0.124    17.188 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_1__9/O
                         net (fo=2, routed)           0.516    17.704    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/q_reg[3][0]
    RAMB18_X1Y3          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8252, routed)        1.717    18.697    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/clk_out1
    RAMB18_X1Y3          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.193    
                         clock uncertainty           -0.084    19.109    
    RAMB18_X1Y3          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.577    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg
  -------------------------------------------------------------------
                         required time                         18.577    
                         arrival time                         -17.704    
  -------------------------------------------------------------------
                         slack                                  0.873    

Slack (MET) :             0.873ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.452ns  (logic 5.120ns (27.748%)  route 13.331ns (72.252%))
  Logic Levels:           24  (CARRY4=4 LUT3=5 LUT4=2 LUT5=3 LUT6=10)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.303ns = ( 18.697 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.748ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8252, routed)        1.792    -0.748    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X51Y20         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.292 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.206     0.915    mfp_sys/top/cpu/core/mmu/tlb_dtlb/D[10]
    SLICE_X54Y17         LUT5 (Prop_lut5_I1_O)        0.124     1.039 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__4/O
                         net (fo=1, routed)           0.417     1.456    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__4_n_0
    SLICE_X54Y18         LUT4 (Prop_lut4_I0_O)        0.124     1.580 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__4/O
                         net (fo=1, routed)           0.000     1.580    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[19][0]
    SLICE_X54Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.093 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.093    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.210 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry__0/CO[3]
                         net (fo=3, routed)           0.757     2.967    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_1
    SLICE_X56Y19         LUT6 (Prop_lut6_I3_O)        0.124     3.091 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[16]_i_4__6/O
                         net (fo=22, routed)          1.081     4.172    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[16]_i_4__6_n_0
    SLICE_X59Y18         LUT6 (Prop_lut6_I1_O)        0.124     4.296 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_4__3/O
                         net (fo=1, routed)           0.433     4.729    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_4__3_n_0
    SLICE_X59Y18         LUT4 (Prop_lut4_I3_O)        0.124     4.853 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_2__12/O
                         net (fo=12, routed)          1.045     5.898    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[21]_0[0]
    SLICE_X52Y17         LUT6 (Prop_lut6_I0_O)        0.124     6.022 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.022    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X52Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.554 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.554    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.711 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.335     7.046    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X53Y18         LUT3 (Prop_lut3_I0_O)        0.329     7.375 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.561     7.936    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X53Y22         LUT6 (Prop_lut6_I0_O)        0.124     8.060 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.154     8.215    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X53Y22         LUT6 (Prop_lut6_I5_O)        0.124     8.339 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.276     8.614    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[1]_2
    SLICE_X53Y22         LUT6 (Prop_lut6_I0_O)        0.124     8.738 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__17/O
                         net (fo=2, routed)           0.166     8.904    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__17_n_0
    SLICE_X53Y22         LUT6 (Prop_lut6_I0_O)        0.124     9.028 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[2]_i_3__12/O
                         net (fo=1, routed)           0.496     9.524    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[4]_0
    SLICE_X53Y16         LUT6 (Prop_lut6_I5_O)        0.124     9.648 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[2]_i_1__48/O
                         net (fo=2, routed)           0.647    10.295    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/mmu_dcmode[1]
    SLICE_X53Y11         LUT3 (Prop_lut3_I2_O)        0.124    10.419 f  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_2__172/O
                         net (fo=9, routed)           0.463    10.882    mfp_sys/top/cpu/core/mmu/tlb_dtlb/wt_nwa
    SLICE_X52Y11         LUT3 (Prop_lut3_I1_O)        0.118    11.000 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[0]_i_1__465/O
                         net (fo=9, routed)           0.901    11.901    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/wb
    SLICE_X52Y10         LUT3 (Prop_lut3_I2_O)        0.354    12.255 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_4__77/O
                         net (fo=2, routed)           0.375    12.630    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q_reg[0]_3
    SLICE_X52Y10         LUT5 (Prop_lut5_I0_O)        0.332    12.962 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_5__48/O
                         net (fo=4, routed)           0.869    13.831    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_34
    SLICE_X52Y10         LUT6 (Prop_lut6_I2_O)        0.124    13.955 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          1.045    15.000    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X57Y8          LUT5 (Prop_lut5_I1_O)        0.150    15.150 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__155/O
                         net (fo=2, routed)           0.668    15.818    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_50
    SLICE_X57Y8          LUT6 (Prop_lut6_I1_O)        0.326    16.144 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           0.920    17.064    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X62Y8          LUT3 (Prop_lut3_I2_O)        0.124    17.188 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_1__9/O
                         net (fo=2, routed)           0.516    17.704    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/q_reg[3][0]
    RAMB18_X1Y3          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8252, routed)        1.717    18.697    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/clk_out1
    RAMB18_X1Y3          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.193    
                         clock uncertainty           -0.084    19.109    
    RAMB18_X1Y3          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.577    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg
  -------------------------------------------------------------------
                         required time                         18.577    
                         arrival time                         -17.704    
  -------------------------------------------------------------------
                         slack                                  0.873    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/icc/_biu_datain_reg_31_0_/cregister/cregister/q_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/icc/_fb_data3_31_0_/cregister/register_inst/q_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.186ns (73.160%)  route 0.068ns (26.840%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.743ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8252, routed)        0.656    -0.508    mfp_sys/top/cpu/core/icc/_biu_datain_reg_31_0_/cregister/cregister/clk_out1
    SLICE_X7Y24          FDRE                                         r  mfp_sys/top/cpu/core/icc/_biu_datain_reg_31_0_/cregister/cregister/q_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y24          FDRE (Prop_fdre_C_Q)         0.141    -0.367 r  mfp_sys/top/cpu/core/icc/_biu_datain_reg_31_0_/cregister/cregister/q_reg[21]/Q
                         net (fo=5, routed)           0.068    -0.298    mfp_sys/top/cpu/core/icc/_biu_datawd_reg_1_0_/q_reg[31]_3[21]
    SLICE_X6Y24          LUT5 (Prop_lut5_I4_O)        0.045    -0.253 r  mfp_sys/top/cpu/core/icc/_biu_datawd_reg_1_0_/q[21]_i_1__51/O
                         net (fo=1, routed)           0.000    -0.253    mfp_sys/top/cpu/core/icc/_fb_data3_31_0_/cregister/register_inst/D[21]
    SLICE_X6Y24          FDRE                                         r  mfp_sys/top/cpu/core/icc/_fb_data3_31_0_/cregister/register_inst/q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8252, routed)        0.930    -0.743    mfp_sys/top/cpu/core/icc/_fb_data3_31_0_/cregister/register_inst/clk_out1
    SLICE_X6Y24          FDRE                                         r  mfp_sys/top/cpu/core/icc/_fb_data3_31_0_/cregister/register_inst/q_reg[21]/C
                         clock pessimism              0.249    -0.495    
                         clock uncertainty            0.084    -0.411    
    SLICE_X6Y24          FDRE (Hold_fdre_C_D)         0.120    -0.291    mfp_sys/top/cpu/core/icc/_fb_data3_31_0_/cregister/register_inst/q_reg[21]
  -------------------------------------------------------------------
                         required time                          0.291    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/siu/_cdreset/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8252, routed)        0.634    -0.530    mfp_sys/top/cpu/core/siu/_cdreset/clk_out1
    SLICE_X33Y14         FDRE                                         r  mfp_sys/top/cpu/core/siu/_cdreset/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y14         FDRE (Prop_fdre_C_Q)         0.141    -0.389 r  mfp_sys/top/cpu/core/siu/_cdreset/q_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.333    mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]_2
    SLICE_X33Y14         FDRE                                         r  mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8252, routed)        0.907    -0.766    mfp_sys/top/cpu/core/siu/_siu_coldreset/clk_out1
    SLICE_X33Y14         FDRE                                         r  mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]/C
                         clock pessimism              0.237    -0.530    
                         clock uncertainty            0.084    -0.446    
    SLICE_X33Y14         FDRE (Hold_fdre_C_D)         0.075    -0.371    mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.333    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[8]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b0/ram_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.164ns (42.405%)  route 0.223ns (57.595%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.715ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8252, routed)        0.640    -0.524    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/clk_out1
    SLICE_X10Y40         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[8]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y40         FDRE (Prop_fdre_C_Q)         0.164    -0.360 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[8]_rep__1/Q
                         net (fo=17, routed)          0.223    -0.137    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b0/ADDRARDADDR[6]
    RAMB18_X0Y16         RAMB18E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b0/ram_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8252, routed)        0.958    -0.715    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b0/clk_out1
    RAMB18_X0Y16         RAMB18E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b0/ram_reg/CLKARDCLK
                         clock pessimism              0.272    -0.443    
                         clock uncertainty            0.084    -0.360    
    RAMB18_X0Y16         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.177    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b0/ram_reg
  -------------------------------------------------------------------
                         required time                          0.177    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/cpz/cpz_pc/_dqual_49/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8252, routed)        0.633    -0.531    mfp_sys/top/cpu/core/cpz/cpz_pc/_dqual_49/clk_out1
    SLICE_X35Y15         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/_dqual_49/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  mfp_sys/top/cpu/core/cpz/cpz_pc/_dqual_49/q_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.334    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/dqual_49
    SLICE_X35Y15         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8252, routed)        0.905    -0.768    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/clk_out1
    SLICE_X35Y15         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[49]/C
                         clock pessimism              0.238    -0.531    
                         clock uncertainty            0.084    -0.447    
    SLICE_X35Y15         FDRE (Hold_fdre_C_D)         0.071    -0.376    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[49]
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_pc_en_mask_xx/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_any_tc_enabled/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8252, routed)        0.629    -0.535    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_pc_en_mask_xx/clk_out1
    SLICE_X44Y16         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_pc_en_mask_xx/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_pc_en_mask_xx/q_reg[0]/Q
                         net (fo=1, routed)           0.065    -0.328    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_any_tc_enabled/q_reg[0]_0
    SLICE_X44Y16         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_any_tc_enabled/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8252, routed)        0.902    -0.771    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_any_tc_enabled/clk_out1
    SLICE_X44Y16         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_any_tc_enabled/q_reg[0]/C
                         clock pessimism              0.237    -0.535    
                         clock uncertainty            0.084    -0.451    
    SLICE_X44Y16         FDRE (Hold_fdre_C_D)         0.075    -0.376    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_any_tc_enabled/q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.328    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/cpz/cpz_pc/_iqual_49/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8252, routed)        0.631    -0.533    mfp_sys/top/cpu/core/cpz/cpz_pc/_iqual_49/clk_out1
    SLICE_X28Y18         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/_iqual_49/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  mfp_sys/top/cpu/core/cpz/cpz_pc/_iqual_49/q_reg[0]/Q
                         net (fo=1, routed)           0.065    -0.326    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_pc_cnt_evt_reg_255_0_/cregister/register_inst/iqual_49
    SLICE_X28Y18         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8252, routed)        0.904    -0.769    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_pc_cnt_evt_reg_255_0_/cregister/register_inst/clk_out1
    SLICE_X28Y18         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[49]/C
                         clock pessimism              0.237    -0.533    
                         clock uncertainty            0.084    -0.449    
    SLICE_X28Y18         FDRE (Hold_fdre_C_D)         0.075    -0.374    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[49]
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH/ADR4
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.389%)  route 0.208ns (59.611%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8252, routed)        0.631    -0.533    mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/clk_out1
    SLICE_X61Y7          FDRE                                         r  mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[4]/Q
                         net (fo=7, routed)           0.208    -0.184    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/A4
    SLICE_X58Y6          RAMS64E                                      r  mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8252, routed)        0.907    -0.766    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/WCLK
    SLICE_X58Y6          RAMS64E                                      r  mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH/CLK
                         clock pessimism              0.251    -0.516    
                         clock uncertainty            0.084    -0.432    
    SLICE_X58Y6          RAMS64E (Hold_rams64e_CLK_ADR4)
                                                      0.200    -0.232    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH
  -------------------------------------------------------------------
                         required time                          0.232    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/LOW/ADR4
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.389%)  route 0.208ns (59.611%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8252, routed)        0.631    -0.533    mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/clk_out1
    SLICE_X61Y7          FDRE                                         r  mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[4]/Q
                         net (fo=7, routed)           0.208    -0.184    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/A4
    SLICE_X58Y6          RAMS64E                                      r  mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/LOW/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8252, routed)        0.907    -0.766    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/WCLK
    SLICE_X58Y6          RAMS64E                                      r  mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/LOW/CLK
                         clock pessimism              0.251    -0.516    
                         clock uncertainty            0.084    -0.432    
    SLICE_X58Y6          RAMS64E (Hold_rams64e_CLK_ADR4)
                                                      0.200    -0.232    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/LOW
  -------------------------------------------------------------------
                         required time                          0.232    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/mmu/tlb_cpy/_lfsr_9_0_/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/mmu/tlb_cpy/_lfsr_9_0_/q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8252, routed)        0.630    -0.534    mfp_sys/top/cpu/core/mmu/tlb_cpy/_lfsr_9_0_/clk_out1
    SLICE_X39Y34         FDRE                                         r  mfp_sys/top/cpu/core/mmu/tlb_cpy/_lfsr_9_0_/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  mfp_sys/top/cpu/core/mmu/tlb_cpy/_lfsr_9_0_/q_reg[0]/Q
                         net (fo=4, routed)           0.068    -0.325    mfp_sys/top/cpu/core/mmu/tlb_cpy/_lfsr_9_0_/q_reg_n_0_[0]
    SLICE_X39Y34         FDRE                                         r  mfp_sys/top/cpu/core/mmu/tlb_cpy/_lfsr_9_0_/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8252, routed)        0.904    -0.769    mfp_sys/top/cpu/core/mmu/tlb_cpy/_lfsr_9_0_/clk_out1
    SLICE_X39Y34         FDRE                                         r  mfp_sys/top/cpu/core/mmu/tlb_cpy/_lfsr_9_0_/q_reg[1]/C
                         clock pessimism              0.236    -0.534    
                         clock uncertainty            0.084    -0.450    
    SLICE_X39Y34         FDRE (Hold_fdre_C_D)         0.075    -0.375    mfp_sys/top/cpu/core/mmu/tlb_cpy/_lfsr_9_0_/q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/cpz/_cdmmbase_31_0_/cregister/cregister/q_reg[23]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/cdmm/cdmm_ctl/_cdmm_sel/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.314ns (63.700%)  route 0.179ns (36.300%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8252, routed)        0.623    -0.541    mfp_sys/top/cpu/core/cpz/_cdmmbase_31_0_/cregister/cregister/clk_out1
    SLICE_X52Y18         FDSE                                         r  mfp_sys/top/cpu/core/cpz/_cdmmbase_31_0_/cregister/cregister/q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y18         FDSE (Prop_fdse_C_Q)         0.141    -0.400 r  mfp_sys/top/cpu/core/cpz/_cdmmbase_31_0_/cregister/cregister/q_reg[23]/Q
                         net (fo=3, routed)           0.179    -0.221    mfp_sys/top/cpu/core/cpz/_cdmmbase_31_0_/cregister/cregister/cpz_cdmmbase[27]
    SLICE_X51Y16         LUT6 (Prop_lut6_I5_O)        0.045    -0.176 r  mfp_sys/top/cpu/core/cpz/_cdmmbase_31_0_/cregister/cregister/cdmm_area_carry__0_i_2/O
                         net (fo=1, routed)           0.000    -0.176    mfp_sys/top/cpu/core/cdmm/cdmm_ctl/q_reg[27][0]
    SLICE_X51Y16         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.128    -0.048 r  mfp_sys/top/cpu/core/cdmm/cdmm_ctl/cdmm_area_carry__0/CO[1]
                         net (fo=21, routed)          0.000    -0.048    mfp_sys/top/cpu/core/cdmm/cdmm_ctl/_cdmm_sel/CO[0]
    SLICE_X51Y16         FDRE                                         r  mfp_sys/top/cpu/core/cdmm/cdmm_ctl/_cdmm_sel/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8252, routed)        0.898    -0.775    mfp_sys/top/cpu/core/cdmm/cdmm_ctl/_cdmm_sel/clk_out1
    SLICE_X51Y16         FDRE                                         r  mfp_sys/top/cpu/core/cdmm/cdmm_ctl/_cdmm_sel/q_reg[0]/C
                         clock pessimism              0.501    -0.275    
                         clock uncertainty            0.084    -0.191    
    SLICE_X51Y16         FDRE (Hold_fdre_C_D)         0.091    -0.100    mfp_sys/top/cpu/core/cdmm/cdmm_ctl/_cdmm_sel/q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.100    
                         arrival time                          -0.048    
  -------------------------------------------------------------------
                         slack                                  0.052    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.485ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.038ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.485ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.892ns  (logic 5.120ns (27.102%)  route 13.772ns (72.898%))
  Logic Levels:           24  (CARRY4=4 LUT3=5 LUT4=2 LUT5=3 LUT6=10)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 18.749 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.748ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8252, routed)        1.792    -0.748    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X51Y20         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.292 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.206     0.915    mfp_sys/top/cpu/core/mmu/tlb_dtlb/D[10]
    SLICE_X54Y17         LUT5 (Prop_lut5_I1_O)        0.124     1.039 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__4/O
                         net (fo=1, routed)           0.417     1.456    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__4_n_0
    SLICE_X54Y18         LUT4 (Prop_lut4_I0_O)        0.124     1.580 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__4/O
                         net (fo=1, routed)           0.000     1.580    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[19][0]
    SLICE_X54Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.093 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.093    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.210 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry__0/CO[3]
                         net (fo=3, routed)           0.757     2.967    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_1
    SLICE_X56Y19         LUT6 (Prop_lut6_I3_O)        0.124     3.091 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[16]_i_4__6/O
                         net (fo=22, routed)          1.081     4.172    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[16]_i_4__6_n_0
    SLICE_X59Y18         LUT6 (Prop_lut6_I1_O)        0.124     4.296 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_4__3/O
                         net (fo=1, routed)           0.433     4.729    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_4__3_n_0
    SLICE_X59Y18         LUT4 (Prop_lut4_I3_O)        0.124     4.853 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_2__12/O
                         net (fo=12, routed)          1.045     5.898    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[21]_0[0]
    SLICE_X52Y17         LUT6 (Prop_lut6_I0_O)        0.124     6.022 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.022    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X52Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.554 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.554    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.711 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.335     7.046    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X53Y18         LUT3 (Prop_lut3_I0_O)        0.329     7.375 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.561     7.936    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X53Y22         LUT6 (Prop_lut6_I0_O)        0.124     8.060 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.154     8.215    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X53Y22         LUT6 (Prop_lut6_I5_O)        0.124     8.339 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.276     8.614    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[1]_2
    SLICE_X53Y22         LUT6 (Prop_lut6_I0_O)        0.124     8.738 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__17/O
                         net (fo=2, routed)           0.166     8.904    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__17_n_0
    SLICE_X53Y22         LUT6 (Prop_lut6_I0_O)        0.124     9.028 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[2]_i_3__12/O
                         net (fo=1, routed)           0.496     9.524    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[4]_0
    SLICE_X53Y16         LUT6 (Prop_lut6_I5_O)        0.124     9.648 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[2]_i_1__48/O
                         net (fo=2, routed)           0.647    10.295    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/mmu_dcmode[1]
    SLICE_X53Y11         LUT3 (Prop_lut3_I2_O)        0.124    10.419 f  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_2__172/O
                         net (fo=9, routed)           0.463    10.882    mfp_sys/top/cpu/core/mmu/tlb_dtlb/wt_nwa
    SLICE_X52Y11         LUT3 (Prop_lut3_I1_O)        0.118    11.000 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[0]_i_1__465/O
                         net (fo=9, routed)           0.901    11.901    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/wb
    SLICE_X52Y10         LUT3 (Prop_lut3_I2_O)        0.354    12.255 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_4__77/O
                         net (fo=2, routed)           0.375    12.630    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q_reg[0]_3
    SLICE_X52Y10         LUT5 (Prop_lut5_I0_O)        0.332    12.962 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_5__48/O
                         net (fo=4, routed)           0.869    13.831    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_34
    SLICE_X52Y10         LUT6 (Prop_lut6_I2_O)        0.124    13.955 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          1.045    15.000    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X57Y8          LUT5 (Prop_lut5_I1_O)        0.150    15.150 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__155/O
                         net (fo=2, routed)           0.668    15.818    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_50
    SLICE_X57Y8          LUT6 (Prop_lut6_I1_O)        0.326    16.144 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           0.878    17.022    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X63Y6          LUT3 (Prop_lut3_I2_O)        0.124    17.146 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_9__7/O
                         net (fo=2, routed)           0.998    18.144    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/q_reg[2][0]
    RAMB18_X2Y0          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8252, routed)        1.769    18.749    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/clk_out1
    RAMB18_X2Y0          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.245    
                         clock uncertainty           -0.084    19.161    
    RAMB18_X2Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.629    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg
  -------------------------------------------------------------------
                         required time                         18.629    
                         arrival time                         -18.144    
  -------------------------------------------------------------------
                         slack                                  0.485    

Slack (MET) :             0.497ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.880ns  (logic 5.120ns (27.118%)  route 13.760ns (72.882%))
  Logic Levels:           24  (CARRY4=4 LUT3=5 LUT4=2 LUT5=3 LUT6=10)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 18.749 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.748ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8252, routed)        1.792    -0.748    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X51Y20         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.292 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.206     0.915    mfp_sys/top/cpu/core/mmu/tlb_dtlb/D[10]
    SLICE_X54Y17         LUT5 (Prop_lut5_I1_O)        0.124     1.039 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__4/O
                         net (fo=1, routed)           0.417     1.456    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__4_n_0
    SLICE_X54Y18         LUT4 (Prop_lut4_I0_O)        0.124     1.580 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__4/O
                         net (fo=1, routed)           0.000     1.580    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[19][0]
    SLICE_X54Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.093 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.093    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.210 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry__0/CO[3]
                         net (fo=3, routed)           0.757     2.967    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_1
    SLICE_X56Y19         LUT6 (Prop_lut6_I3_O)        0.124     3.091 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[16]_i_4__6/O
                         net (fo=22, routed)          1.081     4.172    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[16]_i_4__6_n_0
    SLICE_X59Y18         LUT6 (Prop_lut6_I1_O)        0.124     4.296 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_4__3/O
                         net (fo=1, routed)           0.433     4.729    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_4__3_n_0
    SLICE_X59Y18         LUT4 (Prop_lut4_I3_O)        0.124     4.853 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_2__12/O
                         net (fo=12, routed)          1.045     5.898    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[21]_0[0]
    SLICE_X52Y17         LUT6 (Prop_lut6_I0_O)        0.124     6.022 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.022    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X52Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.554 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.554    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.711 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.335     7.046    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X53Y18         LUT3 (Prop_lut3_I0_O)        0.329     7.375 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.561     7.936    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X53Y22         LUT6 (Prop_lut6_I0_O)        0.124     8.060 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.154     8.215    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X53Y22         LUT6 (Prop_lut6_I5_O)        0.124     8.339 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.276     8.614    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[1]_2
    SLICE_X53Y22         LUT6 (Prop_lut6_I0_O)        0.124     8.738 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__17/O
                         net (fo=2, routed)           0.166     8.904    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__17_n_0
    SLICE_X53Y22         LUT6 (Prop_lut6_I0_O)        0.124     9.028 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[2]_i_3__12/O
                         net (fo=1, routed)           0.496     9.524    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[4]_0
    SLICE_X53Y16         LUT6 (Prop_lut6_I5_O)        0.124     9.648 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[2]_i_1__48/O
                         net (fo=2, routed)           0.647    10.295    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/mmu_dcmode[1]
    SLICE_X53Y11         LUT3 (Prop_lut3_I2_O)        0.124    10.419 f  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_2__172/O
                         net (fo=9, routed)           0.463    10.882    mfp_sys/top/cpu/core/mmu/tlb_dtlb/wt_nwa
    SLICE_X52Y11         LUT3 (Prop_lut3_I1_O)        0.118    11.000 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[0]_i_1__465/O
                         net (fo=9, routed)           0.901    11.901    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/wb
    SLICE_X52Y10         LUT3 (Prop_lut3_I2_O)        0.354    12.255 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_4__77/O
                         net (fo=2, routed)           0.375    12.630    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q_reg[0]_3
    SLICE_X52Y10         LUT5 (Prop_lut5_I0_O)        0.332    12.962 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_5__48/O
                         net (fo=4, routed)           0.869    13.831    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_34
    SLICE_X52Y10         LUT6 (Prop_lut6_I2_O)        0.124    13.955 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          1.045    15.000    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X57Y8          LUT5 (Prop_lut5_I1_O)        0.150    15.150 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__155/O
                         net (fo=2, routed)           0.668    15.818    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_50
    SLICE_X57Y8          LUT6 (Prop_lut6_I1_O)        0.326    16.144 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           0.878    17.022    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X63Y6          LUT3 (Prop_lut3_I2_O)        0.124    17.146 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_9__7/O
                         net (fo=2, routed)           0.987    18.133    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/q_reg[2][0]
    RAMB18_X2Y0          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8252, routed)        1.769    18.749    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/clk_out1
    RAMB18_X2Y0          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.245    
                         clock uncertainty           -0.084    19.161    
    RAMB18_X2Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.629    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg
  -------------------------------------------------------------------
                         required time                         18.629    
                         arrival time                         -18.133    
  -------------------------------------------------------------------
                         slack                                  0.497    

Slack (MET) :             0.618ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.757ns  (logic 5.120ns (27.296%)  route 13.637ns (72.704%))
  Logic Levels:           24  (CARRY4=4 LUT3=5 LUT4=2 LUT5=3 LUT6=10)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 18.748 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.748ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8252, routed)        1.792    -0.748    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X51Y20         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.292 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.206     0.915    mfp_sys/top/cpu/core/mmu/tlb_dtlb/D[10]
    SLICE_X54Y17         LUT5 (Prop_lut5_I1_O)        0.124     1.039 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__4/O
                         net (fo=1, routed)           0.417     1.456    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__4_n_0
    SLICE_X54Y18         LUT4 (Prop_lut4_I0_O)        0.124     1.580 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__4/O
                         net (fo=1, routed)           0.000     1.580    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[19][0]
    SLICE_X54Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.093 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.093    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.210 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry__0/CO[3]
                         net (fo=3, routed)           0.757     2.967    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_1
    SLICE_X56Y19         LUT6 (Prop_lut6_I3_O)        0.124     3.091 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[16]_i_4__6/O
                         net (fo=22, routed)          1.081     4.172    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[16]_i_4__6_n_0
    SLICE_X59Y18         LUT6 (Prop_lut6_I1_O)        0.124     4.296 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_4__3/O
                         net (fo=1, routed)           0.433     4.729    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_4__3_n_0
    SLICE_X59Y18         LUT4 (Prop_lut4_I3_O)        0.124     4.853 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_2__12/O
                         net (fo=12, routed)          1.045     5.898    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[21]_0[0]
    SLICE_X52Y17         LUT6 (Prop_lut6_I0_O)        0.124     6.022 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.022    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X52Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.554 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.554    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.711 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.335     7.046    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X53Y18         LUT3 (Prop_lut3_I0_O)        0.329     7.375 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.561     7.936    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X53Y22         LUT6 (Prop_lut6_I0_O)        0.124     8.060 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.154     8.215    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X53Y22         LUT6 (Prop_lut6_I5_O)        0.124     8.339 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.276     8.614    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[1]_2
    SLICE_X53Y22         LUT6 (Prop_lut6_I0_O)        0.124     8.738 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__17/O
                         net (fo=2, routed)           0.166     8.904    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__17_n_0
    SLICE_X53Y22         LUT6 (Prop_lut6_I0_O)        0.124     9.028 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[2]_i_3__12/O
                         net (fo=1, routed)           0.496     9.524    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[4]_0
    SLICE_X53Y16         LUT6 (Prop_lut6_I5_O)        0.124     9.648 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[2]_i_1__48/O
                         net (fo=2, routed)           0.647    10.295    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/mmu_dcmode[1]
    SLICE_X53Y11         LUT3 (Prop_lut3_I2_O)        0.124    10.419 f  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_2__172/O
                         net (fo=9, routed)           0.463    10.882    mfp_sys/top/cpu/core/mmu/tlb_dtlb/wt_nwa
    SLICE_X52Y11         LUT3 (Prop_lut3_I1_O)        0.118    11.000 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[0]_i_1__465/O
                         net (fo=9, routed)           0.901    11.901    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/wb
    SLICE_X52Y10         LUT3 (Prop_lut3_I2_O)        0.354    12.255 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_4__77/O
                         net (fo=2, routed)           0.375    12.630    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q_reg[0]_3
    SLICE_X52Y10         LUT5 (Prop_lut5_I0_O)        0.332    12.962 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_5__48/O
                         net (fo=4, routed)           0.869    13.831    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_34
    SLICE_X52Y10         LUT6 (Prop_lut6_I2_O)        0.124    13.955 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          1.045    15.000    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X57Y8          LUT5 (Prop_lut5_I1_O)        0.150    15.150 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__155/O
                         net (fo=2, routed)           0.668    15.818    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_50
    SLICE_X57Y8          LUT6 (Prop_lut6_I1_O)        0.326    16.144 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           0.972    17.116    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X63Y8          LUT3 (Prop_lut3_I2_O)        0.124    17.240 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_9__8/O
                         net (fo=2, routed)           0.770    18.010    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/q_reg[1][0]
    RAMB18_X2Y2          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8252, routed)        1.768    18.748    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/clk_out1
    RAMB18_X2Y2          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.244    
                         clock uncertainty           -0.084    19.160    
    RAMB18_X2Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.628    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         18.628    
                         arrival time                         -18.010    
  -------------------------------------------------------------------
                         slack                                  0.618    

Slack (MET) :             0.618ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.757ns  (logic 5.120ns (27.296%)  route 13.637ns (72.704%))
  Logic Levels:           24  (CARRY4=4 LUT3=5 LUT4=2 LUT5=3 LUT6=10)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 18.748 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.748ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8252, routed)        1.792    -0.748    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X51Y20         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.292 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.206     0.915    mfp_sys/top/cpu/core/mmu/tlb_dtlb/D[10]
    SLICE_X54Y17         LUT5 (Prop_lut5_I1_O)        0.124     1.039 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__4/O
                         net (fo=1, routed)           0.417     1.456    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__4_n_0
    SLICE_X54Y18         LUT4 (Prop_lut4_I0_O)        0.124     1.580 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__4/O
                         net (fo=1, routed)           0.000     1.580    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[19][0]
    SLICE_X54Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.093 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.093    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.210 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry__0/CO[3]
                         net (fo=3, routed)           0.757     2.967    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_1
    SLICE_X56Y19         LUT6 (Prop_lut6_I3_O)        0.124     3.091 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[16]_i_4__6/O
                         net (fo=22, routed)          1.081     4.172    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[16]_i_4__6_n_0
    SLICE_X59Y18         LUT6 (Prop_lut6_I1_O)        0.124     4.296 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_4__3/O
                         net (fo=1, routed)           0.433     4.729    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_4__3_n_0
    SLICE_X59Y18         LUT4 (Prop_lut4_I3_O)        0.124     4.853 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_2__12/O
                         net (fo=12, routed)          1.045     5.898    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[21]_0[0]
    SLICE_X52Y17         LUT6 (Prop_lut6_I0_O)        0.124     6.022 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.022    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X52Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.554 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.554    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.711 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.335     7.046    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X53Y18         LUT3 (Prop_lut3_I0_O)        0.329     7.375 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.561     7.936    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X53Y22         LUT6 (Prop_lut6_I0_O)        0.124     8.060 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.154     8.215    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X53Y22         LUT6 (Prop_lut6_I5_O)        0.124     8.339 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.276     8.614    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[1]_2
    SLICE_X53Y22         LUT6 (Prop_lut6_I0_O)        0.124     8.738 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__17/O
                         net (fo=2, routed)           0.166     8.904    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__17_n_0
    SLICE_X53Y22         LUT6 (Prop_lut6_I0_O)        0.124     9.028 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[2]_i_3__12/O
                         net (fo=1, routed)           0.496     9.524    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[4]_0
    SLICE_X53Y16         LUT6 (Prop_lut6_I5_O)        0.124     9.648 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[2]_i_1__48/O
                         net (fo=2, routed)           0.647    10.295    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/mmu_dcmode[1]
    SLICE_X53Y11         LUT3 (Prop_lut3_I2_O)        0.124    10.419 f  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_2__172/O
                         net (fo=9, routed)           0.463    10.882    mfp_sys/top/cpu/core/mmu/tlb_dtlb/wt_nwa
    SLICE_X52Y11         LUT3 (Prop_lut3_I1_O)        0.118    11.000 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[0]_i_1__465/O
                         net (fo=9, routed)           0.901    11.901    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/wb
    SLICE_X52Y10         LUT3 (Prop_lut3_I2_O)        0.354    12.255 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_4__77/O
                         net (fo=2, routed)           0.375    12.630    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q_reg[0]_3
    SLICE_X52Y10         LUT5 (Prop_lut5_I0_O)        0.332    12.962 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_5__48/O
                         net (fo=4, routed)           0.869    13.831    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_34
    SLICE_X52Y10         LUT6 (Prop_lut6_I2_O)        0.124    13.955 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          1.045    15.000    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X57Y8          LUT5 (Prop_lut5_I1_O)        0.150    15.150 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__155/O
                         net (fo=2, routed)           0.668    15.818    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_50
    SLICE_X57Y8          LUT6 (Prop_lut6_I1_O)        0.326    16.144 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           0.972    17.116    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X63Y8          LUT3 (Prop_lut3_I2_O)        0.124    17.240 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_9__8/O
                         net (fo=2, routed)           0.770    18.010    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/q_reg[1][0]
    RAMB18_X2Y2          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8252, routed)        1.768    18.748    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/clk_out1
    RAMB18_X2Y2          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.244    
                         clock uncertainty           -0.084    19.160    
    RAMB18_X2Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.628    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         18.628    
                         arrival time                         -18.010    
  -------------------------------------------------------------------
                         slack                                  0.618    

Slack (MET) :             0.676ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.701ns  (logic 5.120ns (27.379%)  route 13.581ns (72.621%))
  Logic Levels:           24  (CARRY4=4 LUT3=5 LUT4=2 LUT5=3 LUT6=10)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 18.749 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.748ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8252, routed)        1.792    -0.748    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X51Y20         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.292 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.206     0.915    mfp_sys/top/cpu/core/mmu/tlb_dtlb/D[10]
    SLICE_X54Y17         LUT5 (Prop_lut5_I1_O)        0.124     1.039 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__4/O
                         net (fo=1, routed)           0.417     1.456    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__4_n_0
    SLICE_X54Y18         LUT4 (Prop_lut4_I0_O)        0.124     1.580 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__4/O
                         net (fo=1, routed)           0.000     1.580    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[19][0]
    SLICE_X54Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.093 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.093    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.210 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry__0/CO[3]
                         net (fo=3, routed)           0.757     2.967    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_1
    SLICE_X56Y19         LUT6 (Prop_lut6_I3_O)        0.124     3.091 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[16]_i_4__6/O
                         net (fo=22, routed)          1.081     4.172    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[16]_i_4__6_n_0
    SLICE_X59Y18         LUT6 (Prop_lut6_I1_O)        0.124     4.296 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_4__3/O
                         net (fo=1, routed)           0.433     4.729    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_4__3_n_0
    SLICE_X59Y18         LUT4 (Prop_lut4_I3_O)        0.124     4.853 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_2__12/O
                         net (fo=12, routed)          1.045     5.898    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[21]_0[0]
    SLICE_X52Y17         LUT6 (Prop_lut6_I0_O)        0.124     6.022 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.022    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X52Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.554 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.554    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.711 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.335     7.046    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X53Y18         LUT3 (Prop_lut3_I0_O)        0.329     7.375 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.561     7.936    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X53Y22         LUT6 (Prop_lut6_I0_O)        0.124     8.060 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.154     8.215    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X53Y22         LUT6 (Prop_lut6_I5_O)        0.124     8.339 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.276     8.614    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[1]_2
    SLICE_X53Y22         LUT6 (Prop_lut6_I0_O)        0.124     8.738 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__17/O
                         net (fo=2, routed)           0.166     8.904    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__17_n_0
    SLICE_X53Y22         LUT6 (Prop_lut6_I0_O)        0.124     9.028 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[2]_i_3__12/O
                         net (fo=1, routed)           0.496     9.524    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[4]_0
    SLICE_X53Y16         LUT6 (Prop_lut6_I5_O)        0.124     9.648 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[2]_i_1__48/O
                         net (fo=2, routed)           0.647    10.295    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/mmu_dcmode[1]
    SLICE_X53Y11         LUT3 (Prop_lut3_I2_O)        0.124    10.419 f  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_2__172/O
                         net (fo=9, routed)           0.463    10.882    mfp_sys/top/cpu/core/mmu/tlb_dtlb/wt_nwa
    SLICE_X52Y11         LUT3 (Prop_lut3_I1_O)        0.118    11.000 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[0]_i_1__465/O
                         net (fo=9, routed)           0.901    11.901    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/wb
    SLICE_X52Y10         LUT3 (Prop_lut3_I2_O)        0.354    12.255 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_4__77/O
                         net (fo=2, routed)           0.375    12.630    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q_reg[0]_3
    SLICE_X52Y10         LUT5 (Prop_lut5_I0_O)        0.332    12.962 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_5__48/O
                         net (fo=4, routed)           0.869    13.831    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_34
    SLICE_X52Y10         LUT6 (Prop_lut6_I2_O)        0.124    13.955 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          1.045    15.000    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X57Y8          LUT5 (Prop_lut5_I1_O)        0.150    15.150 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__155/O
                         net (fo=2, routed)           0.668    15.818    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_50
    SLICE_X57Y8          LUT6 (Prop_lut6_I1_O)        0.326    16.144 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           0.919    17.063    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X64Y5          LUT3 (Prop_lut3_I2_O)        0.124    17.187 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_1__10/O
                         net (fo=2, routed)           0.766    17.953    mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/q_reg[2][0]
    RAMB18_X2Y1          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8252, routed)        1.769    18.749    mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/clk_out1
    RAMB18_X2Y1          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.245    
                         clock uncertainty           -0.084    19.161    
    RAMB18_X2Y1          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.629    mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg
  -------------------------------------------------------------------
                         required time                         18.629    
                         arrival time                         -17.953    
  -------------------------------------------------------------------
                         slack                                  0.676    

Slack (MET) :             0.676ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.701ns  (logic 5.120ns (27.379%)  route 13.581ns (72.621%))
  Logic Levels:           24  (CARRY4=4 LUT3=5 LUT4=2 LUT5=3 LUT6=10)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 18.749 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.748ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8252, routed)        1.792    -0.748    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X51Y20         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.292 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.206     0.915    mfp_sys/top/cpu/core/mmu/tlb_dtlb/D[10]
    SLICE_X54Y17         LUT5 (Prop_lut5_I1_O)        0.124     1.039 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__4/O
                         net (fo=1, routed)           0.417     1.456    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__4_n_0
    SLICE_X54Y18         LUT4 (Prop_lut4_I0_O)        0.124     1.580 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__4/O
                         net (fo=1, routed)           0.000     1.580    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[19][0]
    SLICE_X54Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.093 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.093    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.210 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry__0/CO[3]
                         net (fo=3, routed)           0.757     2.967    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_1
    SLICE_X56Y19         LUT6 (Prop_lut6_I3_O)        0.124     3.091 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[16]_i_4__6/O
                         net (fo=22, routed)          1.081     4.172    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[16]_i_4__6_n_0
    SLICE_X59Y18         LUT6 (Prop_lut6_I1_O)        0.124     4.296 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_4__3/O
                         net (fo=1, routed)           0.433     4.729    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_4__3_n_0
    SLICE_X59Y18         LUT4 (Prop_lut4_I3_O)        0.124     4.853 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_2__12/O
                         net (fo=12, routed)          1.045     5.898    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[21]_0[0]
    SLICE_X52Y17         LUT6 (Prop_lut6_I0_O)        0.124     6.022 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.022    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X52Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.554 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.554    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.711 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.335     7.046    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X53Y18         LUT3 (Prop_lut3_I0_O)        0.329     7.375 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.561     7.936    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X53Y22         LUT6 (Prop_lut6_I0_O)        0.124     8.060 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.154     8.215    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X53Y22         LUT6 (Prop_lut6_I5_O)        0.124     8.339 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.276     8.614    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[1]_2
    SLICE_X53Y22         LUT6 (Prop_lut6_I0_O)        0.124     8.738 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__17/O
                         net (fo=2, routed)           0.166     8.904    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__17_n_0
    SLICE_X53Y22         LUT6 (Prop_lut6_I0_O)        0.124     9.028 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[2]_i_3__12/O
                         net (fo=1, routed)           0.496     9.524    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[4]_0
    SLICE_X53Y16         LUT6 (Prop_lut6_I5_O)        0.124     9.648 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[2]_i_1__48/O
                         net (fo=2, routed)           0.647    10.295    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/mmu_dcmode[1]
    SLICE_X53Y11         LUT3 (Prop_lut3_I2_O)        0.124    10.419 f  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_2__172/O
                         net (fo=9, routed)           0.463    10.882    mfp_sys/top/cpu/core/mmu/tlb_dtlb/wt_nwa
    SLICE_X52Y11         LUT3 (Prop_lut3_I1_O)        0.118    11.000 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[0]_i_1__465/O
                         net (fo=9, routed)           0.901    11.901    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/wb
    SLICE_X52Y10         LUT3 (Prop_lut3_I2_O)        0.354    12.255 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_4__77/O
                         net (fo=2, routed)           0.375    12.630    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q_reg[0]_3
    SLICE_X52Y10         LUT5 (Prop_lut5_I0_O)        0.332    12.962 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_5__48/O
                         net (fo=4, routed)           0.869    13.831    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_34
    SLICE_X52Y10         LUT6 (Prop_lut6_I2_O)        0.124    13.955 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          1.045    15.000    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X57Y8          LUT5 (Prop_lut5_I1_O)        0.150    15.150 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__155/O
                         net (fo=2, routed)           0.668    15.818    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_50
    SLICE_X57Y8          LUT6 (Prop_lut6_I1_O)        0.326    16.144 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           0.919    17.063    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X64Y5          LUT3 (Prop_lut3_I2_O)        0.124    17.187 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_1__10/O
                         net (fo=2, routed)           0.766    17.953    mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/q_reg[2][0]
    RAMB18_X2Y1          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8252, routed)        1.769    18.749    mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/clk_out1
    RAMB18_X2Y1          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.245    
                         clock uncertainty           -0.084    19.161    
    RAMB18_X2Y1          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.629    mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg
  -------------------------------------------------------------------
                         required time                         18.629    
                         arrival time                         -17.953    
  -------------------------------------------------------------------
                         slack                                  0.676    

Slack (MET) :             0.847ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.479ns  (logic 5.120ns (27.707%)  route 13.359ns (72.293%))
  Logic Levels:           24  (CARRY4=4 LUT3=5 LUT4=2 LUT5=3 LUT6=10)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.302ns = ( 18.698 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.748ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8252, routed)        1.792    -0.748    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X51Y20         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.292 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.206     0.915    mfp_sys/top/cpu/core/mmu/tlb_dtlb/D[10]
    SLICE_X54Y17         LUT5 (Prop_lut5_I1_O)        0.124     1.039 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__4/O
                         net (fo=1, routed)           0.417     1.456    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__4_n_0
    SLICE_X54Y18         LUT4 (Prop_lut4_I0_O)        0.124     1.580 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__4/O
                         net (fo=1, routed)           0.000     1.580    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[19][0]
    SLICE_X54Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.093 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.093    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.210 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry__0/CO[3]
                         net (fo=3, routed)           0.757     2.967    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_1
    SLICE_X56Y19         LUT6 (Prop_lut6_I3_O)        0.124     3.091 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[16]_i_4__6/O
                         net (fo=22, routed)          1.081     4.172    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[16]_i_4__6_n_0
    SLICE_X59Y18         LUT6 (Prop_lut6_I1_O)        0.124     4.296 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_4__3/O
                         net (fo=1, routed)           0.433     4.729    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_4__3_n_0
    SLICE_X59Y18         LUT4 (Prop_lut4_I3_O)        0.124     4.853 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_2__12/O
                         net (fo=12, routed)          1.045     5.898    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[21]_0[0]
    SLICE_X52Y17         LUT6 (Prop_lut6_I0_O)        0.124     6.022 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.022    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X52Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.554 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.554    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.711 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.335     7.046    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X53Y18         LUT3 (Prop_lut3_I0_O)        0.329     7.375 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.561     7.936    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X53Y22         LUT6 (Prop_lut6_I0_O)        0.124     8.060 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.154     8.215    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X53Y22         LUT6 (Prop_lut6_I5_O)        0.124     8.339 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.276     8.614    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[1]_2
    SLICE_X53Y22         LUT6 (Prop_lut6_I0_O)        0.124     8.738 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__17/O
                         net (fo=2, routed)           0.166     8.904    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__17_n_0
    SLICE_X53Y22         LUT6 (Prop_lut6_I0_O)        0.124     9.028 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[2]_i_3__12/O
                         net (fo=1, routed)           0.496     9.524    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[4]_0
    SLICE_X53Y16         LUT6 (Prop_lut6_I5_O)        0.124     9.648 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[2]_i_1__48/O
                         net (fo=2, routed)           0.647    10.295    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/mmu_dcmode[1]
    SLICE_X53Y11         LUT3 (Prop_lut3_I2_O)        0.124    10.419 f  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_2__172/O
                         net (fo=9, routed)           0.463    10.882    mfp_sys/top/cpu/core/mmu/tlb_dtlb/wt_nwa
    SLICE_X52Y11         LUT3 (Prop_lut3_I1_O)        0.118    11.000 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[0]_i_1__465/O
                         net (fo=9, routed)           0.901    11.901    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/wb
    SLICE_X52Y10         LUT3 (Prop_lut3_I2_O)        0.354    12.255 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_4__77/O
                         net (fo=2, routed)           0.375    12.630    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q_reg[0]_3
    SLICE_X52Y10         LUT5 (Prop_lut5_I0_O)        0.332    12.962 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_5__48/O
                         net (fo=4, routed)           0.869    13.831    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_34
    SLICE_X52Y10         LUT6 (Prop_lut6_I2_O)        0.124    13.955 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          1.045    15.000    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X57Y8          LUT5 (Prop_lut5_I1_O)        0.150    15.150 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__155/O
                         net (fo=2, routed)           0.668    15.818    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_50
    SLICE_X57Y8          LUT6 (Prop_lut6_I1_O)        0.326    16.144 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           0.749    16.893    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X62Y8          LUT3 (Prop_lut3_I2_O)        0.124    17.017 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_18__4/O
                         net (fo=2, routed)           0.715    17.732    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/q_reg[0][0]
    RAMB18_X1Y0          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8252, routed)        1.718    18.698    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/clk_out1
    RAMB18_X1Y0          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.194    
                         clock uncertainty           -0.084    19.110    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.578    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg
  -------------------------------------------------------------------
                         required time                         18.578    
                         arrival time                         -17.732    
  -------------------------------------------------------------------
                         slack                                  0.847    

Slack (MET) :             0.847ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.479ns  (logic 5.120ns (27.708%)  route 13.359ns (72.292%))
  Logic Levels:           24  (CARRY4=4 LUT3=5 LUT4=2 LUT5=3 LUT6=10)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.302ns = ( 18.698 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.748ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8252, routed)        1.792    -0.748    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X51Y20         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.292 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.206     0.915    mfp_sys/top/cpu/core/mmu/tlb_dtlb/D[10]
    SLICE_X54Y17         LUT5 (Prop_lut5_I1_O)        0.124     1.039 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__4/O
                         net (fo=1, routed)           0.417     1.456    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__4_n_0
    SLICE_X54Y18         LUT4 (Prop_lut4_I0_O)        0.124     1.580 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__4/O
                         net (fo=1, routed)           0.000     1.580    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[19][0]
    SLICE_X54Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.093 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.093    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.210 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry__0/CO[3]
                         net (fo=3, routed)           0.757     2.967    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_1
    SLICE_X56Y19         LUT6 (Prop_lut6_I3_O)        0.124     3.091 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[16]_i_4__6/O
                         net (fo=22, routed)          1.081     4.172    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[16]_i_4__6_n_0
    SLICE_X59Y18         LUT6 (Prop_lut6_I1_O)        0.124     4.296 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_4__3/O
                         net (fo=1, routed)           0.433     4.729    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_4__3_n_0
    SLICE_X59Y18         LUT4 (Prop_lut4_I3_O)        0.124     4.853 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_2__12/O
                         net (fo=12, routed)          1.045     5.898    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[21]_0[0]
    SLICE_X52Y17         LUT6 (Prop_lut6_I0_O)        0.124     6.022 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.022    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X52Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.554 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.554    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.711 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.335     7.046    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X53Y18         LUT3 (Prop_lut3_I0_O)        0.329     7.375 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.561     7.936    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X53Y22         LUT6 (Prop_lut6_I0_O)        0.124     8.060 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.154     8.215    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X53Y22         LUT6 (Prop_lut6_I5_O)        0.124     8.339 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.276     8.614    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[1]_2
    SLICE_X53Y22         LUT6 (Prop_lut6_I0_O)        0.124     8.738 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__17/O
                         net (fo=2, routed)           0.166     8.904    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__17_n_0
    SLICE_X53Y22         LUT6 (Prop_lut6_I0_O)        0.124     9.028 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[2]_i_3__12/O
                         net (fo=1, routed)           0.496     9.524    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[4]_0
    SLICE_X53Y16         LUT6 (Prop_lut6_I5_O)        0.124     9.648 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[2]_i_1__48/O
                         net (fo=2, routed)           0.647    10.295    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/mmu_dcmode[1]
    SLICE_X53Y11         LUT3 (Prop_lut3_I2_O)        0.124    10.419 f  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_2__172/O
                         net (fo=9, routed)           0.463    10.882    mfp_sys/top/cpu/core/mmu/tlb_dtlb/wt_nwa
    SLICE_X52Y11         LUT3 (Prop_lut3_I1_O)        0.118    11.000 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[0]_i_1__465/O
                         net (fo=9, routed)           0.901    11.901    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/wb
    SLICE_X52Y10         LUT3 (Prop_lut3_I2_O)        0.354    12.255 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_4__77/O
                         net (fo=2, routed)           0.375    12.630    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q_reg[0]_3
    SLICE_X52Y10         LUT5 (Prop_lut5_I0_O)        0.332    12.962 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_5__48/O
                         net (fo=4, routed)           0.869    13.831    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_34
    SLICE_X52Y10         LUT6 (Prop_lut6_I2_O)        0.124    13.955 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          1.045    15.000    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X57Y8          LUT5 (Prop_lut5_I1_O)        0.150    15.150 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__155/O
                         net (fo=2, routed)           0.668    15.818    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_50
    SLICE_X57Y8          LUT6 (Prop_lut6_I1_O)        0.326    16.144 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           0.749    16.893    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X62Y8          LUT3 (Prop_lut3_I2_O)        0.124    17.017 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_18__4/O
                         net (fo=2, routed)           0.714    17.731    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/q_reg[0][0]
    RAMB18_X1Y0          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8252, routed)        1.718    18.698    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/clk_out1
    RAMB18_X1Y0          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.194    
                         clock uncertainty           -0.084    19.110    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.578    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg
  -------------------------------------------------------------------
                         required time                         18.578    
                         arrival time                         -17.731    
  -------------------------------------------------------------------
                         slack                                  0.847    

Slack (MET) :             0.873ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.452ns  (logic 5.120ns (27.748%)  route 13.331ns (72.252%))
  Logic Levels:           24  (CARRY4=4 LUT3=5 LUT4=2 LUT5=3 LUT6=10)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.303ns = ( 18.697 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.748ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8252, routed)        1.792    -0.748    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X51Y20         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.292 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.206     0.915    mfp_sys/top/cpu/core/mmu/tlb_dtlb/D[10]
    SLICE_X54Y17         LUT5 (Prop_lut5_I1_O)        0.124     1.039 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__4/O
                         net (fo=1, routed)           0.417     1.456    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__4_n_0
    SLICE_X54Y18         LUT4 (Prop_lut4_I0_O)        0.124     1.580 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__4/O
                         net (fo=1, routed)           0.000     1.580    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[19][0]
    SLICE_X54Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.093 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.093    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.210 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry__0/CO[3]
                         net (fo=3, routed)           0.757     2.967    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_1
    SLICE_X56Y19         LUT6 (Prop_lut6_I3_O)        0.124     3.091 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[16]_i_4__6/O
                         net (fo=22, routed)          1.081     4.172    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[16]_i_4__6_n_0
    SLICE_X59Y18         LUT6 (Prop_lut6_I1_O)        0.124     4.296 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_4__3/O
                         net (fo=1, routed)           0.433     4.729    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_4__3_n_0
    SLICE_X59Y18         LUT4 (Prop_lut4_I3_O)        0.124     4.853 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_2__12/O
                         net (fo=12, routed)          1.045     5.898    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[21]_0[0]
    SLICE_X52Y17         LUT6 (Prop_lut6_I0_O)        0.124     6.022 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.022    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X52Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.554 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.554    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.711 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.335     7.046    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X53Y18         LUT3 (Prop_lut3_I0_O)        0.329     7.375 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.561     7.936    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X53Y22         LUT6 (Prop_lut6_I0_O)        0.124     8.060 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.154     8.215    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X53Y22         LUT6 (Prop_lut6_I5_O)        0.124     8.339 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.276     8.614    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[1]_2
    SLICE_X53Y22         LUT6 (Prop_lut6_I0_O)        0.124     8.738 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__17/O
                         net (fo=2, routed)           0.166     8.904    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__17_n_0
    SLICE_X53Y22         LUT6 (Prop_lut6_I0_O)        0.124     9.028 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[2]_i_3__12/O
                         net (fo=1, routed)           0.496     9.524    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[4]_0
    SLICE_X53Y16         LUT6 (Prop_lut6_I5_O)        0.124     9.648 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[2]_i_1__48/O
                         net (fo=2, routed)           0.647    10.295    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/mmu_dcmode[1]
    SLICE_X53Y11         LUT3 (Prop_lut3_I2_O)        0.124    10.419 f  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_2__172/O
                         net (fo=9, routed)           0.463    10.882    mfp_sys/top/cpu/core/mmu/tlb_dtlb/wt_nwa
    SLICE_X52Y11         LUT3 (Prop_lut3_I1_O)        0.118    11.000 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[0]_i_1__465/O
                         net (fo=9, routed)           0.901    11.901    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/wb
    SLICE_X52Y10         LUT3 (Prop_lut3_I2_O)        0.354    12.255 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_4__77/O
                         net (fo=2, routed)           0.375    12.630    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q_reg[0]_3
    SLICE_X52Y10         LUT5 (Prop_lut5_I0_O)        0.332    12.962 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_5__48/O
                         net (fo=4, routed)           0.869    13.831    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_34
    SLICE_X52Y10         LUT6 (Prop_lut6_I2_O)        0.124    13.955 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          1.045    15.000    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X57Y8          LUT5 (Prop_lut5_I1_O)        0.150    15.150 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__155/O
                         net (fo=2, routed)           0.668    15.818    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_50
    SLICE_X57Y8          LUT6 (Prop_lut6_I1_O)        0.326    16.144 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           0.920    17.064    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X62Y8          LUT3 (Prop_lut3_I2_O)        0.124    17.188 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_1__9/O
                         net (fo=2, routed)           0.516    17.704    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/q_reg[3][0]
    RAMB18_X1Y3          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8252, routed)        1.717    18.697    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/clk_out1
    RAMB18_X1Y3          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.193    
                         clock uncertainty           -0.084    19.109    
    RAMB18_X1Y3          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.577    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg
  -------------------------------------------------------------------
                         required time                         18.577    
                         arrival time                         -17.704    
  -------------------------------------------------------------------
                         slack                                  0.873    

Slack (MET) :             0.873ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.452ns  (logic 5.120ns (27.748%)  route 13.331ns (72.252%))
  Logic Levels:           24  (CARRY4=4 LUT3=5 LUT4=2 LUT5=3 LUT6=10)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.303ns = ( 18.697 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.748ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8252, routed)        1.792    -0.748    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X51Y20         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.292 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.206     0.915    mfp_sys/top/cpu/core/mmu/tlb_dtlb/D[10]
    SLICE_X54Y17         LUT5 (Prop_lut5_I1_O)        0.124     1.039 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__4/O
                         net (fo=1, routed)           0.417     1.456    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__4_n_0
    SLICE_X54Y18         LUT4 (Prop_lut4_I0_O)        0.124     1.580 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__4/O
                         net (fo=1, routed)           0.000     1.580    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[19][0]
    SLICE_X54Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.093 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.093    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.210 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry__0/CO[3]
                         net (fo=3, routed)           0.757     2.967    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_1
    SLICE_X56Y19         LUT6 (Prop_lut6_I3_O)        0.124     3.091 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[16]_i_4__6/O
                         net (fo=22, routed)          1.081     4.172    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[16]_i_4__6_n_0
    SLICE_X59Y18         LUT6 (Prop_lut6_I1_O)        0.124     4.296 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_4__3/O
                         net (fo=1, routed)           0.433     4.729    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_4__3_n_0
    SLICE_X59Y18         LUT4 (Prop_lut4_I3_O)        0.124     4.853 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[11]_i_2__12/O
                         net (fo=12, routed)          1.045     5.898    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[21]_0[0]
    SLICE_X52Y17         LUT6 (Prop_lut6_I0_O)        0.124     6.022 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.022    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X52Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.554 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.554    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.711 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.335     7.046    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X53Y18         LUT3 (Prop_lut3_I0_O)        0.329     7.375 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.561     7.936    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X53Y22         LUT6 (Prop_lut6_I0_O)        0.124     8.060 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.154     8.215    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X53Y22         LUT6 (Prop_lut6_I5_O)        0.124     8.339 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.276     8.614    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[1]_2
    SLICE_X53Y22         LUT6 (Prop_lut6_I0_O)        0.124     8.738 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__17/O
                         net (fo=2, routed)           0.166     8.904    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_3__17_n_0
    SLICE_X53Y22         LUT6 (Prop_lut6_I0_O)        0.124     9.028 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[2]_i_3__12/O
                         net (fo=1, routed)           0.496     9.524    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[4]_0
    SLICE_X53Y16         LUT6 (Prop_lut6_I5_O)        0.124     9.648 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[2]_i_1__48/O
                         net (fo=2, routed)           0.647    10.295    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/mmu_dcmode[1]
    SLICE_X53Y11         LUT3 (Prop_lut3_I2_O)        0.124    10.419 f  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_2__172/O
                         net (fo=9, routed)           0.463    10.882    mfp_sys/top/cpu/core/mmu/tlb_dtlb/wt_nwa
    SLICE_X52Y11         LUT3 (Prop_lut3_I1_O)        0.118    11.000 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[0]_i_1__465/O
                         net (fo=9, routed)           0.901    11.901    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/wb
    SLICE_X52Y10         LUT3 (Prop_lut3_I2_O)        0.354    12.255 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_4__77/O
                         net (fo=2, routed)           0.375    12.630    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q_reg[0]_3
    SLICE_X52Y10         LUT5 (Prop_lut5_I0_O)        0.332    12.962 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_5__48/O
                         net (fo=4, routed)           0.869    13.831    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_34
    SLICE_X52Y10         LUT6 (Prop_lut6_I2_O)        0.124    13.955 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          1.045    15.000    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X57Y8          LUT5 (Prop_lut5_I1_O)        0.150    15.150 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__155/O
                         net (fo=2, routed)           0.668    15.818    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_50
    SLICE_X57Y8          LUT6 (Prop_lut6_I1_O)        0.326    16.144 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           0.920    17.064    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X62Y8          LUT3 (Prop_lut3_I2_O)        0.124    17.188 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_1__9/O
                         net (fo=2, routed)           0.516    17.704    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/q_reg[3][0]
    RAMB18_X1Y3          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8252, routed)        1.717    18.697    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/clk_out1
    RAMB18_X1Y3          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.193    
                         clock uncertainty           -0.084    19.109    
    RAMB18_X1Y3          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.577    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg
  -------------------------------------------------------------------
                         required time                         18.577    
                         arrival time                         -17.704    
  -------------------------------------------------------------------
                         slack                                  0.873    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/icc/_biu_datain_reg_31_0_/cregister/cregister/q_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/icc/_fb_data3_31_0_/cregister/register_inst/q_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.186ns (73.160%)  route 0.068ns (26.840%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.743ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8252, routed)        0.656    -0.508    mfp_sys/top/cpu/core/icc/_biu_datain_reg_31_0_/cregister/cregister/clk_out1
    SLICE_X7Y24          FDRE                                         r  mfp_sys/top/cpu/core/icc/_biu_datain_reg_31_0_/cregister/cregister/q_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y24          FDRE (Prop_fdre_C_Q)         0.141    -0.367 r  mfp_sys/top/cpu/core/icc/_biu_datain_reg_31_0_/cregister/cregister/q_reg[21]/Q
                         net (fo=5, routed)           0.068    -0.298    mfp_sys/top/cpu/core/icc/_biu_datawd_reg_1_0_/q_reg[31]_3[21]
    SLICE_X6Y24          LUT5 (Prop_lut5_I4_O)        0.045    -0.253 r  mfp_sys/top/cpu/core/icc/_biu_datawd_reg_1_0_/q[21]_i_1__51/O
                         net (fo=1, routed)           0.000    -0.253    mfp_sys/top/cpu/core/icc/_fb_data3_31_0_/cregister/register_inst/D[21]
    SLICE_X6Y24          FDRE                                         r  mfp_sys/top/cpu/core/icc/_fb_data3_31_0_/cregister/register_inst/q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8252, routed)        0.930    -0.743    mfp_sys/top/cpu/core/icc/_fb_data3_31_0_/cregister/register_inst/clk_out1
    SLICE_X6Y24          FDRE                                         r  mfp_sys/top/cpu/core/icc/_fb_data3_31_0_/cregister/register_inst/q_reg[21]/C
                         clock pessimism              0.249    -0.495    
                         clock uncertainty            0.084    -0.411    
    SLICE_X6Y24          FDRE (Hold_fdre_C_D)         0.120    -0.291    mfp_sys/top/cpu/core/icc/_fb_data3_31_0_/cregister/register_inst/q_reg[21]
  -------------------------------------------------------------------
                         required time                          0.291    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/siu/_cdreset/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8252, routed)        0.634    -0.530    mfp_sys/top/cpu/core/siu/_cdreset/clk_out1
    SLICE_X33Y14         FDRE                                         r  mfp_sys/top/cpu/core/siu/_cdreset/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y14         FDRE (Prop_fdre_C_Q)         0.141    -0.389 r  mfp_sys/top/cpu/core/siu/_cdreset/q_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.333    mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]_2
    SLICE_X33Y14         FDRE                                         r  mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8252, routed)        0.907    -0.766    mfp_sys/top/cpu/core/siu/_siu_coldreset/clk_out1
    SLICE_X33Y14         FDRE                                         r  mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]/C
                         clock pessimism              0.237    -0.530    
                         clock uncertainty            0.084    -0.446    
    SLICE_X33Y14         FDRE (Hold_fdre_C_D)         0.075    -0.371    mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.333    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[8]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b0/ram_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.164ns (42.405%)  route 0.223ns (57.595%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.715ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8252, routed)        0.640    -0.524    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/clk_out1
    SLICE_X10Y40         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[8]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y40         FDRE (Prop_fdre_C_Q)         0.164    -0.360 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[8]_rep__1/Q
                         net (fo=17, routed)          0.223    -0.137    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b0/ADDRARDADDR[6]
    RAMB18_X0Y16         RAMB18E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b0/ram_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8252, routed)        0.958    -0.715    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b0/clk_out1
    RAMB18_X0Y16         RAMB18E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b0/ram_reg/CLKARDCLK
                         clock pessimism              0.272    -0.443    
                         clock uncertainty            0.084    -0.360    
    RAMB18_X0Y16         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.177    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b0/ram_reg
  -------------------------------------------------------------------
                         required time                          0.177    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/cpz/cpz_pc/_dqual_49/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8252, routed)        0.633    -0.531    mfp_sys/top/cpu/core/cpz/cpz_pc/_dqual_49/clk_out1
    SLICE_X35Y15         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/_dqual_49/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  mfp_sys/top/cpu/core/cpz/cpz_pc/_dqual_49/q_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.334    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/dqual_49
    SLICE_X35Y15         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8252, routed)        0.905    -0.768    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/clk_out1
    SLICE_X35Y15         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[49]/C
                         clock pessimism              0.238    -0.531    
                         clock uncertainty            0.084    -0.447    
    SLICE_X35Y15         FDRE (Hold_fdre_C_D)         0.071    -0.376    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[49]
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_pc_en_mask_xx/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_any_tc_enabled/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8252, routed)        0.629    -0.535    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_pc_en_mask_xx/clk_out1
    SLICE_X44Y16         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_pc_en_mask_xx/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_pc_en_mask_xx/q_reg[0]/Q
                         net (fo=1, routed)           0.065    -0.328    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_any_tc_enabled/q_reg[0]_0
    SLICE_X44Y16         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_any_tc_enabled/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8252, routed)        0.902    -0.771    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_any_tc_enabled/clk_out1
    SLICE_X44Y16         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_any_tc_enabled/q_reg[0]/C
                         clock pessimism              0.237    -0.535    
                         clock uncertainty            0.084    -0.451    
    SLICE_X44Y16         FDRE (Hold_fdre_C_D)         0.075    -0.376    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_any_tc_enabled/q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.328    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/cpz/cpz_pc/_iqual_49/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8252, routed)        0.631    -0.533    mfp_sys/top/cpu/core/cpz/cpz_pc/_iqual_49/clk_out1
    SLICE_X28Y18         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/_iqual_49/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  mfp_sys/top/cpu/core/cpz/cpz_pc/_iqual_49/q_reg[0]/Q
                         net (fo=1, routed)           0.065    -0.326    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_pc_cnt_evt_reg_255_0_/cregister/register_inst/iqual_49
    SLICE_X28Y18         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8252, routed)        0.904    -0.769    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_pc_cnt_evt_reg_255_0_/cregister/register_inst/clk_out1
    SLICE_X28Y18         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[49]/C
                         clock pessimism              0.237    -0.533    
                         clock uncertainty            0.084    -0.449    
    SLICE_X28Y18         FDRE (Hold_fdre_C_D)         0.075    -0.374    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[49]
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH/ADR4
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.389%)  route 0.208ns (59.611%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8252, routed)        0.631    -0.533    mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/clk_out1
    SLICE_X61Y7          FDRE                                         r  mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[4]/Q
                         net (fo=7, routed)           0.208    -0.184    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/A4
    SLICE_X58Y6          RAMS64E                                      r  mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8252, routed)        0.907    -0.766    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/WCLK
    SLICE_X58Y6          RAMS64E                                      r  mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH/CLK
                         clock pessimism              0.251    -0.516    
                         clock uncertainty            0.084    -0.432    
    SLICE_X58Y6          RAMS64E (Hold_rams64e_CLK_ADR4)
                                                      0.200    -0.232    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH
  -------------------------------------------------------------------
                         required time                          0.232    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/LOW/ADR4
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.389%)  route 0.208ns (59.611%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8252, routed)        0.631    -0.533    mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/clk_out1
    SLICE_X61Y7          FDRE                                         r  mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[4]/Q
                         net (fo=7, routed)           0.208    -0.184    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/A4
    SLICE_X58Y6          RAMS64E                                      r  mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/LOW/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8252, routed)        0.907    -0.766    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/WCLK
    SLICE_X58Y6          RAMS64E                                      r  mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/LOW/CLK
                         clock pessimism              0.251    -0.516    
                         clock uncertainty            0.084    -0.432    
    SLICE_X58Y6          RAMS64E (Hold_rams64e_CLK_ADR4)
                                                      0.200    -0.232    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/LOW
  -------------------------------------------------------------------
                         required time                          0.232    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/mmu/tlb_cpy/_lfsr_9_0_/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/mmu/tlb_cpy/_lfsr_9_0_/q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8252, routed)        0.630    -0.534    mfp_sys/top/cpu/core/mmu/tlb_cpy/_lfsr_9_0_/clk_out1
    SLICE_X39Y34         FDRE                                         r  mfp_sys/top/cpu/core/mmu/tlb_cpy/_lfsr_9_0_/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  mfp_sys/top/cpu/core/mmu/tlb_cpy/_lfsr_9_0_/q_reg[0]/Q
                         net (fo=4, routed)           0.068    -0.325    mfp_sys/top/cpu/core/mmu/tlb_cpy/_lfsr_9_0_/q_reg_n_0_[0]
    SLICE_X39Y34         FDRE                                         r  mfp_sys/top/cpu/core/mmu/tlb_cpy/_lfsr_9_0_/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8252, routed)        0.904    -0.769    mfp_sys/top/cpu/core/mmu/tlb_cpy/_lfsr_9_0_/clk_out1
    SLICE_X39Y34         FDRE                                         r  mfp_sys/top/cpu/core/mmu/tlb_cpy/_lfsr_9_0_/q_reg[1]/C
                         clock pessimism              0.236    -0.534    
                         clock uncertainty            0.084    -0.450    
    SLICE_X39Y34         FDRE (Hold_fdre_C_D)         0.075    -0.375    mfp_sys/top/cpu/core/mmu/tlb_cpy/_lfsr_9_0_/q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/cpz/_cdmmbase_31_0_/cregister/cregister/q_reg[23]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/cdmm/cdmm_ctl/_cdmm_sel/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.314ns (63.700%)  route 0.179ns (36.300%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8252, routed)        0.623    -0.541    mfp_sys/top/cpu/core/cpz/_cdmmbase_31_0_/cregister/cregister/clk_out1
    SLICE_X52Y18         FDSE                                         r  mfp_sys/top/cpu/core/cpz/_cdmmbase_31_0_/cregister/cregister/q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y18         FDSE (Prop_fdse_C_Q)         0.141    -0.400 r  mfp_sys/top/cpu/core/cpz/_cdmmbase_31_0_/cregister/cregister/q_reg[23]/Q
                         net (fo=3, routed)           0.179    -0.221    mfp_sys/top/cpu/core/cpz/_cdmmbase_31_0_/cregister/cregister/cpz_cdmmbase[27]
    SLICE_X51Y16         LUT6 (Prop_lut6_I5_O)        0.045    -0.176 r  mfp_sys/top/cpu/core/cpz/_cdmmbase_31_0_/cregister/cregister/cdmm_area_carry__0_i_2/O
                         net (fo=1, routed)           0.000    -0.176    mfp_sys/top/cpu/core/cdmm/cdmm_ctl/q_reg[27][0]
    SLICE_X51Y16         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.128    -0.048 r  mfp_sys/top/cpu/core/cdmm/cdmm_ctl/cdmm_area_carry__0/CO[1]
                         net (fo=21, routed)          0.000    -0.048    mfp_sys/top/cpu/core/cdmm/cdmm_ctl/_cdmm_sel/CO[0]
    SLICE_X51Y16         FDRE                                         r  mfp_sys/top/cpu/core/cdmm/cdmm_ctl/_cdmm_sel/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8252, routed)        0.898    -0.775    mfp_sys/top/cpu/core/cdmm/cdmm_ctl/_cdmm_sel/clk_out1
    SLICE_X51Y16         FDRE                                         r  mfp_sys/top/cpu/core/cdmm/cdmm_ctl/_cdmm_sel/q_reg[0]/C
                         clock pessimism              0.501    -0.275    
                         clock uncertainty            0.084    -0.191    
    SLICE_X51Y16         FDRE (Hold_fdre_C_D)         0.091    -0.100    mfp_sys/top/cpu/core/cdmm/cdmm_ctl/_cdmm_sel/q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.100    
                         arrival time                          -0.048    
  -------------------------------------------------------------------
                         slack                                  0.052    





