

================================================================
== Vivado HLS Report for 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s'
================================================================
* Date:           Fri May 23 16:25:51 2025

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.429 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   131076|   131076| 0.655 ms | 0.655 ms |  131076|  131076|   none  |
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                  |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |             Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- ReadInputHeight_ReadInputWidth  |   131074|   131074|         5|          2|          1|  65536|    yes   |
        +----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    712|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       0|     84|    -|
|Memory           |        0|      -|     256|    512|    -|
|Multiplexer      |        -|      -|       -|    195|    -|
|Register         |        -|      -|     768|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|    1024|   1503|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |      2|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------+-----------------------------+---------+-------+---+----+-----+
    |             Instance            |            Module           | BRAM_18K| DSP48E| FF| LUT| URAM|
    +---------------------------------+-----------------------------+---------+-------+---+----+-----+
    |myproject_axi_mux_42_16_1_1_U89  |myproject_axi_mux_42_16_1_1  |        0|      0|  0|  21|    0|
    |myproject_axi_mux_42_16_1_1_U90  |myproject_axi_mux_42_16_1_1  |        0|      0|  0|  21|    0|
    |myproject_axi_mux_42_16_1_1_U91  |myproject_axi_mux_42_16_1_1  |        0|      0|  0|  21|    0|
    |myproject_axi_mux_42_16_1_1_U92  |myproject_axi_mux_42_16_1_1  |        0|      0|  0|  21|    0|
    +---------------------------------+-----------------------------+---------+-------+---+----+-----+
    |Total                            |                             |        0|      0|  0|  84|    0|
    +---------------------------------+-----------------------------+---------+-------+---+----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +-----------------------------+----------------------------------------------------------------------------------+---------+----+-----+-----+------+-----+------+-------------+
    |            Memory           |                                      Module                                      | BRAM_18K| FF | LUT | URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------------------------+----------------------------------------------------------------------------------+---------+----+-----+-----+------+-----+------+-------------+
    |line_buffer_Array_V_3_0_0_U  |pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe  |        0|  64|  128|    0|   256|   16|     1|         4096|
    |line_buffer_Array_V_3_0_1_U  |pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe  |        0|  64|  128|    0|   256|   16|     1|         4096|
    |line_buffer_Array_V_3_0_2_U  |pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe  |        0|  64|  128|    0|   256|   16|     1|         4096|
    |line_buffer_Array_V_3_0_3_U  |pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe  |        0|  64|  128|    0|   256|   16|     1|         4096|
    +-----------------------------+----------------------------------------------------------------------------------+---------+----+-----+-----+------+-----+------+-------------+
    |Total                        |                                                                                  |        0| 256|  512|    0|  1024|   64|     4|        16384|
    +-----------------------------+----------------------------------------------------------------------------------+---------+----+-----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln220_fu_454_p2               |     +    |      0|  0|  39|          32|           1|
    |add_ln222_fu_466_p2               |     +    |      0|  0|  39|          32|           1|
    |add_ln225_fu_410_p2               |     +    |      0|  0|  39|          32|           1|
    |add_ln227_fu_422_p2               |     +    |      0|  0|  39|          32|           1|
    |add_ln241_fu_168_p2               |     +    |      0|  0|  24|          17|           1|
    |and_ln191_1_fu_348_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln191_2_fu_354_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln191_fu_342_p2               |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage1_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state6_pp0_stage0_iter2  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_263                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_269                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_303                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_313                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_318                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_322                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_671                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_676                  |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op118         |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op21          |    and   |      0|  0|   2|           1|           1|
    |icmp_ln1496_10_fu_399_p2          |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_11_fu_599_p2          |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_1_fu_366_p2           |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_2_fu_497_p2           |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_3_fu_393_p2           |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_4_fu_371_p2           |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_5_fu_377_p2           |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_6_fu_531_p2           |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_7_fu_382_p2           |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_8_fu_388_p2           |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_9_fu_565_p2           |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_fu_360_p2             |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln191_1_fu_316_p2            |   icmp   |      0|  0|  18|          32|           1|
    |icmp_ln191_2_fu_326_p2            |   icmp   |      0|  0|  18|          32|           1|
    |icmp_ln191_3_fu_336_p2            |   icmp   |      0|  0|  18|          32|           1|
    |icmp_ln191_fu_306_p2              |   icmp   |      0|  0|  18|          32|           1|
    |icmp_ln212_fu_404_p2              |   icmp   |      0|  0|  18|          32|           8|
    |icmp_ln216_fu_448_p2              |   icmp   |      0|  0|  18|          32|           8|
    |icmp_ln241_fu_162_p2              |   icmp   |      0|  0|  18|          17|          18|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |select_ln222_fu_472_p3            |  select  |      0|  0|  32|           1|           1|
    |select_ln227_fu_428_p3            |  select  |      0|  0|  32|           1|           1|
    |select_ln66_10_fu_560_p3          |  select  |      0|  0|  16|           1|          16|
    |select_ln66_11_fu_574_p3          |  select  |      0|  0|   2|           1|           2|
    |select_ln66_12_fu_582_p3          |  select  |      0|  0|  16|           1|          16|
    |select_ln66_13_fu_587_p3          |  select  |      0|  0|   3|           1|           2|
    |select_ln66_14_fu_594_p3          |  select  |      0|  0|  16|           1|          16|
    |select_ln66_15_fu_608_p3          |  select  |      0|  0|   2|           1|           2|
    |select_ln66_1_fu_485_p3           |  select  |      0|  0|   3|           1|           2|
    |select_ln66_2_fu_492_p3           |  select  |      0|  0|  16|           1|          16|
    |select_ln66_3_fu_506_p3           |  select  |      0|  0|   2|           1|           2|
    |select_ln66_4_fu_514_p3           |  select  |      0|  0|  16|           1|          16|
    |select_ln66_5_fu_519_p3           |  select  |      0|  0|   3|           1|           2|
    |select_ln66_6_fu_526_p3           |  select  |      0|  0|  16|           1|          16|
    |select_ln66_7_fu_540_p3           |  select  |      0|  0|   2|           1|           2|
    |select_ln66_8_fu_548_p3           |  select  |      0|  0|  16|           1|          16|
    |select_ln66_9_fu_553_p3           |  select  |      0|  0|   3|           1|           2|
    |select_ln66_fu_480_p3             |  select  |      0|  0|  16|           1|          16|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 712|         583|         401|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------------+----+-----------+-----+-----------+
    |                     Name                    | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                    |  27|          5|    1|          5|
    |ap_done                                      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2                      |   9|          2|    1|          2|
    |ap_phi_mux_indvar_flatten_phi_fu_144_p4      |   9|          2|   17|         34|
    |ap_phi_reg_pp0_iter2_storemerge_i_i_reg_151  |  15|          3|   32|         96|
    |ap_sig_allocacmp_sY_load                     |   9|          2|   32|         64|
    |data_V_data_0_V_blk_n                        |   9|          2|    1|          2|
    |data_V_data_1_V_blk_n                        |   9|          2|    1|          2|
    |data_V_data_2_V_blk_n                        |   9|          2|    1|          2|
    |data_V_data_3_V_blk_n                        |   9|          2|    1|          2|
    |indvar_flatten_reg_140                       |   9|          2|   17|         34|
    |pX                                           |   9|          2|   32|         64|
    |pY                                           |   9|          2|   32|         64|
    |real_start                                   |   9|          2|    1|          2|
    |res_V_data_0_V_blk_n                         |   9|          2|    1|          2|
    |res_V_data_1_V_blk_n                         |   9|          2|    1|          2|
    |res_V_data_2_V_blk_n                         |   9|          2|    1|          2|
    |res_V_data_3_V_blk_n                         |   9|          2|    1|          2|
    |sX                                           |   9|          2|   32|         64|
    +---------------------------------------------+----+-----------+-----+-----------+
    |Total                                        | 195|         42|  206|        447|
    +---------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------+----+----+-----+-----------+
    |                     Name                    | FF | LUT| Bits| Const Bits|
    +---------------------------------------------+----+----+-----+-----------+
    |add_ln241_reg_677                            |  17|   0|   17|          0|
    |and_ln191_2_reg_790                          |   1|   0|    1|          0|
    |ap_CS_fsm                                    |   4|   0|    4|          0|
    |ap_done_reg                                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                      |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_storemerge_i_i_reg_151  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_storemerge_i_i_reg_151  |  32|   0|   32|          0|
    |icmp_ln1496_10_reg_836                       |   1|   0|    1|          0|
    |icmp_ln1496_1_reg_800                        |   1|   0|    1|          0|
    |icmp_ln1496_3_reg_830                        |   1|   0|    1|          0|
    |icmp_ln1496_4_reg_806                        |   1|   0|    1|          0|
    |icmp_ln1496_5_reg_812                        |   1|   0|    1|          0|
    |icmp_ln1496_7_reg_818                        |   1|   0|    1|          0|
    |icmp_ln1496_8_reg_824                        |   1|   0|    1|          0|
    |icmp_ln1496_reg_794                          |   1|   0|    1|          0|
    |icmp_ln212_reg_842                           |   1|   0|    1|          0|
    |icmp_ln216_reg_851                           |   1|   0|    1|          0|
    |icmp_ln241_reg_673                           |   1|   0|    1|          0|
    |icmp_ln241_reg_673_pp0_iter1_reg             |   1|   0|    1|          0|
    |indvar_flatten_reg_140                       |  17|   0|   17|          0|
    |kernel_data_V_3_12                           |  16|   0|   16|          0|
    |kernel_data_V_3_13                           |  16|   0|   16|          0|
    |kernel_data_V_3_14                           |  16|   0|   16|          0|
    |kernel_data_V_3_15                           |  16|   0|   16|          0|
    |kernel_data_V_3_4                            |  16|   0|   16|          0|
    |kernel_data_V_3_5                            |  16|   0|   16|          0|
    |kernel_data_V_3_6                            |  16|   0|   16|          0|
    |kernel_data_V_3_7                            |  16|   0|   16|          0|
    |pX                                           |  32|   0|   32|          0|
    |pY                                           |  32|   0|   32|          0|
    |pool_window_0_V_1_reg_748                    |  16|   0|   16|          0|
    |pool_window_0_V_2_reg_754                    |  16|   0|   16|          0|
    |pool_window_0_V_3_reg_760                    |  16|   0|   16|          0|
    |pool_window_0_V_reg_742                      |  16|   0|   16|          0|
    |pool_window_1_V_1_reg_724                    |  16|   0|   16|          0|
    |pool_window_1_V_2_reg_730                    |  16|   0|   16|          0|
    |pool_window_1_V_3_reg_736                    |  16|   0|   16|          0|
    |pool_window_1_V_reg_718                      |  16|   0|   16|          0|
    |pool_window_2_V_1_reg_772                    |  16|   0|   16|          0|
    |pool_window_2_V_2_reg_778                    |  16|   0|   16|          0|
    |pool_window_2_V_3_reg_784                    |  16|   0|   16|          0|
    |pool_window_2_V_reg_766                      |  16|   0|   16|          0|
    |pool_window_3_V_1_reg_691                    |  16|   0|   16|          0|
    |pool_window_3_V_1_reg_691_pp0_iter1_reg      |  16|   0|   16|          0|
    |pool_window_3_V_2_reg_700                    |  16|   0|   16|          0|
    |pool_window_3_V_2_reg_700_pp0_iter1_reg      |  16|   0|   16|          0|
    |pool_window_3_V_3_reg_709                    |  16|   0|   16|          0|
    |pool_window_3_V_3_reg_709_pp0_iter1_reg      |  16|   0|   16|          0|
    |pool_window_3_V_reg_682                      |  16|   0|   16|          0|
    |pool_window_3_V_reg_682_pp0_iter1_reg        |  16|   0|   16|          0|
    |sX                                           |  32|   0|   32|          0|
    |sY                                           |  32|   0|   32|          0|
    |select_ln222_reg_855                         |  32|   0|   32|          0|
    |select_ln227_reg_846                         |  32|   0|   32|          0|
    |select_ln66_11_reg_870                       |   2|   0|    2|          0|
    |select_ln66_15_reg_875                       |   2|   0|    2|          0|
    |select_ln66_3_reg_860                        |   2|   0|    2|          0|
    |select_ln66_7_reg_865                        |   2|   0|    2|          0|
    |start_once_reg                               |   1|   0|    1|          0|
    +---------------------------------------------+----+----+-----+-----------+
    |Total                                        | 768|   0|  768|          0|
    +---------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |                              Source Object                              |    C Type    |
+-------------------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs | pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs | pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> | return value |
|ap_start                 |  in |    1| ap_ctrl_hs | pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> | return value |
|start_full_n             |  in |    1| ap_ctrl_hs | pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> | return value |
|ap_done                  | out |    1| ap_ctrl_hs | pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> | return value |
|ap_continue              |  in |    1| ap_ctrl_hs | pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> | return value |
|ap_idle                  | out |    1| ap_ctrl_hs | pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> | return value |
|ap_ready                 | out |    1| ap_ctrl_hs | pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> | return value |
|start_out                | out |    1| ap_ctrl_hs | pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> | return value |
|start_write              | out |    1| ap_ctrl_hs | pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> | return value |
|data_V_data_0_V_dout     |  in |   16|   ap_fifo  |                             data_V_data_0_V                             |    pointer   |
|data_V_data_0_V_empty_n  |  in |    1|   ap_fifo  |                             data_V_data_0_V                             |    pointer   |
|data_V_data_0_V_read     | out |    1|   ap_fifo  |                             data_V_data_0_V                             |    pointer   |
|data_V_data_1_V_dout     |  in |   16|   ap_fifo  |                             data_V_data_1_V                             |    pointer   |
|data_V_data_1_V_empty_n  |  in |    1|   ap_fifo  |                             data_V_data_1_V                             |    pointer   |
|data_V_data_1_V_read     | out |    1|   ap_fifo  |                             data_V_data_1_V                             |    pointer   |
|data_V_data_2_V_dout     |  in |   16|   ap_fifo  |                             data_V_data_2_V                             |    pointer   |
|data_V_data_2_V_empty_n  |  in |    1|   ap_fifo  |                             data_V_data_2_V                             |    pointer   |
|data_V_data_2_V_read     | out |    1|   ap_fifo  |                             data_V_data_2_V                             |    pointer   |
|data_V_data_3_V_dout     |  in |   16|   ap_fifo  |                             data_V_data_3_V                             |    pointer   |
|data_V_data_3_V_empty_n  |  in |    1|   ap_fifo  |                             data_V_data_3_V                             |    pointer   |
|data_V_data_3_V_read     | out |    1|   ap_fifo  |                             data_V_data_3_V                             |    pointer   |
|res_V_data_0_V_din       | out |   16|   ap_fifo  |                              res_V_data_0_V                             |    pointer   |
|res_V_data_0_V_full_n    |  in |    1|   ap_fifo  |                              res_V_data_0_V                             |    pointer   |
|res_V_data_0_V_write     | out |    1|   ap_fifo  |                              res_V_data_0_V                             |    pointer   |
|res_V_data_1_V_din       | out |   16|   ap_fifo  |                              res_V_data_1_V                             |    pointer   |
|res_V_data_1_V_full_n    |  in |    1|   ap_fifo  |                              res_V_data_1_V                             |    pointer   |
|res_V_data_1_V_write     | out |    1|   ap_fifo  |                              res_V_data_1_V                             |    pointer   |
|res_V_data_2_V_din       | out |   16|   ap_fifo  |                              res_V_data_2_V                             |    pointer   |
|res_V_data_2_V_full_n    |  in |    1|   ap_fifo  |                              res_V_data_2_V                             |    pointer   |
|res_V_data_2_V_write     | out |    1|   ap_fifo  |                              res_V_data_2_V                             |    pointer   |
|res_V_data_3_V_din       | out |   16|   ap_fifo  |                              res_V_data_3_V                             |    pointer   |
|res_V_data_3_V_full_n    |  in |    1|   ap_fifo  |                              res_V_data_3_V                             |    pointer   |
|res_V_data_3_V_write     | out |    1|   ap_fifo  |                              res_V_data_3_V                             |    pointer   |
+-------------------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 2, D = 5, States = { 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 7 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 2 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 8 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 9 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 10 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 11 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 13 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 14 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 15 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.76ns)   --->   "br label %0" [firmware/nnet_utils/nnet_pooling_stream.h:241->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 16 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.43>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i17 [ 0, %codeRepl ], [ %add_ln241, %ReadInputWidth_end ]" [firmware/nnet_utils/nnet_pooling_stream.h:241->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 17 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (2.43ns)   --->   "%icmp_ln241 = icmp eq i17 %indvar_flatten, -65536" [firmware/nnet_utils/nnet_pooling_stream.h:241->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 18 'icmp' 'icmp_ln241' <Predicate = true> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (2.10ns)   --->   "%add_ln241 = add i17 %indvar_flatten, 1" [firmware/nnet_utils/nnet_pooling_stream.h:241->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 19 'add' 'add_ln241' <Predicate = true> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "br i1 %icmp_ln241, label %"pooling2d_buffer_cl<array<ap_fixed<16, 6, 5, 3, 0>, 4u>, array<ap_fixed<16, 6, 5, 3, 0>, 4u>, config4>.exit", label %ReadInputWidth_begin" [firmware/nnet_utils/nnet_pooling_stream.h:241->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 20 'br' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.18>
ST_3 : Operation 21 [1/1] (2.18ns)   --->   "%empty_177 = call { i16, i16, i16, i16 } @_ssdm_op_Read.ap_fifo.volatile.i16P.i16P.i16P.i16P(i16* %data_V_data_0_V, i16* %data_V_data_1_V, i16* %data_V_data_2_V, i16* %data_V_data_3_V)" [firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 21 'read' 'empty_177' <Predicate = (!icmp_ln241)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%pool_window_3_V = extractvalue { i16, i16, i16, i16 } %empty_177, 0" [firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 22 'extractvalue' 'pool_window_3_V' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%pool_window_3_V_1 = extractvalue { i16, i16, i16, i16 } %empty_177, 1" [firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 23 'extractvalue' 'pool_window_3_V_1' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%pool_window_3_V_2 = extractvalue { i16, i16, i16, i16 } %empty_177, 2" [firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 24 'extractvalue' 'pool_window_3_V_2' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%pool_window_3_V_3 = extractvalue { i16, i16, i16, i16 } %empty_177, 3" [firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 25 'extractvalue' 'pool_window_3_V_3' <Predicate = (!icmp_ln241)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 4.42>
ST_4 : Operation 26 [1/1] (1.61ns)   --->   "%pool_window_1_V = call i16 @"_ssdm_op_MemShiftRead.[256 x i16]P"(i16* getelementptr inbounds ([256 x i16]* @line_buffer_Array_V_3_0_0, i64 0, i64 255), i16 %pool_window_3_V, i1 true)" [firmware/nnet_utils/nnet_conv_stream.h:241->firmware/nnet_utils/nnet_pooling_stream.h:188->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 26 'memshiftread' 'pool_window_1_V' <Predicate = (!icmp_ln241)> <Delay = 1.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 256> <ShiftMem>
ST_4 : Operation 27 [1/1] (1.61ns)   --->   "%pool_window_1_V_1 = call i16 @"_ssdm_op_MemShiftRead.[256 x i16]P"(i16* getelementptr inbounds ([256 x i16]* @line_buffer_Array_V_3_0_1, i64 0, i64 255), i16 %pool_window_3_V_1, i1 true)" [firmware/nnet_utils/nnet_conv_stream.h:241->firmware/nnet_utils/nnet_pooling_stream.h:188->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 27 'memshiftread' 'pool_window_1_V_1' <Predicate = (!icmp_ln241)> <Delay = 1.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 256> <ShiftMem>
ST_4 : Operation 28 [1/1] (1.61ns)   --->   "%pool_window_1_V_2 = call i16 @"_ssdm_op_MemShiftRead.[256 x i16]P"(i16* getelementptr inbounds ([256 x i16]* @line_buffer_Array_V_3_0_2, i64 0, i64 255), i16 %pool_window_3_V_2, i1 true)" [firmware/nnet_utils/nnet_conv_stream.h:241->firmware/nnet_utils/nnet_pooling_stream.h:188->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 28 'memshiftread' 'pool_window_1_V_2' <Predicate = (!icmp_ln241)> <Delay = 1.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 256> <ShiftMem>
ST_4 : Operation 29 [1/1] (1.61ns)   --->   "%pool_window_1_V_3 = call i16 @"_ssdm_op_MemShiftRead.[256 x i16]P"(i16* getelementptr inbounds ([256 x i16]* @line_buffer_Array_V_3_0_3, i64 0, i64 255), i16 %pool_window_3_V_3, i1 true)" [firmware/nnet_utils/nnet_conv_stream.h:241->firmware/nnet_utils/nnet_pooling_stream.h:188->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 29 'memshiftread' 'pool_window_1_V_3' <Predicate = (!icmp_ln241)> <Delay = 1.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 256> <ShiftMem>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%pool_window_0_V = load i16* @kernel_data_V_3_4, align 8" [firmware/nnet_utils/nnet_conv_stream.h:196->firmware/nnet_utils/nnet_conv_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:188->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 30 'load' 'pool_window_0_V' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%pool_window_0_V_1 = load i16* @kernel_data_V_3_5, align 2" [firmware/nnet_utils/nnet_conv_stream.h:196->firmware/nnet_utils/nnet_conv_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:188->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 31 'load' 'pool_window_0_V_1' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%pool_window_0_V_2 = load i16* @kernel_data_V_3_6, align 4" [firmware/nnet_utils/nnet_conv_stream.h:196->firmware/nnet_utils/nnet_conv_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:188->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 32 'load' 'pool_window_0_V_2' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%pool_window_0_V_3 = load i16* @kernel_data_V_3_7, align 2" [firmware/nnet_utils/nnet_conv_stream.h:196->firmware/nnet_utils/nnet_conv_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:188->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 33 'load' 'pool_window_0_V_3' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%pool_window_2_V = load i16* @kernel_data_V_3_12, align 8" [firmware/nnet_utils/nnet_conv_stream.h:196->firmware/nnet_utils/nnet_conv_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:188->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 34 'load' 'pool_window_2_V' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%pool_window_2_V_1 = load i16* @kernel_data_V_3_13, align 2" [firmware/nnet_utils/nnet_conv_stream.h:196->firmware/nnet_utils/nnet_conv_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:188->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 35 'load' 'pool_window_2_V_1' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%pool_window_2_V_2 = load i16* @kernel_data_V_3_14, align 4" [firmware/nnet_utils/nnet_conv_stream.h:196->firmware/nnet_utils/nnet_conv_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:188->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 36 'load' 'pool_window_2_V_2' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%pool_window_2_V_3 = load i16* @kernel_data_V_3_15, align 2" [firmware/nnet_utils/nnet_conv_stream.h:196->firmware/nnet_utils/nnet_conv_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:188->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 37 'load' 'pool_window_2_V_3' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "store i16 %pool_window_1_V, i16* @kernel_data_V_3_4, align 8" [firmware/nnet_utils/nnet_conv_stream.h:209->firmware/nnet_utils/nnet_conv_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:188->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 38 'store' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "store i16 %pool_window_1_V_1, i16* @kernel_data_V_3_5, align 2" [firmware/nnet_utils/nnet_conv_stream.h:209->firmware/nnet_utils/nnet_conv_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:188->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 39 'store' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "store i16 %pool_window_1_V_2, i16* @kernel_data_V_3_6, align 4" [firmware/nnet_utils/nnet_conv_stream.h:209->firmware/nnet_utils/nnet_conv_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:188->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 40 'store' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "store i16 %pool_window_1_V_3, i16* @kernel_data_V_3_7, align 2" [firmware/nnet_utils/nnet_conv_stream.h:209->firmware/nnet_utils/nnet_conv_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:188->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 41 'store' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "store i16 %pool_window_3_V, i16* @kernel_data_V_3_12, align 8" [firmware/nnet_utils/nnet_conv_stream.h:209->firmware/nnet_utils/nnet_conv_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:188->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 42 'store' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "store i16 %pool_window_3_V_1, i16* @kernel_data_V_3_13, align 2" [firmware/nnet_utils/nnet_conv_stream.h:209->firmware/nnet_utils/nnet_conv_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:188->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 43 'store' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "store i16 %pool_window_3_V_2, i16* @kernel_data_V_3_14, align 4" [firmware/nnet_utils/nnet_conv_stream.h:209->firmware/nnet_utils/nnet_conv_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:188->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 44 'store' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "store i16 %pool_window_3_V_3, i16* @kernel_data_V_3_15, align 2" [firmware/nnet_utils/nnet_conv_stream.h:209->firmware/nnet_utils/nnet_conv_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:188->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 45 'store' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%sX_load = load i32* @sX, align 4" [firmware/nnet_utils/nnet_pooling_stream.h:191->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 46 'load' 'sX_load' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (2.47ns)   --->   "%icmp_ln191 = icmp eq i32 %sX_load, 1" [firmware/nnet_utils/nnet_pooling_stream.h:191->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 47 'icmp' 'icmp_ln191' <Predicate = (!icmp_ln241)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%sY_load = load i32* @sY, align 4" [firmware/nnet_utils/nnet_pooling_stream.h:191->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 48 'load' 'sY_load' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (2.47ns)   --->   "%icmp_ln191_1 = icmp eq i32 %sY_load, 1" [firmware/nnet_utils/nnet_pooling_stream.h:191->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 49 'icmp' 'icmp_ln191_1' <Predicate = (!icmp_ln241)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%pY_load = load i32* @pY, align 4" [firmware/nnet_utils/nnet_pooling_stream.h:191->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 50 'load' 'pY_load' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (2.47ns)   --->   "%icmp_ln191_2 = icmp sgt i32 %pY_load, 0" [firmware/nnet_utils/nnet_pooling_stream.h:191->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 51 'icmp' 'icmp_ln191_2' <Predicate = (!icmp_ln241)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%pX_load = load i32* @pX, align 4" [firmware/nnet_utils/nnet_pooling_stream.h:191->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 52 'load' 'pX_load' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (2.47ns)   --->   "%icmp_ln191_3 = icmp sgt i32 %pX_load, 0" [firmware/nnet_utils/nnet_pooling_stream.h:191->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 53 'icmp' 'icmp_ln191_3' <Predicate = (!icmp_ln241)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node and_ln191_2)   --->   "%and_ln191 = and i1 %icmp_ln191, %icmp_ln191_1" [firmware/nnet_utils/nnet_pooling_stream.h:191->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 54 'and' 'and_ln191' <Predicate = (!icmp_ln241)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node and_ln191_2)   --->   "%and_ln191_1 = and i1 %icmp_ln191_2, %icmp_ln191_3" [firmware/nnet_utils/nnet_pooling_stream.h:191->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 55 'and' 'and_ln191_1' <Predicate = (!icmp_ln241)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 56 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln191_2 = and i1 %and_ln191_1, %and_ln191" [firmware/nnet_utils/nnet_pooling_stream.h:191->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 56 'and' 'and_ln191_2' <Predicate = (!icmp_ln241)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "br i1 %and_ln191_2, label %.preheader.i.i.0, label %._crit_edge25.i.i" [firmware/nnet_utils/nnet_pooling_stream.h:191->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 57 'br' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (2.42ns)   --->   "%icmp_ln1496 = icmp slt i16 %pool_window_0_V, %pool_window_1_V" [firmware/nnet_utils/nnet_common.h:66->firmware/nnet_utils/nnet_common.h:44->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 58 'icmp' 'icmp_ln1496' <Predicate = (and_ln191_2)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 59 [1/1] (2.42ns)   --->   "%icmp_ln1496_1 = icmp slt i16 %pool_window_2_V, %pool_window_3_V" [firmware/nnet_utils/nnet_common.h:66->firmware/nnet_utils/nnet_common.h:44->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 59 'icmp' 'icmp_ln1496_1' <Predicate = (and_ln191_2)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 60 [1/1] (2.42ns)   --->   "%icmp_ln1496_4 = icmp slt i16 %pool_window_0_V_1, %pool_window_1_V_1" [firmware/nnet_utils/nnet_common.h:66->firmware/nnet_utils/nnet_common.h:44->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 60 'icmp' 'icmp_ln1496_4' <Predicate = (and_ln191_2)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 61 [1/1] (2.42ns)   --->   "%icmp_ln1496_5 = icmp slt i16 %pool_window_2_V_1, %pool_window_3_V_1" [firmware/nnet_utils/nnet_common.h:66->firmware/nnet_utils/nnet_common.h:44->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 61 'icmp' 'icmp_ln1496_5' <Predicate = (and_ln191_2)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 62 [1/1] (2.42ns)   --->   "%icmp_ln1496_7 = icmp slt i16 %pool_window_0_V_2, %pool_window_1_V_2" [firmware/nnet_utils/nnet_common.h:66->firmware/nnet_utils/nnet_common.h:44->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 62 'icmp' 'icmp_ln1496_7' <Predicate = (and_ln191_2)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 63 [1/1] (2.42ns)   --->   "%icmp_ln1496_8 = icmp slt i16 %pool_window_2_V_2, %pool_window_3_V_2" [firmware/nnet_utils/nnet_common.h:66->firmware/nnet_utils/nnet_common.h:44->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 63 'icmp' 'icmp_ln1496_8' <Predicate = (and_ln191_2)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 64 [1/1] (2.42ns)   --->   "%icmp_ln1496_3 = icmp slt i16 %pool_window_0_V_3, %pool_window_1_V_3" [firmware/nnet_utils/nnet_common.h:66->firmware/nnet_utils/nnet_common.h:44->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 64 'icmp' 'icmp_ln1496_3' <Predicate = (and_ln191_2)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 65 [1/1] (2.42ns)   --->   "%icmp_ln1496_10 = icmp slt i16 %pool_window_2_V_3, %pool_window_3_V_3" [firmware/nnet_utils/nnet_common.h:66->firmware/nnet_utils/nnet_common.h:44->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 65 'icmp' 'icmp_ln1496_10' <Predicate = (and_ln191_2)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 66 [1/1] (2.47ns)   --->   "%icmp_ln212 = icmp eq i32 %pX_load, 255" [firmware/nnet_utils/nnet_pooling_stream.h:212->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 66 'icmp' 'icmp_ln212' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "br i1 %icmp_ln212, label %1, label %5" [firmware/nnet_utils/nnet_pooling_stream.h:212->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 67 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (2.55ns)   --->   "%add_ln225 = add nsw i32 %pX_load, 1" [firmware/nnet_utils/nnet_pooling_stream.h:225->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 68 'add' 'add_ln225' <Predicate = (!icmp_ln212)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 69 [1/1] (1.76ns)   --->   "store i32 %add_ln225, i32* @pX, align 4" [firmware/nnet_utils/nnet_pooling_stream.h:225->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 69 'store' <Predicate = (!icmp_ln212)> <Delay = 1.76>
ST_4 : Operation 70 [1/1] (2.55ns)   --->   "%add_ln227 = add i32 %sX_load, 1" [firmware/nnet_utils/nnet_pooling_stream.h:227->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 70 'add' 'add_ln227' <Predicate = (!icmp_ln212)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 71 [1/1] (0.69ns)   --->   "%select_ln227 = select i1 %icmp_ln191, i32 0, i32 %add_ln227" [firmware/nnet_utils/nnet_pooling_stream.h:227->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 71 'select' 'select_ln227' <Predicate = (!icmp_ln212)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 72 [1/1] (1.76ns)   --->   "store i32 0, i32* @pX, align 4" [firmware/nnet_utils/nnet_pooling_stream.h:214->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 72 'store' <Predicate = (icmp_ln212)> <Delay = 1.76>
ST_4 : Operation 73 [1/1] (1.76ns)   --->   "store i32 0, i32* @sX, align 4" [firmware/nnet_utils/nnet_pooling_stream.h:215->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 73 'store' <Predicate = (icmp_ln212)> <Delay = 1.76>
ST_4 : Operation 74 [1/1] (2.47ns)   --->   "%icmp_ln216 = icmp eq i32 %pY_load, 255" [firmware/nnet_utils/nnet_pooling_stream.h:216->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 74 'icmp' 'icmp_ln216' <Predicate = (icmp_ln212)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "br i1 %icmp_ln216, label %2, label %3" [firmware/nnet_utils/nnet_pooling_stream.h:216->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 75 'br' <Predicate = (icmp_ln212)> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (2.55ns)   --->   "%add_ln220 = add nsw i32 %pY_load, 1" [firmware/nnet_utils/nnet_pooling_stream.h:220->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 76 'add' 'add_ln220' <Predicate = (!icmp_ln241 & icmp_ln212 & !icmp_ln216)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 77 [1/1] (1.76ns)   --->   "store i32 %add_ln220, i32* @pY, align 4" [firmware/nnet_utils/nnet_pooling_stream.h:220->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 77 'store' <Predicate = (!icmp_ln241 & icmp_ln212 & !icmp_ln216)> <Delay = 1.76>
ST_4 : Operation 78 [1/1] (2.55ns)   --->   "%add_ln222 = add i32 %sY_load, 1" [firmware/nnet_utils/nnet_pooling_stream.h:222->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 78 'add' 'add_ln222' <Predicate = (!icmp_ln241 & icmp_ln212 & !icmp_ln216)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 79 [1/1] (0.69ns)   --->   "%select_ln222 = select i1 %icmp_ln191_1, i32 0, i32 %add_ln222" [firmware/nnet_utils/nnet_pooling_stream.h:222->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 79 'select' 'select_ln222' <Predicate = (!icmp_ln241 & icmp_ln212 & !icmp_ln216)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.42>
ST_5 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1496_2)   --->   "%select_ln66 = select i1 %icmp_ln1496, i16 %pool_window_1_V, i16 %pool_window_0_V" [firmware/nnet_utils/nnet_common.h:66->firmware/nnet_utils/nnet_common.h:44->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 80 'select' 'select_ln66' <Predicate = (and_ln191_2)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node select_ln66_3)   --->   "%select_ln66_1 = select i1 %icmp_ln1496_1, i2 -1, i2 -2" [firmware/nnet_utils/nnet_common.h:66->firmware/nnet_utils/nnet_common.h:44->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 81 'select' 'select_ln66_1' <Predicate = (and_ln191_2)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1496_2)   --->   "%select_ln66_2 = select i1 %icmp_ln1496_1, i16 %pool_window_3_V, i16 %pool_window_2_V" [firmware/nnet_utils/nnet_common.h:66->firmware/nnet_utils/nnet_common.h:44->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 82 'select' 'select_ln66_2' <Predicate = (and_ln191_2)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 83 [1/1] (2.42ns) (out node of the LUT)   --->   "%icmp_ln1496_2 = icmp slt i16 %select_ln66, %select_ln66_2" [firmware/nnet_utils/nnet_common.h:66->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 83 'icmp' 'icmp_ln1496_2' <Predicate = (and_ln191_2)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node select_ln66_3)   --->   "%zext_ln66 = zext i1 %icmp_ln1496 to i2" [firmware/nnet_utils/nnet_common.h:66->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 84 'zext' 'zext_ln66' <Predicate = (and_ln191_2)> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln66_3 = select i1 %icmp_ln1496_2, i2 %select_ln66_1, i2 %zext_ln66" [firmware/nnet_utils/nnet_common.h:66->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 85 'select' 'select_ln66_3' <Predicate = (and_ln191_2)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1496_6)   --->   "%select_ln66_4 = select i1 %icmp_ln1496_4, i16 %pool_window_1_V_1, i16 %pool_window_0_V_1" [firmware/nnet_utils/nnet_common.h:66->firmware/nnet_utils/nnet_common.h:44->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 86 'select' 'select_ln66_4' <Predicate = (and_ln191_2)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node select_ln66_7)   --->   "%select_ln66_5 = select i1 %icmp_ln1496_5, i2 -1, i2 -2" [firmware/nnet_utils/nnet_common.h:66->firmware/nnet_utils/nnet_common.h:44->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 87 'select' 'select_ln66_5' <Predicate = (and_ln191_2)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1496_6)   --->   "%select_ln66_6 = select i1 %icmp_ln1496_5, i16 %pool_window_3_V_1, i16 %pool_window_2_V_1" [firmware/nnet_utils/nnet_common.h:66->firmware/nnet_utils/nnet_common.h:44->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 88 'select' 'select_ln66_6' <Predicate = (and_ln191_2)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 89 [1/1] (2.42ns) (out node of the LUT)   --->   "%icmp_ln1496_6 = icmp slt i16 %select_ln66_4, %select_ln66_6" [firmware/nnet_utils/nnet_common.h:66->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 89 'icmp' 'icmp_ln1496_6' <Predicate = (and_ln191_2)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node select_ln66_7)   --->   "%zext_ln66_1 = zext i1 %icmp_ln1496_4 to i2" [firmware/nnet_utils/nnet_common.h:66->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 90 'zext' 'zext_ln66_1' <Predicate = (and_ln191_2)> <Delay = 0.00>
ST_5 : Operation 91 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln66_7 = select i1 %icmp_ln1496_6, i2 %select_ln66_5, i2 %zext_ln66_1" [firmware/nnet_utils/nnet_common.h:66->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 91 'select' 'select_ln66_7' <Predicate = (and_ln191_2)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1496_9)   --->   "%select_ln66_8 = select i1 %icmp_ln1496_7, i16 %pool_window_1_V_2, i16 %pool_window_0_V_2" [firmware/nnet_utils/nnet_common.h:66->firmware/nnet_utils/nnet_common.h:44->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 92 'select' 'select_ln66_8' <Predicate = (and_ln191_2)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node select_ln66_11)   --->   "%select_ln66_9 = select i1 %icmp_ln1496_8, i2 -1, i2 -2" [firmware/nnet_utils/nnet_common.h:66->firmware/nnet_utils/nnet_common.h:44->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 93 'select' 'select_ln66_9' <Predicate = (and_ln191_2)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1496_9)   --->   "%select_ln66_10 = select i1 %icmp_ln1496_8, i16 %pool_window_3_V_2, i16 %pool_window_2_V_2" [firmware/nnet_utils/nnet_common.h:66->firmware/nnet_utils/nnet_common.h:44->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 94 'select' 'select_ln66_10' <Predicate = (and_ln191_2)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 95 [1/1] (2.42ns) (out node of the LUT)   --->   "%icmp_ln1496_9 = icmp slt i16 %select_ln66_8, %select_ln66_10" [firmware/nnet_utils/nnet_common.h:66->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 95 'icmp' 'icmp_ln1496_9' <Predicate = (and_ln191_2)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node select_ln66_11)   --->   "%zext_ln66_2 = zext i1 %icmp_ln1496_7 to i2" [firmware/nnet_utils/nnet_common.h:66->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 96 'zext' 'zext_ln66_2' <Predicate = (and_ln191_2)> <Delay = 0.00>
ST_5 : Operation 97 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln66_11 = select i1 %icmp_ln1496_9, i2 %select_ln66_9, i2 %zext_ln66_2" [firmware/nnet_utils/nnet_common.h:66->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 97 'select' 'select_ln66_11' <Predicate = (and_ln191_2)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1496_11)   --->   "%select_ln66_12 = select i1 %icmp_ln1496_3, i16 %pool_window_1_V_3, i16 %pool_window_0_V_3" [firmware/nnet_utils/nnet_common.h:66->firmware/nnet_utils/nnet_common.h:44->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 98 'select' 'select_ln66_12' <Predicate = (and_ln191_2)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node select_ln66_15)   --->   "%select_ln66_13 = select i1 %icmp_ln1496_10, i2 -1, i2 -2" [firmware/nnet_utils/nnet_common.h:66->firmware/nnet_utils/nnet_common.h:44->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 99 'select' 'select_ln66_13' <Predicate = (and_ln191_2)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1496_11)   --->   "%select_ln66_14 = select i1 %icmp_ln1496_10, i16 %pool_window_3_V_3, i16 %pool_window_2_V_3" [firmware/nnet_utils/nnet_common.h:66->firmware/nnet_utils/nnet_common.h:44->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 100 'select' 'select_ln66_14' <Predicate = (and_ln191_2)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 101 [1/1] (2.42ns) (out node of the LUT)   --->   "%icmp_ln1496_11 = icmp slt i16 %select_ln66_12, %select_ln66_14" [firmware/nnet_utils/nnet_common.h:66->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 101 'icmp' 'icmp_ln1496_11' <Predicate = (and_ln191_2)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node select_ln66_15)   --->   "%zext_ln66_3 = zext i1 %icmp_ln1496_3 to i2" [firmware/nnet_utils/nnet_common.h:66->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 102 'zext' 'zext_ln66_3' <Predicate = (and_ln191_2)> <Delay = 0.00>
ST_5 : Operation 103 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln66_15 = select i1 %icmp_ln1496_11, i2 %select_ln66_13, i2 %zext_ln66_3" [firmware/nnet_utils/nnet_common.h:66->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 103 'select' 'select_ln66_15' <Predicate = (and_ln191_2)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 104 [1/1] (1.76ns)   --->   "store i32 %select_ln227, i32* @sX, align 4" [firmware/nnet_utils/nnet_pooling_stream.h:227->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 104 'store' <Predicate = (!icmp_ln212)> <Delay = 1.76>
ST_5 : Operation 105 [1/1] (0.00ns)   --->   "br label %ReadInputWidth_end"   --->   Operation 105 'br' <Predicate = (!icmp_ln212)> <Delay = 0.00>
ST_5 : Operation 106 [1/1] (1.76ns)   --->   "br label %4"   --->   Operation 106 'br' <Predicate = (!icmp_ln241 & icmp_ln212 & !icmp_ln216)> <Delay = 1.76>
ST_5 : Operation 107 [1/1] (1.76ns)   --->   "store i32 0, i32* @pY, align 4" [firmware/nnet_utils/nnet_pooling_stream.h:217->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 107 'store' <Predicate = (!icmp_ln241 & icmp_ln212 & icmp_ln216)> <Delay = 1.76>
ST_5 : Operation 108 [1/1] (1.76ns)   --->   "br label %4" [firmware/nnet_utils/nnet_pooling_stream.h:219->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 108 'br' <Predicate = (!icmp_ln241 & icmp_ln212 & icmp_ln216)> <Delay = 1.76>

State 6 <SV = 5> <Delay = 4.14>
ST_6 : Operation 109 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([31 x i8]* @ReadInputHeight_ReadInputWidth_str)"   --->   Operation 109 'specloopname' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_6 : Operation 110 [1/1] (0.00ns)   --->   "%empty_176 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 65536, i64 65536, i64 65536)"   --->   Operation 110 'speclooptripcount' 'empty_176' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_6 : Operation 111 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str22) nounwind" [firmware/nnet_utils/nnet_pooling_stream.h:243->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 111 'specloopname' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_6 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str22)" [firmware/nnet_utils/nnet_pooling_stream.h:243->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 112 'specregionbegin' 'tmp_s' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_6 : Operation 113 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str11) nounwind" [firmware/nnet_utils/nnet_pooling_stream.h:245->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 113 'specpipeline' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_6 : Operation 114 [1/1] (1.95ns)   --->   "%tmp_data_0_V = call i16 @_ssdm_op_Mux.ap_auto.4i16.i2(i16 %pool_window_0_V, i16 %pool_window_1_V, i16 %pool_window_2_V, i16 %pool_window_3_V, i2 %select_ln66_3)" [firmware/nnet_utils/nnet_common.h:66->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 114 'mux' 'tmp_data_0_V' <Predicate = (and_ln191_2)> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 115 [1/1] (1.95ns)   --->   "%tmp_data_1_V = call i16 @_ssdm_op_Mux.ap_auto.4i16.i2(i16 %pool_window_0_V_1, i16 %pool_window_1_V_1, i16 %pool_window_2_V_1, i16 %pool_window_3_V_1, i2 %select_ln66_7)" [firmware/nnet_utils/nnet_common.h:66->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 115 'mux' 'tmp_data_1_V' <Predicate = (and_ln191_2)> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 116 [1/1] (1.95ns)   --->   "%tmp_data_2_V = call i16 @_ssdm_op_Mux.ap_auto.4i16.i2(i16 %pool_window_0_V_2, i16 %pool_window_1_V_2, i16 %pool_window_2_V_2, i16 %pool_window_3_V_2, i2 %select_ln66_11)" [firmware/nnet_utils/nnet_common.h:66->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 116 'mux' 'tmp_data_2_V' <Predicate = (and_ln191_2)> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 117 [1/1] (1.95ns)   --->   "%tmp_data_3_V = call i16 @_ssdm_op_Mux.ap_auto.4i16.i2(i16 %pool_window_0_V_3, i16 %pool_window_1_V_3, i16 %pool_window_2_V_3, i16 %pool_window_3_V_3, i2 %select_ln66_15)" [firmware/nnet_utils/nnet_common.h:66->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 117 'mux' 'tmp_data_3_V' <Predicate = (and_ln191_2)> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 118 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P.i16P(i16* %res_V_data_0_V, i16* %res_V_data_1_V, i16* %res_V_data_2_V, i16* %res_V_data_3_V, i16 %tmp_data_0_V, i16 %tmp_data_1_V, i16 %tmp_data_2_V, i16 %tmp_data_3_V)" [firmware/nnet_utils/nnet_pooling_stream.h:208->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 118 'write' <Predicate = (and_ln191_2)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_6 : Operation 119 [1/1] (0.00ns)   --->   "br label %._crit_edge25.i.i" [firmware/nnet_utils/nnet_pooling_stream.h:209->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 119 'br' <Predicate = (and_ln191_2)> <Delay = 0.00>
ST_6 : Operation 120 [1/1] (0.00ns)   --->   "%storemerge_i_i = phi i32 [ %select_ln222, %3 ], [ 0, %2 ]" [firmware/nnet_utils/nnet_pooling_stream.h:222->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 120 'phi' 'storemerge_i_i' <Predicate = (icmp_ln212)> <Delay = 0.00>
ST_6 : Operation 121 [1/1] (0.00ns)   --->   "store i32 %storemerge_i_i, i32* @sY, align 4" [firmware/nnet_utils/nnet_pooling_stream.h:218->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 121 'store' <Predicate = (icmp_ln212)> <Delay = 0.00>
ST_6 : Operation 122 [1/1] (0.00ns)   --->   "br label %ReadInputWidth_end" [firmware/nnet_utils/nnet_pooling_stream.h:224->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 122 'br' <Predicate = (icmp_ln212)> <Delay = 0.00>
ST_6 : Operation 123 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str22, i32 %tmp_s)" [firmware/nnet_utils/nnet_pooling_stream.h:248->firmware/nnet_utils/nnet_pooling_stream.h:257]   --->   Operation 123 'specregionend' 'empty' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_6 : Operation 124 [1/1] (0.00ns)   --->   "br label %0"   --->   Operation 124 'br' <Predicate = (!icmp_ln241)> <Delay = 0.00>

State 7 <SV = 2> <Delay = 0.00>
ST_7 : Operation 125 [1/1] (0.00ns)   --->   "ret void" [firmware/nnet_utils/nnet_pooling_stream.h:263]   --->   Operation 125 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_V_data_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ pX]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ sX]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ pY]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ sY]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_3_4]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_3_5]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_3_6]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_3_7]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_3_12]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_3_13]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_3_14]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_3_15]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ line_buffer_Array_V_3_0_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_3_0_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_3_0_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_3_0_3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0  (specinterface    ) [ 00000000]
specinterface_ln0  (specinterface    ) [ 00000000]
specinterface_ln0  (specinterface    ) [ 00000000]
specinterface_ln0  (specinterface    ) [ 00000000]
specinterface_ln0  (specinterface    ) [ 00000000]
specinterface_ln0  (specinterface    ) [ 00000000]
specinterface_ln0  (specinterface    ) [ 00000000]
specinterface_ln0  (specinterface    ) [ 00000000]
br_ln241           (br               ) [ 01111110]
indvar_flatten     (phi              ) [ 00100000]
icmp_ln241         (icmp             ) [ 00111110]
add_ln241          (add              ) [ 01111110]
br_ln241           (br               ) [ 00000000]
empty_177          (read             ) [ 00000000]
pool_window_3_V    (extractvalue     ) [ 00111110]
pool_window_3_V_1  (extractvalue     ) [ 00111110]
pool_window_3_V_2  (extractvalue     ) [ 00111110]
pool_window_3_V_3  (extractvalue     ) [ 00111110]
pool_window_1_V    (memshiftread     ) [ 00110110]
pool_window_1_V_1  (memshiftread     ) [ 00110110]
pool_window_1_V_2  (memshiftread     ) [ 00110110]
pool_window_1_V_3  (memshiftread     ) [ 00110110]
pool_window_0_V    (load             ) [ 00110110]
pool_window_0_V_1  (load             ) [ 00110110]
pool_window_0_V_2  (load             ) [ 00110110]
pool_window_0_V_3  (load             ) [ 00110110]
pool_window_2_V    (load             ) [ 00110110]
pool_window_2_V_1  (load             ) [ 00110110]
pool_window_2_V_2  (load             ) [ 00110110]
pool_window_2_V_3  (load             ) [ 00110110]
store_ln209        (store            ) [ 00000000]
store_ln209        (store            ) [ 00000000]
store_ln209        (store            ) [ 00000000]
store_ln209        (store            ) [ 00000000]
store_ln209        (store            ) [ 00000000]
store_ln209        (store            ) [ 00000000]
store_ln209        (store            ) [ 00000000]
store_ln209        (store            ) [ 00000000]
sX_load            (load             ) [ 00000000]
icmp_ln191         (icmp             ) [ 00000000]
sY_load            (load             ) [ 00000000]
icmp_ln191_1       (icmp             ) [ 00000000]
pY_load            (load             ) [ 00000000]
icmp_ln191_2       (icmp             ) [ 00000000]
pX_load            (load             ) [ 00000000]
icmp_ln191_3       (icmp             ) [ 00000000]
and_ln191          (and              ) [ 00000000]
and_ln191_1        (and              ) [ 00000000]
and_ln191_2        (and              ) [ 00111110]
br_ln191           (br               ) [ 00000000]
icmp_ln1496        (icmp             ) [ 00010100]
icmp_ln1496_1      (icmp             ) [ 00010100]
icmp_ln1496_4      (icmp             ) [ 00010100]
icmp_ln1496_5      (icmp             ) [ 00010100]
icmp_ln1496_7      (icmp             ) [ 00010100]
icmp_ln1496_8      (icmp             ) [ 00010100]
icmp_ln1496_3      (icmp             ) [ 00010100]
icmp_ln1496_10     (icmp             ) [ 00010100]
icmp_ln212         (icmp             ) [ 00111110]
br_ln212           (br               ) [ 00000000]
add_ln225          (add              ) [ 00000000]
store_ln225        (store            ) [ 00000000]
add_ln227          (add              ) [ 00000000]
select_ln227       (select           ) [ 00010100]
store_ln214        (store            ) [ 00000000]
store_ln215        (store            ) [ 00000000]
icmp_ln216         (icmp             ) [ 00111110]
br_ln216           (br               ) [ 00000000]
add_ln220          (add              ) [ 00000000]
store_ln220        (store            ) [ 00000000]
add_ln222          (add              ) [ 00000000]
select_ln222       (select           ) [ 00110110]
select_ln66        (select           ) [ 00000000]
select_ln66_1      (select           ) [ 00000000]
select_ln66_2      (select           ) [ 00000000]
icmp_ln1496_2      (icmp             ) [ 00000000]
zext_ln66          (zext             ) [ 00000000]
select_ln66_3      (select           ) [ 00100010]
select_ln66_4      (select           ) [ 00000000]
select_ln66_5      (select           ) [ 00000000]
select_ln66_6      (select           ) [ 00000000]
icmp_ln1496_6      (icmp             ) [ 00000000]
zext_ln66_1        (zext             ) [ 00000000]
select_ln66_7      (select           ) [ 00100010]
select_ln66_8      (select           ) [ 00000000]
select_ln66_9      (select           ) [ 00000000]
select_ln66_10     (select           ) [ 00000000]
icmp_ln1496_9      (icmp             ) [ 00000000]
zext_ln66_2        (zext             ) [ 00000000]
select_ln66_11     (select           ) [ 00100010]
select_ln66_12     (select           ) [ 00000000]
select_ln66_13     (select           ) [ 00000000]
select_ln66_14     (select           ) [ 00000000]
icmp_ln1496_11     (icmp             ) [ 00000000]
zext_ln66_3        (zext             ) [ 00000000]
select_ln66_15     (select           ) [ 00100010]
store_ln227        (store            ) [ 00000000]
br_ln0             (br               ) [ 00000000]
br_ln0             (br               ) [ 00111110]
store_ln217        (store            ) [ 00000000]
br_ln219           (br               ) [ 00111110]
specloopname_ln0   (specloopname     ) [ 00000000]
empty_176          (speclooptripcount) [ 00000000]
specloopname_ln243 (specloopname     ) [ 00000000]
tmp_s              (specregionbegin  ) [ 00000000]
specpipeline_ln245 (specpipeline     ) [ 00000000]
tmp_data_0_V       (mux              ) [ 00000000]
tmp_data_1_V       (mux              ) [ 00000000]
tmp_data_2_V       (mux              ) [ 00000000]
tmp_data_3_V       (mux              ) [ 00000000]
write_ln208        (write            ) [ 00000000]
br_ln209           (br               ) [ 00000000]
storemerge_i_i     (phi              ) [ 00100010]
store_ln218        (store            ) [ 00000000]
br_ln224           (br               ) [ 00000000]
empty              (specregionend    ) [ 00000000]
br_ln0             (br               ) [ 01111110]
ret_ln263          (ret              ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_V_data_0_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_0_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data_V_data_1_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_1_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="data_V_data_2_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_2_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="data_V_data_3_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_3_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="res_V_data_0_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_0_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="res_V_data_1_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_1_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="res_V_data_2_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_2_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="res_V_data_3_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_3_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="pX">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pX"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="sX">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sX"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="pY">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pY"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="sY">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sY"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="kernel_data_V_3_4">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_3_4"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="kernel_data_V_3_5">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_3_5"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="kernel_data_V_3_6">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_3_6"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="kernel_data_V_3_7">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_3_7"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="kernel_data_V_3_12">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_3_12"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="kernel_data_V_3_13">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_3_13"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="kernel_data_V_3_14">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_3_14"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="kernel_data_V_3_15">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_3_15"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="line_buffer_Array_V_3_0_0">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_3_0_0"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="line_buffer_Array_V_3_0_1">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_3_0_1"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="line_buffer_Array_V_3_0_2">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_3_0_2"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="line_buffer_Array_V_3_0_3">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_3_0_3"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i16P.i16P.i16P.i16P"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_MemShiftRead.[256 x i16]P"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ReadInputHeight_ReadInputWidth_str"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str22"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str11"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4i16.i2"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P.i16P"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="112" class="1004" name="empty_177_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="64" slack="0"/>
<pin id="114" dir="0" index="1" bw="16" slack="0"/>
<pin id="115" dir="0" index="2" bw="16" slack="0"/>
<pin id="116" dir="0" index="3" bw="16" slack="0"/>
<pin id="117" dir="0" index="4" bw="16" slack="0"/>
<pin id="118" dir="1" index="5" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_177/3 "/>
</bind>
</comp>

<comp id="124" class="1004" name="write_ln208_write_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="0" slack="0"/>
<pin id="126" dir="0" index="1" bw="16" slack="0"/>
<pin id="127" dir="0" index="2" bw="16" slack="0"/>
<pin id="128" dir="0" index="3" bw="16" slack="0"/>
<pin id="129" dir="0" index="4" bw="16" slack="0"/>
<pin id="130" dir="0" index="5" bw="16" slack="0"/>
<pin id="131" dir="0" index="6" bw="16" slack="0"/>
<pin id="132" dir="0" index="7" bw="16" slack="0"/>
<pin id="133" dir="0" index="8" bw="16" slack="0"/>
<pin id="134" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln208/6 "/>
</bind>
</comp>

<comp id="140" class="1005" name="indvar_flatten_reg_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="17" slack="1"/>
<pin id="142" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="144" class="1004" name="indvar_flatten_phi_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="1"/>
<pin id="146" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="147" dir="0" index="2" bw="17" slack="0"/>
<pin id="148" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="149" dir="1" index="4" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="151" class="1005" name="storemerge_i_i_reg_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="32" slack="1"/>
<pin id="153" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="storemerge_i_i (phireg) "/>
</bind>
</comp>

<comp id="155" class="1004" name="storemerge_i_i_phi_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="32" slack="2"/>
<pin id="157" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="158" dir="0" index="2" bw="1" slack="1"/>
<pin id="159" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="160" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="storemerge_i_i/6 "/>
</bind>
</comp>

<comp id="162" class="1004" name="icmp_ln241_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="17" slack="0"/>
<pin id="164" dir="0" index="1" bw="17" slack="0"/>
<pin id="165" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln241/2 "/>
</bind>
</comp>

<comp id="168" class="1004" name="add_ln241_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="17" slack="0"/>
<pin id="170" dir="0" index="1" bw="1" slack="0"/>
<pin id="171" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln241/2 "/>
</bind>
</comp>

<comp id="174" class="1004" name="pool_window_3_V_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="64" slack="0"/>
<pin id="176" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="pool_window_3_V/3 "/>
</bind>
</comp>

<comp id="178" class="1004" name="pool_window_3_V_1_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="64" slack="0"/>
<pin id="180" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="pool_window_3_V_1/3 "/>
</bind>
</comp>

<comp id="182" class="1004" name="pool_window_3_V_2_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="64" slack="0"/>
<pin id="184" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="pool_window_3_V_2/3 "/>
</bind>
</comp>

<comp id="186" class="1004" name="pool_window_3_V_3_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="64" slack="0"/>
<pin id="188" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="pool_window_3_V_3/3 "/>
</bind>
</comp>

<comp id="190" class="1004" name="pool_window_1_V_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="16" slack="0"/>
<pin id="192" dir="0" index="1" bw="16" slack="0"/>
<pin id="193" dir="0" index="2" bw="16" slack="1"/>
<pin id="194" dir="0" index="3" bw="1" slack="0"/>
<pin id="195" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="memshiftread(1195) " fcode="memshiftread"/>
<opset="pool_window_1_V/4 "/>
</bind>
</comp>

<comp id="199" class="1004" name="pool_window_1_V_1_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="16" slack="0"/>
<pin id="201" dir="0" index="1" bw="16" slack="0"/>
<pin id="202" dir="0" index="2" bw="16" slack="1"/>
<pin id="203" dir="0" index="3" bw="1" slack="0"/>
<pin id="204" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="memshiftread(1195) " fcode="memshiftread"/>
<opset="pool_window_1_V_1/4 "/>
</bind>
</comp>

<comp id="208" class="1004" name="pool_window_1_V_2_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="16" slack="0"/>
<pin id="210" dir="0" index="1" bw="16" slack="0"/>
<pin id="211" dir="0" index="2" bw="16" slack="1"/>
<pin id="212" dir="0" index="3" bw="1" slack="0"/>
<pin id="213" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="memshiftread(1195) " fcode="memshiftread"/>
<opset="pool_window_1_V_2/4 "/>
</bind>
</comp>

<comp id="217" class="1004" name="pool_window_1_V_3_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="16" slack="0"/>
<pin id="219" dir="0" index="1" bw="16" slack="0"/>
<pin id="220" dir="0" index="2" bw="16" slack="1"/>
<pin id="221" dir="0" index="3" bw="1" slack="0"/>
<pin id="222" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="memshiftread(1195) " fcode="memshiftread"/>
<opset="pool_window_1_V_3/4 "/>
</bind>
</comp>

<comp id="226" class="1004" name="pool_window_0_V_load_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="16" slack="0"/>
<pin id="228" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pool_window_0_V/4 "/>
</bind>
</comp>

<comp id="230" class="1004" name="pool_window_0_V_1_load_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="16" slack="0"/>
<pin id="232" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pool_window_0_V_1/4 "/>
</bind>
</comp>

<comp id="234" class="1004" name="pool_window_0_V_2_load_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="16" slack="0"/>
<pin id="236" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pool_window_0_V_2/4 "/>
</bind>
</comp>

<comp id="238" class="1004" name="pool_window_0_V_3_load_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="16" slack="0"/>
<pin id="240" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pool_window_0_V_3/4 "/>
</bind>
</comp>

<comp id="242" class="1004" name="pool_window_2_V_load_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="16" slack="0"/>
<pin id="244" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pool_window_2_V/4 "/>
</bind>
</comp>

<comp id="246" class="1004" name="pool_window_2_V_1_load_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="16" slack="0"/>
<pin id="248" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pool_window_2_V_1/4 "/>
</bind>
</comp>

<comp id="250" class="1004" name="pool_window_2_V_2_load_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="16" slack="0"/>
<pin id="252" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pool_window_2_V_2/4 "/>
</bind>
</comp>

<comp id="254" class="1004" name="pool_window_2_V_3_load_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="16" slack="0"/>
<pin id="256" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pool_window_2_V_3/4 "/>
</bind>
</comp>

<comp id="258" class="1004" name="store_ln209_store_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="16" slack="0"/>
<pin id="260" dir="0" index="1" bw="16" slack="0"/>
<pin id="261" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln209/4 "/>
</bind>
</comp>

<comp id="264" class="1004" name="store_ln209_store_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="16" slack="0"/>
<pin id="266" dir="0" index="1" bw="16" slack="0"/>
<pin id="267" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln209/4 "/>
</bind>
</comp>

<comp id="270" class="1004" name="store_ln209_store_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="16" slack="0"/>
<pin id="272" dir="0" index="1" bw="16" slack="0"/>
<pin id="273" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln209/4 "/>
</bind>
</comp>

<comp id="276" class="1004" name="store_ln209_store_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="16" slack="0"/>
<pin id="278" dir="0" index="1" bw="16" slack="0"/>
<pin id="279" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln209/4 "/>
</bind>
</comp>

<comp id="282" class="1004" name="store_ln209_store_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="16" slack="1"/>
<pin id="284" dir="0" index="1" bw="16" slack="0"/>
<pin id="285" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln209/4 "/>
</bind>
</comp>

<comp id="287" class="1004" name="store_ln209_store_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="16" slack="1"/>
<pin id="289" dir="0" index="1" bw="16" slack="0"/>
<pin id="290" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln209/4 "/>
</bind>
</comp>

<comp id="292" class="1004" name="store_ln209_store_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="16" slack="1"/>
<pin id="294" dir="0" index="1" bw="16" slack="0"/>
<pin id="295" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln209/4 "/>
</bind>
</comp>

<comp id="297" class="1004" name="store_ln209_store_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="16" slack="1"/>
<pin id="299" dir="0" index="1" bw="16" slack="0"/>
<pin id="300" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln209/4 "/>
</bind>
</comp>

<comp id="302" class="1004" name="sX_load_load_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="32" slack="0"/>
<pin id="304" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sX_load/4 "/>
</bind>
</comp>

<comp id="306" class="1004" name="icmp_ln191_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="32" slack="0"/>
<pin id="308" dir="0" index="1" bw="32" slack="0"/>
<pin id="309" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln191/4 "/>
</bind>
</comp>

<comp id="312" class="1004" name="sY_load_load_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="32" slack="0"/>
<pin id="314" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sY_load/4 "/>
</bind>
</comp>

<comp id="316" class="1004" name="icmp_ln191_1_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="32" slack="0"/>
<pin id="318" dir="0" index="1" bw="32" slack="0"/>
<pin id="319" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln191_1/4 "/>
</bind>
</comp>

<comp id="322" class="1004" name="pY_load_load_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="32" slack="0"/>
<pin id="324" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pY_load/4 "/>
</bind>
</comp>

<comp id="326" class="1004" name="icmp_ln191_2_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="32" slack="0"/>
<pin id="328" dir="0" index="1" bw="32" slack="0"/>
<pin id="329" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln191_2/4 "/>
</bind>
</comp>

<comp id="332" class="1004" name="pX_load_load_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="32" slack="0"/>
<pin id="334" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pX_load/4 "/>
</bind>
</comp>

<comp id="336" class="1004" name="icmp_ln191_3_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="32" slack="0"/>
<pin id="338" dir="0" index="1" bw="32" slack="0"/>
<pin id="339" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln191_3/4 "/>
</bind>
</comp>

<comp id="342" class="1004" name="and_ln191_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="1" slack="0"/>
<pin id="344" dir="0" index="1" bw="1" slack="0"/>
<pin id="345" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln191/4 "/>
</bind>
</comp>

<comp id="348" class="1004" name="and_ln191_1_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="1" slack="0"/>
<pin id="350" dir="0" index="1" bw="1" slack="0"/>
<pin id="351" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln191_1/4 "/>
</bind>
</comp>

<comp id="354" class="1004" name="and_ln191_2_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="1" slack="0"/>
<pin id="356" dir="0" index="1" bw="1" slack="0"/>
<pin id="357" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln191_2/4 "/>
</bind>
</comp>

<comp id="360" class="1004" name="icmp_ln1496_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="16" slack="0"/>
<pin id="362" dir="0" index="1" bw="16" slack="0"/>
<pin id="363" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1496/4 "/>
</bind>
</comp>

<comp id="366" class="1004" name="icmp_ln1496_1_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="16" slack="0"/>
<pin id="368" dir="0" index="1" bw="16" slack="1"/>
<pin id="369" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1496_1/4 "/>
</bind>
</comp>

<comp id="371" class="1004" name="icmp_ln1496_4_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="16" slack="0"/>
<pin id="373" dir="0" index="1" bw="16" slack="0"/>
<pin id="374" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1496_4/4 "/>
</bind>
</comp>

<comp id="377" class="1004" name="icmp_ln1496_5_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="16" slack="0"/>
<pin id="379" dir="0" index="1" bw="16" slack="1"/>
<pin id="380" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1496_5/4 "/>
</bind>
</comp>

<comp id="382" class="1004" name="icmp_ln1496_7_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="16" slack="0"/>
<pin id="384" dir="0" index="1" bw="16" slack="0"/>
<pin id="385" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1496_7/4 "/>
</bind>
</comp>

<comp id="388" class="1004" name="icmp_ln1496_8_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="16" slack="0"/>
<pin id="390" dir="0" index="1" bw="16" slack="1"/>
<pin id="391" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1496_8/4 "/>
</bind>
</comp>

<comp id="393" class="1004" name="icmp_ln1496_3_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="16" slack="0"/>
<pin id="395" dir="0" index="1" bw="16" slack="0"/>
<pin id="396" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1496_3/4 "/>
</bind>
</comp>

<comp id="399" class="1004" name="icmp_ln1496_10_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="16" slack="0"/>
<pin id="401" dir="0" index="1" bw="16" slack="1"/>
<pin id="402" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1496_10/4 "/>
</bind>
</comp>

<comp id="404" class="1004" name="icmp_ln212_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="32" slack="0"/>
<pin id="406" dir="0" index="1" bw="32" slack="0"/>
<pin id="407" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln212/4 "/>
</bind>
</comp>

<comp id="410" class="1004" name="add_ln225_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="32" slack="0"/>
<pin id="412" dir="0" index="1" bw="1" slack="0"/>
<pin id="413" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln225/4 "/>
</bind>
</comp>

<comp id="416" class="1004" name="store_ln225_store_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="32" slack="0"/>
<pin id="418" dir="0" index="1" bw="32" slack="0"/>
<pin id="419" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln225/4 "/>
</bind>
</comp>

<comp id="422" class="1004" name="add_ln227_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="32" slack="0"/>
<pin id="424" dir="0" index="1" bw="1" slack="0"/>
<pin id="425" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln227/4 "/>
</bind>
</comp>

<comp id="428" class="1004" name="select_ln227_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="1" slack="0"/>
<pin id="430" dir="0" index="1" bw="32" slack="0"/>
<pin id="431" dir="0" index="2" bw="32" slack="0"/>
<pin id="432" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln227/4 "/>
</bind>
</comp>

<comp id="436" class="1004" name="store_ln214_store_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="1" slack="0"/>
<pin id="438" dir="0" index="1" bw="32" slack="0"/>
<pin id="439" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln214/4 "/>
</bind>
</comp>

<comp id="442" class="1004" name="store_ln215_store_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="1" slack="0"/>
<pin id="444" dir="0" index="1" bw="32" slack="0"/>
<pin id="445" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln215/4 "/>
</bind>
</comp>

<comp id="448" class="1004" name="icmp_ln216_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="32" slack="0"/>
<pin id="450" dir="0" index="1" bw="32" slack="0"/>
<pin id="451" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln216/4 "/>
</bind>
</comp>

<comp id="454" class="1004" name="add_ln220_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="32" slack="0"/>
<pin id="456" dir="0" index="1" bw="1" slack="0"/>
<pin id="457" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln220/4 "/>
</bind>
</comp>

<comp id="460" class="1004" name="store_ln220_store_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="32" slack="0"/>
<pin id="462" dir="0" index="1" bw="32" slack="0"/>
<pin id="463" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln220/4 "/>
</bind>
</comp>

<comp id="466" class="1004" name="add_ln222_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="32" slack="0"/>
<pin id="468" dir="0" index="1" bw="1" slack="0"/>
<pin id="469" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln222/4 "/>
</bind>
</comp>

<comp id="472" class="1004" name="select_ln222_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="1" slack="0"/>
<pin id="474" dir="0" index="1" bw="32" slack="0"/>
<pin id="475" dir="0" index="2" bw="32" slack="0"/>
<pin id="476" dir="1" index="3" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln222/4 "/>
</bind>
</comp>

<comp id="480" class="1004" name="select_ln66_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="1" slack="1"/>
<pin id="482" dir="0" index="1" bw="16" slack="1"/>
<pin id="483" dir="0" index="2" bw="16" slack="1"/>
<pin id="484" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln66/5 "/>
</bind>
</comp>

<comp id="485" class="1004" name="select_ln66_1_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="1" slack="1"/>
<pin id="487" dir="0" index="1" bw="2" slack="0"/>
<pin id="488" dir="0" index="2" bw="2" slack="0"/>
<pin id="489" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln66_1/5 "/>
</bind>
</comp>

<comp id="492" class="1004" name="select_ln66_2_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="1" slack="1"/>
<pin id="494" dir="0" index="1" bw="16" slack="2"/>
<pin id="495" dir="0" index="2" bw="16" slack="1"/>
<pin id="496" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln66_2/5 "/>
</bind>
</comp>

<comp id="497" class="1004" name="icmp_ln1496_2_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="16" slack="0"/>
<pin id="499" dir="0" index="1" bw="16" slack="0"/>
<pin id="500" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1496_2/5 "/>
</bind>
</comp>

<comp id="503" class="1004" name="zext_ln66_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="1" slack="1"/>
<pin id="505" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln66/5 "/>
</bind>
</comp>

<comp id="506" class="1004" name="select_ln66_3_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="1" slack="0"/>
<pin id="508" dir="0" index="1" bw="2" slack="0"/>
<pin id="509" dir="0" index="2" bw="2" slack="0"/>
<pin id="510" dir="1" index="3" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln66_3/5 "/>
</bind>
</comp>

<comp id="514" class="1004" name="select_ln66_4_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="1" slack="1"/>
<pin id="516" dir="0" index="1" bw="16" slack="1"/>
<pin id="517" dir="0" index="2" bw="16" slack="1"/>
<pin id="518" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln66_4/5 "/>
</bind>
</comp>

<comp id="519" class="1004" name="select_ln66_5_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="1" slack="1"/>
<pin id="521" dir="0" index="1" bw="2" slack="0"/>
<pin id="522" dir="0" index="2" bw="2" slack="0"/>
<pin id="523" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln66_5/5 "/>
</bind>
</comp>

<comp id="526" class="1004" name="select_ln66_6_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="1" slack="1"/>
<pin id="528" dir="0" index="1" bw="16" slack="2"/>
<pin id="529" dir="0" index="2" bw="16" slack="1"/>
<pin id="530" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln66_6/5 "/>
</bind>
</comp>

<comp id="531" class="1004" name="icmp_ln1496_6_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="16" slack="0"/>
<pin id="533" dir="0" index="1" bw="16" slack="0"/>
<pin id="534" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1496_6/5 "/>
</bind>
</comp>

<comp id="537" class="1004" name="zext_ln66_1_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="1" slack="1"/>
<pin id="539" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln66_1/5 "/>
</bind>
</comp>

<comp id="540" class="1004" name="select_ln66_7_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="1" slack="0"/>
<pin id="542" dir="0" index="1" bw="2" slack="0"/>
<pin id="543" dir="0" index="2" bw="2" slack="0"/>
<pin id="544" dir="1" index="3" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln66_7/5 "/>
</bind>
</comp>

<comp id="548" class="1004" name="select_ln66_8_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="1" slack="1"/>
<pin id="550" dir="0" index="1" bw="16" slack="1"/>
<pin id="551" dir="0" index="2" bw="16" slack="1"/>
<pin id="552" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln66_8/5 "/>
</bind>
</comp>

<comp id="553" class="1004" name="select_ln66_9_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="1" slack="1"/>
<pin id="555" dir="0" index="1" bw="2" slack="0"/>
<pin id="556" dir="0" index="2" bw="2" slack="0"/>
<pin id="557" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln66_9/5 "/>
</bind>
</comp>

<comp id="560" class="1004" name="select_ln66_10_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="1" slack="1"/>
<pin id="562" dir="0" index="1" bw="16" slack="2"/>
<pin id="563" dir="0" index="2" bw="16" slack="1"/>
<pin id="564" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln66_10/5 "/>
</bind>
</comp>

<comp id="565" class="1004" name="icmp_ln1496_9_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="16" slack="0"/>
<pin id="567" dir="0" index="1" bw="16" slack="0"/>
<pin id="568" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1496_9/5 "/>
</bind>
</comp>

<comp id="571" class="1004" name="zext_ln66_2_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="1" slack="1"/>
<pin id="573" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln66_2/5 "/>
</bind>
</comp>

<comp id="574" class="1004" name="select_ln66_11_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="1" slack="0"/>
<pin id="576" dir="0" index="1" bw="2" slack="0"/>
<pin id="577" dir="0" index="2" bw="2" slack="0"/>
<pin id="578" dir="1" index="3" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln66_11/5 "/>
</bind>
</comp>

<comp id="582" class="1004" name="select_ln66_12_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="1" slack="1"/>
<pin id="584" dir="0" index="1" bw="16" slack="1"/>
<pin id="585" dir="0" index="2" bw="16" slack="1"/>
<pin id="586" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln66_12/5 "/>
</bind>
</comp>

<comp id="587" class="1004" name="select_ln66_13_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="1" slack="1"/>
<pin id="589" dir="0" index="1" bw="2" slack="0"/>
<pin id="590" dir="0" index="2" bw="2" slack="0"/>
<pin id="591" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln66_13/5 "/>
</bind>
</comp>

<comp id="594" class="1004" name="select_ln66_14_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="1" slack="1"/>
<pin id="596" dir="0" index="1" bw="16" slack="2"/>
<pin id="597" dir="0" index="2" bw="16" slack="1"/>
<pin id="598" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln66_14/5 "/>
</bind>
</comp>

<comp id="599" class="1004" name="icmp_ln1496_11_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="16" slack="0"/>
<pin id="601" dir="0" index="1" bw="16" slack="0"/>
<pin id="602" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1496_11/5 "/>
</bind>
</comp>

<comp id="605" class="1004" name="zext_ln66_3_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="1" slack="1"/>
<pin id="607" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln66_3/5 "/>
</bind>
</comp>

<comp id="608" class="1004" name="select_ln66_15_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="1" slack="0"/>
<pin id="610" dir="0" index="1" bw="2" slack="0"/>
<pin id="611" dir="0" index="2" bw="2" slack="0"/>
<pin id="612" dir="1" index="3" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln66_15/5 "/>
</bind>
</comp>

<comp id="616" class="1004" name="store_ln227_store_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="32" slack="1"/>
<pin id="618" dir="0" index="1" bw="32" slack="0"/>
<pin id="619" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln227/5 "/>
</bind>
</comp>

<comp id="621" class="1004" name="store_ln217_store_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="1" slack="0"/>
<pin id="623" dir="0" index="1" bw="32" slack="0"/>
<pin id="624" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln217/5 "/>
</bind>
</comp>

<comp id="627" class="1004" name="tmp_data_0_V_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="16" slack="0"/>
<pin id="629" dir="0" index="1" bw="16" slack="2"/>
<pin id="630" dir="0" index="2" bw="16" slack="2"/>
<pin id="631" dir="0" index="3" bw="16" slack="2"/>
<pin id="632" dir="0" index="4" bw="16" slack="3"/>
<pin id="633" dir="0" index="5" bw="2" slack="1"/>
<pin id="634" dir="1" index="6" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_data_0_V/6 "/>
</bind>
</comp>

<comp id="637" class="1004" name="tmp_data_1_V_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="16" slack="0"/>
<pin id="639" dir="0" index="1" bw="16" slack="2"/>
<pin id="640" dir="0" index="2" bw="16" slack="2"/>
<pin id="641" dir="0" index="3" bw="16" slack="2"/>
<pin id="642" dir="0" index="4" bw="16" slack="3"/>
<pin id="643" dir="0" index="5" bw="2" slack="1"/>
<pin id="644" dir="1" index="6" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_data_1_V/6 "/>
</bind>
</comp>

<comp id="647" class="1004" name="tmp_data_2_V_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="16" slack="0"/>
<pin id="649" dir="0" index="1" bw="16" slack="2"/>
<pin id="650" dir="0" index="2" bw="16" slack="2"/>
<pin id="651" dir="0" index="3" bw="16" slack="2"/>
<pin id="652" dir="0" index="4" bw="16" slack="3"/>
<pin id="653" dir="0" index="5" bw="2" slack="1"/>
<pin id="654" dir="1" index="6" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_data_2_V/6 "/>
</bind>
</comp>

<comp id="657" class="1004" name="tmp_data_3_V_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="16" slack="0"/>
<pin id="659" dir="0" index="1" bw="16" slack="2"/>
<pin id="660" dir="0" index="2" bw="16" slack="2"/>
<pin id="661" dir="0" index="3" bw="16" slack="2"/>
<pin id="662" dir="0" index="4" bw="16" slack="3"/>
<pin id="663" dir="0" index="5" bw="2" slack="1"/>
<pin id="664" dir="1" index="6" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_data_3_V/6 "/>
</bind>
</comp>

<comp id="667" class="1004" name="store_ln218_store_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="32" slack="0"/>
<pin id="669" dir="0" index="1" bw="32" slack="0"/>
<pin id="670" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln218/6 "/>
</bind>
</comp>

<comp id="673" class="1005" name="icmp_ln241_reg_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="1" slack="1"/>
<pin id="675" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln241 "/>
</bind>
</comp>

<comp id="677" class="1005" name="add_ln241_reg_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="17" slack="0"/>
<pin id="679" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opset="add_ln241 "/>
</bind>
</comp>

<comp id="682" class="1005" name="pool_window_3_V_reg_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="16" slack="1"/>
<pin id="684" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="pool_window_3_V "/>
</bind>
</comp>

<comp id="691" class="1005" name="pool_window_3_V_1_reg_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="16" slack="1"/>
<pin id="693" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="pool_window_3_V_1 "/>
</bind>
</comp>

<comp id="700" class="1005" name="pool_window_3_V_2_reg_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="16" slack="1"/>
<pin id="702" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="pool_window_3_V_2 "/>
</bind>
</comp>

<comp id="709" class="1005" name="pool_window_3_V_3_reg_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="16" slack="1"/>
<pin id="711" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="pool_window_3_V_3 "/>
</bind>
</comp>

<comp id="718" class="1005" name="pool_window_1_V_reg_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="16" slack="1"/>
<pin id="720" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="pool_window_1_V "/>
</bind>
</comp>

<comp id="724" class="1005" name="pool_window_1_V_1_reg_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="16" slack="1"/>
<pin id="726" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="pool_window_1_V_1 "/>
</bind>
</comp>

<comp id="730" class="1005" name="pool_window_1_V_2_reg_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="16" slack="1"/>
<pin id="732" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="pool_window_1_V_2 "/>
</bind>
</comp>

<comp id="736" class="1005" name="pool_window_1_V_3_reg_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="16" slack="1"/>
<pin id="738" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="pool_window_1_V_3 "/>
</bind>
</comp>

<comp id="742" class="1005" name="pool_window_0_V_reg_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="16" slack="1"/>
<pin id="744" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="pool_window_0_V "/>
</bind>
</comp>

<comp id="748" class="1005" name="pool_window_0_V_1_reg_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="16" slack="1"/>
<pin id="750" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="pool_window_0_V_1 "/>
</bind>
</comp>

<comp id="754" class="1005" name="pool_window_0_V_2_reg_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="16" slack="1"/>
<pin id="756" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="pool_window_0_V_2 "/>
</bind>
</comp>

<comp id="760" class="1005" name="pool_window_0_V_3_reg_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="16" slack="1"/>
<pin id="762" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="pool_window_0_V_3 "/>
</bind>
</comp>

<comp id="766" class="1005" name="pool_window_2_V_reg_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="16" slack="1"/>
<pin id="768" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="pool_window_2_V "/>
</bind>
</comp>

<comp id="772" class="1005" name="pool_window_2_V_1_reg_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="16" slack="1"/>
<pin id="774" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="pool_window_2_V_1 "/>
</bind>
</comp>

<comp id="778" class="1005" name="pool_window_2_V_2_reg_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="16" slack="1"/>
<pin id="780" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="pool_window_2_V_2 "/>
</bind>
</comp>

<comp id="784" class="1005" name="pool_window_2_V_3_reg_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="16" slack="1"/>
<pin id="786" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="pool_window_2_V_3 "/>
</bind>
</comp>

<comp id="790" class="1005" name="and_ln191_2_reg_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="1" slack="1"/>
<pin id="792" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln191_2 "/>
</bind>
</comp>

<comp id="794" class="1005" name="icmp_ln1496_reg_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="1" slack="1"/>
<pin id="796" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln1496 "/>
</bind>
</comp>

<comp id="800" class="1005" name="icmp_ln1496_1_reg_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="1" slack="1"/>
<pin id="802" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln1496_1 "/>
</bind>
</comp>

<comp id="806" class="1005" name="icmp_ln1496_4_reg_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="1" slack="1"/>
<pin id="808" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln1496_4 "/>
</bind>
</comp>

<comp id="812" class="1005" name="icmp_ln1496_5_reg_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="1" slack="1"/>
<pin id="814" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln1496_5 "/>
</bind>
</comp>

<comp id="818" class="1005" name="icmp_ln1496_7_reg_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="1" slack="1"/>
<pin id="820" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln1496_7 "/>
</bind>
</comp>

<comp id="824" class="1005" name="icmp_ln1496_8_reg_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="1" slack="1"/>
<pin id="826" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln1496_8 "/>
</bind>
</comp>

<comp id="830" class="1005" name="icmp_ln1496_3_reg_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="1" slack="1"/>
<pin id="832" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln1496_3 "/>
</bind>
</comp>

<comp id="836" class="1005" name="icmp_ln1496_10_reg_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="1" slack="1"/>
<pin id="838" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln1496_10 "/>
</bind>
</comp>

<comp id="842" class="1005" name="icmp_ln212_reg_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="1" slack="1"/>
<pin id="844" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln212 "/>
</bind>
</comp>

<comp id="846" class="1005" name="select_ln227_reg_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="32" slack="1"/>
<pin id="848" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln227 "/>
</bind>
</comp>

<comp id="851" class="1005" name="icmp_ln216_reg_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="1" slack="1"/>
<pin id="853" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln216 "/>
</bind>
</comp>

<comp id="855" class="1005" name="select_ln222_reg_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="32" slack="2"/>
<pin id="857" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="select_ln222 "/>
</bind>
</comp>

<comp id="860" class="1005" name="select_ln66_3_reg_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="2" slack="1"/>
<pin id="862" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="select_ln66_3 "/>
</bind>
</comp>

<comp id="865" class="1005" name="select_ln66_7_reg_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="2" slack="1"/>
<pin id="867" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="select_ln66_7 "/>
</bind>
</comp>

<comp id="870" class="1005" name="select_ln66_11_reg_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="2" slack="1"/>
<pin id="872" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="select_ln66_11 "/>
</bind>
</comp>

<comp id="875" class="1005" name="select_ln66_15_reg_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="2" slack="1"/>
<pin id="877" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="select_ln66_15 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="119"><net_src comp="66" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="120"><net_src comp="0" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="121"><net_src comp="2" pin="0"/><net_sink comp="112" pin=2"/></net>

<net id="122"><net_src comp="4" pin="0"/><net_sink comp="112" pin=3"/></net>

<net id="123"><net_src comp="6" pin="0"/><net_sink comp="112" pin=4"/></net>

<net id="135"><net_src comp="108" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="136"><net_src comp="8" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="137"><net_src comp="10" pin="0"/><net_sink comp="124" pin=2"/></net>

<net id="138"><net_src comp="12" pin="0"/><net_sink comp="124" pin=3"/></net>

<net id="139"><net_src comp="14" pin="0"/><net_sink comp="124" pin=4"/></net>

<net id="143"><net_src comp="60" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="150"><net_src comp="140" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="154"><net_src comp="52" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="161"><net_src comp="151" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="166"><net_src comp="144" pin="4"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="62" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="172"><net_src comp="144" pin="4"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="64" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="177"><net_src comp="112" pin="5"/><net_sink comp="174" pin=0"/></net>

<net id="181"><net_src comp="112" pin="5"/><net_sink comp="178" pin=0"/></net>

<net id="185"><net_src comp="112" pin="5"/><net_sink comp="182" pin=0"/></net>

<net id="189"><net_src comp="112" pin="5"/><net_sink comp="186" pin=0"/></net>

<net id="196"><net_src comp="68" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="197"><net_src comp="70" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="198"><net_src comp="72" pin="0"/><net_sink comp="190" pin=3"/></net>

<net id="205"><net_src comp="68" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="206"><net_src comp="74" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="207"><net_src comp="72" pin="0"/><net_sink comp="199" pin=3"/></net>

<net id="214"><net_src comp="68" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="215"><net_src comp="76" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="216"><net_src comp="72" pin="0"/><net_sink comp="208" pin=3"/></net>

<net id="223"><net_src comp="68" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="224"><net_src comp="78" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="225"><net_src comp="72" pin="0"/><net_sink comp="217" pin=3"/></net>

<net id="229"><net_src comp="24" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="233"><net_src comp="26" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="237"><net_src comp="28" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="241"><net_src comp="30" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="245"><net_src comp="32" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="249"><net_src comp="34" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="253"><net_src comp="36" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="257"><net_src comp="38" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="262"><net_src comp="190" pin="4"/><net_sink comp="258" pin=0"/></net>

<net id="263"><net_src comp="24" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="268"><net_src comp="199" pin="4"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="26" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="274"><net_src comp="208" pin="4"/><net_sink comp="270" pin=0"/></net>

<net id="275"><net_src comp="28" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="280"><net_src comp="217" pin="4"/><net_sink comp="276" pin=0"/></net>

<net id="281"><net_src comp="30" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="286"><net_src comp="32" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="291"><net_src comp="34" pin="0"/><net_sink comp="287" pin=1"/></net>

<net id="296"><net_src comp="36" pin="0"/><net_sink comp="292" pin=1"/></net>

<net id="301"><net_src comp="38" pin="0"/><net_sink comp="297" pin=1"/></net>

<net id="305"><net_src comp="18" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="310"><net_src comp="302" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="311"><net_src comp="80" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="315"><net_src comp="22" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="320"><net_src comp="312" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="321"><net_src comp="80" pin="0"/><net_sink comp="316" pin=1"/></net>

<net id="325"><net_src comp="20" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="330"><net_src comp="322" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="331"><net_src comp="52" pin="0"/><net_sink comp="326" pin=1"/></net>

<net id="335"><net_src comp="16" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="340"><net_src comp="332" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="341"><net_src comp="52" pin="0"/><net_sink comp="336" pin=1"/></net>

<net id="346"><net_src comp="306" pin="2"/><net_sink comp="342" pin=0"/></net>

<net id="347"><net_src comp="316" pin="2"/><net_sink comp="342" pin=1"/></net>

<net id="352"><net_src comp="326" pin="2"/><net_sink comp="348" pin=0"/></net>

<net id="353"><net_src comp="336" pin="2"/><net_sink comp="348" pin=1"/></net>

<net id="358"><net_src comp="348" pin="2"/><net_sink comp="354" pin=0"/></net>

<net id="359"><net_src comp="342" pin="2"/><net_sink comp="354" pin=1"/></net>

<net id="364"><net_src comp="226" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="365"><net_src comp="190" pin="4"/><net_sink comp="360" pin=1"/></net>

<net id="370"><net_src comp="242" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="375"><net_src comp="230" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="376"><net_src comp="199" pin="4"/><net_sink comp="371" pin=1"/></net>

<net id="381"><net_src comp="246" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="386"><net_src comp="234" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="387"><net_src comp="208" pin="4"/><net_sink comp="382" pin=1"/></net>

<net id="392"><net_src comp="250" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="397"><net_src comp="238" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="398"><net_src comp="217" pin="4"/><net_sink comp="393" pin=1"/></net>

<net id="403"><net_src comp="254" pin="1"/><net_sink comp="399" pin=0"/></net>

<net id="408"><net_src comp="332" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="409"><net_src comp="82" pin="0"/><net_sink comp="404" pin=1"/></net>

<net id="414"><net_src comp="332" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="415"><net_src comp="80" pin="0"/><net_sink comp="410" pin=1"/></net>

<net id="420"><net_src comp="410" pin="2"/><net_sink comp="416" pin=0"/></net>

<net id="421"><net_src comp="16" pin="0"/><net_sink comp="416" pin=1"/></net>

<net id="426"><net_src comp="302" pin="1"/><net_sink comp="422" pin=0"/></net>

<net id="427"><net_src comp="80" pin="0"/><net_sink comp="422" pin=1"/></net>

<net id="433"><net_src comp="306" pin="2"/><net_sink comp="428" pin=0"/></net>

<net id="434"><net_src comp="52" pin="0"/><net_sink comp="428" pin=1"/></net>

<net id="435"><net_src comp="422" pin="2"/><net_sink comp="428" pin=2"/></net>

<net id="440"><net_src comp="52" pin="0"/><net_sink comp="436" pin=0"/></net>

<net id="441"><net_src comp="16" pin="0"/><net_sink comp="436" pin=1"/></net>

<net id="446"><net_src comp="52" pin="0"/><net_sink comp="442" pin=0"/></net>

<net id="447"><net_src comp="18" pin="0"/><net_sink comp="442" pin=1"/></net>

<net id="452"><net_src comp="322" pin="1"/><net_sink comp="448" pin=0"/></net>

<net id="453"><net_src comp="82" pin="0"/><net_sink comp="448" pin=1"/></net>

<net id="458"><net_src comp="322" pin="1"/><net_sink comp="454" pin=0"/></net>

<net id="459"><net_src comp="80" pin="0"/><net_sink comp="454" pin=1"/></net>

<net id="464"><net_src comp="454" pin="2"/><net_sink comp="460" pin=0"/></net>

<net id="465"><net_src comp="20" pin="0"/><net_sink comp="460" pin=1"/></net>

<net id="470"><net_src comp="312" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="471"><net_src comp="80" pin="0"/><net_sink comp="466" pin=1"/></net>

<net id="477"><net_src comp="316" pin="2"/><net_sink comp="472" pin=0"/></net>

<net id="478"><net_src comp="52" pin="0"/><net_sink comp="472" pin=1"/></net>

<net id="479"><net_src comp="466" pin="2"/><net_sink comp="472" pin=2"/></net>

<net id="490"><net_src comp="84" pin="0"/><net_sink comp="485" pin=1"/></net>

<net id="491"><net_src comp="86" pin="0"/><net_sink comp="485" pin=2"/></net>

<net id="501"><net_src comp="480" pin="3"/><net_sink comp="497" pin=0"/></net>

<net id="502"><net_src comp="492" pin="3"/><net_sink comp="497" pin=1"/></net>

<net id="511"><net_src comp="497" pin="2"/><net_sink comp="506" pin=0"/></net>

<net id="512"><net_src comp="485" pin="3"/><net_sink comp="506" pin=1"/></net>

<net id="513"><net_src comp="503" pin="1"/><net_sink comp="506" pin=2"/></net>

<net id="524"><net_src comp="84" pin="0"/><net_sink comp="519" pin=1"/></net>

<net id="525"><net_src comp="86" pin="0"/><net_sink comp="519" pin=2"/></net>

<net id="535"><net_src comp="514" pin="3"/><net_sink comp="531" pin=0"/></net>

<net id="536"><net_src comp="526" pin="3"/><net_sink comp="531" pin=1"/></net>

<net id="545"><net_src comp="531" pin="2"/><net_sink comp="540" pin=0"/></net>

<net id="546"><net_src comp="519" pin="3"/><net_sink comp="540" pin=1"/></net>

<net id="547"><net_src comp="537" pin="1"/><net_sink comp="540" pin=2"/></net>

<net id="558"><net_src comp="84" pin="0"/><net_sink comp="553" pin=1"/></net>

<net id="559"><net_src comp="86" pin="0"/><net_sink comp="553" pin=2"/></net>

<net id="569"><net_src comp="548" pin="3"/><net_sink comp="565" pin=0"/></net>

<net id="570"><net_src comp="560" pin="3"/><net_sink comp="565" pin=1"/></net>

<net id="579"><net_src comp="565" pin="2"/><net_sink comp="574" pin=0"/></net>

<net id="580"><net_src comp="553" pin="3"/><net_sink comp="574" pin=1"/></net>

<net id="581"><net_src comp="571" pin="1"/><net_sink comp="574" pin=2"/></net>

<net id="592"><net_src comp="84" pin="0"/><net_sink comp="587" pin=1"/></net>

<net id="593"><net_src comp="86" pin="0"/><net_sink comp="587" pin=2"/></net>

<net id="603"><net_src comp="582" pin="3"/><net_sink comp="599" pin=0"/></net>

<net id="604"><net_src comp="594" pin="3"/><net_sink comp="599" pin=1"/></net>

<net id="613"><net_src comp="599" pin="2"/><net_sink comp="608" pin=0"/></net>

<net id="614"><net_src comp="587" pin="3"/><net_sink comp="608" pin=1"/></net>

<net id="615"><net_src comp="605" pin="1"/><net_sink comp="608" pin=2"/></net>

<net id="620"><net_src comp="18" pin="0"/><net_sink comp="616" pin=1"/></net>

<net id="625"><net_src comp="52" pin="0"/><net_sink comp="621" pin=0"/></net>

<net id="626"><net_src comp="20" pin="0"/><net_sink comp="621" pin=1"/></net>

<net id="635"><net_src comp="106" pin="0"/><net_sink comp="627" pin=0"/></net>

<net id="636"><net_src comp="627" pin="6"/><net_sink comp="124" pin=5"/></net>

<net id="645"><net_src comp="106" pin="0"/><net_sink comp="637" pin=0"/></net>

<net id="646"><net_src comp="637" pin="6"/><net_sink comp="124" pin=6"/></net>

<net id="655"><net_src comp="106" pin="0"/><net_sink comp="647" pin=0"/></net>

<net id="656"><net_src comp="647" pin="6"/><net_sink comp="124" pin=7"/></net>

<net id="665"><net_src comp="106" pin="0"/><net_sink comp="657" pin=0"/></net>

<net id="666"><net_src comp="657" pin="6"/><net_sink comp="124" pin=8"/></net>

<net id="671"><net_src comp="155" pin="4"/><net_sink comp="667" pin=0"/></net>

<net id="672"><net_src comp="22" pin="0"/><net_sink comp="667" pin=1"/></net>

<net id="676"><net_src comp="162" pin="2"/><net_sink comp="673" pin=0"/></net>

<net id="680"><net_src comp="168" pin="2"/><net_sink comp="677" pin=0"/></net>

<net id="681"><net_src comp="677" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="685"><net_src comp="174" pin="1"/><net_sink comp="682" pin=0"/></net>

<net id="686"><net_src comp="682" pin="1"/><net_sink comp="190" pin=2"/></net>

<net id="687"><net_src comp="682" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="688"><net_src comp="682" pin="1"/><net_sink comp="366" pin=1"/></net>

<net id="689"><net_src comp="682" pin="1"/><net_sink comp="492" pin=1"/></net>

<net id="690"><net_src comp="682" pin="1"/><net_sink comp="627" pin=4"/></net>

<net id="694"><net_src comp="178" pin="1"/><net_sink comp="691" pin=0"/></net>

<net id="695"><net_src comp="691" pin="1"/><net_sink comp="199" pin=2"/></net>

<net id="696"><net_src comp="691" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="697"><net_src comp="691" pin="1"/><net_sink comp="377" pin=1"/></net>

<net id="698"><net_src comp="691" pin="1"/><net_sink comp="526" pin=1"/></net>

<net id="699"><net_src comp="691" pin="1"/><net_sink comp="637" pin=4"/></net>

<net id="703"><net_src comp="182" pin="1"/><net_sink comp="700" pin=0"/></net>

<net id="704"><net_src comp="700" pin="1"/><net_sink comp="208" pin=2"/></net>

<net id="705"><net_src comp="700" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="706"><net_src comp="700" pin="1"/><net_sink comp="388" pin=1"/></net>

<net id="707"><net_src comp="700" pin="1"/><net_sink comp="560" pin=1"/></net>

<net id="708"><net_src comp="700" pin="1"/><net_sink comp="647" pin=4"/></net>

<net id="712"><net_src comp="186" pin="1"/><net_sink comp="709" pin=0"/></net>

<net id="713"><net_src comp="709" pin="1"/><net_sink comp="217" pin=2"/></net>

<net id="714"><net_src comp="709" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="715"><net_src comp="709" pin="1"/><net_sink comp="399" pin=1"/></net>

<net id="716"><net_src comp="709" pin="1"/><net_sink comp="594" pin=1"/></net>

<net id="717"><net_src comp="709" pin="1"/><net_sink comp="657" pin=4"/></net>

<net id="721"><net_src comp="190" pin="4"/><net_sink comp="718" pin=0"/></net>

<net id="722"><net_src comp="718" pin="1"/><net_sink comp="480" pin=1"/></net>

<net id="723"><net_src comp="718" pin="1"/><net_sink comp="627" pin=2"/></net>

<net id="727"><net_src comp="199" pin="4"/><net_sink comp="724" pin=0"/></net>

<net id="728"><net_src comp="724" pin="1"/><net_sink comp="514" pin=1"/></net>

<net id="729"><net_src comp="724" pin="1"/><net_sink comp="637" pin=2"/></net>

<net id="733"><net_src comp="208" pin="4"/><net_sink comp="730" pin=0"/></net>

<net id="734"><net_src comp="730" pin="1"/><net_sink comp="548" pin=1"/></net>

<net id="735"><net_src comp="730" pin="1"/><net_sink comp="647" pin=2"/></net>

<net id="739"><net_src comp="217" pin="4"/><net_sink comp="736" pin=0"/></net>

<net id="740"><net_src comp="736" pin="1"/><net_sink comp="582" pin=1"/></net>

<net id="741"><net_src comp="736" pin="1"/><net_sink comp="657" pin=2"/></net>

<net id="745"><net_src comp="226" pin="1"/><net_sink comp="742" pin=0"/></net>

<net id="746"><net_src comp="742" pin="1"/><net_sink comp="480" pin=2"/></net>

<net id="747"><net_src comp="742" pin="1"/><net_sink comp="627" pin=1"/></net>

<net id="751"><net_src comp="230" pin="1"/><net_sink comp="748" pin=0"/></net>

<net id="752"><net_src comp="748" pin="1"/><net_sink comp="514" pin=2"/></net>

<net id="753"><net_src comp="748" pin="1"/><net_sink comp="637" pin=1"/></net>

<net id="757"><net_src comp="234" pin="1"/><net_sink comp="754" pin=0"/></net>

<net id="758"><net_src comp="754" pin="1"/><net_sink comp="548" pin=2"/></net>

<net id="759"><net_src comp="754" pin="1"/><net_sink comp="647" pin=1"/></net>

<net id="763"><net_src comp="238" pin="1"/><net_sink comp="760" pin=0"/></net>

<net id="764"><net_src comp="760" pin="1"/><net_sink comp="582" pin=2"/></net>

<net id="765"><net_src comp="760" pin="1"/><net_sink comp="657" pin=1"/></net>

<net id="769"><net_src comp="242" pin="1"/><net_sink comp="766" pin=0"/></net>

<net id="770"><net_src comp="766" pin="1"/><net_sink comp="492" pin=2"/></net>

<net id="771"><net_src comp="766" pin="1"/><net_sink comp="627" pin=3"/></net>

<net id="775"><net_src comp="246" pin="1"/><net_sink comp="772" pin=0"/></net>

<net id="776"><net_src comp="772" pin="1"/><net_sink comp="526" pin=2"/></net>

<net id="777"><net_src comp="772" pin="1"/><net_sink comp="637" pin=3"/></net>

<net id="781"><net_src comp="250" pin="1"/><net_sink comp="778" pin=0"/></net>

<net id="782"><net_src comp="778" pin="1"/><net_sink comp="560" pin=2"/></net>

<net id="783"><net_src comp="778" pin="1"/><net_sink comp="647" pin=3"/></net>

<net id="787"><net_src comp="254" pin="1"/><net_sink comp="784" pin=0"/></net>

<net id="788"><net_src comp="784" pin="1"/><net_sink comp="594" pin=2"/></net>

<net id="789"><net_src comp="784" pin="1"/><net_sink comp="657" pin=3"/></net>

<net id="793"><net_src comp="354" pin="2"/><net_sink comp="790" pin=0"/></net>

<net id="797"><net_src comp="360" pin="2"/><net_sink comp="794" pin=0"/></net>

<net id="798"><net_src comp="794" pin="1"/><net_sink comp="480" pin=0"/></net>

<net id="799"><net_src comp="794" pin="1"/><net_sink comp="503" pin=0"/></net>

<net id="803"><net_src comp="366" pin="2"/><net_sink comp="800" pin=0"/></net>

<net id="804"><net_src comp="800" pin="1"/><net_sink comp="485" pin=0"/></net>

<net id="805"><net_src comp="800" pin="1"/><net_sink comp="492" pin=0"/></net>

<net id="809"><net_src comp="371" pin="2"/><net_sink comp="806" pin=0"/></net>

<net id="810"><net_src comp="806" pin="1"/><net_sink comp="514" pin=0"/></net>

<net id="811"><net_src comp="806" pin="1"/><net_sink comp="537" pin=0"/></net>

<net id="815"><net_src comp="377" pin="2"/><net_sink comp="812" pin=0"/></net>

<net id="816"><net_src comp="812" pin="1"/><net_sink comp="519" pin=0"/></net>

<net id="817"><net_src comp="812" pin="1"/><net_sink comp="526" pin=0"/></net>

<net id="821"><net_src comp="382" pin="2"/><net_sink comp="818" pin=0"/></net>

<net id="822"><net_src comp="818" pin="1"/><net_sink comp="548" pin=0"/></net>

<net id="823"><net_src comp="818" pin="1"/><net_sink comp="571" pin=0"/></net>

<net id="827"><net_src comp="388" pin="2"/><net_sink comp="824" pin=0"/></net>

<net id="828"><net_src comp="824" pin="1"/><net_sink comp="553" pin=0"/></net>

<net id="829"><net_src comp="824" pin="1"/><net_sink comp="560" pin=0"/></net>

<net id="833"><net_src comp="393" pin="2"/><net_sink comp="830" pin=0"/></net>

<net id="834"><net_src comp="830" pin="1"/><net_sink comp="582" pin=0"/></net>

<net id="835"><net_src comp="830" pin="1"/><net_sink comp="605" pin=0"/></net>

<net id="839"><net_src comp="399" pin="2"/><net_sink comp="836" pin=0"/></net>

<net id="840"><net_src comp="836" pin="1"/><net_sink comp="587" pin=0"/></net>

<net id="841"><net_src comp="836" pin="1"/><net_sink comp="594" pin=0"/></net>

<net id="845"><net_src comp="404" pin="2"/><net_sink comp="842" pin=0"/></net>

<net id="849"><net_src comp="428" pin="3"/><net_sink comp="846" pin=0"/></net>

<net id="850"><net_src comp="846" pin="1"/><net_sink comp="616" pin=0"/></net>

<net id="854"><net_src comp="448" pin="2"/><net_sink comp="851" pin=0"/></net>

<net id="858"><net_src comp="472" pin="3"/><net_sink comp="855" pin=0"/></net>

<net id="859"><net_src comp="855" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="863"><net_src comp="506" pin="3"/><net_sink comp="860" pin=0"/></net>

<net id="864"><net_src comp="860" pin="1"/><net_sink comp="627" pin=5"/></net>

<net id="868"><net_src comp="540" pin="3"/><net_sink comp="865" pin=0"/></net>

<net id="869"><net_src comp="865" pin="1"/><net_sink comp="637" pin=5"/></net>

<net id="873"><net_src comp="574" pin="3"/><net_sink comp="870" pin=0"/></net>

<net id="874"><net_src comp="870" pin="1"/><net_sink comp="647" pin=5"/></net>

<net id="878"><net_src comp="608" pin="3"/><net_sink comp="875" pin=0"/></net>

<net id="879"><net_src comp="875" pin="1"/><net_sink comp="657" pin=5"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: res_V_data_0_V | {6 }
	Port: res_V_data_1_V | {6 }
	Port: res_V_data_2_V | {6 }
	Port: res_V_data_3_V | {6 }
	Port: pX | {4 }
	Port: sX | {4 5 }
	Port: pY | {4 5 }
	Port: sY | {6 }
	Port: kernel_data_V_3_4 | {4 }
	Port: kernel_data_V_3_5 | {4 }
	Port: kernel_data_V_3_6 | {4 }
	Port: kernel_data_V_3_7 | {4 }
	Port: kernel_data_V_3_12 | {4 }
	Port: kernel_data_V_3_13 | {4 }
	Port: kernel_data_V_3_14 | {4 }
	Port: kernel_data_V_3_15 | {4 }
	Port: line_buffer_Array_V_3_0_0 | {4 }
	Port: line_buffer_Array_V_3_0_1 | {4 }
	Port: line_buffer_Array_V_3_0_2 | {4 }
	Port: line_buffer_Array_V_3_0_3 | {4 }
 - Input state : 
	Port: pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> : data_V_data_0_V | {3 }
	Port: pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> : data_V_data_1_V | {3 }
	Port: pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> : data_V_data_2_V | {3 }
	Port: pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> : data_V_data_3_V | {3 }
	Port: pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> : pX | {4 }
	Port: pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> : sX | {4 }
	Port: pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> : pY | {4 }
	Port: pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> : sY | {4 }
	Port: pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> : kernel_data_V_3_4 | {4 }
	Port: pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> : kernel_data_V_3_5 | {4 }
	Port: pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> : kernel_data_V_3_6 | {4 }
	Port: pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> : kernel_data_V_3_7 | {4 }
	Port: pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> : kernel_data_V_3_12 | {4 }
	Port: pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> : kernel_data_V_3_13 | {4 }
	Port: pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> : kernel_data_V_3_14 | {4 }
	Port: pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> : kernel_data_V_3_15 | {4 }
	Port: pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> : line_buffer_Array_V_3_0_0 | {4 }
	Port: pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> : line_buffer_Array_V_3_0_1 | {4 }
	Port: pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> : line_buffer_Array_V_3_0_2 | {4 }
	Port: pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> : line_buffer_Array_V_3_0_3 | {4 }
  - Chain level:
	State 1
	State 2
		icmp_ln241 : 1
		add_ln241 : 1
		br_ln241 : 2
	State 3
	State 4
		store_ln209 : 1
		store_ln209 : 1
		store_ln209 : 1
		store_ln209 : 1
		icmp_ln191 : 1
		icmp_ln191_1 : 1
		icmp_ln191_2 : 1
		icmp_ln191_3 : 1
		and_ln191 : 2
		and_ln191_1 : 2
		and_ln191_2 : 2
		br_ln191 : 2
		icmp_ln1496 : 1
		icmp_ln1496_1 : 1
		icmp_ln1496_4 : 1
		icmp_ln1496_5 : 1
		icmp_ln1496_7 : 1
		icmp_ln1496_8 : 1
		icmp_ln1496_3 : 1
		icmp_ln1496_10 : 1
		icmp_ln212 : 1
		br_ln212 : 2
		add_ln225 : 1
		store_ln225 : 2
		add_ln227 : 1
		select_ln227 : 2
		icmp_ln216 : 1
		br_ln216 : 2
		add_ln220 : 1
		store_ln220 : 2
		add_ln222 : 1
		select_ln222 : 2
	State 5
		icmp_ln1496_2 : 1
		select_ln66_3 : 2
		icmp_ln1496_6 : 1
		select_ln66_7 : 2
		icmp_ln1496_9 : 1
		select_ln66_11 : 2
		icmp_ln1496_11 : 1
		select_ln66_15 : 2
	State 6
		write_ln208 : 1
		store_ln218 : 1
		empty : 1
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|
| Operation|      Functional Unit     |    FF   |   LUT   |
|----------|--------------------------|---------|---------|
|          |     icmp_ln241_fu_162    |    0    |    18   |
|          |     icmp_ln191_fu_306    |    0    |    18   |
|          |    icmp_ln191_1_fu_316   |    0    |    18   |
|          |    icmp_ln191_2_fu_326   |    0    |    18   |
|          |    icmp_ln191_3_fu_336   |    0    |    18   |
|          |    icmp_ln1496_fu_360    |    0    |    13   |
|          |   icmp_ln1496_1_fu_366   |    0    |    13   |
|          |   icmp_ln1496_4_fu_371   |    0    |    13   |
|          |   icmp_ln1496_5_fu_377   |    0    |    13   |
|   icmp   |   icmp_ln1496_7_fu_382   |    0    |    13   |
|          |   icmp_ln1496_8_fu_388   |    0    |    13   |
|          |   icmp_ln1496_3_fu_393   |    0    |    13   |
|          |   icmp_ln1496_10_fu_399  |    0    |    13   |
|          |     icmp_ln212_fu_404    |    0    |    18   |
|          |     icmp_ln216_fu_448    |    0    |    18   |
|          |   icmp_ln1496_2_fu_497   |    0    |    13   |
|          |   icmp_ln1496_6_fu_531   |    0    |    13   |
|          |   icmp_ln1496_9_fu_565   |    0    |    13   |
|          |   icmp_ln1496_11_fu_599  |    0    |    13   |
|----------|--------------------------|---------|---------|
|          |    select_ln227_fu_428   |    0    |    32   |
|          |    select_ln222_fu_472   |    0    |    32   |
|          |    select_ln66_fu_480    |    0    |    16   |
|          |   select_ln66_1_fu_485   |    0    |    2    |
|          |   select_ln66_2_fu_492   |    0    |    16   |
|          |   select_ln66_3_fu_506   |    0    |    2    |
|          |   select_ln66_4_fu_514   |    0    |    16   |
|          |   select_ln66_5_fu_519   |    0    |    2    |
|  select  |   select_ln66_6_fu_526   |    0    |    16   |
|          |   select_ln66_7_fu_540   |    0    |    2    |
|          |   select_ln66_8_fu_548   |    0    |    16   |
|          |   select_ln66_9_fu_553   |    0    |    2    |
|          |   select_ln66_10_fu_560  |    0    |    16   |
|          |   select_ln66_11_fu_574  |    0    |    2    |
|          |   select_ln66_12_fu_582  |    0    |    16   |
|          |   select_ln66_13_fu_587  |    0    |    2    |
|          |   select_ln66_14_fu_594  |    0    |    16   |
|          |   select_ln66_15_fu_608  |    0    |    2    |
|----------|--------------------------|---------|---------|
|          |     add_ln241_fu_168     |    0    |    24   |
|          |     add_ln225_fu_410     |    0    |    39   |
|    add   |     add_ln227_fu_422     |    0    |    39   |
|          |     add_ln220_fu_454     |    0    |    39   |
|          |     add_ln222_fu_466     |    0    |    39   |
|----------|--------------------------|---------|---------|
|          |    tmp_data_0_V_fu_627   |    0    |    21   |
|    mux   |    tmp_data_1_V_fu_637   |    0    |    21   |
|          |    tmp_data_2_V_fu_647   |    0    |    21   |
|          |    tmp_data_3_V_fu_657   |    0    |    21   |
|----------|--------------------------|---------|---------|
|          |     and_ln191_fu_342     |    0    |    2    |
|    and   |    and_ln191_1_fu_348    |    0    |    2    |
|          |    and_ln191_2_fu_354    |    0    |    2    |
|----------|--------------------------|---------|---------|
|   read   |   empty_177_read_fu_112  |    0    |    0    |
|----------|--------------------------|---------|---------|
|   write  | write_ln208_write_fu_124 |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |  pool_window_3_V_fu_174  |    0    |    0    |
|extractvalue| pool_window_3_V_1_fu_178 |    0    |    0    |
|          | pool_window_3_V_2_fu_182 |    0    |    0    |
|          | pool_window_3_V_3_fu_186 |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |  pool_window_1_V_fu_190  |    0    |    0    |
|memshiftread| pool_window_1_V_1_fu_199 |    0    |    0    |
|          | pool_window_1_V_2_fu_208 |    0    |    0    |
|          | pool_window_1_V_3_fu_217 |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |     zext_ln66_fu_503     |    0    |    0    |
|   zext   |    zext_ln66_1_fu_537    |    0    |    0    |
|          |    zext_ln66_2_fu_571    |    0    |    0    |
|          |    zext_ln66_3_fu_605    |    0    |    0    |
|----------|--------------------------|---------|---------|
|   Total  |                          |    0    |   760   |
|----------|--------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|    add_ln241_reg_677    |   17   |
|   and_ln191_2_reg_790   |    1   |
|  icmp_ln1496_10_reg_836 |    1   |
|  icmp_ln1496_1_reg_800  |    1   |
|  icmp_ln1496_3_reg_830  |    1   |
|  icmp_ln1496_4_reg_806  |    1   |
|  icmp_ln1496_5_reg_812  |    1   |
|  icmp_ln1496_7_reg_818  |    1   |
|  icmp_ln1496_8_reg_824  |    1   |
|   icmp_ln1496_reg_794   |    1   |
|    icmp_ln212_reg_842   |    1   |
|    icmp_ln216_reg_851   |    1   |
|    icmp_ln241_reg_673   |    1   |
|  indvar_flatten_reg_140 |   17   |
|pool_window_0_V_1_reg_748|   16   |
|pool_window_0_V_2_reg_754|   16   |
|pool_window_0_V_3_reg_760|   16   |
| pool_window_0_V_reg_742 |   16   |
|pool_window_1_V_1_reg_724|   16   |
|pool_window_1_V_2_reg_730|   16   |
|pool_window_1_V_3_reg_736|   16   |
| pool_window_1_V_reg_718 |   16   |
|pool_window_2_V_1_reg_772|   16   |
|pool_window_2_V_2_reg_778|   16   |
|pool_window_2_V_3_reg_784|   16   |
| pool_window_2_V_reg_766 |   16   |
|pool_window_3_V_1_reg_691|   16   |
|pool_window_3_V_2_reg_700|   16   |
|pool_window_3_V_3_reg_709|   16   |
| pool_window_3_V_reg_682 |   16   |
|   select_ln222_reg_855  |   32   |
|   select_ln227_reg_846  |   32   |
|  select_ln66_11_reg_870 |    2   |
|  select_ln66_15_reg_875 |    2   |
|  select_ln66_3_reg_860  |    2   |
|  select_ln66_7_reg_865  |    2   |
|  storemerge_i_i_reg_151 |   32   |
+-------------------------+--------+
|          Total          |   406  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   760  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   406  |    -   |
+-----------+--------+--------+
|   Total   |   406  |   760  |
+-----------+--------+--------+
