-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
-- Version: 2021.2
-- Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity ban_interface_operator_add is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    this_p_read : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read3 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read10 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read11 : IN STD_LOGIC_VECTOR (31 downto 0);
    n : IN STD_LOGIC_VECTOR (31 downto 0);
    ap_return_0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_2 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_3 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_7621_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_7621_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_7621_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
    grp_fu_7621_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_7621_p_ce : OUT STD_LOGIC;
    grp_fu_2095_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2095_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_2095_p_opcode : OUT STD_LOGIC_VECTOR (4 downto 0);
    grp_fu_2095_p_dout0 : IN STD_LOGIC_VECTOR (0 downto 0);
    grp_fu_2095_p_ce : OUT STD_LOGIC;
    grp_fu_7617_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_7617_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_7617_p_opcode : OUT STD_LOGIC_VECTOR (4 downto 0);
    grp_fu_7617_p_dout0 : IN STD_LOGIC_VECTOR (0 downto 0);
    grp_fu_7617_p_ce : OUT STD_LOGIC );
end;


architecture behav of ban_interface_operator_add is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (22 downto 0) := "00000000001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (22 downto 0) := "00000000010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (22 downto 0) := "00000000100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (22 downto 0) := "00000001000000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (22 downto 0) := "00000010000000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (22 downto 0) := "00000100000000000000000";
    constant ap_ST_fsm_state19 : STD_LOGIC_VECTOR (22 downto 0) := "00001000000000000000000";
    constant ap_ST_fsm_state20 : STD_LOGIC_VECTOR (22 downto 0) := "00010000000000000000000";
    constant ap_ST_fsm_state21 : STD_LOGIC_VECTOR (22 downto 0) := "00100000000000000000000";
    constant ap_ST_fsm_state22 : STD_LOGIC_VECTOR (22 downto 0) := "01000000000000000000000";
    constant ap_ST_fsm_state23 : STD_LOGIC_VECTOR (22 downto 0) := "10000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv23_0 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000000000";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_FFFFFFFD : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111111101";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv3_5 : STD_LOGIC_VECTOR (2 downto 0) := "101";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv3_3 : STD_LOGIC_VECTOR (2 downto 0) := "011";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal and_ln519_fu_423_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln519_reg_798 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_68_fu_429_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_68_reg_802 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln525_fu_437_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln525_reg_806 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln525_fu_441_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln525_reg_811 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_69_fu_447_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_69_reg_816 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln532_fu_455_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln532_reg_820 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_67_fu_459_p5 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_i1_fu_472_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_i1_reg_829 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln507_fu_479_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln507_reg_834 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal and_ln77_fu_520_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln77_reg_846 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal empty_fu_529_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal empty_reg_850 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal icmp_ln92_fu_534_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln92_reg_856 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln92_fu_540_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal xor_ln92_reg_860 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_73_fu_584_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal add_ln100_4_fu_589_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln104_fu_595_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln104_reg_884 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln104_fu_617_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln104_reg_888 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_operator_Pipeline_VITIS_LOOP_504_1_fu_311_ap_start : STD_LOGIC;
    signal grp_operator_Pipeline_VITIS_LOOP_504_1_fu_311_ap_done : STD_LOGIC;
    signal grp_operator_Pipeline_VITIS_LOOP_504_1_fu_311_ap_idle : STD_LOGIC;
    signal grp_operator_Pipeline_VITIS_LOOP_504_1_fu_311_ap_ready : STD_LOGIC;
    signal grp_operator_Pipeline_VITIS_LOOP_504_1_fu_311_num_res_1_02_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_operator_Pipeline_VITIS_LOOP_504_1_fu_311_num_res_1_02_out_ap_vld : STD_LOGIC;
    signal grp_operator_Pipeline_VITIS_LOOP_504_1_fu_311_num_res_2_01_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_operator_Pipeline_VITIS_LOOP_504_1_fu_311_num_res_2_01_out_ap_vld : STD_LOGIC;
    signal grp_operator_Pipeline_VITIS_LOOP_84_1_s_fu_325_ap_start : STD_LOGIC;
    signal grp_operator_Pipeline_VITIS_LOOP_84_1_s_fu_325_ap_done : STD_LOGIC;
    signal grp_operator_Pipeline_VITIS_LOOP_84_1_s_fu_325_ap_idle : STD_LOGIC;
    signal grp_operator_Pipeline_VITIS_LOOP_84_1_s_fu_325_ap_ready : STD_LOGIC;
    signal grp_operator_Pipeline_VITIS_LOOP_84_1_s_fu_325_idx_tmp_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_operator_Pipeline_VITIS_LOOP_84_1_s_fu_325_idx_tmp_out_ap_vld : STD_LOGIC;
    signal grp_operator_Pipeline_VITIS_LOOP_84_1_s_fu_325_grp_fu_908_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_operator_Pipeline_VITIS_LOOP_84_1_s_fu_325_grp_fu_908_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_operator_Pipeline_VITIS_LOOP_84_1_s_fu_325_grp_fu_908_p_opcode : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_operator_Pipeline_VITIS_LOOP_84_1_s_fu_325_grp_fu_908_p_ce : STD_LOGIC;
    signal grp_operator_Pipeline_VITIS_LOOP_92_2_s_fu_336_ap_start : STD_LOGIC;
    signal grp_operator_Pipeline_VITIS_LOOP_92_2_s_fu_336_ap_done : STD_LOGIC;
    signal grp_operator_Pipeline_VITIS_LOOP_92_2_s_fu_336_ap_idle : STD_LOGIC;
    signal grp_operator_Pipeline_VITIS_LOOP_92_2_s_fu_336_ap_ready : STD_LOGIC;
    signal grp_operator_Pipeline_VITIS_LOOP_92_2_s_fu_336_agg_result_num_1_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_operator_Pipeline_VITIS_LOOP_92_2_s_fu_336_agg_result_num_1_out_ap_vld : STD_LOGIC;
    signal grp_operator_Pipeline_VITIS_LOOP_92_2_s_fu_336_agg_result_num16_1_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_operator_Pipeline_VITIS_LOOP_92_2_s_fu_336_agg_result_num16_1_out_ap_vld : STD_LOGIC;
    signal grp_operator_Pipeline_VITIS_LOOP_92_2_s_fu_336_agg_result_num2_1_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_operator_Pipeline_VITIS_LOOP_92_2_s_fu_336_agg_result_num2_1_out_ap_vld : STD_LOGIC;
    signal grp_operator_Pipeline_VITIS_LOOP_104_3_s_fu_351_ap_start : STD_LOGIC;
    signal grp_operator_Pipeline_VITIS_LOOP_104_3_s_fu_351_ap_done : STD_LOGIC;
    signal grp_operator_Pipeline_VITIS_LOOP_104_3_s_fu_351_ap_idle : STD_LOGIC;
    signal grp_operator_Pipeline_VITIS_LOOP_104_3_s_fu_351_ap_ready : STD_LOGIC;
    signal grp_operator_Pipeline_VITIS_LOOP_104_3_s_fu_351_agg_result_num_4_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_operator_Pipeline_VITIS_LOOP_104_3_s_fu_351_agg_result_num_4_out_ap_vld : STD_LOGIC;
    signal grp_operator_Pipeline_VITIS_LOOP_104_3_s_fu_351_agg_result_num16_4_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_operator_Pipeline_VITIS_LOOP_104_3_s_fu_351_agg_result_num16_4_out_ap_vld : STD_LOGIC;
    signal grp_operator_Pipeline_VITIS_LOOP_104_3_s_fu_351_agg_result_num2_4_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_operator_Pipeline_VITIS_LOOP_104_3_s_fu_351_agg_result_num2_4_out_ap_vld : STD_LOGIC;
    signal grp_operator_Pipeline_VITIS_LOOP_21_1_fu_367_ap_start : STD_LOGIC;
    signal grp_operator_Pipeline_VITIS_LOOP_21_1_fu_367_ap_done : STD_LOGIC;
    signal grp_operator_Pipeline_VITIS_LOOP_21_1_fu_367_ap_idle : STD_LOGIC;
    signal grp_operator_Pipeline_VITIS_LOOP_21_1_fu_367_ap_ready : STD_LOGIC;
    signal grp_operator_Pipeline_VITIS_LOOP_21_1_fu_367_agg_result_num_6_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_operator_Pipeline_VITIS_LOOP_21_1_fu_367_agg_result_num_6_out_ap_vld : STD_LOGIC;
    signal grp_operator_Pipeline_VITIS_LOOP_21_1_fu_367_agg_result_num16_6_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_operator_Pipeline_VITIS_LOOP_21_1_fu_367_agg_result_num16_6_out_ap_vld : STD_LOGIC;
    signal grp_operator_Pipeline_VITIS_LOOP_21_1_fu_367_agg_result_num2_6_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_operator_Pipeline_VITIS_LOOP_21_1_fu_367_agg_result_num2_6_out_ap_vld : STD_LOGIC;
    signal agg_result_num_0_reg_146 : STD_LOGIC_VECTOR (31 downto 0);
    signal agg_result_num16_0_reg_158 : STD_LOGIC_VECTOR (31 downto 0);
    signal agg_result_num2_0_reg_170 : STD_LOGIC_VECTOR (31 downto 0);
    signal agg_result_num_3_reg_182 : STD_LOGIC_VECTOR (31 downto 0);
    signal agg_result_num16_3_reg_193 : STD_LOGIC_VECTOR (31 downto 0);
    signal agg_result_num2_3_reg_204 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_base_0_lcssa_i2023_phi_fu_219_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal base_0_lcssa_i2023_reg_215 : STD_LOGIC_VECTOR (1 downto 0);
    signal base_fu_564_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal agg_result_p_0_reg_227 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_phi_mux_agg_result_num_8_phi_fu_241_p12 : STD_LOGIC_VECTOR (31 downto 0);
    signal agg_result_num_8_reg_238 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state23 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state23 : signal is "none";
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal ap_phi_mux_agg_result_num16_8_phi_fu_259_p12 : STD_LOGIC_VECTOR (31 downto 0);
    signal agg_result_num16_8_reg_256 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_agg_result_num2_8_phi_fu_277_p12 : STD_LOGIC_VECTOR (31 downto 0);
    signal agg_result_num2_8_reg_274 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_this_p_write_assign_phi_fu_296_p12 : STD_LOGIC_VECTOR (31 downto 0);
    signal this_p_write_assign_reg_292 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln104_fu_626_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_operator_Pipeline_VITIS_LOOP_504_1_fu_311_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal grp_operator_Pipeline_VITIS_LOOP_84_1_s_fu_325_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal grp_operator_Pipeline_VITIS_LOOP_92_2_s_fu_336_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal grp_operator_Pipeline_VITIS_LOOP_104_3_s_fu_351_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal grp_operator_Pipeline_VITIS_LOOP_21_1_fu_367_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state15 : signal is "none";
    signal ap_CS_fsm_state16 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state16 : signal is "none";
    signal grp_fu_381_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal bitcast_ln519_fu_388_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_fu_391_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln519_fu_401_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln519_2_fu_411_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln519_fu_405_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln519_fu_417_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_67_fu_459_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal bitcast_ln77_fu_484_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_70_fu_488_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln77_fu_498_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln77_7_fu_508_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln77_fu_502_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln77_fu_514_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln92_fu_559_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln91_fu_571_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln100_fu_580_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln100_fu_575_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln104_fu_601_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln104_6_fu_605_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln104_fu_611_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fu_908_ce : STD_LOGIC;
    signal ap_return_0_preg : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_return_1_preg : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_return_2_preg : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_return_3_preg : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (22 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ST_fsm_state13_blk : STD_LOGIC;
    signal ap_ST_fsm_state14_blk : STD_LOGIC;
    signal ap_ST_fsm_state15_blk : STD_LOGIC;
    signal ap_ST_fsm_state16_blk : STD_LOGIC;
    signal ap_ST_fsm_state17_blk : STD_LOGIC;
    signal ap_ST_fsm_state18_blk : STD_LOGIC;
    signal ap_ST_fsm_state19_blk : STD_LOGIC;
    signal ap_ST_fsm_state20_blk : STD_LOGIC;
    signal ap_ST_fsm_state21_blk : STD_LOGIC;
    signal ap_ST_fsm_state22_blk : STD_LOGIC;
    signal ap_ST_fsm_state23_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component ban_interface_operator_Pipeline_VITIS_LOOP_504_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        sub_i1 : IN STD_LOGIC_VECTOR (31 downto 0);
        trunc_ln507_1 : IN STD_LOGIC_VECTOR (1 downto 0);
        p_read3 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read10 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read11 : IN STD_LOGIC_VECTOR (31 downto 0);
        num_res_1_02_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        num_res_1_02_out_ap_vld : OUT STD_LOGIC;
        num_res_2_01_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        num_res_2_01_out_ap_vld : OUT STD_LOGIC );
    end component;


    component ban_interface_operator_Pipeline_VITIS_LOOP_84_1_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        agg_result_num_0 : IN STD_LOGIC_VECTOR (31 downto 0);
        agg_result_num16_0 : IN STD_LOGIC_VECTOR (31 downto 0);
        agg_result_num2_0 : IN STD_LOGIC_VECTOR (31 downto 0);
        idx_tmp_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        idx_tmp_out_ap_vld : OUT STD_LOGIC;
        grp_fu_908_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_908_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_908_p_opcode : OUT STD_LOGIC_VECTOR (4 downto 0);
        grp_fu_908_p_dout0 : IN STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_908_p_ce : OUT STD_LOGIC );
    end component;


    component ban_interface_operator_Pipeline_VITIS_LOOP_92_2_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        agg_result_num_0 : IN STD_LOGIC_VECTOR (31 downto 0);
        agg_result_num16_0 : IN STD_LOGIC_VECTOR (31 downto 0);
        agg_result_num2_0 : IN STD_LOGIC_VECTOR (31 downto 0);
        zext_ln92 : IN STD_LOGIC_VECTOR (1 downto 0);
        xor_ln92 : IN STD_LOGIC_VECTOR (1 downto 0);
        agg_result_num_1_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        agg_result_num_1_out_ap_vld : OUT STD_LOGIC;
        agg_result_num16_1_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        agg_result_num16_1_out_ap_vld : OUT STD_LOGIC;
        agg_result_num2_1_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        agg_result_num2_1_out_ap_vld : OUT STD_LOGIC );
    end component;


    component ban_interface_operator_Pipeline_VITIS_LOOP_104_3_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        agg_result_num_3 : IN STD_LOGIC_VECTOR (31 downto 0);
        agg_result_num16_3 : IN STD_LOGIC_VECTOR (31 downto 0);
        agg_result_num2_3 : IN STD_LOGIC_VECTOR (31 downto 0);
        zext_ln104 : IN STD_LOGIC_VECTOR (1 downto 0);
        zext_ln104_12 : IN STD_LOGIC_VECTOR (2 downto 0);
        agg_result_num_4_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        agg_result_num_4_out_ap_vld : OUT STD_LOGIC;
        agg_result_num16_4_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        agg_result_num16_4_out_ap_vld : OUT STD_LOGIC;
        agg_result_num2_4_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        agg_result_num2_4_out_ap_vld : OUT STD_LOGIC );
    end component;


    component ban_interface_operator_Pipeline_VITIS_LOOP_21_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        n : IN STD_LOGIC_VECTOR (31 downto 0);
        num_res_1_02_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        num_res_2_01_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        agg_result_num_6_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        agg_result_num_6_out_ap_vld : OUT STD_LOGIC;
        agg_result_num16_6_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        agg_result_num16_6_out_ap_vld : OUT STD_LOGIC;
        agg_result_num2_6_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        agg_result_num2_6_out_ap_vld : OUT STD_LOGIC );
    end component;


    component ban_interface_fadd_32ns_32ns_32_4_full_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        opcode : IN STD_LOGIC_VECTOR (4 downto 0);
        dout : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component ban_interface_mux_32_32_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        din2 : IN STD_LOGIC_VECTOR (31 downto 0);
        din3 : IN STD_LOGIC_VECTOR (1 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    grp_operator_Pipeline_VITIS_LOOP_504_1_fu_311 : component ban_interface_operator_Pipeline_VITIS_LOOP_504_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_operator_Pipeline_VITIS_LOOP_504_1_fu_311_ap_start,
        ap_done => grp_operator_Pipeline_VITIS_LOOP_504_1_fu_311_ap_done,
        ap_idle => grp_operator_Pipeline_VITIS_LOOP_504_1_fu_311_ap_idle,
        ap_ready => grp_operator_Pipeline_VITIS_LOOP_504_1_fu_311_ap_ready,
        sub_i1 => sub_i1_reg_829,
        trunc_ln507_1 => trunc_ln507_reg_834,
        p_read3 => p_read3,
        p_read10 => p_read10,
        p_read11 => p_read11,
        num_res_1_02_out => grp_operator_Pipeline_VITIS_LOOP_504_1_fu_311_num_res_1_02_out,
        num_res_1_02_out_ap_vld => grp_operator_Pipeline_VITIS_LOOP_504_1_fu_311_num_res_1_02_out_ap_vld,
        num_res_2_01_out => grp_operator_Pipeline_VITIS_LOOP_504_1_fu_311_num_res_2_01_out,
        num_res_2_01_out_ap_vld => grp_operator_Pipeline_VITIS_LOOP_504_1_fu_311_num_res_2_01_out_ap_vld);

    grp_operator_Pipeline_VITIS_LOOP_84_1_s_fu_325 : component ban_interface_operator_Pipeline_VITIS_LOOP_84_1_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_operator_Pipeline_VITIS_LOOP_84_1_s_fu_325_ap_start,
        ap_done => grp_operator_Pipeline_VITIS_LOOP_84_1_s_fu_325_ap_done,
        ap_idle => grp_operator_Pipeline_VITIS_LOOP_84_1_s_fu_325_ap_idle,
        ap_ready => grp_operator_Pipeline_VITIS_LOOP_84_1_s_fu_325_ap_ready,
        agg_result_num_0 => agg_result_num_0_reg_146,
        agg_result_num16_0 => agg_result_num16_0_reg_158,
        agg_result_num2_0 => agg_result_num2_0_reg_170,
        idx_tmp_out => grp_operator_Pipeline_VITIS_LOOP_84_1_s_fu_325_idx_tmp_out,
        idx_tmp_out_ap_vld => grp_operator_Pipeline_VITIS_LOOP_84_1_s_fu_325_idx_tmp_out_ap_vld,
        grp_fu_908_p_din0 => grp_operator_Pipeline_VITIS_LOOP_84_1_s_fu_325_grp_fu_908_p_din0,
        grp_fu_908_p_din1 => grp_operator_Pipeline_VITIS_LOOP_84_1_s_fu_325_grp_fu_908_p_din1,
        grp_fu_908_p_opcode => grp_operator_Pipeline_VITIS_LOOP_84_1_s_fu_325_grp_fu_908_p_opcode,
        grp_fu_908_p_dout0 => grp_fu_7617_p_dout0,
        grp_fu_908_p_ce => grp_operator_Pipeline_VITIS_LOOP_84_1_s_fu_325_grp_fu_908_p_ce);

    grp_operator_Pipeline_VITIS_LOOP_92_2_s_fu_336 : component ban_interface_operator_Pipeline_VITIS_LOOP_92_2_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_operator_Pipeline_VITIS_LOOP_92_2_s_fu_336_ap_start,
        ap_done => grp_operator_Pipeline_VITIS_LOOP_92_2_s_fu_336_ap_done,
        ap_idle => grp_operator_Pipeline_VITIS_LOOP_92_2_s_fu_336_ap_idle,
        ap_ready => grp_operator_Pipeline_VITIS_LOOP_92_2_s_fu_336_ap_ready,
        agg_result_num_0 => agg_result_num_0_reg_146,
        agg_result_num16_0 => agg_result_num16_0_reg_158,
        agg_result_num2_0 => agg_result_num2_0_reg_170,
        zext_ln92 => empty_reg_850,
        xor_ln92 => xor_ln92_reg_860,
        agg_result_num_1_out => grp_operator_Pipeline_VITIS_LOOP_92_2_s_fu_336_agg_result_num_1_out,
        agg_result_num_1_out_ap_vld => grp_operator_Pipeline_VITIS_LOOP_92_2_s_fu_336_agg_result_num_1_out_ap_vld,
        agg_result_num16_1_out => grp_operator_Pipeline_VITIS_LOOP_92_2_s_fu_336_agg_result_num16_1_out,
        agg_result_num16_1_out_ap_vld => grp_operator_Pipeline_VITIS_LOOP_92_2_s_fu_336_agg_result_num16_1_out_ap_vld,
        agg_result_num2_1_out => grp_operator_Pipeline_VITIS_LOOP_92_2_s_fu_336_agg_result_num2_1_out,
        agg_result_num2_1_out_ap_vld => grp_operator_Pipeline_VITIS_LOOP_92_2_s_fu_336_agg_result_num2_1_out_ap_vld);

    grp_operator_Pipeline_VITIS_LOOP_104_3_s_fu_351 : component ban_interface_operator_Pipeline_VITIS_LOOP_104_3_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_operator_Pipeline_VITIS_LOOP_104_3_s_fu_351_ap_start,
        ap_done => grp_operator_Pipeline_VITIS_LOOP_104_3_s_fu_351_ap_done,
        ap_idle => grp_operator_Pipeline_VITIS_LOOP_104_3_s_fu_351_ap_idle,
        ap_ready => grp_operator_Pipeline_VITIS_LOOP_104_3_s_fu_351_ap_ready,
        agg_result_num_3 => agg_result_num_3_reg_182,
        agg_result_num16_3 => agg_result_num16_3_reg_193,
        agg_result_num2_3 => agg_result_num2_3_reg_204,
        zext_ln104 => base_0_lcssa_i2023_reg_215,
        zext_ln104_12 => select_ln104_reg_888,
        agg_result_num_4_out => grp_operator_Pipeline_VITIS_LOOP_104_3_s_fu_351_agg_result_num_4_out,
        agg_result_num_4_out_ap_vld => grp_operator_Pipeline_VITIS_LOOP_104_3_s_fu_351_agg_result_num_4_out_ap_vld,
        agg_result_num16_4_out => grp_operator_Pipeline_VITIS_LOOP_104_3_s_fu_351_agg_result_num16_4_out,
        agg_result_num16_4_out_ap_vld => grp_operator_Pipeline_VITIS_LOOP_104_3_s_fu_351_agg_result_num16_4_out_ap_vld,
        agg_result_num2_4_out => grp_operator_Pipeline_VITIS_LOOP_104_3_s_fu_351_agg_result_num2_4_out,
        agg_result_num2_4_out_ap_vld => grp_operator_Pipeline_VITIS_LOOP_104_3_s_fu_351_agg_result_num2_4_out_ap_vld);

    grp_operator_Pipeline_VITIS_LOOP_21_1_fu_367 : component ban_interface_operator_Pipeline_VITIS_LOOP_21_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_operator_Pipeline_VITIS_LOOP_21_1_fu_367_ap_start,
        ap_done => grp_operator_Pipeline_VITIS_LOOP_21_1_fu_367_ap_done,
        ap_idle => grp_operator_Pipeline_VITIS_LOOP_21_1_fu_367_ap_idle,
        ap_ready => grp_operator_Pipeline_VITIS_LOOP_21_1_fu_367_ap_ready,
        n => n,
        num_res_1_02_reload => grp_operator_Pipeline_VITIS_LOOP_504_1_fu_311_num_res_1_02_out,
        num_res_2_01_reload => grp_operator_Pipeline_VITIS_LOOP_504_1_fu_311_num_res_2_01_out,
        agg_result_num_6_out => grp_operator_Pipeline_VITIS_LOOP_21_1_fu_367_agg_result_num_6_out,
        agg_result_num_6_out_ap_vld => grp_operator_Pipeline_VITIS_LOOP_21_1_fu_367_agg_result_num_6_out_ap_vld,
        agg_result_num16_6_out => grp_operator_Pipeline_VITIS_LOOP_21_1_fu_367_agg_result_num16_6_out,
        agg_result_num16_6_out_ap_vld => grp_operator_Pipeline_VITIS_LOOP_21_1_fu_367_agg_result_num16_6_out_ap_vld,
        agg_result_num2_6_out => grp_operator_Pipeline_VITIS_LOOP_21_1_fu_367_agg_result_num2_6_out,
        agg_result_num2_6_out_ap_vld => grp_operator_Pipeline_VITIS_LOOP_21_1_fu_367_agg_result_num2_6_out_ap_vld);

    mux_32_32_1_1_U185 : component ban_interface_mux_32_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 2,
        dout_WIDTH => 32)
    port map (
        din0 => p_read3,
        din1 => p_read10,
        din2 => p_read11,
        din3 => tmp_67_fu_459_p4,
        dout => tmp_67_fu_459_p5);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_return_0_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_0_preg <= ap_const_lv32_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
                    ap_return_0_preg <= ap_phi_mux_this_p_write_assign_phi_fu_296_p12;
                end if; 
            end if;
        end if;
    end process;


    ap_return_1_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_1_preg <= ap_const_lv32_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
                    ap_return_1_preg <= ap_phi_mux_agg_result_num_8_phi_fu_241_p12;
                end if; 
            end if;
        end if;
    end process;


    ap_return_2_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_2_preg <= ap_const_lv32_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
                    ap_return_2_preg <= ap_phi_mux_agg_result_num16_8_phi_fu_259_p12;
                end if; 
            end if;
        end if;
    end process;


    ap_return_3_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_3_preg <= ap_const_lv32_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
                    ap_return_3_preg <= ap_phi_mux_agg_result_num2_8_phi_fu_277_p12;
                end if; 
            end if;
        end if;
    end process;


    grp_operator_Pipeline_VITIS_LOOP_104_3_s_fu_351_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_operator_Pipeline_VITIS_LOOP_104_3_s_fu_351_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state11) and ((icmp_ln104_fu_595_p2 = ap_const_lv1_0) or (icmp_ln92_reg_856 = ap_const_lv1_0)))) then 
                    grp_operator_Pipeline_VITIS_LOOP_104_3_s_fu_351_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_operator_Pipeline_VITIS_LOOP_104_3_s_fu_351_ap_ready = ap_const_logic_1)) then 
                    grp_operator_Pipeline_VITIS_LOOP_104_3_s_fu_351_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_operator_Pipeline_VITIS_LOOP_21_1_fu_367_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_operator_Pipeline_VITIS_LOOP_21_1_fu_367_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
                    grp_operator_Pipeline_VITIS_LOOP_21_1_fu_367_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_operator_Pipeline_VITIS_LOOP_21_1_fu_367_ap_ready = ap_const_logic_1)) then 
                    grp_operator_Pipeline_VITIS_LOOP_21_1_fu_367_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_operator_Pipeline_VITIS_LOOP_504_1_fu_311_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_operator_Pipeline_VITIS_LOOP_504_1_fu_311_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_lv1_0 = and_ln519_fu_423_p2) and (tmp_68_fu_429_p3 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                    grp_operator_Pipeline_VITIS_LOOP_504_1_fu_311_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_operator_Pipeline_VITIS_LOOP_504_1_fu_311_ap_ready = ap_const_logic_1)) then 
                    grp_operator_Pipeline_VITIS_LOOP_504_1_fu_311_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_operator_Pipeline_VITIS_LOOP_84_1_s_fu_325_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_operator_Pipeline_VITIS_LOOP_84_1_s_fu_325_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_lv1_1 = and_ln77_fu_520_p2) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
                    grp_operator_Pipeline_VITIS_LOOP_84_1_s_fu_325_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_operator_Pipeline_VITIS_LOOP_84_1_s_fu_325_ap_ready = ap_const_logic_1)) then 
                    grp_operator_Pipeline_VITIS_LOOP_84_1_s_fu_325_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_operator_Pipeline_VITIS_LOOP_92_2_s_fu_336_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_operator_Pipeline_VITIS_LOOP_92_2_s_fu_336_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state9) and (icmp_ln92_fu_534_p2 = ap_const_lv1_1))) then 
                    grp_operator_Pipeline_VITIS_LOOP_92_2_s_fu_336_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_operator_Pipeline_VITIS_LOOP_92_2_s_fu_336_ap_ready = ap_const_logic_1)) then 
                    grp_operator_Pipeline_VITIS_LOOP_92_2_s_fu_336_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    agg_result_num16_0_reg_158_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((trunc_ln532_reg_820 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                agg_result_num16_0_reg_158 <= grp_fu_7621_p_dout0;
            elsif (((not((trunc_ln532_reg_820 = ap_const_lv2_1)) and not((trunc_ln532_reg_820 = ap_const_lv2_0)) and (ap_const_logic_1 = ap_CS_fsm_state5)) or ((trunc_ln532_reg_820 = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_state5)))) then 
                agg_result_num16_0_reg_158 <= p_read10;
            end if; 
        end if;
    end process;

    agg_result_num16_3_reg_193_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state11) and (icmp_ln104_fu_595_p2 = ap_const_lv1_0) and (icmp_ln92_reg_856 = ap_const_lv1_1))) then 
                agg_result_num16_3_reg_193 <= grp_operator_Pipeline_VITIS_LOOP_92_2_s_fu_336_agg_result_num16_1_out;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state9) and (icmp_ln92_fu_534_p2 = ap_const_lv1_0))) then 
                agg_result_num16_3_reg_193 <= agg_result_num16_0_reg_158;
            end if; 
        end if;
    end process;

    agg_result_num16_8_reg_256_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state11) and (icmp_ln104_fu_595_p2 = ap_const_lv1_1) and (icmp_ln92_reg_856 = ap_const_lv1_1))) then 
                agg_result_num16_8_reg_256 <= grp_operator_Pipeline_VITIS_LOOP_92_2_s_fu_336_agg_result_num16_1_out;
            elsif (((ap_const_lv1_0 = and_ln77_fu_520_p2) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
                agg_result_num16_8_reg_256 <= agg_result_num16_0_reg_158;
            elsif ((((tmp_69_fu_447_p3 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln519_fu_423_p2) and (tmp_68_fu_429_p3 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2)) or ((ap_const_lv1_1 = and_ln519_fu_423_p2) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
                agg_result_num16_8_reg_256 <= p_read10;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state13) and (((ap_const_lv1_1 = and_ln77_reg_846) and (tmp_69_reg_816 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln519_reg_798) and (tmp_68_reg_802 = ap_const_lv1_0) and (icmp_ln104_reg_884 = ap_const_lv1_0)) or ((ap_const_lv1_1 = and_ln77_reg_846) and (tmp_69_reg_816 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln519_reg_798) and (tmp_68_reg_802 = ap_const_lv1_0) and (icmp_ln92_reg_856 = ap_const_lv1_0))))) then 
                agg_result_num16_8_reg_256 <= grp_operator_Pipeline_VITIS_LOOP_104_3_s_fu_351_agg_result_num16_4_out;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
                agg_result_num16_8_reg_256 <= grp_operator_Pipeline_VITIS_LOOP_21_1_fu_367_agg_result_num16_6_out;
            end if; 
        end if;
    end process;

    agg_result_num2_0_reg_170_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((trunc_ln532_reg_820 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_state5)) or ((trunc_ln532_reg_820 = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_state5)))) then 
                agg_result_num2_0_reg_170 <= p_read11;
            elsif ((not((trunc_ln532_reg_820 = ap_const_lv2_1)) and not((trunc_ln532_reg_820 = ap_const_lv2_0)) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                agg_result_num2_0_reg_170 <= grp_fu_7621_p_dout0;
            end if; 
        end if;
    end process;

    agg_result_num2_3_reg_204_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state11) and (icmp_ln104_fu_595_p2 = ap_const_lv1_0) and (icmp_ln92_reg_856 = ap_const_lv1_1))) then 
                agg_result_num2_3_reg_204 <= grp_operator_Pipeline_VITIS_LOOP_92_2_s_fu_336_agg_result_num2_1_out;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state9) and (icmp_ln92_fu_534_p2 = ap_const_lv1_0))) then 
                agg_result_num2_3_reg_204 <= agg_result_num2_0_reg_170;
            end if; 
        end if;
    end process;

    agg_result_num2_8_reg_274_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state11) and (icmp_ln104_fu_595_p2 = ap_const_lv1_1) and (icmp_ln92_reg_856 = ap_const_lv1_1))) then 
                agg_result_num2_8_reg_274 <= grp_operator_Pipeline_VITIS_LOOP_92_2_s_fu_336_agg_result_num2_1_out;
            elsif (((ap_const_lv1_0 = and_ln77_fu_520_p2) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
                agg_result_num2_8_reg_274 <= agg_result_num2_0_reg_170;
            elsif ((((tmp_69_fu_447_p3 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln519_fu_423_p2) and (tmp_68_fu_429_p3 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2)) or ((ap_const_lv1_1 = and_ln519_fu_423_p2) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
                agg_result_num2_8_reg_274 <= p_read11;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state13) and (((ap_const_lv1_1 = and_ln77_reg_846) and (tmp_69_reg_816 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln519_reg_798) and (tmp_68_reg_802 = ap_const_lv1_0) and (icmp_ln104_reg_884 = ap_const_lv1_0)) or ((ap_const_lv1_1 = and_ln77_reg_846) and (tmp_69_reg_816 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln519_reg_798) and (tmp_68_reg_802 = ap_const_lv1_0) and (icmp_ln92_reg_856 = ap_const_lv1_0))))) then 
                agg_result_num2_8_reg_274 <= grp_operator_Pipeline_VITIS_LOOP_104_3_s_fu_351_agg_result_num2_4_out;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
                agg_result_num2_8_reg_274 <= grp_operator_Pipeline_VITIS_LOOP_21_1_fu_367_agg_result_num2_6_out;
            end if; 
        end if;
    end process;

    agg_result_num_0_reg_146_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((trunc_ln532_reg_820 = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                agg_result_num_0_reg_146 <= grp_fu_7621_p_dout0;
            elsif (((not((trunc_ln532_reg_820 = ap_const_lv2_1)) and not((trunc_ln532_reg_820 = ap_const_lv2_0)) and (ap_const_logic_1 = ap_CS_fsm_state5)) or ((trunc_ln532_reg_820 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_state5)))) then 
                agg_result_num_0_reg_146 <= p_read3;
            end if; 
        end if;
    end process;

    agg_result_num_3_reg_182_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state11) and (icmp_ln104_fu_595_p2 = ap_const_lv1_0) and (icmp_ln92_reg_856 = ap_const_lv1_1))) then 
                agg_result_num_3_reg_182 <= grp_operator_Pipeline_VITIS_LOOP_92_2_s_fu_336_agg_result_num_1_out;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state9) and (icmp_ln92_fu_534_p2 = ap_const_lv1_0))) then 
                agg_result_num_3_reg_182 <= agg_result_num_0_reg_146;
            end if; 
        end if;
    end process;

    agg_result_num_8_reg_238_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state11) and (icmp_ln104_fu_595_p2 = ap_const_lv1_1) and (icmp_ln92_reg_856 = ap_const_lv1_1))) then 
                agg_result_num_8_reg_238 <= grp_operator_Pipeline_VITIS_LOOP_92_2_s_fu_336_agg_result_num_1_out;
            elsif (((ap_const_lv1_0 = and_ln77_fu_520_p2) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
                agg_result_num_8_reg_238 <= agg_result_num_0_reg_146;
            elsif ((((tmp_69_fu_447_p3 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln519_fu_423_p2) and (tmp_68_fu_429_p3 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2)) or ((ap_const_lv1_1 = and_ln519_fu_423_p2) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
                agg_result_num_8_reg_238 <= p_read3;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state13) and (((ap_const_lv1_1 = and_ln77_reg_846) and (tmp_69_reg_816 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln519_reg_798) and (tmp_68_reg_802 = ap_const_lv1_0) and (icmp_ln104_reg_884 = ap_const_lv1_0)) or ((ap_const_lv1_1 = and_ln77_reg_846) and (tmp_69_reg_816 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln519_reg_798) and (tmp_68_reg_802 = ap_const_lv1_0) and (icmp_ln92_reg_856 = ap_const_lv1_0))))) then 
                agg_result_num_8_reg_238 <= grp_operator_Pipeline_VITIS_LOOP_104_3_s_fu_351_agg_result_num_4_out;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
                agg_result_num_8_reg_238 <= grp_operator_Pipeline_VITIS_LOOP_21_1_fu_367_agg_result_num_6_out;
            end if; 
        end if;
    end process;

    agg_result_p_0_reg_227_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state11) and (icmp_ln104_fu_595_p2 = ap_const_lv1_0) and (icmp_ln92_reg_856 = ap_const_lv1_1))) then 
                agg_result_p_0_reg_227 <= add_ln100_4_fu_589_p2;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state9) and (icmp_ln92_fu_534_p2 = ap_const_lv1_0))) then 
                agg_result_p_0_reg_227 <= ap_const_lv3_0;
            end if; 
        end if;
    end process;

    base_0_lcssa_i2023_reg_215_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state11) and (icmp_ln104_fu_595_p2 = ap_const_lv1_0) and (icmp_ln92_reg_856 = ap_const_lv1_1))) then 
                base_0_lcssa_i2023_reg_215 <= base_fu_564_p2;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state9) and (icmp_ln92_fu_534_p2 = ap_const_lv1_0))) then 
                base_0_lcssa_i2023_reg_215 <= ap_const_lv2_0;
            end if; 
        end if;
    end process;

    this_p_write_assign_reg_292_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state11) and (icmp_ln104_fu_595_p2 = ap_const_lv1_1) and (icmp_ln92_reg_856 = ap_const_lv1_1))) then 
                this_p_write_assign_reg_292 <= tmp_73_fu_584_p2;
            elsif ((((ap_const_lv1_0 = and_ln77_fu_520_p2) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((tmp_69_fu_447_p3 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln519_fu_423_p2) and (tmp_68_fu_429_p3 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2)) or ((ap_const_lv1_1 = and_ln519_fu_423_p2) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
                this_p_write_assign_reg_292 <= this_p_read;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state13) and (((ap_const_lv1_1 = and_ln77_reg_846) and (tmp_69_reg_816 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln519_reg_798) and (tmp_68_reg_802 = ap_const_lv1_0) and (icmp_ln104_reg_884 = ap_const_lv1_0)) or ((ap_const_lv1_1 = and_ln77_reg_846) and (tmp_69_reg_816 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln519_reg_798) and (tmp_68_reg_802 = ap_const_lv1_0) and (icmp_ln92_reg_856 = ap_const_lv1_0))))) then 
                this_p_write_assign_reg_292 <= sext_ln104_fu_626_p1;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
                this_p_write_assign_reg_292 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_0 = and_ln519_fu_423_p2) and (tmp_68_fu_429_p3 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                add_ln525_reg_811 <= add_ln525_fu_441_p2;
                tmp_69_reg_816 <= add_ln525_fu_441_p2(31 downto 31);
                trunc_ln525_reg_806 <= trunc_ln525_fu_437_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                and_ln519_reg_798 <= and_ln519_fu_423_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state7)) then
                and_ln77_reg_846 <= and_ln77_fu_520_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state9)) then
                empty_reg_850 <= empty_fu_529_p1;
                icmp_ln92_reg_856 <= icmp_ln92_fu_534_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state11) and (icmp_ln92_reg_856 = ap_const_lv1_1))) then
                icmp_ln104_reg_884 <= icmp_ln104_fu_595_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state11) and ((icmp_ln104_fu_595_p2 = ap_const_lv1_0) or (icmp_ln92_reg_856 = ap_const_lv1_0)))) then
                select_ln104_reg_888 <= select_ln104_fu_617_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_0 = and_ln519_fu_423_p2) and (tmp_68_fu_429_p3 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                sub_i1_reg_829 <= sub_i1_fu_472_p2;
                trunc_ln507_reg_834 <= trunc_ln507_fu_479_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_0 = and_ln519_fu_423_p2) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                tmp_68_reg_802 <= this_p_read(31 downto 31);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_69_fu_447_p3 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln519_fu_423_p2) and (tmp_68_fu_429_p3 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                trunc_ln532_reg_820 <= trunc_ln532_fu_455_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state9) and (icmp_ln92_fu_534_p2 = ap_const_lv1_1))) then
                xor_ln92_reg_860 <= xor_ln92_fu_540_p2;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state2, and_ln519_fu_423_p2, tmp_68_fu_429_p3, tmp_69_fu_447_p3, and_ln77_fu_520_p2, ap_CS_fsm_state7, ap_CS_fsm_state9, icmp_ln92_fu_534_p2, icmp_ln92_reg_856, ap_CS_fsm_state11, icmp_ln104_fu_595_p2, grp_operator_Pipeline_VITIS_LOOP_504_1_fu_311_ap_done, grp_operator_Pipeline_VITIS_LOOP_84_1_s_fu_325_ap_done, grp_operator_Pipeline_VITIS_LOOP_92_2_s_fu_336_ap_done, grp_operator_Pipeline_VITIS_LOOP_104_3_s_fu_351_ap_done, grp_operator_Pipeline_VITIS_LOOP_21_1_fu_367_ap_done, ap_CS_fsm_state14, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state16)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((tmp_69_fu_447_p3 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln519_fu_423_p2) and (tmp_68_fu_429_p3 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                elsif (((ap_const_lv1_0 = and_ln519_fu_423_p2) and (tmp_68_fu_429_p3 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state14;
                else
                    ap_NS_fsm <= ap_ST_fsm_state13;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                if (((ap_const_lv1_0 = and_ln77_fu_520_p2) and (ap_const_logic_1 = ap_CS_fsm_state7))) then
                    ap_NS_fsm <= ap_ST_fsm_state13;
                else
                    ap_NS_fsm <= ap_ST_fsm_state8;
                end if;
            when ap_ST_fsm_state8 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state8) and (grp_operator_Pipeline_VITIS_LOOP_84_1_s_fu_325_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state9;
                else
                    ap_NS_fsm <= ap_ST_fsm_state8;
                end if;
            when ap_ST_fsm_state9 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state9) and (icmp_ln92_fu_534_p2 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state11;
                else
                    ap_NS_fsm <= ap_ST_fsm_state10;
                end if;
            when ap_ST_fsm_state10 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state10) and (grp_operator_Pipeline_VITIS_LOOP_92_2_s_fu_336_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state11;
                else
                    ap_NS_fsm <= ap_ST_fsm_state10;
                end if;
            when ap_ST_fsm_state11 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state11) and (icmp_ln104_fu_595_p2 = ap_const_lv1_1) and (icmp_ln92_reg_856 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state13;
                else
                    ap_NS_fsm <= ap_ST_fsm_state12;
                end if;
            when ap_ST_fsm_state12 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state12) and (grp_operator_Pipeline_VITIS_LOOP_104_3_s_fu_351_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state13;
                else
                    ap_NS_fsm <= ap_ST_fsm_state12;
                end if;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when ap_ST_fsm_state14 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state14) and (grp_operator_Pipeline_VITIS_LOOP_504_1_fu_311_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state15;
                else
                    ap_NS_fsm <= ap_ST_fsm_state14;
                end if;
            when ap_ST_fsm_state15 => 
                ap_NS_fsm <= ap_ST_fsm_state16;
            when ap_ST_fsm_state16 => 
                if (((grp_operator_Pipeline_VITIS_LOOP_21_1_fu_367_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state16))) then
                    ap_NS_fsm <= ap_ST_fsm_state17;
                else
                    ap_NS_fsm <= ap_ST_fsm_state16;
                end if;
            when ap_ST_fsm_state17 => 
                ap_NS_fsm <= ap_ST_fsm_state18;
            when ap_ST_fsm_state18 => 
                ap_NS_fsm <= ap_ST_fsm_state19;
            when ap_ST_fsm_state19 => 
                ap_NS_fsm <= ap_ST_fsm_state20;
            when ap_ST_fsm_state20 => 
                ap_NS_fsm <= ap_ST_fsm_state21;
            when ap_ST_fsm_state21 => 
                ap_NS_fsm <= ap_ST_fsm_state22;
            when ap_ST_fsm_state22 => 
                ap_NS_fsm <= ap_ST_fsm_state23;
            when ap_ST_fsm_state23 => 
                ap_NS_fsm <= ap_ST_fsm_state13;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    add_ln100_4_fu_589_p2 <= std_logic_vector(unsigned(zext_ln100_fu_580_p1) + unsigned(add_ln100_fu_575_p2));
    add_ln100_fu_575_p2 <= std_logic_vector(unsigned(trunc_ln525_reg_806) + unsigned(ap_const_lv3_5));
    add_ln104_fu_611_p2 <= std_logic_vector(unsigned(zext_ln104_fu_601_p1) + unsigned(ap_const_lv3_1));
    add_ln525_fu_441_p2 <= std_logic_vector(unsigned(this_p_read) + unsigned(ap_const_lv32_FFFFFFFD));
    and_ln519_fu_423_p2 <= (or_ln519_fu_417_p2 and grp_fu_2095_p_dout0);
    and_ln77_fu_520_p2 <= (or_ln77_fu_514_p2 and grp_fu_2095_p_dout0);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state13 <= ap_CS_fsm(12);
    ap_CS_fsm_state14 <= ap_CS_fsm(13);
    ap_CS_fsm_state15 <= ap_CS_fsm(14);
    ap_CS_fsm_state16 <= ap_CS_fsm(15);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state23 <= ap_CS_fsm(22);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);

    ap_ST_fsm_state10_blk_assign_proc : process(grp_operator_Pipeline_VITIS_LOOP_92_2_s_fu_336_ap_done)
    begin
        if ((grp_operator_Pipeline_VITIS_LOOP_92_2_s_fu_336_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state10_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state10_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state11_blk <= ap_const_logic_0;

    ap_ST_fsm_state12_blk_assign_proc : process(grp_operator_Pipeline_VITIS_LOOP_104_3_s_fu_351_ap_done)
    begin
        if ((grp_operator_Pipeline_VITIS_LOOP_104_3_s_fu_351_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state12_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state12_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state13_blk <= ap_const_logic_0;

    ap_ST_fsm_state14_blk_assign_proc : process(grp_operator_Pipeline_VITIS_LOOP_504_1_fu_311_ap_done)
    begin
        if ((grp_operator_Pipeline_VITIS_LOOP_504_1_fu_311_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state14_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state14_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state15_blk <= ap_const_logic_0;

    ap_ST_fsm_state16_blk_assign_proc : process(grp_operator_Pipeline_VITIS_LOOP_21_1_fu_367_ap_done)
    begin
        if ((grp_operator_Pipeline_VITIS_LOOP_21_1_fu_367_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state16_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state16_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state17_blk <= ap_const_logic_0;
    ap_ST_fsm_state18_blk <= ap_const_logic_0;
    ap_ST_fsm_state19_blk <= ap_const_logic_0;

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state20_blk <= ap_const_logic_0;
    ap_ST_fsm_state21_blk <= ap_const_logic_0;
    ap_ST_fsm_state22_blk <= ap_const_logic_0;
    ap_ST_fsm_state23_blk <= ap_const_logic_0;
    ap_ST_fsm_state2_blk <= ap_const_logic_0;
    ap_ST_fsm_state3_blk <= ap_const_logic_0;
    ap_ST_fsm_state4_blk <= ap_const_logic_0;
    ap_ST_fsm_state5_blk <= ap_const_logic_0;
    ap_ST_fsm_state6_blk <= ap_const_logic_0;
    ap_ST_fsm_state7_blk <= ap_const_logic_0;

    ap_ST_fsm_state8_blk_assign_proc : process(grp_operator_Pipeline_VITIS_LOOP_84_1_s_fu_325_ap_done)
    begin
        if ((grp_operator_Pipeline_VITIS_LOOP_84_1_s_fu_325_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state8_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state8_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state9_blk <= ap_const_logic_0;

    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state13)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state13) or ((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_agg_result_num16_8_phi_fu_259_p12_assign_proc : process(and_ln519_reg_798, tmp_68_reg_802, tmp_69_reg_816, and_ln77_reg_846, icmp_ln92_reg_856, icmp_ln104_reg_884, grp_operator_Pipeline_VITIS_LOOP_104_3_s_fu_351_agg_result_num16_4_out, ap_CS_fsm_state13, agg_result_num16_8_reg_256)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state13) and (((ap_const_lv1_1 = and_ln77_reg_846) and (tmp_69_reg_816 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln519_reg_798) and (tmp_68_reg_802 = ap_const_lv1_0) and (icmp_ln104_reg_884 = ap_const_lv1_0)) or ((ap_const_lv1_1 = and_ln77_reg_846) and (tmp_69_reg_816 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln519_reg_798) and (tmp_68_reg_802 = ap_const_lv1_0) and (icmp_ln92_reg_856 = ap_const_lv1_0))))) then 
            ap_phi_mux_agg_result_num16_8_phi_fu_259_p12 <= grp_operator_Pipeline_VITIS_LOOP_104_3_s_fu_351_agg_result_num16_4_out;
        else 
            ap_phi_mux_agg_result_num16_8_phi_fu_259_p12 <= agg_result_num16_8_reg_256;
        end if; 
    end process;


    ap_phi_mux_agg_result_num2_8_phi_fu_277_p12_assign_proc : process(and_ln519_reg_798, tmp_68_reg_802, tmp_69_reg_816, and_ln77_reg_846, icmp_ln92_reg_856, icmp_ln104_reg_884, grp_operator_Pipeline_VITIS_LOOP_104_3_s_fu_351_agg_result_num2_4_out, ap_CS_fsm_state13, agg_result_num2_8_reg_274)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state13) and (((ap_const_lv1_1 = and_ln77_reg_846) and (tmp_69_reg_816 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln519_reg_798) and (tmp_68_reg_802 = ap_const_lv1_0) and (icmp_ln104_reg_884 = ap_const_lv1_0)) or ((ap_const_lv1_1 = and_ln77_reg_846) and (tmp_69_reg_816 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln519_reg_798) and (tmp_68_reg_802 = ap_const_lv1_0) and (icmp_ln92_reg_856 = ap_const_lv1_0))))) then 
            ap_phi_mux_agg_result_num2_8_phi_fu_277_p12 <= grp_operator_Pipeline_VITIS_LOOP_104_3_s_fu_351_agg_result_num2_4_out;
        else 
            ap_phi_mux_agg_result_num2_8_phi_fu_277_p12 <= agg_result_num2_8_reg_274;
        end if; 
    end process;


    ap_phi_mux_agg_result_num_8_phi_fu_241_p12_assign_proc : process(and_ln519_reg_798, tmp_68_reg_802, tmp_69_reg_816, and_ln77_reg_846, icmp_ln92_reg_856, icmp_ln104_reg_884, grp_operator_Pipeline_VITIS_LOOP_104_3_s_fu_351_agg_result_num_4_out, agg_result_num_8_reg_238, ap_CS_fsm_state13)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state13) and (((ap_const_lv1_1 = and_ln77_reg_846) and (tmp_69_reg_816 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln519_reg_798) and (tmp_68_reg_802 = ap_const_lv1_0) and (icmp_ln104_reg_884 = ap_const_lv1_0)) or ((ap_const_lv1_1 = and_ln77_reg_846) and (tmp_69_reg_816 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln519_reg_798) and (tmp_68_reg_802 = ap_const_lv1_0) and (icmp_ln92_reg_856 = ap_const_lv1_0))))) then 
            ap_phi_mux_agg_result_num_8_phi_fu_241_p12 <= grp_operator_Pipeline_VITIS_LOOP_104_3_s_fu_351_agg_result_num_4_out;
        else 
            ap_phi_mux_agg_result_num_8_phi_fu_241_p12 <= agg_result_num_8_reg_238;
        end if; 
    end process;


    ap_phi_mux_base_0_lcssa_i2023_phi_fu_219_p4_assign_proc : process(icmp_ln92_reg_856, ap_CS_fsm_state11, icmp_ln104_fu_595_p2, base_0_lcssa_i2023_reg_215, base_fu_564_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state11) and (icmp_ln104_fu_595_p2 = ap_const_lv1_0) and (icmp_ln92_reg_856 = ap_const_lv1_1))) then 
            ap_phi_mux_base_0_lcssa_i2023_phi_fu_219_p4 <= base_fu_564_p2;
        else 
            ap_phi_mux_base_0_lcssa_i2023_phi_fu_219_p4 <= base_0_lcssa_i2023_reg_215;
        end if; 
    end process;


    ap_phi_mux_this_p_write_assign_phi_fu_296_p12_assign_proc : process(and_ln519_reg_798, tmp_68_reg_802, tmp_69_reg_816, and_ln77_reg_846, icmp_ln92_reg_856, icmp_ln104_reg_884, ap_CS_fsm_state13, this_p_write_assign_reg_292, sext_ln104_fu_626_p1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state13) and (((ap_const_lv1_1 = and_ln77_reg_846) and (tmp_69_reg_816 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln519_reg_798) and (tmp_68_reg_802 = ap_const_lv1_0) and (icmp_ln104_reg_884 = ap_const_lv1_0)) or ((ap_const_lv1_1 = and_ln77_reg_846) and (tmp_69_reg_816 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln519_reg_798) and (tmp_68_reg_802 = ap_const_lv1_0) and (icmp_ln92_reg_856 = ap_const_lv1_0))))) then 
            ap_phi_mux_this_p_write_assign_phi_fu_296_p12 <= sext_ln104_fu_626_p1;
        else 
            ap_phi_mux_this_p_write_assign_phi_fu_296_p12 <= this_p_write_assign_reg_292;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_return_0_assign_proc : process(ap_CS_fsm_state13, ap_phi_mux_this_p_write_assign_phi_fu_296_p12, ap_return_0_preg)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            ap_return_0 <= ap_phi_mux_this_p_write_assign_phi_fu_296_p12;
        else 
            ap_return_0 <= ap_return_0_preg;
        end if; 
    end process;


    ap_return_1_assign_proc : process(ap_phi_mux_agg_result_num_8_phi_fu_241_p12, ap_CS_fsm_state13, ap_return_1_preg)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            ap_return_1 <= ap_phi_mux_agg_result_num_8_phi_fu_241_p12;
        else 
            ap_return_1 <= ap_return_1_preg;
        end if; 
    end process;


    ap_return_2_assign_proc : process(ap_CS_fsm_state13, ap_phi_mux_agg_result_num16_8_phi_fu_259_p12, ap_return_2_preg)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            ap_return_2 <= ap_phi_mux_agg_result_num16_8_phi_fu_259_p12;
        else 
            ap_return_2 <= ap_return_2_preg;
        end if; 
    end process;


    ap_return_3_assign_proc : process(ap_CS_fsm_state13, ap_phi_mux_agg_result_num2_8_phi_fu_277_p12, ap_return_3_preg)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            ap_return_3 <= ap_phi_mux_agg_result_num2_8_phi_fu_277_p12;
        else 
            ap_return_3 <= ap_return_3_preg;
        end if; 
    end process;

    base_fu_564_p2 <= std_logic_vector(unsigned(sub_ln92_fu_559_p2) + unsigned(ap_const_lv2_1));
    bitcast_ln519_fu_388_p1 <= n;
    bitcast_ln77_fu_484_p1 <= agg_result_num_0_reg_146;
    empty_fu_529_p1 <= grp_operator_Pipeline_VITIS_LOOP_84_1_s_fu_325_idx_tmp_out(2 - 1 downto 0);
    grp_fu_2095_p_ce <= ap_const_logic_1;
    grp_fu_2095_p_din0 <= grp_fu_381_p0;
    grp_fu_2095_p_din1 <= ap_const_lv32_0;
    grp_fu_2095_p_opcode <= ap_const_lv5_1;

    grp_fu_381_p0_assign_proc : process(ap_CS_fsm_state1, n, agg_result_num_0_reg_146, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_381_p0 <= agg_result_num_0_reg_146;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            grp_fu_381_p0 <= n;
        else 
            grp_fu_381_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_fu_7617_p_ce <= grp_fu_908_ce;
    grp_fu_7617_p_din0 <= grp_operator_Pipeline_VITIS_LOOP_84_1_s_fu_325_grp_fu_908_p_din0;
    grp_fu_7617_p_din1 <= grp_operator_Pipeline_VITIS_LOOP_84_1_s_fu_325_grp_fu_908_p_din1;
    grp_fu_7617_p_opcode <= grp_operator_Pipeline_VITIS_LOOP_84_1_s_fu_325_grp_fu_908_p_opcode;
    grp_fu_7621_p_ce <= ap_const_logic_1;
    grp_fu_7621_p_din0 <= tmp_67_fu_459_p5;
    grp_fu_7621_p_din1 <= n;
    grp_fu_7621_p_opcode <= ap_const_lv2_0;

    grp_fu_908_ce_assign_proc : process(grp_operator_Pipeline_VITIS_LOOP_84_1_s_fu_325_grp_fu_908_p_ce, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_fu_908_ce <= grp_operator_Pipeline_VITIS_LOOP_84_1_s_fu_325_grp_fu_908_p_ce;
        else 
            grp_fu_908_ce <= ap_const_logic_1;
        end if; 
    end process;

    grp_operator_Pipeline_VITIS_LOOP_104_3_s_fu_351_ap_start <= grp_operator_Pipeline_VITIS_LOOP_104_3_s_fu_351_ap_start_reg;
    grp_operator_Pipeline_VITIS_LOOP_21_1_fu_367_ap_start <= grp_operator_Pipeline_VITIS_LOOP_21_1_fu_367_ap_start_reg;
    grp_operator_Pipeline_VITIS_LOOP_504_1_fu_311_ap_start <= grp_operator_Pipeline_VITIS_LOOP_504_1_fu_311_ap_start_reg;
    grp_operator_Pipeline_VITIS_LOOP_84_1_s_fu_325_ap_start <= grp_operator_Pipeline_VITIS_LOOP_84_1_s_fu_325_ap_start_reg;
    grp_operator_Pipeline_VITIS_LOOP_92_2_s_fu_336_ap_start <= grp_operator_Pipeline_VITIS_LOOP_92_2_s_fu_336_ap_start_reg;
    icmp_ln104_6_fu_605_p2 <= "0" when (ap_phi_mux_base_0_lcssa_i2023_phi_fu_219_p4 = ap_const_lv2_3) else "1";
    icmp_ln104_fu_595_p2 <= "1" when (base_fu_564_p2 = ap_const_lv2_3) else "0";
    icmp_ln519_2_fu_411_p2 <= "1" when (trunc_ln519_fu_401_p1 = ap_const_lv23_0) else "0";
    icmp_ln519_fu_405_p2 <= "0" when (tmp_fu_391_p4 = ap_const_lv8_FF) else "1";
    icmp_ln77_7_fu_508_p2 <= "1" when (trunc_ln77_fu_498_p1 = ap_const_lv23_0) else "0";
    icmp_ln77_fu_502_p2 <= "0" when (tmp_70_fu_488_p4 = ap_const_lv8_FF) else "1";
    icmp_ln92_fu_534_p2 <= "1" when (unsigned(grp_operator_Pipeline_VITIS_LOOP_84_1_s_fu_325_idx_tmp_out) < unsigned(ap_const_lv32_3)) else "0";
    or_ln519_fu_417_p2 <= (icmp_ln519_fu_405_p2 or icmp_ln519_2_fu_411_p2);
    or_ln77_fu_514_p2 <= (icmp_ln77_fu_502_p2 or icmp_ln77_7_fu_508_p2);
    select_ln104_fu_617_p3 <= 
        ap_const_lv3_3 when (icmp_ln104_6_fu_605_p2(0) = '1') else 
        add_ln104_fu_611_p2;
        sext_ln104_fu_626_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(agg_result_p_0_reg_227),32));

    sub_i1_fu_472_p2 <= std_logic_vector(unsigned(ap_const_lv32_0) - unsigned(this_p_read));
    sub_ln92_fu_559_p2 <= std_logic_vector(signed(ap_const_lv2_2) - signed(empty_reg_850));
    tmp_67_fu_459_p4 <= this_p_read(2 - 1 downto 0);
    tmp_68_fu_429_p3 <= this_p_read(31 downto 31);
    tmp_69_fu_447_p3 <= add_ln525_fu_441_p2(31 downto 31);
    tmp_70_fu_488_p4 <= bitcast_ln77_fu_484_p1(30 downto 23);
    tmp_73_fu_584_p2 <= std_logic_vector(unsigned(zext_ln91_fu_571_p1) + unsigned(add_ln525_reg_811));
    tmp_fu_391_p4 <= bitcast_ln519_fu_388_p1(30 downto 23);
    trunc_ln507_fu_479_p1 <= this_p_read(2 - 1 downto 0);
    trunc_ln519_fu_401_p1 <= bitcast_ln519_fu_388_p1(23 - 1 downto 0);
    trunc_ln525_fu_437_p1 <= this_p_read(3 - 1 downto 0);
    trunc_ln532_fu_455_p1 <= this_p_read(2 - 1 downto 0);
    trunc_ln77_fu_498_p1 <= bitcast_ln77_fu_484_p1(23 - 1 downto 0);
    xor_ln92_fu_540_p2 <= (empty_fu_529_p1 xor ap_const_lv2_3);
    zext_ln100_fu_580_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(base_fu_564_p2),3));
    zext_ln104_fu_601_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_base_0_lcssa_i2023_phi_fu_219_p4),3));
    zext_ln91_fu_571_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(base_fu_564_p2),32));
end behav;
