#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sat Jan  4 17:10:32 2025
# Process ID: 10296
# Current directory: C:/Users/ddoihyun/24-2/DigitalSystemDesign/Lab15_VGAwithBRAM_coefile2/Lab15_VGAwithBRAM_coefile2.runs/synth_1
# Command line: vivado.exe -log TopModule.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source TopModule.tcl
# Log file: C:/Users/ddoihyun/24-2/DigitalSystemDesign/Lab15_VGAwithBRAM_coefile2/Lab15_VGAwithBRAM_coefile2.runs/synth_1/TopModule.vds
# Journal file: C:/Users/ddoihyun/24-2/DigitalSystemDesign/Lab15_VGAwithBRAM_coefile2/Lab15_VGAwithBRAM_coefile2.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source TopModule.tcl -notrace
Command: synth_design -top TopModule -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1572
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1015.688 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'TopModule' [C:/Users/ddoihyun/24-2/DigitalSystemDesign/Lab15_VGAwithBRAM_coefile2/Lab15_VGAwithBRAM_coefile2.srcs/sources_1/new/TopModule.v:22]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [C:/Users/ddoihyun/24-2/DigitalSystemDesign/Lab15_VGAwithBRAM_coefile2/Lab15_VGAwithBRAM_coefile2.runs/synth_1/.Xil/Vivado-10296-DESKTOP-0S0F0DE/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (1#1) [C:/Users/ddoihyun/24-2/DigitalSystemDesign/Lab15_VGAwithBRAM_coefile2/Lab15_VGAwithBRAM_coefile2.runs/synth_1/.Xil/Vivado-10296-DESKTOP-0S0F0DE/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_0' [C:/Users/ddoihyun/24-2/DigitalSystemDesign/Lab15_VGAwithBRAM_coefile2/Lab15_VGAwithBRAM_coefile2.runs/synth_1/.Xil/Vivado-10296-DESKTOP-0S0F0DE/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_0' (2#1) [C:/Users/ddoihyun/24-2/DigitalSystemDesign/Lab15_VGAwithBRAM_coefile2/Lab15_VGAwithBRAM_coefile2.runs/synth_1/.Xil/Vivado-10296-DESKTOP-0S0F0DE/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_1' [C:/Users/ddoihyun/24-2/DigitalSystemDesign/Lab15_VGAwithBRAM_coefile2/Lab15_VGAwithBRAM_coefile2.runs/synth_1/.Xil/Vivado-10296-DESKTOP-0S0F0DE/realtime/blk_mem_gen_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_1' (3#1) [C:/Users/ddoihyun/24-2/DigitalSystemDesign/Lab15_VGAwithBRAM_coefile2/Lab15_VGAwithBRAM_coefile2.runs/synth_1/.Xil/Vivado-10296-DESKTOP-0S0F0DE/realtime/blk_mem_gen_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'TOP_VGA' [C:/Users/ddoihyun/24-2/DigitalSystemDesign/Lab15_VGAwithBRAM_coefile2/Lab15_VGAwithBRAM_coefile2.srcs/sources_1/new/TOP_VGA.v:3]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 19 - type: integer 
	Parameter XRES bound to: 10'b1010000000 
	Parameter YRES bound to: 9'b110101011 
INFO: [Synth 8-6157] synthesizing module 'VGA_module' [C:/Users/ddoihyun/24-2/DigitalSystemDesign/Lab15_VGAwithBRAM_coefile2/Lab15_VGAwithBRAM_coefile2.srcs/sources_1/new/VGA_module.v:3]
INFO: [Synth 8-6157] synthesizing module 'vga_display' [C:/Users/ddoihyun/24-2/DigitalSystemDesign/Lab15_VGAwithBRAM_coefile2/Lab15_VGAwithBRAM_coefile2.srcs/sources_1/new/vga_disp.v:3]
	Parameter ACTIVE_VIDEO_TIC bound to: 10'b1010000000 
	Parameter FRONT_PORCH_TIC bound to: 10'b0000010000 
	Parameter HRZ_SYNC_TIC bound to: 10'b0001100000 
	Parameter BACK_PORCH_TIC bound to: 10'b0000110000 
	Parameter ACTIVE_VERT_LINE bound to: 10'b0111100000 
	Parameter FRONT_PORCH_LINE bound to: 10'b0000001010 
	Parameter VERT_SYNC_LINE bound to: 10'b0000000010 
	Parameter BACK_PORCH_LINE bound to: 10'b0000011101 
	Parameter SCAN_LINE_TIME_MAX_TIC bound to: 10'b1100100000 
	Parameter LINE_NUM_LIM bound to: 10'b1000001001 
INFO: [Synth 8-6155] done synthesizing module 'vga_display' (4#1) [C:/Users/ddoihyun/24-2/DigitalSystemDesign/Lab15_VGAwithBRAM_coefile2/Lab15_VGAwithBRAM_coefile2.srcs/sources_1/new/vga_disp.v:3]
INFO: [Synth 8-6157] synthesizing module 'vga_data' [C:/Users/ddoihyun/24-2/DigitalSystemDesign/Lab15_VGAwithBRAM_coefile2/Lab15_VGAwithBRAM_coefile2.srcs/sources_1/new/VGA_data.v:3]
	Parameter BACK_PORCH_TIC bound to: 10'b0000110000 
INFO: [Synth 8-6155] done synthesizing module 'vga_data' (5#1) [C:/Users/ddoihyun/24-2/DigitalSystemDesign/Lab15_VGAwithBRAM_coefile2/Lab15_VGAwithBRAM_coefile2.srcs/sources_1/new/VGA_data.v:3]
INFO: [Synth 8-6155] done synthesizing module 'VGA_module' (6#1) [C:/Users/ddoihyun/24-2/DigitalSystemDesign/Lab15_VGAwithBRAM_coefile2/Lab15_VGAwithBRAM_coefile2.srcs/sources_1/new/VGA_module.v:3]
INFO: [Synth 8-6155] done synthesizing module 'TOP_VGA' (7#1) [C:/Users/ddoihyun/24-2/DigitalSystemDesign/Lab15_VGAwithBRAM_coefile2/Lab15_VGAwithBRAM_coefile2.srcs/sources_1/new/TOP_VGA.v:3]
INFO: [Synth 8-6155] done synthesizing module 'TopModule' (8#1) [C:/Users/ddoihyun/24-2/DigitalSystemDesign/Lab15_VGAwithBRAM_coefile2/Lab15_VGAwithBRAM_coefile2.srcs/sources_1/new/TopModule.v:22]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1015.688 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1015.688 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1015.688 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1015.688 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/ddoihyun/24-2/DigitalSystemDesign/Lab15_VGAwithBRAM_coefile2/Lab15_VGAwithBRAM_coefile2.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_inst'
Finished Parsing XDC File [c:/Users/ddoihyun/24-2/DigitalSystemDesign/Lab15_VGAwithBRAM_coefile2/Lab15_VGAwithBRAM_coefile2.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_inst'
Parsing XDC File [c:/Users/ddoihyun/24-2/DigitalSystemDesign/Lab15_VGAwithBRAM_coefile2/Lab15_VGAwithBRAM_coefile2.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'frame_buffer_1'
Finished Parsing XDC File [c:/Users/ddoihyun/24-2/DigitalSystemDesign/Lab15_VGAwithBRAM_coefile2/Lab15_VGAwithBRAM_coefile2.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'frame_buffer_1'
Parsing XDC File [c:/Users/ddoihyun/24-2/DigitalSystemDesign/Lab15_VGAwithBRAM_coefile2/Lab15_VGAwithBRAM_coefile2.gen/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1/blk_mem_gen_1_in_context.xdc] for cell 'frame_buffer_2'
Finished Parsing XDC File [c:/Users/ddoihyun/24-2/DigitalSystemDesign/Lab15_VGAwithBRAM_coefile2/Lab15_VGAwithBRAM_coefile2.gen/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1/blk_mem_gen_1_in_context.xdc] for cell 'frame_buffer_2'
Parsing XDC File [C:/Users/ddoihyun/24-2/DigitalSystemDesign/Lab15_VGAwithBRAM_coefile2/Lab15_VGAwithBRAM_coefile2.srcs/constrs_1/new/Nexys-A7-100T.xdc]
Finished Parsing XDC File [C:/Users/ddoihyun/24-2/DigitalSystemDesign/Lab15_VGAwithBRAM_coefile2/Lab15_VGAwithBRAM_coefile2.srcs/constrs_1/new/Nexys-A7-100T.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/ddoihyun/24-2/DigitalSystemDesign/Lab15_VGAwithBRAM_coefile2/Lab15_VGAwithBRAM_coefile2.srcs/constrs_1/new/Nexys-A7-100T.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TopModule_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TopModule_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1085.020 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1085.020 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1085.020 ; gain = 69.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1085.020 ; gain = 69.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk. (constraint file  c:/Users/ddoihyun/24-2/DigitalSystemDesign/Lab15_VGAwithBRAM_coefile2/Lab15_VGAwithBRAM_coefile2.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk. (constraint file  c:/Users/ddoihyun/24-2/DigitalSystemDesign/Lab15_VGAwithBRAM_coefile2/Lab15_VGAwithBRAM_coefile2.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 6).
WARNING: set_property IOB could not find object (constraint file  C:/Users/ddoihyun/24-2/DigitalSystemDesign/Lab15_VGAwithBRAM_coefile2/Lab15_VGAwithBRAM_coefile2.srcs/constrs_1/new/Nexys-A7-100T.xdc, line 57).
Applied set_property KEEP_HIERARCHY = SOFT for clk_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for frame_buffer_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for frame_buffer_2. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1085.020 ; gain = 69.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1085.020 ; gain = 69.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   11 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 4     
	   3 Input   10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input   10 Bit        Muxes := 3     
	   2 Input    8 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1085.020 ; gain = 69.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1085.020 ; gain = 69.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1085.020 ; gain = 69.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1085.020 ; gain = 69.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1086.480 ; gain = 70.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1086.480 ; gain = 70.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1086.480 ; gain = 70.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1086.480 ; gain = 70.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1086.480 ; gain = 70.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1086.480 ; gain = 70.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
|2     |blk_mem_gen_0 |         1|
|3     |blk_mem_gen_1 |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |blk_mem_gen |     2|
|3     |clk_wiz     |     1|
|4     |CARRY4      |    10|
|5     |LUT1        |     2|
|6     |LUT2        |    12|
|7     |LUT3        |    31|
|8     |LUT4        |    18|
|9     |LUT5        |    12|
|10    |LUT6        |    13|
|11    |FDCE        |    47|
|12    |FDPE        |     3|
|13    |IBUF        |     5|
|14    |OBUF        |    14|
+------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1086.480 ; gain = 70.793
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 1086.480 ; gain = 1.461
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1086.480 ; gain = 70.793
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1098.523 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1101.551 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
31 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1101.551 ; gain = 85.863
INFO: [Common 17-1381] The checkpoint 'C:/Users/ddoihyun/24-2/DigitalSystemDesign/Lab15_VGAwithBRAM_coefile2/Lab15_VGAwithBRAM_coefile2.runs/synth_1/TopModule.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file TopModule_utilization_synth.rpt -pb TopModule_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Jan  4 17:11:04 2025...
