Info: Starting: Create testbench Platform Designer system
Info: E:/LABIV/TesteMemoVGA/Quartus/TesteVGA/unsaved/testbench/unsaved.ipx
Info: qsys-generate E:\LABIV\TesteMemoVGA\Quartus\TesteVGA\unsaved.qsys --testbench=STANDARD --output-directory=E:\LABIV\TesteMemoVGA\Quartus\TesteVGA --family="Cyclone IV E" --part=EP4CE115F29C7
Progress: Loading TesteVGA/unsaved.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 20.1]
Progress: Parameterizing module clk_0
Progress: Adding video_pll_0 [altera_up_avalon_video_pll 18.0]
Progress: Parameterizing module video_pll_0
Progress: Adding video_rgb_resampler_0 [altera_up_avalon_video_rgb_resampler 18.0]
Progress: Parameterizing module video_rgb_resampler_0
Progress: Adding video_test_pattern_0 [altera_up_avalon_video_test_pattern 18.0]
Progress: Parameterizing module video_test_pattern_0
Progress: Adding video_vga_controller_0 [altera_up_avalon_video_vga_controller 18.0]
Progress: Parameterizing module video_vga_controller_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: unsaved.video_rgb_resampler_0: RGB Resampling: 8 (bits) x 3 (planes) -> 10 (bits) x 3 (planes)
Info: unsaved.video_vga_controller_0: Video Output Stream: Format: 640 x 480 with Color: 10 (bits) x 3 (planes) converted to 8 (bits) per color plane
Warning: unsaved.video_rgb_resampler_0: video_rgb_resampler_0.avalon_rgb_slave must be connected to an Avalon-MM master
Info: qsys-generate succeeded.
Info: Loading IP catalog for testbench.
Progress: 
Progress: 
Progress: 
Progress: (2) searching D:/programas/intelfpga/quartus/sopc_builder/bin/root_components.ipx (ipx file)
Info: Reading index D:\programas\intelfpga\quartus\sopc_builder\bin\root_components.ipx
Info: D:\programas\intelfpga\quartus\sopc_builder\bin\root_components.ipx: Loading now from components.ipx
Info: Reading index D:\programas\intelfpga\quartus\sopc_builder\bin\ip_component_categories.ipx
Info: D:\programas\intelfpga\quartus\sopc_builder\bin\ip_component_categories.ipx described 0 plugins, 0 paths, in 0,00 seconds
Info: D:/programas/intelfpga/quartus/sopc_builder/bin/ip_component_categories.ipx matched 1 files in 0,00 seconds
Info: E:/LABIV/TesteMemoVGA/Quartus/TesteVGA/unsaved/testbench/ip/**/* matched 0 files in 0,00 seconds
Info: Reading index E:\LABIV\TesteMemoVGA\Quartus\TesteVGA\unsaved\testbench\unsaved.ipx
Progress: Loading TesteVGA/unsaved.qsys
Info: E:/LABIV/TesteMemoVGA/Quartus/TesteVGA/* matched 8 files in 0,00 seconds
Info: E:/LABIV/TesteMemoVGA/Quartus/TesteVGA/ip/**/* matched 0 files in 0,00 seconds
Info: E:/LABIV/TesteMemoVGA/Quartus/TesteVGA/*/* matched 19 files in 0,00 seconds
Info: E:\LABIV\TesteMemoVGA\Quartus\TesteVGA\unsaved\testbench\unsaved.ipx described 0 plugins, 3 paths, in 0,00 seconds
Info: E:/LABIV/TesteMemoVGA/Quartus/TesteVGA/unsaved/testbench/* matched 4 files in 0,00 seconds
Info: E:/LABIV/TesteMemoVGA/Quartus/TesteVGA/unsaved/testbench/*/* matched 0 files in 0,00 seconds
Info: C:/Users/andre/.altera.quartus/ip/20.1/**/* matched 0 files in 0,00 seconds
Info: D:/programas/intelfpga/quartus/sopc_builder/bin/$$QUARTUS_IP_PROJECTDIR/* matched 0 files in 0,00 seconds
Info: D:/programas/intelfpga/quartus/sopc_builder/bin/$$QUARTUS_IP_USERDIR/* matched 0 files in 0,00 seconds
Info: D:/programas/intelfpga/quartus/sopc_builder/bin/$$QUARTUS_IP_GLOBALDIR/* matched 0 files in 0,00 seconds
Info: Reading index D:\programas\intelfpga\ip\altera\altera_components.ipx
Info: D:\programas\intelfpga\ip\altera\altera_components.ipx described 1971 plugins, 0 paths, in 0,07 seconds
Info: D:/programas/intelfpga/ip/**/* matched 109 files in 0,08 seconds
Info: D:/programas/ip/**/* matched 0 files in 0,00 seconds
Info: Reading index D:\programas\intelfpga\quartus\sopc_builder\builtin.ipx
Info: D:\programas\intelfpga\quartus\sopc_builder\builtin.ipx described 83 plugins, 0 paths, in 0,00 seconds
Info: D:/programas/intelfpga/quartus/sopc_builder/**/* matched 8 files in 0,00 seconds
Info: D:/programas/intelfpga/quartus/common/librarian/factories/**/* matched 0 files in 0,00 seconds
Info: D:/programas/intelfpga/quartus/sopc_builder/bin/$IP_IPX_PATH matched 1 files in 0,00 seconds
Info: D:\programas\intelfpga\quartus\sopc_builder\bin\root_components.ipx described 0 plugins, 13 paths, in 0,09 seconds
Info: D:/programas/intelfpga/quartus/sopc_builder/bin/root_components.ipx matched 1 files in 0,09 seconds
Progress: 
Progress: 
Progress: 
Info: Running script D:/programas/intelfpga/quartus/sopc_builder/bin/tbgen.tcl
Info: send_message Info TB_Gen: QSYS Testbench Generator Rev: $Revision: #1 $
Info: TB_Gen: QSYS Testbench Generator Rev: $Revision: #1 $
Info: get_module_property NAME
Info: send_message Info TB_Gen: System design is: unsaved
Info: TB_Gen: System design is: unsaved
Info: get_interfaces 
Info: get_connections 
Info: get_interface_property clk EXPORT_OF
Info: get_instance_property clk_0 CLASS_NAME
Info: get_instance_assignment clk_0 testbench.partner.map.clk_in
Info: get_interface_property reset EXPORT_OF
Info: get_instance_property clk_0 CLASS_NAME
Info: get_instance_assignment clk_0 testbench.partner.map.clk_in_reset
Info: get_interface_property video_vga_controller_conduits EXPORT_OF
Info: get_instance_property video_vga_controller_0 CLASS_NAME
Info: get_instance_assignment video_vga_controller_0 testbench.partner.map.external_interface
Info: send_message Info TB_Gen: Creating testbench system : unsaved_tb with all standard BFMs
Info: TB_Gen: Creating testbench system : unsaved_tb with all standard BFMs
Info: create_system unsaved_tb
Info: add_instance unsaved_inst unsaved 
Info: set_use_testbench_naming_pattern true unsaved
Info: get_instance_interfaces unsaved_inst
Info: get_instance_interface_property unsaved_inst clk CLASS_NAME
Info: get_instance_interface_property unsaved_inst reset CLASS_NAME
Info: get_instance_interface_property unsaved_inst video_vga_controller_conduits CLASS_NAME
Info: get_instance_interface_property unsaved_inst clk CLASS_NAME
Info: send_message Info TB_Gen: clock_sink found: clk
Info: TB_Gen: clock_sink found: clk
Info: get_instance_interface_property unsaved_inst clk CLASS_NAME
Info: add_instance unsaved_inst_clk_bfm altera_avalon_clock_source 
Info: get_instance_property unsaved_inst_clk_bfm CLASS_NAME
Info: get_instance_interface_parameter_value unsaved_inst clk clockRate
Info: set_instance_parameter_value unsaved_inst_clk_bfm CLOCK_RATE 50000000.0
Info: set_instance_parameter_value unsaved_inst_clk_bfm CLOCK_UNIT 1
Info: get_instance_property unsaved_inst_clk_bfm CLASS_NAME
Info: get_instance_interface_property unsaved_inst clk CLASS_NAME
Info: get_instance_interfaces unsaved_inst_clk_bfm
Info: get_instance_interface_property unsaved_inst_clk_bfm clk CLASS_NAME
Info: add_connection unsaved_inst_clk_bfm.clk unsaved_inst.clk
Info: get_instance_interface_property unsaved_inst reset CLASS_NAME
Info: send_message Info TB_Gen: reset_sink found: reset
Info: TB_Gen: reset_sink found: reset
Info: get_instance_interface_property unsaved_inst reset CLASS_NAME
Info: add_instance unsaved_inst_reset_bfm altera_avalon_reset_source 
Info: get_instance_property unsaved_inst_reset_bfm CLASS_NAME
Info: get_instance_interface_ports unsaved_inst reset
Info: get_instance_interface_port_property unsaved_inst reset reset_reset_n ROLE
Info: get_instance_interface_port_property unsaved_inst reset reset_reset_n ROLE
Info: set_instance_parameter_value unsaved_inst_reset_bfm ASSERT_HIGH_RESET 0
Info: set_instance_parameter_value unsaved_inst_reset_bfm INITIAL_RESET_CYCLES 50
Info: get_instance_property unsaved_inst_reset_bfm CLASS_NAME
Info: get_instance_interfaces unsaved_inst_reset_bfm
Info: get_instance_interface_property unsaved_inst_reset_bfm clk CLASS_NAME
Info: get_instance_interface_property unsaved_inst_reset_bfm reset CLASS_NAME
Info: get_instance_property unsaved_inst_reset_bfm CLASS_NAME
Info: get_instance_interface_parameter_value unsaved_inst reset associatedClock
Info: get_instance_interfaces unsaved_inst_clk_bfm
Info: get_instance_interface_property unsaved_inst_clk_bfm clk CLASS_NAME
Info: send_message Warning TB_Gen: unsaved_inst_reset_bfm is not associated to any clock; connecting unsaved_inst_reset_bfm to 'unsaved_inst_clk_bfm.clk'
Warning: TB_Gen: unsaved_inst_reset_bfm is not associated to any clock; connecting unsaved_inst_reset_bfm to 'unsaved_inst_clk_bfm.clk'
Info: add_connection unsaved_inst_clk_bfm.clk unsaved_inst_reset_bfm.clk
Info: get_instance_interface_property unsaved_inst reset CLASS_NAME
Info: get_instance_interfaces unsaved_inst_reset_bfm
Info: get_instance_interface_property unsaved_inst_reset_bfm clk CLASS_NAME
Info: get_instance_interface_property unsaved_inst_reset_bfm reset CLASS_NAME
Info: add_connection unsaved_inst_reset_bfm.reset unsaved_inst.reset
Info: get_instance_interface_property unsaved_inst video_vga_controller_conduits CLASS_NAME
Info: send_message Info TB_Gen: conduit_end found: video_vga_controller_conduits
Info: TB_Gen: conduit_end found: video_vga_controller_conduits
Info: get_instance_interface_property unsaved_inst video_vga_controller_conduits CLASS_NAME
Info: add_instance unsaved_inst_video_vga_controller_conduits_bfm altera_conduit_bfm 
Info: get_instance_property unsaved_inst_video_vga_controller_conduits_bfm CLASS_NAME
Info: get_instance_interface_parameter_value unsaved_inst video_vga_controller_conduits associatedClock
Info: get_instance_interface_parameter_value unsaved_inst video_vga_controller_conduits associatedReset
Info: get_instance_interface_ports unsaved_inst video_vga_controller_conduits
Info: get_instance_interface_port_property unsaved_inst video_vga_controller_conduits video_vga_controller_conduits_B ROLE
Info: get_instance_interface_port_property unsaved_inst video_vga_controller_conduits video_vga_controller_conduits_B WIDTH
Info: get_instance_interface_port_property unsaved_inst video_vga_controller_conduits video_vga_controller_conduits_B DIRECTION
Info: get_instance_interface_port_property unsaved_inst video_vga_controller_conduits video_vga_controller_conduits_BLANK ROLE
Info: get_instance_interface_port_property unsaved_inst video_vga_controller_conduits video_vga_controller_conduits_BLANK WIDTH
Info: get_instance_interface_port_property unsaved_inst video_vga_controller_conduits video_vga_controller_conduits_BLANK DIRECTION
Info: get_instance_interface_port_property unsaved_inst video_vga_controller_conduits video_vga_controller_conduits_CLK ROLE
Info: get_instance_interface_port_property unsaved_inst video_vga_controller_conduits video_vga_controller_conduits_CLK WIDTH
Info: get_instance_interface_port_property unsaved_inst video_vga_controller_conduits video_vga_controller_conduits_CLK DIRECTION
Info: get_instance_interface_port_property unsaved_inst video_vga_controller_conduits video_vga_controller_conduits_G ROLE
Info: get_instance_interface_port_property unsaved_inst video_vga_controller_conduits video_vga_controller_conduits_G WIDTH
Info: get_instance_interface_port_property unsaved_inst video_vga_controller_conduits video_vga_controller_conduits_G DIRECTION
Info: get_instance_interface_port_property unsaved_inst video_vga_controller_conduits video_vga_controller_conduits_HS ROLE
Info: get_instance_interface_port_property unsaved_inst video_vga_controller_conduits video_vga_controller_conduits_HS WIDTH
Info: get_instance_interface_port_property unsaved_inst video_vga_controller_conduits video_vga_controller_conduits_HS DIRECTION
Info: get_instance_interface_port_property unsaved_inst video_vga_controller_conduits video_vga_controller_conduits_R ROLE
Info: get_instance_interface_port_property unsaved_inst video_vga_controller_conduits video_vga_controller_conduits_R WIDTH
Info: get_instance_interface_port_property unsaved_inst video_vga_controller_conduits video_vga_controller_conduits_R DIRECTION
Info: get_instance_interface_port_property unsaved_inst video_vga_controller_conduits video_vga_controller_conduits_SYNC ROLE
Info: get_instance_interface_port_property unsaved_inst video_vga_controller_conduits video_vga_controller_conduits_SYNC WIDTH
Info: get_instance_interface_port_property unsaved_inst video_vga_controller_conduits video_vga_controller_conduits_SYNC DIRECTION
Info: get_instance_interface_port_property unsaved_inst video_vga_controller_conduits video_vga_controller_conduits_VS ROLE
Info: get_instance_interface_port_property unsaved_inst video_vga_controller_conduits video_vga_controller_conduits_VS WIDTH
Info: get_instance_interface_port_property unsaved_inst video_vga_controller_conduits video_vga_controller_conduits_VS DIRECTION
Info: set_instance_parameter_value unsaved_inst_video_vga_controller_conduits_bfm CLOCKED_SIGNAL 0
Info: set_instance_parameter_value unsaved_inst_video_vga_controller_conduits_bfm ENABLE_RESET 0
Info: set_instance_parameter_value unsaved_inst_video_vga_controller_conduits_bfm SIGNAL_ROLES B BLANK CLK G HS R SYNC VS
Info: set_instance_parameter_value unsaved_inst_video_vga_controller_conduits_bfm SIGNAL_WIDTHS 8 1 1 8 1 8 1 1
Info: set_instance_parameter_value unsaved_inst_video_vga_controller_conduits_bfm SIGNAL_DIRECTIONS input input input input input input input input
Info: get_instance_property unsaved_inst_video_vga_controller_conduits_bfm CLASS_NAME
Info: get_instance_interface_property unsaved_inst video_vga_controller_conduits CLASS_NAME
Info: get_instance_interfaces unsaved_inst_video_vga_controller_conduits_bfm
Info: get_instance_interface_property unsaved_inst_video_vga_controller_conduits_bfm conduit CLASS_NAME
Info: add_connection unsaved_inst_video_vga_controller_conduits_bfm.conduit unsaved_inst.video_vga_controller_conduits
Info: send_message Info TB_Gen: Saving testbench system: unsaved_tb.qsys
Info: TB_Gen: Saving testbench system: unsaved_tb.qsys
Info: save_system unsaved_tb.qsys
Info: send_message Info TB_Gen: TBGEN SUCCESSFUL
Info: TB_Gen: TBGEN SUCCESSFUL
Info: Testbench system: E:/LABIV/TesteMemoVGA/Quartus/TesteVGA/unsaved/testbench/unsaved_tb.qsys
Info: Done
Info: qsys-generate E:\LABIV\TesteMemoVGA\Quartus\TesteVGA\unsaved.qsys --simulation=VERILOG --allow-mixed-language-simulation --testbench=STANDARD --testbench-simulation=VERILOG --allow-mixed-language-testbench-simulation --output-directory=E:\LABIV\TesteMemoVGA\Quartus\TesteVGA\unsaved\testbench\unsaved_tb\simulation --family="Cyclone IV E" --part=EP4CE115F29C7
Progress: Loading testbench/unsaved_tb.qsys
Progress: Reading input file
Progress: Adding unsaved_inst [unsaved 1.0]
Progress: Parameterizing module unsaved_inst
Progress: Adding unsaved_inst_clk_bfm [altera_avalon_clock_source 20.1]
Progress: Parameterizing module unsaved_inst_clk_bfm
Progress: Adding unsaved_inst_reset_bfm [altera_avalon_reset_source 20.1]
Progress: Parameterizing module unsaved_inst_reset_bfm
Progress: Adding unsaved_inst_video_vga_controller_conduits_bfm [altera_conduit_bfm 20.1]
Progress: Parameterizing module unsaved_inst_video_vga_controller_conduits_bfm
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: unsaved_tb.unsaved_inst.video_rgb_resampler_0: RGB Resampling: 8 (bits) x 3 (planes) -> 10 (bits) x 3 (planes)
Info: unsaved_tb.unsaved_inst.video_vga_controller_0: Video Output Stream: Format: 640 x 480 with Color: 10 (bits) x 3 (planes) converted to 8 (bits) per color plane
Warning: unsaved_tb.unsaved_inst.video_rgb_resampler_0: video_rgb_resampler_0.avalon_rgb_slave must be connected to an Avalon-MM master
Info: unsaved_tb.unsaved_inst_clk_bfm: Elaborate: altera_clock_source
Info: unsaved_tb.unsaved_inst_clk_bfm:            $Revision: #1 $
Info: unsaved_tb.unsaved_inst_clk_bfm:            $Date: 2019/10/06 $
Info: unsaved_tb.unsaved_inst_reset_bfm: Elaborate: altera_reset_source
Info: unsaved_tb.unsaved_inst_reset_bfm:            $Revision: #1 $
Info: unsaved_tb.unsaved_inst_reset_bfm:            $Date: 2019/10/06 $
Info: unsaved_tb.unsaved_inst_reset_bfm: Reset is negatively asserted.
Info: unsaved_tb: Generating unsaved_tb "unsaved_tb" for SIM_VERILOG
Info: unsaved_inst: "unsaved_tb" instantiated unsaved "unsaved_inst"
Info: unsaved_inst_clk_bfm: "unsaved_tb" instantiated altera_avalon_clock_source "unsaved_inst_clk_bfm"
Info: unsaved_inst_reset_bfm: "unsaved_tb" instantiated altera_avalon_reset_source "unsaved_inst_reset_bfm"
Info: Reusing file E:/LABIV/TesteMemoVGA/Quartus/TesteVGA/unsaved/testbench/unsaved_tb/simulation/submodules/verbosity_pkg.sv
Info: unsaved_inst_video_vga_controller_conduits_bfm: "unsaved_tb" instantiated altera_conduit_bfm "unsaved_inst_video_vga_controller_conduits_bfm"
Info: Reusing file E:/LABIV/TesteMemoVGA/Quartus/TesteVGA/unsaved/testbench/unsaved_tb/simulation/submodules/verbosity_pkg.sv
Info: video_pll_0: "unsaved_inst" instantiated altera_up_avalon_video_pll "video_pll_0"
Info: video_rgb_resampler_0: Starting Generation of Video RGB Resampler
Info: video_rgb_resampler_0: "unsaved_inst" instantiated altera_up_avalon_video_rgb_resampler "video_rgb_resampler_0"
Info: video_test_pattern_0: Starting Generation of Test Pattern Generator
Info: video_test_pattern_0: "unsaved_inst" instantiated altera_up_avalon_video_test_pattern "video_test_pattern_0"
Info: video_vga_controller_0: Starting Generation of VGA Controller
Info: video_vga_controller_0: "unsaved_inst" instantiated altera_up_avalon_video_vga_controller "video_vga_controller_0"
Info: rst_controller: "unsaved_inst" instantiated altera_reset_controller "rst_controller"
Info: video_pll: "video_pll_0" instantiated altera_up_altpll "video_pll"
Info: reset_from_locked: "video_pll_0" instantiated altera_up_avalon_reset_from_locked_signal "reset_from_locked"
Info: unsaved_tb: Done "unsaved_tb" with 12 modules, 16 files
Info: qsys-generate succeeded.
Info: sim-script-gen --spd=E:\LABIV\TesteMemoVGA\Quartus\TesteVGA\unsaved_tb.spd --output-directory=E:/LABIV/TesteMemoVGA/Quartus/TesteVGA/unsaved/testbench/ --use-relative-paths=true
Info: Doing: ip-make-simscript --spd=E:\LABIV\TesteMemoVGA\Quartus\TesteVGA\unsaved_tb.spd --output-directory=E:/LABIV/TesteMemoVGA/Quartus/TesteVGA/unsaved/testbench/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in E:/LABIV/TesteMemoVGA/Quartus/TesteVGA/unsaved/testbench/ directory:
Info: 	mentor/msim_setup.tcl
Info: Generating the following file(s) for VCS simulator in E:/LABIV/TesteMemoVGA/Quartus/TesteVGA/unsaved/testbench/ directory:
Info: 	synopsys/vcs/vcs_setup.sh
Info: Generating the following file(s) for VCSMX simulator in E:/LABIV/TesteMemoVGA/Quartus/TesteVGA/unsaved/testbench/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for NCSIM simulator in E:/LABIV/TesteMemoVGA/Quartus/TesteVGA/unsaved/testbench/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: 	12 .cds.lib files in cadence/cds_libs/ directory
Info: Generating the following file(s) for RIVIERA simulator in E:/LABIV/TesteMemoVGA/Quartus/TesteVGA/unsaved/testbench/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under E:/LABIV/TesteMemoVGA/Quartus/TesteVGA/unsaved/testbench/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create testbench Platform Designer system
