WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 5000000
Simulation Instructions: 5000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 800 MT/s
Warmup finished CPU 0 instructions: 5000000 cycles: 1331004 cumulative IPC: 3.757 (Simulation time: 00 hr 01 min 29 sec)
Warmup complete CPU 0 instructions: 5000000 cycles: 1331004 cumulative IPC: 3.757 (Simulation time: 00 hr 01 min 29 sec)
Heartbeat CPU 0 instructions: 10000002 cycles: 30568813 heartbeat IPC: 0.3271 cumulative IPC: 0.171 (Simulation time: 00 hr 05 min 32 sec)
Simulation finished CPU 0 instructions: 5000002 cycles: 29237810 cumulative IPC: 0.171 (Simulation time: 00 hr 05 min 32 sec)
Simulation complete CPU 0 instructions: 5000002 cycles: 29237810 cumulative IPC: 0.171 (Simulation time: 00 hr 05 min 32 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /scratch/cluster/hill/traces/spec2006/gcc_13B.trace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.171 instructions: 5000002 cycles: 29237810
CPU 0 Branch Prediction Accuracy: 94.04% MPKI: 11.02 Average ROB Occupancy at Mispredict: 86.05
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0018
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 8.93
BRANCH_DIRECT_CALL: 0.0028
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 2.08

LLC TOTAL        ACCESS:     405852 HIT:     160498 MISS:     245354
LLC LOAD         ACCESS:     159792 HIT:      14598 MISS:     145194
LLC RFO          ACCESS:     101148 HIT:       3134 MISS:      98014
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:     142081 HIT:     142078 MISS:          3
LLC TRANSLATION  ACCESS:       2831 HIT:        688 MISS:       2143
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 917.8 cycles
cpu0_DTLB TOTAL        ACCESS:    1507492 HIT:    1470056 MISS:      37436
cpu0_DTLB LOAD         ACCESS:    1507492 HIT:    1470056 MISS:      37436
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 62.33 cycles
cpu0_ITLB TOTAL        ACCESS:        154 HIT:        143 MISS:         11
cpu0_ITLB LOAD         ACCESS:        154 HIT:        143 MISS:         11
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 450.5 cycles
cpu0_L1D TOTAL        ACCESS:    1910941 HIT:     804664 MISS:    1106277
cpu0_L1D LOAD         ACCESS:    1003407 HIT:     423395 MISS:     580012
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:     898873 HIT:     378601 MISS:     520272
cpu0_L1D TRANSLATION  ACCESS:       8661 HIT:       2668 MISS:       5993
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 189.2 cycles
cpu0_L1I TOTAL        ACCESS:        170 HIT:         85 MISS:         85
cpu0_L1I LOAD         ACCESS:        170 HIT:         85 MISS:         85
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 287.8 cycles
cpu0_L2C TOTAL        ACCESS:     412623 HIT:     148838 MISS:     263785
cpu0_L2C LOAD         ACCESS:     164382 HIT:       4590 MISS:     159792
cpu0_L2C RFO          ACCESS:     101447 HIT:        299 MISS:     101148
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:     140807 HIT:     140793 MISS:         14
cpu0_L2C TRANSLATION  ACCESS:       5987 HIT:       3156 MISS:       2831
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 874.6 cycles
cpu0_STLB TOTAL        ACCESS:      12174 HIT:       3563 MISS:       8611
cpu0_STLB LOAD         ACCESS:      12174 HIT:       3563 MISS:       8611
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 308.6 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      69995
  ROW_BUFFER_MISS:     175345
 AVG DBUS CONGESTED CYCLE: 3.928
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:      18831
  FULL:     130193
