// Seed: 1465282144
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  reg  id_8;
  tri0 id_9 = (1);
  wire id_10;
  assign id_9 = id_2 ? 1 : id_2;
  reg id_11;
  assign id_7 = 1;
  initial
    #1 begin
      id_8 <= id_11;
    end
endmodule
module module_1 (
    input tri1 id_0,
    output tri0 id_1,
    input supply1 id_2,
    input tri0 id_3,
    output supply0 id_4,
    input supply1 id_5,
    output tri0 id_6,
    input tri id_7,
    input tri id_8,
    output uwire id_9,
    input uwire id_10,
    input wire id_11,
    input supply1 id_12,
    output supply1 id_13,
    input supply0 id_14,
    input supply0 id_15,
    output tri0 id_16
);
  id_18(
      .id_0(~id_11), .id_1(id_15 == 1), .id_2(1), .id_3(id_1), .id_4(id_15), .id_5(id_14)
  );
  wire id_19;
  wire id_20 = 1'b0;
  module_0(
      id_20, id_20, id_20, id_20, id_19, id_20, id_19
  );
endmodule
