===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 28.8663 seconds

  ----Wall Time----  ----Name----
    3.4476 ( 11.9%)  FIR Parser
    8.9421 ( 31.0%)  'firrtl.circuit' Pipeline
    0.9201 (  3.2%)    LowerFIRRTLTypes
    6.0966 ( 21.1%)    'firrtl.module' Pipeline
    1.3647 (  4.7%)      CSE
    0.0296 (  0.1%)        (A) DominanceInfo
    4.7319 ( 16.4%)      SimpleCanonicalizer
    0.4950 (  1.7%)    BlackBoxReader
    0.4422 (  1.5%)    'firrtl.module' Pipeline
    0.4422 (  1.5%)      CheckWidths
    2.9173 ( 10.1%)  LowerFIRRTLToHW
    1.2705 (  4.4%)  HWMemSimImpl
    5.4017 ( 18.7%)  'hw.module' Pipeline
    1.1226 (  3.9%)    HWCleanup
    1.7635 (  6.1%)    CSE
    0.2725 (  0.9%)      (A) DominanceInfo
    2.5156 (  8.7%)    SimpleCanonicalizer
    1.4520 (  5.0%)  HWLegalizeNames
    0.9966 (  3.5%)  'hw.module' Pipeline
    0.9966 (  3.5%)    PrettifyVerilog
    1.6409 (  5.7%)  Output
    0.0055 (  0.0%)  Rest
   28.8663 (100.0%)  Total

{
  totalTime: 28.888,
  maxMemory: 729665536
}
