#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Tue Dec 12 16:16:28 2023
# Process ID: 9712
# Current directory: C:/Users/Cesar/Documents/GitHub/FPinGA
# Command line: vivado.exe -mode batch -source sim/fsm_sim.tcl
# Log file: C:/Users/Cesar/Documents/GitHub/FPinGA/vivado.log
# Journal file: C:/Users/Cesar/Documents/GitHub/FPinGA\vivado.jou
# Running On: DESKTOP-89OFCK6, OS: Windows, CPU Frequency: 3696 MHz, CPU Physical cores: 10, Host memory: 68614 MB
#-----------------------------------------------------------
source sim/fsm_sim.tcl
# create_project -force -part  xc7s50csga324-1 ip_4_tb ip_4_tb
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 455.875 ; gain = 160.980
# read_verilog -sv ./sim/fsm_tb.sv
# read_verilog -sv ./hdl/tone_detection_fsm.sv
# read_ip ./ip/div_gen_0/div_gen_0.xci
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.1/data/ip'.
WARNING: [Vivado 12-13650] The IP file 'C:/Users/Cesar/Documents/GitHub/FPinGA/ip/div_gen_0/div_gen_0.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'c:/Users/Cesar/Documents/GitHub/FPinGA/ip/div_gen_0/ip/div_gen_0'. Alternatively a copy of the IP can be imported into the project using one of the 'import_ip' or 'import_files' commands.
# generate_target all [get_ips]
# synth_ip [get_ips]
INFO: [Vivado 12-3435] The given sub-design is up-to-date, no action was taken.  If a regeneration is desired, use the '-force' option: C:/Users/Cesar/Documents/GitHub/FPinGA/ip/div_gen_0/div_gen_0.xci
INFO: [Vivado 12-3441] generate_netlist_ip - operation complete
# set_property top fsm_tb [get_fileset sim_1]
# synth_design -top fsm_tb
Command: synth_design -top fsm_tb
Starting synth_design
Using part: xc7s50csga324-1
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 14356
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1274.695 ; gain = 409.797
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'fsm_tb' [C:/Users/Cesar/Documents/GitHub/FPinGA/sim/fsm_tb.sv:4]
INFO: [Synth 8-251] Starting Sim [C:/Users/Cesar/Documents/GitHub/FPinGA/sim/fsm_tb.sv:56]
INFO: [Synth 8-251] Simulation finished [C:/Users/Cesar/Documents/GitHub/FPinGA/sim/fsm_tb.sv:85]
INFO: [Synth 8-6157] synthesizing module 'tone_detection_fsm' [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/tone_detection_fsm.sv:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/tone_detection_fsm.sv:54]
INFO: [Synth 8-6157] synthesizing module 'div_gen_0' [C:/Users/Cesar/Documents/GitHub/FPinGA/.Xil/Vivado-9712-DESKTOP-89OFCK6/realtime/div_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'div_gen_0' (0#1) [C:/Users/Cesar/Documents/GitHub/FPinGA/.Xil/Vivado-9712-DESKTOP-89OFCK6/realtime/div_gen_0_stub.v:6]
WARNING: [Synth 8-689] width (62) of port connection 'm_axis_dout_tdata' does not match port width (64) of module 'div_gen_0' [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/tone_detection_fsm.sv:151]
WARNING: [Synth 8-7071] port 's_axis_dividend_tvalid' of module 'div_gen_0' is unconnected for instance 'first_div' [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/tone_detection_fsm.sv:145]
WARNING: [Synth 8-7023] instance 'first_div' of module 'div_gen_0' has 7 connections declared, but only 6 given [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/tone_detection_fsm.sv:145]
WARNING: [Synth 8-689] width (62) of port connection 'm_axis_dout_tdata' does not match port width (64) of module 'div_gen_0' [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/tone_detection_fsm.sv:159]
WARNING: [Synth 8-7071] port 's_axis_dividend_tvalid' of module 'div_gen_0' is unconnected for instance 'second_div' [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/tone_detection_fsm.sv:153]
WARNING: [Synth 8-7023] instance 'second_div' of module 'div_gen_0' has 7 connections declared, but only 6 given [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/tone_detection_fsm.sv:153]
WARNING: [Synth 8-689] width (62) of port connection 'm_axis_dout_tdata' does not match port width (64) of module 'div_gen_0' [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/tone_detection_fsm.sv:167]
WARNING: [Synth 8-7071] port 's_axis_dividend_tvalid' of module 'div_gen_0' is unconnected for instance 'third_div' [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/tone_detection_fsm.sv:161]
WARNING: [Synth 8-7023] instance 'third_div' of module 'div_gen_0' has 7 connections declared, but only 6 given [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/tone_detection_fsm.sv:161]
INFO: [Synth 8-6155] done synthesizing module 'tone_detection_fsm' (0#1) [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/tone_detection_fsm.sv:3]
WARNING: [Synth 8-689] width (32) of port connection 'recording_length' does not match port width (1) of module 'tone_detection_fsm' [C:/Users/Cesar/Documents/GitHub/FPinGA/sim/fsm_tb.sv:27]
WARNING: [Synth 8-85] always block has no event control specified [C:/Users/Cesar/Documents/GitHub/FPinGA/sim/fsm_tb.sv:31]
WARNING: [Synth 8-6090] variable 'fft_out_valid' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/Cesar/Documents/GitHub/FPinGA/sim/fsm_tb.sv:44]
WARNING: [Synth 8-85] always block has no event control specified [C:/Users/Cesar/Documents/GitHub/FPinGA/sim/fsm_tb.sv:36]
INFO: [Synth 8-6155] done synthesizing module 'fsm_tb' (0#1) [C:/Users/Cesar/Documents/GitHub/FPinGA/sim/fsm_tb.sv:4]
WARNING: [Synth 8-6014] Unused sequential element ready_to_div_reg was removed.  [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/tone_detection_fsm.sv:39]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1387.504 ; gain = 522.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1387.504 ; gain = 522.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1387.504 ; gain = 522.605
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1387.504 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Cesar/Documents/GitHub/FPinGA/ip/div_gen_0/ip/div_gen_0/div_gen_0/div_gen_0_in_context.xdc] for cell 'tone_detection/first_div'
Finished Parsing XDC File [c:/Users/Cesar/Documents/GitHub/FPinGA/ip/div_gen_0/ip/div_gen_0/div_gen_0/div_gen_0_in_context.xdc] for cell 'tone_detection/first_div'
Parsing XDC File [c:/Users/Cesar/Documents/GitHub/FPinGA/ip/div_gen_0/ip/div_gen_0/div_gen_0/div_gen_0_in_context.xdc] for cell 'tone_detection/second_div'
Finished Parsing XDC File [c:/Users/Cesar/Documents/GitHub/FPinGA/ip/div_gen_0/ip/div_gen_0/div_gen_0/div_gen_0_in_context.xdc] for cell 'tone_detection/second_div'
Parsing XDC File [c:/Users/Cesar/Documents/GitHub/FPinGA/ip/div_gen_0/ip/div_gen_0/div_gen_0/div_gen_0_in_context.xdc] for cell 'tone_detection/third_div'
Finished Parsing XDC File [c:/Users/Cesar/Documents/GitHub/FPinGA/ip/div_gen_0/ip/div_gen_0/div_gen_0/div_gen_0_in_context.xdc] for cell 'tone_detection/third_div'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1426.898 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1426.898 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1426.898 ; gain = 562.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50csga324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1426.898 ; gain = 562.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for tone_detection/first_div. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tone_detection/second_div. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tone_detection/third_div. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1426.898 ; gain = 562.000
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'fft_valid_reg' [C:/Users/Cesar/Documents/GitHub/FPinGA/sim/fsm_tb.sv:28]
WARNING: [Synth 8-327] inferring latch for variable 'fft_out_valid_reg' [C:/Users/Cesar/Documents/GitHub/FPinGA/sim/fsm_tb.sv:19]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1426.898 ; gain = 562.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   33 Bit       Adders := 3     
	   2 Input   11 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 3     
	               32 Bit    Registers := 4     
	               11 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Multipliers : 
	               7x33  Multipliers := 3     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 4     
	   4 Input   32 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 7     
	   4 Input    6 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 1     
	  20 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 13    
	   4 Input    1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3936] Found unconnected internal register 'tone_detection/change_3_reg' and it is trimmed from '33' to '32' bits. [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/tone_detection_fsm.sv:69]
WARNING: [Synth 8-3936] Found unconnected internal register 'tone_detection/change_2_reg' and it is trimmed from '33' to '32' bits. [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/tone_detection_fsm.sv:70]
WARNING: [Synth 8-3936] Found unconnected internal register 'tone_detection/change_1_reg' and it is trimmed from '33' to '32' bits. [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/tone_detection_fsm.sv:71]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1426.898 ; gain = 562.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1426.898 ; gain = 562.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1426.898 ; gain = 562.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1426.898 ; gain = 562.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module \tone_detection/first_div  has unconnected pin s_axis_dividend_tvalid
CRITICAL WARNING: [Synth 8-4442] BlackBox module \tone_detection/second_div  has unconnected pin s_axis_dividend_tvalid
CRITICAL WARNING: [Synth 8-4442] BlackBox module \tone_detection/third_div  has unconnected pin s_axis_dividend_tvalid
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1426.898 ; gain = 562.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1426.898 ; gain = 562.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1426.898 ; gain = 562.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1426.898 ; gain = 562.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1426.898 ; gain = 562.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1426.898 ; gain = 562.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |div_gen_0     |         3|
+------+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |div_gen   |     1|
|2     |div_gen_0 |     2|
|4     |BUFG      |     1|
|5     |CARRY4    |     8|
|6     |LUT1      |     3|
|7     |LUT2      |     3|
|8     |LUT3      |     4|
|9     |LUT4      |     9|
|10    |LUT5      |     6|
|11    |LUT6      |     6|
|12    |FDRE      |    46|
|13    |LDC       |     1|
|14    |LDP       |     1|
+------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1426.898 ; gain = 562.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 3 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:24 . Memory (MB): peak = 1426.898 ; gain = 522.605
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1426.898 ; gain = 562.000
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Cesar/Documents/GitHub/FPinGA/ip/div_gen_0/ip/div_gen_0/div_gen_0.dcp' for cell 'tone_detection/first_div'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1426.898 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1834 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/Users/Cesar/Documents/GitHub/FPinGA/ip/div_gen_0/ip/div_gen_0/div_gen_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/Users/Cesar/Documents/GitHub/FPinGA/ip/div_gen_0/ip/div_gen_0/div_gen_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/Users/Cesar/Documents/GitHub/FPinGA/ip/div_gen_0/ip/div_gen_0/div_gen_0.dcp'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1517.961 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  LDC => LDCE: 1 instance 
  LDP => LDPE: 1 instance 

Synth Design complete | Checksum: 4b94574
INFO: [Common 17-83] Releasing license: Synthesis
28 Infos, 20 Warnings, 3 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:40 . Memory (MB): peak = 1517.961 ; gain = 1032.133
# launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'fsm_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Cesar/Documents/GitHub/FPinGA/ip_4_tb/ip_4_tb.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2023.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/Cesar/Documents/GitHub/FPinGA/ip_4_tb/ip_4_tb.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'fsm_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Cesar/Documents/GitHub/FPinGA/ip_4_tb/ip_4_tb.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj fsm_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/tone_detection_fsm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tone_detection_fsm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Cesar/Documents/GitHub/FPinGA/sim/fsm_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Cesar/Documents/GitHub/FPinGA/ip_4_tb/ip_4_tb.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj fsm_tb_vhdl.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Cesar/Documents/GitHub/FPinGA/ip/div_gen_0/ip/div_gen_0/sim/div_gen_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'div_gen_0'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Cesar/Documents/GitHub/FPinGA/ip_4_tb/ip_4_tb.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot fsm_tb_behav xil_defaultlib.fsm_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot fsm_tb_behav xil_defaultlib.fsm_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-9380] size mismatch in mixed-language port association of VHDL port 's_axis_divisor_tvalid' [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/tone_detection_fsm.sv:145]
WARNING: [VRFC 10-9380] size mismatch in mixed-language port association of VHDL port 's_axis_divisor_tvalid' [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/tone_detection_fsm.sv:153]
WARNING: [VRFC 10-9380] size mismatch in mixed-language port association of VHDL port 's_axis_divisor_tvalid' [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/tone_detection_fsm.sv:161]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'recording_length' [C:/Users/Cesar/Documents/GitHub/FPinGA/sim/fsm_tb.sv:27]
WARNING: [VRFC 10-3823] variable 'tone_ident' might have multiple concurrent drivers [C:/Users/Cesar/Documents/GitHub/FPinGA/sim/fsm_tb.sv:53]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package div_gen_v5_1_19.div_gen_v5_1_19_viv_comp
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_6.global_util_pkg
Compiling package axi_utils_v2_0_6.axi_utils_comps
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xbip_bram18k_v3_0_6.xbip_bram18k_v3_0_6_pkg
Compiling package div_gen_v5_1_19.div_gen_pkg
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package div_gen_v5_1_19.pkg_addsub
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=32,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=32,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=32,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=32,c_ainit_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity div_gen_v5_1_19.c_addsub_lut6 [\c_addsub_lut6(c_width=33,c_add_...]
Compiling architecture synth of entity div_gen_v5_1_19.c_addsub_viv [\c_addsub_viv(c_a_width=33,c_b_w...]
Compiling architecture virtex of entity div_gen_v5_1_19.addsubreg_v [\addsubreg_v(c_bus_width=33,c_ai...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture virtex of entity div_gen_v5_1_19.dividervdc_v [\dividervdc_v(bus_num=32,bus_div...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=33,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=33,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_19.bip_sdivider_synth [\bip_sdivider_synth(c_xdevicefam...]
Compiling architecture synth of entity div_gen_v5_1_19.div_gen_synth [\div_gen_synth(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_19.div_gen_v5_1_19_viv [\div_gen_v5_1_19_viv(c_xdevicefa...]
Compiling architecture xilinx of entity div_gen_v5_1_19.div_gen_v5_1_19 [\div_gen_v5_1_19(c_xdevicefamily...]
Compiling architecture div_gen_0_arch of entity xil_defaultlib.div_gen_0 [div_gen_0_default]
Compiling module xil_defaultlib.tone_detection_fsm
Compiling module xil_defaultlib.fsm_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot fsm_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:37 . Memory (MB): peak = 1517.961 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '37' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Cesar/Documents/GitHub/FPinGA/ip_4_tb/ip_4_tb.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fsm_tb_behav -key {Behavioral:sim_1:Functional:fsm_tb} -tclbatch {fsm_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source fsm_tb.tcl
## current_wave_config
Starting Sim
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fsm_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:44 . Memory (MB): peak = 1517.961 ; gain = 0.000
# restart
INFO: [Wavedata 42-604] Simulation restarted
# open_vcd
# log_vcd *
# run all
ERROR: Could not open vcd file fsm_tb.vcd. A VCD file by name dump.vcd has already been opened. Only one VCD file is allowed to be open.
Starting Sim
Simulation finished
$finish called at time : 250020 ns : File "C:/Users/Cesar/Documents/GitHub/FPinGA/sim/fsm_tb.sv" Line 86
# flush_vcd
# close_vcd
INFO: [Common 17-206] Exiting Vivado at Tue Dec 12 16:18:08 2023...
