vhdl work "C:\Users\Jayant\Desktop\Projects\QMUL\ECS615U\Lab 3 - Prep\Lab3\two_to_one_mux.vhd"
vhdl work "C:\Users\Jayant\Desktop\Projects\QMUL\ECS615U\Lab 3 - Prep\Lab3\D_flipflop.vhd"
vhdl work "C:\Users\Jayant\Desktop\Projects\QMUL\ECS615U\Lab 3 - Prep\Lab3\tri_buff.vhd"
vhdl work "C:\Users\Jayant\Desktop\Projects\QMUL\ECS615U\Lab 3 - Prep\Lab3\nbit_two_input_mux.vhd"
vhdl work "C:\Users\Jayant\Desktop\Projects\QMUL\ECS615U\Lab 3 - Prep\Lab3\nbit_reg.vhd"
vhdl work "C:\Users\Jayant\Desktop\Projects\QMUL\ECS615U\Lab 3 - Prep\Lab3\nbit_tri_buff.vhd"
vhdl work "C:\Users\Jayant\Desktop\Projects\QMUL\ECS615U\Lab 3 - Prep\Lab3\nbit_reg_load_hold.vhd"
vhdl work "C:\Users\Jayant\Desktop\Projects\QMUL\ECS615U\Lab 3 - Prep\Lab3\nbit_reg_load_hold_tri.vhd"
